
ost-pv-processing-module.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009a6c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000488  08009c00  08009c00  00019c00  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a088  0800a088  000201dc  2**0
                  CONTENTS
  4 .ARM          00000008  0800a088  0800a088  0001a088  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a090  0800a090  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a090  0800a090  0001a090  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a094  0800a094  0001a094  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  0800a098  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004bc8  200001dc  0800a274  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20004da4  0800a274  00024da4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY
 13 .debug_info   000149d0  00000000  00000000  0002024f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002f54  00000000  00000000  00034c1f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000011d0  00000000  00000000  00037b78  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000dd7  00000000  00000000  00038d48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0000428f  00000000  00000000  00039b1f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000149b4  00000000  00000000  0003ddae  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d1550  00000000  00000000  00052762  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00005be0  00000000  00000000  00123cb4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000060  00000000  00000000  00129894  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001dc 	.word	0x200001dc
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08009be4 	.word	0x08009be4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e0 	.word	0x200001e0
 80001cc:	08009be4 	.word	0x08009be4

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000bbc:	f000 b970 	b.w	8000ea0 <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9e08      	ldr	r6, [sp, #32]
 8000bde:	460d      	mov	r5, r1
 8000be0:	4604      	mov	r4, r0
 8000be2:	460f      	mov	r7, r1
 8000be4:	2b00      	cmp	r3, #0
 8000be6:	d14a      	bne.n	8000c7e <__udivmoddi4+0xa6>
 8000be8:	428a      	cmp	r2, r1
 8000bea:	4694      	mov	ip, r2
 8000bec:	d965      	bls.n	8000cba <__udivmoddi4+0xe2>
 8000bee:	fab2 f382 	clz	r3, r2
 8000bf2:	b143      	cbz	r3, 8000c06 <__udivmoddi4+0x2e>
 8000bf4:	fa02 fc03 	lsl.w	ip, r2, r3
 8000bf8:	f1c3 0220 	rsb	r2, r3, #32
 8000bfc:	409f      	lsls	r7, r3
 8000bfe:	fa20 f202 	lsr.w	r2, r0, r2
 8000c02:	4317      	orrs	r7, r2
 8000c04:	409c      	lsls	r4, r3
 8000c06:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000c0a:	fa1f f58c 	uxth.w	r5, ip
 8000c0e:	fbb7 f1fe 	udiv	r1, r7, lr
 8000c12:	0c22      	lsrs	r2, r4, #16
 8000c14:	fb0e 7711 	mls	r7, lr, r1, r7
 8000c18:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000c1c:	fb01 f005 	mul.w	r0, r1, r5
 8000c20:	4290      	cmp	r0, r2
 8000c22:	d90a      	bls.n	8000c3a <__udivmoddi4+0x62>
 8000c24:	eb1c 0202 	adds.w	r2, ip, r2
 8000c28:	f101 37ff 	add.w	r7, r1, #4294967295	; 0xffffffff
 8000c2c:	f080 811c 	bcs.w	8000e68 <__udivmoddi4+0x290>
 8000c30:	4290      	cmp	r0, r2
 8000c32:	f240 8119 	bls.w	8000e68 <__udivmoddi4+0x290>
 8000c36:	3902      	subs	r1, #2
 8000c38:	4462      	add	r2, ip
 8000c3a:	1a12      	subs	r2, r2, r0
 8000c3c:	b2a4      	uxth	r4, r4
 8000c3e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c42:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c46:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000c4a:	fb00 f505 	mul.w	r5, r0, r5
 8000c4e:	42a5      	cmp	r5, r4
 8000c50:	d90a      	bls.n	8000c68 <__udivmoddi4+0x90>
 8000c52:	eb1c 0404 	adds.w	r4, ip, r4
 8000c56:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000c5a:	f080 8107 	bcs.w	8000e6c <__udivmoddi4+0x294>
 8000c5e:	42a5      	cmp	r5, r4
 8000c60:	f240 8104 	bls.w	8000e6c <__udivmoddi4+0x294>
 8000c64:	4464      	add	r4, ip
 8000c66:	3802      	subs	r0, #2
 8000c68:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c6c:	1b64      	subs	r4, r4, r5
 8000c6e:	2100      	movs	r1, #0
 8000c70:	b11e      	cbz	r6, 8000c7a <__udivmoddi4+0xa2>
 8000c72:	40dc      	lsrs	r4, r3
 8000c74:	2300      	movs	r3, #0
 8000c76:	e9c6 4300 	strd	r4, r3, [r6]
 8000c7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c7e:	428b      	cmp	r3, r1
 8000c80:	d908      	bls.n	8000c94 <__udivmoddi4+0xbc>
 8000c82:	2e00      	cmp	r6, #0
 8000c84:	f000 80ed 	beq.w	8000e62 <__udivmoddi4+0x28a>
 8000c88:	2100      	movs	r1, #0
 8000c8a:	e9c6 0500 	strd	r0, r5, [r6]
 8000c8e:	4608      	mov	r0, r1
 8000c90:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c94:	fab3 f183 	clz	r1, r3
 8000c98:	2900      	cmp	r1, #0
 8000c9a:	d149      	bne.n	8000d30 <__udivmoddi4+0x158>
 8000c9c:	42ab      	cmp	r3, r5
 8000c9e:	d302      	bcc.n	8000ca6 <__udivmoddi4+0xce>
 8000ca0:	4282      	cmp	r2, r0
 8000ca2:	f200 80f8 	bhi.w	8000e96 <__udivmoddi4+0x2be>
 8000ca6:	1a84      	subs	r4, r0, r2
 8000ca8:	eb65 0203 	sbc.w	r2, r5, r3
 8000cac:	2001      	movs	r0, #1
 8000cae:	4617      	mov	r7, r2
 8000cb0:	2e00      	cmp	r6, #0
 8000cb2:	d0e2      	beq.n	8000c7a <__udivmoddi4+0xa2>
 8000cb4:	e9c6 4700 	strd	r4, r7, [r6]
 8000cb8:	e7df      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000cba:	b902      	cbnz	r2, 8000cbe <__udivmoddi4+0xe6>
 8000cbc:	deff      	udf	#255	; 0xff
 8000cbe:	fab2 f382 	clz	r3, r2
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	f040 8090 	bne.w	8000de8 <__udivmoddi4+0x210>
 8000cc8:	1a8a      	subs	r2, r1, r2
 8000cca:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cce:	fa1f fe8c 	uxth.w	lr, ip
 8000cd2:	2101      	movs	r1, #1
 8000cd4:	fbb2 f5f7 	udiv	r5, r2, r7
 8000cd8:	fb07 2015 	mls	r0, r7, r5, r2
 8000cdc:	0c22      	lsrs	r2, r4, #16
 8000cde:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000ce2:	fb0e f005 	mul.w	r0, lr, r5
 8000ce6:	4290      	cmp	r0, r2
 8000ce8:	d908      	bls.n	8000cfc <__udivmoddi4+0x124>
 8000cea:	eb1c 0202 	adds.w	r2, ip, r2
 8000cee:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000cf2:	d202      	bcs.n	8000cfa <__udivmoddi4+0x122>
 8000cf4:	4290      	cmp	r0, r2
 8000cf6:	f200 80cb 	bhi.w	8000e90 <__udivmoddi4+0x2b8>
 8000cfa:	4645      	mov	r5, r8
 8000cfc:	1a12      	subs	r2, r2, r0
 8000cfe:	b2a4      	uxth	r4, r4
 8000d00:	fbb2 f0f7 	udiv	r0, r2, r7
 8000d04:	fb07 2210 	mls	r2, r7, r0, r2
 8000d08:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d0c:	fb0e fe00 	mul.w	lr, lr, r0
 8000d10:	45a6      	cmp	lr, r4
 8000d12:	d908      	bls.n	8000d26 <__udivmoddi4+0x14e>
 8000d14:	eb1c 0404 	adds.w	r4, ip, r4
 8000d18:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000d1c:	d202      	bcs.n	8000d24 <__udivmoddi4+0x14c>
 8000d1e:	45a6      	cmp	lr, r4
 8000d20:	f200 80bb 	bhi.w	8000e9a <__udivmoddi4+0x2c2>
 8000d24:	4610      	mov	r0, r2
 8000d26:	eba4 040e 	sub.w	r4, r4, lr
 8000d2a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000d2e:	e79f      	b.n	8000c70 <__udivmoddi4+0x98>
 8000d30:	f1c1 0720 	rsb	r7, r1, #32
 8000d34:	408b      	lsls	r3, r1
 8000d36:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d3a:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d3e:	fa05 f401 	lsl.w	r4, r5, r1
 8000d42:	fa20 f307 	lsr.w	r3, r0, r7
 8000d46:	40fd      	lsrs	r5, r7
 8000d48:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d4c:	4323      	orrs	r3, r4
 8000d4e:	fbb5 f8f9 	udiv	r8, r5, r9
 8000d52:	fa1f fe8c 	uxth.w	lr, ip
 8000d56:	fb09 5518 	mls	r5, r9, r8, r5
 8000d5a:	0c1c      	lsrs	r4, r3, #16
 8000d5c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000d60:	fb08 f50e 	mul.w	r5, r8, lr
 8000d64:	42a5      	cmp	r5, r4
 8000d66:	fa02 f201 	lsl.w	r2, r2, r1
 8000d6a:	fa00 f001 	lsl.w	r0, r0, r1
 8000d6e:	d90b      	bls.n	8000d88 <__udivmoddi4+0x1b0>
 8000d70:	eb1c 0404 	adds.w	r4, ip, r4
 8000d74:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000d78:	f080 8088 	bcs.w	8000e8c <__udivmoddi4+0x2b4>
 8000d7c:	42a5      	cmp	r5, r4
 8000d7e:	f240 8085 	bls.w	8000e8c <__udivmoddi4+0x2b4>
 8000d82:	f1a8 0802 	sub.w	r8, r8, #2
 8000d86:	4464      	add	r4, ip
 8000d88:	1b64      	subs	r4, r4, r5
 8000d8a:	b29d      	uxth	r5, r3
 8000d8c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000d90:	fb09 4413 	mls	r4, r9, r3, r4
 8000d94:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000d98:	fb03 fe0e 	mul.w	lr, r3, lr
 8000d9c:	45a6      	cmp	lr, r4
 8000d9e:	d908      	bls.n	8000db2 <__udivmoddi4+0x1da>
 8000da0:	eb1c 0404 	adds.w	r4, ip, r4
 8000da4:	f103 35ff 	add.w	r5, r3, #4294967295	; 0xffffffff
 8000da8:	d26c      	bcs.n	8000e84 <__udivmoddi4+0x2ac>
 8000daa:	45a6      	cmp	lr, r4
 8000dac:	d96a      	bls.n	8000e84 <__udivmoddi4+0x2ac>
 8000dae:	3b02      	subs	r3, #2
 8000db0:	4464      	add	r4, ip
 8000db2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000db6:	fba3 9502 	umull	r9, r5, r3, r2
 8000dba:	eba4 040e 	sub.w	r4, r4, lr
 8000dbe:	42ac      	cmp	r4, r5
 8000dc0:	46c8      	mov	r8, r9
 8000dc2:	46ae      	mov	lr, r5
 8000dc4:	d356      	bcc.n	8000e74 <__udivmoddi4+0x29c>
 8000dc6:	d053      	beq.n	8000e70 <__udivmoddi4+0x298>
 8000dc8:	b156      	cbz	r6, 8000de0 <__udivmoddi4+0x208>
 8000dca:	ebb0 0208 	subs.w	r2, r0, r8
 8000dce:	eb64 040e 	sbc.w	r4, r4, lr
 8000dd2:	fa04 f707 	lsl.w	r7, r4, r7
 8000dd6:	40ca      	lsrs	r2, r1
 8000dd8:	40cc      	lsrs	r4, r1
 8000dda:	4317      	orrs	r7, r2
 8000ddc:	e9c6 7400 	strd	r7, r4, [r6]
 8000de0:	4618      	mov	r0, r3
 8000de2:	2100      	movs	r1, #0
 8000de4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000de8:	f1c3 0120 	rsb	r1, r3, #32
 8000dec:	fa02 fc03 	lsl.w	ip, r2, r3
 8000df0:	fa20 f201 	lsr.w	r2, r0, r1
 8000df4:	fa25 f101 	lsr.w	r1, r5, r1
 8000df8:	409d      	lsls	r5, r3
 8000dfa:	432a      	orrs	r2, r5
 8000dfc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e00:	fa1f fe8c 	uxth.w	lr, ip
 8000e04:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e08:	fb07 1510 	mls	r5, r7, r0, r1
 8000e0c:	0c11      	lsrs	r1, r2, #16
 8000e0e:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000e12:	fb00 f50e 	mul.w	r5, r0, lr
 8000e16:	428d      	cmp	r5, r1
 8000e18:	fa04 f403 	lsl.w	r4, r4, r3
 8000e1c:	d908      	bls.n	8000e30 <__udivmoddi4+0x258>
 8000e1e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e22:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000e26:	d22f      	bcs.n	8000e88 <__udivmoddi4+0x2b0>
 8000e28:	428d      	cmp	r5, r1
 8000e2a:	d92d      	bls.n	8000e88 <__udivmoddi4+0x2b0>
 8000e2c:	3802      	subs	r0, #2
 8000e2e:	4461      	add	r1, ip
 8000e30:	1b49      	subs	r1, r1, r5
 8000e32:	b292      	uxth	r2, r2
 8000e34:	fbb1 f5f7 	udiv	r5, r1, r7
 8000e38:	fb07 1115 	mls	r1, r7, r5, r1
 8000e3c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e40:	fb05 f10e 	mul.w	r1, r5, lr
 8000e44:	4291      	cmp	r1, r2
 8000e46:	d908      	bls.n	8000e5a <__udivmoddi4+0x282>
 8000e48:	eb1c 0202 	adds.w	r2, ip, r2
 8000e4c:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000e50:	d216      	bcs.n	8000e80 <__udivmoddi4+0x2a8>
 8000e52:	4291      	cmp	r1, r2
 8000e54:	d914      	bls.n	8000e80 <__udivmoddi4+0x2a8>
 8000e56:	3d02      	subs	r5, #2
 8000e58:	4462      	add	r2, ip
 8000e5a:	1a52      	subs	r2, r2, r1
 8000e5c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000e60:	e738      	b.n	8000cd4 <__udivmoddi4+0xfc>
 8000e62:	4631      	mov	r1, r6
 8000e64:	4630      	mov	r0, r6
 8000e66:	e708      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000e68:	4639      	mov	r1, r7
 8000e6a:	e6e6      	b.n	8000c3a <__udivmoddi4+0x62>
 8000e6c:	4610      	mov	r0, r2
 8000e6e:	e6fb      	b.n	8000c68 <__udivmoddi4+0x90>
 8000e70:	4548      	cmp	r0, r9
 8000e72:	d2a9      	bcs.n	8000dc8 <__udivmoddi4+0x1f0>
 8000e74:	ebb9 0802 	subs.w	r8, r9, r2
 8000e78:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000e7c:	3b01      	subs	r3, #1
 8000e7e:	e7a3      	b.n	8000dc8 <__udivmoddi4+0x1f0>
 8000e80:	4645      	mov	r5, r8
 8000e82:	e7ea      	b.n	8000e5a <__udivmoddi4+0x282>
 8000e84:	462b      	mov	r3, r5
 8000e86:	e794      	b.n	8000db2 <__udivmoddi4+0x1da>
 8000e88:	4640      	mov	r0, r8
 8000e8a:	e7d1      	b.n	8000e30 <__udivmoddi4+0x258>
 8000e8c:	46d0      	mov	r8, sl
 8000e8e:	e77b      	b.n	8000d88 <__udivmoddi4+0x1b0>
 8000e90:	3d02      	subs	r5, #2
 8000e92:	4462      	add	r2, ip
 8000e94:	e732      	b.n	8000cfc <__udivmoddi4+0x124>
 8000e96:	4608      	mov	r0, r1
 8000e98:	e70a      	b.n	8000cb0 <__udivmoddi4+0xd8>
 8000e9a:	4464      	add	r4, ip
 8000e9c:	3802      	subs	r0, #2
 8000e9e:	e742      	b.n	8000d26 <__udivmoddi4+0x14e>

08000ea0 <__aeabi_idiv0>:
 8000ea0:	4770      	bx	lr
 8000ea2:	bf00      	nop

08000ea4 <_ZL13calculate_crcPKhj>:
#include "SHT30.h"

static uint8_t calculate_crc(const uint8_t *data, size_t length)
{
 8000ea4:	b480      	push	{r7}
 8000ea6:	b087      	sub	sp, #28
 8000ea8:	af00      	add	r7, sp, #0
 8000eaa:	6078      	str	r0, [r7, #4]
 8000eac:	6039      	str	r1, [r7, #0]
	uint8_t crc = 0xff;
 8000eae:	23ff      	movs	r3, #255	; 0xff
 8000eb0:	75fb      	strb	r3, [r7, #23]
	for (size_t i = 0; i < length; i++) {
 8000eb2:	2300      	movs	r3, #0
 8000eb4:	613b      	str	r3, [r7, #16]
 8000eb6:	e020      	b.n	8000efa <_ZL13calculate_crcPKhj+0x56>
		crc ^= data[i];
 8000eb8:	687a      	ldr	r2, [r7, #4]
 8000eba:	693b      	ldr	r3, [r7, #16]
 8000ebc:	4413      	add	r3, r2
 8000ebe:	781a      	ldrb	r2, [r3, #0]
 8000ec0:	7dfb      	ldrb	r3, [r7, #23]
 8000ec2:	4053      	eors	r3, r2
 8000ec4:	75fb      	strb	r3, [r7, #23]
		for (size_t j = 0; j < 8; j++) {
 8000ec6:	2300      	movs	r3, #0
 8000ec8:	60fb      	str	r3, [r7, #12]
 8000eca:	e010      	b.n	8000eee <_ZL13calculate_crcPKhj+0x4a>
			if ((crc & 0x80u) != 0) {
 8000ecc:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8000ed0:	2b00      	cmp	r3, #0
 8000ed2:	da06      	bge.n	8000ee2 <_ZL13calculate_crcPKhj+0x3e>
				crc = (uint8_t)((uint8_t)(crc << 1u) ^ 0x31u);
 8000ed4:	7dfb      	ldrb	r3, [r7, #23]
 8000ed6:	005b      	lsls	r3, r3, #1
 8000ed8:	b2db      	uxtb	r3, r3
 8000eda:	f083 0331 	eor.w	r3, r3, #49	; 0x31
 8000ede:	75fb      	strb	r3, [r7, #23]
 8000ee0:	e002      	b.n	8000ee8 <_ZL13calculate_crcPKhj+0x44>
			} else {
				crc <<= 1u;
 8000ee2:	7dfb      	ldrb	r3, [r7, #23]
 8000ee4:	005b      	lsls	r3, r3, #1
 8000ee6:	75fb      	strb	r3, [r7, #23]
		for (size_t j = 0; j < 8; j++) {
 8000ee8:	68fb      	ldr	r3, [r7, #12]
 8000eea:	3301      	adds	r3, #1
 8000eec:	60fb      	str	r3, [r7, #12]
 8000eee:	68fb      	ldr	r3, [r7, #12]
 8000ef0:	2b07      	cmp	r3, #7
 8000ef2:	d9eb      	bls.n	8000ecc <_ZL13calculate_crcPKhj+0x28>
	for (size_t i = 0; i < length; i++) {
 8000ef4:	693b      	ldr	r3, [r7, #16]
 8000ef6:	3301      	adds	r3, #1
 8000ef8:	613b      	str	r3, [r7, #16]
 8000efa:	693a      	ldr	r2, [r7, #16]
 8000efc:	683b      	ldr	r3, [r7, #0]
 8000efe:	429a      	cmp	r2, r3
 8000f00:	d3da      	bcc.n	8000eb8 <_ZL13calculate_crcPKhj+0x14>
			}
		}
	}
	return crc;
 8000f02:	7dfb      	ldrb	r3, [r7, #23]
}
 8000f04:	4618      	mov	r0, r3
 8000f06:	371c      	adds	r7, #28
 8000f08:	46bd      	mov	sp, r7
 8000f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f0e:	4770      	bx	lr

08000f10 <_ZL15uint8_to_uint16hh>:

static uint16_t uint8_to_uint16(uint8_t msb, uint8_t lsb)
{
 8000f10:	b480      	push	{r7}
 8000f12:	b083      	sub	sp, #12
 8000f14:	af00      	add	r7, sp, #0
 8000f16:	4603      	mov	r3, r0
 8000f18:	460a      	mov	r2, r1
 8000f1a:	71fb      	strb	r3, [r7, #7]
 8000f1c:	4613      	mov	r3, r2
 8000f1e:	71bb      	strb	r3, [r7, #6]
	return (uint16_t)((uint16_t)msb << 8u) | lsb;
 8000f20:	79fb      	ldrb	r3, [r7, #7]
 8000f22:	b29b      	uxth	r3, r3
 8000f24:	021b      	lsls	r3, r3, #8
 8000f26:	b29a      	uxth	r2, r3
 8000f28:	79bb      	ldrb	r3, [r7, #6]
 8000f2a:	b29b      	uxth	r3, r3
 8000f2c:	4313      	orrs	r3, r2
 8000f2e:	b29b      	uxth	r3, r3
}
 8000f30:	4618      	mov	r0, r3
 8000f32:	370c      	adds	r7, #12
 8000f34:	46bd      	mov	sp, r7
 8000f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f3a:	4770      	bx	lr

08000f3c <_Z10SHT30_initP7SHT30_t>:

uint8_t SHT30_init(SHT30_t* sht) {
 8000f3c:	b580      	push	{r7, lr}
 8000f3e:	b088      	sub	sp, #32
 8000f40:	af04      	add	r7, sp, #16
 8000f42:	6078      	str	r0, [r7, #4]
	assert(sht->hi2c->Init.NoStretchMode == I2C_NOSTRETCH_DISABLE);
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	681b      	ldr	r3, [r3, #0]
 8000f48:	6a1b      	ldr	r3, [r3, #32]
 8000f4a:	2b00      	cmp	r3, #0
 8000f4c:	d005      	beq.n	8000f5a <_Z10SHT30_initP7SHT30_t+0x1e>
 8000f4e:	4b19      	ldr	r3, [pc, #100]	; (8000fb4 <_Z10SHT30_initP7SHT30_t+0x78>)
 8000f50:	4a19      	ldr	r2, [pc, #100]	; (8000fb8 <_Z10SHT30_initP7SHT30_t+0x7c>)
 8000f52:	2119      	movs	r1, #25
 8000f54:	4819      	ldr	r0, [pc, #100]	; (8000fbc <_Z10SHT30_initP7SHT30_t+0x80>)
 8000f56:	f005 ffc1 	bl	8006edc <__assert_func>

	uint8_t status_reg_and_checksum[3];
	if (HAL_I2C_Mem_Read(sht->hi2c, SHT30_I2C_ADDR << 1u, SHT30_COMMAND_READ_STATUS, 2, (uint8_t*)&status_reg_and_checksum,
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	6818      	ldr	r0, [r3, #0]
 8000f5e:	231e      	movs	r3, #30
 8000f60:	9302      	str	r3, [sp, #8]
 8000f62:	2303      	movs	r3, #3
 8000f64:	9301      	str	r3, [sp, #4]
 8000f66:	f107 030c 	add.w	r3, r7, #12
 8000f6a:	9300      	str	r3, [sp, #0]
 8000f6c:	2302      	movs	r3, #2
 8000f6e:	f24f 322d 	movw	r2, #62253	; 0xf32d
 8000f72:	2188      	movs	r1, #136	; 0x88
 8000f74:	f001 fbda 	bl	800272c <HAL_I2C_Mem_Read>
 8000f78:	4603      	mov	r3, r0
					  sizeof(status_reg_and_checksum), SHT30_I2C_TIMEOUT) != HAL_OK) {
 8000f7a:	2b00      	cmp	r3, #0
 8000f7c:	bf14      	ite	ne
 8000f7e:	2301      	movne	r3, #1
 8000f80:	2300      	moveq	r3, #0
 8000f82:	b2db      	uxtb	r3, r3
	if (HAL_I2C_Mem_Read(sht->hi2c, SHT30_I2C_ADDR << 1u, SHT30_COMMAND_READ_STATUS, 2, (uint8_t*)&status_reg_and_checksum,
 8000f84:	2b00      	cmp	r3, #0
 8000f86:	d001      	beq.n	8000f8c <_Z10SHT30_initP7SHT30_t+0x50>
		return 0;
 8000f88:	2300      	movs	r3, #0
 8000f8a:	e00e      	b.n	8000faa <_Z10SHT30_initP7SHT30_t+0x6e>
	}

	uint8_t calculated_crc = calculate_crc(status_reg_and_checksum, 2);
 8000f8c:	f107 030c 	add.w	r3, r7, #12
 8000f90:	2102      	movs	r1, #2
 8000f92:	4618      	mov	r0, r3
 8000f94:	f7ff ff86 	bl	8000ea4 <_ZL13calculate_crcPKhj>
 8000f98:	4603      	mov	r3, r0
 8000f9a:	73fb      	strb	r3, [r7, #15]

	if (calculated_crc != status_reg_and_checksum[2]) {
 8000f9c:	7bbb      	ldrb	r3, [r7, #14]
 8000f9e:	7bfa      	ldrb	r2, [r7, #15]
 8000fa0:	429a      	cmp	r2, r3
 8000fa2:	d001      	beq.n	8000fa8 <_Z10SHT30_initP7SHT30_t+0x6c>
		return 0;
 8000fa4:	2300      	movs	r3, #0
 8000fa6:	e000      	b.n	8000faa <_Z10SHT30_initP7SHT30_t+0x6e>
	}

	return 1;
 8000fa8:	2301      	movs	r3, #1
}
 8000faa:	4618      	mov	r0, r3
 8000fac:	3710      	adds	r7, #16
 8000fae:	46bd      	mov	sp, r7
 8000fb0:	bd80      	pop	{r7, pc}
 8000fb2:	bf00      	nop
 8000fb4:	08009c00 	.word	0x08009c00
 8000fb8:	08009c38 	.word	0x08009c38
 8000fbc:	08009c58 	.word	0x08009c58

08000fc0 <_Z14SHT30_send_cmdP7SHT30_tt>:

uint8_t SHT30_send_cmd(SHT30_t* sht, uint16_t cmd) {
 8000fc0:	b580      	push	{r7, lr}
 8000fc2:	b086      	sub	sp, #24
 8000fc4:	af02      	add	r7, sp, #8
 8000fc6:	6078      	str	r0, [r7, #4]
 8000fc8:	460b      	mov	r3, r1
 8000fca:	807b      	strh	r3, [r7, #2]
	uint8_t command_buffer[2] = {(uint8_t)((cmd & 0xff00u) >> 8u), uint8_t(cmd & 0xffu)};
 8000fcc:	887b      	ldrh	r3, [r7, #2]
 8000fce:	0a1b      	lsrs	r3, r3, #8
 8000fd0:	b29b      	uxth	r3, r3
 8000fd2:	b2db      	uxtb	r3, r3
 8000fd4:	733b      	strb	r3, [r7, #12]
 8000fd6:	887b      	ldrh	r3, [r7, #2]
 8000fd8:	b2db      	uxtb	r3, r3
 8000fda:	737b      	strb	r3, [r7, #13]

	if (HAL_I2C_Master_Transmit(sht->hi2c, SHT30_I2C_ADDR << 1u, command_buffer, sizeof(command_buffer),
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	6818      	ldr	r0, [r3, #0]
 8000fe0:	f107 020c 	add.w	r2, r7, #12
 8000fe4:	231e      	movs	r3, #30
 8000fe6:	9300      	str	r3, [sp, #0]
 8000fe8:	2302      	movs	r3, #2
 8000fea:	2188      	movs	r1, #136	; 0x88
 8000fec:	f001 f87a 	bl	80020e4 <HAL_I2C_Master_Transmit>
 8000ff0:	4603      	mov	r3, r0
								SHT30_I2C_TIMEOUT) != HAL_OK) {
 8000ff2:	2b00      	cmp	r3, #0
 8000ff4:	bf14      	ite	ne
 8000ff6:	2301      	movne	r3, #1
 8000ff8:	2300      	moveq	r3, #0
 8000ffa:	b2db      	uxtb	r3, r3
	if (HAL_I2C_Master_Transmit(sht->hi2c, SHT30_I2C_ADDR << 1u, command_buffer, sizeof(command_buffer),
 8000ffc:	2b00      	cmp	r3, #0
 8000ffe:	d001      	beq.n	8001004 <_Z14SHT30_send_cmdP7SHT30_tt+0x44>
		return 0;
 8001000:	2300      	movs	r3, #0
 8001002:	e000      	b.n	8001006 <_Z14SHT30_send_cmdP7SHT30_tt+0x46>
	}

	return 1;
 8001004:	2301      	movs	r3, #1

}
 8001006:	4618      	mov	r0, r3
 8001008:	3710      	adds	r7, #16
 800100a:	46bd      	mov	sp, r7
 800100c:	bd80      	pop	{r7, pc}
	...

08001010 <_Z24SHT30_read_temp_humidityP7SHT30_tPfS1_>:

uint8_t SHT30_read_temp_humidity(SHT30_t* sht, float* temperature, float* humidity) {
 8001010:	b580      	push	{r7, lr}
 8001012:	b08a      	sub	sp, #40	; 0x28
 8001014:	af02      	add	r7, sp, #8
 8001016:	60f8      	str	r0, [r7, #12]
 8001018:	60b9      	str	r1, [r7, #8]
 800101a:	607a      	str	r2, [r7, #4]
	SHT30_send_cmd(sht, SHT30_COMMAND_MEASURE_HIGHREP_STRETCH);
 800101c:	f642 4106 	movw	r1, #11270	; 0x2c06
 8001020:	68f8      	ldr	r0, [r7, #12]
 8001022:	f7ff ffcd 	bl	8000fc0 <_Z14SHT30_send_cmdP7SHT30_tt>

	HAL_Delay(1);
 8001026:	2001      	movs	r0, #1
 8001028:	f000 fc72 	bl	8001910 <HAL_Delay>

	uint8_t buffer[6];
	if (HAL_I2C_Master_Receive(sht->hi2c, SHT30_I2C_ADDR << 1u, buffer, sizeof(buffer), SHT30_I2C_TIMEOUT) != HAL_OK) {
 800102c:	68fb      	ldr	r3, [r7, #12]
 800102e:	6818      	ldr	r0, [r3, #0]
 8001030:	f107 0214 	add.w	r2, r7, #20
 8001034:	231e      	movs	r3, #30
 8001036:	9300      	str	r3, [sp, #0]
 8001038:	2306      	movs	r3, #6
 800103a:	2188      	movs	r1, #136	; 0x88
 800103c:	f001 f950 	bl	80022e0 <HAL_I2C_Master_Receive>
 8001040:	4603      	mov	r3, r0
 8001042:	2b00      	cmp	r3, #0
 8001044:	bf14      	ite	ne
 8001046:	2301      	movne	r3, #1
 8001048:	2300      	moveq	r3, #0
 800104a:	b2db      	uxtb	r3, r3
 800104c:	2b00      	cmp	r3, #0
 800104e:	d001      	beq.n	8001054 <_Z24SHT30_read_temp_humidityP7SHT30_tPfS1_+0x44>
		return 0;
 8001050:	2300      	movs	r3, #0
 8001052:	e04f      	b.n	80010f4 <_Z24SHT30_read_temp_humidityP7SHT30_tPfS1_+0xe4>
	}

	uint8_t temperature_crc = calculate_crc(buffer, 2);
 8001054:	f107 0314 	add.w	r3, r7, #20
 8001058:	2102      	movs	r1, #2
 800105a:	4618      	mov	r0, r3
 800105c:	f7ff ff22 	bl	8000ea4 <_ZL13calculate_crcPKhj>
 8001060:	4603      	mov	r3, r0
 8001062:	77fb      	strb	r3, [r7, #31]
	uint8_t humidity_crc = calculate_crc(buffer + 3, 2);
 8001064:	f107 0314 	add.w	r3, r7, #20
 8001068:	3303      	adds	r3, #3
 800106a:	2102      	movs	r1, #2
 800106c:	4618      	mov	r0, r3
 800106e:	f7ff ff19 	bl	8000ea4 <_ZL13calculate_crcPKhj>
 8001072:	4603      	mov	r3, r0
 8001074:	77bb      	strb	r3, [r7, #30]
	if (temperature_crc != buffer[2] || humidity_crc != buffer[5]) {
 8001076:	7dbb      	ldrb	r3, [r7, #22]
 8001078:	7ffa      	ldrb	r2, [r7, #31]
 800107a:	429a      	cmp	r2, r3
 800107c:	d103      	bne.n	8001086 <_Z24SHT30_read_temp_humidityP7SHT30_tPfS1_+0x76>
 800107e:	7e7b      	ldrb	r3, [r7, #25]
 8001080:	7fba      	ldrb	r2, [r7, #30]
 8001082:	429a      	cmp	r2, r3
 8001084:	d001      	beq.n	800108a <_Z24SHT30_read_temp_humidityP7SHT30_tPfS1_+0x7a>
		return 0;
 8001086:	2300      	movs	r3, #0
 8001088:	e034      	b.n	80010f4 <_Z24SHT30_read_temp_humidityP7SHT30_tPfS1_+0xe4>
	}

	uint16_t temperature_raw = uint8_to_uint16(buffer[0], buffer[1]);
 800108a:	7d3b      	ldrb	r3, [r7, #20]
 800108c:	7d7a      	ldrb	r2, [r7, #21]
 800108e:	4611      	mov	r1, r2
 8001090:	4618      	mov	r0, r3
 8001092:	f7ff ff3d 	bl	8000f10 <_ZL15uint8_to_uint16hh>
 8001096:	4603      	mov	r3, r0
 8001098:	83bb      	strh	r3, [r7, #28]
	uint16_t humidity_raw = uint8_to_uint16(buffer[3], buffer[4]);
 800109a:	7dfb      	ldrb	r3, [r7, #23]
 800109c:	7e3a      	ldrb	r2, [r7, #24]
 800109e:	4611      	mov	r1, r2
 80010a0:	4618      	mov	r0, r3
 80010a2:	f7ff ff35 	bl	8000f10 <_ZL15uint8_to_uint16hh>
 80010a6:	4603      	mov	r3, r0
 80010a8:	837b      	strh	r3, [r7, #26]

	*temperature = -45.0f + 175.0f * (float)temperature_raw / 65535.0f;
 80010aa:	8bbb      	ldrh	r3, [r7, #28]
 80010ac:	ee07 3a90 	vmov	s15, r3
 80010b0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80010b4:	ed9f 7a11 	vldr	s14, [pc, #68]	; 80010fc <_Z24SHT30_read_temp_humidityP7SHT30_tPfS1_+0xec>
 80010b8:	ee27 7a87 	vmul.f32	s14, s15, s14
 80010bc:	eddf 6a10 	vldr	s13, [pc, #64]	; 8001100 <_Z24SHT30_read_temp_humidityP7SHT30_tPfS1_+0xf0>
 80010c0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80010c4:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 8001104 <_Z24SHT30_read_temp_humidityP7SHT30_tPfS1_+0xf4>
 80010c8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80010cc:	68bb      	ldr	r3, [r7, #8]
 80010ce:	edc3 7a00 	vstr	s15, [r3]
	*humidity = 100.0f * (float)humidity_raw / 65535.0f;
 80010d2:	8b7b      	ldrh	r3, [r7, #26]
 80010d4:	ee07 3a90 	vmov	s15, r3
 80010d8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80010dc:	ed9f 7a0a 	vldr	s14, [pc, #40]	; 8001108 <_Z24SHT30_read_temp_humidityP7SHT30_tPfS1_+0xf8>
 80010e0:	ee27 7a87 	vmul.f32	s14, s15, s14
 80010e4:	eddf 6a06 	vldr	s13, [pc, #24]	; 8001100 <_Z24SHT30_read_temp_humidityP7SHT30_tPfS1_+0xf0>
 80010e8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	edc3 7a00 	vstr	s15, [r3]

	return 1;
 80010f2:	2301      	movs	r3, #1
}
 80010f4:	4618      	mov	r0, r3
 80010f6:	3720      	adds	r7, #32
 80010f8:	46bd      	mov	sp, r7
 80010fa:	bd80      	pop	{r7, pc}
 80010fc:	432f0000 	.word	0x432f0000
 8001100:	477fff00 	.word	0x477fff00
 8001104:	42340000 	.word	0x42340000
 8001108:	42c80000 	.word	0x42c80000

0800110c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800110c:	b5b0      	push	{r4, r5, r7, lr}
 800110e:	b082      	sub	sp, #8
 8001110:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001112:	f000 fb8b 	bl	800182c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001116:	f000 f87b 	bl	8001210 <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800111a:	f000 f943 	bl	80013a4 <_ZL12MX_GPIO_Initv>
  MX_I2C1_Init();
 800111e:	f000 f8df 	bl	80012e0 <_ZL12MX_I2C1_Initv>
  MX_USART1_UART_Init();
 8001122:	f000 f911 	bl	8001348 <_ZL19MX_USART1_UART_Initv>
  /* USER CODE BEGIN 2 */
  sprintf(msg, "Init\n");
 8001126:	492e      	ldr	r1, [pc, #184]	; (80011e0 <main+0xd4>)
 8001128:	482e      	ldr	r0, [pc, #184]	; (80011e4 <main+0xd8>)
 800112a:	f006 fb5b 	bl	80077e4 <siprintf>
  HAL_UART_Transmit(&huart1, (uint8_t*) msg, sizeof(msg), 100);
 800112e:	2364      	movs	r3, #100	; 0x64
 8001130:	2264      	movs	r2, #100	; 0x64
 8001132:	492c      	ldr	r1, [pc, #176]	; (80011e4 <main+0xd8>)
 8001134:	482c      	ldr	r0, [pc, #176]	; (80011e8 <main+0xdc>)
 8001136:	f002 fdda 	bl	8003cee <HAL_UART_Transmit>
  if (!SHT30_init(&sht)) {
 800113a:	482c      	ldr	r0, [pc, #176]	; (80011ec <main+0xe0>)
 800113c:	f7ff fefe 	bl	8000f3c <_Z10SHT30_initP7SHT30_t>
 8001140:	4603      	mov	r3, r0
 8001142:	2b00      	cmp	r3, #0
 8001144:	bf0c      	ite	eq
 8001146:	2301      	moveq	r3, #1
 8001148:	2300      	movne	r3, #0
 800114a:	b2db      	uxtb	r3, r3
 800114c:	2b00      	cmp	r3, #0
 800114e:	d00b      	beq.n	8001168 <main+0x5c>
	  sprintf(msg, "SHT30 init FAIL\n");
 8001150:	4927      	ldr	r1, [pc, #156]	; (80011f0 <main+0xe4>)
 8001152:	4824      	ldr	r0, [pc, #144]	; (80011e4 <main+0xd8>)
 8001154:	f006 fb46 	bl	80077e4 <siprintf>
	  HAL_UART_Transmit(&huart1, (uint8_t*) msg, sizeof(msg), 100);
 8001158:	2364      	movs	r3, #100	; 0x64
 800115a:	2264      	movs	r2, #100	; 0x64
 800115c:	4921      	ldr	r1, [pc, #132]	; (80011e4 <main+0xd8>)
 800115e:	4822      	ldr	r0, [pc, #136]	; (80011e8 <main+0xdc>)
 8001160:	f002 fdc5 	bl	8003cee <HAL_UART_Transmit>
	  return 0;
 8001164:	2300      	movs	r3, #0
 8001166:	e037      	b.n	80011d8 <main+0xcc>
  }

  sprintf(msg, "SHT30 init OK\n");
 8001168:	4922      	ldr	r1, [pc, #136]	; (80011f4 <main+0xe8>)
 800116a:	481e      	ldr	r0, [pc, #120]	; (80011e4 <main+0xd8>)
 800116c:	f006 fb3a 	bl	80077e4 <siprintf>
  HAL_UART_Transmit(&huart1, (uint8_t*) msg, sizeof(msg), 100);
 8001170:	2364      	movs	r3, #100	; 0x64
 8001172:	2264      	movs	r2, #100	; 0x64
 8001174:	491b      	ldr	r1, [pc, #108]	; (80011e4 <main+0xd8>)
 8001176:	481c      	ldr	r0, [pc, #112]	; (80011e8 <main+0xdc>)
 8001178:	f002 fdb9 	bl	8003cee <HAL_UART_Transmit>

  SHT30_read_temp_humidity(&sht, &temp, &rh);
 800117c:	4a1e      	ldr	r2, [pc, #120]	; (80011f8 <main+0xec>)
 800117e:	491f      	ldr	r1, [pc, #124]	; (80011fc <main+0xf0>)
 8001180:	481a      	ldr	r0, [pc, #104]	; (80011ec <main+0xe0>)
 8001182:	f7ff ff45 	bl	8001010 <_Z24SHT30_read_temp_humidityP7SHT30_tPfS1_>
  sprintf(msg, "temp: %.2f, rh: %.2f\n", temp, rh);
 8001186:	4b1d      	ldr	r3, [pc, #116]	; (80011fc <main+0xf0>)
 8001188:	681b      	ldr	r3, [r3, #0]
 800118a:	4618      	mov	r0, r3
 800118c:	f7ff f9dc 	bl	8000548 <__aeabi_f2d>
 8001190:	4604      	mov	r4, r0
 8001192:	460d      	mov	r5, r1
 8001194:	4b18      	ldr	r3, [pc, #96]	; (80011f8 <main+0xec>)
 8001196:	681b      	ldr	r3, [r3, #0]
 8001198:	4618      	mov	r0, r3
 800119a:	f7ff f9d5 	bl	8000548 <__aeabi_f2d>
 800119e:	4602      	mov	r2, r0
 80011a0:	460b      	mov	r3, r1
 80011a2:	e9cd 2300 	strd	r2, r3, [sp]
 80011a6:	4622      	mov	r2, r4
 80011a8:	462b      	mov	r3, r5
 80011aa:	4915      	ldr	r1, [pc, #84]	; (8001200 <main+0xf4>)
 80011ac:	480d      	ldr	r0, [pc, #52]	; (80011e4 <main+0xd8>)
 80011ae:	f006 fb19 	bl	80077e4 <siprintf>
  HAL_UART_Transmit(&huart1, (uint8_t*) msg, sizeof(msg), 100);
 80011b2:	2364      	movs	r3, #100	; 0x64
 80011b4:	2264      	movs	r2, #100	; 0x64
 80011b6:	490b      	ldr	r1, [pc, #44]	; (80011e4 <main+0xd8>)
 80011b8:	480b      	ldr	r0, [pc, #44]	; (80011e8 <main+0xdc>)
 80011ba:	f002 fd98 	bl	8003cee <HAL_UART_Transmit>

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 80011be:	f003 f93f 	bl	8004440 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 80011c2:	4a10      	ldr	r2, [pc, #64]	; (8001204 <main+0xf8>)
 80011c4:	2100      	movs	r1, #0
 80011c6:	4810      	ldr	r0, [pc, #64]	; (8001208 <main+0xfc>)
 80011c8:	f003 f984 	bl	80044d4 <osThreadNew>
 80011cc:	4603      	mov	r3, r0
 80011ce:	4a0f      	ldr	r2, [pc, #60]	; (800120c <main+0x100>)
 80011d0:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 80011d2:	f003 f959 	bl	8004488 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80011d6:	e7fe      	b.n	80011d6 <main+0xca>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
  }
  /* USER CODE END 3 */
}
 80011d8:	4618      	mov	r0, r3
 80011da:	46bd      	mov	sp, r7
 80011dc:	bdb0      	pop	{r4, r5, r7, pc}
 80011de:	bf00      	nop
 80011e0:	08009c7c 	.word	0x08009c7c
 80011e4:	20000294 	.word	0x20000294
 80011e8:	2000024c 	.word	0x2000024c
 80011ec:	20000000 	.word	0x20000000
 80011f0:	08009c84 	.word	0x08009c84
 80011f4:	08009c98 	.word	0x08009c98
 80011f8:	200002fc 	.word	0x200002fc
 80011fc:	200002f8 	.word	0x200002f8
 8001200:	08009ca8 	.word	0x08009ca8
 8001204:	08009cd8 	.word	0x08009cd8
 8001208:	080013f5 	.word	0x080013f5
 800120c:	20000290 	.word	0x20000290

08001210 <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001210:	b580      	push	{r7, lr}
 8001212:	b094      	sub	sp, #80	; 0x50
 8001214:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001216:	f107 0320 	add.w	r3, r7, #32
 800121a:	2230      	movs	r2, #48	; 0x30
 800121c:	2100      	movs	r1, #0
 800121e:	4618      	mov	r0, r3
 8001220:	f006 fbd4 	bl	80079cc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001224:	f107 030c 	add.w	r3, r7, #12
 8001228:	2200      	movs	r2, #0
 800122a:	601a      	str	r2, [r3, #0]
 800122c:	605a      	str	r2, [r3, #4]
 800122e:	609a      	str	r2, [r3, #8]
 8001230:	60da      	str	r2, [r3, #12]
 8001232:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001234:	2300      	movs	r3, #0
 8001236:	60bb      	str	r3, [r7, #8]
 8001238:	4b27      	ldr	r3, [pc, #156]	; (80012d8 <_Z18SystemClock_Configv+0xc8>)
 800123a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800123c:	4a26      	ldr	r2, [pc, #152]	; (80012d8 <_Z18SystemClock_Configv+0xc8>)
 800123e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001242:	6413      	str	r3, [r2, #64]	; 0x40
 8001244:	4b24      	ldr	r3, [pc, #144]	; (80012d8 <_Z18SystemClock_Configv+0xc8>)
 8001246:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001248:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800124c:	60bb      	str	r3, [r7, #8]
 800124e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001250:	2300      	movs	r3, #0
 8001252:	607b      	str	r3, [r7, #4]
 8001254:	4b21      	ldr	r3, [pc, #132]	; (80012dc <_Z18SystemClock_Configv+0xcc>)
 8001256:	681b      	ldr	r3, [r3, #0]
 8001258:	4a20      	ldr	r2, [pc, #128]	; (80012dc <_Z18SystemClock_Configv+0xcc>)
 800125a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800125e:	6013      	str	r3, [r2, #0]
 8001260:	4b1e      	ldr	r3, [pc, #120]	; (80012dc <_Z18SystemClock_Configv+0xcc>)
 8001262:	681b      	ldr	r3, [r3, #0]
 8001264:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001268:	607b      	str	r3, [r7, #4]
 800126a:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800126c:	2302      	movs	r3, #2
 800126e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001270:	2301      	movs	r3, #1
 8001272:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001274:	2310      	movs	r3, #16
 8001276:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001278:	2300      	movs	r3, #0
 800127a:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800127c:	f107 0320 	add.w	r3, r7, #32
 8001280:	4618      	mov	r0, r3
 8001282:	f002 f88f 	bl	80033a4 <HAL_RCC_OscConfig>
 8001286:	4603      	mov	r3, r0
 8001288:	2b00      	cmp	r3, #0
 800128a:	bf14      	ite	ne
 800128c:	2301      	movne	r3, #1
 800128e:	2300      	moveq	r3, #0
 8001290:	b2db      	uxtb	r3, r3
 8001292:	2b00      	cmp	r3, #0
 8001294:	d001      	beq.n	800129a <_Z18SystemClock_Configv+0x8a>
  {
    Error_Handler();
 8001296:	f000 f8e3 	bl	8001460 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800129a:	230f      	movs	r3, #15
 800129c:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800129e:	2300      	movs	r3, #0
 80012a0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80012a2:	2300      	movs	r3, #0
 80012a4:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80012a6:	2300      	movs	r3, #0
 80012a8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80012aa:	2300      	movs	r3, #0
 80012ac:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80012ae:	f107 030c 	add.w	r3, r7, #12
 80012b2:	2100      	movs	r1, #0
 80012b4:	4618      	mov	r0, r3
 80012b6:	f002 faed 	bl	8003894 <HAL_RCC_ClockConfig>
 80012ba:	4603      	mov	r3, r0
 80012bc:	2b00      	cmp	r3, #0
 80012be:	bf14      	ite	ne
 80012c0:	2301      	movne	r3, #1
 80012c2:	2300      	moveq	r3, #0
 80012c4:	b2db      	uxtb	r3, r3
 80012c6:	2b00      	cmp	r3, #0
 80012c8:	d001      	beq.n	80012ce <_Z18SystemClock_Configv+0xbe>
  {
    Error_Handler();
 80012ca:	f000 f8c9 	bl	8001460 <Error_Handler>
  }
}
 80012ce:	bf00      	nop
 80012d0:	3750      	adds	r7, #80	; 0x50
 80012d2:	46bd      	mov	sp, r7
 80012d4:	bd80      	pop	{r7, pc}
 80012d6:	bf00      	nop
 80012d8:	40023800 	.word	0x40023800
 80012dc:	40007000 	.word	0x40007000

080012e0 <_ZL12MX_I2C1_Initv>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80012e0:	b580      	push	{r7, lr}
 80012e2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80012e4:	4b15      	ldr	r3, [pc, #84]	; (800133c <_ZL12MX_I2C1_Initv+0x5c>)
 80012e6:	4a16      	ldr	r2, [pc, #88]	; (8001340 <_ZL12MX_I2C1_Initv+0x60>)
 80012e8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80012ea:	4b14      	ldr	r3, [pc, #80]	; (800133c <_ZL12MX_I2C1_Initv+0x5c>)
 80012ec:	4a15      	ldr	r2, [pc, #84]	; (8001344 <_ZL12MX_I2C1_Initv+0x64>)
 80012ee:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80012f0:	4b12      	ldr	r3, [pc, #72]	; (800133c <_ZL12MX_I2C1_Initv+0x5c>)
 80012f2:	2200      	movs	r2, #0
 80012f4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80012f6:	4b11      	ldr	r3, [pc, #68]	; (800133c <_ZL12MX_I2C1_Initv+0x5c>)
 80012f8:	2200      	movs	r2, #0
 80012fa:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80012fc:	4b0f      	ldr	r3, [pc, #60]	; (800133c <_ZL12MX_I2C1_Initv+0x5c>)
 80012fe:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001302:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001304:	4b0d      	ldr	r3, [pc, #52]	; (800133c <_ZL12MX_I2C1_Initv+0x5c>)
 8001306:	2200      	movs	r2, #0
 8001308:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800130a:	4b0c      	ldr	r3, [pc, #48]	; (800133c <_ZL12MX_I2C1_Initv+0x5c>)
 800130c:	2200      	movs	r2, #0
 800130e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001310:	4b0a      	ldr	r3, [pc, #40]	; (800133c <_ZL12MX_I2C1_Initv+0x5c>)
 8001312:	2200      	movs	r2, #0
 8001314:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001316:	4b09      	ldr	r3, [pc, #36]	; (800133c <_ZL12MX_I2C1_Initv+0x5c>)
 8001318:	2200      	movs	r2, #0
 800131a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800131c:	4807      	ldr	r0, [pc, #28]	; (800133c <_ZL12MX_I2C1_Initv+0x5c>)
 800131e:	f000 fd9d 	bl	8001e5c <HAL_I2C_Init>
 8001322:	4603      	mov	r3, r0
 8001324:	2b00      	cmp	r3, #0
 8001326:	bf14      	ite	ne
 8001328:	2301      	movne	r3, #1
 800132a:	2300      	moveq	r3, #0
 800132c:	b2db      	uxtb	r3, r3
 800132e:	2b00      	cmp	r3, #0
 8001330:	d001      	beq.n	8001336 <_ZL12MX_I2C1_Initv+0x56>
  {
    Error_Handler();
 8001332:	f000 f895 	bl	8001460 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001336:	bf00      	nop
 8001338:	bd80      	pop	{r7, pc}
 800133a:	bf00      	nop
 800133c:	200001f8 	.word	0x200001f8
 8001340:	40005400 	.word	0x40005400
 8001344:	000186a0 	.word	0x000186a0

08001348 <_ZL19MX_USART1_UART_Initv>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001348:	b580      	push	{r7, lr}
 800134a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800134c:	4b13      	ldr	r3, [pc, #76]	; (800139c <_ZL19MX_USART1_UART_Initv+0x54>)
 800134e:	4a14      	ldr	r2, [pc, #80]	; (80013a0 <_ZL19MX_USART1_UART_Initv+0x58>)
 8001350:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8001352:	4b12      	ldr	r3, [pc, #72]	; (800139c <_ZL19MX_USART1_UART_Initv+0x54>)
 8001354:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001358:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800135a:	4b10      	ldr	r3, [pc, #64]	; (800139c <_ZL19MX_USART1_UART_Initv+0x54>)
 800135c:	2200      	movs	r2, #0
 800135e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001360:	4b0e      	ldr	r3, [pc, #56]	; (800139c <_ZL19MX_USART1_UART_Initv+0x54>)
 8001362:	2200      	movs	r2, #0
 8001364:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001366:	4b0d      	ldr	r3, [pc, #52]	; (800139c <_ZL19MX_USART1_UART_Initv+0x54>)
 8001368:	2200      	movs	r2, #0
 800136a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800136c:	4b0b      	ldr	r3, [pc, #44]	; (800139c <_ZL19MX_USART1_UART_Initv+0x54>)
 800136e:	220c      	movs	r2, #12
 8001370:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001372:	4b0a      	ldr	r3, [pc, #40]	; (800139c <_ZL19MX_USART1_UART_Initv+0x54>)
 8001374:	2200      	movs	r2, #0
 8001376:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001378:	4b08      	ldr	r3, [pc, #32]	; (800139c <_ZL19MX_USART1_UART_Initv+0x54>)
 800137a:	2200      	movs	r2, #0
 800137c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800137e:	4807      	ldr	r0, [pc, #28]	; (800139c <_ZL19MX_USART1_UART_Initv+0x54>)
 8001380:	f002 fc68 	bl	8003c54 <HAL_UART_Init>
 8001384:	4603      	mov	r3, r0
 8001386:	2b00      	cmp	r3, #0
 8001388:	bf14      	ite	ne
 800138a:	2301      	movne	r3, #1
 800138c:	2300      	moveq	r3, #0
 800138e:	b2db      	uxtb	r3, r3
 8001390:	2b00      	cmp	r3, #0
 8001392:	d001      	beq.n	8001398 <_ZL19MX_USART1_UART_Initv+0x50>
  {
    Error_Handler();
 8001394:	f000 f864 	bl	8001460 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001398:	bf00      	nop
 800139a:	bd80      	pop	{r7, pc}
 800139c:	2000024c 	.word	0x2000024c
 80013a0:	40011000 	.word	0x40011000

080013a4 <_ZL12MX_GPIO_Initv>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80013a4:	b480      	push	{r7}
 80013a6:	b083      	sub	sp, #12
 80013a8:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80013aa:	2300      	movs	r3, #0
 80013ac:	607b      	str	r3, [r7, #4]
 80013ae:	4b10      	ldr	r3, [pc, #64]	; (80013f0 <_ZL12MX_GPIO_Initv+0x4c>)
 80013b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013b2:	4a0f      	ldr	r2, [pc, #60]	; (80013f0 <_ZL12MX_GPIO_Initv+0x4c>)
 80013b4:	f043 0301 	orr.w	r3, r3, #1
 80013b8:	6313      	str	r3, [r2, #48]	; 0x30
 80013ba:	4b0d      	ldr	r3, [pc, #52]	; (80013f0 <_ZL12MX_GPIO_Initv+0x4c>)
 80013bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013be:	f003 0301 	and.w	r3, r3, #1
 80013c2:	607b      	str	r3, [r7, #4]
 80013c4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80013c6:	2300      	movs	r3, #0
 80013c8:	603b      	str	r3, [r7, #0]
 80013ca:	4b09      	ldr	r3, [pc, #36]	; (80013f0 <_ZL12MX_GPIO_Initv+0x4c>)
 80013cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013ce:	4a08      	ldr	r2, [pc, #32]	; (80013f0 <_ZL12MX_GPIO_Initv+0x4c>)
 80013d0:	f043 0302 	orr.w	r3, r3, #2
 80013d4:	6313      	str	r3, [r2, #48]	; 0x30
 80013d6:	4b06      	ldr	r3, [pc, #24]	; (80013f0 <_ZL12MX_GPIO_Initv+0x4c>)
 80013d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013da:	f003 0302 	and.w	r3, r3, #2
 80013de:	603b      	str	r3, [r7, #0]
 80013e0:	683b      	ldr	r3, [r7, #0]

}
 80013e2:	bf00      	nop
 80013e4:	370c      	adds	r7, #12
 80013e6:	46bd      	mov	sp, r7
 80013e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ec:	4770      	bx	lr
 80013ee:	bf00      	nop
 80013f0:	40023800 	.word	0x40023800

080013f4 <_Z16StartDefaultTaskPv>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 80013f4:	b5b0      	push	{r4, r5, r7, lr}
 80013f6:	b084      	sub	sp, #16
 80013f8:	af02      	add	r7, sp, #8
 80013fa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
	SHT30_read_temp_humidity(&sht, &temp, &rh);
 80013fc:	4a12      	ldr	r2, [pc, #72]	; (8001448 <_Z16StartDefaultTaskPv+0x54>)
 80013fe:	4913      	ldr	r1, [pc, #76]	; (800144c <_Z16StartDefaultTaskPv+0x58>)
 8001400:	4813      	ldr	r0, [pc, #76]	; (8001450 <_Z16StartDefaultTaskPv+0x5c>)
 8001402:	f7ff fe05 	bl	8001010 <_Z24SHT30_read_temp_humidityP7SHT30_tPfS1_>
	sprintf(msg, "temp: %.2f, rh: %.2f\n", temp, rh);
 8001406:	4b11      	ldr	r3, [pc, #68]	; (800144c <_Z16StartDefaultTaskPv+0x58>)
 8001408:	681b      	ldr	r3, [r3, #0]
 800140a:	4618      	mov	r0, r3
 800140c:	f7ff f89c 	bl	8000548 <__aeabi_f2d>
 8001410:	4604      	mov	r4, r0
 8001412:	460d      	mov	r5, r1
 8001414:	4b0c      	ldr	r3, [pc, #48]	; (8001448 <_Z16StartDefaultTaskPv+0x54>)
 8001416:	681b      	ldr	r3, [r3, #0]
 8001418:	4618      	mov	r0, r3
 800141a:	f7ff f895 	bl	8000548 <__aeabi_f2d>
 800141e:	4602      	mov	r2, r0
 8001420:	460b      	mov	r3, r1
 8001422:	e9cd 2300 	strd	r2, r3, [sp]
 8001426:	4622      	mov	r2, r4
 8001428:	462b      	mov	r3, r5
 800142a:	490a      	ldr	r1, [pc, #40]	; (8001454 <_Z16StartDefaultTaskPv+0x60>)
 800142c:	480a      	ldr	r0, [pc, #40]	; (8001458 <_Z16StartDefaultTaskPv+0x64>)
 800142e:	f006 f9d9 	bl	80077e4 <siprintf>
	HAL_UART_Transmit(&huart1, (uint8_t*) msg, sizeof(msg), 100);
 8001432:	2364      	movs	r3, #100	; 0x64
 8001434:	2264      	movs	r2, #100	; 0x64
 8001436:	4908      	ldr	r1, [pc, #32]	; (8001458 <_Z16StartDefaultTaskPv+0x64>)
 8001438:	4808      	ldr	r0, [pc, #32]	; (800145c <_Z16StartDefaultTaskPv+0x68>)
 800143a:	f002 fc58 	bl	8003cee <HAL_UART_Transmit>
    osDelay(4000);
 800143e:	f44f 607a 	mov.w	r0, #4000	; 0xfa0
 8001442:	f003 f8d9 	bl	80045f8 <osDelay>
	SHT30_read_temp_humidity(&sht, &temp, &rh);
 8001446:	e7d9      	b.n	80013fc <_Z16StartDefaultTaskPv+0x8>
 8001448:	200002fc 	.word	0x200002fc
 800144c:	200002f8 	.word	0x200002f8
 8001450:	20000000 	.word	0x20000000
 8001454:	08009ca8 	.word	0x08009ca8
 8001458:	20000294 	.word	0x20000294
 800145c:	2000024c 	.word	0x2000024c

08001460 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001460:	b480      	push	{r7}
 8001462:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001464:	b672      	cpsid	i
}
 8001466:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001468:	e7fe      	b.n	8001468 <Error_Handler+0x8>
	...

0800146c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800146c:	b580      	push	{r7, lr}
 800146e:	b082      	sub	sp, #8
 8001470:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001472:	2300      	movs	r3, #0
 8001474:	607b      	str	r3, [r7, #4]
 8001476:	4b12      	ldr	r3, [pc, #72]	; (80014c0 <HAL_MspInit+0x54>)
 8001478:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800147a:	4a11      	ldr	r2, [pc, #68]	; (80014c0 <HAL_MspInit+0x54>)
 800147c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001480:	6453      	str	r3, [r2, #68]	; 0x44
 8001482:	4b0f      	ldr	r3, [pc, #60]	; (80014c0 <HAL_MspInit+0x54>)
 8001484:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001486:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800148a:	607b      	str	r3, [r7, #4]
 800148c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800148e:	2300      	movs	r3, #0
 8001490:	603b      	str	r3, [r7, #0]
 8001492:	4b0b      	ldr	r3, [pc, #44]	; (80014c0 <HAL_MspInit+0x54>)
 8001494:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001496:	4a0a      	ldr	r2, [pc, #40]	; (80014c0 <HAL_MspInit+0x54>)
 8001498:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800149c:	6413      	str	r3, [r2, #64]	; 0x40
 800149e:	4b08      	ldr	r3, [pc, #32]	; (80014c0 <HAL_MspInit+0x54>)
 80014a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014a2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80014a6:	603b      	str	r3, [r7, #0]
 80014a8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80014aa:	2200      	movs	r2, #0
 80014ac:	210f      	movs	r1, #15
 80014ae:	f06f 0001 	mvn.w	r0, #1
 80014b2:	f000 fb0e 	bl	8001ad2 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80014b6:	bf00      	nop
 80014b8:	3708      	adds	r7, #8
 80014ba:	46bd      	mov	sp, r7
 80014bc:	bd80      	pop	{r7, pc}
 80014be:	bf00      	nop
 80014c0:	40023800 	.word	0x40023800

080014c4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80014c4:	b580      	push	{r7, lr}
 80014c6:	b08a      	sub	sp, #40	; 0x28
 80014c8:	af00      	add	r7, sp, #0
 80014ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014cc:	f107 0314 	add.w	r3, r7, #20
 80014d0:	2200      	movs	r2, #0
 80014d2:	601a      	str	r2, [r3, #0]
 80014d4:	605a      	str	r2, [r3, #4]
 80014d6:	609a      	str	r2, [r3, #8]
 80014d8:	60da      	str	r2, [r3, #12]
 80014da:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	4a19      	ldr	r2, [pc, #100]	; (8001548 <HAL_I2C_MspInit+0x84>)
 80014e2:	4293      	cmp	r3, r2
 80014e4:	d12b      	bne.n	800153e <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80014e6:	2300      	movs	r3, #0
 80014e8:	613b      	str	r3, [r7, #16]
 80014ea:	4b18      	ldr	r3, [pc, #96]	; (800154c <HAL_I2C_MspInit+0x88>)
 80014ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014ee:	4a17      	ldr	r2, [pc, #92]	; (800154c <HAL_I2C_MspInit+0x88>)
 80014f0:	f043 0302 	orr.w	r3, r3, #2
 80014f4:	6313      	str	r3, [r2, #48]	; 0x30
 80014f6:	4b15      	ldr	r3, [pc, #84]	; (800154c <HAL_I2C_MspInit+0x88>)
 80014f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014fa:	f003 0302 	and.w	r3, r3, #2
 80014fe:	613b      	str	r3, [r7, #16]
 8001500:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001502:	23c0      	movs	r3, #192	; 0xc0
 8001504:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001506:	2312      	movs	r3, #18
 8001508:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800150a:	2301      	movs	r3, #1
 800150c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800150e:	2303      	movs	r3, #3
 8001510:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001512:	2304      	movs	r3, #4
 8001514:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001516:	f107 0314 	add.w	r3, r7, #20
 800151a:	4619      	mov	r1, r3
 800151c:	480c      	ldr	r0, [pc, #48]	; (8001550 <HAL_I2C_MspInit+0x8c>)
 800151e:	f000 fb01 	bl	8001b24 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001522:	2300      	movs	r3, #0
 8001524:	60fb      	str	r3, [r7, #12]
 8001526:	4b09      	ldr	r3, [pc, #36]	; (800154c <HAL_I2C_MspInit+0x88>)
 8001528:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800152a:	4a08      	ldr	r2, [pc, #32]	; (800154c <HAL_I2C_MspInit+0x88>)
 800152c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001530:	6413      	str	r3, [r2, #64]	; 0x40
 8001532:	4b06      	ldr	r3, [pc, #24]	; (800154c <HAL_I2C_MspInit+0x88>)
 8001534:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001536:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800153a:	60fb      	str	r3, [r7, #12]
 800153c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 800153e:	bf00      	nop
 8001540:	3728      	adds	r7, #40	; 0x28
 8001542:	46bd      	mov	sp, r7
 8001544:	bd80      	pop	{r7, pc}
 8001546:	bf00      	nop
 8001548:	40005400 	.word	0x40005400
 800154c:	40023800 	.word	0x40023800
 8001550:	40020400 	.word	0x40020400

08001554 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001554:	b580      	push	{r7, lr}
 8001556:	b08a      	sub	sp, #40	; 0x28
 8001558:	af00      	add	r7, sp, #0
 800155a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800155c:	f107 0314 	add.w	r3, r7, #20
 8001560:	2200      	movs	r2, #0
 8001562:	601a      	str	r2, [r3, #0]
 8001564:	605a      	str	r2, [r3, #4]
 8001566:	609a      	str	r2, [r3, #8]
 8001568:	60da      	str	r2, [r3, #12]
 800156a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	4a19      	ldr	r2, [pc, #100]	; (80015d8 <HAL_UART_MspInit+0x84>)
 8001572:	4293      	cmp	r3, r2
 8001574:	d12c      	bne.n	80015d0 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001576:	2300      	movs	r3, #0
 8001578:	613b      	str	r3, [r7, #16]
 800157a:	4b18      	ldr	r3, [pc, #96]	; (80015dc <HAL_UART_MspInit+0x88>)
 800157c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800157e:	4a17      	ldr	r2, [pc, #92]	; (80015dc <HAL_UART_MspInit+0x88>)
 8001580:	f043 0310 	orr.w	r3, r3, #16
 8001584:	6453      	str	r3, [r2, #68]	; 0x44
 8001586:	4b15      	ldr	r3, [pc, #84]	; (80015dc <HAL_UART_MspInit+0x88>)
 8001588:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800158a:	f003 0310 	and.w	r3, r3, #16
 800158e:	613b      	str	r3, [r7, #16]
 8001590:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001592:	2300      	movs	r3, #0
 8001594:	60fb      	str	r3, [r7, #12]
 8001596:	4b11      	ldr	r3, [pc, #68]	; (80015dc <HAL_UART_MspInit+0x88>)
 8001598:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800159a:	4a10      	ldr	r2, [pc, #64]	; (80015dc <HAL_UART_MspInit+0x88>)
 800159c:	f043 0301 	orr.w	r3, r3, #1
 80015a0:	6313      	str	r3, [r2, #48]	; 0x30
 80015a2:	4b0e      	ldr	r3, [pc, #56]	; (80015dc <HAL_UART_MspInit+0x88>)
 80015a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015a6:	f003 0301 	and.w	r3, r3, #1
 80015aa:	60fb      	str	r3, [r7, #12]
 80015ac:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80015ae:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80015b2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015b4:	2302      	movs	r3, #2
 80015b6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015b8:	2300      	movs	r3, #0
 80015ba:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80015bc:	2303      	movs	r3, #3
 80015be:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80015c0:	2307      	movs	r3, #7
 80015c2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015c4:	f107 0314 	add.w	r3, r7, #20
 80015c8:	4619      	mov	r1, r3
 80015ca:	4805      	ldr	r0, [pc, #20]	; (80015e0 <HAL_UART_MspInit+0x8c>)
 80015cc:	f000 faaa 	bl	8001b24 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 80015d0:	bf00      	nop
 80015d2:	3728      	adds	r7, #40	; 0x28
 80015d4:	46bd      	mov	sp, r7
 80015d6:	bd80      	pop	{r7, pc}
 80015d8:	40011000 	.word	0x40011000
 80015dc:	40023800 	.word	0x40023800
 80015e0:	40020000 	.word	0x40020000

080015e4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80015e4:	b480      	push	{r7}
 80015e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80015e8:	e7fe      	b.n	80015e8 <NMI_Handler+0x4>

080015ea <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80015ea:	b480      	push	{r7}
 80015ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80015ee:	e7fe      	b.n	80015ee <HardFault_Handler+0x4>

080015f0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80015f0:	b480      	push	{r7}
 80015f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80015f4:	e7fe      	b.n	80015f4 <MemManage_Handler+0x4>

080015f6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80015f6:	b480      	push	{r7}
 80015f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80015fa:	e7fe      	b.n	80015fa <BusFault_Handler+0x4>

080015fc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80015fc:	b480      	push	{r7}
 80015fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001600:	e7fe      	b.n	8001600 <UsageFault_Handler+0x4>

08001602 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001602:	b480      	push	{r7}
 8001604:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001606:	bf00      	nop
 8001608:	46bd      	mov	sp, r7
 800160a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800160e:	4770      	bx	lr

08001610 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001610:	b580      	push	{r7, lr}
 8001612:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001614:	f000 f95c 	bl	80018d0 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8001618:	f004 fbfc 	bl	8005e14 <xTaskGetSchedulerState>
 800161c:	4603      	mov	r3, r0
 800161e:	2b01      	cmp	r3, #1
 8001620:	d001      	beq.n	8001626 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8001622:	f005 f9e1 	bl	80069e8 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001626:	bf00      	nop
 8001628:	bd80      	pop	{r7, pc}

0800162a <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800162a:	b480      	push	{r7}
 800162c:	af00      	add	r7, sp, #0
	return 1;
 800162e:	2301      	movs	r3, #1
}
 8001630:	4618      	mov	r0, r3
 8001632:	46bd      	mov	sp, r7
 8001634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001638:	4770      	bx	lr

0800163a <_kill>:

int _kill(int pid, int sig)
{
 800163a:	b580      	push	{r7, lr}
 800163c:	b082      	sub	sp, #8
 800163e:	af00      	add	r7, sp, #0
 8001640:	6078      	str	r0, [r7, #4]
 8001642:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001644:	f006 f9ce 	bl	80079e4 <__errno>
 8001648:	4603      	mov	r3, r0
 800164a:	2216      	movs	r2, #22
 800164c:	601a      	str	r2, [r3, #0]
	return -1;
 800164e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8001652:	4618      	mov	r0, r3
 8001654:	3708      	adds	r7, #8
 8001656:	46bd      	mov	sp, r7
 8001658:	bd80      	pop	{r7, pc}

0800165a <_exit>:

void _exit (int status)
{
 800165a:	b580      	push	{r7, lr}
 800165c:	b082      	sub	sp, #8
 800165e:	af00      	add	r7, sp, #0
 8001660:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001662:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001666:	6878      	ldr	r0, [r7, #4]
 8001668:	f7ff ffe7 	bl	800163a <_kill>
	while (1) {}		/* Make sure we hang here */
 800166c:	e7fe      	b.n	800166c <_exit+0x12>

0800166e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800166e:	b580      	push	{r7, lr}
 8001670:	b086      	sub	sp, #24
 8001672:	af00      	add	r7, sp, #0
 8001674:	60f8      	str	r0, [r7, #12]
 8001676:	60b9      	str	r1, [r7, #8]
 8001678:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800167a:	2300      	movs	r3, #0
 800167c:	617b      	str	r3, [r7, #20]
 800167e:	e00a      	b.n	8001696 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001680:	f3af 8000 	nop.w
 8001684:	4601      	mov	r1, r0
 8001686:	68bb      	ldr	r3, [r7, #8]
 8001688:	1c5a      	adds	r2, r3, #1
 800168a:	60ba      	str	r2, [r7, #8]
 800168c:	b2ca      	uxtb	r2, r1
 800168e:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001690:	697b      	ldr	r3, [r7, #20]
 8001692:	3301      	adds	r3, #1
 8001694:	617b      	str	r3, [r7, #20]
 8001696:	697a      	ldr	r2, [r7, #20]
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	429a      	cmp	r2, r3
 800169c:	dbf0      	blt.n	8001680 <_read+0x12>
	}

return len;
 800169e:	687b      	ldr	r3, [r7, #4]
}
 80016a0:	4618      	mov	r0, r3
 80016a2:	3718      	adds	r7, #24
 80016a4:	46bd      	mov	sp, r7
 80016a6:	bd80      	pop	{r7, pc}

080016a8 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80016a8:	b580      	push	{r7, lr}
 80016aa:	b086      	sub	sp, #24
 80016ac:	af00      	add	r7, sp, #0
 80016ae:	60f8      	str	r0, [r7, #12]
 80016b0:	60b9      	str	r1, [r7, #8]
 80016b2:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80016b4:	2300      	movs	r3, #0
 80016b6:	617b      	str	r3, [r7, #20]
 80016b8:	e009      	b.n	80016ce <_write+0x26>
	{
		__io_putchar(*ptr++);
 80016ba:	68bb      	ldr	r3, [r7, #8]
 80016bc:	1c5a      	adds	r2, r3, #1
 80016be:	60ba      	str	r2, [r7, #8]
 80016c0:	781b      	ldrb	r3, [r3, #0]
 80016c2:	4618      	mov	r0, r3
 80016c4:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80016c8:	697b      	ldr	r3, [r7, #20]
 80016ca:	3301      	adds	r3, #1
 80016cc:	617b      	str	r3, [r7, #20]
 80016ce:	697a      	ldr	r2, [r7, #20]
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	429a      	cmp	r2, r3
 80016d4:	dbf1      	blt.n	80016ba <_write+0x12>
	}
	return len;
 80016d6:	687b      	ldr	r3, [r7, #4]
}
 80016d8:	4618      	mov	r0, r3
 80016da:	3718      	adds	r7, #24
 80016dc:	46bd      	mov	sp, r7
 80016de:	bd80      	pop	{r7, pc}

080016e0 <_close>:

int _close(int file)
{
 80016e0:	b480      	push	{r7}
 80016e2:	b083      	sub	sp, #12
 80016e4:	af00      	add	r7, sp, #0
 80016e6:	6078      	str	r0, [r7, #4]
	return -1;
 80016e8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 80016ec:	4618      	mov	r0, r3
 80016ee:	370c      	adds	r7, #12
 80016f0:	46bd      	mov	sp, r7
 80016f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016f6:	4770      	bx	lr

080016f8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80016f8:	b480      	push	{r7}
 80016fa:	b083      	sub	sp, #12
 80016fc:	af00      	add	r7, sp, #0
 80016fe:	6078      	str	r0, [r7, #4]
 8001700:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001702:	683b      	ldr	r3, [r7, #0]
 8001704:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001708:	605a      	str	r2, [r3, #4]
	return 0;
 800170a:	2300      	movs	r3, #0
}
 800170c:	4618      	mov	r0, r3
 800170e:	370c      	adds	r7, #12
 8001710:	46bd      	mov	sp, r7
 8001712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001716:	4770      	bx	lr

08001718 <_isatty>:

int _isatty(int file)
{
 8001718:	b480      	push	{r7}
 800171a:	b083      	sub	sp, #12
 800171c:	af00      	add	r7, sp, #0
 800171e:	6078      	str	r0, [r7, #4]
	return 1;
 8001720:	2301      	movs	r3, #1
}
 8001722:	4618      	mov	r0, r3
 8001724:	370c      	adds	r7, #12
 8001726:	46bd      	mov	sp, r7
 8001728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800172c:	4770      	bx	lr

0800172e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800172e:	b480      	push	{r7}
 8001730:	b085      	sub	sp, #20
 8001732:	af00      	add	r7, sp, #0
 8001734:	60f8      	str	r0, [r7, #12]
 8001736:	60b9      	str	r1, [r7, #8]
 8001738:	607a      	str	r2, [r7, #4]
	return 0;
 800173a:	2300      	movs	r3, #0
}
 800173c:	4618      	mov	r0, r3
 800173e:	3714      	adds	r7, #20
 8001740:	46bd      	mov	sp, r7
 8001742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001746:	4770      	bx	lr

08001748 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001748:	b580      	push	{r7, lr}
 800174a:	b086      	sub	sp, #24
 800174c:	af00      	add	r7, sp, #0
 800174e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001750:	4a14      	ldr	r2, [pc, #80]	; (80017a4 <_sbrk+0x5c>)
 8001752:	4b15      	ldr	r3, [pc, #84]	; (80017a8 <_sbrk+0x60>)
 8001754:	1ad3      	subs	r3, r2, r3
 8001756:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001758:	697b      	ldr	r3, [r7, #20]
 800175a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800175c:	4b13      	ldr	r3, [pc, #76]	; (80017ac <_sbrk+0x64>)
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	2b00      	cmp	r3, #0
 8001762:	d102      	bne.n	800176a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001764:	4b11      	ldr	r3, [pc, #68]	; (80017ac <_sbrk+0x64>)
 8001766:	4a12      	ldr	r2, [pc, #72]	; (80017b0 <_sbrk+0x68>)
 8001768:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800176a:	4b10      	ldr	r3, [pc, #64]	; (80017ac <_sbrk+0x64>)
 800176c:	681a      	ldr	r2, [r3, #0]
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	4413      	add	r3, r2
 8001772:	693a      	ldr	r2, [r7, #16]
 8001774:	429a      	cmp	r2, r3
 8001776:	d207      	bcs.n	8001788 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001778:	f006 f934 	bl	80079e4 <__errno>
 800177c:	4603      	mov	r3, r0
 800177e:	220c      	movs	r2, #12
 8001780:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001782:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001786:	e009      	b.n	800179c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001788:	4b08      	ldr	r3, [pc, #32]	; (80017ac <_sbrk+0x64>)
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800178e:	4b07      	ldr	r3, [pc, #28]	; (80017ac <_sbrk+0x64>)
 8001790:	681a      	ldr	r2, [r3, #0]
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	4413      	add	r3, r2
 8001796:	4a05      	ldr	r2, [pc, #20]	; (80017ac <_sbrk+0x64>)
 8001798:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800179a:	68fb      	ldr	r3, [r7, #12]
}
 800179c:	4618      	mov	r0, r3
 800179e:	3718      	adds	r7, #24
 80017a0:	46bd      	mov	sp, r7
 80017a2:	bd80      	pop	{r7, pc}
 80017a4:	20020000 	.word	0x20020000
 80017a8:	00000400 	.word	0x00000400
 80017ac:	20000300 	.word	0x20000300
 80017b0:	20004da8 	.word	0x20004da8

080017b4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80017b4:	b480      	push	{r7}
 80017b6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80017b8:	4b06      	ldr	r3, [pc, #24]	; (80017d4 <SystemInit+0x20>)
 80017ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80017be:	4a05      	ldr	r2, [pc, #20]	; (80017d4 <SystemInit+0x20>)
 80017c0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80017c4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80017c8:	bf00      	nop
 80017ca:	46bd      	mov	sp, r7
 80017cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017d0:	4770      	bx	lr
 80017d2:	bf00      	nop
 80017d4:	e000ed00 	.word	0xe000ed00

080017d8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80017d8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001810 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80017dc:	480d      	ldr	r0, [pc, #52]	; (8001814 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80017de:	490e      	ldr	r1, [pc, #56]	; (8001818 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80017e0:	4a0e      	ldr	r2, [pc, #56]	; (800181c <LoopFillZerobss+0x1e>)
  movs r3, #0
 80017e2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80017e4:	e002      	b.n	80017ec <LoopCopyDataInit>

080017e6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80017e6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80017e8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80017ea:	3304      	adds	r3, #4

080017ec <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80017ec:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80017ee:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80017f0:	d3f9      	bcc.n	80017e6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80017f2:	4a0b      	ldr	r2, [pc, #44]	; (8001820 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80017f4:	4c0b      	ldr	r4, [pc, #44]	; (8001824 <LoopFillZerobss+0x26>)
  movs r3, #0
 80017f6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80017f8:	e001      	b.n	80017fe <LoopFillZerobss>

080017fa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80017fa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80017fc:	3204      	adds	r2, #4

080017fe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80017fe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001800:	d3fb      	bcc.n	80017fa <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001802:	f7ff ffd7 	bl	80017b4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001806:	f006 f8f3 	bl	80079f0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800180a:	f7ff fc7f 	bl	800110c <main>
  bx  lr    
 800180e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001810:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001814:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001818:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 800181c:	0800a098 	.word	0x0800a098
  ldr r2, =_sbss
 8001820:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 8001824:	20004da4 	.word	0x20004da4

08001828 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001828:	e7fe      	b.n	8001828 <ADC_IRQHandler>
	...

0800182c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800182c:	b580      	push	{r7, lr}
 800182e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001830:	4b0e      	ldr	r3, [pc, #56]	; (800186c <HAL_Init+0x40>)
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	4a0d      	ldr	r2, [pc, #52]	; (800186c <HAL_Init+0x40>)
 8001836:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800183a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800183c:	4b0b      	ldr	r3, [pc, #44]	; (800186c <HAL_Init+0x40>)
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	4a0a      	ldr	r2, [pc, #40]	; (800186c <HAL_Init+0x40>)
 8001842:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001846:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001848:	4b08      	ldr	r3, [pc, #32]	; (800186c <HAL_Init+0x40>)
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	4a07      	ldr	r2, [pc, #28]	; (800186c <HAL_Init+0x40>)
 800184e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001852:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001854:	2003      	movs	r0, #3
 8001856:	f000 f931 	bl	8001abc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800185a:	200f      	movs	r0, #15
 800185c:	f000 f808 	bl	8001870 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001860:	f7ff fe04 	bl	800146c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001864:	2300      	movs	r3, #0
}
 8001866:	4618      	mov	r0, r3
 8001868:	bd80      	pop	{r7, pc}
 800186a:	bf00      	nop
 800186c:	40023c00 	.word	0x40023c00

08001870 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001870:	b580      	push	{r7, lr}
 8001872:	b082      	sub	sp, #8
 8001874:	af00      	add	r7, sp, #0
 8001876:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001878:	4b12      	ldr	r3, [pc, #72]	; (80018c4 <HAL_InitTick+0x54>)
 800187a:	681a      	ldr	r2, [r3, #0]
 800187c:	4b12      	ldr	r3, [pc, #72]	; (80018c8 <HAL_InitTick+0x58>)
 800187e:	781b      	ldrb	r3, [r3, #0]
 8001880:	4619      	mov	r1, r3
 8001882:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001886:	fbb3 f3f1 	udiv	r3, r3, r1
 800188a:	fbb2 f3f3 	udiv	r3, r2, r3
 800188e:	4618      	mov	r0, r3
 8001890:	f000 f93b 	bl	8001b0a <HAL_SYSTICK_Config>
 8001894:	4603      	mov	r3, r0
 8001896:	2b00      	cmp	r3, #0
 8001898:	d001      	beq.n	800189e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800189a:	2301      	movs	r3, #1
 800189c:	e00e      	b.n	80018bc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	2b0f      	cmp	r3, #15
 80018a2:	d80a      	bhi.n	80018ba <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80018a4:	2200      	movs	r2, #0
 80018a6:	6879      	ldr	r1, [r7, #4]
 80018a8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80018ac:	f000 f911 	bl	8001ad2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80018b0:	4a06      	ldr	r2, [pc, #24]	; (80018cc <HAL_InitTick+0x5c>)
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80018b6:	2300      	movs	r3, #0
 80018b8:	e000      	b.n	80018bc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80018ba:	2301      	movs	r3, #1
}
 80018bc:	4618      	mov	r0, r3
 80018be:	3708      	adds	r7, #8
 80018c0:	46bd      	mov	sp, r7
 80018c2:	bd80      	pop	{r7, pc}
 80018c4:	20000004 	.word	0x20000004
 80018c8:	2000000c 	.word	0x2000000c
 80018cc:	20000008 	.word	0x20000008

080018d0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80018d0:	b480      	push	{r7}
 80018d2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80018d4:	4b06      	ldr	r3, [pc, #24]	; (80018f0 <HAL_IncTick+0x20>)
 80018d6:	781b      	ldrb	r3, [r3, #0]
 80018d8:	461a      	mov	r2, r3
 80018da:	4b06      	ldr	r3, [pc, #24]	; (80018f4 <HAL_IncTick+0x24>)
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	4413      	add	r3, r2
 80018e0:	4a04      	ldr	r2, [pc, #16]	; (80018f4 <HAL_IncTick+0x24>)
 80018e2:	6013      	str	r3, [r2, #0]
}
 80018e4:	bf00      	nop
 80018e6:	46bd      	mov	sp, r7
 80018e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ec:	4770      	bx	lr
 80018ee:	bf00      	nop
 80018f0:	2000000c 	.word	0x2000000c
 80018f4:	20000304 	.word	0x20000304

080018f8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80018f8:	b480      	push	{r7}
 80018fa:	af00      	add	r7, sp, #0
  return uwTick;
 80018fc:	4b03      	ldr	r3, [pc, #12]	; (800190c <HAL_GetTick+0x14>)
 80018fe:	681b      	ldr	r3, [r3, #0]
}
 8001900:	4618      	mov	r0, r3
 8001902:	46bd      	mov	sp, r7
 8001904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001908:	4770      	bx	lr
 800190a:	bf00      	nop
 800190c:	20000304 	.word	0x20000304

08001910 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001910:	b580      	push	{r7, lr}
 8001912:	b084      	sub	sp, #16
 8001914:	af00      	add	r7, sp, #0
 8001916:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001918:	f7ff ffee 	bl	80018f8 <HAL_GetTick>
 800191c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001922:	68fb      	ldr	r3, [r7, #12]
 8001924:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001928:	d005      	beq.n	8001936 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800192a:	4b0a      	ldr	r3, [pc, #40]	; (8001954 <HAL_Delay+0x44>)
 800192c:	781b      	ldrb	r3, [r3, #0]
 800192e:	461a      	mov	r2, r3
 8001930:	68fb      	ldr	r3, [r7, #12]
 8001932:	4413      	add	r3, r2
 8001934:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001936:	bf00      	nop
 8001938:	f7ff ffde 	bl	80018f8 <HAL_GetTick>
 800193c:	4602      	mov	r2, r0
 800193e:	68bb      	ldr	r3, [r7, #8]
 8001940:	1ad3      	subs	r3, r2, r3
 8001942:	68fa      	ldr	r2, [r7, #12]
 8001944:	429a      	cmp	r2, r3
 8001946:	d8f7      	bhi.n	8001938 <HAL_Delay+0x28>
  {
  }
}
 8001948:	bf00      	nop
 800194a:	bf00      	nop
 800194c:	3710      	adds	r7, #16
 800194e:	46bd      	mov	sp, r7
 8001950:	bd80      	pop	{r7, pc}
 8001952:	bf00      	nop
 8001954:	2000000c 	.word	0x2000000c

08001958 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001958:	b480      	push	{r7}
 800195a:	b085      	sub	sp, #20
 800195c:	af00      	add	r7, sp, #0
 800195e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	f003 0307 	and.w	r3, r3, #7
 8001966:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001968:	4b0c      	ldr	r3, [pc, #48]	; (800199c <__NVIC_SetPriorityGrouping+0x44>)
 800196a:	68db      	ldr	r3, [r3, #12]
 800196c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800196e:	68ba      	ldr	r2, [r7, #8]
 8001970:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001974:	4013      	ands	r3, r2
 8001976:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001978:	68fb      	ldr	r3, [r7, #12]
 800197a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800197c:	68bb      	ldr	r3, [r7, #8]
 800197e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001980:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001984:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001988:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800198a:	4a04      	ldr	r2, [pc, #16]	; (800199c <__NVIC_SetPriorityGrouping+0x44>)
 800198c:	68bb      	ldr	r3, [r7, #8]
 800198e:	60d3      	str	r3, [r2, #12]
}
 8001990:	bf00      	nop
 8001992:	3714      	adds	r7, #20
 8001994:	46bd      	mov	sp, r7
 8001996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800199a:	4770      	bx	lr
 800199c:	e000ed00 	.word	0xe000ed00

080019a0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80019a0:	b480      	push	{r7}
 80019a2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80019a4:	4b04      	ldr	r3, [pc, #16]	; (80019b8 <__NVIC_GetPriorityGrouping+0x18>)
 80019a6:	68db      	ldr	r3, [r3, #12]
 80019a8:	0a1b      	lsrs	r3, r3, #8
 80019aa:	f003 0307 	and.w	r3, r3, #7
}
 80019ae:	4618      	mov	r0, r3
 80019b0:	46bd      	mov	sp, r7
 80019b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b6:	4770      	bx	lr
 80019b8:	e000ed00 	.word	0xe000ed00

080019bc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80019bc:	b480      	push	{r7}
 80019be:	b083      	sub	sp, #12
 80019c0:	af00      	add	r7, sp, #0
 80019c2:	4603      	mov	r3, r0
 80019c4:	6039      	str	r1, [r7, #0]
 80019c6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80019c8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019cc:	2b00      	cmp	r3, #0
 80019ce:	db0a      	blt.n	80019e6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80019d0:	683b      	ldr	r3, [r7, #0]
 80019d2:	b2da      	uxtb	r2, r3
 80019d4:	490c      	ldr	r1, [pc, #48]	; (8001a08 <__NVIC_SetPriority+0x4c>)
 80019d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019da:	0112      	lsls	r2, r2, #4
 80019dc:	b2d2      	uxtb	r2, r2
 80019de:	440b      	add	r3, r1
 80019e0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80019e4:	e00a      	b.n	80019fc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80019e6:	683b      	ldr	r3, [r7, #0]
 80019e8:	b2da      	uxtb	r2, r3
 80019ea:	4908      	ldr	r1, [pc, #32]	; (8001a0c <__NVIC_SetPriority+0x50>)
 80019ec:	79fb      	ldrb	r3, [r7, #7]
 80019ee:	f003 030f 	and.w	r3, r3, #15
 80019f2:	3b04      	subs	r3, #4
 80019f4:	0112      	lsls	r2, r2, #4
 80019f6:	b2d2      	uxtb	r2, r2
 80019f8:	440b      	add	r3, r1
 80019fa:	761a      	strb	r2, [r3, #24]
}
 80019fc:	bf00      	nop
 80019fe:	370c      	adds	r7, #12
 8001a00:	46bd      	mov	sp, r7
 8001a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a06:	4770      	bx	lr
 8001a08:	e000e100 	.word	0xe000e100
 8001a0c:	e000ed00 	.word	0xe000ed00

08001a10 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001a10:	b480      	push	{r7}
 8001a12:	b089      	sub	sp, #36	; 0x24
 8001a14:	af00      	add	r7, sp, #0
 8001a16:	60f8      	str	r0, [r7, #12]
 8001a18:	60b9      	str	r1, [r7, #8]
 8001a1a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001a1c:	68fb      	ldr	r3, [r7, #12]
 8001a1e:	f003 0307 	and.w	r3, r3, #7
 8001a22:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001a24:	69fb      	ldr	r3, [r7, #28]
 8001a26:	f1c3 0307 	rsb	r3, r3, #7
 8001a2a:	2b04      	cmp	r3, #4
 8001a2c:	bf28      	it	cs
 8001a2e:	2304      	movcs	r3, #4
 8001a30:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001a32:	69fb      	ldr	r3, [r7, #28]
 8001a34:	3304      	adds	r3, #4
 8001a36:	2b06      	cmp	r3, #6
 8001a38:	d902      	bls.n	8001a40 <NVIC_EncodePriority+0x30>
 8001a3a:	69fb      	ldr	r3, [r7, #28]
 8001a3c:	3b03      	subs	r3, #3
 8001a3e:	e000      	b.n	8001a42 <NVIC_EncodePriority+0x32>
 8001a40:	2300      	movs	r3, #0
 8001a42:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a44:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001a48:	69bb      	ldr	r3, [r7, #24]
 8001a4a:	fa02 f303 	lsl.w	r3, r2, r3
 8001a4e:	43da      	mvns	r2, r3
 8001a50:	68bb      	ldr	r3, [r7, #8]
 8001a52:	401a      	ands	r2, r3
 8001a54:	697b      	ldr	r3, [r7, #20]
 8001a56:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001a58:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001a5c:	697b      	ldr	r3, [r7, #20]
 8001a5e:	fa01 f303 	lsl.w	r3, r1, r3
 8001a62:	43d9      	mvns	r1, r3
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a68:	4313      	orrs	r3, r2
         );
}
 8001a6a:	4618      	mov	r0, r3
 8001a6c:	3724      	adds	r7, #36	; 0x24
 8001a6e:	46bd      	mov	sp, r7
 8001a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a74:	4770      	bx	lr
	...

08001a78 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001a78:	b580      	push	{r7, lr}
 8001a7a:	b082      	sub	sp, #8
 8001a7c:	af00      	add	r7, sp, #0
 8001a7e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	3b01      	subs	r3, #1
 8001a84:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001a88:	d301      	bcc.n	8001a8e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001a8a:	2301      	movs	r3, #1
 8001a8c:	e00f      	b.n	8001aae <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001a8e:	4a0a      	ldr	r2, [pc, #40]	; (8001ab8 <SysTick_Config+0x40>)
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	3b01      	subs	r3, #1
 8001a94:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001a96:	210f      	movs	r1, #15
 8001a98:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001a9c:	f7ff ff8e 	bl	80019bc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001aa0:	4b05      	ldr	r3, [pc, #20]	; (8001ab8 <SysTick_Config+0x40>)
 8001aa2:	2200      	movs	r2, #0
 8001aa4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001aa6:	4b04      	ldr	r3, [pc, #16]	; (8001ab8 <SysTick_Config+0x40>)
 8001aa8:	2207      	movs	r2, #7
 8001aaa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001aac:	2300      	movs	r3, #0
}
 8001aae:	4618      	mov	r0, r3
 8001ab0:	3708      	adds	r7, #8
 8001ab2:	46bd      	mov	sp, r7
 8001ab4:	bd80      	pop	{r7, pc}
 8001ab6:	bf00      	nop
 8001ab8:	e000e010 	.word	0xe000e010

08001abc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001abc:	b580      	push	{r7, lr}
 8001abe:	b082      	sub	sp, #8
 8001ac0:	af00      	add	r7, sp, #0
 8001ac2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001ac4:	6878      	ldr	r0, [r7, #4]
 8001ac6:	f7ff ff47 	bl	8001958 <__NVIC_SetPriorityGrouping>
}
 8001aca:	bf00      	nop
 8001acc:	3708      	adds	r7, #8
 8001ace:	46bd      	mov	sp, r7
 8001ad0:	bd80      	pop	{r7, pc}

08001ad2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001ad2:	b580      	push	{r7, lr}
 8001ad4:	b086      	sub	sp, #24
 8001ad6:	af00      	add	r7, sp, #0
 8001ad8:	4603      	mov	r3, r0
 8001ada:	60b9      	str	r1, [r7, #8]
 8001adc:	607a      	str	r2, [r7, #4]
 8001ade:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001ae0:	2300      	movs	r3, #0
 8001ae2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001ae4:	f7ff ff5c 	bl	80019a0 <__NVIC_GetPriorityGrouping>
 8001ae8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001aea:	687a      	ldr	r2, [r7, #4]
 8001aec:	68b9      	ldr	r1, [r7, #8]
 8001aee:	6978      	ldr	r0, [r7, #20]
 8001af0:	f7ff ff8e 	bl	8001a10 <NVIC_EncodePriority>
 8001af4:	4602      	mov	r2, r0
 8001af6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001afa:	4611      	mov	r1, r2
 8001afc:	4618      	mov	r0, r3
 8001afe:	f7ff ff5d 	bl	80019bc <__NVIC_SetPriority>
}
 8001b02:	bf00      	nop
 8001b04:	3718      	adds	r7, #24
 8001b06:	46bd      	mov	sp, r7
 8001b08:	bd80      	pop	{r7, pc}

08001b0a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001b0a:	b580      	push	{r7, lr}
 8001b0c:	b082      	sub	sp, #8
 8001b0e:	af00      	add	r7, sp, #0
 8001b10:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001b12:	6878      	ldr	r0, [r7, #4]
 8001b14:	f7ff ffb0 	bl	8001a78 <SysTick_Config>
 8001b18:	4603      	mov	r3, r0
}
 8001b1a:	4618      	mov	r0, r3
 8001b1c:	3708      	adds	r7, #8
 8001b1e:	46bd      	mov	sp, r7
 8001b20:	bd80      	pop	{r7, pc}
	...

08001b24 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001b24:	b480      	push	{r7}
 8001b26:	b089      	sub	sp, #36	; 0x24
 8001b28:	af00      	add	r7, sp, #0
 8001b2a:	6078      	str	r0, [r7, #4]
 8001b2c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001b2e:	2300      	movs	r3, #0
 8001b30:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001b32:	2300      	movs	r3, #0
 8001b34:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001b36:	2300      	movs	r3, #0
 8001b38:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001b3a:	2300      	movs	r3, #0
 8001b3c:	61fb      	str	r3, [r7, #28]
 8001b3e:	e16b      	b.n	8001e18 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001b40:	2201      	movs	r2, #1
 8001b42:	69fb      	ldr	r3, [r7, #28]
 8001b44:	fa02 f303 	lsl.w	r3, r2, r3
 8001b48:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001b4a:	683b      	ldr	r3, [r7, #0]
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	697a      	ldr	r2, [r7, #20]
 8001b50:	4013      	ands	r3, r2
 8001b52:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001b54:	693a      	ldr	r2, [r7, #16]
 8001b56:	697b      	ldr	r3, [r7, #20]
 8001b58:	429a      	cmp	r2, r3
 8001b5a:	f040 815a 	bne.w	8001e12 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001b5e:	683b      	ldr	r3, [r7, #0]
 8001b60:	685b      	ldr	r3, [r3, #4]
 8001b62:	f003 0303 	and.w	r3, r3, #3
 8001b66:	2b01      	cmp	r3, #1
 8001b68:	d005      	beq.n	8001b76 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001b6a:	683b      	ldr	r3, [r7, #0]
 8001b6c:	685b      	ldr	r3, [r3, #4]
 8001b6e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001b72:	2b02      	cmp	r3, #2
 8001b74:	d130      	bne.n	8001bd8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	689b      	ldr	r3, [r3, #8]
 8001b7a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001b7c:	69fb      	ldr	r3, [r7, #28]
 8001b7e:	005b      	lsls	r3, r3, #1
 8001b80:	2203      	movs	r2, #3
 8001b82:	fa02 f303 	lsl.w	r3, r2, r3
 8001b86:	43db      	mvns	r3, r3
 8001b88:	69ba      	ldr	r2, [r7, #24]
 8001b8a:	4013      	ands	r3, r2
 8001b8c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001b8e:	683b      	ldr	r3, [r7, #0]
 8001b90:	68da      	ldr	r2, [r3, #12]
 8001b92:	69fb      	ldr	r3, [r7, #28]
 8001b94:	005b      	lsls	r3, r3, #1
 8001b96:	fa02 f303 	lsl.w	r3, r2, r3
 8001b9a:	69ba      	ldr	r2, [r7, #24]
 8001b9c:	4313      	orrs	r3, r2
 8001b9e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	69ba      	ldr	r2, [r7, #24]
 8001ba4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	685b      	ldr	r3, [r3, #4]
 8001baa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001bac:	2201      	movs	r2, #1
 8001bae:	69fb      	ldr	r3, [r7, #28]
 8001bb0:	fa02 f303 	lsl.w	r3, r2, r3
 8001bb4:	43db      	mvns	r3, r3
 8001bb6:	69ba      	ldr	r2, [r7, #24]
 8001bb8:	4013      	ands	r3, r2
 8001bba:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001bbc:	683b      	ldr	r3, [r7, #0]
 8001bbe:	685b      	ldr	r3, [r3, #4]
 8001bc0:	091b      	lsrs	r3, r3, #4
 8001bc2:	f003 0201 	and.w	r2, r3, #1
 8001bc6:	69fb      	ldr	r3, [r7, #28]
 8001bc8:	fa02 f303 	lsl.w	r3, r2, r3
 8001bcc:	69ba      	ldr	r2, [r7, #24]
 8001bce:	4313      	orrs	r3, r2
 8001bd0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	69ba      	ldr	r2, [r7, #24]
 8001bd6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001bd8:	683b      	ldr	r3, [r7, #0]
 8001bda:	685b      	ldr	r3, [r3, #4]
 8001bdc:	f003 0303 	and.w	r3, r3, #3
 8001be0:	2b03      	cmp	r3, #3
 8001be2:	d017      	beq.n	8001c14 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	68db      	ldr	r3, [r3, #12]
 8001be8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001bea:	69fb      	ldr	r3, [r7, #28]
 8001bec:	005b      	lsls	r3, r3, #1
 8001bee:	2203      	movs	r2, #3
 8001bf0:	fa02 f303 	lsl.w	r3, r2, r3
 8001bf4:	43db      	mvns	r3, r3
 8001bf6:	69ba      	ldr	r2, [r7, #24]
 8001bf8:	4013      	ands	r3, r2
 8001bfa:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001bfc:	683b      	ldr	r3, [r7, #0]
 8001bfe:	689a      	ldr	r2, [r3, #8]
 8001c00:	69fb      	ldr	r3, [r7, #28]
 8001c02:	005b      	lsls	r3, r3, #1
 8001c04:	fa02 f303 	lsl.w	r3, r2, r3
 8001c08:	69ba      	ldr	r2, [r7, #24]
 8001c0a:	4313      	orrs	r3, r2
 8001c0c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	69ba      	ldr	r2, [r7, #24]
 8001c12:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001c14:	683b      	ldr	r3, [r7, #0]
 8001c16:	685b      	ldr	r3, [r3, #4]
 8001c18:	f003 0303 	and.w	r3, r3, #3
 8001c1c:	2b02      	cmp	r3, #2
 8001c1e:	d123      	bne.n	8001c68 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001c20:	69fb      	ldr	r3, [r7, #28]
 8001c22:	08da      	lsrs	r2, r3, #3
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	3208      	adds	r2, #8
 8001c28:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001c2c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001c2e:	69fb      	ldr	r3, [r7, #28]
 8001c30:	f003 0307 	and.w	r3, r3, #7
 8001c34:	009b      	lsls	r3, r3, #2
 8001c36:	220f      	movs	r2, #15
 8001c38:	fa02 f303 	lsl.w	r3, r2, r3
 8001c3c:	43db      	mvns	r3, r3
 8001c3e:	69ba      	ldr	r2, [r7, #24]
 8001c40:	4013      	ands	r3, r2
 8001c42:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001c44:	683b      	ldr	r3, [r7, #0]
 8001c46:	691a      	ldr	r2, [r3, #16]
 8001c48:	69fb      	ldr	r3, [r7, #28]
 8001c4a:	f003 0307 	and.w	r3, r3, #7
 8001c4e:	009b      	lsls	r3, r3, #2
 8001c50:	fa02 f303 	lsl.w	r3, r2, r3
 8001c54:	69ba      	ldr	r2, [r7, #24]
 8001c56:	4313      	orrs	r3, r2
 8001c58:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001c5a:	69fb      	ldr	r3, [r7, #28]
 8001c5c:	08da      	lsrs	r2, r3, #3
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	3208      	adds	r2, #8
 8001c62:	69b9      	ldr	r1, [r7, #24]
 8001c64:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001c6e:	69fb      	ldr	r3, [r7, #28]
 8001c70:	005b      	lsls	r3, r3, #1
 8001c72:	2203      	movs	r2, #3
 8001c74:	fa02 f303 	lsl.w	r3, r2, r3
 8001c78:	43db      	mvns	r3, r3
 8001c7a:	69ba      	ldr	r2, [r7, #24]
 8001c7c:	4013      	ands	r3, r2
 8001c7e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001c80:	683b      	ldr	r3, [r7, #0]
 8001c82:	685b      	ldr	r3, [r3, #4]
 8001c84:	f003 0203 	and.w	r2, r3, #3
 8001c88:	69fb      	ldr	r3, [r7, #28]
 8001c8a:	005b      	lsls	r3, r3, #1
 8001c8c:	fa02 f303 	lsl.w	r3, r2, r3
 8001c90:	69ba      	ldr	r2, [r7, #24]
 8001c92:	4313      	orrs	r3, r2
 8001c94:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	69ba      	ldr	r2, [r7, #24]
 8001c9a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001c9c:	683b      	ldr	r3, [r7, #0]
 8001c9e:	685b      	ldr	r3, [r3, #4]
 8001ca0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001ca4:	2b00      	cmp	r3, #0
 8001ca6:	f000 80b4 	beq.w	8001e12 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001caa:	2300      	movs	r3, #0
 8001cac:	60fb      	str	r3, [r7, #12]
 8001cae:	4b60      	ldr	r3, [pc, #384]	; (8001e30 <HAL_GPIO_Init+0x30c>)
 8001cb0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001cb2:	4a5f      	ldr	r2, [pc, #380]	; (8001e30 <HAL_GPIO_Init+0x30c>)
 8001cb4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001cb8:	6453      	str	r3, [r2, #68]	; 0x44
 8001cba:	4b5d      	ldr	r3, [pc, #372]	; (8001e30 <HAL_GPIO_Init+0x30c>)
 8001cbc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001cbe:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001cc2:	60fb      	str	r3, [r7, #12]
 8001cc4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001cc6:	4a5b      	ldr	r2, [pc, #364]	; (8001e34 <HAL_GPIO_Init+0x310>)
 8001cc8:	69fb      	ldr	r3, [r7, #28]
 8001cca:	089b      	lsrs	r3, r3, #2
 8001ccc:	3302      	adds	r3, #2
 8001cce:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001cd2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001cd4:	69fb      	ldr	r3, [r7, #28]
 8001cd6:	f003 0303 	and.w	r3, r3, #3
 8001cda:	009b      	lsls	r3, r3, #2
 8001cdc:	220f      	movs	r2, #15
 8001cde:	fa02 f303 	lsl.w	r3, r2, r3
 8001ce2:	43db      	mvns	r3, r3
 8001ce4:	69ba      	ldr	r2, [r7, #24]
 8001ce6:	4013      	ands	r3, r2
 8001ce8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	4a52      	ldr	r2, [pc, #328]	; (8001e38 <HAL_GPIO_Init+0x314>)
 8001cee:	4293      	cmp	r3, r2
 8001cf0:	d02b      	beq.n	8001d4a <HAL_GPIO_Init+0x226>
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	4a51      	ldr	r2, [pc, #324]	; (8001e3c <HAL_GPIO_Init+0x318>)
 8001cf6:	4293      	cmp	r3, r2
 8001cf8:	d025      	beq.n	8001d46 <HAL_GPIO_Init+0x222>
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	4a50      	ldr	r2, [pc, #320]	; (8001e40 <HAL_GPIO_Init+0x31c>)
 8001cfe:	4293      	cmp	r3, r2
 8001d00:	d01f      	beq.n	8001d42 <HAL_GPIO_Init+0x21e>
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	4a4f      	ldr	r2, [pc, #316]	; (8001e44 <HAL_GPIO_Init+0x320>)
 8001d06:	4293      	cmp	r3, r2
 8001d08:	d019      	beq.n	8001d3e <HAL_GPIO_Init+0x21a>
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	4a4e      	ldr	r2, [pc, #312]	; (8001e48 <HAL_GPIO_Init+0x324>)
 8001d0e:	4293      	cmp	r3, r2
 8001d10:	d013      	beq.n	8001d3a <HAL_GPIO_Init+0x216>
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	4a4d      	ldr	r2, [pc, #308]	; (8001e4c <HAL_GPIO_Init+0x328>)
 8001d16:	4293      	cmp	r3, r2
 8001d18:	d00d      	beq.n	8001d36 <HAL_GPIO_Init+0x212>
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	4a4c      	ldr	r2, [pc, #304]	; (8001e50 <HAL_GPIO_Init+0x32c>)
 8001d1e:	4293      	cmp	r3, r2
 8001d20:	d007      	beq.n	8001d32 <HAL_GPIO_Init+0x20e>
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	4a4b      	ldr	r2, [pc, #300]	; (8001e54 <HAL_GPIO_Init+0x330>)
 8001d26:	4293      	cmp	r3, r2
 8001d28:	d101      	bne.n	8001d2e <HAL_GPIO_Init+0x20a>
 8001d2a:	2307      	movs	r3, #7
 8001d2c:	e00e      	b.n	8001d4c <HAL_GPIO_Init+0x228>
 8001d2e:	2308      	movs	r3, #8
 8001d30:	e00c      	b.n	8001d4c <HAL_GPIO_Init+0x228>
 8001d32:	2306      	movs	r3, #6
 8001d34:	e00a      	b.n	8001d4c <HAL_GPIO_Init+0x228>
 8001d36:	2305      	movs	r3, #5
 8001d38:	e008      	b.n	8001d4c <HAL_GPIO_Init+0x228>
 8001d3a:	2304      	movs	r3, #4
 8001d3c:	e006      	b.n	8001d4c <HAL_GPIO_Init+0x228>
 8001d3e:	2303      	movs	r3, #3
 8001d40:	e004      	b.n	8001d4c <HAL_GPIO_Init+0x228>
 8001d42:	2302      	movs	r3, #2
 8001d44:	e002      	b.n	8001d4c <HAL_GPIO_Init+0x228>
 8001d46:	2301      	movs	r3, #1
 8001d48:	e000      	b.n	8001d4c <HAL_GPIO_Init+0x228>
 8001d4a:	2300      	movs	r3, #0
 8001d4c:	69fa      	ldr	r2, [r7, #28]
 8001d4e:	f002 0203 	and.w	r2, r2, #3
 8001d52:	0092      	lsls	r2, r2, #2
 8001d54:	4093      	lsls	r3, r2
 8001d56:	69ba      	ldr	r2, [r7, #24]
 8001d58:	4313      	orrs	r3, r2
 8001d5a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001d5c:	4935      	ldr	r1, [pc, #212]	; (8001e34 <HAL_GPIO_Init+0x310>)
 8001d5e:	69fb      	ldr	r3, [r7, #28]
 8001d60:	089b      	lsrs	r3, r3, #2
 8001d62:	3302      	adds	r3, #2
 8001d64:	69ba      	ldr	r2, [r7, #24]
 8001d66:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001d6a:	4b3b      	ldr	r3, [pc, #236]	; (8001e58 <HAL_GPIO_Init+0x334>)
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001d70:	693b      	ldr	r3, [r7, #16]
 8001d72:	43db      	mvns	r3, r3
 8001d74:	69ba      	ldr	r2, [r7, #24]
 8001d76:	4013      	ands	r3, r2
 8001d78:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001d7a:	683b      	ldr	r3, [r7, #0]
 8001d7c:	685b      	ldr	r3, [r3, #4]
 8001d7e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001d82:	2b00      	cmp	r3, #0
 8001d84:	d003      	beq.n	8001d8e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8001d86:	69ba      	ldr	r2, [r7, #24]
 8001d88:	693b      	ldr	r3, [r7, #16]
 8001d8a:	4313      	orrs	r3, r2
 8001d8c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001d8e:	4a32      	ldr	r2, [pc, #200]	; (8001e58 <HAL_GPIO_Init+0x334>)
 8001d90:	69bb      	ldr	r3, [r7, #24]
 8001d92:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001d94:	4b30      	ldr	r3, [pc, #192]	; (8001e58 <HAL_GPIO_Init+0x334>)
 8001d96:	685b      	ldr	r3, [r3, #4]
 8001d98:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001d9a:	693b      	ldr	r3, [r7, #16]
 8001d9c:	43db      	mvns	r3, r3
 8001d9e:	69ba      	ldr	r2, [r7, #24]
 8001da0:	4013      	ands	r3, r2
 8001da2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001da4:	683b      	ldr	r3, [r7, #0]
 8001da6:	685b      	ldr	r3, [r3, #4]
 8001da8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001dac:	2b00      	cmp	r3, #0
 8001dae:	d003      	beq.n	8001db8 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8001db0:	69ba      	ldr	r2, [r7, #24]
 8001db2:	693b      	ldr	r3, [r7, #16]
 8001db4:	4313      	orrs	r3, r2
 8001db6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001db8:	4a27      	ldr	r2, [pc, #156]	; (8001e58 <HAL_GPIO_Init+0x334>)
 8001dba:	69bb      	ldr	r3, [r7, #24]
 8001dbc:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001dbe:	4b26      	ldr	r3, [pc, #152]	; (8001e58 <HAL_GPIO_Init+0x334>)
 8001dc0:	689b      	ldr	r3, [r3, #8]
 8001dc2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001dc4:	693b      	ldr	r3, [r7, #16]
 8001dc6:	43db      	mvns	r3, r3
 8001dc8:	69ba      	ldr	r2, [r7, #24]
 8001dca:	4013      	ands	r3, r2
 8001dcc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001dce:	683b      	ldr	r3, [r7, #0]
 8001dd0:	685b      	ldr	r3, [r3, #4]
 8001dd2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	d003      	beq.n	8001de2 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8001dda:	69ba      	ldr	r2, [r7, #24]
 8001ddc:	693b      	ldr	r3, [r7, #16]
 8001dde:	4313      	orrs	r3, r2
 8001de0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001de2:	4a1d      	ldr	r2, [pc, #116]	; (8001e58 <HAL_GPIO_Init+0x334>)
 8001de4:	69bb      	ldr	r3, [r7, #24]
 8001de6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001de8:	4b1b      	ldr	r3, [pc, #108]	; (8001e58 <HAL_GPIO_Init+0x334>)
 8001dea:	68db      	ldr	r3, [r3, #12]
 8001dec:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001dee:	693b      	ldr	r3, [r7, #16]
 8001df0:	43db      	mvns	r3, r3
 8001df2:	69ba      	ldr	r2, [r7, #24]
 8001df4:	4013      	ands	r3, r2
 8001df6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001df8:	683b      	ldr	r3, [r7, #0]
 8001dfa:	685b      	ldr	r3, [r3, #4]
 8001dfc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001e00:	2b00      	cmp	r3, #0
 8001e02:	d003      	beq.n	8001e0c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8001e04:	69ba      	ldr	r2, [r7, #24]
 8001e06:	693b      	ldr	r3, [r7, #16]
 8001e08:	4313      	orrs	r3, r2
 8001e0a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001e0c:	4a12      	ldr	r2, [pc, #72]	; (8001e58 <HAL_GPIO_Init+0x334>)
 8001e0e:	69bb      	ldr	r3, [r7, #24]
 8001e10:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001e12:	69fb      	ldr	r3, [r7, #28]
 8001e14:	3301      	adds	r3, #1
 8001e16:	61fb      	str	r3, [r7, #28]
 8001e18:	69fb      	ldr	r3, [r7, #28]
 8001e1a:	2b0f      	cmp	r3, #15
 8001e1c:	f67f ae90 	bls.w	8001b40 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001e20:	bf00      	nop
 8001e22:	bf00      	nop
 8001e24:	3724      	adds	r7, #36	; 0x24
 8001e26:	46bd      	mov	sp, r7
 8001e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e2c:	4770      	bx	lr
 8001e2e:	bf00      	nop
 8001e30:	40023800 	.word	0x40023800
 8001e34:	40013800 	.word	0x40013800
 8001e38:	40020000 	.word	0x40020000
 8001e3c:	40020400 	.word	0x40020400
 8001e40:	40020800 	.word	0x40020800
 8001e44:	40020c00 	.word	0x40020c00
 8001e48:	40021000 	.word	0x40021000
 8001e4c:	40021400 	.word	0x40021400
 8001e50:	40021800 	.word	0x40021800
 8001e54:	40021c00 	.word	0x40021c00
 8001e58:	40013c00 	.word	0x40013c00

08001e5c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001e5c:	b580      	push	{r7, lr}
 8001e5e:	b084      	sub	sp, #16
 8001e60:	af00      	add	r7, sp, #0
 8001e62:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	d101      	bne.n	8001e6e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001e6a:	2301      	movs	r3, #1
 8001e6c:	e12b      	b.n	80020c6 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001e74:	b2db      	uxtb	r3, r3
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	d106      	bne.n	8001e88 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	2200      	movs	r2, #0
 8001e7e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8001e82:	6878      	ldr	r0, [r7, #4]
 8001e84:	f7ff fb1e 	bl	80014c4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	2224      	movs	r2, #36	; 0x24
 8001e8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	681a      	ldr	r2, [r3, #0]
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	f022 0201 	bic.w	r2, r2, #1
 8001e9e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	681a      	ldr	r2, [r3, #0]
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001eae:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	681a      	ldr	r2, [r3, #0]
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001ebe:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001ec0:	f001 fea0 	bl	8003c04 <HAL_RCC_GetPCLK1Freq>
 8001ec4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	685b      	ldr	r3, [r3, #4]
 8001eca:	4a81      	ldr	r2, [pc, #516]	; (80020d0 <HAL_I2C_Init+0x274>)
 8001ecc:	4293      	cmp	r3, r2
 8001ece:	d807      	bhi.n	8001ee0 <HAL_I2C_Init+0x84>
 8001ed0:	68fb      	ldr	r3, [r7, #12]
 8001ed2:	4a80      	ldr	r2, [pc, #512]	; (80020d4 <HAL_I2C_Init+0x278>)
 8001ed4:	4293      	cmp	r3, r2
 8001ed6:	bf94      	ite	ls
 8001ed8:	2301      	movls	r3, #1
 8001eda:	2300      	movhi	r3, #0
 8001edc:	b2db      	uxtb	r3, r3
 8001ede:	e006      	b.n	8001eee <HAL_I2C_Init+0x92>
 8001ee0:	68fb      	ldr	r3, [r7, #12]
 8001ee2:	4a7d      	ldr	r2, [pc, #500]	; (80020d8 <HAL_I2C_Init+0x27c>)
 8001ee4:	4293      	cmp	r3, r2
 8001ee6:	bf94      	ite	ls
 8001ee8:	2301      	movls	r3, #1
 8001eea:	2300      	movhi	r3, #0
 8001eec:	b2db      	uxtb	r3, r3
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d001      	beq.n	8001ef6 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8001ef2:	2301      	movs	r3, #1
 8001ef4:	e0e7      	b.n	80020c6 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8001ef6:	68fb      	ldr	r3, [r7, #12]
 8001ef8:	4a78      	ldr	r2, [pc, #480]	; (80020dc <HAL_I2C_Init+0x280>)
 8001efa:	fba2 2303 	umull	r2, r3, r2, r3
 8001efe:	0c9b      	lsrs	r3, r3, #18
 8001f00:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	685b      	ldr	r3, [r3, #4]
 8001f08:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	68ba      	ldr	r2, [r7, #8]
 8001f12:	430a      	orrs	r2, r1
 8001f14:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	6a1b      	ldr	r3, [r3, #32]
 8001f1c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	685b      	ldr	r3, [r3, #4]
 8001f24:	4a6a      	ldr	r2, [pc, #424]	; (80020d0 <HAL_I2C_Init+0x274>)
 8001f26:	4293      	cmp	r3, r2
 8001f28:	d802      	bhi.n	8001f30 <HAL_I2C_Init+0xd4>
 8001f2a:	68bb      	ldr	r3, [r7, #8]
 8001f2c:	3301      	adds	r3, #1
 8001f2e:	e009      	b.n	8001f44 <HAL_I2C_Init+0xe8>
 8001f30:	68bb      	ldr	r3, [r7, #8]
 8001f32:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8001f36:	fb02 f303 	mul.w	r3, r2, r3
 8001f3a:	4a69      	ldr	r2, [pc, #420]	; (80020e0 <HAL_I2C_Init+0x284>)
 8001f3c:	fba2 2303 	umull	r2, r3, r2, r3
 8001f40:	099b      	lsrs	r3, r3, #6
 8001f42:	3301      	adds	r3, #1
 8001f44:	687a      	ldr	r2, [r7, #4]
 8001f46:	6812      	ldr	r2, [r2, #0]
 8001f48:	430b      	orrs	r3, r1
 8001f4a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	69db      	ldr	r3, [r3, #28]
 8001f52:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8001f56:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	685b      	ldr	r3, [r3, #4]
 8001f5e:	495c      	ldr	r1, [pc, #368]	; (80020d0 <HAL_I2C_Init+0x274>)
 8001f60:	428b      	cmp	r3, r1
 8001f62:	d819      	bhi.n	8001f98 <HAL_I2C_Init+0x13c>
 8001f64:	68fb      	ldr	r3, [r7, #12]
 8001f66:	1e59      	subs	r1, r3, #1
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	685b      	ldr	r3, [r3, #4]
 8001f6c:	005b      	lsls	r3, r3, #1
 8001f6e:	fbb1 f3f3 	udiv	r3, r1, r3
 8001f72:	1c59      	adds	r1, r3, #1
 8001f74:	f640 73fc 	movw	r3, #4092	; 0xffc
 8001f78:	400b      	ands	r3, r1
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d00a      	beq.n	8001f94 <HAL_I2C_Init+0x138>
 8001f7e:	68fb      	ldr	r3, [r7, #12]
 8001f80:	1e59      	subs	r1, r3, #1
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	685b      	ldr	r3, [r3, #4]
 8001f86:	005b      	lsls	r3, r3, #1
 8001f88:	fbb1 f3f3 	udiv	r3, r1, r3
 8001f8c:	3301      	adds	r3, #1
 8001f8e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001f92:	e051      	b.n	8002038 <HAL_I2C_Init+0x1dc>
 8001f94:	2304      	movs	r3, #4
 8001f96:	e04f      	b.n	8002038 <HAL_I2C_Init+0x1dc>
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	689b      	ldr	r3, [r3, #8]
 8001f9c:	2b00      	cmp	r3, #0
 8001f9e:	d111      	bne.n	8001fc4 <HAL_I2C_Init+0x168>
 8001fa0:	68fb      	ldr	r3, [r7, #12]
 8001fa2:	1e58      	subs	r0, r3, #1
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	6859      	ldr	r1, [r3, #4]
 8001fa8:	460b      	mov	r3, r1
 8001faa:	005b      	lsls	r3, r3, #1
 8001fac:	440b      	add	r3, r1
 8001fae:	fbb0 f3f3 	udiv	r3, r0, r3
 8001fb2:	3301      	adds	r3, #1
 8001fb4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	bf0c      	ite	eq
 8001fbc:	2301      	moveq	r3, #1
 8001fbe:	2300      	movne	r3, #0
 8001fc0:	b2db      	uxtb	r3, r3
 8001fc2:	e012      	b.n	8001fea <HAL_I2C_Init+0x18e>
 8001fc4:	68fb      	ldr	r3, [r7, #12]
 8001fc6:	1e58      	subs	r0, r3, #1
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	6859      	ldr	r1, [r3, #4]
 8001fcc:	460b      	mov	r3, r1
 8001fce:	009b      	lsls	r3, r3, #2
 8001fd0:	440b      	add	r3, r1
 8001fd2:	0099      	lsls	r1, r3, #2
 8001fd4:	440b      	add	r3, r1
 8001fd6:	fbb0 f3f3 	udiv	r3, r0, r3
 8001fda:	3301      	adds	r3, #1
 8001fdc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001fe0:	2b00      	cmp	r3, #0
 8001fe2:	bf0c      	ite	eq
 8001fe4:	2301      	moveq	r3, #1
 8001fe6:	2300      	movne	r3, #0
 8001fe8:	b2db      	uxtb	r3, r3
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d001      	beq.n	8001ff2 <HAL_I2C_Init+0x196>
 8001fee:	2301      	movs	r3, #1
 8001ff0:	e022      	b.n	8002038 <HAL_I2C_Init+0x1dc>
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	689b      	ldr	r3, [r3, #8]
 8001ff6:	2b00      	cmp	r3, #0
 8001ff8:	d10e      	bne.n	8002018 <HAL_I2C_Init+0x1bc>
 8001ffa:	68fb      	ldr	r3, [r7, #12]
 8001ffc:	1e58      	subs	r0, r3, #1
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	6859      	ldr	r1, [r3, #4]
 8002002:	460b      	mov	r3, r1
 8002004:	005b      	lsls	r3, r3, #1
 8002006:	440b      	add	r3, r1
 8002008:	fbb0 f3f3 	udiv	r3, r0, r3
 800200c:	3301      	adds	r3, #1
 800200e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002012:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002016:	e00f      	b.n	8002038 <HAL_I2C_Init+0x1dc>
 8002018:	68fb      	ldr	r3, [r7, #12]
 800201a:	1e58      	subs	r0, r3, #1
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	6859      	ldr	r1, [r3, #4]
 8002020:	460b      	mov	r3, r1
 8002022:	009b      	lsls	r3, r3, #2
 8002024:	440b      	add	r3, r1
 8002026:	0099      	lsls	r1, r3, #2
 8002028:	440b      	add	r3, r1
 800202a:	fbb0 f3f3 	udiv	r3, r0, r3
 800202e:	3301      	adds	r3, #1
 8002030:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002034:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002038:	6879      	ldr	r1, [r7, #4]
 800203a:	6809      	ldr	r1, [r1, #0]
 800203c:	4313      	orrs	r3, r2
 800203e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	69da      	ldr	r2, [r3, #28]
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	6a1b      	ldr	r3, [r3, #32]
 8002052:	431a      	orrs	r2, r3
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	430a      	orrs	r2, r1
 800205a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	689b      	ldr	r3, [r3, #8]
 8002062:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8002066:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800206a:	687a      	ldr	r2, [r7, #4]
 800206c:	6911      	ldr	r1, [r2, #16]
 800206e:	687a      	ldr	r2, [r7, #4]
 8002070:	68d2      	ldr	r2, [r2, #12]
 8002072:	4311      	orrs	r1, r2
 8002074:	687a      	ldr	r2, [r7, #4]
 8002076:	6812      	ldr	r2, [r2, #0]
 8002078:	430b      	orrs	r3, r1
 800207a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	68db      	ldr	r3, [r3, #12]
 8002082:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	695a      	ldr	r2, [r3, #20]
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	699b      	ldr	r3, [r3, #24]
 800208e:	431a      	orrs	r2, r3
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	430a      	orrs	r2, r1
 8002096:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	681a      	ldr	r2, [r3, #0]
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	f042 0201 	orr.w	r2, r2, #1
 80020a6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	2200      	movs	r2, #0
 80020ac:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	2220      	movs	r2, #32
 80020b2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	2200      	movs	r2, #0
 80020ba:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	2200      	movs	r2, #0
 80020c0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80020c4:	2300      	movs	r3, #0
}
 80020c6:	4618      	mov	r0, r3
 80020c8:	3710      	adds	r7, #16
 80020ca:	46bd      	mov	sp, r7
 80020cc:	bd80      	pop	{r7, pc}
 80020ce:	bf00      	nop
 80020d0:	000186a0 	.word	0x000186a0
 80020d4:	001e847f 	.word	0x001e847f
 80020d8:	003d08ff 	.word	0x003d08ff
 80020dc:	431bde83 	.word	0x431bde83
 80020e0:	10624dd3 	.word	0x10624dd3

080020e4 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80020e4:	b580      	push	{r7, lr}
 80020e6:	b088      	sub	sp, #32
 80020e8:	af02      	add	r7, sp, #8
 80020ea:	60f8      	str	r0, [r7, #12]
 80020ec:	607a      	str	r2, [r7, #4]
 80020ee:	461a      	mov	r2, r3
 80020f0:	460b      	mov	r3, r1
 80020f2:	817b      	strh	r3, [r7, #10]
 80020f4:	4613      	mov	r3, r2
 80020f6:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80020f8:	f7ff fbfe 	bl	80018f8 <HAL_GetTick>
 80020fc:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80020fe:	68fb      	ldr	r3, [r7, #12]
 8002100:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002104:	b2db      	uxtb	r3, r3
 8002106:	2b20      	cmp	r3, #32
 8002108:	f040 80e0 	bne.w	80022cc <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800210c:	697b      	ldr	r3, [r7, #20]
 800210e:	9300      	str	r3, [sp, #0]
 8002110:	2319      	movs	r3, #25
 8002112:	2201      	movs	r2, #1
 8002114:	4970      	ldr	r1, [pc, #448]	; (80022d8 <HAL_I2C_Master_Transmit+0x1f4>)
 8002116:	68f8      	ldr	r0, [r7, #12]
 8002118:	f000 ff66 	bl	8002fe8 <I2C_WaitOnFlagUntilTimeout>
 800211c:	4603      	mov	r3, r0
 800211e:	2b00      	cmp	r3, #0
 8002120:	d001      	beq.n	8002126 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8002122:	2302      	movs	r3, #2
 8002124:	e0d3      	b.n	80022ce <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002126:	68fb      	ldr	r3, [r7, #12]
 8002128:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800212c:	2b01      	cmp	r3, #1
 800212e:	d101      	bne.n	8002134 <HAL_I2C_Master_Transmit+0x50>
 8002130:	2302      	movs	r3, #2
 8002132:	e0cc      	b.n	80022ce <HAL_I2C_Master_Transmit+0x1ea>
 8002134:	68fb      	ldr	r3, [r7, #12]
 8002136:	2201      	movs	r2, #1
 8002138:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800213c:	68fb      	ldr	r3, [r7, #12]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	f003 0301 	and.w	r3, r3, #1
 8002146:	2b01      	cmp	r3, #1
 8002148:	d007      	beq.n	800215a <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800214a:	68fb      	ldr	r3, [r7, #12]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	681a      	ldr	r2, [r3, #0]
 8002150:	68fb      	ldr	r3, [r7, #12]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	f042 0201 	orr.w	r2, r2, #1
 8002158:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800215a:	68fb      	ldr	r3, [r7, #12]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	681a      	ldr	r2, [r3, #0]
 8002160:	68fb      	ldr	r3, [r7, #12]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002168:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800216a:	68fb      	ldr	r3, [r7, #12]
 800216c:	2221      	movs	r2, #33	; 0x21
 800216e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002172:	68fb      	ldr	r3, [r7, #12]
 8002174:	2210      	movs	r2, #16
 8002176:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800217a:	68fb      	ldr	r3, [r7, #12]
 800217c:	2200      	movs	r2, #0
 800217e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002180:	68fb      	ldr	r3, [r7, #12]
 8002182:	687a      	ldr	r2, [r7, #4]
 8002184:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002186:	68fb      	ldr	r3, [r7, #12]
 8002188:	893a      	ldrh	r2, [r7, #8]
 800218a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800218c:	68fb      	ldr	r3, [r7, #12]
 800218e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002190:	b29a      	uxth	r2, r3
 8002192:	68fb      	ldr	r3, [r7, #12]
 8002194:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002196:	68fb      	ldr	r3, [r7, #12]
 8002198:	4a50      	ldr	r2, [pc, #320]	; (80022dc <HAL_I2C_Master_Transmit+0x1f8>)
 800219a:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 800219c:	8979      	ldrh	r1, [r7, #10]
 800219e:	697b      	ldr	r3, [r7, #20]
 80021a0:	6a3a      	ldr	r2, [r7, #32]
 80021a2:	68f8      	ldr	r0, [r7, #12]
 80021a4:	f000 fce8 	bl	8002b78 <I2C_MasterRequestWrite>
 80021a8:	4603      	mov	r3, r0
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	d001      	beq.n	80021b2 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80021ae:	2301      	movs	r3, #1
 80021b0:	e08d      	b.n	80022ce <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80021b2:	2300      	movs	r3, #0
 80021b4:	613b      	str	r3, [r7, #16]
 80021b6:	68fb      	ldr	r3, [r7, #12]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	695b      	ldr	r3, [r3, #20]
 80021bc:	613b      	str	r3, [r7, #16]
 80021be:	68fb      	ldr	r3, [r7, #12]
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	699b      	ldr	r3, [r3, #24]
 80021c4:	613b      	str	r3, [r7, #16]
 80021c6:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80021c8:	e066      	b.n	8002298 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80021ca:	697a      	ldr	r2, [r7, #20]
 80021cc:	6a39      	ldr	r1, [r7, #32]
 80021ce:	68f8      	ldr	r0, [r7, #12]
 80021d0:	f000 ffe0 	bl	8003194 <I2C_WaitOnTXEFlagUntilTimeout>
 80021d4:	4603      	mov	r3, r0
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d00d      	beq.n	80021f6 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80021da:	68fb      	ldr	r3, [r7, #12]
 80021dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021de:	2b04      	cmp	r3, #4
 80021e0:	d107      	bne.n	80021f2 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80021e2:	68fb      	ldr	r3, [r7, #12]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	681a      	ldr	r2, [r3, #0]
 80021e8:	68fb      	ldr	r3, [r7, #12]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80021f0:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80021f2:	2301      	movs	r3, #1
 80021f4:	e06b      	b.n	80022ce <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80021f6:	68fb      	ldr	r3, [r7, #12]
 80021f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021fa:	781a      	ldrb	r2, [r3, #0]
 80021fc:	68fb      	ldr	r3, [r7, #12]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002202:	68fb      	ldr	r3, [r7, #12]
 8002204:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002206:	1c5a      	adds	r2, r3, #1
 8002208:	68fb      	ldr	r3, [r7, #12]
 800220a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 800220c:	68fb      	ldr	r3, [r7, #12]
 800220e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002210:	b29b      	uxth	r3, r3
 8002212:	3b01      	subs	r3, #1
 8002214:	b29a      	uxth	r2, r3
 8002216:	68fb      	ldr	r3, [r7, #12]
 8002218:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800221a:	68fb      	ldr	r3, [r7, #12]
 800221c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800221e:	3b01      	subs	r3, #1
 8002220:	b29a      	uxth	r2, r3
 8002222:	68fb      	ldr	r3, [r7, #12]
 8002224:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002226:	68fb      	ldr	r3, [r7, #12]
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	695b      	ldr	r3, [r3, #20]
 800222c:	f003 0304 	and.w	r3, r3, #4
 8002230:	2b04      	cmp	r3, #4
 8002232:	d11b      	bne.n	800226c <HAL_I2C_Master_Transmit+0x188>
 8002234:	68fb      	ldr	r3, [r7, #12]
 8002236:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002238:	2b00      	cmp	r3, #0
 800223a:	d017      	beq.n	800226c <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800223c:	68fb      	ldr	r3, [r7, #12]
 800223e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002240:	781a      	ldrb	r2, [r3, #0]
 8002242:	68fb      	ldr	r3, [r7, #12]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002248:	68fb      	ldr	r3, [r7, #12]
 800224a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800224c:	1c5a      	adds	r2, r3, #1
 800224e:	68fb      	ldr	r3, [r7, #12]
 8002250:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8002252:	68fb      	ldr	r3, [r7, #12]
 8002254:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002256:	b29b      	uxth	r3, r3
 8002258:	3b01      	subs	r3, #1
 800225a:	b29a      	uxth	r2, r3
 800225c:	68fb      	ldr	r3, [r7, #12]
 800225e:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8002260:	68fb      	ldr	r3, [r7, #12]
 8002262:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002264:	3b01      	subs	r3, #1
 8002266:	b29a      	uxth	r2, r3
 8002268:	68fb      	ldr	r3, [r7, #12]
 800226a:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800226c:	697a      	ldr	r2, [r7, #20]
 800226e:	6a39      	ldr	r1, [r7, #32]
 8002270:	68f8      	ldr	r0, [r7, #12]
 8002272:	f000 ffd0 	bl	8003216 <I2C_WaitOnBTFFlagUntilTimeout>
 8002276:	4603      	mov	r3, r0
 8002278:	2b00      	cmp	r3, #0
 800227a:	d00d      	beq.n	8002298 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800227c:	68fb      	ldr	r3, [r7, #12]
 800227e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002280:	2b04      	cmp	r3, #4
 8002282:	d107      	bne.n	8002294 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002284:	68fb      	ldr	r3, [r7, #12]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	681a      	ldr	r2, [r3, #0]
 800228a:	68fb      	ldr	r3, [r7, #12]
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002292:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002294:	2301      	movs	r3, #1
 8002296:	e01a      	b.n	80022ce <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8002298:	68fb      	ldr	r3, [r7, #12]
 800229a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800229c:	2b00      	cmp	r3, #0
 800229e:	d194      	bne.n	80021ca <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80022a0:	68fb      	ldr	r3, [r7, #12]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	681a      	ldr	r2, [r3, #0]
 80022a6:	68fb      	ldr	r3, [r7, #12]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80022ae:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80022b0:	68fb      	ldr	r3, [r7, #12]
 80022b2:	2220      	movs	r2, #32
 80022b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80022b8:	68fb      	ldr	r3, [r7, #12]
 80022ba:	2200      	movs	r2, #0
 80022bc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80022c0:	68fb      	ldr	r3, [r7, #12]
 80022c2:	2200      	movs	r2, #0
 80022c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80022c8:	2300      	movs	r3, #0
 80022ca:	e000      	b.n	80022ce <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80022cc:	2302      	movs	r3, #2
  }
}
 80022ce:	4618      	mov	r0, r3
 80022d0:	3718      	adds	r7, #24
 80022d2:	46bd      	mov	sp, r7
 80022d4:	bd80      	pop	{r7, pc}
 80022d6:	bf00      	nop
 80022d8:	00100002 	.word	0x00100002
 80022dc:	ffff0000 	.word	0xffff0000

080022e0 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80022e0:	b580      	push	{r7, lr}
 80022e2:	b08c      	sub	sp, #48	; 0x30
 80022e4:	af02      	add	r7, sp, #8
 80022e6:	60f8      	str	r0, [r7, #12]
 80022e8:	607a      	str	r2, [r7, #4]
 80022ea:	461a      	mov	r2, r3
 80022ec:	460b      	mov	r3, r1
 80022ee:	817b      	strh	r3, [r7, #10]
 80022f0:	4613      	mov	r3, r2
 80022f2:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80022f4:	f7ff fb00 	bl	80018f8 <HAL_GetTick>
 80022f8:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 80022fa:	68fb      	ldr	r3, [r7, #12]
 80022fc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002300:	b2db      	uxtb	r3, r3
 8002302:	2b20      	cmp	r3, #32
 8002304:	f040 820b 	bne.w	800271e <HAL_I2C_Master_Receive+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002308:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800230a:	9300      	str	r3, [sp, #0]
 800230c:	2319      	movs	r3, #25
 800230e:	2201      	movs	r2, #1
 8002310:	497c      	ldr	r1, [pc, #496]	; (8002504 <HAL_I2C_Master_Receive+0x224>)
 8002312:	68f8      	ldr	r0, [r7, #12]
 8002314:	f000 fe68 	bl	8002fe8 <I2C_WaitOnFlagUntilTimeout>
 8002318:	4603      	mov	r3, r0
 800231a:	2b00      	cmp	r3, #0
 800231c:	d001      	beq.n	8002322 <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 800231e:	2302      	movs	r3, #2
 8002320:	e1fe      	b.n	8002720 <HAL_I2C_Master_Receive+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002322:	68fb      	ldr	r3, [r7, #12]
 8002324:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002328:	2b01      	cmp	r3, #1
 800232a:	d101      	bne.n	8002330 <HAL_I2C_Master_Receive+0x50>
 800232c:	2302      	movs	r3, #2
 800232e:	e1f7      	b.n	8002720 <HAL_I2C_Master_Receive+0x440>
 8002330:	68fb      	ldr	r3, [r7, #12]
 8002332:	2201      	movs	r2, #1
 8002334:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002338:	68fb      	ldr	r3, [r7, #12]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	f003 0301 	and.w	r3, r3, #1
 8002342:	2b01      	cmp	r3, #1
 8002344:	d007      	beq.n	8002356 <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002346:	68fb      	ldr	r3, [r7, #12]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	681a      	ldr	r2, [r3, #0]
 800234c:	68fb      	ldr	r3, [r7, #12]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	f042 0201 	orr.w	r2, r2, #1
 8002354:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002356:	68fb      	ldr	r3, [r7, #12]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	681a      	ldr	r2, [r3, #0]
 800235c:	68fb      	ldr	r3, [r7, #12]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002364:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8002366:	68fb      	ldr	r3, [r7, #12]
 8002368:	2222      	movs	r2, #34	; 0x22
 800236a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800236e:	68fb      	ldr	r3, [r7, #12]
 8002370:	2210      	movs	r2, #16
 8002372:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002376:	68fb      	ldr	r3, [r7, #12]
 8002378:	2200      	movs	r2, #0
 800237a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800237c:	68fb      	ldr	r3, [r7, #12]
 800237e:	687a      	ldr	r2, [r7, #4]
 8002380:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002382:	68fb      	ldr	r3, [r7, #12]
 8002384:	893a      	ldrh	r2, [r7, #8]
 8002386:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002388:	68fb      	ldr	r3, [r7, #12]
 800238a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800238c:	b29a      	uxth	r2, r3
 800238e:	68fb      	ldr	r3, [r7, #12]
 8002390:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002392:	68fb      	ldr	r3, [r7, #12]
 8002394:	4a5c      	ldr	r2, [pc, #368]	; (8002508 <HAL_I2C_Master_Receive+0x228>)
 8002396:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002398:	8979      	ldrh	r1, [r7, #10]
 800239a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800239c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800239e:	68f8      	ldr	r0, [r7, #12]
 80023a0:	f000 fc6c 	bl	8002c7c <I2C_MasterRequestRead>
 80023a4:	4603      	mov	r3, r0
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d001      	beq.n	80023ae <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 80023aa:	2301      	movs	r3, #1
 80023ac:	e1b8      	b.n	8002720 <HAL_I2C_Master_Receive+0x440>
    }

    if (hi2c->XferSize == 0U)
 80023ae:	68fb      	ldr	r3, [r7, #12]
 80023b0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	d113      	bne.n	80023de <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80023b6:	2300      	movs	r3, #0
 80023b8:	623b      	str	r3, [r7, #32]
 80023ba:	68fb      	ldr	r3, [r7, #12]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	695b      	ldr	r3, [r3, #20]
 80023c0:	623b      	str	r3, [r7, #32]
 80023c2:	68fb      	ldr	r3, [r7, #12]
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	699b      	ldr	r3, [r3, #24]
 80023c8:	623b      	str	r3, [r7, #32]
 80023ca:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80023cc:	68fb      	ldr	r3, [r7, #12]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	681a      	ldr	r2, [r3, #0]
 80023d2:	68fb      	ldr	r3, [r7, #12]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80023da:	601a      	str	r2, [r3, #0]
 80023dc:	e18c      	b.n	80026f8 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 1U)
 80023de:	68fb      	ldr	r3, [r7, #12]
 80023e0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80023e2:	2b01      	cmp	r3, #1
 80023e4:	d11b      	bne.n	800241e <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80023e6:	68fb      	ldr	r3, [r7, #12]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	681a      	ldr	r2, [r3, #0]
 80023ec:	68fb      	ldr	r3, [r7, #12]
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80023f4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80023f6:	2300      	movs	r3, #0
 80023f8:	61fb      	str	r3, [r7, #28]
 80023fa:	68fb      	ldr	r3, [r7, #12]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	695b      	ldr	r3, [r3, #20]
 8002400:	61fb      	str	r3, [r7, #28]
 8002402:	68fb      	ldr	r3, [r7, #12]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	699b      	ldr	r3, [r3, #24]
 8002408:	61fb      	str	r3, [r7, #28]
 800240a:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800240c:	68fb      	ldr	r3, [r7, #12]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	681a      	ldr	r2, [r3, #0]
 8002412:	68fb      	ldr	r3, [r7, #12]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800241a:	601a      	str	r2, [r3, #0]
 800241c:	e16c      	b.n	80026f8 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 2U)
 800241e:	68fb      	ldr	r3, [r7, #12]
 8002420:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002422:	2b02      	cmp	r3, #2
 8002424:	d11b      	bne.n	800245e <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002426:	68fb      	ldr	r3, [r7, #12]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	681a      	ldr	r2, [r3, #0]
 800242c:	68fb      	ldr	r3, [r7, #12]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002434:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002436:	68fb      	ldr	r3, [r7, #12]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	681a      	ldr	r2, [r3, #0]
 800243c:	68fb      	ldr	r3, [r7, #12]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002444:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002446:	2300      	movs	r3, #0
 8002448:	61bb      	str	r3, [r7, #24]
 800244a:	68fb      	ldr	r3, [r7, #12]
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	695b      	ldr	r3, [r3, #20]
 8002450:	61bb      	str	r3, [r7, #24]
 8002452:	68fb      	ldr	r3, [r7, #12]
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	699b      	ldr	r3, [r3, #24]
 8002458:	61bb      	str	r3, [r7, #24]
 800245a:	69bb      	ldr	r3, [r7, #24]
 800245c:	e14c      	b.n	80026f8 <HAL_I2C_Master_Receive+0x418>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800245e:	68fb      	ldr	r3, [r7, #12]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	681a      	ldr	r2, [r3, #0]
 8002464:	68fb      	ldr	r3, [r7, #12]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800246c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800246e:	2300      	movs	r3, #0
 8002470:	617b      	str	r3, [r7, #20]
 8002472:	68fb      	ldr	r3, [r7, #12]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	695b      	ldr	r3, [r3, #20]
 8002478:	617b      	str	r3, [r7, #20]
 800247a:	68fb      	ldr	r3, [r7, #12]
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	699b      	ldr	r3, [r3, #24]
 8002480:	617b      	str	r3, [r7, #20]
 8002482:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8002484:	e138      	b.n	80026f8 <HAL_I2C_Master_Receive+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8002486:	68fb      	ldr	r3, [r7, #12]
 8002488:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800248a:	2b03      	cmp	r3, #3
 800248c:	f200 80f1 	bhi.w	8002672 <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8002490:	68fb      	ldr	r3, [r7, #12]
 8002492:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002494:	2b01      	cmp	r3, #1
 8002496:	d123      	bne.n	80024e0 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002498:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800249a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800249c:	68f8      	ldr	r0, [r7, #12]
 800249e:	f000 fefb 	bl	8003298 <I2C_WaitOnRXNEFlagUntilTimeout>
 80024a2:	4603      	mov	r3, r0
 80024a4:	2b00      	cmp	r3, #0
 80024a6:	d001      	beq.n	80024ac <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 80024a8:	2301      	movs	r3, #1
 80024aa:	e139      	b.n	8002720 <HAL_I2C_Master_Receive+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80024ac:	68fb      	ldr	r3, [r7, #12]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	691a      	ldr	r2, [r3, #16]
 80024b2:	68fb      	ldr	r3, [r7, #12]
 80024b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024b6:	b2d2      	uxtb	r2, r2
 80024b8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80024ba:	68fb      	ldr	r3, [r7, #12]
 80024bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024be:	1c5a      	adds	r2, r3, #1
 80024c0:	68fb      	ldr	r3, [r7, #12]
 80024c2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80024c4:	68fb      	ldr	r3, [r7, #12]
 80024c6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80024c8:	3b01      	subs	r3, #1
 80024ca:	b29a      	uxth	r2, r3
 80024cc:	68fb      	ldr	r3, [r7, #12]
 80024ce:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80024d4:	b29b      	uxth	r3, r3
 80024d6:	3b01      	subs	r3, #1
 80024d8:	b29a      	uxth	r2, r3
 80024da:	68fb      	ldr	r3, [r7, #12]
 80024dc:	855a      	strh	r2, [r3, #42]	; 0x2a
 80024de:	e10b      	b.n	80026f8 <HAL_I2C_Master_Receive+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80024e0:	68fb      	ldr	r3, [r7, #12]
 80024e2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80024e4:	2b02      	cmp	r3, #2
 80024e6:	d14e      	bne.n	8002586 <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80024e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024ea:	9300      	str	r3, [sp, #0]
 80024ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80024ee:	2200      	movs	r2, #0
 80024f0:	4906      	ldr	r1, [pc, #24]	; (800250c <HAL_I2C_Master_Receive+0x22c>)
 80024f2:	68f8      	ldr	r0, [r7, #12]
 80024f4:	f000 fd78 	bl	8002fe8 <I2C_WaitOnFlagUntilTimeout>
 80024f8:	4603      	mov	r3, r0
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	d008      	beq.n	8002510 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 80024fe:	2301      	movs	r3, #1
 8002500:	e10e      	b.n	8002720 <HAL_I2C_Master_Receive+0x440>
 8002502:	bf00      	nop
 8002504:	00100002 	.word	0x00100002
 8002508:	ffff0000 	.word	0xffff0000
 800250c:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002510:	68fb      	ldr	r3, [r7, #12]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	681a      	ldr	r2, [r3, #0]
 8002516:	68fb      	ldr	r3, [r7, #12]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800251e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002520:	68fb      	ldr	r3, [r7, #12]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	691a      	ldr	r2, [r3, #16]
 8002526:	68fb      	ldr	r3, [r7, #12]
 8002528:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800252a:	b2d2      	uxtb	r2, r2
 800252c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800252e:	68fb      	ldr	r3, [r7, #12]
 8002530:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002532:	1c5a      	adds	r2, r3, #1
 8002534:	68fb      	ldr	r3, [r7, #12]
 8002536:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002538:	68fb      	ldr	r3, [r7, #12]
 800253a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800253c:	3b01      	subs	r3, #1
 800253e:	b29a      	uxth	r2, r3
 8002540:	68fb      	ldr	r3, [r7, #12]
 8002542:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002544:	68fb      	ldr	r3, [r7, #12]
 8002546:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002548:	b29b      	uxth	r3, r3
 800254a:	3b01      	subs	r3, #1
 800254c:	b29a      	uxth	r2, r3
 800254e:	68fb      	ldr	r3, [r7, #12]
 8002550:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002552:	68fb      	ldr	r3, [r7, #12]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	691a      	ldr	r2, [r3, #16]
 8002558:	68fb      	ldr	r3, [r7, #12]
 800255a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800255c:	b2d2      	uxtb	r2, r2
 800255e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002560:	68fb      	ldr	r3, [r7, #12]
 8002562:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002564:	1c5a      	adds	r2, r3, #1
 8002566:	68fb      	ldr	r3, [r7, #12]
 8002568:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800256a:	68fb      	ldr	r3, [r7, #12]
 800256c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800256e:	3b01      	subs	r3, #1
 8002570:	b29a      	uxth	r2, r3
 8002572:	68fb      	ldr	r3, [r7, #12]
 8002574:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002576:	68fb      	ldr	r3, [r7, #12]
 8002578:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800257a:	b29b      	uxth	r3, r3
 800257c:	3b01      	subs	r3, #1
 800257e:	b29a      	uxth	r2, r3
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002584:	e0b8      	b.n	80026f8 <HAL_I2C_Master_Receive+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002586:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002588:	9300      	str	r3, [sp, #0]
 800258a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800258c:	2200      	movs	r2, #0
 800258e:	4966      	ldr	r1, [pc, #408]	; (8002728 <HAL_I2C_Master_Receive+0x448>)
 8002590:	68f8      	ldr	r0, [r7, #12]
 8002592:	f000 fd29 	bl	8002fe8 <I2C_WaitOnFlagUntilTimeout>
 8002596:	4603      	mov	r3, r0
 8002598:	2b00      	cmp	r3, #0
 800259a:	d001      	beq.n	80025a0 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 800259c:	2301      	movs	r3, #1
 800259e:	e0bf      	b.n	8002720 <HAL_I2C_Master_Receive+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80025a0:	68fb      	ldr	r3, [r7, #12]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	681a      	ldr	r2, [r3, #0]
 80025a6:	68fb      	ldr	r3, [r7, #12]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80025ae:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80025b0:	68fb      	ldr	r3, [r7, #12]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	691a      	ldr	r2, [r3, #16]
 80025b6:	68fb      	ldr	r3, [r7, #12]
 80025b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025ba:	b2d2      	uxtb	r2, r2
 80025bc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80025be:	68fb      	ldr	r3, [r7, #12]
 80025c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025c2:	1c5a      	adds	r2, r3, #1
 80025c4:	68fb      	ldr	r3, [r7, #12]
 80025c6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80025cc:	3b01      	subs	r3, #1
 80025ce:	b29a      	uxth	r2, r3
 80025d0:	68fb      	ldr	r3, [r7, #12]
 80025d2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80025d8:	b29b      	uxth	r3, r3
 80025da:	3b01      	subs	r3, #1
 80025dc:	b29a      	uxth	r2, r3
 80025de:	68fb      	ldr	r3, [r7, #12]
 80025e0:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80025e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025e4:	9300      	str	r3, [sp, #0]
 80025e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80025e8:	2200      	movs	r2, #0
 80025ea:	494f      	ldr	r1, [pc, #316]	; (8002728 <HAL_I2C_Master_Receive+0x448>)
 80025ec:	68f8      	ldr	r0, [r7, #12]
 80025ee:	f000 fcfb 	bl	8002fe8 <I2C_WaitOnFlagUntilTimeout>
 80025f2:	4603      	mov	r3, r0
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	d001      	beq.n	80025fc <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 80025f8:	2301      	movs	r3, #1
 80025fa:	e091      	b.n	8002720 <HAL_I2C_Master_Receive+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80025fc:	68fb      	ldr	r3, [r7, #12]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	681a      	ldr	r2, [r3, #0]
 8002602:	68fb      	ldr	r3, [r7, #12]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800260a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800260c:	68fb      	ldr	r3, [r7, #12]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	691a      	ldr	r2, [r3, #16]
 8002612:	68fb      	ldr	r3, [r7, #12]
 8002614:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002616:	b2d2      	uxtb	r2, r2
 8002618:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800261a:	68fb      	ldr	r3, [r7, #12]
 800261c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800261e:	1c5a      	adds	r2, r3, #1
 8002620:	68fb      	ldr	r3, [r7, #12]
 8002622:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002628:	3b01      	subs	r3, #1
 800262a:	b29a      	uxth	r2, r3
 800262c:	68fb      	ldr	r3, [r7, #12]
 800262e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002630:	68fb      	ldr	r3, [r7, #12]
 8002632:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002634:	b29b      	uxth	r3, r3
 8002636:	3b01      	subs	r3, #1
 8002638:	b29a      	uxth	r2, r3
 800263a:	68fb      	ldr	r3, [r7, #12]
 800263c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800263e:	68fb      	ldr	r3, [r7, #12]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	691a      	ldr	r2, [r3, #16]
 8002644:	68fb      	ldr	r3, [r7, #12]
 8002646:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002648:	b2d2      	uxtb	r2, r2
 800264a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800264c:	68fb      	ldr	r3, [r7, #12]
 800264e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002650:	1c5a      	adds	r2, r3, #1
 8002652:	68fb      	ldr	r3, [r7, #12]
 8002654:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002656:	68fb      	ldr	r3, [r7, #12]
 8002658:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800265a:	3b01      	subs	r3, #1
 800265c:	b29a      	uxth	r2, r3
 800265e:	68fb      	ldr	r3, [r7, #12]
 8002660:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002662:	68fb      	ldr	r3, [r7, #12]
 8002664:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002666:	b29b      	uxth	r3, r3
 8002668:	3b01      	subs	r3, #1
 800266a:	b29a      	uxth	r2, r3
 800266c:	68fb      	ldr	r3, [r7, #12]
 800266e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002670:	e042      	b.n	80026f8 <HAL_I2C_Master_Receive+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002672:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002674:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002676:	68f8      	ldr	r0, [r7, #12]
 8002678:	f000 fe0e 	bl	8003298 <I2C_WaitOnRXNEFlagUntilTimeout>
 800267c:	4603      	mov	r3, r0
 800267e:	2b00      	cmp	r3, #0
 8002680:	d001      	beq.n	8002686 <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 8002682:	2301      	movs	r3, #1
 8002684:	e04c      	b.n	8002720 <HAL_I2C_Master_Receive+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002686:	68fb      	ldr	r3, [r7, #12]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	691a      	ldr	r2, [r3, #16]
 800268c:	68fb      	ldr	r3, [r7, #12]
 800268e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002690:	b2d2      	uxtb	r2, r2
 8002692:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002694:	68fb      	ldr	r3, [r7, #12]
 8002696:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002698:	1c5a      	adds	r2, r3, #1
 800269a:	68fb      	ldr	r3, [r7, #12]
 800269c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800269e:	68fb      	ldr	r3, [r7, #12]
 80026a0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80026a2:	3b01      	subs	r3, #1
 80026a4:	b29a      	uxth	r2, r3
 80026a6:	68fb      	ldr	r3, [r7, #12]
 80026a8:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80026aa:	68fb      	ldr	r3, [r7, #12]
 80026ac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80026ae:	b29b      	uxth	r3, r3
 80026b0:	3b01      	subs	r3, #1
 80026b2:	b29a      	uxth	r2, r3
 80026b4:	68fb      	ldr	r3, [r7, #12]
 80026b6:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80026b8:	68fb      	ldr	r3, [r7, #12]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	695b      	ldr	r3, [r3, #20]
 80026be:	f003 0304 	and.w	r3, r3, #4
 80026c2:	2b04      	cmp	r3, #4
 80026c4:	d118      	bne.n	80026f8 <HAL_I2C_Master_Receive+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80026c6:	68fb      	ldr	r3, [r7, #12]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	691a      	ldr	r2, [r3, #16]
 80026cc:	68fb      	ldr	r3, [r7, #12]
 80026ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026d0:	b2d2      	uxtb	r2, r2
 80026d2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80026d4:	68fb      	ldr	r3, [r7, #12]
 80026d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026d8:	1c5a      	adds	r2, r3, #1
 80026da:	68fb      	ldr	r3, [r7, #12]
 80026dc:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80026de:	68fb      	ldr	r3, [r7, #12]
 80026e0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80026e2:	3b01      	subs	r3, #1
 80026e4:	b29a      	uxth	r2, r3
 80026e6:	68fb      	ldr	r3, [r7, #12]
 80026e8:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80026ea:	68fb      	ldr	r3, [r7, #12]
 80026ec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80026ee:	b29b      	uxth	r3, r3
 80026f0:	3b01      	subs	r3, #1
 80026f2:	b29a      	uxth	r2, r3
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80026f8:	68fb      	ldr	r3, [r7, #12]
 80026fa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	f47f aec2 	bne.w	8002486 <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8002702:	68fb      	ldr	r3, [r7, #12]
 8002704:	2220      	movs	r2, #32
 8002706:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800270a:	68fb      	ldr	r3, [r7, #12]
 800270c:	2200      	movs	r2, #0
 800270e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002712:	68fb      	ldr	r3, [r7, #12]
 8002714:	2200      	movs	r2, #0
 8002716:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800271a:	2300      	movs	r3, #0
 800271c:	e000      	b.n	8002720 <HAL_I2C_Master_Receive+0x440>
  }
  else
  {
    return HAL_BUSY;
 800271e:	2302      	movs	r3, #2
  }
}
 8002720:	4618      	mov	r0, r3
 8002722:	3728      	adds	r7, #40	; 0x28
 8002724:	46bd      	mov	sp, r7
 8002726:	bd80      	pop	{r7, pc}
 8002728:	00010004 	.word	0x00010004

0800272c <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800272c:	b580      	push	{r7, lr}
 800272e:	b08c      	sub	sp, #48	; 0x30
 8002730:	af02      	add	r7, sp, #8
 8002732:	60f8      	str	r0, [r7, #12]
 8002734:	4608      	mov	r0, r1
 8002736:	4611      	mov	r1, r2
 8002738:	461a      	mov	r2, r3
 800273a:	4603      	mov	r3, r0
 800273c:	817b      	strh	r3, [r7, #10]
 800273e:	460b      	mov	r3, r1
 8002740:	813b      	strh	r3, [r7, #8]
 8002742:	4613      	mov	r3, r2
 8002744:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002746:	f7ff f8d7 	bl	80018f8 <HAL_GetTick>
 800274a:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800274c:	68fb      	ldr	r3, [r7, #12]
 800274e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002752:	b2db      	uxtb	r3, r3
 8002754:	2b20      	cmp	r3, #32
 8002756:	f040 8208 	bne.w	8002b6a <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800275a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800275c:	9300      	str	r3, [sp, #0]
 800275e:	2319      	movs	r3, #25
 8002760:	2201      	movs	r2, #1
 8002762:	497b      	ldr	r1, [pc, #492]	; (8002950 <HAL_I2C_Mem_Read+0x224>)
 8002764:	68f8      	ldr	r0, [r7, #12]
 8002766:	f000 fc3f 	bl	8002fe8 <I2C_WaitOnFlagUntilTimeout>
 800276a:	4603      	mov	r3, r0
 800276c:	2b00      	cmp	r3, #0
 800276e:	d001      	beq.n	8002774 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8002770:	2302      	movs	r3, #2
 8002772:	e1fb      	b.n	8002b6c <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002774:	68fb      	ldr	r3, [r7, #12]
 8002776:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800277a:	2b01      	cmp	r3, #1
 800277c:	d101      	bne.n	8002782 <HAL_I2C_Mem_Read+0x56>
 800277e:	2302      	movs	r3, #2
 8002780:	e1f4      	b.n	8002b6c <HAL_I2C_Mem_Read+0x440>
 8002782:	68fb      	ldr	r3, [r7, #12]
 8002784:	2201      	movs	r2, #1
 8002786:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800278a:	68fb      	ldr	r3, [r7, #12]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	f003 0301 	and.w	r3, r3, #1
 8002794:	2b01      	cmp	r3, #1
 8002796:	d007      	beq.n	80027a8 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	681a      	ldr	r2, [r3, #0]
 800279e:	68fb      	ldr	r3, [r7, #12]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	f042 0201 	orr.w	r2, r2, #1
 80027a6:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80027a8:	68fb      	ldr	r3, [r7, #12]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	681a      	ldr	r2, [r3, #0]
 80027ae:	68fb      	ldr	r3, [r7, #12]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80027b6:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80027b8:	68fb      	ldr	r3, [r7, #12]
 80027ba:	2222      	movs	r2, #34	; 0x22
 80027bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80027c0:	68fb      	ldr	r3, [r7, #12]
 80027c2:	2240      	movs	r2, #64	; 0x40
 80027c4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80027c8:	68fb      	ldr	r3, [r7, #12]
 80027ca:	2200      	movs	r2, #0
 80027cc:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80027ce:	68fb      	ldr	r3, [r7, #12]
 80027d0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80027d2:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80027d4:	68fb      	ldr	r3, [r7, #12]
 80027d6:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 80027d8:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80027da:	68fb      	ldr	r3, [r7, #12]
 80027dc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80027de:	b29a      	uxth	r2, r3
 80027e0:	68fb      	ldr	r3, [r7, #12]
 80027e2:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80027e4:	68fb      	ldr	r3, [r7, #12]
 80027e6:	4a5b      	ldr	r2, [pc, #364]	; (8002954 <HAL_I2C_Mem_Read+0x228>)
 80027e8:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80027ea:	88f8      	ldrh	r0, [r7, #6]
 80027ec:	893a      	ldrh	r2, [r7, #8]
 80027ee:	8979      	ldrh	r1, [r7, #10]
 80027f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027f2:	9301      	str	r3, [sp, #4]
 80027f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80027f6:	9300      	str	r3, [sp, #0]
 80027f8:	4603      	mov	r3, r0
 80027fa:	68f8      	ldr	r0, [r7, #12]
 80027fc:	f000 fb0c 	bl	8002e18 <I2C_RequestMemoryRead>
 8002800:	4603      	mov	r3, r0
 8002802:	2b00      	cmp	r3, #0
 8002804:	d001      	beq.n	800280a <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8002806:	2301      	movs	r3, #1
 8002808:	e1b0      	b.n	8002b6c <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 800280a:	68fb      	ldr	r3, [r7, #12]
 800280c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800280e:	2b00      	cmp	r3, #0
 8002810:	d113      	bne.n	800283a <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002812:	2300      	movs	r3, #0
 8002814:	623b      	str	r3, [r7, #32]
 8002816:	68fb      	ldr	r3, [r7, #12]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	695b      	ldr	r3, [r3, #20]
 800281c:	623b      	str	r3, [r7, #32]
 800281e:	68fb      	ldr	r3, [r7, #12]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	699b      	ldr	r3, [r3, #24]
 8002824:	623b      	str	r3, [r7, #32]
 8002826:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002828:	68fb      	ldr	r3, [r7, #12]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	681a      	ldr	r2, [r3, #0]
 800282e:	68fb      	ldr	r3, [r7, #12]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002836:	601a      	str	r2, [r3, #0]
 8002838:	e184      	b.n	8002b44 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 800283a:	68fb      	ldr	r3, [r7, #12]
 800283c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800283e:	2b01      	cmp	r3, #1
 8002840:	d11b      	bne.n	800287a <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002842:	68fb      	ldr	r3, [r7, #12]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	681a      	ldr	r2, [r3, #0]
 8002848:	68fb      	ldr	r3, [r7, #12]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002850:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002852:	2300      	movs	r3, #0
 8002854:	61fb      	str	r3, [r7, #28]
 8002856:	68fb      	ldr	r3, [r7, #12]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	695b      	ldr	r3, [r3, #20]
 800285c:	61fb      	str	r3, [r7, #28]
 800285e:	68fb      	ldr	r3, [r7, #12]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	699b      	ldr	r3, [r3, #24]
 8002864:	61fb      	str	r3, [r7, #28]
 8002866:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	681a      	ldr	r2, [r3, #0]
 800286e:	68fb      	ldr	r3, [r7, #12]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002876:	601a      	str	r2, [r3, #0]
 8002878:	e164      	b.n	8002b44 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 800287a:	68fb      	ldr	r3, [r7, #12]
 800287c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800287e:	2b02      	cmp	r3, #2
 8002880:	d11b      	bne.n	80028ba <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002882:	68fb      	ldr	r3, [r7, #12]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	681a      	ldr	r2, [r3, #0]
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002890:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002892:	68fb      	ldr	r3, [r7, #12]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	681a      	ldr	r2, [r3, #0]
 8002898:	68fb      	ldr	r3, [r7, #12]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80028a0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80028a2:	2300      	movs	r3, #0
 80028a4:	61bb      	str	r3, [r7, #24]
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	695b      	ldr	r3, [r3, #20]
 80028ac:	61bb      	str	r3, [r7, #24]
 80028ae:	68fb      	ldr	r3, [r7, #12]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	699b      	ldr	r3, [r3, #24]
 80028b4:	61bb      	str	r3, [r7, #24]
 80028b6:	69bb      	ldr	r3, [r7, #24]
 80028b8:	e144      	b.n	8002b44 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80028ba:	2300      	movs	r3, #0
 80028bc:	617b      	str	r3, [r7, #20]
 80028be:	68fb      	ldr	r3, [r7, #12]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	695b      	ldr	r3, [r3, #20]
 80028c4:	617b      	str	r3, [r7, #20]
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	699b      	ldr	r3, [r3, #24]
 80028cc:	617b      	str	r3, [r7, #20]
 80028ce:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80028d0:	e138      	b.n	8002b44 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 80028d2:	68fb      	ldr	r3, [r7, #12]
 80028d4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80028d6:	2b03      	cmp	r3, #3
 80028d8:	f200 80f1 	bhi.w	8002abe <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80028e0:	2b01      	cmp	r3, #1
 80028e2:	d123      	bne.n	800292c <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80028e4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80028e6:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80028e8:	68f8      	ldr	r0, [r7, #12]
 80028ea:	f000 fcd5 	bl	8003298 <I2C_WaitOnRXNEFlagUntilTimeout>
 80028ee:	4603      	mov	r3, r0
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	d001      	beq.n	80028f8 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 80028f4:	2301      	movs	r3, #1
 80028f6:	e139      	b.n	8002b6c <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	691a      	ldr	r2, [r3, #16]
 80028fe:	68fb      	ldr	r3, [r7, #12]
 8002900:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002902:	b2d2      	uxtb	r2, r2
 8002904:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002906:	68fb      	ldr	r3, [r7, #12]
 8002908:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800290a:	1c5a      	adds	r2, r3, #1
 800290c:	68fb      	ldr	r3, [r7, #12]
 800290e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002914:	3b01      	subs	r3, #1
 8002916:	b29a      	uxth	r2, r3
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002920:	b29b      	uxth	r3, r3
 8002922:	3b01      	subs	r3, #1
 8002924:	b29a      	uxth	r2, r3
 8002926:	68fb      	ldr	r3, [r7, #12]
 8002928:	855a      	strh	r2, [r3, #42]	; 0x2a
 800292a:	e10b      	b.n	8002b44 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 800292c:	68fb      	ldr	r3, [r7, #12]
 800292e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002930:	2b02      	cmp	r3, #2
 8002932:	d14e      	bne.n	80029d2 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002934:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002936:	9300      	str	r3, [sp, #0]
 8002938:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800293a:	2200      	movs	r2, #0
 800293c:	4906      	ldr	r1, [pc, #24]	; (8002958 <HAL_I2C_Mem_Read+0x22c>)
 800293e:	68f8      	ldr	r0, [r7, #12]
 8002940:	f000 fb52 	bl	8002fe8 <I2C_WaitOnFlagUntilTimeout>
 8002944:	4603      	mov	r3, r0
 8002946:	2b00      	cmp	r3, #0
 8002948:	d008      	beq.n	800295c <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 800294a:	2301      	movs	r3, #1
 800294c:	e10e      	b.n	8002b6c <HAL_I2C_Mem_Read+0x440>
 800294e:	bf00      	nop
 8002950:	00100002 	.word	0x00100002
 8002954:	ffff0000 	.word	0xffff0000
 8002958:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	681a      	ldr	r2, [r3, #0]
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800296a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800296c:	68fb      	ldr	r3, [r7, #12]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	691a      	ldr	r2, [r3, #16]
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002976:	b2d2      	uxtb	r2, r2
 8002978:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800297a:	68fb      	ldr	r3, [r7, #12]
 800297c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800297e:	1c5a      	adds	r2, r3, #1
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002988:	3b01      	subs	r3, #1
 800298a:	b29a      	uxth	r2, r3
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002994:	b29b      	uxth	r3, r3
 8002996:	3b01      	subs	r3, #1
 8002998:	b29a      	uxth	r2, r3
 800299a:	68fb      	ldr	r3, [r7, #12]
 800299c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800299e:	68fb      	ldr	r3, [r7, #12]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	691a      	ldr	r2, [r3, #16]
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029a8:	b2d2      	uxtb	r2, r2
 80029aa:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029b0:	1c5a      	adds	r2, r3, #1
 80029b2:	68fb      	ldr	r3, [r7, #12]
 80029b4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80029b6:	68fb      	ldr	r3, [r7, #12]
 80029b8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80029ba:	3b01      	subs	r3, #1
 80029bc:	b29a      	uxth	r2, r3
 80029be:	68fb      	ldr	r3, [r7, #12]
 80029c0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80029c2:	68fb      	ldr	r3, [r7, #12]
 80029c4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80029c6:	b29b      	uxth	r3, r3
 80029c8:	3b01      	subs	r3, #1
 80029ca:	b29a      	uxth	r2, r3
 80029cc:	68fb      	ldr	r3, [r7, #12]
 80029ce:	855a      	strh	r2, [r3, #42]	; 0x2a
 80029d0:	e0b8      	b.n	8002b44 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80029d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029d4:	9300      	str	r3, [sp, #0]
 80029d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80029d8:	2200      	movs	r2, #0
 80029da:	4966      	ldr	r1, [pc, #408]	; (8002b74 <HAL_I2C_Mem_Read+0x448>)
 80029dc:	68f8      	ldr	r0, [r7, #12]
 80029de:	f000 fb03 	bl	8002fe8 <I2C_WaitOnFlagUntilTimeout>
 80029e2:	4603      	mov	r3, r0
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	d001      	beq.n	80029ec <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 80029e8:	2301      	movs	r3, #1
 80029ea:	e0bf      	b.n	8002b6c <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	681a      	ldr	r2, [r3, #0]
 80029f2:	68fb      	ldr	r3, [r7, #12]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80029fa:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	691a      	ldr	r2, [r3, #16]
 8002a02:	68fb      	ldr	r3, [r7, #12]
 8002a04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a06:	b2d2      	uxtb	r2, r2
 8002a08:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a0e:	1c5a      	adds	r2, r3, #1
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002a18:	3b01      	subs	r3, #1
 8002a1a:	b29a      	uxth	r2, r3
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002a20:	68fb      	ldr	r3, [r7, #12]
 8002a22:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002a24:	b29b      	uxth	r3, r3
 8002a26:	3b01      	subs	r3, #1
 8002a28:	b29a      	uxth	r2, r3
 8002a2a:	68fb      	ldr	r3, [r7, #12]
 8002a2c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002a2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a30:	9300      	str	r3, [sp, #0]
 8002a32:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002a34:	2200      	movs	r2, #0
 8002a36:	494f      	ldr	r1, [pc, #316]	; (8002b74 <HAL_I2C_Mem_Read+0x448>)
 8002a38:	68f8      	ldr	r0, [r7, #12]
 8002a3a:	f000 fad5 	bl	8002fe8 <I2C_WaitOnFlagUntilTimeout>
 8002a3e:	4603      	mov	r3, r0
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d001      	beq.n	8002a48 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8002a44:	2301      	movs	r3, #1
 8002a46:	e091      	b.n	8002b6c <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002a48:	68fb      	ldr	r3, [r7, #12]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	681a      	ldr	r2, [r3, #0]
 8002a4e:	68fb      	ldr	r3, [r7, #12]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002a56:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002a58:	68fb      	ldr	r3, [r7, #12]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	691a      	ldr	r2, [r3, #16]
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a62:	b2d2      	uxtb	r2, r2
 8002a64:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002a66:	68fb      	ldr	r3, [r7, #12]
 8002a68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a6a:	1c5a      	adds	r2, r3, #1
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002a74:	3b01      	subs	r3, #1
 8002a76:	b29a      	uxth	r2, r3
 8002a78:	68fb      	ldr	r3, [r7, #12]
 8002a7a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002a80:	b29b      	uxth	r3, r3
 8002a82:	3b01      	subs	r3, #1
 8002a84:	b29a      	uxth	r2, r3
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002a8a:	68fb      	ldr	r3, [r7, #12]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	691a      	ldr	r2, [r3, #16]
 8002a90:	68fb      	ldr	r3, [r7, #12]
 8002a92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a94:	b2d2      	uxtb	r2, r2
 8002a96:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002a98:	68fb      	ldr	r3, [r7, #12]
 8002a9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a9c:	1c5a      	adds	r2, r3, #1
 8002a9e:	68fb      	ldr	r3, [r7, #12]
 8002aa0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002aa2:	68fb      	ldr	r3, [r7, #12]
 8002aa4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002aa6:	3b01      	subs	r3, #1
 8002aa8:	b29a      	uxth	r2, r3
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002aae:	68fb      	ldr	r3, [r7, #12]
 8002ab0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002ab2:	b29b      	uxth	r3, r3
 8002ab4:	3b01      	subs	r3, #1
 8002ab6:	b29a      	uxth	r2, r3
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002abc:	e042      	b.n	8002b44 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002abe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002ac0:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8002ac2:	68f8      	ldr	r0, [r7, #12]
 8002ac4:	f000 fbe8 	bl	8003298 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002ac8:	4603      	mov	r3, r0
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	d001      	beq.n	8002ad2 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8002ace:	2301      	movs	r3, #1
 8002ad0:	e04c      	b.n	8002b6c <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002ad2:	68fb      	ldr	r3, [r7, #12]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	691a      	ldr	r2, [r3, #16]
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002adc:	b2d2      	uxtb	r2, r2
 8002ade:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ae4:	1c5a      	adds	r2, r3, #1
 8002ae6:	68fb      	ldr	r3, [r7, #12]
 8002ae8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002aee:	3b01      	subs	r3, #1
 8002af0:	b29a      	uxth	r2, r3
 8002af2:	68fb      	ldr	r3, [r7, #12]
 8002af4:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8002af6:	68fb      	ldr	r3, [r7, #12]
 8002af8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002afa:	b29b      	uxth	r3, r3
 8002afc:	3b01      	subs	r3, #1
 8002afe:	b29a      	uxth	r2, r3
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8002b04:	68fb      	ldr	r3, [r7, #12]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	695b      	ldr	r3, [r3, #20]
 8002b0a:	f003 0304 	and.w	r3, r3, #4
 8002b0e:	2b04      	cmp	r3, #4
 8002b10:	d118      	bne.n	8002b44 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	691a      	ldr	r2, [r3, #16]
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b1c:	b2d2      	uxtb	r2, r2
 8002b1e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b24:	1c5a      	adds	r2, r3, #1
 8002b26:	68fb      	ldr	r3, [r7, #12]
 8002b28:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002b2a:	68fb      	ldr	r3, [r7, #12]
 8002b2c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002b2e:	3b01      	subs	r3, #1
 8002b30:	b29a      	uxth	r2, r3
 8002b32:	68fb      	ldr	r3, [r7, #12]
 8002b34:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002b3a:	b29b      	uxth	r3, r3
 8002b3c:	3b01      	subs	r3, #1
 8002b3e:	b29a      	uxth	r2, r3
 8002b40:	68fb      	ldr	r3, [r7, #12]
 8002b42:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	f47f aec2 	bne.w	80028d2 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8002b4e:	68fb      	ldr	r3, [r7, #12]
 8002b50:	2220      	movs	r2, #32
 8002b52:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002b56:	68fb      	ldr	r3, [r7, #12]
 8002b58:	2200      	movs	r2, #0
 8002b5a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002b5e:	68fb      	ldr	r3, [r7, #12]
 8002b60:	2200      	movs	r2, #0
 8002b62:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002b66:	2300      	movs	r3, #0
 8002b68:	e000      	b.n	8002b6c <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 8002b6a:	2302      	movs	r3, #2
  }
}
 8002b6c:	4618      	mov	r0, r3
 8002b6e:	3728      	adds	r7, #40	; 0x28
 8002b70:	46bd      	mov	sp, r7
 8002b72:	bd80      	pop	{r7, pc}
 8002b74:	00010004 	.word	0x00010004

08002b78 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8002b78:	b580      	push	{r7, lr}
 8002b7a:	b088      	sub	sp, #32
 8002b7c:	af02      	add	r7, sp, #8
 8002b7e:	60f8      	str	r0, [r7, #12]
 8002b80:	607a      	str	r2, [r7, #4]
 8002b82:	603b      	str	r3, [r7, #0]
 8002b84:	460b      	mov	r3, r1
 8002b86:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b8c:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8002b8e:	697b      	ldr	r3, [r7, #20]
 8002b90:	2b08      	cmp	r3, #8
 8002b92:	d006      	beq.n	8002ba2 <I2C_MasterRequestWrite+0x2a>
 8002b94:	697b      	ldr	r3, [r7, #20]
 8002b96:	2b01      	cmp	r3, #1
 8002b98:	d003      	beq.n	8002ba2 <I2C_MasterRequestWrite+0x2a>
 8002b9a:	697b      	ldr	r3, [r7, #20]
 8002b9c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8002ba0:	d108      	bne.n	8002bb4 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002ba2:	68fb      	ldr	r3, [r7, #12]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	681a      	ldr	r2, [r3, #0]
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002bb0:	601a      	str	r2, [r3, #0]
 8002bb2:	e00b      	b.n	8002bcc <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bb8:	2b12      	cmp	r3, #18
 8002bba:	d107      	bne.n	8002bcc <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	681a      	ldr	r2, [r3, #0]
 8002bc2:	68fb      	ldr	r3, [r7, #12]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002bca:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002bcc:	683b      	ldr	r3, [r7, #0]
 8002bce:	9300      	str	r3, [sp, #0]
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	2200      	movs	r2, #0
 8002bd4:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002bd8:	68f8      	ldr	r0, [r7, #12]
 8002bda:	f000 fa05 	bl	8002fe8 <I2C_WaitOnFlagUntilTimeout>
 8002bde:	4603      	mov	r3, r0
 8002be0:	2b00      	cmp	r3, #0
 8002be2:	d00d      	beq.n	8002c00 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002bee:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002bf2:	d103      	bne.n	8002bfc <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002bfa:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8002bfc:	2303      	movs	r3, #3
 8002bfe:	e035      	b.n	8002c6c <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	691b      	ldr	r3, [r3, #16]
 8002c04:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002c08:	d108      	bne.n	8002c1c <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002c0a:	897b      	ldrh	r3, [r7, #10]
 8002c0c:	b2db      	uxtb	r3, r3
 8002c0e:	461a      	mov	r2, r3
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8002c18:	611a      	str	r2, [r3, #16]
 8002c1a:	e01b      	b.n	8002c54 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8002c1c:	897b      	ldrh	r3, [r7, #10]
 8002c1e:	11db      	asrs	r3, r3, #7
 8002c20:	b2db      	uxtb	r3, r3
 8002c22:	f003 0306 	and.w	r3, r3, #6
 8002c26:	b2db      	uxtb	r3, r3
 8002c28:	f063 030f 	orn	r3, r3, #15
 8002c2c:	b2da      	uxtb	r2, r3
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8002c34:	683b      	ldr	r3, [r7, #0]
 8002c36:	687a      	ldr	r2, [r7, #4]
 8002c38:	490e      	ldr	r1, [pc, #56]	; (8002c74 <I2C_MasterRequestWrite+0xfc>)
 8002c3a:	68f8      	ldr	r0, [r7, #12]
 8002c3c:	f000 fa2b 	bl	8003096 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002c40:	4603      	mov	r3, r0
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d001      	beq.n	8002c4a <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8002c46:	2301      	movs	r3, #1
 8002c48:	e010      	b.n	8002c6c <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8002c4a:	897b      	ldrh	r3, [r7, #10]
 8002c4c:	b2da      	uxtb	r2, r3
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002c54:	683b      	ldr	r3, [r7, #0]
 8002c56:	687a      	ldr	r2, [r7, #4]
 8002c58:	4907      	ldr	r1, [pc, #28]	; (8002c78 <I2C_MasterRequestWrite+0x100>)
 8002c5a:	68f8      	ldr	r0, [r7, #12]
 8002c5c:	f000 fa1b 	bl	8003096 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002c60:	4603      	mov	r3, r0
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d001      	beq.n	8002c6a <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8002c66:	2301      	movs	r3, #1
 8002c68:	e000      	b.n	8002c6c <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8002c6a:	2300      	movs	r3, #0
}
 8002c6c:	4618      	mov	r0, r3
 8002c6e:	3718      	adds	r7, #24
 8002c70:	46bd      	mov	sp, r7
 8002c72:	bd80      	pop	{r7, pc}
 8002c74:	00010008 	.word	0x00010008
 8002c78:	00010002 	.word	0x00010002

08002c7c <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8002c7c:	b580      	push	{r7, lr}
 8002c7e:	b088      	sub	sp, #32
 8002c80:	af02      	add	r7, sp, #8
 8002c82:	60f8      	str	r0, [r7, #12]
 8002c84:	607a      	str	r2, [r7, #4]
 8002c86:	603b      	str	r3, [r7, #0]
 8002c88:	460b      	mov	r3, r1
 8002c8a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c90:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	681a      	ldr	r2, [r3, #0]
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002ca0:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8002ca2:	697b      	ldr	r3, [r7, #20]
 8002ca4:	2b08      	cmp	r3, #8
 8002ca6:	d006      	beq.n	8002cb6 <I2C_MasterRequestRead+0x3a>
 8002ca8:	697b      	ldr	r3, [r7, #20]
 8002caa:	2b01      	cmp	r3, #1
 8002cac:	d003      	beq.n	8002cb6 <I2C_MasterRequestRead+0x3a>
 8002cae:	697b      	ldr	r3, [r7, #20]
 8002cb0:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8002cb4:	d108      	bne.n	8002cc8 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	681a      	ldr	r2, [r3, #0]
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002cc4:	601a      	str	r2, [r3, #0]
 8002cc6:	e00b      	b.n	8002ce0 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ccc:	2b11      	cmp	r3, #17
 8002cce:	d107      	bne.n	8002ce0 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	681a      	ldr	r2, [r3, #0]
 8002cd6:	68fb      	ldr	r3, [r7, #12]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002cde:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002ce0:	683b      	ldr	r3, [r7, #0]
 8002ce2:	9300      	str	r3, [sp, #0]
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	2200      	movs	r2, #0
 8002ce8:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002cec:	68f8      	ldr	r0, [r7, #12]
 8002cee:	f000 f97b 	bl	8002fe8 <I2C_WaitOnFlagUntilTimeout>
 8002cf2:	4603      	mov	r3, r0
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	d00d      	beq.n	8002d14 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d02:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002d06:	d103      	bne.n	8002d10 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002d0e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8002d10:	2303      	movs	r3, #3
 8002d12:	e079      	b.n	8002e08 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	691b      	ldr	r3, [r3, #16]
 8002d18:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002d1c:	d108      	bne.n	8002d30 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8002d1e:	897b      	ldrh	r3, [r7, #10]
 8002d20:	b2db      	uxtb	r3, r3
 8002d22:	f043 0301 	orr.w	r3, r3, #1
 8002d26:	b2da      	uxtb	r2, r3
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	611a      	str	r2, [r3, #16]
 8002d2e:	e05f      	b.n	8002df0 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8002d30:	897b      	ldrh	r3, [r7, #10]
 8002d32:	11db      	asrs	r3, r3, #7
 8002d34:	b2db      	uxtb	r3, r3
 8002d36:	f003 0306 	and.w	r3, r3, #6
 8002d3a:	b2db      	uxtb	r3, r3
 8002d3c:	f063 030f 	orn	r3, r3, #15
 8002d40:	b2da      	uxtb	r2, r3
 8002d42:	68fb      	ldr	r3, [r7, #12]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8002d48:	683b      	ldr	r3, [r7, #0]
 8002d4a:	687a      	ldr	r2, [r7, #4]
 8002d4c:	4930      	ldr	r1, [pc, #192]	; (8002e10 <I2C_MasterRequestRead+0x194>)
 8002d4e:	68f8      	ldr	r0, [r7, #12]
 8002d50:	f000 f9a1 	bl	8003096 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002d54:	4603      	mov	r3, r0
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d001      	beq.n	8002d5e <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8002d5a:	2301      	movs	r3, #1
 8002d5c:	e054      	b.n	8002e08 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8002d5e:	897b      	ldrh	r3, [r7, #10]
 8002d60:	b2da      	uxtb	r2, r3
 8002d62:	68fb      	ldr	r3, [r7, #12]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002d68:	683b      	ldr	r3, [r7, #0]
 8002d6a:	687a      	ldr	r2, [r7, #4]
 8002d6c:	4929      	ldr	r1, [pc, #164]	; (8002e14 <I2C_MasterRequestRead+0x198>)
 8002d6e:	68f8      	ldr	r0, [r7, #12]
 8002d70:	f000 f991 	bl	8003096 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002d74:	4603      	mov	r3, r0
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	d001      	beq.n	8002d7e <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8002d7a:	2301      	movs	r3, #1
 8002d7c:	e044      	b.n	8002e08 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002d7e:	2300      	movs	r3, #0
 8002d80:	613b      	str	r3, [r7, #16]
 8002d82:	68fb      	ldr	r3, [r7, #12]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	695b      	ldr	r3, [r3, #20]
 8002d88:	613b      	str	r3, [r7, #16]
 8002d8a:	68fb      	ldr	r3, [r7, #12]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	699b      	ldr	r3, [r3, #24]
 8002d90:	613b      	str	r3, [r7, #16]
 8002d92:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	681a      	ldr	r2, [r3, #0]
 8002d9a:	68fb      	ldr	r3, [r7, #12]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002da2:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002da4:	683b      	ldr	r3, [r7, #0]
 8002da6:	9300      	str	r3, [sp, #0]
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	2200      	movs	r2, #0
 8002dac:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002db0:	68f8      	ldr	r0, [r7, #12]
 8002db2:	f000 f919 	bl	8002fe8 <I2C_WaitOnFlagUntilTimeout>
 8002db6:	4603      	mov	r3, r0
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d00d      	beq.n	8002dd8 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002dc6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002dca:	d103      	bne.n	8002dd4 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002dd2:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 8002dd4:	2303      	movs	r3, #3
 8002dd6:	e017      	b.n	8002e08 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8002dd8:	897b      	ldrh	r3, [r7, #10]
 8002dda:	11db      	asrs	r3, r3, #7
 8002ddc:	b2db      	uxtb	r3, r3
 8002dde:	f003 0306 	and.w	r3, r3, #6
 8002de2:	b2db      	uxtb	r3, r3
 8002de4:	f063 030e 	orn	r3, r3, #14
 8002de8:	b2da      	uxtb	r2, r3
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002df0:	683b      	ldr	r3, [r7, #0]
 8002df2:	687a      	ldr	r2, [r7, #4]
 8002df4:	4907      	ldr	r1, [pc, #28]	; (8002e14 <I2C_MasterRequestRead+0x198>)
 8002df6:	68f8      	ldr	r0, [r7, #12]
 8002df8:	f000 f94d 	bl	8003096 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002dfc:	4603      	mov	r3, r0
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d001      	beq.n	8002e06 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8002e02:	2301      	movs	r3, #1
 8002e04:	e000      	b.n	8002e08 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8002e06:	2300      	movs	r3, #0
}
 8002e08:	4618      	mov	r0, r3
 8002e0a:	3718      	adds	r7, #24
 8002e0c:	46bd      	mov	sp, r7
 8002e0e:	bd80      	pop	{r7, pc}
 8002e10:	00010008 	.word	0x00010008
 8002e14:	00010002 	.word	0x00010002

08002e18 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8002e18:	b580      	push	{r7, lr}
 8002e1a:	b088      	sub	sp, #32
 8002e1c:	af02      	add	r7, sp, #8
 8002e1e:	60f8      	str	r0, [r7, #12]
 8002e20:	4608      	mov	r0, r1
 8002e22:	4611      	mov	r1, r2
 8002e24:	461a      	mov	r2, r3
 8002e26:	4603      	mov	r3, r0
 8002e28:	817b      	strh	r3, [r7, #10]
 8002e2a:	460b      	mov	r3, r1
 8002e2c:	813b      	strh	r3, [r7, #8]
 8002e2e:	4613      	mov	r3, r2
 8002e30:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	681a      	ldr	r2, [r3, #0]
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002e40:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	681a      	ldr	r2, [r3, #0]
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002e50:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002e52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e54:	9300      	str	r3, [sp, #0]
 8002e56:	6a3b      	ldr	r3, [r7, #32]
 8002e58:	2200      	movs	r2, #0
 8002e5a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002e5e:	68f8      	ldr	r0, [r7, #12]
 8002e60:	f000 f8c2 	bl	8002fe8 <I2C_WaitOnFlagUntilTimeout>
 8002e64:	4603      	mov	r3, r0
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d00d      	beq.n	8002e86 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002e6a:	68fb      	ldr	r3, [r7, #12]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002e74:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002e78:	d103      	bne.n	8002e82 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002e80:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8002e82:	2303      	movs	r3, #3
 8002e84:	e0aa      	b.n	8002fdc <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002e86:	897b      	ldrh	r3, [r7, #10]
 8002e88:	b2db      	uxtb	r3, r3
 8002e8a:	461a      	mov	r2, r3
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8002e94:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002e96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e98:	6a3a      	ldr	r2, [r7, #32]
 8002e9a:	4952      	ldr	r1, [pc, #328]	; (8002fe4 <I2C_RequestMemoryRead+0x1cc>)
 8002e9c:	68f8      	ldr	r0, [r7, #12]
 8002e9e:	f000 f8fa 	bl	8003096 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002ea2:	4603      	mov	r3, r0
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	d001      	beq.n	8002eac <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8002ea8:	2301      	movs	r3, #1
 8002eaa:	e097      	b.n	8002fdc <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002eac:	2300      	movs	r3, #0
 8002eae:	617b      	str	r3, [r7, #20]
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	695b      	ldr	r3, [r3, #20]
 8002eb6:	617b      	str	r3, [r7, #20]
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	699b      	ldr	r3, [r3, #24]
 8002ebe:	617b      	str	r3, [r7, #20]
 8002ec0:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002ec2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002ec4:	6a39      	ldr	r1, [r7, #32]
 8002ec6:	68f8      	ldr	r0, [r7, #12]
 8002ec8:	f000 f964 	bl	8003194 <I2C_WaitOnTXEFlagUntilTimeout>
 8002ecc:	4603      	mov	r3, r0
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d00d      	beq.n	8002eee <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002ed2:	68fb      	ldr	r3, [r7, #12]
 8002ed4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ed6:	2b04      	cmp	r3, #4
 8002ed8:	d107      	bne.n	8002eea <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002eda:	68fb      	ldr	r3, [r7, #12]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	681a      	ldr	r2, [r3, #0]
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002ee8:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8002eea:	2301      	movs	r3, #1
 8002eec:	e076      	b.n	8002fdc <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002eee:	88fb      	ldrh	r3, [r7, #6]
 8002ef0:	2b01      	cmp	r3, #1
 8002ef2:	d105      	bne.n	8002f00 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002ef4:	893b      	ldrh	r3, [r7, #8]
 8002ef6:	b2da      	uxtb	r2, r3
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	611a      	str	r2, [r3, #16]
 8002efe:	e021      	b.n	8002f44 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8002f00:	893b      	ldrh	r3, [r7, #8]
 8002f02:	0a1b      	lsrs	r3, r3, #8
 8002f04:	b29b      	uxth	r3, r3
 8002f06:	b2da      	uxtb	r2, r3
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002f0e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002f10:	6a39      	ldr	r1, [r7, #32]
 8002f12:	68f8      	ldr	r0, [r7, #12]
 8002f14:	f000 f93e 	bl	8003194 <I2C_WaitOnTXEFlagUntilTimeout>
 8002f18:	4603      	mov	r3, r0
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	d00d      	beq.n	8002f3a <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002f1e:	68fb      	ldr	r3, [r7, #12]
 8002f20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f22:	2b04      	cmp	r3, #4
 8002f24:	d107      	bne.n	8002f36 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	681a      	ldr	r2, [r3, #0]
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002f34:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8002f36:	2301      	movs	r3, #1
 8002f38:	e050      	b.n	8002fdc <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002f3a:	893b      	ldrh	r3, [r7, #8]
 8002f3c:	b2da      	uxtb	r2, r3
 8002f3e:	68fb      	ldr	r3, [r7, #12]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002f44:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002f46:	6a39      	ldr	r1, [r7, #32]
 8002f48:	68f8      	ldr	r0, [r7, #12]
 8002f4a:	f000 f923 	bl	8003194 <I2C_WaitOnTXEFlagUntilTimeout>
 8002f4e:	4603      	mov	r3, r0
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	d00d      	beq.n	8002f70 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f58:	2b04      	cmp	r3, #4
 8002f5a:	d107      	bne.n	8002f6c <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	681a      	ldr	r2, [r3, #0]
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002f6a:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8002f6c:	2301      	movs	r3, #1
 8002f6e:	e035      	b.n	8002fdc <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	681a      	ldr	r2, [r3, #0]
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002f7e:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002f80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f82:	9300      	str	r3, [sp, #0]
 8002f84:	6a3b      	ldr	r3, [r7, #32]
 8002f86:	2200      	movs	r2, #0
 8002f88:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002f8c:	68f8      	ldr	r0, [r7, #12]
 8002f8e:	f000 f82b 	bl	8002fe8 <I2C_WaitOnFlagUntilTimeout>
 8002f92:	4603      	mov	r3, r0
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	d00d      	beq.n	8002fb4 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002fa2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002fa6:	d103      	bne.n	8002fb0 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002fae:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8002fb0:	2303      	movs	r3, #3
 8002fb2:	e013      	b.n	8002fdc <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8002fb4:	897b      	ldrh	r3, [r7, #10]
 8002fb6:	b2db      	uxtb	r3, r3
 8002fb8:	f043 0301 	orr.w	r3, r3, #1
 8002fbc:	b2da      	uxtb	r2, r3
 8002fbe:	68fb      	ldr	r3, [r7, #12]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002fc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fc6:	6a3a      	ldr	r2, [r7, #32]
 8002fc8:	4906      	ldr	r1, [pc, #24]	; (8002fe4 <I2C_RequestMemoryRead+0x1cc>)
 8002fca:	68f8      	ldr	r0, [r7, #12]
 8002fcc:	f000 f863 	bl	8003096 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002fd0:	4603      	mov	r3, r0
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d001      	beq.n	8002fda <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8002fd6:	2301      	movs	r3, #1
 8002fd8:	e000      	b.n	8002fdc <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8002fda:	2300      	movs	r3, #0
}
 8002fdc:	4618      	mov	r0, r3
 8002fde:	3718      	adds	r7, #24
 8002fe0:	46bd      	mov	sp, r7
 8002fe2:	bd80      	pop	{r7, pc}
 8002fe4:	00010002 	.word	0x00010002

08002fe8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002fe8:	b580      	push	{r7, lr}
 8002fea:	b084      	sub	sp, #16
 8002fec:	af00      	add	r7, sp, #0
 8002fee:	60f8      	str	r0, [r7, #12]
 8002ff0:	60b9      	str	r1, [r7, #8]
 8002ff2:	603b      	str	r3, [r7, #0]
 8002ff4:	4613      	mov	r3, r2
 8002ff6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002ff8:	e025      	b.n	8003046 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002ffa:	683b      	ldr	r3, [r7, #0]
 8002ffc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003000:	d021      	beq.n	8003046 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003002:	f7fe fc79 	bl	80018f8 <HAL_GetTick>
 8003006:	4602      	mov	r2, r0
 8003008:	69bb      	ldr	r3, [r7, #24]
 800300a:	1ad3      	subs	r3, r2, r3
 800300c:	683a      	ldr	r2, [r7, #0]
 800300e:	429a      	cmp	r2, r3
 8003010:	d302      	bcc.n	8003018 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003012:	683b      	ldr	r3, [r7, #0]
 8003014:	2b00      	cmp	r3, #0
 8003016:	d116      	bne.n	8003046 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	2200      	movs	r2, #0
 800301c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 800301e:	68fb      	ldr	r3, [r7, #12]
 8003020:	2220      	movs	r2, #32
 8003022:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	2200      	movs	r2, #0
 800302a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003032:	f043 0220 	orr.w	r2, r3, #32
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	2200      	movs	r2, #0
 800303e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003042:	2301      	movs	r3, #1
 8003044:	e023      	b.n	800308e <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003046:	68bb      	ldr	r3, [r7, #8]
 8003048:	0c1b      	lsrs	r3, r3, #16
 800304a:	b2db      	uxtb	r3, r3
 800304c:	2b01      	cmp	r3, #1
 800304e:	d10d      	bne.n	800306c <I2C_WaitOnFlagUntilTimeout+0x84>
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	695b      	ldr	r3, [r3, #20]
 8003056:	43da      	mvns	r2, r3
 8003058:	68bb      	ldr	r3, [r7, #8]
 800305a:	4013      	ands	r3, r2
 800305c:	b29b      	uxth	r3, r3
 800305e:	2b00      	cmp	r3, #0
 8003060:	bf0c      	ite	eq
 8003062:	2301      	moveq	r3, #1
 8003064:	2300      	movne	r3, #0
 8003066:	b2db      	uxtb	r3, r3
 8003068:	461a      	mov	r2, r3
 800306a:	e00c      	b.n	8003086 <I2C_WaitOnFlagUntilTimeout+0x9e>
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	699b      	ldr	r3, [r3, #24]
 8003072:	43da      	mvns	r2, r3
 8003074:	68bb      	ldr	r3, [r7, #8]
 8003076:	4013      	ands	r3, r2
 8003078:	b29b      	uxth	r3, r3
 800307a:	2b00      	cmp	r3, #0
 800307c:	bf0c      	ite	eq
 800307e:	2301      	moveq	r3, #1
 8003080:	2300      	movne	r3, #0
 8003082:	b2db      	uxtb	r3, r3
 8003084:	461a      	mov	r2, r3
 8003086:	79fb      	ldrb	r3, [r7, #7]
 8003088:	429a      	cmp	r2, r3
 800308a:	d0b6      	beq.n	8002ffa <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800308c:	2300      	movs	r3, #0
}
 800308e:	4618      	mov	r0, r3
 8003090:	3710      	adds	r7, #16
 8003092:	46bd      	mov	sp, r7
 8003094:	bd80      	pop	{r7, pc}

08003096 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003096:	b580      	push	{r7, lr}
 8003098:	b084      	sub	sp, #16
 800309a:	af00      	add	r7, sp, #0
 800309c:	60f8      	str	r0, [r7, #12]
 800309e:	60b9      	str	r1, [r7, #8]
 80030a0:	607a      	str	r2, [r7, #4]
 80030a2:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80030a4:	e051      	b.n	800314a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80030a6:	68fb      	ldr	r3, [r7, #12]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	695b      	ldr	r3, [r3, #20]
 80030ac:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80030b0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80030b4:	d123      	bne.n	80030fe <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	681a      	ldr	r2, [r3, #0]
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80030c4:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80030ce:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	2200      	movs	r2, #0
 80030d4:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	2220      	movs	r2, #32
 80030da:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80030de:	68fb      	ldr	r3, [r7, #12]
 80030e0:	2200      	movs	r2, #0
 80030e2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030ea:	f043 0204 	orr.w	r2, r3, #4
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	2200      	movs	r2, #0
 80030f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80030fa:	2301      	movs	r3, #1
 80030fc:	e046      	b.n	800318c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003104:	d021      	beq.n	800314a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003106:	f7fe fbf7 	bl	80018f8 <HAL_GetTick>
 800310a:	4602      	mov	r2, r0
 800310c:	683b      	ldr	r3, [r7, #0]
 800310e:	1ad3      	subs	r3, r2, r3
 8003110:	687a      	ldr	r2, [r7, #4]
 8003112:	429a      	cmp	r2, r3
 8003114:	d302      	bcc.n	800311c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	2b00      	cmp	r3, #0
 800311a:	d116      	bne.n	800314a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	2200      	movs	r2, #0
 8003120:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	2220      	movs	r2, #32
 8003126:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	2200      	movs	r2, #0
 800312e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003136:	f043 0220 	orr.w	r2, r3, #32
 800313a:	68fb      	ldr	r3, [r7, #12]
 800313c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800313e:	68fb      	ldr	r3, [r7, #12]
 8003140:	2200      	movs	r2, #0
 8003142:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003146:	2301      	movs	r3, #1
 8003148:	e020      	b.n	800318c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800314a:	68bb      	ldr	r3, [r7, #8]
 800314c:	0c1b      	lsrs	r3, r3, #16
 800314e:	b2db      	uxtb	r3, r3
 8003150:	2b01      	cmp	r3, #1
 8003152:	d10c      	bne.n	800316e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8003154:	68fb      	ldr	r3, [r7, #12]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	695b      	ldr	r3, [r3, #20]
 800315a:	43da      	mvns	r2, r3
 800315c:	68bb      	ldr	r3, [r7, #8]
 800315e:	4013      	ands	r3, r2
 8003160:	b29b      	uxth	r3, r3
 8003162:	2b00      	cmp	r3, #0
 8003164:	bf14      	ite	ne
 8003166:	2301      	movne	r3, #1
 8003168:	2300      	moveq	r3, #0
 800316a:	b2db      	uxtb	r3, r3
 800316c:	e00b      	b.n	8003186 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	699b      	ldr	r3, [r3, #24]
 8003174:	43da      	mvns	r2, r3
 8003176:	68bb      	ldr	r3, [r7, #8]
 8003178:	4013      	ands	r3, r2
 800317a:	b29b      	uxth	r3, r3
 800317c:	2b00      	cmp	r3, #0
 800317e:	bf14      	ite	ne
 8003180:	2301      	movne	r3, #1
 8003182:	2300      	moveq	r3, #0
 8003184:	b2db      	uxtb	r3, r3
 8003186:	2b00      	cmp	r3, #0
 8003188:	d18d      	bne.n	80030a6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 800318a:	2300      	movs	r3, #0
}
 800318c:	4618      	mov	r0, r3
 800318e:	3710      	adds	r7, #16
 8003190:	46bd      	mov	sp, r7
 8003192:	bd80      	pop	{r7, pc}

08003194 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003194:	b580      	push	{r7, lr}
 8003196:	b084      	sub	sp, #16
 8003198:	af00      	add	r7, sp, #0
 800319a:	60f8      	str	r0, [r7, #12]
 800319c:	60b9      	str	r1, [r7, #8]
 800319e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80031a0:	e02d      	b.n	80031fe <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80031a2:	68f8      	ldr	r0, [r7, #12]
 80031a4:	f000 f8ce 	bl	8003344 <I2C_IsAcknowledgeFailed>
 80031a8:	4603      	mov	r3, r0
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d001      	beq.n	80031b2 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80031ae:	2301      	movs	r3, #1
 80031b0:	e02d      	b.n	800320e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80031b2:	68bb      	ldr	r3, [r7, #8]
 80031b4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80031b8:	d021      	beq.n	80031fe <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80031ba:	f7fe fb9d 	bl	80018f8 <HAL_GetTick>
 80031be:	4602      	mov	r2, r0
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	1ad3      	subs	r3, r2, r3
 80031c4:	68ba      	ldr	r2, [r7, #8]
 80031c6:	429a      	cmp	r2, r3
 80031c8:	d302      	bcc.n	80031d0 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80031ca:	68bb      	ldr	r3, [r7, #8]
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	d116      	bne.n	80031fe <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	2200      	movs	r2, #0
 80031d4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	2220      	movs	r2, #32
 80031da:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	2200      	movs	r2, #0
 80031e2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80031e6:	68fb      	ldr	r3, [r7, #12]
 80031e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031ea:	f043 0220 	orr.w	r2, r3, #32
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	2200      	movs	r2, #0
 80031f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80031fa:	2301      	movs	r3, #1
 80031fc:	e007      	b.n	800320e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80031fe:	68fb      	ldr	r3, [r7, #12]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	695b      	ldr	r3, [r3, #20]
 8003204:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003208:	2b80      	cmp	r3, #128	; 0x80
 800320a:	d1ca      	bne.n	80031a2 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800320c:	2300      	movs	r3, #0
}
 800320e:	4618      	mov	r0, r3
 8003210:	3710      	adds	r7, #16
 8003212:	46bd      	mov	sp, r7
 8003214:	bd80      	pop	{r7, pc}

08003216 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003216:	b580      	push	{r7, lr}
 8003218:	b084      	sub	sp, #16
 800321a:	af00      	add	r7, sp, #0
 800321c:	60f8      	str	r0, [r7, #12]
 800321e:	60b9      	str	r1, [r7, #8]
 8003220:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003222:	e02d      	b.n	8003280 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003224:	68f8      	ldr	r0, [r7, #12]
 8003226:	f000 f88d 	bl	8003344 <I2C_IsAcknowledgeFailed>
 800322a:	4603      	mov	r3, r0
 800322c:	2b00      	cmp	r3, #0
 800322e:	d001      	beq.n	8003234 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003230:	2301      	movs	r3, #1
 8003232:	e02d      	b.n	8003290 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003234:	68bb      	ldr	r3, [r7, #8]
 8003236:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800323a:	d021      	beq.n	8003280 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800323c:	f7fe fb5c 	bl	80018f8 <HAL_GetTick>
 8003240:	4602      	mov	r2, r0
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	1ad3      	subs	r3, r2, r3
 8003246:	68ba      	ldr	r2, [r7, #8]
 8003248:	429a      	cmp	r2, r3
 800324a:	d302      	bcc.n	8003252 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800324c:	68bb      	ldr	r3, [r7, #8]
 800324e:	2b00      	cmp	r3, #0
 8003250:	d116      	bne.n	8003280 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	2200      	movs	r2, #0
 8003256:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	2220      	movs	r2, #32
 800325c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	2200      	movs	r2, #0
 8003264:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800326c:	f043 0220 	orr.w	r2, r3, #32
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	2200      	movs	r2, #0
 8003278:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800327c:	2301      	movs	r3, #1
 800327e:	e007      	b.n	8003290 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	695b      	ldr	r3, [r3, #20]
 8003286:	f003 0304 	and.w	r3, r3, #4
 800328a:	2b04      	cmp	r3, #4
 800328c:	d1ca      	bne.n	8003224 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800328e:	2300      	movs	r3, #0
}
 8003290:	4618      	mov	r0, r3
 8003292:	3710      	adds	r7, #16
 8003294:	46bd      	mov	sp, r7
 8003296:	bd80      	pop	{r7, pc}

08003298 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003298:	b580      	push	{r7, lr}
 800329a:	b084      	sub	sp, #16
 800329c:	af00      	add	r7, sp, #0
 800329e:	60f8      	str	r0, [r7, #12]
 80032a0:	60b9      	str	r1, [r7, #8]
 80032a2:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80032a4:	e042      	b.n	800332c <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	695b      	ldr	r3, [r3, #20]
 80032ac:	f003 0310 	and.w	r3, r3, #16
 80032b0:	2b10      	cmp	r3, #16
 80032b2:	d119      	bne.n	80032e8 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	f06f 0210 	mvn.w	r2, #16
 80032bc:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	2200      	movs	r2, #0
 80032c2:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	2220      	movs	r2, #32
 80032c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	2200      	movs	r2, #0
 80032d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	2200      	movs	r2, #0
 80032e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80032e4:	2301      	movs	r3, #1
 80032e6:	e029      	b.n	800333c <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80032e8:	f7fe fb06 	bl	80018f8 <HAL_GetTick>
 80032ec:	4602      	mov	r2, r0
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	1ad3      	subs	r3, r2, r3
 80032f2:	68ba      	ldr	r2, [r7, #8]
 80032f4:	429a      	cmp	r2, r3
 80032f6:	d302      	bcc.n	80032fe <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80032f8:	68bb      	ldr	r3, [r7, #8]
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d116      	bne.n	800332c <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	2200      	movs	r2, #0
 8003302:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003304:	68fb      	ldr	r3, [r7, #12]
 8003306:	2220      	movs	r2, #32
 8003308:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	2200      	movs	r2, #0
 8003310:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003318:	f043 0220 	orr.w	r2, r3, #32
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	2200      	movs	r2, #0
 8003324:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003328:	2301      	movs	r3, #1
 800332a:	e007      	b.n	800333c <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	695b      	ldr	r3, [r3, #20]
 8003332:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003336:	2b40      	cmp	r3, #64	; 0x40
 8003338:	d1b5      	bne.n	80032a6 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800333a:	2300      	movs	r3, #0
}
 800333c:	4618      	mov	r0, r3
 800333e:	3710      	adds	r7, #16
 8003340:	46bd      	mov	sp, r7
 8003342:	bd80      	pop	{r7, pc}

08003344 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003344:	b480      	push	{r7}
 8003346:	b083      	sub	sp, #12
 8003348:	af00      	add	r7, sp, #0
 800334a:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	695b      	ldr	r3, [r3, #20]
 8003352:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003356:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800335a:	d11b      	bne.n	8003394 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003364:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	2200      	movs	r2, #0
 800336a:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	2220      	movs	r2, #32
 8003370:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	2200      	movs	r2, #0
 8003378:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003380:	f043 0204 	orr.w	r2, r3, #4
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	2200      	movs	r2, #0
 800338c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8003390:	2301      	movs	r3, #1
 8003392:	e000      	b.n	8003396 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003394:	2300      	movs	r3, #0
}
 8003396:	4618      	mov	r0, r3
 8003398:	370c      	adds	r7, #12
 800339a:	46bd      	mov	sp, r7
 800339c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033a0:	4770      	bx	lr
	...

080033a4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80033a4:	b580      	push	{r7, lr}
 80033a6:	b086      	sub	sp, #24
 80033a8:	af00      	add	r7, sp, #0
 80033aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d101      	bne.n	80033b6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80033b2:	2301      	movs	r3, #1
 80033b4:	e267      	b.n	8003886 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	f003 0301 	and.w	r3, r3, #1
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d075      	beq.n	80034ae <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80033c2:	4b88      	ldr	r3, [pc, #544]	; (80035e4 <HAL_RCC_OscConfig+0x240>)
 80033c4:	689b      	ldr	r3, [r3, #8]
 80033c6:	f003 030c 	and.w	r3, r3, #12
 80033ca:	2b04      	cmp	r3, #4
 80033cc:	d00c      	beq.n	80033e8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80033ce:	4b85      	ldr	r3, [pc, #532]	; (80035e4 <HAL_RCC_OscConfig+0x240>)
 80033d0:	689b      	ldr	r3, [r3, #8]
 80033d2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80033d6:	2b08      	cmp	r3, #8
 80033d8:	d112      	bne.n	8003400 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80033da:	4b82      	ldr	r3, [pc, #520]	; (80035e4 <HAL_RCC_OscConfig+0x240>)
 80033dc:	685b      	ldr	r3, [r3, #4]
 80033de:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80033e2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80033e6:	d10b      	bne.n	8003400 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80033e8:	4b7e      	ldr	r3, [pc, #504]	; (80035e4 <HAL_RCC_OscConfig+0x240>)
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80033f0:	2b00      	cmp	r3, #0
 80033f2:	d05b      	beq.n	80034ac <HAL_RCC_OscConfig+0x108>
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	685b      	ldr	r3, [r3, #4]
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	d157      	bne.n	80034ac <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80033fc:	2301      	movs	r3, #1
 80033fe:	e242      	b.n	8003886 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	685b      	ldr	r3, [r3, #4]
 8003404:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003408:	d106      	bne.n	8003418 <HAL_RCC_OscConfig+0x74>
 800340a:	4b76      	ldr	r3, [pc, #472]	; (80035e4 <HAL_RCC_OscConfig+0x240>)
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	4a75      	ldr	r2, [pc, #468]	; (80035e4 <HAL_RCC_OscConfig+0x240>)
 8003410:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003414:	6013      	str	r3, [r2, #0]
 8003416:	e01d      	b.n	8003454 <HAL_RCC_OscConfig+0xb0>
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	685b      	ldr	r3, [r3, #4]
 800341c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003420:	d10c      	bne.n	800343c <HAL_RCC_OscConfig+0x98>
 8003422:	4b70      	ldr	r3, [pc, #448]	; (80035e4 <HAL_RCC_OscConfig+0x240>)
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	4a6f      	ldr	r2, [pc, #444]	; (80035e4 <HAL_RCC_OscConfig+0x240>)
 8003428:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800342c:	6013      	str	r3, [r2, #0]
 800342e:	4b6d      	ldr	r3, [pc, #436]	; (80035e4 <HAL_RCC_OscConfig+0x240>)
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	4a6c      	ldr	r2, [pc, #432]	; (80035e4 <HAL_RCC_OscConfig+0x240>)
 8003434:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003438:	6013      	str	r3, [r2, #0]
 800343a:	e00b      	b.n	8003454 <HAL_RCC_OscConfig+0xb0>
 800343c:	4b69      	ldr	r3, [pc, #420]	; (80035e4 <HAL_RCC_OscConfig+0x240>)
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	4a68      	ldr	r2, [pc, #416]	; (80035e4 <HAL_RCC_OscConfig+0x240>)
 8003442:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003446:	6013      	str	r3, [r2, #0]
 8003448:	4b66      	ldr	r3, [pc, #408]	; (80035e4 <HAL_RCC_OscConfig+0x240>)
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	4a65      	ldr	r2, [pc, #404]	; (80035e4 <HAL_RCC_OscConfig+0x240>)
 800344e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003452:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	685b      	ldr	r3, [r3, #4]
 8003458:	2b00      	cmp	r3, #0
 800345a:	d013      	beq.n	8003484 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800345c:	f7fe fa4c 	bl	80018f8 <HAL_GetTick>
 8003460:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003462:	e008      	b.n	8003476 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003464:	f7fe fa48 	bl	80018f8 <HAL_GetTick>
 8003468:	4602      	mov	r2, r0
 800346a:	693b      	ldr	r3, [r7, #16]
 800346c:	1ad3      	subs	r3, r2, r3
 800346e:	2b64      	cmp	r3, #100	; 0x64
 8003470:	d901      	bls.n	8003476 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003472:	2303      	movs	r3, #3
 8003474:	e207      	b.n	8003886 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003476:	4b5b      	ldr	r3, [pc, #364]	; (80035e4 <HAL_RCC_OscConfig+0x240>)
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800347e:	2b00      	cmp	r3, #0
 8003480:	d0f0      	beq.n	8003464 <HAL_RCC_OscConfig+0xc0>
 8003482:	e014      	b.n	80034ae <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003484:	f7fe fa38 	bl	80018f8 <HAL_GetTick>
 8003488:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800348a:	e008      	b.n	800349e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800348c:	f7fe fa34 	bl	80018f8 <HAL_GetTick>
 8003490:	4602      	mov	r2, r0
 8003492:	693b      	ldr	r3, [r7, #16]
 8003494:	1ad3      	subs	r3, r2, r3
 8003496:	2b64      	cmp	r3, #100	; 0x64
 8003498:	d901      	bls.n	800349e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800349a:	2303      	movs	r3, #3
 800349c:	e1f3      	b.n	8003886 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800349e:	4b51      	ldr	r3, [pc, #324]	; (80035e4 <HAL_RCC_OscConfig+0x240>)
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d1f0      	bne.n	800348c <HAL_RCC_OscConfig+0xe8>
 80034aa:	e000      	b.n	80034ae <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80034ac:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	f003 0302 	and.w	r3, r3, #2
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d063      	beq.n	8003582 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80034ba:	4b4a      	ldr	r3, [pc, #296]	; (80035e4 <HAL_RCC_OscConfig+0x240>)
 80034bc:	689b      	ldr	r3, [r3, #8]
 80034be:	f003 030c 	and.w	r3, r3, #12
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	d00b      	beq.n	80034de <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80034c6:	4b47      	ldr	r3, [pc, #284]	; (80035e4 <HAL_RCC_OscConfig+0x240>)
 80034c8:	689b      	ldr	r3, [r3, #8]
 80034ca:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80034ce:	2b08      	cmp	r3, #8
 80034d0:	d11c      	bne.n	800350c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80034d2:	4b44      	ldr	r3, [pc, #272]	; (80035e4 <HAL_RCC_OscConfig+0x240>)
 80034d4:	685b      	ldr	r3, [r3, #4]
 80034d6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80034da:	2b00      	cmp	r3, #0
 80034dc:	d116      	bne.n	800350c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80034de:	4b41      	ldr	r3, [pc, #260]	; (80035e4 <HAL_RCC_OscConfig+0x240>)
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	f003 0302 	and.w	r3, r3, #2
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	d005      	beq.n	80034f6 <HAL_RCC_OscConfig+0x152>
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	68db      	ldr	r3, [r3, #12]
 80034ee:	2b01      	cmp	r3, #1
 80034f0:	d001      	beq.n	80034f6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80034f2:	2301      	movs	r3, #1
 80034f4:	e1c7      	b.n	8003886 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80034f6:	4b3b      	ldr	r3, [pc, #236]	; (80035e4 <HAL_RCC_OscConfig+0x240>)
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	691b      	ldr	r3, [r3, #16]
 8003502:	00db      	lsls	r3, r3, #3
 8003504:	4937      	ldr	r1, [pc, #220]	; (80035e4 <HAL_RCC_OscConfig+0x240>)
 8003506:	4313      	orrs	r3, r2
 8003508:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800350a:	e03a      	b.n	8003582 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	68db      	ldr	r3, [r3, #12]
 8003510:	2b00      	cmp	r3, #0
 8003512:	d020      	beq.n	8003556 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003514:	4b34      	ldr	r3, [pc, #208]	; (80035e8 <HAL_RCC_OscConfig+0x244>)
 8003516:	2201      	movs	r2, #1
 8003518:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800351a:	f7fe f9ed 	bl	80018f8 <HAL_GetTick>
 800351e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003520:	e008      	b.n	8003534 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003522:	f7fe f9e9 	bl	80018f8 <HAL_GetTick>
 8003526:	4602      	mov	r2, r0
 8003528:	693b      	ldr	r3, [r7, #16]
 800352a:	1ad3      	subs	r3, r2, r3
 800352c:	2b02      	cmp	r3, #2
 800352e:	d901      	bls.n	8003534 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003530:	2303      	movs	r3, #3
 8003532:	e1a8      	b.n	8003886 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003534:	4b2b      	ldr	r3, [pc, #172]	; (80035e4 <HAL_RCC_OscConfig+0x240>)
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	f003 0302 	and.w	r3, r3, #2
 800353c:	2b00      	cmp	r3, #0
 800353e:	d0f0      	beq.n	8003522 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003540:	4b28      	ldr	r3, [pc, #160]	; (80035e4 <HAL_RCC_OscConfig+0x240>)
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	691b      	ldr	r3, [r3, #16]
 800354c:	00db      	lsls	r3, r3, #3
 800354e:	4925      	ldr	r1, [pc, #148]	; (80035e4 <HAL_RCC_OscConfig+0x240>)
 8003550:	4313      	orrs	r3, r2
 8003552:	600b      	str	r3, [r1, #0]
 8003554:	e015      	b.n	8003582 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003556:	4b24      	ldr	r3, [pc, #144]	; (80035e8 <HAL_RCC_OscConfig+0x244>)
 8003558:	2200      	movs	r2, #0
 800355a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800355c:	f7fe f9cc 	bl	80018f8 <HAL_GetTick>
 8003560:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003562:	e008      	b.n	8003576 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003564:	f7fe f9c8 	bl	80018f8 <HAL_GetTick>
 8003568:	4602      	mov	r2, r0
 800356a:	693b      	ldr	r3, [r7, #16]
 800356c:	1ad3      	subs	r3, r2, r3
 800356e:	2b02      	cmp	r3, #2
 8003570:	d901      	bls.n	8003576 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003572:	2303      	movs	r3, #3
 8003574:	e187      	b.n	8003886 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003576:	4b1b      	ldr	r3, [pc, #108]	; (80035e4 <HAL_RCC_OscConfig+0x240>)
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	f003 0302 	and.w	r3, r3, #2
 800357e:	2b00      	cmp	r3, #0
 8003580:	d1f0      	bne.n	8003564 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	f003 0308 	and.w	r3, r3, #8
 800358a:	2b00      	cmp	r3, #0
 800358c:	d036      	beq.n	80035fc <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	695b      	ldr	r3, [r3, #20]
 8003592:	2b00      	cmp	r3, #0
 8003594:	d016      	beq.n	80035c4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003596:	4b15      	ldr	r3, [pc, #84]	; (80035ec <HAL_RCC_OscConfig+0x248>)
 8003598:	2201      	movs	r2, #1
 800359a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800359c:	f7fe f9ac 	bl	80018f8 <HAL_GetTick>
 80035a0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80035a2:	e008      	b.n	80035b6 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80035a4:	f7fe f9a8 	bl	80018f8 <HAL_GetTick>
 80035a8:	4602      	mov	r2, r0
 80035aa:	693b      	ldr	r3, [r7, #16]
 80035ac:	1ad3      	subs	r3, r2, r3
 80035ae:	2b02      	cmp	r3, #2
 80035b0:	d901      	bls.n	80035b6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80035b2:	2303      	movs	r3, #3
 80035b4:	e167      	b.n	8003886 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80035b6:	4b0b      	ldr	r3, [pc, #44]	; (80035e4 <HAL_RCC_OscConfig+0x240>)
 80035b8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80035ba:	f003 0302 	and.w	r3, r3, #2
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d0f0      	beq.n	80035a4 <HAL_RCC_OscConfig+0x200>
 80035c2:	e01b      	b.n	80035fc <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80035c4:	4b09      	ldr	r3, [pc, #36]	; (80035ec <HAL_RCC_OscConfig+0x248>)
 80035c6:	2200      	movs	r2, #0
 80035c8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80035ca:	f7fe f995 	bl	80018f8 <HAL_GetTick>
 80035ce:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80035d0:	e00e      	b.n	80035f0 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80035d2:	f7fe f991 	bl	80018f8 <HAL_GetTick>
 80035d6:	4602      	mov	r2, r0
 80035d8:	693b      	ldr	r3, [r7, #16]
 80035da:	1ad3      	subs	r3, r2, r3
 80035dc:	2b02      	cmp	r3, #2
 80035de:	d907      	bls.n	80035f0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80035e0:	2303      	movs	r3, #3
 80035e2:	e150      	b.n	8003886 <HAL_RCC_OscConfig+0x4e2>
 80035e4:	40023800 	.word	0x40023800
 80035e8:	42470000 	.word	0x42470000
 80035ec:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80035f0:	4b88      	ldr	r3, [pc, #544]	; (8003814 <HAL_RCC_OscConfig+0x470>)
 80035f2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80035f4:	f003 0302 	and.w	r3, r3, #2
 80035f8:	2b00      	cmp	r3, #0
 80035fa:	d1ea      	bne.n	80035d2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	f003 0304 	and.w	r3, r3, #4
 8003604:	2b00      	cmp	r3, #0
 8003606:	f000 8097 	beq.w	8003738 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800360a:	2300      	movs	r3, #0
 800360c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800360e:	4b81      	ldr	r3, [pc, #516]	; (8003814 <HAL_RCC_OscConfig+0x470>)
 8003610:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003612:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003616:	2b00      	cmp	r3, #0
 8003618:	d10f      	bne.n	800363a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800361a:	2300      	movs	r3, #0
 800361c:	60bb      	str	r3, [r7, #8]
 800361e:	4b7d      	ldr	r3, [pc, #500]	; (8003814 <HAL_RCC_OscConfig+0x470>)
 8003620:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003622:	4a7c      	ldr	r2, [pc, #496]	; (8003814 <HAL_RCC_OscConfig+0x470>)
 8003624:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003628:	6413      	str	r3, [r2, #64]	; 0x40
 800362a:	4b7a      	ldr	r3, [pc, #488]	; (8003814 <HAL_RCC_OscConfig+0x470>)
 800362c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800362e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003632:	60bb      	str	r3, [r7, #8]
 8003634:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003636:	2301      	movs	r3, #1
 8003638:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800363a:	4b77      	ldr	r3, [pc, #476]	; (8003818 <HAL_RCC_OscConfig+0x474>)
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003642:	2b00      	cmp	r3, #0
 8003644:	d118      	bne.n	8003678 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003646:	4b74      	ldr	r3, [pc, #464]	; (8003818 <HAL_RCC_OscConfig+0x474>)
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	4a73      	ldr	r2, [pc, #460]	; (8003818 <HAL_RCC_OscConfig+0x474>)
 800364c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003650:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003652:	f7fe f951 	bl	80018f8 <HAL_GetTick>
 8003656:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003658:	e008      	b.n	800366c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800365a:	f7fe f94d 	bl	80018f8 <HAL_GetTick>
 800365e:	4602      	mov	r2, r0
 8003660:	693b      	ldr	r3, [r7, #16]
 8003662:	1ad3      	subs	r3, r2, r3
 8003664:	2b02      	cmp	r3, #2
 8003666:	d901      	bls.n	800366c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003668:	2303      	movs	r3, #3
 800366a:	e10c      	b.n	8003886 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800366c:	4b6a      	ldr	r3, [pc, #424]	; (8003818 <HAL_RCC_OscConfig+0x474>)
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003674:	2b00      	cmp	r3, #0
 8003676:	d0f0      	beq.n	800365a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	689b      	ldr	r3, [r3, #8]
 800367c:	2b01      	cmp	r3, #1
 800367e:	d106      	bne.n	800368e <HAL_RCC_OscConfig+0x2ea>
 8003680:	4b64      	ldr	r3, [pc, #400]	; (8003814 <HAL_RCC_OscConfig+0x470>)
 8003682:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003684:	4a63      	ldr	r2, [pc, #396]	; (8003814 <HAL_RCC_OscConfig+0x470>)
 8003686:	f043 0301 	orr.w	r3, r3, #1
 800368a:	6713      	str	r3, [r2, #112]	; 0x70
 800368c:	e01c      	b.n	80036c8 <HAL_RCC_OscConfig+0x324>
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	689b      	ldr	r3, [r3, #8]
 8003692:	2b05      	cmp	r3, #5
 8003694:	d10c      	bne.n	80036b0 <HAL_RCC_OscConfig+0x30c>
 8003696:	4b5f      	ldr	r3, [pc, #380]	; (8003814 <HAL_RCC_OscConfig+0x470>)
 8003698:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800369a:	4a5e      	ldr	r2, [pc, #376]	; (8003814 <HAL_RCC_OscConfig+0x470>)
 800369c:	f043 0304 	orr.w	r3, r3, #4
 80036a0:	6713      	str	r3, [r2, #112]	; 0x70
 80036a2:	4b5c      	ldr	r3, [pc, #368]	; (8003814 <HAL_RCC_OscConfig+0x470>)
 80036a4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80036a6:	4a5b      	ldr	r2, [pc, #364]	; (8003814 <HAL_RCC_OscConfig+0x470>)
 80036a8:	f043 0301 	orr.w	r3, r3, #1
 80036ac:	6713      	str	r3, [r2, #112]	; 0x70
 80036ae:	e00b      	b.n	80036c8 <HAL_RCC_OscConfig+0x324>
 80036b0:	4b58      	ldr	r3, [pc, #352]	; (8003814 <HAL_RCC_OscConfig+0x470>)
 80036b2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80036b4:	4a57      	ldr	r2, [pc, #348]	; (8003814 <HAL_RCC_OscConfig+0x470>)
 80036b6:	f023 0301 	bic.w	r3, r3, #1
 80036ba:	6713      	str	r3, [r2, #112]	; 0x70
 80036bc:	4b55      	ldr	r3, [pc, #340]	; (8003814 <HAL_RCC_OscConfig+0x470>)
 80036be:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80036c0:	4a54      	ldr	r2, [pc, #336]	; (8003814 <HAL_RCC_OscConfig+0x470>)
 80036c2:	f023 0304 	bic.w	r3, r3, #4
 80036c6:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	689b      	ldr	r3, [r3, #8]
 80036cc:	2b00      	cmp	r3, #0
 80036ce:	d015      	beq.n	80036fc <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80036d0:	f7fe f912 	bl	80018f8 <HAL_GetTick>
 80036d4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80036d6:	e00a      	b.n	80036ee <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80036d8:	f7fe f90e 	bl	80018f8 <HAL_GetTick>
 80036dc:	4602      	mov	r2, r0
 80036de:	693b      	ldr	r3, [r7, #16]
 80036e0:	1ad3      	subs	r3, r2, r3
 80036e2:	f241 3288 	movw	r2, #5000	; 0x1388
 80036e6:	4293      	cmp	r3, r2
 80036e8:	d901      	bls.n	80036ee <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80036ea:	2303      	movs	r3, #3
 80036ec:	e0cb      	b.n	8003886 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80036ee:	4b49      	ldr	r3, [pc, #292]	; (8003814 <HAL_RCC_OscConfig+0x470>)
 80036f0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80036f2:	f003 0302 	and.w	r3, r3, #2
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d0ee      	beq.n	80036d8 <HAL_RCC_OscConfig+0x334>
 80036fa:	e014      	b.n	8003726 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80036fc:	f7fe f8fc 	bl	80018f8 <HAL_GetTick>
 8003700:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003702:	e00a      	b.n	800371a <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003704:	f7fe f8f8 	bl	80018f8 <HAL_GetTick>
 8003708:	4602      	mov	r2, r0
 800370a:	693b      	ldr	r3, [r7, #16]
 800370c:	1ad3      	subs	r3, r2, r3
 800370e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003712:	4293      	cmp	r3, r2
 8003714:	d901      	bls.n	800371a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003716:	2303      	movs	r3, #3
 8003718:	e0b5      	b.n	8003886 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800371a:	4b3e      	ldr	r3, [pc, #248]	; (8003814 <HAL_RCC_OscConfig+0x470>)
 800371c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800371e:	f003 0302 	and.w	r3, r3, #2
 8003722:	2b00      	cmp	r3, #0
 8003724:	d1ee      	bne.n	8003704 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003726:	7dfb      	ldrb	r3, [r7, #23]
 8003728:	2b01      	cmp	r3, #1
 800372a:	d105      	bne.n	8003738 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800372c:	4b39      	ldr	r3, [pc, #228]	; (8003814 <HAL_RCC_OscConfig+0x470>)
 800372e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003730:	4a38      	ldr	r2, [pc, #224]	; (8003814 <HAL_RCC_OscConfig+0x470>)
 8003732:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003736:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	699b      	ldr	r3, [r3, #24]
 800373c:	2b00      	cmp	r3, #0
 800373e:	f000 80a1 	beq.w	8003884 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003742:	4b34      	ldr	r3, [pc, #208]	; (8003814 <HAL_RCC_OscConfig+0x470>)
 8003744:	689b      	ldr	r3, [r3, #8]
 8003746:	f003 030c 	and.w	r3, r3, #12
 800374a:	2b08      	cmp	r3, #8
 800374c:	d05c      	beq.n	8003808 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	699b      	ldr	r3, [r3, #24]
 8003752:	2b02      	cmp	r3, #2
 8003754:	d141      	bne.n	80037da <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003756:	4b31      	ldr	r3, [pc, #196]	; (800381c <HAL_RCC_OscConfig+0x478>)
 8003758:	2200      	movs	r2, #0
 800375a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800375c:	f7fe f8cc 	bl	80018f8 <HAL_GetTick>
 8003760:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003762:	e008      	b.n	8003776 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003764:	f7fe f8c8 	bl	80018f8 <HAL_GetTick>
 8003768:	4602      	mov	r2, r0
 800376a:	693b      	ldr	r3, [r7, #16]
 800376c:	1ad3      	subs	r3, r2, r3
 800376e:	2b02      	cmp	r3, #2
 8003770:	d901      	bls.n	8003776 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003772:	2303      	movs	r3, #3
 8003774:	e087      	b.n	8003886 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003776:	4b27      	ldr	r3, [pc, #156]	; (8003814 <HAL_RCC_OscConfig+0x470>)
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800377e:	2b00      	cmp	r3, #0
 8003780:	d1f0      	bne.n	8003764 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	69da      	ldr	r2, [r3, #28]
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	6a1b      	ldr	r3, [r3, #32]
 800378a:	431a      	orrs	r2, r3
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003790:	019b      	lsls	r3, r3, #6
 8003792:	431a      	orrs	r2, r3
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003798:	085b      	lsrs	r3, r3, #1
 800379a:	3b01      	subs	r3, #1
 800379c:	041b      	lsls	r3, r3, #16
 800379e:	431a      	orrs	r2, r3
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80037a4:	061b      	lsls	r3, r3, #24
 80037a6:	491b      	ldr	r1, [pc, #108]	; (8003814 <HAL_RCC_OscConfig+0x470>)
 80037a8:	4313      	orrs	r3, r2
 80037aa:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80037ac:	4b1b      	ldr	r3, [pc, #108]	; (800381c <HAL_RCC_OscConfig+0x478>)
 80037ae:	2201      	movs	r2, #1
 80037b0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80037b2:	f7fe f8a1 	bl	80018f8 <HAL_GetTick>
 80037b6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80037b8:	e008      	b.n	80037cc <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80037ba:	f7fe f89d 	bl	80018f8 <HAL_GetTick>
 80037be:	4602      	mov	r2, r0
 80037c0:	693b      	ldr	r3, [r7, #16]
 80037c2:	1ad3      	subs	r3, r2, r3
 80037c4:	2b02      	cmp	r3, #2
 80037c6:	d901      	bls.n	80037cc <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80037c8:	2303      	movs	r3, #3
 80037ca:	e05c      	b.n	8003886 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80037cc:	4b11      	ldr	r3, [pc, #68]	; (8003814 <HAL_RCC_OscConfig+0x470>)
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80037d4:	2b00      	cmp	r3, #0
 80037d6:	d0f0      	beq.n	80037ba <HAL_RCC_OscConfig+0x416>
 80037d8:	e054      	b.n	8003884 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80037da:	4b10      	ldr	r3, [pc, #64]	; (800381c <HAL_RCC_OscConfig+0x478>)
 80037dc:	2200      	movs	r2, #0
 80037de:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80037e0:	f7fe f88a 	bl	80018f8 <HAL_GetTick>
 80037e4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80037e6:	e008      	b.n	80037fa <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80037e8:	f7fe f886 	bl	80018f8 <HAL_GetTick>
 80037ec:	4602      	mov	r2, r0
 80037ee:	693b      	ldr	r3, [r7, #16]
 80037f0:	1ad3      	subs	r3, r2, r3
 80037f2:	2b02      	cmp	r3, #2
 80037f4:	d901      	bls.n	80037fa <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80037f6:	2303      	movs	r3, #3
 80037f8:	e045      	b.n	8003886 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80037fa:	4b06      	ldr	r3, [pc, #24]	; (8003814 <HAL_RCC_OscConfig+0x470>)
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003802:	2b00      	cmp	r3, #0
 8003804:	d1f0      	bne.n	80037e8 <HAL_RCC_OscConfig+0x444>
 8003806:	e03d      	b.n	8003884 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	699b      	ldr	r3, [r3, #24]
 800380c:	2b01      	cmp	r3, #1
 800380e:	d107      	bne.n	8003820 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003810:	2301      	movs	r3, #1
 8003812:	e038      	b.n	8003886 <HAL_RCC_OscConfig+0x4e2>
 8003814:	40023800 	.word	0x40023800
 8003818:	40007000 	.word	0x40007000
 800381c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003820:	4b1b      	ldr	r3, [pc, #108]	; (8003890 <HAL_RCC_OscConfig+0x4ec>)
 8003822:	685b      	ldr	r3, [r3, #4]
 8003824:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	699b      	ldr	r3, [r3, #24]
 800382a:	2b01      	cmp	r3, #1
 800382c:	d028      	beq.n	8003880 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003838:	429a      	cmp	r2, r3
 800383a:	d121      	bne.n	8003880 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003846:	429a      	cmp	r2, r3
 8003848:	d11a      	bne.n	8003880 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800384a:	68fa      	ldr	r2, [r7, #12]
 800384c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003850:	4013      	ands	r3, r2
 8003852:	687a      	ldr	r2, [r7, #4]
 8003854:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003856:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003858:	4293      	cmp	r3, r2
 800385a:	d111      	bne.n	8003880 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003866:	085b      	lsrs	r3, r3, #1
 8003868:	3b01      	subs	r3, #1
 800386a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800386c:	429a      	cmp	r2, r3
 800386e:	d107      	bne.n	8003880 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800387a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800387c:	429a      	cmp	r2, r3
 800387e:	d001      	beq.n	8003884 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8003880:	2301      	movs	r3, #1
 8003882:	e000      	b.n	8003886 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003884:	2300      	movs	r3, #0
}
 8003886:	4618      	mov	r0, r3
 8003888:	3718      	adds	r7, #24
 800388a:	46bd      	mov	sp, r7
 800388c:	bd80      	pop	{r7, pc}
 800388e:	bf00      	nop
 8003890:	40023800 	.word	0x40023800

08003894 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003894:	b580      	push	{r7, lr}
 8003896:	b084      	sub	sp, #16
 8003898:	af00      	add	r7, sp, #0
 800389a:	6078      	str	r0, [r7, #4]
 800389c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	2b00      	cmp	r3, #0
 80038a2:	d101      	bne.n	80038a8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80038a4:	2301      	movs	r3, #1
 80038a6:	e0cc      	b.n	8003a42 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80038a8:	4b68      	ldr	r3, [pc, #416]	; (8003a4c <HAL_RCC_ClockConfig+0x1b8>)
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	f003 0307 	and.w	r3, r3, #7
 80038b0:	683a      	ldr	r2, [r7, #0]
 80038b2:	429a      	cmp	r2, r3
 80038b4:	d90c      	bls.n	80038d0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80038b6:	4b65      	ldr	r3, [pc, #404]	; (8003a4c <HAL_RCC_ClockConfig+0x1b8>)
 80038b8:	683a      	ldr	r2, [r7, #0]
 80038ba:	b2d2      	uxtb	r2, r2
 80038bc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80038be:	4b63      	ldr	r3, [pc, #396]	; (8003a4c <HAL_RCC_ClockConfig+0x1b8>)
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	f003 0307 	and.w	r3, r3, #7
 80038c6:	683a      	ldr	r2, [r7, #0]
 80038c8:	429a      	cmp	r2, r3
 80038ca:	d001      	beq.n	80038d0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80038cc:	2301      	movs	r3, #1
 80038ce:	e0b8      	b.n	8003a42 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	f003 0302 	and.w	r3, r3, #2
 80038d8:	2b00      	cmp	r3, #0
 80038da:	d020      	beq.n	800391e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	f003 0304 	and.w	r3, r3, #4
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	d005      	beq.n	80038f4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80038e8:	4b59      	ldr	r3, [pc, #356]	; (8003a50 <HAL_RCC_ClockConfig+0x1bc>)
 80038ea:	689b      	ldr	r3, [r3, #8]
 80038ec:	4a58      	ldr	r2, [pc, #352]	; (8003a50 <HAL_RCC_ClockConfig+0x1bc>)
 80038ee:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80038f2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	f003 0308 	and.w	r3, r3, #8
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	d005      	beq.n	800390c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003900:	4b53      	ldr	r3, [pc, #332]	; (8003a50 <HAL_RCC_ClockConfig+0x1bc>)
 8003902:	689b      	ldr	r3, [r3, #8]
 8003904:	4a52      	ldr	r2, [pc, #328]	; (8003a50 <HAL_RCC_ClockConfig+0x1bc>)
 8003906:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800390a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800390c:	4b50      	ldr	r3, [pc, #320]	; (8003a50 <HAL_RCC_ClockConfig+0x1bc>)
 800390e:	689b      	ldr	r3, [r3, #8]
 8003910:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	689b      	ldr	r3, [r3, #8]
 8003918:	494d      	ldr	r1, [pc, #308]	; (8003a50 <HAL_RCC_ClockConfig+0x1bc>)
 800391a:	4313      	orrs	r3, r2
 800391c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	f003 0301 	and.w	r3, r3, #1
 8003926:	2b00      	cmp	r3, #0
 8003928:	d044      	beq.n	80039b4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	685b      	ldr	r3, [r3, #4]
 800392e:	2b01      	cmp	r3, #1
 8003930:	d107      	bne.n	8003942 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003932:	4b47      	ldr	r3, [pc, #284]	; (8003a50 <HAL_RCC_ClockConfig+0x1bc>)
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800393a:	2b00      	cmp	r3, #0
 800393c:	d119      	bne.n	8003972 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800393e:	2301      	movs	r3, #1
 8003940:	e07f      	b.n	8003a42 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	685b      	ldr	r3, [r3, #4]
 8003946:	2b02      	cmp	r3, #2
 8003948:	d003      	beq.n	8003952 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800394e:	2b03      	cmp	r3, #3
 8003950:	d107      	bne.n	8003962 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003952:	4b3f      	ldr	r3, [pc, #252]	; (8003a50 <HAL_RCC_ClockConfig+0x1bc>)
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800395a:	2b00      	cmp	r3, #0
 800395c:	d109      	bne.n	8003972 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800395e:	2301      	movs	r3, #1
 8003960:	e06f      	b.n	8003a42 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003962:	4b3b      	ldr	r3, [pc, #236]	; (8003a50 <HAL_RCC_ClockConfig+0x1bc>)
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	f003 0302 	and.w	r3, r3, #2
 800396a:	2b00      	cmp	r3, #0
 800396c:	d101      	bne.n	8003972 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800396e:	2301      	movs	r3, #1
 8003970:	e067      	b.n	8003a42 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003972:	4b37      	ldr	r3, [pc, #220]	; (8003a50 <HAL_RCC_ClockConfig+0x1bc>)
 8003974:	689b      	ldr	r3, [r3, #8]
 8003976:	f023 0203 	bic.w	r2, r3, #3
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	685b      	ldr	r3, [r3, #4]
 800397e:	4934      	ldr	r1, [pc, #208]	; (8003a50 <HAL_RCC_ClockConfig+0x1bc>)
 8003980:	4313      	orrs	r3, r2
 8003982:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003984:	f7fd ffb8 	bl	80018f8 <HAL_GetTick>
 8003988:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800398a:	e00a      	b.n	80039a2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800398c:	f7fd ffb4 	bl	80018f8 <HAL_GetTick>
 8003990:	4602      	mov	r2, r0
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	1ad3      	subs	r3, r2, r3
 8003996:	f241 3288 	movw	r2, #5000	; 0x1388
 800399a:	4293      	cmp	r3, r2
 800399c:	d901      	bls.n	80039a2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800399e:	2303      	movs	r3, #3
 80039a0:	e04f      	b.n	8003a42 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80039a2:	4b2b      	ldr	r3, [pc, #172]	; (8003a50 <HAL_RCC_ClockConfig+0x1bc>)
 80039a4:	689b      	ldr	r3, [r3, #8]
 80039a6:	f003 020c 	and.w	r2, r3, #12
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	685b      	ldr	r3, [r3, #4]
 80039ae:	009b      	lsls	r3, r3, #2
 80039b0:	429a      	cmp	r2, r3
 80039b2:	d1eb      	bne.n	800398c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80039b4:	4b25      	ldr	r3, [pc, #148]	; (8003a4c <HAL_RCC_ClockConfig+0x1b8>)
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	f003 0307 	and.w	r3, r3, #7
 80039bc:	683a      	ldr	r2, [r7, #0]
 80039be:	429a      	cmp	r2, r3
 80039c0:	d20c      	bcs.n	80039dc <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80039c2:	4b22      	ldr	r3, [pc, #136]	; (8003a4c <HAL_RCC_ClockConfig+0x1b8>)
 80039c4:	683a      	ldr	r2, [r7, #0]
 80039c6:	b2d2      	uxtb	r2, r2
 80039c8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80039ca:	4b20      	ldr	r3, [pc, #128]	; (8003a4c <HAL_RCC_ClockConfig+0x1b8>)
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	f003 0307 	and.w	r3, r3, #7
 80039d2:	683a      	ldr	r2, [r7, #0]
 80039d4:	429a      	cmp	r2, r3
 80039d6:	d001      	beq.n	80039dc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80039d8:	2301      	movs	r3, #1
 80039da:	e032      	b.n	8003a42 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	f003 0304 	and.w	r3, r3, #4
 80039e4:	2b00      	cmp	r3, #0
 80039e6:	d008      	beq.n	80039fa <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80039e8:	4b19      	ldr	r3, [pc, #100]	; (8003a50 <HAL_RCC_ClockConfig+0x1bc>)
 80039ea:	689b      	ldr	r3, [r3, #8]
 80039ec:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	68db      	ldr	r3, [r3, #12]
 80039f4:	4916      	ldr	r1, [pc, #88]	; (8003a50 <HAL_RCC_ClockConfig+0x1bc>)
 80039f6:	4313      	orrs	r3, r2
 80039f8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	f003 0308 	and.w	r3, r3, #8
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	d009      	beq.n	8003a1a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003a06:	4b12      	ldr	r3, [pc, #72]	; (8003a50 <HAL_RCC_ClockConfig+0x1bc>)
 8003a08:	689b      	ldr	r3, [r3, #8]
 8003a0a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	691b      	ldr	r3, [r3, #16]
 8003a12:	00db      	lsls	r3, r3, #3
 8003a14:	490e      	ldr	r1, [pc, #56]	; (8003a50 <HAL_RCC_ClockConfig+0x1bc>)
 8003a16:	4313      	orrs	r3, r2
 8003a18:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003a1a:	f000 f821 	bl	8003a60 <HAL_RCC_GetSysClockFreq>
 8003a1e:	4602      	mov	r2, r0
 8003a20:	4b0b      	ldr	r3, [pc, #44]	; (8003a50 <HAL_RCC_ClockConfig+0x1bc>)
 8003a22:	689b      	ldr	r3, [r3, #8]
 8003a24:	091b      	lsrs	r3, r3, #4
 8003a26:	f003 030f 	and.w	r3, r3, #15
 8003a2a:	490a      	ldr	r1, [pc, #40]	; (8003a54 <HAL_RCC_ClockConfig+0x1c0>)
 8003a2c:	5ccb      	ldrb	r3, [r1, r3]
 8003a2e:	fa22 f303 	lsr.w	r3, r2, r3
 8003a32:	4a09      	ldr	r2, [pc, #36]	; (8003a58 <HAL_RCC_ClockConfig+0x1c4>)
 8003a34:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003a36:	4b09      	ldr	r3, [pc, #36]	; (8003a5c <HAL_RCC_ClockConfig+0x1c8>)
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	4618      	mov	r0, r3
 8003a3c:	f7fd ff18 	bl	8001870 <HAL_InitTick>

  return HAL_OK;
 8003a40:	2300      	movs	r3, #0
}
 8003a42:	4618      	mov	r0, r3
 8003a44:	3710      	adds	r7, #16
 8003a46:	46bd      	mov	sp, r7
 8003a48:	bd80      	pop	{r7, pc}
 8003a4a:	bf00      	nop
 8003a4c:	40023c00 	.word	0x40023c00
 8003a50:	40023800 	.word	0x40023800
 8003a54:	08009cfc 	.word	0x08009cfc
 8003a58:	20000004 	.word	0x20000004
 8003a5c:	20000008 	.word	0x20000008

08003a60 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003a60:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003a64:	b090      	sub	sp, #64	; 0x40
 8003a66:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003a68:	2300      	movs	r3, #0
 8003a6a:	637b      	str	r3, [r7, #52]	; 0x34
 8003a6c:	2300      	movs	r3, #0
 8003a6e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003a70:	2300      	movs	r3, #0
 8003a72:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8003a74:	2300      	movs	r3, #0
 8003a76:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003a78:	4b59      	ldr	r3, [pc, #356]	; (8003be0 <HAL_RCC_GetSysClockFreq+0x180>)
 8003a7a:	689b      	ldr	r3, [r3, #8]
 8003a7c:	f003 030c 	and.w	r3, r3, #12
 8003a80:	2b08      	cmp	r3, #8
 8003a82:	d00d      	beq.n	8003aa0 <HAL_RCC_GetSysClockFreq+0x40>
 8003a84:	2b08      	cmp	r3, #8
 8003a86:	f200 80a1 	bhi.w	8003bcc <HAL_RCC_GetSysClockFreq+0x16c>
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d002      	beq.n	8003a94 <HAL_RCC_GetSysClockFreq+0x34>
 8003a8e:	2b04      	cmp	r3, #4
 8003a90:	d003      	beq.n	8003a9a <HAL_RCC_GetSysClockFreq+0x3a>
 8003a92:	e09b      	b.n	8003bcc <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003a94:	4b53      	ldr	r3, [pc, #332]	; (8003be4 <HAL_RCC_GetSysClockFreq+0x184>)
 8003a96:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8003a98:	e09b      	b.n	8003bd2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003a9a:	4b53      	ldr	r3, [pc, #332]	; (8003be8 <HAL_RCC_GetSysClockFreq+0x188>)
 8003a9c:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8003a9e:	e098      	b.n	8003bd2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003aa0:	4b4f      	ldr	r3, [pc, #316]	; (8003be0 <HAL_RCC_GetSysClockFreq+0x180>)
 8003aa2:	685b      	ldr	r3, [r3, #4]
 8003aa4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003aa8:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003aaa:	4b4d      	ldr	r3, [pc, #308]	; (8003be0 <HAL_RCC_GetSysClockFreq+0x180>)
 8003aac:	685b      	ldr	r3, [r3, #4]
 8003aae:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d028      	beq.n	8003b08 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003ab6:	4b4a      	ldr	r3, [pc, #296]	; (8003be0 <HAL_RCC_GetSysClockFreq+0x180>)
 8003ab8:	685b      	ldr	r3, [r3, #4]
 8003aba:	099b      	lsrs	r3, r3, #6
 8003abc:	2200      	movs	r2, #0
 8003abe:	623b      	str	r3, [r7, #32]
 8003ac0:	627a      	str	r2, [r7, #36]	; 0x24
 8003ac2:	6a3b      	ldr	r3, [r7, #32]
 8003ac4:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8003ac8:	2100      	movs	r1, #0
 8003aca:	4b47      	ldr	r3, [pc, #284]	; (8003be8 <HAL_RCC_GetSysClockFreq+0x188>)
 8003acc:	fb03 f201 	mul.w	r2, r3, r1
 8003ad0:	2300      	movs	r3, #0
 8003ad2:	fb00 f303 	mul.w	r3, r0, r3
 8003ad6:	4413      	add	r3, r2
 8003ad8:	4a43      	ldr	r2, [pc, #268]	; (8003be8 <HAL_RCC_GetSysClockFreq+0x188>)
 8003ada:	fba0 1202 	umull	r1, r2, r0, r2
 8003ade:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003ae0:	460a      	mov	r2, r1
 8003ae2:	62ba      	str	r2, [r7, #40]	; 0x28
 8003ae4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003ae6:	4413      	add	r3, r2
 8003ae8:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003aea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003aec:	2200      	movs	r2, #0
 8003aee:	61bb      	str	r3, [r7, #24]
 8003af0:	61fa      	str	r2, [r7, #28]
 8003af2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003af6:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8003afa:	f7fd f855 	bl	8000ba8 <__aeabi_uldivmod>
 8003afe:	4602      	mov	r2, r0
 8003b00:	460b      	mov	r3, r1
 8003b02:	4613      	mov	r3, r2
 8003b04:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003b06:	e053      	b.n	8003bb0 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003b08:	4b35      	ldr	r3, [pc, #212]	; (8003be0 <HAL_RCC_GetSysClockFreq+0x180>)
 8003b0a:	685b      	ldr	r3, [r3, #4]
 8003b0c:	099b      	lsrs	r3, r3, #6
 8003b0e:	2200      	movs	r2, #0
 8003b10:	613b      	str	r3, [r7, #16]
 8003b12:	617a      	str	r2, [r7, #20]
 8003b14:	693b      	ldr	r3, [r7, #16]
 8003b16:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8003b1a:	f04f 0b00 	mov.w	fp, #0
 8003b1e:	4652      	mov	r2, sl
 8003b20:	465b      	mov	r3, fp
 8003b22:	f04f 0000 	mov.w	r0, #0
 8003b26:	f04f 0100 	mov.w	r1, #0
 8003b2a:	0159      	lsls	r1, r3, #5
 8003b2c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003b30:	0150      	lsls	r0, r2, #5
 8003b32:	4602      	mov	r2, r0
 8003b34:	460b      	mov	r3, r1
 8003b36:	ebb2 080a 	subs.w	r8, r2, sl
 8003b3a:	eb63 090b 	sbc.w	r9, r3, fp
 8003b3e:	f04f 0200 	mov.w	r2, #0
 8003b42:	f04f 0300 	mov.w	r3, #0
 8003b46:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8003b4a:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8003b4e:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8003b52:	ebb2 0408 	subs.w	r4, r2, r8
 8003b56:	eb63 0509 	sbc.w	r5, r3, r9
 8003b5a:	f04f 0200 	mov.w	r2, #0
 8003b5e:	f04f 0300 	mov.w	r3, #0
 8003b62:	00eb      	lsls	r3, r5, #3
 8003b64:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003b68:	00e2      	lsls	r2, r4, #3
 8003b6a:	4614      	mov	r4, r2
 8003b6c:	461d      	mov	r5, r3
 8003b6e:	eb14 030a 	adds.w	r3, r4, sl
 8003b72:	603b      	str	r3, [r7, #0]
 8003b74:	eb45 030b 	adc.w	r3, r5, fp
 8003b78:	607b      	str	r3, [r7, #4]
 8003b7a:	f04f 0200 	mov.w	r2, #0
 8003b7e:	f04f 0300 	mov.w	r3, #0
 8003b82:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003b86:	4629      	mov	r1, r5
 8003b88:	028b      	lsls	r3, r1, #10
 8003b8a:	4621      	mov	r1, r4
 8003b8c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003b90:	4621      	mov	r1, r4
 8003b92:	028a      	lsls	r2, r1, #10
 8003b94:	4610      	mov	r0, r2
 8003b96:	4619      	mov	r1, r3
 8003b98:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003b9a:	2200      	movs	r2, #0
 8003b9c:	60bb      	str	r3, [r7, #8]
 8003b9e:	60fa      	str	r2, [r7, #12]
 8003ba0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003ba4:	f7fd f800 	bl	8000ba8 <__aeabi_uldivmod>
 8003ba8:	4602      	mov	r2, r0
 8003baa:	460b      	mov	r3, r1
 8003bac:	4613      	mov	r3, r2
 8003bae:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003bb0:	4b0b      	ldr	r3, [pc, #44]	; (8003be0 <HAL_RCC_GetSysClockFreq+0x180>)
 8003bb2:	685b      	ldr	r3, [r3, #4]
 8003bb4:	0c1b      	lsrs	r3, r3, #16
 8003bb6:	f003 0303 	and.w	r3, r3, #3
 8003bba:	3301      	adds	r3, #1
 8003bbc:	005b      	lsls	r3, r3, #1
 8003bbe:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8003bc0:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003bc2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003bc4:	fbb2 f3f3 	udiv	r3, r2, r3
 8003bc8:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8003bca:	e002      	b.n	8003bd2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003bcc:	4b05      	ldr	r3, [pc, #20]	; (8003be4 <HAL_RCC_GetSysClockFreq+0x184>)
 8003bce:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8003bd0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003bd2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8003bd4:	4618      	mov	r0, r3
 8003bd6:	3740      	adds	r7, #64	; 0x40
 8003bd8:	46bd      	mov	sp, r7
 8003bda:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003bde:	bf00      	nop
 8003be0:	40023800 	.word	0x40023800
 8003be4:	00f42400 	.word	0x00f42400
 8003be8:	017d7840 	.word	0x017d7840

08003bec <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003bec:	b480      	push	{r7}
 8003bee:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003bf0:	4b03      	ldr	r3, [pc, #12]	; (8003c00 <HAL_RCC_GetHCLKFreq+0x14>)
 8003bf2:	681b      	ldr	r3, [r3, #0]
}
 8003bf4:	4618      	mov	r0, r3
 8003bf6:	46bd      	mov	sp, r7
 8003bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bfc:	4770      	bx	lr
 8003bfe:	bf00      	nop
 8003c00:	20000004 	.word	0x20000004

08003c04 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003c04:	b580      	push	{r7, lr}
 8003c06:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003c08:	f7ff fff0 	bl	8003bec <HAL_RCC_GetHCLKFreq>
 8003c0c:	4602      	mov	r2, r0
 8003c0e:	4b05      	ldr	r3, [pc, #20]	; (8003c24 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003c10:	689b      	ldr	r3, [r3, #8]
 8003c12:	0a9b      	lsrs	r3, r3, #10
 8003c14:	f003 0307 	and.w	r3, r3, #7
 8003c18:	4903      	ldr	r1, [pc, #12]	; (8003c28 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003c1a:	5ccb      	ldrb	r3, [r1, r3]
 8003c1c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003c20:	4618      	mov	r0, r3
 8003c22:	bd80      	pop	{r7, pc}
 8003c24:	40023800 	.word	0x40023800
 8003c28:	08009d0c 	.word	0x08009d0c

08003c2c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003c2c:	b580      	push	{r7, lr}
 8003c2e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003c30:	f7ff ffdc 	bl	8003bec <HAL_RCC_GetHCLKFreq>
 8003c34:	4602      	mov	r2, r0
 8003c36:	4b05      	ldr	r3, [pc, #20]	; (8003c4c <HAL_RCC_GetPCLK2Freq+0x20>)
 8003c38:	689b      	ldr	r3, [r3, #8]
 8003c3a:	0b5b      	lsrs	r3, r3, #13
 8003c3c:	f003 0307 	and.w	r3, r3, #7
 8003c40:	4903      	ldr	r1, [pc, #12]	; (8003c50 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003c42:	5ccb      	ldrb	r3, [r1, r3]
 8003c44:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003c48:	4618      	mov	r0, r3
 8003c4a:	bd80      	pop	{r7, pc}
 8003c4c:	40023800 	.word	0x40023800
 8003c50:	08009d0c 	.word	0x08009d0c

08003c54 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003c54:	b580      	push	{r7, lr}
 8003c56:	b082      	sub	sp, #8
 8003c58:	af00      	add	r7, sp, #0
 8003c5a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	d101      	bne.n	8003c66 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003c62:	2301      	movs	r3, #1
 8003c64:	e03f      	b.n	8003ce6 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003c6c:	b2db      	uxtb	r3, r3
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	d106      	bne.n	8003c80 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	2200      	movs	r2, #0
 8003c76:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003c7a:	6878      	ldr	r0, [r7, #4]
 8003c7c:	f7fd fc6a 	bl	8001554 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	2224      	movs	r2, #36	; 0x24
 8003c84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	68da      	ldr	r2, [r3, #12]
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003c96:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003c98:	6878      	ldr	r0, [r7, #4]
 8003c9a:	f000 f929 	bl	8003ef0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	691a      	ldr	r2, [r3, #16]
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003cac:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	695a      	ldr	r2, [r3, #20]
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003cbc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	68da      	ldr	r2, [r3, #12]
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003ccc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	2200      	movs	r2, #0
 8003cd2:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	2220      	movs	r2, #32
 8003cd8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	2220      	movs	r2, #32
 8003ce0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003ce4:	2300      	movs	r3, #0
}
 8003ce6:	4618      	mov	r0, r3
 8003ce8:	3708      	adds	r7, #8
 8003cea:	46bd      	mov	sp, r7
 8003cec:	bd80      	pop	{r7, pc}

08003cee <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003cee:	b580      	push	{r7, lr}
 8003cf0:	b08a      	sub	sp, #40	; 0x28
 8003cf2:	af02      	add	r7, sp, #8
 8003cf4:	60f8      	str	r0, [r7, #12]
 8003cf6:	60b9      	str	r1, [r7, #8]
 8003cf8:	603b      	str	r3, [r7, #0]
 8003cfa:	4613      	mov	r3, r2
 8003cfc:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003cfe:	2300      	movs	r3, #0
 8003d00:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003d08:	b2db      	uxtb	r3, r3
 8003d0a:	2b20      	cmp	r3, #32
 8003d0c:	d17c      	bne.n	8003e08 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003d0e:	68bb      	ldr	r3, [r7, #8]
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	d002      	beq.n	8003d1a <HAL_UART_Transmit+0x2c>
 8003d14:	88fb      	ldrh	r3, [r7, #6]
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d101      	bne.n	8003d1e <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003d1a:	2301      	movs	r3, #1
 8003d1c:	e075      	b.n	8003e0a <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003d24:	2b01      	cmp	r3, #1
 8003d26:	d101      	bne.n	8003d2c <HAL_UART_Transmit+0x3e>
 8003d28:	2302      	movs	r3, #2
 8003d2a:	e06e      	b.n	8003e0a <HAL_UART_Transmit+0x11c>
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	2201      	movs	r2, #1
 8003d30:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	2200      	movs	r2, #0
 8003d38:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	2221      	movs	r2, #33	; 0x21
 8003d3e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003d42:	f7fd fdd9 	bl	80018f8 <HAL_GetTick>
 8003d46:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003d48:	68fb      	ldr	r3, [r7, #12]
 8003d4a:	88fa      	ldrh	r2, [r7, #6]
 8003d4c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	88fa      	ldrh	r2, [r7, #6]
 8003d52:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	689b      	ldr	r3, [r3, #8]
 8003d58:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003d5c:	d108      	bne.n	8003d70 <HAL_UART_Transmit+0x82>
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	691b      	ldr	r3, [r3, #16]
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d104      	bne.n	8003d70 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8003d66:	2300      	movs	r3, #0
 8003d68:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8003d6a:	68bb      	ldr	r3, [r7, #8]
 8003d6c:	61bb      	str	r3, [r7, #24]
 8003d6e:	e003      	b.n	8003d78 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8003d70:	68bb      	ldr	r3, [r7, #8]
 8003d72:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003d74:	2300      	movs	r3, #0
 8003d76:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	2200      	movs	r2, #0
 8003d7c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8003d80:	e02a      	b.n	8003dd8 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003d82:	683b      	ldr	r3, [r7, #0]
 8003d84:	9300      	str	r3, [sp, #0]
 8003d86:	697b      	ldr	r3, [r7, #20]
 8003d88:	2200      	movs	r2, #0
 8003d8a:	2180      	movs	r1, #128	; 0x80
 8003d8c:	68f8      	ldr	r0, [r7, #12]
 8003d8e:	f000 f840 	bl	8003e12 <UART_WaitOnFlagUntilTimeout>
 8003d92:	4603      	mov	r3, r0
 8003d94:	2b00      	cmp	r3, #0
 8003d96:	d001      	beq.n	8003d9c <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8003d98:	2303      	movs	r3, #3
 8003d9a:	e036      	b.n	8003e0a <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8003d9c:	69fb      	ldr	r3, [r7, #28]
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d10b      	bne.n	8003dba <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003da2:	69bb      	ldr	r3, [r7, #24]
 8003da4:	881b      	ldrh	r3, [r3, #0]
 8003da6:	461a      	mov	r2, r3
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003db0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003db2:	69bb      	ldr	r3, [r7, #24]
 8003db4:	3302      	adds	r3, #2
 8003db6:	61bb      	str	r3, [r7, #24]
 8003db8:	e007      	b.n	8003dca <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003dba:	69fb      	ldr	r3, [r7, #28]
 8003dbc:	781a      	ldrb	r2, [r3, #0]
 8003dbe:	68fb      	ldr	r3, [r7, #12]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003dc4:	69fb      	ldr	r3, [r7, #28]
 8003dc6:	3301      	adds	r3, #1
 8003dc8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003dce:	b29b      	uxth	r3, r3
 8003dd0:	3b01      	subs	r3, #1
 8003dd2:	b29a      	uxth	r2, r3
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003ddc:	b29b      	uxth	r3, r3
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d1cf      	bne.n	8003d82 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003de2:	683b      	ldr	r3, [r7, #0]
 8003de4:	9300      	str	r3, [sp, #0]
 8003de6:	697b      	ldr	r3, [r7, #20]
 8003de8:	2200      	movs	r2, #0
 8003dea:	2140      	movs	r1, #64	; 0x40
 8003dec:	68f8      	ldr	r0, [r7, #12]
 8003dee:	f000 f810 	bl	8003e12 <UART_WaitOnFlagUntilTimeout>
 8003df2:	4603      	mov	r3, r0
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	d001      	beq.n	8003dfc <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8003df8:	2303      	movs	r3, #3
 8003dfa:	e006      	b.n	8003e0a <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	2220      	movs	r2, #32
 8003e00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8003e04:	2300      	movs	r3, #0
 8003e06:	e000      	b.n	8003e0a <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8003e08:	2302      	movs	r3, #2
  }
}
 8003e0a:	4618      	mov	r0, r3
 8003e0c:	3720      	adds	r7, #32
 8003e0e:	46bd      	mov	sp, r7
 8003e10:	bd80      	pop	{r7, pc}

08003e12 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003e12:	b580      	push	{r7, lr}
 8003e14:	b090      	sub	sp, #64	; 0x40
 8003e16:	af00      	add	r7, sp, #0
 8003e18:	60f8      	str	r0, [r7, #12]
 8003e1a:	60b9      	str	r1, [r7, #8]
 8003e1c:	603b      	str	r3, [r7, #0]
 8003e1e:	4613      	mov	r3, r2
 8003e20:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003e22:	e050      	b.n	8003ec6 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003e24:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003e26:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003e2a:	d04c      	beq.n	8003ec6 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8003e2c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	d007      	beq.n	8003e42 <UART_WaitOnFlagUntilTimeout+0x30>
 8003e32:	f7fd fd61 	bl	80018f8 <HAL_GetTick>
 8003e36:	4602      	mov	r2, r0
 8003e38:	683b      	ldr	r3, [r7, #0]
 8003e3a:	1ad3      	subs	r3, r2, r3
 8003e3c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003e3e:	429a      	cmp	r2, r3
 8003e40:	d241      	bcs.n	8003ec6 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	330c      	adds	r3, #12
 8003e48:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e4a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003e4c:	e853 3f00 	ldrex	r3, [r3]
 8003e50:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003e52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e54:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8003e58:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003e5a:	68fb      	ldr	r3, [r7, #12]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	330c      	adds	r3, #12
 8003e60:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003e62:	637a      	str	r2, [r7, #52]	; 0x34
 8003e64:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e66:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003e68:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003e6a:	e841 2300 	strex	r3, r2, [r1]
 8003e6e:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8003e70:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	d1e5      	bne.n	8003e42 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003e76:	68fb      	ldr	r3, [r7, #12]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	3314      	adds	r3, #20
 8003e7c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e7e:	697b      	ldr	r3, [r7, #20]
 8003e80:	e853 3f00 	ldrex	r3, [r3]
 8003e84:	613b      	str	r3, [r7, #16]
   return(result);
 8003e86:	693b      	ldr	r3, [r7, #16]
 8003e88:	f023 0301 	bic.w	r3, r3, #1
 8003e8c:	63bb      	str	r3, [r7, #56]	; 0x38
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	3314      	adds	r3, #20
 8003e94:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003e96:	623a      	str	r2, [r7, #32]
 8003e98:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e9a:	69f9      	ldr	r1, [r7, #28]
 8003e9c:	6a3a      	ldr	r2, [r7, #32]
 8003e9e:	e841 2300 	strex	r3, r2, [r1]
 8003ea2:	61bb      	str	r3, [r7, #24]
   return(result);
 8003ea4:	69bb      	ldr	r3, [r7, #24]
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	d1e5      	bne.n	8003e76 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8003eaa:	68fb      	ldr	r3, [r7, #12]
 8003eac:	2220      	movs	r2, #32
 8003eae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8003eb2:	68fb      	ldr	r3, [r7, #12]
 8003eb4:	2220      	movs	r2, #32
 8003eb6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	2200      	movs	r2, #0
 8003ebe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8003ec2:	2303      	movs	r3, #3
 8003ec4:	e00f      	b.n	8003ee6 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	681a      	ldr	r2, [r3, #0]
 8003ecc:	68bb      	ldr	r3, [r7, #8]
 8003ece:	4013      	ands	r3, r2
 8003ed0:	68ba      	ldr	r2, [r7, #8]
 8003ed2:	429a      	cmp	r2, r3
 8003ed4:	bf0c      	ite	eq
 8003ed6:	2301      	moveq	r3, #1
 8003ed8:	2300      	movne	r3, #0
 8003eda:	b2db      	uxtb	r3, r3
 8003edc:	461a      	mov	r2, r3
 8003ede:	79fb      	ldrb	r3, [r7, #7]
 8003ee0:	429a      	cmp	r2, r3
 8003ee2:	d09f      	beq.n	8003e24 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003ee4:	2300      	movs	r3, #0
}
 8003ee6:	4618      	mov	r0, r3
 8003ee8:	3740      	adds	r7, #64	; 0x40
 8003eea:	46bd      	mov	sp, r7
 8003eec:	bd80      	pop	{r7, pc}
	...

08003ef0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003ef0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003ef4:	b0c0      	sub	sp, #256	; 0x100
 8003ef6:	af00      	add	r7, sp, #0
 8003ef8:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003efc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	691b      	ldr	r3, [r3, #16]
 8003f04:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8003f08:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003f0c:	68d9      	ldr	r1, [r3, #12]
 8003f0e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003f12:	681a      	ldr	r2, [r3, #0]
 8003f14:	ea40 0301 	orr.w	r3, r0, r1
 8003f18:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003f1a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003f1e:	689a      	ldr	r2, [r3, #8]
 8003f20:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003f24:	691b      	ldr	r3, [r3, #16]
 8003f26:	431a      	orrs	r2, r3
 8003f28:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003f2c:	695b      	ldr	r3, [r3, #20]
 8003f2e:	431a      	orrs	r2, r3
 8003f30:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003f34:	69db      	ldr	r3, [r3, #28]
 8003f36:	4313      	orrs	r3, r2
 8003f38:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8003f3c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	68db      	ldr	r3, [r3, #12]
 8003f44:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8003f48:	f021 010c 	bic.w	r1, r1, #12
 8003f4c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003f50:	681a      	ldr	r2, [r3, #0]
 8003f52:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8003f56:	430b      	orrs	r3, r1
 8003f58:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003f5a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	695b      	ldr	r3, [r3, #20]
 8003f62:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8003f66:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003f6a:	6999      	ldr	r1, [r3, #24]
 8003f6c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003f70:	681a      	ldr	r2, [r3, #0]
 8003f72:	ea40 0301 	orr.w	r3, r0, r1
 8003f76:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003f78:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003f7c:	681a      	ldr	r2, [r3, #0]
 8003f7e:	4b8f      	ldr	r3, [pc, #572]	; (80041bc <UART_SetConfig+0x2cc>)
 8003f80:	429a      	cmp	r2, r3
 8003f82:	d005      	beq.n	8003f90 <UART_SetConfig+0xa0>
 8003f84:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003f88:	681a      	ldr	r2, [r3, #0]
 8003f8a:	4b8d      	ldr	r3, [pc, #564]	; (80041c0 <UART_SetConfig+0x2d0>)
 8003f8c:	429a      	cmp	r2, r3
 8003f8e:	d104      	bne.n	8003f9a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003f90:	f7ff fe4c 	bl	8003c2c <HAL_RCC_GetPCLK2Freq>
 8003f94:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8003f98:	e003      	b.n	8003fa2 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003f9a:	f7ff fe33 	bl	8003c04 <HAL_RCC_GetPCLK1Freq>
 8003f9e:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003fa2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003fa6:	69db      	ldr	r3, [r3, #28]
 8003fa8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003fac:	f040 810c 	bne.w	80041c8 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003fb0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003fb4:	2200      	movs	r2, #0
 8003fb6:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8003fba:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8003fbe:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8003fc2:	4622      	mov	r2, r4
 8003fc4:	462b      	mov	r3, r5
 8003fc6:	1891      	adds	r1, r2, r2
 8003fc8:	65b9      	str	r1, [r7, #88]	; 0x58
 8003fca:	415b      	adcs	r3, r3
 8003fcc:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003fce:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8003fd2:	4621      	mov	r1, r4
 8003fd4:	eb12 0801 	adds.w	r8, r2, r1
 8003fd8:	4629      	mov	r1, r5
 8003fda:	eb43 0901 	adc.w	r9, r3, r1
 8003fde:	f04f 0200 	mov.w	r2, #0
 8003fe2:	f04f 0300 	mov.w	r3, #0
 8003fe6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003fea:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003fee:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003ff2:	4690      	mov	r8, r2
 8003ff4:	4699      	mov	r9, r3
 8003ff6:	4623      	mov	r3, r4
 8003ff8:	eb18 0303 	adds.w	r3, r8, r3
 8003ffc:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8004000:	462b      	mov	r3, r5
 8004002:	eb49 0303 	adc.w	r3, r9, r3
 8004006:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800400a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800400e:	685b      	ldr	r3, [r3, #4]
 8004010:	2200      	movs	r2, #0
 8004012:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8004016:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800401a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800401e:	460b      	mov	r3, r1
 8004020:	18db      	adds	r3, r3, r3
 8004022:	653b      	str	r3, [r7, #80]	; 0x50
 8004024:	4613      	mov	r3, r2
 8004026:	eb42 0303 	adc.w	r3, r2, r3
 800402a:	657b      	str	r3, [r7, #84]	; 0x54
 800402c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8004030:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8004034:	f7fc fdb8 	bl	8000ba8 <__aeabi_uldivmod>
 8004038:	4602      	mov	r2, r0
 800403a:	460b      	mov	r3, r1
 800403c:	4b61      	ldr	r3, [pc, #388]	; (80041c4 <UART_SetConfig+0x2d4>)
 800403e:	fba3 2302 	umull	r2, r3, r3, r2
 8004042:	095b      	lsrs	r3, r3, #5
 8004044:	011c      	lsls	r4, r3, #4
 8004046:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800404a:	2200      	movs	r2, #0
 800404c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8004050:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8004054:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8004058:	4642      	mov	r2, r8
 800405a:	464b      	mov	r3, r9
 800405c:	1891      	adds	r1, r2, r2
 800405e:	64b9      	str	r1, [r7, #72]	; 0x48
 8004060:	415b      	adcs	r3, r3
 8004062:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004064:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8004068:	4641      	mov	r1, r8
 800406a:	eb12 0a01 	adds.w	sl, r2, r1
 800406e:	4649      	mov	r1, r9
 8004070:	eb43 0b01 	adc.w	fp, r3, r1
 8004074:	f04f 0200 	mov.w	r2, #0
 8004078:	f04f 0300 	mov.w	r3, #0
 800407c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004080:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004084:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004088:	4692      	mov	sl, r2
 800408a:	469b      	mov	fp, r3
 800408c:	4643      	mov	r3, r8
 800408e:	eb1a 0303 	adds.w	r3, sl, r3
 8004092:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8004096:	464b      	mov	r3, r9
 8004098:	eb4b 0303 	adc.w	r3, fp, r3
 800409c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80040a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80040a4:	685b      	ldr	r3, [r3, #4]
 80040a6:	2200      	movs	r2, #0
 80040a8:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80040ac:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 80040b0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 80040b4:	460b      	mov	r3, r1
 80040b6:	18db      	adds	r3, r3, r3
 80040b8:	643b      	str	r3, [r7, #64]	; 0x40
 80040ba:	4613      	mov	r3, r2
 80040bc:	eb42 0303 	adc.w	r3, r2, r3
 80040c0:	647b      	str	r3, [r7, #68]	; 0x44
 80040c2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80040c6:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 80040ca:	f7fc fd6d 	bl	8000ba8 <__aeabi_uldivmod>
 80040ce:	4602      	mov	r2, r0
 80040d0:	460b      	mov	r3, r1
 80040d2:	4611      	mov	r1, r2
 80040d4:	4b3b      	ldr	r3, [pc, #236]	; (80041c4 <UART_SetConfig+0x2d4>)
 80040d6:	fba3 2301 	umull	r2, r3, r3, r1
 80040da:	095b      	lsrs	r3, r3, #5
 80040dc:	2264      	movs	r2, #100	; 0x64
 80040de:	fb02 f303 	mul.w	r3, r2, r3
 80040e2:	1acb      	subs	r3, r1, r3
 80040e4:	00db      	lsls	r3, r3, #3
 80040e6:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80040ea:	4b36      	ldr	r3, [pc, #216]	; (80041c4 <UART_SetConfig+0x2d4>)
 80040ec:	fba3 2302 	umull	r2, r3, r3, r2
 80040f0:	095b      	lsrs	r3, r3, #5
 80040f2:	005b      	lsls	r3, r3, #1
 80040f4:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80040f8:	441c      	add	r4, r3
 80040fa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80040fe:	2200      	movs	r2, #0
 8004100:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8004104:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8004108:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 800410c:	4642      	mov	r2, r8
 800410e:	464b      	mov	r3, r9
 8004110:	1891      	adds	r1, r2, r2
 8004112:	63b9      	str	r1, [r7, #56]	; 0x38
 8004114:	415b      	adcs	r3, r3
 8004116:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004118:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800411c:	4641      	mov	r1, r8
 800411e:	1851      	adds	r1, r2, r1
 8004120:	6339      	str	r1, [r7, #48]	; 0x30
 8004122:	4649      	mov	r1, r9
 8004124:	414b      	adcs	r3, r1
 8004126:	637b      	str	r3, [r7, #52]	; 0x34
 8004128:	f04f 0200 	mov.w	r2, #0
 800412c:	f04f 0300 	mov.w	r3, #0
 8004130:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8004134:	4659      	mov	r1, fp
 8004136:	00cb      	lsls	r3, r1, #3
 8004138:	4651      	mov	r1, sl
 800413a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800413e:	4651      	mov	r1, sl
 8004140:	00ca      	lsls	r2, r1, #3
 8004142:	4610      	mov	r0, r2
 8004144:	4619      	mov	r1, r3
 8004146:	4603      	mov	r3, r0
 8004148:	4642      	mov	r2, r8
 800414a:	189b      	adds	r3, r3, r2
 800414c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8004150:	464b      	mov	r3, r9
 8004152:	460a      	mov	r2, r1
 8004154:	eb42 0303 	adc.w	r3, r2, r3
 8004158:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800415c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004160:	685b      	ldr	r3, [r3, #4]
 8004162:	2200      	movs	r2, #0
 8004164:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8004168:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 800416c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8004170:	460b      	mov	r3, r1
 8004172:	18db      	adds	r3, r3, r3
 8004174:	62bb      	str	r3, [r7, #40]	; 0x28
 8004176:	4613      	mov	r3, r2
 8004178:	eb42 0303 	adc.w	r3, r2, r3
 800417c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800417e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004182:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8004186:	f7fc fd0f 	bl	8000ba8 <__aeabi_uldivmod>
 800418a:	4602      	mov	r2, r0
 800418c:	460b      	mov	r3, r1
 800418e:	4b0d      	ldr	r3, [pc, #52]	; (80041c4 <UART_SetConfig+0x2d4>)
 8004190:	fba3 1302 	umull	r1, r3, r3, r2
 8004194:	095b      	lsrs	r3, r3, #5
 8004196:	2164      	movs	r1, #100	; 0x64
 8004198:	fb01 f303 	mul.w	r3, r1, r3
 800419c:	1ad3      	subs	r3, r2, r3
 800419e:	00db      	lsls	r3, r3, #3
 80041a0:	3332      	adds	r3, #50	; 0x32
 80041a2:	4a08      	ldr	r2, [pc, #32]	; (80041c4 <UART_SetConfig+0x2d4>)
 80041a4:	fba2 2303 	umull	r2, r3, r2, r3
 80041a8:	095b      	lsrs	r3, r3, #5
 80041aa:	f003 0207 	and.w	r2, r3, #7
 80041ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	4422      	add	r2, r4
 80041b6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80041b8:	e106      	b.n	80043c8 <UART_SetConfig+0x4d8>
 80041ba:	bf00      	nop
 80041bc:	40011000 	.word	0x40011000
 80041c0:	40011400 	.word	0x40011400
 80041c4:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80041c8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80041cc:	2200      	movs	r2, #0
 80041ce:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80041d2:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80041d6:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 80041da:	4642      	mov	r2, r8
 80041dc:	464b      	mov	r3, r9
 80041de:	1891      	adds	r1, r2, r2
 80041e0:	6239      	str	r1, [r7, #32]
 80041e2:	415b      	adcs	r3, r3
 80041e4:	627b      	str	r3, [r7, #36]	; 0x24
 80041e6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80041ea:	4641      	mov	r1, r8
 80041ec:	1854      	adds	r4, r2, r1
 80041ee:	4649      	mov	r1, r9
 80041f0:	eb43 0501 	adc.w	r5, r3, r1
 80041f4:	f04f 0200 	mov.w	r2, #0
 80041f8:	f04f 0300 	mov.w	r3, #0
 80041fc:	00eb      	lsls	r3, r5, #3
 80041fe:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004202:	00e2      	lsls	r2, r4, #3
 8004204:	4614      	mov	r4, r2
 8004206:	461d      	mov	r5, r3
 8004208:	4643      	mov	r3, r8
 800420a:	18e3      	adds	r3, r4, r3
 800420c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8004210:	464b      	mov	r3, r9
 8004212:	eb45 0303 	adc.w	r3, r5, r3
 8004216:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800421a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800421e:	685b      	ldr	r3, [r3, #4]
 8004220:	2200      	movs	r2, #0
 8004222:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8004226:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800422a:	f04f 0200 	mov.w	r2, #0
 800422e:	f04f 0300 	mov.w	r3, #0
 8004232:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8004236:	4629      	mov	r1, r5
 8004238:	008b      	lsls	r3, r1, #2
 800423a:	4621      	mov	r1, r4
 800423c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004240:	4621      	mov	r1, r4
 8004242:	008a      	lsls	r2, r1, #2
 8004244:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8004248:	f7fc fcae 	bl	8000ba8 <__aeabi_uldivmod>
 800424c:	4602      	mov	r2, r0
 800424e:	460b      	mov	r3, r1
 8004250:	4b60      	ldr	r3, [pc, #384]	; (80043d4 <UART_SetConfig+0x4e4>)
 8004252:	fba3 2302 	umull	r2, r3, r3, r2
 8004256:	095b      	lsrs	r3, r3, #5
 8004258:	011c      	lsls	r4, r3, #4
 800425a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800425e:	2200      	movs	r2, #0
 8004260:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8004264:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8004268:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 800426c:	4642      	mov	r2, r8
 800426e:	464b      	mov	r3, r9
 8004270:	1891      	adds	r1, r2, r2
 8004272:	61b9      	str	r1, [r7, #24]
 8004274:	415b      	adcs	r3, r3
 8004276:	61fb      	str	r3, [r7, #28]
 8004278:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800427c:	4641      	mov	r1, r8
 800427e:	1851      	adds	r1, r2, r1
 8004280:	6139      	str	r1, [r7, #16]
 8004282:	4649      	mov	r1, r9
 8004284:	414b      	adcs	r3, r1
 8004286:	617b      	str	r3, [r7, #20]
 8004288:	f04f 0200 	mov.w	r2, #0
 800428c:	f04f 0300 	mov.w	r3, #0
 8004290:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004294:	4659      	mov	r1, fp
 8004296:	00cb      	lsls	r3, r1, #3
 8004298:	4651      	mov	r1, sl
 800429a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800429e:	4651      	mov	r1, sl
 80042a0:	00ca      	lsls	r2, r1, #3
 80042a2:	4610      	mov	r0, r2
 80042a4:	4619      	mov	r1, r3
 80042a6:	4603      	mov	r3, r0
 80042a8:	4642      	mov	r2, r8
 80042aa:	189b      	adds	r3, r3, r2
 80042ac:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80042b0:	464b      	mov	r3, r9
 80042b2:	460a      	mov	r2, r1
 80042b4:	eb42 0303 	adc.w	r3, r2, r3
 80042b8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80042bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80042c0:	685b      	ldr	r3, [r3, #4]
 80042c2:	2200      	movs	r2, #0
 80042c4:	67bb      	str	r3, [r7, #120]	; 0x78
 80042c6:	67fa      	str	r2, [r7, #124]	; 0x7c
 80042c8:	f04f 0200 	mov.w	r2, #0
 80042cc:	f04f 0300 	mov.w	r3, #0
 80042d0:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 80042d4:	4649      	mov	r1, r9
 80042d6:	008b      	lsls	r3, r1, #2
 80042d8:	4641      	mov	r1, r8
 80042da:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80042de:	4641      	mov	r1, r8
 80042e0:	008a      	lsls	r2, r1, #2
 80042e2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80042e6:	f7fc fc5f 	bl	8000ba8 <__aeabi_uldivmod>
 80042ea:	4602      	mov	r2, r0
 80042ec:	460b      	mov	r3, r1
 80042ee:	4611      	mov	r1, r2
 80042f0:	4b38      	ldr	r3, [pc, #224]	; (80043d4 <UART_SetConfig+0x4e4>)
 80042f2:	fba3 2301 	umull	r2, r3, r3, r1
 80042f6:	095b      	lsrs	r3, r3, #5
 80042f8:	2264      	movs	r2, #100	; 0x64
 80042fa:	fb02 f303 	mul.w	r3, r2, r3
 80042fe:	1acb      	subs	r3, r1, r3
 8004300:	011b      	lsls	r3, r3, #4
 8004302:	3332      	adds	r3, #50	; 0x32
 8004304:	4a33      	ldr	r2, [pc, #204]	; (80043d4 <UART_SetConfig+0x4e4>)
 8004306:	fba2 2303 	umull	r2, r3, r2, r3
 800430a:	095b      	lsrs	r3, r3, #5
 800430c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004310:	441c      	add	r4, r3
 8004312:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004316:	2200      	movs	r2, #0
 8004318:	673b      	str	r3, [r7, #112]	; 0x70
 800431a:	677a      	str	r2, [r7, #116]	; 0x74
 800431c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8004320:	4642      	mov	r2, r8
 8004322:	464b      	mov	r3, r9
 8004324:	1891      	adds	r1, r2, r2
 8004326:	60b9      	str	r1, [r7, #8]
 8004328:	415b      	adcs	r3, r3
 800432a:	60fb      	str	r3, [r7, #12]
 800432c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004330:	4641      	mov	r1, r8
 8004332:	1851      	adds	r1, r2, r1
 8004334:	6039      	str	r1, [r7, #0]
 8004336:	4649      	mov	r1, r9
 8004338:	414b      	adcs	r3, r1
 800433a:	607b      	str	r3, [r7, #4]
 800433c:	f04f 0200 	mov.w	r2, #0
 8004340:	f04f 0300 	mov.w	r3, #0
 8004344:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8004348:	4659      	mov	r1, fp
 800434a:	00cb      	lsls	r3, r1, #3
 800434c:	4651      	mov	r1, sl
 800434e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004352:	4651      	mov	r1, sl
 8004354:	00ca      	lsls	r2, r1, #3
 8004356:	4610      	mov	r0, r2
 8004358:	4619      	mov	r1, r3
 800435a:	4603      	mov	r3, r0
 800435c:	4642      	mov	r2, r8
 800435e:	189b      	adds	r3, r3, r2
 8004360:	66bb      	str	r3, [r7, #104]	; 0x68
 8004362:	464b      	mov	r3, r9
 8004364:	460a      	mov	r2, r1
 8004366:	eb42 0303 	adc.w	r3, r2, r3
 800436a:	66fb      	str	r3, [r7, #108]	; 0x6c
 800436c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004370:	685b      	ldr	r3, [r3, #4]
 8004372:	2200      	movs	r2, #0
 8004374:	663b      	str	r3, [r7, #96]	; 0x60
 8004376:	667a      	str	r2, [r7, #100]	; 0x64
 8004378:	f04f 0200 	mov.w	r2, #0
 800437c:	f04f 0300 	mov.w	r3, #0
 8004380:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8004384:	4649      	mov	r1, r9
 8004386:	008b      	lsls	r3, r1, #2
 8004388:	4641      	mov	r1, r8
 800438a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800438e:	4641      	mov	r1, r8
 8004390:	008a      	lsls	r2, r1, #2
 8004392:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8004396:	f7fc fc07 	bl	8000ba8 <__aeabi_uldivmod>
 800439a:	4602      	mov	r2, r0
 800439c:	460b      	mov	r3, r1
 800439e:	4b0d      	ldr	r3, [pc, #52]	; (80043d4 <UART_SetConfig+0x4e4>)
 80043a0:	fba3 1302 	umull	r1, r3, r3, r2
 80043a4:	095b      	lsrs	r3, r3, #5
 80043a6:	2164      	movs	r1, #100	; 0x64
 80043a8:	fb01 f303 	mul.w	r3, r1, r3
 80043ac:	1ad3      	subs	r3, r2, r3
 80043ae:	011b      	lsls	r3, r3, #4
 80043b0:	3332      	adds	r3, #50	; 0x32
 80043b2:	4a08      	ldr	r2, [pc, #32]	; (80043d4 <UART_SetConfig+0x4e4>)
 80043b4:	fba2 2303 	umull	r2, r3, r2, r3
 80043b8:	095b      	lsrs	r3, r3, #5
 80043ba:	f003 020f 	and.w	r2, r3, #15
 80043be:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	4422      	add	r2, r4
 80043c6:	609a      	str	r2, [r3, #8]
}
 80043c8:	bf00      	nop
 80043ca:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80043ce:	46bd      	mov	sp, r7
 80043d0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80043d4:	51eb851f 	.word	0x51eb851f

080043d8 <__NVIC_SetPriority>:
{
 80043d8:	b480      	push	{r7}
 80043da:	b083      	sub	sp, #12
 80043dc:	af00      	add	r7, sp, #0
 80043de:	4603      	mov	r3, r0
 80043e0:	6039      	str	r1, [r7, #0]
 80043e2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80043e4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80043e8:	2b00      	cmp	r3, #0
 80043ea:	db0a      	blt.n	8004402 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80043ec:	683b      	ldr	r3, [r7, #0]
 80043ee:	b2da      	uxtb	r2, r3
 80043f0:	490c      	ldr	r1, [pc, #48]	; (8004424 <__NVIC_SetPriority+0x4c>)
 80043f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80043f6:	0112      	lsls	r2, r2, #4
 80043f8:	b2d2      	uxtb	r2, r2
 80043fa:	440b      	add	r3, r1
 80043fc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8004400:	e00a      	b.n	8004418 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004402:	683b      	ldr	r3, [r7, #0]
 8004404:	b2da      	uxtb	r2, r3
 8004406:	4908      	ldr	r1, [pc, #32]	; (8004428 <__NVIC_SetPriority+0x50>)
 8004408:	79fb      	ldrb	r3, [r7, #7]
 800440a:	f003 030f 	and.w	r3, r3, #15
 800440e:	3b04      	subs	r3, #4
 8004410:	0112      	lsls	r2, r2, #4
 8004412:	b2d2      	uxtb	r2, r2
 8004414:	440b      	add	r3, r1
 8004416:	761a      	strb	r2, [r3, #24]
}
 8004418:	bf00      	nop
 800441a:	370c      	adds	r7, #12
 800441c:	46bd      	mov	sp, r7
 800441e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004422:	4770      	bx	lr
 8004424:	e000e100 	.word	0xe000e100
 8004428:	e000ed00 	.word	0xe000ed00

0800442c <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800442c:	b580      	push	{r7, lr}
 800442e:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8004430:	2100      	movs	r1, #0
 8004432:	f06f 0004 	mvn.w	r0, #4
 8004436:	f7ff ffcf 	bl	80043d8 <__NVIC_SetPriority>
#endif
}
 800443a:	bf00      	nop
 800443c:	bd80      	pop	{r7, pc}
	...

08004440 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8004440:	b480      	push	{r7}
 8004442:	b083      	sub	sp, #12
 8004444:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004446:	f3ef 8305 	mrs	r3, IPSR
 800444a:	603b      	str	r3, [r7, #0]
  return(result);
 800444c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800444e:	2b00      	cmp	r3, #0
 8004450:	d003      	beq.n	800445a <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8004452:	f06f 0305 	mvn.w	r3, #5
 8004456:	607b      	str	r3, [r7, #4]
 8004458:	e00c      	b.n	8004474 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800445a:	4b0a      	ldr	r3, [pc, #40]	; (8004484 <osKernelInitialize+0x44>)
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	2b00      	cmp	r3, #0
 8004460:	d105      	bne.n	800446e <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8004462:	4b08      	ldr	r3, [pc, #32]	; (8004484 <osKernelInitialize+0x44>)
 8004464:	2201      	movs	r2, #1
 8004466:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8004468:	2300      	movs	r3, #0
 800446a:	607b      	str	r3, [r7, #4]
 800446c:	e002      	b.n	8004474 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800446e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004472:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8004474:	687b      	ldr	r3, [r7, #4]
}
 8004476:	4618      	mov	r0, r3
 8004478:	370c      	adds	r7, #12
 800447a:	46bd      	mov	sp, r7
 800447c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004480:	4770      	bx	lr
 8004482:	bf00      	nop
 8004484:	20000308 	.word	0x20000308

08004488 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8004488:	b580      	push	{r7, lr}
 800448a:	b082      	sub	sp, #8
 800448c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800448e:	f3ef 8305 	mrs	r3, IPSR
 8004492:	603b      	str	r3, [r7, #0]
  return(result);
 8004494:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004496:	2b00      	cmp	r3, #0
 8004498:	d003      	beq.n	80044a2 <osKernelStart+0x1a>
    stat = osErrorISR;
 800449a:	f06f 0305 	mvn.w	r3, #5
 800449e:	607b      	str	r3, [r7, #4]
 80044a0:	e010      	b.n	80044c4 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 80044a2:	4b0b      	ldr	r3, [pc, #44]	; (80044d0 <osKernelStart+0x48>)
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	2b01      	cmp	r3, #1
 80044a8:	d109      	bne.n	80044be <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 80044aa:	f7ff ffbf 	bl	800442c <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 80044ae:	4b08      	ldr	r3, [pc, #32]	; (80044d0 <osKernelStart+0x48>)
 80044b0:	2202      	movs	r2, #2
 80044b2:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 80044b4:	f001 f866 	bl	8005584 <vTaskStartScheduler>
      stat = osOK;
 80044b8:	2300      	movs	r3, #0
 80044ba:	607b      	str	r3, [r7, #4]
 80044bc:	e002      	b.n	80044c4 <osKernelStart+0x3c>
    } else {
      stat = osError;
 80044be:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80044c2:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80044c4:	687b      	ldr	r3, [r7, #4]
}
 80044c6:	4618      	mov	r0, r3
 80044c8:	3708      	adds	r7, #8
 80044ca:	46bd      	mov	sp, r7
 80044cc:	bd80      	pop	{r7, pc}
 80044ce:	bf00      	nop
 80044d0:	20000308 	.word	0x20000308

080044d4 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80044d4:	b580      	push	{r7, lr}
 80044d6:	b08e      	sub	sp, #56	; 0x38
 80044d8:	af04      	add	r7, sp, #16
 80044da:	60f8      	str	r0, [r7, #12]
 80044dc:	60b9      	str	r1, [r7, #8]
 80044de:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80044e0:	2300      	movs	r3, #0
 80044e2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80044e4:	f3ef 8305 	mrs	r3, IPSR
 80044e8:	617b      	str	r3, [r7, #20]
  return(result);
 80044ea:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 80044ec:	2b00      	cmp	r3, #0
 80044ee:	d17e      	bne.n	80045ee <osThreadNew+0x11a>
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d07b      	beq.n	80045ee <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 80044f6:	2380      	movs	r3, #128	; 0x80
 80044f8:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 80044fa:	2318      	movs	r3, #24
 80044fc:	61fb      	str	r3, [r7, #28]

    name = NULL;
 80044fe:	2300      	movs	r3, #0
 8004500:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 8004502:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004506:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	2b00      	cmp	r3, #0
 800450c:	d045      	beq.n	800459a <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	2b00      	cmp	r3, #0
 8004514:	d002      	beq.n	800451c <osThreadNew+0x48>
        name = attr->name;
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	699b      	ldr	r3, [r3, #24]
 8004520:	2b00      	cmp	r3, #0
 8004522:	d002      	beq.n	800452a <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	699b      	ldr	r3, [r3, #24]
 8004528:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800452a:	69fb      	ldr	r3, [r7, #28]
 800452c:	2b00      	cmp	r3, #0
 800452e:	d008      	beq.n	8004542 <osThreadNew+0x6e>
 8004530:	69fb      	ldr	r3, [r7, #28]
 8004532:	2b38      	cmp	r3, #56	; 0x38
 8004534:	d805      	bhi.n	8004542 <osThreadNew+0x6e>
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	685b      	ldr	r3, [r3, #4]
 800453a:	f003 0301 	and.w	r3, r3, #1
 800453e:	2b00      	cmp	r3, #0
 8004540:	d001      	beq.n	8004546 <osThreadNew+0x72>
        return (NULL);
 8004542:	2300      	movs	r3, #0
 8004544:	e054      	b.n	80045f0 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	695b      	ldr	r3, [r3, #20]
 800454a:	2b00      	cmp	r3, #0
 800454c:	d003      	beq.n	8004556 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	695b      	ldr	r3, [r3, #20]
 8004552:	089b      	lsrs	r3, r3, #2
 8004554:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	689b      	ldr	r3, [r3, #8]
 800455a:	2b00      	cmp	r3, #0
 800455c:	d00e      	beq.n	800457c <osThreadNew+0xa8>
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	68db      	ldr	r3, [r3, #12]
 8004562:	2b5b      	cmp	r3, #91	; 0x5b
 8004564:	d90a      	bls.n	800457c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800456a:	2b00      	cmp	r3, #0
 800456c:	d006      	beq.n	800457c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	695b      	ldr	r3, [r3, #20]
 8004572:	2b00      	cmp	r3, #0
 8004574:	d002      	beq.n	800457c <osThreadNew+0xa8>
        mem = 1;
 8004576:	2301      	movs	r3, #1
 8004578:	61bb      	str	r3, [r7, #24]
 800457a:	e010      	b.n	800459e <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	689b      	ldr	r3, [r3, #8]
 8004580:	2b00      	cmp	r3, #0
 8004582:	d10c      	bne.n	800459e <osThreadNew+0xca>
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	68db      	ldr	r3, [r3, #12]
 8004588:	2b00      	cmp	r3, #0
 800458a:	d108      	bne.n	800459e <osThreadNew+0xca>
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	691b      	ldr	r3, [r3, #16]
 8004590:	2b00      	cmp	r3, #0
 8004592:	d104      	bne.n	800459e <osThreadNew+0xca>
          mem = 0;
 8004594:	2300      	movs	r3, #0
 8004596:	61bb      	str	r3, [r7, #24]
 8004598:	e001      	b.n	800459e <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800459a:	2300      	movs	r3, #0
 800459c:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800459e:	69bb      	ldr	r3, [r7, #24]
 80045a0:	2b01      	cmp	r3, #1
 80045a2:	d110      	bne.n	80045c6 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 80045a8:	687a      	ldr	r2, [r7, #4]
 80045aa:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80045ac:	9202      	str	r2, [sp, #8]
 80045ae:	9301      	str	r3, [sp, #4]
 80045b0:	69fb      	ldr	r3, [r7, #28]
 80045b2:	9300      	str	r3, [sp, #0]
 80045b4:	68bb      	ldr	r3, [r7, #8]
 80045b6:	6a3a      	ldr	r2, [r7, #32]
 80045b8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80045ba:	68f8      	ldr	r0, [r7, #12]
 80045bc:	f000 fe0c 	bl	80051d8 <xTaskCreateStatic>
 80045c0:	4603      	mov	r3, r0
 80045c2:	613b      	str	r3, [r7, #16]
 80045c4:	e013      	b.n	80045ee <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 80045c6:	69bb      	ldr	r3, [r7, #24]
 80045c8:	2b00      	cmp	r3, #0
 80045ca:	d110      	bne.n	80045ee <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80045cc:	6a3b      	ldr	r3, [r7, #32]
 80045ce:	b29a      	uxth	r2, r3
 80045d0:	f107 0310 	add.w	r3, r7, #16
 80045d4:	9301      	str	r3, [sp, #4]
 80045d6:	69fb      	ldr	r3, [r7, #28]
 80045d8:	9300      	str	r3, [sp, #0]
 80045da:	68bb      	ldr	r3, [r7, #8]
 80045dc:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80045de:	68f8      	ldr	r0, [r7, #12]
 80045e0:	f000 fe57 	bl	8005292 <xTaskCreate>
 80045e4:	4603      	mov	r3, r0
 80045e6:	2b01      	cmp	r3, #1
 80045e8:	d001      	beq.n	80045ee <osThreadNew+0x11a>
            hTask = NULL;
 80045ea:	2300      	movs	r3, #0
 80045ec:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 80045ee:	693b      	ldr	r3, [r7, #16]
}
 80045f0:	4618      	mov	r0, r3
 80045f2:	3728      	adds	r7, #40	; 0x28
 80045f4:	46bd      	mov	sp, r7
 80045f6:	bd80      	pop	{r7, pc}

080045f8 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 80045f8:	b580      	push	{r7, lr}
 80045fa:	b084      	sub	sp, #16
 80045fc:	af00      	add	r7, sp, #0
 80045fe:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004600:	f3ef 8305 	mrs	r3, IPSR
 8004604:	60bb      	str	r3, [r7, #8]
  return(result);
 8004606:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004608:	2b00      	cmp	r3, #0
 800460a:	d003      	beq.n	8004614 <osDelay+0x1c>
    stat = osErrorISR;
 800460c:	f06f 0305 	mvn.w	r3, #5
 8004610:	60fb      	str	r3, [r7, #12]
 8004612:	e007      	b.n	8004624 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8004614:	2300      	movs	r3, #0
 8004616:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	2b00      	cmp	r3, #0
 800461c:	d002      	beq.n	8004624 <osDelay+0x2c>
      vTaskDelay(ticks);
 800461e:	6878      	ldr	r0, [r7, #4]
 8004620:	f000 ff7c 	bl	800551c <vTaskDelay>
    }
  }

  return (stat);
 8004624:	68fb      	ldr	r3, [r7, #12]
}
 8004626:	4618      	mov	r0, r3
 8004628:	3710      	adds	r7, #16
 800462a:	46bd      	mov	sp, r7
 800462c:	bd80      	pop	{r7, pc}
	...

08004630 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8004630:	b480      	push	{r7}
 8004632:	b085      	sub	sp, #20
 8004634:	af00      	add	r7, sp, #0
 8004636:	60f8      	str	r0, [r7, #12]
 8004638:	60b9      	str	r1, [r7, #8]
 800463a:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	4a07      	ldr	r2, [pc, #28]	; (800465c <vApplicationGetIdleTaskMemory+0x2c>)
 8004640:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8004642:	68bb      	ldr	r3, [r7, #8]
 8004644:	4a06      	ldr	r2, [pc, #24]	; (8004660 <vApplicationGetIdleTaskMemory+0x30>)
 8004646:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	2280      	movs	r2, #128	; 0x80
 800464c:	601a      	str	r2, [r3, #0]
}
 800464e:	bf00      	nop
 8004650:	3714      	adds	r7, #20
 8004652:	46bd      	mov	sp, r7
 8004654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004658:	4770      	bx	lr
 800465a:	bf00      	nop
 800465c:	2000030c 	.word	0x2000030c
 8004660:	20000368 	.word	0x20000368

08004664 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8004664:	b480      	push	{r7}
 8004666:	b085      	sub	sp, #20
 8004668:	af00      	add	r7, sp, #0
 800466a:	60f8      	str	r0, [r7, #12]
 800466c:	60b9      	str	r1, [r7, #8]
 800466e:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	4a07      	ldr	r2, [pc, #28]	; (8004690 <vApplicationGetTimerTaskMemory+0x2c>)
 8004674:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8004676:	68bb      	ldr	r3, [r7, #8]
 8004678:	4a06      	ldr	r2, [pc, #24]	; (8004694 <vApplicationGetTimerTaskMemory+0x30>)
 800467a:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004682:	601a      	str	r2, [r3, #0]
}
 8004684:	bf00      	nop
 8004686:	3714      	adds	r7, #20
 8004688:	46bd      	mov	sp, r7
 800468a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800468e:	4770      	bx	lr
 8004690:	20000568 	.word	0x20000568
 8004694:	200005c4 	.word	0x200005c4

08004698 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8004698:	b480      	push	{r7}
 800469a:	b083      	sub	sp, #12
 800469c:	af00      	add	r7, sp, #0
 800469e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	f103 0208 	add.w	r2, r3, #8
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80046b0:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	f103 0208 	add.w	r2, r3, #8
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	f103 0208 	add.w	r2, r3, #8
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	2200      	movs	r2, #0
 80046ca:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80046cc:	bf00      	nop
 80046ce:	370c      	adds	r7, #12
 80046d0:	46bd      	mov	sp, r7
 80046d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046d6:	4770      	bx	lr

080046d8 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80046d8:	b480      	push	{r7}
 80046da:	b083      	sub	sp, #12
 80046dc:	af00      	add	r7, sp, #0
 80046de:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	2200      	movs	r2, #0
 80046e4:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80046e6:	bf00      	nop
 80046e8:	370c      	adds	r7, #12
 80046ea:	46bd      	mov	sp, r7
 80046ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046f0:	4770      	bx	lr

080046f2 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80046f2:	b480      	push	{r7}
 80046f4:	b085      	sub	sp, #20
 80046f6:	af00      	add	r7, sp, #0
 80046f8:	6078      	str	r0, [r7, #4]
 80046fa:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	685b      	ldr	r3, [r3, #4]
 8004700:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8004702:	683b      	ldr	r3, [r7, #0]
 8004704:	68fa      	ldr	r2, [r7, #12]
 8004706:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	689a      	ldr	r2, [r3, #8]
 800470c:	683b      	ldr	r3, [r7, #0]
 800470e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	689b      	ldr	r3, [r3, #8]
 8004714:	683a      	ldr	r2, [r7, #0]
 8004716:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	683a      	ldr	r2, [r7, #0]
 800471c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800471e:	683b      	ldr	r3, [r7, #0]
 8004720:	687a      	ldr	r2, [r7, #4]
 8004722:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	1c5a      	adds	r2, r3, #1
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	601a      	str	r2, [r3, #0]
}
 800472e:	bf00      	nop
 8004730:	3714      	adds	r7, #20
 8004732:	46bd      	mov	sp, r7
 8004734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004738:	4770      	bx	lr

0800473a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800473a:	b480      	push	{r7}
 800473c:	b085      	sub	sp, #20
 800473e:	af00      	add	r7, sp, #0
 8004740:	6078      	str	r0, [r7, #4]
 8004742:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8004744:	683b      	ldr	r3, [r7, #0]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800474a:	68bb      	ldr	r3, [r7, #8]
 800474c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004750:	d103      	bne.n	800475a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	691b      	ldr	r3, [r3, #16]
 8004756:	60fb      	str	r3, [r7, #12]
 8004758:	e00c      	b.n	8004774 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	3308      	adds	r3, #8
 800475e:	60fb      	str	r3, [r7, #12]
 8004760:	e002      	b.n	8004768 <vListInsert+0x2e>
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	685b      	ldr	r3, [r3, #4]
 8004766:	60fb      	str	r3, [r7, #12]
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	685b      	ldr	r3, [r3, #4]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	68ba      	ldr	r2, [r7, #8]
 8004770:	429a      	cmp	r2, r3
 8004772:	d2f6      	bcs.n	8004762 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	685a      	ldr	r2, [r3, #4]
 8004778:	683b      	ldr	r3, [r7, #0]
 800477a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800477c:	683b      	ldr	r3, [r7, #0]
 800477e:	685b      	ldr	r3, [r3, #4]
 8004780:	683a      	ldr	r2, [r7, #0]
 8004782:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8004784:	683b      	ldr	r3, [r7, #0]
 8004786:	68fa      	ldr	r2, [r7, #12]
 8004788:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	683a      	ldr	r2, [r7, #0]
 800478e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8004790:	683b      	ldr	r3, [r7, #0]
 8004792:	687a      	ldr	r2, [r7, #4]
 8004794:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	1c5a      	adds	r2, r3, #1
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	601a      	str	r2, [r3, #0]
}
 80047a0:	bf00      	nop
 80047a2:	3714      	adds	r7, #20
 80047a4:	46bd      	mov	sp, r7
 80047a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047aa:	4770      	bx	lr

080047ac <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80047ac:	b480      	push	{r7}
 80047ae:	b085      	sub	sp, #20
 80047b0:	af00      	add	r7, sp, #0
 80047b2:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	691b      	ldr	r3, [r3, #16]
 80047b8:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	685b      	ldr	r3, [r3, #4]
 80047be:	687a      	ldr	r2, [r7, #4]
 80047c0:	6892      	ldr	r2, [r2, #8]
 80047c2:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	689b      	ldr	r3, [r3, #8]
 80047c8:	687a      	ldr	r2, [r7, #4]
 80047ca:	6852      	ldr	r2, [r2, #4]
 80047cc:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80047ce:	68fb      	ldr	r3, [r7, #12]
 80047d0:	685b      	ldr	r3, [r3, #4]
 80047d2:	687a      	ldr	r2, [r7, #4]
 80047d4:	429a      	cmp	r2, r3
 80047d6:	d103      	bne.n	80047e0 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	689a      	ldr	r2, [r3, #8]
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	2200      	movs	r2, #0
 80047e4:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80047e6:	68fb      	ldr	r3, [r7, #12]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	1e5a      	subs	r2, r3, #1
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	681b      	ldr	r3, [r3, #0]
}
 80047f4:	4618      	mov	r0, r3
 80047f6:	3714      	adds	r7, #20
 80047f8:	46bd      	mov	sp, r7
 80047fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047fe:	4770      	bx	lr

08004800 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8004800:	b580      	push	{r7, lr}
 8004802:	b084      	sub	sp, #16
 8004804:	af00      	add	r7, sp, #0
 8004806:	6078      	str	r0, [r7, #4]
 8004808:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	2b00      	cmp	r3, #0
 8004812:	d10a      	bne.n	800482a <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8004814:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004818:	f383 8811 	msr	BASEPRI, r3
 800481c:	f3bf 8f6f 	isb	sy
 8004820:	f3bf 8f4f 	dsb	sy
 8004824:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8004826:	bf00      	nop
 8004828:	e7fe      	b.n	8004828 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800482a:	f002 f84b 	bl	80068c4 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	681a      	ldr	r2, [r3, #0]
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004836:	68f9      	ldr	r1, [r7, #12]
 8004838:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800483a:	fb01 f303 	mul.w	r3, r1, r3
 800483e:	441a      	add	r2, r3
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	2200      	movs	r2, #0
 8004848:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	681a      	ldr	r2, [r3, #0]
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	681a      	ldr	r2, [r3, #0]
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800485a:	3b01      	subs	r3, #1
 800485c:	68f9      	ldr	r1, [r7, #12]
 800485e:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8004860:	fb01 f303 	mul.w	r3, r1, r3
 8004864:	441a      	add	r2, r3
 8004866:	68fb      	ldr	r3, [r7, #12]
 8004868:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	22ff      	movs	r2, #255	; 0xff
 800486e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	22ff      	movs	r2, #255	; 0xff
 8004876:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800487a:	683b      	ldr	r3, [r7, #0]
 800487c:	2b00      	cmp	r3, #0
 800487e:	d114      	bne.n	80048aa <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	691b      	ldr	r3, [r3, #16]
 8004884:	2b00      	cmp	r3, #0
 8004886:	d01a      	beq.n	80048be <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	3310      	adds	r3, #16
 800488c:	4618      	mov	r0, r3
 800488e:	f001 f903 	bl	8005a98 <xTaskRemoveFromEventList>
 8004892:	4603      	mov	r3, r0
 8004894:	2b00      	cmp	r3, #0
 8004896:	d012      	beq.n	80048be <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8004898:	4b0c      	ldr	r3, [pc, #48]	; (80048cc <xQueueGenericReset+0xcc>)
 800489a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800489e:	601a      	str	r2, [r3, #0]
 80048a0:	f3bf 8f4f 	dsb	sy
 80048a4:	f3bf 8f6f 	isb	sy
 80048a8:	e009      	b.n	80048be <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	3310      	adds	r3, #16
 80048ae:	4618      	mov	r0, r3
 80048b0:	f7ff fef2 	bl	8004698 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	3324      	adds	r3, #36	; 0x24
 80048b8:	4618      	mov	r0, r3
 80048ba:	f7ff feed 	bl	8004698 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80048be:	f002 f831 	bl	8006924 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80048c2:	2301      	movs	r3, #1
}
 80048c4:	4618      	mov	r0, r3
 80048c6:	3710      	adds	r7, #16
 80048c8:	46bd      	mov	sp, r7
 80048ca:	bd80      	pop	{r7, pc}
 80048cc:	e000ed04 	.word	0xe000ed04

080048d0 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80048d0:	b580      	push	{r7, lr}
 80048d2:	b08e      	sub	sp, #56	; 0x38
 80048d4:	af02      	add	r7, sp, #8
 80048d6:	60f8      	str	r0, [r7, #12]
 80048d8:	60b9      	str	r1, [r7, #8]
 80048da:	607a      	str	r2, [r7, #4]
 80048dc:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	2b00      	cmp	r3, #0
 80048e2:	d10a      	bne.n	80048fa <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 80048e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80048e8:	f383 8811 	msr	BASEPRI, r3
 80048ec:	f3bf 8f6f 	isb	sy
 80048f0:	f3bf 8f4f 	dsb	sy
 80048f4:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80048f6:	bf00      	nop
 80048f8:	e7fe      	b.n	80048f8 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80048fa:	683b      	ldr	r3, [r7, #0]
 80048fc:	2b00      	cmp	r3, #0
 80048fe:	d10a      	bne.n	8004916 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8004900:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004904:	f383 8811 	msr	BASEPRI, r3
 8004908:	f3bf 8f6f 	isb	sy
 800490c:	f3bf 8f4f 	dsb	sy
 8004910:	627b      	str	r3, [r7, #36]	; 0x24
}
 8004912:	bf00      	nop
 8004914:	e7fe      	b.n	8004914 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	2b00      	cmp	r3, #0
 800491a:	d002      	beq.n	8004922 <xQueueGenericCreateStatic+0x52>
 800491c:	68bb      	ldr	r3, [r7, #8]
 800491e:	2b00      	cmp	r3, #0
 8004920:	d001      	beq.n	8004926 <xQueueGenericCreateStatic+0x56>
 8004922:	2301      	movs	r3, #1
 8004924:	e000      	b.n	8004928 <xQueueGenericCreateStatic+0x58>
 8004926:	2300      	movs	r3, #0
 8004928:	2b00      	cmp	r3, #0
 800492a:	d10a      	bne.n	8004942 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 800492c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004930:	f383 8811 	msr	BASEPRI, r3
 8004934:	f3bf 8f6f 	isb	sy
 8004938:	f3bf 8f4f 	dsb	sy
 800493c:	623b      	str	r3, [r7, #32]
}
 800493e:	bf00      	nop
 8004940:	e7fe      	b.n	8004940 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	2b00      	cmp	r3, #0
 8004946:	d102      	bne.n	800494e <xQueueGenericCreateStatic+0x7e>
 8004948:	68bb      	ldr	r3, [r7, #8]
 800494a:	2b00      	cmp	r3, #0
 800494c:	d101      	bne.n	8004952 <xQueueGenericCreateStatic+0x82>
 800494e:	2301      	movs	r3, #1
 8004950:	e000      	b.n	8004954 <xQueueGenericCreateStatic+0x84>
 8004952:	2300      	movs	r3, #0
 8004954:	2b00      	cmp	r3, #0
 8004956:	d10a      	bne.n	800496e <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8004958:	f04f 0350 	mov.w	r3, #80	; 0x50
 800495c:	f383 8811 	msr	BASEPRI, r3
 8004960:	f3bf 8f6f 	isb	sy
 8004964:	f3bf 8f4f 	dsb	sy
 8004968:	61fb      	str	r3, [r7, #28]
}
 800496a:	bf00      	nop
 800496c:	e7fe      	b.n	800496c <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800496e:	2350      	movs	r3, #80	; 0x50
 8004970:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8004972:	697b      	ldr	r3, [r7, #20]
 8004974:	2b50      	cmp	r3, #80	; 0x50
 8004976:	d00a      	beq.n	800498e <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8004978:	f04f 0350 	mov.w	r3, #80	; 0x50
 800497c:	f383 8811 	msr	BASEPRI, r3
 8004980:	f3bf 8f6f 	isb	sy
 8004984:	f3bf 8f4f 	dsb	sy
 8004988:	61bb      	str	r3, [r7, #24]
}
 800498a:	bf00      	nop
 800498c:	e7fe      	b.n	800498c <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800498e:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004990:	683b      	ldr	r3, [r7, #0]
 8004992:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8004994:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004996:	2b00      	cmp	r3, #0
 8004998:	d00d      	beq.n	80049b6 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800499a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800499c:	2201      	movs	r2, #1
 800499e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80049a2:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 80049a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80049a8:	9300      	str	r3, [sp, #0]
 80049aa:	4613      	mov	r3, r2
 80049ac:	687a      	ldr	r2, [r7, #4]
 80049ae:	68b9      	ldr	r1, [r7, #8]
 80049b0:	68f8      	ldr	r0, [r7, #12]
 80049b2:	f000 f805 	bl	80049c0 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80049b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 80049b8:	4618      	mov	r0, r3
 80049ba:	3730      	adds	r7, #48	; 0x30
 80049bc:	46bd      	mov	sp, r7
 80049be:	bd80      	pop	{r7, pc}

080049c0 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80049c0:	b580      	push	{r7, lr}
 80049c2:	b084      	sub	sp, #16
 80049c4:	af00      	add	r7, sp, #0
 80049c6:	60f8      	str	r0, [r7, #12]
 80049c8:	60b9      	str	r1, [r7, #8]
 80049ca:	607a      	str	r2, [r7, #4]
 80049cc:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80049ce:	68bb      	ldr	r3, [r7, #8]
 80049d0:	2b00      	cmp	r3, #0
 80049d2:	d103      	bne.n	80049dc <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80049d4:	69bb      	ldr	r3, [r7, #24]
 80049d6:	69ba      	ldr	r2, [r7, #24]
 80049d8:	601a      	str	r2, [r3, #0]
 80049da:	e002      	b.n	80049e2 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80049dc:	69bb      	ldr	r3, [r7, #24]
 80049de:	687a      	ldr	r2, [r7, #4]
 80049e0:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80049e2:	69bb      	ldr	r3, [r7, #24]
 80049e4:	68fa      	ldr	r2, [r7, #12]
 80049e6:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80049e8:	69bb      	ldr	r3, [r7, #24]
 80049ea:	68ba      	ldr	r2, [r7, #8]
 80049ec:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80049ee:	2101      	movs	r1, #1
 80049f0:	69b8      	ldr	r0, [r7, #24]
 80049f2:	f7ff ff05 	bl	8004800 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80049f6:	69bb      	ldr	r3, [r7, #24]
 80049f8:	78fa      	ldrb	r2, [r7, #3]
 80049fa:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80049fe:	bf00      	nop
 8004a00:	3710      	adds	r7, #16
 8004a02:	46bd      	mov	sp, r7
 8004a04:	bd80      	pop	{r7, pc}
	...

08004a08 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8004a08:	b580      	push	{r7, lr}
 8004a0a:	b08e      	sub	sp, #56	; 0x38
 8004a0c:	af00      	add	r7, sp, #0
 8004a0e:	60f8      	str	r0, [r7, #12]
 8004a10:	60b9      	str	r1, [r7, #8]
 8004a12:	607a      	str	r2, [r7, #4]
 8004a14:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8004a16:	2300      	movs	r3, #0
 8004a18:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8004a1e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004a20:	2b00      	cmp	r3, #0
 8004a22:	d10a      	bne.n	8004a3a <xQueueGenericSend+0x32>
	__asm volatile
 8004a24:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a28:	f383 8811 	msr	BASEPRI, r3
 8004a2c:	f3bf 8f6f 	isb	sy
 8004a30:	f3bf 8f4f 	dsb	sy
 8004a34:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8004a36:	bf00      	nop
 8004a38:	e7fe      	b.n	8004a38 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004a3a:	68bb      	ldr	r3, [r7, #8]
 8004a3c:	2b00      	cmp	r3, #0
 8004a3e:	d103      	bne.n	8004a48 <xQueueGenericSend+0x40>
 8004a40:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004a42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a44:	2b00      	cmp	r3, #0
 8004a46:	d101      	bne.n	8004a4c <xQueueGenericSend+0x44>
 8004a48:	2301      	movs	r3, #1
 8004a4a:	e000      	b.n	8004a4e <xQueueGenericSend+0x46>
 8004a4c:	2300      	movs	r3, #0
 8004a4e:	2b00      	cmp	r3, #0
 8004a50:	d10a      	bne.n	8004a68 <xQueueGenericSend+0x60>
	__asm volatile
 8004a52:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a56:	f383 8811 	msr	BASEPRI, r3
 8004a5a:	f3bf 8f6f 	isb	sy
 8004a5e:	f3bf 8f4f 	dsb	sy
 8004a62:	627b      	str	r3, [r7, #36]	; 0x24
}
 8004a64:	bf00      	nop
 8004a66:	e7fe      	b.n	8004a66 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004a68:	683b      	ldr	r3, [r7, #0]
 8004a6a:	2b02      	cmp	r3, #2
 8004a6c:	d103      	bne.n	8004a76 <xQueueGenericSend+0x6e>
 8004a6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004a70:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004a72:	2b01      	cmp	r3, #1
 8004a74:	d101      	bne.n	8004a7a <xQueueGenericSend+0x72>
 8004a76:	2301      	movs	r3, #1
 8004a78:	e000      	b.n	8004a7c <xQueueGenericSend+0x74>
 8004a7a:	2300      	movs	r3, #0
 8004a7c:	2b00      	cmp	r3, #0
 8004a7e:	d10a      	bne.n	8004a96 <xQueueGenericSend+0x8e>
	__asm volatile
 8004a80:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a84:	f383 8811 	msr	BASEPRI, r3
 8004a88:	f3bf 8f6f 	isb	sy
 8004a8c:	f3bf 8f4f 	dsb	sy
 8004a90:	623b      	str	r3, [r7, #32]
}
 8004a92:	bf00      	nop
 8004a94:	e7fe      	b.n	8004a94 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004a96:	f001 f9bd 	bl	8005e14 <xTaskGetSchedulerState>
 8004a9a:	4603      	mov	r3, r0
 8004a9c:	2b00      	cmp	r3, #0
 8004a9e:	d102      	bne.n	8004aa6 <xQueueGenericSend+0x9e>
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	d101      	bne.n	8004aaa <xQueueGenericSend+0xa2>
 8004aa6:	2301      	movs	r3, #1
 8004aa8:	e000      	b.n	8004aac <xQueueGenericSend+0xa4>
 8004aaa:	2300      	movs	r3, #0
 8004aac:	2b00      	cmp	r3, #0
 8004aae:	d10a      	bne.n	8004ac6 <xQueueGenericSend+0xbe>
	__asm volatile
 8004ab0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ab4:	f383 8811 	msr	BASEPRI, r3
 8004ab8:	f3bf 8f6f 	isb	sy
 8004abc:	f3bf 8f4f 	dsb	sy
 8004ac0:	61fb      	str	r3, [r7, #28]
}
 8004ac2:	bf00      	nop
 8004ac4:	e7fe      	b.n	8004ac4 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004ac6:	f001 fefd 	bl	80068c4 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004aca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004acc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004ace:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004ad0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004ad2:	429a      	cmp	r2, r3
 8004ad4:	d302      	bcc.n	8004adc <xQueueGenericSend+0xd4>
 8004ad6:	683b      	ldr	r3, [r7, #0]
 8004ad8:	2b02      	cmp	r3, #2
 8004ada:	d129      	bne.n	8004b30 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004adc:	683a      	ldr	r2, [r7, #0]
 8004ade:	68b9      	ldr	r1, [r7, #8]
 8004ae0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004ae2:	f000 fa0b 	bl	8004efc <prvCopyDataToQueue>
 8004ae6:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004ae8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004aea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004aec:	2b00      	cmp	r3, #0
 8004aee:	d010      	beq.n	8004b12 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004af0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004af2:	3324      	adds	r3, #36	; 0x24
 8004af4:	4618      	mov	r0, r3
 8004af6:	f000 ffcf 	bl	8005a98 <xTaskRemoveFromEventList>
 8004afa:	4603      	mov	r3, r0
 8004afc:	2b00      	cmp	r3, #0
 8004afe:	d013      	beq.n	8004b28 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8004b00:	4b3f      	ldr	r3, [pc, #252]	; (8004c00 <xQueueGenericSend+0x1f8>)
 8004b02:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004b06:	601a      	str	r2, [r3, #0]
 8004b08:	f3bf 8f4f 	dsb	sy
 8004b0c:	f3bf 8f6f 	isb	sy
 8004b10:	e00a      	b.n	8004b28 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8004b12:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004b14:	2b00      	cmp	r3, #0
 8004b16:	d007      	beq.n	8004b28 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8004b18:	4b39      	ldr	r3, [pc, #228]	; (8004c00 <xQueueGenericSend+0x1f8>)
 8004b1a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004b1e:	601a      	str	r2, [r3, #0]
 8004b20:	f3bf 8f4f 	dsb	sy
 8004b24:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8004b28:	f001 fefc 	bl	8006924 <vPortExitCritical>
				return pdPASS;
 8004b2c:	2301      	movs	r3, #1
 8004b2e:	e063      	b.n	8004bf8 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d103      	bne.n	8004b3e <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004b36:	f001 fef5 	bl	8006924 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8004b3a:	2300      	movs	r3, #0
 8004b3c:	e05c      	b.n	8004bf8 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004b3e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004b40:	2b00      	cmp	r3, #0
 8004b42:	d106      	bne.n	8004b52 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004b44:	f107 0314 	add.w	r3, r7, #20
 8004b48:	4618      	mov	r0, r3
 8004b4a:	f001 f809 	bl	8005b60 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004b4e:	2301      	movs	r3, #1
 8004b50:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004b52:	f001 fee7 	bl	8006924 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004b56:	f000 fd7b 	bl	8005650 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004b5a:	f001 feb3 	bl	80068c4 <vPortEnterCritical>
 8004b5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b60:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004b64:	b25b      	sxtb	r3, r3
 8004b66:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004b6a:	d103      	bne.n	8004b74 <xQueueGenericSend+0x16c>
 8004b6c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b6e:	2200      	movs	r2, #0
 8004b70:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004b74:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b76:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004b7a:	b25b      	sxtb	r3, r3
 8004b7c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004b80:	d103      	bne.n	8004b8a <xQueueGenericSend+0x182>
 8004b82:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b84:	2200      	movs	r2, #0
 8004b86:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004b8a:	f001 fecb 	bl	8006924 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004b8e:	1d3a      	adds	r2, r7, #4
 8004b90:	f107 0314 	add.w	r3, r7, #20
 8004b94:	4611      	mov	r1, r2
 8004b96:	4618      	mov	r0, r3
 8004b98:	f000 fff8 	bl	8005b8c <xTaskCheckForTimeOut>
 8004b9c:	4603      	mov	r3, r0
 8004b9e:	2b00      	cmp	r3, #0
 8004ba0:	d124      	bne.n	8004bec <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8004ba2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004ba4:	f000 faa2 	bl	80050ec <prvIsQueueFull>
 8004ba8:	4603      	mov	r3, r0
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	d018      	beq.n	8004be0 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8004bae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004bb0:	3310      	adds	r3, #16
 8004bb2:	687a      	ldr	r2, [r7, #4]
 8004bb4:	4611      	mov	r1, r2
 8004bb6:	4618      	mov	r0, r3
 8004bb8:	f000 ff1e 	bl	80059f8 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8004bbc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004bbe:	f000 fa2d 	bl	800501c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8004bc2:	f000 fd53 	bl	800566c <xTaskResumeAll>
 8004bc6:	4603      	mov	r3, r0
 8004bc8:	2b00      	cmp	r3, #0
 8004bca:	f47f af7c 	bne.w	8004ac6 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8004bce:	4b0c      	ldr	r3, [pc, #48]	; (8004c00 <xQueueGenericSend+0x1f8>)
 8004bd0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004bd4:	601a      	str	r2, [r3, #0]
 8004bd6:	f3bf 8f4f 	dsb	sy
 8004bda:	f3bf 8f6f 	isb	sy
 8004bde:	e772      	b.n	8004ac6 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8004be0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004be2:	f000 fa1b 	bl	800501c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004be6:	f000 fd41 	bl	800566c <xTaskResumeAll>
 8004bea:	e76c      	b.n	8004ac6 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8004bec:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004bee:	f000 fa15 	bl	800501c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004bf2:	f000 fd3b 	bl	800566c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8004bf6:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8004bf8:	4618      	mov	r0, r3
 8004bfa:	3738      	adds	r7, #56	; 0x38
 8004bfc:	46bd      	mov	sp, r7
 8004bfe:	bd80      	pop	{r7, pc}
 8004c00:	e000ed04 	.word	0xe000ed04

08004c04 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8004c04:	b580      	push	{r7, lr}
 8004c06:	b090      	sub	sp, #64	; 0x40
 8004c08:	af00      	add	r7, sp, #0
 8004c0a:	60f8      	str	r0, [r7, #12]
 8004c0c:	60b9      	str	r1, [r7, #8]
 8004c0e:	607a      	str	r2, [r7, #4]
 8004c10:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8004c12:	68fb      	ldr	r3, [r7, #12]
 8004c14:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 8004c16:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004c18:	2b00      	cmp	r3, #0
 8004c1a:	d10a      	bne.n	8004c32 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8004c1c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c20:	f383 8811 	msr	BASEPRI, r3
 8004c24:	f3bf 8f6f 	isb	sy
 8004c28:	f3bf 8f4f 	dsb	sy
 8004c2c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8004c2e:	bf00      	nop
 8004c30:	e7fe      	b.n	8004c30 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004c32:	68bb      	ldr	r3, [r7, #8]
 8004c34:	2b00      	cmp	r3, #0
 8004c36:	d103      	bne.n	8004c40 <xQueueGenericSendFromISR+0x3c>
 8004c38:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004c3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c3c:	2b00      	cmp	r3, #0
 8004c3e:	d101      	bne.n	8004c44 <xQueueGenericSendFromISR+0x40>
 8004c40:	2301      	movs	r3, #1
 8004c42:	e000      	b.n	8004c46 <xQueueGenericSendFromISR+0x42>
 8004c44:	2300      	movs	r3, #0
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	d10a      	bne.n	8004c60 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8004c4a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c4e:	f383 8811 	msr	BASEPRI, r3
 8004c52:	f3bf 8f6f 	isb	sy
 8004c56:	f3bf 8f4f 	dsb	sy
 8004c5a:	627b      	str	r3, [r7, #36]	; 0x24
}
 8004c5c:	bf00      	nop
 8004c5e:	e7fe      	b.n	8004c5e <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004c60:	683b      	ldr	r3, [r7, #0]
 8004c62:	2b02      	cmp	r3, #2
 8004c64:	d103      	bne.n	8004c6e <xQueueGenericSendFromISR+0x6a>
 8004c66:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004c68:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004c6a:	2b01      	cmp	r3, #1
 8004c6c:	d101      	bne.n	8004c72 <xQueueGenericSendFromISR+0x6e>
 8004c6e:	2301      	movs	r3, #1
 8004c70:	e000      	b.n	8004c74 <xQueueGenericSendFromISR+0x70>
 8004c72:	2300      	movs	r3, #0
 8004c74:	2b00      	cmp	r3, #0
 8004c76:	d10a      	bne.n	8004c8e <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8004c78:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c7c:	f383 8811 	msr	BASEPRI, r3
 8004c80:	f3bf 8f6f 	isb	sy
 8004c84:	f3bf 8f4f 	dsb	sy
 8004c88:	623b      	str	r3, [r7, #32]
}
 8004c8a:	bf00      	nop
 8004c8c:	e7fe      	b.n	8004c8c <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8004c8e:	f001 fefb 	bl	8006a88 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8004c92:	f3ef 8211 	mrs	r2, BASEPRI
 8004c96:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c9a:	f383 8811 	msr	BASEPRI, r3
 8004c9e:	f3bf 8f6f 	isb	sy
 8004ca2:	f3bf 8f4f 	dsb	sy
 8004ca6:	61fa      	str	r2, [r7, #28]
 8004ca8:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8004caa:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8004cac:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004cae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004cb0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004cb2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004cb4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004cb6:	429a      	cmp	r2, r3
 8004cb8:	d302      	bcc.n	8004cc0 <xQueueGenericSendFromISR+0xbc>
 8004cba:	683b      	ldr	r3, [r7, #0]
 8004cbc:	2b02      	cmp	r3, #2
 8004cbe:	d12f      	bne.n	8004d20 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8004cc0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004cc2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004cc6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004cca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004ccc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004cce:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004cd0:	683a      	ldr	r2, [r7, #0]
 8004cd2:	68b9      	ldr	r1, [r7, #8]
 8004cd4:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8004cd6:	f000 f911 	bl	8004efc <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8004cda:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8004cde:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004ce2:	d112      	bne.n	8004d0a <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004ce4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004ce6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ce8:	2b00      	cmp	r3, #0
 8004cea:	d016      	beq.n	8004d1a <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004cec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004cee:	3324      	adds	r3, #36	; 0x24
 8004cf0:	4618      	mov	r0, r3
 8004cf2:	f000 fed1 	bl	8005a98 <xTaskRemoveFromEventList>
 8004cf6:	4603      	mov	r3, r0
 8004cf8:	2b00      	cmp	r3, #0
 8004cfa:	d00e      	beq.n	8004d1a <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	2b00      	cmp	r3, #0
 8004d00:	d00b      	beq.n	8004d1a <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	2201      	movs	r2, #1
 8004d06:	601a      	str	r2, [r3, #0]
 8004d08:	e007      	b.n	8004d1a <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8004d0a:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8004d0e:	3301      	adds	r3, #1
 8004d10:	b2db      	uxtb	r3, r3
 8004d12:	b25a      	sxtb	r2, r3
 8004d14:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004d16:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8004d1a:	2301      	movs	r3, #1
 8004d1c:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 8004d1e:	e001      	b.n	8004d24 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8004d20:	2300      	movs	r3, #0
 8004d22:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004d24:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004d26:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8004d28:	697b      	ldr	r3, [r7, #20]
 8004d2a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8004d2e:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8004d30:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8004d32:	4618      	mov	r0, r3
 8004d34:	3740      	adds	r7, #64	; 0x40
 8004d36:	46bd      	mov	sp, r7
 8004d38:	bd80      	pop	{r7, pc}
	...

08004d3c <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8004d3c:	b580      	push	{r7, lr}
 8004d3e:	b08c      	sub	sp, #48	; 0x30
 8004d40:	af00      	add	r7, sp, #0
 8004d42:	60f8      	str	r0, [r7, #12]
 8004d44:	60b9      	str	r1, [r7, #8]
 8004d46:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8004d48:	2300      	movs	r3, #0
 8004d4a:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8004d50:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d52:	2b00      	cmp	r3, #0
 8004d54:	d10a      	bne.n	8004d6c <xQueueReceive+0x30>
	__asm volatile
 8004d56:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d5a:	f383 8811 	msr	BASEPRI, r3
 8004d5e:	f3bf 8f6f 	isb	sy
 8004d62:	f3bf 8f4f 	dsb	sy
 8004d66:	623b      	str	r3, [r7, #32]
}
 8004d68:	bf00      	nop
 8004d6a:	e7fe      	b.n	8004d6a <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004d6c:	68bb      	ldr	r3, [r7, #8]
 8004d6e:	2b00      	cmp	r3, #0
 8004d70:	d103      	bne.n	8004d7a <xQueueReceive+0x3e>
 8004d72:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d76:	2b00      	cmp	r3, #0
 8004d78:	d101      	bne.n	8004d7e <xQueueReceive+0x42>
 8004d7a:	2301      	movs	r3, #1
 8004d7c:	e000      	b.n	8004d80 <xQueueReceive+0x44>
 8004d7e:	2300      	movs	r3, #0
 8004d80:	2b00      	cmp	r3, #0
 8004d82:	d10a      	bne.n	8004d9a <xQueueReceive+0x5e>
	__asm volatile
 8004d84:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d88:	f383 8811 	msr	BASEPRI, r3
 8004d8c:	f3bf 8f6f 	isb	sy
 8004d90:	f3bf 8f4f 	dsb	sy
 8004d94:	61fb      	str	r3, [r7, #28]
}
 8004d96:	bf00      	nop
 8004d98:	e7fe      	b.n	8004d98 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004d9a:	f001 f83b 	bl	8005e14 <xTaskGetSchedulerState>
 8004d9e:	4603      	mov	r3, r0
 8004da0:	2b00      	cmp	r3, #0
 8004da2:	d102      	bne.n	8004daa <xQueueReceive+0x6e>
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	d101      	bne.n	8004dae <xQueueReceive+0x72>
 8004daa:	2301      	movs	r3, #1
 8004dac:	e000      	b.n	8004db0 <xQueueReceive+0x74>
 8004dae:	2300      	movs	r3, #0
 8004db0:	2b00      	cmp	r3, #0
 8004db2:	d10a      	bne.n	8004dca <xQueueReceive+0x8e>
	__asm volatile
 8004db4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004db8:	f383 8811 	msr	BASEPRI, r3
 8004dbc:	f3bf 8f6f 	isb	sy
 8004dc0:	f3bf 8f4f 	dsb	sy
 8004dc4:	61bb      	str	r3, [r7, #24]
}
 8004dc6:	bf00      	nop
 8004dc8:	e7fe      	b.n	8004dc8 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004dca:	f001 fd7b 	bl	80068c4 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004dce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004dd0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004dd2:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004dd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004dd6:	2b00      	cmp	r3, #0
 8004dd8:	d01f      	beq.n	8004e1a <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8004dda:	68b9      	ldr	r1, [r7, #8]
 8004ddc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004dde:	f000 f8f7 	bl	8004fd0 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8004de2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004de4:	1e5a      	subs	r2, r3, #1
 8004de6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004de8:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004dea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004dec:	691b      	ldr	r3, [r3, #16]
 8004dee:	2b00      	cmp	r3, #0
 8004df0:	d00f      	beq.n	8004e12 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004df2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004df4:	3310      	adds	r3, #16
 8004df6:	4618      	mov	r0, r3
 8004df8:	f000 fe4e 	bl	8005a98 <xTaskRemoveFromEventList>
 8004dfc:	4603      	mov	r3, r0
 8004dfe:	2b00      	cmp	r3, #0
 8004e00:	d007      	beq.n	8004e12 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8004e02:	4b3d      	ldr	r3, [pc, #244]	; (8004ef8 <xQueueReceive+0x1bc>)
 8004e04:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004e08:	601a      	str	r2, [r3, #0]
 8004e0a:	f3bf 8f4f 	dsb	sy
 8004e0e:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8004e12:	f001 fd87 	bl	8006924 <vPortExitCritical>
				return pdPASS;
 8004e16:	2301      	movs	r3, #1
 8004e18:	e069      	b.n	8004eee <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	2b00      	cmp	r3, #0
 8004e1e:	d103      	bne.n	8004e28 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004e20:	f001 fd80 	bl	8006924 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8004e24:	2300      	movs	r3, #0
 8004e26:	e062      	b.n	8004eee <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004e28:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004e2a:	2b00      	cmp	r3, #0
 8004e2c:	d106      	bne.n	8004e3c <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004e2e:	f107 0310 	add.w	r3, r7, #16
 8004e32:	4618      	mov	r0, r3
 8004e34:	f000 fe94 	bl	8005b60 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004e38:	2301      	movs	r3, #1
 8004e3a:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004e3c:	f001 fd72 	bl	8006924 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004e40:	f000 fc06 	bl	8005650 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004e44:	f001 fd3e 	bl	80068c4 <vPortEnterCritical>
 8004e48:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e4a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004e4e:	b25b      	sxtb	r3, r3
 8004e50:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004e54:	d103      	bne.n	8004e5e <xQueueReceive+0x122>
 8004e56:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e58:	2200      	movs	r2, #0
 8004e5a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004e5e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e60:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004e64:	b25b      	sxtb	r3, r3
 8004e66:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004e6a:	d103      	bne.n	8004e74 <xQueueReceive+0x138>
 8004e6c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e6e:	2200      	movs	r2, #0
 8004e70:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004e74:	f001 fd56 	bl	8006924 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004e78:	1d3a      	adds	r2, r7, #4
 8004e7a:	f107 0310 	add.w	r3, r7, #16
 8004e7e:	4611      	mov	r1, r2
 8004e80:	4618      	mov	r0, r3
 8004e82:	f000 fe83 	bl	8005b8c <xTaskCheckForTimeOut>
 8004e86:	4603      	mov	r3, r0
 8004e88:	2b00      	cmp	r3, #0
 8004e8a:	d123      	bne.n	8004ed4 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004e8c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004e8e:	f000 f917 	bl	80050c0 <prvIsQueueEmpty>
 8004e92:	4603      	mov	r3, r0
 8004e94:	2b00      	cmp	r3, #0
 8004e96:	d017      	beq.n	8004ec8 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8004e98:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e9a:	3324      	adds	r3, #36	; 0x24
 8004e9c:	687a      	ldr	r2, [r7, #4]
 8004e9e:	4611      	mov	r1, r2
 8004ea0:	4618      	mov	r0, r3
 8004ea2:	f000 fda9 	bl	80059f8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8004ea6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004ea8:	f000 f8b8 	bl	800501c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8004eac:	f000 fbde 	bl	800566c <xTaskResumeAll>
 8004eb0:	4603      	mov	r3, r0
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	d189      	bne.n	8004dca <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8004eb6:	4b10      	ldr	r3, [pc, #64]	; (8004ef8 <xQueueReceive+0x1bc>)
 8004eb8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004ebc:	601a      	str	r2, [r3, #0]
 8004ebe:	f3bf 8f4f 	dsb	sy
 8004ec2:	f3bf 8f6f 	isb	sy
 8004ec6:	e780      	b.n	8004dca <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8004ec8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004eca:	f000 f8a7 	bl	800501c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004ece:	f000 fbcd 	bl	800566c <xTaskResumeAll>
 8004ed2:	e77a      	b.n	8004dca <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8004ed4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004ed6:	f000 f8a1 	bl	800501c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004eda:	f000 fbc7 	bl	800566c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004ede:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004ee0:	f000 f8ee 	bl	80050c0 <prvIsQueueEmpty>
 8004ee4:	4603      	mov	r3, r0
 8004ee6:	2b00      	cmp	r3, #0
 8004ee8:	f43f af6f 	beq.w	8004dca <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8004eec:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8004eee:	4618      	mov	r0, r3
 8004ef0:	3730      	adds	r7, #48	; 0x30
 8004ef2:	46bd      	mov	sp, r7
 8004ef4:	bd80      	pop	{r7, pc}
 8004ef6:	bf00      	nop
 8004ef8:	e000ed04 	.word	0xe000ed04

08004efc <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8004efc:	b580      	push	{r7, lr}
 8004efe:	b086      	sub	sp, #24
 8004f00:	af00      	add	r7, sp, #0
 8004f02:	60f8      	str	r0, [r7, #12]
 8004f04:	60b9      	str	r1, [r7, #8]
 8004f06:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8004f08:	2300      	movs	r3, #0
 8004f0a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f10:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8004f12:	68fb      	ldr	r3, [r7, #12]
 8004f14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f16:	2b00      	cmp	r3, #0
 8004f18:	d10d      	bne.n	8004f36 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	2b00      	cmp	r3, #0
 8004f20:	d14d      	bne.n	8004fbe <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8004f22:	68fb      	ldr	r3, [r7, #12]
 8004f24:	689b      	ldr	r3, [r3, #8]
 8004f26:	4618      	mov	r0, r3
 8004f28:	f000 ff92 	bl	8005e50 <xTaskPriorityDisinherit>
 8004f2c:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8004f2e:	68fb      	ldr	r3, [r7, #12]
 8004f30:	2200      	movs	r2, #0
 8004f32:	609a      	str	r2, [r3, #8]
 8004f34:	e043      	b.n	8004fbe <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	2b00      	cmp	r3, #0
 8004f3a:	d119      	bne.n	8004f70 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004f3c:	68fb      	ldr	r3, [r7, #12]
 8004f3e:	6858      	ldr	r0, [r3, #4]
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f44:	461a      	mov	r2, r3
 8004f46:	68b9      	ldr	r1, [r7, #8]
 8004f48:	f002 fd79 	bl	8007a3e <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	685a      	ldr	r2, [r3, #4]
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f54:	441a      	add	r2, r3
 8004f56:	68fb      	ldr	r3, [r7, #12]
 8004f58:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004f5a:	68fb      	ldr	r3, [r7, #12]
 8004f5c:	685a      	ldr	r2, [r3, #4]
 8004f5e:	68fb      	ldr	r3, [r7, #12]
 8004f60:	689b      	ldr	r3, [r3, #8]
 8004f62:	429a      	cmp	r2, r3
 8004f64:	d32b      	bcc.n	8004fbe <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8004f66:	68fb      	ldr	r3, [r7, #12]
 8004f68:	681a      	ldr	r2, [r3, #0]
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	605a      	str	r2, [r3, #4]
 8004f6e:	e026      	b.n	8004fbe <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8004f70:	68fb      	ldr	r3, [r7, #12]
 8004f72:	68d8      	ldr	r0, [r3, #12]
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f78:	461a      	mov	r2, r3
 8004f7a:	68b9      	ldr	r1, [r7, #8]
 8004f7c:	f002 fd5f 	bl	8007a3e <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	68da      	ldr	r2, [r3, #12]
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f88:	425b      	negs	r3, r3
 8004f8a:	441a      	add	r2, r3
 8004f8c:	68fb      	ldr	r3, [r7, #12]
 8004f8e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	68da      	ldr	r2, [r3, #12]
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	429a      	cmp	r2, r3
 8004f9a:	d207      	bcs.n	8004fac <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	689a      	ldr	r2, [r3, #8]
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004fa4:	425b      	negs	r3, r3
 8004fa6:	441a      	add	r2, r3
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	2b02      	cmp	r3, #2
 8004fb0:	d105      	bne.n	8004fbe <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004fb2:	693b      	ldr	r3, [r7, #16]
 8004fb4:	2b00      	cmp	r3, #0
 8004fb6:	d002      	beq.n	8004fbe <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8004fb8:	693b      	ldr	r3, [r7, #16]
 8004fba:	3b01      	subs	r3, #1
 8004fbc:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8004fbe:	693b      	ldr	r3, [r7, #16]
 8004fc0:	1c5a      	adds	r2, r3, #1
 8004fc2:	68fb      	ldr	r3, [r7, #12]
 8004fc4:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8004fc6:	697b      	ldr	r3, [r7, #20]
}
 8004fc8:	4618      	mov	r0, r3
 8004fca:	3718      	adds	r7, #24
 8004fcc:	46bd      	mov	sp, r7
 8004fce:	bd80      	pop	{r7, pc}

08004fd0 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8004fd0:	b580      	push	{r7, lr}
 8004fd2:	b082      	sub	sp, #8
 8004fd4:	af00      	add	r7, sp, #0
 8004fd6:	6078      	str	r0, [r7, #4]
 8004fd8:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004fde:	2b00      	cmp	r3, #0
 8004fe0:	d018      	beq.n	8005014 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	68da      	ldr	r2, [r3, #12]
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004fea:	441a      	add	r2, r3
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	68da      	ldr	r2, [r3, #12]
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	689b      	ldr	r3, [r3, #8]
 8004ff8:	429a      	cmp	r2, r3
 8004ffa:	d303      	bcc.n	8005004 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	681a      	ldr	r2, [r3, #0]
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	68d9      	ldr	r1, [r3, #12]
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800500c:	461a      	mov	r2, r3
 800500e:	6838      	ldr	r0, [r7, #0]
 8005010:	f002 fd15 	bl	8007a3e <memcpy>
	}
}
 8005014:	bf00      	nop
 8005016:	3708      	adds	r7, #8
 8005018:	46bd      	mov	sp, r7
 800501a:	bd80      	pop	{r7, pc}

0800501c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800501c:	b580      	push	{r7, lr}
 800501e:	b084      	sub	sp, #16
 8005020:	af00      	add	r7, sp, #0
 8005022:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8005024:	f001 fc4e 	bl	80068c4 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800502e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005030:	e011      	b.n	8005056 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005036:	2b00      	cmp	r3, #0
 8005038:	d012      	beq.n	8005060 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	3324      	adds	r3, #36	; 0x24
 800503e:	4618      	mov	r0, r3
 8005040:	f000 fd2a 	bl	8005a98 <xTaskRemoveFromEventList>
 8005044:	4603      	mov	r3, r0
 8005046:	2b00      	cmp	r3, #0
 8005048:	d001      	beq.n	800504e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800504a:	f000 fe01 	bl	8005c50 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800504e:	7bfb      	ldrb	r3, [r7, #15]
 8005050:	3b01      	subs	r3, #1
 8005052:	b2db      	uxtb	r3, r3
 8005054:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005056:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800505a:	2b00      	cmp	r3, #0
 800505c:	dce9      	bgt.n	8005032 <prvUnlockQueue+0x16>
 800505e:	e000      	b.n	8005062 <prvUnlockQueue+0x46>
					break;
 8005060:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	22ff      	movs	r2, #255	; 0xff
 8005066:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800506a:	f001 fc5b 	bl	8006924 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800506e:	f001 fc29 	bl	80068c4 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005078:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800507a:	e011      	b.n	80050a0 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	691b      	ldr	r3, [r3, #16]
 8005080:	2b00      	cmp	r3, #0
 8005082:	d012      	beq.n	80050aa <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	3310      	adds	r3, #16
 8005088:	4618      	mov	r0, r3
 800508a:	f000 fd05 	bl	8005a98 <xTaskRemoveFromEventList>
 800508e:	4603      	mov	r3, r0
 8005090:	2b00      	cmp	r3, #0
 8005092:	d001      	beq.n	8005098 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8005094:	f000 fddc 	bl	8005c50 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8005098:	7bbb      	ldrb	r3, [r7, #14]
 800509a:	3b01      	subs	r3, #1
 800509c:	b2db      	uxtb	r3, r3
 800509e:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80050a0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80050a4:	2b00      	cmp	r3, #0
 80050a6:	dce9      	bgt.n	800507c <prvUnlockQueue+0x60>
 80050a8:	e000      	b.n	80050ac <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80050aa:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	22ff      	movs	r2, #255	; 0xff
 80050b0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 80050b4:	f001 fc36 	bl	8006924 <vPortExitCritical>
}
 80050b8:	bf00      	nop
 80050ba:	3710      	adds	r7, #16
 80050bc:	46bd      	mov	sp, r7
 80050be:	bd80      	pop	{r7, pc}

080050c0 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80050c0:	b580      	push	{r7, lr}
 80050c2:	b084      	sub	sp, #16
 80050c4:	af00      	add	r7, sp, #0
 80050c6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80050c8:	f001 fbfc 	bl	80068c4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80050d0:	2b00      	cmp	r3, #0
 80050d2:	d102      	bne.n	80050da <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80050d4:	2301      	movs	r3, #1
 80050d6:	60fb      	str	r3, [r7, #12]
 80050d8:	e001      	b.n	80050de <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80050da:	2300      	movs	r3, #0
 80050dc:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80050de:	f001 fc21 	bl	8006924 <vPortExitCritical>

	return xReturn;
 80050e2:	68fb      	ldr	r3, [r7, #12]
}
 80050e4:	4618      	mov	r0, r3
 80050e6:	3710      	adds	r7, #16
 80050e8:	46bd      	mov	sp, r7
 80050ea:	bd80      	pop	{r7, pc}

080050ec <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80050ec:	b580      	push	{r7, lr}
 80050ee:	b084      	sub	sp, #16
 80050f0:	af00      	add	r7, sp, #0
 80050f2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80050f4:	f001 fbe6 	bl	80068c4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005100:	429a      	cmp	r2, r3
 8005102:	d102      	bne.n	800510a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8005104:	2301      	movs	r3, #1
 8005106:	60fb      	str	r3, [r7, #12]
 8005108:	e001      	b.n	800510e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800510a:	2300      	movs	r3, #0
 800510c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800510e:	f001 fc09 	bl	8006924 <vPortExitCritical>

	return xReturn;
 8005112:	68fb      	ldr	r3, [r7, #12]
}
 8005114:	4618      	mov	r0, r3
 8005116:	3710      	adds	r7, #16
 8005118:	46bd      	mov	sp, r7
 800511a:	bd80      	pop	{r7, pc}

0800511c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800511c:	b480      	push	{r7}
 800511e:	b085      	sub	sp, #20
 8005120:	af00      	add	r7, sp, #0
 8005122:	6078      	str	r0, [r7, #4]
 8005124:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005126:	2300      	movs	r3, #0
 8005128:	60fb      	str	r3, [r7, #12]
 800512a:	e014      	b.n	8005156 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800512c:	4a0f      	ldr	r2, [pc, #60]	; (800516c <vQueueAddToRegistry+0x50>)
 800512e:	68fb      	ldr	r3, [r7, #12]
 8005130:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8005134:	2b00      	cmp	r3, #0
 8005136:	d10b      	bne.n	8005150 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8005138:	490c      	ldr	r1, [pc, #48]	; (800516c <vQueueAddToRegistry+0x50>)
 800513a:	68fb      	ldr	r3, [r7, #12]
 800513c:	683a      	ldr	r2, [r7, #0]
 800513e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8005142:	4a0a      	ldr	r2, [pc, #40]	; (800516c <vQueueAddToRegistry+0x50>)
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	00db      	lsls	r3, r3, #3
 8005148:	4413      	add	r3, r2
 800514a:	687a      	ldr	r2, [r7, #4]
 800514c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800514e:	e006      	b.n	800515e <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	3301      	adds	r3, #1
 8005154:	60fb      	str	r3, [r7, #12]
 8005156:	68fb      	ldr	r3, [r7, #12]
 8005158:	2b07      	cmp	r3, #7
 800515a:	d9e7      	bls.n	800512c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800515c:	bf00      	nop
 800515e:	bf00      	nop
 8005160:	3714      	adds	r7, #20
 8005162:	46bd      	mov	sp, r7
 8005164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005168:	4770      	bx	lr
 800516a:	bf00      	nop
 800516c:	200009c4 	.word	0x200009c4

08005170 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8005170:	b580      	push	{r7, lr}
 8005172:	b086      	sub	sp, #24
 8005174:	af00      	add	r7, sp, #0
 8005176:	60f8      	str	r0, [r7, #12]
 8005178:	60b9      	str	r1, [r7, #8]
 800517a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8005180:	f001 fba0 	bl	80068c4 <vPortEnterCritical>
 8005184:	697b      	ldr	r3, [r7, #20]
 8005186:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800518a:	b25b      	sxtb	r3, r3
 800518c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005190:	d103      	bne.n	800519a <vQueueWaitForMessageRestricted+0x2a>
 8005192:	697b      	ldr	r3, [r7, #20]
 8005194:	2200      	movs	r2, #0
 8005196:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800519a:	697b      	ldr	r3, [r7, #20]
 800519c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80051a0:	b25b      	sxtb	r3, r3
 80051a2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80051a6:	d103      	bne.n	80051b0 <vQueueWaitForMessageRestricted+0x40>
 80051a8:	697b      	ldr	r3, [r7, #20]
 80051aa:	2200      	movs	r2, #0
 80051ac:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80051b0:	f001 fbb8 	bl	8006924 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80051b4:	697b      	ldr	r3, [r7, #20]
 80051b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80051b8:	2b00      	cmp	r3, #0
 80051ba:	d106      	bne.n	80051ca <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80051bc:	697b      	ldr	r3, [r7, #20]
 80051be:	3324      	adds	r3, #36	; 0x24
 80051c0:	687a      	ldr	r2, [r7, #4]
 80051c2:	68b9      	ldr	r1, [r7, #8]
 80051c4:	4618      	mov	r0, r3
 80051c6:	f000 fc3b 	bl	8005a40 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80051ca:	6978      	ldr	r0, [r7, #20]
 80051cc:	f7ff ff26 	bl	800501c <prvUnlockQueue>
	}
 80051d0:	bf00      	nop
 80051d2:	3718      	adds	r7, #24
 80051d4:	46bd      	mov	sp, r7
 80051d6:	bd80      	pop	{r7, pc}

080051d8 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80051d8:	b580      	push	{r7, lr}
 80051da:	b08e      	sub	sp, #56	; 0x38
 80051dc:	af04      	add	r7, sp, #16
 80051de:	60f8      	str	r0, [r7, #12]
 80051e0:	60b9      	str	r1, [r7, #8]
 80051e2:	607a      	str	r2, [r7, #4]
 80051e4:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80051e6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80051e8:	2b00      	cmp	r3, #0
 80051ea:	d10a      	bne.n	8005202 <xTaskCreateStatic+0x2a>
	__asm volatile
 80051ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80051f0:	f383 8811 	msr	BASEPRI, r3
 80051f4:	f3bf 8f6f 	isb	sy
 80051f8:	f3bf 8f4f 	dsb	sy
 80051fc:	623b      	str	r3, [r7, #32]
}
 80051fe:	bf00      	nop
 8005200:	e7fe      	b.n	8005200 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8005202:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005204:	2b00      	cmp	r3, #0
 8005206:	d10a      	bne.n	800521e <xTaskCreateStatic+0x46>
	__asm volatile
 8005208:	f04f 0350 	mov.w	r3, #80	; 0x50
 800520c:	f383 8811 	msr	BASEPRI, r3
 8005210:	f3bf 8f6f 	isb	sy
 8005214:	f3bf 8f4f 	dsb	sy
 8005218:	61fb      	str	r3, [r7, #28]
}
 800521a:	bf00      	nop
 800521c:	e7fe      	b.n	800521c <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800521e:	235c      	movs	r3, #92	; 0x5c
 8005220:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8005222:	693b      	ldr	r3, [r7, #16]
 8005224:	2b5c      	cmp	r3, #92	; 0x5c
 8005226:	d00a      	beq.n	800523e <xTaskCreateStatic+0x66>
	__asm volatile
 8005228:	f04f 0350 	mov.w	r3, #80	; 0x50
 800522c:	f383 8811 	msr	BASEPRI, r3
 8005230:	f3bf 8f6f 	isb	sy
 8005234:	f3bf 8f4f 	dsb	sy
 8005238:	61bb      	str	r3, [r7, #24]
}
 800523a:	bf00      	nop
 800523c:	e7fe      	b.n	800523c <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800523e:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8005240:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005242:	2b00      	cmp	r3, #0
 8005244:	d01e      	beq.n	8005284 <xTaskCreateStatic+0xac>
 8005246:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005248:	2b00      	cmp	r3, #0
 800524a:	d01b      	beq.n	8005284 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800524c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800524e:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8005250:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005252:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005254:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8005256:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005258:	2202      	movs	r2, #2
 800525a:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800525e:	2300      	movs	r3, #0
 8005260:	9303      	str	r3, [sp, #12]
 8005262:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005264:	9302      	str	r3, [sp, #8]
 8005266:	f107 0314 	add.w	r3, r7, #20
 800526a:	9301      	str	r3, [sp, #4]
 800526c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800526e:	9300      	str	r3, [sp, #0]
 8005270:	683b      	ldr	r3, [r7, #0]
 8005272:	687a      	ldr	r2, [r7, #4]
 8005274:	68b9      	ldr	r1, [r7, #8]
 8005276:	68f8      	ldr	r0, [r7, #12]
 8005278:	f000 f850 	bl	800531c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800527c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800527e:	f000 f8dd 	bl	800543c <prvAddNewTaskToReadyList>
 8005282:	e001      	b.n	8005288 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8005284:	2300      	movs	r3, #0
 8005286:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8005288:	697b      	ldr	r3, [r7, #20]
	}
 800528a:	4618      	mov	r0, r3
 800528c:	3728      	adds	r7, #40	; 0x28
 800528e:	46bd      	mov	sp, r7
 8005290:	bd80      	pop	{r7, pc}

08005292 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8005292:	b580      	push	{r7, lr}
 8005294:	b08c      	sub	sp, #48	; 0x30
 8005296:	af04      	add	r7, sp, #16
 8005298:	60f8      	str	r0, [r7, #12]
 800529a:	60b9      	str	r1, [r7, #8]
 800529c:	603b      	str	r3, [r7, #0]
 800529e:	4613      	mov	r3, r2
 80052a0:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80052a2:	88fb      	ldrh	r3, [r7, #6]
 80052a4:	009b      	lsls	r3, r3, #2
 80052a6:	4618      	mov	r0, r3
 80052a8:	f001 fc2e 	bl	8006b08 <pvPortMalloc>
 80052ac:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80052ae:	697b      	ldr	r3, [r7, #20]
 80052b0:	2b00      	cmp	r3, #0
 80052b2:	d00e      	beq.n	80052d2 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80052b4:	205c      	movs	r0, #92	; 0x5c
 80052b6:	f001 fc27 	bl	8006b08 <pvPortMalloc>
 80052ba:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80052bc:	69fb      	ldr	r3, [r7, #28]
 80052be:	2b00      	cmp	r3, #0
 80052c0:	d003      	beq.n	80052ca <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80052c2:	69fb      	ldr	r3, [r7, #28]
 80052c4:	697a      	ldr	r2, [r7, #20]
 80052c6:	631a      	str	r2, [r3, #48]	; 0x30
 80052c8:	e005      	b.n	80052d6 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80052ca:	6978      	ldr	r0, [r7, #20]
 80052cc:	f001 fce8 	bl	8006ca0 <vPortFree>
 80052d0:	e001      	b.n	80052d6 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80052d2:	2300      	movs	r3, #0
 80052d4:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80052d6:	69fb      	ldr	r3, [r7, #28]
 80052d8:	2b00      	cmp	r3, #0
 80052da:	d017      	beq.n	800530c <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80052dc:	69fb      	ldr	r3, [r7, #28]
 80052de:	2200      	movs	r2, #0
 80052e0:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80052e4:	88fa      	ldrh	r2, [r7, #6]
 80052e6:	2300      	movs	r3, #0
 80052e8:	9303      	str	r3, [sp, #12]
 80052ea:	69fb      	ldr	r3, [r7, #28]
 80052ec:	9302      	str	r3, [sp, #8]
 80052ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80052f0:	9301      	str	r3, [sp, #4]
 80052f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80052f4:	9300      	str	r3, [sp, #0]
 80052f6:	683b      	ldr	r3, [r7, #0]
 80052f8:	68b9      	ldr	r1, [r7, #8]
 80052fa:	68f8      	ldr	r0, [r7, #12]
 80052fc:	f000 f80e 	bl	800531c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005300:	69f8      	ldr	r0, [r7, #28]
 8005302:	f000 f89b 	bl	800543c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8005306:	2301      	movs	r3, #1
 8005308:	61bb      	str	r3, [r7, #24]
 800530a:	e002      	b.n	8005312 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800530c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005310:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8005312:	69bb      	ldr	r3, [r7, #24]
	}
 8005314:	4618      	mov	r0, r3
 8005316:	3720      	adds	r7, #32
 8005318:	46bd      	mov	sp, r7
 800531a:	bd80      	pop	{r7, pc}

0800531c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800531c:	b580      	push	{r7, lr}
 800531e:	b088      	sub	sp, #32
 8005320:	af00      	add	r7, sp, #0
 8005322:	60f8      	str	r0, [r7, #12]
 8005324:	60b9      	str	r1, [r7, #8]
 8005326:	607a      	str	r2, [r7, #4]
 8005328:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800532a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800532c:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	009b      	lsls	r3, r3, #2
 8005332:	461a      	mov	r2, r3
 8005334:	21a5      	movs	r1, #165	; 0xa5
 8005336:	f002 fb49 	bl	80079cc <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800533a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800533c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8005344:	3b01      	subs	r3, #1
 8005346:	009b      	lsls	r3, r3, #2
 8005348:	4413      	add	r3, r2
 800534a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800534c:	69bb      	ldr	r3, [r7, #24]
 800534e:	f023 0307 	bic.w	r3, r3, #7
 8005352:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8005354:	69bb      	ldr	r3, [r7, #24]
 8005356:	f003 0307 	and.w	r3, r3, #7
 800535a:	2b00      	cmp	r3, #0
 800535c:	d00a      	beq.n	8005374 <prvInitialiseNewTask+0x58>
	__asm volatile
 800535e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005362:	f383 8811 	msr	BASEPRI, r3
 8005366:	f3bf 8f6f 	isb	sy
 800536a:	f3bf 8f4f 	dsb	sy
 800536e:	617b      	str	r3, [r7, #20]
}
 8005370:	bf00      	nop
 8005372:	e7fe      	b.n	8005372 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8005374:	68bb      	ldr	r3, [r7, #8]
 8005376:	2b00      	cmp	r3, #0
 8005378:	d01f      	beq.n	80053ba <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800537a:	2300      	movs	r3, #0
 800537c:	61fb      	str	r3, [r7, #28]
 800537e:	e012      	b.n	80053a6 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005380:	68ba      	ldr	r2, [r7, #8]
 8005382:	69fb      	ldr	r3, [r7, #28]
 8005384:	4413      	add	r3, r2
 8005386:	7819      	ldrb	r1, [r3, #0]
 8005388:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800538a:	69fb      	ldr	r3, [r7, #28]
 800538c:	4413      	add	r3, r2
 800538e:	3334      	adds	r3, #52	; 0x34
 8005390:	460a      	mov	r2, r1
 8005392:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8005394:	68ba      	ldr	r2, [r7, #8]
 8005396:	69fb      	ldr	r3, [r7, #28]
 8005398:	4413      	add	r3, r2
 800539a:	781b      	ldrb	r3, [r3, #0]
 800539c:	2b00      	cmp	r3, #0
 800539e:	d006      	beq.n	80053ae <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80053a0:	69fb      	ldr	r3, [r7, #28]
 80053a2:	3301      	adds	r3, #1
 80053a4:	61fb      	str	r3, [r7, #28]
 80053a6:	69fb      	ldr	r3, [r7, #28]
 80053a8:	2b0f      	cmp	r3, #15
 80053aa:	d9e9      	bls.n	8005380 <prvInitialiseNewTask+0x64>
 80053ac:	e000      	b.n	80053b0 <prvInitialiseNewTask+0x94>
			{
				break;
 80053ae:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80053b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80053b2:	2200      	movs	r2, #0
 80053b4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80053b8:	e003      	b.n	80053c2 <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80053ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80053bc:	2200      	movs	r2, #0
 80053be:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80053c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80053c4:	2b37      	cmp	r3, #55	; 0x37
 80053c6:	d901      	bls.n	80053cc <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80053c8:	2337      	movs	r3, #55	; 0x37
 80053ca:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80053cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80053ce:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80053d0:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80053d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80053d4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80053d6:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80053d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80053da:	2200      	movs	r2, #0
 80053dc:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80053de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80053e0:	3304      	adds	r3, #4
 80053e2:	4618      	mov	r0, r3
 80053e4:	f7ff f978 	bl	80046d8 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80053e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80053ea:	3318      	adds	r3, #24
 80053ec:	4618      	mov	r0, r3
 80053ee:	f7ff f973 	bl	80046d8 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80053f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80053f4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80053f6:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80053f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80053fa:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80053fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005400:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8005402:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005404:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005406:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8005408:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800540a:	2200      	movs	r2, #0
 800540c:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800540e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005410:	2200      	movs	r2, #0
 8005412:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8005416:	683a      	ldr	r2, [r7, #0]
 8005418:	68f9      	ldr	r1, [r7, #12]
 800541a:	69b8      	ldr	r0, [r7, #24]
 800541c:	f001 f928 	bl	8006670 <pxPortInitialiseStack>
 8005420:	4602      	mov	r2, r0
 8005422:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005424:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8005426:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005428:	2b00      	cmp	r3, #0
 800542a:	d002      	beq.n	8005432 <prvInitialiseNewTask+0x116>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800542c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800542e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005430:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005432:	bf00      	nop
 8005434:	3720      	adds	r7, #32
 8005436:	46bd      	mov	sp, r7
 8005438:	bd80      	pop	{r7, pc}
	...

0800543c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800543c:	b580      	push	{r7, lr}
 800543e:	b082      	sub	sp, #8
 8005440:	af00      	add	r7, sp, #0
 8005442:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8005444:	f001 fa3e 	bl	80068c4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8005448:	4b2d      	ldr	r3, [pc, #180]	; (8005500 <prvAddNewTaskToReadyList+0xc4>)
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	3301      	adds	r3, #1
 800544e:	4a2c      	ldr	r2, [pc, #176]	; (8005500 <prvAddNewTaskToReadyList+0xc4>)
 8005450:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8005452:	4b2c      	ldr	r3, [pc, #176]	; (8005504 <prvAddNewTaskToReadyList+0xc8>)
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	2b00      	cmp	r3, #0
 8005458:	d109      	bne.n	800546e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800545a:	4a2a      	ldr	r2, [pc, #168]	; (8005504 <prvAddNewTaskToReadyList+0xc8>)
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8005460:	4b27      	ldr	r3, [pc, #156]	; (8005500 <prvAddNewTaskToReadyList+0xc4>)
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	2b01      	cmp	r3, #1
 8005466:	d110      	bne.n	800548a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8005468:	f000 fc16 	bl	8005c98 <prvInitialiseTaskLists>
 800546c:	e00d      	b.n	800548a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800546e:	4b26      	ldr	r3, [pc, #152]	; (8005508 <prvAddNewTaskToReadyList+0xcc>)
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	2b00      	cmp	r3, #0
 8005474:	d109      	bne.n	800548a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8005476:	4b23      	ldr	r3, [pc, #140]	; (8005504 <prvAddNewTaskToReadyList+0xc8>)
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005480:	429a      	cmp	r2, r3
 8005482:	d802      	bhi.n	800548a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8005484:	4a1f      	ldr	r2, [pc, #124]	; (8005504 <prvAddNewTaskToReadyList+0xc8>)
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800548a:	4b20      	ldr	r3, [pc, #128]	; (800550c <prvAddNewTaskToReadyList+0xd0>)
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	3301      	adds	r3, #1
 8005490:	4a1e      	ldr	r2, [pc, #120]	; (800550c <prvAddNewTaskToReadyList+0xd0>)
 8005492:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8005494:	4b1d      	ldr	r3, [pc, #116]	; (800550c <prvAddNewTaskToReadyList+0xd0>)
 8005496:	681a      	ldr	r2, [r3, #0]
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80054a0:	4b1b      	ldr	r3, [pc, #108]	; (8005510 <prvAddNewTaskToReadyList+0xd4>)
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	429a      	cmp	r2, r3
 80054a6:	d903      	bls.n	80054b0 <prvAddNewTaskToReadyList+0x74>
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80054ac:	4a18      	ldr	r2, [pc, #96]	; (8005510 <prvAddNewTaskToReadyList+0xd4>)
 80054ae:	6013      	str	r3, [r2, #0]
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80054b4:	4613      	mov	r3, r2
 80054b6:	009b      	lsls	r3, r3, #2
 80054b8:	4413      	add	r3, r2
 80054ba:	009b      	lsls	r3, r3, #2
 80054bc:	4a15      	ldr	r2, [pc, #84]	; (8005514 <prvAddNewTaskToReadyList+0xd8>)
 80054be:	441a      	add	r2, r3
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	3304      	adds	r3, #4
 80054c4:	4619      	mov	r1, r3
 80054c6:	4610      	mov	r0, r2
 80054c8:	f7ff f913 	bl	80046f2 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80054cc:	f001 fa2a 	bl	8006924 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80054d0:	4b0d      	ldr	r3, [pc, #52]	; (8005508 <prvAddNewTaskToReadyList+0xcc>)
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	2b00      	cmp	r3, #0
 80054d6:	d00e      	beq.n	80054f6 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80054d8:	4b0a      	ldr	r3, [pc, #40]	; (8005504 <prvAddNewTaskToReadyList+0xc8>)
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80054e2:	429a      	cmp	r2, r3
 80054e4:	d207      	bcs.n	80054f6 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80054e6:	4b0c      	ldr	r3, [pc, #48]	; (8005518 <prvAddNewTaskToReadyList+0xdc>)
 80054e8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80054ec:	601a      	str	r2, [r3, #0]
 80054ee:	f3bf 8f4f 	dsb	sy
 80054f2:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80054f6:	bf00      	nop
 80054f8:	3708      	adds	r7, #8
 80054fa:	46bd      	mov	sp, r7
 80054fc:	bd80      	pop	{r7, pc}
 80054fe:	bf00      	nop
 8005500:	20000ed8 	.word	0x20000ed8
 8005504:	20000a04 	.word	0x20000a04
 8005508:	20000ee4 	.word	0x20000ee4
 800550c:	20000ef4 	.word	0x20000ef4
 8005510:	20000ee0 	.word	0x20000ee0
 8005514:	20000a08 	.word	0x20000a08
 8005518:	e000ed04 	.word	0xe000ed04

0800551c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800551c:	b580      	push	{r7, lr}
 800551e:	b084      	sub	sp, #16
 8005520:	af00      	add	r7, sp, #0
 8005522:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8005524:	2300      	movs	r3, #0
 8005526:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	2b00      	cmp	r3, #0
 800552c:	d017      	beq.n	800555e <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800552e:	4b13      	ldr	r3, [pc, #76]	; (800557c <vTaskDelay+0x60>)
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	2b00      	cmp	r3, #0
 8005534:	d00a      	beq.n	800554c <vTaskDelay+0x30>
	__asm volatile
 8005536:	f04f 0350 	mov.w	r3, #80	; 0x50
 800553a:	f383 8811 	msr	BASEPRI, r3
 800553e:	f3bf 8f6f 	isb	sy
 8005542:	f3bf 8f4f 	dsb	sy
 8005546:	60bb      	str	r3, [r7, #8]
}
 8005548:	bf00      	nop
 800554a:	e7fe      	b.n	800554a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800554c:	f000 f880 	bl	8005650 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8005550:	2100      	movs	r1, #0
 8005552:	6878      	ldr	r0, [r7, #4]
 8005554:	f000 fcea 	bl	8005f2c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8005558:	f000 f888 	bl	800566c <xTaskResumeAll>
 800555c:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800555e:	68fb      	ldr	r3, [r7, #12]
 8005560:	2b00      	cmp	r3, #0
 8005562:	d107      	bne.n	8005574 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8005564:	4b06      	ldr	r3, [pc, #24]	; (8005580 <vTaskDelay+0x64>)
 8005566:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800556a:	601a      	str	r2, [r3, #0]
 800556c:	f3bf 8f4f 	dsb	sy
 8005570:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8005574:	bf00      	nop
 8005576:	3710      	adds	r7, #16
 8005578:	46bd      	mov	sp, r7
 800557a:	bd80      	pop	{r7, pc}
 800557c:	20000f00 	.word	0x20000f00
 8005580:	e000ed04 	.word	0xe000ed04

08005584 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8005584:	b580      	push	{r7, lr}
 8005586:	b08a      	sub	sp, #40	; 0x28
 8005588:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800558a:	2300      	movs	r3, #0
 800558c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800558e:	2300      	movs	r3, #0
 8005590:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8005592:	463a      	mov	r2, r7
 8005594:	1d39      	adds	r1, r7, #4
 8005596:	f107 0308 	add.w	r3, r7, #8
 800559a:	4618      	mov	r0, r3
 800559c:	f7ff f848 	bl	8004630 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80055a0:	6839      	ldr	r1, [r7, #0]
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	68ba      	ldr	r2, [r7, #8]
 80055a6:	9202      	str	r2, [sp, #8]
 80055a8:	9301      	str	r3, [sp, #4]
 80055aa:	2300      	movs	r3, #0
 80055ac:	9300      	str	r3, [sp, #0]
 80055ae:	2300      	movs	r3, #0
 80055b0:	460a      	mov	r2, r1
 80055b2:	4921      	ldr	r1, [pc, #132]	; (8005638 <vTaskStartScheduler+0xb4>)
 80055b4:	4821      	ldr	r0, [pc, #132]	; (800563c <vTaskStartScheduler+0xb8>)
 80055b6:	f7ff fe0f 	bl	80051d8 <xTaskCreateStatic>
 80055ba:	4603      	mov	r3, r0
 80055bc:	4a20      	ldr	r2, [pc, #128]	; (8005640 <vTaskStartScheduler+0xbc>)
 80055be:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80055c0:	4b1f      	ldr	r3, [pc, #124]	; (8005640 <vTaskStartScheduler+0xbc>)
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	2b00      	cmp	r3, #0
 80055c6:	d002      	beq.n	80055ce <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80055c8:	2301      	movs	r3, #1
 80055ca:	617b      	str	r3, [r7, #20]
 80055cc:	e001      	b.n	80055d2 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80055ce:	2300      	movs	r3, #0
 80055d0:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80055d2:	697b      	ldr	r3, [r7, #20]
 80055d4:	2b01      	cmp	r3, #1
 80055d6:	d102      	bne.n	80055de <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80055d8:	f000 fcfc 	bl	8005fd4 <xTimerCreateTimerTask>
 80055dc:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80055de:	697b      	ldr	r3, [r7, #20]
 80055e0:	2b01      	cmp	r3, #1
 80055e2:	d116      	bne.n	8005612 <vTaskStartScheduler+0x8e>
	__asm volatile
 80055e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80055e8:	f383 8811 	msr	BASEPRI, r3
 80055ec:	f3bf 8f6f 	isb	sy
 80055f0:	f3bf 8f4f 	dsb	sy
 80055f4:	613b      	str	r3, [r7, #16]
}
 80055f6:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80055f8:	4b12      	ldr	r3, [pc, #72]	; (8005644 <vTaskStartScheduler+0xc0>)
 80055fa:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80055fe:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8005600:	4b11      	ldr	r3, [pc, #68]	; (8005648 <vTaskStartScheduler+0xc4>)
 8005602:	2201      	movs	r2, #1
 8005604:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8005606:	4b11      	ldr	r3, [pc, #68]	; (800564c <vTaskStartScheduler+0xc8>)
 8005608:	2200      	movs	r2, #0
 800560a:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800560c:	f001 f8b8 	bl	8006780 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8005610:	e00e      	b.n	8005630 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8005612:	697b      	ldr	r3, [r7, #20]
 8005614:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005618:	d10a      	bne.n	8005630 <vTaskStartScheduler+0xac>
	__asm volatile
 800561a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800561e:	f383 8811 	msr	BASEPRI, r3
 8005622:	f3bf 8f6f 	isb	sy
 8005626:	f3bf 8f4f 	dsb	sy
 800562a:	60fb      	str	r3, [r7, #12]
}
 800562c:	bf00      	nop
 800562e:	e7fe      	b.n	800562e <vTaskStartScheduler+0xaa>
}
 8005630:	bf00      	nop
 8005632:	3718      	adds	r7, #24
 8005634:	46bd      	mov	sp, r7
 8005636:	bd80      	pop	{r7, pc}
 8005638:	08009cc0 	.word	0x08009cc0
 800563c:	08005c69 	.word	0x08005c69
 8005640:	20000efc 	.word	0x20000efc
 8005644:	20000ef8 	.word	0x20000ef8
 8005648:	20000ee4 	.word	0x20000ee4
 800564c:	20000edc 	.word	0x20000edc

08005650 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8005650:	b480      	push	{r7}
 8005652:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8005654:	4b04      	ldr	r3, [pc, #16]	; (8005668 <vTaskSuspendAll+0x18>)
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	3301      	adds	r3, #1
 800565a:	4a03      	ldr	r2, [pc, #12]	; (8005668 <vTaskSuspendAll+0x18>)
 800565c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800565e:	bf00      	nop
 8005660:	46bd      	mov	sp, r7
 8005662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005666:	4770      	bx	lr
 8005668:	20000f00 	.word	0x20000f00

0800566c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800566c:	b580      	push	{r7, lr}
 800566e:	b084      	sub	sp, #16
 8005670:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8005672:	2300      	movs	r3, #0
 8005674:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8005676:	2300      	movs	r3, #0
 8005678:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800567a:	4b42      	ldr	r3, [pc, #264]	; (8005784 <xTaskResumeAll+0x118>)
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	2b00      	cmp	r3, #0
 8005680:	d10a      	bne.n	8005698 <xTaskResumeAll+0x2c>
	__asm volatile
 8005682:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005686:	f383 8811 	msr	BASEPRI, r3
 800568a:	f3bf 8f6f 	isb	sy
 800568e:	f3bf 8f4f 	dsb	sy
 8005692:	603b      	str	r3, [r7, #0]
}
 8005694:	bf00      	nop
 8005696:	e7fe      	b.n	8005696 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8005698:	f001 f914 	bl	80068c4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800569c:	4b39      	ldr	r3, [pc, #228]	; (8005784 <xTaskResumeAll+0x118>)
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	3b01      	subs	r3, #1
 80056a2:	4a38      	ldr	r2, [pc, #224]	; (8005784 <xTaskResumeAll+0x118>)
 80056a4:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80056a6:	4b37      	ldr	r3, [pc, #220]	; (8005784 <xTaskResumeAll+0x118>)
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	2b00      	cmp	r3, #0
 80056ac:	d162      	bne.n	8005774 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80056ae:	4b36      	ldr	r3, [pc, #216]	; (8005788 <xTaskResumeAll+0x11c>)
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	2b00      	cmp	r3, #0
 80056b4:	d05e      	beq.n	8005774 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80056b6:	e02f      	b.n	8005718 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80056b8:	4b34      	ldr	r3, [pc, #208]	; (800578c <xTaskResumeAll+0x120>)
 80056ba:	68db      	ldr	r3, [r3, #12]
 80056bc:	68db      	ldr	r3, [r3, #12]
 80056be:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80056c0:	68fb      	ldr	r3, [r7, #12]
 80056c2:	3318      	adds	r3, #24
 80056c4:	4618      	mov	r0, r3
 80056c6:	f7ff f871 	bl	80047ac <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80056ca:	68fb      	ldr	r3, [r7, #12]
 80056cc:	3304      	adds	r3, #4
 80056ce:	4618      	mov	r0, r3
 80056d0:	f7ff f86c 	bl	80047ac <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80056d8:	4b2d      	ldr	r3, [pc, #180]	; (8005790 <xTaskResumeAll+0x124>)
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	429a      	cmp	r2, r3
 80056de:	d903      	bls.n	80056e8 <xTaskResumeAll+0x7c>
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80056e4:	4a2a      	ldr	r2, [pc, #168]	; (8005790 <xTaskResumeAll+0x124>)
 80056e6:	6013      	str	r3, [r2, #0]
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80056ec:	4613      	mov	r3, r2
 80056ee:	009b      	lsls	r3, r3, #2
 80056f0:	4413      	add	r3, r2
 80056f2:	009b      	lsls	r3, r3, #2
 80056f4:	4a27      	ldr	r2, [pc, #156]	; (8005794 <xTaskResumeAll+0x128>)
 80056f6:	441a      	add	r2, r3
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	3304      	adds	r3, #4
 80056fc:	4619      	mov	r1, r3
 80056fe:	4610      	mov	r0, r2
 8005700:	f7fe fff7 	bl	80046f2 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005708:	4b23      	ldr	r3, [pc, #140]	; (8005798 <xTaskResumeAll+0x12c>)
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800570e:	429a      	cmp	r2, r3
 8005710:	d302      	bcc.n	8005718 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8005712:	4b22      	ldr	r3, [pc, #136]	; (800579c <xTaskResumeAll+0x130>)
 8005714:	2201      	movs	r2, #1
 8005716:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005718:	4b1c      	ldr	r3, [pc, #112]	; (800578c <xTaskResumeAll+0x120>)
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	2b00      	cmp	r3, #0
 800571e:	d1cb      	bne.n	80056b8 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	2b00      	cmp	r3, #0
 8005724:	d001      	beq.n	800572a <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8005726:	f000 fb55 	bl	8005dd4 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800572a:	4b1d      	ldr	r3, [pc, #116]	; (80057a0 <xTaskResumeAll+0x134>)
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	2b00      	cmp	r3, #0
 8005734:	d010      	beq.n	8005758 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8005736:	f000 f847 	bl	80057c8 <xTaskIncrementTick>
 800573a:	4603      	mov	r3, r0
 800573c:	2b00      	cmp	r3, #0
 800573e:	d002      	beq.n	8005746 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8005740:	4b16      	ldr	r3, [pc, #88]	; (800579c <xTaskResumeAll+0x130>)
 8005742:	2201      	movs	r2, #1
 8005744:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	3b01      	subs	r3, #1
 800574a:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	2b00      	cmp	r3, #0
 8005750:	d1f1      	bne.n	8005736 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8005752:	4b13      	ldr	r3, [pc, #76]	; (80057a0 <xTaskResumeAll+0x134>)
 8005754:	2200      	movs	r2, #0
 8005756:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8005758:	4b10      	ldr	r3, [pc, #64]	; (800579c <xTaskResumeAll+0x130>)
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	2b00      	cmp	r3, #0
 800575e:	d009      	beq.n	8005774 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8005760:	2301      	movs	r3, #1
 8005762:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8005764:	4b0f      	ldr	r3, [pc, #60]	; (80057a4 <xTaskResumeAll+0x138>)
 8005766:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800576a:	601a      	str	r2, [r3, #0]
 800576c:	f3bf 8f4f 	dsb	sy
 8005770:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8005774:	f001 f8d6 	bl	8006924 <vPortExitCritical>

	return xAlreadyYielded;
 8005778:	68bb      	ldr	r3, [r7, #8]
}
 800577a:	4618      	mov	r0, r3
 800577c:	3710      	adds	r7, #16
 800577e:	46bd      	mov	sp, r7
 8005780:	bd80      	pop	{r7, pc}
 8005782:	bf00      	nop
 8005784:	20000f00 	.word	0x20000f00
 8005788:	20000ed8 	.word	0x20000ed8
 800578c:	20000e98 	.word	0x20000e98
 8005790:	20000ee0 	.word	0x20000ee0
 8005794:	20000a08 	.word	0x20000a08
 8005798:	20000a04 	.word	0x20000a04
 800579c:	20000eec 	.word	0x20000eec
 80057a0:	20000ee8 	.word	0x20000ee8
 80057a4:	e000ed04 	.word	0xe000ed04

080057a8 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80057a8:	b480      	push	{r7}
 80057aa:	b083      	sub	sp, #12
 80057ac:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80057ae:	4b05      	ldr	r3, [pc, #20]	; (80057c4 <xTaskGetTickCount+0x1c>)
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80057b4:	687b      	ldr	r3, [r7, #4]
}
 80057b6:	4618      	mov	r0, r3
 80057b8:	370c      	adds	r7, #12
 80057ba:	46bd      	mov	sp, r7
 80057bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057c0:	4770      	bx	lr
 80057c2:	bf00      	nop
 80057c4:	20000edc 	.word	0x20000edc

080057c8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80057c8:	b580      	push	{r7, lr}
 80057ca:	b086      	sub	sp, #24
 80057cc:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80057ce:	2300      	movs	r3, #0
 80057d0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80057d2:	4b4f      	ldr	r3, [pc, #316]	; (8005910 <xTaskIncrementTick+0x148>)
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	2b00      	cmp	r3, #0
 80057d8:	f040 808f 	bne.w	80058fa <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80057dc:	4b4d      	ldr	r3, [pc, #308]	; (8005914 <xTaskIncrementTick+0x14c>)
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	3301      	adds	r3, #1
 80057e2:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80057e4:	4a4b      	ldr	r2, [pc, #300]	; (8005914 <xTaskIncrementTick+0x14c>)
 80057e6:	693b      	ldr	r3, [r7, #16]
 80057e8:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80057ea:	693b      	ldr	r3, [r7, #16]
 80057ec:	2b00      	cmp	r3, #0
 80057ee:	d120      	bne.n	8005832 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 80057f0:	4b49      	ldr	r3, [pc, #292]	; (8005918 <xTaskIncrementTick+0x150>)
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	2b00      	cmp	r3, #0
 80057f8:	d00a      	beq.n	8005810 <xTaskIncrementTick+0x48>
	__asm volatile
 80057fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80057fe:	f383 8811 	msr	BASEPRI, r3
 8005802:	f3bf 8f6f 	isb	sy
 8005806:	f3bf 8f4f 	dsb	sy
 800580a:	603b      	str	r3, [r7, #0]
}
 800580c:	bf00      	nop
 800580e:	e7fe      	b.n	800580e <xTaskIncrementTick+0x46>
 8005810:	4b41      	ldr	r3, [pc, #260]	; (8005918 <xTaskIncrementTick+0x150>)
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	60fb      	str	r3, [r7, #12]
 8005816:	4b41      	ldr	r3, [pc, #260]	; (800591c <xTaskIncrementTick+0x154>)
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	4a3f      	ldr	r2, [pc, #252]	; (8005918 <xTaskIncrementTick+0x150>)
 800581c:	6013      	str	r3, [r2, #0]
 800581e:	4a3f      	ldr	r2, [pc, #252]	; (800591c <xTaskIncrementTick+0x154>)
 8005820:	68fb      	ldr	r3, [r7, #12]
 8005822:	6013      	str	r3, [r2, #0]
 8005824:	4b3e      	ldr	r3, [pc, #248]	; (8005920 <xTaskIncrementTick+0x158>)
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	3301      	adds	r3, #1
 800582a:	4a3d      	ldr	r2, [pc, #244]	; (8005920 <xTaskIncrementTick+0x158>)
 800582c:	6013      	str	r3, [r2, #0]
 800582e:	f000 fad1 	bl	8005dd4 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8005832:	4b3c      	ldr	r3, [pc, #240]	; (8005924 <xTaskIncrementTick+0x15c>)
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	693a      	ldr	r2, [r7, #16]
 8005838:	429a      	cmp	r2, r3
 800583a:	d349      	bcc.n	80058d0 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800583c:	4b36      	ldr	r3, [pc, #216]	; (8005918 <xTaskIncrementTick+0x150>)
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	2b00      	cmp	r3, #0
 8005844:	d104      	bne.n	8005850 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005846:	4b37      	ldr	r3, [pc, #220]	; (8005924 <xTaskIncrementTick+0x15c>)
 8005848:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800584c:	601a      	str	r2, [r3, #0]
					break;
 800584e:	e03f      	b.n	80058d0 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005850:	4b31      	ldr	r3, [pc, #196]	; (8005918 <xTaskIncrementTick+0x150>)
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	68db      	ldr	r3, [r3, #12]
 8005856:	68db      	ldr	r3, [r3, #12]
 8005858:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800585a:	68bb      	ldr	r3, [r7, #8]
 800585c:	685b      	ldr	r3, [r3, #4]
 800585e:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8005860:	693a      	ldr	r2, [r7, #16]
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	429a      	cmp	r2, r3
 8005866:	d203      	bcs.n	8005870 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8005868:	4a2e      	ldr	r2, [pc, #184]	; (8005924 <xTaskIncrementTick+0x15c>)
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800586e:	e02f      	b.n	80058d0 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005870:	68bb      	ldr	r3, [r7, #8]
 8005872:	3304      	adds	r3, #4
 8005874:	4618      	mov	r0, r3
 8005876:	f7fe ff99 	bl	80047ac <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800587a:	68bb      	ldr	r3, [r7, #8]
 800587c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800587e:	2b00      	cmp	r3, #0
 8005880:	d004      	beq.n	800588c <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005882:	68bb      	ldr	r3, [r7, #8]
 8005884:	3318      	adds	r3, #24
 8005886:	4618      	mov	r0, r3
 8005888:	f7fe ff90 	bl	80047ac <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800588c:	68bb      	ldr	r3, [r7, #8]
 800588e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005890:	4b25      	ldr	r3, [pc, #148]	; (8005928 <xTaskIncrementTick+0x160>)
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	429a      	cmp	r2, r3
 8005896:	d903      	bls.n	80058a0 <xTaskIncrementTick+0xd8>
 8005898:	68bb      	ldr	r3, [r7, #8]
 800589a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800589c:	4a22      	ldr	r2, [pc, #136]	; (8005928 <xTaskIncrementTick+0x160>)
 800589e:	6013      	str	r3, [r2, #0]
 80058a0:	68bb      	ldr	r3, [r7, #8]
 80058a2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80058a4:	4613      	mov	r3, r2
 80058a6:	009b      	lsls	r3, r3, #2
 80058a8:	4413      	add	r3, r2
 80058aa:	009b      	lsls	r3, r3, #2
 80058ac:	4a1f      	ldr	r2, [pc, #124]	; (800592c <xTaskIncrementTick+0x164>)
 80058ae:	441a      	add	r2, r3
 80058b0:	68bb      	ldr	r3, [r7, #8]
 80058b2:	3304      	adds	r3, #4
 80058b4:	4619      	mov	r1, r3
 80058b6:	4610      	mov	r0, r2
 80058b8:	f7fe ff1b 	bl	80046f2 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80058bc:	68bb      	ldr	r3, [r7, #8]
 80058be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80058c0:	4b1b      	ldr	r3, [pc, #108]	; (8005930 <xTaskIncrementTick+0x168>)
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80058c6:	429a      	cmp	r2, r3
 80058c8:	d3b8      	bcc.n	800583c <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 80058ca:	2301      	movs	r3, #1
 80058cc:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80058ce:	e7b5      	b.n	800583c <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80058d0:	4b17      	ldr	r3, [pc, #92]	; (8005930 <xTaskIncrementTick+0x168>)
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80058d6:	4915      	ldr	r1, [pc, #84]	; (800592c <xTaskIncrementTick+0x164>)
 80058d8:	4613      	mov	r3, r2
 80058da:	009b      	lsls	r3, r3, #2
 80058dc:	4413      	add	r3, r2
 80058de:	009b      	lsls	r3, r3, #2
 80058e0:	440b      	add	r3, r1
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	2b01      	cmp	r3, #1
 80058e6:	d901      	bls.n	80058ec <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 80058e8:	2301      	movs	r3, #1
 80058ea:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80058ec:	4b11      	ldr	r3, [pc, #68]	; (8005934 <xTaskIncrementTick+0x16c>)
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	2b00      	cmp	r3, #0
 80058f2:	d007      	beq.n	8005904 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 80058f4:	2301      	movs	r3, #1
 80058f6:	617b      	str	r3, [r7, #20]
 80058f8:	e004      	b.n	8005904 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80058fa:	4b0f      	ldr	r3, [pc, #60]	; (8005938 <xTaskIncrementTick+0x170>)
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	3301      	adds	r3, #1
 8005900:	4a0d      	ldr	r2, [pc, #52]	; (8005938 <xTaskIncrementTick+0x170>)
 8005902:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8005904:	697b      	ldr	r3, [r7, #20]
}
 8005906:	4618      	mov	r0, r3
 8005908:	3718      	adds	r7, #24
 800590a:	46bd      	mov	sp, r7
 800590c:	bd80      	pop	{r7, pc}
 800590e:	bf00      	nop
 8005910:	20000f00 	.word	0x20000f00
 8005914:	20000edc 	.word	0x20000edc
 8005918:	20000e90 	.word	0x20000e90
 800591c:	20000e94 	.word	0x20000e94
 8005920:	20000ef0 	.word	0x20000ef0
 8005924:	20000ef8 	.word	0x20000ef8
 8005928:	20000ee0 	.word	0x20000ee0
 800592c:	20000a08 	.word	0x20000a08
 8005930:	20000a04 	.word	0x20000a04
 8005934:	20000eec 	.word	0x20000eec
 8005938:	20000ee8 	.word	0x20000ee8

0800593c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800593c:	b480      	push	{r7}
 800593e:	b085      	sub	sp, #20
 8005940:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8005942:	4b28      	ldr	r3, [pc, #160]	; (80059e4 <vTaskSwitchContext+0xa8>)
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	2b00      	cmp	r3, #0
 8005948:	d003      	beq.n	8005952 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800594a:	4b27      	ldr	r3, [pc, #156]	; (80059e8 <vTaskSwitchContext+0xac>)
 800594c:	2201      	movs	r2, #1
 800594e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8005950:	e041      	b.n	80059d6 <vTaskSwitchContext+0x9a>
		xYieldPending = pdFALSE;
 8005952:	4b25      	ldr	r3, [pc, #148]	; (80059e8 <vTaskSwitchContext+0xac>)
 8005954:	2200      	movs	r2, #0
 8005956:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005958:	4b24      	ldr	r3, [pc, #144]	; (80059ec <vTaskSwitchContext+0xb0>)
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	60fb      	str	r3, [r7, #12]
 800595e:	e010      	b.n	8005982 <vTaskSwitchContext+0x46>
 8005960:	68fb      	ldr	r3, [r7, #12]
 8005962:	2b00      	cmp	r3, #0
 8005964:	d10a      	bne.n	800597c <vTaskSwitchContext+0x40>
	__asm volatile
 8005966:	f04f 0350 	mov.w	r3, #80	; 0x50
 800596a:	f383 8811 	msr	BASEPRI, r3
 800596e:	f3bf 8f6f 	isb	sy
 8005972:	f3bf 8f4f 	dsb	sy
 8005976:	607b      	str	r3, [r7, #4]
}
 8005978:	bf00      	nop
 800597a:	e7fe      	b.n	800597a <vTaskSwitchContext+0x3e>
 800597c:	68fb      	ldr	r3, [r7, #12]
 800597e:	3b01      	subs	r3, #1
 8005980:	60fb      	str	r3, [r7, #12]
 8005982:	491b      	ldr	r1, [pc, #108]	; (80059f0 <vTaskSwitchContext+0xb4>)
 8005984:	68fa      	ldr	r2, [r7, #12]
 8005986:	4613      	mov	r3, r2
 8005988:	009b      	lsls	r3, r3, #2
 800598a:	4413      	add	r3, r2
 800598c:	009b      	lsls	r3, r3, #2
 800598e:	440b      	add	r3, r1
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	2b00      	cmp	r3, #0
 8005994:	d0e4      	beq.n	8005960 <vTaskSwitchContext+0x24>
 8005996:	68fa      	ldr	r2, [r7, #12]
 8005998:	4613      	mov	r3, r2
 800599a:	009b      	lsls	r3, r3, #2
 800599c:	4413      	add	r3, r2
 800599e:	009b      	lsls	r3, r3, #2
 80059a0:	4a13      	ldr	r2, [pc, #76]	; (80059f0 <vTaskSwitchContext+0xb4>)
 80059a2:	4413      	add	r3, r2
 80059a4:	60bb      	str	r3, [r7, #8]
 80059a6:	68bb      	ldr	r3, [r7, #8]
 80059a8:	685b      	ldr	r3, [r3, #4]
 80059aa:	685a      	ldr	r2, [r3, #4]
 80059ac:	68bb      	ldr	r3, [r7, #8]
 80059ae:	605a      	str	r2, [r3, #4]
 80059b0:	68bb      	ldr	r3, [r7, #8]
 80059b2:	685a      	ldr	r2, [r3, #4]
 80059b4:	68bb      	ldr	r3, [r7, #8]
 80059b6:	3308      	adds	r3, #8
 80059b8:	429a      	cmp	r2, r3
 80059ba:	d104      	bne.n	80059c6 <vTaskSwitchContext+0x8a>
 80059bc:	68bb      	ldr	r3, [r7, #8]
 80059be:	685b      	ldr	r3, [r3, #4]
 80059c0:	685a      	ldr	r2, [r3, #4]
 80059c2:	68bb      	ldr	r3, [r7, #8]
 80059c4:	605a      	str	r2, [r3, #4]
 80059c6:	68bb      	ldr	r3, [r7, #8]
 80059c8:	685b      	ldr	r3, [r3, #4]
 80059ca:	68db      	ldr	r3, [r3, #12]
 80059cc:	4a09      	ldr	r2, [pc, #36]	; (80059f4 <vTaskSwitchContext+0xb8>)
 80059ce:	6013      	str	r3, [r2, #0]
 80059d0:	4a06      	ldr	r2, [pc, #24]	; (80059ec <vTaskSwitchContext+0xb0>)
 80059d2:	68fb      	ldr	r3, [r7, #12]
 80059d4:	6013      	str	r3, [r2, #0]
}
 80059d6:	bf00      	nop
 80059d8:	3714      	adds	r7, #20
 80059da:	46bd      	mov	sp, r7
 80059dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059e0:	4770      	bx	lr
 80059e2:	bf00      	nop
 80059e4:	20000f00 	.word	0x20000f00
 80059e8:	20000eec 	.word	0x20000eec
 80059ec:	20000ee0 	.word	0x20000ee0
 80059f0:	20000a08 	.word	0x20000a08
 80059f4:	20000a04 	.word	0x20000a04

080059f8 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80059f8:	b580      	push	{r7, lr}
 80059fa:	b084      	sub	sp, #16
 80059fc:	af00      	add	r7, sp, #0
 80059fe:	6078      	str	r0, [r7, #4]
 8005a00:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	2b00      	cmp	r3, #0
 8005a06:	d10a      	bne.n	8005a1e <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8005a08:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a0c:	f383 8811 	msr	BASEPRI, r3
 8005a10:	f3bf 8f6f 	isb	sy
 8005a14:	f3bf 8f4f 	dsb	sy
 8005a18:	60fb      	str	r3, [r7, #12]
}
 8005a1a:	bf00      	nop
 8005a1c:	e7fe      	b.n	8005a1c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005a1e:	4b07      	ldr	r3, [pc, #28]	; (8005a3c <vTaskPlaceOnEventList+0x44>)
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	3318      	adds	r3, #24
 8005a24:	4619      	mov	r1, r3
 8005a26:	6878      	ldr	r0, [r7, #4]
 8005a28:	f7fe fe87 	bl	800473a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8005a2c:	2101      	movs	r1, #1
 8005a2e:	6838      	ldr	r0, [r7, #0]
 8005a30:	f000 fa7c 	bl	8005f2c <prvAddCurrentTaskToDelayedList>
}
 8005a34:	bf00      	nop
 8005a36:	3710      	adds	r7, #16
 8005a38:	46bd      	mov	sp, r7
 8005a3a:	bd80      	pop	{r7, pc}
 8005a3c:	20000a04 	.word	0x20000a04

08005a40 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8005a40:	b580      	push	{r7, lr}
 8005a42:	b086      	sub	sp, #24
 8005a44:	af00      	add	r7, sp, #0
 8005a46:	60f8      	str	r0, [r7, #12]
 8005a48:	60b9      	str	r1, [r7, #8]
 8005a4a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8005a4c:	68fb      	ldr	r3, [r7, #12]
 8005a4e:	2b00      	cmp	r3, #0
 8005a50:	d10a      	bne.n	8005a68 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 8005a52:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a56:	f383 8811 	msr	BASEPRI, r3
 8005a5a:	f3bf 8f6f 	isb	sy
 8005a5e:	f3bf 8f4f 	dsb	sy
 8005a62:	617b      	str	r3, [r7, #20]
}
 8005a64:	bf00      	nop
 8005a66:	e7fe      	b.n	8005a66 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005a68:	4b0a      	ldr	r3, [pc, #40]	; (8005a94 <vTaskPlaceOnEventListRestricted+0x54>)
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	3318      	adds	r3, #24
 8005a6e:	4619      	mov	r1, r3
 8005a70:	68f8      	ldr	r0, [r7, #12]
 8005a72:	f7fe fe3e 	bl	80046f2 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	2b00      	cmp	r3, #0
 8005a7a:	d002      	beq.n	8005a82 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8005a7c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005a80:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8005a82:	6879      	ldr	r1, [r7, #4]
 8005a84:	68b8      	ldr	r0, [r7, #8]
 8005a86:	f000 fa51 	bl	8005f2c <prvAddCurrentTaskToDelayedList>
	}
 8005a8a:	bf00      	nop
 8005a8c:	3718      	adds	r7, #24
 8005a8e:	46bd      	mov	sp, r7
 8005a90:	bd80      	pop	{r7, pc}
 8005a92:	bf00      	nop
 8005a94:	20000a04 	.word	0x20000a04

08005a98 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8005a98:	b580      	push	{r7, lr}
 8005a9a:	b086      	sub	sp, #24
 8005a9c:	af00      	add	r7, sp, #0
 8005a9e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	68db      	ldr	r3, [r3, #12]
 8005aa4:	68db      	ldr	r3, [r3, #12]
 8005aa6:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8005aa8:	693b      	ldr	r3, [r7, #16]
 8005aaa:	2b00      	cmp	r3, #0
 8005aac:	d10a      	bne.n	8005ac4 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8005aae:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005ab2:	f383 8811 	msr	BASEPRI, r3
 8005ab6:	f3bf 8f6f 	isb	sy
 8005aba:	f3bf 8f4f 	dsb	sy
 8005abe:	60fb      	str	r3, [r7, #12]
}
 8005ac0:	bf00      	nop
 8005ac2:	e7fe      	b.n	8005ac2 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8005ac4:	693b      	ldr	r3, [r7, #16]
 8005ac6:	3318      	adds	r3, #24
 8005ac8:	4618      	mov	r0, r3
 8005aca:	f7fe fe6f 	bl	80047ac <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005ace:	4b1e      	ldr	r3, [pc, #120]	; (8005b48 <xTaskRemoveFromEventList+0xb0>)
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	2b00      	cmp	r3, #0
 8005ad4:	d11d      	bne.n	8005b12 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8005ad6:	693b      	ldr	r3, [r7, #16]
 8005ad8:	3304      	adds	r3, #4
 8005ada:	4618      	mov	r0, r3
 8005adc:	f7fe fe66 	bl	80047ac <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8005ae0:	693b      	ldr	r3, [r7, #16]
 8005ae2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005ae4:	4b19      	ldr	r3, [pc, #100]	; (8005b4c <xTaskRemoveFromEventList+0xb4>)
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	429a      	cmp	r2, r3
 8005aea:	d903      	bls.n	8005af4 <xTaskRemoveFromEventList+0x5c>
 8005aec:	693b      	ldr	r3, [r7, #16]
 8005aee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005af0:	4a16      	ldr	r2, [pc, #88]	; (8005b4c <xTaskRemoveFromEventList+0xb4>)
 8005af2:	6013      	str	r3, [r2, #0]
 8005af4:	693b      	ldr	r3, [r7, #16]
 8005af6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005af8:	4613      	mov	r3, r2
 8005afa:	009b      	lsls	r3, r3, #2
 8005afc:	4413      	add	r3, r2
 8005afe:	009b      	lsls	r3, r3, #2
 8005b00:	4a13      	ldr	r2, [pc, #76]	; (8005b50 <xTaskRemoveFromEventList+0xb8>)
 8005b02:	441a      	add	r2, r3
 8005b04:	693b      	ldr	r3, [r7, #16]
 8005b06:	3304      	adds	r3, #4
 8005b08:	4619      	mov	r1, r3
 8005b0a:	4610      	mov	r0, r2
 8005b0c:	f7fe fdf1 	bl	80046f2 <vListInsertEnd>
 8005b10:	e005      	b.n	8005b1e <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8005b12:	693b      	ldr	r3, [r7, #16]
 8005b14:	3318      	adds	r3, #24
 8005b16:	4619      	mov	r1, r3
 8005b18:	480e      	ldr	r0, [pc, #56]	; (8005b54 <xTaskRemoveFromEventList+0xbc>)
 8005b1a:	f7fe fdea 	bl	80046f2 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8005b1e:	693b      	ldr	r3, [r7, #16]
 8005b20:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005b22:	4b0d      	ldr	r3, [pc, #52]	; (8005b58 <xTaskRemoveFromEventList+0xc0>)
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b28:	429a      	cmp	r2, r3
 8005b2a:	d905      	bls.n	8005b38 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8005b2c:	2301      	movs	r3, #1
 8005b2e:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8005b30:	4b0a      	ldr	r3, [pc, #40]	; (8005b5c <xTaskRemoveFromEventList+0xc4>)
 8005b32:	2201      	movs	r2, #1
 8005b34:	601a      	str	r2, [r3, #0]
 8005b36:	e001      	b.n	8005b3c <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8005b38:	2300      	movs	r3, #0
 8005b3a:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8005b3c:	697b      	ldr	r3, [r7, #20]
}
 8005b3e:	4618      	mov	r0, r3
 8005b40:	3718      	adds	r7, #24
 8005b42:	46bd      	mov	sp, r7
 8005b44:	bd80      	pop	{r7, pc}
 8005b46:	bf00      	nop
 8005b48:	20000f00 	.word	0x20000f00
 8005b4c:	20000ee0 	.word	0x20000ee0
 8005b50:	20000a08 	.word	0x20000a08
 8005b54:	20000e98 	.word	0x20000e98
 8005b58:	20000a04 	.word	0x20000a04
 8005b5c:	20000eec 	.word	0x20000eec

08005b60 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8005b60:	b480      	push	{r7}
 8005b62:	b083      	sub	sp, #12
 8005b64:	af00      	add	r7, sp, #0
 8005b66:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8005b68:	4b06      	ldr	r3, [pc, #24]	; (8005b84 <vTaskInternalSetTimeOutState+0x24>)
 8005b6a:	681a      	ldr	r2, [r3, #0]
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8005b70:	4b05      	ldr	r3, [pc, #20]	; (8005b88 <vTaskInternalSetTimeOutState+0x28>)
 8005b72:	681a      	ldr	r2, [r3, #0]
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	605a      	str	r2, [r3, #4]
}
 8005b78:	bf00      	nop
 8005b7a:	370c      	adds	r7, #12
 8005b7c:	46bd      	mov	sp, r7
 8005b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b82:	4770      	bx	lr
 8005b84:	20000ef0 	.word	0x20000ef0
 8005b88:	20000edc 	.word	0x20000edc

08005b8c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8005b8c:	b580      	push	{r7, lr}
 8005b8e:	b088      	sub	sp, #32
 8005b90:	af00      	add	r7, sp, #0
 8005b92:	6078      	str	r0, [r7, #4]
 8005b94:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	2b00      	cmp	r3, #0
 8005b9a:	d10a      	bne.n	8005bb2 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8005b9c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005ba0:	f383 8811 	msr	BASEPRI, r3
 8005ba4:	f3bf 8f6f 	isb	sy
 8005ba8:	f3bf 8f4f 	dsb	sy
 8005bac:	613b      	str	r3, [r7, #16]
}
 8005bae:	bf00      	nop
 8005bb0:	e7fe      	b.n	8005bb0 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8005bb2:	683b      	ldr	r3, [r7, #0]
 8005bb4:	2b00      	cmp	r3, #0
 8005bb6:	d10a      	bne.n	8005bce <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8005bb8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005bbc:	f383 8811 	msr	BASEPRI, r3
 8005bc0:	f3bf 8f6f 	isb	sy
 8005bc4:	f3bf 8f4f 	dsb	sy
 8005bc8:	60fb      	str	r3, [r7, #12]
}
 8005bca:	bf00      	nop
 8005bcc:	e7fe      	b.n	8005bcc <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8005bce:	f000 fe79 	bl	80068c4 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8005bd2:	4b1d      	ldr	r3, [pc, #116]	; (8005c48 <xTaskCheckForTimeOut+0xbc>)
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	685b      	ldr	r3, [r3, #4]
 8005bdc:	69ba      	ldr	r2, [r7, #24]
 8005bde:	1ad3      	subs	r3, r2, r3
 8005be0:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8005be2:	683b      	ldr	r3, [r7, #0]
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005bea:	d102      	bne.n	8005bf2 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8005bec:	2300      	movs	r3, #0
 8005bee:	61fb      	str	r3, [r7, #28]
 8005bf0:	e023      	b.n	8005c3a <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	681a      	ldr	r2, [r3, #0]
 8005bf6:	4b15      	ldr	r3, [pc, #84]	; (8005c4c <xTaskCheckForTimeOut+0xc0>)
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	429a      	cmp	r2, r3
 8005bfc:	d007      	beq.n	8005c0e <xTaskCheckForTimeOut+0x82>
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	685b      	ldr	r3, [r3, #4]
 8005c02:	69ba      	ldr	r2, [r7, #24]
 8005c04:	429a      	cmp	r2, r3
 8005c06:	d302      	bcc.n	8005c0e <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8005c08:	2301      	movs	r3, #1
 8005c0a:	61fb      	str	r3, [r7, #28]
 8005c0c:	e015      	b.n	8005c3a <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8005c0e:	683b      	ldr	r3, [r7, #0]
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	697a      	ldr	r2, [r7, #20]
 8005c14:	429a      	cmp	r2, r3
 8005c16:	d20b      	bcs.n	8005c30 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8005c18:	683b      	ldr	r3, [r7, #0]
 8005c1a:	681a      	ldr	r2, [r3, #0]
 8005c1c:	697b      	ldr	r3, [r7, #20]
 8005c1e:	1ad2      	subs	r2, r2, r3
 8005c20:	683b      	ldr	r3, [r7, #0]
 8005c22:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8005c24:	6878      	ldr	r0, [r7, #4]
 8005c26:	f7ff ff9b 	bl	8005b60 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8005c2a:	2300      	movs	r3, #0
 8005c2c:	61fb      	str	r3, [r7, #28]
 8005c2e:	e004      	b.n	8005c3a <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8005c30:	683b      	ldr	r3, [r7, #0]
 8005c32:	2200      	movs	r2, #0
 8005c34:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8005c36:	2301      	movs	r3, #1
 8005c38:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8005c3a:	f000 fe73 	bl	8006924 <vPortExitCritical>

	return xReturn;
 8005c3e:	69fb      	ldr	r3, [r7, #28]
}
 8005c40:	4618      	mov	r0, r3
 8005c42:	3720      	adds	r7, #32
 8005c44:	46bd      	mov	sp, r7
 8005c46:	bd80      	pop	{r7, pc}
 8005c48:	20000edc 	.word	0x20000edc
 8005c4c:	20000ef0 	.word	0x20000ef0

08005c50 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8005c50:	b480      	push	{r7}
 8005c52:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8005c54:	4b03      	ldr	r3, [pc, #12]	; (8005c64 <vTaskMissedYield+0x14>)
 8005c56:	2201      	movs	r2, #1
 8005c58:	601a      	str	r2, [r3, #0]
}
 8005c5a:	bf00      	nop
 8005c5c:	46bd      	mov	sp, r7
 8005c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c62:	4770      	bx	lr
 8005c64:	20000eec 	.word	0x20000eec

08005c68 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8005c68:	b580      	push	{r7, lr}
 8005c6a:	b082      	sub	sp, #8
 8005c6c:	af00      	add	r7, sp, #0
 8005c6e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8005c70:	f000 f852 	bl	8005d18 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8005c74:	4b06      	ldr	r3, [pc, #24]	; (8005c90 <prvIdleTask+0x28>)
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	2b01      	cmp	r3, #1
 8005c7a:	d9f9      	bls.n	8005c70 <prvIdleTask+0x8>
			{
				taskYIELD();
 8005c7c:	4b05      	ldr	r3, [pc, #20]	; (8005c94 <prvIdleTask+0x2c>)
 8005c7e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005c82:	601a      	str	r2, [r3, #0]
 8005c84:	f3bf 8f4f 	dsb	sy
 8005c88:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8005c8c:	e7f0      	b.n	8005c70 <prvIdleTask+0x8>
 8005c8e:	bf00      	nop
 8005c90:	20000a08 	.word	0x20000a08
 8005c94:	e000ed04 	.word	0xe000ed04

08005c98 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8005c98:	b580      	push	{r7, lr}
 8005c9a:	b082      	sub	sp, #8
 8005c9c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005c9e:	2300      	movs	r3, #0
 8005ca0:	607b      	str	r3, [r7, #4]
 8005ca2:	e00c      	b.n	8005cbe <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8005ca4:	687a      	ldr	r2, [r7, #4]
 8005ca6:	4613      	mov	r3, r2
 8005ca8:	009b      	lsls	r3, r3, #2
 8005caa:	4413      	add	r3, r2
 8005cac:	009b      	lsls	r3, r3, #2
 8005cae:	4a12      	ldr	r2, [pc, #72]	; (8005cf8 <prvInitialiseTaskLists+0x60>)
 8005cb0:	4413      	add	r3, r2
 8005cb2:	4618      	mov	r0, r3
 8005cb4:	f7fe fcf0 	bl	8004698 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	3301      	adds	r3, #1
 8005cbc:	607b      	str	r3, [r7, #4]
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	2b37      	cmp	r3, #55	; 0x37
 8005cc2:	d9ef      	bls.n	8005ca4 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8005cc4:	480d      	ldr	r0, [pc, #52]	; (8005cfc <prvInitialiseTaskLists+0x64>)
 8005cc6:	f7fe fce7 	bl	8004698 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8005cca:	480d      	ldr	r0, [pc, #52]	; (8005d00 <prvInitialiseTaskLists+0x68>)
 8005ccc:	f7fe fce4 	bl	8004698 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8005cd0:	480c      	ldr	r0, [pc, #48]	; (8005d04 <prvInitialiseTaskLists+0x6c>)
 8005cd2:	f7fe fce1 	bl	8004698 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8005cd6:	480c      	ldr	r0, [pc, #48]	; (8005d08 <prvInitialiseTaskLists+0x70>)
 8005cd8:	f7fe fcde 	bl	8004698 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8005cdc:	480b      	ldr	r0, [pc, #44]	; (8005d0c <prvInitialiseTaskLists+0x74>)
 8005cde:	f7fe fcdb 	bl	8004698 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8005ce2:	4b0b      	ldr	r3, [pc, #44]	; (8005d10 <prvInitialiseTaskLists+0x78>)
 8005ce4:	4a05      	ldr	r2, [pc, #20]	; (8005cfc <prvInitialiseTaskLists+0x64>)
 8005ce6:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8005ce8:	4b0a      	ldr	r3, [pc, #40]	; (8005d14 <prvInitialiseTaskLists+0x7c>)
 8005cea:	4a05      	ldr	r2, [pc, #20]	; (8005d00 <prvInitialiseTaskLists+0x68>)
 8005cec:	601a      	str	r2, [r3, #0]
}
 8005cee:	bf00      	nop
 8005cf0:	3708      	adds	r7, #8
 8005cf2:	46bd      	mov	sp, r7
 8005cf4:	bd80      	pop	{r7, pc}
 8005cf6:	bf00      	nop
 8005cf8:	20000a08 	.word	0x20000a08
 8005cfc:	20000e68 	.word	0x20000e68
 8005d00:	20000e7c 	.word	0x20000e7c
 8005d04:	20000e98 	.word	0x20000e98
 8005d08:	20000eac 	.word	0x20000eac
 8005d0c:	20000ec4 	.word	0x20000ec4
 8005d10:	20000e90 	.word	0x20000e90
 8005d14:	20000e94 	.word	0x20000e94

08005d18 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8005d18:	b580      	push	{r7, lr}
 8005d1a:	b082      	sub	sp, #8
 8005d1c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005d1e:	e019      	b.n	8005d54 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8005d20:	f000 fdd0 	bl	80068c4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005d24:	4b10      	ldr	r3, [pc, #64]	; (8005d68 <prvCheckTasksWaitingTermination+0x50>)
 8005d26:	68db      	ldr	r3, [r3, #12]
 8005d28:	68db      	ldr	r3, [r3, #12]
 8005d2a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	3304      	adds	r3, #4
 8005d30:	4618      	mov	r0, r3
 8005d32:	f7fe fd3b 	bl	80047ac <uxListRemove>
				--uxCurrentNumberOfTasks;
 8005d36:	4b0d      	ldr	r3, [pc, #52]	; (8005d6c <prvCheckTasksWaitingTermination+0x54>)
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	3b01      	subs	r3, #1
 8005d3c:	4a0b      	ldr	r2, [pc, #44]	; (8005d6c <prvCheckTasksWaitingTermination+0x54>)
 8005d3e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8005d40:	4b0b      	ldr	r3, [pc, #44]	; (8005d70 <prvCheckTasksWaitingTermination+0x58>)
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	3b01      	subs	r3, #1
 8005d46:	4a0a      	ldr	r2, [pc, #40]	; (8005d70 <prvCheckTasksWaitingTermination+0x58>)
 8005d48:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8005d4a:	f000 fdeb 	bl	8006924 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8005d4e:	6878      	ldr	r0, [r7, #4]
 8005d50:	f000 f810 	bl	8005d74 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005d54:	4b06      	ldr	r3, [pc, #24]	; (8005d70 <prvCheckTasksWaitingTermination+0x58>)
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	2b00      	cmp	r3, #0
 8005d5a:	d1e1      	bne.n	8005d20 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8005d5c:	bf00      	nop
 8005d5e:	bf00      	nop
 8005d60:	3708      	adds	r7, #8
 8005d62:	46bd      	mov	sp, r7
 8005d64:	bd80      	pop	{r7, pc}
 8005d66:	bf00      	nop
 8005d68:	20000eac 	.word	0x20000eac
 8005d6c:	20000ed8 	.word	0x20000ed8
 8005d70:	20000ec0 	.word	0x20000ec0

08005d74 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8005d74:	b580      	push	{r7, lr}
 8005d76:	b084      	sub	sp, #16
 8005d78:	af00      	add	r7, sp, #0
 8005d7a:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8005d82:	2b00      	cmp	r3, #0
 8005d84:	d108      	bne.n	8005d98 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d8a:	4618      	mov	r0, r3
 8005d8c:	f000 ff88 	bl	8006ca0 <vPortFree>
				vPortFree( pxTCB );
 8005d90:	6878      	ldr	r0, [r7, #4]
 8005d92:	f000 ff85 	bl	8006ca0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8005d96:	e018      	b.n	8005dca <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8005d9e:	2b01      	cmp	r3, #1
 8005da0:	d103      	bne.n	8005daa <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8005da2:	6878      	ldr	r0, [r7, #4]
 8005da4:	f000 ff7c 	bl	8006ca0 <vPortFree>
	}
 8005da8:	e00f      	b.n	8005dca <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8005db0:	2b02      	cmp	r3, #2
 8005db2:	d00a      	beq.n	8005dca <prvDeleteTCB+0x56>
	__asm volatile
 8005db4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005db8:	f383 8811 	msr	BASEPRI, r3
 8005dbc:	f3bf 8f6f 	isb	sy
 8005dc0:	f3bf 8f4f 	dsb	sy
 8005dc4:	60fb      	str	r3, [r7, #12]
}
 8005dc6:	bf00      	nop
 8005dc8:	e7fe      	b.n	8005dc8 <prvDeleteTCB+0x54>
	}
 8005dca:	bf00      	nop
 8005dcc:	3710      	adds	r7, #16
 8005dce:	46bd      	mov	sp, r7
 8005dd0:	bd80      	pop	{r7, pc}
	...

08005dd4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8005dd4:	b480      	push	{r7}
 8005dd6:	b083      	sub	sp, #12
 8005dd8:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005dda:	4b0c      	ldr	r3, [pc, #48]	; (8005e0c <prvResetNextTaskUnblockTime+0x38>)
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	2b00      	cmp	r3, #0
 8005de2:	d104      	bne.n	8005dee <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8005de4:	4b0a      	ldr	r3, [pc, #40]	; (8005e10 <prvResetNextTaskUnblockTime+0x3c>)
 8005de6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005dea:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8005dec:	e008      	b.n	8005e00 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005dee:	4b07      	ldr	r3, [pc, #28]	; (8005e0c <prvResetNextTaskUnblockTime+0x38>)
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	68db      	ldr	r3, [r3, #12]
 8005df4:	68db      	ldr	r3, [r3, #12]
 8005df6:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	685b      	ldr	r3, [r3, #4]
 8005dfc:	4a04      	ldr	r2, [pc, #16]	; (8005e10 <prvResetNextTaskUnblockTime+0x3c>)
 8005dfe:	6013      	str	r3, [r2, #0]
}
 8005e00:	bf00      	nop
 8005e02:	370c      	adds	r7, #12
 8005e04:	46bd      	mov	sp, r7
 8005e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e0a:	4770      	bx	lr
 8005e0c:	20000e90 	.word	0x20000e90
 8005e10:	20000ef8 	.word	0x20000ef8

08005e14 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8005e14:	b480      	push	{r7}
 8005e16:	b083      	sub	sp, #12
 8005e18:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8005e1a:	4b0b      	ldr	r3, [pc, #44]	; (8005e48 <xTaskGetSchedulerState+0x34>)
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	2b00      	cmp	r3, #0
 8005e20:	d102      	bne.n	8005e28 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8005e22:	2301      	movs	r3, #1
 8005e24:	607b      	str	r3, [r7, #4]
 8005e26:	e008      	b.n	8005e3a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005e28:	4b08      	ldr	r3, [pc, #32]	; (8005e4c <xTaskGetSchedulerState+0x38>)
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	2b00      	cmp	r3, #0
 8005e2e:	d102      	bne.n	8005e36 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8005e30:	2302      	movs	r3, #2
 8005e32:	607b      	str	r3, [r7, #4]
 8005e34:	e001      	b.n	8005e3a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8005e36:	2300      	movs	r3, #0
 8005e38:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8005e3a:	687b      	ldr	r3, [r7, #4]
	}
 8005e3c:	4618      	mov	r0, r3
 8005e3e:	370c      	adds	r7, #12
 8005e40:	46bd      	mov	sp, r7
 8005e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e46:	4770      	bx	lr
 8005e48:	20000ee4 	.word	0x20000ee4
 8005e4c:	20000f00 	.word	0x20000f00

08005e50 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8005e50:	b580      	push	{r7, lr}
 8005e52:	b086      	sub	sp, #24
 8005e54:	af00      	add	r7, sp, #0
 8005e56:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8005e5c:	2300      	movs	r3, #0
 8005e5e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	2b00      	cmp	r3, #0
 8005e64:	d056      	beq.n	8005f14 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8005e66:	4b2e      	ldr	r3, [pc, #184]	; (8005f20 <xTaskPriorityDisinherit+0xd0>)
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	693a      	ldr	r2, [r7, #16]
 8005e6c:	429a      	cmp	r2, r3
 8005e6e:	d00a      	beq.n	8005e86 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8005e70:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005e74:	f383 8811 	msr	BASEPRI, r3
 8005e78:	f3bf 8f6f 	isb	sy
 8005e7c:	f3bf 8f4f 	dsb	sy
 8005e80:	60fb      	str	r3, [r7, #12]
}
 8005e82:	bf00      	nop
 8005e84:	e7fe      	b.n	8005e84 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8005e86:	693b      	ldr	r3, [r7, #16]
 8005e88:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005e8a:	2b00      	cmp	r3, #0
 8005e8c:	d10a      	bne.n	8005ea4 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8005e8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005e92:	f383 8811 	msr	BASEPRI, r3
 8005e96:	f3bf 8f6f 	isb	sy
 8005e9a:	f3bf 8f4f 	dsb	sy
 8005e9e:	60bb      	str	r3, [r7, #8]
}
 8005ea0:	bf00      	nop
 8005ea2:	e7fe      	b.n	8005ea2 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8005ea4:	693b      	ldr	r3, [r7, #16]
 8005ea6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005ea8:	1e5a      	subs	r2, r3, #1
 8005eaa:	693b      	ldr	r3, [r7, #16]
 8005eac:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8005eae:	693b      	ldr	r3, [r7, #16]
 8005eb0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005eb2:	693b      	ldr	r3, [r7, #16]
 8005eb4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005eb6:	429a      	cmp	r2, r3
 8005eb8:	d02c      	beq.n	8005f14 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8005eba:	693b      	ldr	r3, [r7, #16]
 8005ebc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005ebe:	2b00      	cmp	r3, #0
 8005ec0:	d128      	bne.n	8005f14 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005ec2:	693b      	ldr	r3, [r7, #16]
 8005ec4:	3304      	adds	r3, #4
 8005ec6:	4618      	mov	r0, r3
 8005ec8:	f7fe fc70 	bl	80047ac <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8005ecc:	693b      	ldr	r3, [r7, #16]
 8005ece:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005ed0:	693b      	ldr	r3, [r7, #16]
 8005ed2:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005ed4:	693b      	ldr	r3, [r7, #16]
 8005ed6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005ed8:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8005edc:	693b      	ldr	r3, [r7, #16]
 8005ede:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8005ee0:	693b      	ldr	r3, [r7, #16]
 8005ee2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005ee4:	4b0f      	ldr	r3, [pc, #60]	; (8005f24 <xTaskPriorityDisinherit+0xd4>)
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	429a      	cmp	r2, r3
 8005eea:	d903      	bls.n	8005ef4 <xTaskPriorityDisinherit+0xa4>
 8005eec:	693b      	ldr	r3, [r7, #16]
 8005eee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005ef0:	4a0c      	ldr	r2, [pc, #48]	; (8005f24 <xTaskPriorityDisinherit+0xd4>)
 8005ef2:	6013      	str	r3, [r2, #0]
 8005ef4:	693b      	ldr	r3, [r7, #16]
 8005ef6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005ef8:	4613      	mov	r3, r2
 8005efa:	009b      	lsls	r3, r3, #2
 8005efc:	4413      	add	r3, r2
 8005efe:	009b      	lsls	r3, r3, #2
 8005f00:	4a09      	ldr	r2, [pc, #36]	; (8005f28 <xTaskPriorityDisinherit+0xd8>)
 8005f02:	441a      	add	r2, r3
 8005f04:	693b      	ldr	r3, [r7, #16]
 8005f06:	3304      	adds	r3, #4
 8005f08:	4619      	mov	r1, r3
 8005f0a:	4610      	mov	r0, r2
 8005f0c:	f7fe fbf1 	bl	80046f2 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8005f10:	2301      	movs	r3, #1
 8005f12:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8005f14:	697b      	ldr	r3, [r7, #20]
	}
 8005f16:	4618      	mov	r0, r3
 8005f18:	3718      	adds	r7, #24
 8005f1a:	46bd      	mov	sp, r7
 8005f1c:	bd80      	pop	{r7, pc}
 8005f1e:	bf00      	nop
 8005f20:	20000a04 	.word	0x20000a04
 8005f24:	20000ee0 	.word	0x20000ee0
 8005f28:	20000a08 	.word	0x20000a08

08005f2c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8005f2c:	b580      	push	{r7, lr}
 8005f2e:	b084      	sub	sp, #16
 8005f30:	af00      	add	r7, sp, #0
 8005f32:	6078      	str	r0, [r7, #4]
 8005f34:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8005f36:	4b21      	ldr	r3, [pc, #132]	; (8005fbc <prvAddCurrentTaskToDelayedList+0x90>)
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005f3c:	4b20      	ldr	r3, [pc, #128]	; (8005fc0 <prvAddCurrentTaskToDelayedList+0x94>)
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	3304      	adds	r3, #4
 8005f42:	4618      	mov	r0, r3
 8005f44:	f7fe fc32 	bl	80047ac <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005f4e:	d10a      	bne.n	8005f66 <prvAddCurrentTaskToDelayedList+0x3a>
 8005f50:	683b      	ldr	r3, [r7, #0]
 8005f52:	2b00      	cmp	r3, #0
 8005f54:	d007      	beq.n	8005f66 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005f56:	4b1a      	ldr	r3, [pc, #104]	; (8005fc0 <prvAddCurrentTaskToDelayedList+0x94>)
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	3304      	adds	r3, #4
 8005f5c:	4619      	mov	r1, r3
 8005f5e:	4819      	ldr	r0, [pc, #100]	; (8005fc4 <prvAddCurrentTaskToDelayedList+0x98>)
 8005f60:	f7fe fbc7 	bl	80046f2 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8005f64:	e026      	b.n	8005fb4 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8005f66:	68fa      	ldr	r2, [r7, #12]
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	4413      	add	r3, r2
 8005f6c:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8005f6e:	4b14      	ldr	r3, [pc, #80]	; (8005fc0 <prvAddCurrentTaskToDelayedList+0x94>)
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	68ba      	ldr	r2, [r7, #8]
 8005f74:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8005f76:	68ba      	ldr	r2, [r7, #8]
 8005f78:	68fb      	ldr	r3, [r7, #12]
 8005f7a:	429a      	cmp	r2, r3
 8005f7c:	d209      	bcs.n	8005f92 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005f7e:	4b12      	ldr	r3, [pc, #72]	; (8005fc8 <prvAddCurrentTaskToDelayedList+0x9c>)
 8005f80:	681a      	ldr	r2, [r3, #0]
 8005f82:	4b0f      	ldr	r3, [pc, #60]	; (8005fc0 <prvAddCurrentTaskToDelayedList+0x94>)
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	3304      	adds	r3, #4
 8005f88:	4619      	mov	r1, r3
 8005f8a:	4610      	mov	r0, r2
 8005f8c:	f7fe fbd5 	bl	800473a <vListInsert>
}
 8005f90:	e010      	b.n	8005fb4 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005f92:	4b0e      	ldr	r3, [pc, #56]	; (8005fcc <prvAddCurrentTaskToDelayedList+0xa0>)
 8005f94:	681a      	ldr	r2, [r3, #0]
 8005f96:	4b0a      	ldr	r3, [pc, #40]	; (8005fc0 <prvAddCurrentTaskToDelayedList+0x94>)
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	3304      	adds	r3, #4
 8005f9c:	4619      	mov	r1, r3
 8005f9e:	4610      	mov	r0, r2
 8005fa0:	f7fe fbcb 	bl	800473a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8005fa4:	4b0a      	ldr	r3, [pc, #40]	; (8005fd0 <prvAddCurrentTaskToDelayedList+0xa4>)
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	68ba      	ldr	r2, [r7, #8]
 8005faa:	429a      	cmp	r2, r3
 8005fac:	d202      	bcs.n	8005fb4 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8005fae:	4a08      	ldr	r2, [pc, #32]	; (8005fd0 <prvAddCurrentTaskToDelayedList+0xa4>)
 8005fb0:	68bb      	ldr	r3, [r7, #8]
 8005fb2:	6013      	str	r3, [r2, #0]
}
 8005fb4:	bf00      	nop
 8005fb6:	3710      	adds	r7, #16
 8005fb8:	46bd      	mov	sp, r7
 8005fba:	bd80      	pop	{r7, pc}
 8005fbc:	20000edc 	.word	0x20000edc
 8005fc0:	20000a04 	.word	0x20000a04
 8005fc4:	20000ec4 	.word	0x20000ec4
 8005fc8:	20000e94 	.word	0x20000e94
 8005fcc:	20000e90 	.word	0x20000e90
 8005fd0:	20000ef8 	.word	0x20000ef8

08005fd4 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8005fd4:	b580      	push	{r7, lr}
 8005fd6:	b08a      	sub	sp, #40	; 0x28
 8005fd8:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8005fda:	2300      	movs	r3, #0
 8005fdc:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8005fde:	f000 fb07 	bl	80065f0 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8005fe2:	4b1c      	ldr	r3, [pc, #112]	; (8006054 <xTimerCreateTimerTask+0x80>)
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	2b00      	cmp	r3, #0
 8005fe8:	d021      	beq.n	800602e <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8005fea:	2300      	movs	r3, #0
 8005fec:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8005fee:	2300      	movs	r3, #0
 8005ff0:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8005ff2:	1d3a      	adds	r2, r7, #4
 8005ff4:	f107 0108 	add.w	r1, r7, #8
 8005ff8:	f107 030c 	add.w	r3, r7, #12
 8005ffc:	4618      	mov	r0, r3
 8005ffe:	f7fe fb31 	bl	8004664 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8006002:	6879      	ldr	r1, [r7, #4]
 8006004:	68bb      	ldr	r3, [r7, #8]
 8006006:	68fa      	ldr	r2, [r7, #12]
 8006008:	9202      	str	r2, [sp, #8]
 800600a:	9301      	str	r3, [sp, #4]
 800600c:	2302      	movs	r3, #2
 800600e:	9300      	str	r3, [sp, #0]
 8006010:	2300      	movs	r3, #0
 8006012:	460a      	mov	r2, r1
 8006014:	4910      	ldr	r1, [pc, #64]	; (8006058 <xTimerCreateTimerTask+0x84>)
 8006016:	4811      	ldr	r0, [pc, #68]	; (800605c <xTimerCreateTimerTask+0x88>)
 8006018:	f7ff f8de 	bl	80051d8 <xTaskCreateStatic>
 800601c:	4603      	mov	r3, r0
 800601e:	4a10      	ldr	r2, [pc, #64]	; (8006060 <xTimerCreateTimerTask+0x8c>)
 8006020:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8006022:	4b0f      	ldr	r3, [pc, #60]	; (8006060 <xTimerCreateTimerTask+0x8c>)
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	2b00      	cmp	r3, #0
 8006028:	d001      	beq.n	800602e <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800602a:	2301      	movs	r3, #1
 800602c:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800602e:	697b      	ldr	r3, [r7, #20]
 8006030:	2b00      	cmp	r3, #0
 8006032:	d10a      	bne.n	800604a <xTimerCreateTimerTask+0x76>
	__asm volatile
 8006034:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006038:	f383 8811 	msr	BASEPRI, r3
 800603c:	f3bf 8f6f 	isb	sy
 8006040:	f3bf 8f4f 	dsb	sy
 8006044:	613b      	str	r3, [r7, #16]
}
 8006046:	bf00      	nop
 8006048:	e7fe      	b.n	8006048 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800604a:	697b      	ldr	r3, [r7, #20]
}
 800604c:	4618      	mov	r0, r3
 800604e:	3718      	adds	r7, #24
 8006050:	46bd      	mov	sp, r7
 8006052:	bd80      	pop	{r7, pc}
 8006054:	20000f34 	.word	0x20000f34
 8006058:	08009cc8 	.word	0x08009cc8
 800605c:	08006199 	.word	0x08006199
 8006060:	20000f38 	.word	0x20000f38

08006064 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8006064:	b580      	push	{r7, lr}
 8006066:	b08a      	sub	sp, #40	; 0x28
 8006068:	af00      	add	r7, sp, #0
 800606a:	60f8      	str	r0, [r7, #12]
 800606c:	60b9      	str	r1, [r7, #8]
 800606e:	607a      	str	r2, [r7, #4]
 8006070:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8006072:	2300      	movs	r3, #0
 8006074:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8006076:	68fb      	ldr	r3, [r7, #12]
 8006078:	2b00      	cmp	r3, #0
 800607a:	d10a      	bne.n	8006092 <xTimerGenericCommand+0x2e>
	__asm volatile
 800607c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006080:	f383 8811 	msr	BASEPRI, r3
 8006084:	f3bf 8f6f 	isb	sy
 8006088:	f3bf 8f4f 	dsb	sy
 800608c:	623b      	str	r3, [r7, #32]
}
 800608e:	bf00      	nop
 8006090:	e7fe      	b.n	8006090 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8006092:	4b1a      	ldr	r3, [pc, #104]	; (80060fc <xTimerGenericCommand+0x98>)
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	2b00      	cmp	r3, #0
 8006098:	d02a      	beq.n	80060f0 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800609a:	68bb      	ldr	r3, [r7, #8]
 800609c:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 80060a2:	68fb      	ldr	r3, [r7, #12]
 80060a4:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80060a6:	68bb      	ldr	r3, [r7, #8]
 80060a8:	2b05      	cmp	r3, #5
 80060aa:	dc18      	bgt.n	80060de <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80060ac:	f7ff feb2 	bl	8005e14 <xTaskGetSchedulerState>
 80060b0:	4603      	mov	r3, r0
 80060b2:	2b02      	cmp	r3, #2
 80060b4:	d109      	bne.n	80060ca <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80060b6:	4b11      	ldr	r3, [pc, #68]	; (80060fc <xTimerGenericCommand+0x98>)
 80060b8:	6818      	ldr	r0, [r3, #0]
 80060ba:	f107 0110 	add.w	r1, r7, #16
 80060be:	2300      	movs	r3, #0
 80060c0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80060c2:	f7fe fca1 	bl	8004a08 <xQueueGenericSend>
 80060c6:	6278      	str	r0, [r7, #36]	; 0x24
 80060c8:	e012      	b.n	80060f0 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80060ca:	4b0c      	ldr	r3, [pc, #48]	; (80060fc <xTimerGenericCommand+0x98>)
 80060cc:	6818      	ldr	r0, [r3, #0]
 80060ce:	f107 0110 	add.w	r1, r7, #16
 80060d2:	2300      	movs	r3, #0
 80060d4:	2200      	movs	r2, #0
 80060d6:	f7fe fc97 	bl	8004a08 <xQueueGenericSend>
 80060da:	6278      	str	r0, [r7, #36]	; 0x24
 80060dc:	e008      	b.n	80060f0 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80060de:	4b07      	ldr	r3, [pc, #28]	; (80060fc <xTimerGenericCommand+0x98>)
 80060e0:	6818      	ldr	r0, [r3, #0]
 80060e2:	f107 0110 	add.w	r1, r7, #16
 80060e6:	2300      	movs	r3, #0
 80060e8:	683a      	ldr	r2, [r7, #0]
 80060ea:	f7fe fd8b 	bl	8004c04 <xQueueGenericSendFromISR>
 80060ee:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 80060f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80060f2:	4618      	mov	r0, r3
 80060f4:	3728      	adds	r7, #40	; 0x28
 80060f6:	46bd      	mov	sp, r7
 80060f8:	bd80      	pop	{r7, pc}
 80060fa:	bf00      	nop
 80060fc:	20000f34 	.word	0x20000f34

08006100 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8006100:	b580      	push	{r7, lr}
 8006102:	b088      	sub	sp, #32
 8006104:	af02      	add	r7, sp, #8
 8006106:	6078      	str	r0, [r7, #4]
 8006108:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800610a:	4b22      	ldr	r3, [pc, #136]	; (8006194 <prvProcessExpiredTimer+0x94>)
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	68db      	ldr	r3, [r3, #12]
 8006110:	68db      	ldr	r3, [r3, #12]
 8006112:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006114:	697b      	ldr	r3, [r7, #20]
 8006116:	3304      	adds	r3, #4
 8006118:	4618      	mov	r0, r3
 800611a:	f7fe fb47 	bl	80047ac <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800611e:	697b      	ldr	r3, [r7, #20]
 8006120:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006124:	f003 0304 	and.w	r3, r3, #4
 8006128:	2b00      	cmp	r3, #0
 800612a:	d022      	beq.n	8006172 <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800612c:	697b      	ldr	r3, [r7, #20]
 800612e:	699a      	ldr	r2, [r3, #24]
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	18d1      	adds	r1, r2, r3
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	683a      	ldr	r2, [r7, #0]
 8006138:	6978      	ldr	r0, [r7, #20]
 800613a:	f000 f8d1 	bl	80062e0 <prvInsertTimerInActiveList>
 800613e:	4603      	mov	r3, r0
 8006140:	2b00      	cmp	r3, #0
 8006142:	d01f      	beq.n	8006184 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006144:	2300      	movs	r3, #0
 8006146:	9300      	str	r3, [sp, #0]
 8006148:	2300      	movs	r3, #0
 800614a:	687a      	ldr	r2, [r7, #4]
 800614c:	2100      	movs	r1, #0
 800614e:	6978      	ldr	r0, [r7, #20]
 8006150:	f7ff ff88 	bl	8006064 <xTimerGenericCommand>
 8006154:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8006156:	693b      	ldr	r3, [r7, #16]
 8006158:	2b00      	cmp	r3, #0
 800615a:	d113      	bne.n	8006184 <prvProcessExpiredTimer+0x84>
	__asm volatile
 800615c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006160:	f383 8811 	msr	BASEPRI, r3
 8006164:	f3bf 8f6f 	isb	sy
 8006168:	f3bf 8f4f 	dsb	sy
 800616c:	60fb      	str	r3, [r7, #12]
}
 800616e:	bf00      	nop
 8006170:	e7fe      	b.n	8006170 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006172:	697b      	ldr	r3, [r7, #20]
 8006174:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006178:	f023 0301 	bic.w	r3, r3, #1
 800617c:	b2da      	uxtb	r2, r3
 800617e:	697b      	ldr	r3, [r7, #20]
 8006180:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006184:	697b      	ldr	r3, [r7, #20]
 8006186:	6a1b      	ldr	r3, [r3, #32]
 8006188:	6978      	ldr	r0, [r7, #20]
 800618a:	4798      	blx	r3
}
 800618c:	bf00      	nop
 800618e:	3718      	adds	r7, #24
 8006190:	46bd      	mov	sp, r7
 8006192:	bd80      	pop	{r7, pc}
 8006194:	20000f2c 	.word	0x20000f2c

08006198 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8006198:	b580      	push	{r7, lr}
 800619a:	b084      	sub	sp, #16
 800619c:	af00      	add	r7, sp, #0
 800619e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80061a0:	f107 0308 	add.w	r3, r7, #8
 80061a4:	4618      	mov	r0, r3
 80061a6:	f000 f857 	bl	8006258 <prvGetNextExpireTime>
 80061aa:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80061ac:	68bb      	ldr	r3, [r7, #8]
 80061ae:	4619      	mov	r1, r3
 80061b0:	68f8      	ldr	r0, [r7, #12]
 80061b2:	f000 f803 	bl	80061bc <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 80061b6:	f000 f8d5 	bl	8006364 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80061ba:	e7f1      	b.n	80061a0 <prvTimerTask+0x8>

080061bc <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 80061bc:	b580      	push	{r7, lr}
 80061be:	b084      	sub	sp, #16
 80061c0:	af00      	add	r7, sp, #0
 80061c2:	6078      	str	r0, [r7, #4]
 80061c4:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 80061c6:	f7ff fa43 	bl	8005650 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80061ca:	f107 0308 	add.w	r3, r7, #8
 80061ce:	4618      	mov	r0, r3
 80061d0:	f000 f866 	bl	80062a0 <prvSampleTimeNow>
 80061d4:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 80061d6:	68bb      	ldr	r3, [r7, #8]
 80061d8:	2b00      	cmp	r3, #0
 80061da:	d130      	bne.n	800623e <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80061dc:	683b      	ldr	r3, [r7, #0]
 80061de:	2b00      	cmp	r3, #0
 80061e0:	d10a      	bne.n	80061f8 <prvProcessTimerOrBlockTask+0x3c>
 80061e2:	687a      	ldr	r2, [r7, #4]
 80061e4:	68fb      	ldr	r3, [r7, #12]
 80061e6:	429a      	cmp	r2, r3
 80061e8:	d806      	bhi.n	80061f8 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 80061ea:	f7ff fa3f 	bl	800566c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80061ee:	68f9      	ldr	r1, [r7, #12]
 80061f0:	6878      	ldr	r0, [r7, #4]
 80061f2:	f7ff ff85 	bl	8006100 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 80061f6:	e024      	b.n	8006242 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 80061f8:	683b      	ldr	r3, [r7, #0]
 80061fa:	2b00      	cmp	r3, #0
 80061fc:	d008      	beq.n	8006210 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80061fe:	4b13      	ldr	r3, [pc, #76]	; (800624c <prvProcessTimerOrBlockTask+0x90>)
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	2b00      	cmp	r3, #0
 8006206:	d101      	bne.n	800620c <prvProcessTimerOrBlockTask+0x50>
 8006208:	2301      	movs	r3, #1
 800620a:	e000      	b.n	800620e <prvProcessTimerOrBlockTask+0x52>
 800620c:	2300      	movs	r3, #0
 800620e:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8006210:	4b0f      	ldr	r3, [pc, #60]	; (8006250 <prvProcessTimerOrBlockTask+0x94>)
 8006212:	6818      	ldr	r0, [r3, #0]
 8006214:	687a      	ldr	r2, [r7, #4]
 8006216:	68fb      	ldr	r3, [r7, #12]
 8006218:	1ad3      	subs	r3, r2, r3
 800621a:	683a      	ldr	r2, [r7, #0]
 800621c:	4619      	mov	r1, r3
 800621e:	f7fe ffa7 	bl	8005170 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8006222:	f7ff fa23 	bl	800566c <xTaskResumeAll>
 8006226:	4603      	mov	r3, r0
 8006228:	2b00      	cmp	r3, #0
 800622a:	d10a      	bne.n	8006242 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800622c:	4b09      	ldr	r3, [pc, #36]	; (8006254 <prvProcessTimerOrBlockTask+0x98>)
 800622e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006232:	601a      	str	r2, [r3, #0]
 8006234:	f3bf 8f4f 	dsb	sy
 8006238:	f3bf 8f6f 	isb	sy
}
 800623c:	e001      	b.n	8006242 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800623e:	f7ff fa15 	bl	800566c <xTaskResumeAll>
}
 8006242:	bf00      	nop
 8006244:	3710      	adds	r7, #16
 8006246:	46bd      	mov	sp, r7
 8006248:	bd80      	pop	{r7, pc}
 800624a:	bf00      	nop
 800624c:	20000f30 	.word	0x20000f30
 8006250:	20000f34 	.word	0x20000f34
 8006254:	e000ed04 	.word	0xe000ed04

08006258 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8006258:	b480      	push	{r7}
 800625a:	b085      	sub	sp, #20
 800625c:	af00      	add	r7, sp, #0
 800625e:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8006260:	4b0e      	ldr	r3, [pc, #56]	; (800629c <prvGetNextExpireTime+0x44>)
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	681b      	ldr	r3, [r3, #0]
 8006266:	2b00      	cmp	r3, #0
 8006268:	d101      	bne.n	800626e <prvGetNextExpireTime+0x16>
 800626a:	2201      	movs	r2, #1
 800626c:	e000      	b.n	8006270 <prvGetNextExpireTime+0x18>
 800626e:	2200      	movs	r2, #0
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	2b00      	cmp	r3, #0
 800627a:	d105      	bne.n	8006288 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800627c:	4b07      	ldr	r3, [pc, #28]	; (800629c <prvGetNextExpireTime+0x44>)
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	68db      	ldr	r3, [r3, #12]
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	60fb      	str	r3, [r7, #12]
 8006286:	e001      	b.n	800628c <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8006288:	2300      	movs	r3, #0
 800628a:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800628c:	68fb      	ldr	r3, [r7, #12]
}
 800628e:	4618      	mov	r0, r3
 8006290:	3714      	adds	r7, #20
 8006292:	46bd      	mov	sp, r7
 8006294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006298:	4770      	bx	lr
 800629a:	bf00      	nop
 800629c:	20000f2c 	.word	0x20000f2c

080062a0 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 80062a0:	b580      	push	{r7, lr}
 80062a2:	b084      	sub	sp, #16
 80062a4:	af00      	add	r7, sp, #0
 80062a6:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80062a8:	f7ff fa7e 	bl	80057a8 <xTaskGetTickCount>
 80062ac:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 80062ae:	4b0b      	ldr	r3, [pc, #44]	; (80062dc <prvSampleTimeNow+0x3c>)
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	68fa      	ldr	r2, [r7, #12]
 80062b4:	429a      	cmp	r2, r3
 80062b6:	d205      	bcs.n	80062c4 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 80062b8:	f000 f936 	bl	8006528 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	2201      	movs	r2, #1
 80062c0:	601a      	str	r2, [r3, #0]
 80062c2:	e002      	b.n	80062ca <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	2200      	movs	r2, #0
 80062c8:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 80062ca:	4a04      	ldr	r2, [pc, #16]	; (80062dc <prvSampleTimeNow+0x3c>)
 80062cc:	68fb      	ldr	r3, [r7, #12]
 80062ce:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 80062d0:	68fb      	ldr	r3, [r7, #12]
}
 80062d2:	4618      	mov	r0, r3
 80062d4:	3710      	adds	r7, #16
 80062d6:	46bd      	mov	sp, r7
 80062d8:	bd80      	pop	{r7, pc}
 80062da:	bf00      	nop
 80062dc:	20000f3c 	.word	0x20000f3c

080062e0 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 80062e0:	b580      	push	{r7, lr}
 80062e2:	b086      	sub	sp, #24
 80062e4:	af00      	add	r7, sp, #0
 80062e6:	60f8      	str	r0, [r7, #12]
 80062e8:	60b9      	str	r1, [r7, #8]
 80062ea:	607a      	str	r2, [r7, #4]
 80062ec:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 80062ee:	2300      	movs	r3, #0
 80062f0:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80062f2:	68fb      	ldr	r3, [r7, #12]
 80062f4:	68ba      	ldr	r2, [r7, #8]
 80062f6:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80062f8:	68fb      	ldr	r3, [r7, #12]
 80062fa:	68fa      	ldr	r2, [r7, #12]
 80062fc:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 80062fe:	68ba      	ldr	r2, [r7, #8]
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	429a      	cmp	r2, r3
 8006304:	d812      	bhi.n	800632c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006306:	687a      	ldr	r2, [r7, #4]
 8006308:	683b      	ldr	r3, [r7, #0]
 800630a:	1ad2      	subs	r2, r2, r3
 800630c:	68fb      	ldr	r3, [r7, #12]
 800630e:	699b      	ldr	r3, [r3, #24]
 8006310:	429a      	cmp	r2, r3
 8006312:	d302      	bcc.n	800631a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8006314:	2301      	movs	r3, #1
 8006316:	617b      	str	r3, [r7, #20]
 8006318:	e01b      	b.n	8006352 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800631a:	4b10      	ldr	r3, [pc, #64]	; (800635c <prvInsertTimerInActiveList+0x7c>)
 800631c:	681a      	ldr	r2, [r3, #0]
 800631e:	68fb      	ldr	r3, [r7, #12]
 8006320:	3304      	adds	r3, #4
 8006322:	4619      	mov	r1, r3
 8006324:	4610      	mov	r0, r2
 8006326:	f7fe fa08 	bl	800473a <vListInsert>
 800632a:	e012      	b.n	8006352 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800632c:	687a      	ldr	r2, [r7, #4]
 800632e:	683b      	ldr	r3, [r7, #0]
 8006330:	429a      	cmp	r2, r3
 8006332:	d206      	bcs.n	8006342 <prvInsertTimerInActiveList+0x62>
 8006334:	68ba      	ldr	r2, [r7, #8]
 8006336:	683b      	ldr	r3, [r7, #0]
 8006338:	429a      	cmp	r2, r3
 800633a:	d302      	bcc.n	8006342 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800633c:	2301      	movs	r3, #1
 800633e:	617b      	str	r3, [r7, #20]
 8006340:	e007      	b.n	8006352 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8006342:	4b07      	ldr	r3, [pc, #28]	; (8006360 <prvInsertTimerInActiveList+0x80>)
 8006344:	681a      	ldr	r2, [r3, #0]
 8006346:	68fb      	ldr	r3, [r7, #12]
 8006348:	3304      	adds	r3, #4
 800634a:	4619      	mov	r1, r3
 800634c:	4610      	mov	r0, r2
 800634e:	f7fe f9f4 	bl	800473a <vListInsert>
		}
	}

	return xProcessTimerNow;
 8006352:	697b      	ldr	r3, [r7, #20]
}
 8006354:	4618      	mov	r0, r3
 8006356:	3718      	adds	r7, #24
 8006358:	46bd      	mov	sp, r7
 800635a:	bd80      	pop	{r7, pc}
 800635c:	20000f30 	.word	0x20000f30
 8006360:	20000f2c 	.word	0x20000f2c

08006364 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8006364:	b580      	push	{r7, lr}
 8006366:	b08e      	sub	sp, #56	; 0x38
 8006368:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800636a:	e0ca      	b.n	8006502 <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	2b00      	cmp	r3, #0
 8006370:	da18      	bge.n	80063a4 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8006372:	1d3b      	adds	r3, r7, #4
 8006374:	3304      	adds	r3, #4
 8006376:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8006378:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800637a:	2b00      	cmp	r3, #0
 800637c:	d10a      	bne.n	8006394 <prvProcessReceivedCommands+0x30>
	__asm volatile
 800637e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006382:	f383 8811 	msr	BASEPRI, r3
 8006386:	f3bf 8f6f 	isb	sy
 800638a:	f3bf 8f4f 	dsb	sy
 800638e:	61fb      	str	r3, [r7, #28]
}
 8006390:	bf00      	nop
 8006392:	e7fe      	b.n	8006392 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8006394:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800639a:	6850      	ldr	r0, [r2, #4]
 800639c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800639e:	6892      	ldr	r2, [r2, #8]
 80063a0:	4611      	mov	r1, r2
 80063a2:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	2b00      	cmp	r3, #0
 80063a8:	f2c0 80ab 	blt.w	8006502 <prvProcessReceivedCommands+0x19e>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80063ac:	68fb      	ldr	r3, [r7, #12]
 80063ae:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80063b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80063b2:	695b      	ldr	r3, [r3, #20]
 80063b4:	2b00      	cmp	r3, #0
 80063b6:	d004      	beq.n	80063c2 <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80063b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80063ba:	3304      	adds	r3, #4
 80063bc:	4618      	mov	r0, r3
 80063be:	f7fe f9f5 	bl	80047ac <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80063c2:	463b      	mov	r3, r7
 80063c4:	4618      	mov	r0, r3
 80063c6:	f7ff ff6b 	bl	80062a0 <prvSampleTimeNow>
 80063ca:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	2b09      	cmp	r3, #9
 80063d0:	f200 8096 	bhi.w	8006500 <prvProcessReceivedCommands+0x19c>
 80063d4:	a201      	add	r2, pc, #4	; (adr r2, 80063dc <prvProcessReceivedCommands+0x78>)
 80063d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80063da:	bf00      	nop
 80063dc:	08006405 	.word	0x08006405
 80063e0:	08006405 	.word	0x08006405
 80063e4:	08006405 	.word	0x08006405
 80063e8:	08006479 	.word	0x08006479
 80063ec:	0800648d 	.word	0x0800648d
 80063f0:	080064d7 	.word	0x080064d7
 80063f4:	08006405 	.word	0x08006405
 80063f8:	08006405 	.word	0x08006405
 80063fc:	08006479 	.word	0x08006479
 8006400:	0800648d 	.word	0x0800648d
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8006404:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006406:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800640a:	f043 0301 	orr.w	r3, r3, #1
 800640e:	b2da      	uxtb	r2, r3
 8006410:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006412:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8006416:	68ba      	ldr	r2, [r7, #8]
 8006418:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800641a:	699b      	ldr	r3, [r3, #24]
 800641c:	18d1      	adds	r1, r2, r3
 800641e:	68bb      	ldr	r3, [r7, #8]
 8006420:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006422:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006424:	f7ff ff5c 	bl	80062e0 <prvInsertTimerInActiveList>
 8006428:	4603      	mov	r3, r0
 800642a:	2b00      	cmp	r3, #0
 800642c:	d069      	beq.n	8006502 <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800642e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006430:	6a1b      	ldr	r3, [r3, #32]
 8006432:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006434:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006436:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006438:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800643c:	f003 0304 	and.w	r3, r3, #4
 8006440:	2b00      	cmp	r3, #0
 8006442:	d05e      	beq.n	8006502 <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8006444:	68ba      	ldr	r2, [r7, #8]
 8006446:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006448:	699b      	ldr	r3, [r3, #24]
 800644a:	441a      	add	r2, r3
 800644c:	2300      	movs	r3, #0
 800644e:	9300      	str	r3, [sp, #0]
 8006450:	2300      	movs	r3, #0
 8006452:	2100      	movs	r1, #0
 8006454:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006456:	f7ff fe05 	bl	8006064 <xTimerGenericCommand>
 800645a:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800645c:	6a3b      	ldr	r3, [r7, #32]
 800645e:	2b00      	cmp	r3, #0
 8006460:	d14f      	bne.n	8006502 <prvProcessReceivedCommands+0x19e>
	__asm volatile
 8006462:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006466:	f383 8811 	msr	BASEPRI, r3
 800646a:	f3bf 8f6f 	isb	sy
 800646e:	f3bf 8f4f 	dsb	sy
 8006472:	61bb      	str	r3, [r7, #24]
}
 8006474:	bf00      	nop
 8006476:	e7fe      	b.n	8006476 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006478:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800647a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800647e:	f023 0301 	bic.w	r3, r3, #1
 8006482:	b2da      	uxtb	r2, r3
 8006484:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006486:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800648a:	e03a      	b.n	8006502 <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800648c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800648e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006492:	f043 0301 	orr.w	r3, r3, #1
 8006496:	b2da      	uxtb	r2, r3
 8006498:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800649a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800649e:	68ba      	ldr	r2, [r7, #8]
 80064a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80064a2:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80064a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80064a6:	699b      	ldr	r3, [r3, #24]
 80064a8:	2b00      	cmp	r3, #0
 80064aa:	d10a      	bne.n	80064c2 <prvProcessReceivedCommands+0x15e>
	__asm volatile
 80064ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80064b0:	f383 8811 	msr	BASEPRI, r3
 80064b4:	f3bf 8f6f 	isb	sy
 80064b8:	f3bf 8f4f 	dsb	sy
 80064bc:	617b      	str	r3, [r7, #20]
}
 80064be:	bf00      	nop
 80064c0:	e7fe      	b.n	80064c0 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80064c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80064c4:	699a      	ldr	r2, [r3, #24]
 80064c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064c8:	18d1      	adds	r1, r2, r3
 80064ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064cc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80064ce:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80064d0:	f7ff ff06 	bl	80062e0 <prvInsertTimerInActiveList>
					break;
 80064d4:	e015      	b.n	8006502 <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80064d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80064d8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80064dc:	f003 0302 	and.w	r3, r3, #2
 80064e0:	2b00      	cmp	r3, #0
 80064e2:	d103      	bne.n	80064ec <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 80064e4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80064e6:	f000 fbdb 	bl	8006ca0 <vPortFree>
 80064ea:	e00a      	b.n	8006502 <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80064ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80064ee:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80064f2:	f023 0301 	bic.w	r3, r3, #1
 80064f6:	b2da      	uxtb	r2, r3
 80064f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80064fa:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 80064fe:	e000      	b.n	8006502 <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
 8006500:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006502:	4b08      	ldr	r3, [pc, #32]	; (8006524 <prvProcessReceivedCommands+0x1c0>)
 8006504:	681b      	ldr	r3, [r3, #0]
 8006506:	1d39      	adds	r1, r7, #4
 8006508:	2200      	movs	r2, #0
 800650a:	4618      	mov	r0, r3
 800650c:	f7fe fc16 	bl	8004d3c <xQueueReceive>
 8006510:	4603      	mov	r3, r0
 8006512:	2b00      	cmp	r3, #0
 8006514:	f47f af2a 	bne.w	800636c <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8006518:	bf00      	nop
 800651a:	bf00      	nop
 800651c:	3730      	adds	r7, #48	; 0x30
 800651e:	46bd      	mov	sp, r7
 8006520:	bd80      	pop	{r7, pc}
 8006522:	bf00      	nop
 8006524:	20000f34 	.word	0x20000f34

08006528 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8006528:	b580      	push	{r7, lr}
 800652a:	b088      	sub	sp, #32
 800652c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800652e:	e048      	b.n	80065c2 <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006530:	4b2d      	ldr	r3, [pc, #180]	; (80065e8 <prvSwitchTimerLists+0xc0>)
 8006532:	681b      	ldr	r3, [r3, #0]
 8006534:	68db      	ldr	r3, [r3, #12]
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800653a:	4b2b      	ldr	r3, [pc, #172]	; (80065e8 <prvSwitchTimerLists+0xc0>)
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	68db      	ldr	r3, [r3, #12]
 8006540:	68db      	ldr	r3, [r3, #12]
 8006542:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	3304      	adds	r3, #4
 8006548:	4618      	mov	r0, r3
 800654a:	f7fe f92f 	bl	80047ac <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800654e:	68fb      	ldr	r3, [r7, #12]
 8006550:	6a1b      	ldr	r3, [r3, #32]
 8006552:	68f8      	ldr	r0, [r7, #12]
 8006554:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006556:	68fb      	ldr	r3, [r7, #12]
 8006558:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800655c:	f003 0304 	and.w	r3, r3, #4
 8006560:	2b00      	cmp	r3, #0
 8006562:	d02e      	beq.n	80065c2 <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8006564:	68fb      	ldr	r3, [r7, #12]
 8006566:	699b      	ldr	r3, [r3, #24]
 8006568:	693a      	ldr	r2, [r7, #16]
 800656a:	4413      	add	r3, r2
 800656c:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800656e:	68ba      	ldr	r2, [r7, #8]
 8006570:	693b      	ldr	r3, [r7, #16]
 8006572:	429a      	cmp	r2, r3
 8006574:	d90e      	bls.n	8006594 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8006576:	68fb      	ldr	r3, [r7, #12]
 8006578:	68ba      	ldr	r2, [r7, #8]
 800657a:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800657c:	68fb      	ldr	r3, [r7, #12]
 800657e:	68fa      	ldr	r2, [r7, #12]
 8006580:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8006582:	4b19      	ldr	r3, [pc, #100]	; (80065e8 <prvSwitchTimerLists+0xc0>)
 8006584:	681a      	ldr	r2, [r3, #0]
 8006586:	68fb      	ldr	r3, [r7, #12]
 8006588:	3304      	adds	r3, #4
 800658a:	4619      	mov	r1, r3
 800658c:	4610      	mov	r0, r2
 800658e:	f7fe f8d4 	bl	800473a <vListInsert>
 8006592:	e016      	b.n	80065c2 <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006594:	2300      	movs	r3, #0
 8006596:	9300      	str	r3, [sp, #0]
 8006598:	2300      	movs	r3, #0
 800659a:	693a      	ldr	r2, [r7, #16]
 800659c:	2100      	movs	r1, #0
 800659e:	68f8      	ldr	r0, [r7, #12]
 80065a0:	f7ff fd60 	bl	8006064 <xTimerGenericCommand>
 80065a4:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	2b00      	cmp	r3, #0
 80065aa:	d10a      	bne.n	80065c2 <prvSwitchTimerLists+0x9a>
	__asm volatile
 80065ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80065b0:	f383 8811 	msr	BASEPRI, r3
 80065b4:	f3bf 8f6f 	isb	sy
 80065b8:	f3bf 8f4f 	dsb	sy
 80065bc:	603b      	str	r3, [r7, #0]
}
 80065be:	bf00      	nop
 80065c0:	e7fe      	b.n	80065c0 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80065c2:	4b09      	ldr	r3, [pc, #36]	; (80065e8 <prvSwitchTimerLists+0xc0>)
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	681b      	ldr	r3, [r3, #0]
 80065c8:	2b00      	cmp	r3, #0
 80065ca:	d1b1      	bne.n	8006530 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 80065cc:	4b06      	ldr	r3, [pc, #24]	; (80065e8 <prvSwitchTimerLists+0xc0>)
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 80065d2:	4b06      	ldr	r3, [pc, #24]	; (80065ec <prvSwitchTimerLists+0xc4>)
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	4a04      	ldr	r2, [pc, #16]	; (80065e8 <prvSwitchTimerLists+0xc0>)
 80065d8:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 80065da:	4a04      	ldr	r2, [pc, #16]	; (80065ec <prvSwitchTimerLists+0xc4>)
 80065dc:	697b      	ldr	r3, [r7, #20]
 80065de:	6013      	str	r3, [r2, #0]
}
 80065e0:	bf00      	nop
 80065e2:	3718      	adds	r7, #24
 80065e4:	46bd      	mov	sp, r7
 80065e6:	bd80      	pop	{r7, pc}
 80065e8:	20000f2c 	.word	0x20000f2c
 80065ec:	20000f30 	.word	0x20000f30

080065f0 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80065f0:	b580      	push	{r7, lr}
 80065f2:	b082      	sub	sp, #8
 80065f4:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80065f6:	f000 f965 	bl	80068c4 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80065fa:	4b15      	ldr	r3, [pc, #84]	; (8006650 <prvCheckForValidListAndQueue+0x60>)
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	2b00      	cmp	r3, #0
 8006600:	d120      	bne.n	8006644 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8006602:	4814      	ldr	r0, [pc, #80]	; (8006654 <prvCheckForValidListAndQueue+0x64>)
 8006604:	f7fe f848 	bl	8004698 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8006608:	4813      	ldr	r0, [pc, #76]	; (8006658 <prvCheckForValidListAndQueue+0x68>)
 800660a:	f7fe f845 	bl	8004698 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800660e:	4b13      	ldr	r3, [pc, #76]	; (800665c <prvCheckForValidListAndQueue+0x6c>)
 8006610:	4a10      	ldr	r2, [pc, #64]	; (8006654 <prvCheckForValidListAndQueue+0x64>)
 8006612:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8006614:	4b12      	ldr	r3, [pc, #72]	; (8006660 <prvCheckForValidListAndQueue+0x70>)
 8006616:	4a10      	ldr	r2, [pc, #64]	; (8006658 <prvCheckForValidListAndQueue+0x68>)
 8006618:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800661a:	2300      	movs	r3, #0
 800661c:	9300      	str	r3, [sp, #0]
 800661e:	4b11      	ldr	r3, [pc, #68]	; (8006664 <prvCheckForValidListAndQueue+0x74>)
 8006620:	4a11      	ldr	r2, [pc, #68]	; (8006668 <prvCheckForValidListAndQueue+0x78>)
 8006622:	2110      	movs	r1, #16
 8006624:	200a      	movs	r0, #10
 8006626:	f7fe f953 	bl	80048d0 <xQueueGenericCreateStatic>
 800662a:	4603      	mov	r3, r0
 800662c:	4a08      	ldr	r2, [pc, #32]	; (8006650 <prvCheckForValidListAndQueue+0x60>)
 800662e:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8006630:	4b07      	ldr	r3, [pc, #28]	; (8006650 <prvCheckForValidListAndQueue+0x60>)
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	2b00      	cmp	r3, #0
 8006636:	d005      	beq.n	8006644 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8006638:	4b05      	ldr	r3, [pc, #20]	; (8006650 <prvCheckForValidListAndQueue+0x60>)
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	490b      	ldr	r1, [pc, #44]	; (800666c <prvCheckForValidListAndQueue+0x7c>)
 800663e:	4618      	mov	r0, r3
 8006640:	f7fe fd6c 	bl	800511c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006644:	f000 f96e 	bl	8006924 <vPortExitCritical>
}
 8006648:	bf00      	nop
 800664a:	46bd      	mov	sp, r7
 800664c:	bd80      	pop	{r7, pc}
 800664e:	bf00      	nop
 8006650:	20000f34 	.word	0x20000f34
 8006654:	20000f04 	.word	0x20000f04
 8006658:	20000f18 	.word	0x20000f18
 800665c:	20000f2c 	.word	0x20000f2c
 8006660:	20000f30 	.word	0x20000f30
 8006664:	20000fe0 	.word	0x20000fe0
 8006668:	20000f40 	.word	0x20000f40
 800666c:	08009cd0 	.word	0x08009cd0

08006670 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8006670:	b480      	push	{r7}
 8006672:	b085      	sub	sp, #20
 8006674:	af00      	add	r7, sp, #0
 8006676:	60f8      	str	r0, [r7, #12]
 8006678:	60b9      	str	r1, [r7, #8]
 800667a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800667c:	68fb      	ldr	r3, [r7, #12]
 800667e:	3b04      	subs	r3, #4
 8006680:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8006682:	68fb      	ldr	r3, [r7, #12]
 8006684:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8006688:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800668a:	68fb      	ldr	r3, [r7, #12]
 800668c:	3b04      	subs	r3, #4
 800668e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8006690:	68bb      	ldr	r3, [r7, #8]
 8006692:	f023 0201 	bic.w	r2, r3, #1
 8006696:	68fb      	ldr	r3, [r7, #12]
 8006698:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800669a:	68fb      	ldr	r3, [r7, #12]
 800669c:	3b04      	subs	r3, #4
 800669e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80066a0:	4a0c      	ldr	r2, [pc, #48]	; (80066d4 <pxPortInitialiseStack+0x64>)
 80066a2:	68fb      	ldr	r3, [r7, #12]
 80066a4:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80066a6:	68fb      	ldr	r3, [r7, #12]
 80066a8:	3b14      	subs	r3, #20
 80066aa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80066ac:	687a      	ldr	r2, [r7, #4]
 80066ae:	68fb      	ldr	r3, [r7, #12]
 80066b0:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80066b2:	68fb      	ldr	r3, [r7, #12]
 80066b4:	3b04      	subs	r3, #4
 80066b6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80066b8:	68fb      	ldr	r3, [r7, #12]
 80066ba:	f06f 0202 	mvn.w	r2, #2
 80066be:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80066c0:	68fb      	ldr	r3, [r7, #12]
 80066c2:	3b20      	subs	r3, #32
 80066c4:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80066c6:	68fb      	ldr	r3, [r7, #12]
}
 80066c8:	4618      	mov	r0, r3
 80066ca:	3714      	adds	r7, #20
 80066cc:	46bd      	mov	sp, r7
 80066ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066d2:	4770      	bx	lr
 80066d4:	080066d9 	.word	0x080066d9

080066d8 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80066d8:	b480      	push	{r7}
 80066da:	b085      	sub	sp, #20
 80066dc:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80066de:	2300      	movs	r3, #0
 80066e0:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80066e2:	4b12      	ldr	r3, [pc, #72]	; (800672c <prvTaskExitError+0x54>)
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80066ea:	d00a      	beq.n	8006702 <prvTaskExitError+0x2a>
	__asm volatile
 80066ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80066f0:	f383 8811 	msr	BASEPRI, r3
 80066f4:	f3bf 8f6f 	isb	sy
 80066f8:	f3bf 8f4f 	dsb	sy
 80066fc:	60fb      	str	r3, [r7, #12]
}
 80066fe:	bf00      	nop
 8006700:	e7fe      	b.n	8006700 <prvTaskExitError+0x28>
	__asm volatile
 8006702:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006706:	f383 8811 	msr	BASEPRI, r3
 800670a:	f3bf 8f6f 	isb	sy
 800670e:	f3bf 8f4f 	dsb	sy
 8006712:	60bb      	str	r3, [r7, #8]
}
 8006714:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8006716:	bf00      	nop
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	2b00      	cmp	r3, #0
 800671c:	d0fc      	beq.n	8006718 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800671e:	bf00      	nop
 8006720:	bf00      	nop
 8006722:	3714      	adds	r7, #20
 8006724:	46bd      	mov	sp, r7
 8006726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800672a:	4770      	bx	lr
 800672c:	20000010 	.word	0x20000010

08006730 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8006730:	4b07      	ldr	r3, [pc, #28]	; (8006750 <pxCurrentTCBConst2>)
 8006732:	6819      	ldr	r1, [r3, #0]
 8006734:	6808      	ldr	r0, [r1, #0]
 8006736:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800673a:	f380 8809 	msr	PSP, r0
 800673e:	f3bf 8f6f 	isb	sy
 8006742:	f04f 0000 	mov.w	r0, #0
 8006746:	f380 8811 	msr	BASEPRI, r0
 800674a:	4770      	bx	lr
 800674c:	f3af 8000 	nop.w

08006750 <pxCurrentTCBConst2>:
 8006750:	20000a04 	.word	0x20000a04
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8006754:	bf00      	nop
 8006756:	bf00      	nop

08006758 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8006758:	4808      	ldr	r0, [pc, #32]	; (800677c <prvPortStartFirstTask+0x24>)
 800675a:	6800      	ldr	r0, [r0, #0]
 800675c:	6800      	ldr	r0, [r0, #0]
 800675e:	f380 8808 	msr	MSP, r0
 8006762:	f04f 0000 	mov.w	r0, #0
 8006766:	f380 8814 	msr	CONTROL, r0
 800676a:	b662      	cpsie	i
 800676c:	b661      	cpsie	f
 800676e:	f3bf 8f4f 	dsb	sy
 8006772:	f3bf 8f6f 	isb	sy
 8006776:	df00      	svc	0
 8006778:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800677a:	bf00      	nop
 800677c:	e000ed08 	.word	0xe000ed08

08006780 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8006780:	b580      	push	{r7, lr}
 8006782:	b086      	sub	sp, #24
 8006784:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8006786:	4b46      	ldr	r3, [pc, #280]	; (80068a0 <xPortStartScheduler+0x120>)
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	4a46      	ldr	r2, [pc, #280]	; (80068a4 <xPortStartScheduler+0x124>)
 800678c:	4293      	cmp	r3, r2
 800678e:	d10a      	bne.n	80067a6 <xPortStartScheduler+0x26>
	__asm volatile
 8006790:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006794:	f383 8811 	msr	BASEPRI, r3
 8006798:	f3bf 8f6f 	isb	sy
 800679c:	f3bf 8f4f 	dsb	sy
 80067a0:	613b      	str	r3, [r7, #16]
}
 80067a2:	bf00      	nop
 80067a4:	e7fe      	b.n	80067a4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80067a6:	4b3e      	ldr	r3, [pc, #248]	; (80068a0 <xPortStartScheduler+0x120>)
 80067a8:	681b      	ldr	r3, [r3, #0]
 80067aa:	4a3f      	ldr	r2, [pc, #252]	; (80068a8 <xPortStartScheduler+0x128>)
 80067ac:	4293      	cmp	r3, r2
 80067ae:	d10a      	bne.n	80067c6 <xPortStartScheduler+0x46>
	__asm volatile
 80067b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80067b4:	f383 8811 	msr	BASEPRI, r3
 80067b8:	f3bf 8f6f 	isb	sy
 80067bc:	f3bf 8f4f 	dsb	sy
 80067c0:	60fb      	str	r3, [r7, #12]
}
 80067c2:	bf00      	nop
 80067c4:	e7fe      	b.n	80067c4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80067c6:	4b39      	ldr	r3, [pc, #228]	; (80068ac <xPortStartScheduler+0x12c>)
 80067c8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80067ca:	697b      	ldr	r3, [r7, #20]
 80067cc:	781b      	ldrb	r3, [r3, #0]
 80067ce:	b2db      	uxtb	r3, r3
 80067d0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80067d2:	697b      	ldr	r3, [r7, #20]
 80067d4:	22ff      	movs	r2, #255	; 0xff
 80067d6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80067d8:	697b      	ldr	r3, [r7, #20]
 80067da:	781b      	ldrb	r3, [r3, #0]
 80067dc:	b2db      	uxtb	r3, r3
 80067de:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80067e0:	78fb      	ldrb	r3, [r7, #3]
 80067e2:	b2db      	uxtb	r3, r3
 80067e4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80067e8:	b2da      	uxtb	r2, r3
 80067ea:	4b31      	ldr	r3, [pc, #196]	; (80068b0 <xPortStartScheduler+0x130>)
 80067ec:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80067ee:	4b31      	ldr	r3, [pc, #196]	; (80068b4 <xPortStartScheduler+0x134>)
 80067f0:	2207      	movs	r2, #7
 80067f2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80067f4:	e009      	b.n	800680a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 80067f6:	4b2f      	ldr	r3, [pc, #188]	; (80068b4 <xPortStartScheduler+0x134>)
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	3b01      	subs	r3, #1
 80067fc:	4a2d      	ldr	r2, [pc, #180]	; (80068b4 <xPortStartScheduler+0x134>)
 80067fe:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8006800:	78fb      	ldrb	r3, [r7, #3]
 8006802:	b2db      	uxtb	r3, r3
 8006804:	005b      	lsls	r3, r3, #1
 8006806:	b2db      	uxtb	r3, r3
 8006808:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800680a:	78fb      	ldrb	r3, [r7, #3]
 800680c:	b2db      	uxtb	r3, r3
 800680e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006812:	2b80      	cmp	r3, #128	; 0x80
 8006814:	d0ef      	beq.n	80067f6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8006816:	4b27      	ldr	r3, [pc, #156]	; (80068b4 <xPortStartScheduler+0x134>)
 8006818:	681b      	ldr	r3, [r3, #0]
 800681a:	f1c3 0307 	rsb	r3, r3, #7
 800681e:	2b04      	cmp	r3, #4
 8006820:	d00a      	beq.n	8006838 <xPortStartScheduler+0xb8>
	__asm volatile
 8006822:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006826:	f383 8811 	msr	BASEPRI, r3
 800682a:	f3bf 8f6f 	isb	sy
 800682e:	f3bf 8f4f 	dsb	sy
 8006832:	60bb      	str	r3, [r7, #8]
}
 8006834:	bf00      	nop
 8006836:	e7fe      	b.n	8006836 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8006838:	4b1e      	ldr	r3, [pc, #120]	; (80068b4 <xPortStartScheduler+0x134>)
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	021b      	lsls	r3, r3, #8
 800683e:	4a1d      	ldr	r2, [pc, #116]	; (80068b4 <xPortStartScheduler+0x134>)
 8006840:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8006842:	4b1c      	ldr	r3, [pc, #112]	; (80068b4 <xPortStartScheduler+0x134>)
 8006844:	681b      	ldr	r3, [r3, #0]
 8006846:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800684a:	4a1a      	ldr	r2, [pc, #104]	; (80068b4 <xPortStartScheduler+0x134>)
 800684c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	b2da      	uxtb	r2, r3
 8006852:	697b      	ldr	r3, [r7, #20]
 8006854:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8006856:	4b18      	ldr	r3, [pc, #96]	; (80068b8 <xPortStartScheduler+0x138>)
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	4a17      	ldr	r2, [pc, #92]	; (80068b8 <xPortStartScheduler+0x138>)
 800685c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8006860:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8006862:	4b15      	ldr	r3, [pc, #84]	; (80068b8 <xPortStartScheduler+0x138>)
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	4a14      	ldr	r2, [pc, #80]	; (80068b8 <xPortStartScheduler+0x138>)
 8006868:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800686c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800686e:	f000 f8dd 	bl	8006a2c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8006872:	4b12      	ldr	r3, [pc, #72]	; (80068bc <xPortStartScheduler+0x13c>)
 8006874:	2200      	movs	r2, #0
 8006876:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8006878:	f000 f8fc 	bl	8006a74 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800687c:	4b10      	ldr	r3, [pc, #64]	; (80068c0 <xPortStartScheduler+0x140>)
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	4a0f      	ldr	r2, [pc, #60]	; (80068c0 <xPortStartScheduler+0x140>)
 8006882:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8006886:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8006888:	f7ff ff66 	bl	8006758 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800688c:	f7ff f856 	bl	800593c <vTaskSwitchContext>
	prvTaskExitError();
 8006890:	f7ff ff22 	bl	80066d8 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8006894:	2300      	movs	r3, #0
}
 8006896:	4618      	mov	r0, r3
 8006898:	3718      	adds	r7, #24
 800689a:	46bd      	mov	sp, r7
 800689c:	bd80      	pop	{r7, pc}
 800689e:	bf00      	nop
 80068a0:	e000ed00 	.word	0xe000ed00
 80068a4:	410fc271 	.word	0x410fc271
 80068a8:	410fc270 	.word	0x410fc270
 80068ac:	e000e400 	.word	0xe000e400
 80068b0:	20001030 	.word	0x20001030
 80068b4:	20001034 	.word	0x20001034
 80068b8:	e000ed20 	.word	0xe000ed20
 80068bc:	20000010 	.word	0x20000010
 80068c0:	e000ef34 	.word	0xe000ef34

080068c4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80068c4:	b480      	push	{r7}
 80068c6:	b083      	sub	sp, #12
 80068c8:	af00      	add	r7, sp, #0
	__asm volatile
 80068ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80068ce:	f383 8811 	msr	BASEPRI, r3
 80068d2:	f3bf 8f6f 	isb	sy
 80068d6:	f3bf 8f4f 	dsb	sy
 80068da:	607b      	str	r3, [r7, #4]
}
 80068dc:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80068de:	4b0f      	ldr	r3, [pc, #60]	; (800691c <vPortEnterCritical+0x58>)
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	3301      	adds	r3, #1
 80068e4:	4a0d      	ldr	r2, [pc, #52]	; (800691c <vPortEnterCritical+0x58>)
 80068e6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80068e8:	4b0c      	ldr	r3, [pc, #48]	; (800691c <vPortEnterCritical+0x58>)
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	2b01      	cmp	r3, #1
 80068ee:	d10f      	bne.n	8006910 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80068f0:	4b0b      	ldr	r3, [pc, #44]	; (8006920 <vPortEnterCritical+0x5c>)
 80068f2:	681b      	ldr	r3, [r3, #0]
 80068f4:	b2db      	uxtb	r3, r3
 80068f6:	2b00      	cmp	r3, #0
 80068f8:	d00a      	beq.n	8006910 <vPortEnterCritical+0x4c>
	__asm volatile
 80068fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80068fe:	f383 8811 	msr	BASEPRI, r3
 8006902:	f3bf 8f6f 	isb	sy
 8006906:	f3bf 8f4f 	dsb	sy
 800690a:	603b      	str	r3, [r7, #0]
}
 800690c:	bf00      	nop
 800690e:	e7fe      	b.n	800690e <vPortEnterCritical+0x4a>
	}
}
 8006910:	bf00      	nop
 8006912:	370c      	adds	r7, #12
 8006914:	46bd      	mov	sp, r7
 8006916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800691a:	4770      	bx	lr
 800691c:	20000010 	.word	0x20000010
 8006920:	e000ed04 	.word	0xe000ed04

08006924 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8006924:	b480      	push	{r7}
 8006926:	b083      	sub	sp, #12
 8006928:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800692a:	4b12      	ldr	r3, [pc, #72]	; (8006974 <vPortExitCritical+0x50>)
 800692c:	681b      	ldr	r3, [r3, #0]
 800692e:	2b00      	cmp	r3, #0
 8006930:	d10a      	bne.n	8006948 <vPortExitCritical+0x24>
	__asm volatile
 8006932:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006936:	f383 8811 	msr	BASEPRI, r3
 800693a:	f3bf 8f6f 	isb	sy
 800693e:	f3bf 8f4f 	dsb	sy
 8006942:	607b      	str	r3, [r7, #4]
}
 8006944:	bf00      	nop
 8006946:	e7fe      	b.n	8006946 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8006948:	4b0a      	ldr	r3, [pc, #40]	; (8006974 <vPortExitCritical+0x50>)
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	3b01      	subs	r3, #1
 800694e:	4a09      	ldr	r2, [pc, #36]	; (8006974 <vPortExitCritical+0x50>)
 8006950:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8006952:	4b08      	ldr	r3, [pc, #32]	; (8006974 <vPortExitCritical+0x50>)
 8006954:	681b      	ldr	r3, [r3, #0]
 8006956:	2b00      	cmp	r3, #0
 8006958:	d105      	bne.n	8006966 <vPortExitCritical+0x42>
 800695a:	2300      	movs	r3, #0
 800695c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800695e:	683b      	ldr	r3, [r7, #0]
 8006960:	f383 8811 	msr	BASEPRI, r3
}
 8006964:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8006966:	bf00      	nop
 8006968:	370c      	adds	r7, #12
 800696a:	46bd      	mov	sp, r7
 800696c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006970:	4770      	bx	lr
 8006972:	bf00      	nop
 8006974:	20000010 	.word	0x20000010
	...

08006980 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8006980:	f3ef 8009 	mrs	r0, PSP
 8006984:	f3bf 8f6f 	isb	sy
 8006988:	4b15      	ldr	r3, [pc, #84]	; (80069e0 <pxCurrentTCBConst>)
 800698a:	681a      	ldr	r2, [r3, #0]
 800698c:	f01e 0f10 	tst.w	lr, #16
 8006990:	bf08      	it	eq
 8006992:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8006996:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800699a:	6010      	str	r0, [r2, #0]
 800699c:	e92d 0009 	stmdb	sp!, {r0, r3}
 80069a0:	f04f 0050 	mov.w	r0, #80	; 0x50
 80069a4:	f380 8811 	msr	BASEPRI, r0
 80069a8:	f3bf 8f4f 	dsb	sy
 80069ac:	f3bf 8f6f 	isb	sy
 80069b0:	f7fe ffc4 	bl	800593c <vTaskSwitchContext>
 80069b4:	f04f 0000 	mov.w	r0, #0
 80069b8:	f380 8811 	msr	BASEPRI, r0
 80069bc:	bc09      	pop	{r0, r3}
 80069be:	6819      	ldr	r1, [r3, #0]
 80069c0:	6808      	ldr	r0, [r1, #0]
 80069c2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80069c6:	f01e 0f10 	tst.w	lr, #16
 80069ca:	bf08      	it	eq
 80069cc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80069d0:	f380 8809 	msr	PSP, r0
 80069d4:	f3bf 8f6f 	isb	sy
 80069d8:	4770      	bx	lr
 80069da:	bf00      	nop
 80069dc:	f3af 8000 	nop.w

080069e0 <pxCurrentTCBConst>:
 80069e0:	20000a04 	.word	0x20000a04
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80069e4:	bf00      	nop
 80069e6:	bf00      	nop

080069e8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80069e8:	b580      	push	{r7, lr}
 80069ea:	b082      	sub	sp, #8
 80069ec:	af00      	add	r7, sp, #0
	__asm volatile
 80069ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80069f2:	f383 8811 	msr	BASEPRI, r3
 80069f6:	f3bf 8f6f 	isb	sy
 80069fa:	f3bf 8f4f 	dsb	sy
 80069fe:	607b      	str	r3, [r7, #4]
}
 8006a00:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8006a02:	f7fe fee1 	bl	80057c8 <xTaskIncrementTick>
 8006a06:	4603      	mov	r3, r0
 8006a08:	2b00      	cmp	r3, #0
 8006a0a:	d003      	beq.n	8006a14 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8006a0c:	4b06      	ldr	r3, [pc, #24]	; (8006a28 <xPortSysTickHandler+0x40>)
 8006a0e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006a12:	601a      	str	r2, [r3, #0]
 8006a14:	2300      	movs	r3, #0
 8006a16:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006a18:	683b      	ldr	r3, [r7, #0]
 8006a1a:	f383 8811 	msr	BASEPRI, r3
}
 8006a1e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8006a20:	bf00      	nop
 8006a22:	3708      	adds	r7, #8
 8006a24:	46bd      	mov	sp, r7
 8006a26:	bd80      	pop	{r7, pc}
 8006a28:	e000ed04 	.word	0xe000ed04

08006a2c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8006a2c:	b480      	push	{r7}
 8006a2e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8006a30:	4b0b      	ldr	r3, [pc, #44]	; (8006a60 <vPortSetupTimerInterrupt+0x34>)
 8006a32:	2200      	movs	r2, #0
 8006a34:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8006a36:	4b0b      	ldr	r3, [pc, #44]	; (8006a64 <vPortSetupTimerInterrupt+0x38>)
 8006a38:	2200      	movs	r2, #0
 8006a3a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8006a3c:	4b0a      	ldr	r3, [pc, #40]	; (8006a68 <vPortSetupTimerInterrupt+0x3c>)
 8006a3e:	681b      	ldr	r3, [r3, #0]
 8006a40:	4a0a      	ldr	r2, [pc, #40]	; (8006a6c <vPortSetupTimerInterrupt+0x40>)
 8006a42:	fba2 2303 	umull	r2, r3, r2, r3
 8006a46:	099b      	lsrs	r3, r3, #6
 8006a48:	4a09      	ldr	r2, [pc, #36]	; (8006a70 <vPortSetupTimerInterrupt+0x44>)
 8006a4a:	3b01      	subs	r3, #1
 8006a4c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8006a4e:	4b04      	ldr	r3, [pc, #16]	; (8006a60 <vPortSetupTimerInterrupt+0x34>)
 8006a50:	2207      	movs	r2, #7
 8006a52:	601a      	str	r2, [r3, #0]
}
 8006a54:	bf00      	nop
 8006a56:	46bd      	mov	sp, r7
 8006a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a5c:	4770      	bx	lr
 8006a5e:	bf00      	nop
 8006a60:	e000e010 	.word	0xe000e010
 8006a64:	e000e018 	.word	0xe000e018
 8006a68:	20000004 	.word	0x20000004
 8006a6c:	10624dd3 	.word	0x10624dd3
 8006a70:	e000e014 	.word	0xe000e014

08006a74 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8006a74:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8006a84 <vPortEnableVFP+0x10>
 8006a78:	6801      	ldr	r1, [r0, #0]
 8006a7a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8006a7e:	6001      	str	r1, [r0, #0]
 8006a80:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8006a82:	bf00      	nop
 8006a84:	e000ed88 	.word	0xe000ed88

08006a88 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8006a88:	b480      	push	{r7}
 8006a8a:	b085      	sub	sp, #20
 8006a8c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8006a8e:	f3ef 8305 	mrs	r3, IPSR
 8006a92:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8006a94:	68fb      	ldr	r3, [r7, #12]
 8006a96:	2b0f      	cmp	r3, #15
 8006a98:	d914      	bls.n	8006ac4 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8006a9a:	4a17      	ldr	r2, [pc, #92]	; (8006af8 <vPortValidateInterruptPriority+0x70>)
 8006a9c:	68fb      	ldr	r3, [r7, #12]
 8006a9e:	4413      	add	r3, r2
 8006aa0:	781b      	ldrb	r3, [r3, #0]
 8006aa2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8006aa4:	4b15      	ldr	r3, [pc, #84]	; (8006afc <vPortValidateInterruptPriority+0x74>)
 8006aa6:	781b      	ldrb	r3, [r3, #0]
 8006aa8:	7afa      	ldrb	r2, [r7, #11]
 8006aaa:	429a      	cmp	r2, r3
 8006aac:	d20a      	bcs.n	8006ac4 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 8006aae:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ab2:	f383 8811 	msr	BASEPRI, r3
 8006ab6:	f3bf 8f6f 	isb	sy
 8006aba:	f3bf 8f4f 	dsb	sy
 8006abe:	607b      	str	r3, [r7, #4]
}
 8006ac0:	bf00      	nop
 8006ac2:	e7fe      	b.n	8006ac2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8006ac4:	4b0e      	ldr	r3, [pc, #56]	; (8006b00 <vPortValidateInterruptPriority+0x78>)
 8006ac6:	681b      	ldr	r3, [r3, #0]
 8006ac8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8006acc:	4b0d      	ldr	r3, [pc, #52]	; (8006b04 <vPortValidateInterruptPriority+0x7c>)
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	429a      	cmp	r2, r3
 8006ad2:	d90a      	bls.n	8006aea <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8006ad4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ad8:	f383 8811 	msr	BASEPRI, r3
 8006adc:	f3bf 8f6f 	isb	sy
 8006ae0:	f3bf 8f4f 	dsb	sy
 8006ae4:	603b      	str	r3, [r7, #0]
}
 8006ae6:	bf00      	nop
 8006ae8:	e7fe      	b.n	8006ae8 <vPortValidateInterruptPriority+0x60>
	}
 8006aea:	bf00      	nop
 8006aec:	3714      	adds	r7, #20
 8006aee:	46bd      	mov	sp, r7
 8006af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006af4:	4770      	bx	lr
 8006af6:	bf00      	nop
 8006af8:	e000e3f0 	.word	0xe000e3f0
 8006afc:	20001030 	.word	0x20001030
 8006b00:	e000ed0c 	.word	0xe000ed0c
 8006b04:	20001034 	.word	0x20001034

08006b08 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8006b08:	b580      	push	{r7, lr}
 8006b0a:	b08a      	sub	sp, #40	; 0x28
 8006b0c:	af00      	add	r7, sp, #0
 8006b0e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8006b10:	2300      	movs	r3, #0
 8006b12:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8006b14:	f7fe fd9c 	bl	8005650 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8006b18:	4b5b      	ldr	r3, [pc, #364]	; (8006c88 <pvPortMalloc+0x180>)
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	2b00      	cmp	r3, #0
 8006b1e:	d101      	bne.n	8006b24 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8006b20:	f000 f920 	bl	8006d64 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8006b24:	4b59      	ldr	r3, [pc, #356]	; (8006c8c <pvPortMalloc+0x184>)
 8006b26:	681a      	ldr	r2, [r3, #0]
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	4013      	ands	r3, r2
 8006b2c:	2b00      	cmp	r3, #0
 8006b2e:	f040 8093 	bne.w	8006c58 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	2b00      	cmp	r3, #0
 8006b36:	d01d      	beq.n	8006b74 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8006b38:	2208      	movs	r2, #8
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	4413      	add	r3, r2
 8006b3e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	f003 0307 	and.w	r3, r3, #7
 8006b46:	2b00      	cmp	r3, #0
 8006b48:	d014      	beq.n	8006b74 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	f023 0307 	bic.w	r3, r3, #7
 8006b50:	3308      	adds	r3, #8
 8006b52:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	f003 0307 	and.w	r3, r3, #7
 8006b5a:	2b00      	cmp	r3, #0
 8006b5c:	d00a      	beq.n	8006b74 <pvPortMalloc+0x6c>
	__asm volatile
 8006b5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b62:	f383 8811 	msr	BASEPRI, r3
 8006b66:	f3bf 8f6f 	isb	sy
 8006b6a:	f3bf 8f4f 	dsb	sy
 8006b6e:	617b      	str	r3, [r7, #20]
}
 8006b70:	bf00      	nop
 8006b72:	e7fe      	b.n	8006b72 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	2b00      	cmp	r3, #0
 8006b78:	d06e      	beq.n	8006c58 <pvPortMalloc+0x150>
 8006b7a:	4b45      	ldr	r3, [pc, #276]	; (8006c90 <pvPortMalloc+0x188>)
 8006b7c:	681b      	ldr	r3, [r3, #0]
 8006b7e:	687a      	ldr	r2, [r7, #4]
 8006b80:	429a      	cmp	r2, r3
 8006b82:	d869      	bhi.n	8006c58 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8006b84:	4b43      	ldr	r3, [pc, #268]	; (8006c94 <pvPortMalloc+0x18c>)
 8006b86:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8006b88:	4b42      	ldr	r3, [pc, #264]	; (8006c94 <pvPortMalloc+0x18c>)
 8006b8a:	681b      	ldr	r3, [r3, #0]
 8006b8c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006b8e:	e004      	b.n	8006b9a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8006b90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b92:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8006b94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006b9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b9c:	685b      	ldr	r3, [r3, #4]
 8006b9e:	687a      	ldr	r2, [r7, #4]
 8006ba0:	429a      	cmp	r2, r3
 8006ba2:	d903      	bls.n	8006bac <pvPortMalloc+0xa4>
 8006ba4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ba6:	681b      	ldr	r3, [r3, #0]
 8006ba8:	2b00      	cmp	r3, #0
 8006baa:	d1f1      	bne.n	8006b90 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8006bac:	4b36      	ldr	r3, [pc, #216]	; (8006c88 <pvPortMalloc+0x180>)
 8006bae:	681b      	ldr	r3, [r3, #0]
 8006bb0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006bb2:	429a      	cmp	r2, r3
 8006bb4:	d050      	beq.n	8006c58 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8006bb6:	6a3b      	ldr	r3, [r7, #32]
 8006bb8:	681b      	ldr	r3, [r3, #0]
 8006bba:	2208      	movs	r2, #8
 8006bbc:	4413      	add	r3, r2
 8006bbe:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8006bc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006bc2:	681a      	ldr	r2, [r3, #0]
 8006bc4:	6a3b      	ldr	r3, [r7, #32]
 8006bc6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8006bc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006bca:	685a      	ldr	r2, [r3, #4]
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	1ad2      	subs	r2, r2, r3
 8006bd0:	2308      	movs	r3, #8
 8006bd2:	005b      	lsls	r3, r3, #1
 8006bd4:	429a      	cmp	r2, r3
 8006bd6:	d91f      	bls.n	8006c18 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8006bd8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	4413      	add	r3, r2
 8006bde:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006be0:	69bb      	ldr	r3, [r7, #24]
 8006be2:	f003 0307 	and.w	r3, r3, #7
 8006be6:	2b00      	cmp	r3, #0
 8006be8:	d00a      	beq.n	8006c00 <pvPortMalloc+0xf8>
	__asm volatile
 8006bea:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006bee:	f383 8811 	msr	BASEPRI, r3
 8006bf2:	f3bf 8f6f 	isb	sy
 8006bf6:	f3bf 8f4f 	dsb	sy
 8006bfa:	613b      	str	r3, [r7, #16]
}
 8006bfc:	bf00      	nop
 8006bfe:	e7fe      	b.n	8006bfe <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8006c00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c02:	685a      	ldr	r2, [r3, #4]
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	1ad2      	subs	r2, r2, r3
 8006c08:	69bb      	ldr	r3, [r7, #24]
 8006c0a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8006c0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c0e:	687a      	ldr	r2, [r7, #4]
 8006c10:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8006c12:	69b8      	ldr	r0, [r7, #24]
 8006c14:	f000 f908 	bl	8006e28 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8006c18:	4b1d      	ldr	r3, [pc, #116]	; (8006c90 <pvPortMalloc+0x188>)
 8006c1a:	681a      	ldr	r2, [r3, #0]
 8006c1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c1e:	685b      	ldr	r3, [r3, #4]
 8006c20:	1ad3      	subs	r3, r2, r3
 8006c22:	4a1b      	ldr	r2, [pc, #108]	; (8006c90 <pvPortMalloc+0x188>)
 8006c24:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8006c26:	4b1a      	ldr	r3, [pc, #104]	; (8006c90 <pvPortMalloc+0x188>)
 8006c28:	681a      	ldr	r2, [r3, #0]
 8006c2a:	4b1b      	ldr	r3, [pc, #108]	; (8006c98 <pvPortMalloc+0x190>)
 8006c2c:	681b      	ldr	r3, [r3, #0]
 8006c2e:	429a      	cmp	r2, r3
 8006c30:	d203      	bcs.n	8006c3a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8006c32:	4b17      	ldr	r3, [pc, #92]	; (8006c90 <pvPortMalloc+0x188>)
 8006c34:	681b      	ldr	r3, [r3, #0]
 8006c36:	4a18      	ldr	r2, [pc, #96]	; (8006c98 <pvPortMalloc+0x190>)
 8006c38:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8006c3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c3c:	685a      	ldr	r2, [r3, #4]
 8006c3e:	4b13      	ldr	r3, [pc, #76]	; (8006c8c <pvPortMalloc+0x184>)
 8006c40:	681b      	ldr	r3, [r3, #0]
 8006c42:	431a      	orrs	r2, r3
 8006c44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c46:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8006c48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c4a:	2200      	movs	r2, #0
 8006c4c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8006c4e:	4b13      	ldr	r3, [pc, #76]	; (8006c9c <pvPortMalloc+0x194>)
 8006c50:	681b      	ldr	r3, [r3, #0]
 8006c52:	3301      	adds	r3, #1
 8006c54:	4a11      	ldr	r2, [pc, #68]	; (8006c9c <pvPortMalloc+0x194>)
 8006c56:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8006c58:	f7fe fd08 	bl	800566c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8006c5c:	69fb      	ldr	r3, [r7, #28]
 8006c5e:	f003 0307 	and.w	r3, r3, #7
 8006c62:	2b00      	cmp	r3, #0
 8006c64:	d00a      	beq.n	8006c7c <pvPortMalloc+0x174>
	__asm volatile
 8006c66:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c6a:	f383 8811 	msr	BASEPRI, r3
 8006c6e:	f3bf 8f6f 	isb	sy
 8006c72:	f3bf 8f4f 	dsb	sy
 8006c76:	60fb      	str	r3, [r7, #12]
}
 8006c78:	bf00      	nop
 8006c7a:	e7fe      	b.n	8006c7a <pvPortMalloc+0x172>
	return pvReturn;
 8006c7c:	69fb      	ldr	r3, [r7, #28]
}
 8006c7e:	4618      	mov	r0, r3
 8006c80:	3728      	adds	r7, #40	; 0x28
 8006c82:	46bd      	mov	sp, r7
 8006c84:	bd80      	pop	{r7, pc}
 8006c86:	bf00      	nop
 8006c88:	20004c40 	.word	0x20004c40
 8006c8c:	20004c54 	.word	0x20004c54
 8006c90:	20004c44 	.word	0x20004c44
 8006c94:	20004c38 	.word	0x20004c38
 8006c98:	20004c48 	.word	0x20004c48
 8006c9c:	20004c4c 	.word	0x20004c4c

08006ca0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8006ca0:	b580      	push	{r7, lr}
 8006ca2:	b086      	sub	sp, #24
 8006ca4:	af00      	add	r7, sp, #0
 8006ca6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	2b00      	cmp	r3, #0
 8006cb0:	d04d      	beq.n	8006d4e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8006cb2:	2308      	movs	r3, #8
 8006cb4:	425b      	negs	r3, r3
 8006cb6:	697a      	ldr	r2, [r7, #20]
 8006cb8:	4413      	add	r3, r2
 8006cba:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8006cbc:	697b      	ldr	r3, [r7, #20]
 8006cbe:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8006cc0:	693b      	ldr	r3, [r7, #16]
 8006cc2:	685a      	ldr	r2, [r3, #4]
 8006cc4:	4b24      	ldr	r3, [pc, #144]	; (8006d58 <vPortFree+0xb8>)
 8006cc6:	681b      	ldr	r3, [r3, #0]
 8006cc8:	4013      	ands	r3, r2
 8006cca:	2b00      	cmp	r3, #0
 8006ccc:	d10a      	bne.n	8006ce4 <vPortFree+0x44>
	__asm volatile
 8006cce:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006cd2:	f383 8811 	msr	BASEPRI, r3
 8006cd6:	f3bf 8f6f 	isb	sy
 8006cda:	f3bf 8f4f 	dsb	sy
 8006cde:	60fb      	str	r3, [r7, #12]
}
 8006ce0:	bf00      	nop
 8006ce2:	e7fe      	b.n	8006ce2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8006ce4:	693b      	ldr	r3, [r7, #16]
 8006ce6:	681b      	ldr	r3, [r3, #0]
 8006ce8:	2b00      	cmp	r3, #0
 8006cea:	d00a      	beq.n	8006d02 <vPortFree+0x62>
	__asm volatile
 8006cec:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006cf0:	f383 8811 	msr	BASEPRI, r3
 8006cf4:	f3bf 8f6f 	isb	sy
 8006cf8:	f3bf 8f4f 	dsb	sy
 8006cfc:	60bb      	str	r3, [r7, #8]
}
 8006cfe:	bf00      	nop
 8006d00:	e7fe      	b.n	8006d00 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8006d02:	693b      	ldr	r3, [r7, #16]
 8006d04:	685a      	ldr	r2, [r3, #4]
 8006d06:	4b14      	ldr	r3, [pc, #80]	; (8006d58 <vPortFree+0xb8>)
 8006d08:	681b      	ldr	r3, [r3, #0]
 8006d0a:	4013      	ands	r3, r2
 8006d0c:	2b00      	cmp	r3, #0
 8006d0e:	d01e      	beq.n	8006d4e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8006d10:	693b      	ldr	r3, [r7, #16]
 8006d12:	681b      	ldr	r3, [r3, #0]
 8006d14:	2b00      	cmp	r3, #0
 8006d16:	d11a      	bne.n	8006d4e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8006d18:	693b      	ldr	r3, [r7, #16]
 8006d1a:	685a      	ldr	r2, [r3, #4]
 8006d1c:	4b0e      	ldr	r3, [pc, #56]	; (8006d58 <vPortFree+0xb8>)
 8006d1e:	681b      	ldr	r3, [r3, #0]
 8006d20:	43db      	mvns	r3, r3
 8006d22:	401a      	ands	r2, r3
 8006d24:	693b      	ldr	r3, [r7, #16]
 8006d26:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8006d28:	f7fe fc92 	bl	8005650 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8006d2c:	693b      	ldr	r3, [r7, #16]
 8006d2e:	685a      	ldr	r2, [r3, #4]
 8006d30:	4b0a      	ldr	r3, [pc, #40]	; (8006d5c <vPortFree+0xbc>)
 8006d32:	681b      	ldr	r3, [r3, #0]
 8006d34:	4413      	add	r3, r2
 8006d36:	4a09      	ldr	r2, [pc, #36]	; (8006d5c <vPortFree+0xbc>)
 8006d38:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8006d3a:	6938      	ldr	r0, [r7, #16]
 8006d3c:	f000 f874 	bl	8006e28 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8006d40:	4b07      	ldr	r3, [pc, #28]	; (8006d60 <vPortFree+0xc0>)
 8006d42:	681b      	ldr	r3, [r3, #0]
 8006d44:	3301      	adds	r3, #1
 8006d46:	4a06      	ldr	r2, [pc, #24]	; (8006d60 <vPortFree+0xc0>)
 8006d48:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8006d4a:	f7fe fc8f 	bl	800566c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8006d4e:	bf00      	nop
 8006d50:	3718      	adds	r7, #24
 8006d52:	46bd      	mov	sp, r7
 8006d54:	bd80      	pop	{r7, pc}
 8006d56:	bf00      	nop
 8006d58:	20004c54 	.word	0x20004c54
 8006d5c:	20004c44 	.word	0x20004c44
 8006d60:	20004c50 	.word	0x20004c50

08006d64 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8006d64:	b480      	push	{r7}
 8006d66:	b085      	sub	sp, #20
 8006d68:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8006d6a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8006d6e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8006d70:	4b27      	ldr	r3, [pc, #156]	; (8006e10 <prvHeapInit+0xac>)
 8006d72:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8006d74:	68fb      	ldr	r3, [r7, #12]
 8006d76:	f003 0307 	and.w	r3, r3, #7
 8006d7a:	2b00      	cmp	r3, #0
 8006d7c:	d00c      	beq.n	8006d98 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8006d7e:	68fb      	ldr	r3, [r7, #12]
 8006d80:	3307      	adds	r3, #7
 8006d82:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006d84:	68fb      	ldr	r3, [r7, #12]
 8006d86:	f023 0307 	bic.w	r3, r3, #7
 8006d8a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8006d8c:	68ba      	ldr	r2, [r7, #8]
 8006d8e:	68fb      	ldr	r3, [r7, #12]
 8006d90:	1ad3      	subs	r3, r2, r3
 8006d92:	4a1f      	ldr	r2, [pc, #124]	; (8006e10 <prvHeapInit+0xac>)
 8006d94:	4413      	add	r3, r2
 8006d96:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8006d98:	68fb      	ldr	r3, [r7, #12]
 8006d9a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8006d9c:	4a1d      	ldr	r2, [pc, #116]	; (8006e14 <prvHeapInit+0xb0>)
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8006da2:	4b1c      	ldr	r3, [pc, #112]	; (8006e14 <prvHeapInit+0xb0>)
 8006da4:	2200      	movs	r2, #0
 8006da6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	68ba      	ldr	r2, [r7, #8]
 8006dac:	4413      	add	r3, r2
 8006dae:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8006db0:	2208      	movs	r2, #8
 8006db2:	68fb      	ldr	r3, [r7, #12]
 8006db4:	1a9b      	subs	r3, r3, r2
 8006db6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006db8:	68fb      	ldr	r3, [r7, #12]
 8006dba:	f023 0307 	bic.w	r3, r3, #7
 8006dbe:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8006dc0:	68fb      	ldr	r3, [r7, #12]
 8006dc2:	4a15      	ldr	r2, [pc, #84]	; (8006e18 <prvHeapInit+0xb4>)
 8006dc4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8006dc6:	4b14      	ldr	r3, [pc, #80]	; (8006e18 <prvHeapInit+0xb4>)
 8006dc8:	681b      	ldr	r3, [r3, #0]
 8006dca:	2200      	movs	r2, #0
 8006dcc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8006dce:	4b12      	ldr	r3, [pc, #72]	; (8006e18 <prvHeapInit+0xb4>)
 8006dd0:	681b      	ldr	r3, [r3, #0]
 8006dd2:	2200      	movs	r2, #0
 8006dd4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8006dda:	683b      	ldr	r3, [r7, #0]
 8006ddc:	68fa      	ldr	r2, [r7, #12]
 8006dde:	1ad2      	subs	r2, r2, r3
 8006de0:	683b      	ldr	r3, [r7, #0]
 8006de2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8006de4:	4b0c      	ldr	r3, [pc, #48]	; (8006e18 <prvHeapInit+0xb4>)
 8006de6:	681a      	ldr	r2, [r3, #0]
 8006de8:	683b      	ldr	r3, [r7, #0]
 8006dea:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006dec:	683b      	ldr	r3, [r7, #0]
 8006dee:	685b      	ldr	r3, [r3, #4]
 8006df0:	4a0a      	ldr	r2, [pc, #40]	; (8006e1c <prvHeapInit+0xb8>)
 8006df2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006df4:	683b      	ldr	r3, [r7, #0]
 8006df6:	685b      	ldr	r3, [r3, #4]
 8006df8:	4a09      	ldr	r2, [pc, #36]	; (8006e20 <prvHeapInit+0xbc>)
 8006dfa:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8006dfc:	4b09      	ldr	r3, [pc, #36]	; (8006e24 <prvHeapInit+0xc0>)
 8006dfe:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8006e02:	601a      	str	r2, [r3, #0]
}
 8006e04:	bf00      	nop
 8006e06:	3714      	adds	r7, #20
 8006e08:	46bd      	mov	sp, r7
 8006e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e0e:	4770      	bx	lr
 8006e10:	20001038 	.word	0x20001038
 8006e14:	20004c38 	.word	0x20004c38
 8006e18:	20004c40 	.word	0x20004c40
 8006e1c:	20004c48 	.word	0x20004c48
 8006e20:	20004c44 	.word	0x20004c44
 8006e24:	20004c54 	.word	0x20004c54

08006e28 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8006e28:	b480      	push	{r7}
 8006e2a:	b085      	sub	sp, #20
 8006e2c:	af00      	add	r7, sp, #0
 8006e2e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8006e30:	4b28      	ldr	r3, [pc, #160]	; (8006ed4 <prvInsertBlockIntoFreeList+0xac>)
 8006e32:	60fb      	str	r3, [r7, #12]
 8006e34:	e002      	b.n	8006e3c <prvInsertBlockIntoFreeList+0x14>
 8006e36:	68fb      	ldr	r3, [r7, #12]
 8006e38:	681b      	ldr	r3, [r3, #0]
 8006e3a:	60fb      	str	r3, [r7, #12]
 8006e3c:	68fb      	ldr	r3, [r7, #12]
 8006e3e:	681b      	ldr	r3, [r3, #0]
 8006e40:	687a      	ldr	r2, [r7, #4]
 8006e42:	429a      	cmp	r2, r3
 8006e44:	d8f7      	bhi.n	8006e36 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8006e46:	68fb      	ldr	r3, [r7, #12]
 8006e48:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8006e4a:	68fb      	ldr	r3, [r7, #12]
 8006e4c:	685b      	ldr	r3, [r3, #4]
 8006e4e:	68ba      	ldr	r2, [r7, #8]
 8006e50:	4413      	add	r3, r2
 8006e52:	687a      	ldr	r2, [r7, #4]
 8006e54:	429a      	cmp	r2, r3
 8006e56:	d108      	bne.n	8006e6a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8006e58:	68fb      	ldr	r3, [r7, #12]
 8006e5a:	685a      	ldr	r2, [r3, #4]
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	685b      	ldr	r3, [r3, #4]
 8006e60:	441a      	add	r2, r3
 8006e62:	68fb      	ldr	r3, [r7, #12]
 8006e64:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8006e66:	68fb      	ldr	r3, [r7, #12]
 8006e68:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	685b      	ldr	r3, [r3, #4]
 8006e72:	68ba      	ldr	r2, [r7, #8]
 8006e74:	441a      	add	r2, r3
 8006e76:	68fb      	ldr	r3, [r7, #12]
 8006e78:	681b      	ldr	r3, [r3, #0]
 8006e7a:	429a      	cmp	r2, r3
 8006e7c:	d118      	bne.n	8006eb0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8006e7e:	68fb      	ldr	r3, [r7, #12]
 8006e80:	681a      	ldr	r2, [r3, #0]
 8006e82:	4b15      	ldr	r3, [pc, #84]	; (8006ed8 <prvInsertBlockIntoFreeList+0xb0>)
 8006e84:	681b      	ldr	r3, [r3, #0]
 8006e86:	429a      	cmp	r2, r3
 8006e88:	d00d      	beq.n	8006ea6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	685a      	ldr	r2, [r3, #4]
 8006e8e:	68fb      	ldr	r3, [r7, #12]
 8006e90:	681b      	ldr	r3, [r3, #0]
 8006e92:	685b      	ldr	r3, [r3, #4]
 8006e94:	441a      	add	r2, r3
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8006e9a:	68fb      	ldr	r3, [r7, #12]
 8006e9c:	681b      	ldr	r3, [r3, #0]
 8006e9e:	681a      	ldr	r2, [r3, #0]
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	601a      	str	r2, [r3, #0]
 8006ea4:	e008      	b.n	8006eb8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8006ea6:	4b0c      	ldr	r3, [pc, #48]	; (8006ed8 <prvInsertBlockIntoFreeList+0xb0>)
 8006ea8:	681a      	ldr	r2, [r3, #0]
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	601a      	str	r2, [r3, #0]
 8006eae:	e003      	b.n	8006eb8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8006eb0:	68fb      	ldr	r3, [r7, #12]
 8006eb2:	681a      	ldr	r2, [r3, #0]
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8006eb8:	68fa      	ldr	r2, [r7, #12]
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	429a      	cmp	r2, r3
 8006ebe:	d002      	beq.n	8006ec6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8006ec0:	68fb      	ldr	r3, [r7, #12]
 8006ec2:	687a      	ldr	r2, [r7, #4]
 8006ec4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006ec6:	bf00      	nop
 8006ec8:	3714      	adds	r7, #20
 8006eca:	46bd      	mov	sp, r7
 8006ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ed0:	4770      	bx	lr
 8006ed2:	bf00      	nop
 8006ed4:	20004c38 	.word	0x20004c38
 8006ed8:	20004c40 	.word	0x20004c40

08006edc <__assert_func>:
 8006edc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8006ede:	4614      	mov	r4, r2
 8006ee0:	461a      	mov	r2, r3
 8006ee2:	4b09      	ldr	r3, [pc, #36]	; (8006f08 <__assert_func+0x2c>)
 8006ee4:	681b      	ldr	r3, [r3, #0]
 8006ee6:	4605      	mov	r5, r0
 8006ee8:	68d8      	ldr	r0, [r3, #12]
 8006eea:	b14c      	cbz	r4, 8006f00 <__assert_func+0x24>
 8006eec:	4b07      	ldr	r3, [pc, #28]	; (8006f0c <__assert_func+0x30>)
 8006eee:	9100      	str	r1, [sp, #0]
 8006ef0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8006ef4:	4906      	ldr	r1, [pc, #24]	; (8006f10 <__assert_func+0x34>)
 8006ef6:	462b      	mov	r3, r5
 8006ef8:	f000 fd38 	bl	800796c <fiprintf>
 8006efc:	f000 fdad 	bl	8007a5a <abort>
 8006f00:	4b04      	ldr	r3, [pc, #16]	; (8006f14 <__assert_func+0x38>)
 8006f02:	461c      	mov	r4, r3
 8006f04:	e7f3      	b.n	8006eee <__assert_func+0x12>
 8006f06:	bf00      	nop
 8006f08:	2000006c 	.word	0x2000006c
 8006f0c:	08009d14 	.word	0x08009d14
 8006f10:	08009d21 	.word	0x08009d21
 8006f14:	08009d4f 	.word	0x08009d4f

08006f18 <__cvt>:
 8006f18:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006f1c:	ec55 4b10 	vmov	r4, r5, d0
 8006f20:	2d00      	cmp	r5, #0
 8006f22:	460e      	mov	r6, r1
 8006f24:	4619      	mov	r1, r3
 8006f26:	462b      	mov	r3, r5
 8006f28:	bfbb      	ittet	lt
 8006f2a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8006f2e:	461d      	movlt	r5, r3
 8006f30:	2300      	movge	r3, #0
 8006f32:	232d      	movlt	r3, #45	; 0x2d
 8006f34:	700b      	strb	r3, [r1, #0]
 8006f36:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006f38:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8006f3c:	4691      	mov	r9, r2
 8006f3e:	f023 0820 	bic.w	r8, r3, #32
 8006f42:	bfbc      	itt	lt
 8006f44:	4622      	movlt	r2, r4
 8006f46:	4614      	movlt	r4, r2
 8006f48:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006f4c:	d005      	beq.n	8006f5a <__cvt+0x42>
 8006f4e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8006f52:	d100      	bne.n	8006f56 <__cvt+0x3e>
 8006f54:	3601      	adds	r6, #1
 8006f56:	2102      	movs	r1, #2
 8006f58:	e000      	b.n	8006f5c <__cvt+0x44>
 8006f5a:	2103      	movs	r1, #3
 8006f5c:	ab03      	add	r3, sp, #12
 8006f5e:	9301      	str	r3, [sp, #4]
 8006f60:	ab02      	add	r3, sp, #8
 8006f62:	9300      	str	r3, [sp, #0]
 8006f64:	ec45 4b10 	vmov	d0, r4, r5
 8006f68:	4653      	mov	r3, sl
 8006f6a:	4632      	mov	r2, r6
 8006f6c:	f000 fe04 	bl	8007b78 <_dtoa_r>
 8006f70:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8006f74:	4607      	mov	r7, r0
 8006f76:	d102      	bne.n	8006f7e <__cvt+0x66>
 8006f78:	f019 0f01 	tst.w	r9, #1
 8006f7c:	d022      	beq.n	8006fc4 <__cvt+0xac>
 8006f7e:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006f82:	eb07 0906 	add.w	r9, r7, r6
 8006f86:	d110      	bne.n	8006faa <__cvt+0x92>
 8006f88:	783b      	ldrb	r3, [r7, #0]
 8006f8a:	2b30      	cmp	r3, #48	; 0x30
 8006f8c:	d10a      	bne.n	8006fa4 <__cvt+0x8c>
 8006f8e:	2200      	movs	r2, #0
 8006f90:	2300      	movs	r3, #0
 8006f92:	4620      	mov	r0, r4
 8006f94:	4629      	mov	r1, r5
 8006f96:	f7f9 fd97 	bl	8000ac8 <__aeabi_dcmpeq>
 8006f9a:	b918      	cbnz	r0, 8006fa4 <__cvt+0x8c>
 8006f9c:	f1c6 0601 	rsb	r6, r6, #1
 8006fa0:	f8ca 6000 	str.w	r6, [sl]
 8006fa4:	f8da 3000 	ldr.w	r3, [sl]
 8006fa8:	4499      	add	r9, r3
 8006faa:	2200      	movs	r2, #0
 8006fac:	2300      	movs	r3, #0
 8006fae:	4620      	mov	r0, r4
 8006fb0:	4629      	mov	r1, r5
 8006fb2:	f7f9 fd89 	bl	8000ac8 <__aeabi_dcmpeq>
 8006fb6:	b108      	cbz	r0, 8006fbc <__cvt+0xa4>
 8006fb8:	f8cd 900c 	str.w	r9, [sp, #12]
 8006fbc:	2230      	movs	r2, #48	; 0x30
 8006fbe:	9b03      	ldr	r3, [sp, #12]
 8006fc0:	454b      	cmp	r3, r9
 8006fc2:	d307      	bcc.n	8006fd4 <__cvt+0xbc>
 8006fc4:	9b03      	ldr	r3, [sp, #12]
 8006fc6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006fc8:	1bdb      	subs	r3, r3, r7
 8006fca:	4638      	mov	r0, r7
 8006fcc:	6013      	str	r3, [r2, #0]
 8006fce:	b004      	add	sp, #16
 8006fd0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006fd4:	1c59      	adds	r1, r3, #1
 8006fd6:	9103      	str	r1, [sp, #12]
 8006fd8:	701a      	strb	r2, [r3, #0]
 8006fda:	e7f0      	b.n	8006fbe <__cvt+0xa6>

08006fdc <__exponent>:
 8006fdc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006fde:	4603      	mov	r3, r0
 8006fe0:	2900      	cmp	r1, #0
 8006fe2:	bfb8      	it	lt
 8006fe4:	4249      	neglt	r1, r1
 8006fe6:	f803 2b02 	strb.w	r2, [r3], #2
 8006fea:	bfb4      	ite	lt
 8006fec:	222d      	movlt	r2, #45	; 0x2d
 8006fee:	222b      	movge	r2, #43	; 0x2b
 8006ff0:	2909      	cmp	r1, #9
 8006ff2:	7042      	strb	r2, [r0, #1]
 8006ff4:	dd2a      	ble.n	800704c <__exponent+0x70>
 8006ff6:	f10d 0207 	add.w	r2, sp, #7
 8006ffa:	4617      	mov	r7, r2
 8006ffc:	260a      	movs	r6, #10
 8006ffe:	4694      	mov	ip, r2
 8007000:	fb91 f5f6 	sdiv	r5, r1, r6
 8007004:	fb06 1415 	mls	r4, r6, r5, r1
 8007008:	3430      	adds	r4, #48	; 0x30
 800700a:	f80c 4c01 	strb.w	r4, [ip, #-1]
 800700e:	460c      	mov	r4, r1
 8007010:	2c63      	cmp	r4, #99	; 0x63
 8007012:	f102 32ff 	add.w	r2, r2, #4294967295	; 0xffffffff
 8007016:	4629      	mov	r1, r5
 8007018:	dcf1      	bgt.n	8006ffe <__exponent+0x22>
 800701a:	3130      	adds	r1, #48	; 0x30
 800701c:	f1ac 0402 	sub.w	r4, ip, #2
 8007020:	f802 1c01 	strb.w	r1, [r2, #-1]
 8007024:	1c41      	adds	r1, r0, #1
 8007026:	4622      	mov	r2, r4
 8007028:	42ba      	cmp	r2, r7
 800702a:	d30a      	bcc.n	8007042 <__exponent+0x66>
 800702c:	f10d 0209 	add.w	r2, sp, #9
 8007030:	eba2 020c 	sub.w	r2, r2, ip
 8007034:	42bc      	cmp	r4, r7
 8007036:	bf88      	it	hi
 8007038:	2200      	movhi	r2, #0
 800703a:	4413      	add	r3, r2
 800703c:	1a18      	subs	r0, r3, r0
 800703e:	b003      	add	sp, #12
 8007040:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007042:	f812 5b01 	ldrb.w	r5, [r2], #1
 8007046:	f801 5f01 	strb.w	r5, [r1, #1]!
 800704a:	e7ed      	b.n	8007028 <__exponent+0x4c>
 800704c:	2330      	movs	r3, #48	; 0x30
 800704e:	3130      	adds	r1, #48	; 0x30
 8007050:	7083      	strb	r3, [r0, #2]
 8007052:	70c1      	strb	r1, [r0, #3]
 8007054:	1d03      	adds	r3, r0, #4
 8007056:	e7f1      	b.n	800703c <__exponent+0x60>

08007058 <_printf_float>:
 8007058:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800705c:	ed2d 8b02 	vpush	{d8}
 8007060:	b08d      	sub	sp, #52	; 0x34
 8007062:	460c      	mov	r4, r1
 8007064:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8007068:	4616      	mov	r6, r2
 800706a:	461f      	mov	r7, r3
 800706c:	4605      	mov	r5, r0
 800706e:	f000 fcb5 	bl	80079dc <_localeconv_r>
 8007072:	f8d0 a000 	ldr.w	sl, [r0]
 8007076:	4650      	mov	r0, sl
 8007078:	f7f9 f8fa 	bl	8000270 <strlen>
 800707c:	2300      	movs	r3, #0
 800707e:	930a      	str	r3, [sp, #40]	; 0x28
 8007080:	6823      	ldr	r3, [r4, #0]
 8007082:	9305      	str	r3, [sp, #20]
 8007084:	f8d8 3000 	ldr.w	r3, [r8]
 8007088:	f894 b018 	ldrb.w	fp, [r4, #24]
 800708c:	3307      	adds	r3, #7
 800708e:	f023 0307 	bic.w	r3, r3, #7
 8007092:	f103 0208 	add.w	r2, r3, #8
 8007096:	f8c8 2000 	str.w	r2, [r8]
 800709a:	e9d3 8900 	ldrd	r8, r9, [r3]
 800709e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80070a2:	9307      	str	r3, [sp, #28]
 80070a4:	f8cd 8018 	str.w	r8, [sp, #24]
 80070a8:	ee08 0a10 	vmov	s16, r0
 80070ac:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 80070b0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80070b4:	4b9e      	ldr	r3, [pc, #632]	; (8007330 <_printf_float+0x2d8>)
 80070b6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80070ba:	f7f9 fd37 	bl	8000b2c <__aeabi_dcmpun>
 80070be:	bb88      	cbnz	r0, 8007124 <_printf_float+0xcc>
 80070c0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80070c4:	4b9a      	ldr	r3, [pc, #616]	; (8007330 <_printf_float+0x2d8>)
 80070c6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80070ca:	f7f9 fd11 	bl	8000af0 <__aeabi_dcmple>
 80070ce:	bb48      	cbnz	r0, 8007124 <_printf_float+0xcc>
 80070d0:	2200      	movs	r2, #0
 80070d2:	2300      	movs	r3, #0
 80070d4:	4640      	mov	r0, r8
 80070d6:	4649      	mov	r1, r9
 80070d8:	f7f9 fd00 	bl	8000adc <__aeabi_dcmplt>
 80070dc:	b110      	cbz	r0, 80070e4 <_printf_float+0x8c>
 80070de:	232d      	movs	r3, #45	; 0x2d
 80070e0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80070e4:	4a93      	ldr	r2, [pc, #588]	; (8007334 <_printf_float+0x2dc>)
 80070e6:	4b94      	ldr	r3, [pc, #592]	; (8007338 <_printf_float+0x2e0>)
 80070e8:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 80070ec:	bf94      	ite	ls
 80070ee:	4690      	movls	r8, r2
 80070f0:	4698      	movhi	r8, r3
 80070f2:	2303      	movs	r3, #3
 80070f4:	6123      	str	r3, [r4, #16]
 80070f6:	9b05      	ldr	r3, [sp, #20]
 80070f8:	f023 0304 	bic.w	r3, r3, #4
 80070fc:	6023      	str	r3, [r4, #0]
 80070fe:	f04f 0900 	mov.w	r9, #0
 8007102:	9700      	str	r7, [sp, #0]
 8007104:	4633      	mov	r3, r6
 8007106:	aa0b      	add	r2, sp, #44	; 0x2c
 8007108:	4621      	mov	r1, r4
 800710a:	4628      	mov	r0, r5
 800710c:	f000 f9da 	bl	80074c4 <_printf_common>
 8007110:	3001      	adds	r0, #1
 8007112:	f040 8090 	bne.w	8007236 <_printf_float+0x1de>
 8007116:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800711a:	b00d      	add	sp, #52	; 0x34
 800711c:	ecbd 8b02 	vpop	{d8}
 8007120:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007124:	4642      	mov	r2, r8
 8007126:	464b      	mov	r3, r9
 8007128:	4640      	mov	r0, r8
 800712a:	4649      	mov	r1, r9
 800712c:	f7f9 fcfe 	bl	8000b2c <__aeabi_dcmpun>
 8007130:	b140      	cbz	r0, 8007144 <_printf_float+0xec>
 8007132:	464b      	mov	r3, r9
 8007134:	2b00      	cmp	r3, #0
 8007136:	bfbc      	itt	lt
 8007138:	232d      	movlt	r3, #45	; 0x2d
 800713a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800713e:	4a7f      	ldr	r2, [pc, #508]	; (800733c <_printf_float+0x2e4>)
 8007140:	4b7f      	ldr	r3, [pc, #508]	; (8007340 <_printf_float+0x2e8>)
 8007142:	e7d1      	b.n	80070e8 <_printf_float+0x90>
 8007144:	6863      	ldr	r3, [r4, #4]
 8007146:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800714a:	9206      	str	r2, [sp, #24]
 800714c:	1c5a      	adds	r2, r3, #1
 800714e:	d13f      	bne.n	80071d0 <_printf_float+0x178>
 8007150:	2306      	movs	r3, #6
 8007152:	6063      	str	r3, [r4, #4]
 8007154:	9b05      	ldr	r3, [sp, #20]
 8007156:	6861      	ldr	r1, [r4, #4]
 8007158:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800715c:	2300      	movs	r3, #0
 800715e:	9303      	str	r3, [sp, #12]
 8007160:	ab0a      	add	r3, sp, #40	; 0x28
 8007162:	e9cd b301 	strd	fp, r3, [sp, #4]
 8007166:	ab09      	add	r3, sp, #36	; 0x24
 8007168:	ec49 8b10 	vmov	d0, r8, r9
 800716c:	9300      	str	r3, [sp, #0]
 800716e:	6022      	str	r2, [r4, #0]
 8007170:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8007174:	4628      	mov	r0, r5
 8007176:	f7ff fecf 	bl	8006f18 <__cvt>
 800717a:	9b06      	ldr	r3, [sp, #24]
 800717c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800717e:	2b47      	cmp	r3, #71	; 0x47
 8007180:	4680      	mov	r8, r0
 8007182:	d108      	bne.n	8007196 <_printf_float+0x13e>
 8007184:	1cc8      	adds	r0, r1, #3
 8007186:	db02      	blt.n	800718e <_printf_float+0x136>
 8007188:	6863      	ldr	r3, [r4, #4]
 800718a:	4299      	cmp	r1, r3
 800718c:	dd41      	ble.n	8007212 <_printf_float+0x1ba>
 800718e:	f1ab 0302 	sub.w	r3, fp, #2
 8007192:	fa5f fb83 	uxtb.w	fp, r3
 8007196:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800719a:	d820      	bhi.n	80071de <_printf_float+0x186>
 800719c:	3901      	subs	r1, #1
 800719e:	465a      	mov	r2, fp
 80071a0:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80071a4:	9109      	str	r1, [sp, #36]	; 0x24
 80071a6:	f7ff ff19 	bl	8006fdc <__exponent>
 80071aa:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80071ac:	1813      	adds	r3, r2, r0
 80071ae:	2a01      	cmp	r2, #1
 80071b0:	4681      	mov	r9, r0
 80071b2:	6123      	str	r3, [r4, #16]
 80071b4:	dc02      	bgt.n	80071bc <_printf_float+0x164>
 80071b6:	6822      	ldr	r2, [r4, #0]
 80071b8:	07d2      	lsls	r2, r2, #31
 80071ba:	d501      	bpl.n	80071c0 <_printf_float+0x168>
 80071bc:	3301      	adds	r3, #1
 80071be:	6123      	str	r3, [r4, #16]
 80071c0:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80071c4:	2b00      	cmp	r3, #0
 80071c6:	d09c      	beq.n	8007102 <_printf_float+0xaa>
 80071c8:	232d      	movs	r3, #45	; 0x2d
 80071ca:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80071ce:	e798      	b.n	8007102 <_printf_float+0xaa>
 80071d0:	9a06      	ldr	r2, [sp, #24]
 80071d2:	2a47      	cmp	r2, #71	; 0x47
 80071d4:	d1be      	bne.n	8007154 <_printf_float+0xfc>
 80071d6:	2b00      	cmp	r3, #0
 80071d8:	d1bc      	bne.n	8007154 <_printf_float+0xfc>
 80071da:	2301      	movs	r3, #1
 80071dc:	e7b9      	b.n	8007152 <_printf_float+0xfa>
 80071de:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 80071e2:	d118      	bne.n	8007216 <_printf_float+0x1be>
 80071e4:	2900      	cmp	r1, #0
 80071e6:	6863      	ldr	r3, [r4, #4]
 80071e8:	dd0b      	ble.n	8007202 <_printf_float+0x1aa>
 80071ea:	6121      	str	r1, [r4, #16]
 80071ec:	b913      	cbnz	r3, 80071f4 <_printf_float+0x19c>
 80071ee:	6822      	ldr	r2, [r4, #0]
 80071f0:	07d0      	lsls	r0, r2, #31
 80071f2:	d502      	bpl.n	80071fa <_printf_float+0x1a2>
 80071f4:	3301      	adds	r3, #1
 80071f6:	440b      	add	r3, r1
 80071f8:	6123      	str	r3, [r4, #16]
 80071fa:	65a1      	str	r1, [r4, #88]	; 0x58
 80071fc:	f04f 0900 	mov.w	r9, #0
 8007200:	e7de      	b.n	80071c0 <_printf_float+0x168>
 8007202:	b913      	cbnz	r3, 800720a <_printf_float+0x1b2>
 8007204:	6822      	ldr	r2, [r4, #0]
 8007206:	07d2      	lsls	r2, r2, #31
 8007208:	d501      	bpl.n	800720e <_printf_float+0x1b6>
 800720a:	3302      	adds	r3, #2
 800720c:	e7f4      	b.n	80071f8 <_printf_float+0x1a0>
 800720e:	2301      	movs	r3, #1
 8007210:	e7f2      	b.n	80071f8 <_printf_float+0x1a0>
 8007212:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8007216:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007218:	4299      	cmp	r1, r3
 800721a:	db05      	blt.n	8007228 <_printf_float+0x1d0>
 800721c:	6823      	ldr	r3, [r4, #0]
 800721e:	6121      	str	r1, [r4, #16]
 8007220:	07d8      	lsls	r0, r3, #31
 8007222:	d5ea      	bpl.n	80071fa <_printf_float+0x1a2>
 8007224:	1c4b      	adds	r3, r1, #1
 8007226:	e7e7      	b.n	80071f8 <_printf_float+0x1a0>
 8007228:	2900      	cmp	r1, #0
 800722a:	bfd4      	ite	le
 800722c:	f1c1 0202 	rsble	r2, r1, #2
 8007230:	2201      	movgt	r2, #1
 8007232:	4413      	add	r3, r2
 8007234:	e7e0      	b.n	80071f8 <_printf_float+0x1a0>
 8007236:	6823      	ldr	r3, [r4, #0]
 8007238:	055a      	lsls	r2, r3, #21
 800723a:	d407      	bmi.n	800724c <_printf_float+0x1f4>
 800723c:	6923      	ldr	r3, [r4, #16]
 800723e:	4642      	mov	r2, r8
 8007240:	4631      	mov	r1, r6
 8007242:	4628      	mov	r0, r5
 8007244:	47b8      	blx	r7
 8007246:	3001      	adds	r0, #1
 8007248:	d12c      	bne.n	80072a4 <_printf_float+0x24c>
 800724a:	e764      	b.n	8007116 <_printf_float+0xbe>
 800724c:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8007250:	f240 80e0 	bls.w	8007414 <_printf_float+0x3bc>
 8007254:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007258:	2200      	movs	r2, #0
 800725a:	2300      	movs	r3, #0
 800725c:	f7f9 fc34 	bl	8000ac8 <__aeabi_dcmpeq>
 8007260:	2800      	cmp	r0, #0
 8007262:	d034      	beq.n	80072ce <_printf_float+0x276>
 8007264:	4a37      	ldr	r2, [pc, #220]	; (8007344 <_printf_float+0x2ec>)
 8007266:	2301      	movs	r3, #1
 8007268:	4631      	mov	r1, r6
 800726a:	4628      	mov	r0, r5
 800726c:	47b8      	blx	r7
 800726e:	3001      	adds	r0, #1
 8007270:	f43f af51 	beq.w	8007116 <_printf_float+0xbe>
 8007274:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007278:	429a      	cmp	r2, r3
 800727a:	db02      	blt.n	8007282 <_printf_float+0x22a>
 800727c:	6823      	ldr	r3, [r4, #0]
 800727e:	07d8      	lsls	r0, r3, #31
 8007280:	d510      	bpl.n	80072a4 <_printf_float+0x24c>
 8007282:	ee18 3a10 	vmov	r3, s16
 8007286:	4652      	mov	r2, sl
 8007288:	4631      	mov	r1, r6
 800728a:	4628      	mov	r0, r5
 800728c:	47b8      	blx	r7
 800728e:	3001      	adds	r0, #1
 8007290:	f43f af41 	beq.w	8007116 <_printf_float+0xbe>
 8007294:	f04f 0800 	mov.w	r8, #0
 8007298:	f104 091a 	add.w	r9, r4, #26
 800729c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800729e:	3b01      	subs	r3, #1
 80072a0:	4543      	cmp	r3, r8
 80072a2:	dc09      	bgt.n	80072b8 <_printf_float+0x260>
 80072a4:	6823      	ldr	r3, [r4, #0]
 80072a6:	079b      	lsls	r3, r3, #30
 80072a8:	f100 8107 	bmi.w	80074ba <_printf_float+0x462>
 80072ac:	68e0      	ldr	r0, [r4, #12]
 80072ae:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80072b0:	4298      	cmp	r0, r3
 80072b2:	bfb8      	it	lt
 80072b4:	4618      	movlt	r0, r3
 80072b6:	e730      	b.n	800711a <_printf_float+0xc2>
 80072b8:	2301      	movs	r3, #1
 80072ba:	464a      	mov	r2, r9
 80072bc:	4631      	mov	r1, r6
 80072be:	4628      	mov	r0, r5
 80072c0:	47b8      	blx	r7
 80072c2:	3001      	adds	r0, #1
 80072c4:	f43f af27 	beq.w	8007116 <_printf_float+0xbe>
 80072c8:	f108 0801 	add.w	r8, r8, #1
 80072cc:	e7e6      	b.n	800729c <_printf_float+0x244>
 80072ce:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80072d0:	2b00      	cmp	r3, #0
 80072d2:	dc39      	bgt.n	8007348 <_printf_float+0x2f0>
 80072d4:	4a1b      	ldr	r2, [pc, #108]	; (8007344 <_printf_float+0x2ec>)
 80072d6:	2301      	movs	r3, #1
 80072d8:	4631      	mov	r1, r6
 80072da:	4628      	mov	r0, r5
 80072dc:	47b8      	blx	r7
 80072de:	3001      	adds	r0, #1
 80072e0:	f43f af19 	beq.w	8007116 <_printf_float+0xbe>
 80072e4:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 80072e8:	4313      	orrs	r3, r2
 80072ea:	d102      	bne.n	80072f2 <_printf_float+0x29a>
 80072ec:	6823      	ldr	r3, [r4, #0]
 80072ee:	07d9      	lsls	r1, r3, #31
 80072f0:	d5d8      	bpl.n	80072a4 <_printf_float+0x24c>
 80072f2:	ee18 3a10 	vmov	r3, s16
 80072f6:	4652      	mov	r2, sl
 80072f8:	4631      	mov	r1, r6
 80072fa:	4628      	mov	r0, r5
 80072fc:	47b8      	blx	r7
 80072fe:	3001      	adds	r0, #1
 8007300:	f43f af09 	beq.w	8007116 <_printf_float+0xbe>
 8007304:	f04f 0900 	mov.w	r9, #0
 8007308:	f104 0a1a 	add.w	sl, r4, #26
 800730c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800730e:	425b      	negs	r3, r3
 8007310:	454b      	cmp	r3, r9
 8007312:	dc01      	bgt.n	8007318 <_printf_float+0x2c0>
 8007314:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007316:	e792      	b.n	800723e <_printf_float+0x1e6>
 8007318:	2301      	movs	r3, #1
 800731a:	4652      	mov	r2, sl
 800731c:	4631      	mov	r1, r6
 800731e:	4628      	mov	r0, r5
 8007320:	47b8      	blx	r7
 8007322:	3001      	adds	r0, #1
 8007324:	f43f aef7 	beq.w	8007116 <_printf_float+0xbe>
 8007328:	f109 0901 	add.w	r9, r9, #1
 800732c:	e7ee      	b.n	800730c <_printf_float+0x2b4>
 800732e:	bf00      	nop
 8007330:	7fefffff 	.word	0x7fefffff
 8007334:	08009d50 	.word	0x08009d50
 8007338:	08009d54 	.word	0x08009d54
 800733c:	08009d58 	.word	0x08009d58
 8007340:	08009d5c 	.word	0x08009d5c
 8007344:	08009d60 	.word	0x08009d60
 8007348:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800734a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800734c:	429a      	cmp	r2, r3
 800734e:	bfa8      	it	ge
 8007350:	461a      	movge	r2, r3
 8007352:	2a00      	cmp	r2, #0
 8007354:	4691      	mov	r9, r2
 8007356:	dc37      	bgt.n	80073c8 <_printf_float+0x370>
 8007358:	f04f 0b00 	mov.w	fp, #0
 800735c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007360:	f104 021a 	add.w	r2, r4, #26
 8007364:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007366:	9305      	str	r3, [sp, #20]
 8007368:	eba3 0309 	sub.w	r3, r3, r9
 800736c:	455b      	cmp	r3, fp
 800736e:	dc33      	bgt.n	80073d8 <_printf_float+0x380>
 8007370:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007374:	429a      	cmp	r2, r3
 8007376:	db3b      	blt.n	80073f0 <_printf_float+0x398>
 8007378:	6823      	ldr	r3, [r4, #0]
 800737a:	07da      	lsls	r2, r3, #31
 800737c:	d438      	bmi.n	80073f0 <_printf_float+0x398>
 800737e:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8007382:	eba2 0903 	sub.w	r9, r2, r3
 8007386:	9b05      	ldr	r3, [sp, #20]
 8007388:	1ad2      	subs	r2, r2, r3
 800738a:	4591      	cmp	r9, r2
 800738c:	bfa8      	it	ge
 800738e:	4691      	movge	r9, r2
 8007390:	f1b9 0f00 	cmp.w	r9, #0
 8007394:	dc35      	bgt.n	8007402 <_printf_float+0x3aa>
 8007396:	f04f 0800 	mov.w	r8, #0
 800739a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800739e:	f104 0a1a 	add.w	sl, r4, #26
 80073a2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80073a6:	1a9b      	subs	r3, r3, r2
 80073a8:	eba3 0309 	sub.w	r3, r3, r9
 80073ac:	4543      	cmp	r3, r8
 80073ae:	f77f af79 	ble.w	80072a4 <_printf_float+0x24c>
 80073b2:	2301      	movs	r3, #1
 80073b4:	4652      	mov	r2, sl
 80073b6:	4631      	mov	r1, r6
 80073b8:	4628      	mov	r0, r5
 80073ba:	47b8      	blx	r7
 80073bc:	3001      	adds	r0, #1
 80073be:	f43f aeaa 	beq.w	8007116 <_printf_float+0xbe>
 80073c2:	f108 0801 	add.w	r8, r8, #1
 80073c6:	e7ec      	b.n	80073a2 <_printf_float+0x34a>
 80073c8:	4613      	mov	r3, r2
 80073ca:	4631      	mov	r1, r6
 80073cc:	4642      	mov	r2, r8
 80073ce:	4628      	mov	r0, r5
 80073d0:	47b8      	blx	r7
 80073d2:	3001      	adds	r0, #1
 80073d4:	d1c0      	bne.n	8007358 <_printf_float+0x300>
 80073d6:	e69e      	b.n	8007116 <_printf_float+0xbe>
 80073d8:	2301      	movs	r3, #1
 80073da:	4631      	mov	r1, r6
 80073dc:	4628      	mov	r0, r5
 80073de:	9205      	str	r2, [sp, #20]
 80073e0:	47b8      	blx	r7
 80073e2:	3001      	adds	r0, #1
 80073e4:	f43f ae97 	beq.w	8007116 <_printf_float+0xbe>
 80073e8:	9a05      	ldr	r2, [sp, #20]
 80073ea:	f10b 0b01 	add.w	fp, fp, #1
 80073ee:	e7b9      	b.n	8007364 <_printf_float+0x30c>
 80073f0:	ee18 3a10 	vmov	r3, s16
 80073f4:	4652      	mov	r2, sl
 80073f6:	4631      	mov	r1, r6
 80073f8:	4628      	mov	r0, r5
 80073fa:	47b8      	blx	r7
 80073fc:	3001      	adds	r0, #1
 80073fe:	d1be      	bne.n	800737e <_printf_float+0x326>
 8007400:	e689      	b.n	8007116 <_printf_float+0xbe>
 8007402:	9a05      	ldr	r2, [sp, #20]
 8007404:	464b      	mov	r3, r9
 8007406:	4442      	add	r2, r8
 8007408:	4631      	mov	r1, r6
 800740a:	4628      	mov	r0, r5
 800740c:	47b8      	blx	r7
 800740e:	3001      	adds	r0, #1
 8007410:	d1c1      	bne.n	8007396 <_printf_float+0x33e>
 8007412:	e680      	b.n	8007116 <_printf_float+0xbe>
 8007414:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007416:	2a01      	cmp	r2, #1
 8007418:	dc01      	bgt.n	800741e <_printf_float+0x3c6>
 800741a:	07db      	lsls	r3, r3, #31
 800741c:	d53a      	bpl.n	8007494 <_printf_float+0x43c>
 800741e:	2301      	movs	r3, #1
 8007420:	4642      	mov	r2, r8
 8007422:	4631      	mov	r1, r6
 8007424:	4628      	mov	r0, r5
 8007426:	47b8      	blx	r7
 8007428:	3001      	adds	r0, #1
 800742a:	f43f ae74 	beq.w	8007116 <_printf_float+0xbe>
 800742e:	ee18 3a10 	vmov	r3, s16
 8007432:	4652      	mov	r2, sl
 8007434:	4631      	mov	r1, r6
 8007436:	4628      	mov	r0, r5
 8007438:	47b8      	blx	r7
 800743a:	3001      	adds	r0, #1
 800743c:	f43f ae6b 	beq.w	8007116 <_printf_float+0xbe>
 8007440:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007444:	2200      	movs	r2, #0
 8007446:	2300      	movs	r3, #0
 8007448:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 800744c:	f7f9 fb3c 	bl	8000ac8 <__aeabi_dcmpeq>
 8007450:	b9d8      	cbnz	r0, 800748a <_printf_float+0x432>
 8007452:	f10a 33ff 	add.w	r3, sl, #4294967295	; 0xffffffff
 8007456:	f108 0201 	add.w	r2, r8, #1
 800745a:	4631      	mov	r1, r6
 800745c:	4628      	mov	r0, r5
 800745e:	47b8      	blx	r7
 8007460:	3001      	adds	r0, #1
 8007462:	d10e      	bne.n	8007482 <_printf_float+0x42a>
 8007464:	e657      	b.n	8007116 <_printf_float+0xbe>
 8007466:	2301      	movs	r3, #1
 8007468:	4652      	mov	r2, sl
 800746a:	4631      	mov	r1, r6
 800746c:	4628      	mov	r0, r5
 800746e:	47b8      	blx	r7
 8007470:	3001      	adds	r0, #1
 8007472:	f43f ae50 	beq.w	8007116 <_printf_float+0xbe>
 8007476:	f108 0801 	add.w	r8, r8, #1
 800747a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800747c:	3b01      	subs	r3, #1
 800747e:	4543      	cmp	r3, r8
 8007480:	dcf1      	bgt.n	8007466 <_printf_float+0x40e>
 8007482:	464b      	mov	r3, r9
 8007484:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8007488:	e6da      	b.n	8007240 <_printf_float+0x1e8>
 800748a:	f04f 0800 	mov.w	r8, #0
 800748e:	f104 0a1a 	add.w	sl, r4, #26
 8007492:	e7f2      	b.n	800747a <_printf_float+0x422>
 8007494:	2301      	movs	r3, #1
 8007496:	4642      	mov	r2, r8
 8007498:	e7df      	b.n	800745a <_printf_float+0x402>
 800749a:	2301      	movs	r3, #1
 800749c:	464a      	mov	r2, r9
 800749e:	4631      	mov	r1, r6
 80074a0:	4628      	mov	r0, r5
 80074a2:	47b8      	blx	r7
 80074a4:	3001      	adds	r0, #1
 80074a6:	f43f ae36 	beq.w	8007116 <_printf_float+0xbe>
 80074aa:	f108 0801 	add.w	r8, r8, #1
 80074ae:	68e3      	ldr	r3, [r4, #12]
 80074b0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80074b2:	1a5b      	subs	r3, r3, r1
 80074b4:	4543      	cmp	r3, r8
 80074b6:	dcf0      	bgt.n	800749a <_printf_float+0x442>
 80074b8:	e6f8      	b.n	80072ac <_printf_float+0x254>
 80074ba:	f04f 0800 	mov.w	r8, #0
 80074be:	f104 0919 	add.w	r9, r4, #25
 80074c2:	e7f4      	b.n	80074ae <_printf_float+0x456>

080074c4 <_printf_common>:
 80074c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80074c8:	4616      	mov	r6, r2
 80074ca:	4699      	mov	r9, r3
 80074cc:	688a      	ldr	r2, [r1, #8]
 80074ce:	690b      	ldr	r3, [r1, #16]
 80074d0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80074d4:	4293      	cmp	r3, r2
 80074d6:	bfb8      	it	lt
 80074d8:	4613      	movlt	r3, r2
 80074da:	6033      	str	r3, [r6, #0]
 80074dc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80074e0:	4607      	mov	r7, r0
 80074e2:	460c      	mov	r4, r1
 80074e4:	b10a      	cbz	r2, 80074ea <_printf_common+0x26>
 80074e6:	3301      	adds	r3, #1
 80074e8:	6033      	str	r3, [r6, #0]
 80074ea:	6823      	ldr	r3, [r4, #0]
 80074ec:	0699      	lsls	r1, r3, #26
 80074ee:	bf42      	ittt	mi
 80074f0:	6833      	ldrmi	r3, [r6, #0]
 80074f2:	3302      	addmi	r3, #2
 80074f4:	6033      	strmi	r3, [r6, #0]
 80074f6:	6825      	ldr	r5, [r4, #0]
 80074f8:	f015 0506 	ands.w	r5, r5, #6
 80074fc:	d106      	bne.n	800750c <_printf_common+0x48>
 80074fe:	f104 0a19 	add.w	sl, r4, #25
 8007502:	68e3      	ldr	r3, [r4, #12]
 8007504:	6832      	ldr	r2, [r6, #0]
 8007506:	1a9b      	subs	r3, r3, r2
 8007508:	42ab      	cmp	r3, r5
 800750a:	dc26      	bgt.n	800755a <_printf_common+0x96>
 800750c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8007510:	1e13      	subs	r3, r2, #0
 8007512:	6822      	ldr	r2, [r4, #0]
 8007514:	bf18      	it	ne
 8007516:	2301      	movne	r3, #1
 8007518:	0692      	lsls	r2, r2, #26
 800751a:	d42b      	bmi.n	8007574 <_printf_common+0xb0>
 800751c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007520:	4649      	mov	r1, r9
 8007522:	4638      	mov	r0, r7
 8007524:	47c0      	blx	r8
 8007526:	3001      	adds	r0, #1
 8007528:	d01e      	beq.n	8007568 <_printf_common+0xa4>
 800752a:	6823      	ldr	r3, [r4, #0]
 800752c:	6922      	ldr	r2, [r4, #16]
 800752e:	f003 0306 	and.w	r3, r3, #6
 8007532:	2b04      	cmp	r3, #4
 8007534:	bf02      	ittt	eq
 8007536:	68e5      	ldreq	r5, [r4, #12]
 8007538:	6833      	ldreq	r3, [r6, #0]
 800753a:	1aed      	subeq	r5, r5, r3
 800753c:	68a3      	ldr	r3, [r4, #8]
 800753e:	bf0c      	ite	eq
 8007540:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007544:	2500      	movne	r5, #0
 8007546:	4293      	cmp	r3, r2
 8007548:	bfc4      	itt	gt
 800754a:	1a9b      	subgt	r3, r3, r2
 800754c:	18ed      	addgt	r5, r5, r3
 800754e:	2600      	movs	r6, #0
 8007550:	341a      	adds	r4, #26
 8007552:	42b5      	cmp	r5, r6
 8007554:	d11a      	bne.n	800758c <_printf_common+0xc8>
 8007556:	2000      	movs	r0, #0
 8007558:	e008      	b.n	800756c <_printf_common+0xa8>
 800755a:	2301      	movs	r3, #1
 800755c:	4652      	mov	r2, sl
 800755e:	4649      	mov	r1, r9
 8007560:	4638      	mov	r0, r7
 8007562:	47c0      	blx	r8
 8007564:	3001      	adds	r0, #1
 8007566:	d103      	bne.n	8007570 <_printf_common+0xac>
 8007568:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800756c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007570:	3501      	adds	r5, #1
 8007572:	e7c6      	b.n	8007502 <_printf_common+0x3e>
 8007574:	18e1      	adds	r1, r4, r3
 8007576:	1c5a      	adds	r2, r3, #1
 8007578:	2030      	movs	r0, #48	; 0x30
 800757a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800757e:	4422      	add	r2, r4
 8007580:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007584:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007588:	3302      	adds	r3, #2
 800758a:	e7c7      	b.n	800751c <_printf_common+0x58>
 800758c:	2301      	movs	r3, #1
 800758e:	4622      	mov	r2, r4
 8007590:	4649      	mov	r1, r9
 8007592:	4638      	mov	r0, r7
 8007594:	47c0      	blx	r8
 8007596:	3001      	adds	r0, #1
 8007598:	d0e6      	beq.n	8007568 <_printf_common+0xa4>
 800759a:	3601      	adds	r6, #1
 800759c:	e7d9      	b.n	8007552 <_printf_common+0x8e>
	...

080075a0 <_printf_i>:
 80075a0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80075a4:	7e0f      	ldrb	r7, [r1, #24]
 80075a6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80075a8:	2f78      	cmp	r7, #120	; 0x78
 80075aa:	4691      	mov	r9, r2
 80075ac:	4680      	mov	r8, r0
 80075ae:	460c      	mov	r4, r1
 80075b0:	469a      	mov	sl, r3
 80075b2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80075b6:	d807      	bhi.n	80075c8 <_printf_i+0x28>
 80075b8:	2f62      	cmp	r7, #98	; 0x62
 80075ba:	d80a      	bhi.n	80075d2 <_printf_i+0x32>
 80075bc:	2f00      	cmp	r7, #0
 80075be:	f000 80d4 	beq.w	800776a <_printf_i+0x1ca>
 80075c2:	2f58      	cmp	r7, #88	; 0x58
 80075c4:	f000 80c0 	beq.w	8007748 <_printf_i+0x1a8>
 80075c8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80075cc:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80075d0:	e03a      	b.n	8007648 <_printf_i+0xa8>
 80075d2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80075d6:	2b15      	cmp	r3, #21
 80075d8:	d8f6      	bhi.n	80075c8 <_printf_i+0x28>
 80075da:	a101      	add	r1, pc, #4	; (adr r1, 80075e0 <_printf_i+0x40>)
 80075dc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80075e0:	08007639 	.word	0x08007639
 80075e4:	0800764d 	.word	0x0800764d
 80075e8:	080075c9 	.word	0x080075c9
 80075ec:	080075c9 	.word	0x080075c9
 80075f0:	080075c9 	.word	0x080075c9
 80075f4:	080075c9 	.word	0x080075c9
 80075f8:	0800764d 	.word	0x0800764d
 80075fc:	080075c9 	.word	0x080075c9
 8007600:	080075c9 	.word	0x080075c9
 8007604:	080075c9 	.word	0x080075c9
 8007608:	080075c9 	.word	0x080075c9
 800760c:	08007751 	.word	0x08007751
 8007610:	08007679 	.word	0x08007679
 8007614:	0800770b 	.word	0x0800770b
 8007618:	080075c9 	.word	0x080075c9
 800761c:	080075c9 	.word	0x080075c9
 8007620:	08007773 	.word	0x08007773
 8007624:	080075c9 	.word	0x080075c9
 8007628:	08007679 	.word	0x08007679
 800762c:	080075c9 	.word	0x080075c9
 8007630:	080075c9 	.word	0x080075c9
 8007634:	08007713 	.word	0x08007713
 8007638:	682b      	ldr	r3, [r5, #0]
 800763a:	1d1a      	adds	r2, r3, #4
 800763c:	681b      	ldr	r3, [r3, #0]
 800763e:	602a      	str	r2, [r5, #0]
 8007640:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007644:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007648:	2301      	movs	r3, #1
 800764a:	e09f      	b.n	800778c <_printf_i+0x1ec>
 800764c:	6820      	ldr	r0, [r4, #0]
 800764e:	682b      	ldr	r3, [r5, #0]
 8007650:	0607      	lsls	r7, r0, #24
 8007652:	f103 0104 	add.w	r1, r3, #4
 8007656:	6029      	str	r1, [r5, #0]
 8007658:	d501      	bpl.n	800765e <_printf_i+0xbe>
 800765a:	681e      	ldr	r6, [r3, #0]
 800765c:	e003      	b.n	8007666 <_printf_i+0xc6>
 800765e:	0646      	lsls	r6, r0, #25
 8007660:	d5fb      	bpl.n	800765a <_printf_i+0xba>
 8007662:	f9b3 6000 	ldrsh.w	r6, [r3]
 8007666:	2e00      	cmp	r6, #0
 8007668:	da03      	bge.n	8007672 <_printf_i+0xd2>
 800766a:	232d      	movs	r3, #45	; 0x2d
 800766c:	4276      	negs	r6, r6
 800766e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007672:	485a      	ldr	r0, [pc, #360]	; (80077dc <_printf_i+0x23c>)
 8007674:	230a      	movs	r3, #10
 8007676:	e012      	b.n	800769e <_printf_i+0xfe>
 8007678:	682b      	ldr	r3, [r5, #0]
 800767a:	6820      	ldr	r0, [r4, #0]
 800767c:	1d19      	adds	r1, r3, #4
 800767e:	6029      	str	r1, [r5, #0]
 8007680:	0605      	lsls	r5, r0, #24
 8007682:	d501      	bpl.n	8007688 <_printf_i+0xe8>
 8007684:	681e      	ldr	r6, [r3, #0]
 8007686:	e002      	b.n	800768e <_printf_i+0xee>
 8007688:	0641      	lsls	r1, r0, #25
 800768a:	d5fb      	bpl.n	8007684 <_printf_i+0xe4>
 800768c:	881e      	ldrh	r6, [r3, #0]
 800768e:	4853      	ldr	r0, [pc, #332]	; (80077dc <_printf_i+0x23c>)
 8007690:	2f6f      	cmp	r7, #111	; 0x6f
 8007692:	bf0c      	ite	eq
 8007694:	2308      	moveq	r3, #8
 8007696:	230a      	movne	r3, #10
 8007698:	2100      	movs	r1, #0
 800769a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800769e:	6865      	ldr	r5, [r4, #4]
 80076a0:	60a5      	str	r5, [r4, #8]
 80076a2:	2d00      	cmp	r5, #0
 80076a4:	bfa2      	ittt	ge
 80076a6:	6821      	ldrge	r1, [r4, #0]
 80076a8:	f021 0104 	bicge.w	r1, r1, #4
 80076ac:	6021      	strge	r1, [r4, #0]
 80076ae:	b90e      	cbnz	r6, 80076b4 <_printf_i+0x114>
 80076b0:	2d00      	cmp	r5, #0
 80076b2:	d04b      	beq.n	800774c <_printf_i+0x1ac>
 80076b4:	4615      	mov	r5, r2
 80076b6:	fbb6 f1f3 	udiv	r1, r6, r3
 80076ba:	fb03 6711 	mls	r7, r3, r1, r6
 80076be:	5dc7      	ldrb	r7, [r0, r7]
 80076c0:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80076c4:	4637      	mov	r7, r6
 80076c6:	42bb      	cmp	r3, r7
 80076c8:	460e      	mov	r6, r1
 80076ca:	d9f4      	bls.n	80076b6 <_printf_i+0x116>
 80076cc:	2b08      	cmp	r3, #8
 80076ce:	d10b      	bne.n	80076e8 <_printf_i+0x148>
 80076d0:	6823      	ldr	r3, [r4, #0]
 80076d2:	07de      	lsls	r6, r3, #31
 80076d4:	d508      	bpl.n	80076e8 <_printf_i+0x148>
 80076d6:	6923      	ldr	r3, [r4, #16]
 80076d8:	6861      	ldr	r1, [r4, #4]
 80076da:	4299      	cmp	r1, r3
 80076dc:	bfde      	ittt	le
 80076de:	2330      	movle	r3, #48	; 0x30
 80076e0:	f805 3c01 	strble.w	r3, [r5, #-1]
 80076e4:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 80076e8:	1b52      	subs	r2, r2, r5
 80076ea:	6122      	str	r2, [r4, #16]
 80076ec:	f8cd a000 	str.w	sl, [sp]
 80076f0:	464b      	mov	r3, r9
 80076f2:	aa03      	add	r2, sp, #12
 80076f4:	4621      	mov	r1, r4
 80076f6:	4640      	mov	r0, r8
 80076f8:	f7ff fee4 	bl	80074c4 <_printf_common>
 80076fc:	3001      	adds	r0, #1
 80076fe:	d14a      	bne.n	8007796 <_printf_i+0x1f6>
 8007700:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007704:	b004      	add	sp, #16
 8007706:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800770a:	6823      	ldr	r3, [r4, #0]
 800770c:	f043 0320 	orr.w	r3, r3, #32
 8007710:	6023      	str	r3, [r4, #0]
 8007712:	4833      	ldr	r0, [pc, #204]	; (80077e0 <_printf_i+0x240>)
 8007714:	2778      	movs	r7, #120	; 0x78
 8007716:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800771a:	6823      	ldr	r3, [r4, #0]
 800771c:	6829      	ldr	r1, [r5, #0]
 800771e:	061f      	lsls	r7, r3, #24
 8007720:	f851 6b04 	ldr.w	r6, [r1], #4
 8007724:	d402      	bmi.n	800772c <_printf_i+0x18c>
 8007726:	065f      	lsls	r7, r3, #25
 8007728:	bf48      	it	mi
 800772a:	b2b6      	uxthmi	r6, r6
 800772c:	07df      	lsls	r7, r3, #31
 800772e:	bf48      	it	mi
 8007730:	f043 0320 	orrmi.w	r3, r3, #32
 8007734:	6029      	str	r1, [r5, #0]
 8007736:	bf48      	it	mi
 8007738:	6023      	strmi	r3, [r4, #0]
 800773a:	b91e      	cbnz	r6, 8007744 <_printf_i+0x1a4>
 800773c:	6823      	ldr	r3, [r4, #0]
 800773e:	f023 0320 	bic.w	r3, r3, #32
 8007742:	6023      	str	r3, [r4, #0]
 8007744:	2310      	movs	r3, #16
 8007746:	e7a7      	b.n	8007698 <_printf_i+0xf8>
 8007748:	4824      	ldr	r0, [pc, #144]	; (80077dc <_printf_i+0x23c>)
 800774a:	e7e4      	b.n	8007716 <_printf_i+0x176>
 800774c:	4615      	mov	r5, r2
 800774e:	e7bd      	b.n	80076cc <_printf_i+0x12c>
 8007750:	682b      	ldr	r3, [r5, #0]
 8007752:	6826      	ldr	r6, [r4, #0]
 8007754:	6961      	ldr	r1, [r4, #20]
 8007756:	1d18      	adds	r0, r3, #4
 8007758:	6028      	str	r0, [r5, #0]
 800775a:	0635      	lsls	r5, r6, #24
 800775c:	681b      	ldr	r3, [r3, #0]
 800775e:	d501      	bpl.n	8007764 <_printf_i+0x1c4>
 8007760:	6019      	str	r1, [r3, #0]
 8007762:	e002      	b.n	800776a <_printf_i+0x1ca>
 8007764:	0670      	lsls	r0, r6, #25
 8007766:	d5fb      	bpl.n	8007760 <_printf_i+0x1c0>
 8007768:	8019      	strh	r1, [r3, #0]
 800776a:	2300      	movs	r3, #0
 800776c:	6123      	str	r3, [r4, #16]
 800776e:	4615      	mov	r5, r2
 8007770:	e7bc      	b.n	80076ec <_printf_i+0x14c>
 8007772:	682b      	ldr	r3, [r5, #0]
 8007774:	1d1a      	adds	r2, r3, #4
 8007776:	602a      	str	r2, [r5, #0]
 8007778:	681d      	ldr	r5, [r3, #0]
 800777a:	6862      	ldr	r2, [r4, #4]
 800777c:	2100      	movs	r1, #0
 800777e:	4628      	mov	r0, r5
 8007780:	f7f8 fd26 	bl	80001d0 <memchr>
 8007784:	b108      	cbz	r0, 800778a <_printf_i+0x1ea>
 8007786:	1b40      	subs	r0, r0, r5
 8007788:	6060      	str	r0, [r4, #4]
 800778a:	6863      	ldr	r3, [r4, #4]
 800778c:	6123      	str	r3, [r4, #16]
 800778e:	2300      	movs	r3, #0
 8007790:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007794:	e7aa      	b.n	80076ec <_printf_i+0x14c>
 8007796:	6923      	ldr	r3, [r4, #16]
 8007798:	462a      	mov	r2, r5
 800779a:	4649      	mov	r1, r9
 800779c:	4640      	mov	r0, r8
 800779e:	47d0      	blx	sl
 80077a0:	3001      	adds	r0, #1
 80077a2:	d0ad      	beq.n	8007700 <_printf_i+0x160>
 80077a4:	6823      	ldr	r3, [r4, #0]
 80077a6:	079b      	lsls	r3, r3, #30
 80077a8:	d413      	bmi.n	80077d2 <_printf_i+0x232>
 80077aa:	68e0      	ldr	r0, [r4, #12]
 80077ac:	9b03      	ldr	r3, [sp, #12]
 80077ae:	4298      	cmp	r0, r3
 80077b0:	bfb8      	it	lt
 80077b2:	4618      	movlt	r0, r3
 80077b4:	e7a6      	b.n	8007704 <_printf_i+0x164>
 80077b6:	2301      	movs	r3, #1
 80077b8:	4632      	mov	r2, r6
 80077ba:	4649      	mov	r1, r9
 80077bc:	4640      	mov	r0, r8
 80077be:	47d0      	blx	sl
 80077c0:	3001      	adds	r0, #1
 80077c2:	d09d      	beq.n	8007700 <_printf_i+0x160>
 80077c4:	3501      	adds	r5, #1
 80077c6:	68e3      	ldr	r3, [r4, #12]
 80077c8:	9903      	ldr	r1, [sp, #12]
 80077ca:	1a5b      	subs	r3, r3, r1
 80077cc:	42ab      	cmp	r3, r5
 80077ce:	dcf2      	bgt.n	80077b6 <_printf_i+0x216>
 80077d0:	e7eb      	b.n	80077aa <_printf_i+0x20a>
 80077d2:	2500      	movs	r5, #0
 80077d4:	f104 0619 	add.w	r6, r4, #25
 80077d8:	e7f5      	b.n	80077c6 <_printf_i+0x226>
 80077da:	bf00      	nop
 80077dc:	08009d62 	.word	0x08009d62
 80077e0:	08009d73 	.word	0x08009d73

080077e4 <siprintf>:
 80077e4:	b40e      	push	{r1, r2, r3}
 80077e6:	b500      	push	{lr}
 80077e8:	b09c      	sub	sp, #112	; 0x70
 80077ea:	ab1d      	add	r3, sp, #116	; 0x74
 80077ec:	9002      	str	r0, [sp, #8]
 80077ee:	9006      	str	r0, [sp, #24]
 80077f0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80077f4:	4809      	ldr	r0, [pc, #36]	; (800781c <siprintf+0x38>)
 80077f6:	9107      	str	r1, [sp, #28]
 80077f8:	9104      	str	r1, [sp, #16]
 80077fa:	4909      	ldr	r1, [pc, #36]	; (8007820 <siprintf+0x3c>)
 80077fc:	f853 2b04 	ldr.w	r2, [r3], #4
 8007800:	9105      	str	r1, [sp, #20]
 8007802:	6800      	ldr	r0, [r0, #0]
 8007804:	9301      	str	r3, [sp, #4]
 8007806:	a902      	add	r1, sp, #8
 8007808:	f001 f802 	bl	8008810 <_svfiprintf_r>
 800780c:	9b02      	ldr	r3, [sp, #8]
 800780e:	2200      	movs	r2, #0
 8007810:	701a      	strb	r2, [r3, #0]
 8007812:	b01c      	add	sp, #112	; 0x70
 8007814:	f85d eb04 	ldr.w	lr, [sp], #4
 8007818:	b003      	add	sp, #12
 800781a:	4770      	bx	lr
 800781c:	2000006c 	.word	0x2000006c
 8007820:	ffff0208 	.word	0xffff0208

08007824 <std>:
 8007824:	2300      	movs	r3, #0
 8007826:	b510      	push	{r4, lr}
 8007828:	4604      	mov	r4, r0
 800782a:	e9c0 3300 	strd	r3, r3, [r0]
 800782e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007832:	6083      	str	r3, [r0, #8]
 8007834:	8181      	strh	r1, [r0, #12]
 8007836:	6643      	str	r3, [r0, #100]	; 0x64
 8007838:	81c2      	strh	r2, [r0, #14]
 800783a:	6183      	str	r3, [r0, #24]
 800783c:	4619      	mov	r1, r3
 800783e:	2208      	movs	r2, #8
 8007840:	305c      	adds	r0, #92	; 0x5c
 8007842:	f000 f8c3 	bl	80079cc <memset>
 8007846:	4b0d      	ldr	r3, [pc, #52]	; (800787c <std+0x58>)
 8007848:	6263      	str	r3, [r4, #36]	; 0x24
 800784a:	4b0d      	ldr	r3, [pc, #52]	; (8007880 <std+0x5c>)
 800784c:	62a3      	str	r3, [r4, #40]	; 0x28
 800784e:	4b0d      	ldr	r3, [pc, #52]	; (8007884 <std+0x60>)
 8007850:	62e3      	str	r3, [r4, #44]	; 0x2c
 8007852:	4b0d      	ldr	r3, [pc, #52]	; (8007888 <std+0x64>)
 8007854:	6323      	str	r3, [r4, #48]	; 0x30
 8007856:	4b0d      	ldr	r3, [pc, #52]	; (800788c <std+0x68>)
 8007858:	6224      	str	r4, [r4, #32]
 800785a:	429c      	cmp	r4, r3
 800785c:	d006      	beq.n	800786c <std+0x48>
 800785e:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8007862:	4294      	cmp	r4, r2
 8007864:	d002      	beq.n	800786c <std+0x48>
 8007866:	33d0      	adds	r3, #208	; 0xd0
 8007868:	429c      	cmp	r4, r3
 800786a:	d105      	bne.n	8007878 <std+0x54>
 800786c:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8007870:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007874:	f000 b8e0 	b.w	8007a38 <__retarget_lock_init_recursive>
 8007878:	bd10      	pop	{r4, pc}
 800787a:	bf00      	nop
 800787c:	08009651 	.word	0x08009651
 8007880:	08009673 	.word	0x08009673
 8007884:	080096ab 	.word	0x080096ab
 8007888:	080096cf 	.word	0x080096cf
 800788c:	20004c58 	.word	0x20004c58

08007890 <stdio_exit_handler>:
 8007890:	4a02      	ldr	r2, [pc, #8]	; (800789c <stdio_exit_handler+0xc>)
 8007892:	4903      	ldr	r1, [pc, #12]	; (80078a0 <stdio_exit_handler+0x10>)
 8007894:	4803      	ldr	r0, [pc, #12]	; (80078a4 <stdio_exit_handler+0x14>)
 8007896:	f000 b87b 	b.w	8007990 <_fwalk_sglue>
 800789a:	bf00      	nop
 800789c:	20000014 	.word	0x20000014
 80078a0:	08008ef1 	.word	0x08008ef1
 80078a4:	20000020 	.word	0x20000020

080078a8 <cleanup_stdio>:
 80078a8:	6841      	ldr	r1, [r0, #4]
 80078aa:	4b0c      	ldr	r3, [pc, #48]	; (80078dc <cleanup_stdio+0x34>)
 80078ac:	4299      	cmp	r1, r3
 80078ae:	b510      	push	{r4, lr}
 80078b0:	4604      	mov	r4, r0
 80078b2:	d001      	beq.n	80078b8 <cleanup_stdio+0x10>
 80078b4:	f001 fb1c 	bl	8008ef0 <_fflush_r>
 80078b8:	68a1      	ldr	r1, [r4, #8]
 80078ba:	4b09      	ldr	r3, [pc, #36]	; (80078e0 <cleanup_stdio+0x38>)
 80078bc:	4299      	cmp	r1, r3
 80078be:	d002      	beq.n	80078c6 <cleanup_stdio+0x1e>
 80078c0:	4620      	mov	r0, r4
 80078c2:	f001 fb15 	bl	8008ef0 <_fflush_r>
 80078c6:	68e1      	ldr	r1, [r4, #12]
 80078c8:	4b06      	ldr	r3, [pc, #24]	; (80078e4 <cleanup_stdio+0x3c>)
 80078ca:	4299      	cmp	r1, r3
 80078cc:	d004      	beq.n	80078d8 <cleanup_stdio+0x30>
 80078ce:	4620      	mov	r0, r4
 80078d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80078d4:	f001 bb0c 	b.w	8008ef0 <_fflush_r>
 80078d8:	bd10      	pop	{r4, pc}
 80078da:	bf00      	nop
 80078dc:	20004c58 	.word	0x20004c58
 80078e0:	20004cc0 	.word	0x20004cc0
 80078e4:	20004d28 	.word	0x20004d28

080078e8 <global_stdio_init.part.0>:
 80078e8:	b510      	push	{r4, lr}
 80078ea:	4b0b      	ldr	r3, [pc, #44]	; (8007918 <global_stdio_init.part.0+0x30>)
 80078ec:	4c0b      	ldr	r4, [pc, #44]	; (800791c <global_stdio_init.part.0+0x34>)
 80078ee:	4a0c      	ldr	r2, [pc, #48]	; (8007920 <global_stdio_init.part.0+0x38>)
 80078f0:	601a      	str	r2, [r3, #0]
 80078f2:	4620      	mov	r0, r4
 80078f4:	2200      	movs	r2, #0
 80078f6:	2104      	movs	r1, #4
 80078f8:	f7ff ff94 	bl	8007824 <std>
 80078fc:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8007900:	2201      	movs	r2, #1
 8007902:	2109      	movs	r1, #9
 8007904:	f7ff ff8e 	bl	8007824 <std>
 8007908:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 800790c:	2202      	movs	r2, #2
 800790e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007912:	2112      	movs	r1, #18
 8007914:	f7ff bf86 	b.w	8007824 <std>
 8007918:	20004d90 	.word	0x20004d90
 800791c:	20004c58 	.word	0x20004c58
 8007920:	08007891 	.word	0x08007891

08007924 <__sfp_lock_acquire>:
 8007924:	4801      	ldr	r0, [pc, #4]	; (800792c <__sfp_lock_acquire+0x8>)
 8007926:	f000 b888 	b.w	8007a3a <__retarget_lock_acquire_recursive>
 800792a:	bf00      	nop
 800792c:	20004d95 	.word	0x20004d95

08007930 <__sfp_lock_release>:
 8007930:	4801      	ldr	r0, [pc, #4]	; (8007938 <__sfp_lock_release+0x8>)
 8007932:	f000 b883 	b.w	8007a3c <__retarget_lock_release_recursive>
 8007936:	bf00      	nop
 8007938:	20004d95 	.word	0x20004d95

0800793c <__sinit>:
 800793c:	b510      	push	{r4, lr}
 800793e:	4604      	mov	r4, r0
 8007940:	f7ff fff0 	bl	8007924 <__sfp_lock_acquire>
 8007944:	6a23      	ldr	r3, [r4, #32]
 8007946:	b11b      	cbz	r3, 8007950 <__sinit+0x14>
 8007948:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800794c:	f7ff bff0 	b.w	8007930 <__sfp_lock_release>
 8007950:	4b04      	ldr	r3, [pc, #16]	; (8007964 <__sinit+0x28>)
 8007952:	6223      	str	r3, [r4, #32]
 8007954:	4b04      	ldr	r3, [pc, #16]	; (8007968 <__sinit+0x2c>)
 8007956:	681b      	ldr	r3, [r3, #0]
 8007958:	2b00      	cmp	r3, #0
 800795a:	d1f5      	bne.n	8007948 <__sinit+0xc>
 800795c:	f7ff ffc4 	bl	80078e8 <global_stdio_init.part.0>
 8007960:	e7f2      	b.n	8007948 <__sinit+0xc>
 8007962:	bf00      	nop
 8007964:	080078a9 	.word	0x080078a9
 8007968:	20004d90 	.word	0x20004d90

0800796c <fiprintf>:
 800796c:	b40e      	push	{r1, r2, r3}
 800796e:	b503      	push	{r0, r1, lr}
 8007970:	4601      	mov	r1, r0
 8007972:	ab03      	add	r3, sp, #12
 8007974:	4805      	ldr	r0, [pc, #20]	; (800798c <fiprintf+0x20>)
 8007976:	f853 2b04 	ldr.w	r2, [r3], #4
 800797a:	6800      	ldr	r0, [r0, #0]
 800797c:	9301      	str	r3, [sp, #4]
 800797e:	f001 f86f 	bl	8008a60 <_vfiprintf_r>
 8007982:	b002      	add	sp, #8
 8007984:	f85d eb04 	ldr.w	lr, [sp], #4
 8007988:	b003      	add	sp, #12
 800798a:	4770      	bx	lr
 800798c:	2000006c 	.word	0x2000006c

08007990 <_fwalk_sglue>:
 8007990:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007994:	4607      	mov	r7, r0
 8007996:	4688      	mov	r8, r1
 8007998:	4614      	mov	r4, r2
 800799a:	2600      	movs	r6, #0
 800799c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80079a0:	f1b9 0901 	subs.w	r9, r9, #1
 80079a4:	d505      	bpl.n	80079b2 <_fwalk_sglue+0x22>
 80079a6:	6824      	ldr	r4, [r4, #0]
 80079a8:	2c00      	cmp	r4, #0
 80079aa:	d1f7      	bne.n	800799c <_fwalk_sglue+0xc>
 80079ac:	4630      	mov	r0, r6
 80079ae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80079b2:	89ab      	ldrh	r3, [r5, #12]
 80079b4:	2b01      	cmp	r3, #1
 80079b6:	d907      	bls.n	80079c8 <_fwalk_sglue+0x38>
 80079b8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80079bc:	3301      	adds	r3, #1
 80079be:	d003      	beq.n	80079c8 <_fwalk_sglue+0x38>
 80079c0:	4629      	mov	r1, r5
 80079c2:	4638      	mov	r0, r7
 80079c4:	47c0      	blx	r8
 80079c6:	4306      	orrs	r6, r0
 80079c8:	3568      	adds	r5, #104	; 0x68
 80079ca:	e7e9      	b.n	80079a0 <_fwalk_sglue+0x10>

080079cc <memset>:
 80079cc:	4402      	add	r2, r0
 80079ce:	4603      	mov	r3, r0
 80079d0:	4293      	cmp	r3, r2
 80079d2:	d100      	bne.n	80079d6 <memset+0xa>
 80079d4:	4770      	bx	lr
 80079d6:	f803 1b01 	strb.w	r1, [r3], #1
 80079da:	e7f9      	b.n	80079d0 <memset+0x4>

080079dc <_localeconv_r>:
 80079dc:	4800      	ldr	r0, [pc, #0]	; (80079e0 <_localeconv_r+0x4>)
 80079de:	4770      	bx	lr
 80079e0:	20000160 	.word	0x20000160

080079e4 <__errno>:
 80079e4:	4b01      	ldr	r3, [pc, #4]	; (80079ec <__errno+0x8>)
 80079e6:	6818      	ldr	r0, [r3, #0]
 80079e8:	4770      	bx	lr
 80079ea:	bf00      	nop
 80079ec:	2000006c 	.word	0x2000006c

080079f0 <__libc_init_array>:
 80079f0:	b570      	push	{r4, r5, r6, lr}
 80079f2:	4d0d      	ldr	r5, [pc, #52]	; (8007a28 <__libc_init_array+0x38>)
 80079f4:	4c0d      	ldr	r4, [pc, #52]	; (8007a2c <__libc_init_array+0x3c>)
 80079f6:	1b64      	subs	r4, r4, r5
 80079f8:	10a4      	asrs	r4, r4, #2
 80079fa:	2600      	movs	r6, #0
 80079fc:	42a6      	cmp	r6, r4
 80079fe:	d109      	bne.n	8007a14 <__libc_init_array+0x24>
 8007a00:	4d0b      	ldr	r5, [pc, #44]	; (8007a30 <__libc_init_array+0x40>)
 8007a02:	4c0c      	ldr	r4, [pc, #48]	; (8007a34 <__libc_init_array+0x44>)
 8007a04:	f002 f8ee 	bl	8009be4 <_init>
 8007a08:	1b64      	subs	r4, r4, r5
 8007a0a:	10a4      	asrs	r4, r4, #2
 8007a0c:	2600      	movs	r6, #0
 8007a0e:	42a6      	cmp	r6, r4
 8007a10:	d105      	bne.n	8007a1e <__libc_init_array+0x2e>
 8007a12:	bd70      	pop	{r4, r5, r6, pc}
 8007a14:	f855 3b04 	ldr.w	r3, [r5], #4
 8007a18:	4798      	blx	r3
 8007a1a:	3601      	adds	r6, #1
 8007a1c:	e7ee      	b.n	80079fc <__libc_init_array+0xc>
 8007a1e:	f855 3b04 	ldr.w	r3, [r5], #4
 8007a22:	4798      	blx	r3
 8007a24:	3601      	adds	r6, #1
 8007a26:	e7f2      	b.n	8007a0e <__libc_init_array+0x1e>
 8007a28:	0800a090 	.word	0x0800a090
 8007a2c:	0800a090 	.word	0x0800a090
 8007a30:	0800a090 	.word	0x0800a090
 8007a34:	0800a094 	.word	0x0800a094

08007a38 <__retarget_lock_init_recursive>:
 8007a38:	4770      	bx	lr

08007a3a <__retarget_lock_acquire_recursive>:
 8007a3a:	4770      	bx	lr

08007a3c <__retarget_lock_release_recursive>:
 8007a3c:	4770      	bx	lr

08007a3e <memcpy>:
 8007a3e:	440a      	add	r2, r1
 8007a40:	4291      	cmp	r1, r2
 8007a42:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8007a46:	d100      	bne.n	8007a4a <memcpy+0xc>
 8007a48:	4770      	bx	lr
 8007a4a:	b510      	push	{r4, lr}
 8007a4c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007a50:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007a54:	4291      	cmp	r1, r2
 8007a56:	d1f9      	bne.n	8007a4c <memcpy+0xe>
 8007a58:	bd10      	pop	{r4, pc}

08007a5a <abort>:
 8007a5a:	b508      	push	{r3, lr}
 8007a5c:	2006      	movs	r0, #6
 8007a5e:	f001 fff9 	bl	8009a54 <raise>
 8007a62:	2001      	movs	r0, #1
 8007a64:	f7f9 fdf9 	bl	800165a <_exit>

08007a68 <quorem>:
 8007a68:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007a6c:	6903      	ldr	r3, [r0, #16]
 8007a6e:	690c      	ldr	r4, [r1, #16]
 8007a70:	42a3      	cmp	r3, r4
 8007a72:	4607      	mov	r7, r0
 8007a74:	db7e      	blt.n	8007b74 <quorem+0x10c>
 8007a76:	3c01      	subs	r4, #1
 8007a78:	f101 0814 	add.w	r8, r1, #20
 8007a7c:	f100 0514 	add.w	r5, r0, #20
 8007a80:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007a84:	9301      	str	r3, [sp, #4]
 8007a86:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007a8a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007a8e:	3301      	adds	r3, #1
 8007a90:	429a      	cmp	r2, r3
 8007a92:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8007a96:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007a9a:	fbb2 f6f3 	udiv	r6, r2, r3
 8007a9e:	d331      	bcc.n	8007b04 <quorem+0x9c>
 8007aa0:	f04f 0e00 	mov.w	lr, #0
 8007aa4:	4640      	mov	r0, r8
 8007aa6:	46ac      	mov	ip, r5
 8007aa8:	46f2      	mov	sl, lr
 8007aaa:	f850 2b04 	ldr.w	r2, [r0], #4
 8007aae:	b293      	uxth	r3, r2
 8007ab0:	fb06 e303 	mla	r3, r6, r3, lr
 8007ab4:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8007ab8:	0c1a      	lsrs	r2, r3, #16
 8007aba:	b29b      	uxth	r3, r3
 8007abc:	ebaa 0303 	sub.w	r3, sl, r3
 8007ac0:	f8dc a000 	ldr.w	sl, [ip]
 8007ac4:	fa13 f38a 	uxtah	r3, r3, sl
 8007ac8:	fb06 220e 	mla	r2, r6, lr, r2
 8007acc:	9300      	str	r3, [sp, #0]
 8007ace:	9b00      	ldr	r3, [sp, #0]
 8007ad0:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8007ad4:	b292      	uxth	r2, r2
 8007ad6:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8007ada:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007ade:	f8bd 3000 	ldrh.w	r3, [sp]
 8007ae2:	4581      	cmp	r9, r0
 8007ae4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007ae8:	f84c 3b04 	str.w	r3, [ip], #4
 8007aec:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8007af0:	d2db      	bcs.n	8007aaa <quorem+0x42>
 8007af2:	f855 300b 	ldr.w	r3, [r5, fp]
 8007af6:	b92b      	cbnz	r3, 8007b04 <quorem+0x9c>
 8007af8:	9b01      	ldr	r3, [sp, #4]
 8007afa:	3b04      	subs	r3, #4
 8007afc:	429d      	cmp	r5, r3
 8007afe:	461a      	mov	r2, r3
 8007b00:	d32c      	bcc.n	8007b5c <quorem+0xf4>
 8007b02:	613c      	str	r4, [r7, #16]
 8007b04:	4638      	mov	r0, r7
 8007b06:	f001 fca3 	bl	8009450 <__mcmp>
 8007b0a:	2800      	cmp	r0, #0
 8007b0c:	db22      	blt.n	8007b54 <quorem+0xec>
 8007b0e:	3601      	adds	r6, #1
 8007b10:	4629      	mov	r1, r5
 8007b12:	2000      	movs	r0, #0
 8007b14:	f858 2b04 	ldr.w	r2, [r8], #4
 8007b18:	f8d1 c000 	ldr.w	ip, [r1]
 8007b1c:	b293      	uxth	r3, r2
 8007b1e:	1ac3      	subs	r3, r0, r3
 8007b20:	0c12      	lsrs	r2, r2, #16
 8007b22:	fa13 f38c 	uxtah	r3, r3, ip
 8007b26:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8007b2a:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007b2e:	b29b      	uxth	r3, r3
 8007b30:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007b34:	45c1      	cmp	r9, r8
 8007b36:	f841 3b04 	str.w	r3, [r1], #4
 8007b3a:	ea4f 4022 	mov.w	r0, r2, asr #16
 8007b3e:	d2e9      	bcs.n	8007b14 <quorem+0xac>
 8007b40:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007b44:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007b48:	b922      	cbnz	r2, 8007b54 <quorem+0xec>
 8007b4a:	3b04      	subs	r3, #4
 8007b4c:	429d      	cmp	r5, r3
 8007b4e:	461a      	mov	r2, r3
 8007b50:	d30a      	bcc.n	8007b68 <quorem+0x100>
 8007b52:	613c      	str	r4, [r7, #16]
 8007b54:	4630      	mov	r0, r6
 8007b56:	b003      	add	sp, #12
 8007b58:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007b5c:	6812      	ldr	r2, [r2, #0]
 8007b5e:	3b04      	subs	r3, #4
 8007b60:	2a00      	cmp	r2, #0
 8007b62:	d1ce      	bne.n	8007b02 <quorem+0x9a>
 8007b64:	3c01      	subs	r4, #1
 8007b66:	e7c9      	b.n	8007afc <quorem+0x94>
 8007b68:	6812      	ldr	r2, [r2, #0]
 8007b6a:	3b04      	subs	r3, #4
 8007b6c:	2a00      	cmp	r2, #0
 8007b6e:	d1f0      	bne.n	8007b52 <quorem+0xea>
 8007b70:	3c01      	subs	r4, #1
 8007b72:	e7eb      	b.n	8007b4c <quorem+0xe4>
 8007b74:	2000      	movs	r0, #0
 8007b76:	e7ee      	b.n	8007b56 <quorem+0xee>

08007b78 <_dtoa_r>:
 8007b78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007b7c:	ed2d 8b04 	vpush	{d8-d9}
 8007b80:	69c5      	ldr	r5, [r0, #28]
 8007b82:	b093      	sub	sp, #76	; 0x4c
 8007b84:	ed8d 0b02 	vstr	d0, [sp, #8]
 8007b88:	ec57 6b10 	vmov	r6, r7, d0
 8007b8c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8007b90:	9107      	str	r1, [sp, #28]
 8007b92:	4604      	mov	r4, r0
 8007b94:	920a      	str	r2, [sp, #40]	; 0x28
 8007b96:	930d      	str	r3, [sp, #52]	; 0x34
 8007b98:	b975      	cbnz	r5, 8007bb8 <_dtoa_r+0x40>
 8007b9a:	2010      	movs	r0, #16
 8007b9c:	f001 f87a 	bl	8008c94 <malloc>
 8007ba0:	4602      	mov	r2, r0
 8007ba2:	61e0      	str	r0, [r4, #28]
 8007ba4:	b920      	cbnz	r0, 8007bb0 <_dtoa_r+0x38>
 8007ba6:	4bae      	ldr	r3, [pc, #696]	; (8007e60 <_dtoa_r+0x2e8>)
 8007ba8:	21ef      	movs	r1, #239	; 0xef
 8007baa:	48ae      	ldr	r0, [pc, #696]	; (8007e64 <_dtoa_r+0x2ec>)
 8007bac:	f7ff f996 	bl	8006edc <__assert_func>
 8007bb0:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8007bb4:	6005      	str	r5, [r0, #0]
 8007bb6:	60c5      	str	r5, [r0, #12]
 8007bb8:	69e3      	ldr	r3, [r4, #28]
 8007bba:	6819      	ldr	r1, [r3, #0]
 8007bbc:	b151      	cbz	r1, 8007bd4 <_dtoa_r+0x5c>
 8007bbe:	685a      	ldr	r2, [r3, #4]
 8007bc0:	604a      	str	r2, [r1, #4]
 8007bc2:	2301      	movs	r3, #1
 8007bc4:	4093      	lsls	r3, r2
 8007bc6:	608b      	str	r3, [r1, #8]
 8007bc8:	4620      	mov	r0, r4
 8007bca:	f001 fa05 	bl	8008fd8 <_Bfree>
 8007bce:	69e3      	ldr	r3, [r4, #28]
 8007bd0:	2200      	movs	r2, #0
 8007bd2:	601a      	str	r2, [r3, #0]
 8007bd4:	1e3b      	subs	r3, r7, #0
 8007bd6:	bfbb      	ittet	lt
 8007bd8:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8007bdc:	9303      	strlt	r3, [sp, #12]
 8007bde:	2300      	movge	r3, #0
 8007be0:	2201      	movlt	r2, #1
 8007be2:	bfac      	ite	ge
 8007be4:	f8c8 3000 	strge.w	r3, [r8]
 8007be8:	f8c8 2000 	strlt.w	r2, [r8]
 8007bec:	4b9e      	ldr	r3, [pc, #632]	; (8007e68 <_dtoa_r+0x2f0>)
 8007bee:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8007bf2:	ea33 0308 	bics.w	r3, r3, r8
 8007bf6:	d11b      	bne.n	8007c30 <_dtoa_r+0xb8>
 8007bf8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007bfa:	f242 730f 	movw	r3, #9999	; 0x270f
 8007bfe:	6013      	str	r3, [r2, #0]
 8007c00:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8007c04:	4333      	orrs	r3, r6
 8007c06:	f000 8593 	beq.w	8008730 <_dtoa_r+0xbb8>
 8007c0a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007c0c:	b963      	cbnz	r3, 8007c28 <_dtoa_r+0xb0>
 8007c0e:	4b97      	ldr	r3, [pc, #604]	; (8007e6c <_dtoa_r+0x2f4>)
 8007c10:	e027      	b.n	8007c62 <_dtoa_r+0xea>
 8007c12:	4b97      	ldr	r3, [pc, #604]	; (8007e70 <_dtoa_r+0x2f8>)
 8007c14:	9300      	str	r3, [sp, #0]
 8007c16:	3308      	adds	r3, #8
 8007c18:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8007c1a:	6013      	str	r3, [r2, #0]
 8007c1c:	9800      	ldr	r0, [sp, #0]
 8007c1e:	b013      	add	sp, #76	; 0x4c
 8007c20:	ecbd 8b04 	vpop	{d8-d9}
 8007c24:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007c28:	4b90      	ldr	r3, [pc, #576]	; (8007e6c <_dtoa_r+0x2f4>)
 8007c2a:	9300      	str	r3, [sp, #0]
 8007c2c:	3303      	adds	r3, #3
 8007c2e:	e7f3      	b.n	8007c18 <_dtoa_r+0xa0>
 8007c30:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007c34:	2200      	movs	r2, #0
 8007c36:	ec51 0b17 	vmov	r0, r1, d7
 8007c3a:	eeb0 8a47 	vmov.f32	s16, s14
 8007c3e:	eef0 8a67 	vmov.f32	s17, s15
 8007c42:	2300      	movs	r3, #0
 8007c44:	f7f8 ff40 	bl	8000ac8 <__aeabi_dcmpeq>
 8007c48:	4681      	mov	r9, r0
 8007c4a:	b160      	cbz	r0, 8007c66 <_dtoa_r+0xee>
 8007c4c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007c4e:	2301      	movs	r3, #1
 8007c50:	6013      	str	r3, [r2, #0]
 8007c52:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007c54:	2b00      	cmp	r3, #0
 8007c56:	f000 8568 	beq.w	800872a <_dtoa_r+0xbb2>
 8007c5a:	4b86      	ldr	r3, [pc, #536]	; (8007e74 <_dtoa_r+0x2fc>)
 8007c5c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8007c5e:	6013      	str	r3, [r2, #0]
 8007c60:	3b01      	subs	r3, #1
 8007c62:	9300      	str	r3, [sp, #0]
 8007c64:	e7da      	b.n	8007c1c <_dtoa_r+0xa4>
 8007c66:	aa10      	add	r2, sp, #64	; 0x40
 8007c68:	a911      	add	r1, sp, #68	; 0x44
 8007c6a:	4620      	mov	r0, r4
 8007c6c:	eeb0 0a48 	vmov.f32	s0, s16
 8007c70:	eef0 0a68 	vmov.f32	s1, s17
 8007c74:	f001 fc92 	bl	800959c <__d2b>
 8007c78:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8007c7c:	4682      	mov	sl, r0
 8007c7e:	2d00      	cmp	r5, #0
 8007c80:	d07f      	beq.n	8007d82 <_dtoa_r+0x20a>
 8007c82:	ee18 3a90 	vmov	r3, s17
 8007c86:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007c8a:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8007c8e:	ec51 0b18 	vmov	r0, r1, d8
 8007c92:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8007c96:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8007c9a:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 8007c9e:	4619      	mov	r1, r3
 8007ca0:	2200      	movs	r2, #0
 8007ca2:	4b75      	ldr	r3, [pc, #468]	; (8007e78 <_dtoa_r+0x300>)
 8007ca4:	f7f8 faf0 	bl	8000288 <__aeabi_dsub>
 8007ca8:	a367      	add	r3, pc, #412	; (adr r3, 8007e48 <_dtoa_r+0x2d0>)
 8007caa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007cae:	f7f8 fca3 	bl	80005f8 <__aeabi_dmul>
 8007cb2:	a367      	add	r3, pc, #412	; (adr r3, 8007e50 <_dtoa_r+0x2d8>)
 8007cb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007cb8:	f7f8 fae8 	bl	800028c <__adddf3>
 8007cbc:	4606      	mov	r6, r0
 8007cbe:	4628      	mov	r0, r5
 8007cc0:	460f      	mov	r7, r1
 8007cc2:	f7f8 fc2f 	bl	8000524 <__aeabi_i2d>
 8007cc6:	a364      	add	r3, pc, #400	; (adr r3, 8007e58 <_dtoa_r+0x2e0>)
 8007cc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ccc:	f7f8 fc94 	bl	80005f8 <__aeabi_dmul>
 8007cd0:	4602      	mov	r2, r0
 8007cd2:	460b      	mov	r3, r1
 8007cd4:	4630      	mov	r0, r6
 8007cd6:	4639      	mov	r1, r7
 8007cd8:	f7f8 fad8 	bl	800028c <__adddf3>
 8007cdc:	4606      	mov	r6, r0
 8007cde:	460f      	mov	r7, r1
 8007ce0:	f7f8 ff3a 	bl	8000b58 <__aeabi_d2iz>
 8007ce4:	2200      	movs	r2, #0
 8007ce6:	4683      	mov	fp, r0
 8007ce8:	2300      	movs	r3, #0
 8007cea:	4630      	mov	r0, r6
 8007cec:	4639      	mov	r1, r7
 8007cee:	f7f8 fef5 	bl	8000adc <__aeabi_dcmplt>
 8007cf2:	b148      	cbz	r0, 8007d08 <_dtoa_r+0x190>
 8007cf4:	4658      	mov	r0, fp
 8007cf6:	f7f8 fc15 	bl	8000524 <__aeabi_i2d>
 8007cfa:	4632      	mov	r2, r6
 8007cfc:	463b      	mov	r3, r7
 8007cfe:	f7f8 fee3 	bl	8000ac8 <__aeabi_dcmpeq>
 8007d02:	b908      	cbnz	r0, 8007d08 <_dtoa_r+0x190>
 8007d04:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 8007d08:	f1bb 0f16 	cmp.w	fp, #22
 8007d0c:	d857      	bhi.n	8007dbe <_dtoa_r+0x246>
 8007d0e:	4b5b      	ldr	r3, [pc, #364]	; (8007e7c <_dtoa_r+0x304>)
 8007d10:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8007d14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d18:	ec51 0b18 	vmov	r0, r1, d8
 8007d1c:	f7f8 fede 	bl	8000adc <__aeabi_dcmplt>
 8007d20:	2800      	cmp	r0, #0
 8007d22:	d04e      	beq.n	8007dc2 <_dtoa_r+0x24a>
 8007d24:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 8007d28:	2300      	movs	r3, #0
 8007d2a:	930c      	str	r3, [sp, #48]	; 0x30
 8007d2c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007d2e:	1b5b      	subs	r3, r3, r5
 8007d30:	1e5a      	subs	r2, r3, #1
 8007d32:	bf45      	ittet	mi
 8007d34:	f1c3 0301 	rsbmi	r3, r3, #1
 8007d38:	9305      	strmi	r3, [sp, #20]
 8007d3a:	2300      	movpl	r3, #0
 8007d3c:	2300      	movmi	r3, #0
 8007d3e:	9206      	str	r2, [sp, #24]
 8007d40:	bf54      	ite	pl
 8007d42:	9305      	strpl	r3, [sp, #20]
 8007d44:	9306      	strmi	r3, [sp, #24]
 8007d46:	f1bb 0f00 	cmp.w	fp, #0
 8007d4a:	db3c      	blt.n	8007dc6 <_dtoa_r+0x24e>
 8007d4c:	9b06      	ldr	r3, [sp, #24]
 8007d4e:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 8007d52:	445b      	add	r3, fp
 8007d54:	9306      	str	r3, [sp, #24]
 8007d56:	2300      	movs	r3, #0
 8007d58:	9308      	str	r3, [sp, #32]
 8007d5a:	9b07      	ldr	r3, [sp, #28]
 8007d5c:	2b09      	cmp	r3, #9
 8007d5e:	d868      	bhi.n	8007e32 <_dtoa_r+0x2ba>
 8007d60:	2b05      	cmp	r3, #5
 8007d62:	bfc4      	itt	gt
 8007d64:	3b04      	subgt	r3, #4
 8007d66:	9307      	strgt	r3, [sp, #28]
 8007d68:	9b07      	ldr	r3, [sp, #28]
 8007d6a:	f1a3 0302 	sub.w	r3, r3, #2
 8007d6e:	bfcc      	ite	gt
 8007d70:	2500      	movgt	r5, #0
 8007d72:	2501      	movle	r5, #1
 8007d74:	2b03      	cmp	r3, #3
 8007d76:	f200 8085 	bhi.w	8007e84 <_dtoa_r+0x30c>
 8007d7a:	e8df f003 	tbb	[pc, r3]
 8007d7e:	3b2e      	.short	0x3b2e
 8007d80:	5839      	.short	0x5839
 8007d82:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8007d86:	441d      	add	r5, r3
 8007d88:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8007d8c:	2b20      	cmp	r3, #32
 8007d8e:	bfc1      	itttt	gt
 8007d90:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8007d94:	fa08 f803 	lslgt.w	r8, r8, r3
 8007d98:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 8007d9c:	fa26 f303 	lsrgt.w	r3, r6, r3
 8007da0:	bfd6      	itet	le
 8007da2:	f1c3 0320 	rsble	r3, r3, #32
 8007da6:	ea48 0003 	orrgt.w	r0, r8, r3
 8007daa:	fa06 f003 	lslle.w	r0, r6, r3
 8007dae:	f7f8 fba9 	bl	8000504 <__aeabi_ui2d>
 8007db2:	2201      	movs	r2, #1
 8007db4:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8007db8:	3d01      	subs	r5, #1
 8007dba:	920e      	str	r2, [sp, #56]	; 0x38
 8007dbc:	e76f      	b.n	8007c9e <_dtoa_r+0x126>
 8007dbe:	2301      	movs	r3, #1
 8007dc0:	e7b3      	b.n	8007d2a <_dtoa_r+0x1b2>
 8007dc2:	900c      	str	r0, [sp, #48]	; 0x30
 8007dc4:	e7b2      	b.n	8007d2c <_dtoa_r+0x1b4>
 8007dc6:	9b05      	ldr	r3, [sp, #20]
 8007dc8:	eba3 030b 	sub.w	r3, r3, fp
 8007dcc:	9305      	str	r3, [sp, #20]
 8007dce:	f1cb 0300 	rsb	r3, fp, #0
 8007dd2:	9308      	str	r3, [sp, #32]
 8007dd4:	2300      	movs	r3, #0
 8007dd6:	930b      	str	r3, [sp, #44]	; 0x2c
 8007dd8:	e7bf      	b.n	8007d5a <_dtoa_r+0x1e2>
 8007dda:	2300      	movs	r3, #0
 8007ddc:	9309      	str	r3, [sp, #36]	; 0x24
 8007dde:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007de0:	2b00      	cmp	r3, #0
 8007de2:	dc52      	bgt.n	8007e8a <_dtoa_r+0x312>
 8007de4:	2301      	movs	r3, #1
 8007de6:	9301      	str	r3, [sp, #4]
 8007de8:	9304      	str	r3, [sp, #16]
 8007dea:	461a      	mov	r2, r3
 8007dec:	920a      	str	r2, [sp, #40]	; 0x28
 8007dee:	e00b      	b.n	8007e08 <_dtoa_r+0x290>
 8007df0:	2301      	movs	r3, #1
 8007df2:	e7f3      	b.n	8007ddc <_dtoa_r+0x264>
 8007df4:	2300      	movs	r3, #0
 8007df6:	9309      	str	r3, [sp, #36]	; 0x24
 8007df8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007dfa:	445b      	add	r3, fp
 8007dfc:	9301      	str	r3, [sp, #4]
 8007dfe:	3301      	adds	r3, #1
 8007e00:	2b01      	cmp	r3, #1
 8007e02:	9304      	str	r3, [sp, #16]
 8007e04:	bfb8      	it	lt
 8007e06:	2301      	movlt	r3, #1
 8007e08:	69e0      	ldr	r0, [r4, #28]
 8007e0a:	2100      	movs	r1, #0
 8007e0c:	2204      	movs	r2, #4
 8007e0e:	f102 0614 	add.w	r6, r2, #20
 8007e12:	429e      	cmp	r6, r3
 8007e14:	d93d      	bls.n	8007e92 <_dtoa_r+0x31a>
 8007e16:	6041      	str	r1, [r0, #4]
 8007e18:	4620      	mov	r0, r4
 8007e1a:	f001 f89d 	bl	8008f58 <_Balloc>
 8007e1e:	9000      	str	r0, [sp, #0]
 8007e20:	2800      	cmp	r0, #0
 8007e22:	d139      	bne.n	8007e98 <_dtoa_r+0x320>
 8007e24:	4b16      	ldr	r3, [pc, #88]	; (8007e80 <_dtoa_r+0x308>)
 8007e26:	4602      	mov	r2, r0
 8007e28:	f240 11af 	movw	r1, #431	; 0x1af
 8007e2c:	e6bd      	b.n	8007baa <_dtoa_r+0x32>
 8007e2e:	2301      	movs	r3, #1
 8007e30:	e7e1      	b.n	8007df6 <_dtoa_r+0x27e>
 8007e32:	2501      	movs	r5, #1
 8007e34:	2300      	movs	r3, #0
 8007e36:	9307      	str	r3, [sp, #28]
 8007e38:	9509      	str	r5, [sp, #36]	; 0x24
 8007e3a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8007e3e:	9301      	str	r3, [sp, #4]
 8007e40:	9304      	str	r3, [sp, #16]
 8007e42:	2200      	movs	r2, #0
 8007e44:	2312      	movs	r3, #18
 8007e46:	e7d1      	b.n	8007dec <_dtoa_r+0x274>
 8007e48:	636f4361 	.word	0x636f4361
 8007e4c:	3fd287a7 	.word	0x3fd287a7
 8007e50:	8b60c8b3 	.word	0x8b60c8b3
 8007e54:	3fc68a28 	.word	0x3fc68a28
 8007e58:	509f79fb 	.word	0x509f79fb
 8007e5c:	3fd34413 	.word	0x3fd34413
 8007e60:	08009d91 	.word	0x08009d91
 8007e64:	08009da8 	.word	0x08009da8
 8007e68:	7ff00000 	.word	0x7ff00000
 8007e6c:	08009d8d 	.word	0x08009d8d
 8007e70:	08009d84 	.word	0x08009d84
 8007e74:	08009d61 	.word	0x08009d61
 8007e78:	3ff80000 	.word	0x3ff80000
 8007e7c:	08009ea8 	.word	0x08009ea8
 8007e80:	08009e00 	.word	0x08009e00
 8007e84:	2301      	movs	r3, #1
 8007e86:	9309      	str	r3, [sp, #36]	; 0x24
 8007e88:	e7d7      	b.n	8007e3a <_dtoa_r+0x2c2>
 8007e8a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007e8c:	9301      	str	r3, [sp, #4]
 8007e8e:	9304      	str	r3, [sp, #16]
 8007e90:	e7ba      	b.n	8007e08 <_dtoa_r+0x290>
 8007e92:	3101      	adds	r1, #1
 8007e94:	0052      	lsls	r2, r2, #1
 8007e96:	e7ba      	b.n	8007e0e <_dtoa_r+0x296>
 8007e98:	69e3      	ldr	r3, [r4, #28]
 8007e9a:	9a00      	ldr	r2, [sp, #0]
 8007e9c:	601a      	str	r2, [r3, #0]
 8007e9e:	9b04      	ldr	r3, [sp, #16]
 8007ea0:	2b0e      	cmp	r3, #14
 8007ea2:	f200 80a8 	bhi.w	8007ff6 <_dtoa_r+0x47e>
 8007ea6:	2d00      	cmp	r5, #0
 8007ea8:	f000 80a5 	beq.w	8007ff6 <_dtoa_r+0x47e>
 8007eac:	f1bb 0f00 	cmp.w	fp, #0
 8007eb0:	dd38      	ble.n	8007f24 <_dtoa_r+0x3ac>
 8007eb2:	4bc0      	ldr	r3, [pc, #768]	; (80081b4 <_dtoa_r+0x63c>)
 8007eb4:	f00b 020f 	and.w	r2, fp, #15
 8007eb8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007ebc:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8007ec0:	e9d3 6700 	ldrd	r6, r7, [r3]
 8007ec4:	ea4f 182b 	mov.w	r8, fp, asr #4
 8007ec8:	d019      	beq.n	8007efe <_dtoa_r+0x386>
 8007eca:	4bbb      	ldr	r3, [pc, #748]	; (80081b8 <_dtoa_r+0x640>)
 8007ecc:	ec51 0b18 	vmov	r0, r1, d8
 8007ed0:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007ed4:	f7f8 fcba 	bl	800084c <__aeabi_ddiv>
 8007ed8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007edc:	f008 080f 	and.w	r8, r8, #15
 8007ee0:	2503      	movs	r5, #3
 8007ee2:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 80081b8 <_dtoa_r+0x640>
 8007ee6:	f1b8 0f00 	cmp.w	r8, #0
 8007eea:	d10a      	bne.n	8007f02 <_dtoa_r+0x38a>
 8007eec:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007ef0:	4632      	mov	r2, r6
 8007ef2:	463b      	mov	r3, r7
 8007ef4:	f7f8 fcaa 	bl	800084c <__aeabi_ddiv>
 8007ef8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007efc:	e02b      	b.n	8007f56 <_dtoa_r+0x3de>
 8007efe:	2502      	movs	r5, #2
 8007f00:	e7ef      	b.n	8007ee2 <_dtoa_r+0x36a>
 8007f02:	f018 0f01 	tst.w	r8, #1
 8007f06:	d008      	beq.n	8007f1a <_dtoa_r+0x3a2>
 8007f08:	4630      	mov	r0, r6
 8007f0a:	4639      	mov	r1, r7
 8007f0c:	e9d9 2300 	ldrd	r2, r3, [r9]
 8007f10:	f7f8 fb72 	bl	80005f8 <__aeabi_dmul>
 8007f14:	3501      	adds	r5, #1
 8007f16:	4606      	mov	r6, r0
 8007f18:	460f      	mov	r7, r1
 8007f1a:	ea4f 0868 	mov.w	r8, r8, asr #1
 8007f1e:	f109 0908 	add.w	r9, r9, #8
 8007f22:	e7e0      	b.n	8007ee6 <_dtoa_r+0x36e>
 8007f24:	f000 809f 	beq.w	8008066 <_dtoa_r+0x4ee>
 8007f28:	f1cb 0600 	rsb	r6, fp, #0
 8007f2c:	4ba1      	ldr	r3, [pc, #644]	; (80081b4 <_dtoa_r+0x63c>)
 8007f2e:	4fa2      	ldr	r7, [pc, #648]	; (80081b8 <_dtoa_r+0x640>)
 8007f30:	f006 020f 	and.w	r2, r6, #15
 8007f34:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007f38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f3c:	ec51 0b18 	vmov	r0, r1, d8
 8007f40:	f7f8 fb5a 	bl	80005f8 <__aeabi_dmul>
 8007f44:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007f48:	1136      	asrs	r6, r6, #4
 8007f4a:	2300      	movs	r3, #0
 8007f4c:	2502      	movs	r5, #2
 8007f4e:	2e00      	cmp	r6, #0
 8007f50:	d17e      	bne.n	8008050 <_dtoa_r+0x4d8>
 8007f52:	2b00      	cmp	r3, #0
 8007f54:	d1d0      	bne.n	8007ef8 <_dtoa_r+0x380>
 8007f56:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007f58:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8007f5c:	2b00      	cmp	r3, #0
 8007f5e:	f000 8084 	beq.w	800806a <_dtoa_r+0x4f2>
 8007f62:	4b96      	ldr	r3, [pc, #600]	; (80081bc <_dtoa_r+0x644>)
 8007f64:	2200      	movs	r2, #0
 8007f66:	4640      	mov	r0, r8
 8007f68:	4649      	mov	r1, r9
 8007f6a:	f7f8 fdb7 	bl	8000adc <__aeabi_dcmplt>
 8007f6e:	2800      	cmp	r0, #0
 8007f70:	d07b      	beq.n	800806a <_dtoa_r+0x4f2>
 8007f72:	9b04      	ldr	r3, [sp, #16]
 8007f74:	2b00      	cmp	r3, #0
 8007f76:	d078      	beq.n	800806a <_dtoa_r+0x4f2>
 8007f78:	9b01      	ldr	r3, [sp, #4]
 8007f7a:	2b00      	cmp	r3, #0
 8007f7c:	dd39      	ble.n	8007ff2 <_dtoa_r+0x47a>
 8007f7e:	4b90      	ldr	r3, [pc, #576]	; (80081c0 <_dtoa_r+0x648>)
 8007f80:	2200      	movs	r2, #0
 8007f82:	4640      	mov	r0, r8
 8007f84:	4649      	mov	r1, r9
 8007f86:	f7f8 fb37 	bl	80005f8 <__aeabi_dmul>
 8007f8a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007f8e:	9e01      	ldr	r6, [sp, #4]
 8007f90:	f10b 37ff 	add.w	r7, fp, #4294967295	; 0xffffffff
 8007f94:	3501      	adds	r5, #1
 8007f96:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8007f9a:	4628      	mov	r0, r5
 8007f9c:	f7f8 fac2 	bl	8000524 <__aeabi_i2d>
 8007fa0:	4642      	mov	r2, r8
 8007fa2:	464b      	mov	r3, r9
 8007fa4:	f7f8 fb28 	bl	80005f8 <__aeabi_dmul>
 8007fa8:	4b86      	ldr	r3, [pc, #536]	; (80081c4 <_dtoa_r+0x64c>)
 8007faa:	2200      	movs	r2, #0
 8007fac:	f7f8 f96e 	bl	800028c <__adddf3>
 8007fb0:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8007fb4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007fb8:	9303      	str	r3, [sp, #12]
 8007fba:	2e00      	cmp	r6, #0
 8007fbc:	d158      	bne.n	8008070 <_dtoa_r+0x4f8>
 8007fbe:	4b82      	ldr	r3, [pc, #520]	; (80081c8 <_dtoa_r+0x650>)
 8007fc0:	2200      	movs	r2, #0
 8007fc2:	4640      	mov	r0, r8
 8007fc4:	4649      	mov	r1, r9
 8007fc6:	f7f8 f95f 	bl	8000288 <__aeabi_dsub>
 8007fca:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007fce:	4680      	mov	r8, r0
 8007fd0:	4689      	mov	r9, r1
 8007fd2:	f7f8 fda1 	bl	8000b18 <__aeabi_dcmpgt>
 8007fd6:	2800      	cmp	r0, #0
 8007fd8:	f040 8296 	bne.w	8008508 <_dtoa_r+0x990>
 8007fdc:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8007fe0:	4640      	mov	r0, r8
 8007fe2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007fe6:	4649      	mov	r1, r9
 8007fe8:	f7f8 fd78 	bl	8000adc <__aeabi_dcmplt>
 8007fec:	2800      	cmp	r0, #0
 8007fee:	f040 8289 	bne.w	8008504 <_dtoa_r+0x98c>
 8007ff2:	ed8d 8b02 	vstr	d8, [sp, #8]
 8007ff6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007ff8:	2b00      	cmp	r3, #0
 8007ffa:	f2c0 814e 	blt.w	800829a <_dtoa_r+0x722>
 8007ffe:	f1bb 0f0e 	cmp.w	fp, #14
 8008002:	f300 814a 	bgt.w	800829a <_dtoa_r+0x722>
 8008006:	4b6b      	ldr	r3, [pc, #428]	; (80081b4 <_dtoa_r+0x63c>)
 8008008:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800800c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008010:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008012:	2b00      	cmp	r3, #0
 8008014:	f280 80dc 	bge.w	80081d0 <_dtoa_r+0x658>
 8008018:	9b04      	ldr	r3, [sp, #16]
 800801a:	2b00      	cmp	r3, #0
 800801c:	f300 80d8 	bgt.w	80081d0 <_dtoa_r+0x658>
 8008020:	f040 826f 	bne.w	8008502 <_dtoa_r+0x98a>
 8008024:	4b68      	ldr	r3, [pc, #416]	; (80081c8 <_dtoa_r+0x650>)
 8008026:	2200      	movs	r2, #0
 8008028:	4640      	mov	r0, r8
 800802a:	4649      	mov	r1, r9
 800802c:	f7f8 fae4 	bl	80005f8 <__aeabi_dmul>
 8008030:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008034:	f7f8 fd66 	bl	8000b04 <__aeabi_dcmpge>
 8008038:	9e04      	ldr	r6, [sp, #16]
 800803a:	4637      	mov	r7, r6
 800803c:	2800      	cmp	r0, #0
 800803e:	f040 8245 	bne.w	80084cc <_dtoa_r+0x954>
 8008042:	9d00      	ldr	r5, [sp, #0]
 8008044:	2331      	movs	r3, #49	; 0x31
 8008046:	f805 3b01 	strb.w	r3, [r5], #1
 800804a:	f10b 0b01 	add.w	fp, fp, #1
 800804e:	e241      	b.n	80084d4 <_dtoa_r+0x95c>
 8008050:	07f2      	lsls	r2, r6, #31
 8008052:	d505      	bpl.n	8008060 <_dtoa_r+0x4e8>
 8008054:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008058:	f7f8 face 	bl	80005f8 <__aeabi_dmul>
 800805c:	3501      	adds	r5, #1
 800805e:	2301      	movs	r3, #1
 8008060:	1076      	asrs	r6, r6, #1
 8008062:	3708      	adds	r7, #8
 8008064:	e773      	b.n	8007f4e <_dtoa_r+0x3d6>
 8008066:	2502      	movs	r5, #2
 8008068:	e775      	b.n	8007f56 <_dtoa_r+0x3de>
 800806a:	9e04      	ldr	r6, [sp, #16]
 800806c:	465f      	mov	r7, fp
 800806e:	e792      	b.n	8007f96 <_dtoa_r+0x41e>
 8008070:	9900      	ldr	r1, [sp, #0]
 8008072:	4b50      	ldr	r3, [pc, #320]	; (80081b4 <_dtoa_r+0x63c>)
 8008074:	ed9d 7b02 	vldr	d7, [sp, #8]
 8008078:	4431      	add	r1, r6
 800807a:	9102      	str	r1, [sp, #8]
 800807c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800807e:	eeb0 9a47 	vmov.f32	s18, s14
 8008082:	eef0 9a67 	vmov.f32	s19, s15
 8008086:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800808a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800808e:	2900      	cmp	r1, #0
 8008090:	d044      	beq.n	800811c <_dtoa_r+0x5a4>
 8008092:	494e      	ldr	r1, [pc, #312]	; (80081cc <_dtoa_r+0x654>)
 8008094:	2000      	movs	r0, #0
 8008096:	f7f8 fbd9 	bl	800084c <__aeabi_ddiv>
 800809a:	ec53 2b19 	vmov	r2, r3, d9
 800809e:	f7f8 f8f3 	bl	8000288 <__aeabi_dsub>
 80080a2:	9d00      	ldr	r5, [sp, #0]
 80080a4:	ec41 0b19 	vmov	d9, r0, r1
 80080a8:	4649      	mov	r1, r9
 80080aa:	4640      	mov	r0, r8
 80080ac:	f7f8 fd54 	bl	8000b58 <__aeabi_d2iz>
 80080b0:	4606      	mov	r6, r0
 80080b2:	f7f8 fa37 	bl	8000524 <__aeabi_i2d>
 80080b6:	4602      	mov	r2, r0
 80080b8:	460b      	mov	r3, r1
 80080ba:	4640      	mov	r0, r8
 80080bc:	4649      	mov	r1, r9
 80080be:	f7f8 f8e3 	bl	8000288 <__aeabi_dsub>
 80080c2:	3630      	adds	r6, #48	; 0x30
 80080c4:	f805 6b01 	strb.w	r6, [r5], #1
 80080c8:	ec53 2b19 	vmov	r2, r3, d9
 80080cc:	4680      	mov	r8, r0
 80080ce:	4689      	mov	r9, r1
 80080d0:	f7f8 fd04 	bl	8000adc <__aeabi_dcmplt>
 80080d4:	2800      	cmp	r0, #0
 80080d6:	d164      	bne.n	80081a2 <_dtoa_r+0x62a>
 80080d8:	4642      	mov	r2, r8
 80080da:	464b      	mov	r3, r9
 80080dc:	4937      	ldr	r1, [pc, #220]	; (80081bc <_dtoa_r+0x644>)
 80080de:	2000      	movs	r0, #0
 80080e0:	f7f8 f8d2 	bl	8000288 <__aeabi_dsub>
 80080e4:	ec53 2b19 	vmov	r2, r3, d9
 80080e8:	f7f8 fcf8 	bl	8000adc <__aeabi_dcmplt>
 80080ec:	2800      	cmp	r0, #0
 80080ee:	f040 80b6 	bne.w	800825e <_dtoa_r+0x6e6>
 80080f2:	9b02      	ldr	r3, [sp, #8]
 80080f4:	429d      	cmp	r5, r3
 80080f6:	f43f af7c 	beq.w	8007ff2 <_dtoa_r+0x47a>
 80080fa:	4b31      	ldr	r3, [pc, #196]	; (80081c0 <_dtoa_r+0x648>)
 80080fc:	ec51 0b19 	vmov	r0, r1, d9
 8008100:	2200      	movs	r2, #0
 8008102:	f7f8 fa79 	bl	80005f8 <__aeabi_dmul>
 8008106:	4b2e      	ldr	r3, [pc, #184]	; (80081c0 <_dtoa_r+0x648>)
 8008108:	ec41 0b19 	vmov	d9, r0, r1
 800810c:	2200      	movs	r2, #0
 800810e:	4640      	mov	r0, r8
 8008110:	4649      	mov	r1, r9
 8008112:	f7f8 fa71 	bl	80005f8 <__aeabi_dmul>
 8008116:	4680      	mov	r8, r0
 8008118:	4689      	mov	r9, r1
 800811a:	e7c5      	b.n	80080a8 <_dtoa_r+0x530>
 800811c:	ec51 0b17 	vmov	r0, r1, d7
 8008120:	f7f8 fa6a 	bl	80005f8 <__aeabi_dmul>
 8008124:	9b02      	ldr	r3, [sp, #8]
 8008126:	9d00      	ldr	r5, [sp, #0]
 8008128:	930f      	str	r3, [sp, #60]	; 0x3c
 800812a:	ec41 0b19 	vmov	d9, r0, r1
 800812e:	4649      	mov	r1, r9
 8008130:	4640      	mov	r0, r8
 8008132:	f7f8 fd11 	bl	8000b58 <__aeabi_d2iz>
 8008136:	4606      	mov	r6, r0
 8008138:	f7f8 f9f4 	bl	8000524 <__aeabi_i2d>
 800813c:	3630      	adds	r6, #48	; 0x30
 800813e:	4602      	mov	r2, r0
 8008140:	460b      	mov	r3, r1
 8008142:	4640      	mov	r0, r8
 8008144:	4649      	mov	r1, r9
 8008146:	f7f8 f89f 	bl	8000288 <__aeabi_dsub>
 800814a:	f805 6b01 	strb.w	r6, [r5], #1
 800814e:	9b02      	ldr	r3, [sp, #8]
 8008150:	429d      	cmp	r5, r3
 8008152:	4680      	mov	r8, r0
 8008154:	4689      	mov	r9, r1
 8008156:	f04f 0200 	mov.w	r2, #0
 800815a:	d124      	bne.n	80081a6 <_dtoa_r+0x62e>
 800815c:	4b1b      	ldr	r3, [pc, #108]	; (80081cc <_dtoa_r+0x654>)
 800815e:	ec51 0b19 	vmov	r0, r1, d9
 8008162:	f7f8 f893 	bl	800028c <__adddf3>
 8008166:	4602      	mov	r2, r0
 8008168:	460b      	mov	r3, r1
 800816a:	4640      	mov	r0, r8
 800816c:	4649      	mov	r1, r9
 800816e:	f7f8 fcd3 	bl	8000b18 <__aeabi_dcmpgt>
 8008172:	2800      	cmp	r0, #0
 8008174:	d173      	bne.n	800825e <_dtoa_r+0x6e6>
 8008176:	ec53 2b19 	vmov	r2, r3, d9
 800817a:	4914      	ldr	r1, [pc, #80]	; (80081cc <_dtoa_r+0x654>)
 800817c:	2000      	movs	r0, #0
 800817e:	f7f8 f883 	bl	8000288 <__aeabi_dsub>
 8008182:	4602      	mov	r2, r0
 8008184:	460b      	mov	r3, r1
 8008186:	4640      	mov	r0, r8
 8008188:	4649      	mov	r1, r9
 800818a:	f7f8 fca7 	bl	8000adc <__aeabi_dcmplt>
 800818e:	2800      	cmp	r0, #0
 8008190:	f43f af2f 	beq.w	8007ff2 <_dtoa_r+0x47a>
 8008194:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8008196:	1e6b      	subs	r3, r5, #1
 8008198:	930f      	str	r3, [sp, #60]	; 0x3c
 800819a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800819e:	2b30      	cmp	r3, #48	; 0x30
 80081a0:	d0f8      	beq.n	8008194 <_dtoa_r+0x61c>
 80081a2:	46bb      	mov	fp, r7
 80081a4:	e04a      	b.n	800823c <_dtoa_r+0x6c4>
 80081a6:	4b06      	ldr	r3, [pc, #24]	; (80081c0 <_dtoa_r+0x648>)
 80081a8:	f7f8 fa26 	bl	80005f8 <__aeabi_dmul>
 80081ac:	4680      	mov	r8, r0
 80081ae:	4689      	mov	r9, r1
 80081b0:	e7bd      	b.n	800812e <_dtoa_r+0x5b6>
 80081b2:	bf00      	nop
 80081b4:	08009ea8 	.word	0x08009ea8
 80081b8:	08009e80 	.word	0x08009e80
 80081bc:	3ff00000 	.word	0x3ff00000
 80081c0:	40240000 	.word	0x40240000
 80081c4:	401c0000 	.word	0x401c0000
 80081c8:	40140000 	.word	0x40140000
 80081cc:	3fe00000 	.word	0x3fe00000
 80081d0:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80081d4:	9d00      	ldr	r5, [sp, #0]
 80081d6:	4642      	mov	r2, r8
 80081d8:	464b      	mov	r3, r9
 80081da:	4630      	mov	r0, r6
 80081dc:	4639      	mov	r1, r7
 80081de:	f7f8 fb35 	bl	800084c <__aeabi_ddiv>
 80081e2:	f7f8 fcb9 	bl	8000b58 <__aeabi_d2iz>
 80081e6:	9001      	str	r0, [sp, #4]
 80081e8:	f7f8 f99c 	bl	8000524 <__aeabi_i2d>
 80081ec:	4642      	mov	r2, r8
 80081ee:	464b      	mov	r3, r9
 80081f0:	f7f8 fa02 	bl	80005f8 <__aeabi_dmul>
 80081f4:	4602      	mov	r2, r0
 80081f6:	460b      	mov	r3, r1
 80081f8:	4630      	mov	r0, r6
 80081fa:	4639      	mov	r1, r7
 80081fc:	f7f8 f844 	bl	8000288 <__aeabi_dsub>
 8008200:	9e01      	ldr	r6, [sp, #4]
 8008202:	9f04      	ldr	r7, [sp, #16]
 8008204:	3630      	adds	r6, #48	; 0x30
 8008206:	f805 6b01 	strb.w	r6, [r5], #1
 800820a:	9e00      	ldr	r6, [sp, #0]
 800820c:	1bae      	subs	r6, r5, r6
 800820e:	42b7      	cmp	r7, r6
 8008210:	4602      	mov	r2, r0
 8008212:	460b      	mov	r3, r1
 8008214:	d134      	bne.n	8008280 <_dtoa_r+0x708>
 8008216:	f7f8 f839 	bl	800028c <__adddf3>
 800821a:	4642      	mov	r2, r8
 800821c:	464b      	mov	r3, r9
 800821e:	4606      	mov	r6, r0
 8008220:	460f      	mov	r7, r1
 8008222:	f7f8 fc79 	bl	8000b18 <__aeabi_dcmpgt>
 8008226:	b9c8      	cbnz	r0, 800825c <_dtoa_r+0x6e4>
 8008228:	4642      	mov	r2, r8
 800822a:	464b      	mov	r3, r9
 800822c:	4630      	mov	r0, r6
 800822e:	4639      	mov	r1, r7
 8008230:	f7f8 fc4a 	bl	8000ac8 <__aeabi_dcmpeq>
 8008234:	b110      	cbz	r0, 800823c <_dtoa_r+0x6c4>
 8008236:	9b01      	ldr	r3, [sp, #4]
 8008238:	07db      	lsls	r3, r3, #31
 800823a:	d40f      	bmi.n	800825c <_dtoa_r+0x6e4>
 800823c:	4651      	mov	r1, sl
 800823e:	4620      	mov	r0, r4
 8008240:	f000 feca 	bl	8008fd8 <_Bfree>
 8008244:	2300      	movs	r3, #0
 8008246:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008248:	702b      	strb	r3, [r5, #0]
 800824a:	f10b 0301 	add.w	r3, fp, #1
 800824e:	6013      	str	r3, [r2, #0]
 8008250:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008252:	2b00      	cmp	r3, #0
 8008254:	f43f ace2 	beq.w	8007c1c <_dtoa_r+0xa4>
 8008258:	601d      	str	r5, [r3, #0]
 800825a:	e4df      	b.n	8007c1c <_dtoa_r+0xa4>
 800825c:	465f      	mov	r7, fp
 800825e:	462b      	mov	r3, r5
 8008260:	461d      	mov	r5, r3
 8008262:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008266:	2a39      	cmp	r2, #57	; 0x39
 8008268:	d106      	bne.n	8008278 <_dtoa_r+0x700>
 800826a:	9a00      	ldr	r2, [sp, #0]
 800826c:	429a      	cmp	r2, r3
 800826e:	d1f7      	bne.n	8008260 <_dtoa_r+0x6e8>
 8008270:	9900      	ldr	r1, [sp, #0]
 8008272:	2230      	movs	r2, #48	; 0x30
 8008274:	3701      	adds	r7, #1
 8008276:	700a      	strb	r2, [r1, #0]
 8008278:	781a      	ldrb	r2, [r3, #0]
 800827a:	3201      	adds	r2, #1
 800827c:	701a      	strb	r2, [r3, #0]
 800827e:	e790      	b.n	80081a2 <_dtoa_r+0x62a>
 8008280:	4ba3      	ldr	r3, [pc, #652]	; (8008510 <_dtoa_r+0x998>)
 8008282:	2200      	movs	r2, #0
 8008284:	f7f8 f9b8 	bl	80005f8 <__aeabi_dmul>
 8008288:	2200      	movs	r2, #0
 800828a:	2300      	movs	r3, #0
 800828c:	4606      	mov	r6, r0
 800828e:	460f      	mov	r7, r1
 8008290:	f7f8 fc1a 	bl	8000ac8 <__aeabi_dcmpeq>
 8008294:	2800      	cmp	r0, #0
 8008296:	d09e      	beq.n	80081d6 <_dtoa_r+0x65e>
 8008298:	e7d0      	b.n	800823c <_dtoa_r+0x6c4>
 800829a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800829c:	2a00      	cmp	r2, #0
 800829e:	f000 80ca 	beq.w	8008436 <_dtoa_r+0x8be>
 80082a2:	9a07      	ldr	r2, [sp, #28]
 80082a4:	2a01      	cmp	r2, #1
 80082a6:	f300 80ad 	bgt.w	8008404 <_dtoa_r+0x88c>
 80082aa:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80082ac:	2a00      	cmp	r2, #0
 80082ae:	f000 80a5 	beq.w	80083fc <_dtoa_r+0x884>
 80082b2:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80082b6:	9e08      	ldr	r6, [sp, #32]
 80082b8:	9d05      	ldr	r5, [sp, #20]
 80082ba:	9a05      	ldr	r2, [sp, #20]
 80082bc:	441a      	add	r2, r3
 80082be:	9205      	str	r2, [sp, #20]
 80082c0:	9a06      	ldr	r2, [sp, #24]
 80082c2:	2101      	movs	r1, #1
 80082c4:	441a      	add	r2, r3
 80082c6:	4620      	mov	r0, r4
 80082c8:	9206      	str	r2, [sp, #24]
 80082ca:	f000 ff3b 	bl	8009144 <__i2b>
 80082ce:	4607      	mov	r7, r0
 80082d0:	b165      	cbz	r5, 80082ec <_dtoa_r+0x774>
 80082d2:	9b06      	ldr	r3, [sp, #24]
 80082d4:	2b00      	cmp	r3, #0
 80082d6:	dd09      	ble.n	80082ec <_dtoa_r+0x774>
 80082d8:	42ab      	cmp	r3, r5
 80082da:	9a05      	ldr	r2, [sp, #20]
 80082dc:	bfa8      	it	ge
 80082de:	462b      	movge	r3, r5
 80082e0:	1ad2      	subs	r2, r2, r3
 80082e2:	9205      	str	r2, [sp, #20]
 80082e4:	9a06      	ldr	r2, [sp, #24]
 80082e6:	1aed      	subs	r5, r5, r3
 80082e8:	1ad3      	subs	r3, r2, r3
 80082ea:	9306      	str	r3, [sp, #24]
 80082ec:	9b08      	ldr	r3, [sp, #32]
 80082ee:	b1f3      	cbz	r3, 800832e <_dtoa_r+0x7b6>
 80082f0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80082f2:	2b00      	cmp	r3, #0
 80082f4:	f000 80a3 	beq.w	800843e <_dtoa_r+0x8c6>
 80082f8:	2e00      	cmp	r6, #0
 80082fa:	dd10      	ble.n	800831e <_dtoa_r+0x7a6>
 80082fc:	4639      	mov	r1, r7
 80082fe:	4632      	mov	r2, r6
 8008300:	4620      	mov	r0, r4
 8008302:	f000 ffdf 	bl	80092c4 <__pow5mult>
 8008306:	4652      	mov	r2, sl
 8008308:	4601      	mov	r1, r0
 800830a:	4607      	mov	r7, r0
 800830c:	4620      	mov	r0, r4
 800830e:	f000 ff2f 	bl	8009170 <__multiply>
 8008312:	4651      	mov	r1, sl
 8008314:	4680      	mov	r8, r0
 8008316:	4620      	mov	r0, r4
 8008318:	f000 fe5e 	bl	8008fd8 <_Bfree>
 800831c:	46c2      	mov	sl, r8
 800831e:	9b08      	ldr	r3, [sp, #32]
 8008320:	1b9a      	subs	r2, r3, r6
 8008322:	d004      	beq.n	800832e <_dtoa_r+0x7b6>
 8008324:	4651      	mov	r1, sl
 8008326:	4620      	mov	r0, r4
 8008328:	f000 ffcc 	bl	80092c4 <__pow5mult>
 800832c:	4682      	mov	sl, r0
 800832e:	2101      	movs	r1, #1
 8008330:	4620      	mov	r0, r4
 8008332:	f000 ff07 	bl	8009144 <__i2b>
 8008336:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008338:	2b00      	cmp	r3, #0
 800833a:	4606      	mov	r6, r0
 800833c:	f340 8081 	ble.w	8008442 <_dtoa_r+0x8ca>
 8008340:	461a      	mov	r2, r3
 8008342:	4601      	mov	r1, r0
 8008344:	4620      	mov	r0, r4
 8008346:	f000 ffbd 	bl	80092c4 <__pow5mult>
 800834a:	9b07      	ldr	r3, [sp, #28]
 800834c:	2b01      	cmp	r3, #1
 800834e:	4606      	mov	r6, r0
 8008350:	dd7a      	ble.n	8008448 <_dtoa_r+0x8d0>
 8008352:	f04f 0800 	mov.w	r8, #0
 8008356:	6933      	ldr	r3, [r6, #16]
 8008358:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800835c:	6918      	ldr	r0, [r3, #16]
 800835e:	f000 fea3 	bl	80090a8 <__hi0bits>
 8008362:	f1c0 0020 	rsb	r0, r0, #32
 8008366:	9b06      	ldr	r3, [sp, #24]
 8008368:	4418      	add	r0, r3
 800836a:	f010 001f 	ands.w	r0, r0, #31
 800836e:	f000 8094 	beq.w	800849a <_dtoa_r+0x922>
 8008372:	f1c0 0320 	rsb	r3, r0, #32
 8008376:	2b04      	cmp	r3, #4
 8008378:	f340 8085 	ble.w	8008486 <_dtoa_r+0x90e>
 800837c:	9b05      	ldr	r3, [sp, #20]
 800837e:	f1c0 001c 	rsb	r0, r0, #28
 8008382:	4403      	add	r3, r0
 8008384:	9305      	str	r3, [sp, #20]
 8008386:	9b06      	ldr	r3, [sp, #24]
 8008388:	4403      	add	r3, r0
 800838a:	4405      	add	r5, r0
 800838c:	9306      	str	r3, [sp, #24]
 800838e:	9b05      	ldr	r3, [sp, #20]
 8008390:	2b00      	cmp	r3, #0
 8008392:	dd05      	ble.n	80083a0 <_dtoa_r+0x828>
 8008394:	4651      	mov	r1, sl
 8008396:	461a      	mov	r2, r3
 8008398:	4620      	mov	r0, r4
 800839a:	f000 ffed 	bl	8009378 <__lshift>
 800839e:	4682      	mov	sl, r0
 80083a0:	9b06      	ldr	r3, [sp, #24]
 80083a2:	2b00      	cmp	r3, #0
 80083a4:	dd05      	ble.n	80083b2 <_dtoa_r+0x83a>
 80083a6:	4631      	mov	r1, r6
 80083a8:	461a      	mov	r2, r3
 80083aa:	4620      	mov	r0, r4
 80083ac:	f000 ffe4 	bl	8009378 <__lshift>
 80083b0:	4606      	mov	r6, r0
 80083b2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80083b4:	2b00      	cmp	r3, #0
 80083b6:	d072      	beq.n	800849e <_dtoa_r+0x926>
 80083b8:	4631      	mov	r1, r6
 80083ba:	4650      	mov	r0, sl
 80083bc:	f001 f848 	bl	8009450 <__mcmp>
 80083c0:	2800      	cmp	r0, #0
 80083c2:	da6c      	bge.n	800849e <_dtoa_r+0x926>
 80083c4:	2300      	movs	r3, #0
 80083c6:	4651      	mov	r1, sl
 80083c8:	220a      	movs	r2, #10
 80083ca:	4620      	mov	r0, r4
 80083cc:	f000 fe26 	bl	800901c <__multadd>
 80083d0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80083d2:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 80083d6:	4682      	mov	sl, r0
 80083d8:	2b00      	cmp	r3, #0
 80083da:	f000 81b0 	beq.w	800873e <_dtoa_r+0xbc6>
 80083de:	2300      	movs	r3, #0
 80083e0:	4639      	mov	r1, r7
 80083e2:	220a      	movs	r2, #10
 80083e4:	4620      	mov	r0, r4
 80083e6:	f000 fe19 	bl	800901c <__multadd>
 80083ea:	9b01      	ldr	r3, [sp, #4]
 80083ec:	2b00      	cmp	r3, #0
 80083ee:	4607      	mov	r7, r0
 80083f0:	f300 8096 	bgt.w	8008520 <_dtoa_r+0x9a8>
 80083f4:	9b07      	ldr	r3, [sp, #28]
 80083f6:	2b02      	cmp	r3, #2
 80083f8:	dc59      	bgt.n	80084ae <_dtoa_r+0x936>
 80083fa:	e091      	b.n	8008520 <_dtoa_r+0x9a8>
 80083fc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80083fe:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8008402:	e758      	b.n	80082b6 <_dtoa_r+0x73e>
 8008404:	9b04      	ldr	r3, [sp, #16]
 8008406:	1e5e      	subs	r6, r3, #1
 8008408:	9b08      	ldr	r3, [sp, #32]
 800840a:	42b3      	cmp	r3, r6
 800840c:	bfbf      	itttt	lt
 800840e:	9b08      	ldrlt	r3, [sp, #32]
 8008410:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 8008412:	9608      	strlt	r6, [sp, #32]
 8008414:	1af3      	sublt	r3, r6, r3
 8008416:	bfb4      	ite	lt
 8008418:	18d2      	addlt	r2, r2, r3
 800841a:	1b9e      	subge	r6, r3, r6
 800841c:	9b04      	ldr	r3, [sp, #16]
 800841e:	bfbc      	itt	lt
 8008420:	920b      	strlt	r2, [sp, #44]	; 0x2c
 8008422:	2600      	movlt	r6, #0
 8008424:	2b00      	cmp	r3, #0
 8008426:	bfb7      	itett	lt
 8008428:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 800842c:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 8008430:	1a9d      	sublt	r5, r3, r2
 8008432:	2300      	movlt	r3, #0
 8008434:	e741      	b.n	80082ba <_dtoa_r+0x742>
 8008436:	9e08      	ldr	r6, [sp, #32]
 8008438:	9d05      	ldr	r5, [sp, #20]
 800843a:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800843c:	e748      	b.n	80082d0 <_dtoa_r+0x758>
 800843e:	9a08      	ldr	r2, [sp, #32]
 8008440:	e770      	b.n	8008324 <_dtoa_r+0x7ac>
 8008442:	9b07      	ldr	r3, [sp, #28]
 8008444:	2b01      	cmp	r3, #1
 8008446:	dc19      	bgt.n	800847c <_dtoa_r+0x904>
 8008448:	9b02      	ldr	r3, [sp, #8]
 800844a:	b9bb      	cbnz	r3, 800847c <_dtoa_r+0x904>
 800844c:	9b03      	ldr	r3, [sp, #12]
 800844e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008452:	b99b      	cbnz	r3, 800847c <_dtoa_r+0x904>
 8008454:	9b03      	ldr	r3, [sp, #12]
 8008456:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800845a:	0d1b      	lsrs	r3, r3, #20
 800845c:	051b      	lsls	r3, r3, #20
 800845e:	b183      	cbz	r3, 8008482 <_dtoa_r+0x90a>
 8008460:	9b05      	ldr	r3, [sp, #20]
 8008462:	3301      	adds	r3, #1
 8008464:	9305      	str	r3, [sp, #20]
 8008466:	9b06      	ldr	r3, [sp, #24]
 8008468:	3301      	adds	r3, #1
 800846a:	9306      	str	r3, [sp, #24]
 800846c:	f04f 0801 	mov.w	r8, #1
 8008470:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008472:	2b00      	cmp	r3, #0
 8008474:	f47f af6f 	bne.w	8008356 <_dtoa_r+0x7de>
 8008478:	2001      	movs	r0, #1
 800847a:	e774      	b.n	8008366 <_dtoa_r+0x7ee>
 800847c:	f04f 0800 	mov.w	r8, #0
 8008480:	e7f6      	b.n	8008470 <_dtoa_r+0x8f8>
 8008482:	4698      	mov	r8, r3
 8008484:	e7f4      	b.n	8008470 <_dtoa_r+0x8f8>
 8008486:	d082      	beq.n	800838e <_dtoa_r+0x816>
 8008488:	9a05      	ldr	r2, [sp, #20]
 800848a:	331c      	adds	r3, #28
 800848c:	441a      	add	r2, r3
 800848e:	9205      	str	r2, [sp, #20]
 8008490:	9a06      	ldr	r2, [sp, #24]
 8008492:	441a      	add	r2, r3
 8008494:	441d      	add	r5, r3
 8008496:	9206      	str	r2, [sp, #24]
 8008498:	e779      	b.n	800838e <_dtoa_r+0x816>
 800849a:	4603      	mov	r3, r0
 800849c:	e7f4      	b.n	8008488 <_dtoa_r+0x910>
 800849e:	9b04      	ldr	r3, [sp, #16]
 80084a0:	2b00      	cmp	r3, #0
 80084a2:	dc37      	bgt.n	8008514 <_dtoa_r+0x99c>
 80084a4:	9b07      	ldr	r3, [sp, #28]
 80084a6:	2b02      	cmp	r3, #2
 80084a8:	dd34      	ble.n	8008514 <_dtoa_r+0x99c>
 80084aa:	9b04      	ldr	r3, [sp, #16]
 80084ac:	9301      	str	r3, [sp, #4]
 80084ae:	9b01      	ldr	r3, [sp, #4]
 80084b0:	b963      	cbnz	r3, 80084cc <_dtoa_r+0x954>
 80084b2:	4631      	mov	r1, r6
 80084b4:	2205      	movs	r2, #5
 80084b6:	4620      	mov	r0, r4
 80084b8:	f000 fdb0 	bl	800901c <__multadd>
 80084bc:	4601      	mov	r1, r0
 80084be:	4606      	mov	r6, r0
 80084c0:	4650      	mov	r0, sl
 80084c2:	f000 ffc5 	bl	8009450 <__mcmp>
 80084c6:	2800      	cmp	r0, #0
 80084c8:	f73f adbb 	bgt.w	8008042 <_dtoa_r+0x4ca>
 80084cc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80084ce:	9d00      	ldr	r5, [sp, #0]
 80084d0:	ea6f 0b03 	mvn.w	fp, r3
 80084d4:	f04f 0800 	mov.w	r8, #0
 80084d8:	4631      	mov	r1, r6
 80084da:	4620      	mov	r0, r4
 80084dc:	f000 fd7c 	bl	8008fd8 <_Bfree>
 80084e0:	2f00      	cmp	r7, #0
 80084e2:	f43f aeab 	beq.w	800823c <_dtoa_r+0x6c4>
 80084e6:	f1b8 0f00 	cmp.w	r8, #0
 80084ea:	d005      	beq.n	80084f8 <_dtoa_r+0x980>
 80084ec:	45b8      	cmp	r8, r7
 80084ee:	d003      	beq.n	80084f8 <_dtoa_r+0x980>
 80084f0:	4641      	mov	r1, r8
 80084f2:	4620      	mov	r0, r4
 80084f4:	f000 fd70 	bl	8008fd8 <_Bfree>
 80084f8:	4639      	mov	r1, r7
 80084fa:	4620      	mov	r0, r4
 80084fc:	f000 fd6c 	bl	8008fd8 <_Bfree>
 8008500:	e69c      	b.n	800823c <_dtoa_r+0x6c4>
 8008502:	2600      	movs	r6, #0
 8008504:	4637      	mov	r7, r6
 8008506:	e7e1      	b.n	80084cc <_dtoa_r+0x954>
 8008508:	46bb      	mov	fp, r7
 800850a:	4637      	mov	r7, r6
 800850c:	e599      	b.n	8008042 <_dtoa_r+0x4ca>
 800850e:	bf00      	nop
 8008510:	40240000 	.word	0x40240000
 8008514:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008516:	2b00      	cmp	r3, #0
 8008518:	f000 80c8 	beq.w	80086ac <_dtoa_r+0xb34>
 800851c:	9b04      	ldr	r3, [sp, #16]
 800851e:	9301      	str	r3, [sp, #4]
 8008520:	2d00      	cmp	r5, #0
 8008522:	dd05      	ble.n	8008530 <_dtoa_r+0x9b8>
 8008524:	4639      	mov	r1, r7
 8008526:	462a      	mov	r2, r5
 8008528:	4620      	mov	r0, r4
 800852a:	f000 ff25 	bl	8009378 <__lshift>
 800852e:	4607      	mov	r7, r0
 8008530:	f1b8 0f00 	cmp.w	r8, #0
 8008534:	d05b      	beq.n	80085ee <_dtoa_r+0xa76>
 8008536:	6879      	ldr	r1, [r7, #4]
 8008538:	4620      	mov	r0, r4
 800853a:	f000 fd0d 	bl	8008f58 <_Balloc>
 800853e:	4605      	mov	r5, r0
 8008540:	b928      	cbnz	r0, 800854e <_dtoa_r+0x9d6>
 8008542:	4b83      	ldr	r3, [pc, #524]	; (8008750 <_dtoa_r+0xbd8>)
 8008544:	4602      	mov	r2, r0
 8008546:	f240 21ef 	movw	r1, #751	; 0x2ef
 800854a:	f7ff bb2e 	b.w	8007baa <_dtoa_r+0x32>
 800854e:	693a      	ldr	r2, [r7, #16]
 8008550:	3202      	adds	r2, #2
 8008552:	0092      	lsls	r2, r2, #2
 8008554:	f107 010c 	add.w	r1, r7, #12
 8008558:	300c      	adds	r0, #12
 800855a:	f7ff fa70 	bl	8007a3e <memcpy>
 800855e:	2201      	movs	r2, #1
 8008560:	4629      	mov	r1, r5
 8008562:	4620      	mov	r0, r4
 8008564:	f000 ff08 	bl	8009378 <__lshift>
 8008568:	9b00      	ldr	r3, [sp, #0]
 800856a:	3301      	adds	r3, #1
 800856c:	9304      	str	r3, [sp, #16]
 800856e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008572:	4413      	add	r3, r2
 8008574:	9308      	str	r3, [sp, #32]
 8008576:	9b02      	ldr	r3, [sp, #8]
 8008578:	f003 0301 	and.w	r3, r3, #1
 800857c:	46b8      	mov	r8, r7
 800857e:	9306      	str	r3, [sp, #24]
 8008580:	4607      	mov	r7, r0
 8008582:	9b04      	ldr	r3, [sp, #16]
 8008584:	4631      	mov	r1, r6
 8008586:	3b01      	subs	r3, #1
 8008588:	4650      	mov	r0, sl
 800858a:	9301      	str	r3, [sp, #4]
 800858c:	f7ff fa6c 	bl	8007a68 <quorem>
 8008590:	4641      	mov	r1, r8
 8008592:	9002      	str	r0, [sp, #8]
 8008594:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8008598:	4650      	mov	r0, sl
 800859a:	f000 ff59 	bl	8009450 <__mcmp>
 800859e:	463a      	mov	r2, r7
 80085a0:	9005      	str	r0, [sp, #20]
 80085a2:	4631      	mov	r1, r6
 80085a4:	4620      	mov	r0, r4
 80085a6:	f000 ff6f 	bl	8009488 <__mdiff>
 80085aa:	68c2      	ldr	r2, [r0, #12]
 80085ac:	4605      	mov	r5, r0
 80085ae:	bb02      	cbnz	r2, 80085f2 <_dtoa_r+0xa7a>
 80085b0:	4601      	mov	r1, r0
 80085b2:	4650      	mov	r0, sl
 80085b4:	f000 ff4c 	bl	8009450 <__mcmp>
 80085b8:	4602      	mov	r2, r0
 80085ba:	4629      	mov	r1, r5
 80085bc:	4620      	mov	r0, r4
 80085be:	9209      	str	r2, [sp, #36]	; 0x24
 80085c0:	f000 fd0a 	bl	8008fd8 <_Bfree>
 80085c4:	9b07      	ldr	r3, [sp, #28]
 80085c6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80085c8:	9d04      	ldr	r5, [sp, #16]
 80085ca:	ea43 0102 	orr.w	r1, r3, r2
 80085ce:	9b06      	ldr	r3, [sp, #24]
 80085d0:	4319      	orrs	r1, r3
 80085d2:	d110      	bne.n	80085f6 <_dtoa_r+0xa7e>
 80085d4:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80085d8:	d029      	beq.n	800862e <_dtoa_r+0xab6>
 80085da:	9b05      	ldr	r3, [sp, #20]
 80085dc:	2b00      	cmp	r3, #0
 80085de:	dd02      	ble.n	80085e6 <_dtoa_r+0xa6e>
 80085e0:	9b02      	ldr	r3, [sp, #8]
 80085e2:	f103 0931 	add.w	r9, r3, #49	; 0x31
 80085e6:	9b01      	ldr	r3, [sp, #4]
 80085e8:	f883 9000 	strb.w	r9, [r3]
 80085ec:	e774      	b.n	80084d8 <_dtoa_r+0x960>
 80085ee:	4638      	mov	r0, r7
 80085f0:	e7ba      	b.n	8008568 <_dtoa_r+0x9f0>
 80085f2:	2201      	movs	r2, #1
 80085f4:	e7e1      	b.n	80085ba <_dtoa_r+0xa42>
 80085f6:	9b05      	ldr	r3, [sp, #20]
 80085f8:	2b00      	cmp	r3, #0
 80085fa:	db04      	blt.n	8008606 <_dtoa_r+0xa8e>
 80085fc:	9907      	ldr	r1, [sp, #28]
 80085fe:	430b      	orrs	r3, r1
 8008600:	9906      	ldr	r1, [sp, #24]
 8008602:	430b      	orrs	r3, r1
 8008604:	d120      	bne.n	8008648 <_dtoa_r+0xad0>
 8008606:	2a00      	cmp	r2, #0
 8008608:	dded      	ble.n	80085e6 <_dtoa_r+0xa6e>
 800860a:	4651      	mov	r1, sl
 800860c:	2201      	movs	r2, #1
 800860e:	4620      	mov	r0, r4
 8008610:	f000 feb2 	bl	8009378 <__lshift>
 8008614:	4631      	mov	r1, r6
 8008616:	4682      	mov	sl, r0
 8008618:	f000 ff1a 	bl	8009450 <__mcmp>
 800861c:	2800      	cmp	r0, #0
 800861e:	dc03      	bgt.n	8008628 <_dtoa_r+0xab0>
 8008620:	d1e1      	bne.n	80085e6 <_dtoa_r+0xa6e>
 8008622:	f019 0f01 	tst.w	r9, #1
 8008626:	d0de      	beq.n	80085e6 <_dtoa_r+0xa6e>
 8008628:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800862c:	d1d8      	bne.n	80085e0 <_dtoa_r+0xa68>
 800862e:	9a01      	ldr	r2, [sp, #4]
 8008630:	2339      	movs	r3, #57	; 0x39
 8008632:	7013      	strb	r3, [r2, #0]
 8008634:	462b      	mov	r3, r5
 8008636:	461d      	mov	r5, r3
 8008638:	3b01      	subs	r3, #1
 800863a:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800863e:	2a39      	cmp	r2, #57	; 0x39
 8008640:	d06c      	beq.n	800871c <_dtoa_r+0xba4>
 8008642:	3201      	adds	r2, #1
 8008644:	701a      	strb	r2, [r3, #0]
 8008646:	e747      	b.n	80084d8 <_dtoa_r+0x960>
 8008648:	2a00      	cmp	r2, #0
 800864a:	dd07      	ble.n	800865c <_dtoa_r+0xae4>
 800864c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8008650:	d0ed      	beq.n	800862e <_dtoa_r+0xab6>
 8008652:	9a01      	ldr	r2, [sp, #4]
 8008654:	f109 0301 	add.w	r3, r9, #1
 8008658:	7013      	strb	r3, [r2, #0]
 800865a:	e73d      	b.n	80084d8 <_dtoa_r+0x960>
 800865c:	9b04      	ldr	r3, [sp, #16]
 800865e:	9a08      	ldr	r2, [sp, #32]
 8008660:	f803 9c01 	strb.w	r9, [r3, #-1]
 8008664:	4293      	cmp	r3, r2
 8008666:	d043      	beq.n	80086f0 <_dtoa_r+0xb78>
 8008668:	4651      	mov	r1, sl
 800866a:	2300      	movs	r3, #0
 800866c:	220a      	movs	r2, #10
 800866e:	4620      	mov	r0, r4
 8008670:	f000 fcd4 	bl	800901c <__multadd>
 8008674:	45b8      	cmp	r8, r7
 8008676:	4682      	mov	sl, r0
 8008678:	f04f 0300 	mov.w	r3, #0
 800867c:	f04f 020a 	mov.w	r2, #10
 8008680:	4641      	mov	r1, r8
 8008682:	4620      	mov	r0, r4
 8008684:	d107      	bne.n	8008696 <_dtoa_r+0xb1e>
 8008686:	f000 fcc9 	bl	800901c <__multadd>
 800868a:	4680      	mov	r8, r0
 800868c:	4607      	mov	r7, r0
 800868e:	9b04      	ldr	r3, [sp, #16]
 8008690:	3301      	adds	r3, #1
 8008692:	9304      	str	r3, [sp, #16]
 8008694:	e775      	b.n	8008582 <_dtoa_r+0xa0a>
 8008696:	f000 fcc1 	bl	800901c <__multadd>
 800869a:	4639      	mov	r1, r7
 800869c:	4680      	mov	r8, r0
 800869e:	2300      	movs	r3, #0
 80086a0:	220a      	movs	r2, #10
 80086a2:	4620      	mov	r0, r4
 80086a4:	f000 fcba 	bl	800901c <__multadd>
 80086a8:	4607      	mov	r7, r0
 80086aa:	e7f0      	b.n	800868e <_dtoa_r+0xb16>
 80086ac:	9b04      	ldr	r3, [sp, #16]
 80086ae:	9301      	str	r3, [sp, #4]
 80086b0:	9d00      	ldr	r5, [sp, #0]
 80086b2:	4631      	mov	r1, r6
 80086b4:	4650      	mov	r0, sl
 80086b6:	f7ff f9d7 	bl	8007a68 <quorem>
 80086ba:	f100 0930 	add.w	r9, r0, #48	; 0x30
 80086be:	9b00      	ldr	r3, [sp, #0]
 80086c0:	f805 9b01 	strb.w	r9, [r5], #1
 80086c4:	1aea      	subs	r2, r5, r3
 80086c6:	9b01      	ldr	r3, [sp, #4]
 80086c8:	4293      	cmp	r3, r2
 80086ca:	dd07      	ble.n	80086dc <_dtoa_r+0xb64>
 80086cc:	4651      	mov	r1, sl
 80086ce:	2300      	movs	r3, #0
 80086d0:	220a      	movs	r2, #10
 80086d2:	4620      	mov	r0, r4
 80086d4:	f000 fca2 	bl	800901c <__multadd>
 80086d8:	4682      	mov	sl, r0
 80086da:	e7ea      	b.n	80086b2 <_dtoa_r+0xb3a>
 80086dc:	9b01      	ldr	r3, [sp, #4]
 80086de:	2b00      	cmp	r3, #0
 80086e0:	bfc8      	it	gt
 80086e2:	461d      	movgt	r5, r3
 80086e4:	9b00      	ldr	r3, [sp, #0]
 80086e6:	bfd8      	it	le
 80086e8:	2501      	movle	r5, #1
 80086ea:	441d      	add	r5, r3
 80086ec:	f04f 0800 	mov.w	r8, #0
 80086f0:	4651      	mov	r1, sl
 80086f2:	2201      	movs	r2, #1
 80086f4:	4620      	mov	r0, r4
 80086f6:	f000 fe3f 	bl	8009378 <__lshift>
 80086fa:	4631      	mov	r1, r6
 80086fc:	4682      	mov	sl, r0
 80086fe:	f000 fea7 	bl	8009450 <__mcmp>
 8008702:	2800      	cmp	r0, #0
 8008704:	dc96      	bgt.n	8008634 <_dtoa_r+0xabc>
 8008706:	d102      	bne.n	800870e <_dtoa_r+0xb96>
 8008708:	f019 0f01 	tst.w	r9, #1
 800870c:	d192      	bne.n	8008634 <_dtoa_r+0xabc>
 800870e:	462b      	mov	r3, r5
 8008710:	461d      	mov	r5, r3
 8008712:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008716:	2a30      	cmp	r2, #48	; 0x30
 8008718:	d0fa      	beq.n	8008710 <_dtoa_r+0xb98>
 800871a:	e6dd      	b.n	80084d8 <_dtoa_r+0x960>
 800871c:	9a00      	ldr	r2, [sp, #0]
 800871e:	429a      	cmp	r2, r3
 8008720:	d189      	bne.n	8008636 <_dtoa_r+0xabe>
 8008722:	f10b 0b01 	add.w	fp, fp, #1
 8008726:	2331      	movs	r3, #49	; 0x31
 8008728:	e796      	b.n	8008658 <_dtoa_r+0xae0>
 800872a:	4b0a      	ldr	r3, [pc, #40]	; (8008754 <_dtoa_r+0xbdc>)
 800872c:	f7ff ba99 	b.w	8007c62 <_dtoa_r+0xea>
 8008730:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008732:	2b00      	cmp	r3, #0
 8008734:	f47f aa6d 	bne.w	8007c12 <_dtoa_r+0x9a>
 8008738:	4b07      	ldr	r3, [pc, #28]	; (8008758 <_dtoa_r+0xbe0>)
 800873a:	f7ff ba92 	b.w	8007c62 <_dtoa_r+0xea>
 800873e:	9b01      	ldr	r3, [sp, #4]
 8008740:	2b00      	cmp	r3, #0
 8008742:	dcb5      	bgt.n	80086b0 <_dtoa_r+0xb38>
 8008744:	9b07      	ldr	r3, [sp, #28]
 8008746:	2b02      	cmp	r3, #2
 8008748:	f73f aeb1 	bgt.w	80084ae <_dtoa_r+0x936>
 800874c:	e7b0      	b.n	80086b0 <_dtoa_r+0xb38>
 800874e:	bf00      	nop
 8008750:	08009e00 	.word	0x08009e00
 8008754:	08009d60 	.word	0x08009d60
 8008758:	08009d84 	.word	0x08009d84

0800875c <__ssputs_r>:
 800875c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008760:	688e      	ldr	r6, [r1, #8]
 8008762:	461f      	mov	r7, r3
 8008764:	42be      	cmp	r6, r7
 8008766:	680b      	ldr	r3, [r1, #0]
 8008768:	4682      	mov	sl, r0
 800876a:	460c      	mov	r4, r1
 800876c:	4690      	mov	r8, r2
 800876e:	d82c      	bhi.n	80087ca <__ssputs_r+0x6e>
 8008770:	898a      	ldrh	r2, [r1, #12]
 8008772:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8008776:	d026      	beq.n	80087c6 <__ssputs_r+0x6a>
 8008778:	6965      	ldr	r5, [r4, #20]
 800877a:	6909      	ldr	r1, [r1, #16]
 800877c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008780:	eba3 0901 	sub.w	r9, r3, r1
 8008784:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008788:	1c7b      	adds	r3, r7, #1
 800878a:	444b      	add	r3, r9
 800878c:	106d      	asrs	r5, r5, #1
 800878e:	429d      	cmp	r5, r3
 8008790:	bf38      	it	cc
 8008792:	461d      	movcc	r5, r3
 8008794:	0553      	lsls	r3, r2, #21
 8008796:	d527      	bpl.n	80087e8 <__ssputs_r+0x8c>
 8008798:	4629      	mov	r1, r5
 800879a:	f000 faa3 	bl	8008ce4 <_malloc_r>
 800879e:	4606      	mov	r6, r0
 80087a0:	b360      	cbz	r0, 80087fc <__ssputs_r+0xa0>
 80087a2:	6921      	ldr	r1, [r4, #16]
 80087a4:	464a      	mov	r2, r9
 80087a6:	f7ff f94a 	bl	8007a3e <memcpy>
 80087aa:	89a3      	ldrh	r3, [r4, #12]
 80087ac:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80087b0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80087b4:	81a3      	strh	r3, [r4, #12]
 80087b6:	6126      	str	r6, [r4, #16]
 80087b8:	6165      	str	r5, [r4, #20]
 80087ba:	444e      	add	r6, r9
 80087bc:	eba5 0509 	sub.w	r5, r5, r9
 80087c0:	6026      	str	r6, [r4, #0]
 80087c2:	60a5      	str	r5, [r4, #8]
 80087c4:	463e      	mov	r6, r7
 80087c6:	42be      	cmp	r6, r7
 80087c8:	d900      	bls.n	80087cc <__ssputs_r+0x70>
 80087ca:	463e      	mov	r6, r7
 80087cc:	6820      	ldr	r0, [r4, #0]
 80087ce:	4632      	mov	r2, r6
 80087d0:	4641      	mov	r1, r8
 80087d2:	f001 f8a7 	bl	8009924 <memmove>
 80087d6:	68a3      	ldr	r3, [r4, #8]
 80087d8:	1b9b      	subs	r3, r3, r6
 80087da:	60a3      	str	r3, [r4, #8]
 80087dc:	6823      	ldr	r3, [r4, #0]
 80087de:	4433      	add	r3, r6
 80087e0:	6023      	str	r3, [r4, #0]
 80087e2:	2000      	movs	r0, #0
 80087e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80087e8:	462a      	mov	r2, r5
 80087ea:	f000 ff74 	bl	80096d6 <_realloc_r>
 80087ee:	4606      	mov	r6, r0
 80087f0:	2800      	cmp	r0, #0
 80087f2:	d1e0      	bne.n	80087b6 <__ssputs_r+0x5a>
 80087f4:	6921      	ldr	r1, [r4, #16]
 80087f6:	4650      	mov	r0, sl
 80087f8:	f001 f980 	bl	8009afc <_free_r>
 80087fc:	230c      	movs	r3, #12
 80087fe:	f8ca 3000 	str.w	r3, [sl]
 8008802:	89a3      	ldrh	r3, [r4, #12]
 8008804:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008808:	81a3      	strh	r3, [r4, #12]
 800880a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800880e:	e7e9      	b.n	80087e4 <__ssputs_r+0x88>

08008810 <_svfiprintf_r>:
 8008810:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008814:	4698      	mov	r8, r3
 8008816:	898b      	ldrh	r3, [r1, #12]
 8008818:	061b      	lsls	r3, r3, #24
 800881a:	b09d      	sub	sp, #116	; 0x74
 800881c:	4607      	mov	r7, r0
 800881e:	460d      	mov	r5, r1
 8008820:	4614      	mov	r4, r2
 8008822:	d50e      	bpl.n	8008842 <_svfiprintf_r+0x32>
 8008824:	690b      	ldr	r3, [r1, #16]
 8008826:	b963      	cbnz	r3, 8008842 <_svfiprintf_r+0x32>
 8008828:	2140      	movs	r1, #64	; 0x40
 800882a:	f000 fa5b 	bl	8008ce4 <_malloc_r>
 800882e:	6028      	str	r0, [r5, #0]
 8008830:	6128      	str	r0, [r5, #16]
 8008832:	b920      	cbnz	r0, 800883e <_svfiprintf_r+0x2e>
 8008834:	230c      	movs	r3, #12
 8008836:	603b      	str	r3, [r7, #0]
 8008838:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800883c:	e0d0      	b.n	80089e0 <_svfiprintf_r+0x1d0>
 800883e:	2340      	movs	r3, #64	; 0x40
 8008840:	616b      	str	r3, [r5, #20]
 8008842:	2300      	movs	r3, #0
 8008844:	9309      	str	r3, [sp, #36]	; 0x24
 8008846:	2320      	movs	r3, #32
 8008848:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800884c:	f8cd 800c 	str.w	r8, [sp, #12]
 8008850:	2330      	movs	r3, #48	; 0x30
 8008852:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 80089f8 <_svfiprintf_r+0x1e8>
 8008856:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800885a:	f04f 0901 	mov.w	r9, #1
 800885e:	4623      	mov	r3, r4
 8008860:	469a      	mov	sl, r3
 8008862:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008866:	b10a      	cbz	r2, 800886c <_svfiprintf_r+0x5c>
 8008868:	2a25      	cmp	r2, #37	; 0x25
 800886a:	d1f9      	bne.n	8008860 <_svfiprintf_r+0x50>
 800886c:	ebba 0b04 	subs.w	fp, sl, r4
 8008870:	d00b      	beq.n	800888a <_svfiprintf_r+0x7a>
 8008872:	465b      	mov	r3, fp
 8008874:	4622      	mov	r2, r4
 8008876:	4629      	mov	r1, r5
 8008878:	4638      	mov	r0, r7
 800887a:	f7ff ff6f 	bl	800875c <__ssputs_r>
 800887e:	3001      	adds	r0, #1
 8008880:	f000 80a9 	beq.w	80089d6 <_svfiprintf_r+0x1c6>
 8008884:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008886:	445a      	add	r2, fp
 8008888:	9209      	str	r2, [sp, #36]	; 0x24
 800888a:	f89a 3000 	ldrb.w	r3, [sl]
 800888e:	2b00      	cmp	r3, #0
 8008890:	f000 80a1 	beq.w	80089d6 <_svfiprintf_r+0x1c6>
 8008894:	2300      	movs	r3, #0
 8008896:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800889a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800889e:	f10a 0a01 	add.w	sl, sl, #1
 80088a2:	9304      	str	r3, [sp, #16]
 80088a4:	9307      	str	r3, [sp, #28]
 80088a6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80088aa:	931a      	str	r3, [sp, #104]	; 0x68
 80088ac:	4654      	mov	r4, sl
 80088ae:	2205      	movs	r2, #5
 80088b0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80088b4:	4850      	ldr	r0, [pc, #320]	; (80089f8 <_svfiprintf_r+0x1e8>)
 80088b6:	f7f7 fc8b 	bl	80001d0 <memchr>
 80088ba:	9a04      	ldr	r2, [sp, #16]
 80088bc:	b9d8      	cbnz	r0, 80088f6 <_svfiprintf_r+0xe6>
 80088be:	06d0      	lsls	r0, r2, #27
 80088c0:	bf44      	itt	mi
 80088c2:	2320      	movmi	r3, #32
 80088c4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80088c8:	0711      	lsls	r1, r2, #28
 80088ca:	bf44      	itt	mi
 80088cc:	232b      	movmi	r3, #43	; 0x2b
 80088ce:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80088d2:	f89a 3000 	ldrb.w	r3, [sl]
 80088d6:	2b2a      	cmp	r3, #42	; 0x2a
 80088d8:	d015      	beq.n	8008906 <_svfiprintf_r+0xf6>
 80088da:	9a07      	ldr	r2, [sp, #28]
 80088dc:	4654      	mov	r4, sl
 80088de:	2000      	movs	r0, #0
 80088e0:	f04f 0c0a 	mov.w	ip, #10
 80088e4:	4621      	mov	r1, r4
 80088e6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80088ea:	3b30      	subs	r3, #48	; 0x30
 80088ec:	2b09      	cmp	r3, #9
 80088ee:	d94d      	bls.n	800898c <_svfiprintf_r+0x17c>
 80088f0:	b1b0      	cbz	r0, 8008920 <_svfiprintf_r+0x110>
 80088f2:	9207      	str	r2, [sp, #28]
 80088f4:	e014      	b.n	8008920 <_svfiprintf_r+0x110>
 80088f6:	eba0 0308 	sub.w	r3, r0, r8
 80088fa:	fa09 f303 	lsl.w	r3, r9, r3
 80088fe:	4313      	orrs	r3, r2
 8008900:	9304      	str	r3, [sp, #16]
 8008902:	46a2      	mov	sl, r4
 8008904:	e7d2      	b.n	80088ac <_svfiprintf_r+0x9c>
 8008906:	9b03      	ldr	r3, [sp, #12]
 8008908:	1d19      	adds	r1, r3, #4
 800890a:	681b      	ldr	r3, [r3, #0]
 800890c:	9103      	str	r1, [sp, #12]
 800890e:	2b00      	cmp	r3, #0
 8008910:	bfbb      	ittet	lt
 8008912:	425b      	neglt	r3, r3
 8008914:	f042 0202 	orrlt.w	r2, r2, #2
 8008918:	9307      	strge	r3, [sp, #28]
 800891a:	9307      	strlt	r3, [sp, #28]
 800891c:	bfb8      	it	lt
 800891e:	9204      	strlt	r2, [sp, #16]
 8008920:	7823      	ldrb	r3, [r4, #0]
 8008922:	2b2e      	cmp	r3, #46	; 0x2e
 8008924:	d10c      	bne.n	8008940 <_svfiprintf_r+0x130>
 8008926:	7863      	ldrb	r3, [r4, #1]
 8008928:	2b2a      	cmp	r3, #42	; 0x2a
 800892a:	d134      	bne.n	8008996 <_svfiprintf_r+0x186>
 800892c:	9b03      	ldr	r3, [sp, #12]
 800892e:	1d1a      	adds	r2, r3, #4
 8008930:	681b      	ldr	r3, [r3, #0]
 8008932:	9203      	str	r2, [sp, #12]
 8008934:	2b00      	cmp	r3, #0
 8008936:	bfb8      	it	lt
 8008938:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800893c:	3402      	adds	r4, #2
 800893e:	9305      	str	r3, [sp, #20]
 8008940:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8008a08 <_svfiprintf_r+0x1f8>
 8008944:	7821      	ldrb	r1, [r4, #0]
 8008946:	2203      	movs	r2, #3
 8008948:	4650      	mov	r0, sl
 800894a:	f7f7 fc41 	bl	80001d0 <memchr>
 800894e:	b138      	cbz	r0, 8008960 <_svfiprintf_r+0x150>
 8008950:	9b04      	ldr	r3, [sp, #16]
 8008952:	eba0 000a 	sub.w	r0, r0, sl
 8008956:	2240      	movs	r2, #64	; 0x40
 8008958:	4082      	lsls	r2, r0
 800895a:	4313      	orrs	r3, r2
 800895c:	3401      	adds	r4, #1
 800895e:	9304      	str	r3, [sp, #16]
 8008960:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008964:	4825      	ldr	r0, [pc, #148]	; (80089fc <_svfiprintf_r+0x1ec>)
 8008966:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800896a:	2206      	movs	r2, #6
 800896c:	f7f7 fc30 	bl	80001d0 <memchr>
 8008970:	2800      	cmp	r0, #0
 8008972:	d038      	beq.n	80089e6 <_svfiprintf_r+0x1d6>
 8008974:	4b22      	ldr	r3, [pc, #136]	; (8008a00 <_svfiprintf_r+0x1f0>)
 8008976:	bb1b      	cbnz	r3, 80089c0 <_svfiprintf_r+0x1b0>
 8008978:	9b03      	ldr	r3, [sp, #12]
 800897a:	3307      	adds	r3, #7
 800897c:	f023 0307 	bic.w	r3, r3, #7
 8008980:	3308      	adds	r3, #8
 8008982:	9303      	str	r3, [sp, #12]
 8008984:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008986:	4433      	add	r3, r6
 8008988:	9309      	str	r3, [sp, #36]	; 0x24
 800898a:	e768      	b.n	800885e <_svfiprintf_r+0x4e>
 800898c:	fb0c 3202 	mla	r2, ip, r2, r3
 8008990:	460c      	mov	r4, r1
 8008992:	2001      	movs	r0, #1
 8008994:	e7a6      	b.n	80088e4 <_svfiprintf_r+0xd4>
 8008996:	2300      	movs	r3, #0
 8008998:	3401      	adds	r4, #1
 800899a:	9305      	str	r3, [sp, #20]
 800899c:	4619      	mov	r1, r3
 800899e:	f04f 0c0a 	mov.w	ip, #10
 80089a2:	4620      	mov	r0, r4
 80089a4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80089a8:	3a30      	subs	r2, #48	; 0x30
 80089aa:	2a09      	cmp	r2, #9
 80089ac:	d903      	bls.n	80089b6 <_svfiprintf_r+0x1a6>
 80089ae:	2b00      	cmp	r3, #0
 80089b0:	d0c6      	beq.n	8008940 <_svfiprintf_r+0x130>
 80089b2:	9105      	str	r1, [sp, #20]
 80089b4:	e7c4      	b.n	8008940 <_svfiprintf_r+0x130>
 80089b6:	fb0c 2101 	mla	r1, ip, r1, r2
 80089ba:	4604      	mov	r4, r0
 80089bc:	2301      	movs	r3, #1
 80089be:	e7f0      	b.n	80089a2 <_svfiprintf_r+0x192>
 80089c0:	ab03      	add	r3, sp, #12
 80089c2:	9300      	str	r3, [sp, #0]
 80089c4:	462a      	mov	r2, r5
 80089c6:	4b0f      	ldr	r3, [pc, #60]	; (8008a04 <_svfiprintf_r+0x1f4>)
 80089c8:	a904      	add	r1, sp, #16
 80089ca:	4638      	mov	r0, r7
 80089cc:	f7fe fb44 	bl	8007058 <_printf_float>
 80089d0:	1c42      	adds	r2, r0, #1
 80089d2:	4606      	mov	r6, r0
 80089d4:	d1d6      	bne.n	8008984 <_svfiprintf_r+0x174>
 80089d6:	89ab      	ldrh	r3, [r5, #12]
 80089d8:	065b      	lsls	r3, r3, #25
 80089da:	f53f af2d 	bmi.w	8008838 <_svfiprintf_r+0x28>
 80089de:	9809      	ldr	r0, [sp, #36]	; 0x24
 80089e0:	b01d      	add	sp, #116	; 0x74
 80089e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80089e6:	ab03      	add	r3, sp, #12
 80089e8:	9300      	str	r3, [sp, #0]
 80089ea:	462a      	mov	r2, r5
 80089ec:	4b05      	ldr	r3, [pc, #20]	; (8008a04 <_svfiprintf_r+0x1f4>)
 80089ee:	a904      	add	r1, sp, #16
 80089f0:	4638      	mov	r0, r7
 80089f2:	f7fe fdd5 	bl	80075a0 <_printf_i>
 80089f6:	e7eb      	b.n	80089d0 <_svfiprintf_r+0x1c0>
 80089f8:	08009e11 	.word	0x08009e11
 80089fc:	08009e1b 	.word	0x08009e1b
 8008a00:	08007059 	.word	0x08007059
 8008a04:	0800875d 	.word	0x0800875d
 8008a08:	08009e17 	.word	0x08009e17

08008a0c <__sfputc_r>:
 8008a0c:	6893      	ldr	r3, [r2, #8]
 8008a0e:	3b01      	subs	r3, #1
 8008a10:	2b00      	cmp	r3, #0
 8008a12:	b410      	push	{r4}
 8008a14:	6093      	str	r3, [r2, #8]
 8008a16:	da08      	bge.n	8008a2a <__sfputc_r+0x1e>
 8008a18:	6994      	ldr	r4, [r2, #24]
 8008a1a:	42a3      	cmp	r3, r4
 8008a1c:	db01      	blt.n	8008a22 <__sfputc_r+0x16>
 8008a1e:	290a      	cmp	r1, #10
 8008a20:	d103      	bne.n	8008a2a <__sfputc_r+0x1e>
 8008a22:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008a26:	f000 be85 	b.w	8009734 <__swbuf_r>
 8008a2a:	6813      	ldr	r3, [r2, #0]
 8008a2c:	1c58      	adds	r0, r3, #1
 8008a2e:	6010      	str	r0, [r2, #0]
 8008a30:	7019      	strb	r1, [r3, #0]
 8008a32:	4608      	mov	r0, r1
 8008a34:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008a38:	4770      	bx	lr

08008a3a <__sfputs_r>:
 8008a3a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008a3c:	4606      	mov	r6, r0
 8008a3e:	460f      	mov	r7, r1
 8008a40:	4614      	mov	r4, r2
 8008a42:	18d5      	adds	r5, r2, r3
 8008a44:	42ac      	cmp	r4, r5
 8008a46:	d101      	bne.n	8008a4c <__sfputs_r+0x12>
 8008a48:	2000      	movs	r0, #0
 8008a4a:	e007      	b.n	8008a5c <__sfputs_r+0x22>
 8008a4c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008a50:	463a      	mov	r2, r7
 8008a52:	4630      	mov	r0, r6
 8008a54:	f7ff ffda 	bl	8008a0c <__sfputc_r>
 8008a58:	1c43      	adds	r3, r0, #1
 8008a5a:	d1f3      	bne.n	8008a44 <__sfputs_r+0xa>
 8008a5c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08008a60 <_vfiprintf_r>:
 8008a60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008a64:	460d      	mov	r5, r1
 8008a66:	b09d      	sub	sp, #116	; 0x74
 8008a68:	4614      	mov	r4, r2
 8008a6a:	4698      	mov	r8, r3
 8008a6c:	4606      	mov	r6, r0
 8008a6e:	b118      	cbz	r0, 8008a78 <_vfiprintf_r+0x18>
 8008a70:	6a03      	ldr	r3, [r0, #32]
 8008a72:	b90b      	cbnz	r3, 8008a78 <_vfiprintf_r+0x18>
 8008a74:	f7fe ff62 	bl	800793c <__sinit>
 8008a78:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008a7a:	07d9      	lsls	r1, r3, #31
 8008a7c:	d405      	bmi.n	8008a8a <_vfiprintf_r+0x2a>
 8008a7e:	89ab      	ldrh	r3, [r5, #12]
 8008a80:	059a      	lsls	r2, r3, #22
 8008a82:	d402      	bmi.n	8008a8a <_vfiprintf_r+0x2a>
 8008a84:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008a86:	f7fe ffd8 	bl	8007a3a <__retarget_lock_acquire_recursive>
 8008a8a:	89ab      	ldrh	r3, [r5, #12]
 8008a8c:	071b      	lsls	r3, r3, #28
 8008a8e:	d501      	bpl.n	8008a94 <_vfiprintf_r+0x34>
 8008a90:	692b      	ldr	r3, [r5, #16]
 8008a92:	b99b      	cbnz	r3, 8008abc <_vfiprintf_r+0x5c>
 8008a94:	4629      	mov	r1, r5
 8008a96:	4630      	mov	r0, r6
 8008a98:	f000 fe8a 	bl	80097b0 <__swsetup_r>
 8008a9c:	b170      	cbz	r0, 8008abc <_vfiprintf_r+0x5c>
 8008a9e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008aa0:	07dc      	lsls	r4, r3, #31
 8008aa2:	d504      	bpl.n	8008aae <_vfiprintf_r+0x4e>
 8008aa4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008aa8:	b01d      	add	sp, #116	; 0x74
 8008aaa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008aae:	89ab      	ldrh	r3, [r5, #12]
 8008ab0:	0598      	lsls	r0, r3, #22
 8008ab2:	d4f7      	bmi.n	8008aa4 <_vfiprintf_r+0x44>
 8008ab4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008ab6:	f7fe ffc1 	bl	8007a3c <__retarget_lock_release_recursive>
 8008aba:	e7f3      	b.n	8008aa4 <_vfiprintf_r+0x44>
 8008abc:	2300      	movs	r3, #0
 8008abe:	9309      	str	r3, [sp, #36]	; 0x24
 8008ac0:	2320      	movs	r3, #32
 8008ac2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008ac6:	f8cd 800c 	str.w	r8, [sp, #12]
 8008aca:	2330      	movs	r3, #48	; 0x30
 8008acc:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8008c80 <_vfiprintf_r+0x220>
 8008ad0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008ad4:	f04f 0901 	mov.w	r9, #1
 8008ad8:	4623      	mov	r3, r4
 8008ada:	469a      	mov	sl, r3
 8008adc:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008ae0:	b10a      	cbz	r2, 8008ae6 <_vfiprintf_r+0x86>
 8008ae2:	2a25      	cmp	r2, #37	; 0x25
 8008ae4:	d1f9      	bne.n	8008ada <_vfiprintf_r+0x7a>
 8008ae6:	ebba 0b04 	subs.w	fp, sl, r4
 8008aea:	d00b      	beq.n	8008b04 <_vfiprintf_r+0xa4>
 8008aec:	465b      	mov	r3, fp
 8008aee:	4622      	mov	r2, r4
 8008af0:	4629      	mov	r1, r5
 8008af2:	4630      	mov	r0, r6
 8008af4:	f7ff ffa1 	bl	8008a3a <__sfputs_r>
 8008af8:	3001      	adds	r0, #1
 8008afa:	f000 80a9 	beq.w	8008c50 <_vfiprintf_r+0x1f0>
 8008afe:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008b00:	445a      	add	r2, fp
 8008b02:	9209      	str	r2, [sp, #36]	; 0x24
 8008b04:	f89a 3000 	ldrb.w	r3, [sl]
 8008b08:	2b00      	cmp	r3, #0
 8008b0a:	f000 80a1 	beq.w	8008c50 <_vfiprintf_r+0x1f0>
 8008b0e:	2300      	movs	r3, #0
 8008b10:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8008b14:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008b18:	f10a 0a01 	add.w	sl, sl, #1
 8008b1c:	9304      	str	r3, [sp, #16]
 8008b1e:	9307      	str	r3, [sp, #28]
 8008b20:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008b24:	931a      	str	r3, [sp, #104]	; 0x68
 8008b26:	4654      	mov	r4, sl
 8008b28:	2205      	movs	r2, #5
 8008b2a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008b2e:	4854      	ldr	r0, [pc, #336]	; (8008c80 <_vfiprintf_r+0x220>)
 8008b30:	f7f7 fb4e 	bl	80001d0 <memchr>
 8008b34:	9a04      	ldr	r2, [sp, #16]
 8008b36:	b9d8      	cbnz	r0, 8008b70 <_vfiprintf_r+0x110>
 8008b38:	06d1      	lsls	r1, r2, #27
 8008b3a:	bf44      	itt	mi
 8008b3c:	2320      	movmi	r3, #32
 8008b3e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008b42:	0713      	lsls	r3, r2, #28
 8008b44:	bf44      	itt	mi
 8008b46:	232b      	movmi	r3, #43	; 0x2b
 8008b48:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008b4c:	f89a 3000 	ldrb.w	r3, [sl]
 8008b50:	2b2a      	cmp	r3, #42	; 0x2a
 8008b52:	d015      	beq.n	8008b80 <_vfiprintf_r+0x120>
 8008b54:	9a07      	ldr	r2, [sp, #28]
 8008b56:	4654      	mov	r4, sl
 8008b58:	2000      	movs	r0, #0
 8008b5a:	f04f 0c0a 	mov.w	ip, #10
 8008b5e:	4621      	mov	r1, r4
 8008b60:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008b64:	3b30      	subs	r3, #48	; 0x30
 8008b66:	2b09      	cmp	r3, #9
 8008b68:	d94d      	bls.n	8008c06 <_vfiprintf_r+0x1a6>
 8008b6a:	b1b0      	cbz	r0, 8008b9a <_vfiprintf_r+0x13a>
 8008b6c:	9207      	str	r2, [sp, #28]
 8008b6e:	e014      	b.n	8008b9a <_vfiprintf_r+0x13a>
 8008b70:	eba0 0308 	sub.w	r3, r0, r8
 8008b74:	fa09 f303 	lsl.w	r3, r9, r3
 8008b78:	4313      	orrs	r3, r2
 8008b7a:	9304      	str	r3, [sp, #16]
 8008b7c:	46a2      	mov	sl, r4
 8008b7e:	e7d2      	b.n	8008b26 <_vfiprintf_r+0xc6>
 8008b80:	9b03      	ldr	r3, [sp, #12]
 8008b82:	1d19      	adds	r1, r3, #4
 8008b84:	681b      	ldr	r3, [r3, #0]
 8008b86:	9103      	str	r1, [sp, #12]
 8008b88:	2b00      	cmp	r3, #0
 8008b8a:	bfbb      	ittet	lt
 8008b8c:	425b      	neglt	r3, r3
 8008b8e:	f042 0202 	orrlt.w	r2, r2, #2
 8008b92:	9307      	strge	r3, [sp, #28]
 8008b94:	9307      	strlt	r3, [sp, #28]
 8008b96:	bfb8      	it	lt
 8008b98:	9204      	strlt	r2, [sp, #16]
 8008b9a:	7823      	ldrb	r3, [r4, #0]
 8008b9c:	2b2e      	cmp	r3, #46	; 0x2e
 8008b9e:	d10c      	bne.n	8008bba <_vfiprintf_r+0x15a>
 8008ba0:	7863      	ldrb	r3, [r4, #1]
 8008ba2:	2b2a      	cmp	r3, #42	; 0x2a
 8008ba4:	d134      	bne.n	8008c10 <_vfiprintf_r+0x1b0>
 8008ba6:	9b03      	ldr	r3, [sp, #12]
 8008ba8:	1d1a      	adds	r2, r3, #4
 8008baa:	681b      	ldr	r3, [r3, #0]
 8008bac:	9203      	str	r2, [sp, #12]
 8008bae:	2b00      	cmp	r3, #0
 8008bb0:	bfb8      	it	lt
 8008bb2:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8008bb6:	3402      	adds	r4, #2
 8008bb8:	9305      	str	r3, [sp, #20]
 8008bba:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8008c90 <_vfiprintf_r+0x230>
 8008bbe:	7821      	ldrb	r1, [r4, #0]
 8008bc0:	2203      	movs	r2, #3
 8008bc2:	4650      	mov	r0, sl
 8008bc4:	f7f7 fb04 	bl	80001d0 <memchr>
 8008bc8:	b138      	cbz	r0, 8008bda <_vfiprintf_r+0x17a>
 8008bca:	9b04      	ldr	r3, [sp, #16]
 8008bcc:	eba0 000a 	sub.w	r0, r0, sl
 8008bd0:	2240      	movs	r2, #64	; 0x40
 8008bd2:	4082      	lsls	r2, r0
 8008bd4:	4313      	orrs	r3, r2
 8008bd6:	3401      	adds	r4, #1
 8008bd8:	9304      	str	r3, [sp, #16]
 8008bda:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008bde:	4829      	ldr	r0, [pc, #164]	; (8008c84 <_vfiprintf_r+0x224>)
 8008be0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008be4:	2206      	movs	r2, #6
 8008be6:	f7f7 faf3 	bl	80001d0 <memchr>
 8008bea:	2800      	cmp	r0, #0
 8008bec:	d03f      	beq.n	8008c6e <_vfiprintf_r+0x20e>
 8008bee:	4b26      	ldr	r3, [pc, #152]	; (8008c88 <_vfiprintf_r+0x228>)
 8008bf0:	bb1b      	cbnz	r3, 8008c3a <_vfiprintf_r+0x1da>
 8008bf2:	9b03      	ldr	r3, [sp, #12]
 8008bf4:	3307      	adds	r3, #7
 8008bf6:	f023 0307 	bic.w	r3, r3, #7
 8008bfa:	3308      	adds	r3, #8
 8008bfc:	9303      	str	r3, [sp, #12]
 8008bfe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008c00:	443b      	add	r3, r7
 8008c02:	9309      	str	r3, [sp, #36]	; 0x24
 8008c04:	e768      	b.n	8008ad8 <_vfiprintf_r+0x78>
 8008c06:	fb0c 3202 	mla	r2, ip, r2, r3
 8008c0a:	460c      	mov	r4, r1
 8008c0c:	2001      	movs	r0, #1
 8008c0e:	e7a6      	b.n	8008b5e <_vfiprintf_r+0xfe>
 8008c10:	2300      	movs	r3, #0
 8008c12:	3401      	adds	r4, #1
 8008c14:	9305      	str	r3, [sp, #20]
 8008c16:	4619      	mov	r1, r3
 8008c18:	f04f 0c0a 	mov.w	ip, #10
 8008c1c:	4620      	mov	r0, r4
 8008c1e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008c22:	3a30      	subs	r2, #48	; 0x30
 8008c24:	2a09      	cmp	r2, #9
 8008c26:	d903      	bls.n	8008c30 <_vfiprintf_r+0x1d0>
 8008c28:	2b00      	cmp	r3, #0
 8008c2a:	d0c6      	beq.n	8008bba <_vfiprintf_r+0x15a>
 8008c2c:	9105      	str	r1, [sp, #20]
 8008c2e:	e7c4      	b.n	8008bba <_vfiprintf_r+0x15a>
 8008c30:	fb0c 2101 	mla	r1, ip, r1, r2
 8008c34:	4604      	mov	r4, r0
 8008c36:	2301      	movs	r3, #1
 8008c38:	e7f0      	b.n	8008c1c <_vfiprintf_r+0x1bc>
 8008c3a:	ab03      	add	r3, sp, #12
 8008c3c:	9300      	str	r3, [sp, #0]
 8008c3e:	462a      	mov	r2, r5
 8008c40:	4b12      	ldr	r3, [pc, #72]	; (8008c8c <_vfiprintf_r+0x22c>)
 8008c42:	a904      	add	r1, sp, #16
 8008c44:	4630      	mov	r0, r6
 8008c46:	f7fe fa07 	bl	8007058 <_printf_float>
 8008c4a:	4607      	mov	r7, r0
 8008c4c:	1c78      	adds	r0, r7, #1
 8008c4e:	d1d6      	bne.n	8008bfe <_vfiprintf_r+0x19e>
 8008c50:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008c52:	07d9      	lsls	r1, r3, #31
 8008c54:	d405      	bmi.n	8008c62 <_vfiprintf_r+0x202>
 8008c56:	89ab      	ldrh	r3, [r5, #12]
 8008c58:	059a      	lsls	r2, r3, #22
 8008c5a:	d402      	bmi.n	8008c62 <_vfiprintf_r+0x202>
 8008c5c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008c5e:	f7fe feed 	bl	8007a3c <__retarget_lock_release_recursive>
 8008c62:	89ab      	ldrh	r3, [r5, #12]
 8008c64:	065b      	lsls	r3, r3, #25
 8008c66:	f53f af1d 	bmi.w	8008aa4 <_vfiprintf_r+0x44>
 8008c6a:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008c6c:	e71c      	b.n	8008aa8 <_vfiprintf_r+0x48>
 8008c6e:	ab03      	add	r3, sp, #12
 8008c70:	9300      	str	r3, [sp, #0]
 8008c72:	462a      	mov	r2, r5
 8008c74:	4b05      	ldr	r3, [pc, #20]	; (8008c8c <_vfiprintf_r+0x22c>)
 8008c76:	a904      	add	r1, sp, #16
 8008c78:	4630      	mov	r0, r6
 8008c7a:	f7fe fc91 	bl	80075a0 <_printf_i>
 8008c7e:	e7e4      	b.n	8008c4a <_vfiprintf_r+0x1ea>
 8008c80:	08009e11 	.word	0x08009e11
 8008c84:	08009e1b 	.word	0x08009e1b
 8008c88:	08007059 	.word	0x08007059
 8008c8c:	08008a3b 	.word	0x08008a3b
 8008c90:	08009e17 	.word	0x08009e17

08008c94 <malloc>:
 8008c94:	4b02      	ldr	r3, [pc, #8]	; (8008ca0 <malloc+0xc>)
 8008c96:	4601      	mov	r1, r0
 8008c98:	6818      	ldr	r0, [r3, #0]
 8008c9a:	f000 b823 	b.w	8008ce4 <_malloc_r>
 8008c9e:	bf00      	nop
 8008ca0:	2000006c 	.word	0x2000006c

08008ca4 <sbrk_aligned>:
 8008ca4:	b570      	push	{r4, r5, r6, lr}
 8008ca6:	4e0e      	ldr	r6, [pc, #56]	; (8008ce0 <sbrk_aligned+0x3c>)
 8008ca8:	460c      	mov	r4, r1
 8008caa:	6831      	ldr	r1, [r6, #0]
 8008cac:	4605      	mov	r5, r0
 8008cae:	b911      	cbnz	r1, 8008cb6 <sbrk_aligned+0x12>
 8008cb0:	f000 feec 	bl	8009a8c <_sbrk_r>
 8008cb4:	6030      	str	r0, [r6, #0]
 8008cb6:	4621      	mov	r1, r4
 8008cb8:	4628      	mov	r0, r5
 8008cba:	f000 fee7 	bl	8009a8c <_sbrk_r>
 8008cbe:	1c43      	adds	r3, r0, #1
 8008cc0:	d00a      	beq.n	8008cd8 <sbrk_aligned+0x34>
 8008cc2:	1cc4      	adds	r4, r0, #3
 8008cc4:	f024 0403 	bic.w	r4, r4, #3
 8008cc8:	42a0      	cmp	r0, r4
 8008cca:	d007      	beq.n	8008cdc <sbrk_aligned+0x38>
 8008ccc:	1a21      	subs	r1, r4, r0
 8008cce:	4628      	mov	r0, r5
 8008cd0:	f000 fedc 	bl	8009a8c <_sbrk_r>
 8008cd4:	3001      	adds	r0, #1
 8008cd6:	d101      	bne.n	8008cdc <sbrk_aligned+0x38>
 8008cd8:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8008cdc:	4620      	mov	r0, r4
 8008cde:	bd70      	pop	{r4, r5, r6, pc}
 8008ce0:	20004d9c 	.word	0x20004d9c

08008ce4 <_malloc_r>:
 8008ce4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008ce8:	1ccd      	adds	r5, r1, #3
 8008cea:	f025 0503 	bic.w	r5, r5, #3
 8008cee:	3508      	adds	r5, #8
 8008cf0:	2d0c      	cmp	r5, #12
 8008cf2:	bf38      	it	cc
 8008cf4:	250c      	movcc	r5, #12
 8008cf6:	2d00      	cmp	r5, #0
 8008cf8:	4607      	mov	r7, r0
 8008cfa:	db01      	blt.n	8008d00 <_malloc_r+0x1c>
 8008cfc:	42a9      	cmp	r1, r5
 8008cfe:	d905      	bls.n	8008d0c <_malloc_r+0x28>
 8008d00:	230c      	movs	r3, #12
 8008d02:	603b      	str	r3, [r7, #0]
 8008d04:	2600      	movs	r6, #0
 8008d06:	4630      	mov	r0, r6
 8008d08:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008d0c:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8008de0 <_malloc_r+0xfc>
 8008d10:	f000 f916 	bl	8008f40 <__malloc_lock>
 8008d14:	f8d8 3000 	ldr.w	r3, [r8]
 8008d18:	461c      	mov	r4, r3
 8008d1a:	bb5c      	cbnz	r4, 8008d74 <_malloc_r+0x90>
 8008d1c:	4629      	mov	r1, r5
 8008d1e:	4638      	mov	r0, r7
 8008d20:	f7ff ffc0 	bl	8008ca4 <sbrk_aligned>
 8008d24:	1c43      	adds	r3, r0, #1
 8008d26:	4604      	mov	r4, r0
 8008d28:	d155      	bne.n	8008dd6 <_malloc_r+0xf2>
 8008d2a:	f8d8 4000 	ldr.w	r4, [r8]
 8008d2e:	4626      	mov	r6, r4
 8008d30:	2e00      	cmp	r6, #0
 8008d32:	d145      	bne.n	8008dc0 <_malloc_r+0xdc>
 8008d34:	2c00      	cmp	r4, #0
 8008d36:	d048      	beq.n	8008dca <_malloc_r+0xe6>
 8008d38:	6823      	ldr	r3, [r4, #0]
 8008d3a:	4631      	mov	r1, r6
 8008d3c:	4638      	mov	r0, r7
 8008d3e:	eb04 0903 	add.w	r9, r4, r3
 8008d42:	f000 fea3 	bl	8009a8c <_sbrk_r>
 8008d46:	4581      	cmp	r9, r0
 8008d48:	d13f      	bne.n	8008dca <_malloc_r+0xe6>
 8008d4a:	6821      	ldr	r1, [r4, #0]
 8008d4c:	1a6d      	subs	r5, r5, r1
 8008d4e:	4629      	mov	r1, r5
 8008d50:	4638      	mov	r0, r7
 8008d52:	f7ff ffa7 	bl	8008ca4 <sbrk_aligned>
 8008d56:	3001      	adds	r0, #1
 8008d58:	d037      	beq.n	8008dca <_malloc_r+0xe6>
 8008d5a:	6823      	ldr	r3, [r4, #0]
 8008d5c:	442b      	add	r3, r5
 8008d5e:	6023      	str	r3, [r4, #0]
 8008d60:	f8d8 3000 	ldr.w	r3, [r8]
 8008d64:	2b00      	cmp	r3, #0
 8008d66:	d038      	beq.n	8008dda <_malloc_r+0xf6>
 8008d68:	685a      	ldr	r2, [r3, #4]
 8008d6a:	42a2      	cmp	r2, r4
 8008d6c:	d12b      	bne.n	8008dc6 <_malloc_r+0xe2>
 8008d6e:	2200      	movs	r2, #0
 8008d70:	605a      	str	r2, [r3, #4]
 8008d72:	e00f      	b.n	8008d94 <_malloc_r+0xb0>
 8008d74:	6822      	ldr	r2, [r4, #0]
 8008d76:	1b52      	subs	r2, r2, r5
 8008d78:	d41f      	bmi.n	8008dba <_malloc_r+0xd6>
 8008d7a:	2a0b      	cmp	r2, #11
 8008d7c:	d917      	bls.n	8008dae <_malloc_r+0xca>
 8008d7e:	1961      	adds	r1, r4, r5
 8008d80:	42a3      	cmp	r3, r4
 8008d82:	6025      	str	r5, [r4, #0]
 8008d84:	bf18      	it	ne
 8008d86:	6059      	strne	r1, [r3, #4]
 8008d88:	6863      	ldr	r3, [r4, #4]
 8008d8a:	bf08      	it	eq
 8008d8c:	f8c8 1000 	streq.w	r1, [r8]
 8008d90:	5162      	str	r2, [r4, r5]
 8008d92:	604b      	str	r3, [r1, #4]
 8008d94:	4638      	mov	r0, r7
 8008d96:	f104 060b 	add.w	r6, r4, #11
 8008d9a:	f000 f8d7 	bl	8008f4c <__malloc_unlock>
 8008d9e:	f026 0607 	bic.w	r6, r6, #7
 8008da2:	1d23      	adds	r3, r4, #4
 8008da4:	1af2      	subs	r2, r6, r3
 8008da6:	d0ae      	beq.n	8008d06 <_malloc_r+0x22>
 8008da8:	1b9b      	subs	r3, r3, r6
 8008daa:	50a3      	str	r3, [r4, r2]
 8008dac:	e7ab      	b.n	8008d06 <_malloc_r+0x22>
 8008dae:	42a3      	cmp	r3, r4
 8008db0:	6862      	ldr	r2, [r4, #4]
 8008db2:	d1dd      	bne.n	8008d70 <_malloc_r+0x8c>
 8008db4:	f8c8 2000 	str.w	r2, [r8]
 8008db8:	e7ec      	b.n	8008d94 <_malloc_r+0xb0>
 8008dba:	4623      	mov	r3, r4
 8008dbc:	6864      	ldr	r4, [r4, #4]
 8008dbe:	e7ac      	b.n	8008d1a <_malloc_r+0x36>
 8008dc0:	4634      	mov	r4, r6
 8008dc2:	6876      	ldr	r6, [r6, #4]
 8008dc4:	e7b4      	b.n	8008d30 <_malloc_r+0x4c>
 8008dc6:	4613      	mov	r3, r2
 8008dc8:	e7cc      	b.n	8008d64 <_malloc_r+0x80>
 8008dca:	230c      	movs	r3, #12
 8008dcc:	603b      	str	r3, [r7, #0]
 8008dce:	4638      	mov	r0, r7
 8008dd0:	f000 f8bc 	bl	8008f4c <__malloc_unlock>
 8008dd4:	e797      	b.n	8008d06 <_malloc_r+0x22>
 8008dd6:	6025      	str	r5, [r4, #0]
 8008dd8:	e7dc      	b.n	8008d94 <_malloc_r+0xb0>
 8008dda:	605b      	str	r3, [r3, #4]
 8008ddc:	deff      	udf	#255	; 0xff
 8008dde:	bf00      	nop
 8008de0:	20004d98 	.word	0x20004d98

08008de4 <__sflush_r>:
 8008de4:	898a      	ldrh	r2, [r1, #12]
 8008de6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008dea:	4605      	mov	r5, r0
 8008dec:	0710      	lsls	r0, r2, #28
 8008dee:	460c      	mov	r4, r1
 8008df0:	d458      	bmi.n	8008ea4 <__sflush_r+0xc0>
 8008df2:	684b      	ldr	r3, [r1, #4]
 8008df4:	2b00      	cmp	r3, #0
 8008df6:	dc05      	bgt.n	8008e04 <__sflush_r+0x20>
 8008df8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8008dfa:	2b00      	cmp	r3, #0
 8008dfc:	dc02      	bgt.n	8008e04 <__sflush_r+0x20>
 8008dfe:	2000      	movs	r0, #0
 8008e00:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008e04:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008e06:	2e00      	cmp	r6, #0
 8008e08:	d0f9      	beq.n	8008dfe <__sflush_r+0x1a>
 8008e0a:	2300      	movs	r3, #0
 8008e0c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008e10:	682f      	ldr	r7, [r5, #0]
 8008e12:	6a21      	ldr	r1, [r4, #32]
 8008e14:	602b      	str	r3, [r5, #0]
 8008e16:	d032      	beq.n	8008e7e <__sflush_r+0x9a>
 8008e18:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8008e1a:	89a3      	ldrh	r3, [r4, #12]
 8008e1c:	075a      	lsls	r2, r3, #29
 8008e1e:	d505      	bpl.n	8008e2c <__sflush_r+0x48>
 8008e20:	6863      	ldr	r3, [r4, #4]
 8008e22:	1ac0      	subs	r0, r0, r3
 8008e24:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008e26:	b10b      	cbz	r3, 8008e2c <__sflush_r+0x48>
 8008e28:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008e2a:	1ac0      	subs	r0, r0, r3
 8008e2c:	2300      	movs	r3, #0
 8008e2e:	4602      	mov	r2, r0
 8008e30:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008e32:	6a21      	ldr	r1, [r4, #32]
 8008e34:	4628      	mov	r0, r5
 8008e36:	47b0      	blx	r6
 8008e38:	1c43      	adds	r3, r0, #1
 8008e3a:	89a3      	ldrh	r3, [r4, #12]
 8008e3c:	d106      	bne.n	8008e4c <__sflush_r+0x68>
 8008e3e:	6829      	ldr	r1, [r5, #0]
 8008e40:	291d      	cmp	r1, #29
 8008e42:	d82b      	bhi.n	8008e9c <__sflush_r+0xb8>
 8008e44:	4a29      	ldr	r2, [pc, #164]	; (8008eec <__sflush_r+0x108>)
 8008e46:	410a      	asrs	r2, r1
 8008e48:	07d6      	lsls	r6, r2, #31
 8008e4a:	d427      	bmi.n	8008e9c <__sflush_r+0xb8>
 8008e4c:	2200      	movs	r2, #0
 8008e4e:	6062      	str	r2, [r4, #4]
 8008e50:	04d9      	lsls	r1, r3, #19
 8008e52:	6922      	ldr	r2, [r4, #16]
 8008e54:	6022      	str	r2, [r4, #0]
 8008e56:	d504      	bpl.n	8008e62 <__sflush_r+0x7e>
 8008e58:	1c42      	adds	r2, r0, #1
 8008e5a:	d101      	bne.n	8008e60 <__sflush_r+0x7c>
 8008e5c:	682b      	ldr	r3, [r5, #0]
 8008e5e:	b903      	cbnz	r3, 8008e62 <__sflush_r+0x7e>
 8008e60:	6560      	str	r0, [r4, #84]	; 0x54
 8008e62:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008e64:	602f      	str	r7, [r5, #0]
 8008e66:	2900      	cmp	r1, #0
 8008e68:	d0c9      	beq.n	8008dfe <__sflush_r+0x1a>
 8008e6a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008e6e:	4299      	cmp	r1, r3
 8008e70:	d002      	beq.n	8008e78 <__sflush_r+0x94>
 8008e72:	4628      	mov	r0, r5
 8008e74:	f000 fe42 	bl	8009afc <_free_r>
 8008e78:	2000      	movs	r0, #0
 8008e7a:	6360      	str	r0, [r4, #52]	; 0x34
 8008e7c:	e7c0      	b.n	8008e00 <__sflush_r+0x1c>
 8008e7e:	2301      	movs	r3, #1
 8008e80:	4628      	mov	r0, r5
 8008e82:	47b0      	blx	r6
 8008e84:	1c41      	adds	r1, r0, #1
 8008e86:	d1c8      	bne.n	8008e1a <__sflush_r+0x36>
 8008e88:	682b      	ldr	r3, [r5, #0]
 8008e8a:	2b00      	cmp	r3, #0
 8008e8c:	d0c5      	beq.n	8008e1a <__sflush_r+0x36>
 8008e8e:	2b1d      	cmp	r3, #29
 8008e90:	d001      	beq.n	8008e96 <__sflush_r+0xb2>
 8008e92:	2b16      	cmp	r3, #22
 8008e94:	d101      	bne.n	8008e9a <__sflush_r+0xb6>
 8008e96:	602f      	str	r7, [r5, #0]
 8008e98:	e7b1      	b.n	8008dfe <__sflush_r+0x1a>
 8008e9a:	89a3      	ldrh	r3, [r4, #12]
 8008e9c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008ea0:	81a3      	strh	r3, [r4, #12]
 8008ea2:	e7ad      	b.n	8008e00 <__sflush_r+0x1c>
 8008ea4:	690f      	ldr	r7, [r1, #16]
 8008ea6:	2f00      	cmp	r7, #0
 8008ea8:	d0a9      	beq.n	8008dfe <__sflush_r+0x1a>
 8008eaa:	0793      	lsls	r3, r2, #30
 8008eac:	680e      	ldr	r6, [r1, #0]
 8008eae:	bf08      	it	eq
 8008eb0:	694b      	ldreq	r3, [r1, #20]
 8008eb2:	600f      	str	r7, [r1, #0]
 8008eb4:	bf18      	it	ne
 8008eb6:	2300      	movne	r3, #0
 8008eb8:	eba6 0807 	sub.w	r8, r6, r7
 8008ebc:	608b      	str	r3, [r1, #8]
 8008ebe:	f1b8 0f00 	cmp.w	r8, #0
 8008ec2:	dd9c      	ble.n	8008dfe <__sflush_r+0x1a>
 8008ec4:	6a21      	ldr	r1, [r4, #32]
 8008ec6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008ec8:	4643      	mov	r3, r8
 8008eca:	463a      	mov	r2, r7
 8008ecc:	4628      	mov	r0, r5
 8008ece:	47b0      	blx	r6
 8008ed0:	2800      	cmp	r0, #0
 8008ed2:	dc06      	bgt.n	8008ee2 <__sflush_r+0xfe>
 8008ed4:	89a3      	ldrh	r3, [r4, #12]
 8008ed6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008eda:	81a3      	strh	r3, [r4, #12]
 8008edc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008ee0:	e78e      	b.n	8008e00 <__sflush_r+0x1c>
 8008ee2:	4407      	add	r7, r0
 8008ee4:	eba8 0800 	sub.w	r8, r8, r0
 8008ee8:	e7e9      	b.n	8008ebe <__sflush_r+0xda>
 8008eea:	bf00      	nop
 8008eec:	dfbffffe 	.word	0xdfbffffe

08008ef0 <_fflush_r>:
 8008ef0:	b538      	push	{r3, r4, r5, lr}
 8008ef2:	690b      	ldr	r3, [r1, #16]
 8008ef4:	4605      	mov	r5, r0
 8008ef6:	460c      	mov	r4, r1
 8008ef8:	b913      	cbnz	r3, 8008f00 <_fflush_r+0x10>
 8008efa:	2500      	movs	r5, #0
 8008efc:	4628      	mov	r0, r5
 8008efe:	bd38      	pop	{r3, r4, r5, pc}
 8008f00:	b118      	cbz	r0, 8008f0a <_fflush_r+0x1a>
 8008f02:	6a03      	ldr	r3, [r0, #32]
 8008f04:	b90b      	cbnz	r3, 8008f0a <_fflush_r+0x1a>
 8008f06:	f7fe fd19 	bl	800793c <__sinit>
 8008f0a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008f0e:	2b00      	cmp	r3, #0
 8008f10:	d0f3      	beq.n	8008efa <_fflush_r+0xa>
 8008f12:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008f14:	07d0      	lsls	r0, r2, #31
 8008f16:	d404      	bmi.n	8008f22 <_fflush_r+0x32>
 8008f18:	0599      	lsls	r1, r3, #22
 8008f1a:	d402      	bmi.n	8008f22 <_fflush_r+0x32>
 8008f1c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008f1e:	f7fe fd8c 	bl	8007a3a <__retarget_lock_acquire_recursive>
 8008f22:	4628      	mov	r0, r5
 8008f24:	4621      	mov	r1, r4
 8008f26:	f7ff ff5d 	bl	8008de4 <__sflush_r>
 8008f2a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008f2c:	07da      	lsls	r2, r3, #31
 8008f2e:	4605      	mov	r5, r0
 8008f30:	d4e4      	bmi.n	8008efc <_fflush_r+0xc>
 8008f32:	89a3      	ldrh	r3, [r4, #12]
 8008f34:	059b      	lsls	r3, r3, #22
 8008f36:	d4e1      	bmi.n	8008efc <_fflush_r+0xc>
 8008f38:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008f3a:	f7fe fd7f 	bl	8007a3c <__retarget_lock_release_recursive>
 8008f3e:	e7dd      	b.n	8008efc <_fflush_r+0xc>

08008f40 <__malloc_lock>:
 8008f40:	4801      	ldr	r0, [pc, #4]	; (8008f48 <__malloc_lock+0x8>)
 8008f42:	f7fe bd7a 	b.w	8007a3a <__retarget_lock_acquire_recursive>
 8008f46:	bf00      	nop
 8008f48:	20004d94 	.word	0x20004d94

08008f4c <__malloc_unlock>:
 8008f4c:	4801      	ldr	r0, [pc, #4]	; (8008f54 <__malloc_unlock+0x8>)
 8008f4e:	f7fe bd75 	b.w	8007a3c <__retarget_lock_release_recursive>
 8008f52:	bf00      	nop
 8008f54:	20004d94 	.word	0x20004d94

08008f58 <_Balloc>:
 8008f58:	b570      	push	{r4, r5, r6, lr}
 8008f5a:	69c6      	ldr	r6, [r0, #28]
 8008f5c:	4604      	mov	r4, r0
 8008f5e:	460d      	mov	r5, r1
 8008f60:	b976      	cbnz	r6, 8008f80 <_Balloc+0x28>
 8008f62:	2010      	movs	r0, #16
 8008f64:	f7ff fe96 	bl	8008c94 <malloc>
 8008f68:	4602      	mov	r2, r0
 8008f6a:	61e0      	str	r0, [r4, #28]
 8008f6c:	b920      	cbnz	r0, 8008f78 <_Balloc+0x20>
 8008f6e:	4b18      	ldr	r3, [pc, #96]	; (8008fd0 <_Balloc+0x78>)
 8008f70:	4818      	ldr	r0, [pc, #96]	; (8008fd4 <_Balloc+0x7c>)
 8008f72:	216b      	movs	r1, #107	; 0x6b
 8008f74:	f7fd ffb2 	bl	8006edc <__assert_func>
 8008f78:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008f7c:	6006      	str	r6, [r0, #0]
 8008f7e:	60c6      	str	r6, [r0, #12]
 8008f80:	69e6      	ldr	r6, [r4, #28]
 8008f82:	68f3      	ldr	r3, [r6, #12]
 8008f84:	b183      	cbz	r3, 8008fa8 <_Balloc+0x50>
 8008f86:	69e3      	ldr	r3, [r4, #28]
 8008f88:	68db      	ldr	r3, [r3, #12]
 8008f8a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8008f8e:	b9b8      	cbnz	r0, 8008fc0 <_Balloc+0x68>
 8008f90:	2101      	movs	r1, #1
 8008f92:	fa01 f605 	lsl.w	r6, r1, r5
 8008f96:	1d72      	adds	r2, r6, #5
 8008f98:	0092      	lsls	r2, r2, #2
 8008f9a:	4620      	mov	r0, r4
 8008f9c:	f000 fd98 	bl	8009ad0 <_calloc_r>
 8008fa0:	b160      	cbz	r0, 8008fbc <_Balloc+0x64>
 8008fa2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008fa6:	e00e      	b.n	8008fc6 <_Balloc+0x6e>
 8008fa8:	2221      	movs	r2, #33	; 0x21
 8008faa:	2104      	movs	r1, #4
 8008fac:	4620      	mov	r0, r4
 8008fae:	f000 fd8f 	bl	8009ad0 <_calloc_r>
 8008fb2:	69e3      	ldr	r3, [r4, #28]
 8008fb4:	60f0      	str	r0, [r6, #12]
 8008fb6:	68db      	ldr	r3, [r3, #12]
 8008fb8:	2b00      	cmp	r3, #0
 8008fba:	d1e4      	bne.n	8008f86 <_Balloc+0x2e>
 8008fbc:	2000      	movs	r0, #0
 8008fbe:	bd70      	pop	{r4, r5, r6, pc}
 8008fc0:	6802      	ldr	r2, [r0, #0]
 8008fc2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008fc6:	2300      	movs	r3, #0
 8008fc8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008fcc:	e7f7      	b.n	8008fbe <_Balloc+0x66>
 8008fce:	bf00      	nop
 8008fd0:	08009d91 	.word	0x08009d91
 8008fd4:	08009e22 	.word	0x08009e22

08008fd8 <_Bfree>:
 8008fd8:	b570      	push	{r4, r5, r6, lr}
 8008fda:	69c6      	ldr	r6, [r0, #28]
 8008fdc:	4605      	mov	r5, r0
 8008fde:	460c      	mov	r4, r1
 8008fe0:	b976      	cbnz	r6, 8009000 <_Bfree+0x28>
 8008fe2:	2010      	movs	r0, #16
 8008fe4:	f7ff fe56 	bl	8008c94 <malloc>
 8008fe8:	4602      	mov	r2, r0
 8008fea:	61e8      	str	r0, [r5, #28]
 8008fec:	b920      	cbnz	r0, 8008ff8 <_Bfree+0x20>
 8008fee:	4b09      	ldr	r3, [pc, #36]	; (8009014 <_Bfree+0x3c>)
 8008ff0:	4809      	ldr	r0, [pc, #36]	; (8009018 <_Bfree+0x40>)
 8008ff2:	218f      	movs	r1, #143	; 0x8f
 8008ff4:	f7fd ff72 	bl	8006edc <__assert_func>
 8008ff8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008ffc:	6006      	str	r6, [r0, #0]
 8008ffe:	60c6      	str	r6, [r0, #12]
 8009000:	b13c      	cbz	r4, 8009012 <_Bfree+0x3a>
 8009002:	69eb      	ldr	r3, [r5, #28]
 8009004:	6862      	ldr	r2, [r4, #4]
 8009006:	68db      	ldr	r3, [r3, #12]
 8009008:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800900c:	6021      	str	r1, [r4, #0]
 800900e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8009012:	bd70      	pop	{r4, r5, r6, pc}
 8009014:	08009d91 	.word	0x08009d91
 8009018:	08009e22 	.word	0x08009e22

0800901c <__multadd>:
 800901c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009020:	690d      	ldr	r5, [r1, #16]
 8009022:	4607      	mov	r7, r0
 8009024:	460c      	mov	r4, r1
 8009026:	461e      	mov	r6, r3
 8009028:	f101 0c14 	add.w	ip, r1, #20
 800902c:	2000      	movs	r0, #0
 800902e:	f8dc 3000 	ldr.w	r3, [ip]
 8009032:	b299      	uxth	r1, r3
 8009034:	fb02 6101 	mla	r1, r2, r1, r6
 8009038:	0c1e      	lsrs	r6, r3, #16
 800903a:	0c0b      	lsrs	r3, r1, #16
 800903c:	fb02 3306 	mla	r3, r2, r6, r3
 8009040:	b289      	uxth	r1, r1
 8009042:	3001      	adds	r0, #1
 8009044:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8009048:	4285      	cmp	r5, r0
 800904a:	f84c 1b04 	str.w	r1, [ip], #4
 800904e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8009052:	dcec      	bgt.n	800902e <__multadd+0x12>
 8009054:	b30e      	cbz	r6, 800909a <__multadd+0x7e>
 8009056:	68a3      	ldr	r3, [r4, #8]
 8009058:	42ab      	cmp	r3, r5
 800905a:	dc19      	bgt.n	8009090 <__multadd+0x74>
 800905c:	6861      	ldr	r1, [r4, #4]
 800905e:	4638      	mov	r0, r7
 8009060:	3101      	adds	r1, #1
 8009062:	f7ff ff79 	bl	8008f58 <_Balloc>
 8009066:	4680      	mov	r8, r0
 8009068:	b928      	cbnz	r0, 8009076 <__multadd+0x5a>
 800906a:	4602      	mov	r2, r0
 800906c:	4b0c      	ldr	r3, [pc, #48]	; (80090a0 <__multadd+0x84>)
 800906e:	480d      	ldr	r0, [pc, #52]	; (80090a4 <__multadd+0x88>)
 8009070:	21ba      	movs	r1, #186	; 0xba
 8009072:	f7fd ff33 	bl	8006edc <__assert_func>
 8009076:	6922      	ldr	r2, [r4, #16]
 8009078:	3202      	adds	r2, #2
 800907a:	f104 010c 	add.w	r1, r4, #12
 800907e:	0092      	lsls	r2, r2, #2
 8009080:	300c      	adds	r0, #12
 8009082:	f7fe fcdc 	bl	8007a3e <memcpy>
 8009086:	4621      	mov	r1, r4
 8009088:	4638      	mov	r0, r7
 800908a:	f7ff ffa5 	bl	8008fd8 <_Bfree>
 800908e:	4644      	mov	r4, r8
 8009090:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8009094:	3501      	adds	r5, #1
 8009096:	615e      	str	r6, [r3, #20]
 8009098:	6125      	str	r5, [r4, #16]
 800909a:	4620      	mov	r0, r4
 800909c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80090a0:	08009e00 	.word	0x08009e00
 80090a4:	08009e22 	.word	0x08009e22

080090a8 <__hi0bits>:
 80090a8:	0c03      	lsrs	r3, r0, #16
 80090aa:	041b      	lsls	r3, r3, #16
 80090ac:	b9d3      	cbnz	r3, 80090e4 <__hi0bits+0x3c>
 80090ae:	0400      	lsls	r0, r0, #16
 80090b0:	2310      	movs	r3, #16
 80090b2:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 80090b6:	bf04      	itt	eq
 80090b8:	0200      	lsleq	r0, r0, #8
 80090ba:	3308      	addeq	r3, #8
 80090bc:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 80090c0:	bf04      	itt	eq
 80090c2:	0100      	lsleq	r0, r0, #4
 80090c4:	3304      	addeq	r3, #4
 80090c6:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 80090ca:	bf04      	itt	eq
 80090cc:	0080      	lsleq	r0, r0, #2
 80090ce:	3302      	addeq	r3, #2
 80090d0:	2800      	cmp	r0, #0
 80090d2:	db05      	blt.n	80090e0 <__hi0bits+0x38>
 80090d4:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 80090d8:	f103 0301 	add.w	r3, r3, #1
 80090dc:	bf08      	it	eq
 80090de:	2320      	moveq	r3, #32
 80090e0:	4618      	mov	r0, r3
 80090e2:	4770      	bx	lr
 80090e4:	2300      	movs	r3, #0
 80090e6:	e7e4      	b.n	80090b2 <__hi0bits+0xa>

080090e8 <__lo0bits>:
 80090e8:	6803      	ldr	r3, [r0, #0]
 80090ea:	f013 0207 	ands.w	r2, r3, #7
 80090ee:	d00c      	beq.n	800910a <__lo0bits+0x22>
 80090f0:	07d9      	lsls	r1, r3, #31
 80090f2:	d422      	bmi.n	800913a <__lo0bits+0x52>
 80090f4:	079a      	lsls	r2, r3, #30
 80090f6:	bf49      	itett	mi
 80090f8:	085b      	lsrmi	r3, r3, #1
 80090fa:	089b      	lsrpl	r3, r3, #2
 80090fc:	6003      	strmi	r3, [r0, #0]
 80090fe:	2201      	movmi	r2, #1
 8009100:	bf5c      	itt	pl
 8009102:	6003      	strpl	r3, [r0, #0]
 8009104:	2202      	movpl	r2, #2
 8009106:	4610      	mov	r0, r2
 8009108:	4770      	bx	lr
 800910a:	b299      	uxth	r1, r3
 800910c:	b909      	cbnz	r1, 8009112 <__lo0bits+0x2a>
 800910e:	0c1b      	lsrs	r3, r3, #16
 8009110:	2210      	movs	r2, #16
 8009112:	b2d9      	uxtb	r1, r3
 8009114:	b909      	cbnz	r1, 800911a <__lo0bits+0x32>
 8009116:	3208      	adds	r2, #8
 8009118:	0a1b      	lsrs	r3, r3, #8
 800911a:	0719      	lsls	r1, r3, #28
 800911c:	bf04      	itt	eq
 800911e:	091b      	lsreq	r3, r3, #4
 8009120:	3204      	addeq	r2, #4
 8009122:	0799      	lsls	r1, r3, #30
 8009124:	bf04      	itt	eq
 8009126:	089b      	lsreq	r3, r3, #2
 8009128:	3202      	addeq	r2, #2
 800912a:	07d9      	lsls	r1, r3, #31
 800912c:	d403      	bmi.n	8009136 <__lo0bits+0x4e>
 800912e:	085b      	lsrs	r3, r3, #1
 8009130:	f102 0201 	add.w	r2, r2, #1
 8009134:	d003      	beq.n	800913e <__lo0bits+0x56>
 8009136:	6003      	str	r3, [r0, #0]
 8009138:	e7e5      	b.n	8009106 <__lo0bits+0x1e>
 800913a:	2200      	movs	r2, #0
 800913c:	e7e3      	b.n	8009106 <__lo0bits+0x1e>
 800913e:	2220      	movs	r2, #32
 8009140:	e7e1      	b.n	8009106 <__lo0bits+0x1e>
	...

08009144 <__i2b>:
 8009144:	b510      	push	{r4, lr}
 8009146:	460c      	mov	r4, r1
 8009148:	2101      	movs	r1, #1
 800914a:	f7ff ff05 	bl	8008f58 <_Balloc>
 800914e:	4602      	mov	r2, r0
 8009150:	b928      	cbnz	r0, 800915e <__i2b+0x1a>
 8009152:	4b05      	ldr	r3, [pc, #20]	; (8009168 <__i2b+0x24>)
 8009154:	4805      	ldr	r0, [pc, #20]	; (800916c <__i2b+0x28>)
 8009156:	f240 1145 	movw	r1, #325	; 0x145
 800915a:	f7fd febf 	bl	8006edc <__assert_func>
 800915e:	2301      	movs	r3, #1
 8009160:	6144      	str	r4, [r0, #20]
 8009162:	6103      	str	r3, [r0, #16]
 8009164:	bd10      	pop	{r4, pc}
 8009166:	bf00      	nop
 8009168:	08009e00 	.word	0x08009e00
 800916c:	08009e22 	.word	0x08009e22

08009170 <__multiply>:
 8009170:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009174:	4691      	mov	r9, r2
 8009176:	690a      	ldr	r2, [r1, #16]
 8009178:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800917c:	429a      	cmp	r2, r3
 800917e:	bfb8      	it	lt
 8009180:	460b      	movlt	r3, r1
 8009182:	460c      	mov	r4, r1
 8009184:	bfbc      	itt	lt
 8009186:	464c      	movlt	r4, r9
 8009188:	4699      	movlt	r9, r3
 800918a:	6927      	ldr	r7, [r4, #16]
 800918c:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8009190:	68a3      	ldr	r3, [r4, #8]
 8009192:	6861      	ldr	r1, [r4, #4]
 8009194:	eb07 060a 	add.w	r6, r7, sl
 8009198:	42b3      	cmp	r3, r6
 800919a:	b085      	sub	sp, #20
 800919c:	bfb8      	it	lt
 800919e:	3101      	addlt	r1, #1
 80091a0:	f7ff feda 	bl	8008f58 <_Balloc>
 80091a4:	b930      	cbnz	r0, 80091b4 <__multiply+0x44>
 80091a6:	4602      	mov	r2, r0
 80091a8:	4b44      	ldr	r3, [pc, #272]	; (80092bc <__multiply+0x14c>)
 80091aa:	4845      	ldr	r0, [pc, #276]	; (80092c0 <__multiply+0x150>)
 80091ac:	f44f 71b1 	mov.w	r1, #354	; 0x162
 80091b0:	f7fd fe94 	bl	8006edc <__assert_func>
 80091b4:	f100 0514 	add.w	r5, r0, #20
 80091b8:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80091bc:	462b      	mov	r3, r5
 80091be:	2200      	movs	r2, #0
 80091c0:	4543      	cmp	r3, r8
 80091c2:	d321      	bcc.n	8009208 <__multiply+0x98>
 80091c4:	f104 0314 	add.w	r3, r4, #20
 80091c8:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 80091cc:	f109 0314 	add.w	r3, r9, #20
 80091d0:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 80091d4:	9202      	str	r2, [sp, #8]
 80091d6:	1b3a      	subs	r2, r7, r4
 80091d8:	3a15      	subs	r2, #21
 80091da:	f022 0203 	bic.w	r2, r2, #3
 80091de:	3204      	adds	r2, #4
 80091e0:	f104 0115 	add.w	r1, r4, #21
 80091e4:	428f      	cmp	r7, r1
 80091e6:	bf38      	it	cc
 80091e8:	2204      	movcc	r2, #4
 80091ea:	9201      	str	r2, [sp, #4]
 80091ec:	9a02      	ldr	r2, [sp, #8]
 80091ee:	9303      	str	r3, [sp, #12]
 80091f0:	429a      	cmp	r2, r3
 80091f2:	d80c      	bhi.n	800920e <__multiply+0x9e>
 80091f4:	2e00      	cmp	r6, #0
 80091f6:	dd03      	ble.n	8009200 <__multiply+0x90>
 80091f8:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80091fc:	2b00      	cmp	r3, #0
 80091fe:	d05b      	beq.n	80092b8 <__multiply+0x148>
 8009200:	6106      	str	r6, [r0, #16]
 8009202:	b005      	add	sp, #20
 8009204:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009208:	f843 2b04 	str.w	r2, [r3], #4
 800920c:	e7d8      	b.n	80091c0 <__multiply+0x50>
 800920e:	f8b3 a000 	ldrh.w	sl, [r3]
 8009212:	f1ba 0f00 	cmp.w	sl, #0
 8009216:	d024      	beq.n	8009262 <__multiply+0xf2>
 8009218:	f104 0e14 	add.w	lr, r4, #20
 800921c:	46a9      	mov	r9, r5
 800921e:	f04f 0c00 	mov.w	ip, #0
 8009222:	f85e 2b04 	ldr.w	r2, [lr], #4
 8009226:	f8d9 1000 	ldr.w	r1, [r9]
 800922a:	fa1f fb82 	uxth.w	fp, r2
 800922e:	b289      	uxth	r1, r1
 8009230:	fb0a 110b 	mla	r1, sl, fp, r1
 8009234:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8009238:	f8d9 2000 	ldr.w	r2, [r9]
 800923c:	4461      	add	r1, ip
 800923e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8009242:	fb0a c20b 	mla	r2, sl, fp, ip
 8009246:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800924a:	b289      	uxth	r1, r1
 800924c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8009250:	4577      	cmp	r7, lr
 8009252:	f849 1b04 	str.w	r1, [r9], #4
 8009256:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800925a:	d8e2      	bhi.n	8009222 <__multiply+0xb2>
 800925c:	9a01      	ldr	r2, [sp, #4]
 800925e:	f845 c002 	str.w	ip, [r5, r2]
 8009262:	9a03      	ldr	r2, [sp, #12]
 8009264:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8009268:	3304      	adds	r3, #4
 800926a:	f1b9 0f00 	cmp.w	r9, #0
 800926e:	d021      	beq.n	80092b4 <__multiply+0x144>
 8009270:	6829      	ldr	r1, [r5, #0]
 8009272:	f104 0c14 	add.w	ip, r4, #20
 8009276:	46ae      	mov	lr, r5
 8009278:	f04f 0a00 	mov.w	sl, #0
 800927c:	f8bc b000 	ldrh.w	fp, [ip]
 8009280:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8009284:	fb09 220b 	mla	r2, r9, fp, r2
 8009288:	4452      	add	r2, sl
 800928a:	b289      	uxth	r1, r1
 800928c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8009290:	f84e 1b04 	str.w	r1, [lr], #4
 8009294:	f85c 1b04 	ldr.w	r1, [ip], #4
 8009298:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800929c:	f8be 1000 	ldrh.w	r1, [lr]
 80092a0:	fb09 110a 	mla	r1, r9, sl, r1
 80092a4:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 80092a8:	4567      	cmp	r7, ip
 80092aa:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80092ae:	d8e5      	bhi.n	800927c <__multiply+0x10c>
 80092b0:	9a01      	ldr	r2, [sp, #4]
 80092b2:	50a9      	str	r1, [r5, r2]
 80092b4:	3504      	adds	r5, #4
 80092b6:	e799      	b.n	80091ec <__multiply+0x7c>
 80092b8:	3e01      	subs	r6, #1
 80092ba:	e79b      	b.n	80091f4 <__multiply+0x84>
 80092bc:	08009e00 	.word	0x08009e00
 80092c0:	08009e22 	.word	0x08009e22

080092c4 <__pow5mult>:
 80092c4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80092c8:	4615      	mov	r5, r2
 80092ca:	f012 0203 	ands.w	r2, r2, #3
 80092ce:	4606      	mov	r6, r0
 80092d0:	460f      	mov	r7, r1
 80092d2:	d007      	beq.n	80092e4 <__pow5mult+0x20>
 80092d4:	4c25      	ldr	r4, [pc, #148]	; (800936c <__pow5mult+0xa8>)
 80092d6:	3a01      	subs	r2, #1
 80092d8:	2300      	movs	r3, #0
 80092da:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80092de:	f7ff fe9d 	bl	800901c <__multadd>
 80092e2:	4607      	mov	r7, r0
 80092e4:	10ad      	asrs	r5, r5, #2
 80092e6:	d03d      	beq.n	8009364 <__pow5mult+0xa0>
 80092e8:	69f4      	ldr	r4, [r6, #28]
 80092ea:	b97c      	cbnz	r4, 800930c <__pow5mult+0x48>
 80092ec:	2010      	movs	r0, #16
 80092ee:	f7ff fcd1 	bl	8008c94 <malloc>
 80092f2:	4602      	mov	r2, r0
 80092f4:	61f0      	str	r0, [r6, #28]
 80092f6:	b928      	cbnz	r0, 8009304 <__pow5mult+0x40>
 80092f8:	4b1d      	ldr	r3, [pc, #116]	; (8009370 <__pow5mult+0xac>)
 80092fa:	481e      	ldr	r0, [pc, #120]	; (8009374 <__pow5mult+0xb0>)
 80092fc:	f240 11b3 	movw	r1, #435	; 0x1b3
 8009300:	f7fd fdec 	bl	8006edc <__assert_func>
 8009304:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009308:	6004      	str	r4, [r0, #0]
 800930a:	60c4      	str	r4, [r0, #12]
 800930c:	f8d6 801c 	ldr.w	r8, [r6, #28]
 8009310:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009314:	b94c      	cbnz	r4, 800932a <__pow5mult+0x66>
 8009316:	f240 2171 	movw	r1, #625	; 0x271
 800931a:	4630      	mov	r0, r6
 800931c:	f7ff ff12 	bl	8009144 <__i2b>
 8009320:	2300      	movs	r3, #0
 8009322:	f8c8 0008 	str.w	r0, [r8, #8]
 8009326:	4604      	mov	r4, r0
 8009328:	6003      	str	r3, [r0, #0]
 800932a:	f04f 0900 	mov.w	r9, #0
 800932e:	07eb      	lsls	r3, r5, #31
 8009330:	d50a      	bpl.n	8009348 <__pow5mult+0x84>
 8009332:	4639      	mov	r1, r7
 8009334:	4622      	mov	r2, r4
 8009336:	4630      	mov	r0, r6
 8009338:	f7ff ff1a 	bl	8009170 <__multiply>
 800933c:	4639      	mov	r1, r7
 800933e:	4680      	mov	r8, r0
 8009340:	4630      	mov	r0, r6
 8009342:	f7ff fe49 	bl	8008fd8 <_Bfree>
 8009346:	4647      	mov	r7, r8
 8009348:	106d      	asrs	r5, r5, #1
 800934a:	d00b      	beq.n	8009364 <__pow5mult+0xa0>
 800934c:	6820      	ldr	r0, [r4, #0]
 800934e:	b938      	cbnz	r0, 8009360 <__pow5mult+0x9c>
 8009350:	4622      	mov	r2, r4
 8009352:	4621      	mov	r1, r4
 8009354:	4630      	mov	r0, r6
 8009356:	f7ff ff0b 	bl	8009170 <__multiply>
 800935a:	6020      	str	r0, [r4, #0]
 800935c:	f8c0 9000 	str.w	r9, [r0]
 8009360:	4604      	mov	r4, r0
 8009362:	e7e4      	b.n	800932e <__pow5mult+0x6a>
 8009364:	4638      	mov	r0, r7
 8009366:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800936a:	bf00      	nop
 800936c:	08009f70 	.word	0x08009f70
 8009370:	08009d91 	.word	0x08009d91
 8009374:	08009e22 	.word	0x08009e22

08009378 <__lshift>:
 8009378:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800937c:	460c      	mov	r4, r1
 800937e:	6849      	ldr	r1, [r1, #4]
 8009380:	6923      	ldr	r3, [r4, #16]
 8009382:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8009386:	68a3      	ldr	r3, [r4, #8]
 8009388:	4607      	mov	r7, r0
 800938a:	4691      	mov	r9, r2
 800938c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009390:	f108 0601 	add.w	r6, r8, #1
 8009394:	42b3      	cmp	r3, r6
 8009396:	db0b      	blt.n	80093b0 <__lshift+0x38>
 8009398:	4638      	mov	r0, r7
 800939a:	f7ff fddd 	bl	8008f58 <_Balloc>
 800939e:	4605      	mov	r5, r0
 80093a0:	b948      	cbnz	r0, 80093b6 <__lshift+0x3e>
 80093a2:	4602      	mov	r2, r0
 80093a4:	4b28      	ldr	r3, [pc, #160]	; (8009448 <__lshift+0xd0>)
 80093a6:	4829      	ldr	r0, [pc, #164]	; (800944c <__lshift+0xd4>)
 80093a8:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 80093ac:	f7fd fd96 	bl	8006edc <__assert_func>
 80093b0:	3101      	adds	r1, #1
 80093b2:	005b      	lsls	r3, r3, #1
 80093b4:	e7ee      	b.n	8009394 <__lshift+0x1c>
 80093b6:	2300      	movs	r3, #0
 80093b8:	f100 0114 	add.w	r1, r0, #20
 80093bc:	f100 0210 	add.w	r2, r0, #16
 80093c0:	4618      	mov	r0, r3
 80093c2:	4553      	cmp	r3, sl
 80093c4:	db33      	blt.n	800942e <__lshift+0xb6>
 80093c6:	6920      	ldr	r0, [r4, #16]
 80093c8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80093cc:	f104 0314 	add.w	r3, r4, #20
 80093d0:	f019 091f 	ands.w	r9, r9, #31
 80093d4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80093d8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80093dc:	d02b      	beq.n	8009436 <__lshift+0xbe>
 80093de:	f1c9 0e20 	rsb	lr, r9, #32
 80093e2:	468a      	mov	sl, r1
 80093e4:	2200      	movs	r2, #0
 80093e6:	6818      	ldr	r0, [r3, #0]
 80093e8:	fa00 f009 	lsl.w	r0, r0, r9
 80093ec:	4310      	orrs	r0, r2
 80093ee:	f84a 0b04 	str.w	r0, [sl], #4
 80093f2:	f853 2b04 	ldr.w	r2, [r3], #4
 80093f6:	459c      	cmp	ip, r3
 80093f8:	fa22 f20e 	lsr.w	r2, r2, lr
 80093fc:	d8f3      	bhi.n	80093e6 <__lshift+0x6e>
 80093fe:	ebac 0304 	sub.w	r3, ip, r4
 8009402:	3b15      	subs	r3, #21
 8009404:	f023 0303 	bic.w	r3, r3, #3
 8009408:	3304      	adds	r3, #4
 800940a:	f104 0015 	add.w	r0, r4, #21
 800940e:	4584      	cmp	ip, r0
 8009410:	bf38      	it	cc
 8009412:	2304      	movcc	r3, #4
 8009414:	50ca      	str	r2, [r1, r3]
 8009416:	b10a      	cbz	r2, 800941c <__lshift+0xa4>
 8009418:	f108 0602 	add.w	r6, r8, #2
 800941c:	3e01      	subs	r6, #1
 800941e:	4638      	mov	r0, r7
 8009420:	612e      	str	r6, [r5, #16]
 8009422:	4621      	mov	r1, r4
 8009424:	f7ff fdd8 	bl	8008fd8 <_Bfree>
 8009428:	4628      	mov	r0, r5
 800942a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800942e:	f842 0f04 	str.w	r0, [r2, #4]!
 8009432:	3301      	adds	r3, #1
 8009434:	e7c5      	b.n	80093c2 <__lshift+0x4a>
 8009436:	3904      	subs	r1, #4
 8009438:	f853 2b04 	ldr.w	r2, [r3], #4
 800943c:	f841 2f04 	str.w	r2, [r1, #4]!
 8009440:	459c      	cmp	ip, r3
 8009442:	d8f9      	bhi.n	8009438 <__lshift+0xc0>
 8009444:	e7ea      	b.n	800941c <__lshift+0xa4>
 8009446:	bf00      	nop
 8009448:	08009e00 	.word	0x08009e00
 800944c:	08009e22 	.word	0x08009e22

08009450 <__mcmp>:
 8009450:	b530      	push	{r4, r5, lr}
 8009452:	6902      	ldr	r2, [r0, #16]
 8009454:	690c      	ldr	r4, [r1, #16]
 8009456:	1b12      	subs	r2, r2, r4
 8009458:	d10e      	bne.n	8009478 <__mcmp+0x28>
 800945a:	f100 0314 	add.w	r3, r0, #20
 800945e:	3114      	adds	r1, #20
 8009460:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8009464:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8009468:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800946c:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8009470:	42a5      	cmp	r5, r4
 8009472:	d003      	beq.n	800947c <__mcmp+0x2c>
 8009474:	d305      	bcc.n	8009482 <__mcmp+0x32>
 8009476:	2201      	movs	r2, #1
 8009478:	4610      	mov	r0, r2
 800947a:	bd30      	pop	{r4, r5, pc}
 800947c:	4283      	cmp	r3, r0
 800947e:	d3f3      	bcc.n	8009468 <__mcmp+0x18>
 8009480:	e7fa      	b.n	8009478 <__mcmp+0x28>
 8009482:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8009486:	e7f7      	b.n	8009478 <__mcmp+0x28>

08009488 <__mdiff>:
 8009488:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800948c:	460c      	mov	r4, r1
 800948e:	4606      	mov	r6, r0
 8009490:	4611      	mov	r1, r2
 8009492:	4620      	mov	r0, r4
 8009494:	4690      	mov	r8, r2
 8009496:	f7ff ffdb 	bl	8009450 <__mcmp>
 800949a:	1e05      	subs	r5, r0, #0
 800949c:	d110      	bne.n	80094c0 <__mdiff+0x38>
 800949e:	4629      	mov	r1, r5
 80094a0:	4630      	mov	r0, r6
 80094a2:	f7ff fd59 	bl	8008f58 <_Balloc>
 80094a6:	b930      	cbnz	r0, 80094b6 <__mdiff+0x2e>
 80094a8:	4b3a      	ldr	r3, [pc, #232]	; (8009594 <__mdiff+0x10c>)
 80094aa:	4602      	mov	r2, r0
 80094ac:	f240 2137 	movw	r1, #567	; 0x237
 80094b0:	4839      	ldr	r0, [pc, #228]	; (8009598 <__mdiff+0x110>)
 80094b2:	f7fd fd13 	bl	8006edc <__assert_func>
 80094b6:	2301      	movs	r3, #1
 80094b8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80094bc:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80094c0:	bfa4      	itt	ge
 80094c2:	4643      	movge	r3, r8
 80094c4:	46a0      	movge	r8, r4
 80094c6:	4630      	mov	r0, r6
 80094c8:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80094cc:	bfa6      	itte	ge
 80094ce:	461c      	movge	r4, r3
 80094d0:	2500      	movge	r5, #0
 80094d2:	2501      	movlt	r5, #1
 80094d4:	f7ff fd40 	bl	8008f58 <_Balloc>
 80094d8:	b920      	cbnz	r0, 80094e4 <__mdiff+0x5c>
 80094da:	4b2e      	ldr	r3, [pc, #184]	; (8009594 <__mdiff+0x10c>)
 80094dc:	4602      	mov	r2, r0
 80094de:	f240 2145 	movw	r1, #581	; 0x245
 80094e2:	e7e5      	b.n	80094b0 <__mdiff+0x28>
 80094e4:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80094e8:	6926      	ldr	r6, [r4, #16]
 80094ea:	60c5      	str	r5, [r0, #12]
 80094ec:	f104 0914 	add.w	r9, r4, #20
 80094f0:	f108 0514 	add.w	r5, r8, #20
 80094f4:	f100 0e14 	add.w	lr, r0, #20
 80094f8:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 80094fc:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8009500:	f108 0210 	add.w	r2, r8, #16
 8009504:	46f2      	mov	sl, lr
 8009506:	2100      	movs	r1, #0
 8009508:	f859 3b04 	ldr.w	r3, [r9], #4
 800950c:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8009510:	fa11 f88b 	uxtah	r8, r1, fp
 8009514:	b299      	uxth	r1, r3
 8009516:	0c1b      	lsrs	r3, r3, #16
 8009518:	eba8 0801 	sub.w	r8, r8, r1
 800951c:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8009520:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8009524:	fa1f f888 	uxth.w	r8, r8
 8009528:	1419      	asrs	r1, r3, #16
 800952a:	454e      	cmp	r6, r9
 800952c:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8009530:	f84a 3b04 	str.w	r3, [sl], #4
 8009534:	d8e8      	bhi.n	8009508 <__mdiff+0x80>
 8009536:	1b33      	subs	r3, r6, r4
 8009538:	3b15      	subs	r3, #21
 800953a:	f023 0303 	bic.w	r3, r3, #3
 800953e:	3304      	adds	r3, #4
 8009540:	3415      	adds	r4, #21
 8009542:	42a6      	cmp	r6, r4
 8009544:	bf38      	it	cc
 8009546:	2304      	movcc	r3, #4
 8009548:	441d      	add	r5, r3
 800954a:	4473      	add	r3, lr
 800954c:	469e      	mov	lr, r3
 800954e:	462e      	mov	r6, r5
 8009550:	4566      	cmp	r6, ip
 8009552:	d30e      	bcc.n	8009572 <__mdiff+0xea>
 8009554:	f10c 0203 	add.w	r2, ip, #3
 8009558:	1b52      	subs	r2, r2, r5
 800955a:	f022 0203 	bic.w	r2, r2, #3
 800955e:	3d03      	subs	r5, #3
 8009560:	45ac      	cmp	ip, r5
 8009562:	bf38      	it	cc
 8009564:	2200      	movcc	r2, #0
 8009566:	4413      	add	r3, r2
 8009568:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800956c:	b17a      	cbz	r2, 800958e <__mdiff+0x106>
 800956e:	6107      	str	r7, [r0, #16]
 8009570:	e7a4      	b.n	80094bc <__mdiff+0x34>
 8009572:	f856 8b04 	ldr.w	r8, [r6], #4
 8009576:	fa11 f288 	uxtah	r2, r1, r8
 800957a:	1414      	asrs	r4, r2, #16
 800957c:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8009580:	b292      	uxth	r2, r2
 8009582:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8009586:	f84e 2b04 	str.w	r2, [lr], #4
 800958a:	1421      	asrs	r1, r4, #16
 800958c:	e7e0      	b.n	8009550 <__mdiff+0xc8>
 800958e:	3f01      	subs	r7, #1
 8009590:	e7ea      	b.n	8009568 <__mdiff+0xe0>
 8009592:	bf00      	nop
 8009594:	08009e00 	.word	0x08009e00
 8009598:	08009e22 	.word	0x08009e22

0800959c <__d2b>:
 800959c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80095a0:	460f      	mov	r7, r1
 80095a2:	2101      	movs	r1, #1
 80095a4:	ec59 8b10 	vmov	r8, r9, d0
 80095a8:	4616      	mov	r6, r2
 80095aa:	f7ff fcd5 	bl	8008f58 <_Balloc>
 80095ae:	4604      	mov	r4, r0
 80095b0:	b930      	cbnz	r0, 80095c0 <__d2b+0x24>
 80095b2:	4602      	mov	r2, r0
 80095b4:	4b24      	ldr	r3, [pc, #144]	; (8009648 <__d2b+0xac>)
 80095b6:	4825      	ldr	r0, [pc, #148]	; (800964c <__d2b+0xb0>)
 80095b8:	f240 310f 	movw	r1, #783	; 0x30f
 80095bc:	f7fd fc8e 	bl	8006edc <__assert_func>
 80095c0:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80095c4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80095c8:	bb2d      	cbnz	r5, 8009616 <__d2b+0x7a>
 80095ca:	9301      	str	r3, [sp, #4]
 80095cc:	f1b8 0300 	subs.w	r3, r8, #0
 80095d0:	d026      	beq.n	8009620 <__d2b+0x84>
 80095d2:	4668      	mov	r0, sp
 80095d4:	9300      	str	r3, [sp, #0]
 80095d6:	f7ff fd87 	bl	80090e8 <__lo0bits>
 80095da:	e9dd 1200 	ldrd	r1, r2, [sp]
 80095de:	b1e8      	cbz	r0, 800961c <__d2b+0x80>
 80095e0:	f1c0 0320 	rsb	r3, r0, #32
 80095e4:	fa02 f303 	lsl.w	r3, r2, r3
 80095e8:	430b      	orrs	r3, r1
 80095ea:	40c2      	lsrs	r2, r0
 80095ec:	6163      	str	r3, [r4, #20]
 80095ee:	9201      	str	r2, [sp, #4]
 80095f0:	9b01      	ldr	r3, [sp, #4]
 80095f2:	61a3      	str	r3, [r4, #24]
 80095f4:	2b00      	cmp	r3, #0
 80095f6:	bf14      	ite	ne
 80095f8:	2202      	movne	r2, #2
 80095fa:	2201      	moveq	r2, #1
 80095fc:	6122      	str	r2, [r4, #16]
 80095fe:	b1bd      	cbz	r5, 8009630 <__d2b+0x94>
 8009600:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8009604:	4405      	add	r5, r0
 8009606:	603d      	str	r5, [r7, #0]
 8009608:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800960c:	6030      	str	r0, [r6, #0]
 800960e:	4620      	mov	r0, r4
 8009610:	b003      	add	sp, #12
 8009612:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009616:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800961a:	e7d6      	b.n	80095ca <__d2b+0x2e>
 800961c:	6161      	str	r1, [r4, #20]
 800961e:	e7e7      	b.n	80095f0 <__d2b+0x54>
 8009620:	a801      	add	r0, sp, #4
 8009622:	f7ff fd61 	bl	80090e8 <__lo0bits>
 8009626:	9b01      	ldr	r3, [sp, #4]
 8009628:	6163      	str	r3, [r4, #20]
 800962a:	3020      	adds	r0, #32
 800962c:	2201      	movs	r2, #1
 800962e:	e7e5      	b.n	80095fc <__d2b+0x60>
 8009630:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8009634:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8009638:	6038      	str	r0, [r7, #0]
 800963a:	6918      	ldr	r0, [r3, #16]
 800963c:	f7ff fd34 	bl	80090a8 <__hi0bits>
 8009640:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8009644:	e7e2      	b.n	800960c <__d2b+0x70>
 8009646:	bf00      	nop
 8009648:	08009e00 	.word	0x08009e00
 800964c:	08009e22 	.word	0x08009e22

08009650 <__sread>:
 8009650:	b510      	push	{r4, lr}
 8009652:	460c      	mov	r4, r1
 8009654:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009658:	f000 f9c2 	bl	80099e0 <_read_r>
 800965c:	2800      	cmp	r0, #0
 800965e:	bfab      	itete	ge
 8009660:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8009662:	89a3      	ldrhlt	r3, [r4, #12]
 8009664:	181b      	addge	r3, r3, r0
 8009666:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800966a:	bfac      	ite	ge
 800966c:	6563      	strge	r3, [r4, #84]	; 0x54
 800966e:	81a3      	strhlt	r3, [r4, #12]
 8009670:	bd10      	pop	{r4, pc}

08009672 <__swrite>:
 8009672:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009676:	461f      	mov	r7, r3
 8009678:	898b      	ldrh	r3, [r1, #12]
 800967a:	05db      	lsls	r3, r3, #23
 800967c:	4605      	mov	r5, r0
 800967e:	460c      	mov	r4, r1
 8009680:	4616      	mov	r6, r2
 8009682:	d505      	bpl.n	8009690 <__swrite+0x1e>
 8009684:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009688:	2302      	movs	r3, #2
 800968a:	2200      	movs	r2, #0
 800968c:	f000 f996 	bl	80099bc <_lseek_r>
 8009690:	89a3      	ldrh	r3, [r4, #12]
 8009692:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009696:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800969a:	81a3      	strh	r3, [r4, #12]
 800969c:	4632      	mov	r2, r6
 800969e:	463b      	mov	r3, r7
 80096a0:	4628      	mov	r0, r5
 80096a2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80096a6:	f000 ba01 	b.w	8009aac <_write_r>

080096aa <__sseek>:
 80096aa:	b510      	push	{r4, lr}
 80096ac:	460c      	mov	r4, r1
 80096ae:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80096b2:	f000 f983 	bl	80099bc <_lseek_r>
 80096b6:	1c43      	adds	r3, r0, #1
 80096b8:	89a3      	ldrh	r3, [r4, #12]
 80096ba:	bf15      	itete	ne
 80096bc:	6560      	strne	r0, [r4, #84]	; 0x54
 80096be:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80096c2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80096c6:	81a3      	strheq	r3, [r4, #12]
 80096c8:	bf18      	it	ne
 80096ca:	81a3      	strhne	r3, [r4, #12]
 80096cc:	bd10      	pop	{r4, pc}

080096ce <__sclose>:
 80096ce:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80096d2:	f000 b941 	b.w	8009958 <_close_r>

080096d6 <_realloc_r>:
 80096d6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80096da:	4680      	mov	r8, r0
 80096dc:	4614      	mov	r4, r2
 80096de:	460e      	mov	r6, r1
 80096e0:	b921      	cbnz	r1, 80096ec <_realloc_r+0x16>
 80096e2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80096e6:	4611      	mov	r1, r2
 80096e8:	f7ff bafc 	b.w	8008ce4 <_malloc_r>
 80096ec:	b92a      	cbnz	r2, 80096fa <_realloc_r+0x24>
 80096ee:	f000 fa05 	bl	8009afc <_free_r>
 80096f2:	4625      	mov	r5, r4
 80096f4:	4628      	mov	r0, r5
 80096f6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80096fa:	f000 fa5d 	bl	8009bb8 <_malloc_usable_size_r>
 80096fe:	4284      	cmp	r4, r0
 8009700:	4607      	mov	r7, r0
 8009702:	d802      	bhi.n	800970a <_realloc_r+0x34>
 8009704:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8009708:	d812      	bhi.n	8009730 <_realloc_r+0x5a>
 800970a:	4621      	mov	r1, r4
 800970c:	4640      	mov	r0, r8
 800970e:	f7ff fae9 	bl	8008ce4 <_malloc_r>
 8009712:	4605      	mov	r5, r0
 8009714:	2800      	cmp	r0, #0
 8009716:	d0ed      	beq.n	80096f4 <_realloc_r+0x1e>
 8009718:	42bc      	cmp	r4, r7
 800971a:	4622      	mov	r2, r4
 800971c:	4631      	mov	r1, r6
 800971e:	bf28      	it	cs
 8009720:	463a      	movcs	r2, r7
 8009722:	f7fe f98c 	bl	8007a3e <memcpy>
 8009726:	4631      	mov	r1, r6
 8009728:	4640      	mov	r0, r8
 800972a:	f000 f9e7 	bl	8009afc <_free_r>
 800972e:	e7e1      	b.n	80096f4 <_realloc_r+0x1e>
 8009730:	4635      	mov	r5, r6
 8009732:	e7df      	b.n	80096f4 <_realloc_r+0x1e>

08009734 <__swbuf_r>:
 8009734:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009736:	460e      	mov	r6, r1
 8009738:	4614      	mov	r4, r2
 800973a:	4605      	mov	r5, r0
 800973c:	b118      	cbz	r0, 8009746 <__swbuf_r+0x12>
 800973e:	6a03      	ldr	r3, [r0, #32]
 8009740:	b90b      	cbnz	r3, 8009746 <__swbuf_r+0x12>
 8009742:	f7fe f8fb 	bl	800793c <__sinit>
 8009746:	69a3      	ldr	r3, [r4, #24]
 8009748:	60a3      	str	r3, [r4, #8]
 800974a:	89a3      	ldrh	r3, [r4, #12]
 800974c:	071a      	lsls	r2, r3, #28
 800974e:	d525      	bpl.n	800979c <__swbuf_r+0x68>
 8009750:	6923      	ldr	r3, [r4, #16]
 8009752:	b31b      	cbz	r3, 800979c <__swbuf_r+0x68>
 8009754:	6823      	ldr	r3, [r4, #0]
 8009756:	6922      	ldr	r2, [r4, #16]
 8009758:	1a98      	subs	r0, r3, r2
 800975a:	6963      	ldr	r3, [r4, #20]
 800975c:	b2f6      	uxtb	r6, r6
 800975e:	4283      	cmp	r3, r0
 8009760:	4637      	mov	r7, r6
 8009762:	dc04      	bgt.n	800976e <__swbuf_r+0x3a>
 8009764:	4621      	mov	r1, r4
 8009766:	4628      	mov	r0, r5
 8009768:	f7ff fbc2 	bl	8008ef0 <_fflush_r>
 800976c:	b9e0      	cbnz	r0, 80097a8 <__swbuf_r+0x74>
 800976e:	68a3      	ldr	r3, [r4, #8]
 8009770:	3b01      	subs	r3, #1
 8009772:	60a3      	str	r3, [r4, #8]
 8009774:	6823      	ldr	r3, [r4, #0]
 8009776:	1c5a      	adds	r2, r3, #1
 8009778:	6022      	str	r2, [r4, #0]
 800977a:	701e      	strb	r6, [r3, #0]
 800977c:	6962      	ldr	r2, [r4, #20]
 800977e:	1c43      	adds	r3, r0, #1
 8009780:	429a      	cmp	r2, r3
 8009782:	d004      	beq.n	800978e <__swbuf_r+0x5a>
 8009784:	89a3      	ldrh	r3, [r4, #12]
 8009786:	07db      	lsls	r3, r3, #31
 8009788:	d506      	bpl.n	8009798 <__swbuf_r+0x64>
 800978a:	2e0a      	cmp	r6, #10
 800978c:	d104      	bne.n	8009798 <__swbuf_r+0x64>
 800978e:	4621      	mov	r1, r4
 8009790:	4628      	mov	r0, r5
 8009792:	f7ff fbad 	bl	8008ef0 <_fflush_r>
 8009796:	b938      	cbnz	r0, 80097a8 <__swbuf_r+0x74>
 8009798:	4638      	mov	r0, r7
 800979a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800979c:	4621      	mov	r1, r4
 800979e:	4628      	mov	r0, r5
 80097a0:	f000 f806 	bl	80097b0 <__swsetup_r>
 80097a4:	2800      	cmp	r0, #0
 80097a6:	d0d5      	beq.n	8009754 <__swbuf_r+0x20>
 80097a8:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 80097ac:	e7f4      	b.n	8009798 <__swbuf_r+0x64>
	...

080097b0 <__swsetup_r>:
 80097b0:	b538      	push	{r3, r4, r5, lr}
 80097b2:	4b2a      	ldr	r3, [pc, #168]	; (800985c <__swsetup_r+0xac>)
 80097b4:	4605      	mov	r5, r0
 80097b6:	6818      	ldr	r0, [r3, #0]
 80097b8:	460c      	mov	r4, r1
 80097ba:	b118      	cbz	r0, 80097c4 <__swsetup_r+0x14>
 80097bc:	6a03      	ldr	r3, [r0, #32]
 80097be:	b90b      	cbnz	r3, 80097c4 <__swsetup_r+0x14>
 80097c0:	f7fe f8bc 	bl	800793c <__sinit>
 80097c4:	89a3      	ldrh	r3, [r4, #12]
 80097c6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80097ca:	0718      	lsls	r0, r3, #28
 80097cc:	d422      	bmi.n	8009814 <__swsetup_r+0x64>
 80097ce:	06d9      	lsls	r1, r3, #27
 80097d0:	d407      	bmi.n	80097e2 <__swsetup_r+0x32>
 80097d2:	2309      	movs	r3, #9
 80097d4:	602b      	str	r3, [r5, #0]
 80097d6:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80097da:	81a3      	strh	r3, [r4, #12]
 80097dc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80097e0:	e034      	b.n	800984c <__swsetup_r+0x9c>
 80097e2:	0758      	lsls	r0, r3, #29
 80097e4:	d512      	bpl.n	800980c <__swsetup_r+0x5c>
 80097e6:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80097e8:	b141      	cbz	r1, 80097fc <__swsetup_r+0x4c>
 80097ea:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80097ee:	4299      	cmp	r1, r3
 80097f0:	d002      	beq.n	80097f8 <__swsetup_r+0x48>
 80097f2:	4628      	mov	r0, r5
 80097f4:	f000 f982 	bl	8009afc <_free_r>
 80097f8:	2300      	movs	r3, #0
 80097fa:	6363      	str	r3, [r4, #52]	; 0x34
 80097fc:	89a3      	ldrh	r3, [r4, #12]
 80097fe:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8009802:	81a3      	strh	r3, [r4, #12]
 8009804:	2300      	movs	r3, #0
 8009806:	6063      	str	r3, [r4, #4]
 8009808:	6923      	ldr	r3, [r4, #16]
 800980a:	6023      	str	r3, [r4, #0]
 800980c:	89a3      	ldrh	r3, [r4, #12]
 800980e:	f043 0308 	orr.w	r3, r3, #8
 8009812:	81a3      	strh	r3, [r4, #12]
 8009814:	6923      	ldr	r3, [r4, #16]
 8009816:	b94b      	cbnz	r3, 800982c <__swsetup_r+0x7c>
 8009818:	89a3      	ldrh	r3, [r4, #12]
 800981a:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800981e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009822:	d003      	beq.n	800982c <__swsetup_r+0x7c>
 8009824:	4621      	mov	r1, r4
 8009826:	4628      	mov	r0, r5
 8009828:	f000 f840 	bl	80098ac <__smakebuf_r>
 800982c:	89a0      	ldrh	r0, [r4, #12]
 800982e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009832:	f010 0301 	ands.w	r3, r0, #1
 8009836:	d00a      	beq.n	800984e <__swsetup_r+0x9e>
 8009838:	2300      	movs	r3, #0
 800983a:	60a3      	str	r3, [r4, #8]
 800983c:	6963      	ldr	r3, [r4, #20]
 800983e:	425b      	negs	r3, r3
 8009840:	61a3      	str	r3, [r4, #24]
 8009842:	6923      	ldr	r3, [r4, #16]
 8009844:	b943      	cbnz	r3, 8009858 <__swsetup_r+0xa8>
 8009846:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800984a:	d1c4      	bne.n	80097d6 <__swsetup_r+0x26>
 800984c:	bd38      	pop	{r3, r4, r5, pc}
 800984e:	0781      	lsls	r1, r0, #30
 8009850:	bf58      	it	pl
 8009852:	6963      	ldrpl	r3, [r4, #20]
 8009854:	60a3      	str	r3, [r4, #8]
 8009856:	e7f4      	b.n	8009842 <__swsetup_r+0x92>
 8009858:	2000      	movs	r0, #0
 800985a:	e7f7      	b.n	800984c <__swsetup_r+0x9c>
 800985c:	2000006c 	.word	0x2000006c

08009860 <__swhatbuf_r>:
 8009860:	b570      	push	{r4, r5, r6, lr}
 8009862:	460c      	mov	r4, r1
 8009864:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009868:	2900      	cmp	r1, #0
 800986a:	b096      	sub	sp, #88	; 0x58
 800986c:	4615      	mov	r5, r2
 800986e:	461e      	mov	r6, r3
 8009870:	da0d      	bge.n	800988e <__swhatbuf_r+0x2e>
 8009872:	89a3      	ldrh	r3, [r4, #12]
 8009874:	f013 0f80 	tst.w	r3, #128	; 0x80
 8009878:	f04f 0100 	mov.w	r1, #0
 800987c:	bf0c      	ite	eq
 800987e:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8009882:	2340      	movne	r3, #64	; 0x40
 8009884:	2000      	movs	r0, #0
 8009886:	6031      	str	r1, [r6, #0]
 8009888:	602b      	str	r3, [r5, #0]
 800988a:	b016      	add	sp, #88	; 0x58
 800988c:	bd70      	pop	{r4, r5, r6, pc}
 800988e:	466a      	mov	r2, sp
 8009890:	f000 f872 	bl	8009978 <_fstat_r>
 8009894:	2800      	cmp	r0, #0
 8009896:	dbec      	blt.n	8009872 <__swhatbuf_r+0x12>
 8009898:	9901      	ldr	r1, [sp, #4]
 800989a:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800989e:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 80098a2:	4259      	negs	r1, r3
 80098a4:	4159      	adcs	r1, r3
 80098a6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80098aa:	e7eb      	b.n	8009884 <__swhatbuf_r+0x24>

080098ac <__smakebuf_r>:
 80098ac:	898b      	ldrh	r3, [r1, #12]
 80098ae:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80098b0:	079d      	lsls	r5, r3, #30
 80098b2:	4606      	mov	r6, r0
 80098b4:	460c      	mov	r4, r1
 80098b6:	d507      	bpl.n	80098c8 <__smakebuf_r+0x1c>
 80098b8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80098bc:	6023      	str	r3, [r4, #0]
 80098be:	6123      	str	r3, [r4, #16]
 80098c0:	2301      	movs	r3, #1
 80098c2:	6163      	str	r3, [r4, #20]
 80098c4:	b002      	add	sp, #8
 80098c6:	bd70      	pop	{r4, r5, r6, pc}
 80098c8:	ab01      	add	r3, sp, #4
 80098ca:	466a      	mov	r2, sp
 80098cc:	f7ff ffc8 	bl	8009860 <__swhatbuf_r>
 80098d0:	9900      	ldr	r1, [sp, #0]
 80098d2:	4605      	mov	r5, r0
 80098d4:	4630      	mov	r0, r6
 80098d6:	f7ff fa05 	bl	8008ce4 <_malloc_r>
 80098da:	b948      	cbnz	r0, 80098f0 <__smakebuf_r+0x44>
 80098dc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80098e0:	059a      	lsls	r2, r3, #22
 80098e2:	d4ef      	bmi.n	80098c4 <__smakebuf_r+0x18>
 80098e4:	f023 0303 	bic.w	r3, r3, #3
 80098e8:	f043 0302 	orr.w	r3, r3, #2
 80098ec:	81a3      	strh	r3, [r4, #12]
 80098ee:	e7e3      	b.n	80098b8 <__smakebuf_r+0xc>
 80098f0:	89a3      	ldrh	r3, [r4, #12]
 80098f2:	6020      	str	r0, [r4, #0]
 80098f4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80098f8:	81a3      	strh	r3, [r4, #12]
 80098fa:	9b00      	ldr	r3, [sp, #0]
 80098fc:	6163      	str	r3, [r4, #20]
 80098fe:	9b01      	ldr	r3, [sp, #4]
 8009900:	6120      	str	r0, [r4, #16]
 8009902:	b15b      	cbz	r3, 800991c <__smakebuf_r+0x70>
 8009904:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009908:	4630      	mov	r0, r6
 800990a:	f000 f847 	bl	800999c <_isatty_r>
 800990e:	b128      	cbz	r0, 800991c <__smakebuf_r+0x70>
 8009910:	89a3      	ldrh	r3, [r4, #12]
 8009912:	f023 0303 	bic.w	r3, r3, #3
 8009916:	f043 0301 	orr.w	r3, r3, #1
 800991a:	81a3      	strh	r3, [r4, #12]
 800991c:	89a3      	ldrh	r3, [r4, #12]
 800991e:	431d      	orrs	r5, r3
 8009920:	81a5      	strh	r5, [r4, #12]
 8009922:	e7cf      	b.n	80098c4 <__smakebuf_r+0x18>

08009924 <memmove>:
 8009924:	4288      	cmp	r0, r1
 8009926:	b510      	push	{r4, lr}
 8009928:	eb01 0402 	add.w	r4, r1, r2
 800992c:	d902      	bls.n	8009934 <memmove+0x10>
 800992e:	4284      	cmp	r4, r0
 8009930:	4623      	mov	r3, r4
 8009932:	d807      	bhi.n	8009944 <memmove+0x20>
 8009934:	1e43      	subs	r3, r0, #1
 8009936:	42a1      	cmp	r1, r4
 8009938:	d008      	beq.n	800994c <memmove+0x28>
 800993a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800993e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009942:	e7f8      	b.n	8009936 <memmove+0x12>
 8009944:	4402      	add	r2, r0
 8009946:	4601      	mov	r1, r0
 8009948:	428a      	cmp	r2, r1
 800994a:	d100      	bne.n	800994e <memmove+0x2a>
 800994c:	bd10      	pop	{r4, pc}
 800994e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009952:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009956:	e7f7      	b.n	8009948 <memmove+0x24>

08009958 <_close_r>:
 8009958:	b538      	push	{r3, r4, r5, lr}
 800995a:	4d06      	ldr	r5, [pc, #24]	; (8009974 <_close_r+0x1c>)
 800995c:	2300      	movs	r3, #0
 800995e:	4604      	mov	r4, r0
 8009960:	4608      	mov	r0, r1
 8009962:	602b      	str	r3, [r5, #0]
 8009964:	f7f7 febc 	bl	80016e0 <_close>
 8009968:	1c43      	adds	r3, r0, #1
 800996a:	d102      	bne.n	8009972 <_close_r+0x1a>
 800996c:	682b      	ldr	r3, [r5, #0]
 800996e:	b103      	cbz	r3, 8009972 <_close_r+0x1a>
 8009970:	6023      	str	r3, [r4, #0]
 8009972:	bd38      	pop	{r3, r4, r5, pc}
 8009974:	20004da0 	.word	0x20004da0

08009978 <_fstat_r>:
 8009978:	b538      	push	{r3, r4, r5, lr}
 800997a:	4d07      	ldr	r5, [pc, #28]	; (8009998 <_fstat_r+0x20>)
 800997c:	2300      	movs	r3, #0
 800997e:	4604      	mov	r4, r0
 8009980:	4608      	mov	r0, r1
 8009982:	4611      	mov	r1, r2
 8009984:	602b      	str	r3, [r5, #0]
 8009986:	f7f7 feb7 	bl	80016f8 <_fstat>
 800998a:	1c43      	adds	r3, r0, #1
 800998c:	d102      	bne.n	8009994 <_fstat_r+0x1c>
 800998e:	682b      	ldr	r3, [r5, #0]
 8009990:	b103      	cbz	r3, 8009994 <_fstat_r+0x1c>
 8009992:	6023      	str	r3, [r4, #0]
 8009994:	bd38      	pop	{r3, r4, r5, pc}
 8009996:	bf00      	nop
 8009998:	20004da0 	.word	0x20004da0

0800999c <_isatty_r>:
 800999c:	b538      	push	{r3, r4, r5, lr}
 800999e:	4d06      	ldr	r5, [pc, #24]	; (80099b8 <_isatty_r+0x1c>)
 80099a0:	2300      	movs	r3, #0
 80099a2:	4604      	mov	r4, r0
 80099a4:	4608      	mov	r0, r1
 80099a6:	602b      	str	r3, [r5, #0]
 80099a8:	f7f7 feb6 	bl	8001718 <_isatty>
 80099ac:	1c43      	adds	r3, r0, #1
 80099ae:	d102      	bne.n	80099b6 <_isatty_r+0x1a>
 80099b0:	682b      	ldr	r3, [r5, #0]
 80099b2:	b103      	cbz	r3, 80099b6 <_isatty_r+0x1a>
 80099b4:	6023      	str	r3, [r4, #0]
 80099b6:	bd38      	pop	{r3, r4, r5, pc}
 80099b8:	20004da0 	.word	0x20004da0

080099bc <_lseek_r>:
 80099bc:	b538      	push	{r3, r4, r5, lr}
 80099be:	4d07      	ldr	r5, [pc, #28]	; (80099dc <_lseek_r+0x20>)
 80099c0:	4604      	mov	r4, r0
 80099c2:	4608      	mov	r0, r1
 80099c4:	4611      	mov	r1, r2
 80099c6:	2200      	movs	r2, #0
 80099c8:	602a      	str	r2, [r5, #0]
 80099ca:	461a      	mov	r2, r3
 80099cc:	f7f7 feaf 	bl	800172e <_lseek>
 80099d0:	1c43      	adds	r3, r0, #1
 80099d2:	d102      	bne.n	80099da <_lseek_r+0x1e>
 80099d4:	682b      	ldr	r3, [r5, #0]
 80099d6:	b103      	cbz	r3, 80099da <_lseek_r+0x1e>
 80099d8:	6023      	str	r3, [r4, #0]
 80099da:	bd38      	pop	{r3, r4, r5, pc}
 80099dc:	20004da0 	.word	0x20004da0

080099e0 <_read_r>:
 80099e0:	b538      	push	{r3, r4, r5, lr}
 80099e2:	4d07      	ldr	r5, [pc, #28]	; (8009a00 <_read_r+0x20>)
 80099e4:	4604      	mov	r4, r0
 80099e6:	4608      	mov	r0, r1
 80099e8:	4611      	mov	r1, r2
 80099ea:	2200      	movs	r2, #0
 80099ec:	602a      	str	r2, [r5, #0]
 80099ee:	461a      	mov	r2, r3
 80099f0:	f7f7 fe3d 	bl	800166e <_read>
 80099f4:	1c43      	adds	r3, r0, #1
 80099f6:	d102      	bne.n	80099fe <_read_r+0x1e>
 80099f8:	682b      	ldr	r3, [r5, #0]
 80099fa:	b103      	cbz	r3, 80099fe <_read_r+0x1e>
 80099fc:	6023      	str	r3, [r4, #0]
 80099fe:	bd38      	pop	{r3, r4, r5, pc}
 8009a00:	20004da0 	.word	0x20004da0

08009a04 <_raise_r>:
 8009a04:	291f      	cmp	r1, #31
 8009a06:	b538      	push	{r3, r4, r5, lr}
 8009a08:	4604      	mov	r4, r0
 8009a0a:	460d      	mov	r5, r1
 8009a0c:	d904      	bls.n	8009a18 <_raise_r+0x14>
 8009a0e:	2316      	movs	r3, #22
 8009a10:	6003      	str	r3, [r0, #0]
 8009a12:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009a16:	bd38      	pop	{r3, r4, r5, pc}
 8009a18:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8009a1a:	b112      	cbz	r2, 8009a22 <_raise_r+0x1e>
 8009a1c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009a20:	b94b      	cbnz	r3, 8009a36 <_raise_r+0x32>
 8009a22:	4620      	mov	r0, r4
 8009a24:	f000 f830 	bl	8009a88 <_getpid_r>
 8009a28:	462a      	mov	r2, r5
 8009a2a:	4601      	mov	r1, r0
 8009a2c:	4620      	mov	r0, r4
 8009a2e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009a32:	f000 b817 	b.w	8009a64 <_kill_r>
 8009a36:	2b01      	cmp	r3, #1
 8009a38:	d00a      	beq.n	8009a50 <_raise_r+0x4c>
 8009a3a:	1c59      	adds	r1, r3, #1
 8009a3c:	d103      	bne.n	8009a46 <_raise_r+0x42>
 8009a3e:	2316      	movs	r3, #22
 8009a40:	6003      	str	r3, [r0, #0]
 8009a42:	2001      	movs	r0, #1
 8009a44:	e7e7      	b.n	8009a16 <_raise_r+0x12>
 8009a46:	2400      	movs	r4, #0
 8009a48:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8009a4c:	4628      	mov	r0, r5
 8009a4e:	4798      	blx	r3
 8009a50:	2000      	movs	r0, #0
 8009a52:	e7e0      	b.n	8009a16 <_raise_r+0x12>

08009a54 <raise>:
 8009a54:	4b02      	ldr	r3, [pc, #8]	; (8009a60 <raise+0xc>)
 8009a56:	4601      	mov	r1, r0
 8009a58:	6818      	ldr	r0, [r3, #0]
 8009a5a:	f7ff bfd3 	b.w	8009a04 <_raise_r>
 8009a5e:	bf00      	nop
 8009a60:	2000006c 	.word	0x2000006c

08009a64 <_kill_r>:
 8009a64:	b538      	push	{r3, r4, r5, lr}
 8009a66:	4d07      	ldr	r5, [pc, #28]	; (8009a84 <_kill_r+0x20>)
 8009a68:	2300      	movs	r3, #0
 8009a6a:	4604      	mov	r4, r0
 8009a6c:	4608      	mov	r0, r1
 8009a6e:	4611      	mov	r1, r2
 8009a70:	602b      	str	r3, [r5, #0]
 8009a72:	f7f7 fde2 	bl	800163a <_kill>
 8009a76:	1c43      	adds	r3, r0, #1
 8009a78:	d102      	bne.n	8009a80 <_kill_r+0x1c>
 8009a7a:	682b      	ldr	r3, [r5, #0]
 8009a7c:	b103      	cbz	r3, 8009a80 <_kill_r+0x1c>
 8009a7e:	6023      	str	r3, [r4, #0]
 8009a80:	bd38      	pop	{r3, r4, r5, pc}
 8009a82:	bf00      	nop
 8009a84:	20004da0 	.word	0x20004da0

08009a88 <_getpid_r>:
 8009a88:	f7f7 bdcf 	b.w	800162a <_getpid>

08009a8c <_sbrk_r>:
 8009a8c:	b538      	push	{r3, r4, r5, lr}
 8009a8e:	4d06      	ldr	r5, [pc, #24]	; (8009aa8 <_sbrk_r+0x1c>)
 8009a90:	2300      	movs	r3, #0
 8009a92:	4604      	mov	r4, r0
 8009a94:	4608      	mov	r0, r1
 8009a96:	602b      	str	r3, [r5, #0]
 8009a98:	f7f7 fe56 	bl	8001748 <_sbrk>
 8009a9c:	1c43      	adds	r3, r0, #1
 8009a9e:	d102      	bne.n	8009aa6 <_sbrk_r+0x1a>
 8009aa0:	682b      	ldr	r3, [r5, #0]
 8009aa2:	b103      	cbz	r3, 8009aa6 <_sbrk_r+0x1a>
 8009aa4:	6023      	str	r3, [r4, #0]
 8009aa6:	bd38      	pop	{r3, r4, r5, pc}
 8009aa8:	20004da0 	.word	0x20004da0

08009aac <_write_r>:
 8009aac:	b538      	push	{r3, r4, r5, lr}
 8009aae:	4d07      	ldr	r5, [pc, #28]	; (8009acc <_write_r+0x20>)
 8009ab0:	4604      	mov	r4, r0
 8009ab2:	4608      	mov	r0, r1
 8009ab4:	4611      	mov	r1, r2
 8009ab6:	2200      	movs	r2, #0
 8009ab8:	602a      	str	r2, [r5, #0]
 8009aba:	461a      	mov	r2, r3
 8009abc:	f7f7 fdf4 	bl	80016a8 <_write>
 8009ac0:	1c43      	adds	r3, r0, #1
 8009ac2:	d102      	bne.n	8009aca <_write_r+0x1e>
 8009ac4:	682b      	ldr	r3, [r5, #0]
 8009ac6:	b103      	cbz	r3, 8009aca <_write_r+0x1e>
 8009ac8:	6023      	str	r3, [r4, #0]
 8009aca:	bd38      	pop	{r3, r4, r5, pc}
 8009acc:	20004da0 	.word	0x20004da0

08009ad0 <_calloc_r>:
 8009ad0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009ad2:	fba1 2402 	umull	r2, r4, r1, r2
 8009ad6:	b94c      	cbnz	r4, 8009aec <_calloc_r+0x1c>
 8009ad8:	4611      	mov	r1, r2
 8009ada:	9201      	str	r2, [sp, #4]
 8009adc:	f7ff f902 	bl	8008ce4 <_malloc_r>
 8009ae0:	9a01      	ldr	r2, [sp, #4]
 8009ae2:	4605      	mov	r5, r0
 8009ae4:	b930      	cbnz	r0, 8009af4 <_calloc_r+0x24>
 8009ae6:	4628      	mov	r0, r5
 8009ae8:	b003      	add	sp, #12
 8009aea:	bd30      	pop	{r4, r5, pc}
 8009aec:	220c      	movs	r2, #12
 8009aee:	6002      	str	r2, [r0, #0]
 8009af0:	2500      	movs	r5, #0
 8009af2:	e7f8      	b.n	8009ae6 <_calloc_r+0x16>
 8009af4:	4621      	mov	r1, r4
 8009af6:	f7fd ff69 	bl	80079cc <memset>
 8009afa:	e7f4      	b.n	8009ae6 <_calloc_r+0x16>

08009afc <_free_r>:
 8009afc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009afe:	2900      	cmp	r1, #0
 8009b00:	d044      	beq.n	8009b8c <_free_r+0x90>
 8009b02:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009b06:	9001      	str	r0, [sp, #4]
 8009b08:	2b00      	cmp	r3, #0
 8009b0a:	f1a1 0404 	sub.w	r4, r1, #4
 8009b0e:	bfb8      	it	lt
 8009b10:	18e4      	addlt	r4, r4, r3
 8009b12:	f7ff fa15 	bl	8008f40 <__malloc_lock>
 8009b16:	4a1e      	ldr	r2, [pc, #120]	; (8009b90 <_free_r+0x94>)
 8009b18:	9801      	ldr	r0, [sp, #4]
 8009b1a:	6813      	ldr	r3, [r2, #0]
 8009b1c:	b933      	cbnz	r3, 8009b2c <_free_r+0x30>
 8009b1e:	6063      	str	r3, [r4, #4]
 8009b20:	6014      	str	r4, [r2, #0]
 8009b22:	b003      	add	sp, #12
 8009b24:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009b28:	f7ff ba10 	b.w	8008f4c <__malloc_unlock>
 8009b2c:	42a3      	cmp	r3, r4
 8009b2e:	d908      	bls.n	8009b42 <_free_r+0x46>
 8009b30:	6825      	ldr	r5, [r4, #0]
 8009b32:	1961      	adds	r1, r4, r5
 8009b34:	428b      	cmp	r3, r1
 8009b36:	bf01      	itttt	eq
 8009b38:	6819      	ldreq	r1, [r3, #0]
 8009b3a:	685b      	ldreq	r3, [r3, #4]
 8009b3c:	1949      	addeq	r1, r1, r5
 8009b3e:	6021      	streq	r1, [r4, #0]
 8009b40:	e7ed      	b.n	8009b1e <_free_r+0x22>
 8009b42:	461a      	mov	r2, r3
 8009b44:	685b      	ldr	r3, [r3, #4]
 8009b46:	b10b      	cbz	r3, 8009b4c <_free_r+0x50>
 8009b48:	42a3      	cmp	r3, r4
 8009b4a:	d9fa      	bls.n	8009b42 <_free_r+0x46>
 8009b4c:	6811      	ldr	r1, [r2, #0]
 8009b4e:	1855      	adds	r5, r2, r1
 8009b50:	42a5      	cmp	r5, r4
 8009b52:	d10b      	bne.n	8009b6c <_free_r+0x70>
 8009b54:	6824      	ldr	r4, [r4, #0]
 8009b56:	4421      	add	r1, r4
 8009b58:	1854      	adds	r4, r2, r1
 8009b5a:	42a3      	cmp	r3, r4
 8009b5c:	6011      	str	r1, [r2, #0]
 8009b5e:	d1e0      	bne.n	8009b22 <_free_r+0x26>
 8009b60:	681c      	ldr	r4, [r3, #0]
 8009b62:	685b      	ldr	r3, [r3, #4]
 8009b64:	6053      	str	r3, [r2, #4]
 8009b66:	440c      	add	r4, r1
 8009b68:	6014      	str	r4, [r2, #0]
 8009b6a:	e7da      	b.n	8009b22 <_free_r+0x26>
 8009b6c:	d902      	bls.n	8009b74 <_free_r+0x78>
 8009b6e:	230c      	movs	r3, #12
 8009b70:	6003      	str	r3, [r0, #0]
 8009b72:	e7d6      	b.n	8009b22 <_free_r+0x26>
 8009b74:	6825      	ldr	r5, [r4, #0]
 8009b76:	1961      	adds	r1, r4, r5
 8009b78:	428b      	cmp	r3, r1
 8009b7a:	bf04      	itt	eq
 8009b7c:	6819      	ldreq	r1, [r3, #0]
 8009b7e:	685b      	ldreq	r3, [r3, #4]
 8009b80:	6063      	str	r3, [r4, #4]
 8009b82:	bf04      	itt	eq
 8009b84:	1949      	addeq	r1, r1, r5
 8009b86:	6021      	streq	r1, [r4, #0]
 8009b88:	6054      	str	r4, [r2, #4]
 8009b8a:	e7ca      	b.n	8009b22 <_free_r+0x26>
 8009b8c:	b003      	add	sp, #12
 8009b8e:	bd30      	pop	{r4, r5, pc}
 8009b90:	20004d98 	.word	0x20004d98

08009b94 <__ascii_mbtowc>:
 8009b94:	b082      	sub	sp, #8
 8009b96:	b901      	cbnz	r1, 8009b9a <__ascii_mbtowc+0x6>
 8009b98:	a901      	add	r1, sp, #4
 8009b9a:	b142      	cbz	r2, 8009bae <__ascii_mbtowc+0x1a>
 8009b9c:	b14b      	cbz	r3, 8009bb2 <__ascii_mbtowc+0x1e>
 8009b9e:	7813      	ldrb	r3, [r2, #0]
 8009ba0:	600b      	str	r3, [r1, #0]
 8009ba2:	7812      	ldrb	r2, [r2, #0]
 8009ba4:	1e10      	subs	r0, r2, #0
 8009ba6:	bf18      	it	ne
 8009ba8:	2001      	movne	r0, #1
 8009baa:	b002      	add	sp, #8
 8009bac:	4770      	bx	lr
 8009bae:	4610      	mov	r0, r2
 8009bb0:	e7fb      	b.n	8009baa <__ascii_mbtowc+0x16>
 8009bb2:	f06f 0001 	mvn.w	r0, #1
 8009bb6:	e7f8      	b.n	8009baa <__ascii_mbtowc+0x16>

08009bb8 <_malloc_usable_size_r>:
 8009bb8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009bbc:	1f18      	subs	r0, r3, #4
 8009bbe:	2b00      	cmp	r3, #0
 8009bc0:	bfbc      	itt	lt
 8009bc2:	580b      	ldrlt	r3, [r1, r0]
 8009bc4:	18c0      	addlt	r0, r0, r3
 8009bc6:	4770      	bx	lr

08009bc8 <__ascii_wctomb>:
 8009bc8:	b149      	cbz	r1, 8009bde <__ascii_wctomb+0x16>
 8009bca:	2aff      	cmp	r2, #255	; 0xff
 8009bcc:	bf85      	ittet	hi
 8009bce:	238a      	movhi	r3, #138	; 0x8a
 8009bd0:	6003      	strhi	r3, [r0, #0]
 8009bd2:	700a      	strbls	r2, [r1, #0]
 8009bd4:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 8009bd8:	bf98      	it	ls
 8009bda:	2001      	movls	r0, #1
 8009bdc:	4770      	bx	lr
 8009bde:	4608      	mov	r0, r1
 8009be0:	4770      	bx	lr
	...

08009be4 <_init>:
 8009be4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009be6:	bf00      	nop
 8009be8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009bea:	bc08      	pop	{r3}
 8009bec:	469e      	mov	lr, r3
 8009bee:	4770      	bx	lr

08009bf0 <_fini>:
 8009bf0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009bf2:	bf00      	nop
 8009bf4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009bf6:	bc08      	pop	{r3}
 8009bf8:	469e      	mov	lr, r3
 8009bfa:	4770      	bx	lr
