 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 1
        -transition_time
Design : FIR
Version: I-2013.12-SP5-5
Date   : Mon May 14 20:45:09 2018
****************************************

Operating Conditions: slow   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: config_data_enable
              (input port clocked by clk)
  Endpoint: CONFIG_inst/tap_num_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: REGIN
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR                5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              1.00       1.00 r
  config_data_enable (in)                                 0.10      0.00       1.00 r
  config_data_enable (net)                      1                   0.00       1.00 r
  CONFIG_inst/config_data_enable (CONFIG)                           0.00       1.00 r
  CONFIG_inst/config_data_enable (net)                              0.00       1.00 r
  CONFIG_inst/U7/ZN (NAND2_X1)                            0.13      0.22       1.22 f
  CONFIG_inst/n2 (net)                         13                   0.00       1.22 f
  CONFIG_inst/U2/ZN (INV_X4)                              0.48      0.65       1.86 r
  CONFIG_inst/n40 (net)                       101                   0.00       1.86 r
  CONFIG_inst/U8/ZN (INV_X1)                              0.16      0.33       2.19 f
  CONFIG_inst/n11 (net)                        15                   0.00       2.19 f
  CONFIG_inst/U47/ZN (AOI22_X1)                           0.10      0.21       2.40 r
  CONFIG_inst/n134 (net)                        1                   0.00       2.40 r
  CONFIG_inst/U46/ZN (INV_X1)                             0.02      0.05       2.45 f
  CONFIG_inst/n318 (net)                        1                   0.00       2.45 f
  CONFIG_inst/tap_num_reg_0_/D (DFFS_X1)                  0.02      0.01       2.46 f
  data arrival time                                                            2.46

  clock clk (rise edge)                                             5.00       5.00
  clock network delay (ideal)                                       0.00       5.00
  CONFIG_inst/tap_num_reg_0_/CK (DFFS_X1)                           0.00       5.00 r
  library setup time                                               -0.16       4.84
  data required time                                                           4.84
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           4.84
  data arrival time                                                           -2.46
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  2.38


  Startpoint: data_out_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: data_out[7]
            (output port clocked by clk)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR                5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  data_out_reg_7_/CK (DFFR_X1)             0.00      0.00       0.00 r
  data_out_reg_7_/Q (DFFR_X1)              0.04      0.36       0.36 r
  data_out[7] (net)              2                   0.00       0.36 r
  data_out[7] (out)                        0.04      0.01       0.37 r
  data arrival time                                             0.37

  clock clk (rise edge)                              5.00       5.00
  clock network delay (ideal)                        0.00       5.00
  output external delay                             -1.00       4.00
  data required time                                            4.00
  ------------------------------------------------------------------------------------------
  data required time                                            4.00
  data arrival time                                            -0.37
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   3.63


  Startpoint: MAC_inst_1/op_1_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MAC_inst_1/ac_sum_old_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR                5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  MAC_inst_1/op_1_reg_1_/CK (DFFR_X1)                     0.00      0.00       0.00 r
  MAC_inst_1/op_1_reg_1_/Q (DFFR_X1)                      0.03      0.28       0.28 f
  MAC_inst_1/op_1[1] (net)                      3                   0.00       0.28 f
  MAC_inst_1/mac_operate_inst/op_1[1] (mac_operate_0)               0.00       0.28 f
  MAC_inst_1/mac_operate_inst/op_1[1] (net)                         0.00       0.28 f
  MAC_inst_1/mac_operate_inst/U56/ZN (NOR2_X1)            0.10      0.17       0.45 r
  MAC_inst_1/mac_operate_inst/n15 (net)         2                   0.00       0.45 r
  MAC_inst_1/mac_operate_inst/U55/ZN (INV_X1)             0.02      0.05       0.50 f
  MAC_inst_1/mac_operate_inst/n70 (net)         1                   0.00       0.50 f
  MAC_inst_1/mac_operate_inst/U54/ZN (NOR2_X1)            0.10      0.16       0.66 r
  MAC_inst_1/mac_operate_inst/n12 (net)         2                   0.00       0.66 r
  MAC_inst_1/mac_operate_inst/U41/ZN (NAND2_X1)           0.03      0.09       0.75 f
  MAC_inst_1/mac_operate_inst/n66 (net)         2                   0.00       0.75 f
  MAC_inst_1/mac_operate_inst/U37/ZN (NOR2_X1)            0.10      0.17       0.91 r
  MAC_inst_1/mac_operate_inst/n10 (net)         2                   0.00       0.91 r
  MAC_inst_1/mac_operate_inst/U24/ZN (NOR2_X1)            0.03      0.06       0.97 f
  MAC_inst_1/mac_operate_inst/n26 (net)         1                   0.00       0.97 f
  MAC_inst_1/mac_operate_inst/U50/Z (XOR2_X1)             0.03      0.22       1.19 f
  MAC_inst_1/mac_operate_inst/op_1_ori[5] (net)     1               0.00       1.19 f
  MAC_inst_1/mac_operate_inst/mult_128/a[5] (mac_operate_0_DW_mult_uns_1)     0.00     1.19 f
  MAC_inst_1/mac_operate_inst/mult_128/a[5] (net)                   0.00       1.19 f
  MAC_inst_1/mac_operate_inst/mult_128/U222/Z (CLKBUF_X2)     0.05     0.14     1.33 f
  MAC_inst_1/mac_operate_inst/mult_128/n261 (net)     6             0.00       1.33 f
  MAC_inst_1/mac_operate_inst/mult_128/U301/ZN (XNOR2_X2)     0.17     0.28     1.61 r
  MAC_inst_1/mac_operate_inst/mult_128/n252 (net)     7             0.00       1.61 r
  MAC_inst_1/mac_operate_inst/mult_128/U304/ZN (NOR2_X1)     0.04     0.09     1.71 f
  MAC_inst_1/mac_operate_inst/mult_128/n125 (net)     1             0.00       1.71 f
  MAC_inst_1/mac_operate_inst/mult_128/U92/S (FA_X1)      0.06      0.43       2.14 f
  MAC_inst_1/mac_operate_inst/mult_128/n98 (net)     1              0.00       2.14 f
  MAC_inst_1/mac_operate_inst/mult_128/U91/S (FA_X1)      0.06      0.40       2.54 f
  MAC_inst_1/mac_operate_inst/mult_128/n96 (net)     2              0.00       2.54 f
  MAC_inst_1/mac_operate_inst/mult_128/U353/ZN (NOR2_X2)     0.09     0.16     2.70 r
  MAC_inst_1/mac_operate_inst/mult_128/n42 (net)     1              0.00       2.70 r
  MAC_inst_1/mac_operate_inst/mult_128/U352/ZN (OAI21_X4)     0.04     0.10     2.79 f
  MAC_inst_1/mac_operate_inst/mult_128/n41 (net)     3              0.00       2.79 f
  MAC_inst_1/mac_operate_inst/mult_128/U209/ZN (INV_X1)     0.04     0.08      2.87 r
  MAC_inst_1/mac_operate_inst/mult_128/n40 (net)     2              0.00       2.87 r
  MAC_inst_1/mac_operate_inst/mult_128/U332/ZN (OAI21_X1)     0.04     0.06     2.94 f
  MAC_inst_1/mac_operate_inst/mult_128/n37 (net)     1              0.00       2.94 f
  MAC_inst_1/mac_operate_inst/mult_128/U355/ZN (XNOR2_X1)     0.04     0.16     3.09 f
  MAC_inst_1/mac_operate_inst/mult_128/product[8] (net)     2       0.00       3.09 f
  MAC_inst_1/mac_operate_inst/mult_128/product[8] (mac_operate_0_DW_mult_uns_1)     0.00     3.09 f
  MAC_inst_1/mac_operate_inst/mul_temp[8] (net)                     0.00       3.09 f
  MAC_inst_1/mac_operate_inst/U4/ZN (NOR2_X1)             0.10      0.15       3.24 r
  MAC_inst_1/mac_operate_inst/n5 (net)          2                   0.00       3.24 r
  MAC_inst_1/mac_operate_inst/U8/ZN (NOR2_X1)             0.06      0.07       3.31 f
  MAC_inst_1/mac_operate_inst/n50 (net)         1                   0.00       3.31 f
  MAC_inst_1/mac_operate_inst/U39/Z (XOR2_X1)             0.04      0.25       3.55 f
  MAC_inst_1/mac_operate_inst/n57 (net)         2                   0.00       3.55 f
  MAC_inst_1/mac_operate_inst/add_131/B[2] (mac_operate_0_DW01_add_1)     0.00     3.55 f
  MAC_inst_1/mac_operate_inst/add_131/B[2] (net)                    0.00       3.55 f
  MAC_inst_1/mac_operate_inst/add_131/U75/ZN (OR2_X2)     0.03      0.18       3.74 f
  MAC_inst_1/mac_operate_inst/add_131/n96 (net)     2               0.00       3.74 f
  MAC_inst_1/mac_operate_inst/add_131/U128/ZN (AOI21_X2)     0.11     0.15     3.89 r
  MAC_inst_1/mac_operate_inst/add_131/n36 (net)     2               0.00       3.89 r
  MAC_inst_1/mac_operate_inst/add_131/U125/ZN (OAI21_X2)     0.04     0.11     4.00 f
  MAC_inst_1/mac_operate_inst/add_131/n33 (net)     2               0.00       4.00 f
  MAC_inst_1/mac_operate_inst/add_131/U127/ZN (AOI21_X2)     0.11     0.18     4.17 r
  MAC_inst_1/mac_operate_inst/add_131/n28 (net)     2               0.00       4.17 r
  MAC_inst_1/mac_operate_inst/add_131/U105/ZN (OAI21_X2)     0.04     0.10     4.28 f
  MAC_inst_1/mac_operate_inst/add_131/n25 (net)     2               0.00       4.28 f
  MAC_inst_1/mac_operate_inst/add_131/U107/ZN (AOI21_X2)     0.10     0.17     4.45 r
  MAC_inst_1/mac_operate_inst/add_131/n16 (net)     2               0.00       4.45 r
  MAC_inst_1/mac_operate_inst/add_131/U103/ZN (OAI21_X2)     0.04     0.08     4.53 f
  MAC_inst_1/mac_operate_inst/add_131/n13 (net)     1               0.00       4.53 f
  MAC_inst_1/mac_operate_inst/add_131/U116/ZN (XNOR2_X1)     0.08     0.13     4.66 r
  MAC_inst_1/mac_operate_inst/add_131/SUM[9] (net)     1            0.00       4.66 r
  MAC_inst_1/mac_operate_inst/add_131/SUM[9] (mac_operate_0_DW01_add_1)     0.00     4.66 r
  MAC_inst_1/mac_operate_inst/ac_sum_new[9] (net)                   0.00       4.66 r
  MAC_inst_1/mac_operate_inst/ac_sum_new[9] (mac_operate_0)         0.00       4.66 r
  MAC_inst_1/ac_sum_new[9] (net)                                    0.00       4.66 r
  MAC_inst_1/U74/ZN (INV_X1)                              0.02      0.06       4.71 f
  MAC_inst_1/n71 (net)                          2                   0.00       4.71 f
  MAC_inst_1/U75/ZN (OAI22_X1)                            0.10      0.17       4.88 r
  MAC_inst_1/n95 (net)                          1                   0.00       4.88 r
  MAC_inst_1/ac_sum_old_reg_9_/D (DFFR_X1)                0.10      0.01       4.89 r
  data arrival time                                                            4.89

  clock clk (rise edge)                                             5.00       5.00
  clock network delay (ideal)                                       0.00       5.00
  MAC_inst_1/ac_sum_old_reg_9_/CK (DFFR_X1)                         0.00       5.00 r
  library setup time                                               -0.11       4.89
  data required time                                                           4.89
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           4.89
  data arrival time                                                           -4.89
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.00


1
