wb_dma_ch_pri_enc/wire_pri27_out 1.829129 0.609966 0.264771 1.505372 -0.290276 -0.349256 -0.750062 -0.339684 0.193471 -0.091987 -1.138461 3.103333 -2.917156 -0.116117 -1.565735 -0.473587 -3.369264 1.423454 1.739302 -0.514148
wb_dma_de/always_23/block_1/case_1/block_7/if_1/block_1/stmt_2 5.349873 2.804832 -1.691956 2.213583 -0.411923 1.303021 -0.974309 0.628912 -0.314055 2.714575 -0.542100 1.230000 -0.602439 -0.745599 -0.937169 0.913717 1.212316 -0.540408 2.446470 -0.514571
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.735948 1.448429 0.818142 0.219270 -0.101094 -0.456099 0.255301 0.909854 -0.080514 -2.043609 -1.216050 1.560664 -1.723958 -1.157789 -1.657284 -0.765439 -3.223495 -0.741850 2.093296 -1.026802
wb_dma_ch_sel/always_5/stmt_1/expr_1 1.249899 3.798646 2.258963 -0.987491 1.094061 -0.438166 0.823344 -4.117574 -1.602756 0.525319 -2.783760 2.156755 -0.827966 1.004547 -0.757964 1.439991 0.575015 0.847312 1.771411 -1.246843
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/cond -0.735948 1.448429 0.818142 0.219270 -0.101094 -0.456099 0.255301 0.909854 -0.080514 -2.043609 -1.216050 1.560664 -1.723958 -1.157789 -1.657284 -0.765439 -3.223495 -0.741850 2.093296 -1.026802
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1 0.326218 -1.507619 -0.724904 3.183972 -0.737908 0.010325 0.606270 -1.195123 2.473197 -0.929081 0.664025 2.764502 -1.647455 -0.787630 -3.761830 -1.524507 -2.105464 3.784900 -0.052645 -1.275607
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.614403 -2.248004 -2.158356 1.993928 1.010533 -0.139819 -0.202508 0.704541 2.402264 1.142609 1.311259 3.397944 -0.561923 0.326737 -2.509408 0.474912 -0.385640 4.848544 1.301038 -1.285691
wb_dma_ch_rf/assign_1_ch_adr0 -2.490213 -2.499140 -0.159417 -1.646538 1.922518 -1.816136 0.822908 1.740436 2.019222 0.969621 2.223560 1.597558 2.453961 2.206021 1.191423 1.709231 0.441488 3.331671 2.815171 -0.972033
wb_dma_ch_rf/reg_ch_busy -3.212333 -1.675135 -0.958257 -3.347655 -2.325001 0.265839 -1.469796 -1.685661 -2.453103 -4.155866 0.616544 0.724291 -1.133075 0.795583 1.943103 0.223982 -1.052071 0.487799 2.552246 -2.730280
wb_dma_wb_slv/always_5 -1.411544 1.591619 -1.273351 -2.737420 -1.922575 -3.418862 0.511439 -0.148211 1.066685 4.997966 0.688232 0.215433 1.140942 -0.326198 2.354989 -2.028878 -0.844192 -1.016677 2.810989 0.357053
wb_dma_wb_slv/always_4 -0.287701 2.752380 1.959377 1.591795 -1.571749 -2.421187 0.990245 1.812542 3.219311 7.468855 2.380013 1.493998 2.518021 0.886866 3.957879 -0.274971 0.594496 -2.853516 2.412008 2.708658
wb_dma_wb_slv/always_3 0.485335 -0.165399 2.358692 1.175810 -2.385985 -1.475641 -1.724314 0.730171 3.199632 1.693204 2.643742 1.459417 1.349281 -0.116706 -1.158242 -3.102514 1.347026 4.507900 -4.508652 0.836576
wb_dma_wb_slv/always_1 -3.199229 2.809637 6.690963 1.555882 -2.816672 -4.464774 0.936454 2.181298 2.612076 3.819955 -1.106243 3.886007 2.779400 -1.192937 2.436697 -0.034603 -1.036400 -1.626644 1.379524 1.119452
wb_dma_ch_sel/always_44/case_1/cond -1.062744 -3.198427 -0.802034 1.717372 -0.684997 -1.762456 1.423711 1.598228 2.529908 2.045868 2.185143 2.307092 2.489721 1.515808 -0.253343 0.175415 1.742916 2.614742 3.261997 -0.244499
wb_dma_rf/wire_ch0_csr 1.282410 1.419324 5.356518 -5.687988 -0.503034 -2.096019 -3.226504 -0.928351 -1.375982 -0.051933 -1.947224 -0.539569 0.233270 -1.472492 4.929085 2.371744 -1.863626 -1.060554 -2.993197 -0.603005
wb_dma_de/wire_done 2.597267 1.538051 0.002339 -0.424216 0.187478 -0.232808 -1.423940 -2.446797 -0.857737 0.805363 -2.177544 1.207885 -3.475525 -0.942206 0.181307 0.574284 -3.285478 0.597045 -0.757745 -0.839762
wb_dma_ch_pri_enc/wire_pri11_out 1.829129 0.609966 0.264771 1.505372 -0.290276 -0.349256 -0.750062 -0.339684 0.193471 -0.091987 -1.138461 3.103333 -2.917156 -0.116117 -1.565735 -0.473587 -3.369264 1.423454 1.739302 -0.514148
wb_dma_de/always_6/if_1/if_1/stmt_1/expr_1 1.281846 1.360879 -0.546803 -1.918296 -0.640876 0.541771 -0.723276 -3.371900 -1.283350 -2.725946 -1.612345 -2.659894 -2.542827 -2.630451 0.029906 0.423663 -3.699118 -0.555075 -1.698742 -3.080114
wb_dma_ch_rf/assign_27_ptr_inv/expr_1 2.804383 -2.348019 -2.504063 0.841277 -0.909889 0.588391 -0.646495 -1.728372 1.137040 -1.256511 1.156850 -1.392872 -1.767147 -1.423085 -2.021570 -0.398244 -2.919361 2.007888 0.226020 -2.531836
wb_dma_de/always_13/stmt_1 2.876940 1.767645 1.626966 -0.693315 1.721118 -0.341517 -1.649042 -2.106717 -1.404688 1.369048 -2.289841 2.664767 -1.182496 1.123347 -0.672547 1.228596 0.604502 3.309165 -0.648910 -0.342071
wb_dma_de/always_4/if_1 0.182538 1.667586 0.142891 -1.327347 -0.158594 -1.151641 -0.946779 -3.435640 -0.905054 0.720899 -1.952576 1.955543 -2.854151 -0.392489 0.585233 -0.209653 -3.750493 1.333142 0.790990 -1.503827
wb_dma_ch_arb/input_req 2.456114 -3.824984 -0.708425 1.112855 -1.891945 -0.576463 0.418036 -2.835824 3.123054 1.469407 1.948486 -0.102031 -3.079172 0.706815 -0.818510 -1.412414 -1.936770 2.186697 -4.005184 1.760729
wb_dma_wb_mast/input_mast_din 3.940938 1.928695 0.279667 -0.202721 0.128511 -0.313146 -0.726919 3.151237 1.027000 1.078260 0.062446 -2.172866 -0.158399 -2.438496 1.050064 2.207100 -2.400479 -2.404441 0.305526 -1.240131
wb_dma_ch_pri_enc/wire_pri20_out 1.829129 0.609966 0.264771 1.505372 -0.290276 -0.349256 -0.750062 -0.339684 0.193471 -0.091987 -1.138461 3.103333 -2.917156 -0.116117 -1.565735 -0.473587 -3.369264 1.423454 1.739302 -0.514148
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.859772 -0.734675 -0.611813 -4.655763 0.548267 -3.990202 0.628426 -1.413106 1.946364 3.057364 0.815143 0.566581 0.448260 0.518330 1.891823 0.095673 -2.027617 2.585845 1.907473 -1.614507
wb_dma_ch_rf/always_26/if_1/if_1 2.051467 2.608981 0.695267 0.329021 -0.250275 -0.980857 -3.422086 -1.320818 -2.372676 3.576666 -3.138194 2.979568 -0.322432 -0.580981 -0.740628 -2.005859 1.319101 3.038067 -2.145899 0.806248
wb_dma_ch_rf/always_4/if_1/block_1/if_1/stmt_1 -0.894236 0.619745 -1.214848 1.285495 1.015429 -0.045914 -0.144529 3.515003 -0.325692 0.640863 -0.347090 1.293050 0.845471 -0.709474 0.536863 0.913545 -1.248618 -1.723326 4.469538 -0.716636
wb_dma_ch_sel/assign_145_req_p0/expr_1 0.516846 0.464357 -1.567291 -2.473415 -0.723711 -2.057889 -0.559528 -3.593974 0.228489 4.651435 0.309872 0.363670 -0.150895 0.829231 2.194840 -0.751692 -0.518943 1.933168 0.575369 -0.270977
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.565137 -1.059662 -2.560466 -0.850248 -0.322728 -0.692029 -1.004700 -1.332268 0.589722 0.571591 0.207133 0.566087 -2.334166 -0.799707 -0.959109 -0.115895 -3.401938 2.073211 2.045974 -2.271372
wb_dma_de/always_23/block_1/case_1/block_2/stmt_1 0.704493 1.798988 0.265814 -1.020034 0.334051 -0.390332 1.605792 0.478163 -0.527674 0.290250 -0.259751 0.388604 -0.340822 1.385130 0.132033 0.622384 -0.963852 -2.687768 5.136884 0.189907
wb_dma_ch_sel/wire_ch_sel -0.735907 -3.065928 1.883855 -1.388375 -1.801031 -1.562676 -0.652073 -5.296813 0.347897 0.058744 -0.162583 1.935362 -0.906404 1.747779 1.692321 0.854260 0.872214 4.901678 -3.406086 -0.472338
wb_dma_rf/inst_u19 1.278647 -0.033835 0.853008 -0.054614 -0.304643 -2.371740 0.108130 -2.007707 2.191625 2.911043 0.001603 2.565197 -1.662686 0.699835 -0.745045 -1.126191 -2.476831 3.366466 -0.025844 0.220635
wb_dma_rf/inst_u18 1.278647 -0.033835 0.853008 -0.054614 -0.304643 -2.371740 0.108130 -2.007707 2.191625 2.911043 0.001603 2.565197 -1.662686 0.699835 -0.745045 -1.126191 -2.476831 3.366466 -0.025844 0.220635
wb_dma_rf/inst_u17 1.278647 -0.033835 0.853008 -0.054614 -0.304643 -2.371740 0.108130 -2.007707 2.191625 2.911043 0.001603 2.565197 -1.662686 0.699835 -0.745045 -1.126191 -2.476831 3.366466 -0.025844 0.220635
wb_dma_rf/inst_u16 1.278647 -0.033835 0.853008 -0.054614 -0.304643 -2.371740 0.108130 -2.007707 2.191625 2.911043 0.001603 2.565197 -1.662686 0.699835 -0.745045 -1.126191 -2.476831 3.366466 -0.025844 0.220635
wb_dma_rf/inst_u15 1.278647 -0.033835 0.853008 -0.054614 -0.304643 -2.371740 0.108130 -2.007707 2.191625 2.911043 0.001603 2.565197 -1.662686 0.699835 -0.745045 -1.126191 -2.476831 3.366466 -0.025844 0.220635
wb_dma_rf/inst_u14 1.278647 -0.033835 0.853008 -0.054614 -0.304643 -2.371740 0.108130 -2.007707 2.191625 2.911043 0.001603 2.565197 -1.662686 0.699835 -0.745045 -1.126191 -2.476831 3.366466 -0.025844 0.220635
wb_dma_rf/inst_u13 1.278647 -0.033835 0.853008 -0.054614 -0.304643 -2.371740 0.108130 -2.007707 2.191625 2.911043 0.001603 2.565197 -1.662686 0.699835 -0.745045 -1.126191 -2.476831 3.366466 -0.025844 0.220635
wb_dma_rf/inst_u12 1.278647 -0.033835 0.853008 -0.054614 -0.304643 -2.371740 0.108130 -2.007707 2.191625 2.911043 0.001603 2.565197 -1.662686 0.699835 -0.745045 -1.126191 -2.476831 3.366466 -0.025844 0.220635
wb_dma_rf/inst_u11 1.278647 -0.033835 0.853008 -0.054614 -0.304643 -2.371740 0.108130 -2.007707 2.191625 2.911043 0.001603 2.565197 -1.662686 0.699835 -0.745045 -1.126191 -2.476831 3.366466 -0.025844 0.220635
wb_dma_rf/inst_u10 1.278647 -0.033835 0.853008 -0.054614 -0.304643 -2.371740 0.108130 -2.007707 2.191625 2.911043 0.001603 2.565197 -1.662686 0.699835 -0.745045 -1.126191 -2.476831 3.366466 -0.025844 0.220635
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/stmt_2 -4.390533 1.978948 -0.302079 0.607256 2.913116 0.860582 -1.194960 -1.968464 -0.563638 0.421449 0.990429 -2.249637 1.514030 0.007110 3.265152 -0.208454 -6.253726 2.314694 -1.656417 -1.285478
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/stmt_1 3.417601 0.575467 -0.689933 0.817210 3.058448 1.855635 0.056137 1.345769 2.522807 3.312078 4.306383 0.151163 -1.147265 5.041655 1.361088 0.175089 -1.692194 0.719291 3.221574 2.664714
wb_dma/input_wb1_ack_i -1.204799 1.087982 0.073878 -0.888065 0.028115 -1.782042 1.208943 0.880955 0.681742 -0.228176 -1.517001 0.692910 -2.163509 -0.294442 -0.429423 -2.241711 -2.909865 0.088893 -0.780342 1.425440
wb_dma/wire_slv0_we -0.827241 0.368568 0.825919 0.602190 -2.138658 -1.105089 -2.188725 -2.245733 1.585326 2.197640 1.546770 0.624648 0.830461 -0.914581 0.010713 -2.821184 1.328987 4.334369 -5.909160 -0.217277
wb_dma_ch_rf/reg_ch_sz_inf -0.853870 1.293716 -1.464820 -2.310668 0.695921 0.260197 -1.101788 -0.322381 -2.440204 -0.969811 -1.291976 0.146847 -0.389393 -0.678472 1.383307 1.323644 -0.995532 -0.937478 2.747982 -2.260058
wb_dma_ch_rf -1.890909 1.184795 1.275710 -0.250570 0.294748 -0.338196 -0.260479 -3.129990 0.438948 1.580464 0.378992 0.416553 2.652870 0.637613 0.943206 -0.276843 2.845419 3.348724 -2.555542 -0.614306
wb_dma_ch_sel/wire_gnt_p1_d -0.735948 1.448429 0.818142 0.219270 -0.101094 -0.456099 0.255301 0.909854 -0.080514 -2.043609 -1.216050 1.560664 -1.723958 -1.157789 -1.657284 -0.765439 -3.223495 -0.741850 2.093296 -1.026802
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1 4.205489 1.197294 -2.893813 1.208990 -1.042918 2.421082 -1.554061 -3.741354 -1.452392 0.821206 -0.541344 -1.108144 -1.592744 -1.331915 1.211477 2.149785 0.383432 -0.061637 -0.201814 -2.543426
wb_dma_ch_sel/input_ch1_txsz 3.199330 3.110324 1.756619 1.789297 0.032689 -0.330569 -0.350711 3.488539 0.481562 0.174436 -1.650064 2.029724 -1.174347 -1.797534 -1.651322 0.678600 -2.003901 -1.484794 1.726280 -0.130558
wb_dma/wire_ch3_txsz 3.673828 -0.733666 -1.620746 1.054485 -0.157968 -0.541005 -1.215354 -0.100730 1.030010 2.180232 0.332399 2.050522 -1.858123 0.141179 -0.708251 0.288392 -2.323174 2.394606 2.083399 -0.822440
wb_dma_ch_sel/assign_7_pri2 2.565137 -1.059662 -2.560466 -0.850248 -0.322728 -0.692029 -1.004700 -1.332268 0.589722 0.571591 0.207133 0.566087 -2.334166 -0.799707 -0.959109 -0.115895 -3.401938 2.073211 2.045974 -2.271372
wb_dma_ch_pri_enc/inst_u30 1.829129 0.609966 0.264771 1.505372 -0.290276 -0.349256 -0.750062 -0.339684 0.193471 -0.091987 -1.138461 3.103333 -2.917156 -0.116117 -1.565735 -0.473587 -3.369264 1.423454 1.739302 -0.514148
wb_dma/assign_3_dma_nd 1.182589 -0.517590 -2.274665 -3.052129 -0.485796 -2.340302 -0.362892 -3.251469 1.541524 2.214047 0.349562 -1.203636 -1.740659 -1.644918 0.263318 -0.781457 -4.053058 2.058707 0.184448 -2.563355
wb_dma_ch_rf/assign_6_pointer 1.176309 -2.844885 0.304356 7.288095 -0.950103 1.344189 -1.420860 -0.441227 0.494346 1.515923 0.849211 -0.046261 0.746983 0.179106 2.777246 1.461139 -3.731135 -0.069541 2.140152 -0.413822
wb_dma_ch_rf/wire_ch_adr0_dewe -0.549631 -0.783433 -0.695200 -1.673345 -0.286843 -2.301645 0.396433 1.079330 1.108096 2.579072 1.187457 1.811582 0.998428 1.597591 0.776486 -0.385533 0.159148 1.349065 3.642450 0.149001
wb_dma_ch_pri_enc/always_2/if_1/cond 1.829129 0.609966 0.264771 1.505372 -0.290276 -0.349256 -0.750062 -0.339684 0.193471 -0.091987 -1.138461 3.103333 -2.917156 -0.116117 -1.565735 -0.473587 -3.369264 1.423454 1.739302 -0.514148
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/cond 3.177016 -2.502006 -0.539423 1.994604 0.800206 0.658502 -1.843214 2.058501 0.054338 0.363091 0.868823 2.318225 -1.463591 2.316839 0.053256 1.061150 -1.654621 2.155008 2.486962 0.717264
wb_dma_ch_sel/input_ch0_txsz 4.235076 2.562706 -2.253784 -0.477541 0.322780 1.464556 -2.117221 -1.937575 -2.206187 2.077107 -1.550237 -0.624022 -1.427068 -1.113417 1.663545 2.103227 0.164612 -0.798945 0.434010 -1.598881
wb_dma_ch_sel/always_2 1.182589 -0.517590 -2.274665 -3.052129 -0.485796 -2.340302 -0.362892 -3.251469 1.541524 2.214047 0.349562 -1.203636 -1.740659 -1.644918 0.263318 -0.781457 -4.053058 2.058707 0.184448 -2.563355
wb_dma_ch_sel/always_3 5.000276 -1.206279 -2.510471 0.388075 -0.160635 0.153151 -1.092961 -2.189417 1.746351 1.969999 0.719611 -2.034696 -1.887396 -1.932239 -0.638237 0.697988 -2.271986 1.920163 -2.133137 -1.781279
wb_dma_rf/input_de_txsz_we 3.063023 1.626494 -2.021827 -1.244181 -1.119281 -0.193337 -2.095764 -0.093456 -1.426273 2.459733 -1.456419 -0.850487 -1.963356 -2.305955 2.906610 1.549976 -2.095531 -2.823031 0.535859 -0.914857
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.614403 -2.248004 -2.158356 1.993928 1.010533 -0.139819 -0.202508 0.704541 2.402264 1.142609 1.311259 3.397944 -0.561923 0.326737 -2.509408 0.474912 -0.385640 4.848544 1.301038 -1.285691
wb_dma_ch_sel/assign_145_req_p0 0.516846 0.464357 -1.567291 -2.473415 -0.723711 -2.057889 -0.559528 -3.593974 0.228489 4.651435 0.309872 0.363670 -0.150895 0.829231 2.194840 -0.751692 -0.518943 1.933168 0.575369 -0.270977
wb_dma_de/always_3/if_1/if_1/cond -0.334832 0.691632 -2.812232 -1.091502 -1.969014 -0.979448 0.574386 -0.277248 0.458948 2.024293 1.336068 -1.722816 1.143397 -1.121983 -0.347762 -2.748295 -0.359116 -1.372689 2.676239 -0.565557
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.614403 -2.248004 -2.158356 1.993928 1.010533 -0.139819 -0.202508 0.704541 2.402264 1.142609 1.311259 3.397944 -0.561923 0.326737 -2.509408 0.474912 -0.385640 4.848544 1.301038 -1.285691
wb_dma_rf/always_1/case_1 -4.470226 0.219806 -0.108625 2.242322 0.371254 -1.163767 1.457562 0.064886 -1.416026 -1.605691 -2.382446 -0.261940 2.439295 -1.677117 0.734010 0.497645 -1.855440 -0.807917 3.102441 -3.272393
wb_dma_rf/always_2/if_1/if_1/stmt_1 -1.568355 2.611879 0.306961 -1.077490 -1.039537 -0.763241 -0.650945 0.972729 -1.762203 0.349214 0.358288 2.796609 0.099261 2.162628 0.730099 -1.750882 -0.614420 -1.146221 5.928600 0.242388
wb_dma_ch_sel/assign_99_valid/expr_1 -0.808542 0.064227 -1.318697 -1.456719 0.042602 -1.169074 1.163731 -4.695520 1.698990 4.077184 2.119131 -0.946863 2.765471 1.411343 0.676218 -0.897974 2.757468 3.774122 -0.456712 -0.897581
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.859772 -0.734675 -0.611813 -4.655763 0.548267 -3.990202 0.628426 -1.413106 1.946364 3.057364 0.815143 0.566581 0.448260 0.518330 1.891823 0.095673 -2.027617 2.585845 1.907473 -1.614507
wb_dma_wb_slv/reg_slv_adr -3.199229 2.809637 6.690963 1.555882 -2.816672 -4.464774 0.936454 2.181298 2.612076 3.819955 -1.106243 3.886007 2.779400 -1.192937 2.436697 -0.034603 -1.036400 -1.626644 1.379524 1.119452
wb_dma_ch_sel/assign_8_pri2 2.565137 -1.059662 -2.560466 -0.850248 -0.322728 -0.692029 -1.004700 -1.332268 0.589722 0.571591 0.207133 0.566087 -2.334166 -0.799707 -0.959109 -0.115895 -3.401938 2.073211 2.045974 -2.271372
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/if_1/cond -0.853870 1.293716 -1.464820 -2.310668 0.695921 0.260197 -1.101788 -0.322381 -2.440204 -0.969811 -1.291976 0.146847 -0.389393 -0.678472 1.383307 1.323644 -0.995532 -0.937478 2.747982 -2.260058
wb_dma_wb_mast/wire_wb_cyc_o -0.735948 1.448429 0.818142 0.219270 -0.101094 -0.456099 0.255301 0.909854 -0.080514 -2.043609 -1.216050 1.560664 -1.723958 -1.157789 -1.657284 -0.765439 -3.223495 -0.741850 2.093296 -1.026802
wb_dma_ch_rf/always_5/if_1/block_1/if_1/stmt_1 0.609533 -0.295428 -2.874549 1.448811 0.007716 0.930054 -0.804480 3.649882 0.941281 -0.779284 1.688791 0.311884 0.378401 -1.274949 -1.650224 -0.898006 -0.575854 0.030781 2.568385 -1.159714
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.829129 0.609966 0.264771 1.505372 -0.290276 -0.349256 -0.750062 -0.339684 0.193471 -0.091987 -1.138461 3.103333 -2.917156 -0.116117 -1.565735 -0.473587 -3.369264 1.423454 1.739302 -0.514148
wb_dma/wire_paused 0.704493 1.798988 0.265814 -1.020034 0.334051 -0.390332 1.605792 0.478163 -0.527674 0.290250 -0.259751 0.388604 -0.340822 1.385130 0.132033 0.622384 -0.963852 -2.687768 5.136884 0.189907
wb_dma_ch_rf/always_8/stmt_1/expr_1 -3.212333 -1.675135 -0.958257 -3.347655 -2.325001 0.265839 -1.469796 -1.685661 -2.453103 -4.155866 0.616544 0.724291 -1.133075 0.795583 1.943103 0.223982 -1.052071 0.487799 2.552246 -2.730280
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1 -0.735948 1.448429 0.818142 0.219270 -0.101094 -0.456099 0.255301 0.909854 -0.080514 -2.043609 -1.216050 1.560664 -1.723958 -1.157789 -1.657284 -0.765439 -3.223495 -0.741850 2.093296 -1.026802
wb_dma_de/assign_67_dma_done_all 3.710525 0.393332 -2.173733 -1.309601 0.696817 0.306079 -1.984789 -1.829452 -0.906485 2.023948 -0.922784 -0.879604 -2.107384 -1.053484 1.649173 1.893346 -1.890637 0.316683 -0.584905 -1.420531
wb_dma_ch_rf/always_6/if_1/if_1/block_1 2.151248 -0.472822 2.419498 -1.141253 -0.288821 -0.897580 3.181861 -5.312427 1.961561 0.867694 0.425852 -2.068862 -0.856712 1.935673 -0.140287 1.245387 0.114778 0.823053 -2.264649 0.529462
wb_dma_ch_arb/always_2/block_1/case_1/if_3 2.649096 -2.664803 -2.317077 2.842210 -0.567620 0.208936 -0.098606 -0.998202 2.833474 0.791698 1.945237 1.087459 -0.655247 -0.605781 -2.836573 -0.519841 -1.219179 4.282269 0.178051 -1.700857
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.545793 -0.232717 -1.569561 -3.094207 -1.601900 -3.079536 1.041298 -1.470524 2.255748 3.789202 1.486242 -2.275481 1.042762 -1.143422 0.812373 -2.263488 -0.902407 -0.084063 0.089454 -0.266060
wb_dma_ch_arb/always_2/block_1/case_1/if_1 1.657563 -2.251386 -2.670938 0.448953 -1.832496 -1.519918 0.298290 -2.382078 3.349798 4.375117 2.259772 -1.365316 -0.249222 -0.964729 -0.269684 -2.450967 -1.068851 2.084775 -2.100042 0.475572
wb_dma_ch_arb/always_2/block_1/case_1/if_4 1.614403 -2.248004 -2.158356 1.993928 1.010533 -0.139819 -0.202508 0.704541 2.402264 1.142609 1.311259 3.397944 -0.561923 0.326737 -2.509408 0.474912 -0.385640 4.848544 1.301038 -1.285691
wb_dma_ch_sel/always_39/case_1/stmt_4 2.565137 -1.059662 -2.560466 -0.850248 -0.322728 -0.692029 -1.004700 -1.332268 0.589722 0.571591 0.207133 0.566087 -2.334166 -0.799707 -0.959109 -0.115895 -3.401938 2.073211 2.045974 -2.271372
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.829129 0.609966 0.264771 1.505372 -0.290276 -0.349256 -0.750062 -0.339684 0.193471 -0.091987 -1.138461 3.103333 -2.917156 -0.116117 -1.565735 -0.473587 -3.369264 1.423454 1.739302 -0.514148
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.545793 -0.232717 -1.569561 -3.094207 -1.601900 -3.079536 1.041298 -1.470524 2.255748 3.789202 1.486242 -2.275481 1.042762 -1.143422 0.812373 -2.263488 -0.902407 -0.084063 0.089454 -0.266060
wb_dma_ch_pri_enc/wire_pri14_out 1.829129 0.609966 0.264771 1.505372 -0.290276 -0.349256 -0.750062 -0.339684 0.193471 -0.091987 -1.138461 3.103333 -2.917156 -0.116117 -1.565735 -0.473587 -3.369264 1.423454 1.739302 -0.514148
wb_dma_ch_sel/always_39/case_1/stmt_1 1.182589 -0.517590 -2.274665 -3.052129 -0.485796 -2.340302 -0.362892 -3.251469 1.541524 2.214047 0.349562 -1.203636 -1.740659 -1.644918 0.263318 -0.781457 -4.053058 2.058707 0.184448 -2.563355
wb_dma_rf/wire_ch6_csr 2.278032 -0.073318 0.676758 -0.679316 2.395795 -0.132036 -0.348133 -2.487877 1.101784 2.563736 -0.205954 -0.933255 0.158949 0.286694 0.565798 1.698813 0.523331 2.620631 -3.682515 0.145442
wb_dma_ch_rf/always_11/if_1/if_1/stmt_1 -1.453594 1.758492 -0.439812 -2.836793 -0.860174 -3.376366 0.103957 -0.056048 1.333617 3.187750 -0.520842 -0.154387 -0.527474 -2.223980 2.666188 -0.328430 -3.911307 -1.352900 1.392015 -1.293257
wb_dma_wb_if/input_wb_we_i -1.750568 4.702745 1.653164 -4.348009 2.950877 -2.598498 0.304489 3.476032 1.298416 3.269292 0.712307 -0.208230 0.150897 1.098126 0.593215 -2.559263 -4.243076 -0.700042 0.626469 2.902591
wb_dma_ch_sel/assign_141_req_p0 0.516846 0.464357 -1.567291 -2.473415 -0.723711 -2.057889 -0.559528 -3.593974 0.228489 4.651435 0.309872 0.363670 -0.150895 0.829231 2.194840 -0.751692 -0.518943 1.933168 0.575369 -0.270977
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.363797 -3.066058 0.570735 -5.148011 0.142306 -4.817443 0.924933 0.289183 3.336752 1.976860 0.312983 -1.020411 -0.309474 -1.305680 0.517586 0.864567 -1.685205 1.339364 -0.786727 -1.106461
wb_dma_ch_sel_checker 1.666586 0.733988 -0.038352 2.451937 -0.172015 -0.487640 -0.365847 2.814304 1.127484 2.229231 0.387185 2.759281 0.157102 0.210455 -0.310871 0.190660 -0.741023 0.359368 2.993083 0.463069
wb_dma_ch_rf/reg_ch_dis 2.902089 1.937528 0.953393 -1.277872 0.461678 -1.038723 -2.129710 -3.515358 -1.759649 3.691003 -2.284234 2.378171 -1.205423 1.401775 0.361319 -0.386603 1.061748 3.249537 -1.667617 0.942254
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/if_1 3.556194 -3.618345 -0.597734 3.171031 -0.487640 1.425506 -2.035029 -0.067356 0.269514 -1.250613 1.736712 -0.318015 -1.841979 1.556653 -0.107266 0.189142 -3.784243 2.129259 1.333175 -0.318137
wb_dma_rf/wire_ch0_am1 -0.566246 1.445430 0.044446 -0.773346 -0.461762 -1.079505 -0.552769 0.285601 -1.369274 -1.119577 -1.314290 0.075404 2.774766 -2.115813 -3.328398 -1.516569 1.130792 1.630408 2.777752 -3.250810
wb_dma_ch_rf/wire_pointer_we 0.609533 -0.295428 -2.874549 1.448811 0.007716 0.930054 -0.804480 3.649882 0.941281 -0.779284 1.688791 0.311884 0.378401 -1.274949 -1.650224 -0.898006 -0.575854 0.030781 2.568385 -1.159714
wb_dma_ch_sel/always_46/case_1/stmt_1 -1.251453 0.774861 0.100490 -3.454874 2.228411 -1.384080 0.709618 2.123267 1.666856 0.328618 1.639229 -1.270209 1.092872 -0.067937 1.703654 1.948342 -2.525236 -0.515089 2.636428 -1.698219
wb_dma_wb_slv/always_3/stmt_1 0.485335 -0.165399 2.358692 1.175810 -2.385985 -1.475641 -1.724314 0.730171 3.199632 1.693204 2.643742 1.459417 1.349281 -0.116706 -1.158242 -3.102514 1.347026 4.507900 -4.508652 0.836576
wb_dma_ch_rf/always_2/if_1/if_1 3.556194 -3.618345 -0.597734 3.171031 -0.487640 1.425506 -2.035029 -0.067356 0.269514 -1.250613 1.736712 -0.318015 -1.841979 1.556653 -0.107266 0.189142 -3.784243 2.129259 1.333175 -0.318137
wb_dma_pri_enc_sub/assign_1_pri_out 1.829129 0.609966 0.264771 1.505372 -0.290276 -0.349256 -0.750062 -0.339684 0.193471 -0.091987 -1.138461 3.103333 -2.917156 -0.116117 -1.565735 -0.473587 -3.369264 1.423454 1.739302 -0.514148
wb_dma_ch_sel/input_ch0_adr0 0.537424 -0.612120 1.380548 0.103862 0.016024 -2.494004 -0.082156 2.217760 0.841625 2.450587 0.169130 0.827114 3.364419 0.536128 0.643766 0.579824 1.351253 1.503367 3.855604 -0.905585
wb_dma_ch_sel/input_ch0_adr1 -0.334832 0.691632 -2.812232 -1.091502 -1.969014 -0.979448 0.574386 -0.277248 0.458948 2.024293 1.336068 -1.722816 1.143397 -1.121983 -0.347762 -2.748295 -0.359116 -1.372689 2.676239 -0.565557
wb_dma_wb_slv/assign_4 -0.759722 -0.643009 -1.863021 -1.085071 -3.930340 -1.434142 3.046747 3.855146 1.984871 -2.307751 2.002807 -2.356487 0.799648 -0.824816 0.528798 -1.934466 -1.971435 -1.983388 3.289852 -0.539542
wb_dma_wb_mast/input_wb_data_i 4.689405 -2.505370 0.727106 0.798761 0.241451 -1.602541 -1.701280 4.927457 1.383721 3.536956 0.756133 1.096912 -1.262501 1.186429 1.732376 1.954358 -1.444914 -0.143743 -0.459118 2.796171
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/stmt_1 2.649096 -2.664803 -2.317077 2.842210 -0.567620 0.208936 -0.098606 -0.998202 2.833474 0.791698 1.945237 1.087459 -0.655247 -0.605781 -2.836573 -0.519841 -1.219179 4.282269 0.178051 -1.700857
wb_dma_de/wire_adr1_cnt_next1 1.890159 0.773551 0.548250 -1.143352 -0.184896 -1.002278 0.619281 -0.265137 1.232448 -1.675189 0.022222 -4.131450 2.146373 -3.715440 -3.151511 -0.460773 -1.363220 0.188080 0.615515 -3.900931
wb_dma_ch_sel/inst_u2 -0.735948 1.448429 0.818142 0.219270 -0.101094 -0.456099 0.255301 0.909854 -0.080514 -2.043609 -1.216050 1.560664 -1.723958 -1.157789 -1.657284 -0.765439 -3.223495 -0.741850 2.093296 -1.026802
wb_dma_ch_sel/inst_u1 4.279074 -4.600136 -0.619663 0.485037 -1.173804 -1.543097 -0.828631 -2.018422 2.550698 2.168963 1.571778 -2.448863 0.800597 -0.920459 -1.479968 -0.307111 -0.017691 3.993033 -3.555073 -0.583195
wb_dma_ch_sel/inst_u0 1.829129 0.609966 0.264771 1.505372 -0.290276 -0.349256 -0.750062 -0.339684 0.193471 -0.091987 -1.138461 3.103333 -2.917156 -0.116117 -1.565735 -0.473587 -3.369264 1.423454 1.739302 -0.514148
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.829129 0.609966 0.264771 1.505372 -0.290276 -0.349256 -0.750062 -0.339684 0.193471 -0.091987 -1.138461 3.103333 -2.917156 -0.116117 -1.565735 -0.473587 -3.369264 1.423454 1.739302 -0.514148
wb_dma/wire_adr0 -1.062744 -3.198427 -0.802034 1.717372 -0.684997 -1.762456 1.423711 1.598228 2.529908 2.045868 2.185143 2.307092 2.489721 1.515808 -0.253343 0.175415 1.742916 2.614742 3.261997 -0.244499
wb_dma/wire_adr1 0.820627 0.070521 -2.884636 1.336312 -3.213654 0.428008 0.356482 -2.233923 0.490937 0.688237 1.856816 -2.355786 0.558003 -1.330402 -1.543144 -3.434835 -0.869445 -0.635885 1.811993 -1.160292
wb_dma_ch_sel/assign_131_req_p0/expr_1 -0.417238 -2.577156 -3.764025 -0.977196 -1.965168 -0.936140 -0.368907 -4.749912 1.180690 3.978402 1.480272 -0.993752 -0.794530 -0.202976 1.912644 -1.966329 -0.404568 1.952565 -2.374595 0.261051
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.614403 -2.248004 -2.158356 1.993928 1.010533 -0.139819 -0.202508 0.704541 2.402264 1.142609 1.311259 3.397944 -0.561923 0.326737 -2.509408 0.474912 -0.385640 4.848544 1.301038 -1.285691
wb_dma_ch_rf/assign_18_pointer_we 0.609533 -0.295428 -2.874549 1.448811 0.007716 0.930054 -0.804480 3.649882 0.941281 -0.779284 1.688791 0.311884 0.378401 -1.274949 -1.650224 -0.898006 -0.575854 0.030781 2.568385 -1.159714
wb_dma_ch_rf/assign_15_ch_am0_we/expr_1 -1.251453 0.774861 0.100490 -3.454874 2.228411 -1.384080 0.709618 2.123267 1.666856 0.328618 1.639229 -1.270209 1.092872 -0.067937 1.703654 1.948342 -2.525236 -0.515089 2.636428 -1.698219
wb_dma_ch_sel/wire_req_p0 3.765414 -5.325691 -2.386312 0.208776 -2.231201 -0.425736 -0.451029 -2.223713 2.248434 1.617945 2.320519 -1.523013 -2.054775 0.538109 -0.225157 -0.608329 -0.500680 2.180825 -3.386465 1.066730
wb_dma_ch_sel/wire_req_p1 -0.735948 1.448429 0.818142 0.219270 -0.101094 -0.456099 0.255301 0.909854 -0.080514 -2.043609 -1.216050 1.560664 -1.723958 -1.157789 -1.657284 -0.765439 -3.223495 -0.741850 2.093296 -1.026802
wb_dma/wire_ndnr 5.000276 -1.206279 -2.510471 0.388075 -0.160635 0.153151 -1.092961 -2.189417 1.746351 1.969999 0.719611 -2.034696 -1.887396 -1.932239 -0.638237 0.697988 -2.271986 1.920163 -2.133137 -1.781279
wb_dma_de/reg_mast0_drdy_r 5.653702 0.084491 -1.593435 -0.183963 0.067268 -1.469772 -0.290934 2.462398 2.097884 4.894333 0.233110 1.491743 -0.943648 -0.456908 -0.549653 1.352774 0.851071 0.289347 0.764258 1.047106
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.829129 0.609966 0.264771 1.505372 -0.290276 -0.349256 -0.750062 -0.339684 0.193471 -0.091987 -1.138461 3.103333 -2.917156 -0.116117 -1.565735 -0.473587 -3.369264 1.423454 1.739302 -0.514148
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/if_1 -2.490213 -2.499140 -0.159417 -1.646538 1.922518 -1.816136 0.822908 1.740436 2.019222 0.969621 2.223560 1.597558 2.453961 2.206021 1.191423 1.709231 0.441488 3.331671 2.815171 -0.972033
wb_dma_ch_sel/assign_137_req_p0 0.516846 0.464357 -1.567291 -2.473415 -0.723711 -2.057889 -0.559528 -3.593974 0.228489 4.651435 0.309872 0.363670 -0.150895 0.829231 2.194840 -0.751692 -0.518943 1.933168 0.575369 -0.270977
wb_dma_rf/wire_pointer2 1.666586 0.733988 -0.038352 2.451937 -0.172015 -0.487640 -0.365847 2.814304 1.127484 2.229231 0.387185 2.759281 0.157102 0.210455 -0.310871 0.190660 -0.741023 0.359368 2.993083 0.463069
wb_dma_rf/wire_pointer3 3.177016 -2.502006 -0.539423 1.994604 0.800206 0.658502 -1.843214 2.058501 0.054338 0.363091 0.868823 2.318225 -1.463591 2.316839 0.053256 1.061150 -1.654621 2.155008 2.486962 0.717264
wb_dma_rf/wire_pointer0 -0.001636 -1.252624 -1.558485 7.474049 -1.313280 1.377064 -0.199427 -1.884526 0.899241 2.461392 0.329684 0.582705 0.518267 -1.467857 2.097462 1.299013 -2.717354 -0.391011 1.533920 -1.389049
wb_dma_rf/wire_pointer1 3.673828 -0.733666 -1.620746 1.054485 -0.157968 -0.541005 -1.215354 -0.100730 1.030010 2.180232 0.332399 2.050522 -1.858123 0.141179 -0.708251 0.288392 -2.323174 2.394606 2.083399 -0.822440
wb_dma_rf/wire_sw_pointer0 -1.652958 0.711168 -0.592538 0.274392 -1.361975 -1.187741 -0.688053 1.632014 -0.829725 -0.498756 -0.945794 1.541977 1.561036 -1.906817 -2.128426 -2.043816 -0.131272 0.777656 2.951705 -1.924841
wb_dma_de/always_21/stmt_1 5.653702 0.084491 -1.593435 -0.183963 0.067268 -1.469772 -0.290934 2.462398 2.097884 4.894333 0.233110 1.491743 -0.943648 -0.456908 -0.549653 1.352774 0.851071 0.289347 0.764258 1.047106
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_1 7.218080 2.000213 -2.284247 2.845078 -1.012523 1.311793 -0.244668 -2.276800 2.132573 3.285365 0.422199 -1.138940 -1.301436 -2.183993 -1.006818 1.509102 0.452513 0.961547 -0.866781 -2.044581
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_2 0.007508 3.059189 -0.106121 -0.484457 -0.381483 -1.358217 -1.793868 0.536242 -0.807836 3.784486 -1.288674 1.484035 -0.365459 -1.295441 3.934975 1.066372 -2.756540 -1.504686 1.839660 -0.549866
wb_dma_ch_arb/input_advance 1.182589 -0.517590 -2.274665 -3.052129 -0.485796 -2.340302 -0.362892 -3.251469 1.541524 2.214047 0.349562 -1.203636 -1.740659 -1.644918 0.263318 -0.781457 -4.053058 2.058707 0.184448 -2.563355
wb_dma_de/always_7/stmt_1 2.843040 0.582344 -2.525053 -3.340808 0.587788 0.209410 -1.576714 -2.113956 -1.559176 0.501804 -1.250903 -2.473723 -2.069993 -1.841460 1.525034 1.811278 -1.735296 -0.907643 -0.673387 -2.232351
wb_dma_ch_rf/assign_22_ch_err_we/expr_1 1.278647 -0.033835 0.853008 -0.054614 -0.304643 -2.371740 0.108130 -2.007707 2.191625 2.911043 0.001603 2.565197 -1.662686 0.699835 -0.745045 -1.126191 -2.476831 3.366466 -0.025844 0.220635
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1 1.614403 -2.248004 -2.158356 1.993928 1.010533 -0.139819 -0.202508 0.704541 2.402264 1.142609 1.311259 3.397944 -0.561923 0.326737 -2.509408 0.474912 -0.385640 4.848544 1.301038 -1.285691
wb_dma_de/always_3/if_1/cond -0.334832 0.691632 -2.812232 -1.091502 -1.969014 -0.979448 0.574386 -0.277248 0.458948 2.024293 1.336068 -1.722816 1.143397 -1.121983 -0.347762 -2.748295 -0.359116 -1.372689 2.676239 -0.565557
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/cond 0.363797 -3.066058 0.570735 -5.148011 0.142306 -4.817443 0.924933 0.289183 3.336752 1.976860 0.312983 -1.020411 -0.309474 -1.305680 0.517586 0.864567 -1.685205 1.339364 -0.786727 -1.106461
wb_dma_ch_sel/assign_101_valid -0.808542 0.064227 -1.318697 -1.456719 0.042602 -1.169074 1.163731 -4.695520 1.698990 4.077184 2.119131 -0.946863 2.765471 1.411343 0.676218 -0.897974 2.757468 3.774122 -0.456712 -0.897581
wb_dma_ch_sel/assign_98_valid -0.808542 0.064227 -1.318697 -1.456719 0.042602 -1.169074 1.163731 -4.695520 1.698990 4.077184 2.119131 -0.946863 2.765471 1.411343 0.676218 -0.897974 2.757468 3.774122 -0.456712 -0.897581
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.859772 -0.734675 -0.611813 -4.655763 0.548267 -3.990202 0.628426 -1.413106 1.946364 3.057364 0.815143 0.566581 0.448260 0.518330 1.891823 0.095673 -2.027617 2.585845 1.907473 -1.614507
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.545793 -0.232717 -1.569561 -3.094207 -1.601900 -3.079536 1.041298 -1.470524 2.255748 3.789202 1.486242 -2.275481 1.042762 -1.143422 0.812373 -2.263488 -0.902407 -0.084063 0.089454 -0.266060
wb_dma_ch_pri_enc/always_2/if_1/if_1/cond 1.829129 0.609966 0.264771 1.505372 -0.290276 -0.349256 -0.750062 -0.339684 0.193471 -0.091987 -1.138461 3.103333 -2.917156 -0.116117 -1.565735 -0.473587 -3.369264 1.423454 1.739302 -0.514148
wb_dma_rf/wire_ch7_csr 2.278032 -0.073318 0.676758 -0.679316 2.395795 -0.132036 -0.348133 -2.487877 1.101784 2.563736 -0.205954 -0.933255 0.158949 0.286694 0.565798 1.698813 0.523331 2.620631 -3.682515 0.145442
wb_dma_ch_sel/reg_csr 0.560702 -0.705200 2.832493 -2.949509 4.727367 -1.742232 -1.690117 1.033193 1.173285 2.057617 -2.137748 -0.527307 -0.598496 -1.159111 3.738860 4.057305 -3.880847 0.424497 -3.469953 0.528283
wb_dma_de/reg_next_state 1.048672 2.177850 3.838387 -2.066299 -0.473762 -0.562429 0.011253 -6.949858 -0.831214 0.870180 -1.090545 -0.765465 -2.498942 2.116730 2.477678 0.790180 -1.483080 0.649142 -3.724239 0.477997
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/cond -0.573108 -1.926423 1.329739 3.232153 3.324054 0.734976 -1.999717 0.613470 2.628101 1.455795 2.606764 -2.179898 0.780777 0.843988 5.944930 3.710810 -6.864334 2.758429 -1.407278 -1.508203
wb_dma_de/always_11/stmt_1/expr_1 -0.334832 0.691632 -2.812232 -1.091502 -1.969014 -0.979448 0.574386 -0.277248 0.458948 2.024293 1.336068 -1.722816 1.143397 -1.121983 -0.347762 -2.748295 -0.359116 -1.372689 2.676239 -0.565557
wb_dma_ch_rf/input_ptr_set 3.673828 -0.733666 -1.620746 1.054485 -0.157968 -0.541005 -1.215354 -0.100730 1.030010 2.180232 0.332399 2.050522 -1.858123 0.141179 -0.708251 0.288392 -2.323174 2.394606 2.083399 -0.822440
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/if_1 0.820627 0.070521 -2.884636 1.336312 -3.213654 0.428008 0.356482 -2.233923 0.490937 0.688237 1.856816 -2.355786 0.558003 -1.330402 -1.543144 -3.434835 -0.869445 -0.635885 1.811993 -1.160292
wb_dma_ch_sel/assign_12_pri3 3.673828 -0.733666 -1.620746 1.054485 -0.157968 -0.541005 -1.215354 -0.100730 1.030010 2.180232 0.332399 2.050522 -1.858123 0.141179 -0.708251 0.288392 -2.323174 2.394606 2.083399 -0.822440
wb_dma_de/assign_65_done/expr_1/expr_1 0.182538 1.667586 0.142891 -1.327347 -0.158594 -1.151641 -0.946779 -3.435640 -0.905054 0.720899 -1.952576 1.955543 -2.854151 -0.392489 0.585233 -0.209653 -3.750493 1.333142 0.790990 -1.503827
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/stmt_2 3.673828 -0.733666 -1.620746 1.054485 -0.157968 -0.541005 -1.215354 -0.100730 1.030010 2.180232 0.332399 2.050522 -1.858123 0.141179 -0.708251 0.288392 -2.323174 2.394606 2.083399 -0.822440
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/stmt_1 -0.735948 1.448429 0.818142 0.219270 -0.101094 -0.456099 0.255301 0.909854 -0.080514 -2.043609 -1.216050 1.560664 -1.723958 -1.157789 -1.657284 -0.765439 -3.223495 -0.741850 2.093296 -1.026802
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.363797 -3.066058 0.570735 -5.148011 0.142306 -4.817443 0.924933 0.289183 3.336752 1.976860 0.312983 -1.020411 -0.309474 -1.305680 0.517586 0.864567 -1.685205 1.339364 -0.786727 -1.106461
assert_wb_dma_ch_sel/input_valid 2.565137 -1.059662 -2.560466 -0.850248 -0.322728 -0.692029 -1.004700 -1.332268 0.589722 0.571591 0.207133 0.566087 -2.334166 -0.799707 -0.959109 -0.115895 -3.401938 2.073211 2.045974 -2.271372
wb_dma/input_wb0_stb_i -1.411544 1.591619 -1.273351 -2.737420 -1.922575 -3.418862 0.511439 -0.148211 1.066685 4.997966 0.688232 0.215433 1.140942 -0.326198 2.354989 -2.028878 -0.844192 -1.016677 2.810989 0.357053
wb_dma/wire_ch1_csr 2.469198 3.485646 0.919640 -2.423542 4.304809 -0.359408 -1.798487 -0.396754 0.026007 4.737350 -1.550366 0.143129 0.478614 -0.106040 2.226246 2.514202 0.819814 1.879025 -2.850436 0.370036
wb_dma_rf/assign_5_pause_req -1.589002 -1.696089 2.837995 -0.487710 -1.032055 -1.108678 -0.471542 -2.421732 -1.388598 -0.937674 -0.851056 3.673059 -2.913336 3.929501 1.857354 -0.295486 -2.601869 1.126878 1.421267 1.859325
wb_dma_de/always_12/stmt_1 0.182538 1.667586 0.142891 -1.327347 -0.158594 -1.151641 -0.946779 -3.435640 -0.905054 0.720899 -1.952576 1.955543 -2.854151 -0.392489 0.585233 -0.209653 -3.750493 1.333142 0.790990 -1.503827
wb_dma_wb_if/wire_wb_ack_o 0.415342 0.359061 -1.968399 0.111462 -2.162894 -0.218648 0.125789 2.282645 -0.509313 -1.032138 -0.404416 0.247355 -1.779534 -0.877357 -0.109381 -1.638959 -2.237434 -2.428632 2.913659 0.337804
wb_dma_ch_rf/always_5/if_1/block_1 0.609533 -0.295428 -2.874549 1.448811 0.007716 0.930054 -0.804480 3.649882 0.941281 -0.779284 1.688791 0.311884 0.378401 -1.274949 -1.650224 -0.898006 -0.575854 0.030781 2.568385 -1.159714
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/cond/expr_1 1.278647 -0.033835 0.853008 -0.054614 -0.304643 -2.371740 0.108130 -2.007707 2.191625 2.911043 0.001603 2.565197 -1.662686 0.699835 -0.745045 -1.126191 -2.476831 3.366466 -0.025844 0.220635
wb_dma_ch_arb/assign_1_gnt 2.727704 -3.255624 0.674059 1.546075 -0.977793 -1.539778 0.225054 -2.527152 3.374477 1.744596 1.196774 -0.767658 -0.458027 -0.628404 -2.474693 -1.535535 -1.122674 4.082222 -4.228462 0.378807
wb_dma_rf/input_dma_err 1.278647 -0.033835 0.853008 -0.054614 -0.304643 -2.371740 0.108130 -2.007707 2.191625 2.911043 0.001603 2.565197 -1.662686 0.699835 -0.745045 -1.126191 -2.476831 3.366466 -0.025844 0.220635
wb_dma/wire_wb0_addr_o -0.334832 0.691632 -2.812232 -1.091502 -1.969014 -0.979448 0.574386 -0.277248 0.458948 2.024293 1.336068 -1.722816 1.143397 -1.121983 -0.347762 -2.748295 -0.359116 -1.372689 2.676239 -0.565557
wb_dma_de/assign_73_dma_busy/expr_1 -1.371932 -2.458002 -1.251952 -1.206014 -3.700660 1.408736 -2.212898 -2.256556 -2.752891 -3.924822 0.647137 3.345016 -2.773819 2.207460 2.335400 1.114244 -0.026339 1.623111 2.583293 -2.091826
wb_dma/input_dma_nd_i 1.182589 -0.517590 -2.274665 -3.052129 -0.485796 -2.340302 -0.362892 -3.251469 1.541524 2.214047 0.349562 -1.203636 -1.740659 -1.644918 0.263318 -0.781457 -4.053058 2.058707 0.184448 -2.563355
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_2 -0.626634 0.212397 -1.931533 -3.361792 0.794324 -0.879326 -1.262330 0.101503 -2.502132 1.802204 -0.445005 2.372516 1.048753 2.123592 2.103326 1.343664 2.042109 1.142833 4.781635 -0.881549
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_1 -0.626634 0.212397 -1.931533 -3.361792 0.794324 -0.879326 -1.262330 0.101503 -2.502132 1.802204 -0.445005 2.372516 1.048753 2.123592 2.103326 1.343664 2.042109 1.142833 4.781635 -0.881549
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1/cond -0.735948 1.448429 0.818142 0.219270 -0.101094 -0.456099 0.255301 0.909854 -0.080514 -2.043609 -1.216050 1.560664 -1.723958 -1.157789 -1.657284 -0.765439 -3.223495 -0.741850 2.093296 -1.026802
wb_dma_de/always_14/stmt_1/expr_1/expr_1 1.278647 -0.033835 0.853008 -0.054614 -0.304643 -2.371740 0.108130 -2.007707 2.191625 2.911043 0.001603 2.565197 -1.662686 0.699835 -0.745045 -1.126191 -2.476831 3.366466 -0.025844 0.220635
wb_dma_ch_sel/assign_3_pri0 1.182589 -0.517590 -2.274665 -3.052129 -0.485796 -2.340302 -0.362892 -3.251469 1.541524 2.214047 0.349562 -1.203636 -1.740659 -1.644918 0.263318 -0.781457 -4.053058 2.058707 0.184448 -2.563355
wb_dma_de/always_23/block_1/stmt_8 -0.334832 0.691632 -2.812232 -1.091502 -1.969014 -0.979448 0.574386 -0.277248 0.458948 2.024293 1.336068 -1.722816 1.143397 -1.121983 -0.347762 -2.748295 -0.359116 -1.372689 2.676239 -0.565557
wb_dma_ch_arb/always_2/block_1/stmt_1 2.727704 -3.255624 0.674059 1.546075 -0.977793 -1.539778 0.225054 -2.527152 3.374477 1.744596 1.196774 -0.767658 -0.458027 -0.628404 -2.474693 -1.535535 -1.122674 4.082222 -4.228462 0.378807
wb_dma_de/always_23/block_1/stmt_1 1.048672 2.177850 3.838387 -2.066299 -0.473762 -0.562429 0.011253 -6.949858 -0.831214 0.870180 -1.090545 -0.765465 -2.498942 2.116730 2.477678 0.790180 -1.483080 0.649142 -3.724239 0.477997
wb_dma_de/always_23/block_1/stmt_2 3.710525 0.393332 -2.173733 -1.309601 0.696817 0.306079 -1.984789 -1.829452 -0.906485 2.023948 -0.922784 -0.879604 -2.107384 -1.053484 1.649173 1.893346 -1.890637 0.316683 -0.584905 -1.420531
wb_dma_de/always_23/block_1/stmt_4 4.083760 -0.819153 -0.893290 -0.272814 0.155758 0.274100 -2.431260 -0.917835 -1.598745 2.701412 -0.598871 1.436857 -0.867628 1.819678 2.328512 2.379900 1.250749 1.601534 0.738048 0.301856
wb_dma_de/always_23/block_1/stmt_5 0.262899 -0.875285 -1.090114 0.173270 2.636343 -1.119482 -1.620555 2.020924 2.441840 3.882060 0.755060 -1.090067 -1.682815 -1.467099 4.092206 1.720889 -6.155662 0.010854 -2.812335 0.451566
wb_dma_de/always_23/block_1/stmt_6 -1.453594 1.758492 -0.439812 -2.836793 -0.860174 -3.376366 0.103957 -0.056048 1.333617 3.187750 -0.520842 -0.154387 -0.527474 -2.223980 2.666188 -0.328430 -3.911307 -1.352900 1.392015 -1.293257
wb_dma_rf/inst_u25 1.278647 -0.033835 0.853008 -0.054614 -0.304643 -2.371740 0.108130 -2.007707 2.191625 2.911043 0.001603 2.565197 -1.662686 0.699835 -0.745045 -1.126191 -2.476831 3.366466 -0.025844 0.220635
wb_dma_wb_mast/input_mast_go -0.735948 1.448429 0.818142 0.219270 -0.101094 -0.456099 0.255301 0.909854 -0.080514 -2.043609 -1.216050 1.560664 -1.723958 -1.157789 -1.657284 -0.765439 -3.223495 -0.741850 2.093296 -1.026802
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_2/expr_1 -1.616376 1.531462 -1.106153 -2.938608 -0.195676 -1.154861 -0.696339 -0.497358 -1.523431 0.612293 -1.210439 -0.245422 -0.080192 -1.284336 2.285811 0.529029 -1.448500 -1.485944 2.000852 -1.714880
wb_dma_ch_sel/assign_125_de_start/expr_1 1.138101 3.884754 1.526319 -1.451369 -0.099056 -0.974322 0.510969 -5.341857 -1.873778 2.231392 -2.721344 1.325137 -0.698214 0.836995 -0.072505 -0.172026 0.664262 0.523921 0.814263 -0.350635
wb_dma_de/always_23/block_1/case_1/block_2/if_1 -2.316956 -1.032134 0.796229 -1.723790 -1.778995 -0.629988 1.411870 -0.832143 -0.746192 -2.764550 0.987944 1.145874 -0.410148 2.610205 0.326218 -0.371872 -0.968747 -0.786629 5.124254 -0.581011
wb_dma_ch_sel/assign_151_req_p0 0.516846 0.464357 -1.567291 -2.473415 -0.723711 -2.057889 -0.559528 -3.593974 0.228489 4.651435 0.309872 0.363670 -0.150895 0.829231 2.194840 -0.751692 -0.518943 1.933168 0.575369 -0.270977
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1/cond 4.325681 1.113363 0.214720 0.214007 -0.006289 -1.874870 -0.161945 -1.120130 2.427410 4.188266 -0.620696 1.782685 -2.454544 -0.614303 -1.064444 -0.222578 -1.962468 1.991998 -1.281720 0.598284
wb_dma_wb_mast/reg_mast_dout 4.689405 -2.505370 0.727106 0.798761 0.241451 -1.602541 -1.701280 4.927457 1.383721 3.536956 0.756133 1.096912 -1.262501 1.186429 1.732376 1.954358 -1.444914 -0.143743 -0.459118 2.796171
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1 -2.490213 -2.499140 -0.159417 -1.646538 1.922518 -1.816136 0.822908 1.740436 2.019222 0.969621 2.223560 1.597558 2.453961 2.206021 1.191423 1.709231 0.441488 3.331671 2.815171 -0.972033
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.735948 1.448429 0.818142 0.219270 -0.101094 -0.456099 0.255301 0.909854 -0.080514 -2.043609 -1.216050 1.560664 -1.723958 -1.157789 -1.657284 -0.765439 -3.223495 -0.741850 2.093296 -1.026802
wb_dma_ch_sel/assign_100_valid -0.808542 0.064227 -1.318697 -1.456719 0.042602 -1.169074 1.163731 -4.695520 1.698990 4.077184 2.119131 -0.946863 2.765471 1.411343 0.676218 -0.897974 2.757468 3.774122 -0.456712 -0.897581
wb_dma_ch_sel/assign_131_req_p0 -0.417238 -2.577156 -3.764025 -0.977196 -1.965168 -0.936140 -0.368907 -4.749912 1.180690 3.978402 1.480272 -0.993752 -0.794530 -0.202976 1.912644 -1.966329 -0.404568 1.952565 -2.374595 0.261051
wb_dma_ch_sel/assign_135_req_p0/expr_1 0.516846 0.464357 -1.567291 -2.473415 -0.723711 -2.057889 -0.559528 -3.593974 0.228489 4.651435 0.309872 0.363670 -0.150895 0.829231 2.194840 -0.751692 -0.518943 1.933168 0.575369 -0.270977
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.859772 -0.734675 -0.611813 -4.655763 0.548267 -3.990202 0.628426 -1.413106 1.946364 3.057364 0.815143 0.566581 0.448260 0.518330 1.891823 0.095673 -2.027617 2.585845 1.907473 -1.614507
wb_dma_ch_rf/input_dma_done_all 3.710525 0.393332 -2.173733 -1.309601 0.696817 0.306079 -1.984789 -1.829452 -0.906485 2.023948 -0.922784 -0.879604 -2.107384 -1.053484 1.649173 1.893346 -1.890637 0.316683 -0.584905 -1.420531
wb_dma_ch_rf/assign_23_ch_csr_dewe/expr_1 5.268746 -1.596692 -0.254433 -0.426486 2.051795 -0.399740 -2.480132 2.293975 1.694535 2.737015 0.407608 -1.756389 -2.224475 -0.831116 2.524956 2.960008 -3.926304 0.156025 -2.785188 0.500746
wb_dma_pri_enc_sub/wire_pri_out 1.829129 0.609966 0.264771 1.505372 -0.290276 -0.349256 -0.750062 -0.339684 0.193471 -0.091987 -1.138461 3.103333 -2.917156 -0.116117 -1.565735 -0.473587 -3.369264 1.423454 1.739302 -0.514148
wb_dma_ch_rf/input_wb_rf_din -0.368643 3.324510 -1.155263 2.074048 -0.700054 0.183720 -0.633975 1.059497 2.153888 6.233241 2.323020 0.617388 2.859972 -2.179244 4.427392 2.326257 1.011785 -0.576491 0.415967 -1.512784
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/cond 2.597267 1.538051 0.002339 -0.424216 0.187478 -0.232808 -1.423940 -2.446797 -0.857737 0.805363 -2.177544 1.207885 -3.475525 -0.942206 0.181307 0.574284 -3.285478 0.597045 -0.757745 -0.839762
wb_dma_ch_sel/assign_157_req_p0/expr_1 0.516846 0.464357 -1.567291 -2.473415 -0.723711 -2.057889 -0.559528 -3.593974 0.228489 4.651435 0.309872 0.363670 -0.150895 0.829231 2.194840 -0.751692 -0.518943 1.933168 0.575369 -0.270977
wb_dma_ch_sel/assign_139_req_p0 0.516846 0.464357 -1.567291 -2.473415 -0.723711 -2.057889 -0.559528 -3.593974 0.228489 4.651435 0.309872 0.363670 -0.150895 0.829231 2.194840 -0.751692 -0.518943 1.933168 0.575369 -0.270977
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.735948 1.448429 0.818142 0.219270 -0.101094 -0.456099 0.255301 0.909854 -0.080514 -2.043609 -1.216050 1.560664 -1.723958 -1.157789 -1.657284 -0.765439 -3.223495 -0.741850 2.093296 -1.026802
wb_dma_ch_sel/always_38/case_1 1.138101 3.884754 1.526319 -1.451369 -0.099056 -0.974322 0.510969 -5.341857 -1.873778 2.231392 -2.721344 1.325137 -0.698214 0.836995 -0.072505 -0.172026 0.664262 0.523921 0.814263 -0.350635
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1 2.819369 -1.471995 2.536513 1.139115 -0.535948 -0.326971 4.235286 -3.556817 3.139355 0.030740 1.731614 -0.163629 0.094207 3.440680 -2.878606 0.340044 1.775540 2.049057 0.612132 1.182407
wb_dma/constraint_wb0_cyc_o -0.735948 1.448429 0.818142 0.219270 -0.101094 -0.456099 0.255301 0.909854 -0.080514 -2.043609 -1.216050 1.560664 -1.723958 -1.157789 -1.657284 -0.765439 -3.223495 -0.741850 2.093296 -1.026802
wb_dma/input_wb0_addr_i -3.481903 3.122558 5.271453 1.394508 -3.647895 -4.867600 2.420147 3.103870 2.243047 2.598213 -2.774397 3.604294 1.756668 -1.059815 2.721250 -1.189916 -1.102262 -1.396963 0.490204 2.618531
wb_dma_de/input_mast1_drdy -1.678696 1.455113 1.653677 -0.508528 0.773858 -1.672156 0.991737 -0.128790 1.266378 -0.079098 -0.921895 1.133370 -0.892751 -0.741502 -1.121259 -1.221371 -2.688548 0.533500 -0.157145 -0.153988
wb_dma_ch_rf/always_19/if_1/block_1/if_1 -0.853870 1.293716 -1.464820 -2.310668 0.695921 0.260197 -1.101788 -0.322381 -2.440204 -0.969811 -1.291976 0.146847 -0.389393 -0.678472 1.383307 1.323644 -0.995532 -0.937478 2.747982 -2.260058
wb_dma_wb_if/input_wb_ack_i 6.057416 1.542715 -0.128477 1.117029 0.696610 0.920979 0.255011 2.819864 1.968045 2.676947 0.861893 1.125353 -4.692212 3.141237 1.429165 0.558255 -1.375140 -0.063251 -2.017072 4.472083
wb_dma_ch_sel/wire_pri_out 1.829129 0.609966 0.264771 1.505372 -0.290276 -0.349256 -0.750062 -0.339684 0.193471 -0.091987 -1.138461 3.103333 -2.917156 -0.116117 -1.565735 -0.473587 -3.369264 1.423454 1.739302 -0.514148
wb_dma_ch_rf/assign_3_ch_am0 -1.251453 0.774861 0.100490 -3.454874 2.228411 -1.384080 0.709618 2.123267 1.666856 0.328618 1.639229 -1.270209 1.092872 -0.067937 1.703654 1.948342 -2.525236 -0.515089 2.636428 -1.698219
wb_dma_rf/input_ch_sel 3.296618 -3.682972 2.259922 -2.491154 -4.179369 -0.329808 -3.683403 1.333910 -0.924708 -1.815966 0.997982 3.496680 -2.089535 2.467974 3.979701 3.691890 1.073100 0.681990 1.757238 -0.209456
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/stmt_1 -2.900293 -1.633736 -1.851360 -2.961781 2.968567 -0.312875 1.091810 0.488895 0.200817 -0.778688 1.360627 2.735362 -0.148784 3.829459 0.754788 1.831598 0.654620 3.213293 2.932721 -0.707399
wb_dma_de/always_23/block_1/case_1 1.048672 2.177850 3.838387 -2.066299 -0.473762 -0.562429 0.011253 -6.949858 -0.831214 0.870180 -1.090545 -0.765465 -2.498942 2.116730 2.477678 0.790180 -1.483080 0.649142 -3.724239 0.477997
wb_dma/wire_pause_req -1.589002 -1.696089 2.837995 -0.487710 -1.032055 -1.108678 -0.471542 -2.421732 -1.388598 -0.937674 -0.851056 3.673059 -2.913336 3.929501 1.857354 -0.295486 -2.601869 1.126878 1.421267 1.859325
wb_dma_wb_if/input_mast_go -0.735948 1.448429 0.818142 0.219270 -0.101094 -0.456099 0.255301 0.909854 -0.080514 -2.043609 -1.216050 1.560664 -1.723958 -1.157789 -1.657284 -0.765439 -3.223495 -0.741850 2.093296 -1.026802
wb_dma_ch_rf/input_de_csr 5.331248 -1.484444 -0.901669 1.426963 1.141407 1.040417 -1.873363 1.893880 0.379831 0.884859 0.358562 0.927235 -1.605500 0.655758 -0.349784 2.138433 -0.904942 1.253438 0.908798 0.111895
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.829129 0.609966 0.264771 1.505372 -0.290276 -0.349256 -0.750062 -0.339684 0.193471 -0.091987 -1.138461 3.103333 -2.917156 -0.116117 -1.565735 -0.473587 -3.369264 1.423454 1.739302 -0.514148
wb_dma_de/input_mast0_din 5.364594 -1.177552 1.763861 0.707830 0.793103 -1.640367 -1.253090 4.429674 3.048826 3.965130 0.961559 0.897890 -0.294061 0.313059 1.396430 2.596424 -1.443268 0.050170 0.018867 1.853004
wb_dma_pri_enc_sub/always_3 1.829129 0.609966 0.264771 1.505372 -0.290276 -0.349256 -0.750062 -0.339684 0.193471 -0.091987 -1.138461 3.103333 -2.917156 -0.116117 -1.565735 -0.473587 -3.369264 1.423454 1.739302 -0.514148
wb_dma_pri_enc_sub/always_1 1.829129 0.609966 0.264771 1.505372 -0.290276 -0.349256 -0.750062 -0.339684 0.193471 -0.091987 -1.138461 3.103333 -2.917156 -0.116117 -1.565735 -0.473587 -3.369264 1.423454 1.739302 -0.514148
wb_dma_ch_sel/reg_adr0 -1.062744 -3.198427 -0.802034 1.717372 -0.684997 -1.762456 1.423711 1.598228 2.529908 2.045868 2.185143 2.307092 2.489721 1.515808 -0.253343 0.175415 1.742916 2.614742 3.261997 -0.244499
wb_dma_ch_sel/reg_adr1 0.820627 0.070521 -2.884636 1.336312 -3.213654 0.428008 0.356482 -2.233923 0.490937 0.688237 1.856816 -2.355786 0.558003 -1.330402 -1.543144 -3.434835 -0.869445 -0.635885 1.811993 -1.160292
wb_dma_ch_sel/assign_1_pri0 1.182589 -0.517590 -2.274665 -3.052129 -0.485796 -2.340302 -0.362892 -3.251469 1.541524 2.214047 0.349562 -1.203636 -1.740659 -1.644918 0.263318 -0.781457 -4.053058 2.058707 0.184448 -2.563355
wb_dma_ch_pri_enc/wire_pri26_out 1.829129 0.609966 0.264771 1.505372 -0.290276 -0.349256 -0.750062 -0.339684 0.193471 -0.091987 -1.138461 3.103333 -2.917156 -0.116117 -1.565735 -0.473587 -3.369264 1.423454 1.739302 -0.514148
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.859772 -0.734675 -0.611813 -4.655763 0.548267 -3.990202 0.628426 -1.413106 1.946364 3.057364 0.815143 0.566581 0.448260 0.518330 1.891823 0.095673 -2.027617 2.585845 1.907473 -1.614507
wb_dma_de/assign_63_chunk_cnt_is_0_d/expr_1 0.182538 1.667586 0.142891 -1.327347 -0.158594 -1.151641 -0.946779 -3.435640 -0.905054 0.720899 -1.952576 1.955543 -2.854151 -0.392489 0.585233 -0.209653 -3.750493 1.333142 0.790990 -1.503827
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/stmt_1 1.277823 0.318881 3.281267 -1.113042 -0.384287 -2.046202 -2.019656 0.800152 0.017723 3.356400 1.272595 -0.833665 3.502477 -0.217811 2.517046 1.841835 -2.173673 -0.041709 1.438104 -0.107760
wb_dma/wire_ptr_set 3.673828 -0.733666 -1.620746 1.054485 -0.157968 -0.541005 -1.215354 -0.100730 1.030010 2.180232 0.332399 2.050522 -1.858123 0.141179 -0.708251 0.288392 -2.323174 2.394606 2.083399 -0.822440
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1 1.829129 0.609966 0.264771 1.505372 -0.290276 -0.349256 -0.750062 -0.339684 0.193471 -0.091987 -1.138461 3.103333 -2.917156 -0.116117 -1.565735 -0.473587 -3.369264 1.423454 1.739302 -0.514148
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/cond 2.597267 1.538051 0.002339 -0.424216 0.187478 -0.232808 -1.423940 -2.446797 -0.857737 0.805363 -2.177544 1.207885 -3.475525 -0.942206 0.181307 0.574284 -3.285478 0.597045 -0.757745 -0.839762
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.859772 -0.734675 -0.611813 -4.655763 0.548267 -3.990202 0.628426 -1.413106 1.946364 3.057364 0.815143 0.566581 0.448260 0.518330 1.891823 0.095673 -2.027617 2.585845 1.907473 -1.614507
wb_dma_ch_arb/inst_check_wb_dma_ch_arb -1.055800 0.194314 -1.438620 -4.096070 -0.203841 -3.192495 0.362878 -2.274445 1.694419 2.030621 0.237085 -1.421055 -0.727376 -1.886979 1.030615 -0.801323 -4.006361 0.986452 0.621408 -2.544635
wb_dma_de/reg_ptr_set 4.762352 2.399997 -0.152734 -0.393172 -0.070573 0.160839 -1.017576 -1.072637 -1.925093 1.741258 -1.227522 2.636658 1.833288 0.807238 -1.581207 2.524253 4.787738 2.490257 4.210123 -2.419616
wb_dma/wire_dma_nd 1.182589 -0.517590 -2.274665 -3.052129 -0.485796 -2.340302 -0.362892 -3.251469 1.541524 2.214047 0.349562 -1.203636 -1.740659 -1.644918 0.263318 -0.781457 -4.053058 2.058707 0.184448 -2.563355
wb_dma_rf/assign_3_csr 0.704493 1.798988 0.265814 -1.020034 0.334051 -0.390332 1.605792 0.478163 -0.527674 0.290250 -0.259751 0.388604 -0.340822 1.385130 0.132033 0.622384 -0.963852 -2.687768 5.136884 0.189907
wb_dma_rf/assign_4_dma_abort 1.278647 -0.033835 0.853008 -0.054614 -0.304643 -2.371740 0.108130 -2.007707 2.191625 2.911043 0.001603 2.565197 -1.662686 0.699835 -0.745045 -1.126191 -2.476831 3.366466 -0.025844 0.220635
wb_dma_ch_sel/assign_123_valid 1.041904 -0.086167 -1.053226 -2.564340 0.579889 -1.663107 -1.083328 -2.863317 -0.113791 3.242915 -0.210667 1.229294 -0.738767 1.055444 2.271089 1.262213 -1.118284 2.712760 1.120386 -1.269591
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/cond -0.243597 -1.489879 -0.183418 -4.487566 0.864572 -3.345395 0.757073 -0.456826 2.900409 0.690944 0.071323 -2.690310 -0.521730 -3.068001 0.174344 0.748877 -3.349982 0.524207 -1.813626 -2.461983
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_2/expr_1 -0.853870 1.293716 -1.464820 -2.310668 0.695921 0.260197 -1.101788 -0.322381 -2.440204 -0.969811 -1.291976 0.146847 -0.389393 -0.678472 1.383307 1.323644 -0.995532 -0.937478 2.747982 -2.260058
wb_dma_rf/wire_ch4_csr 2.278032 -0.073318 0.676758 -0.679316 2.395795 -0.132036 -0.348133 -2.487877 1.101784 2.563736 -0.205954 -0.933255 0.158949 0.286694 0.565798 1.698813 0.523331 2.620631 -3.682515 0.145442
wb_dma_ch_rf/always_1/stmt_1/expr_1 -0.626634 0.212397 -1.931533 -3.361792 0.794324 -0.879326 -1.262330 0.101503 -2.502132 1.802204 -0.445005 2.372516 1.048753 2.123592 2.103326 1.343664 2.042109 1.142833 4.781635 -0.881549
wb_dma_ch_rf/assign_14_ch_adr0_we/expr_1/expr_1 -2.490213 -2.499140 -0.159417 -1.646538 1.922518 -1.816136 0.822908 1.740436 2.019222 0.969621 2.223560 1.597558 2.453961 2.206021 1.191423 1.709231 0.441488 3.331671 2.815171 -0.972033
wb_dma_ch_pri_enc/wire_pri0_out 1.829129 0.609966 0.264771 1.505372 -0.290276 -0.349256 -0.750062 -0.339684 0.193471 -0.091987 -1.138461 3.103333 -2.917156 -0.116117 -1.565735 -0.473587 -3.369264 1.423454 1.739302 -0.514148
wb_dma_ch_rf/assign_10_ch_enable 2.819369 -1.471995 2.536513 1.139115 -0.535948 -0.326971 4.235286 -3.556817 3.139355 0.030740 1.731614 -0.163629 0.094207 3.440680 -2.878606 0.340044 1.775540 2.049057 0.612132 1.182407
wb_dma_wb_slv/reg_slv_we 0.485335 -0.165399 2.358692 1.175810 -2.385985 -1.475641 -1.724314 0.730171 3.199632 1.693204 2.643742 1.459417 1.349281 -0.116706 -1.158242 -3.102514 1.347026 4.507900 -4.508652 0.836576
wb_dma_de/input_txsz 2.852615 2.912751 -0.795460 2.127049 -1.313681 1.838710 -0.624882 -3.717412 -0.722119 0.188968 -1.450121 0.388278 -2.864117 -1.689863 -0.251174 0.354820 -1.405694 -0.566492 -0.932050 -1.441483
wb_dma_wb_if/wire_mast_dout 4.689405 -2.505370 0.727106 0.798761 0.241451 -1.602541 -1.701280 4.927457 1.383721 3.536956 0.756133 1.096912 -1.262501 1.186429 1.732376 1.954358 -1.444914 -0.143743 -0.459118 2.796171
wb_dma_ch_rf/wire_ch_enable 2.819369 -1.471995 2.536513 1.139115 -0.535948 -0.326971 4.235286 -3.556817 3.139355 0.030740 1.731614 -0.163629 0.094207 3.440680 -2.878606 0.340044 1.775540 2.049057 0.612132 1.182407
wb_dma_rf/wire_csr_we -1.742337 -1.307457 0.842151 0.382278 0.109295 -1.196898 -3.052191 -0.145014 -1.355361 1.611565 -0.905970 4.127057 -1.825133 2.127699 2.938408 -0.696253 -2.338243 2.695890 -0.420288 1.640569
wb_dma_de/assign_78_mast0_go/expr_1/expr_1/expr_1 -0.735948 1.448429 0.818142 0.219270 -0.101094 -0.456099 0.255301 0.909854 -0.080514 -2.043609 -1.216050 1.560664 -1.723958 -1.157789 -1.657284 -0.765439 -3.223495 -0.741850 2.093296 -1.026802
wb_dma_ch_sel_checker/input_dma_busy 1.666586 0.733988 -0.038352 2.451937 -0.172015 -0.487640 -0.365847 2.814304 1.127484 2.229231 0.387185 2.759281 0.157102 0.210455 -0.310871 0.190660 -0.741023 0.359368 2.993083 0.463069
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.735948 1.448429 0.818142 0.219270 -0.101094 -0.456099 0.255301 0.909854 -0.080514 -2.043609 -1.216050 1.560664 -1.723958 -1.157789 -1.657284 -0.765439 -3.223495 -0.741850 2.093296 -1.026802
wb_dma_ch_rf/assign_9_ch_txsz 2.852615 2.912751 -0.795460 2.127049 -1.313681 1.838710 -0.624882 -3.717412 -0.722119 0.188968 -1.450121 0.388278 -2.864117 -1.689863 -0.251174 0.354820 -1.405694 -0.566492 -0.932050 -1.441483
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.614403 -2.248004 -2.158356 1.993928 1.010533 -0.139819 -0.202508 0.704541 2.402264 1.142609 1.311259 3.397944 -0.561923 0.326737 -2.509408 0.474912 -0.385640 4.848544 1.301038 -1.285691
wb_dma_de/assign_65_done 2.597267 1.538051 0.002339 -0.424216 0.187478 -0.232808 -1.423940 -2.446797 -0.857737 0.805363 -2.177544 1.207885 -3.475525 -0.942206 0.181307 0.574284 -3.285478 0.597045 -0.757745 -0.839762
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1/expr_1/expr_1 5.458089 2.229730 2.635361 0.823064 -0.649019 -1.939375 -0.815906 -0.200731 0.348788 3.790197 -0.967749 1.152149 0.353207 1.167282 -3.053207 -2.692594 0.591907 2.168252 0.618566 2.094042
wb_dma_de/always_2/if_1/if_1 0.275829 -0.446953 0.647796 -2.730477 2.610449 -1.191658 0.991492 1.733818 1.846176 -1.671843 1.624026 -0.683474 2.802638 -0.034055 -3.610142 0.764603 0.531028 3.537947 2.543901 -2.905082
wb_dma_ch_sel/assign_154_req_p0/expr_1 0.516846 0.464357 -1.567291 -2.473415 -0.723711 -2.057889 -0.559528 -3.593974 0.228489 4.651435 0.309872 0.363670 -0.150895 0.829231 2.194840 -0.751692 -0.518943 1.933168 0.575369 -0.270977
wb_dma_ch_sel/assign_156_req_p0/expr_1 0.516846 0.464357 -1.567291 -2.473415 -0.723711 -2.057889 -0.559528 -3.593974 0.228489 4.651435 0.309872 0.363670 -0.150895 0.829231 2.194840 -0.751692 -0.518943 1.933168 0.575369 -0.270977
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.829129 0.609966 0.264771 1.505372 -0.290276 -0.349256 -0.750062 -0.339684 0.193471 -0.091987 -1.138461 3.103333 -2.917156 -0.116117 -1.565735 -0.473587 -3.369264 1.423454 1.739302 -0.514148
wb_dma_ch_rf/always_9/stmt_1/expr_1 1.278647 -0.033835 0.853008 -0.054614 -0.304643 -2.371740 0.108130 -2.007707 2.191625 2.911043 0.001603 2.565197 -1.662686 0.699835 -0.745045 -1.126191 -2.476831 3.366466 -0.025844 0.220635
wb_dma_ch_sel/assign_112_valid 1.041904 -0.086167 -1.053226 -2.564340 0.579889 -1.663107 -1.083328 -2.863317 -0.113791 3.242915 -0.210667 1.229294 -0.738767 1.055444 2.271089 1.262213 -1.118284 2.712760 1.120386 -1.269591
wb_dma_de/always_23/block_1/case_1/block_8 5.134405 2.393396 -1.013522 1.085443 -0.735240 -0.419007 -0.537858 1.216747 0.294495 4.442414 -0.565150 2.605387 0.071623 0.132183 -0.590823 0.943838 2.587498 0.153723 2.850545 0.446813
wb_dma_de/always_23/block_1/case_1/block_9 5.134405 2.393396 -1.013522 1.085443 -0.735240 -0.419007 -0.537858 1.216747 0.294495 4.442414 -0.565150 2.605387 0.071623 0.132183 -0.590823 0.943838 2.587498 0.153723 2.850545 0.446813
wb_dma_ch_rf/assign_28_this_ptr_set 3.177016 -2.502006 -0.539423 1.994604 0.800206 0.658502 -1.843214 2.058501 0.054338 0.363091 0.868823 2.318225 -1.463591 2.316839 0.053256 1.061150 -1.654621 2.155008 2.486962 0.717264
wb_dma_ch_rf/always_22 -1.251453 0.774861 0.100490 -3.454874 2.228411 -1.384080 0.709618 2.123267 1.666856 0.328618 1.639229 -1.270209 1.092872 -0.067937 1.703654 1.948342 -2.525236 -0.515089 2.636428 -1.698219
wb_dma_de/always_23/block_1/case_1/block_1 2.190321 2.441001 3.271420 -1.039422 1.821985 -1.660023 1.156477 -6.580422 0.330921 3.188278 -2.035355 -1.475307 -1.393475 0.917208 1.144603 1.490244 -1.588747 1.103448 -4.385377 0.342354
wb_dma_de/always_23/block_1/case_1/block_2 -2.316956 -1.032134 0.796229 -1.723790 -1.778995 -0.629988 1.411870 -0.832143 -0.746192 -2.764550 0.987944 1.145874 -0.410148 2.610205 0.326218 -0.371872 -0.968747 -0.786629 5.124254 -0.581011
wb_dma_de/always_23/block_1/case_1/block_3 -0.709976 1.590106 2.657633 -0.691627 1.338438 -1.127608 0.308914 -3.404012 1.795433 -0.705757 -0.624027 -3.476262 0.661686 -3.259556 0.635443 1.594498 -4.417838 1.803602 -4.770960 -3.565935
wb_dma_de/always_23/block_1/case_1/block_4 -0.689239 1.841004 3.501633 -0.879478 2.010854 -1.291066 0.699383 -2.242327 2.227933 -1.544348 -0.973802 -1.349853 -0.057924 -2.909465 0.280502 3.416993 -3.635975 2.154433 -3.939046 -4.184865
wb_dma_ch_rf/always_27 2.902089 1.937528 0.953393 -1.277872 0.461678 -1.038723 -2.129710 -3.515358 -1.759649 3.691003 -2.284234 2.378171 -1.205423 1.401775 0.361319 -0.386603 1.061748 3.249537 -1.667617 0.942254
wb_dma_de/always_23/block_1/case_1/block_7 6.385817 2.139802 -0.462317 1.434325 1.024272 1.782913 -0.361136 1.240424 1.327391 3.409791 2.223073 0.947674 -0.383131 2.905547 -0.158402 1.383688 1.811993 0.475472 3.043989 1.245363
wb_dma/assign_4_dma_rest 2.958065 -2.066237 1.488607 0.735056 0.752503 0.617134 -0.839331 2.955335 0.518577 -2.137828 1.311014 0.411040 0.017852 1.867435 -0.638839 1.658509 -1.458289 0.656935 3.752155 -0.342856
wb_dma_ch_rf/always_23/if_1 0.820627 0.070521 -2.884636 1.336312 -3.213654 0.428008 0.356482 -2.233923 0.490937 0.688237 1.856816 -2.355786 0.558003 -1.330402 -1.543144 -3.434835 -0.869445 -0.635885 1.811993 -1.160292
wb_dma_ch_sel/reg_ndr_r 1.182589 -0.517590 -2.274665 -3.052129 -0.485796 -2.340302 -0.362892 -3.251469 1.541524 2.214047 0.349562 -1.203636 -1.740659 -1.644918 0.263318 -0.781457 -4.053058 2.058707 0.184448 -2.563355
wb_dma_de/assign_66_dma_done/expr_1 2.876940 1.767645 1.626966 -0.693315 1.721118 -0.341517 -1.649042 -2.106717 -1.404688 1.369048 -2.289841 2.664767 -1.182496 1.123347 -0.672547 1.228596 0.604502 3.309165 -0.648910 -0.342071
wb_dma_ch_sel/reg_req_r 5.439284 0.007089 0.130695 1.631775 -0.445547 0.062297 -1.589873 1.608954 -0.198042 3.007140 -0.061454 2.609544 0.007846 1.764376 0.150701 1.606520 1.989202 1.147551 2.774400 1.009016
wb_dma_ch_rf/reg_pointer_r -0.696738 0.516932 -2.774773 2.589522 0.841541 1.239763 -0.315271 4.099566 0.905626 0.038153 1.618434 1.119265 1.390642 -0.836512 -0.494994 0.091784 -0.278051 -0.942185 4.551895 -1.155292
wb_dma_ch_sel/assign_105_valid 1.041904 -0.086167 -1.053226 -2.564340 0.579889 -1.663107 -1.083328 -2.863317 -0.113791 3.242915 -0.210667 1.229294 -0.738767 1.055444 2.271089 1.262213 -1.118284 2.712760 1.120386 -1.269591
wb_dma_ch_pri_enc/wire_pri5_out 1.829129 0.609966 0.264771 1.505372 -0.290276 -0.349256 -0.750062 -0.339684 0.193471 -0.091987 -1.138461 3.103333 -2.917156 -0.116117 -1.565735 -0.473587 -3.369264 1.423454 1.739302 -0.514148
wb_dma_ch_sel/always_39/case_1 1.182589 -0.517590 -2.274665 -3.052129 -0.485796 -2.340302 -0.362892 -3.251469 1.541524 2.214047 0.349562 -1.203636 -1.740659 -1.644918 0.263318 -0.781457 -4.053058 2.058707 0.184448 -2.563355
wb_dma_ch_sel/always_6 5.134405 2.393396 -1.013522 1.085443 -0.735240 -0.419007 -0.537858 1.216747 0.294495 4.442414 -0.565150 2.605387 0.071623 0.132183 -0.590823 0.943838 2.587498 0.153723 2.850545 0.446813
wb_dma_ch_sel/always_7 5.354592 0.569967 -2.139473 1.285637 0.224871 0.738235 -1.449968 0.766922 0.322985 2.062112 -0.384631 0.424802 -2.040715 -1.253974 -0.641952 1.247639 -1.320950 0.072842 0.708904 -0.634270
wb_dma_ch_sel/always_4 1.277324 3.092458 0.222272 -1.820530 0.154184 -1.084559 -0.969174 -4.488869 -1.392142 3.032919 -1.936698 1.576792 -0.308321 0.302441 -0.107502 -0.634520 1.084878 2.782531 -0.531059 -0.873902
wb_dma_ch_sel/always_5 1.249899 3.798646 2.258963 -0.987491 1.094061 -0.438166 0.823344 -4.117574 -1.602756 0.525319 -2.783760 2.156755 -0.827966 1.004547 -0.757964 1.439991 0.575015 0.847312 1.771411 -1.246843
wb_dma_ch_sel/assign_126_ch_sel/expr_1 -0.735907 -3.065928 1.883855 -1.388375 -1.801031 -1.562676 -0.652073 -5.296813 0.347897 0.058744 -0.162583 1.935362 -0.906404 1.747779 1.692321 0.854260 0.872214 4.901678 -3.406086 -0.472338
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1 -0.545793 -0.232717 -1.569561 -3.094207 -1.601900 -3.079536 1.041298 -1.470524 2.255748 3.789202 1.486242 -2.275481 1.042762 -1.143422 0.812373 -2.263488 -0.902407 -0.084063 0.089454 -0.266060
wb_dma_ch_sel/always_1 5.439284 0.007089 0.130695 1.631775 -0.445547 0.062297 -1.589873 1.608954 -0.198042 3.007140 -0.061454 2.609544 0.007846 1.764376 0.150701 1.606520 1.989202 1.147551 2.774400 1.009016
wb_dma_ch_arb/always_2/block_1/case_1/cond 3.673828 -0.733666 -1.620746 1.054485 -0.157968 -0.541005 -1.215354 -0.100730 1.030010 2.180232 0.332399 2.050522 -1.858123 0.141179 -0.708251 0.288392 -2.323174 2.394606 2.083399 -0.822440
wb_dma_ch_sel/always_8 3.177016 -2.502006 -0.539423 1.994604 0.800206 0.658502 -1.843214 2.058501 0.054338 0.363091 0.868823 2.318225 -1.463591 2.316839 0.053256 1.061150 -1.654621 2.155008 2.486962 0.717264
wb_dma_ch_sel/always_9 3.673828 -0.733666 -1.620746 1.054485 -0.157968 -0.541005 -1.215354 -0.100730 1.030010 2.180232 0.332399 2.050522 -1.858123 0.141179 -0.708251 0.288392 -2.323174 2.394606 2.083399 -0.822440
wb_dma_pri_enc_sub/always_1/case_1/stmt_2 1.829129 0.609966 0.264771 1.505372 -0.290276 -0.349256 -0.750062 -0.339684 0.193471 -0.091987 -1.138461 3.103333 -2.917156 -0.116117 -1.565735 -0.473587 -3.369264 1.423454 1.739302 -0.514148
wb_dma/wire_ch1_adr1 0.969862 -1.417477 -1.349278 0.893887 -1.200452 0.350876 0.235647 -0.205008 1.076059 -1.846483 1.185340 -1.898524 -0.384536 -1.626966 -1.658410 -0.752043 -2.323668 0.057508 0.904815 -1.986271
wb_dma_ch_rf/wire_ch_txsz 2.852615 2.912751 -0.795460 2.127049 -1.313681 1.838710 -0.624882 -3.717412 -0.722119 0.188968 -1.450121 0.388278 -2.864117 -1.689863 -0.251174 0.354820 -1.405694 -0.566492 -0.932050 -1.441483
wb_dma_ch_sel/assign_99_valid -0.808542 0.064227 -1.318697 -1.456719 0.042602 -1.169074 1.163731 -4.695520 1.698990 4.077184 2.119131 -0.946863 2.765471 1.411343 0.676218 -0.897974 2.757468 3.774122 -0.456712 -0.897581
wb_dma_ch_rf/always_23/if_1/block_1/if_1/cond 0.820627 0.070521 -2.884636 1.336312 -3.213654 0.428008 0.356482 -2.233923 0.490937 0.688237 1.856816 -2.355786 0.558003 -1.330402 -1.543144 -3.434835 -0.869445 -0.635885 1.811993 -1.160292
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_1 0.920741 -0.867475 1.964797 -0.798674 -1.542829 -2.100997 1.208721 -3.214046 3.913494 3.068994 1.747063 -2.146648 0.760230 -1.051956 1.014507 -0.046290 0.127617 2.064831 -5.593096 -0.032912
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_2 -1.030604 4.629956 0.061082 -1.825005 -0.526806 -1.348410 -1.493342 0.630399 -0.762748 3.965924 -0.528168 2.363237 0.083545 -0.848021 0.678478 -2.834254 -1.569486 -0.837942 1.605706 1.470000
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1/stmt_1 2.649096 -2.664803 -2.317077 2.842210 -0.567620 0.208936 -0.098606 -0.998202 2.833474 0.791698 1.945237 1.087459 -0.655247 -0.605781 -2.836573 -0.519841 -1.219179 4.282269 0.178051 -1.700857
wb_dma/wire_ch2_txsz 5.354592 0.569967 -2.139473 1.285637 0.224871 0.738235 -1.449968 0.766922 0.322985 2.062112 -0.384631 0.424802 -2.040715 -1.253974 -0.641952 1.247639 -1.320950 0.072842 0.708904 -0.634270
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1 -0.689239 1.841004 3.501633 -0.879478 2.010854 -1.291066 0.699383 -2.242327 2.227933 -1.544348 -0.973802 -1.349853 -0.057924 -2.909465 0.280502 3.416993 -3.635975 2.154433 -3.939046 -4.184865
wb_dma_de/always_23/block_1 1.048672 2.177850 3.838387 -2.066299 -0.473762 -0.562429 0.011253 -6.949858 -0.831214 0.870180 -1.090545 -0.765465 -2.498942 2.116730 2.477678 0.790180 -1.483080 0.649142 -3.724239 0.477997
wb_dma_ch_rf/always_22/if_1 -1.251453 0.774861 0.100490 -3.454874 2.228411 -1.384080 0.709618 2.123267 1.666856 0.328618 1.639229 -1.270209 1.092872 -0.067937 1.703654 1.948342 -2.525236 -0.515089 2.636428 -1.698219
wb_dma_de/wire_mast1_dout 3.940938 1.928695 0.279667 -0.202721 0.128511 -0.313146 -0.726919 3.151237 1.027000 1.078260 0.062446 -2.172866 -0.158399 -2.438496 1.050064 2.207100 -2.400479 -2.404441 0.305526 -1.240131
wb_dma_ch_rf/always_4/if_1/block_1/if_1/if_1 0.609533 -0.295428 -2.874549 1.448811 0.007716 0.930054 -0.804480 3.649882 0.941281 -0.779284 1.688791 0.311884 0.378401 -1.274949 -1.650224 -0.898006 -0.575854 0.030781 2.568385 -1.159714
wb_dma_de/always_8/stmt_1 0.182538 1.667586 0.142891 -1.327347 -0.158594 -1.151641 -0.946779 -3.435640 -0.905054 0.720899 -1.952576 1.955543 -2.854151 -0.392489 0.585233 -0.209653 -3.750493 1.333142 0.790990 -1.503827
wb_dma_ch_rf/assign_18_pointer_we/expr_1 0.609533 -0.295428 -2.874549 1.448811 0.007716 0.930054 -0.804480 3.649882 0.941281 -0.779284 1.688791 0.311884 0.378401 -1.274949 -1.650224 -0.898006 -0.575854 0.030781 2.568385 -1.159714
wb_dma_ch_rf/wire_ch_done_we 2.649043 0.828212 0.242505 -1.376470 0.370488 -1.521447 -1.060879 -3.233837 0.336006 2.948360 -1.490262 1.549852 -2.883568 0.003519 0.831399 0.626597 -2.516763 2.182273 -1.488873 -0.249697
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.859772 -0.734675 -0.611813 -4.655763 0.548267 -3.990202 0.628426 -1.413106 1.946364 3.057364 0.815143 0.566581 0.448260 0.518330 1.891823 0.095673 -2.027617 2.585845 1.907473 -1.614507
wb_dma_wb_slv/wire_wb_ack_o 0.415342 0.359061 -1.968399 0.111462 -2.162894 -0.218648 0.125789 2.282645 -0.509313 -1.032138 -0.404416 0.247355 -1.779534 -0.877357 -0.109381 -1.638959 -2.237434 -2.428632 2.913659 0.337804
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1 2.649096 -2.664803 -2.317077 2.842210 -0.567620 0.208936 -0.098606 -0.998202 2.833474 0.791698 1.945237 1.087459 -0.655247 -0.605781 -2.836573 -0.519841 -1.219179 4.282269 0.178051 -1.700857
wb_dma_de/reg_ld_desc_sel -2.535362 -2.449147 -2.161245 -3.406980 2.073959 0.301662 -0.611703 -5.116633 -1.068870 -1.063492 1.512956 -2.007768 -0.600909 2.772235 4.653844 2.958889 -2.271217 3.045508 -0.256504 -3.020396
wb_dma_wb_mast/assign_2_mast_pt_out 0.415342 0.359061 -1.968399 0.111462 -2.162894 -0.218648 0.125789 2.282645 -0.509313 -1.032138 -0.404416 0.247355 -1.779534 -0.877357 -0.109381 -1.638959 -2.237434 -2.428632 2.913659 0.337804
wb_dma_de/assign_83_wr_ack 2.597267 1.538051 0.002339 -0.424216 0.187478 -0.232808 -1.423940 -2.446797 -0.857737 0.805363 -2.177544 1.207885 -3.475525 -0.942206 0.181307 0.574284 -3.285478 0.597045 -0.757745 -0.839762
wb_dma/wire_dma_done_all 3.710525 0.393332 -2.173733 -1.309601 0.696817 0.306079 -1.984789 -1.829452 -0.906485 2.023948 -0.922784 -0.879604 -2.107384 -1.053484 1.649173 1.893346 -1.890637 0.316683 -0.584905 -1.420531
assert_wb_dma_rf/input_ch0_am1 -1.652958 0.711168 -0.592538 0.274392 -1.361975 -1.187741 -0.688053 1.632014 -0.829725 -0.498756 -0.945794 1.541977 1.561036 -1.906817 -2.128426 -2.043816 -0.131272 0.777656 2.951705 -1.924841
wb_dma_ch_arb/reg_state 2.727704 -3.255624 0.674059 1.546075 -0.977793 -1.539778 0.225054 -2.527152 3.374477 1.744596 1.196774 -0.767658 -0.458027 -0.628404 -2.474693 -1.535535 -1.122674 4.082222 -4.228462 0.378807
wb_dma_ch_sel/input_ch0_csr 1.396350 0.739460 4.019139 -3.044181 3.317957 -3.085064 -0.816175 -2.726117 -1.883861 2.879296 -5.482961 -0.247039 0.278710 -1.005686 1.921034 2.955480 -1.670779 0.183003 -2.896377 0.834632
wb_dma_de/always_23/block_1/case_1/block_10/if_2/block_1 5.134405 2.393396 -1.013522 1.085443 -0.735240 -0.419007 -0.537858 1.216747 0.294495 4.442414 -0.565150 2.605387 0.071623 0.132183 -0.590823 0.943838 2.587498 0.153723 2.850545 0.446813
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1 -0.709976 1.590106 2.657633 -0.691627 1.338438 -1.127608 0.308914 -3.404012 1.795433 -0.705757 -0.624027 -3.476262 0.661686 -3.259556 0.635443 1.594498 -4.417838 1.803602 -4.770960 -3.565935
wb_dma_ch_sel/assign_153_req_p0/expr_1 0.516846 0.464357 -1.567291 -2.473415 -0.723711 -2.057889 -0.559528 -3.593974 0.228489 4.651435 0.309872 0.363670 -0.150895 0.829231 2.194840 -0.751692 -0.518943 1.933168 0.575369 -0.270977
wb_dma_wb_mast 5.365320 1.545876 0.145665 -0.206567 -0.246130 -1.093192 0.464002 2.076448 1.904023 4.539494 0.504213 -0.994740 -2.269763 1.572617 0.237354 -2.068936 -1.155272 -0.685511 -2.211253 4.784798
wb_dma_ch_sel/assign_124_valid 1.041904 -0.086167 -1.053226 -2.564340 0.579889 -1.663107 -1.083328 -2.863317 -0.113791 3.242915 -0.210667 1.229294 -0.738767 1.055444 2.271089 1.262213 -1.118284 2.712760 1.120386 -1.269591
wb_dma_de/always_18/stmt_1 2.702028 1.558994 -4.076048 -0.667695 0.070721 1.422096 1.132828 0.598056 1.191477 2.748929 3.363858 -3.233408 0.879319 0.605686 -0.424554 -1.404145 0.699041 -2.107917 3.393075 0.170928
wb_dma_ch_rf/wire_ch_csr_dewe 5.268746 -1.596692 -0.254433 -0.426486 2.051795 -0.399740 -2.480132 2.293975 1.694535 2.737015 0.407608 -1.756389 -2.224475 -0.831116 2.524956 2.960008 -3.926304 0.156025 -2.785188 0.500746
wb_dma_ch_pri_enc/input_pri2 3.673828 -0.733666 -1.620746 1.054485 -0.157968 -0.541005 -1.215354 -0.100730 1.030010 2.180232 0.332399 2.050522 -1.858123 0.141179 -0.708251 0.288392 -2.323174 2.394606 2.083399 -0.822440
wb_dma_ch_pri_enc/input_pri3 3.673828 -0.733666 -1.620746 1.054485 -0.157968 -0.541005 -1.215354 -0.100730 1.030010 2.180232 0.332399 2.050522 -1.858123 0.141179 -0.708251 0.288392 -2.323174 2.394606 2.083399 -0.822440
wb_dma_ch_pri_enc/input_pri0 2.565137 -1.059662 -2.560466 -0.850248 -0.322728 -0.692029 -1.004700 -1.332268 0.589722 0.571591 0.207133 0.566087 -2.334166 -0.799707 -0.959109 -0.115895 -3.401938 2.073211 2.045974 -2.271372
wb_dma_ch_pri_enc/input_pri1 1.829129 0.609966 0.264771 1.505372 -0.290276 -0.349256 -0.750062 -0.339684 0.193471 -0.091987 -1.138461 3.103333 -2.917156 -0.116117 -1.565735 -0.473587 -3.369264 1.423454 1.739302 -0.514148
wb_dma_wb_if/input_slv_pt_in 0.415342 0.359061 -1.968399 0.111462 -2.162894 -0.218648 0.125789 2.282645 -0.509313 -1.032138 -0.404416 0.247355 -1.779534 -0.877357 -0.109381 -1.638959 -2.237434 -2.428632 2.913659 0.337804
wb_dma_de/always_23/block_1/case_1/block_9/stmt_3 -0.549631 -0.783433 -0.695200 -1.673345 -0.286843 -2.301645 0.396433 1.079330 1.108096 2.579072 1.187457 1.811582 0.998428 1.597591 0.776486 -0.385533 0.159148 1.349065 3.642450 0.149001
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1 1.278647 -0.033835 0.853008 -0.054614 -0.304643 -2.371740 0.108130 -2.007707 2.191625 2.911043 0.001603 2.565197 -1.662686 0.699835 -0.745045 -1.126191 -2.476831 3.366466 -0.025844 0.220635
wb_dma/wire_de_adr1_we -0.334832 0.691632 -2.812232 -1.091502 -1.969014 -0.979448 0.574386 -0.277248 0.458948 2.024293 1.336068 -1.722816 1.143397 -1.121983 -0.347762 -2.748295 -0.359116 -1.372689 2.676239 -0.565557
wb_dma_ch_sel/assign_6_pri1 1.829129 0.609966 0.264771 1.505372 -0.290276 -0.349256 -0.750062 -0.339684 0.193471 -0.091987 -1.138461 3.103333 -2.917156 -0.116117 -1.565735 -0.473587 -3.369264 1.423454 1.739302 -0.514148
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1 2.565137 -1.059662 -2.560466 -0.850248 -0.322728 -0.692029 -1.004700 -1.332268 0.589722 0.571591 0.207133 0.566087 -2.334166 -0.799707 -0.959109 -0.115895 -3.401938 2.073211 2.045974 -2.271372
wb_dma_ch_sel/assign_129_req_p0/expr_1 0.018789 0.316471 -1.784096 -3.953699 0.301492 -2.112857 -0.437214 -2.979618 1.142390 2.759980 -0.473196 -3.335180 -1.131020 -3.290660 1.366823 -0.773228 -3.778139 -0.449167 -2.635318 -1.627182
wb_dma_rf/wire_csr 0.704493 1.798988 0.265814 -1.020034 0.334051 -0.390332 1.605792 0.478163 -0.527674 0.290250 -0.259751 0.388604 -0.340822 1.385130 0.132033 0.622384 -0.963852 -2.687768 5.136884 0.189907
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/if_1/cond -0.549631 -0.783433 -0.695200 -1.673345 -0.286843 -2.301645 0.396433 1.079330 1.108096 2.579072 1.187457 1.811582 0.998428 1.597591 0.776486 -0.385533 0.159148 1.349065 3.642450 0.149001
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2 4.000432 3.876295 0.466413 1.673074 -0.455193 -0.697577 0.277440 1.328971 1.233939 3.768336 -1.046408 3.925805 -0.788999 -0.239147 -2.200475 -0.309238 1.607344 0.466918 1.965213 0.957021
wb_dma_ch_sel/always_37/if_1 0.199213 -3.377980 3.131062 -0.041643 -1.248250 -0.805682 -0.638601 -3.754041 1.111639 -1.691898 0.206478 3.132721 -1.138967 1.980355 1.106551 2.731784 1.091074 5.469555 -2.626943 -1.346462
wb_dma_de/always_6/if_1/cond 3.862428 3.867821 -1.369529 0.310690 -1.072292 0.280148 -2.275498 0.084244 -1.656517 3.893804 -1.766413 0.687061 -1.044193 -1.799830 2.733591 1.551500 -0.435277 -2.299145 1.499247 -0.630926
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/block_1/stmt_2 -0.709976 1.590106 2.657633 -0.691627 1.338438 -1.127608 0.308914 -3.404012 1.795433 -0.705757 -0.624027 -3.476262 0.661686 -3.259556 0.635443 1.594498 -4.417838 1.803602 -4.770960 -3.565935
wb_dma_ch_rf/always_8/stmt_1 -3.212333 -1.675135 -0.958257 -3.347655 -2.325001 0.265839 -1.469796 -1.685661 -2.453103 -4.155866 0.616544 0.724291 -1.133075 0.795583 1.943103 0.223982 -1.052071 0.487799 2.552246 -2.730280
wb_dma_ch_sel/assign_108_valid 1.041904 -0.086167 -1.053226 -2.564340 0.579889 -1.663107 -1.083328 -2.863317 -0.113791 3.242915 -0.210667 1.229294 -0.738767 1.055444 2.271089 1.262213 -1.118284 2.712760 1.120386 -1.269591
wb_dma_ch_pri_enc/wire_pri9_out 1.829129 0.609966 0.264771 1.505372 -0.290276 -0.349256 -0.750062 -0.339684 0.193471 -0.091987 -1.138461 3.103333 -2.917156 -0.116117 -1.565735 -0.473587 -3.369264 1.423454 1.739302 -0.514148
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.614403 -2.248004 -2.158356 1.993928 1.010533 -0.139819 -0.202508 0.704541 2.402264 1.142609 1.311259 3.397944 -0.561923 0.326737 -2.509408 0.474912 -0.385640 4.848544 1.301038 -1.285691
wb_dma_ch_sel/wire_pri2 3.673828 -0.733666 -1.620746 1.054485 -0.157968 -0.541005 -1.215354 -0.100730 1.030010 2.180232 0.332399 2.050522 -1.858123 0.141179 -0.708251 0.288392 -2.323174 2.394606 2.083399 -0.822440
wb_dma_ch_sel/wire_pri3 3.673828 -0.733666 -1.620746 1.054485 -0.157968 -0.541005 -1.215354 -0.100730 1.030010 2.180232 0.332399 2.050522 -1.858123 0.141179 -0.708251 0.288392 -2.323174 2.394606 2.083399 -0.822440
wb_dma_ch_sel/wire_pri0 1.182589 -0.517590 -2.274665 -3.052129 -0.485796 -2.340302 -0.362892 -3.251469 1.541524 2.214047 0.349562 -1.203636 -1.740659 -1.644918 0.263318 -0.781457 -4.053058 2.058707 0.184448 -2.563355
wb_dma_ch_sel/wire_pri1 1.829129 0.609966 0.264771 1.505372 -0.290276 -0.349256 -0.750062 -0.339684 0.193471 -0.091987 -1.138461 3.103333 -2.917156 -0.116117 -1.565735 -0.473587 -3.369264 1.423454 1.739302 -0.514148
wb_dma_de/always_4/if_1/if_1/cond/expr_1 1.908952 0.517084 -2.121042 -1.694276 0.245786 -0.617371 -1.886133 -3.399378 -0.975491 2.333888 -0.909917 0.765527 -2.145196 -0.311179 1.951406 1.124156 -2.919402 1.845819 1.169075 -2.203805
wb_dma_rf/input_ptr_set 3.673828 -0.733666 -1.620746 1.054485 -0.157968 -0.541005 -1.215354 -0.100730 1.030010 2.180232 0.332399 2.050522 -1.858123 0.141179 -0.708251 0.288392 -2.323174 2.394606 2.083399 -0.822440
wb_dma_rf/always_2/if_1/if_1 -1.486886 -0.398140 2.174463 0.725162 1.755803 -1.535250 -0.911064 -0.960944 -1.309012 2.333332 -1.474111 3.918543 -1.893337 3.730374 2.149185 -0.577599 -3.245274 0.879320 1.561507 3.108891
wb_dma_de/assign_77_read_hold -0.735948 1.448429 0.818142 0.219270 -0.101094 -0.456099 0.255301 0.909854 -0.080514 -2.043609 -1.216050 1.560664 -1.723958 -1.157789 -1.657284 -0.765439 -3.223495 -0.741850 2.093296 -1.026802
wb_dma_pri_enc_sub/input_valid -0.735948 1.448429 0.818142 0.219270 -0.101094 -0.456099 0.255301 0.909854 -0.080514 -2.043609 -1.216050 1.560664 -1.723958 -1.157789 -1.657284 -0.765439 -3.223495 -0.741850 2.093296 -1.026802
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1 1.829129 0.609966 0.264771 1.505372 -0.290276 -0.349256 -0.750062 -0.339684 0.193471 -0.091987 -1.138461 3.103333 -2.917156 -0.116117 -1.565735 -0.473587 -3.369264 1.423454 1.739302 -0.514148
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/cond 1.561820 -1.727639 -0.400323 -4.106647 1.739216 -3.058694 0.262871 -0.523843 3.466047 1.905297 0.127753 -2.423424 -1.058081 -2.956275 -0.191616 1.179766 -3.435894 1.497593 -2.814336 -1.990840
wb_dma_ch_rf/always_27/stmt_1 2.902089 1.937528 0.953393 -1.277872 0.461678 -1.038723 -2.129710 -3.515358 -1.759649 3.691003 -2.284234 2.378171 -1.205423 1.401775 0.361319 -0.386603 1.061748 3.249537 -1.667617 0.942254
wb_dma_wb_slv/assign_2_pt_sel/expr_1 1.709357 1.178823 2.472280 -3.333315 -2.355115 -2.144061 1.270582 2.890774 2.461873 -2.516157 -1.605829 -1.747638 -2.869159 -4.952996 -0.791111 0.747580 -2.939615 -5.034399 -2.060853 -0.787423
wb_dma_de/always_23/block_1/case_1/block_9/if_2/block_1 5.134405 2.393396 -1.013522 1.085443 -0.735240 -0.419007 -0.537858 1.216747 0.294495 4.442414 -0.565150 2.605387 0.071623 0.132183 -0.590823 0.943838 2.587498 0.153723 2.850545 0.446813
wb_dma_ch_sel/wire_valid 2.819369 -1.471995 2.536513 1.139115 -0.535948 -0.326971 4.235286 -3.556817 3.139355 0.030740 1.731614 -0.163629 0.094207 3.440680 -2.878606 0.340044 1.775540 2.049057 0.612132 1.182407
wb_dma_ch_sel/assign_162_req_p1/expr_1 -0.735948 1.448429 0.818142 0.219270 -0.101094 -0.456099 0.255301 0.909854 -0.080514 -2.043609 -1.216050 1.560664 -1.723958 -1.157789 -1.657284 -0.765439 -3.223495 -0.741850 2.093296 -1.026802
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1/expr_1 2.565137 -1.059662 -2.560466 -0.850248 -0.322728 -0.692029 -1.004700 -1.332268 0.589722 0.571591 0.207133 0.566087 -2.334166 -0.799707 -0.959109 -0.115895 -3.401938 2.073211 2.045974 -2.271372
wb_dma_de/wire_chunk_cnt_is_0_d 0.182538 1.667586 0.142891 -1.327347 -0.158594 -1.151641 -0.946779 -3.435640 -0.905054 0.720899 -1.952576 1.955543 -2.854151 -0.392489 0.585233 -0.209653 -3.750493 1.333142 0.790990 -1.503827
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1 1.614403 -2.248004 -2.158356 1.993928 1.010533 -0.139819 -0.202508 0.704541 2.402264 1.142609 1.311259 3.397944 -0.561923 0.326737 -2.509408 0.474912 -0.385640 4.848544 1.301038 -1.285691
wb_dma_ch_sel/assign_109_valid 1.041904 -0.086167 -1.053226 -2.564340 0.579889 -1.663107 -1.083328 -2.863317 -0.113791 3.242915 -0.210667 1.229294 -0.738767 1.055444 2.271089 1.262213 -1.118284 2.712760 1.120386 -1.269591
wb_dma_pri_enc_sub/always_3/if_1/if_1/cond 1.829129 0.609966 0.264771 1.505372 -0.290276 -0.349256 -0.750062 -0.339684 0.193471 -0.091987 -1.138461 3.103333 -2.917156 -0.116117 -1.565735 -0.473587 -3.369264 1.423454 1.739302 -0.514148
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1/expr_1/expr_1 -3.998437 -0.149512 -0.775418 -2.579216 -3.509623 -3.575250 -0.704643 -0.640304 0.031523 3.234256 1.220734 1.893876 0.795630 1.110067 2.487332 -3.925268 -0.950086 0.488997 2.953087 0.853907
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.545793 -0.232717 -1.569561 -3.094207 -1.601900 -3.079536 1.041298 -1.470524 2.255748 3.789202 1.486242 -2.275481 1.042762 -1.143422 0.812373 -2.263488 -0.902407 -0.084063 0.089454 -0.266060
wb_dma_de/assign_75_mast1_dout 3.940938 1.928695 0.279667 -0.202721 0.128511 -0.313146 -0.726919 3.151237 1.027000 1.078260 0.062446 -2.172866 -0.158399 -2.438496 1.050064 2.207100 -2.400479 -2.404441 0.305526 -1.240131
wb_dma/constraint_csr -0.853870 1.293716 -1.464820 -2.310668 0.695921 0.260197 -1.101788 -0.322381 -2.440204 -0.969811 -1.291976 0.146847 -0.389393 -0.678472 1.383307 1.323644 -0.995532 -0.937478 2.747982 -2.260058
wb_dma_ch_rf/always_5/if_1 0.609533 -0.295428 -2.874549 1.448811 0.007716 0.930054 -0.804480 3.649882 0.941281 -0.779284 1.688791 0.311884 0.378401 -1.274949 -1.650224 -0.898006 -0.575854 0.030781 2.568385 -1.159714
wb_dma_ch_pri_enc/wire_pri21_out 1.829129 0.609966 0.264771 1.505372 -0.290276 -0.349256 -0.750062 -0.339684 0.193471 -0.091987 -1.138461 3.103333 -2.917156 -0.116117 -1.565735 -0.473587 -3.369264 1.423454 1.739302 -0.514148
wb_dma_ch_sel/assign_157_req_p0 0.516846 0.464357 -1.567291 -2.473415 -0.723711 -2.057889 -0.559528 -3.593974 0.228489 4.651435 0.309872 0.363670 -0.150895 0.829231 2.194840 -0.751692 -0.518943 1.933168 0.575369 -0.270977
wb_dma_wb_mast/assign_1/expr_1 4.302858 4.199785 2.694494 -0.460240 -0.289520 -2.058900 1.088600 2.672057 2.409880 2.120107 -0.255402 -3.574034 1.084984 -2.961222 -2.752976 -2.404134 -3.871631 -2.371538 -0.187121 0.733160
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.859772 -0.734675 -0.611813 -4.655763 0.548267 -3.990202 0.628426 -1.413106 1.946364 3.057364 0.815143 0.566581 0.448260 0.518330 1.891823 0.095673 -2.027617 2.585845 1.907473 -1.614507
wb_dma_de/reg_mast1_adr 3.283312 -1.829867 3.278491 -5.608630 -1.150791 -4.756253 1.275183 1.012562 1.186905 -0.920269 -0.075517 -1.158455 0.956843 0.765730 -3.813053 -0.699046 1.406070 1.113600 2.170011 -0.690589
wb_dma_ch_pri_enc/wire_pri17_out 1.829129 0.609966 0.264771 1.505372 -0.290276 -0.349256 -0.750062 -0.339684 0.193471 -0.091987 -1.138461 3.103333 -2.917156 -0.116117 -1.565735 -0.473587 -3.369264 1.423454 1.739302 -0.514148
wb_dma_ch_sel/assign_141_req_p0/expr_1 0.516846 0.464357 -1.567291 -2.473415 -0.723711 -2.057889 -0.559528 -3.593974 0.228489 4.651435 0.309872 0.363670 -0.150895 0.829231 2.194840 -0.751692 -0.518943 1.933168 0.575369 -0.270977
wb_dma_ch_sel/input_ch2_csr 2.469198 3.485646 0.919640 -2.423542 4.304809 -0.359408 -1.798487 -0.396754 0.026007 4.737350 -1.550366 0.143129 0.478614 -0.106040 2.226246 2.514202 0.819814 1.879025 -2.850436 0.370036
wb_dma_ch_rf/assign_13_ch_txsz_we 4.205489 1.197294 -2.893813 1.208990 -1.042918 2.421082 -1.554061 -3.741354 -1.452392 0.821206 -0.541344 -1.108144 -1.592744 -1.331915 1.211477 2.149785 0.383432 -0.061637 -0.201814 -2.543426
wb_dma_ch_sel/assign_130_req_p0 0.018789 0.316471 -1.784096 -3.953699 0.301492 -2.112857 -0.437214 -2.979618 1.142390 2.759980 -0.473196 -3.335180 -1.131020 -3.290660 1.366823 -0.773228 -3.778139 -0.449167 -2.635318 -1.627182
wb_dma_ch_arb/always_1/if_1/stmt_2 2.727704 -3.255624 0.674059 1.546075 -0.977793 -1.539778 0.225054 -2.527152 3.374477 1.744596 1.196774 -0.767658 -0.458027 -0.628404 -2.474693 -1.535535 -1.122674 4.082222 -4.228462 0.378807
wb_dma_ch_sel/assign_106_valid 1.041904 -0.086167 -1.053226 -2.564340 0.579889 -1.663107 -1.083328 -2.863317 -0.113791 3.242915 -0.210667 1.229294 -0.738767 1.055444 2.271089 1.262213 -1.118284 2.712760 1.120386 -1.269591
wb_dma_ch_pri_enc/wire_pri28_out 1.829129 0.609966 0.264771 1.505372 -0.290276 -0.349256 -0.750062 -0.339684 0.193471 -0.091987 -1.138461 3.103333 -2.917156 -0.116117 -1.565735 -0.473587 -3.369264 1.423454 1.739302 -0.514148
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1/cond 2.565137 -1.059662 -2.560466 -0.850248 -0.322728 -0.692029 -1.004700 -1.332268 0.589722 0.571591 0.207133 0.566087 -2.334166 -0.799707 -0.959109 -0.115895 -3.401938 2.073211 2.045974 -2.271372
wb_dma_ch_rf/always_10/if_1/if_1/block_1 1.278647 -0.033835 0.853008 -0.054614 -0.304643 -2.371740 0.108130 -2.007707 2.191625 2.911043 0.001603 2.565197 -1.662686 0.699835 -0.745045 -1.126191 -2.476831 3.366466 -0.025844 0.220635
wb_dma_ch_rf/always_11/if_1/if_1 -0.616885 0.563679 -0.066160 -2.705688 -0.708701 -2.646180 0.663550 -2.924670 1.670400 0.167031 -0.717684 -0.461938 -2.656328 -2.020085 -1.217729 -2.109325 -5.017518 1.071185 -0.737699 -1.720250
wb_dma_wb_if/wire_slv_adr -3.199229 2.809637 6.690963 1.555882 -2.816672 -4.464774 0.936454 2.181298 2.612076 3.819955 -1.106243 3.886007 2.779400 -1.192937 2.436697 -0.034603 -1.036400 -1.626644 1.379524 1.119452
wb_dma_ch_rf/assign_15_ch_am0_we/expr_1/expr_1 -1.251453 0.774861 0.100490 -3.454874 2.228411 -1.384080 0.709618 2.123267 1.666856 0.328618 1.639229 -1.270209 1.092872 -0.067937 1.703654 1.948342 -2.525236 -0.515089 2.636428 -1.698219
wb_dma_ch_sel/input_ch1_csr 2.469198 3.485646 0.919640 -2.423542 4.304809 -0.359408 -1.798487 -0.396754 0.026007 4.737350 -1.550366 0.143129 0.478614 -0.106040 2.226246 2.514202 0.819814 1.879025 -2.850436 0.370036
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1 -0.735948 1.448429 0.818142 0.219270 -0.101094 -0.456099 0.255301 0.909854 -0.080514 -2.043609 -1.216050 1.560664 -1.723958 -1.157789 -1.657284 -0.765439 -3.223495 -0.741850 2.093296 -1.026802
wb_dma/wire_pt1_sel_i 4.856690 0.512290 0.803962 -1.093747 -0.178200 -1.780484 -0.201307 3.548899 2.568390 1.581957 0.369945 -3.366286 0.917054 -3.416784 0.016571 1.976180 -1.960004 -1.441797 -0.898996 -1.486471
wb_dma_ch_sel/always_47/case_1/stmt_1 1.404678 1.258332 0.137362 -1.814862 0.794122 -0.768627 0.466258 -0.586353 -0.337931 -0.963332 -0.296836 -0.925791 1.969855 -0.734794 -3.143095 -0.131501 0.891546 1.607843 3.035800 -2.956770
wb_dma/wire_pt1_sel_o -0.446646 0.868579 0.973866 0.389959 1.897087 0.323272 0.463850 0.898736 0.654885 -2.398288 -1.043957 0.951413 -2.017141 -2.229286 -3.228702 0.619670 -2.947674 -1.881545 1.525061 -1.639410
wb_dma_ch_sel/assign_127_req_p0/expr_1 1.182589 -0.517590 -2.274665 -3.052129 -0.485796 -2.340302 -0.362892 -3.251469 1.541524 2.214047 0.349562 -1.203636 -1.740659 -1.644918 0.263318 -0.781457 -4.053058 2.058707 0.184448 -2.563355
wb_dma_ch_pri_enc/inst_u16 1.829129 0.609966 0.264771 1.505372 -0.290276 -0.349256 -0.750062 -0.339684 0.193471 -0.091987 -1.138461 3.103333 -2.917156 -0.116117 -1.565735 -0.473587 -3.369264 1.423454 1.739302 -0.514148
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1 1.829129 0.609966 0.264771 1.505372 -0.290276 -0.349256 -0.750062 -0.339684 0.193471 -0.091987 -1.138461 3.103333 -2.917156 -0.116117 -1.565735 -0.473587 -3.369264 1.423454 1.739302 -0.514148
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_1 0.820627 0.070521 -2.884636 1.336312 -3.213654 0.428008 0.356482 -2.233923 0.490937 0.688237 1.856816 -2.355786 0.558003 -1.330402 -1.543144 -3.434835 -0.869445 -0.635885 1.811993 -1.160292
wb_dma_ch_sel/always_48/case_1 2.727704 -3.255624 0.674059 1.546075 -0.977793 -1.539778 0.225054 -2.527152 3.374477 1.744596 1.196774 -0.767658 -0.458027 -0.628404 -2.474693 -1.535535 -1.122674 4.082222 -4.228462 0.378807
wb_dma_ch_sel/input_ch7_csr 2.278032 -0.073318 0.676758 -0.679316 2.395795 -0.132036 -0.348133 -2.487877 1.101784 2.563736 -0.205954 -0.933255 0.158949 0.286694 0.565798 1.698813 0.523331 2.620631 -3.682515 0.145442
assert_wb_dma_rf -1.652958 0.711168 -0.592538 0.274392 -1.361975 -1.187741 -0.688053 1.632014 -0.829725 -0.498756 -0.945794 1.541977 1.561036 -1.906817 -2.128426 -2.043816 -0.131272 0.777656 2.951705 -1.924841
wb_dma_ch_rf/reg_ch_am0_r -1.251453 0.774861 0.100490 -3.454874 2.228411 -1.384080 0.709618 2.123267 1.666856 0.328618 1.639229 -1.270209 1.092872 -0.067937 1.703654 1.948342 -2.525236 -0.515089 2.636428 -1.698219
wb_dma_ch_rf/always_4/if_1 -0.696738 0.516932 -2.774773 2.589522 0.841541 1.239763 -0.315271 4.099566 0.905626 0.038153 1.618434 1.119265 1.390642 -0.836512 -0.494994 0.091784 -0.278051 -0.942185 4.551895 -1.155292
wb_dma_de/always_4/if_1/if_1/stmt_1 1.908952 0.517084 -2.121042 -1.694276 0.245786 -0.617371 -1.886133 -3.399378 -0.975491 2.333888 -0.909917 0.765527 -2.145196 -0.311179 1.951406 1.124156 -2.919402 1.845819 1.169075 -2.203805
wb_dma_de/always_14/stmt_1/expr_1 1.278647 -0.033835 0.853008 -0.054614 -0.304643 -2.371740 0.108130 -2.007707 2.191625 2.911043 0.001603 2.565197 -1.662686 0.699835 -0.745045 -1.126191 -2.476831 3.366466 -0.025844 0.220635
wb_dma_de/wire_use_ed -0.386814 -1.934374 2.159284 0.878131 3.832927 -0.728270 -1.982778 2.321788 2.784127 1.517292 2.030046 -1.028881 0.216718 0.799491 5.819102 4.906859 -6.241807 2.788152 -1.811075 -1.567488
wb_dma_de/always_23/block_1/case_1/block_2/if_1/cond -2.316956 -1.032134 0.796229 -1.723790 -1.778995 -0.629988 1.411870 -0.832143 -0.746192 -2.764550 0.987944 1.145874 -0.410148 2.610205 0.326218 -0.371872 -0.968747 -0.786629 5.124254 -0.581011
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.829129 0.609966 0.264771 1.505372 -0.290276 -0.349256 -0.750062 -0.339684 0.193471 -0.091987 -1.138461 3.103333 -2.917156 -0.116117 -1.565735 -0.473587 -3.369264 1.423454 1.739302 -0.514148
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.859772 -0.734675 -0.611813 -4.655763 0.548267 -3.990202 0.628426 -1.413106 1.946364 3.057364 0.815143 0.566581 0.448260 0.518330 1.891823 0.095673 -2.027617 2.585845 1.907473 -1.614507
wb_dma_ch_sel/always_7/stmt_1/expr_1 5.354592 0.569967 -2.139473 1.285637 0.224871 0.738235 -1.449968 0.766922 0.322985 2.062112 -0.384631 0.424802 -2.040715 -1.253974 -0.641952 1.247639 -1.320950 0.072842 0.708904 -0.634270
wb_dma_ch_sel/input_nd_i 1.182589 -0.517590 -2.274665 -3.052129 -0.485796 -2.340302 -0.362892 -3.251469 1.541524 2.214047 0.349562 -1.203636 -1.740659 -1.644918 0.263318 -0.781457 -4.053058 2.058707 0.184448 -2.563355
assert_wb_dma_ch_sel/input_req_i 2.565137 -1.059662 -2.560466 -0.850248 -0.322728 -0.692029 -1.004700 -1.332268 0.589722 0.571591 0.207133 0.566087 -2.334166 -0.799707 -0.959109 -0.115895 -3.401938 2.073211 2.045974 -2.271372
wb_dma_ch_rf/reg_ch_rl -0.626634 0.212397 -1.931533 -3.361792 0.794324 -0.879326 -1.262330 0.101503 -2.502132 1.802204 -0.445005 2.372516 1.048753 2.123592 2.103326 1.343664 2.042109 1.142833 4.781635 -0.881549
wb_dma_de/reg_paused 0.704493 1.798988 0.265814 -1.020034 0.334051 -0.390332 1.605792 0.478163 -0.527674 0.290250 -0.259751 0.388604 -0.340822 1.385130 0.132033 0.622384 -0.963852 -2.687768 5.136884 0.189907
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/cond 2.597267 1.538051 0.002339 -0.424216 0.187478 -0.232808 -1.423940 -2.446797 -0.857737 0.805363 -2.177544 1.207885 -3.475525 -0.942206 0.181307 0.574284 -3.285478 0.597045 -0.757745 -0.839762
wb_dma_wb_if/wire_mast_drdy 2.240056 3.882056 -2.400875 -0.889894 4.969488 1.788000 2.586072 -0.554466 3.939056 3.172094 2.319137 0.755470 -4.048114 2.010939 -1.301461 0.287343 -1.366957 0.715617 -1.177279 1.536818
wb_dma_de/always_23/block_1/case_1/block_11/stmt_2 2.057194 -2.388942 -2.392176 -1.946985 -0.334044 -1.670740 -0.346687 -0.568907 1.092532 2.640615 1.668923 1.347720 -0.262946 2.001285 -0.068670 -0.195761 0.082383 3.166798 3.123034 -0.444302
wb_dma_de/always_23/block_1/case_1/block_11/stmt_3 5.354592 0.569967 -2.139473 1.285637 0.224871 0.738235 -1.449968 0.766922 0.322985 2.062112 -0.384631 0.424802 -2.040715 -1.253974 -0.641952 1.247639 -1.320950 0.072842 0.708904 -0.634270
wb_dma_ch_sel/assign_100_valid/expr_1 -0.808542 0.064227 -1.318697 -1.456719 0.042602 -1.169074 1.163731 -4.695520 1.698990 4.077184 2.119131 -0.946863 2.765471 1.411343 0.676218 -0.897974 2.757468 3.774122 -0.456712 -0.897581
wb_dma_wb_if/inst_u1 0.173967 0.883037 2.874498 2.805949 -2.999676 -0.906192 1.767651 -1.426091 3.818332 0.449712 1.221346 0.232212 0.865710 -1.159384 -2.224279 -2.285482 0.919512 0.702636 -2.426464 0.537907
wb_dma_wb_if/inst_u0 5.365320 1.545876 0.145665 -0.206567 -0.246130 -1.093192 0.464002 2.076448 1.904023 4.539494 0.504213 -0.994740 -2.269763 1.572617 0.237354 -2.068936 -1.155272 -0.685511 -2.211253 4.784798
wb_dma_ch_sel 0.127184 -0.470565 2.125303 -1.949791 1.239180 -0.186918 0.190959 -4.769857 -0.417212 0.575041 -0.497787 -0.023891 -0.622830 2.555354 1.951568 1.840233 0.541171 2.245652 -2.424304 0.407989
wb_dma_rf/input_de_csr_we 5.268746 -1.596692 -0.254433 -0.426486 2.051795 -0.399740 -2.480132 2.293975 1.694535 2.737015 0.407608 -1.756389 -2.224475 -0.831116 2.524956 2.960008 -3.926304 0.156025 -2.785188 0.500746
wb_dma_rf/wire_ch0_adr0 -2.227044 0.537815 1.149641 -3.222283 2.630414 -2.635907 0.651023 2.334949 1.786714 2.410770 1.536485 0.613629 3.246614 1.493438 2.762561 2.451924 -0.480386 1.730730 3.889749 -1.514574
wb_dma_rf/wire_ch0_adr1 -0.334832 0.691632 -2.812232 -1.091502 -1.969014 -0.979448 0.574386 -0.277248 0.458948 2.024293 1.336068 -1.722816 1.143397 -1.121983 -0.347762 -2.748295 -0.359116 -1.372689 2.676239 -0.565557
wb_dma_de/always_9/stmt_1/expr_1 1.956953 1.771209 -2.078582 -4.324799 0.283742 -0.241167 -1.159972 -1.571239 -2.052286 0.075478 -1.789799 -2.826674 -1.325112 -2.516408 1.697862 1.892085 -1.053253 -2.255074 0.070999 -2.716083
wb_dma_ch_sel/always_42/case_1/cond 2.249269 -1.973303 0.952918 -1.010907 1.524831 -0.182424 -1.864059 0.208026 -1.317544 -0.241500 -1.292246 3.701628 -2.505149 2.600263 0.536755 2.385309 -0.541753 2.410133 0.724799 0.853421
wb_dma_wb_slv/input_wb_cyc_i 2.423767 -0.988690 0.567936 -3.979453 -2.855928 -3.988045 0.437895 2.097182 2.968131 3.405652 -0.494510 -0.873291 -0.966175 -4.099763 -1.361318 -0.755072 1.490162 -4.823860 -1.527642 1.566285
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1 1.614403 -2.248004 -2.158356 1.993928 1.010533 -0.139819 -0.202508 0.704541 2.402264 1.142609 1.311259 3.397944 -0.561923 0.326737 -2.509408 0.474912 -0.385640 4.848544 1.301038 -1.285691
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/cond/expr_1 3.556194 -3.618345 -0.597734 3.171031 -0.487640 1.425506 -2.035029 -0.067356 0.269514 -1.250613 1.736712 -0.318015 -1.841979 1.556653 -0.107266 0.189142 -3.784243 2.129259 1.333175 -0.318137
wb_dma_de/reg_tsz_cnt 2.852615 2.912751 -0.795460 2.127049 -1.313681 1.838710 -0.624882 -3.717412 -0.722119 0.188968 -1.450121 0.388278 -2.864117 -1.689863 -0.251174 0.354820 -1.405694 -0.566492 -0.932050 -1.441483
wb_dma_ch_sel/reg_ndr 1.182589 -0.517590 -2.274665 -3.052129 -0.485796 -2.340302 -0.362892 -3.251469 1.541524 2.214047 0.349562 -1.203636 -1.740659 -1.644918 0.263318 -0.781457 -4.053058 2.058707 0.184448 -2.563355
wb_dma_de/assign_83_wr_ack/expr_1 2.597267 1.538051 0.002339 -0.424216 0.187478 -0.232808 -1.423940 -2.446797 -0.857737 0.805363 -2.177544 1.207885 -3.475525 -0.942206 0.181307 0.574284 -3.285478 0.597045 -0.757745 -0.839762
wb_dma_de/reg_de_txsz_we 3.063023 1.626494 -2.021827 -1.244181 -1.119281 -0.193337 -2.095764 -0.093456 -1.426273 2.459733 -1.456419 -0.850487 -1.963356 -2.305955 2.906610 1.549976 -2.095531 -2.823031 0.535859 -0.914857
wb_dma_ch_rf/reg_pointer_sr 0.609533 -0.295428 -2.874549 1.448811 0.007716 0.930054 -0.804480 3.649882 0.941281 -0.779284 1.688791 0.311884 0.378401 -1.274949 -1.650224 -0.898006 -0.575854 0.030781 2.568385 -1.159714
wb_dma_ch_sel/assign_130_req_p0/expr_1/expr_1 2.565137 -1.059662 -2.560466 -0.850248 -0.322728 -0.692029 -1.004700 -1.332268 0.589722 0.571591 0.207133 0.566087 -2.334166 -0.799707 -0.959109 -0.115895 -3.401938 2.073211 2.045974 -2.271372
wb_dma_rf/input_de_adr1_we -0.334832 0.691632 -2.812232 -1.091502 -1.969014 -0.979448 0.574386 -0.277248 0.458948 2.024293 1.336068 -1.722816 1.143397 -1.121983 -0.347762 -2.748295 -0.359116 -1.372689 2.676239 -0.565557
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1 -0.689239 1.841004 3.501633 -0.879478 2.010854 -1.291066 0.699383 -2.242327 2.227933 -1.544348 -0.973802 -1.349853 -0.057924 -2.909465 0.280502 3.416993 -3.635975 2.154433 -3.939046 -4.184865
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.829129 0.609966 0.264771 1.505372 -0.290276 -0.349256 -0.750062 -0.339684 0.193471 -0.091987 -1.138461 3.103333 -2.917156 -0.116117 -1.565735 -0.473587 -3.369264 1.423454 1.739302 -0.514148
wb_dma_ch_sel/always_43/case_1/cond 2.852615 2.912751 -0.795460 2.127049 -1.313681 1.838710 -0.624882 -3.717412 -0.722119 0.188968 -1.450121 0.388278 -2.864117 -1.689863 -0.251174 0.354820 -1.405694 -0.566492 -0.932050 -1.441483
wb_dma_ch_rf/reg_ch_adr0_r -2.490213 -2.499140 -0.159417 -1.646538 1.922518 -1.816136 0.822908 1.740436 2.019222 0.969621 2.223560 1.597558 2.453961 2.206021 1.191423 1.709231 0.441488 3.331671 2.815171 -0.972033
wb_dma_ch_pri_enc/input_valid -0.735948 1.448429 0.818142 0.219270 -0.101094 -0.456099 0.255301 0.909854 -0.080514 -2.043609 -1.216050 1.560664 -1.723958 -1.157789 -1.657284 -0.765439 -3.223495 -0.741850 2.093296 -1.026802
wb_dma_ch_pri_enc/reg_pri_out1 1.829129 0.609966 0.264771 1.505372 -0.290276 -0.349256 -0.750062 -0.339684 0.193471 -0.091987 -1.138461 3.103333 -2.917156 -0.116117 -1.565735 -0.473587 -3.369264 1.423454 1.739302 -0.514148
wb_dma_de/always_23/block_1/case_1/block_7/stmt_1 3.337161 1.222536 -2.594135 -0.081600 1.095001 1.755530 1.534142 1.903903 2.050539 1.457285 3.619416 -1.928423 -0.011625 1.669158 -0.445804 0.507536 0.336742 -1.489744 3.670939 0.105817
wb_dma_de/always_23/block_1/case_1/block_7/stmt_7 -0.549631 -0.783433 -0.695200 -1.673345 -0.286843 -2.301645 0.396433 1.079330 1.108096 2.579072 1.187457 1.811582 0.998428 1.597591 0.776486 -0.385533 0.159148 1.349065 3.642450 0.149001
wb_dma_de/always_23/block_1/case_1/block_7/stmt_4 2.958065 -2.066237 1.488607 0.735056 0.752503 0.617134 -0.839331 2.955335 0.518577 -2.137828 1.311014 0.411040 0.017852 1.867435 -0.638839 1.658509 -1.458289 0.656935 3.752155 -0.342856
wb_dma_ch_arb/always_2/block_1/case_1/if_2 0.326218 -1.507619 -0.724904 3.183972 -0.737908 0.010325 0.606270 -1.195123 2.473197 -0.929081 0.664025 2.764502 -1.647455 -0.787630 -3.761830 -1.524507 -2.105464 3.784900 -0.052645 -1.275607
wb_dma_ch_sel/input_req_i 5.439284 0.007089 0.130695 1.631775 -0.445547 0.062297 -1.589873 1.608954 -0.198042 3.007140 -0.061454 2.609544 0.007846 1.764376 0.150701 1.606520 1.989202 1.147551 2.774400 1.009016
wb_dma_rf/assign_4_dma_abort/expr_1 1.278647 -0.033835 0.853008 -0.054614 -0.304643 -2.371740 0.108130 -2.007707 2.191625 2.911043 0.001603 2.565197 -1.662686 0.699835 -0.745045 -1.126191 -2.476831 3.366466 -0.025844 0.220635
wb_dma_rf/always_1/case_1/stmt_8 -2.107594 -0.791214 -0.009001 0.918564 1.420856 -0.223573 0.065531 0.169717 -0.449671 -1.324408 -0.694264 0.406938 1.430618 0.016287 1.095267 1.856951 -1.359205 1.662613 2.398235 -3.009454
wb_dma_ch_rf/wire_ptr_inv 2.804383 -2.348019 -2.504063 0.841277 -0.909889 0.588391 -0.646495 -1.728372 1.137040 -1.256511 1.156850 -1.392872 -1.767147 -1.423085 -2.021570 -0.398244 -2.919361 2.007888 0.226020 -2.531836
wb_dma_de/always_23/block_1/case_1/block_4/if_1/cond -0.989891 3.034058 1.848271 0.134574 -0.091961 -2.159636 0.369523 0.989491 1.552983 2.056437 -0.956751 1.655334 -0.679444 -1.566448 0.227610 -1.051435 -3.296117 -0.682288 0.478255 0.135862
wb_dma_ch_sel/assign_138_req_p0 0.516846 0.464357 -1.567291 -2.473415 -0.723711 -2.057889 -0.559528 -3.593974 0.228489 4.651435 0.309872 0.363670 -0.150895 0.829231 2.194840 -0.751692 -0.518943 1.933168 0.575369 -0.270977
wb_dma_rf/always_1/case_1/stmt_1 0.704493 1.798988 0.265814 -1.020034 0.334051 -0.390332 1.605792 0.478163 -0.527674 0.290250 -0.259751 0.388604 -0.340822 1.385130 0.132033 0.622384 -0.963852 -2.687768 5.136884 0.189907
wb_dma_rf/always_1/case_1/stmt_6 -4.777283 -0.614769 -0.693724 -2.889548 -2.845616 -2.221127 0.817580 2.038375 1.737967 -1.556080 2.720933 0.142928 0.957806 -1.476233 1.016122 -1.892035 -1.717211 -1.887759 3.422907 -2.166907
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.545793 -0.232717 -1.569561 -3.094207 -1.601900 -3.079536 1.041298 -1.470524 2.255748 3.789202 1.486242 -2.275481 1.042762 -1.143422 0.812373 -2.263488 -0.902407 -0.084063 0.089454 -0.266060
wb_dma_de/always_23/block_1/case_1/block_8/stmt_3 2.565137 -1.059662 -2.560466 -0.850248 -0.322728 -0.692029 -1.004700 -1.332268 0.589722 0.571591 0.207133 0.566087 -2.334166 -0.799707 -0.959109 -0.115895 -3.401938 2.073211 2.045974 -2.271372
wb_dma_ch_sel/always_43/case_1 2.852615 2.912751 -0.795460 2.127049 -1.313681 1.838710 -0.624882 -3.717412 -0.722119 0.188968 -1.450121 0.388278 -2.864117 -1.689863 -0.251174 0.354820 -1.405694 -0.566492 -0.932050 -1.441483
wb_dma_ch_sel/assign_9_pri2 3.673828 -0.733666 -1.620746 1.054485 -0.157968 -0.541005 -1.215354 -0.100730 1.030010 2.180232 0.332399 2.050522 -1.858123 0.141179 -0.708251 0.288392 -2.323174 2.394606 2.083399 -0.822440
wb_dma_pri_enc_sub/always_1/case_1 1.829129 0.609966 0.264771 1.505372 -0.290276 -0.349256 -0.750062 -0.339684 0.193471 -0.091987 -1.138461 3.103333 -2.917156 -0.116117 -1.565735 -0.473587 -3.369264 1.423454 1.739302 -0.514148
wb_dma_rf/always_2/if_1 -1.486886 -0.398140 2.174463 0.725162 1.755803 -1.535250 -0.911064 -0.960944 -1.309012 2.333332 -1.474111 3.918543 -1.893337 3.730374 2.149185 -0.577599 -3.245274 0.879320 1.561507 3.108891
wb_dma/wire_dma_abort 1.278647 -0.033835 0.853008 -0.054614 -0.304643 -2.371740 0.108130 -2.007707 2.191625 2.911043 0.001603 2.565197 -1.662686 0.699835 -0.745045 -1.126191 -2.476831 3.366466 -0.025844 0.220635
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2/expr_1 5.134405 2.393396 -1.013522 1.085443 -0.735240 -0.419007 -0.537858 1.216747 0.294495 4.442414 -0.565150 2.605387 0.071623 0.132183 -0.590823 0.943838 2.587498 0.153723 2.850545 0.446813
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.614403 -2.248004 -2.158356 1.993928 1.010533 -0.139819 -0.202508 0.704541 2.402264 1.142609 1.311259 3.397944 -0.561923 0.326737 -2.509408 0.474912 -0.385640 4.848544 1.301038 -1.285691
wb_dma_wb_if/input_wb_stb_i -1.411544 1.591619 -1.273351 -2.737420 -1.922575 -3.418862 0.511439 -0.148211 1.066685 4.997966 0.688232 0.215433 1.140942 -0.326198 2.354989 -2.028878 -0.844192 -1.016677 2.810989 0.357053
wb_dma_rf/input_de_txsz 2.843040 0.582344 -2.525053 -3.340808 0.587788 0.209410 -1.576714 -2.113956 -1.559176 0.501804 -1.250903 -2.473723 -2.069993 -1.841460 1.525034 1.811278 -1.735296 -0.907643 -0.673387 -2.232351
wb_dma_ch_pri_enc/wire_pri3_out 1.829129 0.609966 0.264771 1.505372 -0.290276 -0.349256 -0.750062 -0.339684 0.193471 -0.091987 -1.138461 3.103333 -2.917156 -0.116117 -1.565735 -0.473587 -3.369264 1.423454 1.739302 -0.514148
wb_dma_ch_sel/wire_gnt_p1 -0.735948 1.448429 0.818142 0.219270 -0.101094 -0.456099 0.255301 0.909854 -0.080514 -2.043609 -1.216050 1.560664 -1.723958 -1.157789 -1.657284 -0.765439 -3.223495 -0.741850 2.093296 -1.026802
wb_dma_ch_sel/wire_gnt_p0 4.279074 -4.600136 -0.619663 0.485037 -1.173804 -1.543097 -0.828631 -2.018422 2.550698 2.168963 1.571778 -2.448863 0.800597 -0.920459 -1.479968 -0.307111 -0.017691 3.993033 -3.555073 -0.583195
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.545793 -0.232717 -1.569561 -3.094207 -1.601900 -3.079536 1.041298 -1.470524 2.255748 3.789202 1.486242 -2.275481 1.042762 -1.143422 0.812373 -2.263488 -0.902407 -0.084063 0.089454 -0.266060
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1/expr_1 2.565137 -1.059662 -2.560466 -0.850248 -0.322728 -0.692029 -1.004700 -1.332268 0.589722 0.571591 0.207133 0.566087 -2.334166 -0.799707 -0.959109 -0.115895 -3.401938 2.073211 2.045974 -2.271372
wb_dma_de/always_23/block_1/case_1/block_2/if_1/stmt_1 0.704493 1.798988 0.265814 -1.020034 0.334051 -0.390332 1.605792 0.478163 -0.527674 0.290250 -0.259751 0.388604 -0.340822 1.385130 0.132033 0.622384 -0.963852 -2.687768 5.136884 0.189907
wb_dma/input_wb0_err_i 1.278647 -0.033835 0.853008 -0.054614 -0.304643 -2.371740 0.108130 -2.007707 2.191625 2.911043 0.001603 2.565197 -1.662686 0.699835 -0.745045 -1.126191 -2.476831 3.366466 -0.025844 0.220635
wb_dma_ch_sel/always_44/case_1/stmt_4 -0.716350 -4.166002 -0.720665 -1.268901 0.153843 -1.491399 0.950816 1.844885 2.012772 -2.152475 2.121366 0.898522 0.324775 1.077693 -2.359962 -0.128188 -0.830249 2.918067 2.324542 -1.247563
wb_dma_ch_sel/always_44/case_1/stmt_1 0.537424 -0.612120 1.380548 0.103862 0.016024 -2.494004 -0.082156 2.217760 0.841625 2.450587 0.169130 0.827114 3.364419 0.536128 0.643766 0.579824 1.351253 1.503367 3.855604 -0.905585
wb_dma_wb_mast/wire_wb_data_o 3.940938 1.928695 0.279667 -0.202721 0.128511 -0.313146 -0.726919 3.151237 1.027000 1.078260 0.062446 -2.172866 -0.158399 -2.438496 1.050064 2.207100 -2.400479 -2.404441 0.305526 -1.240131
wb_dma_de/always_6/if_1/if_1/stmt_1 1.281846 1.360879 -0.546803 -1.918296 -0.640876 0.541771 -0.723276 -3.371900 -1.283350 -2.725946 -1.612345 -2.659894 -2.542827 -2.630451 0.029906 0.423663 -3.699118 -0.555075 -1.698742 -3.080114
wb_dma_de/assign_78_mast0_go/expr_1/expr_1 -0.735948 1.448429 0.818142 0.219270 -0.101094 -0.456099 0.255301 0.909854 -0.080514 -2.043609 -1.216050 1.560664 -1.723958 -1.157789 -1.657284 -0.765439 -3.223495 -0.741850 2.093296 -1.026802
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1 2.565137 -1.059662 -2.560466 -0.850248 -0.322728 -0.692029 -1.004700 -1.332268 0.589722 0.571591 0.207133 0.566087 -2.334166 -0.799707 -0.959109 -0.115895 -3.401938 2.073211 2.045974 -2.271372
wb_dma_ch_sel/always_38/case_1/cond 1.277324 3.092458 0.222272 -1.820530 0.154184 -1.084559 -0.969174 -4.488869 -1.392142 3.032919 -1.936698 1.576792 -0.308321 0.302441 -0.107502 -0.634520 1.084878 2.782531 -0.531059 -0.873902
wb_dma_de/always_23/block_1/case_1/block_7/if_1/block_1 5.349873 2.804832 -1.691956 2.213583 -0.411923 1.303021 -0.974309 0.628912 -0.314055 2.714575 -0.542100 1.230000 -0.602439 -0.745599 -0.937169 0.913717 1.212316 -0.540408 2.446470 -0.514571
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/stmt_1 2.843040 0.582344 -2.525053 -3.340808 0.587788 0.209410 -1.576714 -2.113956 -1.559176 0.501804 -1.250903 -2.473723 -2.069993 -1.841460 1.525034 1.811278 -1.735296 -0.907643 -0.673387 -2.232351
wb_dma_de/assign_4_use_ed -0.386814 -1.934374 2.159284 0.878131 3.832927 -0.728270 -1.982778 2.321788 2.784127 1.517292 2.030046 -1.028881 0.216718 0.799491 5.819102 4.906859 -6.241807 2.788152 -1.811075 -1.567488
assert_wb_dma_wb_if/assert_a_wb_stb 0.427276 -0.810538 -0.393780 0.046692 1.416211 0.295771 0.701373 1.775629 1.034400 -1.755918 0.198938 -0.618822 -0.824155 -2.079278 -2.724726 1.111834 -1.924289 -2.334799 2.462238 -1.757147
wb_dma_de/assign_67_dma_done_all/expr_1/expr_1 0.636563 0.389541 -2.231768 -3.526394 -0.006115 -1.039527 -1.188688 -3.717740 -1.063627 1.037204 -0.879349 -0.816973 -1.851470 -0.992184 1.654880 0.603723 -2.889568 0.965245 0.822581 -2.772093
wb_dma_ch_sel/assign_132_req_p0 -0.417238 -2.577156 -3.764025 -0.977196 -1.965168 -0.936140 -0.368907 -4.749912 1.180690 3.978402 1.480272 -0.993752 -0.794530 -0.202976 1.912644 -1.966329 -0.404568 1.952565 -2.374595 0.261051
wb_dma_ch_rf/always_25/if_1 -0.566246 1.445430 0.044446 -0.773346 -0.461762 -1.079505 -0.552769 0.285601 -1.369274 -1.119577 -1.314290 0.075404 2.774766 -2.115813 -3.328398 -1.516569 1.130792 1.630408 2.777752 -3.250810
wb_dma_de/wire_rd_ack 2.597267 1.538051 0.002339 -0.424216 0.187478 -0.232808 -1.423940 -2.446797 -0.857737 0.805363 -2.177544 1.207885 -3.475525 -0.942206 0.181307 0.574284 -3.285478 0.597045 -0.757745 -0.839762
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.859772 -0.734675 -0.611813 -4.655763 0.548267 -3.990202 0.628426 -1.413106 1.946364 3.057364 0.815143 0.566581 0.448260 0.518330 1.891823 0.095673 -2.027617 2.585845 1.907473 -1.614507
wb_dma/wire_slv0_adr -3.369535 2.406950 5.920163 1.829122 -3.054884 -3.450721 -0.301544 1.202557 1.092193 3.312922 -1.185063 3.613430 3.113407 -1.824182 3.571984 1.311339 -0.839940 -2.004563 1.441846 -0.171958
wb_dma_rf/input_dma_busy -3.212333 -1.675135 -0.958257 -3.347655 -2.325001 0.265839 -1.469796 -1.685661 -2.453103 -4.155866 0.616544 0.724291 -1.133075 0.795583 1.943103 0.223982 -1.052071 0.487799 2.552246 -2.730280
wb_dma_ch_sel/assign_96_valid/expr_1 -0.446164 3.094932 2.242401 -2.450699 3.226226 -0.789692 -2.728194 -1.924508 -0.513150 4.417762 1.260293 -1.059325 1.929914 3.993544 1.988455 -3.958448 -1.334021 4.415185 0.664118 1.740548
wb_dma_ch_sel/always_4/stmt_1 1.277324 3.092458 0.222272 -1.820530 0.154184 -1.084559 -0.969174 -4.488869 -1.392142 3.032919 -1.936698 1.576792 -0.308321 0.302441 -0.107502 -0.634520 1.084878 2.782531 -0.531059 -0.873902
wb_dma_rf/wire_pointer2_s 0.609533 -0.295428 -2.874549 1.448811 0.007716 0.930054 -0.804480 3.649882 0.941281 -0.779284 1.688791 0.311884 0.378401 -1.274949 -1.650224 -0.898006 -0.575854 0.030781 2.568385 -1.159714
wb_dma_de/reg_chunk_dec 0.182538 1.667586 0.142891 -1.327347 -0.158594 -1.151641 -0.946779 -3.435640 -0.905054 0.720899 -1.952576 1.955543 -2.854151 -0.392489 0.585233 -0.209653 -3.750493 1.333142 0.790990 -1.503827
wb_dma_de/reg_chunk_cnt_is_0_r 1.908952 0.517084 -2.121042 -1.694276 0.245786 -0.617371 -1.886133 -3.399378 -0.975491 2.333888 -0.909917 0.765527 -2.145196 -0.311179 1.951406 1.124156 -2.919402 1.845819 1.169075 -2.203805
wb_dma_ch_sel/assign_158_req_p1/expr_1 -0.735948 1.448429 0.818142 0.219270 -0.101094 -0.456099 0.255301 0.909854 -0.080514 -2.043609 -1.216050 1.560664 -1.723958 -1.157789 -1.657284 -0.765439 -3.223495 -0.741850 2.093296 -1.026802
wb_dma/wire_wb0_cyc_o -0.735948 1.448429 0.818142 0.219270 -0.101094 -0.456099 0.255301 0.909854 -0.080514 -2.043609 -1.216050 1.560664 -1.723958 -1.157789 -1.657284 -0.765439 -3.223495 -0.741850 2.093296 -1.026802
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_1 1.614403 -2.248004 -2.158356 1.993928 1.010533 -0.139819 -0.202508 0.704541 2.402264 1.142609 1.311259 3.397944 -0.561923 0.326737 -2.509408 0.474912 -0.385640 4.848544 1.301038 -1.285691
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/cond 3.837935 -3.166668 3.070616 0.512421 -1.896288 -0.698642 1.902389 -1.762117 3.641809 -0.628136 2.231532 -1.283919 -0.408492 1.967615 -1.154283 0.872876 0.318732 3.179591 -2.804190 0.741351
wb_dma_ch_sel/always_37/if_1/if_1/stmt_1 1.782491 -5.345581 -0.127099 1.000958 -0.264828 -0.817038 -0.480972 -3.124162 2.846868 1.726375 0.542588 1.848493 -2.756095 0.161810 1.464780 2.515891 -0.814472 3.652341 -4.352400 0.273015
wb_dma_ch_rf/always_23/if_1/block_1/if_1 0.820627 0.070521 -2.884636 1.336312 -3.213654 0.428008 0.356482 -2.233923 0.490937 0.688237 1.856816 -2.355786 0.558003 -1.330402 -1.543144 -3.434835 -0.869445 -0.635885 1.811993 -1.160292
wb_dma_ch_rf/reg_ch_adr1_r 0.820627 0.070521 -2.884636 1.336312 -3.213654 0.428008 0.356482 -2.233923 0.490937 0.688237 1.856816 -2.355786 0.558003 -1.330402 -1.543144 -3.434835 -0.869445 -0.635885 1.811993 -1.160292
wb_dma/input_wb0_cyc_i 3.812880 0.779166 0.435221 -3.061233 -5.482797 -3.825605 -0.425904 3.899215 1.707386 2.519124 -0.006419 -2.203408 0.651604 -2.641237 2.341764 -1.677021 -0.328473 -1.910633 -1.746352 1.347829
wb_dma_ch_sel/always_8/stmt_1 3.177016 -2.502006 -0.539423 1.994604 0.800206 0.658502 -1.843214 2.058501 0.054338 0.363091 0.868823 2.318225 -1.463591 2.316839 0.053256 1.061150 -1.654621 2.155008 2.486962 0.717264
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2/stmt_1 5.331248 -1.484444 -0.901669 1.426963 1.141407 1.040417 -1.873363 1.893880 0.379831 0.884859 0.358562 0.927235 -1.605500 0.655758 -0.349784 2.138433 -0.904942 1.253438 0.908798 0.111895
wb_dma_wb_slv 0.173967 0.883037 2.874498 2.805949 -2.999676 -0.906192 1.767651 -1.426091 3.818332 0.449712 1.221346 0.232212 0.865710 -1.159384 -2.224279 -2.285482 0.919512 0.702636 -2.426464 0.537907
wb_dma_de/inst_u0 0.275829 -0.446953 0.647796 -2.730477 2.610449 -1.191658 0.991492 1.733818 1.846176 -1.671843 1.624026 -0.683474 2.802638 -0.034055 -3.610142 0.764603 0.531028 3.537947 2.543901 -2.905082
wb_dma_de/inst_u1 1.890159 0.773551 0.548250 -1.143352 -0.184896 -1.002278 0.619281 -0.265137 1.232448 -1.675189 0.022222 -4.131450 2.146373 -3.715440 -3.151511 -0.460773 -1.363220 0.188080 0.615515 -3.900931
wb_dma_pri_enc_sub/input_pri_in 1.829129 0.609966 0.264771 1.505372 -0.290276 -0.349256 -0.750062 -0.339684 0.193471 -0.091987 -1.138461 3.103333 -2.917156 -0.116117 -1.565735 -0.473587 -3.369264 1.423454 1.739302 -0.514148
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/cond 3.063023 1.626494 -2.021827 -1.244181 -1.119281 -0.193337 -2.095764 -0.093456 -1.426273 2.459733 -1.456419 -0.850487 -1.963356 -2.305955 2.906610 1.549976 -2.095531 -2.823031 0.535859 -0.914857
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1 1.614403 -2.248004 -2.158356 1.993928 1.010533 -0.139819 -0.202508 0.704541 2.402264 1.142609 1.311259 3.397944 -0.561923 0.326737 -2.509408 0.474912 -0.385640 4.848544 1.301038 -1.285691
wb_dma_ch_sel/assign_146_req_p0/expr_1 0.516846 0.464357 -1.567291 -2.473415 -0.723711 -2.057889 -0.559528 -3.593974 0.228489 4.651435 0.309872 0.363670 -0.150895 0.829231 2.194840 -0.751692 -0.518943 1.933168 0.575369 -0.270977
wb_dma_ch_sel/assign_101_valid/expr_1 -0.808542 0.064227 -1.318697 -1.456719 0.042602 -1.169074 1.163731 -4.695520 1.698990 4.077184 2.119131 -0.946863 2.765471 1.411343 0.676218 -0.897974 2.757468 3.774122 -0.456712 -0.897581
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1/expr_1 2.565137 -1.059662 -2.560466 -0.850248 -0.322728 -0.692029 -1.004700 -1.332268 0.589722 0.571591 0.207133 0.566087 -2.334166 -0.799707 -0.959109 -0.115895 -3.401938 2.073211 2.045974 -2.271372
wb_dma_de/reg_de_adr1_we -0.334832 0.691632 -2.812232 -1.091502 -1.969014 -0.979448 0.574386 -0.277248 0.458948 2.024293 1.336068 -1.722816 1.143397 -1.121983 -0.347762 -2.748295 -0.359116 -1.372689 2.676239 -0.565557
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1/expr_1 5.458089 2.229730 2.635361 0.823064 -0.649019 -1.939375 -0.815906 -0.200731 0.348788 3.790197 -0.967749 1.152149 0.353207 1.167282 -3.053207 -2.692594 0.591907 2.168252 0.618566 2.094042
wb_dma_ch_sel/always_46/case_1 -1.251453 0.774861 0.100490 -3.454874 2.228411 -1.384080 0.709618 2.123267 1.666856 0.328618 1.639229 -1.270209 1.092872 -0.067937 1.703654 1.948342 -2.525236 -0.515089 2.636428 -1.698219
wb_dma_ch_rf/assign_11_ch_csr_we 0.920741 -0.867475 1.964797 -0.798674 -1.542829 -2.100997 1.208721 -3.214046 3.913494 3.068994 1.747063 -2.146648 0.760230 -1.051956 1.014507 -0.046290 0.127617 2.064831 -5.593096 -0.032912
wb_dma_ch_rf/assign_24_ch_txsz_dewe/expr_1/expr_2 3.761130 0.356575 -2.687405 -1.038575 0.675526 2.013904 -2.422585 -0.793670 -2.866356 -1.421473 -1.560344 -0.625533 -2.625737 -1.186178 0.639487 2.686914 -1.515230 -0.831009 1.341437 -2.526731
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.614403 -2.248004 -2.158356 1.993928 1.010533 -0.139819 -0.202508 0.704541 2.402264 1.142609 1.311259 3.397944 -0.561923 0.326737 -2.509408 0.474912 -0.385640 4.848544 1.301038 -1.285691
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1 -0.545793 -0.232717 -1.569561 -3.094207 -1.601900 -3.079536 1.041298 -1.470524 2.255748 3.789202 1.486242 -2.275481 1.042762 -1.143422 0.812373 -2.263488 -0.902407 -0.084063 0.089454 -0.266060
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.859772 -0.734675 -0.611813 -4.655763 0.548267 -3.990202 0.628426 -1.413106 1.946364 3.057364 0.815143 0.566581 0.448260 0.518330 1.891823 0.095673 -2.027617 2.585845 1.907473 -1.614507
wb_dma/wire_de_adr0_we -0.549631 -0.783433 -0.695200 -1.673345 -0.286843 -2.301645 0.396433 1.079330 1.108096 2.579072 1.187457 1.811582 0.998428 1.597591 0.776486 -0.385533 0.159148 1.349065 3.642450 0.149001
wb_dma_wb_slv/wire_rf_sel -2.398373 -2.728810 -2.630816 -3.478507 -4.207434 -3.206507 1.026636 -0.592727 -0.317596 1.823266 0.319424 0.024412 -2.384433 1.732340 2.692529 -3.694021 -1.651393 -2.222971 2.065522 3.204753
assert_wb_dma_wb_if 0.427276 -0.810538 -0.393780 0.046692 1.416211 0.295771 0.701373 1.775629 1.034400 -1.755918 0.198938 -0.618822 -0.824155 -2.079278 -2.724726 1.111834 -1.924289 -2.334799 2.462238 -1.757147
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/stmt_1 2.565137 -1.059662 -2.560466 -0.850248 -0.322728 -0.692029 -1.004700 -1.332268 0.589722 0.571591 0.207133 0.566087 -2.334166 -0.799707 -0.959109 -0.115895 -3.401938 2.073211 2.045974 -2.271372
wb_dma_ch_sel/assign_120_valid 1.041904 -0.086167 -1.053226 -2.564340 0.579889 -1.663107 -1.083328 -2.863317 -0.113791 3.242915 -0.210667 1.229294 -0.738767 1.055444 2.271089 1.262213 -1.118284 2.712760 1.120386 -1.269591
wb_dma/wire_wb1s_data_o 3.940938 1.928695 0.279667 -0.202721 0.128511 -0.313146 -0.726919 3.151237 1.027000 1.078260 0.062446 -2.172866 -0.158399 -2.438496 1.050064 2.207100 -2.400479 -2.404441 0.305526 -1.240131
wb_dma_de/wire_adr0_cnt_next1 0.275829 -0.446953 0.647796 -2.730477 2.610449 -1.191658 0.991492 1.733818 1.846176 -1.671843 1.624026 -0.683474 2.802638 -0.034055 -3.610142 0.764603 0.531028 3.537947 2.543901 -2.905082
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1/expr_1/expr_1 2.565137 -1.059662 -2.560466 -0.850248 -0.322728 -0.692029 -1.004700 -1.332268 0.589722 0.571591 0.207133 0.566087 -2.334166 -0.799707 -0.959109 -0.115895 -3.401938 2.073211 2.045974 -2.271372
wb_dma/wire_pt0_sel_o 4.856690 0.512290 0.803962 -1.093747 -0.178200 -1.780484 -0.201307 3.548899 2.568390 1.581957 0.369945 -3.366286 0.917054 -3.416784 0.016571 1.976180 -1.960004 -1.441797 -0.898996 -1.486471
wb_dma/wire_pt0_sel_i -0.446646 0.868579 0.973866 0.389959 1.897087 0.323272 0.463850 0.898736 0.654885 -2.398288 -1.043957 0.951413 -2.017141 -2.229286 -3.228702 0.619670 -2.947674 -1.881545 1.525061 -1.639410
wb_dma_ch_rf/always_11 -0.616885 0.563679 -0.066160 -2.705688 -0.708701 -2.646180 0.663550 -2.924670 1.670400 0.167031 -0.717684 -0.461938 -2.656328 -2.020085 -1.217729 -2.109325 -5.017518 1.071185 -0.737699 -1.720250
wb_dma_ch_rf/always_10 1.278647 -0.033835 0.853008 -0.054614 -0.304643 -2.371740 0.108130 -2.007707 2.191625 2.911043 0.001603 2.565197 -1.662686 0.699835 -0.745045 -1.126191 -2.476831 3.366466 -0.025844 0.220635
wb_dma_ch_rf/always_17 2.852615 2.912751 -0.795460 2.127049 -1.313681 1.838710 -0.624882 -3.717412 -0.722119 0.188968 -1.450121 0.388278 -2.864117 -1.689863 -0.251174 0.354820 -1.405694 -0.566492 -0.932050 -1.441483
wb_dma_ch_rf/always_19 -0.853870 1.293716 -1.464820 -2.310668 0.695921 0.260197 -1.101788 -0.322381 -2.440204 -0.969811 -1.291976 0.146847 -0.389393 -0.678472 1.383307 1.323644 -0.995532 -0.937478 2.747982 -2.260058
wb_dma_ch_rf/input_de_csr_we 5.268746 -1.596692 -0.254433 -0.426486 2.051795 -0.399740 -2.480132 2.293975 1.694535 2.737015 0.407608 -1.756389 -2.224475 -0.831116 2.524956 2.960008 -3.926304 0.156025 -2.785188 0.500746
wb_dma_ch_sel/assign_147_req_p0 0.516846 0.464357 -1.567291 -2.473415 -0.723711 -2.057889 -0.559528 -3.593974 0.228489 4.651435 0.309872 0.363670 -0.150895 0.829231 2.194840 -0.751692 -0.518943 1.933168 0.575369 -0.270977
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.545793 -0.232717 -1.569561 -3.094207 -1.601900 -3.079536 1.041298 -1.470524 2.255748 3.789202 1.486242 -2.275481 1.042762 -1.143422 0.812373 -2.263488 -0.902407 -0.084063 0.089454 -0.266060
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1/stmt_1 -1.190698 0.632094 -0.771756 -2.269656 -0.730185 -2.291265 0.090011 -0.300611 0.750355 1.594684 -0.250522 -0.315194 -0.342929 -1.537600 1.450120 -0.469414 -2.671542 -0.631960 1.270184 -1.264974
wb_dma_wb_if/wire_slv_dout -0.287701 2.752380 1.959377 1.591795 -1.571749 -2.421187 0.990245 1.812542 3.219311 7.468855 2.380013 1.493998 2.518021 0.886866 3.957879 -0.274971 0.594496 -2.853516 2.412008 2.708658
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/cond 1.471413 3.792243 1.489005 -0.932537 0.636130 -0.548258 0.186720 -2.684055 -1.627942 2.146346 -2.800216 2.502007 -2.329099 1.177402 1.410219 1.314965 -0.900601 -1.070663 1.627919 0.552520
wb_dma/wire_pointer 3.556194 -3.618345 -0.597734 3.171031 -0.487640 1.425506 -2.035029 -0.067356 0.269514 -1.250613 1.736712 -0.318015 -1.841979 1.556653 -0.107266 0.189142 -3.784243 2.129259 1.333175 -0.318137
wb_dma_de/assign_75_mast1_dout/expr_1 3.940938 1.928695 0.279667 -0.202721 0.128511 -0.313146 -0.726919 3.151237 1.027000 1.078260 0.062446 -2.172866 -0.158399 -2.438496 1.050064 2.207100 -2.400479 -2.404441 0.305526 -1.240131
wb_dma/wire_ch3_csr 2.469198 3.485646 0.919640 -2.423542 4.304809 -0.359408 -1.798487 -0.396754 0.026007 4.737350 -1.550366 0.143129 0.478614 -0.106040 2.226246 2.514202 0.819814 1.879025 -2.850436 0.370036
wb_dma_ch_rf/assign_27_ptr_inv 2.804383 -2.348019 -2.504063 0.841277 -0.909889 0.588391 -0.646495 -1.728372 1.137040 -1.256511 1.156850 -1.392872 -1.767147 -1.423085 -2.021570 -0.398244 -2.919361 2.007888 0.226020 -2.531836
wb_dma_de/reg_adr1_inc -0.334832 0.691632 -2.812232 -1.091502 -1.969014 -0.979448 0.574386 -0.277248 0.458948 2.024293 1.336068 -1.722816 1.143397 -1.121983 -0.347762 -2.748295 -0.359116 -1.372689 2.676239 -0.565557
wb_dma_ch_sel/input_ch6_csr 2.278032 -0.073318 0.676758 -0.679316 2.395795 -0.132036 -0.348133 -2.487877 1.101784 2.563736 -0.205954 -0.933255 0.158949 0.286694 0.565798 1.698813 0.523331 2.620631 -3.682515 0.145442
wb_dma_de/input_mast0_err 1.278647 -0.033835 0.853008 -0.054614 -0.304643 -2.371740 0.108130 -2.007707 2.191625 2.911043 0.001603 2.565197 -1.662686 0.699835 -0.745045 -1.126191 -2.476831 3.366466 -0.025844 0.220635
wb_dma_de/assign_68_de_txsz/expr_1 3.108301 3.017489 -2.527325 -2.780184 0.001636 1.309914 -1.690201 -2.807074 -3.055528 0.427465 -1.843023 -1.653571 -1.337301 -1.458855 1.632777 2.109741 0.720682 -1.454115 0.985517 -2.849874
wb_dma/wire_ch2_csr 2.469198 3.485646 0.919640 -2.423542 4.304809 -0.359408 -1.798487 -0.396754 0.026007 4.737350 -1.550366 0.143129 0.478614 -0.106040 2.226246 2.514202 0.819814 1.879025 -2.850436 0.370036
wb_dma_ch_pri_enc/always_4/case_1/stmt_2 1.829129 0.609966 0.264771 1.505372 -0.290276 -0.349256 -0.750062 -0.339684 0.193471 -0.091987 -1.138461 3.103333 -2.917156 -0.116117 -1.565735 -0.473587 -3.369264 1.423454 1.739302 -0.514148
wb_dma_ch_arb/always_2/block_1/case_1/if_1/cond/expr_1 2.565137 -1.059662 -2.560466 -0.850248 -0.322728 -0.692029 -1.004700 -1.332268 0.589722 0.571591 0.207133 0.566087 -2.334166 -0.799707 -0.959109 -0.115895 -3.401938 2.073211 2.045974 -2.271372
wb_dma_rf/input_ndnr 5.000276 -1.206279 -2.510471 0.388075 -0.160635 0.153151 -1.092961 -2.189417 1.746351 1.969999 0.719611 -2.034696 -1.887396 -1.932239 -0.638237 0.697988 -2.271986 1.920163 -2.133137 -1.781279
wb_dma_ch_arb/always_2/block_1/case_1/if_3/cond/expr_1 2.565137 -1.059662 -2.560466 -0.850248 -0.322728 -0.692029 -1.004700 -1.332268 0.589722 0.571591 0.207133 0.566087 -2.334166 -0.799707 -0.959109 -0.115895 -3.401938 2.073211 2.045974 -2.271372
wb_dma_de/always_19/stmt_1 3.283312 -1.829867 3.278491 -5.608630 -1.150791 -4.756253 1.275183 1.012562 1.186905 -0.920269 -0.075517 -1.158455 0.956843 0.765730 -3.813053 -0.699046 1.406070 1.113600 2.170011 -0.690589
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1/stmt_1 -0.145644 2.328959 -0.148759 -0.286336 0.514769 -0.586671 -1.659126 0.627025 -1.010029 2.596915 -0.913592 1.644208 -0.079511 -0.458494 3.070122 1.409084 -1.913770 -0.559794 1.953407 -0.704204
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1/stmt_2 0.094356 3.477188 3.669423 1.957020 0.706612 0.227439 -2.335505 -0.404685 -0.060973 0.535889 2.154830 -1.152512 3.136304 -1.190175 0.859766 0.662037 -3.862512 1.259721 0.731737 -2.550915
wb_dma_ch_sel/assign_139_req_p0/expr_1 0.516846 0.464357 -1.567291 -2.473415 -0.723711 -2.057889 -0.559528 -3.593974 0.228489 4.651435 0.309872 0.363670 -0.150895 0.829231 2.194840 -0.751692 -0.518943 1.933168 0.575369 -0.270977
wb_dma_de/assign_78_mast0_go/expr_1 -0.735948 1.448429 0.818142 0.219270 -0.101094 -0.456099 0.255301 0.909854 -0.080514 -2.043609 -1.216050 1.560664 -1.723958 -1.157789 -1.657284 -0.765439 -3.223495 -0.741850 2.093296 -1.026802
wb_dma/assign_6_pt1_sel_i 4.856690 0.512290 0.803962 -1.093747 -0.178200 -1.780484 -0.201307 3.548899 2.568390 1.581957 0.369945 -3.366286 0.917054 -3.416784 0.016571 1.976180 -1.960004 -1.441797 -0.898996 -1.486471
wb_dma/wire_mast1_adr 3.283312 -1.829867 3.278491 -5.608630 -1.150791 -4.756253 1.275183 1.012562 1.186905 -0.920269 -0.075517 -1.158455 0.956843 0.765730 -3.813053 -0.699046 1.406070 1.113600 2.170011 -0.690589
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.735948 1.448429 0.818142 0.219270 -0.101094 -0.456099 0.255301 0.909854 -0.080514 -2.043609 -1.216050 1.560664 -1.723958 -1.157789 -1.657284 -0.765439 -3.223495 -0.741850 2.093296 -1.026802
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/cond 1.278647 -0.033835 0.853008 -0.054614 -0.304643 -2.371740 0.108130 -2.007707 2.191625 2.911043 0.001603 2.565197 -1.662686 0.699835 -0.745045 -1.126191 -2.476831 3.366466 -0.025844 0.220635
wb_dma_wb_slv/input_wb_stb_i -1.411544 1.591619 -1.273351 -2.737420 -1.922575 -3.418862 0.511439 -0.148211 1.066685 4.997966 0.688232 0.215433 1.140942 -0.326198 2.354989 -2.028878 -0.844192 -1.016677 2.810989 0.357053
wb_dma_de/reg_adr1_cnt 1.798454 1.087715 -0.670215 -0.879940 -1.685509 -0.802706 1.072443 -1.502044 0.778892 -0.310473 0.754087 -4.353204 2.477417 -2.805677 -3.215668 -2.292422 -0.121106 -0.579401 1.498102 -2.704336
wb_dma_ch_sel/always_42/case_1/stmt_4 5.331248 -1.484444 -0.901669 1.426963 1.141407 1.040417 -1.873363 1.893880 0.379831 0.884859 0.358562 0.927235 -1.605500 0.655758 -0.349784 2.138433 -0.904942 1.253438 0.908798 0.111895
wb_dma_ch_sel/always_42/case_1/stmt_2 3.829912 1.736999 -0.247625 1.776369 -0.087369 0.630143 -1.016599 0.403475 -0.199135 -0.011384 -1.767853 1.691629 -3.275440 -1.542061 -1.739878 0.318142 -2.774602 -0.457822 0.545971 -0.473653
wb_dma_ch_sel/always_42/case_1/stmt_3 5.354592 0.569967 -2.139473 1.285637 0.224871 0.738235 -1.449968 0.766922 0.322985 2.062112 -0.384631 0.424802 -2.040715 -1.253974 -0.641952 1.247639 -1.320950 0.072842 0.708904 -0.634270
wb_dma_ch_sel/always_42/case_1/stmt_1 0.329803 -0.879581 -0.102118 -4.068968 5.089966 -1.851804 -1.095437 -0.084472 0.922792 3.102129 -2.148178 -1.289594 0.239003 -2.379130 4.206408 5.786342 -2.159690 0.878780 -3.520458 -1.620612
wb_dma_ch_rf/always_4/if_1/block_1/if_1 -0.696738 0.516932 -2.774773 2.589522 0.841541 1.239763 -0.315271 4.099566 0.905626 0.038153 1.618434 1.119265 1.390642 -0.836512 -0.494994 0.091784 -0.278051 -0.942185 4.551895 -1.155292
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_1/expr_2 1.479409 -3.177979 0.041610 -1.870425 -2.278070 -2.392690 -1.677392 -0.922029 -1.294718 2.530708 0.202590 -2.569053 3.723960 -1.200691 2.255358 1.293181 0.951868 -0.575536 2.111015 -1.248091
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.735948 1.448429 0.818142 0.219270 -0.101094 -0.456099 0.255301 0.909854 -0.080514 -2.043609 -1.216050 1.560664 -1.723958 -1.157789 -1.657284 -0.765439 -3.223495 -0.741850 2.093296 -1.026802
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1 0.399530 2.275398 4.346509 1.495162 0.334725 -0.168309 -2.160474 -0.801200 0.509804 0.752710 1.696072 -1.126682 3.258849 -2.122124 0.436552 0.941242 -3.452678 0.488947 0.791585 -2.392901
wb_dma_ch_sel/always_3/stmt_1/expr_1 5.000276 -1.206279 -2.510471 0.388075 -0.160635 0.153151 -1.092961 -2.189417 1.746351 1.969999 0.719611 -2.034696 -1.887396 -1.932239 -0.638237 0.697988 -2.271986 1.920163 -2.133137 -1.781279
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.614403 -2.248004 -2.158356 1.993928 1.010533 -0.139819 -0.202508 0.704541 2.402264 1.142609 1.311259 3.397944 -0.561923 0.326737 -2.509408 0.474912 -0.385640 4.848544 1.301038 -1.285691
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/cond -0.243597 -1.489879 -0.183418 -4.487566 0.864572 -3.345395 0.757073 -0.456826 2.900409 0.690944 0.071323 -2.690310 -0.521730 -3.068001 0.174344 0.748877 -3.349982 0.524207 -1.813626 -2.461983
wb_dma/wire_txsz 2.852615 2.912751 -0.795460 2.127049 -1.313681 1.838710 -0.624882 -3.717412 -0.722119 0.188968 -1.450121 0.388278 -2.864117 -1.689863 -0.251174 0.354820 -1.405694 -0.566492 -0.932050 -1.441483
wb_dma_de/always_14/stmt_1 1.278647 -0.033835 0.853008 -0.054614 -0.304643 -2.371740 0.108130 -2.007707 2.191625 2.911043 0.001603 2.565197 -1.662686 0.699835 -0.745045 -1.126191 -2.476831 3.366466 -0.025844 0.220635
wb_dma_wb_slv/reg_rf_ack -1.411544 1.591619 -1.273351 -2.737420 -1.922575 -3.418862 0.511439 -0.148211 1.066685 4.997966 0.688232 0.215433 1.140942 -0.326198 2.354989 -2.028878 -0.844192 -1.016677 2.810989 0.357053
wb_dma_ch_sel/assign_125_de_start/expr_1/expr_1/expr_1 1.277324 3.092458 0.222272 -1.820530 0.154184 -1.084559 -0.969174 -4.488869 -1.392142 3.032919 -1.936698 1.576792 -0.308321 0.302441 -0.107502 -0.634520 1.084878 2.782531 -0.531059 -0.873902
wb_dma/wire_de_csr_we 5.268746 -1.596692 -0.254433 -0.426486 2.051795 -0.399740 -2.480132 2.293975 1.694535 2.737015 0.407608 -1.756389 -2.224475 -0.831116 2.524956 2.960008 -3.926304 0.156025 -2.785188 0.500746
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.545793 -0.232717 -1.569561 -3.094207 -1.601900 -3.079536 1.041298 -1.470524 2.255748 3.789202 1.486242 -2.275481 1.042762 -1.143422 0.812373 -2.263488 -0.902407 -0.084063 0.089454 -0.266060
wb_dma_wb_slv/assign_1_rf_sel/expr_1 -2.398373 -2.728810 -2.630816 -3.478507 -4.207434 -3.206507 1.026636 -0.592727 -0.317596 1.823266 0.319424 0.024412 -2.384433 1.732340 2.692529 -3.694021 -1.651393 -2.222971 2.065522 3.204753
wb_dma/wire_ch1_txsz 3.199330 3.110324 1.756619 1.789297 0.032689 -0.330569 -0.350711 3.488539 0.481562 0.174436 -1.650064 2.029724 -1.174347 -1.797534 -1.651322 0.678600 -2.003901 -1.484794 1.726280 -0.130558
wb_dma_rf/inst_u9 1.278647 -0.033835 0.853008 -0.054614 -0.304643 -2.371740 0.108130 -2.007707 2.191625 2.911043 0.001603 2.565197 -1.662686 0.699835 -0.745045 -1.126191 -2.476831 3.366466 -0.025844 0.220635
wb_dma_rf/inst_u8 1.278647 -0.033835 0.853008 -0.054614 -0.304643 -2.371740 0.108130 -2.007707 2.191625 2.911043 0.001603 2.565197 -1.662686 0.699835 -0.745045 -1.126191 -2.476831 3.366466 -0.025844 0.220635
wb_dma_rf/inst_u7 2.278032 -0.073318 0.676758 -0.679316 2.395795 -0.132036 -0.348133 -2.487877 1.101784 2.563736 -0.205954 -0.933255 0.158949 0.286694 0.565798 1.698813 0.523331 2.620631 -3.682515 0.145442
wb_dma_rf/inst_u6 2.278032 -0.073318 0.676758 -0.679316 2.395795 -0.132036 -0.348133 -2.487877 1.101784 2.563736 -0.205954 -0.933255 0.158949 0.286694 0.565798 1.698813 0.523331 2.620631 -3.682515 0.145442
wb_dma_rf/inst_u5 2.278032 -0.073318 0.676758 -0.679316 2.395795 -0.132036 -0.348133 -2.487877 1.101784 2.563736 -0.205954 -0.933255 0.158949 0.286694 0.565798 1.698813 0.523331 2.620631 -3.682515 0.145442
wb_dma_rf/inst_u4 2.278032 -0.073318 0.676758 -0.679316 2.395795 -0.132036 -0.348133 -2.487877 1.101784 2.563736 -0.205954 -0.933255 0.158949 0.286694 0.565798 1.698813 0.523331 2.620631 -3.682515 0.145442
wb_dma_rf/inst_u3 2.278032 -0.073318 0.676758 -0.679316 2.395795 -0.132036 -0.348133 -2.487877 1.101784 2.563736 -0.205954 -0.933255 0.158949 0.286694 0.565798 1.698813 0.523331 2.620631 -3.682515 0.145442
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.859772 -0.734675 -0.611813 -4.655763 0.548267 -3.990202 0.628426 -1.413106 1.946364 3.057364 0.815143 0.566581 0.448260 0.518330 1.891823 0.095673 -2.027617 2.585845 1.907473 -1.614507
wb_dma_rf/inst_u1 2.278032 -0.073318 0.676758 -0.679316 2.395795 -0.132036 -0.348133 -2.487877 1.101784 2.563736 -0.205954 -0.933255 0.158949 0.286694 0.565798 1.698813 0.523331 2.620631 -3.682515 0.145442
wb_dma_rf/inst_u0 -1.675325 0.945538 2.692523 -1.193582 0.630129 -1.033044 0.518164 -4.096717 -0.382237 1.895217 -0.895920 0.084114 1.616232 1.337794 2.204923 1.112564 1.483322 1.576587 -1.895968 0.019024
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/block_1 -0.709976 1.590106 2.657633 -0.691627 1.338438 -1.127608 0.308914 -3.404012 1.795433 -0.705757 -0.624027 -3.476262 0.661686 -3.259556 0.635443 1.594498 -4.417838 1.803602 -4.770960 -3.565935
wb_dma_inc30r/assign_2_out -0.409572 0.728250 0.269986 -1.779172 0.474067 -0.450947 0.765090 -1.168351 -0.175485 -3.296335 -0.848029 -5.102551 2.875867 -3.438768 -1.631714 -0.016779 -1.990277 0.151853 1.448874 -4.956421
wb_dma/wire_mast1_din 3.940938 1.928695 0.279667 -0.202721 0.128511 -0.313146 -0.726919 3.151237 1.027000 1.078260 0.062446 -2.172866 -0.158399 -2.438496 1.050064 2.207100 -2.400479 -2.404441 0.305526 -1.240131
wb_dma_ch_sel/assign_2_pri0 1.182589 -0.517590 -2.274665 -3.052129 -0.485796 -2.340302 -0.362892 -3.251469 1.541524 2.214047 0.349562 -1.203636 -1.740659 -1.644918 0.263318 -0.781457 -4.053058 2.058707 0.184448 -2.563355
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.545793 -0.232717 -1.569561 -3.094207 -1.601900 -3.079536 1.041298 -1.470524 2.255748 3.789202 1.486242 -2.275481 1.042762 -1.143422 0.812373 -2.263488 -0.902407 -0.084063 0.089454 -0.266060
wb_dma_rf/input_de_adr0_we -0.549631 -0.783433 -0.695200 -1.673345 -0.286843 -2.301645 0.396433 1.079330 1.108096 2.579072 1.187457 1.811582 0.998428 1.597591 0.776486 -0.385533 0.159148 1.349065 3.642450 0.149001
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1 1.614403 -2.248004 -2.158356 1.993928 1.010533 -0.139819 -0.202508 0.704541 2.402264 1.142609 1.311259 3.397944 -0.561923 0.326737 -2.509408 0.474912 -0.385640 4.848544 1.301038 -1.285691
wb_dma_wb_mast/always_1/if_1/stmt_1 4.689405 -2.505370 0.727106 0.798761 0.241451 -1.602541 -1.701280 4.927457 1.383721 3.536956 0.756133 1.096912 -1.262501 1.186429 1.732376 1.954358 -1.444914 -0.143743 -0.459118 2.796171
wb_dma_ch_sel/always_48/case_1/cond 1.829129 0.609966 0.264771 1.505372 -0.290276 -0.349256 -0.750062 -0.339684 0.193471 -0.091987 -1.138461 3.103333 -2.917156 -0.116117 -1.565735 -0.473587 -3.369264 1.423454 1.739302 -0.514148
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.545793 -0.232717 -1.569561 -3.094207 -1.601900 -3.079536 1.041298 -1.470524 2.255748 3.789202 1.486242 -2.275481 1.042762 -1.143422 0.812373 -2.263488 -0.902407 -0.084063 0.089454 -0.266060
wb_dma_rf/input_wb_rf_we -0.827241 0.368568 0.825919 0.602190 -2.138658 -1.105089 -2.188725 -2.245733 1.585326 2.197640 1.546770 0.624648 0.830461 -0.914581 0.010713 -2.821184 1.328987 4.334369 -5.909160 -0.217277
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.829129 0.609966 0.264771 1.505372 -0.290276 -0.349256 -0.750062 -0.339684 0.193471 -0.091987 -1.138461 3.103333 -2.917156 -0.116117 -1.565735 -0.473587 -3.369264 1.423454 1.739302 -0.514148
wb_dma/assign_7_pt0_sel_i -0.446646 0.868579 0.973866 0.389959 1.897087 0.323272 0.463850 0.898736 0.654885 -2.398288 -1.043957 0.951413 -2.017141 -2.229286 -3.228702 0.619670 -2.947674 -1.881545 1.525061 -1.639410
wb_dma_ch_rf/assign_27_ptr_inv/expr_1/expr_1 2.804383 -2.348019 -2.504063 0.841277 -0.909889 0.588391 -0.646495 -1.728372 1.137040 -1.256511 1.156850 -1.392872 -1.767147 -1.423085 -2.021570 -0.398244 -2.919361 2.007888 0.226020 -2.531836
wb_dma_wb_mast/wire_mast_pt_out 0.415342 0.359061 -1.968399 0.111462 -2.162894 -0.218648 0.125789 2.282645 -0.509313 -1.032138 -0.404416 0.247355 -1.779534 -0.877357 -0.109381 -1.638959 -2.237434 -2.428632 2.913659 0.337804
assert_wb_dma_ch_arb/input_state -1.055800 0.194314 -1.438620 -4.096070 -0.203841 -3.192495 0.362878 -2.274445 1.694419 2.030621 0.237085 -1.421055 -0.727376 -1.886979 1.030615 -0.801323 -4.006361 0.986452 0.621408 -2.544635
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1 2.565137 -1.059662 -2.560466 -0.850248 -0.322728 -0.692029 -1.004700 -1.332268 0.589722 0.571591 0.207133 0.566087 -2.334166 -0.799707 -0.959109 -0.115895 -3.401938 2.073211 2.045974 -2.271372
wb_dma/wire_ch0_csr 3.170567 2.138000 5.604884 -5.196830 0.806280 -2.113792 -1.943540 -1.212854 -1.247841 0.839472 -3.320916 -0.270475 0.071724 -0.631994 0.990597 2.072427 -0.815030 0.369263 -2.376607 0.505660
wb_dma_de/assign_69_de_adr0/expr_1 -2.490213 -2.499140 -0.159417 -1.646538 1.922518 -1.816136 0.822908 1.740436 2.019222 0.969621 2.223560 1.597558 2.453961 2.206021 1.191423 1.709231 0.441488 3.331671 2.815171 -0.972033
wb_dma_wb_slv/wire_pt_sel 1.709357 1.178823 2.472280 -3.333315 -2.355115 -2.144061 1.270582 2.890774 2.461873 -2.516157 -1.605829 -1.747638 -2.869159 -4.952996 -0.791111 0.747580 -2.939615 -5.034399 -2.060853 -0.787423
wb_dma_de/always_23/block_1/case_1/block_1/if_1/cond 0.256723 -1.000547 2.117313 0.246665 3.141423 -1.001232 1.344959 -2.560152 -0.674717 1.772933 -1.324426 1.875870 -1.947929 4.527340 0.934931 0.805035 -3.387854 0.447432 2.522183 2.788594
wb_dma_ch_sel/wire_de_start 1.138101 3.884754 1.526319 -1.451369 -0.099056 -0.974322 0.510969 -5.341857 -1.873778 2.231392 -2.721344 1.325137 -0.698214 0.836995 -0.072505 -0.172026 0.664262 0.523921 0.814263 -0.350635
wb_dma_wb_mast/assign_3_mast_drdy 2.240056 3.882056 -2.400875 -0.889894 4.969488 1.788000 2.586072 -0.554466 3.939056 3.172094 2.319137 0.755470 -4.048114 2.010939 -1.301461 0.287343 -1.366957 0.715617 -1.177279 1.536818
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1 3.710525 0.393332 -2.173733 -1.309601 0.696817 0.306079 -1.984789 -1.829452 -0.906485 2.023948 -0.922784 -0.879604 -2.107384 -1.053484 1.649173 1.893346 -1.890637 0.316683 -0.584905 -1.420531
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.859772 -0.734675 -0.611813 -4.655763 0.548267 -3.990202 0.628426 -1.413106 1.946364 3.057364 0.815143 0.566581 0.448260 0.518330 1.891823 0.095673 -2.027617 2.585845 1.907473 -1.614507
wb_dma_de/always_5/stmt_1 1.908952 0.517084 -2.121042 -1.694276 0.245786 -0.617371 -1.886133 -3.399378 -0.975491 2.333888 -0.909917 0.765527 -2.145196 -0.311179 1.951406 1.124156 -2.919402 1.845819 1.169075 -2.203805
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.735948 1.448429 0.818142 0.219270 -0.101094 -0.456099 0.255301 0.909854 -0.080514 -2.043609 -1.216050 1.560664 -1.723958 -1.157789 -1.657284 -0.765439 -3.223495 -0.741850 2.093296 -1.026802
wb_dma_de/input_mast1_err 1.278647 -0.033835 0.853008 -0.054614 -0.304643 -2.371740 0.108130 -2.007707 2.191625 2.911043 0.001603 2.565197 -1.662686 0.699835 -0.745045 -1.126191 -2.476831 3.366466 -0.025844 0.220635
wb_dma_de/reg_mast0_adr 2.702028 1.558994 -4.076048 -0.667695 0.070721 1.422096 1.132828 0.598056 1.191477 2.748929 3.363858 -3.233408 0.879319 0.605686 -0.424554 -1.404145 0.699041 -2.107917 3.393075 0.170928
wb_dma_de/always_23/block_1/case_1/block_8/if_3/cond 5.653702 0.084491 -1.593435 -0.183963 0.067268 -1.469772 -0.290934 2.462398 2.097884 4.894333 0.233110 1.491743 -0.943648 -0.456908 -0.549653 1.352774 0.851071 0.289347 0.764258 1.047106
wb_dma_ch_rf/assign_15_ch_am0_we -1.251453 0.774861 0.100490 -3.454874 2.228411 -1.384080 0.709618 2.123267 1.666856 0.328618 1.639229 -1.270209 1.092872 -0.067937 1.703654 1.948342 -2.525236 -0.515089 2.636428 -1.698219
wb_dma_ch_arb/always_2/block_1/case_1/if_3/cond 3.673828 -0.733666 -1.620746 1.054485 -0.157968 -0.541005 -1.215354 -0.100730 1.030010 2.180232 0.332399 2.050522 -1.858123 0.141179 -0.708251 0.288392 -2.323174 2.394606 2.083399 -0.822440
wb_dma_ch_arb/always_2/block_1/case_1/if_4/cond/expr_1 2.565137 -1.059662 -2.560466 -0.850248 -0.322728 -0.692029 -1.004700 -1.332268 0.589722 0.571591 0.207133 0.566087 -2.334166 -0.799707 -0.959109 -0.115895 -3.401938 2.073211 2.045974 -2.271372
wb_dma_rf/inst_u2 2.378223 0.052104 -0.590097 1.264192 2.829478 1.522693 -0.650303 -2.278606 2.413096 1.684541 1.400082 -0.648000 0.257107 0.078068 -0.198029 1.457761 0.821802 3.772037 -4.095635 -0.459860
wb_dma_ch_rf/wire_ch_adr1_dewe -0.334832 0.691632 -2.812232 -1.091502 -1.969014 -0.979448 0.574386 -0.277248 0.458948 2.024293 1.336068 -1.722816 1.143397 -1.121983 -0.347762 -2.748295 -0.359116 -1.372689 2.676239 -0.565557
wb_dma_ch_rf/always_17/if_1 2.852615 2.912751 -0.795460 2.127049 -1.313681 1.838710 -0.624882 -3.717412 -0.722119 0.188968 -1.450121 0.388278 -2.864117 -1.689863 -0.251174 0.354820 -1.405694 -0.566492 -0.932050 -1.441483
wb_dma_de/assign_71_de_csr 5.331248 -1.484444 -0.901669 1.426963 1.141407 1.040417 -1.873363 1.893880 0.379831 0.884859 0.358562 0.927235 -1.605500 0.655758 -0.349784 2.138433 -0.904942 1.253438 0.908798 0.111895
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1 -0.735948 1.448429 0.818142 0.219270 -0.101094 -0.456099 0.255301 0.909854 -0.080514 -2.043609 -1.216050 1.560664 -1.723958 -1.157789 -1.657284 -0.765439 -3.223495 -0.741850 2.093296 -1.026802
wb_dma_ch_sel/always_42/case_1 0.560702 -0.705200 2.832493 -2.949509 4.727367 -1.742232 -1.690117 1.033193 1.173285 2.057617 -2.137748 -0.527307 -0.598496 -1.159111 3.738860 4.057305 -3.880847 0.424497 -3.469953 0.528283
wb_dma_ch_sel/always_1/stmt_1/expr_1 5.439284 0.007089 0.130695 1.631775 -0.445547 0.062297 -1.589873 1.608954 -0.198042 3.007140 -0.061454 2.609544 0.007846 1.764376 0.150701 1.606520 1.989202 1.147551 2.774400 1.009016
wb_dma_ch_sel/always_6/stmt_1 5.134405 2.393396 -1.013522 1.085443 -0.735240 -0.419007 -0.537858 1.216747 0.294495 4.442414 -0.565150 2.605387 0.071623 0.132183 -0.590823 0.943838 2.587498 0.153723 2.850545 0.446813
wb_dma_ch_rf/reg_ch_chk_sz_r 0.182538 1.667586 0.142891 -1.327347 -0.158594 -1.151641 -0.946779 -3.435640 -0.905054 0.720899 -1.952576 1.955543 -2.854151 -0.392489 0.585233 -0.209653 -3.750493 1.333142 0.790990 -1.503827
wb_dma_ch_sel/always_3/stmt_1 5.000276 -1.206279 -2.510471 0.388075 -0.160635 0.153151 -1.092961 -2.189417 1.746351 1.969999 0.719611 -2.034696 -1.887396 -1.932239 -0.638237 0.697988 -2.271986 1.920163 -2.133137 -1.781279
wb_dma/wire_pointer2_s 0.609533 -0.295428 -2.874549 1.448811 0.007716 0.930054 -0.804480 3.649882 0.941281 -0.779284 1.688791 0.311884 0.378401 -1.274949 -1.650224 -0.898006 -0.575854 0.030781 2.568385 -1.159714
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.829129 0.609966 0.264771 1.505372 -0.290276 -0.349256 -0.750062 -0.339684 0.193471 -0.091987 -1.138461 3.103333 -2.917156 -0.116117 -1.565735 -0.473587 -3.369264 1.423454 1.739302 -0.514148
wb_dma_wb_slv/assign_2_pt_sel/expr_1/expr_1 0.199505 -1.722429 -1.601574 -0.740843 -2.738927 -0.461036 1.925949 1.289271 -0.112746 -2.995419 0.254380 -1.026481 -2.057255 0.627302 -0.043076 -1.211163 -2.919418 -2.097858 3.449071 0.343183
wb_dma_ch_rf/input_de_txsz 2.843040 0.582344 -2.525053 -3.340808 0.587788 0.209410 -1.576714 -2.113956 -1.559176 0.501804 -1.250903 -2.473723 -2.069993 -1.841460 1.525034 1.811278 -1.735296 -0.907643 -0.673387 -2.232351
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.614403 -2.248004 -2.158356 1.993928 1.010533 -0.139819 -0.202508 0.704541 2.402264 1.142609 1.311259 3.397944 -0.561923 0.326737 -2.509408 0.474912 -0.385640 4.848544 1.301038 -1.285691
wb_dma_wb_if/input_pt_sel_i 2.566385 1.987020 2.618520 -1.120242 2.262397 -1.695901 1.167244 1.943105 3.363725 1.094476 -0.605771 -1.958899 -0.960962 -4.366496 -3.835768 0.957618 -2.809538 -3.585469 -1.006069 -1.042133
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.859772 -0.734675 -0.611813 -4.655763 0.548267 -3.990202 0.628426 -1.413106 1.946364 3.057364 0.815143 0.566581 0.448260 0.518330 1.891823 0.095673 -2.027617 2.585845 1.907473 -1.614507
wb_dma_pri_enc_sub/always_3/if_1/if_1/stmt_1 3.673828 -0.733666 -1.620746 1.054485 -0.157968 -0.541005 -1.215354 -0.100730 1.030010 2.180232 0.332399 2.050522 -1.858123 0.141179 -0.708251 0.288392 -2.323174 2.394606 2.083399 -0.822440
wb_dma_de/always_23/block_1/case_1/block_7/if_1/cond 4.676426 2.923370 -3.834400 1.331513 3.558520 3.099056 1.115205 0.932413 3.251385 3.465379 3.237610 -1.016984 -2.258687 0.740144 -0.763046 1.123328 -1.013117 -0.518429 0.483303 0.484957
wb_dma/wire_mast0_go -0.735948 1.448429 0.818142 0.219270 -0.101094 -0.456099 0.255301 0.909854 -0.080514 -2.043609 -1.216050 1.560664 -1.723958 -1.157789 -1.657284 -0.765439 -3.223495 -0.741850 2.093296 -1.026802
wb_dma_ch_rf/always_1/stmt_1 -0.626634 0.212397 -1.931533 -3.361792 0.794324 -0.879326 -1.262330 0.101503 -2.502132 1.802204 -0.445005 2.372516 1.048753 2.123592 2.103326 1.343664 2.042109 1.142833 4.781635 -0.881549
wb_dma_ch_rf/always_10/if_1 1.278647 -0.033835 0.853008 -0.054614 -0.304643 -2.371740 0.108130 -2.007707 2.191625 2.911043 0.001603 2.565197 -1.662686 0.699835 -0.745045 -1.126191 -2.476831 3.366466 -0.025844 0.220635
wb_dma_ch_sel/assign_165_req_p1 -0.735948 1.448429 0.818142 0.219270 -0.101094 -0.456099 0.255301 0.909854 -0.080514 -2.043609 -1.216050 1.560664 -1.723958 -1.157789 -1.657284 -0.765439 -3.223495 -0.741850 2.093296 -1.026802
wb_dma_de/always_23/block_1/case_1/block_3/if_1/cond 0.182538 1.667586 0.142891 -1.327347 -0.158594 -1.151641 -0.946779 -3.435640 -0.905054 0.720899 -1.952576 1.955543 -2.854151 -0.392489 0.585233 -0.209653 -3.750493 1.333142 0.790990 -1.503827
wb_dma_de/always_23/block_1/case_1/block_8/if_2 5.069070 0.055582 -2.840577 -0.670705 0.388276 1.020783 -1.508069 0.263817 -0.465183 0.114246 -0.567621 -1.485447 -2.400820 -1.968598 -0.811742 1.421745 -1.762589 -0.655544 0.401276 -1.739031
wb_dma_de/always_23/block_1/case_1/block_8/if_3 5.134405 2.393396 -1.013522 1.085443 -0.735240 -0.419007 -0.537858 1.216747 0.294495 4.442414 -0.565150 2.605387 0.071623 0.132183 -0.590823 0.943838 2.587498 0.153723 2.850545 0.446813
wb_dma_de/always_23/block_1/case_1/block_8/if_1 5.354592 0.569967 -2.139473 1.285637 0.224871 0.738235 -1.449968 0.766922 0.322985 2.062112 -0.384631 0.424802 -2.040715 -1.253974 -0.641952 1.247639 -1.320950 0.072842 0.708904 -0.634270
wb_dma_ch_sel/always_2/stmt_1 1.182589 -0.517590 -2.274665 -3.052129 -0.485796 -2.340302 -0.362892 -3.251469 1.541524 2.214047 0.349562 -1.203636 -1.740659 -1.644918 0.263318 -0.781457 -4.053058 2.058707 0.184448 -2.563355
wb_dma_ch_sel/assign_115_valid 1.041904 -0.086167 -1.053226 -2.564340 0.579889 -1.663107 -1.083328 -2.863317 -0.113791 3.242915 -0.210667 1.229294 -0.738767 1.055444 2.271089 1.262213 -1.118284 2.712760 1.120386 -1.269591
wb_dma_de/always_23/block_1/case_1/block_5/if_1/stmt_1 -0.434926 1.751203 2.823166 0.678514 3.023254 0.345956 -0.415255 -0.899317 0.190033 -3.087576 -0.912100 1.038209 -2.155921 0.133862 0.236925 3.716962 -3.809444 2.982337 -3.115452 -3.201155
wb_dma/wire_de_txsz 3.108301 3.017489 -2.527325 -2.780184 0.001636 1.309914 -1.690201 -2.807074 -3.055528 0.427465 -1.843023 -1.653571 -1.337301 -1.458855 1.632777 2.109741 0.720682 -1.454115 0.985517 -2.849874
wb_dma_wb_slv/input_slv_pt_in 0.415342 0.359061 -1.968399 0.111462 -2.162894 -0.218648 0.125789 2.282645 -0.509313 -1.032138 -0.404416 0.247355 -1.779534 -0.877357 -0.109381 -1.638959 -2.237434 -2.428632 2.913659 0.337804
assert_wb_dma_ch_sel/input_ch0_csr 2.565137 -1.059662 -2.560466 -0.850248 -0.322728 -0.692029 -1.004700 -1.332268 0.589722 0.571591 0.207133 0.566087 -2.334166 -0.799707 -0.959109 -0.115895 -3.401938 2.073211 2.045974 -2.271372
wb_dma_de/always_23/block_1/case_1/block_7/if_1 5.729859 4.644234 -2.462891 2.018092 1.399163 3.130378 0.734344 0.061322 1.425647 2.814591 1.781685 -0.258614 -1.101937 0.437650 -1.324460 1.095228 1.162386 -0.970469 2.335568 -0.417272
wb_dma_ch_sel/assign_149_req_p0 0.516846 0.464357 -1.567291 -2.473415 -0.723711 -2.057889 -0.559528 -3.593974 0.228489 4.651435 0.309872 0.363670 -0.150895 0.829231 2.194840 -0.751692 -0.518943 1.933168 0.575369 -0.270977
wb_dma_de/wire_adr0_cnt_next 0.275829 -0.446953 0.647796 -2.730477 2.610449 -1.191658 0.991492 1.733818 1.846176 -1.671843 1.624026 -0.683474 2.802638 -0.034055 -3.610142 0.764603 0.531028 3.537947 2.543901 -2.905082
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1 2.190321 2.441001 3.271420 -1.039422 1.821985 -1.660023 1.156477 -6.580422 0.330921 3.188278 -2.035355 -1.475307 -1.393475 0.917208 1.144603 1.490244 -1.588747 1.103448 -4.385377 0.342354
wb_dma_ch_rf/always_23/if_1/block_1 0.820627 0.070521 -2.884636 1.336312 -3.213654 0.428008 0.356482 -2.233923 0.490937 0.688237 1.856816 -2.355786 0.558003 -1.330402 -1.543144 -3.434835 -0.869445 -0.635885 1.811993 -1.160292
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.614403 -2.248004 -2.158356 1.993928 1.010533 -0.139819 -0.202508 0.704541 2.402264 1.142609 1.311259 3.397944 -0.561923 0.326737 -2.509408 0.474912 -0.385640 4.848544 1.301038 -1.285691
wb_dma_rf/wire_ch0_txsz 4.235076 2.562706 -2.253784 -0.477541 0.322780 1.464556 -2.117221 -1.937575 -2.206187 2.077107 -1.550237 -0.624022 -1.427068 -1.113417 1.663545 2.103227 0.164612 -0.798945 0.434010 -1.598881
wb_dma_ch_sel/assign_134_req_p0/expr_1 -0.417238 -2.577156 -3.764025 -0.977196 -1.965168 -0.936140 -0.368907 -4.749912 1.180690 3.978402 1.480272 -0.993752 -0.794530 -0.202976 1.912644 -1.966329 -0.404568 1.952565 -2.374595 0.261051
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2 3.035187 0.346092 0.192422 1.517860 -0.103297 0.217858 -1.970292 1.466813 -1.034874 2.725974 0.658170 3.537430 0.706847 3.706831 0.705819 0.019557 1.756730 2.452812 4.589015 1.360139
wb_dma_de/always_6/if_1/if_1 2.852615 2.912751 -0.795460 2.127049 -1.313681 1.838710 -0.624882 -3.717412 -0.722119 0.188968 -1.450121 0.388278 -2.864117 -1.689863 -0.251174 0.354820 -1.405694 -0.566492 -0.932050 -1.441483
wb_dma_ch_sel/assign_128_req_p0 0.018789 0.316471 -1.784096 -3.953699 0.301492 -2.112857 -0.437214 -2.979618 1.142390 2.759980 -0.473196 -3.335180 -1.131020 -3.290660 1.366823 -0.773228 -3.778139 -0.449167 -2.635318 -1.627182
wb_dma_de/assign_77_read_hold/expr_1 -0.735948 1.448429 0.818142 0.219270 -0.101094 -0.456099 0.255301 0.909854 -0.080514 -2.043609 -1.216050 1.560664 -1.723958 -1.157789 -1.657284 -0.765439 -3.223495 -0.741850 2.093296 -1.026802
wb_dma_de/wire_de_adr0 -2.490213 -2.499140 -0.159417 -1.646538 1.922518 -1.816136 0.822908 1.740436 2.019222 0.969621 2.223560 1.597558 2.453961 2.206021 1.191423 1.709231 0.441488 3.331671 2.815171 -0.972033
wb_dma_de/wire_de_adr1 0.969862 -1.417477 -1.349278 0.893887 -1.200452 0.350876 0.235647 -0.205008 1.076059 -1.846483 1.185340 -1.898524 -0.384536 -1.626966 -1.658410 -0.752043 -2.323668 0.057508 0.904815 -1.986271
wb_dma_wb_mast/always_4 -0.735948 1.448429 0.818142 0.219270 -0.101094 -0.456099 0.255301 0.909854 -0.080514 -2.043609 -1.216050 1.560664 -1.723958 -1.157789 -1.657284 -0.765439 -3.223495 -0.741850 2.093296 -1.026802
wb_dma_wb_mast/always_1 4.689405 -2.505370 0.727106 0.798761 0.241451 -1.602541 -1.701280 4.927457 1.383721 3.536956 0.756133 1.096912 -1.262501 1.186429 1.732376 1.954358 -1.444914 -0.143743 -0.459118 2.796171
wb_dma_rf/wire_ch3_csr 2.469198 3.485646 0.919640 -2.423542 4.304809 -0.359408 -1.798487 -0.396754 0.026007 4.737350 -1.550366 0.143129 0.478614 -0.106040 2.226246 2.514202 0.819814 1.879025 -2.850436 0.370036
wb_dma_ch_rf/reg_ptr_valid 3.556194 -3.618345 -0.597734 3.171031 -0.487640 1.425506 -2.035029 -0.067356 0.269514 -1.250613 1.736712 -0.318015 -1.841979 1.556653 -0.107266 0.189142 -3.784243 2.129259 1.333175 -0.318137
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.829129 0.609966 0.264771 1.505372 -0.290276 -0.349256 -0.750062 -0.339684 0.193471 -0.091987 -1.138461 3.103333 -2.917156 -0.116117 -1.565735 -0.473587 -3.369264 1.423454 1.739302 -0.514148
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.545793 -0.232717 -1.569561 -3.094207 -1.601900 -3.079536 1.041298 -1.470524 2.255748 3.789202 1.486242 -2.275481 1.042762 -1.143422 0.812373 -2.263488 -0.902407 -0.084063 0.089454 -0.266060
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1 -0.545793 -0.232717 -1.569561 -3.094207 -1.601900 -3.079536 1.041298 -1.470524 2.255748 3.789202 1.486242 -2.275481 1.042762 -1.143422 0.812373 -2.263488 -0.902407 -0.084063 0.089454 -0.266060
wb_dma_ch_sel/always_9/stmt_1 3.673828 -0.733666 -1.620746 1.054485 -0.157968 -0.541005 -1.215354 -0.100730 1.030010 2.180232 0.332399 2.050522 -1.858123 0.141179 -0.708251 0.288392 -2.323174 2.394606 2.083399 -0.822440
wb_dma_rf/assign_6_csr_we/expr_1 -1.742337 -1.307457 0.842151 0.382278 0.109295 -1.196898 -3.052191 -0.145014 -1.355361 1.611565 -0.905970 4.127057 -1.825133 2.127699 2.938408 -0.696253 -2.338243 2.695890 -0.420288 1.640569
wb_dma_ch_sel/assign_154_req_p0 0.516846 0.464357 -1.567291 -2.473415 -0.723711 -2.057889 -0.559528 -3.593974 0.228489 4.651435 0.309872 0.363670 -0.150895 0.829231 2.194840 -0.751692 -0.518943 1.933168 0.575369 -0.270977
wb_dma_ch_rf/assign_24_ch_txsz_dewe/expr_1 3.063023 1.626494 -2.021827 -1.244181 -1.119281 -0.193337 -2.095764 -0.093456 -1.426273 2.459733 -1.456419 -0.850487 -1.963356 -2.305955 2.906610 1.549976 -2.095531 -2.823031 0.535859 -0.914857
wb_dma/wire_ch5_csr 2.278032 -0.073318 0.676758 -0.679316 2.395795 -0.132036 -0.348133 -2.487877 1.101784 2.563736 -0.205954 -0.933255 0.158949 0.286694 0.565798 1.698813 0.523331 2.620631 -3.682515 0.145442
wb_dma_ch_pri_enc/wire_pri10_out 1.829129 0.609966 0.264771 1.505372 -0.290276 -0.349256 -0.750062 -0.339684 0.193471 -0.091987 -1.138461 3.103333 -2.917156 -0.116117 -1.565735 -0.473587 -3.369264 1.423454 1.739302 -0.514148
wb_dma_ch_rf/assign_20_ch_done_we 2.649043 0.828212 0.242505 -1.376470 0.370488 -1.521447 -1.060879 -3.233837 0.336006 2.948360 -1.490262 1.549852 -2.883568 0.003519 0.831399 0.626597 -2.516763 2.182273 -1.488873 -0.249697
wb_dma_wb_mast/input_wb_ack_i 6.057416 1.542715 -0.128477 1.117029 0.696610 0.920979 0.255011 2.819864 1.968045 2.676947 0.861893 1.125353 -4.692212 3.141237 1.429165 0.558255 -1.375140 -0.063251 -2.017072 4.472083
wb_dma_ch_rf/always_17/if_1/block_1/if_1 2.852615 2.912751 -0.795460 2.127049 -1.313681 1.838710 -0.624882 -3.717412 -0.722119 0.188968 -1.450121 0.388278 -2.864117 -1.689863 -0.251174 0.354820 -1.405694 -0.566492 -0.932050 -1.441483
wb_dma_rf/input_dma_rest 2.958065 -2.066237 1.488607 0.735056 0.752503 0.617134 -0.839331 2.955335 0.518577 -2.137828 1.311014 0.411040 0.017852 1.867435 -0.638839 1.658509 -1.458289 0.656935 3.752155 -0.342856
wb_dma_ch_sel/always_5/stmt_1 1.249899 3.798646 2.258963 -0.987491 1.094061 -0.438166 0.823344 -4.117574 -1.602756 0.525319 -2.783760 2.156755 -0.827966 1.004547 -0.757964 1.439991 0.575015 0.847312 1.771411 -1.246843
wb_dma_ch_sel/always_40/case_1 3.556194 -3.618345 -0.597734 3.171031 -0.487640 1.425506 -2.035029 -0.067356 0.269514 -1.250613 1.736712 -0.318015 -1.841979 1.556653 -0.107266 0.189142 -3.784243 2.129259 1.333175 -0.318137
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/stmt_1 0.969862 -1.417477 -1.349278 0.893887 -1.200452 0.350876 0.235647 -0.205008 1.076059 -1.846483 1.185340 -1.898524 -0.384536 -1.626966 -1.658410 -0.752043 -2.323668 0.057508 0.904815 -1.986271
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.859772 -0.734675 -0.611813 -4.655763 0.548267 -3.990202 0.628426 -1.413106 1.946364 3.057364 0.815143 0.566581 0.448260 0.518330 1.891823 0.095673 -2.027617 2.585845 1.907473 -1.614507
wb_dma/wire_de_csr 5.331248 -1.484444 -0.901669 1.426963 1.141407 1.040417 -1.873363 1.893880 0.379831 0.884859 0.358562 0.927235 -1.605500 0.655758 -0.349784 2.138433 -0.904942 1.253438 0.908798 0.111895
wb_dma_de/always_23/block_1/case_1/block_1/if_1 2.190321 2.441001 3.271420 -1.039422 1.821985 -1.660023 1.156477 -6.580422 0.330921 3.188278 -2.035355 -1.475307 -1.393475 0.917208 1.144603 1.490244 -1.588747 1.103448 -4.385377 0.342354
wb_dma_ch_sel/always_37/if_1/if_1 0.199213 -3.377980 3.131062 -0.041643 -1.248250 -0.805682 -0.638601 -3.754041 1.111639 -1.691898 0.206478 3.132721 -1.138967 1.980355 1.106551 2.731784 1.091074 5.469555 -2.626943 -1.346462
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.735948 1.448429 0.818142 0.219270 -0.101094 -0.456099 0.255301 0.909854 -0.080514 -2.043609 -1.216050 1.560664 -1.723958 -1.157789 -1.657284 -0.765439 -3.223495 -0.741850 2.093296 -1.026802
wb_dma_ch_arb/always_2/block_1/case_1/if_1/cond 3.673828 -0.733666 -1.620746 1.054485 -0.157968 -0.541005 -1.215354 -0.100730 1.030010 2.180232 0.332399 2.050522 -1.858123 0.141179 -0.708251 0.288392 -2.323174 2.394606 2.083399 -0.822440
wb_dma_de/always_23/block_1/case_1/block_9/if_2 5.134405 2.393396 -1.013522 1.085443 -0.735240 -0.419007 -0.537858 1.216747 0.294495 4.442414 -0.565150 2.605387 0.071623 0.132183 -0.590823 0.943838 2.587498 0.153723 2.850545 0.446813
wb_dma_ch_rf/always_10/if_1/if_1 1.278647 -0.033835 0.853008 -0.054614 -0.304643 -2.371740 0.108130 -2.007707 2.191625 2.911043 0.001603 2.565197 -1.662686 0.699835 -0.745045 -1.126191 -2.476831 3.366466 -0.025844 0.220635
wb_dma_ch_pri_enc/assign_1_pri_out_tmp 1.829129 0.609966 0.264771 1.505372 -0.290276 -0.349256 -0.750062 -0.339684 0.193471 -0.091987 -1.138461 3.103333 -2.917156 -0.116117 -1.565735 -0.473587 -3.369264 1.423454 1.739302 -0.514148
wb_dma_ch_sel/input_ch3_adr0 -0.716350 -4.166002 -0.720665 -1.268901 0.153843 -1.491399 0.950816 1.844885 2.012772 -2.152475 2.121366 0.898522 0.324775 1.077693 -2.359962 -0.128188 -0.830249 2.918067 2.324542 -1.247563
wb_dma_ch_sel/always_1/stmt_1/expr_1/expr_1 5.439284 0.007089 0.130695 1.631775 -0.445547 0.062297 -1.589873 1.608954 -0.198042 3.007140 -0.061454 2.609544 0.007846 1.764376 0.150701 1.606520 1.989202 1.147551 2.774400 1.009016
wb_dma_ch_arb/always_2/block_1/case_1/if_4/cond 3.673828 -0.733666 -1.620746 1.054485 -0.157968 -0.541005 -1.215354 -0.100730 1.030010 2.180232 0.332399 2.050522 -1.858123 0.141179 -0.708251 0.288392 -2.323174 2.394606 2.083399 -0.822440
wb_dma_de/wire_de_txsz 3.108301 3.017489 -2.527325 -2.780184 0.001636 1.309914 -1.690201 -2.807074 -3.055528 0.427465 -1.843023 -1.653571 -1.337301 -1.458855 1.632777 2.109741 0.720682 -1.454115 0.985517 -2.849874
wb_dma_rf/input_de_adr1 0.969862 -1.417477 -1.349278 0.893887 -1.200452 0.350876 0.235647 -0.205008 1.076059 -1.846483 1.185340 -1.898524 -0.384536 -1.626966 -1.658410 -0.752043 -2.323668 0.057508 0.904815 -1.986271
wb_dma_rf/input_de_adr0 -2.900293 -1.633736 -1.851360 -2.961781 2.968567 -0.312875 1.091810 0.488895 0.200817 -0.778688 1.360627 2.735362 -0.148784 3.829459 0.754788 1.831598 0.654620 3.213293 2.932721 -0.707399
wb_dma_de/always_2/if_1 -1.701048 -1.293665 0.601745 -1.574987 1.960051 -1.708912 0.751612 0.470756 1.107208 0.092174 1.314215 1.716732 3.453921 1.810792 -1.045315 1.290006 1.915306 4.663916 3.252785 -2.307596
wb_dma_ch_sel/assign_102_valid 1.041904 -0.086167 -1.053226 -2.564340 0.579889 -1.663107 -1.083328 -2.863317 -0.113791 3.242915 -0.210667 1.229294 -0.738767 1.055444 2.271089 1.262213 -1.118284 2.712760 1.120386 -1.269591
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1 2.329378 -1.070720 3.287113 0.244489 -2.137414 -2.379158 1.799549 -0.680908 4.980237 2.647574 2.156201 -1.062733 1.089305 -0.735777 -0.265600 -0.024925 0.318024 1.932698 -3.940118 0.577588
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.614403 -2.248004 -2.158356 1.993928 1.010533 -0.139819 -0.202508 0.704541 2.402264 1.142609 1.311259 3.397944 -0.561923 0.326737 -2.509408 0.474912 -0.385640 4.848544 1.301038 -1.285691
wb_dma_wb_mast/assign_4_mast_err 1.278647 -0.033835 0.853008 -0.054614 -0.304643 -2.371740 0.108130 -2.007707 2.191625 2.911043 0.001603 2.565197 -1.662686 0.699835 -0.745045 -1.126191 -2.476831 3.366466 -0.025844 0.220635
wb_dma_de/always_23/block_1/case_1/block_9/if_2/cond 5.653702 0.084491 -1.593435 -0.183963 0.067268 -1.469772 -0.290934 2.462398 2.097884 4.894333 0.233110 1.491743 -0.943648 -0.456908 -0.549653 1.352774 0.851071 0.289347 0.764258 1.047106
wb_dma_ch_rf/always_2/if_1 3.556194 -3.618345 -0.597734 3.171031 -0.487640 1.425506 -2.035029 -0.067356 0.269514 -1.250613 1.736712 -0.318015 -1.841979 1.556653 -0.107266 0.189142 -3.784243 2.129259 1.333175 -0.318137
wb_dma/input_wb1_err_i 1.278647 -0.033835 0.853008 -0.054614 -0.304643 -2.371740 0.108130 -2.007707 2.191625 2.911043 0.001603 2.565197 -1.662686 0.699835 -0.745045 -1.126191 -2.476831 3.366466 -0.025844 0.220635
wb_dma_ch_sel/assign_133_req_p0/expr_1 -0.417238 -2.577156 -3.764025 -0.977196 -1.965168 -0.936140 -0.368907 -4.749912 1.180690 3.978402 1.480272 -0.993752 -0.794530 -0.202976 1.912644 -1.966329 -0.404568 1.952565 -2.374595 0.261051
wb_dma_ch_sel/assign_136_req_p0/expr_1 0.516846 0.464357 -1.567291 -2.473415 -0.723711 -2.057889 -0.559528 -3.593974 0.228489 4.651435 0.309872 0.363670 -0.150895 0.829231 2.194840 -0.751692 -0.518943 1.933168 0.575369 -0.270977
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.859772 -0.734675 -0.611813 -4.655763 0.548267 -3.990202 0.628426 -1.413106 1.946364 3.057364 0.815143 0.566581 0.448260 0.518330 1.891823 0.095673 -2.027617 2.585845 1.907473 -1.614507
wb_dma_ch_sel/assign_121_valid 1.041904 -0.086167 -1.053226 -2.564340 0.579889 -1.663107 -1.083328 -2.863317 -0.113791 3.242915 -0.210667 1.229294 -0.738767 1.055444 2.271089 1.262213 -1.118284 2.712760 1.120386 -1.269591
wb_dma_ch_sel/assign_4_pri1 0.781843 0.347836 -0.596760 -0.469113 -0.339872 -0.144412 -0.493282 -1.436802 -0.450862 -2.256564 -1.393381 1.085531 -3.434761 -1.279930 -1.944250 -0.753323 -4.196990 0.612387 1.151434 -1.895115
wb_dma_de/always_2/if_1/cond 1.340600 0.910517 1.222734 -2.855104 0.002333 -2.808335 0.365573 -0.665161 -0.308974 0.953387 -0.281400 0.767691 2.805542 1.028318 -3.086503 -1.270464 2.032773 3.110954 4.417552 -1.854598
wb_dma_ch_rf/reg_ch_csr_r 3.368415 -1.135633 3.802500 0.832148 -0.334615 -0.770941 3.719882 -2.079397 3.523190 0.182025 1.787916 -1.262734 -0.231568 3.004437 -1.464869 1.054216 -0.352449 0.839930 -0.240714 1.581969
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.829129 0.609966 0.264771 1.505372 -0.290276 -0.349256 -0.750062 -0.339684 0.193471 -0.091987 -1.138461 3.103333 -2.917156 -0.116117 -1.565735 -0.473587 -3.369264 1.423454 1.739302 -0.514148
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.545793 -0.232717 -1.569561 -3.094207 -1.601900 -3.079536 1.041298 -1.470524 2.255748 3.789202 1.486242 -2.275481 1.042762 -1.143422 0.812373 -2.263488 -0.902407 -0.084063 0.089454 -0.266060
wb_dma_wb_if/wire_slv_we 0.485335 -0.165399 2.358692 1.175810 -2.385985 -1.475641 -1.724314 0.730171 3.199632 1.693204 2.643742 1.459417 1.349281 -0.116706 -1.158242 -3.102514 1.347026 4.507900 -4.508652 0.836576
wb_dma_de/assign_70_de_adr1 0.969862 -1.417477 -1.349278 0.893887 -1.200452 0.350876 0.235647 -0.205008 1.076059 -1.846483 1.185340 -1.898524 -0.384536 -1.626966 -1.658410 -0.752043 -2.323668 0.057508 0.904815 -1.986271
wb_dma_ch_sel/always_38/case_1/stmt_4 5.354592 0.569967 -2.139473 1.285637 0.224871 0.738235 -1.449968 0.766922 0.322985 2.062112 -0.384631 0.424802 -2.040715 -1.253974 -0.641952 1.247639 -1.320950 0.072842 0.708904 -0.634270
wb_dma_ch_sel/reg_ch_sel_r 0.199213 -3.377980 3.131062 -0.041643 -1.248250 -0.805682 -0.638601 -3.754041 1.111639 -1.691898 0.206478 3.132721 -1.138967 1.980355 1.106551 2.731784 1.091074 5.469555 -2.626943 -1.346462
wb_dma_ch_sel/always_38/case_1/stmt_1 2.907573 1.062895 0.241055 -1.394235 -1.868928 -1.192228 -0.262062 -4.577168 -3.174685 2.353683 -2.328253 0.001173 1.456777 0.925107 0.645531 1.026816 3.028214 -0.056335 3.026308 -1.108845
wb_dma_ch_sel/always_38/case_1/stmt_3 5.354592 0.569967 -2.139473 1.285637 0.224871 0.738235 -1.449968 0.766922 0.322985 2.062112 -0.384631 0.424802 -2.040715 -1.253974 -0.641952 1.247639 -1.320950 0.072842 0.708904 -0.634270
wb_dma_ch_sel/always_38/case_1/stmt_2 3.829912 1.736999 -0.247625 1.776369 -0.087369 0.630143 -1.016599 0.403475 -0.199135 -0.011384 -1.767853 1.691629 -3.275440 -1.542061 -1.739878 0.318142 -2.774602 -0.457822 0.545971 -0.473653
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.735948 1.448429 0.818142 0.219270 -0.101094 -0.456099 0.255301 0.909854 -0.080514 -2.043609 -1.216050 1.560664 -1.723958 -1.157789 -1.657284 -0.765439 -3.223495 -0.741850 2.093296 -1.026802
wb_dma_ch_pri_enc/wire_pri30_out 1.829129 0.609966 0.264771 1.505372 -0.290276 -0.349256 -0.750062 -0.339684 0.193471 -0.091987 -1.138461 3.103333 -2.917156 -0.116117 -1.565735 -0.473587 -3.369264 1.423454 1.739302 -0.514148
wb_dma_ch_sel/reg_ch_sel_d 2.727704 -3.255624 0.674059 1.546075 -0.977793 -1.539778 0.225054 -2.527152 3.374477 1.744596 1.196774 -0.767658 -0.458027 -0.628404 -2.474693 -1.535535 -1.122674 4.082222 -4.228462 0.378807
wb_dma_ch_rf/assign_14_ch_adr0_we -2.490213 -2.499140 -0.159417 -1.646538 1.922518 -1.816136 0.822908 1.740436 2.019222 0.969621 2.223560 1.597558 2.453961 2.206021 1.191423 1.709231 0.441488 3.331671 2.815171 -0.972033
wb_dma_rf/wire_ch1_csr 2.469198 3.485646 0.919640 -2.423542 4.304809 -0.359408 -1.798487 -0.396754 0.026007 4.737350 -1.550366 0.143129 0.478614 -0.106040 2.226246 2.514202 0.819814 1.879025 -2.850436 0.370036
wb_dma_inc30r/always_1/stmt_1/expr_1 1.635870 1.880660 1.024941 3.655946 0.156870 0.383336 0.262091 0.171643 1.931951 0.627914 1.643010 -2.318739 5.479854 -2.549586 -1.485546 0.998808 0.142639 1.860556 4.321811 -4.660608
wb_dma_rf/wire_pause_req -1.589002 -1.696089 2.837995 -0.487710 -1.032055 -1.108678 -0.471542 -2.421732 -1.388598 -0.937674 -0.851056 3.673059 -2.913336 3.929501 1.857354 -0.295486 -2.601869 1.126878 1.421267 1.859325
wb_dma_ch_sel/assign_95_valid -0.953913 5.726517 -0.435995 -3.185396 2.636652 -0.392505 -0.265872 -4.522989 0.391358 5.000533 -0.041075 0.566761 0.796174 0.814932 2.142461 -0.055047 1.591070 3.356868 -1.383046 -1.319335
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/if_1/cond 2.804383 -2.348019 -2.504063 0.841277 -0.909889 0.588391 -0.646495 -1.728372 1.137040 -1.256511 1.156850 -1.392872 -1.767147 -1.423085 -2.021570 -0.398244 -2.919361 2.007888 0.226020 -2.531836
wb_dma_ch_rf/reg_ch_stop 1.278647 -0.033835 0.853008 -0.054614 -0.304643 -2.371740 0.108130 -2.007707 2.191625 2.911043 0.001603 2.565197 -1.662686 0.699835 -0.745045 -1.126191 -2.476831 3.366466 -0.025844 0.220635
wb_dma_ch_sel/assign_146_req_p0 0.516846 0.464357 -1.567291 -2.473415 -0.723711 -2.057889 -0.559528 -3.593974 0.228489 4.651435 0.309872 0.363670 -0.150895 0.829231 2.194840 -0.751692 -0.518943 1.933168 0.575369 -0.270977
wb_dma_ch_sel/always_45/case_1/stmt_1 -0.334832 0.691632 -2.812232 -1.091502 -1.969014 -0.979448 0.574386 -0.277248 0.458948 2.024293 1.336068 -1.722816 1.143397 -1.121983 -0.347762 -2.748295 -0.359116 -1.372689 2.676239 -0.565557
wb_dma_de/input_dma_abort 1.278647 -0.033835 0.853008 -0.054614 -0.304643 -2.371740 0.108130 -2.007707 2.191625 2.911043 0.001603 2.565197 -1.662686 0.699835 -0.745045 -1.126191 -2.476831 3.366466 -0.025844 0.220635
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.829129 0.609966 0.264771 1.505372 -0.290276 -0.349256 -0.750062 -0.339684 0.193471 -0.091987 -1.138461 3.103333 -2.917156 -0.116117 -1.565735 -0.473587 -3.369264 1.423454 1.739302 -0.514148
wb_dma_de/input_adr1 -0.334832 0.691632 -2.812232 -1.091502 -1.969014 -0.979448 0.574386 -0.277248 0.458948 2.024293 1.336068 -1.722816 1.143397 -1.121983 -0.347762 -2.748295 -0.359116 -1.372689 2.676239 -0.565557
wb_dma_de/input_adr0 -1.062744 -3.198427 -0.802034 1.717372 -0.684997 -1.762456 1.423711 1.598228 2.529908 2.045868 2.185143 2.307092 2.489721 1.515808 -0.253343 0.175415 1.742916 2.614742 3.261997 -0.244499
wb_dma_ch_arb/reg_next_state 2.727704 -3.255624 0.674059 1.546075 -0.977793 -1.539778 0.225054 -2.527152 3.374477 1.744596 1.196774 -0.767658 -0.458027 -0.628404 -2.474693 -1.535535 -1.122674 4.082222 -4.228462 0.378807
wb_dma_wb_mast/input_wb_err_i 1.278647 -0.033835 0.853008 -0.054614 -0.304643 -2.371740 0.108130 -2.007707 2.191625 2.911043 0.001603 2.565197 -1.662686 0.699835 -0.745045 -1.126191 -2.476831 3.366466 -0.025844 0.220635
wb_dma_wb_if/wire_wbs_data_o 3.940938 1.928695 0.279667 -0.202721 0.128511 -0.313146 -0.726919 3.151237 1.027000 1.078260 0.062446 -2.172866 -0.158399 -2.438496 1.050064 2.207100 -2.400479 -2.404441 0.305526 -1.240131
wb_dma_de/assign_73_dma_busy -1.371932 -2.458002 -1.251952 -1.206014 -3.700660 1.408736 -2.212898 -2.256556 -2.752891 -3.924822 0.647137 3.345016 -2.773819 2.207460 2.335400 1.114244 -0.026339 1.623111 2.583293 -2.091826
wb_dma_de/always_22/if_1 1.048672 2.177850 3.838387 -2.066299 -0.473762 -0.562429 0.011253 -6.949858 -0.831214 0.870180 -1.090545 -0.765465 -2.498942 2.116730 2.477678 0.790180 -1.483080 0.649142 -3.724239 0.477997
wb_dma_rf/wire_ch2_csr 2.469198 3.485646 0.919640 -2.423542 4.304809 -0.359408 -1.798487 -0.396754 0.026007 4.737350 -1.550366 0.143129 0.478614 -0.106040 2.226246 2.514202 0.819814 1.879025 -2.850436 0.370036
wb_dma_de/input_de_start 1.138101 3.884754 1.526319 -1.451369 -0.099056 -0.974322 0.510969 -5.341857 -1.873778 2.231392 -2.721344 1.325137 -0.698214 0.836995 -0.072505 -0.172026 0.664262 0.523921 0.814263 -0.350635
wb_dma_pri_enc_sub/always_3/if_1 1.829129 0.609966 0.264771 1.505372 -0.290276 -0.349256 -0.750062 -0.339684 0.193471 -0.091987 -1.138461 3.103333 -2.917156 -0.116117 -1.565735 -0.473587 -3.369264 1.423454 1.739302 -0.514148
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1/expr_1/expr_1 -1.616376 1.531462 -1.106153 -2.938608 -0.195676 -1.154861 -0.696339 -0.497358 -1.523431 0.612293 -1.210439 -0.245422 -0.080192 -1.284336 2.285811 0.529029 -1.448500 -1.485944 2.000852 -1.714880
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.545793 -0.232717 -1.569561 -3.094207 -1.601900 -3.079536 1.041298 -1.470524 2.255748 3.789202 1.486242 -2.275481 1.042762 -1.143422 0.812373 -2.263488 -0.902407 -0.084063 0.089454 -0.266060
wb_dma_ch_sel/assign_132_req_p0/expr_1 -0.417238 -2.577156 -3.764025 -0.977196 -1.965168 -0.936140 -0.368907 -4.749912 1.180690 3.978402 1.480272 -0.993752 -0.794530 -0.202976 1.912644 -1.966329 -0.404568 1.952565 -2.374595 0.261051
wb_dma_ch_rf/always_25/if_1/if_1 -0.566246 1.445430 0.044446 -0.773346 -0.461762 -1.079505 -0.552769 0.285601 -1.369274 -1.119577 -1.314290 0.075404 2.774766 -2.115813 -3.328398 -1.516569 1.130792 1.630408 2.777752 -3.250810
wb_dma_ch_sel/assign_98_valid/expr_1 -0.808542 0.064227 -1.318697 -1.456719 0.042602 -1.169074 1.163731 -4.695520 1.698990 4.077184 2.119131 -0.946863 2.765471 1.411343 0.676218 -0.897974 2.757468 3.774122 -0.456712 -0.897581
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1 2.151248 -0.472822 2.419498 -1.141253 -0.288821 -0.897580 3.181861 -5.312427 1.961561 0.867694 0.425852 -2.068862 -0.856712 1.935673 -0.140287 1.245387 0.114778 0.823053 -2.264649 0.529462
wb_dma_ch_sel/reg_pointer 3.556194 -3.618345 -0.597734 3.171031 -0.487640 1.425506 -2.035029 -0.067356 0.269514 -1.250613 1.736712 -0.318015 -1.841979 1.556653 -0.107266 0.189142 -3.784243 2.129259 1.333175 -0.318137
wb_dma_wb_if/input_wb_err_i 1.278647 -0.033835 0.853008 -0.054614 -0.304643 -2.371740 0.108130 -2.007707 2.191625 2.911043 0.001603 2.565197 -1.662686 0.699835 -0.745045 -1.126191 -2.476831 3.366466 -0.025844 0.220635
wb_dma_rf/input_de_csr 5.331248 -1.484444 -0.901669 1.426963 1.141407 1.040417 -1.873363 1.893880 0.379831 0.884859 0.358562 0.927235 -1.605500 0.655758 -0.349784 2.138433 -0.904942 1.253438 0.908798 0.111895
wb_dma_ch_rf/always_26/if_1/if_1/stmt_1 -0.735948 1.448429 0.818142 0.219270 -0.101094 -0.456099 0.255301 0.909854 -0.080514 -2.043609 -1.216050 1.560664 -1.723958 -1.157789 -1.657284 -0.765439 -3.223495 -0.741850 2.093296 -1.026802
wb_dma_ch_rf/always_5/if_1/block_1/if_1 0.609533 -0.295428 -2.874549 1.448811 0.007716 0.930054 -0.804480 3.649882 0.941281 -0.779284 1.688791 0.311884 0.378401 -1.274949 -1.650224 -0.898006 -0.575854 0.030781 2.568385 -1.159714
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.829129 0.609966 0.264771 1.505372 -0.290276 -0.349256 -0.750062 -0.339684 0.193471 -0.091987 -1.138461 3.103333 -2.917156 -0.116117 -1.565735 -0.473587 -3.369264 1.423454 1.739302 -0.514148
wb_dma_ch_sel/assign_165_req_p1/expr_1 -0.735948 1.448429 0.818142 0.219270 -0.101094 -0.456099 0.255301 0.909854 -0.080514 -2.043609 -1.216050 1.560664 -1.723958 -1.157789 -1.657284 -0.765439 -3.223495 -0.741850 2.093296 -1.026802
wb_dma_ch_rf/input_de_adr0_we -0.549631 -0.783433 -0.695200 -1.673345 -0.286843 -2.301645 0.396433 1.079330 1.108096 2.579072 1.187457 1.811582 0.998428 1.597591 0.776486 -0.385533 0.159148 1.349065 3.642450 0.149001
wb_dma_ch_sel/assign_161_req_p1 -0.735948 1.448429 0.818142 0.219270 -0.101094 -0.456099 0.255301 0.909854 -0.080514 -2.043609 -1.216050 1.560664 -1.723958 -1.157789 -1.657284 -0.765439 -3.223495 -0.741850 2.093296 -1.026802
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1 3.368415 -1.135633 3.802500 0.832148 -0.334615 -0.770941 3.719882 -2.079397 3.523190 0.182025 1.787916 -1.262734 -0.231568 3.004437 -1.464869 1.054216 -0.352449 0.839930 -0.240714 1.581969
wb_dma_ch_sel/assign_129_req_p0 0.018789 0.316471 -1.784096 -3.953699 0.301492 -2.112857 -0.437214 -2.979618 1.142390 2.759980 -0.473196 -3.335180 -1.131020 -3.290660 1.366823 -0.773228 -3.778139 -0.449167 -2.635318 -1.627182
wb_dma_de/wire_de_ack 5.439284 0.007089 0.130695 1.631775 -0.445547 0.062297 -1.589873 1.608954 -0.198042 3.007140 -0.061454 2.609544 0.007846 1.764376 0.150701 1.606520 1.989202 1.147551 2.774400 1.009016
wb_dma_ch_arb 1.715432 -3.494158 -0.061838 -0.012008 -0.737631 -1.658862 -0.551049 -4.459088 2.155057 2.483224 0.747870 -0.663094 -0.944875 -0.100187 -0.663477 -1.237865 -1.051329 4.464623 -4.908202 0.323314
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1 1.614403 -2.248004 -2.158356 1.993928 1.010533 -0.139819 -0.202508 0.704541 2.402264 1.142609 1.311259 3.397944 -0.561923 0.326737 -2.509408 0.474912 -0.385640 4.848544 1.301038 -1.285691
wb_dma_pri_enc_sub/always_3/if_1/cond -0.735948 1.448429 0.818142 0.219270 -0.101094 -0.456099 0.255301 0.909854 -0.080514 -2.043609 -1.216050 1.560664 -1.723958 -1.157789 -1.657284 -0.765439 -3.223495 -0.741850 2.093296 -1.026802
wb_dma_ch_rf/assign_27_ptr_inv/expr_1/expr_1/expr_1 2.804383 -2.348019 -2.504063 0.841277 -0.909889 0.588391 -0.646495 -1.728372 1.137040 -1.256511 1.156850 -1.392872 -1.767147 -1.423085 -2.021570 -0.398244 -2.919361 2.007888 0.226020 -2.531836
wb_dma/wire_de_txsz_we 3.063023 1.626494 -2.021827 -1.244181 -1.119281 -0.193337 -2.095764 -0.093456 -1.426273 2.459733 -1.456419 -0.850487 -1.963356 -2.305955 2.906610 1.549976 -2.095531 -2.823031 0.535859 -0.914857
wb_dma_ch_pri_enc/wire_pri16_out 1.829129 0.609966 0.264771 1.505372 -0.290276 -0.349256 -0.750062 -0.339684 0.193471 -0.091987 -1.138461 3.103333 -2.917156 -0.116117 -1.565735 -0.473587 -3.369264 1.423454 1.739302 -0.514148
wb_dma_ch_pri_enc 1.829129 0.609966 0.264771 1.505372 -0.290276 -0.349256 -0.750062 -0.339684 0.193471 -0.091987 -1.138461 3.103333 -2.917156 -0.116117 -1.565735 -0.473587 -3.369264 1.423454 1.739302 -0.514148
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1/expr_1 2.565137 -1.059662 -2.560466 -0.850248 -0.322728 -0.692029 -1.004700 -1.332268 0.589722 0.571591 0.207133 0.566087 -2.334166 -0.799707 -0.959109 -0.115895 -3.401938 2.073211 2.045974 -2.271372
wb_dma_ch_rf/always_11/if_1/if_1/cond -0.616885 0.563679 -0.066160 -2.705688 -0.708701 -2.646180 0.663550 -2.924670 1.670400 0.167031 -0.717684 -0.461938 -2.656328 -2.020085 -1.217729 -2.109325 -5.017518 1.071185 -0.737699 -1.720250
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.545793 -0.232717 -1.569561 -3.094207 -1.601900 -3.079536 1.041298 -1.470524 2.255748 3.789202 1.486242 -2.275481 1.042762 -1.143422 0.812373 -2.263488 -0.902407 -0.084063 0.089454 -0.266060
wb_dma_ch_pri_enc/wire_pri7_out 1.829129 0.609966 0.264771 1.505372 -0.290276 -0.349256 -0.750062 -0.339684 0.193471 -0.091987 -1.138461 3.103333 -2.917156 -0.116117 -1.565735 -0.473587 -3.369264 1.423454 1.739302 -0.514148
wb_dma_ch_sel/always_6/stmt_1/expr_1 5.134405 2.393396 -1.013522 1.085443 -0.735240 -0.419007 -0.537858 1.216747 0.294495 4.442414 -0.565150 2.605387 0.071623 0.132183 -0.590823 0.943838 2.587498 0.153723 2.850545 0.446813
wb_dma_wb_if/wire_mast_err 1.278647 -0.033835 0.853008 -0.054614 -0.304643 -2.371740 0.108130 -2.007707 2.191625 2.911043 0.001603 2.565197 -1.662686 0.699835 -0.745045 -1.126191 -2.476831 3.366466 -0.025844 0.220635
wb_dma_ch_rf/always_17/if_1/block_1/if_1/cond 4.205489 1.197294 -2.893813 1.208990 -1.042918 2.421082 -1.554061 -3.741354 -1.452392 0.821206 -0.541344 -1.108144 -1.592744 -1.331915 1.211477 2.149785 0.383432 -0.061637 -0.201814 -2.543426
wb_dma_wb_if/input_wb_cyc_i 2.423767 -0.988690 0.567936 -3.979453 -2.855928 -3.988045 0.437895 2.097182 2.968131 3.405652 -0.494510 -0.873291 -0.966175 -4.099763 -1.361318 -0.755072 1.490162 -4.823860 -1.527642 1.566285
wb_dma_ch_sel/assign_97_valid -1.288963 4.321206 -0.702738 -3.744881 2.536363 -1.156940 -0.161953 -3.729134 0.408218 5.777091 1.179678 -0.928997 2.555871 1.743772 3.113586 -0.296181 1.249200 2.868417 0.592980 -1.066918
wb_dma/wire_mast0_drdy 1.157693 3.350584 -1.992376 -2.451786 3.854052 2.377971 1.276099 -0.167642 1.518606 1.006485 2.252667 2.600915 -4.148785 2.884206 -0.492969 1.665467 0.082410 0.029513 0.328064 0.843778
wb_dma_ch_pri_enc/wire_pri8_out 1.829129 0.609966 0.264771 1.505372 -0.290276 -0.349256 -0.750062 -0.339684 0.193471 -0.091987 -1.138461 3.103333 -2.917156 -0.116117 -1.565735 -0.473587 -3.369264 1.423454 1.739302 -0.514148
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.829129 0.609966 0.264771 1.505372 -0.290276 -0.349256 -0.750062 -0.339684 0.193471 -0.091987 -1.138461 3.103333 -2.917156 -0.116117 -1.565735 -0.473587 -3.369264 1.423454 1.739302 -0.514148
wb_dma_wb_if/wire_pt_sel_o 2.566385 1.987020 2.618520 -1.120242 2.262397 -1.695901 1.167244 1.943105 3.363725 1.094476 -0.605771 -1.958899 -0.960962 -4.366496 -3.835768 0.957618 -2.809538 -3.585469 -1.006069 -1.042133
wb_dma_de/assign_77_read_hold/expr_1/expr_1 -0.735948 1.448429 0.818142 0.219270 -0.101094 -0.456099 0.255301 0.909854 -0.080514 -2.043609 -1.216050 1.560664 -1.723958 -1.157789 -1.657284 -0.765439 -3.223495 -0.741850 2.093296 -1.026802
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.614403 -2.248004 -2.158356 1.993928 1.010533 -0.139819 -0.202508 0.704541 2.402264 1.142609 1.311259 3.397944 -0.561923 0.326737 -2.509408 0.474912 -0.385640 4.848544 1.301038 -1.285691
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.829129 0.609966 0.264771 1.505372 -0.290276 -0.349256 -0.750062 -0.339684 0.193471 -0.091987 -1.138461 3.103333 -2.917156 -0.116117 -1.565735 -0.473587 -3.369264 1.423454 1.739302 -0.514148
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1 0.820627 0.070521 -2.884636 1.336312 -3.213654 0.428008 0.356482 -2.233923 0.490937 0.688237 1.856816 -2.355786 0.558003 -1.330402 -1.543144 -3.434835 -0.869445 -0.635885 1.811993 -1.160292
wb_dma_ch_pri_enc/wire_pri22_out 1.829129 0.609966 0.264771 1.505372 -0.290276 -0.349256 -0.750062 -0.339684 0.193471 -0.091987 -1.138461 3.103333 -2.917156 -0.116117 -1.565735 -0.473587 -3.369264 1.423454 1.739302 -0.514148
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.614403 -2.248004 -2.158356 1.993928 1.010533 -0.139819 -0.202508 0.704541 2.402264 1.142609 1.311259 3.397944 -0.561923 0.326737 -2.509408 0.474912 -0.385640 4.848544 1.301038 -1.285691
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.859772 -0.734675 -0.611813 -4.655763 0.548267 -3.990202 0.628426 -1.413106 1.946364 3.057364 0.815143 0.566581 0.448260 0.518330 1.891823 0.095673 -2.027617 2.585845 1.907473 -1.614507
wb_dma_ch_sel/assign_143_req_p0/expr_1 0.516846 0.464357 -1.567291 -2.473415 -0.723711 -2.057889 -0.559528 -3.593974 0.228489 4.651435 0.309872 0.363670 -0.150895 0.829231 2.194840 -0.751692 -0.518943 1.933168 0.575369 -0.270977
wb_dma_ch_sel/assign_135_req_p0 0.516846 0.464357 -1.567291 -2.473415 -0.723711 -2.057889 -0.559528 -3.593974 0.228489 4.651435 0.309872 0.363670 -0.150895 0.829231 2.194840 -0.751692 -0.518943 1.933168 0.575369 -0.270977
wb_dma_ch_sel/wire_gnt_p0_d 4.279074 -4.600136 -0.619663 0.485037 -1.173804 -1.543097 -0.828631 -2.018422 2.550698 2.168963 1.571778 -2.448863 0.800597 -0.920459 -1.479968 -0.307111 -0.017691 3.993033 -3.555073 -0.583195
wb_dma_de/assign_20_adr0_cnt_next -1.251453 0.774861 0.100490 -3.454874 2.228411 -1.384080 0.709618 2.123267 1.666856 0.328618 1.639229 -1.270209 1.092872 -0.067937 1.703654 1.948342 -2.525236 -0.515089 2.636428 -1.698219
wb_dma_wb_if/inst_check_wb_dma_wb_if 0.427276 -0.810538 -0.393780 0.046692 1.416211 0.295771 0.701373 1.775629 1.034400 -1.755918 0.198938 -0.618822 -0.824155 -2.079278 -2.724726 1.111834 -1.924289 -2.334799 2.462238 -1.757147
wb_dma_ch_sel/assign_153_req_p0 0.516846 0.464357 -1.567291 -2.473415 -0.723711 -2.057889 -0.559528 -3.593974 0.228489 4.651435 0.309872 0.363670 -0.150895 0.829231 2.194840 -0.751692 -0.518943 1.933168 0.575369 -0.270977
wb_dma_de/assign_82_rd_ack/expr_1 2.597267 1.538051 0.002339 -0.424216 0.187478 -0.232808 -1.423940 -2.446797 -0.857737 0.805363 -2.177544 1.207885 -3.475525 -0.942206 0.181307 0.574284 -3.285478 0.597045 -0.757745 -0.839762
wb_dma_ch_rf/assign_20_ch_done_we/expr_1 2.649043 0.828212 0.242505 -1.376470 0.370488 -1.521447 -1.060879 -3.233837 0.336006 2.948360 -1.490262 1.549852 -2.883568 0.003519 0.831399 0.626597 -2.516763 2.182273 -1.488873 -0.249697
wb_dma_de/reg_de_csr_we 5.268746 -1.596692 -0.254433 -0.426486 2.051795 -0.399740 -2.480132 2.293975 1.694535 2.737015 0.407608 -1.756389 -2.224475 -0.831116 2.524956 2.960008 -3.926304 0.156025 -2.785188 0.500746
wb_dma/wire_wb0_ack_o 0.415342 0.359061 -1.968399 0.111462 -2.162894 -0.218648 0.125789 2.282645 -0.509313 -1.032138 -0.404416 0.247355 -1.779534 -0.877357 -0.109381 -1.638959 -2.237434 -2.428632 2.913659 0.337804
wb_dma_ch_sel/always_9/stmt_1/expr_1 3.673828 -0.733666 -1.620746 1.054485 -0.157968 -0.541005 -1.215354 -0.100730 1.030010 2.180232 0.332399 2.050522 -1.858123 0.141179 -0.708251 0.288392 -2.323174 2.394606 2.083399 -0.822440
wb_dma_ch_pri_enc/wire_pri23_out 1.829129 0.609966 0.264771 1.505372 -0.290276 -0.349256 -0.750062 -0.339684 0.193471 -0.091987 -1.138461 3.103333 -2.917156 -0.116117 -1.565735 -0.473587 -3.369264 1.423454 1.739302 -0.514148
wb_dma_ch_sel/assign_103_valid 1.041904 -0.086167 -1.053226 -2.564340 0.579889 -1.663107 -1.083328 -2.863317 -0.113791 3.242915 -0.210667 1.229294 -0.738767 1.055444 2.271089 1.262213 -1.118284 2.712760 1.120386 -1.269591
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2 -0.626634 0.212397 -1.931533 -3.361792 0.794324 -0.879326 -1.262330 0.101503 -2.502132 1.802204 -0.445005 2.372516 1.048753 2.123592 2.103326 1.343664 2.042109 1.142833 4.781635 -0.881549
wb_dma_rf/wire_ch1_txsz 3.199330 3.110324 1.756619 1.789297 0.032689 -0.330569 -0.350711 3.488539 0.481562 0.174436 -1.650064 2.029724 -1.174347 -1.797534 -1.651322 0.678600 -2.003901 -1.484794 1.726280 -0.130558
wb_dma_de/always_23/block_1/stmt_13 4.509401 2.630448 1.301568 -1.831708 -1.056156 -1.378375 -1.426476 0.704923 -1.785122 1.851564 -1.239277 1.801457 2.522587 0.005874 -0.636339 2.379107 4.370702 1.255805 3.907986 -2.239352
wb_dma_de/always_23/block_1/stmt_14 -2.780840 -1.900214 -1.594654 -2.010485 2.959798 1.345707 -0.503303 -3.571975 -0.300570 -2.831701 1.159228 -1.165046 -1.216318 1.080850 3.726169 4.471147 -3.201044 2.824440 -0.992633 -4.223499
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1 1.892315 0.363728 -0.517164 0.237176 -0.470474 0.365567 -0.867978 -3.758219 -0.190984 -0.490395 -1.283161 -0.195842 -2.958472 -1.621554 -0.582929 0.149043 -2.997113 1.191028 -2.075498 -1.732052
wb_dma_ch_rf/assign_25_ch_adr0_dewe -0.549631 -0.783433 -0.695200 -1.673345 -0.286843 -2.301645 0.396433 1.079330 1.108096 2.579072 1.187457 1.811582 0.998428 1.597591 0.776486 -0.385533 0.159148 1.349065 3.642450 0.149001
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_2 -0.334832 0.691632 -2.812232 -1.091502 -1.969014 -0.979448 0.574386 -0.277248 0.458948 2.024293 1.336068 -1.722816 1.143397 -1.121983 -0.347762 -2.748295 -0.359116 -1.372689 2.676239 -0.565557
wb_dma_de/always_4/if_1/if_1/stmt_1/expr_1 1.908952 0.517084 -2.121042 -1.694276 0.245786 -0.617371 -1.886133 -3.399378 -0.975491 2.333888 -0.909917 0.765527 -2.145196 -0.311179 1.951406 1.124156 -2.919402 1.845819 1.169075 -2.203805
wb_dma_ch_rf/input_ch_sel 3.296618 -3.682972 2.259922 -2.491154 -4.179369 -0.329808 -3.683403 1.333910 -0.924708 -1.815966 0.997982 3.496680 -2.089535 2.467974 3.979701 3.691890 1.073100 0.681990 1.757238 -0.209456
wb_dma_ch_sel/always_45/case_1/stmt_2 0.969862 -1.417477 -1.349278 0.893887 -1.200452 0.350876 0.235647 -0.205008 1.076059 -1.846483 1.185340 -1.898524 -0.384536 -1.626966 -1.658410 -0.752043 -2.323668 0.057508 0.904815 -1.986271
wb_dma_wb_if/wire_wb_addr_o 0.266761 -0.702158 -2.161602 -2.420325 -0.879383 -1.922595 1.211753 0.747286 2.206681 1.882277 1.919922 -3.694866 1.704991 -2.045350 -0.689858 -1.742241 -0.977940 -1.329646 1.228385 -0.934159
wb_dma_ch_rf/wire_ch_txsz_we 4.205489 1.197294 -2.893813 1.208990 -1.042918 2.421082 -1.554061 -3.741354 -1.452392 0.821206 -0.541344 -1.108144 -1.592744 -1.331915 1.211477 2.149785 0.383432 -0.061637 -0.201814 -2.543426
wb_dma_de/assign_70_de_adr1/expr_1 0.969862 -1.417477 -1.349278 0.893887 -1.200452 0.350876 0.235647 -0.205008 1.076059 -1.846483 1.185340 -1.898524 -0.384536 -1.626966 -1.658410 -0.752043 -2.323668 0.057508 0.904815 -1.986271
wb_dma_ch_sel/assign_116_valid 1.041904 -0.086167 -1.053226 -2.564340 0.579889 -1.663107 -1.083328 -2.863317 -0.113791 3.242915 -0.210667 1.229294 -0.738767 1.055444 2.271089 1.262213 -1.118284 2.712760 1.120386 -1.269591
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2 2.499244 2.184747 -1.035995 1.705211 -0.599901 -0.026650 -0.422169 0.135511 -0.010430 3.816094 0.309361 3.775001 0.796917 1.827051 -0.391706 -0.204626 2.596842 1.905514 4.276234 0.266014
wb_dma_ch_rf/always_22/if_1/if_1/cond -1.251453 0.774861 0.100490 -3.454874 2.228411 -1.384080 0.709618 2.123267 1.666856 0.328618 1.639229 -1.270209 1.092872 -0.067937 1.703654 1.948342 -2.525236 -0.515089 2.636428 -1.698219
wb_dma_wb_mast/wire_wb_addr_o 0.266761 -0.702158 -2.161602 -2.420325 -0.879383 -1.922595 1.211753 0.747286 2.206681 1.882277 1.919922 -3.694866 1.704991 -2.045350 -0.689858 -1.742241 -0.977940 -1.329646 1.228385 -0.934159
wb_dma_ch_rf/reg_ch_csr_r2 -0.616885 0.563679 -0.066160 -2.705688 -0.708701 -2.646180 0.663550 -2.924670 1.670400 0.167031 -0.717684 -0.461938 -2.656328 -2.020085 -1.217729 -2.109325 -5.017518 1.071185 -0.737699 -1.720250
wb_dma_ch_rf/assign_17_ch_am1_we/expr_1/expr_1 -0.566246 1.445430 0.044446 -0.773346 -0.461762 -1.079505 -0.552769 0.285601 -1.369274 -1.119577 -1.314290 0.075404 2.774766 -2.115813 -3.328398 -1.516569 1.130792 1.630408 2.777752 -3.250810
wb_dma_ch_sel/assign_11_pri3 2.565137 -1.059662 -2.560466 -0.850248 -0.322728 -0.692029 -1.004700 -1.332268 0.589722 0.571591 0.207133 0.566087 -2.334166 -0.799707 -0.959109 -0.115895 -3.401938 2.073211 2.045974 -2.271372
wb_dma_de 0.250135 -0.200920 2.533656 -1.468536 -0.474386 -1.074815 0.599664 -5.345036 0.380518 1.627908 0.050230 0.004560 -1.266131 2.668727 2.013869 0.536074 -0.078278 2.053710 -3.092072 1.085371
wb_dma_wb_slv/wire_wb_data_o -2.586788 -0.303568 -0.264349 -1.582376 -2.773482 -1.402674 2.516443 2.465294 2.632472 -2.556312 2.818574 -1.495559 1.811935 -2.062283 -0.873903 -0.976603 -1.457550 -2.380778 4.154737 -2.909059
wb_dma_inc30r/always_1/stmt_1 0.604180 0.687110 -0.087650 1.413367 0.589653 -0.099515 1.201798 -0.550241 1.567357 -0.271028 -0.328760 -3.776953 4.825474 -4.245545 -1.540339 1.347509 0.670135 0.529803 3.182898 -5.191037
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.735948 1.448429 0.818142 0.219270 -0.101094 -0.456099 0.255301 0.909854 -0.080514 -2.043609 -1.216050 1.560664 -1.723958 -1.157789 -1.657284 -0.765439 -3.223495 -0.741850 2.093296 -1.026802
wb_dma_ch_sel/assign_127_req_p0 1.182589 -0.517590 -2.274665 -3.052129 -0.485796 -2.340302 -0.362892 -3.251469 1.541524 2.214047 0.349562 -1.203636 -1.740659 -1.644918 0.263318 -0.781457 -4.053058 2.058707 0.184448 -2.563355
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1 1.829129 0.609966 0.264771 1.505372 -0.290276 -0.349256 -0.750062 -0.339684 0.193471 -0.091987 -1.138461 3.103333 -2.917156 -0.116117 -1.565735 -0.473587 -3.369264 1.423454 1.739302 -0.514148
wb_dma_ch_sel/assign_94_valid 1.138101 3.884754 1.526319 -1.451369 -0.099056 -0.974322 0.510969 -5.341857 -1.873778 2.231392 -2.721344 1.325137 -0.698214 0.836995 -0.072505 -0.172026 0.664262 0.523921 0.814263 -0.350635
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1 2.852615 2.912751 -0.795460 2.127049 -1.313681 1.838710 -0.624882 -3.717412 -0.722119 0.188968 -1.450121 0.388278 -2.864117 -1.689863 -0.251174 0.354820 -1.405694 -0.566492 -0.932050 -1.441483
wb_dma_ch_pri_enc/wire_pri12_out 1.829129 0.609966 0.264771 1.505372 -0.290276 -0.349256 -0.750062 -0.339684 0.193471 -0.091987 -1.138461 3.103333 -2.917156 -0.116117 -1.565735 -0.473587 -3.369264 1.423454 1.739302 -0.514148
wb_dma_ch_rf/always_20/if_1/block_1 -2.490213 -2.499140 -0.159417 -1.646538 1.922518 -1.816136 0.822908 1.740436 2.019222 0.969621 2.223560 1.597558 2.453961 2.206021 1.191423 1.709231 0.441488 3.331671 2.815171 -0.972033
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.614403 -2.248004 -2.158356 1.993928 1.010533 -0.139819 -0.202508 0.704541 2.402264 1.142609 1.311259 3.397944 -0.561923 0.326737 -2.509408 0.474912 -0.385640 4.848544 1.301038 -1.285691
wb_dma_de/always_23/block_1/case_1/block_5/stmt_1 1.921007 0.613251 0.001994 -0.212123 -0.484521 -1.882567 -0.488764 -2.817284 1.558847 1.925123 -0.825059 1.614872 -3.140484 -0.967167 -0.932444 -1.138979 -4.688251 2.483706 -0.291574 -1.063048
wb_dma_de/always_23/block_1/case_1/block_5/stmt_2 -0.853870 1.293716 -1.464820 -2.310668 0.695921 0.260197 -1.101788 -0.322381 -2.440204 -0.969811 -1.291976 0.146847 -0.389393 -0.678472 1.383307 1.323644 -0.995532 -0.937478 2.747982 -2.260058
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2/expr_1/expr_1 3.177016 -2.502006 -0.539423 1.994604 0.800206 0.658502 -1.843214 2.058501 0.054338 0.363091 0.868823 2.318225 -1.463591 2.316839 0.053256 1.061150 -1.654621 2.155008 2.486962 0.717264
wb_dma_wb_if/input_slv_din -2.586788 -0.303568 -0.264349 -1.582376 -2.773482 -1.402674 2.516443 2.465294 2.632472 -2.556312 2.818574 -1.495559 1.811935 -2.062283 -0.873903 -0.976603 -1.457550 -2.380778 4.154737 -2.909059
wb_dma_ch_sel/assign_94_valid/expr_1 1.138101 3.884754 1.526319 -1.451369 -0.099056 -0.974322 0.510969 -5.341857 -1.873778 2.231392 -2.721344 1.325137 -0.698214 0.836995 -0.072505 -0.172026 0.664262 0.523921 0.814263 -0.350635
wb_dma_ch_rf/always_17/if_1/block_1/if_1/stmt_1 0.007508 3.059189 -0.106121 -0.484457 -0.381483 -1.358217 -1.793868 0.536242 -0.807836 3.784486 -1.288674 1.484035 -0.365459 -1.295441 3.934975 1.066372 -2.756540 -1.504686 1.839660 -0.549866
wb_dma_de/always_21 5.653702 0.084491 -1.593435 -0.183963 0.067268 -1.469772 -0.290934 2.462398 2.097884 4.894333 0.233110 1.491743 -0.943648 -0.456908 -0.549653 1.352774 0.851071 0.289347 0.764258 1.047106
wb_dma_de/always_22 1.048672 2.177850 3.838387 -2.066299 -0.473762 -0.562429 0.011253 -6.949858 -0.831214 0.870180 -1.090545 -0.765465 -2.498942 2.116730 2.477678 0.790180 -1.483080 0.649142 -3.724239 0.477997
wb_dma_de/always_23 1.048672 2.177850 3.838387 -2.066299 -0.473762 -0.562429 0.011253 -6.949858 -0.831214 0.870180 -1.090545 -0.765465 -2.498942 2.116730 2.477678 0.790180 -1.483080 0.649142 -3.724239 0.477997
wb_dma_ch_pri_enc/wire_pri1_out 1.829129 0.609966 0.264771 1.505372 -0.290276 -0.349256 -0.750062 -0.339684 0.193471 -0.091987 -1.138461 3.103333 -2.917156 -0.116117 -1.565735 -0.473587 -3.369264 1.423454 1.739302 -0.514148
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.735948 1.448429 0.818142 0.219270 -0.101094 -0.456099 0.255301 0.909854 -0.080514 -2.043609 -1.216050 1.560664 -1.723958 -1.157789 -1.657284 -0.765439 -3.223495 -0.741850 2.093296 -1.026802
wb_dma_de/assign_78_mast0_go -0.735948 1.448429 0.818142 0.219270 -0.101094 -0.456099 0.255301 0.909854 -0.080514 -2.043609 -1.216050 1.560664 -1.723958 -1.157789 -1.657284 -0.765439 -3.223495 -0.741850 2.093296 -1.026802
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/cond -0.334832 0.691632 -2.812232 -1.091502 -1.969014 -0.979448 0.574386 -0.277248 0.458948 2.024293 1.336068 -1.722816 1.143397 -1.121983 -0.347762 -2.748295 -0.359116 -1.372689 2.676239 -0.565557
wb_dma_de/wire_dma_done 2.876940 1.767645 1.626966 -0.693315 1.721118 -0.341517 -1.649042 -2.106717 -1.404688 1.369048 -2.289841 2.664767 -1.182496 1.123347 -0.672547 1.228596 0.604502 3.309165 -0.648910 -0.342071
wb_dma_ch_sel/assign_150_req_p0/expr_1 0.516846 0.464357 -1.567291 -2.473415 -0.723711 -2.057889 -0.559528 -3.593974 0.228489 4.651435 0.309872 0.363670 -0.150895 0.829231 2.194840 -0.751692 -0.518943 1.933168 0.575369 -0.270977
wb_dma_rf/input_wb_rf_adr -3.369535 2.406950 5.920163 1.829122 -3.054884 -3.450721 -0.301544 1.202557 1.092193 3.312922 -1.185063 3.613430 3.113407 -1.824182 3.571984 1.311339 -0.839940 -2.004563 1.441846 -0.171958
wb_dma_wb_if 0.272382 -0.693498 2.329543 2.790456 -3.010716 -1.251050 1.297829 -0.453260 2.839565 1.164312 1.515006 0.510389 -0.021388 0.370501 -1.297352 -2.296693 0.571424 0.782055 -2.760919 1.924742
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2/cond 5.268746 -1.596692 -0.254433 -0.426486 2.051795 -0.399740 -2.480132 2.293975 1.694535 2.737015 0.407608 -1.756389 -2.224475 -0.831116 2.524956 2.960008 -3.926304 0.156025 -2.785188 0.500746
wb_dma_ch_pri_enc/wire_pri25_out 1.829129 0.609966 0.264771 1.505372 -0.290276 -0.349256 -0.750062 -0.339684 0.193471 -0.091987 -1.138461 3.103333 -2.917156 -0.116117 -1.565735 -0.473587 -3.369264 1.423454 1.739302 -0.514148
wb_dma_wb_mast/reg_mast_cyc -0.735948 1.448429 0.818142 0.219270 -0.101094 -0.456099 0.255301 0.909854 -0.080514 -2.043609 -1.216050 1.560664 -1.723958 -1.157789 -1.657284 -0.765439 -3.223495 -0.741850 2.093296 -1.026802
wb_dma_ch_rf/input_wb_rf_we 1.148683 0.457228 0.623698 1.702229 -2.530124 -0.587546 0.233778 -2.992589 2.813321 1.540789 1.713253 -1.494921 1.491053 -1.603810 -1.280219 -1.822342 1.518448 3.679912 -5.408901 -1.146311
wb_dma_ch_rf/always_20/if_1/block_1/if_1/cond -2.490213 -2.499140 -0.159417 -1.646538 1.922518 -1.816136 0.822908 1.740436 2.019222 0.969621 2.223560 1.597558 2.453961 2.206021 1.191423 1.709231 0.441488 3.331671 2.815171 -0.972033
wb_dma_ch_rf/always_20 -2.490213 -2.499140 -0.159417 -1.646538 1.922518 -1.816136 0.822908 1.740436 2.019222 0.969621 2.223560 1.597558 2.453961 2.206021 1.191423 1.709231 0.441488 3.331671 2.815171 -0.972033
wb_dma_de/always_6/if_1 2.852615 2.912751 -0.795460 2.127049 -1.313681 1.838710 -0.624882 -3.717412 -0.722119 0.188968 -1.450121 0.388278 -2.864117 -1.689863 -0.251174 0.354820 -1.405694 -0.566492 -0.932050 -1.441483
wb_dma_wb_slv/always_4/stmt_1 -0.287701 2.752380 1.959377 1.591795 -1.571749 -2.421187 0.990245 1.812542 3.219311 7.468855 2.380013 1.493998 2.518021 0.886866 3.957879 -0.274971 0.594496 -2.853516 2.412008 2.708658
wb_dma_de/assign_3_ptr_valid 3.556194 -3.618345 -0.597734 3.171031 -0.487640 1.425506 -2.035029 -0.067356 0.269514 -1.250613 1.736712 -0.318015 -1.841979 1.556653 -0.107266 0.189142 -3.784243 2.129259 1.333175 -0.318137
wb_dma_wb_mast/input_pt_sel 3.904211 3.201807 3.469734 -0.873897 -0.058067 -2.335660 0.889440 3.412589 2.833027 0.359809 -0.762028 -2.690033 0.579160 -3.514861 -1.595187 0.109194 -3.870704 -1.424421 -0.938248 -0.906115
wb_dma_ch_pri_enc/wire_pri15_out 1.829129 0.609966 0.264771 1.505372 -0.290276 -0.349256 -0.750062 -0.339684 0.193471 -0.091987 -1.138461 3.103333 -2.917156 -0.116117 -1.565735 -0.473587 -3.369264 1.423454 1.739302 -0.514148
wb_dma_wb_slv/input_wb_we_i -1.750568 4.702745 1.653164 -4.348009 2.950877 -2.598498 0.304489 3.476032 1.298416 3.269292 0.712307 -0.208230 0.150897 1.098126 0.593215 -2.559263 -4.243076 -0.700042 0.626469 2.902591
wb_dma_de/reg_tsz_cnt_is_0_r 2.843040 0.582344 -2.525053 -3.340808 0.587788 0.209410 -1.576714 -2.113956 -1.559176 0.501804 -1.250903 -2.473723 -2.069993 -1.841460 1.525034 1.811278 -1.735296 -0.907643 -0.673387 -2.232351
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/stmt_1 -1.761145 4.078809 2.869647 0.624846 2.888056 0.803959 -0.654390 -2.126067 -0.093213 -2.458373 -1.421234 -0.227662 -0.730542 -1.960553 1.431329 3.554064 -4.604602 1.708915 -2.317909 -4.638995
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1 1.829129 0.609966 0.264771 1.505372 -0.290276 -0.349256 -0.750062 -0.339684 0.193471 -0.091987 -1.138461 3.103333 -2.917156 -0.116117 -1.565735 -0.473587 -3.369264 1.423454 1.739302 -0.514148
wb_dma/wire_mast1_drdy -1.678696 1.455113 1.653677 -0.508528 0.773858 -1.672156 0.991737 -0.128790 1.266378 -0.079098 -0.921895 1.133370 -0.892751 -0.741502 -1.121259 -1.221371 -2.688548 0.533500 -0.157145 -0.153988
wb_dma_ch_rf/wire_ch_csr_we 0.920741 -0.867475 1.964797 -0.798674 -1.542829 -2.100997 1.208721 -3.214046 3.913494 3.068994 1.747063 -2.146648 0.760230 -1.051956 1.014507 -0.046290 0.127617 2.064831 -5.593096 -0.032912
wb_dma_ch_pri_enc/inst_u9 1.829129 0.609966 0.264771 1.505372 -0.290276 -0.349256 -0.750062 -0.339684 0.193471 -0.091987 -1.138461 3.103333 -2.917156 -0.116117 -1.565735 -0.473587 -3.369264 1.423454 1.739302 -0.514148
wb_dma_ch_rf/assign_8_ch_csr -0.545424 -0.697840 2.116169 -3.136100 0.017562 -1.283856 1.194052 -4.399434 1.253852 1.033036 0.912545 -1.770527 0.450611 1.629815 2.236597 0.920342 0.731600 1.759190 -3.525629 0.266907
wb_dma_ch_rf/wire_this_ptr_set 3.177016 -2.502006 -0.539423 1.994604 0.800206 0.658502 -1.843214 2.058501 0.054338 0.363091 0.868823 2.318225 -1.463591 2.316839 0.053256 1.061150 -1.654621 2.155008 2.486962 0.717264
wb_dma_ch_pri_enc/inst_u5 1.829129 0.609966 0.264771 1.505372 -0.290276 -0.349256 -0.750062 -0.339684 0.193471 -0.091987 -1.138461 3.103333 -2.917156 -0.116117 -1.565735 -0.473587 -3.369264 1.423454 1.739302 -0.514148
wb_dma_ch_pri_enc/inst_u4 1.829129 0.609966 0.264771 1.505372 -0.290276 -0.349256 -0.750062 -0.339684 0.193471 -0.091987 -1.138461 3.103333 -2.917156 -0.116117 -1.565735 -0.473587 -3.369264 1.423454 1.739302 -0.514148
wb_dma_ch_pri_enc/inst_u7 1.829129 0.609966 0.264771 1.505372 -0.290276 -0.349256 -0.750062 -0.339684 0.193471 -0.091987 -1.138461 3.103333 -2.917156 -0.116117 -1.565735 -0.473587 -3.369264 1.423454 1.739302 -0.514148
wb_dma_ch_pri_enc/inst_u6 1.829129 0.609966 0.264771 1.505372 -0.290276 -0.349256 -0.750062 -0.339684 0.193471 -0.091987 -1.138461 3.103333 -2.917156 -0.116117 -1.565735 -0.473587 -3.369264 1.423454 1.739302 -0.514148
wb_dma_ch_pri_enc/inst_u1 1.829129 0.609966 0.264771 1.505372 -0.290276 -0.349256 -0.750062 -0.339684 0.193471 -0.091987 -1.138461 3.103333 -2.917156 -0.116117 -1.565735 -0.473587 -3.369264 1.423454 1.739302 -0.514148
wb_dma_ch_pri_enc/inst_u0 1.829129 0.609966 0.264771 1.505372 -0.290276 -0.349256 -0.750062 -0.339684 0.193471 -0.091987 -1.138461 3.103333 -2.917156 -0.116117 -1.565735 -0.473587 -3.369264 1.423454 1.739302 -0.514148
wb_dma_ch_pri_enc/inst_u3 1.829129 0.609966 0.264771 1.505372 -0.290276 -0.349256 -0.750062 -0.339684 0.193471 -0.091987 -1.138461 3.103333 -2.917156 -0.116117 -1.565735 -0.473587 -3.369264 1.423454 1.739302 -0.514148
wb_dma_ch_pri_enc/inst_u2 1.829129 0.609966 0.264771 1.505372 -0.290276 -0.349256 -0.750062 -0.339684 0.193471 -0.091987 -1.138461 3.103333 -2.917156 -0.116117 -1.565735 -0.473587 -3.369264 1.423454 1.739302 -0.514148
wb_dma/wire_de_start 1.138101 3.884754 1.526319 -1.451369 -0.099056 -0.974322 0.510969 -5.341857 -1.873778 2.231392 -2.721344 1.325137 -0.698214 0.836995 -0.072505 -0.172026 0.664262 0.523921 0.814263 -0.350635
wb_dma_ch_sel/assign_130_req_p0/expr_1 0.018789 0.316471 -1.784096 -3.953699 0.301492 -2.112857 -0.437214 -2.979618 1.142390 2.759980 -0.473196 -3.335180 -1.131020 -3.290660 1.366823 -0.773228 -3.778139 -0.449167 -2.635318 -1.627182
wb_dma_rf/wire_ch_stop 1.278647 -0.033835 0.853008 -0.054614 -0.304643 -2.371740 0.108130 -2.007707 2.191625 2.911043 0.001603 2.565197 -1.662686 0.699835 -0.745045 -1.126191 -2.476831 3.366466 -0.025844 0.220635
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1/expr_1/expr_1 2.565137 -1.059662 -2.560466 -0.850248 -0.322728 -0.692029 -1.004700 -1.332268 0.589722 0.571591 0.207133 0.566087 -2.334166 -0.799707 -0.959109 -0.115895 -3.401938 2.073211 2.045974 -2.271372
wb_dma_ch_rf/input_de_adr0 -2.900293 -1.633736 -1.851360 -2.961781 2.968567 -0.312875 1.091810 0.488895 0.200817 -0.778688 1.360627 2.735362 -0.148784 3.829459 0.754788 1.831598 0.654620 3.213293 2.932721 -0.707399
wb_dma_ch_rf/input_de_adr1 0.969862 -1.417477 -1.349278 0.893887 -1.200452 0.350876 0.235647 -0.205008 1.076059 -1.846483 1.185340 -1.898524 -0.384536 -1.626966 -1.658410 -0.752043 -2.323668 0.057508 0.904815 -1.986271
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.735948 1.448429 0.818142 0.219270 -0.101094 -0.456099 0.255301 0.909854 -0.080514 -2.043609 -1.216050 1.560664 -1.723958 -1.157789 -1.657284 -0.765439 -3.223495 -0.741850 2.093296 -1.026802
wb_dma_wb_if/input_wbs_data_i 4.689405 -2.505370 0.727106 0.798761 0.241451 -1.602541 -1.701280 4.927457 1.383721 3.536956 0.756133 1.096912 -1.262501 1.186429 1.732376 1.954358 -1.444914 -0.143743 -0.459118 2.796171
wb_dma_de/reg_tsz_dec 1.956953 1.771209 -2.078582 -4.324799 0.283742 -0.241167 -1.159972 -1.571239 -2.052286 0.075478 -1.789799 -2.826674 -1.325112 -2.516408 1.697862 1.892085 -1.053253 -2.255074 0.070999 -2.716083
wb_dma_ch_sel/input_ch0_am0 -1.251453 0.774861 0.100490 -3.454874 2.228411 -1.384080 0.709618 2.123267 1.666856 0.328618 1.639229 -1.270209 1.092872 -0.067937 1.703654 1.948342 -2.525236 -0.515089 2.636428 -1.698219
wb_dma_ch_sel/input_ch0_am1 1.404678 1.258332 0.137362 -1.814862 0.794122 -0.768627 0.466258 -0.586353 -0.337931 -0.963332 -0.296836 -0.925791 1.969855 -0.734794 -3.143095 -0.131501 0.891546 1.607843 3.035800 -2.956770
wb_dma_ch_sel/assign_162_req_p1 -0.735948 1.448429 0.818142 0.219270 -0.101094 -0.456099 0.255301 0.909854 -0.080514 -2.043609 -1.216050 1.560664 -1.723958 -1.157789 -1.657284 -0.765439 -3.223495 -0.741850 2.093296 -1.026802
wb_dma_de/always_23/block_1/case_1/block_8/if_2/cond 5.069070 0.055582 -2.840577 -0.670705 0.388276 1.020783 -1.508069 0.263817 -0.465183 0.114246 -0.567621 -1.485447 -2.400820 -1.968598 -0.811742 1.421745 -1.762589 -0.655544 0.401276 -1.739031
wb_dma_rf/wire_ch5_csr 2.278032 -0.073318 0.676758 -0.679316 2.395795 -0.132036 -0.348133 -2.487877 1.101784 2.563736 -0.205954 -0.933255 0.158949 0.286694 0.565798 1.698813 0.523331 2.620631 -3.682515 0.145442
wb_dma_ch_rf/wire_ch_am1_we -0.566246 1.445430 0.044446 -0.773346 -0.461762 -1.079505 -0.552769 0.285601 -1.369274 -1.119577 -1.314290 0.075404 2.774766 -2.115813 -3.328398 -1.516569 1.130792 1.630408 2.777752 -3.250810
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1 -0.735948 1.448429 0.818142 0.219270 -0.101094 -0.456099 0.255301 0.909854 -0.080514 -2.043609 -1.216050 1.560664 -1.723958 -1.157789 -1.657284 -0.765439 -3.223495 -0.741850 2.093296 -1.026802
wb_dma_ch_rf/always_2/if_1/if_1/block_1 3.556194 -3.618345 -0.597734 3.171031 -0.487640 1.425506 -2.035029 -0.067356 0.269514 -1.250613 1.736712 -0.318015 -1.841979 1.556653 -0.107266 0.189142 -3.784243 2.129259 1.333175 -0.318137
wb_dma_inc30r/wire_out 0.460600 -2.142297 -0.188639 -2.124890 1.499826 -1.040891 1.710113 0.796716 3.244122 -1.893401 2.466725 -3.242762 2.572326 -1.602350 -3.650067 0.256507 -0.465072 2.523195 0.572648 -3.057418
wb_dma_ch_pri_enc/reg_pri_out 1.829129 0.609966 0.264771 1.505372 -0.290276 -0.349256 -0.750062 -0.339684 0.193471 -0.091987 -1.138461 3.103333 -2.917156 -0.116117 -1.565735 -0.473587 -3.369264 1.423454 1.739302 -0.514148
wb_dma/input_wb0_we_i -1.750568 4.702745 1.653164 -4.348009 2.950877 -2.598498 0.304489 3.476032 1.298416 3.269292 0.712307 -0.208230 0.150897 1.098126 0.593215 -2.559263 -4.243076 -0.700042 0.626469 2.902591
wb_dma_de/always_2/if_1/if_1/stmt_1 0.275829 -0.446953 0.647796 -2.730477 2.610449 -1.191658 0.991492 1.733818 1.846176 -1.671843 1.624026 -0.683474 2.802638 -0.034055 -3.610142 0.764603 0.531028 3.537947 2.543901 -2.905082
wb_dma_ch_rf/wire_ch_txsz_dewe 3.063023 1.626494 -2.021827 -1.244181 -1.119281 -0.193337 -2.095764 -0.093456 -1.426273 2.459733 -1.456419 -0.850487 -1.963356 -2.305955 2.906610 1.549976 -2.095531 -2.823031 0.535859 -0.914857
wb_dma_de/always_22/if_1/stmt_2 1.048672 2.177850 3.838387 -2.066299 -0.473762 -0.562429 0.011253 -6.949858 -0.831214 0.870180 -1.090545 -0.765465 -2.498942 2.116730 2.477678 0.790180 -1.483080 0.649142 -3.724239 0.477997
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/if_1/stmt_1 -1.453594 1.758492 -0.439812 -2.836793 -0.860174 -3.376366 0.103957 -0.056048 1.333617 3.187750 -0.520842 -0.154387 -0.527474 -2.223980 2.666188 -0.328430 -3.911307 -1.352900 1.392015 -1.293257
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.829129 0.609966 0.264771 1.505372 -0.290276 -0.349256 -0.750062 -0.339684 0.193471 -0.091987 -1.138461 3.103333 -2.917156 -0.116117 -1.565735 -0.473587 -3.369264 1.423454 1.739302 -0.514148
wb_dma_ch_rf/assign_17_ch_am1_we/expr_1 -0.566246 1.445430 0.044446 -0.773346 -0.461762 -1.079505 -0.552769 0.285601 -1.369274 -1.119577 -1.314290 0.075404 2.774766 -2.115813 -3.328398 -1.516569 1.130792 1.630408 2.777752 -3.250810
wb_dma_ch_sel/assign_149_req_p0/expr_1 0.516846 0.464357 -1.567291 -2.473415 -0.723711 -2.057889 -0.559528 -3.593974 0.228489 4.651435 0.309872 0.363670 -0.150895 0.829231 2.194840 -0.751692 -0.518943 1.933168 0.575369 -0.270977
wb_dma/wire_de_ack 5.439284 0.007089 0.130695 1.631775 -0.445547 0.062297 -1.589873 1.608954 -0.198042 3.007140 -0.061454 2.609544 0.007846 1.764376 0.150701 1.606520 1.989202 1.147551 2.774400 1.009016
wb_dma_wb_mast/always_1/if_1 4.689405 -2.505370 0.727106 0.798761 0.241451 -1.602541 -1.701280 4.927457 1.383721 3.536956 0.756133 1.096912 -1.262501 1.186429 1.732376 1.954358 -1.444914 -0.143743 -0.459118 2.796171
wb_dma_wb_if/wire_wb_cyc_o -0.735948 1.448429 0.818142 0.219270 -0.101094 -0.456099 0.255301 0.909854 -0.080514 -2.043609 -1.216050 1.560664 -1.723958 -1.157789 -1.657284 -0.765439 -3.223495 -0.741850 2.093296 -1.026802
wb_dma_ch_sel/assign_143_req_p0 0.516846 0.464357 -1.567291 -2.473415 -0.723711 -2.057889 -0.559528 -3.593974 0.228489 4.651435 0.309872 0.363670 -0.150895 0.829231 2.194840 -0.751692 -0.518943 1.933168 0.575369 -0.270977
wb_dma_wb_mast/wire_mast_err 1.278647 -0.033835 0.853008 -0.054614 -0.304643 -2.371740 0.108130 -2.007707 2.191625 2.911043 0.001603 2.565197 -1.662686 0.699835 -0.745045 -1.126191 -2.476831 3.366466 -0.025844 0.220635
wb_dma_ch_sel/assign_129_req_p0/expr_1/expr_1 2.565137 -1.059662 -2.560466 -0.850248 -0.322728 -0.692029 -1.004700 -1.332268 0.589722 0.571591 0.207133 0.566087 -2.334166 -0.799707 -0.959109 -0.115895 -3.401938 2.073211 2.045974 -2.271372
wb_dma/wire_slv0_dout -0.254678 3.248384 1.403643 1.852513 -1.690232 -1.253451 0.199592 0.307021 1.520085 6.823081 2.068988 1.076334 3.004709 0.305557 4.664797 0.985160 1.025902 -3.209611 2.970976 1.242910
wb_dma_ch_sel/reg_am1 1.404678 1.258332 0.137362 -1.814862 0.794122 -0.768627 0.466258 -0.586353 -0.337931 -0.963332 -0.296836 -0.925791 1.969855 -0.734794 -3.143095 -0.131501 0.891546 1.607843 3.035800 -2.956770
wb_dma_ch_sel/input_next_ch 2.876940 1.767645 1.626966 -0.693315 1.721118 -0.341517 -1.649042 -2.106717 -1.404688 1.369048 -2.289841 2.664767 -1.182496 1.123347 -0.672547 1.228596 0.604502 3.309165 -0.648910 -0.342071
wb_dma_de/always_9 1.956953 1.771209 -2.078582 -4.324799 0.283742 -0.241167 -1.159972 -1.571239 -2.052286 0.075478 -1.789799 -2.826674 -1.325112 -2.516408 1.697862 1.892085 -1.053253 -2.255074 0.070999 -2.716083
wb_dma_de/always_8 0.182538 1.667586 0.142891 -1.327347 -0.158594 -1.151641 -0.946779 -3.435640 -0.905054 0.720899 -1.952576 1.955543 -2.854151 -0.392489 0.585233 -0.209653 -3.750493 1.333142 0.790990 -1.503827
wb_dma_wb_mast/always_1/if_1/cond 4.689405 -2.505370 0.727106 0.798761 0.241451 -1.602541 -1.701280 4.927457 1.383721 3.536956 0.756133 1.096912 -1.262501 1.186429 1.732376 1.954358 -1.444914 -0.143743 -0.459118 2.796171
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.545793 -0.232717 -1.569561 -3.094207 -1.601900 -3.079536 1.041298 -1.470524 2.255748 3.789202 1.486242 -2.275481 1.042762 -1.143422 0.812373 -2.263488 -0.902407 -0.084063 0.089454 -0.266060
wb_dma_rf/always_1/case_1/stmt_12 -0.894236 0.619745 -1.214848 1.285495 1.015429 -0.045914 -0.144529 3.515003 -0.325692 0.640863 -0.347090 1.293050 0.845471 -0.709474 0.536863 0.913545 -1.248618 -1.723326 4.469538 -0.716636
wb_dma_rf/always_1/case_1/stmt_13 -1.652958 0.711168 -0.592538 0.274392 -1.361975 -1.187741 -0.688053 1.632014 -0.829725 -0.498756 -0.945794 1.541977 1.561036 -1.906817 -2.128426 -2.043816 -0.131272 0.777656 2.951705 -1.924841
wb_dma_de/always_3 1.798454 1.087715 -0.670215 -0.879940 -1.685509 -0.802706 1.072443 -1.502044 0.778892 -0.310473 0.754087 -4.353204 2.477417 -2.805677 -3.215668 -2.292422 -0.121106 -0.579401 1.498102 -2.704336
wb_dma_de/always_2 -1.701048 -1.293665 0.601745 -1.574987 1.960051 -1.708912 0.751612 0.470756 1.107208 0.092174 1.314215 1.716732 3.453921 1.810792 -1.045315 1.290006 1.915306 4.663916 3.252785 -2.307596
wb_dma_de/always_5 1.908952 0.517084 -2.121042 -1.694276 0.245786 -0.617371 -1.886133 -3.399378 -0.975491 2.333888 -0.909917 0.765527 -2.145196 -0.311179 1.951406 1.124156 -2.919402 1.845819 1.169075 -2.203805
wb_dma_de/always_4 0.182538 1.667586 0.142891 -1.327347 -0.158594 -1.151641 -0.946779 -3.435640 -0.905054 0.720899 -1.952576 1.955543 -2.854151 -0.392489 0.585233 -0.209653 -3.750493 1.333142 0.790990 -1.503827
wb_dma_de/always_7 2.843040 0.582344 -2.525053 -3.340808 0.587788 0.209410 -1.576714 -2.113956 -1.559176 0.501804 -1.250903 -2.473723 -2.069993 -1.841460 1.525034 1.811278 -1.735296 -0.907643 -0.673387 -2.232351
wb_dma_de/always_6 2.852615 2.912751 -0.795460 2.127049 -1.313681 1.838710 -0.624882 -3.717412 -0.722119 0.188968 -1.450121 0.388278 -2.864117 -1.689863 -0.251174 0.354820 -1.405694 -0.566492 -0.932050 -1.441483
wb_dma_ch_sel/input_ch3_txsz 3.673828 -0.733666 -1.620746 1.054485 -0.157968 -0.541005 -1.215354 -0.100730 1.030010 2.180232 0.332399 2.050522 -1.858123 0.141179 -0.708251 0.288392 -2.323174 2.394606 2.083399 -0.822440
wb_dma_ch_rf/always_19/if_1/block_1/if_1/cond -0.853870 1.293716 -1.464820 -2.310668 0.695921 0.260197 -1.101788 -0.322381 -2.440204 -0.969811 -1.291976 0.146847 -0.389393 -0.678472 1.383307 1.323644 -0.995532 -0.937478 2.747982 -2.260058
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1/stmt_1 -0.735948 1.448429 0.818142 0.219270 -0.101094 -0.456099 0.255301 0.909854 -0.080514 -2.043609 -1.216050 1.560664 -1.723958 -1.157789 -1.657284 -0.765439 -3.223495 -0.741850 2.093296 -1.026802
wb_dma_ch_rf/always_11/if_1 -0.616885 0.563679 -0.066160 -2.705688 -0.708701 -2.646180 0.663550 -2.924670 1.670400 0.167031 -0.717684 -0.461938 -2.656328 -2.020085 -1.217729 -2.109325 -5.017518 1.071185 -0.737699 -1.720250
wb_dma_ch_sel/assign_147_req_p0/expr_1 0.516846 0.464357 -1.567291 -2.473415 -0.723711 -2.057889 -0.559528 -3.593974 0.228489 4.651435 0.309872 0.363670 -0.150895 0.829231 2.194840 -0.751692 -0.518943 1.933168 0.575369 -0.270977
wb_dma_ch_sel/always_45/case_1/cond 0.820627 0.070521 -2.884636 1.336312 -3.213654 0.428008 0.356482 -2.233923 0.490937 0.688237 1.856816 -2.355786 0.558003 -1.330402 -1.543144 -3.434835 -0.869445 -0.635885 1.811993 -1.160292
wb_dma_ch_rf/assign_26_ch_adr1_dewe/expr_1 -0.334832 0.691632 -2.812232 -1.091502 -1.969014 -0.979448 0.574386 -0.277248 0.458948 2.024293 1.336068 -1.722816 1.143397 -1.121983 -0.347762 -2.748295 -0.359116 -1.372689 2.676239 -0.565557
wb_dma_de/assign_68_de_txsz 3.108301 3.017489 -2.527325 -2.780184 0.001636 1.309914 -1.690201 -2.807074 -3.055528 0.427465 -1.843023 -1.653571 -1.337301 -1.458855 1.632777 2.109741 0.720682 -1.454115 0.985517 -2.849874
wb_dma_de/always_23/block_1/case_1/block_10/if_2 5.134405 2.393396 -1.013522 1.085443 -0.735240 -0.419007 -0.537858 1.216747 0.294495 4.442414 -0.565150 2.605387 0.071623 0.132183 -0.590823 0.943838 2.587498 0.153723 2.850545 0.446813
wb_dma_ch_rf/always_20/if_1 -2.490213 -2.499140 -0.159417 -1.646538 1.922518 -1.816136 0.822908 1.740436 2.019222 0.969621 2.223560 1.597558 2.453961 2.206021 1.191423 1.709231 0.441488 3.331671 2.815171 -0.972033
wb_dma/input_wb0s_data_i 4.689405 -2.505370 0.727106 0.798761 0.241451 -1.602541 -1.701280 4.927457 1.383721 3.536956 0.756133 1.096912 -1.262501 1.186429 1.732376 1.954358 -1.444914 -0.143743 -0.459118 2.796171
wb_dma_de/reg_dma_done_d 3.287617 1.247234 0.770145 0.506781 0.500187 0.101687 -1.692765 -1.775378 -0.991557 2.216306 -1.849387 2.749973 -2.983130 1.248957 0.881765 0.930724 -0.936022 1.383102 -0.930401 1.186104
wb_dma_de/always_23/block_1/case_1/block_9/if_1/stmt_1 -0.549631 -0.783433 -0.695200 -1.673345 -0.286843 -2.301645 0.396433 1.079330 1.108096 2.579072 1.187457 1.811582 0.998428 1.597591 0.776486 -0.385533 0.159148 1.349065 3.642450 0.149001
wb_dma_wb_slv/assign_1_rf_sel -2.398373 -2.728810 -2.630816 -3.478507 -4.207434 -3.206507 1.026636 -0.592727 -0.317596 1.823266 0.319424 0.024412 -2.384433 1.732340 2.692529 -3.694021 -1.651393 -2.222971 2.065522 3.204753
wb_dma_ch_rf/assign_23_ch_csr_dewe 5.268746 -1.596692 -0.254433 -0.426486 2.051795 -0.399740 -2.480132 2.293975 1.694535 2.737015 0.407608 -1.756389 -2.224475 -0.831116 2.524956 2.960008 -3.926304 0.156025 -2.785188 0.500746
wb_dma_de/always_4/if_1/if_1/cond 0.182538 1.667586 0.142891 -1.327347 -0.158594 -1.151641 -0.946779 -3.435640 -0.905054 0.720899 -1.952576 1.955543 -2.854151 -0.392489 0.585233 -0.209653 -3.750493 1.333142 0.790990 -1.503827
wb_dma_ch_sel/assign_376_gnt_p1 -0.735948 1.448429 0.818142 0.219270 -0.101094 -0.456099 0.255301 0.909854 -0.080514 -2.043609 -1.216050 1.560664 -1.723958 -1.157789 -1.657284 -0.765439 -3.223495 -0.741850 2.093296 -1.026802
wb_dma_de/wire_wr_ack 2.597267 1.538051 0.002339 -0.424216 0.187478 -0.232808 -1.423940 -2.446797 -0.857737 0.805363 -2.177544 1.207885 -3.475525 -0.942206 0.181307 0.574284 -3.285478 0.597045 -0.757745 -0.839762
wb_dma_de/always_23/block_1/case_1/block_8/if_2/stmt_1 5.069070 0.055582 -2.840577 -0.670705 0.388276 1.020783 -1.508069 0.263817 -0.465183 0.114246 -0.567621 -1.485447 -2.400820 -1.968598 -0.811742 1.421745 -1.762589 -0.655544 0.401276 -1.739031
wb_dma_ch_arb/always_1 2.727704 -3.255624 0.674059 1.546075 -0.977793 -1.539778 0.225054 -2.527152 3.374477 1.744596 1.196774 -0.767658 -0.458027 -0.628404 -2.474693 -1.535535 -1.122674 4.082222 -4.228462 0.378807
wb_dma_ch_arb/always_2 2.727704 -3.255624 0.674059 1.546075 -0.977793 -1.539778 0.225054 -2.527152 3.374477 1.744596 1.196774 -0.767658 -0.458027 -0.628404 -2.474693 -1.535535 -1.122674 4.082222 -4.228462 0.378807
wb_dma/wire_ch0_txsz 4.235076 2.562706 -2.253784 -0.477541 0.322780 1.464556 -2.117221 -1.937575 -2.206187 2.077107 -1.550237 -0.624022 -1.427068 -1.113417 1.663545 2.103227 0.164612 -0.798945 0.434010 -1.598881
wb_dma_de/always_19 3.283312 -1.829867 3.278491 -5.608630 -1.150791 -4.756253 1.275183 1.012562 1.186905 -0.920269 -0.075517 -1.158455 0.956843 0.765730 -3.813053 -0.699046 1.406070 1.113600 2.170011 -0.690589
wb_dma_de/always_18 2.702028 1.558994 -4.076048 -0.667695 0.070721 1.422096 1.132828 0.598056 1.191477 2.748929 3.363858 -3.233408 0.879319 0.605686 -0.424554 -1.404145 0.699041 -2.107917 3.393075 0.170928
wb_dma_de/always_15 3.710525 0.393332 -2.173733 -1.309601 0.696817 0.306079 -1.984789 -1.829452 -0.906485 2.023948 -0.922784 -0.879604 -2.107384 -1.053484 1.649173 1.893346 -1.890637 0.316683 -0.584905 -1.420531
wb_dma_de/always_14 1.278647 -0.033835 0.853008 -0.054614 -0.304643 -2.371740 0.108130 -2.007707 2.191625 2.911043 0.001603 2.565197 -1.662686 0.699835 -0.745045 -1.126191 -2.476831 3.366466 -0.025844 0.220635
wb_dma_de/always_11 -0.334832 0.691632 -2.812232 -1.091502 -1.969014 -0.979448 0.574386 -0.277248 0.458948 2.024293 1.336068 -1.722816 1.143397 -1.121983 -0.347762 -2.748295 -0.359116 -1.372689 2.676239 -0.565557
wb_dma_de/always_13 2.876940 1.767645 1.626966 -0.693315 1.721118 -0.341517 -1.649042 -2.106717 -1.404688 1.369048 -2.289841 2.664767 -1.182496 1.123347 -0.672547 1.228596 0.604502 3.309165 -0.648910 -0.342071
wb_dma_de/always_12 0.182538 1.667586 0.142891 -1.327347 -0.158594 -1.151641 -0.946779 -3.435640 -0.905054 0.720899 -1.952576 1.955543 -2.854151 -0.392489 0.585233 -0.209653 -3.750493 1.333142 0.790990 -1.503827
wb_dma_rf/assign_6_csr_we/expr_1/expr_1 -3.098601 2.838835 1.609073 -2.904584 -0.841043 -2.658466 -2.205544 1.900053 -0.577538 2.147533 -0.750383 4.975867 -0.857523 0.408327 3.242857 -0.634767 -1.571549 0.777554 1.659564 0.528291
wb_dma_ch_sel/assign_155_req_p0/expr_1 0.516846 0.464357 -1.567291 -2.473415 -0.723711 -2.057889 -0.559528 -3.593974 0.228489 4.651435 0.309872 0.363670 -0.150895 0.829231 2.194840 -0.751692 -0.518943 1.933168 0.575369 -0.270977
wb_dma_ch_pri_enc/wire_pri13_out 1.829129 0.609966 0.264771 1.505372 -0.290276 -0.349256 -0.750062 -0.339684 0.193471 -0.091987 -1.138461 3.103333 -2.917156 -0.116117 -1.565735 -0.473587 -3.369264 1.423454 1.739302 -0.514148
wb_dma_de/reg_read_r 3.710525 0.393332 -2.173733 -1.309601 0.696817 0.306079 -1.984789 -1.829452 -0.906485 2.023948 -0.922784 -0.879604 -2.107384 -1.053484 1.649173 1.893346 -1.890637 0.316683 -0.584905 -1.420531
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/stmt_1 4.622905 1.160790 -0.229256 0.595944 -0.049714 -0.990707 -0.932773 -1.309805 1.508349 2.634296 -1.175156 0.988378 -3.528063 -1.530458 -1.175362 -0.268521 -3.696419 1.238953 -1.431248 -0.145472
wb_dma/assign_9_slv0_pt_in 0.415342 0.359061 -1.968399 0.111462 -2.162894 -0.218648 0.125789 2.282645 -0.509313 -1.032138 -0.404416 0.247355 -1.779534 -0.877357 -0.109381 -1.638959 -2.237434 -2.428632 2.913659 0.337804
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2/expr_1 5.134405 2.393396 -1.013522 1.085443 -0.735240 -0.419007 -0.537858 1.216747 0.294495 4.442414 -0.565150 2.605387 0.071623 0.132183 -0.590823 0.943838 2.587498 0.153723 2.850545 0.446813
wb_dma_ch_rf/always_17/if_1/block_1 2.852615 2.912751 -0.795460 2.127049 -1.313681 1.838710 -0.624882 -3.717412 -0.722119 0.188968 -1.450121 0.388278 -2.864117 -1.689863 -0.251174 0.354820 -1.405694 -0.566492 -0.932050 -1.441483
wb_dma_ch_rf/assign_10_ch_enable/expr_1 2.819369 -1.471995 2.536513 1.139115 -0.535948 -0.326971 4.235286 -3.556817 3.139355 0.030740 1.731614 -0.163629 0.094207 3.440680 -2.878606 0.340044 1.775540 2.049057 0.612132 1.182407
wb_dma_de/always_23/block_1/case_1/block_5/if_1/cond 1.908952 0.517084 -2.121042 -1.694276 0.245786 -0.617371 -1.886133 -3.399378 -0.975491 2.333888 -0.909917 0.765527 -2.145196 -0.311179 1.951406 1.124156 -2.919402 1.845819 1.169075 -2.203805
wb_dma_de/assign_20_adr0_cnt_next/expr_1 -1.251453 0.774861 0.100490 -3.454874 2.228411 -1.384080 0.709618 2.123267 1.666856 0.328618 1.639229 -1.270209 1.092872 -0.067937 1.703654 1.948342 -2.525236 -0.515089 2.636428 -1.698219
wb_dma_ch_pri_enc/wire_pri2_out 1.829129 0.609966 0.264771 1.505372 -0.290276 -0.349256 -0.750062 -0.339684 0.193471 -0.091987 -1.138461 3.103333 -2.917156 -0.116117 -1.565735 -0.473587 -3.369264 1.423454 1.739302 -0.514148
wb_dma_de/always_11/stmt_1 -0.334832 0.691632 -2.812232 -1.091502 -1.969014 -0.979448 0.574386 -0.277248 0.458948 2.024293 1.336068 -1.722816 1.143397 -1.121983 -0.347762 -2.748295 -0.359116 -1.372689 2.676239 -0.565557
wb_dma_ch_rf/wire_ch_adr1_we 0.820627 0.070521 -2.884636 1.336312 -3.213654 0.428008 0.356482 -2.233923 0.490937 0.688237 1.856816 -2.355786 0.558003 -1.330402 -1.543144 -3.434835 -0.869445 -0.635885 1.811993 -1.160292
wb_dma_ch_sel_checker/input_ch_sel 1.666586 0.733988 -0.038352 2.451937 -0.172015 -0.487640 -0.365847 2.814304 1.127484 2.229231 0.387185 2.759281 0.157102 0.210455 -0.310871 0.190660 -0.741023 0.359368 2.993083 0.463069
wb_dma_ch_sel/input_ch1_adr1 0.969862 -1.417477 -1.349278 0.893887 -1.200452 0.350876 0.235647 -0.205008 1.076059 -1.846483 1.185340 -1.898524 -0.384536 -1.626966 -1.658410 -0.752043 -2.323668 0.057508 0.904815 -1.986271
wb_dma/wire_slv0_pt_in 0.415342 0.359061 -1.968399 0.111462 -2.162894 -0.218648 0.125789 2.282645 -0.509313 -1.032138 -0.404416 0.247355 -1.779534 -0.877357 -0.109381 -1.638959 -2.237434 -2.428632 2.913659 0.337804
wb_dma_rf/always_2/if_1/if_1/cond -1.742337 -1.307457 0.842151 0.382278 0.109295 -1.196898 -3.052191 -0.145014 -1.355361 1.611565 -0.905970 4.127057 -1.825133 2.127699 2.938408 -0.696253 -2.338243 2.695890 -0.420288 1.640569
wb_dma_pri_enc_sub/reg_pri_out_d 1.829129 0.609966 0.264771 1.505372 -0.290276 -0.349256 -0.750062 -0.339684 0.193471 -0.091987 -1.138461 3.103333 -2.917156 -0.116117 -1.565735 -0.473587 -3.369264 1.423454 1.739302 -0.514148
wb_dma_ch_pri_enc/always_4/case_1 1.829129 0.609966 0.264771 1.505372 -0.290276 -0.349256 -0.750062 -0.339684 0.193471 -0.091987 -1.138461 3.103333 -2.917156 -0.116117 -1.565735 -0.473587 -3.369264 1.423454 1.739302 -0.514148
wb_dma_ch_pri_enc/wire_pri29_out 1.829129 0.609966 0.264771 1.505372 -0.290276 -0.349256 -0.750062 -0.339684 0.193471 -0.091987 -1.138461 3.103333 -2.917156 -0.116117 -1.565735 -0.473587 -3.369264 1.423454 1.739302 -0.514148
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2/expr_1/expr_1 5.354592 0.569967 -2.139473 1.285637 0.224871 0.738235 -1.449968 0.766922 0.322985 2.062112 -0.384631 0.424802 -2.040715 -1.253974 -0.641952 1.247639 -1.320950 0.072842 0.708904 -0.634270
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/if_1 2.852615 2.912751 -0.795460 2.127049 -1.313681 1.838710 -0.624882 -3.717412 -0.722119 0.188968 -1.450121 0.388278 -2.864117 -1.689863 -0.251174 0.354820 -1.405694 -0.566492 -0.932050 -1.441483
wb_dma_de/wire_read_hold -0.735948 1.448429 0.818142 0.219270 -0.101094 -0.456099 0.255301 0.909854 -0.080514 -2.043609 -1.216050 1.560664 -1.723958 -1.157789 -1.657284 -0.765439 -3.223495 -0.741850 2.093296 -1.026802
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1 0.820627 0.070521 -2.884636 1.336312 -3.213654 0.428008 0.356482 -2.233923 0.490937 0.688237 1.856816 -2.355786 0.558003 -1.330402 -1.543144 -3.434835 -0.869445 -0.635885 1.811993 -1.160292
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1/expr_1/expr_1 2.565137 -1.059662 -2.560466 -0.850248 -0.322728 -0.692029 -1.004700 -1.332268 0.589722 0.571591 0.207133 0.566087 -2.334166 -0.799707 -0.959109 -0.115895 -3.401938 2.073211 2.045974 -2.271372
wb_dma_ch_rf/wire_sw_pointer 2.051467 2.608981 0.695267 0.329021 -0.250275 -0.980857 -3.422086 -1.320818 -2.372676 3.576666 -3.138194 2.979568 -0.322432 -0.580981 -0.740628 -2.005859 1.319101 3.038067 -2.145899 0.806248
wb_dma/wire_slv0_din -3.657088 -0.906379 -1.154623 1.894522 0.404994 -0.446710 2.070418 -0.797691 -0.075568 -1.228805 -0.693334 -0.599696 1.200744 -0.854064 2.203668 1.472843 -1.692989 -1.714978 2.945334 -2.637639
wb_dma_ch_rf/input_dma_err 1.278647 -0.033835 0.853008 -0.054614 -0.304643 -2.371740 0.108130 -2.007707 2.191625 2.911043 0.001603 2.565197 -1.662686 0.699835 -0.745045 -1.126191 -2.476831 3.366466 -0.025844 0.220635
wb_dma_ch_sel/assign_158_req_p1 -0.735948 1.448429 0.818142 0.219270 -0.101094 -0.456099 0.255301 0.909854 -0.080514 -2.043609 -1.216050 1.560664 -1.723958 -1.157789 -1.657284 -0.765439 -3.223495 -0.741850 2.093296 -1.026802
wb_dma_ch_rf/assign_17_ch_am1_we -0.566246 1.445430 0.044446 -0.773346 -0.461762 -1.079505 -0.552769 0.285601 -1.369274 -1.119577 -1.314290 0.075404 2.774766 -2.115813 -3.328398 -1.516569 1.130792 1.630408 2.777752 -3.250810
wb_dma_ch_rf/assign_7_pointer_s 0.609533 -0.295428 -2.874549 1.448811 0.007716 0.930054 -0.804480 3.649882 0.941281 -0.779284 1.688791 0.311884 0.378401 -1.274949 -1.650224 -0.898006 -0.575854 0.030781 2.568385 -1.159714
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1 1.829129 0.609966 0.264771 1.505372 -0.290276 -0.349256 -0.750062 -0.339684 0.193471 -0.091987 -1.138461 3.103333 -2.917156 -0.116117 -1.565735 -0.473587 -3.369264 1.423454 1.739302 -0.514148
wb_dma_wb_slv/always_5/stmt_1 -1.411544 1.591619 -1.273351 -2.737420 -1.922575 -3.418862 0.511439 -0.148211 1.066685 4.997966 0.688232 0.215433 1.140942 -0.326198 2.354989 -2.028878 -0.844192 -1.016677 2.810989 0.357053
wb_dma_ch_sel/assign_161_req_p1/expr_1 -0.735948 1.448429 0.818142 0.219270 -0.101094 -0.456099 0.255301 0.909854 -0.080514 -2.043609 -1.216050 1.560664 -1.723958 -1.157789 -1.657284 -0.765439 -3.223495 -0.741850 2.093296 -1.026802
wb_dma_ch_rf/input_dma_rest 2.958065 -2.066237 1.488607 0.735056 0.752503 0.617134 -0.839331 2.955335 0.518577 -2.137828 1.311014 0.411040 0.017852 1.867435 -0.638839 1.658509 -1.458289 0.656935 3.752155 -0.342856
wb_dma_ch_sel/input_de_ack 5.439284 0.007089 0.130695 1.631775 -0.445547 0.062297 -1.589873 1.608954 -0.198042 3.007140 -0.061454 2.609544 0.007846 1.764376 0.150701 1.606520 1.989202 1.147551 2.774400 1.009016
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.545793 -0.232717 -1.569561 -3.094207 -1.601900 -3.079536 1.041298 -1.470524 2.255748 3.789202 1.486242 -2.275481 1.042762 -1.143422 0.812373 -2.263488 -0.902407 -0.084063 0.089454 -0.266060
wb_dma_de/assign_67_dma_done_all/expr_1/expr_1/expr_1 1.182589 -0.517590 -2.274665 -3.052129 -0.485796 -2.340302 -0.362892 -3.251469 1.541524 2.214047 0.349562 -1.203636 -1.740659 -1.644918 0.263318 -0.781457 -4.053058 2.058707 0.184448 -2.563355
wb_dma_ch_sel/reg_valid_sel 1.138101 3.884754 1.526319 -1.451369 -0.099056 -0.974322 0.510969 -5.341857 -1.873778 2.231392 -2.721344 1.325137 -0.698214 0.836995 -0.072505 -0.172026 0.664262 0.523921 0.814263 -0.350635
wb_dma_de/assign_63_chunk_cnt_is_0_d 0.182538 1.667586 0.142891 -1.327347 -0.158594 -1.151641 -0.946779 -3.435640 -0.905054 0.720899 -1.952576 1.955543 -2.854151 -0.392489 0.585233 -0.209653 -3.750493 1.333142 0.790990 -1.503827
wb_dma_de/assign_64_tsz_cnt_is_0_d 1.892315 0.363728 -0.517164 0.237176 -0.470474 0.365567 -0.867978 -3.758219 -0.190984 -0.490395 -1.283161 -0.195842 -2.958472 -1.621554 -0.582929 0.149043 -2.997113 1.191028 -2.075498 -1.732052
wb_dma_ch_rf/always_4/if_1/block_1/if_1/cond 0.609533 -0.295428 -2.874549 1.448811 0.007716 0.930054 -0.804480 3.649882 0.941281 -0.779284 1.688791 0.311884 0.378401 -1.274949 -1.650224 -0.898006 -0.575854 0.030781 2.568385 -1.159714
wb_dma_wb_mast/always_4/stmt_1 -0.735948 1.448429 0.818142 0.219270 -0.101094 -0.456099 0.255301 0.909854 -0.080514 -2.043609 -1.216050 1.560664 -1.723958 -1.157789 -1.657284 -0.765439 -3.223495 -0.741850 2.093296 -1.026802
wb_dma_ch_sel/assign_375_gnt_p0 4.279074 -4.600136 -0.619663 0.485037 -1.173804 -1.543097 -0.828631 -2.018422 2.550698 2.168963 1.571778 -2.448863 0.800597 -0.920459 -1.479968 -0.307111 -0.017691 3.993033 -3.555073 -0.583195
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.735948 1.448429 0.818142 0.219270 -0.101094 -0.456099 0.255301 0.909854 -0.080514 -2.043609 -1.216050 1.560664 -1.723958 -1.157789 -1.657284 -0.765439 -3.223495 -0.741850 2.093296 -1.026802
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.545793 -0.232717 -1.569561 -3.094207 -1.601900 -3.079536 1.041298 -1.470524 2.255748 3.789202 1.486242 -2.275481 1.042762 -1.143422 0.812373 -2.263488 -0.902407 -0.084063 0.089454 -0.266060
wb_dma/inst_u2 0.250135 -0.200920 2.533656 -1.468536 -0.474386 -1.074815 0.599664 -5.345036 0.380518 1.627908 0.050230 0.004560 -1.266131 2.668727 2.013869 0.536074 -0.078278 2.053710 -3.092072 1.085371
wb_dma/inst_u1 0.127184 -0.470565 2.125303 -1.949791 1.239180 -0.186918 0.190959 -4.769857 -0.417212 0.575041 -0.497787 -0.023891 -0.622830 2.555354 1.951568 1.840233 0.541171 2.245652 -2.424304 0.407989
wb_dma/inst_u0 -1.890909 1.184795 1.275710 -0.250570 0.294748 -0.338196 -0.260479 -3.129990 0.438948 1.580464 0.378992 0.416553 2.652870 0.637613 0.943206 -0.276843 2.845419 3.348724 -2.555542 -0.614306
wb_dma/inst_u4 1.214596 -0.211344 0.744822 -2.075747 1.290793 -2.792061 1.662006 -0.376429 3.551016 3.667527 -1.296171 -0.023429 -3.383514 -2.275682 -2.424680 -1.073000 -1.690872 -3.058398 -2.853781 2.893267
wb_dma_ch_rf/assign_2_ch_adr1 0.820627 0.070521 -2.884636 1.336312 -3.213654 0.428008 0.356482 -2.233923 0.490937 0.688237 1.856816 -2.355786 0.558003 -1.330402 -1.543144 -3.434835 -0.869445 -0.635885 1.811993 -1.160292
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.614403 -2.248004 -2.158356 1.993928 1.010533 -0.139819 -0.202508 0.704541 2.402264 1.142609 1.311259 3.397944 -0.561923 0.326737 -2.509408 0.474912 -0.385640 4.848544 1.301038 -1.285691
wb_dma_de/wire_de_csr 5.331248 -1.484444 -0.901669 1.426963 1.141407 1.040417 -1.873363 1.893880 0.379831 0.884859 0.358562 0.927235 -1.605500 0.655758 -0.349784 2.138433 -0.904942 1.253438 0.908798 0.111895
wb_dma_ch_sel/always_40/case_1/stmt_1 3.828629 -2.003337 -1.876400 2.855363 -1.082382 0.628847 -0.893230 -1.510545 1.768576 0.315403 1.445038 -0.125913 -1.552878 -0.799344 -1.837701 -0.326538 -2.887954 2.776573 0.533907 -1.843512
wb_dma_ch_sel/always_40/case_1/stmt_2 3.673828 -0.733666 -1.620746 1.054485 -0.157968 -0.541005 -1.215354 -0.100730 1.030010 2.180232 0.332399 2.050522 -1.858123 0.141179 -0.708251 0.288392 -2.323174 2.394606 2.083399 -0.822440
wb_dma_ch_sel/always_40/case_1/stmt_3 1.666586 0.733988 -0.038352 2.451937 -0.172015 -0.487640 -0.365847 2.814304 1.127484 2.229231 0.387185 2.759281 0.157102 0.210455 -0.310871 0.190660 -0.741023 0.359368 2.993083 0.463069
wb_dma_ch_sel/always_40/case_1/stmt_4 3.177016 -2.502006 -0.539423 1.994604 0.800206 0.658502 -1.843214 2.058501 0.054338 0.363091 0.868823 2.318225 -1.463591 2.316839 0.053256 1.061150 -1.654621 2.155008 2.486962 0.717264
wb_dma_pri_enc_sub 1.829129 0.609966 0.264771 1.505372 -0.290276 -0.349256 -0.750062 -0.339684 0.193471 -0.091987 -1.138461 3.103333 -2.917156 -0.116117 -1.565735 -0.473587 -3.369264 1.423454 1.739302 -0.514148
wb_dma_ch_rf/reg_ch_am1_r -0.566246 1.445430 0.044446 -0.773346 -0.461762 -1.079505 -0.552769 0.285601 -1.369274 -1.119577 -1.314290 0.075404 2.774766 -2.115813 -3.328398 -1.516569 1.130792 1.630408 2.777752 -3.250810
wb_dma_de/assign_72_dma_err 1.278647 -0.033835 0.853008 -0.054614 -0.304643 -2.371740 0.108130 -2.007707 2.191625 2.911043 0.001603 2.565197 -1.662686 0.699835 -0.745045 -1.126191 -2.476831 3.366466 -0.025844 0.220635
wb_dma_de/reg_ptr_adr_low 3.337161 1.222536 -2.594135 -0.081600 1.095001 1.755530 1.534142 1.903903 2.050539 1.457285 3.619416 -1.928423 -0.011625 1.669158 -0.445804 0.507536 0.336742 -1.489744 3.670939 0.105817
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.614403 -2.248004 -2.158356 1.993928 1.010533 -0.139819 -0.202508 0.704541 2.402264 1.142609 1.311259 3.397944 -0.561923 0.326737 -2.509408 0.474912 -0.385640 4.848544 1.301038 -1.285691
wb_dma_de/reg_state 1.048672 2.177850 3.838387 -2.066299 -0.473762 -0.562429 0.011253 -6.949858 -0.831214 0.870180 -1.090545 -0.765465 -2.498942 2.116730 2.477678 0.790180 -1.483080 0.649142 -3.724239 0.477997
wb_dma_ch_rf/always_26/if_1 2.051467 2.608981 0.695267 0.329021 -0.250275 -0.980857 -3.422086 -1.320818 -2.372676 3.576666 -3.138194 2.979568 -0.322432 -0.580981 -0.740628 -2.005859 1.319101 3.038067 -2.145899 0.806248
wb_dma_de/always_23/block_1/case_1/block_5/if_1 -0.434926 1.751203 2.823166 0.678514 3.023254 0.345956 -0.415255 -0.899317 0.190033 -3.087576 -0.912100 1.038209 -2.155921 0.133862 0.236925 3.716962 -3.809444 2.982337 -3.115452 -3.201155
wb_dma_de/always_23/block_1/case_1/block_8/if_3/block_1/stmt_2 5.134405 2.393396 -1.013522 1.085443 -0.735240 -0.419007 -0.537858 1.216747 0.294495 4.442414 -0.565150 2.605387 0.071623 0.132183 -0.590823 0.943838 2.587498 0.153723 2.850545 0.446813
wb_dma_ch_sel/assign_113_valid 1.041904 -0.086167 -1.053226 -2.564340 0.579889 -1.663107 -1.083328 -2.863317 -0.113791 3.242915 -0.210667 1.229294 -0.738767 1.055444 2.271089 1.262213 -1.118284 2.712760 1.120386 -1.269591
wb_dma_ch_rf/assign_25_ch_adr0_dewe/expr_1/expr_2 -0.549631 -0.783433 -0.695200 -1.673345 -0.286843 -2.301645 0.396433 1.079330 1.108096 2.579072 1.187457 1.811582 0.998428 1.597591 0.776486 -0.385533 0.159148 1.349065 3.642450 0.149001
wb_dma_inc30r/always_1 0.604180 0.687110 -0.087650 1.413367 0.589653 -0.099515 1.201798 -0.550241 1.567357 -0.271028 -0.328760 -3.776953 4.825474 -4.245545 -1.540339 1.347509 0.670135 0.529803 3.182898 -5.191037
wb_dma_de/always_23/block_1/case_1/cond 1.048672 2.177850 3.838387 -2.066299 -0.473762 -0.562429 0.011253 -6.949858 -0.831214 0.870180 -1.090545 -0.765465 -2.498942 2.116730 2.477678 0.790180 -1.483080 0.649142 -3.724239 0.477997
wb_dma_ch_sel/assign_128_req_p0/expr_1 0.018789 0.316471 -1.784096 -3.953699 0.301492 -2.112857 -0.437214 -2.979618 1.142390 2.759980 -0.473196 -3.335180 -1.131020 -3.290660 1.366823 -0.773228 -3.778139 -0.449167 -2.635318 -1.627182
wb_dma_de/always_8/stmt_1/expr_1/expr_1 1.908952 0.517084 -2.121042 -1.694276 0.245786 -0.617371 -1.886133 -3.399378 -0.975491 2.333888 -0.909917 0.765527 -2.145196 -0.311179 1.951406 1.124156 -2.919402 1.845819 1.169075 -2.203805
wb_dma_ch_arb/always_2/block_1/case_1/if_2/cond 3.673828 -0.733666 -1.620746 1.054485 -0.157968 -0.541005 -1.215354 -0.100730 1.030010 2.180232 0.332399 2.050522 -1.858123 0.141179 -0.708251 0.288392 -2.323174 2.394606 2.083399 -0.822440
wb_dma_de/always_9/stmt_1/expr_1/expr_1 3.031775 0.289730 -2.372797 -4.066737 1.112682 0.827952 -1.029124 -1.361349 -2.177067 -2.105772 -1.037786 -2.680273 -1.574801 -1.168313 -0.534880 1.915422 -0.363405 -0.453807 0.593749 -3.049246
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1 1.657563 -2.251386 -2.670938 0.448953 -1.832496 -1.519918 0.298290 -2.382078 3.349798 4.375117 2.259772 -1.365316 -0.249222 -0.964729 -0.269684 -2.450967 -1.068851 2.084775 -2.100042 0.475572
wb_dma_ch_sel/assign_148_req_p0 0.516846 0.464357 -1.567291 -2.473415 -0.723711 -2.057889 -0.559528 -3.593974 0.228489 4.651435 0.309872 0.363670 -0.150895 0.829231 2.194840 -0.751692 -0.518943 1.933168 0.575369 -0.270977
wb_dma/wire_ndr 1.182589 -0.517590 -2.274665 -3.052129 -0.485796 -2.340302 -0.362892 -3.251469 1.541524 2.214047 0.349562 -1.203636 -1.740659 -1.644918 0.263318 -0.781457 -4.053058 2.058707 0.184448 -2.563355
wb_dma_ch_sel/assign_126_ch_sel/expr_1/expr_1 3.673828 -0.733666 -1.620746 1.054485 -0.157968 -0.541005 -1.215354 -0.100730 1.030010 2.180232 0.332399 2.050522 -1.858123 0.141179 -0.708251 0.288392 -2.323174 2.394606 2.083399 -0.822440
wb_dma_pri_enc_sub/always_3/if_1/if_1 1.829129 0.609966 0.264771 1.505372 -0.290276 -0.349256 -0.750062 -0.339684 0.193471 -0.091987 -1.138461 3.103333 -2.917156 -0.116117 -1.565735 -0.473587 -3.369264 1.423454 1.739302 -0.514148
wb_dma_ch_sel/always_8/stmt_1/expr_1 3.177016 -2.502006 -0.539423 1.994604 0.800206 0.658502 -1.843214 2.058501 0.054338 0.363091 0.868823 2.318225 -1.463591 2.316839 0.053256 1.061150 -1.654621 2.155008 2.486962 0.717264
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/stmt_1 2.649096 -2.664803 -2.317077 2.842210 -0.567620 0.208936 -0.098606 -0.998202 2.833474 0.791698 1.945237 1.087459 -0.655247 -0.605781 -2.836573 -0.519841 -1.219179 4.282269 0.178051 -1.700857
wb_dma_rf/input_dma_done_all 3.710525 0.393332 -2.173733 -1.309601 0.696817 0.306079 -1.984789 -1.829452 -0.906485 2.023948 -0.922784 -0.879604 -2.107384 -1.053484 1.649173 1.893346 -1.890637 0.316683 -0.584905 -1.420531
wb_dma_ch_rf/assign_18_pointer_we/expr_1/expr_1 0.609533 -0.295428 -2.874549 1.448811 0.007716 0.930054 -0.804480 3.649882 0.941281 -0.779284 1.688791 0.311884 0.378401 -1.274949 -1.650224 -0.898006 -0.575854 0.030781 2.568385 -1.159714
wb_dma_de/assign_66_dma_done 2.876940 1.767645 1.626966 -0.693315 1.721118 -0.341517 -1.649042 -2.106717 -1.404688 1.369048 -2.289841 2.664767 -1.182496 1.123347 -0.672547 1.228596 0.604502 3.309165 -0.648910 -0.342071
wb_dma/wire_ch4_csr 2.278032 -0.073318 0.676758 -0.679316 2.395795 -0.132036 -0.348133 -2.487877 1.101784 2.563736 -0.205954 -0.933255 0.158949 0.286694 0.565798 1.698813 0.523331 2.620631 -3.682515 0.145442
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.735948 1.448429 0.818142 0.219270 -0.101094 -0.456099 0.255301 0.909854 -0.080514 -2.043609 -1.216050 1.560664 -1.723958 -1.157789 -1.657284 -0.765439 -3.223495 -0.741850 2.093296 -1.026802
wb_dma_ch_sel/input_ch3_csr 2.469198 3.485646 0.919640 -2.423542 4.304809 -0.359408 -1.798487 -0.396754 0.026007 4.737350 -1.550366 0.143129 0.478614 -0.106040 2.226246 2.514202 0.819814 1.879025 -2.850436 0.370036
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.614403 -2.248004 -2.158356 1.993928 1.010533 -0.139819 -0.202508 0.704541 2.402264 1.142609 1.311259 3.397944 -0.561923 0.326737 -2.509408 0.474912 -0.385640 4.848544 1.301038 -1.285691
wb_dma_de/wire_adr1_cnt_next 1.890159 0.773551 0.548250 -1.143352 -0.184896 -1.002278 0.619281 -0.265137 1.232448 -1.675189 0.022222 -4.131450 2.146373 -3.715440 -3.151511 -0.460773 -1.363220 0.188080 0.615515 -3.900931
wb_dma/wire_de_adr0 -2.490213 -2.499140 -0.159417 -1.646538 1.922518 -1.816136 0.822908 1.740436 2.019222 0.969621 2.223560 1.597558 2.453961 2.206021 1.191423 1.709231 0.441488 3.331671 2.815171 -0.972033
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.829129 0.609966 0.264771 1.505372 -0.290276 -0.349256 -0.750062 -0.339684 0.193471 -0.091987 -1.138461 3.103333 -2.917156 -0.116117 -1.565735 -0.473587 -3.369264 1.423454 1.739302 -0.514148
wb_dma_de/reg_adr0_cnt -1.701048 -1.293665 0.601745 -1.574987 1.960051 -1.708912 0.751612 0.470756 1.107208 0.092174 1.314215 1.716732 3.453921 1.810792 -1.045315 1.290006 1.915306 4.663916 3.252785 -2.307596
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/cond 1.829129 0.609966 0.264771 1.505372 -0.290276 -0.349256 -0.750062 -0.339684 0.193471 -0.091987 -1.138461 3.103333 -2.917156 -0.116117 -1.565735 -0.473587 -3.369264 1.423454 1.739302 -0.514148
wb_dma/wire_am0 -1.251453 0.774861 0.100490 -3.454874 2.228411 -1.384080 0.709618 2.123267 1.666856 0.328618 1.639229 -1.270209 1.092872 -0.067937 1.703654 1.948342 -2.525236 -0.515089 2.636428 -1.698219
wb_dma/wire_am1 1.404678 1.258332 0.137362 -1.814862 0.794122 -0.768627 0.466258 -0.586353 -0.337931 -0.963332 -0.296836 -0.925791 1.969855 -0.734794 -3.143095 -0.131501 0.891546 1.607843 3.035800 -2.956770
wb_dma_ch_sel/assign_137_req_p0/expr_1 0.516846 0.464357 -1.567291 -2.473415 -0.723711 -2.057889 -0.559528 -3.593974 0.228489 4.651435 0.309872 0.363670 -0.150895 0.829231 2.194840 -0.751692 -0.518943 1.933168 0.575369 -0.270977
wb_dma_ch_sel/assign_140_req_p0/expr_1 0.516846 0.464357 -1.567291 -2.473415 -0.723711 -2.057889 -0.559528 -3.593974 0.228489 4.651435 0.309872 0.363670 -0.150895 0.829231 2.194840 -0.751692 -0.518943 1.933168 0.575369 -0.270977
wb_dma_ch_rf/always_22/if_1/if_1 -1.251453 0.774861 0.100490 -3.454874 2.228411 -1.384080 0.709618 2.123267 1.666856 0.328618 1.639229 -1.270209 1.092872 -0.067937 1.703654 1.948342 -2.525236 -0.515089 2.636428 -1.698219
wb_dma_de/assign_69_de_adr0 -2.490213 -2.499140 -0.159417 -1.646538 1.922518 -1.816136 0.822908 1.740436 2.019222 0.969621 2.223560 1.597558 2.453961 2.206021 1.191423 1.709231 0.441488 3.331671 2.815171 -0.972033
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.859772 -0.734675 -0.611813 -4.655763 0.548267 -3.990202 0.628426 -1.413106 1.946364 3.057364 0.815143 0.566581 0.448260 0.518330 1.891823 0.095673 -2.027617 2.585845 1.907473 -1.614507
wb_dma_de/wire_mast0_go -0.735948 1.448429 0.818142 0.219270 -0.101094 -0.456099 0.255301 0.909854 -0.080514 -2.043609 -1.216050 1.560664 -1.723958 -1.157789 -1.657284 -0.765439 -3.223495 -0.741850 2.093296 -1.026802
wb_dma_wb_slv/input_slv_din -2.586788 -0.303568 -0.264349 -1.582376 -2.773482 -1.402674 2.516443 2.465294 2.632472 -2.556312 2.818574 -1.495559 1.811935 -2.062283 -0.873903 -0.976603 -1.457550 -2.380778 4.154737 -2.909059
wb_dma_de/always_3/if_1/if_1 1.798454 1.087715 -0.670215 -0.879940 -1.685509 -0.802706 1.072443 -1.502044 0.778892 -0.310473 0.754087 -4.353204 2.477417 -2.805677 -3.215668 -2.292422 -0.121106 -0.579401 1.498102 -2.704336
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.614403 -2.248004 -2.158356 1.993928 1.010533 -0.139819 -0.202508 0.704541 2.402264 1.142609 1.311259 3.397944 -0.561923 0.326737 -2.509408 0.474912 -0.385640 4.848544 1.301038 -1.285691
wb_dma_ch_sel/always_47/case_1 1.404678 1.258332 0.137362 -1.814862 0.794122 -0.768627 0.466258 -0.586353 -0.337931 -0.963332 -0.296836 -0.925791 1.969855 -0.734794 -3.143095 -0.131501 0.891546 1.607843 3.035800 -2.956770
wb_dma_ch_sel/assign_152_req_p0 0.516846 0.464357 -1.567291 -2.473415 -0.723711 -2.057889 -0.559528 -3.593974 0.228489 4.651435 0.309872 0.363670 -0.150895 0.829231 2.194840 -0.751692 -0.518943 1.933168 0.575369 -0.270977
wb_dma_de/always_23/block_1/case_1/block_10/if_2/block_1/stmt_1 5.134405 2.393396 -1.013522 1.085443 -0.735240 -0.419007 -0.537858 1.216747 0.294495 4.442414 -0.565150 2.605387 0.071623 0.132183 -0.590823 0.943838 2.587498 0.153723 2.850545 0.446813
wb_dma_de/reg_de_adr0_we -0.549631 -0.783433 -0.695200 -1.673345 -0.286843 -2.301645 0.396433 1.079330 1.108096 2.579072 1.187457 1.811582 0.998428 1.597591 0.776486 -0.385533 0.159148 1.349065 3.642450 0.149001
wb_dma_ch_sel/assign_114_valid 1.041904 -0.086167 -1.053226 -2.564340 0.579889 -1.663107 -1.083328 -2.863317 -0.113791 3.242915 -0.210667 1.229294 -0.738767 1.055444 2.271089 1.262213 -1.118284 2.712760 1.120386 -1.269591
wb_dma_ch_rf/assign_4_ch_am1 -0.566246 1.445430 0.044446 -0.773346 -0.461762 -1.079505 -0.552769 0.285601 -1.369274 -1.119577 -1.314290 0.075404 2.774766 -2.115813 -3.328398 -1.516569 1.130792 1.630408 2.777752 -3.250810
wb_dma_de/wire_dma_done_all 3.710525 0.393332 -2.173733 -1.309601 0.696817 0.306079 -1.984789 -1.829452 -0.906485 2.023948 -0.922784 -0.879604 -2.107384 -1.053484 1.649173 1.893346 -1.890637 0.316683 -0.584905 -1.420531
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.545793 -0.232717 -1.569561 -3.094207 -1.601900 -3.079536 1.041298 -1.470524 2.255748 3.789202 1.486242 -2.275481 1.042762 -1.143422 0.812373 -2.263488 -0.902407 -0.084063 0.089454 -0.266060
wb_dma_ch_sel/assign_125_de_start/expr_1/expr_1 1.138101 3.884754 1.526319 -1.451369 -0.099056 -0.974322 0.510969 -5.341857 -1.873778 2.231392 -2.721344 1.325137 -0.698214 0.836995 -0.072505 -0.172026 0.664262 0.523921 0.814263 -0.350635
wb_dma_wb_slv/input_wb_data_i -0.287701 2.752380 1.959377 1.591795 -1.571749 -2.421187 0.990245 1.812542 3.219311 7.468855 2.380013 1.493998 2.518021 0.886866 3.957879 -0.274971 0.594496 -2.853516 2.412008 2.708658
wb_dma_de/input_nd 1.182589 -0.517590 -2.274665 -3.052129 -0.485796 -2.340302 -0.362892 -3.251469 1.541524 2.214047 0.349562 -1.203636 -1.740659 -1.644918 0.263318 -0.781457 -4.053058 2.058707 0.184448 -2.563355
wb_dma_ch_sel/assign_126_ch_sel -0.735907 -3.065928 1.883855 -1.388375 -1.801031 -1.562676 -0.652073 -5.296813 0.347897 0.058744 -0.162583 1.935362 -0.906404 1.747779 1.692321 0.854260 0.872214 4.901678 -3.406086 -0.472338
wb_dma/wire_mast1_err 1.278647 -0.033835 0.853008 -0.054614 -0.304643 -2.371740 0.108130 -2.007707 2.191625 2.911043 0.001603 2.565197 -1.662686 0.699835 -0.745045 -1.126191 -2.476831 3.366466 -0.025844 0.220635
wb_dma_de/wire_ptr_valid 3.556194 -3.618345 -0.597734 3.171031 -0.487640 1.425506 -2.035029 -0.067356 0.269514 -1.250613 1.736712 -0.318015 -1.841979 1.556653 -0.107266 0.189142 -3.784243 2.129259 1.333175 -0.318137
wb_dma/wire_ch_sel 3.296618 -3.682972 2.259922 -2.491154 -4.179369 -0.329808 -3.683403 1.333910 -0.924708 -1.815966 0.997982 3.496680 -2.089535 2.467974 3.979701 3.691890 1.073100 0.681990 1.757238 -0.209456
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1 2.649096 -2.664803 -2.317077 2.842210 -0.567620 0.208936 -0.098606 -0.998202 2.833474 0.791698 1.945237 1.087459 -0.655247 -0.605781 -2.836573 -0.519841 -1.219179 4.282269 0.178051 -1.700857
wb_dma_de/always_12/stmt_1/expr_1 0.182538 1.667586 0.142891 -1.327347 -0.158594 -1.151641 -0.946779 -3.435640 -0.905054 0.720899 -1.952576 1.955543 -2.854151 -0.392489 0.585233 -0.209653 -3.750493 1.333142 0.790990 -1.503827
wb_dma/wire_dma_req 5.439284 0.007089 0.130695 1.631775 -0.445547 0.062297 -1.589873 1.608954 -0.198042 3.007140 -0.061454 2.609544 0.007846 1.764376 0.150701 1.606520 1.989202 1.147551 2.774400 1.009016
wb_dma_ch_sel/assign_136_req_p0 0.516846 0.464357 -1.567291 -2.473415 -0.723711 -2.057889 -0.559528 -3.593974 0.228489 4.651435 0.309872 0.363670 -0.150895 0.829231 2.194840 -0.751692 -0.518943 1.933168 0.575369 -0.270977
wb_dma_ch_rf/assign_5_sw_pointer 2.051467 2.608981 0.695267 0.329021 -0.250275 -0.980857 -3.422086 -1.320818 -2.372676 3.576666 -3.138194 2.979568 -0.322432 -0.580981 -0.740628 -2.005859 1.319101 3.038067 -2.145899 0.806248
wb_dma_de/always_23/block_1/case_1/block_8/if_1/stmt_1 5.354592 0.569967 -2.139473 1.285637 0.224871 0.738235 -1.449968 0.766922 0.322985 2.062112 -0.384631 0.424802 -2.040715 -1.253974 -0.641952 1.247639 -1.320950 0.072842 0.708904 -0.634270
wb_dma_ch_rf/always_25/if_1/if_1/cond -0.566246 1.445430 0.044446 -0.773346 -0.461762 -1.079505 -0.552769 0.285601 -1.369274 -1.119577 -1.314290 0.075404 2.774766 -2.115813 -3.328398 -1.516569 1.130792 1.630408 2.777752 -3.250810
wb_dma_ch_sel/assign_97_valid/expr_1 -1.288963 4.321206 -0.702738 -3.744881 2.536363 -1.156940 -0.161953 -3.729134 0.408218 5.777091 1.179678 -0.928997 2.555871 1.743772 3.113586 -0.296181 1.249200 2.868417 0.592980 -1.066918
wb_dma_de/always_9/stmt_1 1.956953 1.771209 -2.078582 -4.324799 0.283742 -0.241167 -1.159972 -1.571239 -2.052286 0.075478 -1.789799 -2.826674 -1.325112 -2.516408 1.697862 1.892085 -1.053253 -2.255074 0.070999 -2.716083
wb_dma_de/input_pause_req -1.589002 -1.696089 2.837995 -0.487710 -1.032055 -1.108678 -0.471542 -2.421732 -1.388598 -0.937674 -0.851056 3.673059 -2.913336 3.929501 1.857354 -0.295486 -2.601869 1.126878 1.421267 1.859325
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2/expr_1/expr_1 5.134405 2.393396 -1.013522 1.085443 -0.735240 -0.419007 -0.537858 1.216747 0.294495 4.442414 -0.565150 2.605387 0.071623 0.132183 -0.590823 0.943838 2.587498 0.153723 2.850545 0.446813
wb_dma_ch_rf/assign_23_ch_csr_dewe/expr_1/expr_2 5.331248 -1.484444 -0.901669 1.426963 1.141407 1.040417 -1.873363 1.893880 0.379831 0.884859 0.358562 0.927235 -1.605500 0.655758 -0.349784 2.138433 -0.904942 1.253438 0.908798 0.111895
wb_dma_de/wire_dma_busy -1.371932 -2.458002 -1.251952 -1.206014 -3.700660 1.408736 -2.212898 -2.256556 -2.752891 -3.924822 0.647137 3.345016 -2.773819 2.207460 2.335400 1.114244 -0.026339 1.623111 2.583293 -2.091826
wb_dma_ch_sel/always_37/if_1/if_1/cond 5.354592 0.569967 -2.139473 1.285637 0.224871 0.738235 -1.449968 0.766922 0.322985 2.062112 -0.384631 0.424802 -2.040715 -1.253974 -0.641952 1.247639 -1.320950 0.072842 0.708904 -0.634270
wb_dma_ch_pri_enc/always_2/if_1 1.829129 0.609966 0.264771 1.505372 -0.290276 -0.349256 -0.750062 -0.339684 0.193471 -0.091987 -1.138461 3.103333 -2.917156 -0.116117 -1.565735 -0.473587 -3.369264 1.423454 1.739302 -0.514148
wb_dma_de/always_6/if_1/stmt_1 2.902454 1.443255 -2.861763 -0.703856 -1.653177 2.581375 -1.459265 -4.259752 -2.670533 -1.259676 -0.804807 -2.555254 -1.502053 -1.671962 2.230175 2.554788 0.310119 -1.583032 0.481695 -3.687294
wb_dma_ch_rf/input_de_txsz_we 3.063023 1.626494 -2.021827 -1.244181 -1.119281 -0.193337 -2.095764 -0.093456 -1.426273 2.459733 -1.456419 -0.850487 -1.963356 -2.305955 2.906610 1.549976 -2.095531 -2.823031 0.535859 -0.914857
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.735948 1.448429 0.818142 0.219270 -0.101094 -0.456099 0.255301 0.909854 -0.080514 -2.043609 -1.216050 1.560664 -1.723958 -1.157789 -1.657284 -0.765439 -3.223495 -0.741850 2.093296 -1.026802
wb_dma_wb_if/input_wb_addr_i -3.481903 3.122558 5.271453 1.394508 -3.647895 -4.867600 2.420147 3.103870 2.243047 2.598213 -2.774397 3.604294 1.756668 -1.059815 2.721250 -1.189916 -1.102262 -1.396963 0.490204 2.618531
wb_dma_ch_sel/always_7/stmt_1 5.354592 0.569967 -2.139473 1.285637 0.224871 0.738235 -1.449968 0.766922 0.322985 2.062112 -0.384631 0.424802 -2.040715 -1.253974 -0.641952 1.247639 -1.320950 0.072842 0.708904 -0.634270
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1 2.819369 -1.471995 2.536513 1.139115 -0.535948 -0.326971 4.235286 -3.556817 3.139355 0.030740 1.731614 -0.163629 0.094207 3.440680 -2.878606 0.340044 1.775540 2.049057 0.612132 1.182407
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2 3.726734 0.220539 1.716001 0.416427 2.265315 -0.874122 -1.430519 2.162304 2.012145 1.879399 -0.962040 0.133107 -3.019441 -1.192341 0.635092 1.577883 -4.800404 0.157121 -3.221316 1.200059
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.545793 -0.232717 -1.569561 -3.094207 -1.601900 -3.079536 1.041298 -1.470524 2.255748 3.789202 1.486242 -2.275481 1.042762 -1.143422 0.812373 -2.263488 -0.902407 -0.084063 0.089454 -0.266060
wb_dma_ch_rf/always_4/if_1/block_1 -0.696738 0.516932 -2.774773 2.589522 0.841541 1.239763 -0.315271 4.099566 0.905626 0.038153 1.618434 1.119265 1.390642 -0.836512 -0.494994 0.091784 -0.278051 -0.942185 4.551895 -1.155292
wb_dma_de/reg_dma_abort_r 1.278647 -0.033835 0.853008 -0.054614 -0.304643 -2.371740 0.108130 -2.007707 2.191625 2.911043 0.001603 2.565197 -1.662686 0.699835 -0.745045 -1.126191 -2.476831 3.366466 -0.025844 0.220635
wb_dma_ch_sel/input_ch2_txsz 5.354592 0.569967 -2.139473 1.285637 0.224871 0.738235 -1.449968 0.766922 0.322985 2.062112 -0.384631 0.424802 -2.040715 -1.253974 -0.641952 1.247639 -1.320950 0.072842 0.708904 -0.634270
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.735948 1.448429 0.818142 0.219270 -0.101094 -0.456099 0.255301 0.909854 -0.080514 -2.043609 -1.216050 1.560664 -1.723958 -1.157789 -1.657284 -0.765439 -3.223495 -0.741850 2.093296 -1.026802
wb_dma_ch_sel/input_ch5_csr 2.278032 -0.073318 0.676758 -0.679316 2.395795 -0.132036 -0.348133 -2.487877 1.101784 2.563736 -0.205954 -0.933255 0.158949 0.286694 0.565798 1.698813 0.523331 2.620631 -3.682515 0.145442
wb_dma_ch_sel/assign_150_req_p0 0.516846 0.464357 -1.567291 -2.473415 -0.723711 -2.057889 -0.559528 -3.593974 0.228489 4.651435 0.309872 0.363670 -0.150895 0.829231 2.194840 -0.751692 -0.518943 1.933168 0.575369 -0.270977
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.735948 1.448429 0.818142 0.219270 -0.101094 -0.456099 0.255301 0.909854 -0.080514 -2.043609 -1.216050 1.560664 -1.723958 -1.157789 -1.657284 -0.765439 -3.223495 -0.741850 2.093296 -1.026802
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/cond -0.549631 -0.783433 -0.695200 -1.673345 -0.286843 -2.301645 0.396433 1.079330 1.108096 2.579072 1.187457 1.811582 0.998428 1.597591 0.776486 -0.385533 0.159148 1.349065 3.642450 0.149001
wb_dma_ch_sel/assign_155_req_p0 0.516846 0.464357 -1.567291 -2.473415 -0.723711 -2.057889 -0.559528 -3.593974 0.228489 4.651435 0.309872 0.363670 -0.150895 0.829231 2.194840 -0.751692 -0.518943 1.933168 0.575369 -0.270977
wb_dma_ch_sel/always_43/case_1/stmt_4 3.673828 -0.733666 -1.620746 1.054485 -0.157968 -0.541005 -1.215354 -0.100730 1.030010 2.180232 0.332399 2.050522 -1.858123 0.141179 -0.708251 0.288392 -2.323174 2.394606 2.083399 -0.822440
wb_dma_ch_sel/always_43/case_1/stmt_3 5.354592 0.569967 -2.139473 1.285637 0.224871 0.738235 -1.449968 0.766922 0.322985 2.062112 -0.384631 0.424802 -2.040715 -1.253974 -0.641952 1.247639 -1.320950 0.072842 0.708904 -0.634270
wb_dma_ch_sel/always_43/case_1/stmt_2 3.199330 3.110324 1.756619 1.789297 0.032689 -0.330569 -0.350711 3.488539 0.481562 0.174436 -1.650064 2.029724 -1.174347 -1.797534 -1.651322 0.678600 -2.003901 -1.484794 1.726280 -0.130558
wb_dma_ch_sel/always_43/case_1/stmt_1 4.235076 2.562706 -2.253784 -0.477541 0.322780 1.464556 -2.117221 -1.937575 -2.206187 2.077107 -1.550237 -0.624022 -1.427068 -1.113417 1.663545 2.103227 0.164612 -0.798945 0.434010 -1.598881
wb_dma_de/always_19/stmt_1/expr_1 3.283312 -1.829867 3.278491 -5.608630 -1.150791 -4.756253 1.275183 1.012562 1.186905 -0.920269 -0.075517 -1.158455 0.956843 0.765730 -3.813053 -0.699046 1.406070 1.113600 2.170011 -0.690589
wb_dma_ch_rf/wire_ch_err_we 1.278647 -0.033835 0.853008 -0.054614 -0.304643 -2.371740 0.108130 -2.007707 2.191625 2.911043 0.001603 2.565197 -1.662686 0.699835 -0.745045 -1.126191 -2.476831 3.366466 -0.025844 0.220635
wb_dma_ch_rf/always_8/stmt_1/expr_1/expr_1 -3.224004 -2.195594 0.214853 -1.746511 -2.690426 -0.790812 0.005702 -0.012519 -0.212530 -3.565399 1.603851 1.131860 -0.660331 1.223892 0.413763 -1.181328 -1.887663 0.493642 3.361362 -1.423619
wb_dma_rf/wire_ch1_adr1 0.969862 -1.417477 -1.349278 0.893887 -1.200452 0.350876 0.235647 -0.205008 1.076059 -1.846483 1.185340 -1.898524 -0.384536 -1.626966 -1.658410 -0.752043 -2.323668 0.057508 0.904815 -1.986271
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1 -2.127758 2.089200 0.450429 1.749362 4.258657 2.222392 -1.607132 -2.252374 0.710758 2.196208 3.018284 -1.902243 -0.292213 3.549275 4.406563 -0.757516 -6.444742 2.821191 -1.430011 1.033692
assert_wb_dma_wb_if/input_pt_sel_i 0.427276 -0.810538 -0.393780 0.046692 1.416211 0.295771 0.701373 1.775629 1.034400 -1.755918 0.198938 -0.618822 -0.824155 -2.079278 -2.724726 1.111834 -1.924289 -2.334799 2.462238 -1.757147
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/cond 0.363797 -3.066058 0.570735 -5.148011 0.142306 -4.817443 0.924933 0.289183 3.336752 1.976860 0.312983 -1.020411 -0.309474 -1.305680 0.517586 0.864567 -1.685205 1.339364 -0.786727 -1.106461
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.735948 1.448429 0.818142 0.219270 -0.101094 -0.456099 0.255301 0.909854 -0.080514 -2.043609 -1.216050 1.560664 -1.723958 -1.157789 -1.657284 -0.765439 -3.223495 -0.741850 2.093296 -1.026802
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2/expr_1/expr_1 3.673828 -0.733666 -1.620746 1.054485 -0.157968 -0.541005 -1.215354 -0.100730 1.030010 2.180232 0.332399 2.050522 -1.858123 0.141179 -0.708251 0.288392 -2.323174 2.394606 2.083399 -0.822440
wb_dma_rf/input_paused 0.704493 1.798988 0.265814 -1.020034 0.334051 -0.390332 1.605792 0.478163 -0.527674 0.290250 -0.259751 0.388604 -0.340822 1.385130 0.132033 0.622384 -0.963852 -2.687768 5.136884 0.189907
wb_dma/wire_mast0_adr 2.702028 1.558994 -4.076048 -0.667695 0.070721 1.422096 1.132828 0.598056 1.191477 2.748929 3.363858 -3.233408 0.879319 0.605686 -0.424554 -1.404145 0.699041 -2.107917 3.393075 0.170928
wb_dma_ch_pri_enc/inst_u8 1.829129 0.609966 0.264771 1.505372 -0.290276 -0.349256 -0.750062 -0.339684 0.193471 -0.091987 -1.138461 3.103333 -2.917156 -0.116117 -1.565735 -0.473587 -3.369264 1.423454 1.739302 -0.514148
wb_dma_ch_sel/assign_148_req_p0/expr_1 0.516846 0.464357 -1.567291 -2.473415 -0.723711 -2.057889 -0.559528 -3.593974 0.228489 4.651435 0.309872 0.363670 -0.150895 0.829231 2.194840 -0.751692 -0.518943 1.933168 0.575369 -0.270977
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_2 -1.616376 1.531462 -1.106153 -2.938608 -0.195676 -1.154861 -0.696339 -0.497358 -1.523431 0.612293 -1.210439 -0.245422 -0.080192 -1.284336 2.285811 0.529029 -1.448500 -1.485944 2.000852 -1.714880
wb_dma_ch_arb/always_2/block_1 2.727704 -3.255624 0.674059 1.546075 -0.977793 -1.539778 0.225054 -2.527152 3.374477 1.744596 1.196774 -0.767658 -0.458027 -0.628404 -2.474693 -1.535535 -1.122674 4.082222 -4.228462 0.378807
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1 3.710525 0.393332 -2.173733 -1.309601 0.696817 0.306079 -1.984789 -1.829452 -0.906485 2.023948 -0.922784 -0.879604 -2.107384 -1.053484 1.649173 1.893346 -1.890637 0.316683 -0.584905 -1.420531
wb_dma_ch_sel/always_40/case_1/cond 3.556194 -3.618345 -0.597734 3.171031 -0.487640 1.425506 -2.035029 -0.067356 0.269514 -1.250613 1.736712 -0.318015 -1.841979 1.556653 -0.107266 0.189142 -3.784243 2.129259 1.333175 -0.318137
wb_dma_ch_rf/assign_22_ch_err_we 1.278647 -0.033835 0.853008 -0.054614 -0.304643 -2.371740 0.108130 -2.007707 2.191625 2.911043 0.001603 2.565197 -1.662686 0.699835 -0.745045 -1.126191 -2.476831 3.366466 -0.025844 0.220635
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.545793 -0.232717 -1.569561 -3.094207 -1.601900 -3.079536 1.041298 -1.470524 2.255748 3.789202 1.486242 -2.275481 1.042762 -1.143422 0.812373 -2.263488 -0.902407 -0.084063 0.089454 -0.266060
wb_dma_ch_rf/wire_pointer 1.176309 -2.844885 0.304356 7.288095 -0.950103 1.344189 -1.420860 -0.441227 0.494346 1.515923 0.849211 -0.046261 0.746983 0.179106 2.777246 1.461139 -3.731135 -0.069541 2.140152 -0.413822
wb_dma_ch_pri_enc/always_2/if_1/if_1 1.829129 0.609966 0.264771 1.505372 -0.290276 -0.349256 -0.750062 -0.339684 0.193471 -0.091987 -1.138461 3.103333 -2.917156 -0.116117 -1.565735 -0.473587 -3.369264 1.423454 1.739302 -0.514148
wb_dma_ch_pri_enc/wire_pri19_out 1.829129 0.609966 0.264771 1.505372 -0.290276 -0.349256 -0.750062 -0.339684 0.193471 -0.091987 -1.138461 3.103333 -2.917156 -0.116117 -1.565735 -0.473587 -3.369264 1.423454 1.739302 -0.514148
wb_dma_ch_sel/assign_5_pri1 0.781843 0.347836 -0.596760 -0.469113 -0.339872 -0.144412 -0.493282 -1.436802 -0.450862 -2.256564 -1.393381 1.085531 -3.434761 -1.279930 -1.944250 -0.753323 -4.196990 0.612387 1.151434 -1.895115
wb_dma_rf/inst_u26 1.278647 -0.033835 0.853008 -0.054614 -0.304643 -2.371740 0.108130 -2.007707 2.191625 2.911043 0.001603 2.565197 -1.662686 0.699835 -0.745045 -1.126191 -2.476831 3.366466 -0.025844 0.220635
wb_dma_rf/inst_u27 1.278647 -0.033835 0.853008 -0.054614 -0.304643 -2.371740 0.108130 -2.007707 2.191625 2.911043 0.001603 2.565197 -1.662686 0.699835 -0.745045 -1.126191 -2.476831 3.366466 -0.025844 0.220635
wb_dma_de/always_23/block_1/case_1/block_10 5.134405 2.393396 -1.013522 1.085443 -0.735240 -0.419007 -0.537858 1.216747 0.294495 4.442414 -0.565150 2.605387 0.071623 0.132183 -0.590823 0.943838 2.587498 0.153723 2.850545 0.446813
wb_dma_de/always_23/block_1/case_1/block_11 5.653702 0.084491 -1.593435 -0.183963 0.067268 -1.469772 -0.290934 2.462398 2.097884 4.894333 0.233110 1.491743 -0.943648 -0.456908 -0.549653 1.352774 0.851071 0.289347 0.764258 1.047106
wb_dma_rf/inst_u22 1.278647 -0.033835 0.853008 -0.054614 -0.304643 -2.371740 0.108130 -2.007707 2.191625 2.911043 0.001603 2.565197 -1.662686 0.699835 -0.745045 -1.126191 -2.476831 3.366466 -0.025844 0.220635
wb_dma_rf/inst_u23 1.278647 -0.033835 0.853008 -0.054614 -0.304643 -2.371740 0.108130 -2.007707 2.191625 2.911043 0.001603 2.565197 -1.662686 0.699835 -0.745045 -1.126191 -2.476831 3.366466 -0.025844 0.220635
wb_dma_rf/inst_u20 1.278647 -0.033835 0.853008 -0.054614 -0.304643 -2.371740 0.108130 -2.007707 2.191625 2.911043 0.001603 2.565197 -1.662686 0.699835 -0.745045 -1.126191 -2.476831 3.366466 -0.025844 0.220635
wb_dma_de/assign_86_de_ack 5.439284 0.007089 0.130695 1.631775 -0.445547 0.062297 -1.589873 1.608954 -0.198042 3.007140 -0.061454 2.609544 0.007846 1.764376 0.150701 1.606520 1.989202 1.147551 2.774400 1.009016
wb_dma_rf/inst_u28 1.278647 -0.033835 0.853008 -0.054614 -0.304643 -2.371740 0.108130 -2.007707 2.191625 2.911043 0.001603 2.565197 -1.662686 0.699835 -0.745045 -1.126191 -2.476831 3.366466 -0.025844 0.220635
wb_dma_rf/inst_u29 1.278647 -0.033835 0.853008 -0.054614 -0.304643 -2.371740 0.108130 -2.007707 2.191625 2.911043 0.001603 2.565197 -1.662686 0.699835 -0.745045 -1.126191 -2.476831 3.366466 -0.025844 0.220635
wb_dma_ch_sel/always_1/stmt_1 5.439284 0.007089 0.130695 1.631775 -0.445547 0.062297 -1.589873 1.608954 -0.198042 3.007140 -0.061454 2.609544 0.007846 1.764376 0.150701 1.606520 1.989202 1.147551 2.774400 1.009016
wb_dma_de/always_6/if_1/if_1/cond/expr_1 2.881303 1.718353 -1.603843 -1.791597 0.028116 1.024343 -1.709968 0.157112 -2.471814 -1.048909 -1.509362 -1.535149 -1.299764 -2.005419 1.063939 2.393640 -1.201532 -2.366257 1.604125 -2.616037
wb_dma_ch_sel/assign_142_req_p0/expr_1 0.516846 0.464357 -1.567291 -2.473415 -0.723711 -2.057889 -0.559528 -3.593974 0.228489 4.651435 0.309872 0.363670 -0.150895 0.829231 2.194840 -0.751692 -0.518943 1.933168 0.575369 -0.270977
wb_dma_rf/inst_check_wb_dma_rf -1.652958 0.711168 -0.592538 0.274392 -1.361975 -1.187741 -0.688053 1.632014 -0.829725 -0.498756 -0.945794 1.541977 1.561036 -1.906817 -2.128426 -2.043816 -0.131272 0.777656 2.951705 -1.924841
wb_dma_rf/reg_wb_rf_dout -4.470226 0.219806 -0.108625 2.242322 0.371254 -1.163767 1.457562 0.064886 -1.416026 -1.605691 -2.382446 -0.261940 2.439295 -1.677117 0.734010 0.497645 -1.855440 -0.807917 3.102441 -3.272393
wb_dma/input_dma_req_i 5.439284 0.007089 0.130695 1.631775 -0.445547 0.062297 -1.589873 1.608954 -0.198042 3.007140 -0.061454 2.609544 0.007846 1.764376 0.150701 1.606520 1.989202 1.147551 2.774400 1.009016
wb_dma_de/input_am1 1.404678 1.258332 0.137362 -1.814862 0.794122 -0.768627 0.466258 -0.586353 -0.337931 -0.963332 -0.296836 -0.925791 1.969855 -0.734794 -3.143095 -0.131501 0.891546 1.607843 3.035800 -2.956770
wb_dma_de/input_am0 -1.251453 0.774861 0.100490 -3.454874 2.228411 -1.384080 0.709618 2.123267 1.666856 0.328618 1.639229 -1.270209 1.092872 -0.067937 1.703654 1.948342 -2.525236 -0.515089 2.636428 -1.698219
wb_dma_ch_sel/reg_next_start 1.249899 3.798646 2.258963 -0.987491 1.094061 -0.438166 0.823344 -4.117574 -1.602756 0.525319 -2.783760 2.156755 -0.827966 1.004547 -0.757964 1.439991 0.575015 0.847312 1.771411 -1.246843
wb_dma_ch_sel/input_ch4_csr 2.278032 -0.073318 0.676758 -0.679316 2.395795 -0.132036 -0.348133 -2.487877 1.101784 2.563736 -0.205954 -0.933255 0.158949 0.286694 0.565798 1.698813 0.523331 2.620631 -3.682515 0.145442
wb_dma/wire_mast0_dout 4.689405 -2.505370 0.727106 0.798761 0.241451 -1.602541 -1.701280 4.927457 1.383721 3.536956 0.756133 1.096912 -1.262501 1.186429 1.732376 1.954358 -1.444914 -0.143743 -0.459118 2.796171
wb_dma_ch_sel/assign_107_valid 1.041904 -0.086167 -1.053226 -2.564340 0.579889 -1.663107 -1.083328 -2.863317 -0.113791 3.242915 -0.210667 1.229294 -0.738767 1.055444 2.271089 1.262213 -1.118284 2.712760 1.120386 -1.269591
wb_dma/wire_next_ch 2.876940 1.767645 1.626966 -0.693315 1.721118 -0.341517 -1.649042 -2.106717 -1.404688 1.369048 -2.289841 2.664767 -1.182496 1.123347 -0.672547 1.228596 0.604502 3.309165 -0.648910 -0.342071
wb_dma_rf/wire_ch2_txsz 5.354592 0.569967 -2.139473 1.285637 0.224871 0.738235 -1.449968 0.766922 0.322985 2.062112 -0.384631 0.424802 -2.040715 -1.253974 -0.641952 1.247639 -1.320950 0.072842 0.708904 -0.634270
wb_dma_ch_rf/wire_ch_am0 -1.251453 0.774861 0.100490 -3.454874 2.228411 -1.384080 0.709618 2.123267 1.666856 0.328618 1.639229 -1.270209 1.092872 -0.067937 1.703654 1.948342 -2.525236 -0.515089 2.636428 -1.698219
wb_dma_ch_rf/wire_ch_am1 -0.566246 1.445430 0.044446 -0.773346 -0.461762 -1.079505 -0.552769 0.285601 -1.369274 -1.119577 -1.314290 0.075404 2.774766 -2.115813 -3.328398 -1.516569 1.130792 1.630408 2.777752 -3.250810
wb_dma/wire_ch6_csr 2.278032 -0.073318 0.676758 -0.679316 2.395795 -0.132036 -0.348133 -2.487877 1.101784 2.563736 -0.205954 -0.933255 0.158949 0.286694 0.565798 1.698813 0.523331 2.620631 -3.682515 0.145442
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.829129 0.609966 0.264771 1.505372 -0.290276 -0.349256 -0.750062 -0.339684 0.193471 -0.091987 -1.138461 3.103333 -2.917156 -0.116117 -1.565735 -0.473587 -3.369264 1.423454 1.739302 -0.514148
wb_dma_de/input_csr 1.305251 0.814290 5.395754 -0.338587 2.465075 -2.920058 0.200139 2.734728 3.938807 2.225269 -0.059440 0.106153 -0.522763 -0.197014 2.466863 3.197181 -4.766384 0.815444 -2.522286 0.487745
wb_dma_de/reg_read 2.597267 1.538051 0.002339 -0.424216 0.187478 -0.232808 -1.423940 -2.446797 -0.857737 0.805363 -2.177544 1.207885 -3.475525 -0.942206 0.181307 0.574284 -3.285478 0.597045 -0.757745 -0.839762
wb_dma/input_wb1_cyc_i 0.427276 -0.810538 -0.393780 0.046692 1.416211 0.295771 0.701373 1.775629 1.034400 -1.755918 0.198938 -0.618822 -0.824155 -2.079278 -2.724726 1.111834 -1.924289 -2.334799 2.462238 -1.757147
wb_dma_ch_rf/wire_ch_adr0_we -2.490213 -2.499140 -0.159417 -1.646538 1.922518 -1.816136 0.822908 1.740436 2.019222 0.969621 2.223560 1.597558 2.453961 2.206021 1.191423 1.709231 0.441488 3.331671 2.815171 -0.972033
wb_dma_ch_sel/assign_140_req_p0 0.516846 0.464357 -1.567291 -2.473415 -0.723711 -2.057889 -0.559528 -3.593974 0.228489 4.651435 0.309872 0.363670 -0.150895 0.829231 2.194840 -0.751692 -0.518943 1.933168 0.575369 -0.270977
wb_dma_rf/wire_ch3_txsz 3.673828 -0.733666 -1.620746 1.054485 -0.157968 -0.541005 -1.215354 -0.100730 1.030010 2.180232 0.332399 2.050522 -1.858123 0.141179 -0.708251 0.288392 -2.323174 2.394606 2.083399 -0.822440
wb_dma_rf/input_wb_rf_din -0.254678 3.248384 1.403643 1.852513 -1.690232 -1.253451 0.199592 0.307021 1.520085 6.823081 2.068988 1.076334 3.004709 0.305557 4.664797 0.985160 1.025902 -3.209611 2.970976 1.242910
wb_dma_ch_rf/assign_14_ch_adr0_we/expr_1 -2.490213 -2.499140 -0.159417 -1.646538 1.922518 -1.816136 0.822908 1.740436 2.019222 0.969621 2.223560 1.597558 2.453961 2.206021 1.191423 1.709231 0.441488 3.331671 2.815171 -0.972033
wb_dma_de/always_18/stmt_1/expr_1/expr_2 -0.334832 0.691632 -2.812232 -1.091502 -1.969014 -0.979448 0.574386 -0.277248 0.458948 2.024293 1.336068 -1.722816 1.143397 -1.121983 -0.347762 -2.748295 -0.359116 -1.372689 2.676239 -0.565557
wb_dma_pri_enc_sub/reg_pri_out_d1 1.829129 0.609966 0.264771 1.505372 -0.290276 -0.349256 -0.750062 -0.339684 0.193471 -0.091987 -1.138461 3.103333 -2.917156 -0.116117 -1.565735 -0.473587 -3.369264 1.423454 1.739302 -0.514148
wb_dma_ch_rf/always_19/if_1/block_1 -0.853870 1.293716 -1.464820 -2.310668 0.695921 0.260197 -1.101788 -0.322381 -2.440204 -0.969811 -1.291976 0.146847 -0.389393 -0.678472 1.383307 1.323644 -0.995532 -0.937478 2.747982 -2.260058
wb_dma_ch_rf/always_2 3.556194 -3.618345 -0.597734 3.171031 -0.487640 1.425506 -2.035029 -0.067356 0.269514 -1.250613 1.736712 -0.318015 -1.841979 1.556653 -0.107266 0.189142 -3.784243 2.129259 1.333175 -0.318137
wb_dma_ch_rf/always_1 -0.626634 0.212397 -1.931533 -3.361792 0.794324 -0.879326 -1.262330 0.101503 -2.502132 1.802204 -0.445005 2.372516 1.048753 2.123592 2.103326 1.343664 2.042109 1.142833 4.781635 -0.881549
wb_dma_de/input_mast0_drdy 1.157693 3.350584 -1.992376 -2.451786 3.854052 2.377971 1.276099 -0.167642 1.518606 1.006485 2.252667 2.600915 -4.148785 2.884206 -0.492969 1.665467 0.082410 0.029513 0.328064 0.843778
wb_dma_ch_rf/always_6 3.368415 -1.135633 3.802500 0.832148 -0.334615 -0.770941 3.719882 -2.079397 3.523190 0.182025 1.787916 -1.262734 -0.231568 3.004437 -1.464869 1.054216 -0.352449 0.839930 -0.240714 1.581969
wb_dma_ch_rf/always_5 0.609533 -0.295428 -2.874549 1.448811 0.007716 0.930054 -0.804480 3.649882 0.941281 -0.779284 1.688791 0.311884 0.378401 -1.274949 -1.650224 -0.898006 -0.575854 0.030781 2.568385 -1.159714
wb_dma_ch_rf/always_4 -0.696738 0.516932 -2.774773 2.589522 0.841541 1.239763 -0.315271 4.099566 0.905626 0.038153 1.618434 1.119265 1.390642 -0.836512 -0.494994 0.091784 -0.278051 -0.942185 4.551895 -1.155292
wb_dma_ch_rf/always_9 1.278647 -0.033835 0.853008 -0.054614 -0.304643 -2.371740 0.108130 -2.007707 2.191625 2.911043 0.001603 2.565197 -1.662686 0.699835 -0.745045 -1.126191 -2.476831 3.366466 -0.025844 0.220635
wb_dma_ch_rf/always_8 -3.212333 -1.675135 -0.958257 -3.347655 -2.325001 0.265839 -1.469796 -1.685661 -2.453103 -4.155866 0.616544 0.724291 -1.133075 0.795583 1.943103 0.223982 -1.052071 0.487799 2.552246 -2.730280
assert_wb_dma_rf/input_wb_rf_dout -1.652958 0.711168 -0.592538 0.274392 -1.361975 -1.187741 -0.688053 1.632014 -0.829725 -0.498756 -0.945794 1.541977 1.561036 -1.906817 -2.128426 -2.043816 -0.131272 0.777656 2.951705 -1.924841
wb_dma/wire_wb1_addr_o 0.306830 -1.720404 -0.676360 -2.654771 0.079235 -2.372156 1.226689 1.992473 2.976970 0.126043 1.233436 -3.004533 0.933371 -2.749341 -1.044721 -0.006564 -1.950085 -0.801526 0.374013 -1.742646
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.829129 0.609966 0.264771 1.505372 -0.290276 -0.349256 -0.750062 -0.339684 0.193471 -0.091987 -1.138461 3.103333 -2.917156 -0.116117 -1.565735 -0.473587 -3.369264 1.423454 1.739302 -0.514148
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.859772 -0.734675 -0.611813 -4.655763 0.548267 -3.990202 0.628426 -1.413106 1.946364 3.057364 0.815143 0.566581 0.448260 0.518330 1.891823 0.095673 -2.027617 2.585845 1.907473 -1.614507
wb_dma_wb_slv/always_5/stmt_1/expr_1 -1.411544 1.591619 -1.273351 -2.737420 -1.922575 -3.418862 0.511439 -0.148211 1.066685 4.997966 0.688232 0.215433 1.140942 -0.326198 2.354989 -2.028878 -0.844192 -1.016677 2.810989 0.357053
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1 0.485335 -0.165399 2.358692 1.175810 -2.385985 -1.475641 -1.724314 0.730171 3.199632 1.693204 2.643742 1.459417 1.349281 -0.116706 -1.158242 -3.102514 1.347026 4.507900 -4.508652 0.836576
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_2 -2.431650 3.313439 0.984523 -2.186940 -1.669947 -4.044413 1.510576 0.031722 1.877085 3.663286 -0.455805 1.568423 -0.042600 -0.995511 -0.675684 -4.258759 -2.340396 -0.772296 1.705982 1.257470
wb_dma_ch_sel/inst_check_wb_dma_ch_sel 2.565137 -1.059662 -2.560466 -0.850248 -0.322728 -0.692029 -1.004700 -1.332268 0.589722 0.571591 0.207133 0.566087 -2.334166 -0.799707 -0.959109 -0.115895 -3.401938 2.073211 2.045974 -2.271372
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.735948 1.448429 0.818142 0.219270 -0.101094 -0.456099 0.255301 0.909854 -0.080514 -2.043609 -1.216050 1.560664 -1.723958 -1.157789 -1.657284 -0.765439 -3.223495 -0.741850 2.093296 -1.026802
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.614403 -2.248004 -2.158356 1.993928 1.010533 -0.139819 -0.202508 0.704541 2.402264 1.142609 1.311259 3.397944 -0.561923 0.326737 -2.509408 0.474912 -0.385640 4.848544 1.301038 -1.285691
wb_dma_wb_slv/reg_slv_dout -0.287701 2.752380 1.959377 1.591795 -1.571749 -2.421187 0.990245 1.812542 3.219311 7.468855 2.380013 1.493998 2.518021 0.886866 3.957879 -0.274971 0.594496 -2.853516 2.412008 2.708658
wb_dma_ch_pri_enc/always_2 1.829129 0.609966 0.264771 1.505372 -0.290276 -0.349256 -0.750062 -0.339684 0.193471 -0.091987 -1.138461 3.103333 -2.917156 -0.116117 -1.565735 -0.473587 -3.369264 1.423454 1.739302 -0.514148
wb_dma_ch_pri_enc/always_4 1.829129 0.609966 0.264771 1.505372 -0.290276 -0.349256 -0.750062 -0.339684 0.193471 -0.091987 -1.138461 3.103333 -2.917156 -0.116117 -1.565735 -0.473587 -3.369264 1.423454 1.739302 -0.514148
wb_dma/inst_u3 0.272382 -0.693498 2.329543 2.790456 -3.010716 -1.251050 1.297829 -0.453260 2.839565 1.164312 1.515006 0.510389 -0.021388 0.370501 -1.297352 -2.296693 0.571424 0.782055 -2.760919 1.924742
wb_dma_wb_slv/always_1/stmt_1 -3.199229 2.809637 6.690963 1.555882 -2.816672 -4.464774 0.936454 2.181298 2.612076 3.819955 -1.106243 3.886007 2.779400 -1.192937 2.436697 -0.034603 -1.036400 -1.626644 1.379524 1.119452
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.545793 -0.232717 -1.569561 -3.094207 -1.601900 -3.079536 1.041298 -1.470524 2.255748 3.789202 1.486242 -2.275481 1.042762 -1.143422 0.812373 -2.263488 -0.902407 -0.084063 0.089454 -0.266060
wb_dma_rf/wire_ch0_am0 -1.251453 0.774861 0.100490 -3.454874 2.228411 -1.384080 0.709618 2.123267 1.666856 0.328618 1.639229 -1.270209 1.092872 -0.067937 1.703654 1.948342 -2.525236 -0.515089 2.636428 -1.698219
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.545793 -0.232717 -1.569561 -3.094207 -1.601900 -3.079536 1.041298 -1.470524 2.255748 3.789202 1.486242 -2.275481 1.042762 -1.143422 0.812373 -2.263488 -0.902407 -0.084063 0.089454 -0.266060
wb_dma_wb_mast/wire_mast_drdy 2.240056 3.882056 -2.400875 -0.889894 4.969488 1.788000 2.586072 -0.554466 3.939056 3.172094 2.319137 0.755470 -4.048114 2.010939 -1.301461 0.287343 -1.366957 0.715617 -1.177279 1.536818
wb_dma_wb_if/wire_mast_pt_out 0.415342 0.359061 -1.968399 0.111462 -2.162894 -0.218648 0.125789 2.282645 -0.509313 -1.032138 -0.404416 0.247355 -1.779534 -0.877357 -0.109381 -1.638959 -2.237434 -2.428632 2.913659 0.337804
wb_dma_ch_sel/assign_95_valid/expr_1 -0.953913 5.726517 -0.435995 -3.185396 2.636652 -0.392505 -0.265872 -4.522989 0.391358 5.000533 -0.041075 0.566761 0.796174 0.814932 2.142461 -0.055047 1.591070 3.356868 -1.383046 -1.319335
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.829129 0.609966 0.264771 1.505372 -0.290276 -0.349256 -0.750062 -0.339684 0.193471 -0.091987 -1.138461 3.103333 -2.917156 -0.116117 -1.565735 -0.473587 -3.369264 1.423454 1.739302 -0.514148
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.829129 0.609966 0.264771 1.505372 -0.290276 -0.349256 -0.750062 -0.339684 0.193471 -0.091987 -1.138461 3.103333 -2.917156 -0.116117 -1.565735 -0.473587 -3.369264 1.423454 1.739302 -0.514148
wb_dma_pri_enc_sub/always_3/if_1/stmt_1 1.829129 0.609966 0.264771 1.505372 -0.290276 -0.349256 -0.750062 -0.339684 0.193471 -0.091987 -1.138461 3.103333 -2.917156 -0.116117 -1.565735 -0.473587 -3.369264 1.423454 1.739302 -0.514148
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1 1.657563 -2.251386 -2.670938 0.448953 -1.832496 -1.519918 0.298290 -2.382078 3.349798 4.375117 2.259772 -1.365316 -0.249222 -0.964729 -0.269684 -2.450967 -1.068851 2.084775 -2.100042 0.475572
wb_dma/constraint_slv0_din -1.568355 2.611879 0.306961 -1.077490 -1.039537 -0.763241 -0.650945 0.972729 -1.762203 0.349214 0.358288 2.796609 0.099261 2.162628 0.730099 -1.750882 -0.614420 -1.146221 5.928600 0.242388
wb_dma_de/always_4/if_1/if_1 0.182538 1.667586 0.142891 -1.327347 -0.158594 -1.151641 -0.946779 -3.435640 -0.905054 0.720899 -1.952576 1.955543 -2.854151 -0.392489 0.585233 -0.209653 -3.750493 1.333142 0.790990 -1.503827
wb_dma_rf/always_2 -1.486886 -0.398140 2.174463 0.725162 1.755803 -1.535250 -0.911064 -0.960944 -1.309012 2.333332 -1.474111 3.918543 -1.893337 3.730374 2.149185 -0.577599 -3.245274 0.879320 1.561507 3.108891
wb_dma_rf/inst_u24 1.278647 -0.033835 0.853008 -0.054614 -0.304643 -2.371740 0.108130 -2.007707 2.191625 2.911043 0.001603 2.565197 -1.662686 0.699835 -0.745045 -1.126191 -2.476831 3.366466 -0.025844 0.220635
wb_dma_rf/always_1 -4.470226 0.219806 -0.108625 2.242322 0.371254 -1.163767 1.457562 0.064886 -1.416026 -1.605691 -2.382446 -0.261940 2.439295 -1.677117 0.734010 0.497645 -1.855440 -0.807917 3.102441 -3.272393
wb_dma_ch_sel/always_38 1.138101 3.884754 1.526319 -1.451369 -0.099056 -0.974322 0.510969 -5.341857 -1.873778 2.231392 -2.721344 1.325137 -0.698214 0.836995 -0.072505 -0.172026 0.664262 0.523921 0.814263 -0.350635
wb_dma_ch_sel/always_39 1.182589 -0.517590 -2.274665 -3.052129 -0.485796 -2.340302 -0.362892 -3.251469 1.541524 2.214047 0.349562 -1.203636 -1.740659 -1.644918 0.263318 -0.781457 -4.053058 2.058707 0.184448 -2.563355
wb_dma_ch_sel/always_37 0.199213 -3.377980 3.131062 -0.041643 -1.248250 -0.805682 -0.638601 -3.754041 1.111639 -1.691898 0.206478 3.132721 -1.138967 1.980355 1.106551 2.731784 1.091074 5.469555 -2.626943 -1.346462
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.859772 -0.734675 -0.611813 -4.655763 0.548267 -3.990202 0.628426 -1.413106 1.946364 3.057364 0.815143 0.566581 0.448260 0.518330 1.891823 0.095673 -2.027617 2.585845 1.907473 -1.614507
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1 -0.689239 1.841004 3.501633 -0.879478 2.010854 -1.291066 0.699383 -2.242327 2.227933 -1.544348 -0.973802 -1.349853 -0.057924 -2.909465 0.280502 3.416993 -3.635975 2.154433 -3.939046 -4.184865
wb_dma_ch_sel/assign_10_pri3 2.565137 -1.059662 -2.560466 -0.850248 -0.322728 -0.692029 -1.004700 -1.332268 0.589722 0.571591 0.207133 0.566087 -2.334166 -0.799707 -0.959109 -0.115895 -3.401938 2.073211 2.045974 -2.271372
wb_dma_rf/inst_u21 1.278647 -0.033835 0.853008 -0.054614 -0.304643 -2.371740 0.108130 -2.007707 2.191625 2.911043 0.001603 2.565197 -1.662686 0.699835 -0.745045 -1.126191 -2.476831 3.366466 -0.025844 0.220635
wb_dma_rf/wire_ch3_adr0 -0.716350 -4.166002 -0.720665 -1.268901 0.153843 -1.491399 0.950816 1.844885 2.012772 -2.152475 2.121366 0.898522 0.324775 1.077693 -2.359962 -0.128188 -0.830249 2.918067 2.324542 -1.247563
wb_dma_ch_rf/input_dma_busy -3.212333 -1.675135 -0.958257 -3.347655 -2.325001 0.265839 -1.469796 -1.685661 -2.453103 -4.155866 0.616544 0.724291 -1.133075 0.795583 1.943103 0.223982 -1.052071 0.487799 2.552246 -2.730280
wb_dma_ch_sel/assign_134_req_p0 -0.417238 -2.577156 -3.764025 -0.977196 -1.965168 -0.936140 -0.368907 -4.749912 1.180690 3.978402 1.480272 -0.993752 -0.794530 -0.202976 1.912644 -1.966329 -0.404568 1.952565 -2.374595 0.261051
wb_dma/wire_wb0m_data_o -2.586788 -0.303568 -0.264349 -1.582376 -2.773482 -1.402674 2.516443 2.465294 2.632472 -2.556312 2.818574 -1.495559 1.811935 -2.062283 -0.873903 -0.976603 -1.457550 -2.380778 4.154737 -2.909059
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.859772 -0.734675 -0.611813 -4.655763 0.548267 -3.990202 0.628426 -1.413106 1.946364 3.057364 0.815143 0.566581 0.448260 0.518330 1.891823 0.095673 -2.027617 2.585845 1.907473 -1.614507
wb_dma_ch_rf/always_6/if_1 3.368415 -1.135633 3.802500 0.832148 -0.334615 -0.770941 3.719882 -2.079397 3.523190 0.182025 1.787916 -1.262734 -0.231568 3.004437 -1.464869 1.054216 -0.352449 0.839930 -0.240714 1.581969
wb_dma -0.361879 0.283338 1.230084 -0.109866 0.436679 0.559563 0.084750 -1.477865 -0.536691 0.249205 -0.392166 -0.812736 0.501239 0.657478 0.924865 0.479986 1.904158 -0.016946 -2.982028 1.110013
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1/expr_1 1.892315 0.363728 -0.517164 0.237176 -0.470474 0.365567 -0.867978 -3.758219 -0.190984 -0.490395 -1.283161 -0.195842 -2.958472 -1.621554 -0.582929 0.149043 -2.997113 1.191028 -2.075498 -1.732052
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1/expr_2 -0.853870 1.293716 -1.464820 -2.310668 0.695921 0.260197 -1.101788 -0.322381 -2.440204 -0.969811 -1.291976 0.146847 -0.389393 -0.678472 1.383307 1.323644 -0.995532 -0.937478 2.747982 -2.260058
assert_wb_dma_rf/input_wb_rf_adr -1.652958 0.711168 -0.592538 0.274392 -1.361975 -1.187741 -0.688053 1.632014 -0.829725 -0.498756 -0.945794 1.541977 1.561036 -1.906817 -2.128426 -2.043816 -0.131272 0.777656 2.951705 -1.924841
wb_dma_ch_rf/always_6/if_1/if_1 3.368415 -1.135633 3.802500 0.832148 -0.334615 -0.770941 3.719882 -2.079397 3.523190 0.182025 1.787916 -1.262734 -0.231568 3.004437 -1.464869 1.054216 -0.352449 0.839930 -0.240714 1.581969
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.829129 0.609966 0.264771 1.505372 -0.290276 -0.349256 -0.750062 -0.339684 0.193471 -0.091987 -1.138461 3.103333 -2.917156 -0.116117 -1.565735 -0.473587 -3.369264 1.423454 1.739302 -0.514148
wb_dma_ch_arb/wire_gnt 2.727704 -3.255624 0.674059 1.546075 -0.977793 -1.539778 0.225054 -2.527152 3.374477 1.744596 1.196774 -0.767658 -0.458027 -0.628404 -2.474693 -1.535535 -1.122674 4.082222 -4.228462 0.378807
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/if_1 1.278647 -0.033835 0.853008 -0.054614 -0.304643 -2.371740 0.108130 -2.007707 2.191625 2.911043 0.001603 2.565197 -1.662686 0.699835 -0.745045 -1.126191 -2.476831 3.366466 -0.025844 0.220635
wb_dma_de/always_23/block_1/case_1/block_1/if_1/stmt_1 0.704493 1.798988 0.265814 -1.020034 0.334051 -0.390332 1.605792 0.478163 -0.527674 0.290250 -0.259751 0.388604 -0.340822 1.385130 0.132033 0.622384 -0.963852 -2.687768 5.136884 0.189907
wb_dma_ch_sel/assign_127_req_p0/expr_1/expr_1 1.182589 -0.517590 -2.274665 -3.052129 -0.485796 -2.340302 -0.362892 -3.251469 1.541524 2.214047 0.349562 -1.203636 -1.740659 -1.644918 0.263318 -0.781457 -4.053058 2.058707 0.184448 -2.563355
wb_dma_rf/always_1/case_1/cond -4.470226 0.219806 -0.108625 2.242322 0.371254 -1.163767 1.457562 0.064886 -1.416026 -1.605691 -2.382446 -0.261940 2.439295 -1.677117 0.734010 0.497645 -1.855440 -0.807917 3.102441 -3.272393
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.829129 0.609966 0.264771 1.505372 -0.290276 -0.349256 -0.750062 -0.339684 0.193471 -0.091987 -1.138461 3.103333 -2.917156 -0.116117 -1.565735 -0.473587 -3.369264 1.423454 1.739302 -0.514148
wb_dma_wb_slv/assign_4/expr_1 -0.759722 -0.643009 -1.863021 -1.085071 -3.930340 -1.434142 3.046747 3.855146 1.984871 -2.307751 2.002807 -2.356487 0.799648 -0.824816 0.528798 -1.934466 -1.971435 -1.983388 3.289852 -0.539542
wb_dma_de/always_23/block_1/case_1/block_8/if_1/cond 5.354592 0.569967 -2.139473 1.285637 0.224871 0.738235 -1.449968 0.766922 0.322985 2.062112 -0.384631 0.424802 -2.040715 -1.253974 -0.641952 1.247639 -1.320950 0.072842 0.708904 -0.634270
wb_dma_de/always_3/if_1/stmt_1 -0.334832 0.691632 -2.812232 -1.091502 -1.969014 -0.979448 0.574386 -0.277248 0.458948 2.024293 1.336068 -1.722816 1.143397 -1.121983 -0.347762 -2.748295 -0.359116 -1.372689 2.676239 -0.565557
wb_dma_ch_sel/assign_104_valid 1.041904 -0.086167 -1.053226 -2.564340 0.579889 -1.663107 -1.083328 -2.863317 -0.113791 3.242915 -0.210667 1.229294 -0.738767 1.055444 2.271089 1.262213 -1.118284 2.712760 1.120386 -1.269591
wb_dma_ch_rf/always_9/stmt_1 1.278647 -0.033835 0.853008 -0.054614 -0.304643 -2.371740 0.108130 -2.007707 2.191625 2.911043 0.001603 2.565197 -1.662686 0.699835 -0.745045 -1.126191 -2.476831 3.366466 -0.025844 0.220635
wb_dma_wb_if/input_mast_adr 0.266761 -0.702158 -2.161602 -2.420325 -0.879383 -1.922595 1.211753 0.747286 2.206681 1.882277 1.919922 -3.694866 1.704991 -2.045350 -0.689858 -1.742241 -0.977940 -1.329646 1.228385 -0.934159
assert_wb_dma_ch_arb/input_req -1.055800 0.194314 -1.438620 -4.096070 -0.203841 -3.192495 0.362878 -2.274445 1.694419 2.030621 0.237085 -1.421055 -0.727376 -1.886979 1.030615 -0.801323 -4.006361 0.986452 0.621408 -2.544635
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.614403 -2.248004 -2.158356 1.993928 1.010533 -0.139819 -0.202508 0.704541 2.402264 1.142609 1.311259 3.397944 -0.561923 0.326737 -2.509408 0.474912 -0.385640 4.848544 1.301038 -1.285691
wb_dma_wb_if/input_wbm_data_i -0.287701 2.752380 1.959377 1.591795 -1.571749 -2.421187 0.990245 1.812542 3.219311 7.468855 2.380013 1.493998 2.518021 0.886866 3.957879 -0.274971 0.594496 -2.853516 2.412008 2.708658
wb_dma_de/wire_tsz_cnt_is_0_d 1.892315 0.363728 -0.517164 0.237176 -0.470474 0.365567 -0.867978 -3.758219 -0.190984 -0.490395 -1.283161 -0.195842 -2.958472 -1.621554 -0.582929 0.149043 -2.997113 1.191028 -2.075498 -1.732052
wb_dma/wire_dma_err 1.278647 -0.033835 0.853008 -0.054614 -0.304643 -2.371740 0.108130 -2.007707 2.191625 2.911043 0.001603 2.565197 -1.662686 0.699835 -0.745045 -1.126191 -2.476831 3.366466 -0.025844 0.220635
wb_dma_ch_sel_checker/input_ch_sel_r 1.666586 0.733988 -0.038352 2.451937 -0.172015 -0.487640 -0.365847 2.814304 1.127484 2.229231 0.387185 2.759281 0.157102 0.210455 -0.310871 0.190660 -0.741023 0.359368 2.993083 0.463069
wb_dma_ch_sel/assign_119_valid 1.041904 -0.086167 -1.053226 -2.564340 0.579889 -1.663107 -1.083328 -2.863317 -0.113791 3.242915 -0.210667 1.229294 -0.738767 1.055444 2.271089 1.262213 -1.118284 2.712760 1.120386 -1.269591
wb_dma_inc30r/input_in 1.363976 -2.367045 -0.432525 2.390932 -0.110280 -0.399629 1.842167 0.346732 2.916827 -0.246167 2.721627 0.068720 3.450116 0.161365 -4.321382 -0.247881 1.711412 3.980350 3.423954 -2.472081
wb_dma_ch_pri_enc/inst_u15 1.829129 0.609966 0.264771 1.505372 -0.290276 -0.349256 -0.750062 -0.339684 0.193471 -0.091987 -1.138461 3.103333 -2.917156 -0.116117 -1.565735 -0.473587 -3.369264 1.423454 1.739302 -0.514148
wb_dma_ch_pri_enc/inst_u14 1.829129 0.609966 0.264771 1.505372 -0.290276 -0.349256 -0.750062 -0.339684 0.193471 -0.091987 -1.138461 3.103333 -2.917156 -0.116117 -1.565735 -0.473587 -3.369264 1.423454 1.739302 -0.514148
wb_dma_ch_pri_enc/inst_u17 1.829129 0.609966 0.264771 1.505372 -0.290276 -0.349256 -0.750062 -0.339684 0.193471 -0.091987 -1.138461 3.103333 -2.917156 -0.116117 -1.565735 -0.473587 -3.369264 1.423454 1.739302 -0.514148
wb_dma_de/wire_dma_err 1.278647 -0.033835 0.853008 -0.054614 -0.304643 -2.371740 0.108130 -2.007707 2.191625 2.911043 0.001603 2.565197 -1.662686 0.699835 -0.745045 -1.126191 -2.476831 3.366466 -0.025844 0.220635
wb_dma_ch_pri_enc/inst_u11 1.829129 0.609966 0.264771 1.505372 -0.290276 -0.349256 -0.750062 -0.339684 0.193471 -0.091987 -1.138461 3.103333 -2.917156 -0.116117 -1.565735 -0.473587 -3.369264 1.423454 1.739302 -0.514148
wb_dma_ch_pri_enc/inst_u10 1.829129 0.609966 0.264771 1.505372 -0.290276 -0.349256 -0.750062 -0.339684 0.193471 -0.091987 -1.138461 3.103333 -2.917156 -0.116117 -1.565735 -0.473587 -3.369264 1.423454 1.739302 -0.514148
wb_dma_ch_pri_enc/inst_u13 1.829129 0.609966 0.264771 1.505372 -0.290276 -0.349256 -0.750062 -0.339684 0.193471 -0.091987 -1.138461 3.103333 -2.917156 -0.116117 -1.565735 -0.473587 -3.369264 1.423454 1.739302 -0.514148
wb_dma_ch_pri_enc/inst_u12 1.829129 0.609966 0.264771 1.505372 -0.290276 -0.349256 -0.750062 -0.339684 0.193471 -0.091987 -1.138461 3.103333 -2.917156 -0.116117 -1.565735 -0.473587 -3.369264 1.423454 1.739302 -0.514148
wb_dma_ch_pri_enc/inst_u19 1.829129 0.609966 0.264771 1.505372 -0.290276 -0.349256 -0.750062 -0.339684 0.193471 -0.091987 -1.138461 3.103333 -2.917156 -0.116117 -1.565735 -0.473587 -3.369264 1.423454 1.739302 -0.514148
wb_dma_ch_pri_enc/inst_u18 1.829129 0.609966 0.264771 1.505372 -0.290276 -0.349256 -0.750062 -0.339684 0.193471 -0.091987 -1.138461 3.103333 -2.917156 -0.116117 -1.565735 -0.473587 -3.369264 1.423454 1.739302 -0.514148
wb_dma_ch_sel/assign_110_valid 1.041904 -0.086167 -1.053226 -2.564340 0.579889 -1.663107 -1.083328 -2.863317 -0.113791 3.242915 -0.210667 1.229294 -0.738767 1.055444 2.271089 1.262213 -1.118284 2.712760 1.120386 -1.269591
wb_dma_rf/inst_u30 1.278647 -0.033835 0.853008 -0.054614 -0.304643 -2.371740 0.108130 -2.007707 2.191625 2.911043 0.001603 2.565197 -1.662686 0.699835 -0.745045 -1.126191 -2.476831 3.366466 -0.025844 0.220635
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2/expr_1 2.499244 2.184747 -1.035995 1.705211 -0.599901 -0.026650 -0.422169 0.135511 -0.010430 3.816094 0.309361 3.775001 0.796917 1.827051 -0.391706 -0.204626 2.596842 1.905514 4.276234 0.266014
wb_dma_ch_pri_enc/wire_pri6_out 1.829129 0.609966 0.264771 1.505372 -0.290276 -0.349256 -0.750062 -0.339684 0.193471 -0.091987 -1.138461 3.103333 -2.917156 -0.116117 -1.565735 -0.473587 -3.369264 1.423454 1.739302 -0.514148
wb_dma_rf/assign_6_csr_we -1.742337 -1.307457 0.842151 0.382278 0.109295 -1.196898 -3.052191 -0.145014 -1.355361 1.611565 -0.905970 4.127057 -1.825133 2.127699 2.938408 -0.696253 -2.338243 2.695890 -0.420288 1.640569
wb_dma_de/assign_82_rd_ack 2.597267 1.538051 0.002339 -0.424216 0.187478 -0.232808 -1.423940 -2.446797 -0.857737 0.805363 -2.177544 1.207885 -3.475525 -0.942206 0.181307 0.574284 -3.285478 0.597045 -0.757745 -0.839762
wb_dma_ch_rf/assign_28_this_ptr_set/expr_1/expr_2 3.177016 -2.502006 -0.539423 1.994604 0.800206 0.658502 -1.843214 2.058501 0.054338 0.363091 0.868823 2.318225 -1.463591 2.316839 0.053256 1.061150 -1.654621 2.155008 2.486962 0.717264
wb_dma_ch_sel/assign_96_valid -0.446164 3.094932 2.242401 -2.450699 3.226226 -0.789692 -2.728194 -1.924508 -0.513150 4.417762 1.260293 -1.059325 1.929914 3.993544 1.988455 -3.958448 -1.334021 4.415185 0.664118 1.740548
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.829129 0.609966 0.264771 1.505372 -0.290276 -0.349256 -0.750062 -0.339684 0.193471 -0.091987 -1.138461 3.103333 -2.917156 -0.116117 -1.565735 -0.473587 -3.369264 1.423454 1.739302 -0.514148
wb_dma_de/reg_next_ch 2.876940 1.767645 1.626966 -0.693315 1.721118 -0.341517 -1.649042 -2.106717 -1.404688 1.369048 -2.289841 2.664767 -1.182496 1.123347 -0.672547 1.228596 0.604502 3.309165 -0.648910 -0.342071
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.735948 1.448429 0.818142 0.219270 -0.101094 -0.456099 0.255301 0.909854 -0.080514 -2.043609 -1.216050 1.560664 -1.723958 -1.157789 -1.657284 -0.765439 -3.223495 -0.741850 2.093296 -1.026802
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.735948 1.448429 0.818142 0.219270 -0.101094 -0.456099 0.255301 0.909854 -0.080514 -2.043609 -1.216050 1.560664 -1.723958 -1.157789 -1.657284 -0.765439 -3.223495 -0.741850 2.093296 -1.026802
wb_dma_ch_rf/assign_28_this_ptr_set/expr_1 3.177016 -2.502006 -0.539423 1.994604 0.800206 0.658502 -1.843214 2.058501 0.054338 0.363091 0.868823 2.318225 -1.463591 2.316839 0.053256 1.061150 -1.654621 2.155008 2.486962 0.717264
wb_dma_ch_rf/assign_24_ch_txsz_dewe 3.063023 1.626494 -2.021827 -1.244181 -1.119281 -0.193337 -2.095764 -0.093456 -1.426273 2.459733 -1.456419 -0.850487 -1.963356 -2.305955 2.906610 1.549976 -2.095531 -2.823031 0.535859 -0.914857
assert_wb_dma_ch_arb -1.055800 0.194314 -1.438620 -4.096070 -0.203841 -3.192495 0.362878 -2.274445 1.694419 2.030621 0.237085 -1.421055 -0.727376 -1.886979 1.030615 -0.801323 -4.006361 0.986452 0.621408 -2.544635
wb_dma/wire_csr 0.560702 -0.705200 2.832493 -2.949509 4.727367 -1.742232 -1.690117 1.033193 1.173285 2.057617 -2.137748 -0.527307 -0.598496 -1.159111 3.738860 4.057305 -3.880847 0.424497 -3.469953 0.528283
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.735948 1.448429 0.818142 0.219270 -0.101094 -0.456099 0.255301 0.909854 -0.080514 -2.043609 -1.216050 1.560664 -1.723958 -1.157789 -1.657284 -0.765439 -3.223495 -0.741850 2.093296 -1.026802
wb_dma_wb_if/input_mast_din 3.940938 1.928695 0.279667 -0.202721 0.128511 -0.313146 -0.726919 3.151237 1.027000 1.078260 0.062446 -2.172866 -0.158399 -2.438496 1.050064 2.207100 -2.400479 -2.404441 0.305526 -1.240131
wb_dma_de/always_23/block_1/case_1/block_9/if_1/cond -0.549631 -0.783433 -0.695200 -1.673345 -0.286843 -2.301645 0.396433 1.079330 1.108096 2.579072 1.187457 1.811582 0.998428 1.597591 0.776486 -0.385533 0.159148 1.349065 3.642450 0.149001
wb_dma_ch_rf/reg_sw_pointer_r 2.051467 2.608981 0.695267 0.329021 -0.250275 -0.980857 -3.422086 -1.320818 -2.372676 3.576666 -3.138194 2.979568 -0.322432 -0.580981 -0.740628 -2.005859 1.319101 3.038067 -2.145899 0.806248
wb_dma_ch_sel/assign_142_req_p0 0.516846 0.464357 -1.567291 -2.473415 -0.723711 -2.057889 -0.559528 -3.593974 0.228489 4.651435 0.309872 0.363670 -0.150895 0.829231 2.194840 -0.751692 -0.518943 1.933168 0.575369 -0.270977
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.545793 -0.232717 -1.569561 -3.094207 -1.601900 -3.079536 1.041298 -1.470524 2.255748 3.789202 1.486242 -2.275481 1.042762 -1.143422 0.812373 -2.263488 -0.902407 -0.084063 0.089454 -0.266060
wb_dma_ch_sel/assign_128_req_p0/expr_1/expr_1 2.565137 -1.059662 -2.560466 -0.850248 -0.322728 -0.692029 -1.004700 -1.332268 0.589722 0.571591 0.207133 0.566087 -2.334166 -0.799707 -0.959109 -0.115895 -3.401938 2.073211 2.045974 -2.271372
wb_dma_rf -1.890909 1.184795 1.275710 -0.250570 0.294748 -0.338196 -0.260479 -3.129990 0.438948 1.580464 0.378992 0.416553 2.652870 0.637613 0.943206 -0.276843 2.845419 3.348724 -2.555542 -0.614306
wb_dma_de/assign_6_adr0_cnt_next/expr_1 -2.569441 -0.684443 -0.510805 -1.364579 2.169253 0.157917 -0.051969 0.516559 -0.824311 -3.702577 -0.757311 -0.441817 0.896647 -0.892601 -0.502800 1.595017 -1.874059 1.674500 2.360348 -3.917278
wb_dma_de/reg_chunk_cnt 0.182538 1.667586 0.142891 -1.327347 -0.158594 -1.151641 -0.946779 -3.435640 -0.905054 0.720899 -1.952576 1.955543 -2.854151 -0.392489 0.585233 -0.209653 -3.750493 1.333142 0.790990 -1.503827
wb_dma_de/always_23/block_1/case_1/block_4/if_1 -0.689239 1.841004 3.501633 -0.879478 2.010854 -1.291066 0.699383 -2.242327 2.227933 -1.544348 -0.973802 -1.349853 -0.057924 -2.909465 0.280502 3.416993 -3.635975 2.154433 -3.939046 -4.184865
wb_dma_de/always_23/block_1/case_1/block_3/if_1 -0.709976 1.590106 2.657633 -0.691627 1.338438 -1.127608 0.308914 -3.404012 1.795433 -0.705757 -0.624027 -3.476262 0.661686 -3.259556 0.635443 1.594498 -4.417838 1.803602 -4.770960 -3.565935
wb_dma/input_wb0m_data_i -0.287701 2.752380 1.959377 1.591795 -1.571749 -2.421187 0.990245 1.812542 3.219311 7.468855 2.380013 1.493998 2.518021 0.886866 3.957879 -0.274971 0.594496 -2.853516 2.412008 2.708658
wb_dma_de/always_15/stmt_1 3.710525 0.393332 -2.173733 -1.309601 0.696817 0.306079 -1.984789 -1.829452 -0.906485 2.023948 -0.922784 -0.879604 -2.107384 -1.053484 1.649173 1.893346 -1.890637 0.316683 -0.584905 -1.420531
wb_dma/wire_ch7_csr 2.278032 -0.073318 0.676758 -0.679316 2.395795 -0.132036 -0.348133 -2.487877 1.101784 2.563736 -0.205954 -0.933255 0.158949 0.286694 0.565798 1.698813 0.523331 2.620631 -3.682515 0.145442
wb_dma/input_wb0_ack_i 6.239295 1.985340 1.133117 1.799389 1.793100 1.235653 -0.375176 2.161423 1.602788 2.860700 1.551218 1.086023 -3.034396 2.808932 -0.407613 1.292506 -0.856430 0.223055 -0.734304 2.623449
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.545793 -0.232717 -1.569561 -3.094207 -1.601900 -3.079536 1.041298 -1.470524 2.255748 3.789202 1.486242 -2.275481 1.042762 -1.143422 0.812373 -2.263488 -0.902407 -0.084063 0.089454 -0.266060
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1 -0.545793 -0.232717 -1.569561 -3.094207 -1.601900 -3.079536 1.041298 -1.470524 2.255748 3.789202 1.486242 -2.275481 1.042762 -1.143422 0.812373 -2.263488 -0.902407 -0.084063 0.089454 -0.266060
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.545793 -0.232717 -1.569561 -3.094207 -1.601900 -3.079536 1.041298 -1.470524 2.255748 3.789202 1.486242 -2.275481 1.042762 -1.143422 0.812373 -2.263488 -0.902407 -0.084063 0.089454 -0.266060
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_1/expr_2 -1.453594 1.758492 -0.439812 -2.836793 -0.860174 -3.376366 0.103957 -0.056048 1.333617 3.187750 -0.520842 -0.154387 -0.527474 -2.223980 2.666188 -0.328430 -3.911307 -1.352900 1.392015 -1.293257
wb_dma_ch_sel/assign_125_de_start 1.138101 3.884754 1.526319 -1.451369 -0.099056 -0.974322 0.510969 -5.341857 -1.873778 2.231392 -2.721344 1.325137 -0.698214 0.836995 -0.072505 -0.172026 0.664262 0.523921 0.814263 -0.350635
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/cond/expr_1 3.177016 -2.502006 -0.539423 1.994604 0.800206 0.658502 -1.843214 2.058501 0.054338 0.363091 0.868823 2.318225 -1.463591 2.316839 0.053256 1.061150 -1.654621 2.155008 2.486962 0.717264
wb_dma_ch_rf/always_8/stmt_1/expr_1/expr_1/expr_1 -3.224004 -2.195594 0.214853 -1.746511 -2.690426 -0.790812 0.005702 -0.012519 -0.212530 -3.565399 1.603851 1.131860 -0.660331 1.223892 0.413763 -1.181328 -1.887663 0.493642 3.361362 -1.423619
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.735948 1.448429 0.818142 0.219270 -0.101094 -0.456099 0.255301 0.909854 -0.080514 -2.043609 -1.216050 1.560664 -1.723958 -1.157789 -1.657284 -0.765439 -3.223495 -0.741850 2.093296 -1.026802
wb_dma_de/always_23/block_1/case_1/block_8/if_3/block_1 5.134405 2.393396 -1.013522 1.085443 -0.735240 -0.419007 -0.537858 1.216747 0.294495 4.442414 -0.565150 2.605387 0.071623 0.132183 -0.590823 0.943838 2.587498 0.153723 2.850545 0.446813
wb_dma_ch_sel/input_dma_busy 2.565137 -1.059662 -2.560466 -0.850248 -0.322728 -0.692029 -1.004700 -1.332268 0.589722 0.571591 0.207133 0.566087 -2.334166 -0.799707 -0.959109 -0.115895 -3.401938 2.073211 2.045974 -2.271372
wb_dma_inc30r 0.460600 -2.142297 -0.188639 -2.124890 1.499826 -1.040891 1.710113 0.796716 3.244122 -1.893401 2.466725 -3.242762 2.572326 -1.602350 -3.650067 0.256507 -0.465072 2.523195 0.572648 -3.057418
wb_dma_ch_sel/always_45/case_1 0.820627 0.070521 -2.884636 1.336312 -3.213654 0.428008 0.356482 -2.233923 0.490937 0.688237 1.856816 -2.355786 0.558003 -1.330402 -1.543144 -3.434835 -0.869445 -0.635885 1.811993 -1.160292
wb_dma_ch_sel/assign_117_valid 1.041904 -0.086167 -1.053226 -2.564340 0.579889 -1.663107 -1.083328 -2.863317 -0.113791 3.242915 -0.210667 1.229294 -0.738767 1.055444 2.271089 1.262213 -1.118284 2.712760 1.120386 -1.269591
wb_dma_de/always_23/block_1/case_1/block_9/if_2/block_1/stmt_2 5.134405 2.393396 -1.013522 1.085443 -0.735240 -0.419007 -0.537858 1.216747 0.294495 4.442414 -0.565150 2.605387 0.071623 0.132183 -0.590823 0.943838 2.587498 0.153723 2.850545 0.446813
wb_dma/wire_ch3_adr0 -0.716350 -4.166002 -0.720665 -1.268901 0.153843 -1.491399 0.950816 1.844885 2.012772 -2.152475 2.121366 0.898522 0.324775 1.077693 -2.359962 -0.128188 -0.830249 2.918067 2.324542 -1.247563
wb_dma_ch_rf/always_23/if_1/block_1/if_1/stmt_1 -0.334832 0.691632 -2.812232 -1.091502 -1.969014 -0.979448 0.574386 -0.277248 0.458948 2.024293 1.336068 -1.722816 1.143397 -1.121983 -0.347762 -2.748295 -0.359116 -1.372689 2.676239 -0.565557
wb_dma_de/always_6/if_1/if_1/cond 1.956953 1.771209 -2.078582 -4.324799 0.283742 -0.241167 -1.159972 -1.571239 -2.052286 0.075478 -1.789799 -2.826674 -1.325112 -2.516408 1.697862 1.892085 -1.053253 -2.255074 0.070999 -2.716083
wb_dma/wire_mast1_pt_out 0.415342 0.359061 -1.968399 0.111462 -2.162894 -0.218648 0.125789 2.282645 -0.509313 -1.032138 -0.404416 0.247355 -1.779534 -0.877357 -0.109381 -1.638959 -2.237434 -2.428632 2.913659 0.337804
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.859772 -0.734675 -0.611813 -4.655763 0.548267 -3.990202 0.628426 -1.413106 1.946364 3.057364 0.815143 0.566581 0.448260 0.518330 1.891823 0.095673 -2.027617 2.585845 1.907473 -1.614507
wb_dma_de/always_23/block_1/case_1/block_9/if_1 -0.549631 -0.783433 -0.695200 -1.673345 -0.286843 -2.301645 0.396433 1.079330 1.108096 2.579072 1.187457 1.811582 0.998428 1.597591 0.776486 -0.385533 0.159148 1.349065 3.642450 0.149001
wb_dma_ch_sel/always_48 2.727704 -3.255624 0.674059 1.546075 -0.977793 -1.539778 0.225054 -2.527152 3.374477 1.744596 1.196774 -0.767658 -0.458027 -0.628404 -2.474693 -1.535535 -1.122674 4.082222 -4.228462 0.378807
wb_dma_ch_sel/always_43 2.852615 2.912751 -0.795460 2.127049 -1.313681 1.838710 -0.624882 -3.717412 -0.722119 0.188968 -1.450121 0.388278 -2.864117 -1.689863 -0.251174 0.354820 -1.405694 -0.566492 -0.932050 -1.441483
wb_dma_ch_sel/always_42 0.560702 -0.705200 2.832493 -2.949509 4.727367 -1.742232 -1.690117 1.033193 1.173285 2.057617 -2.137748 -0.527307 -0.598496 -1.159111 3.738860 4.057305 -3.880847 0.424497 -3.469953 0.528283
wb_dma_ch_sel/always_40 3.556194 -3.618345 -0.597734 3.171031 -0.487640 1.425506 -2.035029 -0.067356 0.269514 -1.250613 1.736712 -0.318015 -1.841979 1.556653 -0.107266 0.189142 -3.784243 2.129259 1.333175 -0.318137
wb_dma_ch_sel/always_47 1.404678 1.258332 0.137362 -1.814862 0.794122 -0.768627 0.466258 -0.586353 -0.337931 -0.963332 -0.296836 -0.925791 1.969855 -0.734794 -3.143095 -0.131501 0.891546 1.607843 3.035800 -2.956770
wb_dma_ch_sel/always_46 -1.251453 0.774861 0.100490 -3.454874 2.228411 -1.384080 0.709618 2.123267 1.666856 0.328618 1.639229 -1.270209 1.092872 -0.067937 1.703654 1.948342 -2.525236 -0.515089 2.636428 -1.698219
wb_dma_ch_sel/always_45 0.820627 0.070521 -2.884636 1.336312 -3.213654 0.428008 0.356482 -2.233923 0.490937 0.688237 1.856816 -2.355786 0.558003 -1.330402 -1.543144 -3.434835 -0.869445 -0.635885 1.811993 -1.160292
wb_dma_ch_sel/always_44 -1.062744 -3.198427 -0.802034 1.717372 -0.684997 -1.762456 1.423711 1.598228 2.529908 2.045868 2.185143 2.307092 2.489721 1.515808 -0.253343 0.175415 1.742916 2.614742 3.261997 -0.244499
wb_dma_ch_sel/assign_152_req_p0/expr_1 0.516846 0.464357 -1.567291 -2.473415 -0.723711 -2.057889 -0.559528 -3.593974 0.228489 4.651435 0.309872 0.363670 -0.150895 0.829231 2.194840 -0.751692 -0.518943 1.933168 0.575369 -0.270977
wb_dma_ch_rf/input_ndnr 5.000276 -1.206279 -2.510471 0.388075 -0.160635 0.153151 -1.092961 -2.189417 1.746351 1.969999 0.719611 -2.034696 -1.887396 -1.932239 -0.638237 0.697988 -2.271986 1.920163 -2.133137 -1.781279
wb_dma_de/always_4/if_1/stmt_1 1.908952 0.517084 -2.121042 -1.694276 0.245786 -0.617371 -1.886133 -3.399378 -0.975491 2.333888 -0.909917 0.765527 -2.145196 -0.311179 1.951406 1.124156 -2.919402 1.845819 1.169075 -2.203805
wb_dma_ch_pri_enc/wire_pri4_out 1.829129 0.609966 0.264771 1.505372 -0.290276 -0.349256 -0.750062 -0.339684 0.193471 -0.091987 -1.138461 3.103333 -2.917156 -0.116117 -1.565735 -0.473587 -3.369264 1.423454 1.739302 -0.514148
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_1/expr_2 -0.334832 0.691632 -2.812232 -1.091502 -1.969014 -0.979448 0.574386 -0.277248 0.458948 2.024293 1.336068 -1.722816 1.143397 -1.121983 -0.347762 -2.748295 -0.359116 -1.372689 2.676239 -0.565557
wb_dma_ch_sel/assign_111_valid 1.041904 -0.086167 -1.053226 -2.564340 0.579889 -1.663107 -1.083328 -2.863317 -0.113791 3.242915 -0.210667 1.229294 -0.738767 1.055444 2.271089 1.262213 -1.118284 2.712760 1.120386 -1.269591
wb_dma_wb_slv/assign_2_pt_sel 1.709357 1.178823 2.472280 -3.333315 -2.355115 -2.144061 1.270582 2.890774 2.461873 -2.516157 -1.605829 -1.747638 -2.869159 -4.952996 -0.791111 0.747580 -2.939615 -5.034399 -2.060853 -0.787423
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2 3.013381 1.663516 -1.339298 -1.761850 -0.654533 -0.730919 -1.598714 -3.307504 -2.027107 3.152354 -1.259663 0.135764 1.282769 -0.060845 -0.113421 0.006074 2.907667 2.283220 0.903562 -1.581773
wb_dma_ch_sel/assign_144_req_p0 0.516846 0.464357 -1.567291 -2.473415 -0.723711 -2.057889 -0.559528 -3.593974 0.228489 4.651435 0.309872 0.363670 -0.150895 0.829231 2.194840 -0.751692 -0.518943 1.933168 0.575369 -0.270977
wb_dma_de/input_pointer 3.556194 -3.618345 -0.597734 3.171031 -0.487640 1.425506 -2.035029 -0.067356 0.269514 -1.250613 1.736712 -0.318015 -1.841979 1.556653 -0.107266 0.189142 -3.784243 2.129259 1.333175 -0.318137
wb_dma_de/always_23/block_1/case_1/block_10/if_2/cond 5.653702 0.084491 -1.593435 -0.183963 0.067268 -1.469772 -0.290934 2.462398 2.097884 4.894333 0.233110 1.491743 -0.943648 -0.456908 -0.549653 1.352774 0.851071 0.289347 0.764258 1.047106
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2/expr_1 3.035187 0.346092 0.192422 1.517860 -0.103297 0.217858 -1.970292 1.466813 -1.034874 2.725974 0.658170 3.537430 0.706847 3.706831 0.705819 0.019557 1.756730 2.452812 4.589015 1.360139
wb_dma_ch_rf/input_wb_rf_adr 0.904347 3.014778 3.485906 -5.860612 -1.906023 -0.240898 -1.055284 1.825693 2.166361 1.437618 2.266325 2.199885 0.131408 -0.441035 -0.221074 0.733732 0.738704 0.327444 0.848512 1.714714
wb_dma_ch_sel/input_pointer0 3.828629 -2.003337 -1.876400 2.855363 -1.082382 0.628847 -0.893230 -1.510545 1.768576 0.315403 1.445038 -0.125913 -1.552878 -0.799344 -1.837701 -0.326538 -2.887954 2.776573 0.533907 -1.843512
wb_dma_ch_sel/input_pointer1 3.673828 -0.733666 -1.620746 1.054485 -0.157968 -0.541005 -1.215354 -0.100730 1.030010 2.180232 0.332399 2.050522 -1.858123 0.141179 -0.708251 0.288392 -2.323174 2.394606 2.083399 -0.822440
wb_dma_ch_sel/input_pointer2 1.666586 0.733988 -0.038352 2.451937 -0.172015 -0.487640 -0.365847 2.814304 1.127484 2.229231 0.387185 2.759281 0.157102 0.210455 -0.310871 0.190660 -0.741023 0.359368 2.993083 0.463069
wb_dma_ch_sel/input_pointer3 3.177016 -2.502006 -0.539423 1.994604 0.800206 0.658502 -1.843214 2.058501 0.054338 0.363091 0.868823 2.318225 -1.463591 2.316839 0.053256 1.061150 -1.654621 2.155008 2.486962 0.717264
wb_dma_de/reg_chunk_0 0.182538 1.667586 0.142891 -1.327347 -0.158594 -1.151641 -0.946779 -3.435640 -0.905054 0.720899 -1.952576 1.955543 -2.854151 -0.392489 0.585233 -0.209653 -3.750493 1.333142 0.790990 -1.503827
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1 2.565137 -1.059662 -2.560466 -0.850248 -0.322728 -0.692029 -1.004700 -1.332268 0.589722 0.571591 0.207133 0.566087 -2.334166 -0.799707 -0.959109 -0.115895 -3.401938 2.073211 2.045974 -2.271372
wb_dma_ch_sel/assign_151_req_p0/expr_1 0.516846 0.464357 -1.567291 -2.473415 -0.723711 -2.057889 -0.559528 -3.593974 0.228489 4.651435 0.309872 0.363670 -0.150895 0.829231 2.194840 -0.751692 -0.518943 1.933168 0.575369 -0.270977
wb_dma_ch_sel/assign_138_req_p0/expr_1 0.516846 0.464357 -1.567291 -2.473415 -0.723711 -2.057889 -0.559528 -3.593974 0.228489 4.651435 0.309872 0.363670 -0.150895 0.829231 2.194840 -0.751692 -0.518943 1.933168 0.575369 -0.270977
wb_dma_ch_sel/reg_am0 -1.251453 0.774861 0.100490 -3.454874 2.228411 -1.384080 0.709618 2.123267 1.666856 0.328618 1.639229 -1.270209 1.092872 -0.067937 1.703654 1.948342 -2.525236 -0.515089 2.636428 -1.698219
wb_dma/assign_2_dma_req 5.439284 0.007089 0.130695 1.631775 -0.445547 0.062297 -1.589873 1.608954 -0.198042 3.007140 -0.061454 2.609544 0.007846 1.764376 0.150701 1.606520 1.989202 1.147551 2.774400 1.009016
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1 0.326218 -1.507619 -0.724904 3.183972 -0.737908 0.010325 0.606270 -1.195123 2.473197 -0.929081 0.664025 2.764502 -1.647455 -0.787630 -3.761830 -1.524507 -2.105464 3.784900 -0.052645 -1.275607
wb_dma_ch_rf/wire_ch_csr -0.545424 -0.697840 2.116169 -3.136100 0.017562 -1.283856 1.194052 -4.399434 1.253852 1.033036 0.912545 -1.770527 0.450611 1.629815 2.236597 0.920342 0.731600 1.759190 -3.525629 0.266907
wb_dma_ch_rf/always_20/if_1/block_1/if_1/stmt_1 1.278684 -0.049348 0.455906 0.404050 0.659914 -1.910425 0.569273 3.860159 2.289125 1.957443 1.570755 -1.198864 4.520274 -1.227616 -1.483846 0.128318 0.806653 0.831193 4.380213 -1.743003
wb_dma_de/assign_78_mast0_go/expr_1/expr_1/expr_1/expr_1 -0.735948 1.448429 0.818142 0.219270 -0.101094 -0.456099 0.255301 0.909854 -0.080514 -2.043609 -1.216050 1.560664 -1.723958 -1.157789 -1.657284 -0.765439 -3.223495 -0.741850 2.093296 -1.026802
wb_dma_ch_sel/assign_118_valid 1.041904 -0.086167 -1.053226 -2.564340 0.579889 -1.663107 -1.083328 -2.863317 -0.113791 3.242915 -0.210667 1.229294 -0.738767 1.055444 2.271089 1.262213 -1.118284 2.712760 1.120386 -1.269591
wb_dma_ch_rf/input_de_adr1_we -0.334832 0.691632 -2.812232 -1.091502 -1.969014 -0.979448 0.574386 -0.277248 0.458948 2.024293 1.336068 -1.722816 1.143397 -1.121983 -0.347762 -2.748295 -0.359116 -1.372689 2.676239 -0.565557
wb_dma_de/always_8/stmt_1/expr_1 0.182538 1.667586 0.142891 -1.327347 -0.158594 -1.151641 -0.946779 -3.435640 -0.905054 0.720899 -1.952576 1.955543 -2.854151 -0.392489 0.585233 -0.209653 -3.750493 1.333142 0.790990 -1.503827
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1/expr_1 1.817534 -1.850816 1.206009 0.373051 -4.351940 -1.678428 -2.983459 1.141102 2.511470 2.229715 3.632393 -0.047908 2.562926 -0.223908 0.683775 -2.029136 2.809503 3.883643 -3.581266 -0.095138
wb_dma_de/always_2/if_1/stmt_1 -1.062744 -3.198427 -0.802034 1.717372 -0.684997 -1.762456 1.423711 1.598228 2.529908 2.045868 2.185143 2.307092 2.489721 1.515808 -0.253343 0.175415 1.742916 2.614742 3.261997 -0.244499
wb_dma_de/assign_65_done/expr_1 2.597267 1.538051 0.002339 -0.424216 0.187478 -0.232808 -1.423940 -2.446797 -0.857737 0.805363 -2.177544 1.207885 -3.475525 -0.942206 0.181307 0.574284 -3.285478 0.597045 -0.757745 -0.839762
wb_dma_ch_sel/reg_de_start_r 1.277324 3.092458 0.222272 -1.820530 0.154184 -1.084559 -0.969174 -4.488869 -1.392142 3.032919 -1.936698 1.576792 -0.308321 0.302441 -0.107502 -0.634520 1.084878 2.782531 -0.531059 -0.873902
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.735948 1.448429 0.818142 0.219270 -0.101094 -0.456099 0.255301 0.909854 -0.080514 -2.043609 -1.216050 1.560664 -1.723958 -1.157789 -1.657284 -0.765439 -3.223495 -0.741850 2.093296 -1.026802
wb_dma_wb_mast/assign_1 4.302858 4.199785 2.694494 -0.460240 -0.289520 -2.058900 1.088600 2.672057 2.409880 2.120107 -0.255402 -3.574034 1.084984 -2.961222 -2.752976 -2.404134 -3.871631 -2.371538 -0.187121 0.733160
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1 3.556194 -3.618345 -0.597734 3.171031 -0.487640 1.425506 -2.035029 -0.067356 0.269514 -1.250613 1.736712 -0.318015 -1.841979 1.556653 -0.107266 0.189142 -3.784243 2.129259 1.333175 -0.318137
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1 1.614403 -2.248004 -2.158356 1.993928 1.010533 -0.139819 -0.202508 0.704541 2.402264 1.142609 1.311259 3.397944 -0.561923 0.326737 -2.509408 0.474912 -0.385640 4.848544 1.301038 -1.285691
wb_dma_ch_rf/wire_pointer_s 0.609533 -0.295428 -2.874549 1.448811 0.007716 0.930054 -0.804480 3.649882 0.941281 -0.779284 1.688791 0.311884 0.378401 -1.274949 -1.650224 -0.898006 -0.575854 0.030781 2.568385 -1.159714
wb_dma_ch_sel/reg_ndnr 5.000276 -1.206279 -2.510471 0.388075 -0.160635 0.153151 -1.092961 -2.189417 1.746351 1.969999 0.719611 -2.034696 -1.887396 -1.932239 -0.638237 0.697988 -2.271986 1.920163 -2.133137 -1.781279
wb_dma_ch_rf/assign_26_ch_adr1_dewe -0.334832 0.691632 -2.812232 -1.091502 -1.969014 -0.979448 0.574386 -0.277248 0.458948 2.024293 1.336068 -1.722816 1.143397 -1.121983 -0.347762 -2.748295 -0.359116 -1.372689 2.676239 -0.565557
wb_dma_ch_sel/reg_txsz 2.852615 2.912751 -0.795460 2.127049 -1.313681 1.838710 -0.624882 -3.717412 -0.722119 0.188968 -1.450121 0.388278 -2.864117 -1.689863 -0.251174 0.354820 -1.405694 -0.566492 -0.932050 -1.441483
wb_dma_ch_pri_enc/inst_u28 1.829129 0.609966 0.264771 1.505372 -0.290276 -0.349256 -0.750062 -0.339684 0.193471 -0.091987 -1.138461 3.103333 -2.917156 -0.116117 -1.565735 -0.473587 -3.369264 1.423454 1.739302 -0.514148
wb_dma_ch_pri_enc/inst_u29 1.829129 0.609966 0.264771 1.505372 -0.290276 -0.349256 -0.750062 -0.339684 0.193471 -0.091987 -1.138461 3.103333 -2.917156 -0.116117 -1.565735 -0.473587 -3.369264 1.423454 1.739302 -0.514148
wb_dma/wire_de_adr1 0.969862 -1.417477 -1.349278 0.893887 -1.200452 0.350876 0.235647 -0.205008 1.076059 -1.846483 1.185340 -1.898524 -0.384536 -1.626966 -1.658410 -0.752043 -2.323668 0.057508 0.904815 -1.986271
wb_dma_ch_arb/always_2/block_1/case_1 2.727704 -3.255624 0.674059 1.546075 -0.977793 -1.539778 0.225054 -2.527152 3.374477 1.744596 1.196774 -0.767658 -0.458027 -0.628404 -2.474693 -1.535535 -1.122674 4.082222 -4.228462 0.378807
wb_dma_de/always_18/stmt_1/expr_1 2.702028 1.558994 -4.076048 -0.667695 0.070721 1.422096 1.132828 0.598056 1.191477 2.748929 3.363858 -3.233408 0.879319 0.605686 -0.424554 -1.404145 0.699041 -2.107917 3.393075 0.170928
wb_dma_ch_arb/always_1/if_1 2.727704 -3.255624 0.674059 1.546075 -0.977793 -1.539778 0.225054 -2.527152 3.374477 1.744596 1.196774 -0.767658 -0.458027 -0.628404 -2.474693 -1.535535 -1.122674 4.082222 -4.228462 0.378807
wb_dma_ch_pri_enc/inst_u20 1.829129 0.609966 0.264771 1.505372 -0.290276 -0.349256 -0.750062 -0.339684 0.193471 -0.091987 -1.138461 3.103333 -2.917156 -0.116117 -1.565735 -0.473587 -3.369264 1.423454 1.739302 -0.514148
wb_dma_ch_pri_enc/inst_u21 1.829129 0.609966 0.264771 1.505372 -0.290276 -0.349256 -0.750062 -0.339684 0.193471 -0.091987 -1.138461 3.103333 -2.917156 -0.116117 -1.565735 -0.473587 -3.369264 1.423454 1.739302 -0.514148
wb_dma_ch_pri_enc/inst_u22 1.829129 0.609966 0.264771 1.505372 -0.290276 -0.349256 -0.750062 -0.339684 0.193471 -0.091987 -1.138461 3.103333 -2.917156 -0.116117 -1.565735 -0.473587 -3.369264 1.423454 1.739302 -0.514148
wb_dma_ch_pri_enc/inst_u23 1.829129 0.609966 0.264771 1.505372 -0.290276 -0.349256 -0.750062 -0.339684 0.193471 -0.091987 -1.138461 3.103333 -2.917156 -0.116117 -1.565735 -0.473587 -3.369264 1.423454 1.739302 -0.514148
wb_dma_ch_pri_enc/inst_u24 1.829129 0.609966 0.264771 1.505372 -0.290276 -0.349256 -0.750062 -0.339684 0.193471 -0.091987 -1.138461 3.103333 -2.917156 -0.116117 -1.565735 -0.473587 -3.369264 1.423454 1.739302 -0.514148
wb_dma_ch_pri_enc/inst_u25 1.829129 0.609966 0.264771 1.505372 -0.290276 -0.349256 -0.750062 -0.339684 0.193471 -0.091987 -1.138461 3.103333 -2.917156 -0.116117 -1.565735 -0.473587 -3.369264 1.423454 1.739302 -0.514148
wb_dma_ch_pri_enc/inst_u26 1.829129 0.609966 0.264771 1.505372 -0.290276 -0.349256 -0.750062 -0.339684 0.193471 -0.091987 -1.138461 3.103333 -2.917156 -0.116117 -1.565735 -0.473587 -3.369264 1.423454 1.739302 -0.514148
wb_dma_ch_pri_enc/inst_u27 1.829129 0.609966 0.264771 1.505372 -0.290276 -0.349256 -0.750062 -0.339684 0.193471 -0.091987 -1.138461 3.103333 -2.917156 -0.116117 -1.565735 -0.473587 -3.369264 1.423454 1.739302 -0.514148
wb_dma/wire_dma_busy -1.371932 -2.458002 -1.251952 -1.206014 -3.700660 1.408736 -2.212898 -2.256556 -2.752891 -3.924822 0.647137 3.345016 -2.773819 2.207460 2.335400 1.114244 -0.026339 1.623111 2.583293 -2.091826
wb_dma_ch_sel/reg_ack_o 5.439284 0.007089 0.130695 1.631775 -0.445547 0.062297 -1.589873 1.608954 -0.198042 3.007140 -0.061454 2.609544 0.007846 1.764376 0.150701 1.606520 1.989202 1.147551 2.774400 1.009016
wb_dma_ch_arb/always_2/block_1/case_1/if_2/cond/expr_1 2.565137 -1.059662 -2.560466 -0.850248 -0.322728 -0.692029 -1.004700 -1.332268 0.589722 0.571591 0.207133 0.566087 -2.334166 -0.799707 -0.959109 -0.115895 -3.401938 2.073211 2.045974 -2.271372
wb_dma_rf/reg_csr_r -1.486886 -0.398140 2.174463 0.725162 1.755803 -1.535250 -0.911064 -0.960944 -1.309012 2.333332 -1.474111 3.918543 -1.893337 3.730374 2.149185 -0.577599 -3.245274 0.879320 1.561507 3.108891
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.859772 -0.734675 -0.611813 -4.655763 0.548267 -3.990202 0.628426 -1.413106 1.946364 3.057364 0.815143 0.566581 0.448260 0.518330 1.891823 0.095673 -2.027617 2.585845 1.907473 -1.614507
assert_wb_dma_ch_sel 2.565137 -1.059662 -2.560466 -0.850248 -0.322728 -0.692029 -1.004700 -1.332268 0.589722 0.571591 0.207133 0.566087 -2.334166 -0.799707 -0.959109 -0.115895 -3.401938 2.073211 2.045974 -2.271372
wb_dma_ch_rf/always_27/stmt_1/expr_1 2.902089 1.937528 0.953393 -1.277872 0.461678 -1.038723 -2.129710 -3.515358 -1.759649 3.691003 -2.284234 2.378171 -1.205423 1.401775 0.361319 -0.386603 1.061748 3.249537 -1.667617 0.942254
wb_dma_ch_sel/inst_ch2 1.666586 0.733988 -0.038352 2.451937 -0.172015 -0.487640 -0.365847 2.814304 1.127484 2.229231 0.387185 2.759281 0.157102 0.210455 -0.310871 0.190660 -0.741023 0.359368 2.993083 0.463069
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/cond 2.565137 -1.059662 -2.560466 -0.850248 -0.322728 -0.692029 -1.004700 -1.332268 0.589722 0.571591 0.207133 0.566087 -2.334166 -0.799707 -0.959109 -0.115895 -3.401938 2.073211 2.045974 -2.271372
wb_dma_ch_sel/assign_122_valid 1.041904 -0.086167 -1.053226 -2.564340 0.579889 -1.663107 -1.083328 -2.863317 -0.113791 3.242915 -0.210667 1.229294 -0.738767 1.055444 2.271089 1.262213 -1.118284 2.712760 1.120386 -1.269591
wb_dma_rf/wire_dma_abort 1.278647 -0.033835 0.853008 -0.054614 -0.304643 -2.371740 0.108130 -2.007707 2.191625 2.911043 0.001603 2.565197 -1.662686 0.699835 -0.745045 -1.126191 -2.476831 3.366466 -0.025844 0.220635
wb_dma_de/assign_67_dma_done_all/expr_1 3.710525 0.393332 -2.173733 -1.309601 0.696817 0.306079 -1.984789 -1.829452 -0.906485 2.023948 -0.922784 -0.879604 -2.107384 -1.053484 1.649173 1.893346 -1.890637 0.316683 -0.584905 -1.420531
wb_dma_de/always_4/if_1/cond 0.182538 1.667586 0.142891 -1.327347 -0.158594 -1.151641 -0.946779 -3.435640 -0.905054 0.720899 -1.952576 1.955543 -2.854151 -0.392489 0.585233 -0.209653 -3.750493 1.333142 0.790990 -1.503827
wb_dma_de/always_3/if_1/if_1/stmt_1 1.890159 0.773551 0.548250 -1.143352 -0.184896 -1.002278 0.619281 -0.265137 1.232448 -1.675189 0.022222 -4.131450 2.146373 -3.715440 -3.151511 -0.460773 -1.363220 0.188080 0.615515 -3.900931
wb_dma_wb_slv/always_3/stmt_1/expr_1 0.485335 -0.165399 2.358692 1.175810 -2.385985 -1.475641 -1.724314 0.730171 3.199632 1.693204 2.643742 1.459417 1.349281 -0.116706 -1.158242 -3.102514 1.347026 4.507900 -4.508652 0.836576
wb_dma_ch_sel/assign_156_req_p0 0.516846 0.464357 -1.567291 -2.473415 -0.723711 -2.057889 -0.559528 -3.593974 0.228489 4.651435 0.309872 0.363670 -0.150895 0.829231 2.194840 -0.751692 -0.518943 1.933168 0.575369 -0.270977
assert_wb_dma_ch_arb/input_advance -1.055800 0.194314 -1.438620 -4.096070 -0.203841 -3.192495 0.362878 -2.274445 1.694419 2.030621 0.237085 -1.421055 -0.727376 -1.886979 1.030615 -0.801323 -4.006361 0.986452 0.621408 -2.544635
wb_dma_ch_rf/assign_25_ch_adr0_dewe/expr_1 -0.549631 -0.783433 -0.695200 -1.673345 -0.286843 -2.301645 0.396433 1.079330 1.108096 2.579072 1.187457 1.811582 0.998428 1.597591 0.776486 -0.385533 0.159148 1.349065 3.642450 0.149001
wb_dma_ch_rf/reg_ch_tot_sz_r 2.902454 1.443255 -2.861763 -0.703856 -1.653177 2.581375 -1.459265 -4.259752 -2.670533 -1.259676 -0.804807 -2.555254 -1.502053 -1.671962 2.230175 2.554788 0.310119 -1.583032 0.481695 -3.687294
wb_dma_ch_rf/wire_ch_adr0 -2.490213 -2.499140 -0.159417 -1.646538 1.922518 -1.816136 0.822908 1.740436 2.019222 0.969621 2.223560 1.597558 2.453961 2.206021 1.191423 1.709231 0.441488 3.331671 2.815171 -0.972033
wb_dma_ch_rf/wire_ch_adr1 0.820627 0.070521 -2.884636 1.336312 -3.213654 0.428008 0.356482 -2.233923 0.490937 0.688237 1.856816 -2.355786 0.558003 -1.330402 -1.543144 -3.434835 -0.869445 -0.635885 1.811993 -1.160292
wb_dma/wire_ch0_adr0 -0.103264 -0.170614 0.892527 -1.746228 1.711001 -2.779845 0.579120 3.559637 2.949452 3.905705 2.316807 0.999171 2.973589 1.342605 2.085243 1.930349 0.086001 1.302399 3.564746 -0.135649
wb_dma/wire_ch0_adr1 -0.334832 0.691632 -2.812232 -1.091502 -1.969014 -0.979448 0.574386 -0.277248 0.458948 2.024293 1.336068 -1.722816 1.143397 -1.121983 -0.347762 -2.748295 -0.359116 -1.372689 2.676239 -0.565557
wb_dma_ch_pri_enc/wire_pri24_out 1.829129 0.609966 0.264771 1.505372 -0.290276 -0.349256 -0.750062 -0.339684 0.193471 -0.091987 -1.138461 3.103333 -2.917156 -0.116117 -1.565735 -0.473587 -3.369264 1.423454 1.739302 -0.514148
wb_dma/input_dma_rest_i 2.958065 -2.066237 1.488607 0.735056 0.752503 0.617134 -0.839331 2.955335 0.518577 -2.137828 1.311014 0.411040 0.017852 1.867435 -0.638839 1.658509 -1.458289 0.656935 3.752155 -0.342856
wb_dma_inc30r/assign_1_out -1.251453 0.774861 0.100490 -3.454874 2.228411 -1.384080 0.709618 2.123267 1.666856 0.328618 1.639229 -1.270209 1.092872 -0.067937 1.703654 1.948342 -2.525236 -0.515089 2.636428 -1.698219
wb_dma_ch_sel/assign_133_req_p0 -0.417238 -2.577156 -3.764025 -0.977196 -1.965168 -0.936140 -0.368907 -4.749912 1.180690 3.978402 1.480272 -0.993752 -0.794530 -0.202976 1.912644 -1.966329 -0.404568 1.952565 -2.374595 0.261051
wb_dma_ch_rf/always_23 0.820627 0.070521 -2.884636 1.336312 -3.213654 0.428008 0.356482 -2.233923 0.490937 0.688237 1.856816 -2.355786 0.558003 -1.330402 -1.543144 -3.434835 -0.869445 -0.635885 1.811993 -1.160292
wb_dma_inc30r/reg_out_r 0.604180 0.687110 -0.087650 1.413367 0.589653 -0.099515 1.201798 -0.550241 1.567357 -0.271028 -0.328760 -3.776953 4.825474 -4.245545 -1.540339 1.347509 0.670135 0.529803 3.182898 -5.191037
wb_dma/wire_pointer2 1.666586 0.733988 -0.038352 2.451937 -0.172015 -0.487640 -0.365847 2.814304 1.127484 2.229231 0.387185 2.759281 0.157102 0.210455 -0.310871 0.190660 -0.741023 0.359368 2.993083 0.463069
wb_dma/wire_pointer3 3.177016 -2.502006 -0.539423 1.994604 0.800206 0.658502 -1.843214 2.058501 0.054338 0.363091 0.868823 2.318225 -1.463591 2.316839 0.053256 1.061150 -1.654621 2.155008 2.486962 0.717264
wb_dma/wire_pointer0 3.828629 -2.003337 -1.876400 2.855363 -1.082382 0.628847 -0.893230 -1.510545 1.768576 0.315403 1.445038 -0.125913 -1.552878 -0.799344 -1.837701 -0.326538 -2.887954 2.776573 0.533907 -1.843512
wb_dma/wire_pointer1 3.673828 -0.733666 -1.620746 1.054485 -0.157968 -0.541005 -1.215354 -0.100730 1.030010 2.180232 0.332399 2.050522 -1.858123 0.141179 -0.708251 0.288392 -2.323174 2.394606 2.083399 -0.822440
wb_dma/wire_mast0_err 1.278647 -0.033835 0.853008 -0.054614 -0.304643 -2.371740 0.108130 -2.007707 2.191625 2.911043 0.001603 2.565197 -1.662686 0.699835 -0.745045 -1.126191 -2.476831 3.366466 -0.025844 0.220635
wb_dma_ch_rf/always_26 2.051467 2.608981 0.695267 0.329021 -0.250275 -0.980857 -3.422086 -1.320818 -2.372676 3.576666 -3.138194 2.979568 -0.322432 -0.580981 -0.740628 -2.005859 1.319101 3.038067 -2.145899 0.806248
wb_dma_de/always_23/block_1/case_1/block_5 -0.434926 1.751203 2.823166 0.678514 3.023254 0.345956 -0.415255 -0.899317 0.190033 -3.087576 -0.912100 1.038209 -2.155921 0.133862 0.236925 3.716962 -3.809444 2.982337 -3.115452 -3.201155
wb_dma_ch_sel/assign_144_req_p0/expr_1 0.516846 0.464357 -1.567291 -2.473415 -0.723711 -2.057889 -0.559528 -3.593974 0.228489 4.651435 0.309872 0.363670 -0.150895 0.829231 2.194840 -0.751692 -0.518943 1.933168 0.575369 -0.270977
wb_dma_ch_rf/wire_ch_am0_we -1.251453 0.774861 0.100490 -3.454874 2.228411 -1.384080 0.709618 2.123267 1.666856 0.328618 1.639229 -1.270209 1.092872 -0.067937 1.703654 1.948342 -2.525236 -0.515089 2.636428 -1.698219
wb_dma_ch_rf/always_25 -0.566246 1.445430 0.044446 -0.773346 -0.461762 -1.079505 -0.552769 0.285601 -1.369274 -1.119577 -1.314290 0.075404 2.774766 -2.115813 -3.328398 -1.516569 1.130792 1.630408 2.777752 -3.250810
wb_dma/wire_dma_rest 2.958065 -2.066237 1.488607 0.735056 0.752503 0.617134 -0.839331 2.955335 0.518577 -2.137828 1.311014 0.411040 0.017852 1.867435 -0.638839 1.658509 -1.458289 0.656935 3.752155 -0.342856
wb_dma_wb_mast/input_mast_adr 0.266761 -0.702158 -2.161602 -2.420325 -0.879383 -1.922595 1.211753 0.747286 2.206681 1.882277 1.919922 -3.694866 1.704991 -2.045350 -0.689858 -1.742241 -0.977940 -1.329646 1.228385 -0.934159
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.614403 -2.248004 -2.158356 1.993928 1.010533 -0.139819 -0.202508 0.704541 2.402264 1.142609 1.311259 3.397944 -0.561923 0.326737 -2.509408 0.474912 -0.385640 4.848544 1.301038 -1.285691
wb_dma_ch_sel/always_44/case_1 -1.062744 -3.198427 -0.802034 1.717372 -0.684997 -1.762456 1.423711 1.598228 2.529908 2.045868 2.185143 2.307092 2.489721 1.515808 -0.253343 0.175415 1.742916 2.614742 3.261997 -0.244499
wb_dma/wire_ch0_am0 -1.251453 0.774861 0.100490 -3.454874 2.228411 -1.384080 0.709618 2.123267 1.666856 0.328618 1.639229 -1.270209 1.092872 -0.067937 1.703654 1.948342 -2.525236 -0.515089 2.636428 -1.698219
wb_dma/wire_ch0_am1 1.404678 1.258332 0.137362 -1.814862 0.794122 -0.768627 0.466258 -0.586353 -0.337931 -0.963332 -0.296836 -0.925791 1.969855 -0.734794 -3.143095 -0.131501 0.891546 1.607843 3.035800 -2.956770
wb_dma_ch_rf/always_19/if_1 -0.853870 1.293716 -1.464820 -2.310668 0.695921 0.260197 -1.101788 -0.322381 -2.440204 -0.969811 -1.291976 0.146847 -0.389393 -0.678472 1.383307 1.323644 -0.995532 -0.937478 2.747982 -2.260058
wb_dma_ch_rf/always_20/if_1/block_1/if_1 -2.490213 -2.499140 -0.159417 -1.646538 1.922518 -1.816136 0.822908 1.740436 2.019222 0.969621 2.223560 1.597558 2.453961 2.206021 1.191423 1.709231 0.441488 3.331671 2.815171 -0.972033
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1 -2.127758 2.089200 0.450429 1.749362 4.258657 2.222392 -1.607132 -2.252374 0.710758 2.196208 3.018284 -1.902243 -0.292213 3.549275 4.406563 -0.757516 -6.444742 2.821191 -1.430011 1.033692
wb_dma_de/always_18/stmt_1/expr_1/expr_1 3.337161 1.222536 -2.594135 -0.081600 1.095001 1.755530 1.534142 1.903903 2.050539 1.457285 3.619416 -1.928423 -0.011625 1.669158 -0.445804 0.507536 0.336742 -1.489744 3.670939 0.105817
wb_dma_de/always_3/if_1 1.798454 1.087715 -0.670215 -0.879940 -1.685509 -0.802706 1.072443 -1.502044 0.778892 -0.310473 0.754087 -4.353204 2.477417 -2.805677 -3.215668 -2.292422 -0.121106 -0.579401 1.498102 -2.704336
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1 -0.735948 1.448429 0.818142 0.219270 -0.101094 -0.456099 0.255301 0.909854 -0.080514 -2.043609 -1.216050 1.560664 -1.723958 -1.157789 -1.657284 -0.765439 -3.223495 -0.741850 2.093296 -1.026802
wb_dma_ch_rf/assign_16_ch_adr1_we 0.820627 0.070521 -2.884636 1.336312 -3.213654 0.428008 0.356482 -2.233923 0.490937 0.688237 1.856816 -2.355786 0.558003 -1.330402 -1.543144 -3.434835 -0.869445 -0.635885 1.811993 -1.160292
wb_dma_wb_if/wire_wbm_data_o -2.586788 -0.303568 -0.264349 -1.582376 -2.773482 -1.402674 2.516443 2.465294 2.632472 -2.556312 2.818574 -1.495559 1.811935 -2.062283 -0.873903 -0.976603 -1.457550 -2.380778 4.154737 -2.909059
wb_dma_ch_pri_enc/wire_pri_out_tmp 1.829129 0.609966 0.264771 1.505372 -0.290276 -0.349256 -0.750062 -0.339684 0.193471 -0.091987 -1.138461 3.103333 -2.917156 -0.116117 -1.565735 -0.473587 -3.369264 1.423454 1.739302 -0.514148
wb_dma_ch_sel/always_2/stmt_1/expr_1 1.182589 -0.517590 -2.274665 -3.052129 -0.485796 -2.340302 -0.362892 -3.251469 1.541524 2.214047 0.349562 -1.203636 -1.740659 -1.644918 0.263318 -0.781457 -4.053058 2.058707 0.184448 -2.563355
wb_dma_ch_sel/always_48/case_1/stmt_1 4.279074 -4.600136 -0.619663 0.485037 -1.173804 -1.543097 -0.828631 -2.018422 2.550698 2.168963 1.571778 -2.448863 0.800597 -0.920459 -1.479968 -0.307111 -0.017691 3.993033 -3.555073 -0.583195
wb_dma_ch_sel/always_48/case_1/stmt_2 -0.735948 1.448429 0.818142 0.219270 -0.101094 -0.456099 0.255301 0.909854 -0.080514 -2.043609 -1.216050 1.560664 -1.723958 -1.157789 -1.657284 -0.765439 -3.223495 -0.741850 2.093296 -1.026802
assert_wb_dma_ch_arb/input_grant0 -1.055800 0.194314 -1.438620 -4.096070 -0.203841 -3.192495 0.362878 -2.274445 1.694419 2.030621 0.237085 -1.421055 -0.727376 -1.886979 1.030615 -0.801323 -4.006361 0.986452 0.621408 -2.544635
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/cond -0.735948 1.448429 0.818142 0.219270 -0.101094 -0.456099 0.255301 0.909854 -0.080514 -2.043609 -1.216050 1.560664 -1.723958 -1.157789 -1.657284 -0.765439 -3.223495 -0.741850 2.093296 -1.026802
wb_dma_ch_pri_enc/wire_pri18_out 1.829129 0.609966 0.264771 1.505372 -0.290276 -0.349256 -0.750062 -0.339684 0.193471 -0.091987 -1.138461 3.103333 -2.917156 -0.116117 -1.565735 -0.473587 -3.369264 1.423454 1.739302 -0.514148
wb_dma_de/assign_6_adr0_cnt_next -2.569441 -0.684443 -0.510805 -1.364579 2.169253 0.157917 -0.051969 0.516559 -0.824311 -3.702577 -0.757311 -0.441817 0.896647 -0.892601 -0.502800 1.595017 -1.874059 1.674500 2.360348 -3.917278
wb_dma_ch_rf/reg_ch_err 1.278647 -0.033835 0.853008 -0.054614 -0.304643 -2.371740 0.108130 -2.007707 2.191625 2.911043 0.001603 2.565197 -1.662686 0.699835 -0.745045 -1.126191 -2.476831 3.366466 -0.025844 0.220635
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1/expr_1/expr_1 2.565137 -1.059662 -2.560466 -0.850248 -0.322728 -0.692029 -1.004700 -1.332268 0.589722 0.571591 0.207133 0.566087 -2.334166 -0.799707 -0.959109 -0.115895 -3.401938 2.073211 2.045974 -2.271372
wb_dma_wb_slv/input_wb_addr_i -3.481903 3.122558 5.271453 1.394508 -3.647895 -4.867600 2.420147 3.103870 2.243047 2.598213 -2.774397 3.604294 1.756668 -1.059815 2.721250 -1.189916 -1.102262 -1.396963 0.490204 2.618531
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.735948 1.448429 0.818142 0.219270 -0.101094 -0.456099 0.255301 0.909854 -0.080514 -2.043609 -1.216050 1.560664 -1.723958 -1.157789 -1.657284 -0.765439 -3.223495 -0.741850 2.093296 -1.026802
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.735948 1.448429 0.818142 0.219270 -0.101094 -0.456099 0.255301 0.909854 -0.080514 -2.043609 -1.216050 1.560664 -1.723958 -1.157789 -1.657284 -0.765439 -3.223495 -0.741850 2.093296 -1.026802
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.735948 1.448429 0.818142 0.219270 -0.101094 -0.456099 0.255301 0.909854 -0.080514 -2.043609 -1.216050 1.560664 -1.723958 -1.157789 -1.657284 -0.765439 -3.223495 -0.741850 2.093296 -1.026802
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1/expr_1 3.710525 0.393332 -2.173733 -1.309601 0.696817 0.306079 -1.984789 -1.829452 -0.906485 2.023948 -0.922784 -0.879604 -2.107384 -1.053484 1.649173 1.893346 -1.890637 0.316683 -0.584905 -1.420531
