{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1711580305686 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711580305686 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2020  Intel Corporation. All rights reserved. " "Copyright (C) 2020  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711580305686 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711580305686 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and any partner logic  " "and other software and tools, and any partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711580305686 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711580305686 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711580305686 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711580305686 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711580305686 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711580305686 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711580305686 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711580305686 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711580305686 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711580305686 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details, at " "refer to the applicable agreement for further details, at" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711580305686 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "https://fpgasoftware.intel.com/eula. " "https://fpgasoftware.intel.com/eula." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711580305686 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 27 17:58:25 2024 " "Processing started: Wed Mar 27 17:58:25 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711580305686 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1711580305686 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing " "Command: quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1711580305687 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1711580306500 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1711580307255 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1711580307255 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1711580307277 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1711580307277 ""}
{ "Info" "ISTA_SDC_FOUND" "toolflow.sdc " "Reading SDC File: 'toolflow.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1711580309917 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1711580310469 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1711580310500 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1711580320791 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1711580320791 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -19.661 " "Worst-case setup slack is -19.661" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711580320795 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711580320795 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -19.661         -396542.947 iCLK  " "  -19.661         -396542.947 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711580320795 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711580320795 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.882 " "Worst-case hold slack is 0.882" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711580321008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711580321008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.882               0.000 iCLK  " "    0.882               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711580321008 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711580321008 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1711580321016 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1711580321024 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.739 " "Worst-case minimum pulse width slack is 9.739" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711580321053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711580321053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.739               0.000 iCLK  " "    9.739               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711580321053 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711580321053 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -19.661 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -19.661" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580322765 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580322765 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580322765 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1711580322765 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -19.661 (VIOLATED) " "Path #1: Setup slack is -19.661 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580322766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : fetch_Logic:fetchUnit\|PCReg:r_PCReg\|nbitregister:r_PC\|dffg:\\gen_dffg:8:g_dffg\|s_Q " "From Node    : fetch_Logic:fetchUnit\|PCReg:r_PCReg\|nbitregister:r_PC\|dffg:\\gen_dffg:8:g_dffg\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580322766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : MIPSregister:RegisterMod\|dffgN:\\G_NBit_REGISTER:9:REG\|dffg:\\G_NBit_DFFG:16:MUXI\|s_Q " "To Node      : MIPSregister:RegisterMod\|dffgN:\\G_NBit_REGISTER:9:REG\|dffg:\\G_NBit_DFFG:16:MUXI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580322766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580322766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580322766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580322766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580322766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580322766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580322766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580322766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580322766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.100      3.100  R        clock network delay " "     3.100      3.100  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580322766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.332      0.232     uTco  fetch_Logic:fetchUnit\|PCReg:r_PCReg\|nbitregister:r_PC\|dffg:\\gen_dffg:8:g_dffg\|s_Q " "     3.332      0.232     uTco  fetch_Logic:fetchUnit\|PCReg:r_PCReg\|nbitregister:r_PC\|dffg:\\gen_dffg:8:g_dffg\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580322766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.332      0.000 FF  CELL  fetchUnit\|r_PCReg\|r_PC\|\\gen_dffg:8:g_dffg\|s_Q\|q " "     3.332      0.000 FF  CELL  fetchUnit\|r_PCReg\|r_PC\|\\gen_dffg:8:g_dffg\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580322766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.681      0.349 FF    IC  s_IMemAddr\[8\]~5\|datad " "     3.681      0.349 FF    IC  s_IMemAddr\[8\]~5\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580322766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.806      0.125 FF  CELL  s_IMemAddr\[8\]~5\|combout " "     3.806      0.125 FF  CELL  s_IMemAddr\[8\]~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580322766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.418      2.612 FF    IC  IMem\|ram~44632\|datab " "     6.418      2.612 FF    IC  IMem\|ram~44632\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580322766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.841      0.423 FR  CELL  IMem\|ram~44632\|combout " "     6.841      0.423 FR  CELL  IMem\|ram~44632\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580322766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.076      0.235 RR    IC  IMem\|ram~44633\|datab " "     7.076      0.235 RR    IC  IMem\|ram~44633\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580322766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.494      0.418 RR  CELL  IMem\|ram~44633\|combout " "     7.494      0.418 RR  CELL  IMem\|ram~44633\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580322766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.650      1.156 RR    IC  IMem\|ram~44634\|datad " "     8.650      1.156 RR    IC  IMem\|ram~44634\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580322766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.805      0.155 RR  CELL  IMem\|ram~44634\|combout " "     8.805      0.155 RR  CELL  IMem\|ram~44634\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580322766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.008      0.203 RR    IC  IMem\|ram~44637\|datad " "     9.008      0.203 RR    IC  IMem\|ram~44637\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580322766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.147      0.139 RF  CELL  IMem\|ram~44637\|combout " "     9.147      0.139 RF  CELL  IMem\|ram~44637\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580322766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.378      0.231 FF    IC  IMem\|ram~44648\|datac " "     9.378      0.231 FF    IC  IMem\|ram~44648\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580322766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.659      0.281 FF  CELL  IMem\|ram~44648\|combout " "     9.659      0.281 FF  CELL  IMem\|ram~44648\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580322766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.886      0.227 FF    IC  IMem\|ram~44659\|datad " "     9.886      0.227 FF    IC  IMem\|ram~44659\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580322766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.011      0.125 FF  CELL  IMem\|ram~44659\|combout " "    10.011      0.125 FF  CELL  IMem\|ram~44659\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580322766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.048      2.037 FF    IC  IMem\|ram~44702\|datac " "    12.048      2.037 FF    IC  IMem\|ram~44702\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580322766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.329      0.281 FF  CELL  IMem\|ram~44702\|combout " "    12.329      0.281 FF  CELL  IMem\|ram~44702\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580322766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.555      0.226 FF    IC  IMem\|ram~44745\|datad " "    12.555      0.226 FF    IC  IMem\|ram~44745\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580322766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.705      0.150 FR  CELL  IMem\|ram~44745\|combout " "    12.705      0.150 FR  CELL  IMem\|ram~44745\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580322766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.910      0.205 RR    IC  IMem\|ram~44916\|datad " "    12.910      0.205 RR    IC  IMem\|ram~44916\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580322766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.065      0.155 RR  CELL  IMem\|ram~44916\|combout " "    13.065      0.155 RR  CELL  IMem\|ram~44916\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580322766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.266      0.201 RR    IC  IMem\|ram~45087\|datac " "    13.266      0.201 RR    IC  IMem\|ram~45087\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580322766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.553      0.287 RR  CELL  IMem\|ram~45087\|combout " "    13.553      0.287 RR  CELL  IMem\|ram~45087\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580322766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.685      1.132 RR    IC  RegisterMod\|g_mux02\|Mux3~1\|dataa " "    14.685      1.132 RR    IC  RegisterMod\|g_mux02\|Mux3~1\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580322766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.042      0.357 RR  CELL  RegisterMod\|g_mux02\|Mux3~1\|combout " "    15.042      0.357 RR  CELL  RegisterMod\|g_mux02\|Mux3~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580322766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.033      3.991 RR    IC  RegisterMod\|g_mux02\|Mux28~16\|datab " "    19.033      3.991 RR    IC  RegisterMod\|g_mux02\|Mux28~16\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580322766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.435      0.402 RR  CELL  RegisterMod\|g_mux02\|Mux28~16\|combout " "    19.435      0.402 RR  CELL  RegisterMod\|g_mux02\|Mux28~16\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580322766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.638      0.203 RR    IC  RegisterMod\|g_mux02\|Mux28~19\|datad " "    19.638      0.203 RR    IC  RegisterMod\|g_mux02\|Mux28~19\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580322766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.793      0.155 RR  CELL  RegisterMod\|g_mux02\|Mux28~19\|combout " "    19.793      0.155 RR  CELL  RegisterMod\|g_mux02\|Mux28~19\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580322766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.890      1.097 RR    IC  ALUmod\|g_sllvShifter\|\\G_NBit_MUX02:5:MUXI1\|g_orGate\|o_F~0\|dataa " "    20.890      1.097 RR    IC  ALUmod\|g_sllvShifter\|\\G_NBit_MUX02:5:MUXI1\|g_orGate\|o_F~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580322766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.248      0.358 RR  CELL  ALUmod\|g_sllvShifter\|\\G_NBit_MUX02:5:MUXI1\|g_orGate\|o_F~0\|combout " "    21.248      0.358 RR  CELL  ALUmod\|g_sllvShifter\|\\G_NBit_MUX02:5:MUXI1\|g_orGate\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580322766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.638      1.390 RR    IC  ALUmod\|g_sllvShifter\|\\G_NBit_MUX02:6:MUXI1\|g_orGate\|o_F~1\|datad " "    22.638      1.390 RR    IC  ALUmod\|g_sllvShifter\|\\G_NBit_MUX02:6:MUXI1\|g_orGate\|o_F~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580322766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.793      0.155 RR  CELL  ALUmod\|g_sllvShifter\|\\G_NBit_MUX02:6:MUXI1\|g_orGate\|o_F~1\|combout " "    22.793      0.155 RR  CELL  ALUmod\|g_sllvShifter\|\\G_NBit_MUX02:6:MUXI1\|g_orGate\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580322766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.020      0.227 RR    IC  ALUmod\|g_sllvShifter\|\\G_NBit_MUX04:14:MUXI5\|g_orGate\|o_F~0\|datad " "    23.020      0.227 RR    IC  ALUmod\|g_sllvShifter\|\\G_NBit_MUX04:14:MUXI5\|g_orGate\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580322766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.175      0.155 RR  CELL  ALUmod\|g_sllvShifter\|\\G_NBit_MUX04:14:MUXI5\|g_orGate\|o_F~0\|combout " "    23.175      0.155 RR  CELL  ALUmod\|g_sllvShifter\|\\G_NBit_MUX04:14:MUXI5\|g_orGate\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580322766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.903      0.728 RR    IC  ALUmod\|g_sllvShifter\|\\G_NBit_MUX05_lower:6:MUXI8\|g_andGateB\|o_F\|datad " "    23.903      0.728 RR    IC  ALUmod\|g_sllvShifter\|\\G_NBit_MUX05_lower:6:MUXI8\|g_andGateB\|o_F\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580322766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.058      0.155 RR  CELL  ALUmod\|g_sllvShifter\|\\G_NBit_MUX05_lower:6:MUXI8\|g_andGateB\|o_F\|combout " "    24.058      0.155 RR  CELL  ALUmod\|g_sllvShifter\|\\G_NBit_MUX05_lower:6:MUXI8\|g_andGateB\|o_F\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580322766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.258      0.200 RR    IC  ALUmod\|g_16t1Mux\|Mux25~5\|datac " "    24.258      0.200 RR    IC  ALUmod\|g_16t1Mux\|Mux25~5\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580322766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.545      0.287 RR  CELL  ALUmod\|g_16t1Mux\|Mux25~5\|combout " "    24.545      0.287 RR  CELL  ALUmod\|g_16t1Mux\|Mux25~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580322766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.748      0.203 RR    IC  ALUmod\|g_16t1Mux\|Mux25~6\|datad " "    24.748      0.203 RR    IC  ALUmod\|g_16t1Mux\|Mux25~6\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580322766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.903      0.155 RR  CELL  ALUmod\|g_16t1Mux\|Mux25~6\|combout " "    24.903      0.155 RR  CELL  ALUmod\|g_16t1Mux\|Mux25~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580322766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.105      0.202 RR    IC  ALUmod\|g_16t1Mux\|Mux25~7\|datad " "    25.105      0.202 RR    IC  ALUmod\|g_16t1Mux\|Mux25~7\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580322766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.260      0.155 RR  CELL  ALUmod\|g_16t1Mux\|Mux25~7\|combout " "    25.260      0.155 RR  CELL  ALUmod\|g_16t1Mux\|Mux25~7\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580322766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.463      0.203 RR    IC  ALUmod\|g_16t1Mux\|Mux25~8\|datad " "    25.463      0.203 RR    IC  ALUmod\|g_16t1Mux\|Mux25~8\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580322766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.618      0.155 RR  CELL  ALUmod\|g_16t1Mux\|Mux25~8\|combout " "    25.618      0.155 RR  CELL  ALUmod\|g_16t1Mux\|Mux25~8\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580322766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.822      0.204 RR    IC  ALUmod\|g_16t1Mux\|Mux25~9\|datad " "    25.822      0.204 RR    IC  ALUmod\|g_16t1Mux\|Mux25~9\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580322766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.977      0.155 RR  CELL  ALUmod\|g_16t1Mux\|Mux25~9\|combout " "    25.977      0.155 RR  CELL  ALUmod\|g_16t1Mux\|Mux25~9\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580322766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.181      0.204 RR    IC  ALUmod\|g_16t1Mux\|Mux25~10\|datad " "    26.181      0.204 RR    IC  ALUmod\|g_16t1Mux\|Mux25~10\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580322766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.320      0.139 RF  CELL  ALUmod\|g_16t1Mux\|Mux25~10\|combout " "    26.320      0.139 RF  CELL  ALUmod\|g_16t1Mux\|Mux25~10\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580322766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.547      0.227 FF    IC  ALUmod\|g_16t1Mux\|Mux25~11\|datad " "    26.547      0.227 FF    IC  ALUmod\|g_16t1Mux\|Mux25~11\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580322766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.672      0.125 FF  CELL  ALUmod\|g_16t1Mux\|Mux25~11\|combout " "    26.672      0.125 FF  CELL  ALUmod\|g_16t1Mux\|Mux25~11\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580322766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    29.406      2.734 FF    IC  DMem\|ram~44809\|datad " "    29.406      2.734 FF    IC  DMem\|ram~44809\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580322766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    29.531      0.125 FF  CELL  DMem\|ram~44809\|combout " "    29.531      0.125 FF  CELL  DMem\|ram~44809\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580322766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    29.799      0.268 FF    IC  DMem\|ram~44810\|datab " "    29.799      0.268 FF    IC  DMem\|ram~44810\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580322766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.224      0.425 FF  CELL  DMem\|ram~44810\|combout " "    30.224      0.425 FF  CELL  DMem\|ram~44810\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580322766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.457      0.233 FF    IC  DMem\|ram~44813\|datac " "    30.457      0.233 FF    IC  DMem\|ram~44813\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580322766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.738      0.281 FF  CELL  DMem\|ram~44813\|combout " "    30.738      0.281 FF  CELL  DMem\|ram~44813\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580322766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    32.376      1.638 FF    IC  DMem\|ram~44816\|dataa " "    32.376      1.638 FF    IC  DMem\|ram~44816\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580322766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    32.780      0.404 FF  CELL  DMem\|ram~44816\|combout " "    32.780      0.404 FF  CELL  DMem\|ram~44816\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580322766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    33.009      0.229 FF    IC  DMem\|ram~44817\|datad " "    33.009      0.229 FF    IC  DMem\|ram~44817\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580322766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    33.134      0.125 FF  CELL  DMem\|ram~44817\|combout " "    33.134      0.125 FF  CELL  DMem\|ram~44817\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580322766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    33.404      0.270 FF    IC  DMem\|ram~44828\|datab " "    33.404      0.270 FF    IC  DMem\|ram~44828\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580322766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    33.808      0.404 FF  CELL  DMem\|ram~44828\|combout " "    33.808      0.404 FF  CELL  DMem\|ram~44828\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580322766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.033      0.225 FF    IC  DMem\|ram~44871\|datad " "    34.033      0.225 FF    IC  DMem\|ram~44871\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580322766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.158      0.125 FF  CELL  DMem\|ram~44871\|combout " "    34.158      0.125 FF  CELL  DMem\|ram~44871\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580322766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.390      0.232 FF    IC  DMem\|ram~44914\|datac " "    34.390      0.232 FF    IC  DMem\|ram~44914\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580322766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.651      0.261 FR  CELL  DMem\|ram~44914\|combout " "    34.651      0.261 FR  CELL  DMem\|ram~44914\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580322766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.991      3.340 RR    IC  DMem\|ram~44915\|datad " "    37.991      3.340 RR    IC  DMem\|ram~44915\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580322766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    38.146      0.155 RR  CELL  DMem\|ram~44915\|combout " "    38.146      0.155 RR  CELL  DMem\|ram~44915\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580322766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    38.351      0.205 RR    IC  DMem\|ram~45086\|datad " "    38.351      0.205 RR    IC  DMem\|ram~45086\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580322766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    38.506      0.155 RR  CELL  DMem\|ram~45086\|combout " "    38.506      0.155 RR  CELL  DMem\|ram~45086\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580322766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    39.273      0.767 RR    IC  muxmemToReg\|\\G_NBit_MUX:16:MUXI\|g_orGate\|o_F~0\|datad " "    39.273      0.767 RR    IC  muxmemToReg\|\\G_NBit_MUX:16:MUXI\|g_orGate\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580322766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    39.428      0.155 RR  CELL  muxmemToReg\|\\G_NBit_MUX:16:MUXI\|g_orGate\|o_F~0\|combout " "    39.428      0.155 RR  CELL  muxmemToReg\|\\G_NBit_MUX:16:MUXI\|g_orGate\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580322766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    39.670      0.242 RR    IC  muxjal\|\\G_NBit_MUX:16:MUXI\|g_orGate\|o_F~0\|datab " "    39.670      0.242 RR    IC  muxjal\|\\G_NBit_MUX:16:MUXI\|g_orGate\|o_F~0\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580322766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.088      0.418 RR  CELL  muxjal\|\\G_NBit_MUX:16:MUXI\|g_orGate\|o_F~0\|combout " "    40.088      0.418 RR  CELL  muxjal\|\\G_NBit_MUX:16:MUXI\|g_orGate\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580322766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.779      0.691 RR    IC  muxjal\|\\G_NBit_MUX:16:MUXI\|g_orGate\|o_F~1\|datad " "    40.779      0.691 RR    IC  muxjal\|\\G_NBit_MUX:16:MUXI\|g_orGate\|o_F~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580322766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.934      0.155 RR  CELL  muxjal\|\\G_NBit_MUX:16:MUXI\|g_orGate\|o_F~1\|combout " "    40.934      0.155 RR  CELL  muxjal\|\\G_NBit_MUX:16:MUXI\|g_orGate\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580322766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    41.139      0.205 RR    IC  muxjal\|\\G_NBit_MUX:16:MUXI\|g_orGate\|o_F~2\|datad " "    41.139      0.205 RR    IC  muxjal\|\\G_NBit_MUX:16:MUXI\|g_orGate\|o_F~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580322766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    41.294      0.155 RR  CELL  muxjal\|\\G_NBit_MUX:16:MUXI\|g_orGate\|o_F~2\|combout " "    41.294      0.155 RR  CELL  muxjal\|\\G_NBit_MUX:16:MUXI\|g_orGate\|o_F~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580322766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    42.685      1.391 RR    IC  RegisterMod\|\\G_NBit_REGISTER:9:REG\|\\G_NBit_DFFG:16:MUXI\|s_Q\|asdata " "    42.685      1.391 RR    IC  RegisterMod\|\\G_NBit_REGISTER:9:REG\|\\G_NBit_DFFG:16:MUXI\|s_Q\|asdata" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580322766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    43.091      0.406 RR  CELL  MIPSregister:RegisterMod\|dffgN:\\G_NBit_REGISTER:9:REG\|dffg:\\G_NBit_DFFG:16:MUXI\|s_Q " "    43.091      0.406 RR  CELL  MIPSregister:RegisterMod\|dffgN:\\G_NBit_REGISTER:9:REG\|dffg:\\G_NBit_DFFG:16:MUXI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580322766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580322766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580322766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580322766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580322766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580322766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580322766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.424      3.424  R        clock network delay " "    23.424      3.424  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580322766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.432      0.008           clock pessimism removed " "    23.432      0.008           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580322766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.412     -0.020           clock uncertainty " "    23.412     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580322766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.430      0.018     uTsu  MIPSregister:RegisterMod\|dffgN:\\G_NBit_REGISTER:9:REG\|dffg:\\G_NBit_DFFG:16:MUXI\|s_Q " "    23.430      0.018     uTsu  MIPSregister:RegisterMod\|dffgN:\\G_NBit_REGISTER:9:REG\|dffg:\\G_NBit_DFFG:16:MUXI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580322766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580322766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    43.091 " "Data Arrival Time  :    43.091" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580322766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    23.430 " "Data Required Time :    23.430" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580322766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :   -19.661 (VIOLATED) " "Slack              :   -19.661 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580322766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580322766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580322766 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1711580322766 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.882 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.882" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580322948 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580322948 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580322948 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1711580322948 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.882  " "Path #1: Hold slack is 0.882 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580322948 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : fetch_Logic:fetchUnit\|PCReg:r_PCReg\|nbitregister:r_PC\|dffg:\\gen_dffg:31:g_dffg\|s_Q " "From Node    : fetch_Logic:fetchUnit\|PCReg:r_PCReg\|nbitregister:r_PC\|dffg:\\gen_dffg:31:g_dffg\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580322948 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : fetch_Logic:fetchUnit\|PCReg:r_PCReg\|nbitregister:r_PC\|dffg:\\gen_dffg:31:g_dffg\|s_Q " "To Node      : fetch_Logic:fetchUnit\|PCReg:r_PCReg\|nbitregister:r_PC\|dffg:\\gen_dffg:31:g_dffg\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580322948 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580322948 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580322948 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580322948 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580322948 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580322948 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580322948 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580322948 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580322948 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.453      3.453  R        clock network delay " "     3.453      3.453  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580322948 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.685      0.232     uTco  fetch_Logic:fetchUnit\|PCReg:r_PCReg\|nbitregister:r_PC\|dffg:\\gen_dffg:31:g_dffg\|s_Q " "     3.685      0.232     uTco  fetch_Logic:fetchUnit\|PCReg:r_PCReg\|nbitregister:r_PC\|dffg:\\gen_dffg:31:g_dffg\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580322948 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.685      0.000 RR  CELL  fetchUnit\|r_PCReg\|r_PC\|\\gen_dffg:31:g_dffg\|s_Q\|q " "     3.685      0.000 RR  CELL  fetchUnit\|r_PCReg\|r_PC\|\\gen_dffg:31:g_dffg\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580322948 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.950      0.265 RR    IC  fetchUnit\|g_jumpRegControl\|\\G_NBit_MUX:31:MUXi\|g_orGate\|o_F~0\|datac " "     3.950      0.265 RR    IC  fetchUnit\|g_jumpRegControl\|\\G_NBit_MUX:31:MUXi\|g_orGate\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580322948 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.210      0.260 RF  CELL  fetchUnit\|g_jumpRegControl\|\\G_NBit_MUX:31:MUXi\|g_orGate\|o_F~0\|combout " "     4.210      0.260 RF  CELL  fetchUnit\|g_jumpRegControl\|\\G_NBit_MUX:31:MUXi\|g_orGate\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580322948 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.426      0.216 FF    IC  fetchUnit\|g_jumpRegControl\|\\G_NBit_MUX:31:MUXi\|g_orGate\|o_F~1\|datad " "     4.426      0.216 FF    IC  fetchUnit\|g_jumpRegControl\|\\G_NBit_MUX:31:MUXi\|g_orGate\|o_F~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580322948 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.546      0.120 FF  CELL  fetchUnit\|g_jumpRegControl\|\\G_NBit_MUX:31:MUXi\|g_orGate\|o_F~1\|combout " "     4.546      0.120 FF  CELL  fetchUnit\|g_jumpRegControl\|\\G_NBit_MUX:31:MUXi\|g_orGate\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580322948 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.546      0.000 FF    IC  fetchUnit\|r_PCReg\|r_PC\|\\gen_dffg:31:g_dffg\|s_Q\|d " "     4.546      0.000 FF    IC  fetchUnit\|r_PCReg\|r_PC\|\\gen_dffg:31:g_dffg\|s_Q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580322948 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.622      0.076 FF  CELL  fetch_Logic:fetchUnit\|PCReg:r_PCReg\|nbitregister:r_PC\|dffg:\\gen_dffg:31:g_dffg\|s_Q " "     4.622      0.076 FF  CELL  fetch_Logic:fetchUnit\|PCReg:r_PCReg\|nbitregister:r_PC\|dffg:\\gen_dffg:31:g_dffg\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580322948 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580322948 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580322948 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580322948 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580322948 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580322948 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580322948 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.586      3.586  R        clock network delay " "     3.586      3.586  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580322948 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.554     -0.032           clock pessimism removed " "     3.554     -0.032           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580322948 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.554      0.000           clock uncertainty " "     3.554      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580322948 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.740      0.186      uTh  fetch_Logic:fetchUnit\|PCReg:r_PCReg\|nbitregister:r_PC\|dffg:\\gen_dffg:31:g_dffg\|s_Q " "     3.740      0.186      uTh  fetch_Logic:fetchUnit\|PCReg:r_PCReg\|nbitregister:r_PC\|dffg:\\gen_dffg:31:g_dffg\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580322948 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580322948 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.622 " "Data Arrival Time  :     4.622" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580322948 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.740 " "Data Required Time :     3.740" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580322948 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.882  " "Slack              :     0.882 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580322948 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580322948 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580322948 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1711580322948 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1711580322949 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1711580323027 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1711580326385 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1711580328991 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1711580328991 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -16.599 " "Worst-case setup slack is -16.599" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711580328994 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711580328994 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.599         -315547.266 iCLK  " "  -16.599         -315547.266 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711580328994 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711580328994 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.795 " "Worst-case hold slack is 0.795" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711580329199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711580329199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.795               0.000 iCLK  " "    0.795               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711580329199 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711580329199 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1711580329203 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1711580329207 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.768 " "Worst-case minimum pulse width slack is 9.768" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711580329237 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711580329237 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.768               0.000 iCLK  " "    9.768               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711580329237 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711580329237 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -16.599 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -16.599" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580330933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580330933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580330933 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1711580330933 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -16.599 (VIOLATED) " "Path #1: Setup slack is -16.599 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580330935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : fetch_Logic:fetchUnit\|PCReg:r_PCReg\|nbitregister:r_PC\|dffg:\\gen_dffg:8:g_dffg\|s_Q " "From Node    : fetch_Logic:fetchUnit\|PCReg:r_PCReg\|nbitregister:r_PC\|dffg:\\gen_dffg:8:g_dffg\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580330935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : MIPSregister:RegisterMod\|dffgN:\\G_NBit_REGISTER:9:REG\|dffg:\\G_NBit_DFFG:16:MUXI\|s_Q " "To Node      : MIPSregister:RegisterMod\|dffgN:\\G_NBit_REGISTER:9:REG\|dffg:\\G_NBit_DFFG:16:MUXI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580330935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580330935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580330935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580330935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580330935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580330935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580330935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580330935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580330935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.810      2.810  R        clock network delay " "     2.810      2.810  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580330935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.023      0.213     uTco  fetch_Logic:fetchUnit\|PCReg:r_PCReg\|nbitregister:r_PC\|dffg:\\gen_dffg:8:g_dffg\|s_Q " "     3.023      0.213     uTco  fetch_Logic:fetchUnit\|PCReg:r_PCReg\|nbitregister:r_PC\|dffg:\\gen_dffg:8:g_dffg\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580330935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.023      0.000 FF  CELL  fetchUnit\|r_PCReg\|r_PC\|\\gen_dffg:8:g_dffg\|s_Q\|q " "     3.023      0.000 FF  CELL  fetchUnit\|r_PCReg\|r_PC\|\\gen_dffg:8:g_dffg\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580330935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.339      0.316 FF    IC  s_IMemAddr\[8\]~5\|datad " "     3.339      0.316 FF    IC  s_IMemAddr\[8\]~5\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580330935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.449      0.110 FF  CELL  s_IMemAddr\[8\]~5\|combout " "     3.449      0.110 FF  CELL  s_IMemAddr\[8\]~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580330935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.796      2.347 FF    IC  IMem\|ram~44632\|datab " "     5.796      2.347 FF    IC  IMem\|ram~44632\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580330935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.173      0.377 FR  CELL  IMem\|ram~44632\|combout " "     6.173      0.377 FR  CELL  IMem\|ram~44632\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580330935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.391      0.218 RR    IC  IMem\|ram~44633\|datab " "     6.391      0.218 RR    IC  IMem\|ram~44633\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580330935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.772      0.381 RR  CELL  IMem\|ram~44633\|combout " "     6.772      0.381 RR  CELL  IMem\|ram~44633\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580330935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.856      1.084 RR    IC  IMem\|ram~44634\|datad " "     7.856      1.084 RR    IC  IMem\|ram~44634\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580330935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.000      0.144 RR  CELL  IMem\|ram~44634\|combout " "     8.000      0.144 RR  CELL  IMem\|ram~44634\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580330935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.187      0.187 RR    IC  IMem\|ram~44637\|datad " "     8.187      0.187 RR    IC  IMem\|ram~44637\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580330935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.312      0.125 RF  CELL  IMem\|ram~44637\|combout " "     8.312      0.125 RF  CELL  IMem\|ram~44637\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580330935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.523      0.211 FF    IC  IMem\|ram~44648\|datac " "     8.523      0.211 FF    IC  IMem\|ram~44648\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580330935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.775      0.252 FF  CELL  IMem\|ram~44648\|combout " "     8.775      0.252 FF  CELL  IMem\|ram~44648\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580330935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.982      0.207 FF    IC  IMem\|ram~44659\|datad " "     8.982      0.207 FF    IC  IMem\|ram~44659\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580330935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.116      0.134 FR  CELL  IMem\|ram~44659\|combout " "     9.116      0.134 FR  CELL  IMem\|ram~44659\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580330935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.003      1.887 RR    IC  IMem\|ram~44702\|datac " "    11.003      1.887 RR    IC  IMem\|ram~44702\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580330935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.266      0.263 RR  CELL  IMem\|ram~44702\|combout " "    11.266      0.263 RR  CELL  IMem\|ram~44702\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580330935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.453      0.187 RR    IC  IMem\|ram~44745\|datad " "    11.453      0.187 RR    IC  IMem\|ram~44745\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580330935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.597      0.144 RR  CELL  IMem\|ram~44745\|combout " "    11.597      0.144 RR  CELL  IMem\|ram~44745\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580330935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.786      0.189 RR    IC  IMem\|ram~44916\|datad " "    11.786      0.189 RR    IC  IMem\|ram~44916\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580330935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.930      0.144 RR  CELL  IMem\|ram~44916\|combout " "    11.930      0.144 RR  CELL  IMem\|ram~44916\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580330935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.114      0.184 RR    IC  IMem\|ram~45087\|datac " "    12.114      0.184 RR    IC  IMem\|ram~45087\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580330935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.379      0.265 RR  CELL  IMem\|ram~45087\|combout " "    12.379      0.265 RR  CELL  IMem\|ram~45087\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580330935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.438      1.059 RR    IC  RegisterMod\|g_mux02\|Mux3~1\|dataa " "    13.438      1.059 RR    IC  RegisterMod\|g_mux02\|Mux3~1\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580330935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.765      0.327 RR  CELL  RegisterMod\|g_mux02\|Mux3~1\|combout " "    13.765      0.327 RR  CELL  RegisterMod\|g_mux02\|Mux3~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580330935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.516      3.751 RR    IC  RegisterMod\|g_mux02\|Mux28~16\|datab " "    17.516      3.751 RR    IC  RegisterMod\|g_mux02\|Mux28~16\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580330935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.885      0.369 RR  CELL  RegisterMod\|g_mux02\|Mux28~16\|combout " "    17.885      0.369 RR  CELL  RegisterMod\|g_mux02\|Mux28~16\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580330935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.072      0.187 RR    IC  RegisterMod\|g_mux02\|Mux28~19\|datad " "    18.072      0.187 RR    IC  RegisterMod\|g_mux02\|Mux28~19\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580330935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.216      0.144 RR  CELL  RegisterMod\|g_mux02\|Mux28~19\|combout " "    18.216      0.144 RR  CELL  RegisterMod\|g_mux02\|Mux28~19\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580330935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.236      1.020 RR    IC  ALUmod\|g_sllvShifter\|\\G_NBit_MUX02:5:MUXI1\|g_orGate\|o_F~0\|dataa " "    19.236      1.020 RR    IC  ALUmod\|g_sllvShifter\|\\G_NBit_MUX02:5:MUXI1\|g_orGate\|o_F~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580330935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.564      0.328 RR  CELL  ALUmod\|g_sllvShifter\|\\G_NBit_MUX02:5:MUXI1\|g_orGate\|o_F~0\|combout " "    19.564      0.328 RR  CELL  ALUmod\|g_sllvShifter\|\\G_NBit_MUX02:5:MUXI1\|g_orGate\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580330935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.864      1.300 RR    IC  ALUmod\|g_sllvShifter\|\\G_NBit_MUX02:6:MUXI1\|g_orGate\|o_F~1\|datad " "    20.864      1.300 RR    IC  ALUmod\|g_sllvShifter\|\\G_NBit_MUX02:6:MUXI1\|g_orGate\|o_F~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580330935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.008      0.144 RR  CELL  ALUmod\|g_sllvShifter\|\\G_NBit_MUX02:6:MUXI1\|g_orGate\|o_F~1\|combout " "    21.008      0.144 RR  CELL  ALUmod\|g_sllvShifter\|\\G_NBit_MUX02:6:MUXI1\|g_orGate\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580330935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.217      0.209 RR    IC  ALUmod\|g_sllvShifter\|\\G_NBit_MUX04:14:MUXI5\|g_orGate\|o_F~0\|datad " "    21.217      0.209 RR    IC  ALUmod\|g_sllvShifter\|\\G_NBit_MUX04:14:MUXI5\|g_orGate\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580330935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.361      0.144 RR  CELL  ALUmod\|g_sllvShifter\|\\G_NBit_MUX04:14:MUXI5\|g_orGate\|o_F~0\|combout " "    21.361      0.144 RR  CELL  ALUmod\|g_sllvShifter\|\\G_NBit_MUX04:14:MUXI5\|g_orGate\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580330935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.043      0.682 RR    IC  ALUmod\|g_sllvShifter\|\\G_NBit_MUX05_lower:6:MUXI8\|g_andGateB\|o_F\|datad " "    22.043      0.682 RR    IC  ALUmod\|g_sllvShifter\|\\G_NBit_MUX05_lower:6:MUXI8\|g_andGateB\|o_F\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580330935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.187      0.144 RR  CELL  ALUmod\|g_sllvShifter\|\\G_NBit_MUX05_lower:6:MUXI8\|g_andGateB\|o_F\|combout " "    22.187      0.144 RR  CELL  ALUmod\|g_sllvShifter\|\\G_NBit_MUX05_lower:6:MUXI8\|g_andGateB\|o_F\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580330935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.371      0.184 RR    IC  ALUmod\|g_16t1Mux\|Mux25~5\|datac " "    22.371      0.184 RR    IC  ALUmod\|g_16t1Mux\|Mux25~5\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580330935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.636      0.265 RR  CELL  ALUmod\|g_16t1Mux\|Mux25~5\|combout " "    22.636      0.265 RR  CELL  ALUmod\|g_16t1Mux\|Mux25~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580330935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.823      0.187 RR    IC  ALUmod\|g_16t1Mux\|Mux25~6\|datad " "    22.823      0.187 RR    IC  ALUmod\|g_16t1Mux\|Mux25~6\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580330935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.967      0.144 RR  CELL  ALUmod\|g_16t1Mux\|Mux25~6\|combout " "    22.967      0.144 RR  CELL  ALUmod\|g_16t1Mux\|Mux25~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580330935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.153      0.186 RR    IC  ALUmod\|g_16t1Mux\|Mux25~7\|datad " "    23.153      0.186 RR    IC  ALUmod\|g_16t1Mux\|Mux25~7\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580330935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.297      0.144 RR  CELL  ALUmod\|g_16t1Mux\|Mux25~7\|combout " "    23.297      0.144 RR  CELL  ALUmod\|g_16t1Mux\|Mux25~7\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580330935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.484      0.187 RR    IC  ALUmod\|g_16t1Mux\|Mux25~8\|datad " "    23.484      0.187 RR    IC  ALUmod\|g_16t1Mux\|Mux25~8\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580330935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.628      0.144 RR  CELL  ALUmod\|g_16t1Mux\|Mux25~8\|combout " "    23.628      0.144 RR  CELL  ALUmod\|g_16t1Mux\|Mux25~8\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580330935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.816      0.188 RR    IC  ALUmod\|g_16t1Mux\|Mux25~9\|datad " "    23.816      0.188 RR    IC  ALUmod\|g_16t1Mux\|Mux25~9\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580330935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.960      0.144 RR  CELL  ALUmod\|g_16t1Mux\|Mux25~9\|combout " "    23.960      0.144 RR  CELL  ALUmod\|g_16t1Mux\|Mux25~9\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580330935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.148      0.188 RR    IC  ALUmod\|g_16t1Mux\|Mux25~10\|datad " "    24.148      0.188 RR    IC  ALUmod\|g_16t1Mux\|Mux25~10\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580330935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.273      0.125 RF  CELL  ALUmod\|g_16t1Mux\|Mux25~10\|combout " "    24.273      0.125 RF  CELL  ALUmod\|g_16t1Mux\|Mux25~10\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580330935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.480      0.207 FF    IC  ALUmod\|g_16t1Mux\|Mux25~11\|datad " "    24.480      0.207 FF    IC  ALUmod\|g_16t1Mux\|Mux25~11\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580330935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.590      0.110 FF  CELL  ALUmod\|g_16t1Mux\|Mux25~11\|combout " "    24.590      0.110 FF  CELL  ALUmod\|g_16t1Mux\|Mux25~11\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580330935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.054      2.464 FF    IC  DMem\|ram~44809\|datad " "    27.054      2.464 FF    IC  DMem\|ram~44809\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580330935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.188      0.134 FR  CELL  DMem\|ram~44809\|combout " "    27.188      0.134 FR  CELL  DMem\|ram~44809\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580330935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.405      0.217 RR    IC  DMem\|ram~44810\|datab " "    27.405      0.217 RR    IC  DMem\|ram~44810\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580330935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.786      0.381 RR  CELL  DMem\|ram~44810\|combout " "    27.786      0.381 RR  CELL  DMem\|ram~44810\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580330935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.971      0.185 RR    IC  DMem\|ram~44813\|datac " "    27.971      0.185 RR    IC  DMem\|ram~44813\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580330935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.236      0.265 RR  CELL  DMem\|ram~44813\|combout " "    28.236      0.265 RR  CELL  DMem\|ram~44813\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580330935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    29.765      1.529 RR    IC  DMem\|ram~44816\|dataa " "    29.765      1.529 RR    IC  DMem\|ram~44816\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580330935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.145      0.380 RR  CELL  DMem\|ram~44816\|combout " "    30.145      0.380 RR  CELL  DMem\|ram~44816\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580330935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.334      0.189 RR    IC  DMem\|ram~44817\|datad " "    30.334      0.189 RR    IC  DMem\|ram~44817\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580330935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.478      0.144 RR  CELL  DMem\|ram~44817\|combout " "    30.478      0.144 RR  CELL  DMem\|ram~44817\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580330935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.696      0.218 RR    IC  DMem\|ram~44828\|datab " "    30.696      0.218 RR    IC  DMem\|ram~44828\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580330935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    31.077      0.381 RR  CELL  DMem\|ram~44828\|combout " "    31.077      0.381 RR  CELL  DMem\|ram~44828\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580330935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    31.264      0.187 RR    IC  DMem\|ram~44871\|datad " "    31.264      0.187 RR    IC  DMem\|ram~44871\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580330935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    31.408      0.144 RR  CELL  DMem\|ram~44871\|combout " "    31.408      0.144 RR  CELL  DMem\|ram~44871\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580330935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    31.592      0.184 RR    IC  DMem\|ram~44914\|datac " "    31.592      0.184 RR    IC  DMem\|ram~44914\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580330935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    31.857      0.265 RR  CELL  DMem\|ram~44914\|combout " "    31.857      0.265 RR  CELL  DMem\|ram~44914\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580330935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.979      3.122 RR    IC  DMem\|ram~44915\|datad " "    34.979      3.122 RR    IC  DMem\|ram~44915\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580330935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    35.123      0.144 RR  CELL  DMem\|ram~44915\|combout " "    35.123      0.144 RR  CELL  DMem\|ram~44915\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580330935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    35.312      0.189 RR    IC  DMem\|ram~45086\|datad " "    35.312      0.189 RR    IC  DMem\|ram~45086\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580330935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    35.456      0.144 RR  CELL  DMem\|ram~45086\|combout " "    35.456      0.144 RR  CELL  DMem\|ram~45086\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580330935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    36.176      0.720 RR    IC  muxmemToReg\|\\G_NBit_MUX:16:MUXI\|g_orGate\|o_F~0\|datad " "    36.176      0.720 RR    IC  muxmemToReg\|\\G_NBit_MUX:16:MUXI\|g_orGate\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580330935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    36.320      0.144 RR  CELL  muxmemToReg\|\\G_NBit_MUX:16:MUXI\|g_orGate\|o_F~0\|combout " "    36.320      0.144 RR  CELL  muxmemToReg\|\\G_NBit_MUX:16:MUXI\|g_orGate\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580330935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    36.544      0.224 RR    IC  muxjal\|\\G_NBit_MUX:16:MUXI\|g_orGate\|o_F~0\|datab " "    36.544      0.224 RR    IC  muxjal\|\\G_NBit_MUX:16:MUXI\|g_orGate\|o_F~0\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580330935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    36.925      0.381 RR  CELL  muxjal\|\\G_NBit_MUX:16:MUXI\|g_orGate\|o_F~0\|combout " "    36.925      0.381 RR  CELL  muxjal\|\\G_NBit_MUX:16:MUXI\|g_orGate\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580330935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.577      0.652 RR    IC  muxjal\|\\G_NBit_MUX:16:MUXI\|g_orGate\|o_F~1\|datad " "    37.577      0.652 RR    IC  muxjal\|\\G_NBit_MUX:16:MUXI\|g_orGate\|o_F~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580330935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.721      0.144 RR  CELL  muxjal\|\\G_NBit_MUX:16:MUXI\|g_orGate\|o_F~1\|combout " "    37.721      0.144 RR  CELL  muxjal\|\\G_NBit_MUX:16:MUXI\|g_orGate\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580330935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.909      0.188 RR    IC  muxjal\|\\G_NBit_MUX:16:MUXI\|g_orGate\|o_F~2\|datad " "    37.909      0.188 RR    IC  muxjal\|\\G_NBit_MUX:16:MUXI\|g_orGate\|o_F~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580330935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    38.053      0.144 RR  CELL  muxjal\|\\G_NBit_MUX:16:MUXI\|g_orGate\|o_F~2\|combout " "    38.053      0.144 RR  CELL  muxjal\|\\G_NBit_MUX:16:MUXI\|g_orGate\|o_F~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580330935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    39.349      1.296 RR    IC  RegisterMod\|\\G_NBit_REGISTER:9:REG\|\\G_NBit_DFFG:16:MUXI\|s_Q\|asdata " "    39.349      1.296 RR    IC  RegisterMod\|\\G_NBit_REGISTER:9:REG\|\\G_NBit_DFFG:16:MUXI\|s_Q\|asdata" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580330935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    39.719      0.370 RR  CELL  MIPSregister:RegisterMod\|dffgN:\\G_NBit_REGISTER:9:REG\|dffg:\\G_NBit_DFFG:16:MUXI\|s_Q " "    39.719      0.370 RR  CELL  MIPSregister:RegisterMod\|dffgN:\\G_NBit_REGISTER:9:REG\|dffg:\\G_NBit_DFFG:16:MUXI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580330935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580330935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580330935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580330935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580330935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580330935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580330935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.114      3.114  R        clock network delay " "    23.114      3.114  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580330935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.121      0.007           clock pessimism removed " "    23.121      0.007           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580330935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.101     -0.020           clock uncertainty " "    23.101     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580330935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.120      0.019     uTsu  MIPSregister:RegisterMod\|dffgN:\\G_NBit_REGISTER:9:REG\|dffg:\\G_NBit_DFFG:16:MUXI\|s_Q " "    23.120      0.019     uTsu  MIPSregister:RegisterMod\|dffgN:\\G_NBit_REGISTER:9:REG\|dffg:\\G_NBit_DFFG:16:MUXI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580330935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580330935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    39.719 " "Data Arrival Time  :    39.719" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580330935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    23.120 " "Data Required Time :    23.120" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580330935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :   -16.599 (VIOLATED) " "Slack              :   -16.599 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580330935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580330935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580330935 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1711580330935 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.795 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.795" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580331114 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580331114 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580331114 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1711580331114 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.795  " "Path #1: Hold slack is 0.795 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580331114 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : fetch_Logic:fetchUnit\|PCReg:r_PCReg\|nbitregister:r_PC\|dffg:\\gen_dffg:31:g_dffg\|s_Q " "From Node    : fetch_Logic:fetchUnit\|PCReg:r_PCReg\|nbitregister:r_PC\|dffg:\\gen_dffg:31:g_dffg\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580331114 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : fetch_Logic:fetchUnit\|PCReg:r_PCReg\|nbitregister:r_PC\|dffg:\\gen_dffg:31:g_dffg\|s_Q " "To Node      : fetch_Logic:fetchUnit\|PCReg:r_PCReg\|nbitregister:r_PC\|dffg:\\gen_dffg:31:g_dffg\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580331114 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580331114 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580331114 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580331114 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580331114 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580331114 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580331114 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580331114 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580331114 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.142      3.142  R        clock network delay " "     3.142      3.142  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580331114 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.355      0.213     uTco  fetch_Logic:fetchUnit\|PCReg:r_PCReg\|nbitregister:r_PC\|dffg:\\gen_dffg:31:g_dffg\|s_Q " "     3.355      0.213     uTco  fetch_Logic:fetchUnit\|PCReg:r_PCReg\|nbitregister:r_PC\|dffg:\\gen_dffg:31:g_dffg\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580331114 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.355      0.000 RR  CELL  fetchUnit\|r_PCReg\|r_PC\|\\gen_dffg:31:g_dffg\|s_Q\|q " "     3.355      0.000 RR  CELL  fetchUnit\|r_PCReg\|r_PC\|\\gen_dffg:31:g_dffg\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580331114 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.597      0.242 RR    IC  fetchUnit\|g_jumpRegControl\|\\G_NBit_MUX:31:MUXi\|g_orGate\|o_F~0\|datac " "     3.597      0.242 RR    IC  fetchUnit\|g_jumpRegControl\|\\G_NBit_MUX:31:MUXi\|g_orGate\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580331114 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.833      0.236 RF  CELL  fetchUnit\|g_jumpRegControl\|\\G_NBit_MUX:31:MUXi\|g_orGate\|o_F~0\|combout " "     3.833      0.236 RF  CELL  fetchUnit\|g_jumpRegControl\|\\G_NBit_MUX:31:MUXi\|g_orGate\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580331114 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.029      0.196 FF    IC  fetchUnit\|g_jumpRegControl\|\\G_NBit_MUX:31:MUXi\|g_orGate\|o_F~1\|datad " "     4.029      0.196 FF    IC  fetchUnit\|g_jumpRegControl\|\\G_NBit_MUX:31:MUXi\|g_orGate\|o_F~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580331114 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.134      0.105 FF  CELL  fetchUnit\|g_jumpRegControl\|\\G_NBit_MUX:31:MUXi\|g_orGate\|o_F~1\|combout " "     4.134      0.105 FF  CELL  fetchUnit\|g_jumpRegControl\|\\G_NBit_MUX:31:MUXi\|g_orGate\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580331114 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.134      0.000 FF    IC  fetchUnit\|r_PCReg\|r_PC\|\\gen_dffg:31:g_dffg\|s_Q\|d " "     4.134      0.000 FF    IC  fetchUnit\|r_PCReg\|r_PC\|\\gen_dffg:31:g_dffg\|s_Q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580331114 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.199      0.065 FF  CELL  fetch_Logic:fetchUnit\|PCReg:r_PCReg\|nbitregister:r_PC\|dffg:\\gen_dffg:31:g_dffg\|s_Q " "     4.199      0.065 FF  CELL  fetch_Logic:fetchUnit\|PCReg:r_PCReg\|nbitregister:r_PC\|dffg:\\gen_dffg:31:g_dffg\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580331114 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580331114 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580331114 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580331114 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580331114 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580331114 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580331114 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.261      3.261  R        clock network delay " "     3.261      3.261  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580331114 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.233     -0.028           clock pessimism removed " "     3.233     -0.028           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580331114 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.233      0.000           clock uncertainty " "     3.233      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580331114 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.404      0.171      uTh  fetch_Logic:fetchUnit\|PCReg:r_PCReg\|nbitregister:r_PC\|dffg:\\gen_dffg:31:g_dffg\|s_Q " "     3.404      0.171      uTh  fetch_Logic:fetchUnit\|PCReg:r_PCReg\|nbitregister:r_PC\|dffg:\\gen_dffg:31:g_dffg\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580331114 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580331114 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.199 " "Data Arrival Time  :     4.199" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580331114 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.404 " "Data Required Time :     3.404" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580331114 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.795  " "Slack              :     0.795 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580331114 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580331114 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580331114 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1711580331114 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1711580331115 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1711580332384 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1711580332384 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.604 " "Worst-case setup slack is -0.604" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711580332387 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711580332387 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.604             -16.131 iCLK  " "   -0.604             -16.131 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711580332387 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711580332387 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.398 " "Worst-case hold slack is 0.398" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711580332592 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711580332592 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.398               0.000 iCLK  " "    0.398               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711580332592 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711580332592 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1711580332596 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1711580332600 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.404 " "Worst-case minimum pulse width slack is 9.404" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711580332631 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711580332631 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.404               0.000 iCLK  " "    9.404               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711580332631 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711580332631 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -0.604 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -0.604" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580334324 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580334324 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580334324 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1711580334324 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -0.604 (VIOLATED) " "Path #1: Setup slack is -0.604 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580334326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : fetch_Logic:fetchUnit\|PCReg:r_PCReg\|nbitregister:r_PC\|dffg:\\gen_dffg:8:g_dffg\|s_Q " "From Node    : fetch_Logic:fetchUnit\|PCReg:r_PCReg\|nbitregister:r_PC\|dffg:\\gen_dffg:8:g_dffg\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580334326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : MIPSregister:RegisterMod\|dffgN:\\G_NBit_REGISTER:9:REG\|dffg:\\G_NBit_DFFG:16:MUXI\|s_Q " "To Node      : MIPSregister:RegisterMod\|dffgN:\\G_NBit_REGISTER:9:REG\|dffg:\\G_NBit_DFFG:16:MUXI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580334326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580334326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580334326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580334326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580334326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580334326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580334326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580334326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580334326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.651      1.651  R        clock network delay " "     1.651      1.651  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580334326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.756      0.105     uTco  fetch_Logic:fetchUnit\|PCReg:r_PCReg\|nbitregister:r_PC\|dffg:\\gen_dffg:8:g_dffg\|s_Q " "     1.756      0.105     uTco  fetch_Logic:fetchUnit\|PCReg:r_PCReg\|nbitregister:r_PC\|dffg:\\gen_dffg:8:g_dffg\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580334326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.756      0.000 FF  CELL  fetchUnit\|r_PCReg\|r_PC\|\\gen_dffg:8:g_dffg\|s_Q\|q " "     1.756      0.000 FF  CELL  fetchUnit\|r_PCReg\|r_PC\|\\gen_dffg:8:g_dffg\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580334326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.923      0.167 FF    IC  s_IMemAddr\[8\]~5\|datad " "     1.923      0.167 FF    IC  s_IMemAddr\[8\]~5\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580334326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.986      0.063 FF  CELL  s_IMemAddr\[8\]~5\|combout " "     1.986      0.063 FF  CELL  s_IMemAddr\[8\]~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580334326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.457      1.471 FF    IC  IMem\|ram~44632\|datab " "     3.457      1.471 FF    IC  IMem\|ram~44632\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580334326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.615      0.158 FF  CELL  IMem\|ram~44632\|combout " "     3.615      0.158 FF  CELL  IMem\|ram~44632\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580334326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.747      0.132 FF    IC  IMem\|ram~44633\|datab " "     3.747      0.132 FF    IC  IMem\|ram~44633\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580334326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.954      0.207 FF  CELL  IMem\|ram~44633\|combout " "     3.954      0.207 FF  CELL  IMem\|ram~44633\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580334326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.552      0.598 FF    IC  IMem\|ram~44634\|datad " "     4.552      0.598 FF    IC  IMem\|ram~44634\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580334326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.615      0.063 FF  CELL  IMem\|ram~44634\|combout " "     4.615      0.063 FF  CELL  IMem\|ram~44634\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580334326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.722      0.107 FF    IC  IMem\|ram~44637\|datad " "     4.722      0.107 FF    IC  IMem\|ram~44637\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580334326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.785      0.063 FF  CELL  IMem\|ram~44637\|combout " "     4.785      0.063 FF  CELL  IMem\|ram~44637\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580334326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.894      0.109 FF    IC  IMem\|ram~44648\|datac " "     4.894      0.109 FF    IC  IMem\|ram~44648\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580334326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.027      0.133 FF  CELL  IMem\|ram~44648\|combout " "     5.027      0.133 FF  CELL  IMem\|ram~44648\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580334326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.136      0.109 FF    IC  IMem\|ram~44659\|datad " "     5.136      0.109 FF    IC  IMem\|ram~44659\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580334326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.199      0.063 FF  CELL  IMem\|ram~44659\|combout " "     5.199      0.063 FF  CELL  IMem\|ram~44659\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580334326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.326      1.127 FF    IC  IMem\|ram~44702\|datac " "     6.326      1.127 FF    IC  IMem\|ram~44702\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580334326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.459      0.133 FF  CELL  IMem\|ram~44702\|combout " "     6.459      0.133 FF  CELL  IMem\|ram~44702\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580334326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.566      0.107 FF    IC  IMem\|ram~44745\|datad " "     6.566      0.107 FF    IC  IMem\|ram~44745\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580334326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.629      0.063 FF  CELL  IMem\|ram~44745\|combout " "     6.629      0.063 FF  CELL  IMem\|ram~44745\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580334326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.737      0.108 FF    IC  IMem\|ram~44916\|datad " "     6.737      0.108 FF    IC  IMem\|ram~44916\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580334326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.800      0.063 FF  CELL  IMem\|ram~44916\|combout " "     6.800      0.063 FF  CELL  IMem\|ram~44916\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580334326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.911      0.111 FF    IC  IMem\|ram~45087\|datac " "     6.911      0.111 FF    IC  IMem\|ram~45087\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580334326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.044      0.133 FF  CELL  IMem\|ram~45087\|combout " "     7.044      0.133 FF  CELL  IMem\|ram~45087\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580334326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.661      0.617 FF    IC  RegisterMod\|g_mux02\|Mux3~1\|dataa " "     7.661      0.617 FF    IC  RegisterMod\|g_mux02\|Mux3~1\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580334326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.834      0.173 FF  CELL  RegisterMod\|g_mux02\|Mux3~1\|combout " "     7.834      0.173 FF  CELL  RegisterMod\|g_mux02\|Mux3~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580334326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.050      2.216 FF    IC  RegisterMod\|g_mux02\|Mux28~16\|datab " "    10.050      2.216 FF    IC  RegisterMod\|g_mux02\|Mux28~16\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580334326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.242      0.192 FR  CELL  RegisterMod\|g_mux02\|Mux28~16\|combout " "    10.242      0.192 FR  CELL  RegisterMod\|g_mux02\|Mux28~16\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580334326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.332      0.090 RR    IC  RegisterMod\|g_mux02\|Mux28~19\|datad " "    10.332      0.090 RR    IC  RegisterMod\|g_mux02\|Mux28~19\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580334326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.398      0.066 RF  CELL  RegisterMod\|g_mux02\|Mux28~19\|combout " "    10.398      0.066 RF  CELL  RegisterMod\|g_mux02\|Mux28~19\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580334326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.983      0.585 FF    IC  ALUmod\|g_sllvShifter\|\\G_NBit_MUX02:5:MUXI1\|g_orGate\|o_F~0\|dataa " "    10.983      0.585 FF    IC  ALUmod\|g_sllvShifter\|\\G_NBit_MUX02:5:MUXI1\|g_orGate\|o_F~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580334326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.156      0.173 FF  CELL  ALUmod\|g_sllvShifter\|\\G_NBit_MUX02:5:MUXI1\|g_orGate\|o_F~0\|combout " "    11.156      0.173 FF  CELL  ALUmod\|g_sllvShifter\|\\G_NBit_MUX02:5:MUXI1\|g_orGate\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580334326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.917      0.761 FF    IC  ALUmod\|g_sllvShifter\|\\G_NBit_MUX02:6:MUXI1\|g_orGate\|o_F~1\|datad " "    11.917      0.761 FF    IC  ALUmod\|g_sllvShifter\|\\G_NBit_MUX02:6:MUXI1\|g_orGate\|o_F~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580334326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.980      0.063 FF  CELL  ALUmod\|g_sllvShifter\|\\G_NBit_MUX02:6:MUXI1\|g_orGate\|o_F~1\|combout " "    11.980      0.063 FF  CELL  ALUmod\|g_sllvShifter\|\\G_NBit_MUX02:6:MUXI1\|g_orGate\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580334326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.099      0.119 FF    IC  ALUmod\|g_sllvShifter\|\\G_NBit_MUX04:14:MUXI5\|g_orGate\|o_F~0\|datad " "    12.099      0.119 FF    IC  ALUmod\|g_sllvShifter\|\\G_NBit_MUX04:14:MUXI5\|g_orGate\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580334326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.162      0.063 FF  CELL  ALUmod\|g_sllvShifter\|\\G_NBit_MUX04:14:MUXI5\|g_orGate\|o_F~0\|combout " "    12.162      0.063 FF  CELL  ALUmod\|g_sllvShifter\|\\G_NBit_MUX04:14:MUXI5\|g_orGate\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580334326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.543      0.381 FF    IC  ALUmod\|g_sllvShifter\|\\G_NBit_MUX05_lower:6:MUXI8\|g_andGateB\|o_F\|datad " "    12.543      0.381 FF    IC  ALUmod\|g_sllvShifter\|\\G_NBit_MUX05_lower:6:MUXI8\|g_andGateB\|o_F\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580334326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.606      0.063 FF  CELL  ALUmod\|g_sllvShifter\|\\G_NBit_MUX05_lower:6:MUXI8\|g_andGateB\|o_F\|combout " "    12.606      0.063 FF  CELL  ALUmod\|g_sllvShifter\|\\G_NBit_MUX05_lower:6:MUXI8\|g_andGateB\|o_F\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580334326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.715      0.109 FF    IC  ALUmod\|g_16t1Mux\|Mux25~5\|datac " "    12.715      0.109 FF    IC  ALUmod\|g_16t1Mux\|Mux25~5\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580334326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.848      0.133 FF  CELL  ALUmod\|g_16t1Mux\|Mux25~5\|combout " "    12.848      0.133 FF  CELL  ALUmod\|g_16t1Mux\|Mux25~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580334326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.954      0.106 FF    IC  ALUmod\|g_16t1Mux\|Mux25~6\|datad " "    12.954      0.106 FF    IC  ALUmod\|g_16t1Mux\|Mux25~6\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580334326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.017      0.063 FF  CELL  ALUmod\|g_16t1Mux\|Mux25~6\|combout " "    13.017      0.063 FF  CELL  ALUmod\|g_16t1Mux\|Mux25~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580334326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.123      0.106 FF    IC  ALUmod\|g_16t1Mux\|Mux25~7\|datad " "    13.123      0.106 FF    IC  ALUmod\|g_16t1Mux\|Mux25~7\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580334326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.186      0.063 FF  CELL  ALUmod\|g_16t1Mux\|Mux25~7\|combout " "    13.186      0.063 FF  CELL  ALUmod\|g_16t1Mux\|Mux25~7\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580334326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.294      0.108 FF    IC  ALUmod\|g_16t1Mux\|Mux25~8\|datad " "    13.294      0.108 FF    IC  ALUmod\|g_16t1Mux\|Mux25~8\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580334326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.357      0.063 FF  CELL  ALUmod\|g_16t1Mux\|Mux25~8\|combout " "    13.357      0.063 FF  CELL  ALUmod\|g_16t1Mux\|Mux25~8\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580334326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.465      0.108 FF    IC  ALUmod\|g_16t1Mux\|Mux25~9\|datad " "    13.465      0.108 FF    IC  ALUmod\|g_16t1Mux\|Mux25~9\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580334326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.528      0.063 FF  CELL  ALUmod\|g_16t1Mux\|Mux25~9\|combout " "    13.528      0.063 FF  CELL  ALUmod\|g_16t1Mux\|Mux25~9\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580334326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.635      0.107 FF    IC  ALUmod\|g_16t1Mux\|Mux25~10\|datad " "    13.635      0.107 FF    IC  ALUmod\|g_16t1Mux\|Mux25~10\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580334326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.698      0.063 FF  CELL  ALUmod\|g_16t1Mux\|Mux25~10\|combout " "    13.698      0.063 FF  CELL  ALUmod\|g_16t1Mux\|Mux25~10\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580334326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.805      0.107 FF    IC  ALUmod\|g_16t1Mux\|Mux25~11\|datad " "    13.805      0.107 FF    IC  ALUmod\|g_16t1Mux\|Mux25~11\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580334326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.868      0.063 FF  CELL  ALUmod\|g_16t1Mux\|Mux25~11\|combout " "    13.868      0.063 FF  CELL  ALUmod\|g_16t1Mux\|Mux25~11\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580334326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.430      1.562 FF    IC  DMem\|ram~44809\|datad " "    15.430      1.562 FF    IC  DMem\|ram~44809\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580334326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.493      0.063 FF  CELL  DMem\|ram~44809\|combout " "    15.493      0.063 FF  CELL  DMem\|ram~44809\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580334326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.623      0.130 FF    IC  DMem\|ram~44810\|datab " "    15.623      0.130 FF    IC  DMem\|ram~44810\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580334326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.830      0.207 FF  CELL  DMem\|ram~44810\|combout " "    15.830      0.207 FF  CELL  DMem\|ram~44810\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580334326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.940      0.110 FF    IC  DMem\|ram~44813\|datac " "    15.940      0.110 FF    IC  DMem\|ram~44813\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580334326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.073      0.133 FF  CELL  DMem\|ram~44813\|combout " "    16.073      0.133 FF  CELL  DMem\|ram~44813\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580334326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.971      0.898 FF    IC  DMem\|ram~44816\|dataa " "    16.971      0.898 FF    IC  DMem\|ram~44816\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580334326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.164      0.193 FF  CELL  DMem\|ram~44816\|combout " "    17.164      0.193 FF  CELL  DMem\|ram~44816\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580334326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.274      0.110 FF    IC  DMem\|ram~44817\|datad " "    17.274      0.110 FF    IC  DMem\|ram~44817\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580334326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.337      0.063 FF  CELL  DMem\|ram~44817\|combout " "    17.337      0.063 FF  CELL  DMem\|ram~44817\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580334326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.470      0.133 FF    IC  DMem\|ram~44828\|datab " "    17.470      0.133 FF    IC  DMem\|ram~44828\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580334326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.663      0.193 FF  CELL  DMem\|ram~44828\|combout " "    17.663      0.193 FF  CELL  DMem\|ram~44828\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580334326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.770      0.107 FF    IC  DMem\|ram~44871\|datad " "    17.770      0.107 FF    IC  DMem\|ram~44871\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580334326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.833      0.063 FF  CELL  DMem\|ram~44871\|combout " "    17.833      0.063 FF  CELL  DMem\|ram~44871\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580334326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.944      0.111 FF    IC  DMem\|ram~44914\|datac " "    17.944      0.111 FF    IC  DMem\|ram~44914\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580334326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.077      0.133 FF  CELL  DMem\|ram~44914\|combout " "    18.077      0.133 FF  CELL  DMem\|ram~44914\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580334326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.835      1.758 FF    IC  DMem\|ram~44915\|datad " "    19.835      1.758 FF    IC  DMem\|ram~44915\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580334326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.898      0.063 FF  CELL  DMem\|ram~44915\|combout " "    19.898      0.063 FF  CELL  DMem\|ram~44915\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580334326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.007      0.109 FF    IC  DMem\|ram~45086\|datad " "    20.007      0.109 FF    IC  DMem\|ram~45086\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580334326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.070      0.063 FF  CELL  DMem\|ram~45086\|combout " "    20.070      0.063 FF  CELL  DMem\|ram~45086\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580334326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.487      0.417 FF    IC  muxmemToReg\|\\G_NBit_MUX:16:MUXI\|g_orGate\|o_F~0\|datad " "    20.487      0.417 FF    IC  muxmemToReg\|\\G_NBit_MUX:16:MUXI\|g_orGate\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580334326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.550      0.063 FF  CELL  muxmemToReg\|\\G_NBit_MUX:16:MUXI\|g_orGate\|o_F~0\|combout " "    20.550      0.063 FF  CELL  muxmemToReg\|\\G_NBit_MUX:16:MUXI\|g_orGate\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580334326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.687      0.137 FF    IC  muxjal\|\\G_NBit_MUX:16:MUXI\|g_orGate\|o_F~0\|datab " "    20.687      0.137 FF    IC  muxjal\|\\G_NBit_MUX:16:MUXI\|g_orGate\|o_F~0\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580334326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.879      0.192 FF  CELL  muxjal\|\\G_NBit_MUX:16:MUXI\|g_orGate\|o_F~0\|combout " "    20.879      0.192 FF  CELL  muxjal\|\\G_NBit_MUX:16:MUXI\|g_orGate\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580334326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.241      0.362 FF    IC  muxjal\|\\G_NBit_MUX:16:MUXI\|g_orGate\|o_F~1\|datad " "    21.241      0.362 FF    IC  muxjal\|\\G_NBit_MUX:16:MUXI\|g_orGate\|o_F~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580334326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.304      0.063 FF  CELL  muxjal\|\\G_NBit_MUX:16:MUXI\|g_orGate\|o_F~1\|combout " "    21.304      0.063 FF  CELL  muxjal\|\\G_NBit_MUX:16:MUXI\|g_orGate\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580334326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.413      0.109 FF    IC  muxjal\|\\G_NBit_MUX:16:MUXI\|g_orGate\|o_F~2\|datad " "    21.413      0.109 FF    IC  muxjal\|\\G_NBit_MUX:16:MUXI\|g_orGate\|o_F~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580334326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.476      0.063 FF  CELL  muxjal\|\\G_NBit_MUX:16:MUXI\|g_orGate\|o_F~2\|combout " "    21.476      0.063 FF  CELL  muxjal\|\\G_NBit_MUX:16:MUXI\|g_orGate\|o_F~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580334326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.232      0.756 FF    IC  RegisterMod\|\\G_NBit_REGISTER:9:REG\|\\G_NBit_DFFG:16:MUXI\|s_Q\|asdata " "    22.232      0.756 FF    IC  RegisterMod\|\\G_NBit_REGISTER:9:REG\|\\G_NBit_DFFG:16:MUXI\|s_Q\|asdata" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580334326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.407      0.175 FF  CELL  MIPSregister:RegisterMod\|dffgN:\\G_NBit_REGISTER:9:REG\|dffg:\\G_NBit_DFFG:16:MUXI\|s_Q " "    22.407      0.175 FF  CELL  MIPSregister:RegisterMod\|dffgN:\\G_NBit_REGISTER:9:REG\|dffg:\\G_NBit_DFFG:16:MUXI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580334326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580334326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580334326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580334326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580334326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580334326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580334326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.811      1.811  R        clock network delay " "    21.811      1.811  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580334326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.816      0.005           clock pessimism removed " "    21.816      0.005           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580334326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.796     -0.020           clock uncertainty " "    21.796     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580334326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.803      0.007     uTsu  MIPSregister:RegisterMod\|dffgN:\\G_NBit_REGISTER:9:REG\|dffg:\\G_NBit_DFFG:16:MUXI\|s_Q " "    21.803      0.007     uTsu  MIPSregister:RegisterMod\|dffgN:\\G_NBit_REGISTER:9:REG\|dffg:\\G_NBit_DFFG:16:MUXI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580334326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580334326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    22.407 " "Data Arrival Time  :    22.407" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580334326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    21.803 " "Data Required Time :    21.803" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580334326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -0.604 (VIOLATED) " "Slack              :    -0.604 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580334326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580334326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580334326 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1711580334326 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.398 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.398" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580334506 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580334506 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580334506 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1711580334506 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.398  " "Path #1: Hold slack is 0.398 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580334506 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : fetch_Logic:fetchUnit\|PCReg:r_PCReg\|nbitregister:r_PC\|dffg:\\gen_dffg:31:g_dffg\|s_Q " "From Node    : fetch_Logic:fetchUnit\|PCReg:r_PCReg\|nbitregister:r_PC\|dffg:\\gen_dffg:31:g_dffg\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580334506 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : fetch_Logic:fetchUnit\|PCReg:r_PCReg\|nbitregister:r_PC\|dffg:\\gen_dffg:31:g_dffg\|s_Q " "To Node      : fetch_Logic:fetchUnit\|PCReg:r_PCReg\|nbitregister:r_PC\|dffg:\\gen_dffg:31:g_dffg\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580334506 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580334506 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580334506 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580334506 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580334506 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580334506 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580334506 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580334506 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580334506 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.823      1.823  R        clock network delay " "     1.823      1.823  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580334506 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.928      0.105     uTco  fetch_Logic:fetchUnit\|PCReg:r_PCReg\|nbitregister:r_PC\|dffg:\\gen_dffg:31:g_dffg\|s_Q " "     1.928      0.105     uTco  fetch_Logic:fetchUnit\|PCReg:r_PCReg\|nbitregister:r_PC\|dffg:\\gen_dffg:31:g_dffg\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580334506 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.928      0.000 RR  CELL  fetchUnit\|r_PCReg\|r_PC\|\\gen_dffg:31:g_dffg\|s_Q\|q " "     1.928      0.000 RR  CELL  fetchUnit\|r_PCReg\|r_PC\|\\gen_dffg:31:g_dffg\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580334506 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.051      0.123 RR    IC  fetchUnit\|g_jumpRegControl\|\\G_NBit_MUX:31:MUXi\|g_orGate\|o_F~0\|datac " "     2.051      0.123 RR    IC  fetchUnit\|g_jumpRegControl\|\\G_NBit_MUX:31:MUXi\|g_orGate\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580334506 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.176      0.125 RR  CELL  fetchUnit\|g_jumpRegControl\|\\G_NBit_MUX:31:MUXi\|g_orGate\|o_F~0\|combout " "     2.176      0.125 RR  CELL  fetchUnit\|g_jumpRegControl\|\\G_NBit_MUX:31:MUXi\|g_orGate\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580334506 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.261      0.085 RR    IC  fetchUnit\|g_jumpRegControl\|\\G_NBit_MUX:31:MUXi\|g_orGate\|o_F~1\|datad " "     2.261      0.085 RR    IC  fetchUnit\|g_jumpRegControl\|\\G_NBit_MUX:31:MUXi\|g_orGate\|o_F~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580334506 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.326      0.065 RR  CELL  fetchUnit\|g_jumpRegControl\|\\G_NBit_MUX:31:MUXi\|g_orGate\|o_F~1\|combout " "     2.326      0.065 RR  CELL  fetchUnit\|g_jumpRegControl\|\\G_NBit_MUX:31:MUXi\|g_orGate\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580334506 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.326      0.000 RR    IC  fetchUnit\|r_PCReg\|r_PC\|\\gen_dffg:31:g_dffg\|s_Q\|d " "     2.326      0.000 RR    IC  fetchUnit\|r_PCReg\|r_PC\|\\gen_dffg:31:g_dffg\|s_Q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580334506 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.357      0.031 RR  CELL  fetch_Logic:fetchUnit\|PCReg:r_PCReg\|nbitregister:r_PC\|dffg:\\gen_dffg:31:g_dffg\|s_Q " "     2.357      0.031 RR  CELL  fetch_Logic:fetchUnit\|PCReg:r_PCReg\|nbitregister:r_PC\|dffg:\\gen_dffg:31:g_dffg\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580334506 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580334506 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580334506 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580334506 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580334506 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580334506 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580334506 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.895      1.895  R        clock network delay " "     1.895      1.895  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580334506 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.875     -0.020           clock pessimism removed " "     1.875     -0.020           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580334506 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.875      0.000           clock uncertainty " "     1.875      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580334506 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.959      0.084      uTh  fetch_Logic:fetchUnit\|PCReg:r_PCReg\|nbitregister:r_PC\|dffg:\\gen_dffg:31:g_dffg\|s_Q " "     1.959      0.084      uTh  fetch_Logic:fetchUnit\|PCReg:r_PCReg\|nbitregister:r_PC\|dffg:\\gen_dffg:31:g_dffg\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580334506 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580334506 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.357 " "Data Arrival Time  :     2.357" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580334506 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.959 " "Data Required Time :     1.959" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580334506 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.398  " "Slack              :     0.398 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580334506 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580334506 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711580334506 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1711580334506 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1711580357579 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1711580382015 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 4 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2618 " "Peak virtual memory: 2618 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711580383861 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 27 17:59:43 2024 " "Processing ended: Wed Mar 27 17:59:43 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711580383861 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:18 " "Elapsed time: 00:01:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711580383861 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:34 " "Total CPU time (on all processors): 00:01:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711580383861 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1711580383861 ""}
