{"vcs1":{"timestamp_begin":1731060192.476829428, "rt":2.88, "ut":1.36, "st":0.31}}
{"vcselab":{"timestamp_begin":1731060195.445904606, "rt":1.09, "ut":0.27, "st":0.21}}
{"link":{"timestamp_begin":1731060196.627151207, "rt":0.41, "ut":0.16, "st":0.25}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731060191.759605305}
{"VCS_COMP_START_TIME": 1731060191.759605305}
{"VCS_COMP_END_TIME": 1731060198.553910939}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+CG +notimingchecks"}
{"vcs1": {"peak_mem": 334908}}
{"stitch_vcselab": {"peak_mem": 231616}}
