!_TAG_FILE_FORMAT	2	/extended format; --format=1 will not append ;" to lines/
!_TAG_FILE_SORTED	1	/0=unsorted, 1=sorted, 2=foldcase/
!_TAG_OUTPUT_MODE	u-ctags	/u-ctags or e-ctags/
!_TAG_PROGRAM_AUTHOR	Universal Ctags Team	//
!_TAG_PROGRAM_NAME	Universal Ctags	/Derived from Exuberant Ctags/
!_TAG_PROGRAM_URL	https://ctags.io/	/official site/
!_TAG_PROGRAM_VERSION	5.8	//
&nbsp;Format	Libraries/CMSIS/Documentation/CMSIS_System_View_Description.htm	/^<h2>&nbsp;<a name="4"><\/a><span class="style9">Format<\/span><\/h2>$/;"	i
*	Libraries/fatfs/doc/css_e.css	/^* {margin: 0; padding: 0; border-width: 0;}$/;"	s
*	Libraries/fatfs/doc/css_j.css	/^* {margin: 0; padding: 0; border-width: 0;}$/;"	s
.	FreeRTOS/portable/IAR/AtmelSAM7S64/ISR_Support.h	/^	; Set the LR to the task stack. 									$/;"	v
.	FreeRTOS/portable/IAR/AtmelSAM9XE/ISR_Support.h	/^	; Set the LR to the task stack. 									$/;"	v
.	FreeRTOS/portable/IAR/LPC2000/ISR_Support.h	/^	; Set the LR to the task stack. 									$/;"	v
.	FreeRTOS/portable/IAR/STR71x/ISR_Support.h	/^	; Set the LR to the task stack. 									$/;"	v
.	FreeRTOS/portable/IAR/STR75x/ISR_Support.h	/^	; Set the LR to the task stack. 									$/;"	v
.	FreeRTOS/portable/IAR/STR91x/ISR_Support.h	/^	; Set the LR to the task stack. 									$/;"	v
.clr	Libraries/fatfs/doc/css_e.css	/^.clr {clear: both;}$/;"	c
.clr	Libraries/fatfs/doc/css_j.css	/^.clr {clear: both;}$/;"	c
.equ	Libraries/fatfs/doc/css_e.css	/^.equ {text-indent: 0; margin: 1em 2em 1em;}$/;"	c
.equ	Libraries/fatfs/doc/css_j.css	/^.equ {text-indent: 0; margin: 1em 2em 1em;}$/;"	c
.iequ	Libraries/fatfs/doc/css_e.css	/^.iequ {white-space: nowrap; font-weight: bold;}$/;"	c
.iequ	Libraries/fatfs/doc/css_j.css	/^.iequ {white-space: nowrap; font-weight: bold;}$/;"	c
.indent	Libraries/fatfs/doc/css_e.css	/^.indent {margin-left: 2em;}$/;"	c
.indent	Libraries/fatfs/doc/css_j.css	/^.indent {margin-left: 2em;}$/;"	c
.it	Libraries/fatfs/doc/css_e.css	/^.it {font-style: italic;}$/;"	c
.it	Libraries/fatfs/doc/css_j.css	/^.it {font-style: italic;}$/;"	c
.lset	Libraries/fatfs/doc/css_e.css	/^.lset {float: left; margin: 0 0.5em 0.5em 0.5em;}$/;"	c
.lset	Libraries/fatfs/doc/css_j.css	/^.lset {float: left; margin: 0 0.5em 0.5em 0.5em;}$/;"	c
.mfd	Libraries/fatfs/doc/css_e.css	/^.mfd {font-size: 0.7em; padding: 0 1px; border: 1px solid; white-space : nowrap}$/;"	c
.mfd	Libraries/fatfs/doc/css_j.css	/^.mfd {font-size: 0.7em; padding: 0 1px; border: 1px solid; white-space : nowrap}$/;"	c
.rset	Libraries/fatfs/doc/css_e.css	/^.rset {float: right; margin: 0 0 0.5em 0.5em;}$/;"	c
.rset	Libraries/fatfs/doc/css_j.css	/^.rset {float: right; margin: 0 0 0.5em 0.5em;}$/;"	c
0	FreeRTOS/portable/IAR/V850ES/ISR_Support.h	/^    ld.w    0[r1],sp						; load stackpointer$/;"	v
0	FreeRTOS/portable/IAR/V850ES/ISR_Support.h	/^    ld.w    0[sp],lp						; restore EIPSW from stack$/;"	v	typeref:typename:ld.w[]
0	FreeRTOS/portable/IAR/V850ES/ISR_Support.h	/^    sld.w   0[ep],r1						; load usCriticalNesting value from stack$/;"	v
0	FreeRTOS/portable/IAR/V850ES/ISR_Support.h	/^    sst.w   r2,0[ep]$/;"	v
0	FreeRTOS/portable/IAR/V850ES/ISR_Support.h	/^    st.w    sp,0[r2]$/;"	v
1	Libraries/CMSIS/Documentation/CMSIS_Core.htm	/^<h2><a name="1"><\/a>About<\/h2>$/;"	a
1	Libraries/CMSIS/Documentation/CMSIS_History.htm	/^<h2><a name="1"><\/a>Limitations<\/h2>$/;"	a
1	Libraries/CMSIS/Documentation/CMSIS_System_View_Description.htm	/^<h2><a name="1"><\/a>About<\/h2>$/;"	a
2	Libraries/CMSIS/Documentation/CMSIS_Core.htm	/^<h2><a name="2"><\/a>Coding Rules and Conventions<\/h2>$/;"	a
2	Libraries/CMSIS/Documentation/CMSIS_History.htm	/^<h2><a name="2"><\/a>Open Points<\/h2>$/;"	a
2	Libraries/CMSIS/Documentation/CMSIS_System_View_Description.htm	/^<h2><a name="2"><\/a>Motivation<\/h2>$/;"	a
3	Libraries/CMSIS/Documentation/CMSIS_Core.htm	/^<h2><a name="3"><\/a>CMSIS Files<\/h2>$/;"	a
3	Libraries/CMSIS/Documentation/CMSIS_System_View_Description.htm	/^<h2><a name="3"><\/a>Requirements<\/h2>$/;"	a
4	FreeRTOS/portable/IAR/V850ES/ISR_Support.h	/^    ld.w    4[sp],lp						; restore EIPC from stack$/;"	v
4	Libraries/CMSIS/Documentation/CMSIS_Core.htm	/^<h3><a name="4"><\/a>system_<em>device<\/em>.c<\/h3>$/;"	a
4	Libraries/CMSIS/Documentation/CMSIS_History.htm	/^<h2><a name="4"><\/a>Changes to version V1.20<\/h2>$/;"	a
4	Libraries/CMSIS/Documentation/CMSIS_System_View_Description.htm	/^<h2>&nbsp;<a name="4"><\/a><span class="style9">Format<\/span><\/h2>$/;"	a
4.1.0 - 03/01/2010	Libraries/SDIO_Driver/example/Common/Release_Notes.html	/^- 03\/01\/2010<\/span><\/h3>$/;"	j
4.1.0 - 03/01/2010	Libraries/SDIO_Driver/example/STM322xG_EVAL/Release_Notes.html	/^- 03\/01\/2010<\/span><\/h3>$/;"	j
4.2.0 - 04/16/2010	Libraries/SDIO_Driver/example/Common/Release_Notes.html	/^- 04\/16\/2010<\/span><\/h3>$/;"	j
4.2.0 - 04/16/2010	Libraries/SDIO_Driver/example/STM322xG_EVAL/Release_Notes.html	/^- 04\/16\/2010<\/span><\/h3>$/;"	j
4.3.0 - 10/15/2010	Libraries/SDIO_Driver/example/Common/Release_Notes.html	/^- 10\/15\/2010<\/span><\/h3>$/;"	j
4.3.0 - 10/15/2010	Libraries/SDIO_Driver/example/STM322xG_EVAL/Release_Notes.html	/^- 10\/15\/2010<\/span><\/h3>$/;"	j
5	Libraries/CMSIS/Documentation/CMSIS_Core.htm	/^<h2><a name="5"><\/a>CMSIS Example<\/h2>$/;"	a
5	Libraries/CMSIS/Documentation/CMSIS_History.htm	/^<h2><a name="5"><\/a>Changes to version V1.30<\/h2>$/;"	a
6	Libraries/CMSIS/Documentation/CMSIS_Core.htm	/^<h2><a name="6"><\/a>CMSIS MISRA-C:2004 Compliance Exceptions<\/h2>$/;"	a
6	Libraries/CMSIS/Documentation/CMSIS_History.htm	/^<h2><a name="6"><\/a>Changes to version V2.00<\/h2>$/;"	a
6	Libraries/CMSIS/Documentation/CMSIS_System_View_Description.htm	/^<h2><a name="6"><\/a>Questions &amp; Answers<\/h2>$/;"	a
8	FreeRTOS/portable/IAR/V850ES/ISR_Support.h	/^    ld.w    8[sp],lp						; restore LP from stack$/;"	v
8	FreeRTOS/portable/IAR/V850ES/ISR_Support.h	/^    st.w    lp,8[sp]			; store LP to stack$/;"	v
A	FreeRTOS/portable/IAR/78K0R/ISR_Support.h	/^	MOV       A, CS                 ; Save CS register.$/;"	v
A	FreeRTOS/portable/IAR/78K0R/ISR_Support.h	/^	MOV       A, ES                 ; Save ES register.$/;"	v	typeref:typename:Save CS register.XCH X MOV
A	FreeRTOS/portable/IAR/78K0R/ISR_Support.h	/^	XCH       A, X                  ; Restore the CS register.$/;"	v	typeref:typename:Restore the ES register.MOV A XCH
A	FreeRTOS/portable/IAR/78K0R/ISR_Support.h	/^	XCH       A, X$/;"	v	typeref:typename:Save CS register.XCH
A	FreeRTOS/portable/IAR/RL78/ISR_Support.h	/^	MOV       A, CS                 ; Save CS register.$/;"	v
A	FreeRTOS/portable/IAR/RL78/ISR_Support.h	/^	MOV       A, ES                 ; Save ES register.$/;"	v	typeref:typename:Save CS register.XCH X MOV
A	FreeRTOS/portable/IAR/RL78/ISR_Support.h	/^	XCH       A, X                  ; Restore the CS register.$/;"	v	typeref:typename:Restore the ES register.MOV A XCH
A	FreeRTOS/portable/IAR/RL78/ISR_Support.h	/^	XCH       A, X$/;"	v	typeref:typename:Save CS register.XCH
A0	Libraries/CMSIS/Include/arm_math.h	/^    float32_t A0;          \/**< The derived gain, A0 = Kp + Ki + Kd . *\/$/;"	m	struct:__anon8f6bd1b10e08	typeref:typename:float32_t
A0	Libraries/CMSIS/Include/arm_math.h	/^    q15_t A0; 	 \/**< The derived gain, A0 = Kp + Ki + Kd . *\/$/;"	m	struct:__anon8f6bd1b10c08	typeref:typename:q15_t
A0	Libraries/CMSIS/Include/arm_math.h	/^    q31_t A0;            \/**< The derived gain, A0 = Kp + Ki + Kd . *\/$/;"	m	struct:__anon8f6bd1b10d08	typeref:typename:q31_t
A1	Libraries/CMSIS/Include/arm_math.h	/^	q15_t A1;$/;"	m	struct:__anon8f6bd1b10c08	typeref:typename:q15_t
A1	Libraries/CMSIS/Include/arm_math.h	/^    float32_t A1;          \/**< The derived gain, A1 = -Kp - 2Kd. *\/$/;"	m	struct:__anon8f6bd1b10e08	typeref:typename:float32_t
A1	Libraries/CMSIS/Include/arm_math.h	/^    q31_t A1;            \/**< The derived gain, A1 = -Kp - 2Kd. *\/$/;"	m	struct:__anon8f6bd1b10d08	typeref:typename:q31_t
A1	Libraries/CMSIS/Include/arm_math.h	/^    q31_t A1;           \/**< The derived gain A1 = -Kp - 2Kd | Kd.*\/$/;"	m	struct:__anon8f6bd1b10c08	typeref:typename:q31_t
A2	Libraries/CMSIS/Include/arm_math.h	/^	q15_t A2; $/;"	m	struct:__anon8f6bd1b10c08	typeref:typename:q15_t
A2	Libraries/CMSIS/Include/arm_math.h	/^    float32_t A2;          \/**< The derived gain, A2 = Kd . *\/$/;"	m	struct:__anon8f6bd1b10e08	typeref:typename:float32_t
A2	Libraries/CMSIS/Include/arm_math.h	/^    q31_t A2;            \/**< The derived gain, A2 = Kd . *\/$/;"	m	struct:__anon8f6bd1b10d08	typeref:typename:q31_t
ABORT	Libraries/fatfs/src/ff.c	/^#define	ABORT(/;"	d	file:
ABS	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.c	/^#define ABS(/;"	d	file:
ACCBUFFERLEN	main.h	/^#define ACCBUFFERLEN /;"	d
ACCELBUFFERLENGTH	Classes/clsMovementDetector.cpp	/^   static const uint16_t ACCELBUFFERLENGTH = 10;$/;"	m	class:clsMovementDetector	typeref:typename:const uint16_t	file:
ACR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t ACR;      \/*!< FLASH access control register, Address offset: 0x00 *\/$/;"	m	struct:__anon3e8f98ce1208	typeref:typename:__IO uint32_t
ACR_BYTE0_ADDRESS	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_flash.h	/^#define ACR_BYTE0_ADDRESS /;"	d
ACTIVEMODEISOLINEDEVIATION	Classes/clsIsolineController.cpp	/^   static const uint16_t ACTIVEMODEISOLINEDEVIATION = 150;$/;"	m	class:clsIsolineController	typeref:typename:const uint16_t	file:
ACTLR	Libraries/CMSIS/Include/core_cm3.h	/^  __IO uint32_t ACTLR;                   \/*!< Offset: 0x008 (R\/W)  Auxiliary Control Register /;"	m	struct:__anon84a975f30b08	typeref:typename:__IO uint32_t
ACTLR	Libraries/CMSIS/Include/core_cm4.h	/^  __IO uint32_t ACTLR;                   \/*!< Offset: 0x008 (R\/W)  Auxiliary Control Register /;"	m	struct:__anon84a97a340b08	typeref:typename:__IO uint32_t
ADC	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ADC /;"	d
ADC1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ADC1 /;"	d
ADC1BUFFERLEN	main.h	/^#define ADC1BUFFERLEN /;"	d
ADC1_BASE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ADC1_BASE /;"	d
ADC2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ADC2 /;"	d
ADC2ConvValue	Classes/ADC2class.cpp	/^   uint16_t ADC2ConvValue;   $/;"	m	class:clsADC2	typeref:typename:uint16_t	file:
ADC2_BASE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ADC2_BASE /;"	d
ADC3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ADC3 /;"	d
ADC3_BASE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ADC3_BASE /;"	d
ADCRANGEPERIOD	Classes/clsDiagnost.cpp	/^   static const uint16_t ADCRANGEPERIOD = 1; \/\/ in seconds$/;"	m	class:clsDiagnost	typeref:typename:const uint16_t	file:
ADC_AnalogWatchdogCmd	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_adc.c	/^void ADC_AnalogWatchdogCmd(ADC_TypeDef* ADCx, uint32_t ADC_AnalogWatchdog)$/;"	f	typeref:typename:void
ADC_AnalogWatchdogSingleChannelConfig	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_adc.c	/^void ADC_AnalogWatchdogSingleChannelConfig(ADC_TypeDef* ADCx, uint8_t ADC_Channel)$/;"	f	typeref:typename:void
ADC_AnalogWatchdogThresholdsConfig	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_adc.c	/^void ADC_AnalogWatchdogThresholdsConfig(ADC_TypeDef* ADCx, uint16_t HighThreshold,$/;"	f	typeref:typename:void
ADC_AnalogWatchdog_AllInjecEnable	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_adc.h	/^#define ADC_AnalogWatchdog_AllInjecEnable /;"	d
ADC_AnalogWatchdog_AllRegAllInjecEnable	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_adc.h	/^#define ADC_AnalogWatchdog_AllRegAllInjecEnable /;"	d
ADC_AnalogWatchdog_AllRegEnable	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_adc.h	/^#define ADC_AnalogWatchdog_AllRegEnable /;"	d
ADC_AnalogWatchdog_None	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_adc.h	/^#define ADC_AnalogWatchdog_None /;"	d
ADC_AnalogWatchdog_SingleInjecEnable	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_adc.h	/^#define ADC_AnalogWatchdog_SingleInjecEnable /;"	d
ADC_AnalogWatchdog_SingleRegEnable	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_adc.h	/^#define ADC_AnalogWatchdog_SingleRegEnable /;"	d
ADC_AnalogWatchdog_SingleRegOrInjecEnable	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_adc.h	/^#define ADC_AnalogWatchdog_SingleRegOrInjecEnable /;"	d
ADC_AutoInjectedConvCmd	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_adc.c	/^void ADC_AutoInjectedConvCmd(ADC_TypeDef* ADCx, FunctionalState NewState)$/;"	f	typeref:typename:void
ADC_BASE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ADC_BASE /;"	d
ADC_CCR_ADCPRE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_CCR_ADCPRE /;"	d
ADC_CCR_ADCPRE_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_CCR_ADCPRE_0 /;"	d
ADC_CCR_ADCPRE_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_CCR_ADCPRE_1 /;"	d
ADC_CCR_DDS	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_CCR_DDS /;"	d
ADC_CCR_DELAY	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_CCR_DELAY /;"	d
ADC_CCR_DELAY_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_CCR_DELAY_0 /;"	d
ADC_CCR_DELAY_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_CCR_DELAY_1 /;"	d
ADC_CCR_DELAY_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_CCR_DELAY_2 /;"	d
ADC_CCR_DELAY_3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_CCR_DELAY_3 /;"	d
ADC_CCR_DMA	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_CCR_DMA /;"	d
ADC_CCR_DMA_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_CCR_DMA_0 /;"	d
ADC_CCR_DMA_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_CCR_DMA_1 /;"	d
ADC_CCR_MULTI	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_CCR_MULTI /;"	d
ADC_CCR_MULTI_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_CCR_MULTI_0 /;"	d
ADC_CCR_MULTI_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_CCR_MULTI_1 /;"	d
ADC_CCR_MULTI_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_CCR_MULTI_2 /;"	d
ADC_CCR_MULTI_3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_CCR_MULTI_3 /;"	d
ADC_CCR_MULTI_4	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_CCR_MULTI_4 /;"	d
ADC_CCR_TSVREFE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_CCR_TSVREFE /;"	d
ADC_CCR_VBATE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_CCR_VBATE /;"	d
ADC_CDR0	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 ADC_CDR0; 	\/\/ ADC Channel Data Register 0$/;"	m	struct:_AT91S_ADC	typeref:typename:AT91_REG
ADC_CDR0	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 ADC_CDR0; 	\/\/ ADC Channel Data Register 0$/;"	m	struct:_AT91S_ADC	typeref:typename:AT91_REG
ADC_CDR0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 ADC_CDR0; 	\/\/ ADC Channel Data Register 0$/;"	m	struct:_AT91S_ADC	typeref:typename:AT91_REG
ADC_CDR0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define ADC_CDR0 /;"	d
ADC_CDR0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 ADC_CDR0; 	\/\/ ADC Channel Data Register 0$/;"	m	struct:_AT91S_ADC	typeref:typename:AT91_REG
ADC_CDR0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define ADC_CDR0 /;"	d
ADC_CDR0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 ADC_CDR0; 	\/\/ ADC Channel Data Register 0$/;"	m	struct:_AT91S_ADC	typeref:typename:AT91_REG
ADC_CDR0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define ADC_CDR0 /;"	d
ADC_CDR1	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 ADC_CDR1; 	\/\/ ADC Channel Data Register 1$/;"	m	struct:_AT91S_ADC	typeref:typename:AT91_REG
ADC_CDR1	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 ADC_CDR1; 	\/\/ ADC Channel Data Register 1$/;"	m	struct:_AT91S_ADC	typeref:typename:AT91_REG
ADC_CDR1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 ADC_CDR1; 	\/\/ ADC Channel Data Register 1$/;"	m	struct:_AT91S_ADC	typeref:typename:AT91_REG
ADC_CDR1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define ADC_CDR1 /;"	d
ADC_CDR1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 ADC_CDR1; 	\/\/ ADC Channel Data Register 1$/;"	m	struct:_AT91S_ADC	typeref:typename:AT91_REG
ADC_CDR1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define ADC_CDR1 /;"	d
ADC_CDR1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 ADC_CDR1; 	\/\/ ADC Channel Data Register 1$/;"	m	struct:_AT91S_ADC	typeref:typename:AT91_REG
ADC_CDR1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define ADC_CDR1 /;"	d
ADC_CDR2	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 ADC_CDR2; 	\/\/ ADC Channel Data Register 2$/;"	m	struct:_AT91S_ADC	typeref:typename:AT91_REG
ADC_CDR2	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 ADC_CDR2; 	\/\/ ADC Channel Data Register 2$/;"	m	struct:_AT91S_ADC	typeref:typename:AT91_REG
ADC_CDR2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 ADC_CDR2; 	\/\/ ADC Channel Data Register 2$/;"	m	struct:_AT91S_ADC	typeref:typename:AT91_REG
ADC_CDR2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define ADC_CDR2 /;"	d
ADC_CDR2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 ADC_CDR2; 	\/\/ ADC Channel Data Register 2$/;"	m	struct:_AT91S_ADC	typeref:typename:AT91_REG
ADC_CDR2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define ADC_CDR2 /;"	d
ADC_CDR2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 ADC_CDR2; 	\/\/ ADC Channel Data Register 2$/;"	m	struct:_AT91S_ADC	typeref:typename:AT91_REG
ADC_CDR2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define ADC_CDR2 /;"	d
ADC_CDR3	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 ADC_CDR3; 	\/\/ ADC Channel Data Register 3$/;"	m	struct:_AT91S_ADC	typeref:typename:AT91_REG
ADC_CDR3	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 ADC_CDR3; 	\/\/ ADC Channel Data Register 3$/;"	m	struct:_AT91S_ADC	typeref:typename:AT91_REG
ADC_CDR3	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 ADC_CDR3; 	\/\/ ADC Channel Data Register 3$/;"	m	struct:_AT91S_ADC	typeref:typename:AT91_REG
ADC_CDR3	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define ADC_CDR3 /;"	d
ADC_CDR3	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 ADC_CDR3; 	\/\/ ADC Channel Data Register 3$/;"	m	struct:_AT91S_ADC	typeref:typename:AT91_REG
ADC_CDR3	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define ADC_CDR3 /;"	d
ADC_CDR3	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 ADC_CDR3; 	\/\/ ADC Channel Data Register 3$/;"	m	struct:_AT91S_ADC	typeref:typename:AT91_REG
ADC_CDR3	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define ADC_CDR3 /;"	d
ADC_CDR4	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 ADC_CDR4; 	\/\/ ADC Channel Data Register 4$/;"	m	struct:_AT91S_ADC	typeref:typename:AT91_REG
ADC_CDR4	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 ADC_CDR4; 	\/\/ ADC Channel Data Register 4$/;"	m	struct:_AT91S_ADC	typeref:typename:AT91_REG
ADC_CDR4	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 ADC_CDR4; 	\/\/ ADC Channel Data Register 4$/;"	m	struct:_AT91S_ADC	typeref:typename:AT91_REG
ADC_CDR4	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define ADC_CDR4 /;"	d
ADC_CDR4	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 ADC_CDR4; 	\/\/ ADC Channel Data Register 4$/;"	m	struct:_AT91S_ADC	typeref:typename:AT91_REG
ADC_CDR4	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define ADC_CDR4 /;"	d
ADC_CDR4	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 ADC_CDR4; 	\/\/ ADC Channel Data Register 4$/;"	m	struct:_AT91S_ADC	typeref:typename:AT91_REG
ADC_CDR4	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define ADC_CDR4 /;"	d
ADC_CDR5	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 ADC_CDR5; 	\/\/ ADC Channel Data Register 5$/;"	m	struct:_AT91S_ADC	typeref:typename:AT91_REG
ADC_CDR5	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 ADC_CDR5; 	\/\/ ADC Channel Data Register 5$/;"	m	struct:_AT91S_ADC	typeref:typename:AT91_REG
ADC_CDR5	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 ADC_CDR5; 	\/\/ ADC Channel Data Register 5$/;"	m	struct:_AT91S_ADC	typeref:typename:AT91_REG
ADC_CDR5	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define ADC_CDR5 /;"	d
ADC_CDR5	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 ADC_CDR5; 	\/\/ ADC Channel Data Register 5$/;"	m	struct:_AT91S_ADC	typeref:typename:AT91_REG
ADC_CDR5	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define ADC_CDR5 /;"	d
ADC_CDR5	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 ADC_CDR5; 	\/\/ ADC Channel Data Register 5$/;"	m	struct:_AT91S_ADC	typeref:typename:AT91_REG
ADC_CDR5	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define ADC_CDR5 /;"	d
ADC_CDR6	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 ADC_CDR6; 	\/\/ ADC Channel Data Register 6$/;"	m	struct:_AT91S_ADC	typeref:typename:AT91_REG
ADC_CDR6	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 ADC_CDR6; 	\/\/ ADC Channel Data Register 6$/;"	m	struct:_AT91S_ADC	typeref:typename:AT91_REG
ADC_CDR6	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 ADC_CDR6; 	\/\/ ADC Channel Data Register 6$/;"	m	struct:_AT91S_ADC	typeref:typename:AT91_REG
ADC_CDR6	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define ADC_CDR6 /;"	d
ADC_CDR6	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 ADC_CDR6; 	\/\/ ADC Channel Data Register 6$/;"	m	struct:_AT91S_ADC	typeref:typename:AT91_REG
ADC_CDR6	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define ADC_CDR6 /;"	d
ADC_CDR6	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 ADC_CDR6; 	\/\/ ADC Channel Data Register 6$/;"	m	struct:_AT91S_ADC	typeref:typename:AT91_REG
ADC_CDR6	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define ADC_CDR6 /;"	d
ADC_CDR7	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 ADC_CDR7; 	\/\/ ADC Channel Data Register 7$/;"	m	struct:_AT91S_ADC	typeref:typename:AT91_REG
ADC_CDR7	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 ADC_CDR7; 	\/\/ ADC Channel Data Register 7$/;"	m	struct:_AT91S_ADC	typeref:typename:AT91_REG
ADC_CDR7	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 ADC_CDR7; 	\/\/ ADC Channel Data Register 7$/;"	m	struct:_AT91S_ADC	typeref:typename:AT91_REG
ADC_CDR7	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define ADC_CDR7 /;"	d
ADC_CDR7	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 ADC_CDR7; 	\/\/ ADC Channel Data Register 7$/;"	m	struct:_AT91S_ADC	typeref:typename:AT91_REG
ADC_CDR7	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define ADC_CDR7 /;"	d
ADC_CDR7	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 ADC_CDR7; 	\/\/ ADC Channel Data Register 7$/;"	m	struct:_AT91S_ADC	typeref:typename:AT91_REG
ADC_CDR7	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define ADC_CDR7 /;"	d
ADC_CDR_DATA1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_CDR_DATA1 /;"	d
ADC_CDR_DATA2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_CDR_DATA2 /;"	d
ADC_CHDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 ADC_CHDR; 	\/\/ ADC Channel Disable Register$/;"	m	struct:_AT91S_ADC	typeref:typename:AT91_REG
ADC_CHDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 ADC_CHDR; 	\/\/ ADC Channel Disable Register$/;"	m	struct:_AT91S_ADC	typeref:typename:AT91_REG
ADC_CHDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 ADC_CHDR; 	\/\/ ADC Channel Disable Register$/;"	m	struct:_AT91S_ADC	typeref:typename:AT91_REG
ADC_CHDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define ADC_CHDR /;"	d
ADC_CHDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 ADC_CHDR; 	\/\/ ADC Channel Disable Register$/;"	m	struct:_AT91S_ADC	typeref:typename:AT91_REG
ADC_CHDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define ADC_CHDR /;"	d
ADC_CHDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 ADC_CHDR; 	\/\/ ADC Channel Disable Register$/;"	m	struct:_AT91S_ADC	typeref:typename:AT91_REG
ADC_CHDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define ADC_CHDR /;"	d
ADC_CHER	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 ADC_CHER; 	\/\/ ADC Channel Enable Register$/;"	m	struct:_AT91S_ADC	typeref:typename:AT91_REG
ADC_CHER	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 ADC_CHER; 	\/\/ ADC Channel Enable Register$/;"	m	struct:_AT91S_ADC	typeref:typename:AT91_REG
ADC_CHER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 ADC_CHER; 	\/\/ ADC Channel Enable Register$/;"	m	struct:_AT91S_ADC	typeref:typename:AT91_REG
ADC_CHER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define ADC_CHER /;"	d
ADC_CHER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 ADC_CHER; 	\/\/ ADC Channel Enable Register$/;"	m	struct:_AT91S_ADC	typeref:typename:AT91_REG
ADC_CHER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define ADC_CHER /;"	d
ADC_CHER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 ADC_CHER; 	\/\/ ADC Channel Enable Register$/;"	m	struct:_AT91S_ADC	typeref:typename:AT91_REG
ADC_CHER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define ADC_CHER /;"	d
ADC_CHSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 ADC_CHSR; 	\/\/ ADC Channel Status Register$/;"	m	struct:_AT91S_ADC	typeref:typename:AT91_REG
ADC_CHSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 ADC_CHSR; 	\/\/ ADC Channel Status Register$/;"	m	struct:_AT91S_ADC	typeref:typename:AT91_REG
ADC_CHSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 ADC_CHSR; 	\/\/ ADC Channel Status Register$/;"	m	struct:_AT91S_ADC	typeref:typename:AT91_REG
ADC_CHSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define ADC_CHSR /;"	d
ADC_CHSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 ADC_CHSR; 	\/\/ ADC Channel Status Register$/;"	m	struct:_AT91S_ADC	typeref:typename:AT91_REG
ADC_CHSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define ADC_CHSR /;"	d
ADC_CHSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 ADC_CHSR; 	\/\/ ADC Channel Status Register$/;"	m	struct:_AT91S_ADC	typeref:typename:AT91_REG
ADC_CHSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define ADC_CHSR /;"	d
ADC_CR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 ADC_CR; 	\/\/ ADC Control Register$/;"	m	struct:_AT91S_ADC	typeref:typename:AT91_REG
ADC_CR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 ADC_CR; 	\/\/ ADC Control Register$/;"	m	struct:_AT91S_ADC	typeref:typename:AT91_REG
ADC_CR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 ADC_CR; 	\/\/ ADC Control Register$/;"	m	struct:_AT91S_ADC	typeref:typename:AT91_REG
ADC_CR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define ADC_CR /;"	d
ADC_CR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 ADC_CR; 	\/\/ ADC Control Register$/;"	m	struct:_AT91S_ADC	typeref:typename:AT91_REG
ADC_CR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define ADC_CR /;"	d
ADC_CR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 ADC_CR; 	\/\/ ADC Control Register$/;"	m	struct:_AT91S_ADC	typeref:typename:AT91_REG
ADC_CR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define ADC_CR /;"	d
ADC_CR1_AWDCH	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_CR1_AWDCH /;"	d
ADC_CR1_AWDCH_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_CR1_AWDCH_0 /;"	d
ADC_CR1_AWDCH_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_CR1_AWDCH_1 /;"	d
ADC_CR1_AWDCH_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_CR1_AWDCH_2 /;"	d
ADC_CR1_AWDCH_3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_CR1_AWDCH_3 /;"	d
ADC_CR1_AWDCH_4	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_CR1_AWDCH_4 /;"	d
ADC_CR1_AWDEN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_CR1_AWDEN /;"	d
ADC_CR1_AWDIE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_CR1_AWDIE /;"	d
ADC_CR1_AWDSGL	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_CR1_AWDSGL /;"	d
ADC_CR1_DISCEN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_CR1_DISCEN /;"	d
ADC_CR1_DISCNUM	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_CR1_DISCNUM /;"	d
ADC_CR1_DISCNUM_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_CR1_DISCNUM_0 /;"	d
ADC_CR1_DISCNUM_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_CR1_DISCNUM_1 /;"	d
ADC_CR1_DISCNUM_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_CR1_DISCNUM_2 /;"	d
ADC_CR1_EOCIE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_CR1_EOCIE /;"	d
ADC_CR1_JAUTO	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_CR1_JAUTO /;"	d
ADC_CR1_JAWDEN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_CR1_JAWDEN /;"	d
ADC_CR1_JDISCEN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_CR1_JDISCEN /;"	d
ADC_CR1_JEOCIE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_CR1_JEOCIE /;"	d
ADC_CR1_OVRIE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_CR1_OVRIE /;"	d
ADC_CR1_RES	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_CR1_RES /;"	d
ADC_CR1_RES_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_CR1_RES_0 /;"	d
ADC_CR1_RES_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_CR1_RES_1 /;"	d
ADC_CR1_SCAN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_CR1_SCAN /;"	d
ADC_CR2_ADON	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_CR2_ADON /;"	d
ADC_CR2_ALIGN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_CR2_ALIGN /;"	d
ADC_CR2_CONT	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_CR2_CONT /;"	d
ADC_CR2_DDS	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_CR2_DDS /;"	d
ADC_CR2_DMA	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_CR2_DMA /;"	d
ADC_CR2_EOCS	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_CR2_EOCS /;"	d
ADC_CR2_EXTEN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_CR2_EXTEN /;"	d
ADC_CR2_EXTEN_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_CR2_EXTEN_0 /;"	d
ADC_CR2_EXTEN_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_CR2_EXTEN_1 /;"	d
ADC_CR2_EXTSEL	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_CR2_EXTSEL /;"	d
ADC_CR2_EXTSEL_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_CR2_EXTSEL_0 /;"	d
ADC_CR2_EXTSEL_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_CR2_EXTSEL_1 /;"	d
ADC_CR2_EXTSEL_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_CR2_EXTSEL_2 /;"	d
ADC_CR2_EXTSEL_3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_CR2_EXTSEL_3 /;"	d
ADC_CR2_JEXTEN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_CR2_JEXTEN /;"	d
ADC_CR2_JEXTEN_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_CR2_JEXTEN_0 /;"	d
ADC_CR2_JEXTEN_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_CR2_JEXTEN_1 /;"	d
ADC_CR2_JEXTSEL	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_CR2_JEXTSEL /;"	d
ADC_CR2_JEXTSEL_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_CR2_JEXTSEL_0 /;"	d
ADC_CR2_JEXTSEL_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_CR2_JEXTSEL_1 /;"	d
ADC_CR2_JEXTSEL_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_CR2_JEXTSEL_2 /;"	d
ADC_CR2_JEXTSEL_3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_CR2_JEXTSEL_3 /;"	d
ADC_CR2_JSWSTART	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_CR2_JSWSTART /;"	d
ADC_CR2_SWSTART	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_CR2_SWSTART /;"	d
ADC_CSR_AWD1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_CSR_AWD1 /;"	d
ADC_CSR_AWD2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_CSR_AWD2 /;"	d
ADC_CSR_AWD3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_CSR_AWD3 /;"	d
ADC_CSR_DOVR1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_CSR_DOVR1 /;"	d
ADC_CSR_DOVR2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_CSR_DOVR2 /;"	d
ADC_CSR_DOVR3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_CSR_DOVR3 /;"	d
ADC_CSR_EOC1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_CSR_EOC1 /;"	d
ADC_CSR_EOC2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_CSR_EOC2 /;"	d
ADC_CSR_EOC3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_CSR_EOC3 /;"	d
ADC_CSR_JEOC1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_CSR_JEOC1 /;"	d
ADC_CSR_JEOC2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_CSR_JEOC2 /;"	d
ADC_CSR_JEOC3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_CSR_JEOC3 /;"	d
ADC_CSR_JSTRT1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_CSR_JSTRT1 /;"	d
ADC_CSR_JSTRT2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_CSR_JSTRT2 /;"	d
ADC_CSR_JSTRT3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_CSR_JSTRT3 /;"	d
ADC_CSR_STRT1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_CSR_STRT1 /;"	d
ADC_CSR_STRT2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_CSR_STRT2 /;"	d
ADC_CSR_STRT3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_CSR_STRT3 /;"	d
ADC_Channel_0	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_adc.h	/^#define ADC_Channel_0 /;"	d
ADC_Channel_1	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_adc.h	/^#define ADC_Channel_1 /;"	d
ADC_Channel_10	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_adc.h	/^#define ADC_Channel_10 /;"	d
ADC_Channel_11	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_adc.h	/^#define ADC_Channel_11 /;"	d
ADC_Channel_12	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_adc.h	/^#define ADC_Channel_12 /;"	d
ADC_Channel_13	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_adc.h	/^#define ADC_Channel_13 /;"	d
ADC_Channel_14	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_adc.h	/^#define ADC_Channel_14 /;"	d
ADC_Channel_15	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_adc.h	/^#define ADC_Channel_15 /;"	d
ADC_Channel_16	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_adc.h	/^#define ADC_Channel_16 /;"	d
ADC_Channel_17	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_adc.h	/^#define ADC_Channel_17 /;"	d
ADC_Channel_18	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_adc.h	/^#define ADC_Channel_18 /;"	d
ADC_Channel_2	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_adc.h	/^#define ADC_Channel_2 /;"	d
ADC_Channel_3	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_adc.h	/^#define ADC_Channel_3 /;"	d
ADC_Channel_4	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_adc.h	/^#define ADC_Channel_4 /;"	d
ADC_Channel_5	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_adc.h	/^#define ADC_Channel_5 /;"	d
ADC_Channel_6	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_adc.h	/^#define ADC_Channel_6 /;"	d
ADC_Channel_7	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_adc.h	/^#define ADC_Channel_7 /;"	d
ADC_Channel_8	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_adc.h	/^#define ADC_Channel_8 /;"	d
ADC_Channel_9	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_adc.h	/^#define ADC_Channel_9 /;"	d
ADC_Channel_TempSensor	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_adc.h	/^#define ADC_Channel_TempSensor /;"	d
ADC_Channel_Vbat	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_adc.h	/^#define ADC_Channel_Vbat /;"	d
ADC_Channel_Vrefint	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_adc.h	/^#define ADC_Channel_Vrefint /;"	d
ADC_ClearFlag	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_adc.c	/^void ADC_ClearFlag(ADC_TypeDef* ADCx, uint8_t ADC_FLAG)$/;"	f	typeref:typename:void
ADC_ClearITPendingBit	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_adc.c	/^void ADC_ClearITPendingBit(ADC_TypeDef* ADCx, uint16_t ADC_IT)$/;"	f	typeref:typename:void
ADC_Cmd	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_adc.c	/^void ADC_Cmd(ADC_TypeDef* ADCx, FunctionalState NewState)$/;"	f	typeref:typename:void
ADC_CommonInit	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_adc.c	/^void ADC_CommonInit(ADC_CommonInitTypeDef* ADC_CommonInitStruct)$/;"	f	typeref:typename:void
ADC_CommonInitTypeDef	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_adc.h	/^}ADC_CommonInitTypeDef;$/;"	t	typeref:struct:__anonb37e18c50208
ADC_CommonStructInit	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_adc.c	/^void ADC_CommonStructInit(ADC_CommonInitTypeDef* ADC_CommonInitStruct)$/;"	f	typeref:typename:void
ADC_Common_TypeDef	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^} ADC_Common_TypeDef;$/;"	t	typeref:struct:__anon3e8f98ce0508
ADC_ContinuousConvMode	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_adc.h	/^  FunctionalState ADC_ContinuousConvMode; \/*!< Specifies whether the conversion $/;"	m	struct:__anonb37e18c50108	typeref:typename:FunctionalState
ADC_ContinuousModeCmd	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_adc.c	/^void ADC_ContinuousModeCmd(ADC_TypeDef* ADCx, FunctionalState NewState)$/;"	f	typeref:typename:void
ADC_DMAAccessMode	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_adc.h	/^  uint32_t ADC_DMAAccessMode;             \/*!< Configures the Direct memory access $/;"	m	struct:__anonb37e18c50208	typeref:typename:uint32_t
ADC_DMAAccessMode_1	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_adc.h	/^#define ADC_DMAAccessMode_1 /;"	d
ADC_DMAAccessMode_2	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_adc.h	/^#define ADC_DMAAccessMode_2 /;"	d
ADC_DMAAccessMode_3	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_adc.h	/^#define ADC_DMAAccessMode_3 /;"	d
ADC_DMAAccessMode_Disabled	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_adc.h	/^#define ADC_DMAAccessMode_Disabled /;"	d
ADC_DMACmd	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_adc.c	/^void ADC_DMACmd(ADC_TypeDef* ADCx, FunctionalState NewState)$/;"	f	typeref:typename:void
ADC_DMARequestAfterLastTransferCmd	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_adc.c	/^void ADC_DMARequestAfterLastTransferCmd(ADC_TypeDef* ADCx, FunctionalState NewState)$/;"	f	typeref:typename:void
ADC_DR_ADC2DATA	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_DR_ADC2DATA /;"	d
ADC_DR_DATA	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_DR_DATA /;"	d
ADC_DataAlign	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_adc.h	/^  uint32_t ADC_DataAlign;                 \/*!< Specifies whether the ADC data  alignment$/;"	m	struct:__anonb37e18c50108	typeref:typename:uint32_t
ADC_DataAlign_Left	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_adc.h	/^#define ADC_DataAlign_Left /;"	d
ADC_DataAlign_Right	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_adc.h	/^#define ADC_DataAlign_Right /;"	d
ADC_DeInit	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_adc.c	/^void ADC_DeInit(void)$/;"	f	typeref:typename:void
ADC_DiscModeChannelCountConfig	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_adc.c	/^void ADC_DiscModeChannelCountConfig(ADC_TypeDef* ADCx, uint8_t Number)$/;"	f	typeref:typename:void
ADC_DiscModeCmd	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_adc.c	/^void ADC_DiscModeCmd(ADC_TypeDef* ADCx, FunctionalState NewState)$/;"	f	typeref:typename:void
ADC_DualMode_AlterTrig	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_adc.h	/^#define ADC_DualMode_AlterTrig /;"	d
ADC_DualMode_InjecSimult	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_adc.h	/^#define ADC_DualMode_InjecSimult /;"	d
ADC_DualMode_Interl	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_adc.h	/^#define ADC_DualMode_Interl /;"	d
ADC_DualMode_RegSimult	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_adc.h	/^#define ADC_DualMode_RegSimult /;"	d
ADC_DualMode_RegSimult_AlterTrig	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_adc.h	/^#define ADC_DualMode_RegSimult_AlterTrig /;"	d
ADC_DualMode_RegSimult_InjecSimult	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_adc.h	/^#define ADC_DualMode_RegSimult_InjecSimult /;"	d
ADC_EOCOnEachRegularChannelCmd	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_adc.c	/^void ADC_EOCOnEachRegularChannelCmd(ADC_TypeDef* ADCx, FunctionalState NewState)$/;"	f	typeref:typename:void
ADC_ExternalTrigConv	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_adc.h	/^  uint32_t ADC_ExternalTrigConv;          \/*!< Select the external event used to trigger $/;"	m	struct:__anonb37e18c50108	typeref:typename:uint32_t
ADC_ExternalTrigConvEdge	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_adc.h	/^  uint32_t ADC_ExternalTrigConvEdge;      \/*!< Select the external trigger edge and$/;"	m	struct:__anonb37e18c50108	typeref:typename:uint32_t
ADC_ExternalTrigConvEdge_Falling	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_adc.h	/^#define ADC_ExternalTrigConvEdge_Falling /;"	d
ADC_ExternalTrigConvEdge_None	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_adc.h	/^#define ADC_ExternalTrigConvEdge_None /;"	d
ADC_ExternalTrigConvEdge_Rising	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_adc.h	/^#define ADC_ExternalTrigConvEdge_Rising /;"	d
ADC_ExternalTrigConvEdge_RisingFalling	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_adc.h	/^#define ADC_ExternalTrigConvEdge_RisingFalling /;"	d
ADC_ExternalTrigConv_Ext_IT11	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_adc.h	/^#define ADC_ExternalTrigConv_Ext_IT11 /;"	d
ADC_ExternalTrigConv_T1_CC1	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_adc.h	/^#define ADC_ExternalTrigConv_T1_CC1 /;"	d
ADC_ExternalTrigConv_T1_CC2	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_adc.h	/^#define ADC_ExternalTrigConv_T1_CC2 /;"	d
ADC_ExternalTrigConv_T1_CC3	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_adc.h	/^#define ADC_ExternalTrigConv_T1_CC3 /;"	d
ADC_ExternalTrigConv_T2_CC2	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_adc.h	/^#define ADC_ExternalTrigConv_T2_CC2 /;"	d
ADC_ExternalTrigConv_T2_CC3	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_adc.h	/^#define ADC_ExternalTrigConv_T2_CC3 /;"	d
ADC_ExternalTrigConv_T2_CC4	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_adc.h	/^#define ADC_ExternalTrigConv_T2_CC4 /;"	d
ADC_ExternalTrigConv_T2_TRGO	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_adc.h	/^#define ADC_ExternalTrigConv_T2_TRGO /;"	d
ADC_ExternalTrigConv_T3_CC1	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_adc.h	/^#define ADC_ExternalTrigConv_T3_CC1 /;"	d
ADC_ExternalTrigConv_T3_TRGO	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_adc.h	/^#define ADC_ExternalTrigConv_T3_TRGO /;"	d
ADC_ExternalTrigConv_T4_CC4	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_adc.h	/^#define ADC_ExternalTrigConv_T4_CC4 /;"	d
ADC_ExternalTrigConv_T5_CC1	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_adc.h	/^#define ADC_ExternalTrigConv_T5_CC1 /;"	d
ADC_ExternalTrigConv_T5_CC2	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_adc.h	/^#define ADC_ExternalTrigConv_T5_CC2 /;"	d
ADC_ExternalTrigConv_T5_CC3	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_adc.h	/^#define ADC_ExternalTrigConv_T5_CC3 /;"	d
ADC_ExternalTrigConv_T8_CC1	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_adc.h	/^#define ADC_ExternalTrigConv_T8_CC1 /;"	d
ADC_ExternalTrigConv_T8_TRGO	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_adc.h	/^#define ADC_ExternalTrigConv_T8_TRGO /;"	d
ADC_ExternalTrigInjecConvEdge_Falling	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_adc.h	/^#define ADC_ExternalTrigInjecConvEdge_Falling /;"	d
ADC_ExternalTrigInjecConvEdge_None	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_adc.h	/^#define ADC_ExternalTrigInjecConvEdge_None /;"	d
ADC_ExternalTrigInjecConvEdge_Rising	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_adc.h	/^#define ADC_ExternalTrigInjecConvEdge_Rising /;"	d
ADC_ExternalTrigInjecConvEdge_RisingFalling	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_adc.h	/^#define ADC_ExternalTrigInjecConvEdge_RisingFalling /;"	d
ADC_ExternalTrigInjecConv_Ext_IT15	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_adc.h	/^#define ADC_ExternalTrigInjecConv_Ext_IT15 /;"	d
ADC_ExternalTrigInjecConv_T1_CC4	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_adc.h	/^#define ADC_ExternalTrigInjecConv_T1_CC4 /;"	d
ADC_ExternalTrigInjecConv_T1_TRGO	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_adc.h	/^#define ADC_ExternalTrigInjecConv_T1_TRGO /;"	d
ADC_ExternalTrigInjecConv_T2_CC1	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_adc.h	/^#define ADC_ExternalTrigInjecConv_T2_CC1 /;"	d
ADC_ExternalTrigInjecConv_T2_TRGO	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_adc.h	/^#define ADC_ExternalTrigInjecConv_T2_TRGO /;"	d
ADC_ExternalTrigInjecConv_T3_CC2	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_adc.h	/^#define ADC_ExternalTrigInjecConv_T3_CC2 /;"	d
ADC_ExternalTrigInjecConv_T3_CC4	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_adc.h	/^#define ADC_ExternalTrigInjecConv_T3_CC4 /;"	d
ADC_ExternalTrigInjecConv_T4_CC1	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_adc.h	/^#define ADC_ExternalTrigInjecConv_T4_CC1 /;"	d
ADC_ExternalTrigInjecConv_T4_CC2	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_adc.h	/^#define ADC_ExternalTrigInjecConv_T4_CC2 /;"	d
ADC_ExternalTrigInjecConv_T4_CC3	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_adc.h	/^#define ADC_ExternalTrigInjecConv_T4_CC3 /;"	d
ADC_ExternalTrigInjecConv_T4_TRGO	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_adc.h	/^#define ADC_ExternalTrigInjecConv_T4_TRGO /;"	d
ADC_ExternalTrigInjecConv_T5_CC4	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_adc.h	/^#define ADC_ExternalTrigInjecConv_T5_CC4 /;"	d
ADC_ExternalTrigInjecConv_T5_TRGO	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_adc.h	/^#define ADC_ExternalTrigInjecConv_T5_TRGO /;"	d
ADC_ExternalTrigInjecConv_T8_CC2	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_adc.h	/^#define ADC_ExternalTrigInjecConv_T8_CC2 /;"	d
ADC_ExternalTrigInjecConv_T8_CC3	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_adc.h	/^#define ADC_ExternalTrigInjecConv_T8_CC3 /;"	d
ADC_ExternalTrigInjecConv_T8_CC4	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_adc.h	/^#define ADC_ExternalTrigInjecConv_T8_CC4 /;"	d
ADC_ExternalTrigInjectedConvConfig	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_adc.c	/^void ADC_ExternalTrigInjectedConvConfig(ADC_TypeDef* ADCx, uint32_t ADC_ExternalTrigInjecConv)$/;"	f	typeref:typename:void
ADC_ExternalTrigInjectedConvEdgeConfig	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_adc.c	/^void ADC_ExternalTrigInjectedConvEdgeConfig(ADC_TypeDef* ADCx, uint32_t ADC_ExternalTrigInjecCon/;"	f	typeref:typename:void
ADC_FLAG_AWD	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_adc.h	/^#define ADC_FLAG_AWD /;"	d
ADC_FLAG_EOC	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_adc.h	/^#define ADC_FLAG_EOC /;"	d
ADC_FLAG_JEOC	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_adc.h	/^#define ADC_FLAG_JEOC /;"	d
ADC_FLAG_JSTRT	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_adc.h	/^#define ADC_FLAG_JSTRT /;"	d
ADC_FLAG_OVR	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_adc.h	/^#define ADC_FLAG_OVR /;"	d
ADC_FLAG_STRT	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_adc.h	/^#define ADC_FLAG_STRT /;"	d
ADC_GetConversionValue	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_adc.c	/^uint16_t ADC_GetConversionValue(ADC_TypeDef* ADCx)$/;"	f	typeref:typename:uint16_t
ADC_GetFlagStatus	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_adc.c	/^FlagStatus ADC_GetFlagStatus(ADC_TypeDef* ADCx, uint8_t ADC_FLAG)$/;"	f	typeref:typename:FlagStatus
ADC_GetITStatus	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_adc.c	/^ITStatus ADC_GetITStatus(ADC_TypeDef* ADCx, uint16_t ADC_IT)$/;"	f	typeref:typename:ITStatus
ADC_GetInjectedConversionValue	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_adc.c	/^uint16_t ADC_GetInjectedConversionValue(ADC_TypeDef* ADCx, uint8_t ADC_InjectedChannel)$/;"	f	typeref:typename:uint16_t
ADC_GetMultiModeConversionValue	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_adc.c	/^uint32_t ADC_GetMultiModeConversionValue(void)$/;"	f	typeref:typename:uint32_t
ADC_GetSoftwareStartConvStatus	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_adc.c	/^FlagStatus ADC_GetSoftwareStartConvStatus(ADC_TypeDef* ADCx)$/;"	f	typeref:typename:FlagStatus
ADC_GetSoftwareStartInjectedConvCmdStatus	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_adc.c	/^FlagStatus ADC_GetSoftwareStartInjectedConvCmdStatus(ADC_TypeDef* ADCx)$/;"	f	typeref:typename:FlagStatus
ADC_HTR_HT	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_HTR_HT /;"	d
ADC_IDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 ADC_IDR; 	\/\/ ADC Interrupt Disable Register$/;"	m	struct:_AT91S_ADC	typeref:typename:AT91_REG
ADC_IDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 ADC_IDR; 	\/\/ ADC Interrupt Disable Register$/;"	m	struct:_AT91S_ADC	typeref:typename:AT91_REG
ADC_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 ADC_IDR; 	\/\/ ADC Interrupt Disable Register$/;"	m	struct:_AT91S_ADC	typeref:typename:AT91_REG
ADC_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define ADC_IDR /;"	d
ADC_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 ADC_IDR; 	\/\/ ADC Interrupt Disable Register$/;"	m	struct:_AT91S_ADC	typeref:typename:AT91_REG
ADC_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define ADC_IDR /;"	d
ADC_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 ADC_IDR; 	\/\/ ADC Interrupt Disable Register$/;"	m	struct:_AT91S_ADC	typeref:typename:AT91_REG
ADC_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define ADC_IDR /;"	d
ADC_IER	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 ADC_IER; 	\/\/ ADC Interrupt Enable Register$/;"	m	struct:_AT91S_ADC	typeref:typename:AT91_REG
ADC_IER	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 ADC_IER; 	\/\/ ADC Interrupt Enable Register$/;"	m	struct:_AT91S_ADC	typeref:typename:AT91_REG
ADC_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 ADC_IER; 	\/\/ ADC Interrupt Enable Register$/;"	m	struct:_AT91S_ADC	typeref:typename:AT91_REG
ADC_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define ADC_IER /;"	d
ADC_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 ADC_IER; 	\/\/ ADC Interrupt Enable Register$/;"	m	struct:_AT91S_ADC	typeref:typename:AT91_REG
ADC_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define ADC_IER /;"	d
ADC_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 ADC_IER; 	\/\/ ADC Interrupt Enable Register$/;"	m	struct:_AT91S_ADC	typeref:typename:AT91_REG
ADC_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define ADC_IER /;"	d
ADC_IMR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 ADC_IMR; 	\/\/ ADC Interrupt Mask Register$/;"	m	struct:_AT91S_ADC	typeref:typename:AT91_REG
ADC_IMR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 ADC_IMR; 	\/\/ ADC Interrupt Mask Register$/;"	m	struct:_AT91S_ADC	typeref:typename:AT91_REG
ADC_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 ADC_IMR; 	\/\/ ADC Interrupt Mask Register$/;"	m	struct:_AT91S_ADC	typeref:typename:AT91_REG
ADC_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define ADC_IMR /;"	d
ADC_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 ADC_IMR; 	\/\/ ADC Interrupt Mask Register$/;"	m	struct:_AT91S_ADC	typeref:typename:AT91_REG
ADC_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define ADC_IMR /;"	d
ADC_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 ADC_IMR; 	\/\/ ADC Interrupt Mask Register$/;"	m	struct:_AT91S_ADC	typeref:typename:AT91_REG
ADC_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define ADC_IMR /;"	d
ADC_IRQHandler	Classes/ADC1class.cpp	/^extern "C" void ADC_IRQHandler(void) \/\/ADC interrupt handler$/;"	f	typeref:typename:void
ADC_IRQHandler	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/arm/startup_stm32f2xx.s	/^ADC_IRQHandler                                         $/;"	l
ADC_IRQHandler	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/iar/startup_stm32f2xx.s	/^ADC_IRQHandler  $/;"	l
ADC_IRQn	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  ADC_IRQn                    = 18,     \/*!< ADC1, ADC2 and ADC3 global Interrupts             /;"	e	enum:IRQn
ADC_ITConfig	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_adc.c	/^void ADC_ITConfig(ADC_TypeDef* ADCx, uint16_t ADC_IT, FunctionalState NewState)  $/;"	f	typeref:typename:void
ADC_IT_AWD	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_adc.h	/^#define ADC_IT_AWD /;"	d
ADC_IT_EOC	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_adc.h	/^#define ADC_IT_EOC /;"	d
ADC_IT_JEOC	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_adc.h	/^#define ADC_IT_JEOC /;"	d
ADC_IT_OVR	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_adc.h	/^#define ADC_IT_OVR /;"	d
ADC_Init	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_adc.c	/^void ADC_Init(ADC_TypeDef* ADCx, ADC_InitTypeDef* ADC_InitStruct)$/;"	f	typeref:typename:void
ADC_InitTypeDef	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_adc.h	/^}ADC_InitTypeDef;$/;"	t	typeref:struct:__anonb37e18c50108
ADC_InjectedChannelConfig	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_adc.c	/^void ADC_InjectedChannelConfig(ADC_TypeDef* ADCx, uint8_t ADC_Channel, uint8_t Rank, uint8_t ADC/;"	f	typeref:typename:void
ADC_InjectedChannel_1	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_adc.h	/^#define ADC_InjectedChannel_1 /;"	d
ADC_InjectedChannel_2	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_adc.h	/^#define ADC_InjectedChannel_2 /;"	d
ADC_InjectedChannel_3	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_adc.h	/^#define ADC_InjectedChannel_3 /;"	d
ADC_InjectedChannel_4	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_adc.h	/^#define ADC_InjectedChannel_4 /;"	d
ADC_InjectedDiscModeCmd	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_adc.c	/^void ADC_InjectedDiscModeCmd(ADC_TypeDef* ADCx, FunctionalState NewState)$/;"	f	typeref:typename:void
ADC_InjectedSequencerLengthConfig	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_adc.c	/^void ADC_InjectedSequencerLengthConfig(ADC_TypeDef* ADCx, uint8_t Length)$/;"	f	typeref:typename:void
ADC_JDR1_JDATA	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_JDR1_JDATA /;"	d
ADC_JDR2_JDATA	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_JDR2_JDATA /;"	d
ADC_JDR3_JDATA	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_JDR3_JDATA /;"	d
ADC_JDR4_JDATA	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_JDR4_JDATA /;"	d
ADC_JOFR1_JOFFSET1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_JOFR1_JOFFSET1 /;"	d
ADC_JOFR2_JOFFSET2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_JOFR2_JOFFSET2 /;"	d
ADC_JOFR3_JOFFSET3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_JOFR3_JOFFSET3 /;"	d
ADC_JOFR4_JOFFSET4	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_JOFR4_JOFFSET4 /;"	d
ADC_JSQR_JL	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_JSQR_JL /;"	d
ADC_JSQR_JL_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_JSQR_JL_0 /;"	d
ADC_JSQR_JL_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_JSQR_JL_1 /;"	d
ADC_JSQR_JSQ1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_JSQR_JSQ1 /;"	d
ADC_JSQR_JSQ1_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_JSQR_JSQ1_0 /;"	d
ADC_JSQR_JSQ1_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_JSQR_JSQ1_1 /;"	d
ADC_JSQR_JSQ1_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_JSQR_JSQ1_2 /;"	d
ADC_JSQR_JSQ1_3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_JSQR_JSQ1_3 /;"	d
ADC_JSQR_JSQ1_4	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_JSQR_JSQ1_4 /;"	d
ADC_JSQR_JSQ2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_JSQR_JSQ2 /;"	d
ADC_JSQR_JSQ2_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_JSQR_JSQ2_0 /;"	d
ADC_JSQR_JSQ2_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_JSQR_JSQ2_1 /;"	d
ADC_JSQR_JSQ2_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_JSQR_JSQ2_2 /;"	d
ADC_JSQR_JSQ2_3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_JSQR_JSQ2_3 /;"	d
ADC_JSQR_JSQ2_4	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_JSQR_JSQ2_4 /;"	d
ADC_JSQR_JSQ3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_JSQR_JSQ3 /;"	d
ADC_JSQR_JSQ3_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_JSQR_JSQ3_0 /;"	d
ADC_JSQR_JSQ3_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_JSQR_JSQ3_1 /;"	d
ADC_JSQR_JSQ3_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_JSQR_JSQ3_2 /;"	d
ADC_JSQR_JSQ3_3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_JSQR_JSQ3_3 /;"	d
ADC_JSQR_JSQ3_4	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_JSQR_JSQ3_4 /;"	d
ADC_JSQR_JSQ4	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_JSQR_JSQ4 /;"	d
ADC_JSQR_JSQ4_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_JSQR_JSQ4_0 /;"	d
ADC_JSQR_JSQ4_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_JSQR_JSQ4_1 /;"	d
ADC_JSQR_JSQ4_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_JSQR_JSQ4_2 /;"	d
ADC_JSQR_JSQ4_3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_JSQR_JSQ4_3 /;"	d
ADC_JSQR_JSQ4_4	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_JSQR_JSQ4_4 /;"	d
ADC_LCDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 ADC_LCDR; 	\/\/ ADC Last Converted Data Register$/;"	m	struct:_AT91S_ADC	typeref:typename:AT91_REG
ADC_LCDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 ADC_LCDR; 	\/\/ ADC Last Converted Data Register$/;"	m	struct:_AT91S_ADC	typeref:typename:AT91_REG
ADC_LCDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 ADC_LCDR; 	\/\/ ADC Last Converted Data Register$/;"	m	struct:_AT91S_ADC	typeref:typename:AT91_REG
ADC_LCDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define ADC_LCDR /;"	d
ADC_LCDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 ADC_LCDR; 	\/\/ ADC Last Converted Data Register$/;"	m	struct:_AT91S_ADC	typeref:typename:AT91_REG
ADC_LCDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define ADC_LCDR /;"	d
ADC_LCDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 ADC_LCDR; 	\/\/ ADC Last Converted Data Register$/;"	m	struct:_AT91S_ADC	typeref:typename:AT91_REG
ADC_LCDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define ADC_LCDR /;"	d
ADC_LTR_LT	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_LTR_LT /;"	d
ADC_MR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 ADC_MR; 	\/\/ ADC Mode Register$/;"	m	struct:_AT91S_ADC	typeref:typename:AT91_REG
ADC_MR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 ADC_MR; 	\/\/ ADC Mode Register$/;"	m	struct:_AT91S_ADC	typeref:typename:AT91_REG
ADC_MR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 ADC_MR; 	\/\/ ADC Mode Register$/;"	m	struct:_AT91S_ADC	typeref:typename:AT91_REG
ADC_MR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define ADC_MR /;"	d
ADC_MR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 ADC_MR; 	\/\/ ADC Mode Register$/;"	m	struct:_AT91S_ADC	typeref:typename:AT91_REG
ADC_MR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define ADC_MR /;"	d
ADC_MR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 ADC_MR; 	\/\/ ADC Mode Register$/;"	m	struct:_AT91S_ADC	typeref:typename:AT91_REG
ADC_MR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define ADC_MR /;"	d
ADC_Mode	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_adc.h	/^  uint32_t ADC_Mode;                      \/*!< Configures the ADC to operate in $/;"	m	struct:__anonb37e18c50208	typeref:typename:uint32_t
ADC_Mode_Independent	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_adc.h	/^#define ADC_Mode_Independent /;"	d
ADC_MultiModeDMARequestAfterLastTransferCmd	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_adc.c	/^void ADC_MultiModeDMARequestAfterLastTransferCmd(FunctionalState NewState)$/;"	f	typeref:typename:void
ADC_NbrOfConversion	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_adc.h	/^  uint8_t  ADC_NbrOfConversion;           \/*!< Specifies the number of ADC conversions$/;"	m	struct:__anonb37e18c50108	typeref:typename:uint8_t
ADC_PTCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 ADC_PTCR; 	\/\/ PDC Transfer Control Register$/;"	m	struct:_AT91S_ADC	typeref:typename:AT91_REG
ADC_PTCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 ADC_PTCR; 	\/\/ PDC Transfer Control Register$/;"	m	struct:_AT91S_ADC	typeref:typename:AT91_REG
ADC_PTCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 ADC_PTCR; 	\/\/ PDC Transfer Control Register$/;"	m	struct:_AT91S_ADC	typeref:typename:AT91_REG
ADC_PTCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define ADC_PTCR /;"	d
ADC_PTCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 ADC_PTCR; 	\/\/ PDC Transfer Control Register$/;"	m	struct:_AT91S_ADC	typeref:typename:AT91_REG
ADC_PTCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define ADC_PTCR /;"	d
ADC_PTCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 ADC_PTCR; 	\/\/ PDC Transfer Control Register$/;"	m	struct:_AT91S_ADC	typeref:typename:AT91_REG
ADC_PTCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define ADC_PTCR /;"	d
ADC_PTSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 ADC_PTSR; 	\/\/ PDC Transfer Status Register$/;"	m	struct:_AT91S_ADC	typeref:typename:AT91_REG
ADC_PTSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 ADC_PTSR; 	\/\/ PDC Transfer Status Register$/;"	m	struct:_AT91S_ADC	typeref:typename:AT91_REG
ADC_PTSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 ADC_PTSR; 	\/\/ PDC Transfer Status Register$/;"	m	struct:_AT91S_ADC	typeref:typename:AT91_REG
ADC_PTSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define ADC_PTSR /;"	d
ADC_PTSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 ADC_PTSR; 	\/\/ PDC Transfer Status Register$/;"	m	struct:_AT91S_ADC	typeref:typename:AT91_REG
ADC_PTSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define ADC_PTSR /;"	d
ADC_PTSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 ADC_PTSR; 	\/\/ PDC Transfer Status Register$/;"	m	struct:_AT91S_ADC	typeref:typename:AT91_REG
ADC_PTSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define ADC_PTSR /;"	d
ADC_Prescaler	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_adc.h	/^  uint32_t ADC_Prescaler;                 \/*!< Select the frequency of the clock $/;"	m	struct:__anonb37e18c50208	typeref:typename:uint32_t
ADC_Prescaler_Div2	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_adc.h	/^#define ADC_Prescaler_Div2 /;"	d
ADC_Prescaler_Div4	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_adc.h	/^#define ADC_Prescaler_Div4 /;"	d
ADC_Prescaler_Div6	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_adc.h	/^#define ADC_Prescaler_Div6 /;"	d
ADC_Prescaler_Div8	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_adc.h	/^#define ADC_Prescaler_Div8 /;"	d
ADC_RCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 ADC_RCR; 	\/\/ Receive Counter Register$/;"	m	struct:_AT91S_ADC	typeref:typename:AT91_REG
ADC_RCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 ADC_RCR; 	\/\/ Receive Counter Register$/;"	m	struct:_AT91S_ADC	typeref:typename:AT91_REG
ADC_RCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 ADC_RCR; 	\/\/ Receive Counter Register$/;"	m	struct:_AT91S_ADC	typeref:typename:AT91_REG
ADC_RCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define ADC_RCR /;"	d
ADC_RCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 ADC_RCR; 	\/\/ Receive Counter Register$/;"	m	struct:_AT91S_ADC	typeref:typename:AT91_REG
ADC_RCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define ADC_RCR /;"	d
ADC_RCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 ADC_RCR; 	\/\/ Receive Counter Register$/;"	m	struct:_AT91S_ADC	typeref:typename:AT91_REG
ADC_RCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define ADC_RCR /;"	d
ADC_RNCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 ADC_RNCR; 	\/\/ Receive Next Counter Register$/;"	m	struct:_AT91S_ADC	typeref:typename:AT91_REG
ADC_RNCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 ADC_RNCR; 	\/\/ Receive Next Counter Register$/;"	m	struct:_AT91S_ADC	typeref:typename:AT91_REG
ADC_RNCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 ADC_RNCR; 	\/\/ Receive Next Counter Register$/;"	m	struct:_AT91S_ADC	typeref:typename:AT91_REG
ADC_RNCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define ADC_RNCR /;"	d
ADC_RNCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 ADC_RNCR; 	\/\/ Receive Next Counter Register$/;"	m	struct:_AT91S_ADC	typeref:typename:AT91_REG
ADC_RNCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define ADC_RNCR /;"	d
ADC_RNCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 ADC_RNCR; 	\/\/ Receive Next Counter Register$/;"	m	struct:_AT91S_ADC	typeref:typename:AT91_REG
ADC_RNCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define ADC_RNCR /;"	d
ADC_RNPR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 ADC_RNPR; 	\/\/ Receive Next Pointer Register$/;"	m	struct:_AT91S_ADC	typeref:typename:AT91_REG
ADC_RNPR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 ADC_RNPR; 	\/\/ Receive Next Pointer Register$/;"	m	struct:_AT91S_ADC	typeref:typename:AT91_REG
ADC_RNPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 ADC_RNPR; 	\/\/ Receive Next Pointer Register$/;"	m	struct:_AT91S_ADC	typeref:typename:AT91_REG
ADC_RNPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define ADC_RNPR /;"	d
ADC_RNPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 ADC_RNPR; 	\/\/ Receive Next Pointer Register$/;"	m	struct:_AT91S_ADC	typeref:typename:AT91_REG
ADC_RNPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define ADC_RNPR /;"	d
ADC_RNPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 ADC_RNPR; 	\/\/ Receive Next Pointer Register$/;"	m	struct:_AT91S_ADC	typeref:typename:AT91_REG
ADC_RNPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define ADC_RNPR /;"	d
ADC_RPR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 ADC_RPR; 	\/\/ Receive Pointer Register$/;"	m	struct:_AT91S_ADC	typeref:typename:AT91_REG
ADC_RPR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 ADC_RPR; 	\/\/ Receive Pointer Register$/;"	m	struct:_AT91S_ADC	typeref:typename:AT91_REG
ADC_RPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 ADC_RPR; 	\/\/ Receive Pointer Register$/;"	m	struct:_AT91S_ADC	typeref:typename:AT91_REG
ADC_RPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define ADC_RPR /;"	d
ADC_RPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 ADC_RPR; 	\/\/ Receive Pointer Register$/;"	m	struct:_AT91S_ADC	typeref:typename:AT91_REG
ADC_RPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define ADC_RPR /;"	d
ADC_RPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 ADC_RPR; 	\/\/ Receive Pointer Register$/;"	m	struct:_AT91S_ADC	typeref:typename:AT91_REG
ADC_RPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define ADC_RPR /;"	d
ADC_RegularChannelConfig	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_adc.c	/^void ADC_RegularChannelConfig(ADC_TypeDef* ADCx, uint8_t ADC_Channel, uint8_t Rank, uint8_t ADC_/;"	f	typeref:typename:void
ADC_Resolution	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_adc.h	/^  uint32_t ADC_Resolution;                \/*!< Configures the ADC resolution dual mode. $/;"	m	struct:__anonb37e18c50108	typeref:typename:uint32_t
ADC_Resolution_10b	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_adc.h	/^#define ADC_Resolution_10b /;"	d
ADC_Resolution_12b	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_adc.h	/^#define ADC_Resolution_12b /;"	d
ADC_Resolution_6b	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_adc.h	/^#define ADC_Resolution_6b /;"	d
ADC_Resolution_8b	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_adc.h	/^#define ADC_Resolution_8b /;"	d
ADC_SMPR1_SMP10	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_SMPR1_SMP10 /;"	d
ADC_SMPR1_SMP10_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_SMPR1_SMP10_0 /;"	d
ADC_SMPR1_SMP10_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_SMPR1_SMP10_1 /;"	d
ADC_SMPR1_SMP10_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_SMPR1_SMP10_2 /;"	d
ADC_SMPR1_SMP11	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_SMPR1_SMP11 /;"	d
ADC_SMPR1_SMP11_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_SMPR1_SMP11_0 /;"	d
ADC_SMPR1_SMP11_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_SMPR1_SMP11_1 /;"	d
ADC_SMPR1_SMP11_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_SMPR1_SMP11_2 /;"	d
ADC_SMPR1_SMP12	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_SMPR1_SMP12 /;"	d
ADC_SMPR1_SMP12_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_SMPR1_SMP12_0 /;"	d
ADC_SMPR1_SMP12_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_SMPR1_SMP12_1 /;"	d
ADC_SMPR1_SMP12_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_SMPR1_SMP12_2 /;"	d
ADC_SMPR1_SMP13	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_SMPR1_SMP13 /;"	d
ADC_SMPR1_SMP13_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_SMPR1_SMP13_0 /;"	d
ADC_SMPR1_SMP13_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_SMPR1_SMP13_1 /;"	d
ADC_SMPR1_SMP13_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_SMPR1_SMP13_2 /;"	d
ADC_SMPR1_SMP14	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_SMPR1_SMP14 /;"	d
ADC_SMPR1_SMP14_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_SMPR1_SMP14_0 /;"	d
ADC_SMPR1_SMP14_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_SMPR1_SMP14_1 /;"	d
ADC_SMPR1_SMP14_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_SMPR1_SMP14_2 /;"	d
ADC_SMPR1_SMP15	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_SMPR1_SMP15 /;"	d
ADC_SMPR1_SMP15_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_SMPR1_SMP15_0 /;"	d
ADC_SMPR1_SMP15_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_SMPR1_SMP15_1 /;"	d
ADC_SMPR1_SMP15_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_SMPR1_SMP15_2 /;"	d
ADC_SMPR1_SMP16	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_SMPR1_SMP16 /;"	d
ADC_SMPR1_SMP16_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_SMPR1_SMP16_0 /;"	d
ADC_SMPR1_SMP16_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_SMPR1_SMP16_1 /;"	d
ADC_SMPR1_SMP16_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_SMPR1_SMP16_2 /;"	d
ADC_SMPR1_SMP17	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_SMPR1_SMP17 /;"	d
ADC_SMPR1_SMP17_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_SMPR1_SMP17_0 /;"	d
ADC_SMPR1_SMP17_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_SMPR1_SMP17_1 /;"	d
ADC_SMPR1_SMP17_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_SMPR1_SMP17_2 /;"	d
ADC_SMPR1_SMP18	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_SMPR1_SMP18 /;"	d
ADC_SMPR1_SMP18_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_SMPR1_SMP18_0 /;"	d
ADC_SMPR1_SMP18_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_SMPR1_SMP18_1 /;"	d
ADC_SMPR1_SMP18_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_SMPR1_SMP18_2 /;"	d
ADC_SMPR2_SMP0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_SMPR2_SMP0 /;"	d
ADC_SMPR2_SMP0_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_SMPR2_SMP0_0 /;"	d
ADC_SMPR2_SMP0_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_SMPR2_SMP0_1 /;"	d
ADC_SMPR2_SMP0_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_SMPR2_SMP0_2 /;"	d
ADC_SMPR2_SMP1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_SMPR2_SMP1 /;"	d
ADC_SMPR2_SMP1_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_SMPR2_SMP1_0 /;"	d
ADC_SMPR2_SMP1_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_SMPR2_SMP1_1 /;"	d
ADC_SMPR2_SMP1_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_SMPR2_SMP1_2 /;"	d
ADC_SMPR2_SMP2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_SMPR2_SMP2 /;"	d
ADC_SMPR2_SMP2_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_SMPR2_SMP2_0 /;"	d
ADC_SMPR2_SMP2_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_SMPR2_SMP2_1 /;"	d
ADC_SMPR2_SMP2_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_SMPR2_SMP2_2 /;"	d
ADC_SMPR2_SMP3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_SMPR2_SMP3 /;"	d
ADC_SMPR2_SMP3_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_SMPR2_SMP3_0 /;"	d
ADC_SMPR2_SMP3_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_SMPR2_SMP3_1 /;"	d
ADC_SMPR2_SMP3_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_SMPR2_SMP3_2 /;"	d
ADC_SMPR2_SMP4	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_SMPR2_SMP4 /;"	d
ADC_SMPR2_SMP4_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_SMPR2_SMP4_0 /;"	d
ADC_SMPR2_SMP4_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_SMPR2_SMP4_1 /;"	d
ADC_SMPR2_SMP4_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_SMPR2_SMP4_2 /;"	d
ADC_SMPR2_SMP5	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_SMPR2_SMP5 /;"	d
ADC_SMPR2_SMP5_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_SMPR2_SMP5_0 /;"	d
ADC_SMPR2_SMP5_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_SMPR2_SMP5_1 /;"	d
ADC_SMPR2_SMP5_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_SMPR2_SMP5_2 /;"	d
ADC_SMPR2_SMP6	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_SMPR2_SMP6 /;"	d
ADC_SMPR2_SMP6_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_SMPR2_SMP6_0 /;"	d
ADC_SMPR2_SMP6_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_SMPR2_SMP6_1 /;"	d
ADC_SMPR2_SMP6_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_SMPR2_SMP6_2 /;"	d
ADC_SMPR2_SMP7	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_SMPR2_SMP7 /;"	d
ADC_SMPR2_SMP7_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_SMPR2_SMP7_0 /;"	d
ADC_SMPR2_SMP7_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_SMPR2_SMP7_1 /;"	d
ADC_SMPR2_SMP7_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_SMPR2_SMP7_2 /;"	d
ADC_SMPR2_SMP8	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_SMPR2_SMP8 /;"	d
ADC_SMPR2_SMP8_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_SMPR2_SMP8_0 /;"	d
ADC_SMPR2_SMP8_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_SMPR2_SMP8_1 /;"	d
ADC_SMPR2_SMP8_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_SMPR2_SMP8_2 /;"	d
ADC_SMPR2_SMP9	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_SMPR2_SMP9 /;"	d
ADC_SMPR2_SMP9_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_SMPR2_SMP9_0 /;"	d
ADC_SMPR2_SMP9_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_SMPR2_SMP9_1 /;"	d
ADC_SMPR2_SMP9_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_SMPR2_SMP9_2 /;"	d
ADC_SQR1_L	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_SQR1_L /;"	d
ADC_SQR1_L_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_SQR1_L_0 /;"	d
ADC_SQR1_L_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_SQR1_L_1 /;"	d
ADC_SQR1_L_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_SQR1_L_2 /;"	d
ADC_SQR1_L_3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_SQR1_L_3 /;"	d
ADC_SQR1_SQ13	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_SQR1_SQ13 /;"	d
ADC_SQR1_SQ13_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_SQR1_SQ13_0 /;"	d
ADC_SQR1_SQ13_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_SQR1_SQ13_1 /;"	d
ADC_SQR1_SQ13_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_SQR1_SQ13_2 /;"	d
ADC_SQR1_SQ13_3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_SQR1_SQ13_3 /;"	d
ADC_SQR1_SQ13_4	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_SQR1_SQ13_4 /;"	d
ADC_SQR1_SQ14	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_SQR1_SQ14 /;"	d
ADC_SQR1_SQ14_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_SQR1_SQ14_0 /;"	d
ADC_SQR1_SQ14_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_SQR1_SQ14_1 /;"	d
ADC_SQR1_SQ14_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_SQR1_SQ14_2 /;"	d
ADC_SQR1_SQ14_3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_SQR1_SQ14_3 /;"	d
ADC_SQR1_SQ14_4	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_SQR1_SQ14_4 /;"	d
ADC_SQR1_SQ15	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_SQR1_SQ15 /;"	d
ADC_SQR1_SQ15_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_SQR1_SQ15_0 /;"	d
ADC_SQR1_SQ15_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_SQR1_SQ15_1 /;"	d
ADC_SQR1_SQ15_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_SQR1_SQ15_2 /;"	d
ADC_SQR1_SQ15_3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_SQR1_SQ15_3 /;"	d
ADC_SQR1_SQ15_4	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_SQR1_SQ15_4 /;"	d
ADC_SQR1_SQ16	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_SQR1_SQ16 /;"	d
ADC_SQR1_SQ16_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_SQR1_SQ16_0 /;"	d
ADC_SQR1_SQ16_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_SQR1_SQ16_1 /;"	d
ADC_SQR1_SQ16_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_SQR1_SQ16_2 /;"	d
ADC_SQR1_SQ16_3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_SQR1_SQ16_3 /;"	d
ADC_SQR1_SQ16_4	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_SQR1_SQ16_4 /;"	d
ADC_SQR2_SQ10	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_SQR2_SQ10 /;"	d
ADC_SQR2_SQ10_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_SQR2_SQ10_0 /;"	d
ADC_SQR2_SQ10_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_SQR2_SQ10_1 /;"	d
ADC_SQR2_SQ10_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_SQR2_SQ10_2 /;"	d
ADC_SQR2_SQ10_3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_SQR2_SQ10_3 /;"	d
ADC_SQR2_SQ10_4	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_SQR2_SQ10_4 /;"	d
ADC_SQR2_SQ11	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_SQR2_SQ11 /;"	d
ADC_SQR2_SQ11_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_SQR2_SQ11_0 /;"	d
ADC_SQR2_SQ11_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_SQR2_SQ11_1 /;"	d
ADC_SQR2_SQ11_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_SQR2_SQ11_2 /;"	d
ADC_SQR2_SQ11_3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_SQR2_SQ11_3 /;"	d
ADC_SQR2_SQ11_4	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_SQR2_SQ11_4 /;"	d
ADC_SQR2_SQ12	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_SQR2_SQ12 /;"	d
ADC_SQR2_SQ12_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_SQR2_SQ12_0 /;"	d
ADC_SQR2_SQ12_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_SQR2_SQ12_1 /;"	d
ADC_SQR2_SQ12_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_SQR2_SQ12_2 /;"	d
ADC_SQR2_SQ12_3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_SQR2_SQ12_3 /;"	d
ADC_SQR2_SQ12_4	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_SQR2_SQ12_4 /;"	d
ADC_SQR2_SQ7	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_SQR2_SQ7 /;"	d
ADC_SQR2_SQ7_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_SQR2_SQ7_0 /;"	d
ADC_SQR2_SQ7_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_SQR2_SQ7_1 /;"	d
ADC_SQR2_SQ7_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_SQR2_SQ7_2 /;"	d
ADC_SQR2_SQ7_3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_SQR2_SQ7_3 /;"	d
ADC_SQR2_SQ7_4	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_SQR2_SQ7_4 /;"	d
ADC_SQR2_SQ8	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_SQR2_SQ8 /;"	d
ADC_SQR2_SQ8_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_SQR2_SQ8_0 /;"	d
ADC_SQR2_SQ8_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_SQR2_SQ8_1 /;"	d
ADC_SQR2_SQ8_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_SQR2_SQ8_2 /;"	d
ADC_SQR2_SQ8_3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_SQR2_SQ8_3 /;"	d
ADC_SQR2_SQ8_4	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_SQR2_SQ8_4 /;"	d
ADC_SQR2_SQ9	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_SQR2_SQ9 /;"	d
ADC_SQR2_SQ9_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_SQR2_SQ9_0 /;"	d
ADC_SQR2_SQ9_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_SQR2_SQ9_1 /;"	d
ADC_SQR2_SQ9_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_SQR2_SQ9_2 /;"	d
ADC_SQR2_SQ9_3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_SQR2_SQ9_3 /;"	d
ADC_SQR2_SQ9_4	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_SQR2_SQ9_4 /;"	d
ADC_SQR3_SQ1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_SQR3_SQ1 /;"	d
ADC_SQR3_SQ1_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_SQR3_SQ1_0 /;"	d
ADC_SQR3_SQ1_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_SQR3_SQ1_1 /;"	d
ADC_SQR3_SQ1_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_SQR3_SQ1_2 /;"	d
ADC_SQR3_SQ1_3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_SQR3_SQ1_3 /;"	d
ADC_SQR3_SQ1_4	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_SQR3_SQ1_4 /;"	d
ADC_SQR3_SQ2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_SQR3_SQ2 /;"	d
ADC_SQR3_SQ2_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_SQR3_SQ2_0 /;"	d
ADC_SQR3_SQ2_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_SQR3_SQ2_1 /;"	d
ADC_SQR3_SQ2_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_SQR3_SQ2_2 /;"	d
ADC_SQR3_SQ2_3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_SQR3_SQ2_3 /;"	d
ADC_SQR3_SQ2_4	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_SQR3_SQ2_4 /;"	d
ADC_SQR3_SQ3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_SQR3_SQ3 /;"	d
ADC_SQR3_SQ3_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_SQR3_SQ3_0 /;"	d
ADC_SQR3_SQ3_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_SQR3_SQ3_1 /;"	d
ADC_SQR3_SQ3_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_SQR3_SQ3_2 /;"	d
ADC_SQR3_SQ3_3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_SQR3_SQ3_3 /;"	d
ADC_SQR3_SQ3_4	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_SQR3_SQ3_4 /;"	d
ADC_SQR3_SQ4	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_SQR3_SQ4 /;"	d
ADC_SQR3_SQ4_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_SQR3_SQ4_0 /;"	d
ADC_SQR3_SQ4_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_SQR3_SQ4_1 /;"	d
ADC_SQR3_SQ4_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_SQR3_SQ4_2 /;"	d
ADC_SQR3_SQ4_3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_SQR3_SQ4_3 /;"	d
ADC_SQR3_SQ4_4	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_SQR3_SQ4_4 /;"	d
ADC_SQR3_SQ5	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_SQR3_SQ5 /;"	d
ADC_SQR3_SQ5_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_SQR3_SQ5_0 /;"	d
ADC_SQR3_SQ5_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_SQR3_SQ5_1 /;"	d
ADC_SQR3_SQ5_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_SQR3_SQ5_2 /;"	d
ADC_SQR3_SQ5_3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_SQR3_SQ5_3 /;"	d
ADC_SQR3_SQ5_4	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_SQR3_SQ5_4 /;"	d
ADC_SQR3_SQ6	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_SQR3_SQ6 /;"	d
ADC_SQR3_SQ6_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_SQR3_SQ6_0 /;"	d
ADC_SQR3_SQ6_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_SQR3_SQ6_1 /;"	d
ADC_SQR3_SQ6_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_SQR3_SQ6_2 /;"	d
ADC_SQR3_SQ6_3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_SQR3_SQ6_3 /;"	d
ADC_SQR3_SQ6_4	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_SQR3_SQ6_4 /;"	d
ADC_SR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 ADC_SR; 	\/\/ ADC Status Register$/;"	m	struct:_AT91S_ADC	typeref:typename:AT91_REG
ADC_SR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 ADC_SR; 	\/\/ ADC Status Register$/;"	m	struct:_AT91S_ADC	typeref:typename:AT91_REG
ADC_SR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 ADC_SR; 	\/\/ ADC Status Register$/;"	m	struct:_AT91S_ADC	typeref:typename:AT91_REG
ADC_SR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define ADC_SR /;"	d
ADC_SR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 ADC_SR; 	\/\/ ADC Status Register$/;"	m	struct:_AT91S_ADC	typeref:typename:AT91_REG
ADC_SR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define ADC_SR /;"	d
ADC_SR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 ADC_SR; 	\/\/ ADC Status Register$/;"	m	struct:_AT91S_ADC	typeref:typename:AT91_REG
ADC_SR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define ADC_SR /;"	d
ADC_SR_AWD	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_SR_AWD /;"	d
ADC_SR_EOC	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_SR_EOC /;"	d
ADC_SR_JEOC	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_SR_JEOC /;"	d
ADC_SR_JSTRT	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_SR_JSTRT /;"	d
ADC_SR_OVR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_SR_OVR /;"	d
ADC_SR_STRT	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  ADC_SR_STRT /;"	d
ADC_SampleTime_112Cycles	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_adc.h	/^#define ADC_SampleTime_112Cycles /;"	d
ADC_SampleTime_144Cycles	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_adc.h	/^#define ADC_SampleTime_144Cycles /;"	d
ADC_SampleTime_15Cycles	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_adc.h	/^#define ADC_SampleTime_15Cycles /;"	d
ADC_SampleTime_28Cycles	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_adc.h	/^#define ADC_SampleTime_28Cycles /;"	d
ADC_SampleTime_3Cycles	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_adc.h	/^#define ADC_SampleTime_3Cycles /;"	d
ADC_SampleTime_480Cycles	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_adc.h	/^#define ADC_SampleTime_480Cycles /;"	d
ADC_SampleTime_56Cycles	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_adc.h	/^#define ADC_SampleTime_56Cycles /;"	d
ADC_SampleTime_84Cycles	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_adc.h	/^#define ADC_SampleTime_84Cycles /;"	d
ADC_ScanConvMode	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_adc.h	/^  FunctionalState ADC_ScanConvMode;       \/*!< Specifies whether the conversion $/;"	m	struct:__anonb37e18c50108	typeref:typename:FunctionalState
ADC_SetInjectedOffset	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_adc.c	/^void ADC_SetInjectedOffset(ADC_TypeDef* ADCx, uint8_t ADC_InjectedChannel, uint16_t Offset)$/;"	f	typeref:typename:void
ADC_SoftwareStartConv	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_adc.c	/^void ADC_SoftwareStartConv(ADC_TypeDef* ADCx)$/;"	f	typeref:typename:void
ADC_SoftwareStartInjectedConv	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_adc.c	/^void ADC_SoftwareStartInjectedConv(ADC_TypeDef* ADCx)$/;"	f	typeref:typename:void
ADC_StructInit	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_adc.c	/^void ADC_StructInit(ADC_InitTypeDef* ADC_InitStruct)$/;"	f	typeref:typename:void
ADC_TCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 ADC_TCR; 	\/\/ Transmit Counter Register$/;"	m	struct:_AT91S_ADC	typeref:typename:AT91_REG
ADC_TCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 ADC_TCR; 	\/\/ Transmit Counter Register$/;"	m	struct:_AT91S_ADC	typeref:typename:AT91_REG
ADC_TCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 ADC_TCR; 	\/\/ Transmit Counter Register$/;"	m	struct:_AT91S_ADC	typeref:typename:AT91_REG
ADC_TCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define ADC_TCR /;"	d
ADC_TCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 ADC_TCR; 	\/\/ Transmit Counter Register$/;"	m	struct:_AT91S_ADC	typeref:typename:AT91_REG
ADC_TCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define ADC_TCR /;"	d
ADC_TCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 ADC_TCR; 	\/\/ Transmit Counter Register$/;"	m	struct:_AT91S_ADC	typeref:typename:AT91_REG
ADC_TCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define ADC_TCR /;"	d
ADC_TNCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 ADC_TNCR; 	\/\/ Transmit Next Counter Register$/;"	m	struct:_AT91S_ADC	typeref:typename:AT91_REG
ADC_TNCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 ADC_TNCR; 	\/\/ Transmit Next Counter Register$/;"	m	struct:_AT91S_ADC	typeref:typename:AT91_REG
ADC_TNCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 ADC_TNCR; 	\/\/ Transmit Next Counter Register$/;"	m	struct:_AT91S_ADC	typeref:typename:AT91_REG
ADC_TNCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define ADC_TNCR /;"	d
ADC_TNCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 ADC_TNCR; 	\/\/ Transmit Next Counter Register$/;"	m	struct:_AT91S_ADC	typeref:typename:AT91_REG
ADC_TNCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define ADC_TNCR /;"	d
ADC_TNCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 ADC_TNCR; 	\/\/ Transmit Next Counter Register$/;"	m	struct:_AT91S_ADC	typeref:typename:AT91_REG
ADC_TNCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define ADC_TNCR /;"	d
ADC_TNPR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 ADC_TNPR; 	\/\/ Transmit Next Pointer Register$/;"	m	struct:_AT91S_ADC	typeref:typename:AT91_REG
ADC_TNPR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 ADC_TNPR; 	\/\/ Transmit Next Pointer Register$/;"	m	struct:_AT91S_ADC	typeref:typename:AT91_REG
ADC_TNPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 ADC_TNPR; 	\/\/ Transmit Next Pointer Register$/;"	m	struct:_AT91S_ADC	typeref:typename:AT91_REG
ADC_TNPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define ADC_TNPR /;"	d
ADC_TNPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 ADC_TNPR; 	\/\/ Transmit Next Pointer Register$/;"	m	struct:_AT91S_ADC	typeref:typename:AT91_REG
ADC_TNPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define ADC_TNPR /;"	d
ADC_TNPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 ADC_TNPR; 	\/\/ Transmit Next Pointer Register$/;"	m	struct:_AT91S_ADC	typeref:typename:AT91_REG
ADC_TNPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define ADC_TNPR /;"	d
ADC_TPR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 ADC_TPR; 	\/\/ Transmit Pointer Register$/;"	m	struct:_AT91S_ADC	typeref:typename:AT91_REG
ADC_TPR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 ADC_TPR; 	\/\/ Transmit Pointer Register$/;"	m	struct:_AT91S_ADC	typeref:typename:AT91_REG
ADC_TPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 ADC_TPR; 	\/\/ Transmit Pointer Register$/;"	m	struct:_AT91S_ADC	typeref:typename:AT91_REG
ADC_TPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define ADC_TPR /;"	d
ADC_TPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 ADC_TPR; 	\/\/ Transmit Pointer Register$/;"	m	struct:_AT91S_ADC	typeref:typename:AT91_REG
ADC_TPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define ADC_TPR /;"	d
ADC_TPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 ADC_TPR; 	\/\/ Transmit Pointer Register$/;"	m	struct:_AT91S_ADC	typeref:typename:AT91_REG
ADC_TPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define ADC_TPR /;"	d
ADC_TempSensorVrefintCmd	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_adc.c	/^void ADC_TempSensorVrefintCmd(FunctionalState NewState)                $/;"	f	typeref:typename:void
ADC_TripleMode_AlterTrig	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_adc.h	/^#define ADC_TripleMode_AlterTrig /;"	d
ADC_TripleMode_InjecSimult	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_adc.h	/^#define ADC_TripleMode_InjecSimult /;"	d
ADC_TripleMode_Interl	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_adc.h	/^#define ADC_TripleMode_Interl /;"	d
ADC_TripleMode_RegSimult	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_adc.h	/^#define ADC_TripleMode_RegSimult /;"	d
ADC_TripleMode_RegSimult_AlterTrig	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_adc.h	/^#define ADC_TripleMode_RegSimult_AlterTrig /;"	d
ADC_TripleMode_RegSimult_InjecSimult	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_adc.h	/^#define ADC_TripleMode_RegSimult_InjecSimult /;"	d
ADC_TwoSamplingDelay	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_adc.h	/^  uint32_t ADC_TwoSamplingDelay;          \/*!< Configures the Delay between 2 sampling phases.$/;"	m	struct:__anonb37e18c50208	typeref:typename:uint32_t
ADC_TwoSamplingDelay_10Cycles	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_adc.h	/^#define ADC_TwoSamplingDelay_10Cycles /;"	d
ADC_TwoSamplingDelay_11Cycles	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_adc.h	/^#define ADC_TwoSamplingDelay_11Cycles /;"	d
ADC_TwoSamplingDelay_12Cycles	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_adc.h	/^#define ADC_TwoSamplingDelay_12Cycles /;"	d
ADC_TwoSamplingDelay_13Cycles	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_adc.h	/^#define ADC_TwoSamplingDelay_13Cycles /;"	d
ADC_TwoSamplingDelay_14Cycles	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_adc.h	/^#define ADC_TwoSamplingDelay_14Cycles /;"	d
ADC_TwoSamplingDelay_15Cycles	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_adc.h	/^#define ADC_TwoSamplingDelay_15Cycles /;"	d
ADC_TwoSamplingDelay_16Cycles	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_adc.h	/^#define ADC_TwoSamplingDelay_16Cycles /;"	d
ADC_TwoSamplingDelay_17Cycles	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_adc.h	/^#define ADC_TwoSamplingDelay_17Cycles /;"	d
ADC_TwoSamplingDelay_18Cycles	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_adc.h	/^#define ADC_TwoSamplingDelay_18Cycles /;"	d
ADC_TwoSamplingDelay_19Cycles	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_adc.h	/^#define ADC_TwoSamplingDelay_19Cycles /;"	d
ADC_TwoSamplingDelay_20Cycles	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_adc.h	/^#define ADC_TwoSamplingDelay_20Cycles /;"	d
ADC_TwoSamplingDelay_5Cycles	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_adc.h	/^#define ADC_TwoSamplingDelay_5Cycles /;"	d
ADC_TwoSamplingDelay_6Cycles	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_adc.h	/^#define ADC_TwoSamplingDelay_6Cycles /;"	d
ADC_TwoSamplingDelay_7Cycles	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_adc.h	/^#define ADC_TwoSamplingDelay_7Cycles /;"	d
ADC_TwoSamplingDelay_8Cycles	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_adc.h	/^#define ADC_TwoSamplingDelay_8Cycles /;"	d
ADC_TwoSamplingDelay_9Cycles	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_adc.h	/^#define ADC_TwoSamplingDelay_9Cycles /;"	d
ADC_TypeDef	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^} ADC_TypeDef;$/;"	t	typeref:struct:__anon3e8f98ce0408
ADC_VBATCmd	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_adc.c	/^void ADC_VBATCmd(FunctionalState NewState)                             $/;"	f	typeref:typename:void
ADDR_FLASH_SECTOR_0	Libraries/Flash/flash_if.h	/^#define ADDR_FLASH_SECTOR_0 /;"	d
ADDR_FLASH_SECTOR_1	Libraries/Flash/flash_if.h	/^#define ADDR_FLASH_SECTOR_1 /;"	d
ADDR_FLASH_SECTOR_10	Libraries/Flash/flash_if.h	/^#define ADDR_FLASH_SECTOR_10 /;"	d
ADDR_FLASH_SECTOR_11	Libraries/Flash/flash_if.h	/^#define ADDR_FLASH_SECTOR_11 /;"	d
ADDR_FLASH_SECTOR_2	Libraries/Flash/flash_if.h	/^#define ADDR_FLASH_SECTOR_2 /;"	d
ADDR_FLASH_SECTOR_3	Libraries/Flash/flash_if.h	/^#define ADDR_FLASH_SECTOR_3 /;"	d
ADDR_FLASH_SECTOR_4	Libraries/Flash/flash_if.h	/^#define ADDR_FLASH_SECTOR_4 /;"	d
ADDR_FLASH_SECTOR_5	Libraries/Flash/flash_if.h	/^#define ADDR_FLASH_SECTOR_5 /;"	d
ADDR_FLASH_SECTOR_6	Libraries/Flash/flash_if.h	/^#define ADDR_FLASH_SECTOR_6 /;"	d
ADDR_FLASH_SECTOR_7	Libraries/Flash/flash_if.h	/^#define ADDR_FLASH_SECTOR_7 /;"	d
ADDR_FLASH_SECTOR_8	Libraries/Flash/flash_if.h	/^#define ADDR_FLASH_SECTOR_8 /;"	d
ADDR_FLASH_SECTOR_9	Libraries/Flash/flash_if.h	/^#define ADDR_FLASH_SECTOR_9 /;"	d
ADR	Libraries/CMSIS/Include/core_cm3.h	/^  __I  uint32_t ADR;                     \/*!< Offset: 0x04C (R\/ )  Auxiliary Feature Register /;"	m	struct:__anon84a975f30a08	typeref:typename:__I uint32_t
ADR	Libraries/CMSIS/Include/core_cm4.h	/^  __I  uint32_t ADR;                     \/*!< Offset: 0x04C (R\/ )  Auxiliary Feature Register /;"	m	struct:__anon84a97a340a08	typeref:typename:__I uint32_t
AESBUSY_TIMEOUT	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_cryp_aes.c	/^#define AESBUSY_TIMEOUT /;"	d	file:
AES_CR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 AES_CR; 	\/\/ Control Register$/;"	m	struct:_AT91S_AES	typeref:typename:AT91_REG
AES_CR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 AES_CR; 	\/\/ Control Register$/;"	m	struct:_AT91S_AES	typeref:typename:AT91_REG
AES_CR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 AES_CR; 	\/\/ Control Register$/;"	m	struct:_AT91S_AES	typeref:typename:AT91_REG
AES_CR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AES_CR /;"	d
AES_CR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 AES_CR; 	\/\/ Control Register$/;"	m	struct:_AT91S_AES	typeref:typename:AT91_REG
AES_CR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AES_CR /;"	d
AES_IDATAxR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 AES_IDATAxR[4]; 	\/\/ Input Data x Register$/;"	m	struct:_AT91S_AES	typeref:typename:AT91_REG[4]
AES_IDATAxR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 AES_IDATAxR[4]; 	\/\/ Input Data x Register$/;"	m	struct:_AT91S_AES	typeref:typename:AT91_REG[4]
AES_IDATAxR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 AES_IDATAxR[4]; 	\/\/ Input Data x Register$/;"	m	struct:_AT91S_AES	typeref:typename:AT91_REG[4]
AES_IDATAxR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AES_IDATAxR /;"	d
AES_IDATAxR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 AES_IDATAxR[4]; 	\/\/ Input Data x Register$/;"	m	struct:_AT91S_AES	typeref:typename:AT91_REG[4]
AES_IDATAxR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AES_IDATAxR /;"	d
AES_IDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 AES_IDR; 	\/\/ Interrupt Disable Register$/;"	m	struct:_AT91S_AES	typeref:typename:AT91_REG
AES_IDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 AES_IDR; 	\/\/ Interrupt Disable Register$/;"	m	struct:_AT91S_AES	typeref:typename:AT91_REG
AES_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 AES_IDR; 	\/\/ Interrupt Disable Register$/;"	m	struct:_AT91S_AES	typeref:typename:AT91_REG
AES_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AES_IDR /;"	d
AES_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 AES_IDR; 	\/\/ Interrupt Disable Register$/;"	m	struct:_AT91S_AES	typeref:typename:AT91_REG
AES_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AES_IDR /;"	d
AES_IER	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 AES_IER; 	\/\/ Interrupt Enable Register$/;"	m	struct:_AT91S_AES	typeref:typename:AT91_REG
AES_IER	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 AES_IER; 	\/\/ Interrupt Enable Register$/;"	m	struct:_AT91S_AES	typeref:typename:AT91_REG
AES_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 AES_IER; 	\/\/ Interrupt Enable Register$/;"	m	struct:_AT91S_AES	typeref:typename:AT91_REG
AES_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AES_IER /;"	d
AES_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 AES_IER; 	\/\/ Interrupt Enable Register$/;"	m	struct:_AT91S_AES	typeref:typename:AT91_REG
AES_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AES_IER /;"	d
AES_IMR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 AES_IMR; 	\/\/ Interrupt Mask Register$/;"	m	struct:_AT91S_AES	typeref:typename:AT91_REG
AES_IMR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 AES_IMR; 	\/\/ Interrupt Mask Register$/;"	m	struct:_AT91S_AES	typeref:typename:AT91_REG
AES_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 AES_IMR; 	\/\/ Interrupt Mask Register$/;"	m	struct:_AT91S_AES	typeref:typename:AT91_REG
AES_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AES_IMR /;"	d
AES_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 AES_IMR; 	\/\/ Interrupt Mask Register$/;"	m	struct:_AT91S_AES	typeref:typename:AT91_REG
AES_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AES_IMR /;"	d
AES_ISR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 AES_ISR; 	\/\/ Interrupt Status Register$/;"	m	struct:_AT91S_AES	typeref:typename:AT91_REG
AES_ISR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 AES_ISR; 	\/\/ Interrupt Status Register$/;"	m	struct:_AT91S_AES	typeref:typename:AT91_REG
AES_ISR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 AES_ISR; 	\/\/ Interrupt Status Register$/;"	m	struct:_AT91S_AES	typeref:typename:AT91_REG
AES_ISR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AES_ISR /;"	d
AES_ISR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 AES_ISR; 	\/\/ Interrupt Status Register$/;"	m	struct:_AT91S_AES	typeref:typename:AT91_REG
AES_ISR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AES_ISR /;"	d
AES_IVxR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 AES_IVxR[4]; 	\/\/ Initialization Vector x Register$/;"	m	struct:_AT91S_AES	typeref:typename:AT91_REG[4]
AES_IVxR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 AES_IVxR[4]; 	\/\/ Initialization Vector x Register$/;"	m	struct:_AT91S_AES	typeref:typename:AT91_REG[4]
AES_IVxR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 AES_IVxR[4]; 	\/\/ Initialization Vector x Register$/;"	m	struct:_AT91S_AES	typeref:typename:AT91_REG[4]
AES_IVxR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AES_IVxR /;"	d
AES_IVxR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 AES_IVxR[4]; 	\/\/ Initialization Vector x Register$/;"	m	struct:_AT91S_AES	typeref:typename:AT91_REG[4]
AES_IVxR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AES_IVxR /;"	d
AES_KEYWxR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 AES_KEYWxR[4]; 	\/\/ Key Word x Register$/;"	m	struct:_AT91S_AES	typeref:typename:AT91_REG[4]
AES_KEYWxR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 AES_KEYWxR[4]; 	\/\/ Key Word x Register$/;"	m	struct:_AT91S_AES	typeref:typename:AT91_REG[4]
AES_KEYWxR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 AES_KEYWxR[4]; 	\/\/ Key Word x Register$/;"	m	struct:_AT91S_AES	typeref:typename:AT91_REG[4]
AES_KEYWxR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AES_KEYWxR /;"	d
AES_KEYWxR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 AES_KEYWxR[4]; 	\/\/ Key Word x Register$/;"	m	struct:_AT91S_AES	typeref:typename:AT91_REG[4]
AES_KEYWxR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AES_KEYWxR /;"	d
AES_MR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 AES_MR; 	\/\/ Mode Register$/;"	m	struct:_AT91S_AES	typeref:typename:AT91_REG
AES_MR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 AES_MR; 	\/\/ Mode Register$/;"	m	struct:_AT91S_AES	typeref:typename:AT91_REG
AES_MR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 AES_MR; 	\/\/ Mode Register$/;"	m	struct:_AT91S_AES	typeref:typename:AT91_REG
AES_MR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AES_MR /;"	d
AES_MR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 AES_MR; 	\/\/ Mode Register$/;"	m	struct:_AT91S_AES	typeref:typename:AT91_REG
AES_MR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AES_MR /;"	d
AES_ODATAxR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 AES_ODATAxR[4]; 	\/\/ Output Data x Register$/;"	m	struct:_AT91S_AES	typeref:typename:AT91_REG[4]
AES_ODATAxR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 AES_ODATAxR[4]; 	\/\/ Output Data x Register$/;"	m	struct:_AT91S_AES	typeref:typename:AT91_REG[4]
AES_ODATAxR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 AES_ODATAxR[4]; 	\/\/ Output Data x Register$/;"	m	struct:_AT91S_AES	typeref:typename:AT91_REG[4]
AES_ODATAxR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AES_ODATAxR /;"	d
AES_ODATAxR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 AES_ODATAxR[4]; 	\/\/ Output Data x Register$/;"	m	struct:_AT91S_AES	typeref:typename:AT91_REG[4]
AES_ODATAxR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AES_ODATAxR /;"	d
AES_PTCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 AES_PTCR; 	\/\/ PDC Transfer Control Register$/;"	m	struct:_AT91S_AES	typeref:typename:AT91_REG
AES_PTCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 AES_PTCR; 	\/\/ PDC Transfer Control Register$/;"	m	struct:_AT91S_AES	typeref:typename:AT91_REG
AES_PTCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 AES_PTCR; 	\/\/ PDC Transfer Control Register$/;"	m	struct:_AT91S_AES	typeref:typename:AT91_REG
AES_PTCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AES_PTCR /;"	d
AES_PTCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 AES_PTCR; 	\/\/ PDC Transfer Control Register$/;"	m	struct:_AT91S_AES	typeref:typename:AT91_REG
AES_PTCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AES_PTCR /;"	d
AES_PTSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 AES_PTSR; 	\/\/ PDC Transfer Status Register$/;"	m	struct:_AT91S_AES	typeref:typename:AT91_REG
AES_PTSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 AES_PTSR; 	\/\/ PDC Transfer Status Register$/;"	m	struct:_AT91S_AES	typeref:typename:AT91_REG
AES_PTSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 AES_PTSR; 	\/\/ PDC Transfer Status Register$/;"	m	struct:_AT91S_AES	typeref:typename:AT91_REG
AES_PTSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AES_PTSR /;"	d
AES_PTSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 AES_PTSR; 	\/\/ PDC Transfer Status Register$/;"	m	struct:_AT91S_AES	typeref:typename:AT91_REG
AES_PTSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AES_PTSR /;"	d
AES_RCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 AES_RCR; 	\/\/ Receive Counter Register$/;"	m	struct:_AT91S_AES	typeref:typename:AT91_REG
AES_RCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 AES_RCR; 	\/\/ Receive Counter Register$/;"	m	struct:_AT91S_AES	typeref:typename:AT91_REG
AES_RCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 AES_RCR; 	\/\/ Receive Counter Register$/;"	m	struct:_AT91S_AES	typeref:typename:AT91_REG
AES_RCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AES_RCR /;"	d
AES_RCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 AES_RCR; 	\/\/ Receive Counter Register$/;"	m	struct:_AT91S_AES	typeref:typename:AT91_REG
AES_RCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AES_RCR /;"	d
AES_RNCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 AES_RNCR; 	\/\/ Receive Next Counter Register$/;"	m	struct:_AT91S_AES	typeref:typename:AT91_REG
AES_RNCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 AES_RNCR; 	\/\/ Receive Next Counter Register$/;"	m	struct:_AT91S_AES	typeref:typename:AT91_REG
AES_RNCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 AES_RNCR; 	\/\/ Receive Next Counter Register$/;"	m	struct:_AT91S_AES	typeref:typename:AT91_REG
AES_RNCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AES_RNCR /;"	d
AES_RNCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 AES_RNCR; 	\/\/ Receive Next Counter Register$/;"	m	struct:_AT91S_AES	typeref:typename:AT91_REG
AES_RNCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AES_RNCR /;"	d
AES_RNPR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 AES_RNPR; 	\/\/ Receive Next Pointer Register$/;"	m	struct:_AT91S_AES	typeref:typename:AT91_REG
AES_RNPR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 AES_RNPR; 	\/\/ Receive Next Pointer Register$/;"	m	struct:_AT91S_AES	typeref:typename:AT91_REG
AES_RNPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 AES_RNPR; 	\/\/ Receive Next Pointer Register$/;"	m	struct:_AT91S_AES	typeref:typename:AT91_REG
AES_RNPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AES_RNPR /;"	d
AES_RNPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 AES_RNPR; 	\/\/ Receive Next Pointer Register$/;"	m	struct:_AT91S_AES	typeref:typename:AT91_REG
AES_RNPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AES_RNPR /;"	d
AES_RPR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 AES_RPR; 	\/\/ Receive Pointer Register$/;"	m	struct:_AT91S_AES	typeref:typename:AT91_REG
AES_RPR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 AES_RPR; 	\/\/ Receive Pointer Register$/;"	m	struct:_AT91S_AES	typeref:typename:AT91_REG
AES_RPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 AES_RPR; 	\/\/ Receive Pointer Register$/;"	m	struct:_AT91S_AES	typeref:typename:AT91_REG
AES_RPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AES_RPR /;"	d
AES_RPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 AES_RPR; 	\/\/ Receive Pointer Register$/;"	m	struct:_AT91S_AES	typeref:typename:AT91_REG
AES_RPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AES_RPR /;"	d
AES_TCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 AES_TCR; 	\/\/ Transmit Counter Register$/;"	m	struct:_AT91S_AES	typeref:typename:AT91_REG
AES_TCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 AES_TCR; 	\/\/ Transmit Counter Register$/;"	m	struct:_AT91S_AES	typeref:typename:AT91_REG
AES_TCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 AES_TCR; 	\/\/ Transmit Counter Register$/;"	m	struct:_AT91S_AES	typeref:typename:AT91_REG
AES_TCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AES_TCR /;"	d
AES_TCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 AES_TCR; 	\/\/ Transmit Counter Register$/;"	m	struct:_AT91S_AES	typeref:typename:AT91_REG
AES_TCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AES_TCR /;"	d
AES_TNCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 AES_TNCR; 	\/\/ Transmit Next Counter Register$/;"	m	struct:_AT91S_AES	typeref:typename:AT91_REG
AES_TNCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 AES_TNCR; 	\/\/ Transmit Next Counter Register$/;"	m	struct:_AT91S_AES	typeref:typename:AT91_REG
AES_TNCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 AES_TNCR; 	\/\/ Transmit Next Counter Register$/;"	m	struct:_AT91S_AES	typeref:typename:AT91_REG
AES_TNCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AES_TNCR /;"	d
AES_TNCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 AES_TNCR; 	\/\/ Transmit Next Counter Register$/;"	m	struct:_AT91S_AES	typeref:typename:AT91_REG
AES_TNCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AES_TNCR /;"	d
AES_TNPR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 AES_TNPR; 	\/\/ Transmit Next Pointer Register$/;"	m	struct:_AT91S_AES	typeref:typename:AT91_REG
AES_TNPR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 AES_TNPR; 	\/\/ Transmit Next Pointer Register$/;"	m	struct:_AT91S_AES	typeref:typename:AT91_REG
AES_TNPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 AES_TNPR; 	\/\/ Transmit Next Pointer Register$/;"	m	struct:_AT91S_AES	typeref:typename:AT91_REG
AES_TNPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AES_TNPR /;"	d
AES_TNPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 AES_TNPR; 	\/\/ Transmit Next Pointer Register$/;"	m	struct:_AT91S_AES	typeref:typename:AT91_REG
AES_TNPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AES_TNPR /;"	d
AES_TPR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 AES_TPR; 	\/\/ Transmit Pointer Register$/;"	m	struct:_AT91S_AES	typeref:typename:AT91_REG
AES_TPR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 AES_TPR; 	\/\/ Transmit Pointer Register$/;"	m	struct:_AT91S_AES	typeref:typename:AT91_REG
AES_TPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 AES_TPR; 	\/\/ Transmit Pointer Register$/;"	m	struct:_AT91S_AES	typeref:typename:AT91_REG
AES_TPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AES_TPR /;"	d
AES_TPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 AES_TPR; 	\/\/ Transmit Pointer Register$/;"	m	struct:_AT91S_AES	typeref:typename:AT91_REG
AES_TPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AES_TPR /;"	d
AES_VR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 AES_VR; 	\/\/ AES Version Register$/;"	m	struct:_AT91S_AES	typeref:typename:AT91_REG
AES_VR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 AES_VR; 	\/\/ AES Version Register$/;"	m	struct:_AT91S_AES	typeref:typename:AT91_REG
AES_VR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 AES_VR; 	\/\/ AES Version Register$/;"	m	struct:_AT91S_AES	typeref:typename:AT91_REG
AES_VR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AES_VR /;"	d
AES_VR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 AES_VR; 	\/\/ AES Version Register$/;"	m	struct:_AT91S_AES	typeref:typename:AT91_REG
AES_VR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AES_VR /;"	d
AFR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t AFR[2];   \/*!< GPIO alternate function registers,     Address offset: 0x20-0x24/;"	m	struct:__anon3e8f98ce1808	typeref:typename:__IO uint32_t[2]
AFSR	Libraries/CMSIS/Include/core_cm3.h	/^  __IO uint32_t AFSR;                    \/*!< Offset: 0x03C (R\/W)  Auxiliary Fault Status Regi/;"	m	struct:__anon84a975f30a08	typeref:typename:__IO uint32_t
AFSR	Libraries/CMSIS/Include/core_cm4.h	/^  __IO uint32_t AFSR;                    \/*!< Offset: 0x03C (R\/W)  Auxiliary Fault Status Regi/;"	m	struct:__anon84a97a340a08	typeref:typename:__IO uint32_t
AHB1ENR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t AHB1ENR;       \/*!< RCC AHB1 peripheral clock register,                        /;"	m	struct:__anon3e8f98ce1d08	typeref:typename:__IO uint32_t
AHB1LPENR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t AHB1LPENR;     \/*!< RCC AHB1 peripheral clock enable in low power mode register/;"	m	struct:__anon3e8f98ce1d08	typeref:typename:__IO uint32_t
AHB1PERIPH_BASE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define AHB1PERIPH_BASE /;"	d
AHB1RSTR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t AHB1RSTR;      \/*!< RCC AHB1 peripheral reset register,                        /;"	m	struct:__anon3e8f98ce1d08	typeref:typename:__IO uint32_t
AHB2ENR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t AHB2ENR;       \/*!< RCC AHB2 peripheral clock register,                        /;"	m	struct:__anon3e8f98ce1d08	typeref:typename:__IO uint32_t
AHB2LPENR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t AHB2LPENR;     \/*!< RCC AHB2 peripheral clock enable in low power mode register/;"	m	struct:__anon3e8f98ce1d08	typeref:typename:__IO uint32_t
AHB2PERIPH_BASE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define AHB2PERIPH_BASE /;"	d
AHB2RSTR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t AHB2RSTR;      \/*!< RCC AHB2 peripheral reset register,                        /;"	m	struct:__anon3e8f98ce1d08	typeref:typename:__IO uint32_t
AHB3ENR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t AHB3ENR;       \/*!< RCC AHB3 peripheral clock register,                        /;"	m	struct:__anon3e8f98ce1d08	typeref:typename:__IO uint32_t
AHB3LPENR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t AHB3LPENR;     \/*!< RCC AHB3 peripheral clock enable in low power mode register/;"	m	struct:__anon3e8f98ce1d08	typeref:typename:__IO uint32_t
AHB3RSTR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t AHB3RSTR;      \/*!< RCC AHB3 peripheral reset register,                        /;"	m	struct:__anon3e8f98ce1d08	typeref:typename:__IO uint32_t
AHBPrescTable	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/system_stm32f2xx.c	/^  __I uint8_t AHBPrescTable[16] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9};$/;"	v	typeref:typename:__I uint8_t[16]
AHBPrescTable	Libraries/SDIO_Driver/example/SDIO/uSDCard/system_stm32f2xx.c	/^  __I uint8_t AHBPrescTable[16] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9};$/;"	v	typeref:typename:__I uint8_t[16]
AIC_CISR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 AIC_CISR; 	\/\/ Core Interrupt Status Register$/;"	m	struct:_AT91S_AIC	typeref:typename:AT91_REG
AIC_CISR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 AIC_CISR; 	\/\/ Core Interrupt Status Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
AIC_CISR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 AIC_CISR; 	\/\/ Core Interrupt Status Register$/;"	m	struct:_AT91S_AIC	typeref:typename:AT91_REG
AIC_CISR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 AIC_CISR; 	\/\/ Core Interrupt Status Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
AIC_CISR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 AIC_CISR; 	\/\/ Core Interrupt Status Register$/;"	m	struct:_AT91S_AIC	typeref:typename:AT91_REG
AIC_CISR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AIC_CISR /;"	d
AIC_CISR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 AIC_CISR; 	\/\/ Core Interrupt Status Register$/;"	m	struct:_AT91S_AIC	typeref:typename:AT91_REG
AIC_CISR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 AIC_CISR; 	\/\/ Core Interrupt Status Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
AIC_CISR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AIC_CISR /;"	d
AIC_CISR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 AIC_CISR; 	\/\/ Core Interrupt Status Register$/;"	m	struct:_AT91S_AIC	typeref:typename:AT91_REG
AIC_CISR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 AIC_CISR; 	\/\/ Core Interrupt Status Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
AIC_CISR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AIC_CISR /;"	d
AIC_DCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 AIC_DCR; 	\/\/ Debug Control Register (Protect)$/;"	m	struct:_AT91S_AIC	typeref:typename:AT91_REG
AIC_DCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 AIC_DCR; 	\/\/ Debug Control Register (Protect)$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
AIC_DCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 AIC_DCR; 	\/\/ Debug Control Register (Protect)$/;"	m	struct:_AT91S_AIC	typeref:typename:AT91_REG
AIC_DCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 AIC_DCR; 	\/\/ Debug Control Register (Protect)$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
AIC_DCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 AIC_DCR; 	\/\/ Debug Control Register (Protect)$/;"	m	struct:_AT91S_AIC	typeref:typename:AT91_REG
AIC_DCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AIC_DCR /;"	d
AIC_DCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 AIC_DCR; 	\/\/ Debug Control Register (Protect)$/;"	m	struct:_AT91S_AIC	typeref:typename:AT91_REG
AIC_DCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 AIC_DCR; 	\/\/ Debug Control Register (Protect)$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
AIC_DCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AIC_DCR /;"	d
AIC_DCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 AIC_DCR; 	\/\/ Debug Control Register (Protect)$/;"	m	struct:_AT91S_AIC	typeref:typename:AT91_REG
AIC_DCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 AIC_DCR; 	\/\/ Debug Control Register (Protect)$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
AIC_DCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AIC_DCR /;"	d
AIC_EOICR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 AIC_EOICR; 	\/\/ End of Interrupt Command Register$/;"	m	struct:_AT91S_AIC	typeref:typename:AT91_REG
AIC_EOICR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 AIC_EOICR; 	\/\/ End of Interrupt Command Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
AIC_EOICR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 AIC_EOICR; 	\/\/ End of Interrupt Command Register$/;"	m	struct:_AT91S_AIC	typeref:typename:AT91_REG
AIC_EOICR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 AIC_EOICR; 	\/\/ End of Interrupt Command Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
AIC_EOICR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 AIC_EOICR; 	\/\/ End of Interrupt Command Register$/;"	m	struct:_AT91S_AIC	typeref:typename:AT91_REG
AIC_EOICR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AIC_EOICR /;"	d
AIC_EOICR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 AIC_EOICR; 	\/\/ End of Interrupt Command Register$/;"	m	struct:_AT91S_AIC	typeref:typename:AT91_REG
AIC_EOICR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 AIC_EOICR; 	\/\/ End of Interrupt Command Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
AIC_EOICR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AIC_EOICR /;"	d
AIC_EOICR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 AIC_EOICR; 	\/\/ End of Interrupt Command Register$/;"	m	struct:_AT91S_AIC	typeref:typename:AT91_REG
AIC_EOICR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 AIC_EOICR; 	\/\/ End of Interrupt Command Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
AIC_EOICR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AIC_EOICR /;"	d
AIC_FFDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 AIC_FFDR; 	\/\/ Fast Forcing Disable Register$/;"	m	struct:_AT91S_AIC	typeref:typename:AT91_REG
AIC_FFDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 AIC_FFDR; 	\/\/ Fast Forcing Disable Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
AIC_FFDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 AIC_FFDR; 	\/\/ Fast Forcing Disable Register$/;"	m	struct:_AT91S_AIC	typeref:typename:AT91_REG
AIC_FFDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 AIC_FFDR; 	\/\/ Fast Forcing Disable Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
AIC_FFDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 AIC_FFDR; 	\/\/ Fast Forcing Disable Register$/;"	m	struct:_AT91S_AIC	typeref:typename:AT91_REG
AIC_FFDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AIC_FFDR /;"	d
AIC_FFDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 AIC_FFDR; 	\/\/ Fast Forcing Disable Register$/;"	m	struct:_AT91S_AIC	typeref:typename:AT91_REG
AIC_FFDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 AIC_FFDR; 	\/\/ Fast Forcing Disable Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
AIC_FFDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AIC_FFDR /;"	d
AIC_FFDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 AIC_FFDR; 	\/\/ Fast Forcing Disable Register$/;"	m	struct:_AT91S_AIC	typeref:typename:AT91_REG
AIC_FFDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 AIC_FFDR; 	\/\/ Fast Forcing Disable Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
AIC_FFDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AIC_FFDR /;"	d
AIC_FFER	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 AIC_FFER; 	\/\/ Fast Forcing Enable Register$/;"	m	struct:_AT91S_AIC	typeref:typename:AT91_REG
AIC_FFER	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 AIC_FFER; 	\/\/ Fast Forcing Enable Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
AIC_FFER	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 AIC_FFER; 	\/\/ Fast Forcing Enable Register$/;"	m	struct:_AT91S_AIC	typeref:typename:AT91_REG
AIC_FFER	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 AIC_FFER; 	\/\/ Fast Forcing Enable Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
AIC_FFER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 AIC_FFER; 	\/\/ Fast Forcing Enable Register$/;"	m	struct:_AT91S_AIC	typeref:typename:AT91_REG
AIC_FFER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AIC_FFER /;"	d
AIC_FFER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 AIC_FFER; 	\/\/ Fast Forcing Enable Register$/;"	m	struct:_AT91S_AIC	typeref:typename:AT91_REG
AIC_FFER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 AIC_FFER; 	\/\/ Fast Forcing Enable Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
AIC_FFER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AIC_FFER /;"	d
AIC_FFER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 AIC_FFER; 	\/\/ Fast Forcing Enable Register$/;"	m	struct:_AT91S_AIC	typeref:typename:AT91_REG
AIC_FFER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 AIC_FFER; 	\/\/ Fast Forcing Enable Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
AIC_FFER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AIC_FFER /;"	d
AIC_FFSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 AIC_FFSR; 	\/\/ Fast Forcing Status Register$/;"	m	struct:_AT91S_AIC	typeref:typename:AT91_REG
AIC_FFSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 AIC_FFSR; 	\/\/ Fast Forcing Status Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
AIC_FFSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 AIC_FFSR; 	\/\/ Fast Forcing Status Register$/;"	m	struct:_AT91S_AIC	typeref:typename:AT91_REG
AIC_FFSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 AIC_FFSR; 	\/\/ Fast Forcing Status Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
AIC_FFSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 AIC_FFSR; 	\/\/ Fast Forcing Status Register$/;"	m	struct:_AT91S_AIC	typeref:typename:AT91_REG
AIC_FFSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AIC_FFSR /;"	d
AIC_FFSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 AIC_FFSR; 	\/\/ Fast Forcing Status Register$/;"	m	struct:_AT91S_AIC	typeref:typename:AT91_REG
AIC_FFSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 AIC_FFSR; 	\/\/ Fast Forcing Status Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
AIC_FFSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AIC_FFSR /;"	d
AIC_FFSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 AIC_FFSR; 	\/\/ Fast Forcing Status Register$/;"	m	struct:_AT91S_AIC	typeref:typename:AT91_REG
AIC_FFSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 AIC_FFSR; 	\/\/ Fast Forcing Status Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
AIC_FFSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AIC_FFSR /;"	d
AIC_FVR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 AIC_FVR; 	\/\/ FIQ Vector Register$/;"	m	struct:_AT91S_AIC	typeref:typename:AT91_REG
AIC_FVR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 AIC_FVR; 	\/\/ FIQ Vector Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
AIC_FVR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 AIC_FVR; 	\/\/ FIQ Vector Register$/;"	m	struct:_AT91S_AIC	typeref:typename:AT91_REG
AIC_FVR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 AIC_FVR; 	\/\/ FIQ Vector Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
AIC_FVR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 AIC_FVR; 	\/\/ FIQ Vector Register$/;"	m	struct:_AT91S_AIC	typeref:typename:AT91_REG
AIC_FVR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AIC_FVR /;"	d
AIC_FVR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 AIC_FVR; 	\/\/ FIQ Vector Register$/;"	m	struct:_AT91S_AIC	typeref:typename:AT91_REG
AIC_FVR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 AIC_FVR; 	\/\/ FIQ Vector Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
AIC_FVR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AIC_FVR /;"	d
AIC_FVR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 AIC_FVR; 	\/\/ FIQ Vector Register$/;"	m	struct:_AT91S_AIC	typeref:typename:AT91_REG
AIC_FVR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 AIC_FVR; 	\/\/ FIQ Vector Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
AIC_FVR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AIC_FVR /;"	d
AIC_ICCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 AIC_ICCR; 	\/\/ Interrupt Clear Command Register$/;"	m	struct:_AT91S_AIC	typeref:typename:AT91_REG
AIC_ICCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 AIC_ICCR; 	\/\/ Interrupt Clear Command Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
AIC_ICCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 AIC_ICCR; 	\/\/ Interrupt Clear Command Register$/;"	m	struct:_AT91S_AIC	typeref:typename:AT91_REG
AIC_ICCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 AIC_ICCR; 	\/\/ Interrupt Clear Command Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
AIC_ICCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 AIC_ICCR; 	\/\/ Interrupt Clear Command Register$/;"	m	struct:_AT91S_AIC	typeref:typename:AT91_REG
AIC_ICCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AIC_ICCR /;"	d
AIC_ICCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 AIC_ICCR; 	\/\/ Interrupt Clear Command Register$/;"	m	struct:_AT91S_AIC	typeref:typename:AT91_REG
AIC_ICCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 AIC_ICCR; 	\/\/ Interrupt Clear Command Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
AIC_ICCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AIC_ICCR /;"	d
AIC_ICCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 AIC_ICCR; 	\/\/ Interrupt Clear Command Register$/;"	m	struct:_AT91S_AIC	typeref:typename:AT91_REG
AIC_ICCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 AIC_ICCR; 	\/\/ Interrupt Clear Command Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
AIC_ICCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AIC_ICCR /;"	d
AIC_IDCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 AIC_IDCR; 	\/\/ Interrupt Disable Command Register$/;"	m	struct:_AT91S_AIC	typeref:typename:AT91_REG
AIC_IDCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 AIC_IDCR; 	\/\/ Interrupt Disable Command Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
AIC_IDCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 AIC_IDCR; 	\/\/ Interrupt Disable Command Register$/;"	m	struct:_AT91S_AIC	typeref:typename:AT91_REG
AIC_IDCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 AIC_IDCR; 	\/\/ Interrupt Disable Command Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
AIC_IDCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 AIC_IDCR; 	\/\/ Interrupt Disable Command Register$/;"	m	struct:_AT91S_AIC	typeref:typename:AT91_REG
AIC_IDCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AIC_IDCR /;"	d
AIC_IDCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 AIC_IDCR; 	\/\/ Interrupt Disable Command Register$/;"	m	struct:_AT91S_AIC	typeref:typename:AT91_REG
AIC_IDCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 AIC_IDCR; 	\/\/ Interrupt Disable Command Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
AIC_IDCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AIC_IDCR /;"	d
AIC_IDCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 AIC_IDCR; 	\/\/ Interrupt Disable Command Register$/;"	m	struct:_AT91S_AIC	typeref:typename:AT91_REG
AIC_IDCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 AIC_IDCR; 	\/\/ Interrupt Disable Command Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
AIC_IDCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AIC_IDCR /;"	d
AIC_IECR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 AIC_IECR; 	\/\/ Interrupt Enable Command Register$/;"	m	struct:_AT91S_AIC	typeref:typename:AT91_REG
AIC_IECR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 AIC_IECR; 	\/\/ Interrupt Enable Command Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
AIC_IECR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 AIC_IECR; 	\/\/ Interrupt Enable Command Register$/;"	m	struct:_AT91S_AIC	typeref:typename:AT91_REG
AIC_IECR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 AIC_IECR; 	\/\/ Interrupt Enable Command Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
AIC_IECR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 AIC_IECR; 	\/\/ Interrupt Enable Command Register$/;"	m	struct:_AT91S_AIC	typeref:typename:AT91_REG
AIC_IECR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AIC_IECR /;"	d
AIC_IECR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 AIC_IECR; 	\/\/ Interrupt Enable Command Register$/;"	m	struct:_AT91S_AIC	typeref:typename:AT91_REG
AIC_IECR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 AIC_IECR; 	\/\/ Interrupt Enable Command Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
AIC_IECR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AIC_IECR /;"	d
AIC_IECR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 AIC_IECR; 	\/\/ Interrupt Enable Command Register$/;"	m	struct:_AT91S_AIC	typeref:typename:AT91_REG
AIC_IECR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 AIC_IECR; 	\/\/ Interrupt Enable Command Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
AIC_IECR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AIC_IECR /;"	d
AIC_IMR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 AIC_IMR; 	\/\/ Interrupt Mask Register$/;"	m	struct:_AT91S_AIC	typeref:typename:AT91_REG
AIC_IMR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 AIC_IMR; 	\/\/ Interrupt Mask Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
AIC_IMR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 AIC_IMR; 	\/\/ Interrupt Mask Register$/;"	m	struct:_AT91S_AIC	typeref:typename:AT91_REG
AIC_IMR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 AIC_IMR; 	\/\/ Interrupt Mask Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
AIC_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 AIC_IMR; 	\/\/ Interrupt Mask Register$/;"	m	struct:_AT91S_AIC	typeref:typename:AT91_REG
AIC_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AIC_IMR /;"	d
AIC_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 AIC_IMR; 	\/\/ Interrupt Mask Register$/;"	m	struct:_AT91S_AIC	typeref:typename:AT91_REG
AIC_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 AIC_IMR; 	\/\/ Interrupt Mask Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
AIC_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AIC_IMR /;"	d
AIC_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 AIC_IMR; 	\/\/ Interrupt Mask Register$/;"	m	struct:_AT91S_AIC	typeref:typename:AT91_REG
AIC_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 AIC_IMR; 	\/\/ Interrupt Mask Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
AIC_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AIC_IMR /;"	d
AIC_IPR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 AIC_IPR; 	\/\/ Interrupt Pending Register$/;"	m	struct:_AT91S_AIC	typeref:typename:AT91_REG
AIC_IPR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 AIC_IPR; 	\/\/ Interrupt Pending Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
AIC_IPR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 AIC_IPR; 	\/\/ Interrupt Pending Register$/;"	m	struct:_AT91S_AIC	typeref:typename:AT91_REG
AIC_IPR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 AIC_IPR; 	\/\/ Interrupt Pending Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
AIC_IPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 AIC_IPR; 	\/\/ Interrupt Pending Register$/;"	m	struct:_AT91S_AIC	typeref:typename:AT91_REG
AIC_IPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AIC_IPR /;"	d
AIC_IPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 AIC_IPR; 	\/\/ Interrupt Pending Register$/;"	m	struct:_AT91S_AIC	typeref:typename:AT91_REG
AIC_IPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 AIC_IPR; 	\/\/ Interrupt Pending Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
AIC_IPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AIC_IPR /;"	d
AIC_IPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 AIC_IPR; 	\/\/ Interrupt Pending Register$/;"	m	struct:_AT91S_AIC	typeref:typename:AT91_REG
AIC_IPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 AIC_IPR; 	\/\/ Interrupt Pending Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
AIC_IPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AIC_IPR /;"	d
AIC_ISCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 AIC_ISCR; 	\/\/ Interrupt Set Command Register$/;"	m	struct:_AT91S_AIC	typeref:typename:AT91_REG
AIC_ISCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 AIC_ISCR; 	\/\/ Interrupt Set Command Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
AIC_ISCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 AIC_ISCR; 	\/\/ Interrupt Set Command Register$/;"	m	struct:_AT91S_AIC	typeref:typename:AT91_REG
AIC_ISCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 AIC_ISCR; 	\/\/ Interrupt Set Command Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
AIC_ISCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 AIC_ISCR; 	\/\/ Interrupt Set Command Register$/;"	m	struct:_AT91S_AIC	typeref:typename:AT91_REG
AIC_ISCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AIC_ISCR /;"	d
AIC_ISCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 AIC_ISCR; 	\/\/ Interrupt Set Command Register$/;"	m	struct:_AT91S_AIC	typeref:typename:AT91_REG
AIC_ISCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 AIC_ISCR; 	\/\/ Interrupt Set Command Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
AIC_ISCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AIC_ISCR /;"	d
AIC_ISCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 AIC_ISCR; 	\/\/ Interrupt Set Command Register$/;"	m	struct:_AT91S_AIC	typeref:typename:AT91_REG
AIC_ISCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 AIC_ISCR; 	\/\/ Interrupt Set Command Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
AIC_ISCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AIC_ISCR /;"	d
AIC_ISR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 AIC_ISR; 	\/\/ Interrupt Status Register$/;"	m	struct:_AT91S_AIC	typeref:typename:AT91_REG
AIC_ISR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 AIC_ISR; 	\/\/ Interrupt Status Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
AIC_ISR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 AIC_ISR; 	\/\/ Interrupt Status Register$/;"	m	struct:_AT91S_AIC	typeref:typename:AT91_REG
AIC_ISR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 AIC_ISR; 	\/\/ Interrupt Status Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
AIC_ISR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 AIC_ISR; 	\/\/ Interrupt Status Register$/;"	m	struct:_AT91S_AIC	typeref:typename:AT91_REG
AIC_ISR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AIC_ISR /;"	d
AIC_ISR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 AIC_ISR; 	\/\/ Interrupt Status Register$/;"	m	struct:_AT91S_AIC	typeref:typename:AT91_REG
AIC_ISR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 AIC_ISR; 	\/\/ Interrupt Status Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
AIC_ISR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AIC_ISR /;"	d
AIC_ISR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 AIC_ISR; 	\/\/ Interrupt Status Register$/;"	m	struct:_AT91S_AIC	typeref:typename:AT91_REG
AIC_ISR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 AIC_ISR; 	\/\/ Interrupt Status Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
AIC_ISR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AIC_ISR /;"	d
AIC_IVR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 AIC_IVR; 	\/\/ IRQ Vector Register$/;"	m	struct:_AT91S_AIC	typeref:typename:AT91_REG
AIC_IVR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 AIC_IVR; 	\/\/ IRQ Vector Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
AIC_IVR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 AIC_IVR; 	\/\/ IRQ Vector Register$/;"	m	struct:_AT91S_AIC	typeref:typename:AT91_REG
AIC_IVR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 AIC_IVR; 	\/\/ IRQ Vector Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
AIC_IVR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 AIC_IVR; 	\/\/ IRQ Vector Register$/;"	m	struct:_AT91S_AIC	typeref:typename:AT91_REG
AIC_IVR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AIC_IVR /;"	d
AIC_IVR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 AIC_IVR; 	\/\/ IRQ Vector Register$/;"	m	struct:_AT91S_AIC	typeref:typename:AT91_REG
AIC_IVR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 AIC_IVR; 	\/\/ IRQ Vector Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
AIC_IVR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AIC_IVR /;"	d
AIC_IVR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 AIC_IVR; 	\/\/ IRQ Vector Register$/;"	m	struct:_AT91S_AIC	typeref:typename:AT91_REG
AIC_IVR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 AIC_IVR; 	\/\/ IRQ Vector Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
AIC_IVR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AIC_IVR /;"	d
AIC_SMR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 AIC_SMR[32]; 	\/\/ Source Mode Register$/;"	m	struct:_AT91S_AIC	typeref:typename:AT91_REG[32]
AIC_SMR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 AIC_SMR[32]; 	\/\/ Source Mode Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG[32]
AIC_SMR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 AIC_SMR[32]; 	\/\/ Source Mode Register$/;"	m	struct:_AT91S_AIC	typeref:typename:AT91_REG[32]
AIC_SMR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 AIC_SMR[32]; 	\/\/ Source Mode Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG[32]
AIC_SMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 AIC_SMR[32]; 	\/\/ Source Mode Register$/;"	m	struct:_AT91S_AIC	typeref:typename:AT91_REG[32]
AIC_SMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AIC_SMR /;"	d
AIC_SMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 AIC_SMR[32]; 	\/\/ Source Mode Register$/;"	m	struct:_AT91S_AIC	typeref:typename:AT91_REG[32]
AIC_SMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 AIC_SMR[32]; 	\/\/ Source Mode Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG[32]
AIC_SMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AIC_SMR /;"	d
AIC_SMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 AIC_SMR[32]; 	\/\/ Source Mode Register$/;"	m	struct:_AT91S_AIC	typeref:typename:AT91_REG[32]
AIC_SMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 AIC_SMR[32]; 	\/\/ Source Mode Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG[32]
AIC_SMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AIC_SMR /;"	d
AIC_SPU	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 AIC_SPU; 	\/\/ Spurious Vector Register$/;"	m	struct:_AT91S_AIC	typeref:typename:AT91_REG
AIC_SPU	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 AIC_SPU; 	\/\/ Spurious Vector Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
AIC_SPU	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 AIC_SPU; 	\/\/ Spurious Vector Register$/;"	m	struct:_AT91S_AIC	typeref:typename:AT91_REG
AIC_SPU	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 AIC_SPU; 	\/\/ Spurious Vector Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
AIC_SPU	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 AIC_SPU; 	\/\/ Spurious Vector Register$/;"	m	struct:_AT91S_AIC	typeref:typename:AT91_REG
AIC_SPU	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AIC_SPU /;"	d
AIC_SPU	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 AIC_SPU; 	\/\/ Spurious Vector Register$/;"	m	struct:_AT91S_AIC	typeref:typename:AT91_REG
AIC_SPU	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 AIC_SPU; 	\/\/ Spurious Vector Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
AIC_SPU	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AIC_SPU /;"	d
AIC_SPU	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 AIC_SPU; 	\/\/ Spurious Vector Register$/;"	m	struct:_AT91S_AIC	typeref:typename:AT91_REG
AIC_SPU	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 AIC_SPU; 	\/\/ Spurious Vector Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
AIC_SPU	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AIC_SPU /;"	d
AIC_SVR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 AIC_SVR[32]; 	\/\/ Source Vector Register$/;"	m	struct:_AT91S_AIC	typeref:typename:AT91_REG[32]
AIC_SVR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 AIC_SVR[32]; 	\/\/ Source Vector Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG[32]
AIC_SVR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 AIC_SVR[32]; 	\/\/ Source Vector Register$/;"	m	struct:_AT91S_AIC	typeref:typename:AT91_REG[32]
AIC_SVR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 AIC_SVR[32]; 	\/\/ Source Vector Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG[32]
AIC_SVR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 AIC_SVR[32]; 	\/\/ Source Vector Register$/;"	m	struct:_AT91S_AIC	typeref:typename:AT91_REG[32]
AIC_SVR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AIC_SVR /;"	d
AIC_SVR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 AIC_SVR[32]; 	\/\/ Source Vector Register$/;"	m	struct:_AT91S_AIC	typeref:typename:AT91_REG[32]
AIC_SVR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 AIC_SVR[32]; 	\/\/ Source Vector Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG[32]
AIC_SVR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AIC_SVR /;"	d
AIC_SVR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 AIC_SVR[32]; 	\/\/ Source Vector Register$/;"	m	struct:_AT91S_AIC	typeref:typename:AT91_REG[32]
AIC_SVR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 AIC_SVR[32]; 	\/\/ Source Vector Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG[32]
AIC_SVR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AIC_SVR /;"	d
AIRCR	Libraries/CMSIS/Include/core_cm0.h	/^  __IO uint32_t AIRCR;                   \/*!< Offset: 0x00C (R\/W)  Application Interrupt and R/;"	m	struct:__anon84a969300a08	typeref:typename:__IO uint32_t
AIRCR	Libraries/CMSIS/Include/core_cm3.h	/^  __IO uint32_t AIRCR;                   \/*!< Offset: 0x00C (R\/W)  Application Interrupt and R/;"	m	struct:__anon84a975f30a08	typeref:typename:__IO uint32_t
AIRCR	Libraries/CMSIS/Include/core_cm4.h	/^  __IO uint32_t AIRCR;                   \/*!< Offset: 0x00C (R\/W)  Application Interrupt and R/;"	m	struct:__anon84a97a340a08	typeref:typename:__IO uint32_t
AIRCR_VECTKEY_MASK	Libraries/STM32F2xx_StdPeriph_Driver/src/misc.c	/^#define AIRCR_VECTKEY_MASK /;"	d	file:
ALL_IT	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.h	/^#define ALL_IT /;"	d
ALRMAR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t ALRMAR;  \/*!< RTC alarm A register,                                     Address/;"	m	struct:__anon3e8f98ce1e08	typeref:typename:__IO uint32_t
ALRMBR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t ALRMBR;  \/*!< RTC alarm B register,                                     Address/;"	m	struct:__anon3e8f98ce1e08	typeref:typename:__IO uint32_t
AMPLITUDELEASTTHRESHOLD	Classes/clsEcgAnalizer.cpp	/^   static const uint16_t AMPLITUDELEASTTHRESHOLD = 35;				$/;"	m	class:clsEcgAnalizer	typeref:typename:const uint16_t	file:
AMPLITUDEMOSTTHRESHOLD	Classes/clsEcgAnalizer.cpp	/^   static const uint16_t AMPLITUDEMOSTTHRESHOLD = 135;$/;"	m	class:clsEcgAnalizer	typeref:typename:const uint16_t	file:
AM_ARC	Libraries/fatfs/src/ff.h	/^#define AM_ARC	/;"	d
AM_DIR	Libraries/fatfs/src/ff.h	/^#define AM_DIR	/;"	d
AM_HID	Libraries/fatfs/src/ff.h	/^#define	AM_HID	/;"	d
AM_LFN	Libraries/fatfs/src/ff.h	/^#define AM_LFN	/;"	d
AM_MASK	Libraries/fatfs/src/ff.h	/^#define AM_MASK	/;"	d
AM_RDO	Libraries/fatfs/src/ff.h	/^#define	AM_RDO	/;"	d
AM_SYS	Libraries/fatfs/src/ff.h	/^#define	AM_SYS	/;"	d
AM_VOL	Libraries/fatfs/src/ff.h	/^#define	AM_VOL	/;"	d
APB1ENR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t APB1ENR;       \/*!< RCC APB1 peripheral clock enable register,                 /;"	m	struct:__anon3e8f98ce1d08	typeref:typename:__IO uint32_t
APB1FZ	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t APB1FZ;  \/*!< Debug MCU APB1 freeze register,   Address offset: 0x08 *\/$/;"	m	struct:__anon3e8f98ce0c08	typeref:typename:__IO uint32_t
APB1LPENR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t APB1LPENR;     \/*!< RCC APB1 peripheral clock enable in low power mode register/;"	m	struct:__anon3e8f98ce1d08	typeref:typename:__IO uint32_t
APB1PERIPH_BASE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define APB1PERIPH_BASE /;"	d
APB1RSTR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t APB1RSTR;      \/*!< RCC APB1 peripheral reset register,                        /;"	m	struct:__anon3e8f98ce1d08	typeref:typename:__IO uint32_t
APB2ENR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t APB2ENR;       \/*!< RCC APB2 peripheral clock enable register,                 /;"	m	struct:__anon3e8f98ce1d08	typeref:typename:__IO uint32_t
APB2FZ	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t APB2FZ;  \/*!< Debug MCU APB2 freeze register,   Address offset: 0x0C *\/$/;"	m	struct:__anon3e8f98ce0c08	typeref:typename:__IO uint32_t
APB2LPENR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t APB2LPENR;     \/*!< RCC APB2 peripheral clock enable in low power mode register/;"	m	struct:__anon3e8f98ce1d08	typeref:typename:__IO uint32_t
APB2PERIPH_BASE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define APB2PERIPH_BASE /;"	d
APB2RSTR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t APB2RSTR;      \/*!< RCC APB2 peripheral reset register,                        /;"	m	struct:__anon3e8f98ce1d08	typeref:typename:__IO uint32_t
APBAHBPrescTable	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_rcc.c	/^static __I uint8_t APBAHBPrescTable[16] = {0, 0, 0, 0, 1, 2, 3, 4, 1, 2, 3, 4, 6, 7, 8, 9};$/;"	v	typeref:typename:__I uint8_t[16]	file:
APPLICATION_ADDRESS	Libraries/Flash/flash_if.h	/^#define APPLICATION_ADDRESS /;"	d
APSR_Type	Libraries/CMSIS/Include/core_cm0.h	/^} APSR_Type;$/;"	t	typeref:union:__anon84a96930010a
APSR_Type	Libraries/CMSIS/Include/core_cm3.h	/^} APSR_Type;$/;"	t	typeref:union:__anon84a975f3010a
APSR_Type	Libraries/CMSIS/Include/core_cm4.h	/^} APSR_Type;$/;"	t	typeref:union:__anon84a97a34010a
ARG	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t ARG;            \/*!< SDIO argument register,         Address offset: 0x08 *\/$/;"	m	struct:__anon3e8f98ce1f08	typeref:typename:__IO uint32_t
ARM_MATH_ARGUMENT_ERROR	Libraries/CMSIS/Include/arm_math.h	/^      ARM_MATH_ARGUMENT_ERROR = -1,      \/**< One or more arguments are incorrect *\/$/;"	e	enum:__anon8f6bd1b10103
ARM_MATH_LENGTH_ERROR	Libraries/CMSIS/Include/arm_math.h	/^      ARM_MATH_LENGTH_ERROR = -2,        \/**< Length of data buffer is incorrect *\/$/;"	e	enum:__anon8f6bd1b10103
ARM_MATH_NANINF	Libraries/CMSIS/Include/arm_math.h	/^      ARM_MATH_NANINF = -4,              \/**< Not-a-number (NaN) or infinity is generated *\/$/;"	e	enum:__anon8f6bd1b10103
ARM_MATH_SINGULAR	Libraries/CMSIS/Include/arm_math.h	/^      ARM_MATH_SINGULAR = -5,            \/**< Generated by matrix inversion if the input matrix/;"	e	enum:__anon8f6bd1b10103
ARM_MATH_SIZE_MISMATCH	Libraries/CMSIS/Include/arm_math.h	/^      ARM_MATH_SIZE_MISMATCH = -3,       \/**< Size of matrices is not compatible with the opera/;"	e	enum:__anon8f6bd1b10103
ARM_MATH_SUCCESS	Libraries/CMSIS/Include/arm_math.h	/^      ARM_MATH_SUCCESS = 0,              \/**< No error *\/$/;"	e	enum:__anon8f6bd1b10103
ARM_MATH_TEST_FAILURE	Libraries/CMSIS/Include/arm_math.h	/^      ARM_MATH_TEST_FAILURE = -6         \/**< Test Failed  *\/$/;"	e	enum:__anon8f6bd1b10103
ARR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t ARR;         \/*!< TIM auto-reload register,            Address offset: 0x2C *\/$/;"	m	struct:__anon3e8f98ce2108	typeref:typename:__IO uint32_t
ASCII12x12_Table	Libraries/SDIO_Driver/example/Common/fonts.c	/^const uint16_t ASCII12x12_Table [] = {$/;"	v	typeref:typename:const uint16_t[]
ASCII16x24_Table	Libraries/SDIO_Driver/example/Common/fonts.c	/^const uint16_t ASCII16x24_Table [] = {$/;"	v	typeref:typename:const uint16_t[]
ASCII8x12_Table	Libraries/SDIO_Driver/example/Common/fonts.c	/^const uint16_t ASCII8x12_Table [] = {$/;"	v	typeref:typename:const uint16_t[]
ASCII8x8_Table	Libraries/SDIO_Driver/example/Common/fonts.c	/^const uint16_t ASCII8x8_Table [] = {$/;"	v	typeref:typename:const uint16_t[]
ASSEMBLE_RGB	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.h	/^#define ASSEMBLE_RGB(/;"	d
AT91C_ADC_CDR0	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_ADC_CDR0 /;"	d
AT91C_ADC_CDR0	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_ADC_CDR0 /;"	d
AT91C_ADC_CDR0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_ADC_CDR0 /;"	d
AT91C_ADC_CDR0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_ADC_CDR0 /;"	d
AT91C_ADC_CDR0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_ADC_CDR0 /;"	d
AT91C_ADC_CDR0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_ADC_CDR0 /;"	d
AT91C_ADC_CDR0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_ADC_CDR0 /;"	d
AT91C_ADC_CDR0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_ADC_CDR0 /;"	d
AT91C_ADC_CDR1	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_ADC_CDR1 /;"	d
AT91C_ADC_CDR1	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_ADC_CDR1 /;"	d
AT91C_ADC_CDR1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_ADC_CDR1 /;"	d
AT91C_ADC_CDR1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_ADC_CDR1 /;"	d
AT91C_ADC_CDR1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_ADC_CDR1 /;"	d
AT91C_ADC_CDR1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_ADC_CDR1 /;"	d
AT91C_ADC_CDR1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_ADC_CDR1 /;"	d
AT91C_ADC_CDR1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_ADC_CDR1 /;"	d
AT91C_ADC_CDR2	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_ADC_CDR2 /;"	d
AT91C_ADC_CDR2	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_ADC_CDR2 /;"	d
AT91C_ADC_CDR2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_ADC_CDR2 /;"	d
AT91C_ADC_CDR2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_ADC_CDR2 /;"	d
AT91C_ADC_CDR2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_ADC_CDR2 /;"	d
AT91C_ADC_CDR2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_ADC_CDR2 /;"	d
AT91C_ADC_CDR2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_ADC_CDR2 /;"	d
AT91C_ADC_CDR2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_ADC_CDR2 /;"	d
AT91C_ADC_CDR3	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_ADC_CDR3 /;"	d
AT91C_ADC_CDR3	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_ADC_CDR3 /;"	d
AT91C_ADC_CDR3	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_ADC_CDR3 /;"	d
AT91C_ADC_CDR3	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_ADC_CDR3 /;"	d
AT91C_ADC_CDR3	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_ADC_CDR3 /;"	d
AT91C_ADC_CDR3	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_ADC_CDR3 /;"	d
AT91C_ADC_CDR3	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_ADC_CDR3 /;"	d
AT91C_ADC_CDR3	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_ADC_CDR3 /;"	d
AT91C_ADC_CDR4	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_ADC_CDR4 /;"	d
AT91C_ADC_CDR4	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_ADC_CDR4 /;"	d
AT91C_ADC_CDR4	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_ADC_CDR4 /;"	d
AT91C_ADC_CDR4	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_ADC_CDR4 /;"	d
AT91C_ADC_CDR4	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_ADC_CDR4 /;"	d
AT91C_ADC_CDR4	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_ADC_CDR4 /;"	d
AT91C_ADC_CDR4	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_ADC_CDR4 /;"	d
AT91C_ADC_CDR4	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_ADC_CDR4 /;"	d
AT91C_ADC_CDR5	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_ADC_CDR5 /;"	d
AT91C_ADC_CDR5	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_ADC_CDR5 /;"	d
AT91C_ADC_CDR5	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_ADC_CDR5 /;"	d
AT91C_ADC_CDR5	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_ADC_CDR5 /;"	d
AT91C_ADC_CDR5	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_ADC_CDR5 /;"	d
AT91C_ADC_CDR5	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_ADC_CDR5 /;"	d
AT91C_ADC_CDR5	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_ADC_CDR5 /;"	d
AT91C_ADC_CDR5	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_ADC_CDR5 /;"	d
AT91C_ADC_CDR6	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_ADC_CDR6 /;"	d
AT91C_ADC_CDR6	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_ADC_CDR6 /;"	d
AT91C_ADC_CDR6	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_ADC_CDR6 /;"	d
AT91C_ADC_CDR6	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_ADC_CDR6 /;"	d
AT91C_ADC_CDR6	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_ADC_CDR6 /;"	d
AT91C_ADC_CDR6	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_ADC_CDR6 /;"	d
AT91C_ADC_CDR6	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_ADC_CDR6 /;"	d
AT91C_ADC_CDR6	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_ADC_CDR6 /;"	d
AT91C_ADC_CDR7	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_ADC_CDR7 /;"	d
AT91C_ADC_CDR7	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_ADC_CDR7 /;"	d
AT91C_ADC_CDR7	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_ADC_CDR7 /;"	d
AT91C_ADC_CDR7	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_ADC_CDR7 /;"	d
AT91C_ADC_CDR7	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_ADC_CDR7 /;"	d
AT91C_ADC_CDR7	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_ADC_CDR7 /;"	d
AT91C_ADC_CDR7	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_ADC_CDR7 /;"	d
AT91C_ADC_CDR7	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_ADC_CDR7 /;"	d
AT91C_ADC_CH0	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_ADC_CH0 /;"	d
AT91C_ADC_CH0	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_ADC_CH0 /;"	d
AT91C_ADC_CH0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_ADC_CH0 /;"	d
AT91C_ADC_CH0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_ADC_CH0 /;"	d
AT91C_ADC_CH0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_ADC_CH0 /;"	d
AT91C_ADC_CH0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_ADC_CH0 /;"	d
AT91C_ADC_CH0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_ADC_CH0 /;"	d
AT91C_ADC_CH0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_ADC_CH0 /;"	d
AT91C_ADC_CH1	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_ADC_CH1 /;"	d
AT91C_ADC_CH1	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_ADC_CH1 /;"	d
AT91C_ADC_CH1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_ADC_CH1 /;"	d
AT91C_ADC_CH1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_ADC_CH1 /;"	d
AT91C_ADC_CH1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_ADC_CH1 /;"	d
AT91C_ADC_CH1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_ADC_CH1 /;"	d
AT91C_ADC_CH1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_ADC_CH1 /;"	d
AT91C_ADC_CH1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_ADC_CH1 /;"	d
AT91C_ADC_CH2	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_ADC_CH2 /;"	d
AT91C_ADC_CH2	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_ADC_CH2 /;"	d
AT91C_ADC_CH2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_ADC_CH2 /;"	d
AT91C_ADC_CH2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_ADC_CH2 /;"	d
AT91C_ADC_CH2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_ADC_CH2 /;"	d
AT91C_ADC_CH2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_ADC_CH2 /;"	d
AT91C_ADC_CH2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_ADC_CH2 /;"	d
AT91C_ADC_CH2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_ADC_CH2 /;"	d
AT91C_ADC_CH3	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_ADC_CH3 /;"	d
AT91C_ADC_CH3	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_ADC_CH3 /;"	d
AT91C_ADC_CH3	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_ADC_CH3 /;"	d
AT91C_ADC_CH3	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_ADC_CH3 /;"	d
AT91C_ADC_CH3	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_ADC_CH3 /;"	d
AT91C_ADC_CH3	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_ADC_CH3 /;"	d
AT91C_ADC_CH3	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_ADC_CH3 /;"	d
AT91C_ADC_CH3	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_ADC_CH3 /;"	d
AT91C_ADC_CH4	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_ADC_CH4 /;"	d
AT91C_ADC_CH4	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_ADC_CH4 /;"	d
AT91C_ADC_CH4	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_ADC_CH4 /;"	d
AT91C_ADC_CH4	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_ADC_CH4 /;"	d
AT91C_ADC_CH4	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_ADC_CH4 /;"	d
AT91C_ADC_CH4	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_ADC_CH4 /;"	d
AT91C_ADC_CH4	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_ADC_CH4 /;"	d
AT91C_ADC_CH4	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_ADC_CH4 /;"	d
AT91C_ADC_CH5	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_ADC_CH5 /;"	d
AT91C_ADC_CH5	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_ADC_CH5 /;"	d
AT91C_ADC_CH5	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_ADC_CH5 /;"	d
AT91C_ADC_CH5	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_ADC_CH5 /;"	d
AT91C_ADC_CH5	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_ADC_CH5 /;"	d
AT91C_ADC_CH5	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_ADC_CH5 /;"	d
AT91C_ADC_CH5	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_ADC_CH5 /;"	d
AT91C_ADC_CH5	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_ADC_CH5 /;"	d
AT91C_ADC_CH6	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_ADC_CH6 /;"	d
AT91C_ADC_CH6	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_ADC_CH6 /;"	d
AT91C_ADC_CH6	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_ADC_CH6 /;"	d
AT91C_ADC_CH6	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_ADC_CH6 /;"	d
AT91C_ADC_CH6	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_ADC_CH6 /;"	d
AT91C_ADC_CH6	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_ADC_CH6 /;"	d
AT91C_ADC_CH6	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_ADC_CH6 /;"	d
AT91C_ADC_CH6	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_ADC_CH6 /;"	d
AT91C_ADC_CH7	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_ADC_CH7 /;"	d
AT91C_ADC_CH7	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_ADC_CH7 /;"	d
AT91C_ADC_CH7	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_ADC_CH7 /;"	d
AT91C_ADC_CH7	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_ADC_CH7 /;"	d
AT91C_ADC_CH7	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_ADC_CH7 /;"	d
AT91C_ADC_CH7	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_ADC_CH7 /;"	d
AT91C_ADC_CH7	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_ADC_CH7 /;"	d
AT91C_ADC_CH7	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_ADC_CH7 /;"	d
AT91C_ADC_CHDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_ADC_CHDR /;"	d
AT91C_ADC_CHDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_ADC_CHDR /;"	d
AT91C_ADC_CHDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_ADC_CHDR /;"	d
AT91C_ADC_CHDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_ADC_CHDR /;"	d
AT91C_ADC_CHDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_ADC_CHDR /;"	d
AT91C_ADC_CHDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_ADC_CHDR /;"	d
AT91C_ADC_CHDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_ADC_CHDR /;"	d
AT91C_ADC_CHDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_ADC_CHDR /;"	d
AT91C_ADC_CHER	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_ADC_CHER /;"	d
AT91C_ADC_CHER	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_ADC_CHER /;"	d
AT91C_ADC_CHER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_ADC_CHER /;"	d
AT91C_ADC_CHER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_ADC_CHER /;"	d
AT91C_ADC_CHER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_ADC_CHER /;"	d
AT91C_ADC_CHER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_ADC_CHER /;"	d
AT91C_ADC_CHER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_ADC_CHER /;"	d
AT91C_ADC_CHER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_ADC_CHER /;"	d
AT91C_ADC_CHSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_ADC_CHSR /;"	d
AT91C_ADC_CHSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_ADC_CHSR /;"	d
AT91C_ADC_CHSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_ADC_CHSR /;"	d
AT91C_ADC_CHSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_ADC_CHSR /;"	d
AT91C_ADC_CHSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_ADC_CHSR /;"	d
AT91C_ADC_CHSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_ADC_CHSR /;"	d
AT91C_ADC_CHSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_ADC_CHSR /;"	d
AT91C_ADC_CHSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_ADC_CHSR /;"	d
AT91C_ADC_CR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_ADC_CR /;"	d
AT91C_ADC_CR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_ADC_CR /;"	d
AT91C_ADC_CR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_ADC_CR /;"	d
AT91C_ADC_CR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_ADC_CR /;"	d
AT91C_ADC_CR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_ADC_CR /;"	d
AT91C_ADC_CR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_ADC_CR /;"	d
AT91C_ADC_CR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_ADC_CR /;"	d
AT91C_ADC_CR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_ADC_CR /;"	d
AT91C_ADC_DATA	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_ADC_DATA /;"	d
AT91C_ADC_DATA	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_ADC_DATA /;"	d
AT91C_ADC_DATA	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_ADC_DATA /;"	d
AT91C_ADC_DATA	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_ADC_DATA /;"	d
AT91C_ADC_DATA	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_ADC_DATA /;"	d
AT91C_ADC_DATA	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_ADC_DATA /;"	d
AT91C_ADC_DATA	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_ADC_DATA /;"	d
AT91C_ADC_DATA	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_ADC_DATA /;"	d
AT91C_ADC_DRDY	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_ADC_DRDY /;"	d
AT91C_ADC_DRDY	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_ADC_DRDY /;"	d
AT91C_ADC_DRDY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_ADC_DRDY /;"	d
AT91C_ADC_DRDY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_ADC_DRDY /;"	d
AT91C_ADC_DRDY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_ADC_DRDY /;"	d
AT91C_ADC_DRDY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_ADC_DRDY /;"	d
AT91C_ADC_DRDY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_ADC_DRDY /;"	d
AT91C_ADC_DRDY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_ADC_DRDY /;"	d
AT91C_ADC_ENDRX	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_ADC_ENDRX /;"	d
AT91C_ADC_ENDRX	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_ADC_ENDRX /;"	d
AT91C_ADC_ENDRX	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_ADC_ENDRX /;"	d
AT91C_ADC_ENDRX	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_ADC_ENDRX /;"	d
AT91C_ADC_ENDRX	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_ADC_ENDRX /;"	d
AT91C_ADC_ENDRX	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_ADC_ENDRX /;"	d
AT91C_ADC_ENDRX	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_ADC_ENDRX /;"	d
AT91C_ADC_ENDRX	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_ADC_ENDRX /;"	d
AT91C_ADC_EOC0	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_ADC_EOC0 /;"	d
AT91C_ADC_EOC0	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_ADC_EOC0 /;"	d
AT91C_ADC_EOC0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_ADC_EOC0 /;"	d
AT91C_ADC_EOC0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_ADC_EOC0 /;"	d
AT91C_ADC_EOC0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_ADC_EOC0 /;"	d
AT91C_ADC_EOC0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_ADC_EOC0 /;"	d
AT91C_ADC_EOC0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_ADC_EOC0 /;"	d
AT91C_ADC_EOC0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_ADC_EOC0 /;"	d
AT91C_ADC_EOC1	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_ADC_EOC1 /;"	d
AT91C_ADC_EOC1	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_ADC_EOC1 /;"	d
AT91C_ADC_EOC1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_ADC_EOC1 /;"	d
AT91C_ADC_EOC1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_ADC_EOC1 /;"	d
AT91C_ADC_EOC1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_ADC_EOC1 /;"	d
AT91C_ADC_EOC1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_ADC_EOC1 /;"	d
AT91C_ADC_EOC1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_ADC_EOC1 /;"	d
AT91C_ADC_EOC1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_ADC_EOC1 /;"	d
AT91C_ADC_EOC2	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_ADC_EOC2 /;"	d
AT91C_ADC_EOC2	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_ADC_EOC2 /;"	d
AT91C_ADC_EOC2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_ADC_EOC2 /;"	d
AT91C_ADC_EOC2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_ADC_EOC2 /;"	d
AT91C_ADC_EOC2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_ADC_EOC2 /;"	d
AT91C_ADC_EOC2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_ADC_EOC2 /;"	d
AT91C_ADC_EOC2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_ADC_EOC2 /;"	d
AT91C_ADC_EOC2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_ADC_EOC2 /;"	d
AT91C_ADC_EOC3	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_ADC_EOC3 /;"	d
AT91C_ADC_EOC3	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_ADC_EOC3 /;"	d
AT91C_ADC_EOC3	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_ADC_EOC3 /;"	d
AT91C_ADC_EOC3	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_ADC_EOC3 /;"	d
AT91C_ADC_EOC3	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_ADC_EOC3 /;"	d
AT91C_ADC_EOC3	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_ADC_EOC3 /;"	d
AT91C_ADC_EOC3	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_ADC_EOC3 /;"	d
AT91C_ADC_EOC3	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_ADC_EOC3 /;"	d
AT91C_ADC_EOC4	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_ADC_EOC4 /;"	d
AT91C_ADC_EOC4	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_ADC_EOC4 /;"	d
AT91C_ADC_EOC4	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_ADC_EOC4 /;"	d
AT91C_ADC_EOC4	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_ADC_EOC4 /;"	d
AT91C_ADC_EOC4	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_ADC_EOC4 /;"	d
AT91C_ADC_EOC4	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_ADC_EOC4 /;"	d
AT91C_ADC_EOC4	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_ADC_EOC4 /;"	d
AT91C_ADC_EOC4	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_ADC_EOC4 /;"	d
AT91C_ADC_EOC5	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_ADC_EOC5 /;"	d
AT91C_ADC_EOC5	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_ADC_EOC5 /;"	d
AT91C_ADC_EOC5	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_ADC_EOC5 /;"	d
AT91C_ADC_EOC5	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_ADC_EOC5 /;"	d
AT91C_ADC_EOC5	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_ADC_EOC5 /;"	d
AT91C_ADC_EOC5	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_ADC_EOC5 /;"	d
AT91C_ADC_EOC5	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_ADC_EOC5 /;"	d
AT91C_ADC_EOC5	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_ADC_EOC5 /;"	d
AT91C_ADC_EOC6	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_ADC_EOC6 /;"	d
AT91C_ADC_EOC6	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_ADC_EOC6 /;"	d
AT91C_ADC_EOC6	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_ADC_EOC6 /;"	d
AT91C_ADC_EOC6	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_ADC_EOC6 /;"	d
AT91C_ADC_EOC6	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_ADC_EOC6 /;"	d
AT91C_ADC_EOC6	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_ADC_EOC6 /;"	d
AT91C_ADC_EOC6	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_ADC_EOC6 /;"	d
AT91C_ADC_EOC6	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_ADC_EOC6 /;"	d
AT91C_ADC_EOC7	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_ADC_EOC7 /;"	d
AT91C_ADC_EOC7	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_ADC_EOC7 /;"	d
AT91C_ADC_EOC7	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_ADC_EOC7 /;"	d
AT91C_ADC_EOC7	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_ADC_EOC7 /;"	d
AT91C_ADC_EOC7	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_ADC_EOC7 /;"	d
AT91C_ADC_EOC7	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_ADC_EOC7 /;"	d
AT91C_ADC_EOC7	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_ADC_EOC7 /;"	d
AT91C_ADC_EOC7	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_ADC_EOC7 /;"	d
AT91C_ADC_GOVRE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_ADC_GOVRE /;"	d
AT91C_ADC_GOVRE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_ADC_GOVRE /;"	d
AT91C_ADC_GOVRE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_ADC_GOVRE /;"	d
AT91C_ADC_GOVRE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_ADC_GOVRE /;"	d
AT91C_ADC_GOVRE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_ADC_GOVRE /;"	d
AT91C_ADC_GOVRE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_ADC_GOVRE /;"	d
AT91C_ADC_GOVRE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_ADC_GOVRE /;"	d
AT91C_ADC_GOVRE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_ADC_GOVRE /;"	d
AT91C_ADC_IDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_ADC_IDR /;"	d
AT91C_ADC_IDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_ADC_IDR /;"	d
AT91C_ADC_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_ADC_IDR /;"	d
AT91C_ADC_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_ADC_IDR /;"	d
AT91C_ADC_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_ADC_IDR /;"	d
AT91C_ADC_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_ADC_IDR /;"	d
AT91C_ADC_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_ADC_IDR /;"	d
AT91C_ADC_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_ADC_IDR /;"	d
AT91C_ADC_IER	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_ADC_IER /;"	d
AT91C_ADC_IER	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_ADC_IER /;"	d
AT91C_ADC_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_ADC_IER /;"	d
AT91C_ADC_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_ADC_IER /;"	d
AT91C_ADC_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_ADC_IER /;"	d
AT91C_ADC_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_ADC_IER /;"	d
AT91C_ADC_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_ADC_IER /;"	d
AT91C_ADC_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_ADC_IER /;"	d
AT91C_ADC_IMR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_ADC_IMR /;"	d
AT91C_ADC_IMR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_ADC_IMR /;"	d
AT91C_ADC_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_ADC_IMR /;"	d
AT91C_ADC_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_ADC_IMR /;"	d
AT91C_ADC_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_ADC_IMR /;"	d
AT91C_ADC_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_ADC_IMR /;"	d
AT91C_ADC_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_ADC_IMR /;"	d
AT91C_ADC_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_ADC_IMR /;"	d
AT91C_ADC_LCDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_ADC_LCDR /;"	d
AT91C_ADC_LCDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_ADC_LCDR /;"	d
AT91C_ADC_LCDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_ADC_LCDR /;"	d
AT91C_ADC_LCDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_ADC_LCDR /;"	d
AT91C_ADC_LCDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_ADC_LCDR /;"	d
AT91C_ADC_LCDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_ADC_LCDR /;"	d
AT91C_ADC_LCDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_ADC_LCDR /;"	d
AT91C_ADC_LCDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_ADC_LCDR /;"	d
AT91C_ADC_LDATA	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_ADC_LDATA /;"	d
AT91C_ADC_LDATA	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_ADC_LDATA /;"	d
AT91C_ADC_LDATA	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_ADC_LDATA /;"	d
AT91C_ADC_LDATA	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_ADC_LDATA /;"	d
AT91C_ADC_LDATA	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_ADC_LDATA /;"	d
AT91C_ADC_LDATA	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_ADC_LDATA /;"	d
AT91C_ADC_LDATA	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_ADC_LDATA /;"	d
AT91C_ADC_LDATA	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_ADC_LDATA /;"	d
AT91C_ADC_LOWRES	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_ADC_LOWRES /;"	d
AT91C_ADC_LOWRES	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_ADC_LOWRES /;"	d
AT91C_ADC_LOWRES	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_ADC_LOWRES /;"	d
AT91C_ADC_LOWRES	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_ADC_LOWRES /;"	d
AT91C_ADC_LOWRES	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_ADC_LOWRES /;"	d
AT91C_ADC_LOWRES	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_ADC_LOWRES /;"	d
AT91C_ADC_LOWRES	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_ADC_LOWRES /;"	d
AT91C_ADC_LOWRES	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_ADC_LOWRES /;"	d
AT91C_ADC_LOWRES_10_BIT	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_ADC_LOWRES_10_BIT /;"	d
AT91C_ADC_LOWRES_10_BIT	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_ADC_LOWRES_10_BIT /;"	d
AT91C_ADC_LOWRES_10_BIT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_ADC_LOWRES_10_BIT /;"	d
AT91C_ADC_LOWRES_10_BIT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_ADC_LOWRES_10_BIT /;"	d
AT91C_ADC_LOWRES_10_BIT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_ADC_LOWRES_10_BIT /;"	d
AT91C_ADC_LOWRES_10_BIT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_ADC_LOWRES_10_BIT /;"	d
AT91C_ADC_LOWRES_10_BIT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_ADC_LOWRES_10_BIT /;"	d
AT91C_ADC_LOWRES_10_BIT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_ADC_LOWRES_10_BIT /;"	d
AT91C_ADC_LOWRES_8_BIT	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_ADC_LOWRES_8_BIT /;"	d
AT91C_ADC_LOWRES_8_BIT	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_ADC_LOWRES_8_BIT /;"	d
AT91C_ADC_LOWRES_8_BIT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_ADC_LOWRES_8_BIT /;"	d
AT91C_ADC_LOWRES_8_BIT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_ADC_LOWRES_8_BIT /;"	d
AT91C_ADC_LOWRES_8_BIT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_ADC_LOWRES_8_BIT /;"	d
AT91C_ADC_LOWRES_8_BIT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_ADC_LOWRES_8_BIT /;"	d
AT91C_ADC_LOWRES_8_BIT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_ADC_LOWRES_8_BIT /;"	d
AT91C_ADC_LOWRES_8_BIT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_ADC_LOWRES_8_BIT /;"	d
AT91C_ADC_MR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_ADC_MR /;"	d
AT91C_ADC_MR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_ADC_MR /;"	d
AT91C_ADC_MR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_ADC_MR /;"	d
AT91C_ADC_MR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_ADC_MR /;"	d
AT91C_ADC_MR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_ADC_MR /;"	d
AT91C_ADC_MR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_ADC_MR /;"	d
AT91C_ADC_MR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_ADC_MR /;"	d
AT91C_ADC_MR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_ADC_MR /;"	d
AT91C_ADC_OVRE0	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_ADC_OVRE0 /;"	d
AT91C_ADC_OVRE0	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_ADC_OVRE0 /;"	d
AT91C_ADC_OVRE0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_ADC_OVRE0 /;"	d
AT91C_ADC_OVRE0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_ADC_OVRE0 /;"	d
AT91C_ADC_OVRE0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_ADC_OVRE0 /;"	d
AT91C_ADC_OVRE0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_ADC_OVRE0 /;"	d
AT91C_ADC_OVRE0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_ADC_OVRE0 /;"	d
AT91C_ADC_OVRE0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_ADC_OVRE0 /;"	d
AT91C_ADC_OVRE1	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_ADC_OVRE1 /;"	d
AT91C_ADC_OVRE1	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_ADC_OVRE1 /;"	d
AT91C_ADC_OVRE1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_ADC_OVRE1 /;"	d
AT91C_ADC_OVRE1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_ADC_OVRE1 /;"	d
AT91C_ADC_OVRE1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_ADC_OVRE1 /;"	d
AT91C_ADC_OVRE1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_ADC_OVRE1 /;"	d
AT91C_ADC_OVRE1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_ADC_OVRE1 /;"	d
AT91C_ADC_OVRE1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_ADC_OVRE1 /;"	d
AT91C_ADC_OVRE2	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_ADC_OVRE2 /;"	d
AT91C_ADC_OVRE2	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_ADC_OVRE2 /;"	d
AT91C_ADC_OVRE2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_ADC_OVRE2 /;"	d
AT91C_ADC_OVRE2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_ADC_OVRE2 /;"	d
AT91C_ADC_OVRE2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_ADC_OVRE2 /;"	d
AT91C_ADC_OVRE2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_ADC_OVRE2 /;"	d
AT91C_ADC_OVRE2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_ADC_OVRE2 /;"	d
AT91C_ADC_OVRE2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_ADC_OVRE2 /;"	d
AT91C_ADC_OVRE3	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_ADC_OVRE3 /;"	d
AT91C_ADC_OVRE3	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_ADC_OVRE3 /;"	d
AT91C_ADC_OVRE3	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_ADC_OVRE3 /;"	d
AT91C_ADC_OVRE3	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_ADC_OVRE3 /;"	d
AT91C_ADC_OVRE3	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_ADC_OVRE3 /;"	d
AT91C_ADC_OVRE3	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_ADC_OVRE3 /;"	d
AT91C_ADC_OVRE3	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_ADC_OVRE3 /;"	d
AT91C_ADC_OVRE3	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_ADC_OVRE3 /;"	d
AT91C_ADC_OVRE4	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_ADC_OVRE4 /;"	d
AT91C_ADC_OVRE4	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_ADC_OVRE4 /;"	d
AT91C_ADC_OVRE4	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_ADC_OVRE4 /;"	d
AT91C_ADC_OVRE4	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_ADC_OVRE4 /;"	d
AT91C_ADC_OVRE4	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_ADC_OVRE4 /;"	d
AT91C_ADC_OVRE4	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_ADC_OVRE4 /;"	d
AT91C_ADC_OVRE4	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_ADC_OVRE4 /;"	d
AT91C_ADC_OVRE4	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_ADC_OVRE4 /;"	d
AT91C_ADC_OVRE5	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_ADC_OVRE5 /;"	d
AT91C_ADC_OVRE5	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_ADC_OVRE5 /;"	d
AT91C_ADC_OVRE5	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_ADC_OVRE5 /;"	d
AT91C_ADC_OVRE5	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_ADC_OVRE5 /;"	d
AT91C_ADC_OVRE5	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_ADC_OVRE5 /;"	d
AT91C_ADC_OVRE5	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_ADC_OVRE5 /;"	d
AT91C_ADC_OVRE5	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_ADC_OVRE5 /;"	d
AT91C_ADC_OVRE5	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_ADC_OVRE5 /;"	d
AT91C_ADC_OVRE6	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_ADC_OVRE6 /;"	d
AT91C_ADC_OVRE6	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_ADC_OVRE6 /;"	d
AT91C_ADC_OVRE6	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_ADC_OVRE6 /;"	d
AT91C_ADC_OVRE6	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_ADC_OVRE6 /;"	d
AT91C_ADC_OVRE6	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_ADC_OVRE6 /;"	d
AT91C_ADC_OVRE6	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_ADC_OVRE6 /;"	d
AT91C_ADC_OVRE6	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_ADC_OVRE6 /;"	d
AT91C_ADC_OVRE6	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_ADC_OVRE6 /;"	d
AT91C_ADC_OVRE7	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_ADC_OVRE7 /;"	d
AT91C_ADC_OVRE7	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_ADC_OVRE7 /;"	d
AT91C_ADC_OVRE7	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_ADC_OVRE7 /;"	d
AT91C_ADC_OVRE7	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_ADC_OVRE7 /;"	d
AT91C_ADC_OVRE7	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_ADC_OVRE7 /;"	d
AT91C_ADC_OVRE7	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_ADC_OVRE7 /;"	d
AT91C_ADC_OVRE7	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_ADC_OVRE7 /;"	d
AT91C_ADC_OVRE7	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_ADC_OVRE7 /;"	d
AT91C_ADC_PRESCAL	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_ADC_PRESCAL /;"	d
AT91C_ADC_PRESCAL	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_ADC_PRESCAL /;"	d
AT91C_ADC_PRESCAL	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_ADC_PRESCAL /;"	d
AT91C_ADC_PRESCAL	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_ADC_PRESCAL /;"	d
AT91C_ADC_PRESCAL	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_ADC_PRESCAL /;"	d
AT91C_ADC_PRESCAL	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_ADC_PRESCAL /;"	d
AT91C_ADC_PRESCAL	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_ADC_PRESCAL /;"	d
AT91C_ADC_PRESCAL	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_ADC_PRESCAL /;"	d
AT91C_ADC_PTCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_ADC_PTCR /;"	d
AT91C_ADC_PTCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_ADC_PTCR /;"	d
AT91C_ADC_PTCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_ADC_PTCR /;"	d
AT91C_ADC_PTCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_ADC_PTCR /;"	d
AT91C_ADC_PTCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_ADC_PTCR /;"	d
AT91C_ADC_PTCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_ADC_PTCR /;"	d
AT91C_ADC_PTCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_ADC_PTCR /;"	d
AT91C_ADC_PTCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_ADC_PTCR /;"	d
AT91C_ADC_PTSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_ADC_PTSR /;"	d
AT91C_ADC_PTSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_ADC_PTSR /;"	d
AT91C_ADC_PTSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_ADC_PTSR /;"	d
AT91C_ADC_PTSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_ADC_PTSR /;"	d
AT91C_ADC_PTSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_ADC_PTSR /;"	d
AT91C_ADC_PTSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_ADC_PTSR /;"	d
AT91C_ADC_PTSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_ADC_PTSR /;"	d
AT91C_ADC_PTSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_ADC_PTSR /;"	d
AT91C_ADC_RCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_ADC_RCR /;"	d
AT91C_ADC_RCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_ADC_RCR /;"	d
AT91C_ADC_RCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_ADC_RCR /;"	d
AT91C_ADC_RCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_ADC_RCR /;"	d
AT91C_ADC_RCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_ADC_RCR /;"	d
AT91C_ADC_RCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_ADC_RCR /;"	d
AT91C_ADC_RCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_ADC_RCR /;"	d
AT91C_ADC_RCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_ADC_RCR /;"	d
AT91C_ADC_RNCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_ADC_RNCR /;"	d
AT91C_ADC_RNCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_ADC_RNCR /;"	d
AT91C_ADC_RNCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_ADC_RNCR /;"	d
AT91C_ADC_RNCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_ADC_RNCR /;"	d
AT91C_ADC_RNCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_ADC_RNCR /;"	d
AT91C_ADC_RNCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_ADC_RNCR /;"	d
AT91C_ADC_RNCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_ADC_RNCR /;"	d
AT91C_ADC_RNCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_ADC_RNCR /;"	d
AT91C_ADC_RNPR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_ADC_RNPR /;"	d
AT91C_ADC_RNPR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_ADC_RNPR /;"	d
AT91C_ADC_RNPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_ADC_RNPR /;"	d
AT91C_ADC_RNPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_ADC_RNPR /;"	d
AT91C_ADC_RNPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_ADC_RNPR /;"	d
AT91C_ADC_RNPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_ADC_RNPR /;"	d
AT91C_ADC_RNPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_ADC_RNPR /;"	d
AT91C_ADC_RNPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_ADC_RNPR /;"	d
AT91C_ADC_RPR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_ADC_RPR /;"	d
AT91C_ADC_RPR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_ADC_RPR /;"	d
AT91C_ADC_RPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_ADC_RPR /;"	d
AT91C_ADC_RPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_ADC_RPR /;"	d
AT91C_ADC_RPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_ADC_RPR /;"	d
AT91C_ADC_RPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_ADC_RPR /;"	d
AT91C_ADC_RPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_ADC_RPR /;"	d
AT91C_ADC_RPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_ADC_RPR /;"	d
AT91C_ADC_RXBUFF	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_ADC_RXBUFF /;"	d
AT91C_ADC_RXBUFF	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_ADC_RXBUFF /;"	d
AT91C_ADC_RXBUFF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_ADC_RXBUFF /;"	d
AT91C_ADC_RXBUFF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_ADC_RXBUFF /;"	d
AT91C_ADC_RXBUFF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_ADC_RXBUFF /;"	d
AT91C_ADC_RXBUFF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_ADC_RXBUFF /;"	d
AT91C_ADC_RXBUFF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_ADC_RXBUFF /;"	d
AT91C_ADC_RXBUFF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_ADC_RXBUFF /;"	d
AT91C_ADC_SHTIM	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_ADC_SHTIM /;"	d
AT91C_ADC_SHTIM	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_ADC_SHTIM /;"	d
AT91C_ADC_SHTIM	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_ADC_SHTIM /;"	d
AT91C_ADC_SHTIM	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_ADC_SHTIM /;"	d
AT91C_ADC_SHTIM	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_ADC_SHTIM /;"	d
AT91C_ADC_SHTIM	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_ADC_SHTIM /;"	d
AT91C_ADC_SHTIM	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_ADC_SHTIM /;"	d
AT91C_ADC_SHTIM	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_ADC_SHTIM /;"	d
AT91C_ADC_SLEEP	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_ADC_SLEEP /;"	d
AT91C_ADC_SLEEP	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_ADC_SLEEP /;"	d
AT91C_ADC_SLEEP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_ADC_SLEEP /;"	d
AT91C_ADC_SLEEP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_ADC_SLEEP /;"	d
AT91C_ADC_SLEEP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_ADC_SLEEP /;"	d
AT91C_ADC_SLEEP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_ADC_SLEEP /;"	d
AT91C_ADC_SLEEP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_ADC_SLEEP /;"	d
AT91C_ADC_SLEEP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_ADC_SLEEP /;"	d
AT91C_ADC_SLEEP_MODE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_ADC_SLEEP_MODE /;"	d
AT91C_ADC_SLEEP_MODE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_ADC_SLEEP_MODE /;"	d
AT91C_ADC_SLEEP_MODE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_ADC_SLEEP_MODE /;"	d
AT91C_ADC_SLEEP_MODE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_ADC_SLEEP_MODE /;"	d
AT91C_ADC_SLEEP_MODE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_ADC_SLEEP_MODE /;"	d
AT91C_ADC_SLEEP_MODE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_ADC_SLEEP_MODE /;"	d
AT91C_ADC_SLEEP_MODE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_ADC_SLEEP_MODE /;"	d
AT91C_ADC_SLEEP_MODE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_ADC_SLEEP_MODE /;"	d
AT91C_ADC_SLEEP_NORMAL_MODE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_ADC_SLEEP_NORMAL_MODE /;"	d
AT91C_ADC_SLEEP_NORMAL_MODE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_ADC_SLEEP_NORMAL_MODE /;"	d
AT91C_ADC_SLEEP_NORMAL_MODE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_ADC_SLEEP_NORMAL_MODE /;"	d
AT91C_ADC_SLEEP_NORMAL_MODE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_ADC_SLEEP_NORMAL_MODE /;"	d
AT91C_ADC_SLEEP_NORMAL_MODE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_ADC_SLEEP_NORMAL_MODE /;"	d
AT91C_ADC_SLEEP_NORMAL_MODE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_ADC_SLEEP_NORMAL_MODE /;"	d
AT91C_ADC_SLEEP_NORMAL_MODE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_ADC_SLEEP_NORMAL_MODE /;"	d
AT91C_ADC_SLEEP_NORMAL_MODE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_ADC_SLEEP_NORMAL_MODE /;"	d
AT91C_ADC_SR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_ADC_SR /;"	d
AT91C_ADC_SR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_ADC_SR /;"	d
AT91C_ADC_SR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_ADC_SR /;"	d
AT91C_ADC_SR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_ADC_SR /;"	d
AT91C_ADC_SR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_ADC_SR /;"	d
AT91C_ADC_SR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_ADC_SR /;"	d
AT91C_ADC_SR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_ADC_SR /;"	d
AT91C_ADC_SR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_ADC_SR /;"	d
AT91C_ADC_START	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_ADC_START /;"	d
AT91C_ADC_START	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_ADC_START /;"	d
AT91C_ADC_START	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_ADC_START /;"	d
AT91C_ADC_START	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_ADC_START /;"	d
AT91C_ADC_START	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_ADC_START /;"	d
AT91C_ADC_START	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_ADC_START /;"	d
AT91C_ADC_START	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_ADC_START /;"	d
AT91C_ADC_START	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_ADC_START /;"	d
AT91C_ADC_STARTUP	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_ADC_STARTUP /;"	d
AT91C_ADC_STARTUP	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_ADC_STARTUP /;"	d
AT91C_ADC_STARTUP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_ADC_STARTUP /;"	d
AT91C_ADC_STARTUP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_ADC_STARTUP /;"	d
AT91C_ADC_STARTUP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_ADC_STARTUP /;"	d
AT91C_ADC_STARTUP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_ADC_STARTUP /;"	d
AT91C_ADC_STARTUP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_ADC_STARTUP /;"	d
AT91C_ADC_STARTUP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_ADC_STARTUP /;"	d
AT91C_ADC_SWRST	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_ADC_SWRST /;"	d
AT91C_ADC_SWRST	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_ADC_SWRST /;"	d
AT91C_ADC_SWRST	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_ADC_SWRST /;"	d
AT91C_ADC_SWRST	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_ADC_SWRST /;"	d
AT91C_ADC_SWRST	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_ADC_SWRST /;"	d
AT91C_ADC_SWRST	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_ADC_SWRST /;"	d
AT91C_ADC_SWRST	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_ADC_SWRST /;"	d
AT91C_ADC_SWRST	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_ADC_SWRST /;"	d
AT91C_ADC_TCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_ADC_TCR /;"	d
AT91C_ADC_TCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_ADC_TCR /;"	d
AT91C_ADC_TCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_ADC_TCR /;"	d
AT91C_ADC_TCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_ADC_TCR /;"	d
AT91C_ADC_TCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_ADC_TCR /;"	d
AT91C_ADC_TCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_ADC_TCR /;"	d
AT91C_ADC_TCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_ADC_TCR /;"	d
AT91C_ADC_TCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_ADC_TCR /;"	d
AT91C_ADC_TNCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_ADC_TNCR /;"	d
AT91C_ADC_TNCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_ADC_TNCR /;"	d
AT91C_ADC_TNCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_ADC_TNCR /;"	d
AT91C_ADC_TNCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_ADC_TNCR /;"	d
AT91C_ADC_TNCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_ADC_TNCR /;"	d
AT91C_ADC_TNCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_ADC_TNCR /;"	d
AT91C_ADC_TNCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_ADC_TNCR /;"	d
AT91C_ADC_TNCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_ADC_TNCR /;"	d
AT91C_ADC_TNPR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_ADC_TNPR /;"	d
AT91C_ADC_TNPR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_ADC_TNPR /;"	d
AT91C_ADC_TNPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_ADC_TNPR /;"	d
AT91C_ADC_TNPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_ADC_TNPR /;"	d
AT91C_ADC_TNPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_ADC_TNPR /;"	d
AT91C_ADC_TNPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_ADC_TNPR /;"	d
AT91C_ADC_TNPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_ADC_TNPR /;"	d
AT91C_ADC_TNPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_ADC_TNPR /;"	d
AT91C_ADC_TPR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_ADC_TPR /;"	d
AT91C_ADC_TPR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_ADC_TPR /;"	d
AT91C_ADC_TPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_ADC_TPR /;"	d
AT91C_ADC_TPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_ADC_TPR /;"	d
AT91C_ADC_TPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_ADC_TPR /;"	d
AT91C_ADC_TPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_ADC_TPR /;"	d
AT91C_ADC_TPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_ADC_TPR /;"	d
AT91C_ADC_TPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_ADC_TPR /;"	d
AT91C_ADC_TRGEN	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_ADC_TRGEN /;"	d
AT91C_ADC_TRGEN	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_ADC_TRGEN /;"	d
AT91C_ADC_TRGEN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_ADC_TRGEN /;"	d
AT91C_ADC_TRGEN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_ADC_TRGEN /;"	d
AT91C_ADC_TRGEN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_ADC_TRGEN /;"	d
AT91C_ADC_TRGEN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_ADC_TRGEN /;"	d
AT91C_ADC_TRGEN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_ADC_TRGEN /;"	d
AT91C_ADC_TRGEN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_ADC_TRGEN /;"	d
AT91C_ADC_TRGEN_DIS	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_ADC_TRGEN_DIS /;"	d
AT91C_ADC_TRGEN_DIS	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_ADC_TRGEN_DIS /;"	d
AT91C_ADC_TRGEN_DIS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_ADC_TRGEN_DIS /;"	d
AT91C_ADC_TRGEN_DIS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_ADC_TRGEN_DIS /;"	d
AT91C_ADC_TRGEN_DIS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_ADC_TRGEN_DIS /;"	d
AT91C_ADC_TRGEN_DIS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_ADC_TRGEN_DIS /;"	d
AT91C_ADC_TRGEN_DIS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_ADC_TRGEN_DIS /;"	d
AT91C_ADC_TRGEN_DIS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_ADC_TRGEN_DIS /;"	d
AT91C_ADC_TRGEN_EN	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_ADC_TRGEN_EN /;"	d
AT91C_ADC_TRGEN_EN	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_ADC_TRGEN_EN /;"	d
AT91C_ADC_TRGEN_EN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_ADC_TRGEN_EN /;"	d
AT91C_ADC_TRGEN_EN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_ADC_TRGEN_EN /;"	d
AT91C_ADC_TRGEN_EN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_ADC_TRGEN_EN /;"	d
AT91C_ADC_TRGEN_EN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_ADC_TRGEN_EN /;"	d
AT91C_ADC_TRGEN_EN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_ADC_TRGEN_EN /;"	d
AT91C_ADC_TRGEN_EN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_ADC_TRGEN_EN /;"	d
AT91C_ADC_TRGSEL	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_ADC_TRGSEL /;"	d
AT91C_ADC_TRGSEL	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_ADC_TRGSEL /;"	d
AT91C_ADC_TRGSEL	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_ADC_TRGSEL /;"	d
AT91C_ADC_TRGSEL	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_ADC_TRGSEL /;"	d
AT91C_ADC_TRGSEL	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_ADC_TRGSEL /;"	d
AT91C_ADC_TRGSEL	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_ADC_TRGSEL /;"	d
AT91C_ADC_TRGSEL	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_ADC_TRGSEL /;"	d
AT91C_ADC_TRGSEL	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_ADC_TRGSEL /;"	d
AT91C_ADC_TRGSEL_EXT	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_ADC_TRGSEL_EXT /;"	d
AT91C_ADC_TRGSEL_EXT	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_ADC_TRGSEL_EXT /;"	d
AT91C_ADC_TRGSEL_EXT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_ADC_TRGSEL_EXT /;"	d
AT91C_ADC_TRGSEL_EXT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_ADC_TRGSEL_EXT /;"	d
AT91C_ADC_TRGSEL_EXT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_ADC_TRGSEL_EXT /;"	d
AT91C_ADC_TRGSEL_EXT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_ADC_TRGSEL_EXT /;"	d
AT91C_ADC_TRGSEL_EXT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_ADC_TRGSEL_EXT /;"	d
AT91C_ADC_TRGSEL_EXT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_ADC_TRGSEL_EXT /;"	d
AT91C_ADC_TRGSEL_TIOA0	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_ADC_TRGSEL_TIOA0 /;"	d
AT91C_ADC_TRGSEL_TIOA0	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_ADC_TRGSEL_TIOA0 /;"	d
AT91C_ADC_TRGSEL_TIOA0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_ADC_TRGSEL_TIOA0 /;"	d
AT91C_ADC_TRGSEL_TIOA0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_ADC_TRGSEL_TIOA0 /;"	d
AT91C_ADC_TRGSEL_TIOA0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_ADC_TRGSEL_TIOA0 /;"	d
AT91C_ADC_TRGSEL_TIOA0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_ADC_TRGSEL_TIOA0 /;"	d
AT91C_ADC_TRGSEL_TIOA0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_ADC_TRGSEL_TIOA0 /;"	d
AT91C_ADC_TRGSEL_TIOA0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_ADC_TRGSEL_TIOA0 /;"	d
AT91C_ADC_TRGSEL_TIOA1	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_ADC_TRGSEL_TIOA1 /;"	d
AT91C_ADC_TRGSEL_TIOA1	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_ADC_TRGSEL_TIOA1 /;"	d
AT91C_ADC_TRGSEL_TIOA1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_ADC_TRGSEL_TIOA1 /;"	d
AT91C_ADC_TRGSEL_TIOA1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_ADC_TRGSEL_TIOA1 /;"	d
AT91C_ADC_TRGSEL_TIOA1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_ADC_TRGSEL_TIOA1 /;"	d
AT91C_ADC_TRGSEL_TIOA1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_ADC_TRGSEL_TIOA1 /;"	d
AT91C_ADC_TRGSEL_TIOA1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_ADC_TRGSEL_TIOA1 /;"	d
AT91C_ADC_TRGSEL_TIOA1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_ADC_TRGSEL_TIOA1 /;"	d
AT91C_ADC_TRGSEL_TIOA2	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_ADC_TRGSEL_TIOA2 /;"	d
AT91C_ADC_TRGSEL_TIOA2	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_ADC_TRGSEL_TIOA2 /;"	d
AT91C_ADC_TRGSEL_TIOA2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_ADC_TRGSEL_TIOA2 /;"	d
AT91C_ADC_TRGSEL_TIOA2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_ADC_TRGSEL_TIOA2 /;"	d
AT91C_ADC_TRGSEL_TIOA2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_ADC_TRGSEL_TIOA2 /;"	d
AT91C_ADC_TRGSEL_TIOA2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_ADC_TRGSEL_TIOA2 /;"	d
AT91C_ADC_TRGSEL_TIOA2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_ADC_TRGSEL_TIOA2 /;"	d
AT91C_ADC_TRGSEL_TIOA2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_ADC_TRGSEL_TIOA2 /;"	d
AT91C_ADC_TRGSEL_TIOA3	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_ADC_TRGSEL_TIOA3 /;"	d
AT91C_ADC_TRGSEL_TIOA3	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_ADC_TRGSEL_TIOA3 /;"	d
AT91C_ADC_TRGSEL_TIOA3	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_ADC_TRGSEL_TIOA3 /;"	d
AT91C_ADC_TRGSEL_TIOA3	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_ADC_TRGSEL_TIOA3 /;"	d
AT91C_ADC_TRGSEL_TIOA3	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_ADC_TRGSEL_TIOA3 /;"	d
AT91C_ADC_TRGSEL_TIOA3	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_ADC_TRGSEL_TIOA3 /;"	d
AT91C_ADC_TRGSEL_TIOA3	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_ADC_TRGSEL_TIOA3 /;"	d
AT91C_ADC_TRGSEL_TIOA3	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_ADC_TRGSEL_TIOA3 /;"	d
AT91C_ADC_TRGSEL_TIOA4	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_ADC_TRGSEL_TIOA4 /;"	d
AT91C_ADC_TRGSEL_TIOA4	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_ADC_TRGSEL_TIOA4 /;"	d
AT91C_ADC_TRGSEL_TIOA4	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_ADC_TRGSEL_TIOA4 /;"	d
AT91C_ADC_TRGSEL_TIOA4	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_ADC_TRGSEL_TIOA4 /;"	d
AT91C_ADC_TRGSEL_TIOA4	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_ADC_TRGSEL_TIOA4 /;"	d
AT91C_ADC_TRGSEL_TIOA4	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_ADC_TRGSEL_TIOA4 /;"	d
AT91C_ADC_TRGSEL_TIOA4	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_ADC_TRGSEL_TIOA4 /;"	d
AT91C_ADC_TRGSEL_TIOA4	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_ADC_TRGSEL_TIOA4 /;"	d
AT91C_ADC_TRGSEL_TIOA5	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_ADC_TRGSEL_TIOA5 /;"	d
AT91C_ADC_TRGSEL_TIOA5	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_ADC_TRGSEL_TIOA5 /;"	d
AT91C_ADC_TRGSEL_TIOA5	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_ADC_TRGSEL_TIOA5 /;"	d
AT91C_ADC_TRGSEL_TIOA5	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_ADC_TRGSEL_TIOA5 /;"	d
AT91C_ADC_TRGSEL_TIOA5	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_ADC_TRGSEL_TIOA5 /;"	d
AT91C_ADC_TRGSEL_TIOA5	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_ADC_TRGSEL_TIOA5 /;"	d
AT91C_ADC_TRGSEL_TIOA5	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_ADC_TRGSEL_TIOA5 /;"	d
AT91C_ADC_TRGSEL_TIOA5	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_ADC_TRGSEL_TIOA5 /;"	d
AT91C_AES_CFBS	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_AES_CFBS /;"	d
AT91C_AES_CFBS	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_AES_CFBS /;"	d
AT91C_AES_CFBS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_AES_CFBS /;"	d
AT91C_AES_CFBS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_AES_CFBS /;"	d
AT91C_AES_CFBS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_AES_CFBS /;"	d
AT91C_AES_CFBS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_AES_CFBS /;"	d
AT91C_AES_CFBS_128_BIT	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_AES_CFBS_128_BIT /;"	d
AT91C_AES_CFBS_128_BIT	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_AES_CFBS_128_BIT /;"	d
AT91C_AES_CFBS_128_BIT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_AES_CFBS_128_BIT /;"	d
AT91C_AES_CFBS_128_BIT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_AES_CFBS_128_BIT /;"	d
AT91C_AES_CFBS_128_BIT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_AES_CFBS_128_BIT /;"	d
AT91C_AES_CFBS_128_BIT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_AES_CFBS_128_BIT /;"	d
AT91C_AES_CFBS_16_BIT	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_AES_CFBS_16_BIT /;"	d
AT91C_AES_CFBS_16_BIT	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_AES_CFBS_16_BIT /;"	d
AT91C_AES_CFBS_16_BIT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_AES_CFBS_16_BIT /;"	d
AT91C_AES_CFBS_16_BIT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_AES_CFBS_16_BIT /;"	d
AT91C_AES_CFBS_16_BIT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_AES_CFBS_16_BIT /;"	d
AT91C_AES_CFBS_16_BIT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_AES_CFBS_16_BIT /;"	d
AT91C_AES_CFBS_32_BIT	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_AES_CFBS_32_BIT /;"	d
AT91C_AES_CFBS_32_BIT	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_AES_CFBS_32_BIT /;"	d
AT91C_AES_CFBS_32_BIT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_AES_CFBS_32_BIT /;"	d
AT91C_AES_CFBS_32_BIT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_AES_CFBS_32_BIT /;"	d
AT91C_AES_CFBS_32_BIT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_AES_CFBS_32_BIT /;"	d
AT91C_AES_CFBS_32_BIT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_AES_CFBS_32_BIT /;"	d
AT91C_AES_CFBS_64_BIT	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_AES_CFBS_64_BIT /;"	d
AT91C_AES_CFBS_64_BIT	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_AES_CFBS_64_BIT /;"	d
AT91C_AES_CFBS_64_BIT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_AES_CFBS_64_BIT /;"	d
AT91C_AES_CFBS_64_BIT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_AES_CFBS_64_BIT /;"	d
AT91C_AES_CFBS_64_BIT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_AES_CFBS_64_BIT /;"	d
AT91C_AES_CFBS_64_BIT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_AES_CFBS_64_BIT /;"	d
AT91C_AES_CFBS_8_BIT	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_AES_CFBS_8_BIT /;"	d
AT91C_AES_CFBS_8_BIT	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_AES_CFBS_8_BIT /;"	d
AT91C_AES_CFBS_8_BIT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_AES_CFBS_8_BIT /;"	d
AT91C_AES_CFBS_8_BIT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_AES_CFBS_8_BIT /;"	d
AT91C_AES_CFBS_8_BIT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_AES_CFBS_8_BIT /;"	d
AT91C_AES_CFBS_8_BIT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_AES_CFBS_8_BIT /;"	d
AT91C_AES_CIPHER	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_AES_CIPHER /;"	d
AT91C_AES_CIPHER	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_AES_CIPHER /;"	d
AT91C_AES_CIPHER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_AES_CIPHER /;"	d
AT91C_AES_CIPHER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_AES_CIPHER /;"	d
AT91C_AES_CIPHER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_AES_CIPHER /;"	d
AT91C_AES_CIPHER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_AES_CIPHER /;"	d
AT91C_AES_CKEY	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_AES_CKEY /;"	d
AT91C_AES_CKEY	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_AES_CKEY /;"	d
AT91C_AES_CKEY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_AES_CKEY /;"	d
AT91C_AES_CKEY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_AES_CKEY /;"	d
AT91C_AES_CKEY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_AES_CKEY /;"	d
AT91C_AES_CKEY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_AES_CKEY /;"	d
AT91C_AES_CR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_AES_CR /;"	d
AT91C_AES_CR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_AES_CR /;"	d
AT91C_AES_CR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_AES_CR /;"	d
AT91C_AES_CR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_AES_CR /;"	d
AT91C_AES_CR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_AES_CR /;"	d
AT91C_AES_CR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_AES_CR /;"	d
AT91C_AES_CTYPE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_AES_CTYPE /;"	d
AT91C_AES_CTYPE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_AES_CTYPE /;"	d
AT91C_AES_CTYPE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_AES_CTYPE /;"	d
AT91C_AES_CTYPE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_AES_CTYPE /;"	d
AT91C_AES_CTYPE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_AES_CTYPE /;"	d
AT91C_AES_CTYPE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_AES_CTYPE /;"	d
AT91C_AES_CTYPE_TYPE1_EN	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_AES_CTYPE_TYPE1_EN /;"	d
AT91C_AES_CTYPE_TYPE1_EN	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_AES_CTYPE_TYPE1_EN /;"	d
AT91C_AES_CTYPE_TYPE1_EN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_AES_CTYPE_TYPE1_EN /;"	d
AT91C_AES_CTYPE_TYPE1_EN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_AES_CTYPE_TYPE1_EN /;"	d
AT91C_AES_CTYPE_TYPE1_EN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_AES_CTYPE_TYPE1_EN /;"	d
AT91C_AES_CTYPE_TYPE1_EN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_AES_CTYPE_TYPE1_EN /;"	d
AT91C_AES_CTYPE_TYPE2_EN	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_AES_CTYPE_TYPE2_EN /;"	d
AT91C_AES_CTYPE_TYPE2_EN	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_AES_CTYPE_TYPE2_EN /;"	d
AT91C_AES_CTYPE_TYPE2_EN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_AES_CTYPE_TYPE2_EN /;"	d
AT91C_AES_CTYPE_TYPE2_EN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_AES_CTYPE_TYPE2_EN /;"	d
AT91C_AES_CTYPE_TYPE2_EN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_AES_CTYPE_TYPE2_EN /;"	d
AT91C_AES_CTYPE_TYPE2_EN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_AES_CTYPE_TYPE2_EN /;"	d
AT91C_AES_CTYPE_TYPE3_EN	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_AES_CTYPE_TYPE3_EN /;"	d
AT91C_AES_CTYPE_TYPE3_EN	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_AES_CTYPE_TYPE3_EN /;"	d
AT91C_AES_CTYPE_TYPE3_EN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_AES_CTYPE_TYPE3_EN /;"	d
AT91C_AES_CTYPE_TYPE3_EN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_AES_CTYPE_TYPE3_EN /;"	d
AT91C_AES_CTYPE_TYPE3_EN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_AES_CTYPE_TYPE3_EN /;"	d
AT91C_AES_CTYPE_TYPE3_EN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_AES_CTYPE_TYPE3_EN /;"	d
AT91C_AES_CTYPE_TYPE4_EN	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_AES_CTYPE_TYPE4_EN /;"	d
AT91C_AES_CTYPE_TYPE4_EN	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_AES_CTYPE_TYPE4_EN /;"	d
AT91C_AES_CTYPE_TYPE4_EN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_AES_CTYPE_TYPE4_EN /;"	d
AT91C_AES_CTYPE_TYPE4_EN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_AES_CTYPE_TYPE4_EN /;"	d
AT91C_AES_CTYPE_TYPE4_EN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_AES_CTYPE_TYPE4_EN /;"	d
AT91C_AES_CTYPE_TYPE4_EN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_AES_CTYPE_TYPE4_EN /;"	d
AT91C_AES_CTYPE_TYPE5_EN	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_AES_CTYPE_TYPE5_EN /;"	d
AT91C_AES_CTYPE_TYPE5_EN	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_AES_CTYPE_TYPE5_EN /;"	d
AT91C_AES_CTYPE_TYPE5_EN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_AES_CTYPE_TYPE5_EN /;"	d
AT91C_AES_CTYPE_TYPE5_EN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_AES_CTYPE_TYPE5_EN /;"	d
AT91C_AES_CTYPE_TYPE5_EN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_AES_CTYPE_TYPE5_EN /;"	d
AT91C_AES_CTYPE_TYPE5_EN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_AES_CTYPE_TYPE5_EN /;"	d
AT91C_AES_DATRDY	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_AES_DATRDY /;"	d
AT91C_AES_DATRDY	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_AES_DATRDY /;"	d
AT91C_AES_DATRDY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_AES_DATRDY /;"	d
AT91C_AES_DATRDY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_AES_DATRDY /;"	d
AT91C_AES_DATRDY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_AES_DATRDY /;"	d
AT91C_AES_DATRDY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_AES_DATRDY /;"	d
AT91C_AES_ENDRX	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_AES_ENDRX /;"	d
AT91C_AES_ENDRX	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_AES_ENDRX /;"	d
AT91C_AES_ENDRX	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_AES_ENDRX /;"	d
AT91C_AES_ENDRX	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_AES_ENDRX /;"	d
AT91C_AES_ENDRX	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_AES_ENDRX /;"	d
AT91C_AES_ENDRX	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_AES_ENDRX /;"	d
AT91C_AES_ENDTX	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_AES_ENDTX /;"	d
AT91C_AES_ENDTX	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_AES_ENDTX /;"	d
AT91C_AES_ENDTX	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_AES_ENDTX /;"	d
AT91C_AES_ENDTX	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_AES_ENDTX /;"	d
AT91C_AES_ENDTX	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_AES_ENDTX /;"	d
AT91C_AES_ENDTX	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_AES_ENDTX /;"	d
AT91C_AES_IDATAxR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_AES_IDATAxR /;"	d
AT91C_AES_IDATAxR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_AES_IDATAxR /;"	d
AT91C_AES_IDATAxR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_AES_IDATAxR /;"	d
AT91C_AES_IDATAxR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_AES_IDATAxR /;"	d
AT91C_AES_IDATAxR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_AES_IDATAxR /;"	d
AT91C_AES_IDATAxR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_AES_IDATAxR /;"	d
AT91C_AES_IDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_AES_IDR /;"	d
AT91C_AES_IDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_AES_IDR /;"	d
AT91C_AES_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_AES_IDR /;"	d
AT91C_AES_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_AES_IDR /;"	d
AT91C_AES_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_AES_IDR /;"	d
AT91C_AES_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_AES_IDR /;"	d
AT91C_AES_IER	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_AES_IER /;"	d
AT91C_AES_IER	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_AES_IER /;"	d
AT91C_AES_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_AES_IER /;"	d
AT91C_AES_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_AES_IER /;"	d
AT91C_AES_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_AES_IER /;"	d
AT91C_AES_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_AES_IER /;"	d
AT91C_AES_IMR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_AES_IMR /;"	d
AT91C_AES_IMR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_AES_IMR /;"	d
AT91C_AES_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_AES_IMR /;"	d
AT91C_AES_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_AES_IMR /;"	d
AT91C_AES_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_AES_IMR /;"	d
AT91C_AES_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_AES_IMR /;"	d
AT91C_AES_ISR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_AES_ISR /;"	d
AT91C_AES_ISR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_AES_ISR /;"	d
AT91C_AES_ISR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_AES_ISR /;"	d
AT91C_AES_ISR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_AES_ISR /;"	d
AT91C_AES_ISR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_AES_ISR /;"	d
AT91C_AES_ISR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_AES_ISR /;"	d
AT91C_AES_IVxR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_AES_IVxR /;"	d
AT91C_AES_IVxR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_AES_IVxR /;"	d
AT91C_AES_IVxR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_AES_IVxR /;"	d
AT91C_AES_IVxR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_AES_IVxR /;"	d
AT91C_AES_IVxR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_AES_IVxR /;"	d
AT91C_AES_IVxR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_AES_IVxR /;"	d
AT91C_AES_KEYWxR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_AES_KEYWxR /;"	d
AT91C_AES_KEYWxR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_AES_KEYWxR /;"	d
AT91C_AES_KEYWxR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_AES_KEYWxR /;"	d
AT91C_AES_KEYWxR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_AES_KEYWxR /;"	d
AT91C_AES_KEYWxR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_AES_KEYWxR /;"	d
AT91C_AES_KEYWxR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_AES_KEYWxR /;"	d
AT91C_AES_LOADSEED	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_AES_LOADSEED /;"	d
AT91C_AES_LOADSEED	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_AES_LOADSEED /;"	d
AT91C_AES_LOADSEED	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_AES_LOADSEED /;"	d
AT91C_AES_LOADSEED	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_AES_LOADSEED /;"	d
AT91C_AES_LOADSEED	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_AES_LOADSEED /;"	d
AT91C_AES_LOADSEED	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_AES_LOADSEED /;"	d
AT91C_AES_LOD	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_AES_LOD /;"	d
AT91C_AES_LOD	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_AES_LOD /;"	d
AT91C_AES_LOD	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_AES_LOD /;"	d
AT91C_AES_LOD	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_AES_LOD /;"	d
AT91C_AES_LOD	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_AES_LOD /;"	d
AT91C_AES_LOD	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_AES_LOD /;"	d
AT91C_AES_MR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_AES_MR /;"	d
AT91C_AES_MR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_AES_MR /;"	d
AT91C_AES_MR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_AES_MR /;"	d
AT91C_AES_MR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_AES_MR /;"	d
AT91C_AES_MR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_AES_MR /;"	d
AT91C_AES_MR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_AES_MR /;"	d
AT91C_AES_ODATAxR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_AES_ODATAxR /;"	d
AT91C_AES_ODATAxR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_AES_ODATAxR /;"	d
AT91C_AES_ODATAxR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_AES_ODATAxR /;"	d
AT91C_AES_ODATAxR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_AES_ODATAxR /;"	d
AT91C_AES_ODATAxR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_AES_ODATAxR /;"	d
AT91C_AES_ODATAxR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_AES_ODATAxR /;"	d
AT91C_AES_OPMOD	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_AES_OPMOD /;"	d
AT91C_AES_OPMOD	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_AES_OPMOD /;"	d
AT91C_AES_OPMOD	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_AES_OPMOD /;"	d
AT91C_AES_OPMOD	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_AES_OPMOD /;"	d
AT91C_AES_OPMOD	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_AES_OPMOD /;"	d
AT91C_AES_OPMOD	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_AES_OPMOD /;"	d
AT91C_AES_OPMOD_CBC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_AES_OPMOD_CBC /;"	d
AT91C_AES_OPMOD_CBC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_AES_OPMOD_CBC /;"	d
AT91C_AES_OPMOD_CBC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_AES_OPMOD_CBC /;"	d
AT91C_AES_OPMOD_CBC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_AES_OPMOD_CBC /;"	d
AT91C_AES_OPMOD_CBC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_AES_OPMOD_CBC /;"	d
AT91C_AES_OPMOD_CBC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_AES_OPMOD_CBC /;"	d
AT91C_AES_OPMOD_CFB	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_AES_OPMOD_CFB /;"	d
AT91C_AES_OPMOD_CFB	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_AES_OPMOD_CFB /;"	d
AT91C_AES_OPMOD_CFB	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_AES_OPMOD_CFB /;"	d
AT91C_AES_OPMOD_CFB	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_AES_OPMOD_CFB /;"	d
AT91C_AES_OPMOD_CFB	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_AES_OPMOD_CFB /;"	d
AT91C_AES_OPMOD_CFB	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_AES_OPMOD_CFB /;"	d
AT91C_AES_OPMOD_CTR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_AES_OPMOD_CTR /;"	d
AT91C_AES_OPMOD_CTR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_AES_OPMOD_CTR /;"	d
AT91C_AES_OPMOD_CTR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_AES_OPMOD_CTR /;"	d
AT91C_AES_OPMOD_CTR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_AES_OPMOD_CTR /;"	d
AT91C_AES_OPMOD_CTR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_AES_OPMOD_CTR /;"	d
AT91C_AES_OPMOD_CTR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_AES_OPMOD_CTR /;"	d
AT91C_AES_OPMOD_ECB	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_AES_OPMOD_ECB /;"	d
AT91C_AES_OPMOD_ECB	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_AES_OPMOD_ECB /;"	d
AT91C_AES_OPMOD_ECB	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_AES_OPMOD_ECB /;"	d
AT91C_AES_OPMOD_ECB	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_AES_OPMOD_ECB /;"	d
AT91C_AES_OPMOD_ECB	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_AES_OPMOD_ECB /;"	d
AT91C_AES_OPMOD_ECB	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_AES_OPMOD_ECB /;"	d
AT91C_AES_OPMOD_OFB	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_AES_OPMOD_OFB /;"	d
AT91C_AES_OPMOD_OFB	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_AES_OPMOD_OFB /;"	d
AT91C_AES_OPMOD_OFB	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_AES_OPMOD_OFB /;"	d
AT91C_AES_OPMOD_OFB	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_AES_OPMOD_OFB /;"	d
AT91C_AES_OPMOD_OFB	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_AES_OPMOD_OFB /;"	d
AT91C_AES_OPMOD_OFB	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_AES_OPMOD_OFB /;"	d
AT91C_AES_PROCDLY	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_AES_PROCDLY /;"	d
AT91C_AES_PROCDLY	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_AES_PROCDLY /;"	d
AT91C_AES_PROCDLY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_AES_PROCDLY /;"	d
AT91C_AES_PROCDLY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_AES_PROCDLY /;"	d
AT91C_AES_PROCDLY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_AES_PROCDLY /;"	d
AT91C_AES_PROCDLY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_AES_PROCDLY /;"	d
AT91C_AES_PTCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_AES_PTCR /;"	d
AT91C_AES_PTCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_AES_PTCR /;"	d
AT91C_AES_PTCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_AES_PTCR /;"	d
AT91C_AES_PTCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_AES_PTCR /;"	d
AT91C_AES_PTCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_AES_PTCR /;"	d
AT91C_AES_PTCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_AES_PTCR /;"	d
AT91C_AES_PTSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_AES_PTSR /;"	d
AT91C_AES_PTSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_AES_PTSR /;"	d
AT91C_AES_PTSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_AES_PTSR /;"	d
AT91C_AES_PTSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_AES_PTSR /;"	d
AT91C_AES_PTSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_AES_PTSR /;"	d
AT91C_AES_PTSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_AES_PTSR /;"	d
AT91C_AES_RCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_AES_RCR /;"	d
AT91C_AES_RCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_AES_RCR /;"	d
AT91C_AES_RCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_AES_RCR /;"	d
AT91C_AES_RCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_AES_RCR /;"	d
AT91C_AES_RCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_AES_RCR /;"	d
AT91C_AES_RCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_AES_RCR /;"	d
AT91C_AES_RNCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_AES_RNCR /;"	d
AT91C_AES_RNCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_AES_RNCR /;"	d
AT91C_AES_RNCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_AES_RNCR /;"	d
AT91C_AES_RNCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_AES_RNCR /;"	d
AT91C_AES_RNCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_AES_RNCR /;"	d
AT91C_AES_RNCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_AES_RNCR /;"	d
AT91C_AES_RNPR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_AES_RNPR /;"	d
AT91C_AES_RNPR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_AES_RNPR /;"	d
AT91C_AES_RNPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_AES_RNPR /;"	d
AT91C_AES_RNPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_AES_RNPR /;"	d
AT91C_AES_RNPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_AES_RNPR /;"	d
AT91C_AES_RNPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_AES_RNPR /;"	d
AT91C_AES_RPR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_AES_RPR /;"	d
AT91C_AES_RPR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_AES_RPR /;"	d
AT91C_AES_RPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_AES_RPR /;"	d
AT91C_AES_RPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_AES_RPR /;"	d
AT91C_AES_RPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_AES_RPR /;"	d
AT91C_AES_RPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_AES_RPR /;"	d
AT91C_AES_RXBUFF	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_AES_RXBUFF /;"	d
AT91C_AES_RXBUFF	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_AES_RXBUFF /;"	d
AT91C_AES_RXBUFF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_AES_RXBUFF /;"	d
AT91C_AES_RXBUFF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_AES_RXBUFF /;"	d
AT91C_AES_RXBUFF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_AES_RXBUFF /;"	d
AT91C_AES_RXBUFF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_AES_RXBUFF /;"	d
AT91C_AES_SMOD	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_AES_SMOD /;"	d
AT91C_AES_SMOD	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_AES_SMOD /;"	d
AT91C_AES_SMOD	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_AES_SMOD /;"	d
AT91C_AES_SMOD	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_AES_SMOD /;"	d
AT91C_AES_SMOD	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_AES_SMOD /;"	d
AT91C_AES_SMOD	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_AES_SMOD /;"	d
AT91C_AES_SMOD_AUTO	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_AES_SMOD_AUTO /;"	d
AT91C_AES_SMOD_AUTO	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_AES_SMOD_AUTO /;"	d
AT91C_AES_SMOD_AUTO	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_AES_SMOD_AUTO /;"	d
AT91C_AES_SMOD_AUTO	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_AES_SMOD_AUTO /;"	d
AT91C_AES_SMOD_AUTO	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_AES_SMOD_AUTO /;"	d
AT91C_AES_SMOD_AUTO	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_AES_SMOD_AUTO /;"	d
AT91C_AES_SMOD_MANUAL	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_AES_SMOD_MANUAL /;"	d
AT91C_AES_SMOD_MANUAL	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_AES_SMOD_MANUAL /;"	d
AT91C_AES_SMOD_MANUAL	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_AES_SMOD_MANUAL /;"	d
AT91C_AES_SMOD_MANUAL	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_AES_SMOD_MANUAL /;"	d
AT91C_AES_SMOD_MANUAL	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_AES_SMOD_MANUAL /;"	d
AT91C_AES_SMOD_MANUAL	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_AES_SMOD_MANUAL /;"	d
AT91C_AES_SMOD_PDC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_AES_SMOD_PDC /;"	d
AT91C_AES_SMOD_PDC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_AES_SMOD_PDC /;"	d
AT91C_AES_SMOD_PDC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_AES_SMOD_PDC /;"	d
AT91C_AES_SMOD_PDC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_AES_SMOD_PDC /;"	d
AT91C_AES_SMOD_PDC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_AES_SMOD_PDC /;"	d
AT91C_AES_SMOD_PDC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_AES_SMOD_PDC /;"	d
AT91C_AES_START	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_AES_START /;"	d
AT91C_AES_START	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_AES_START /;"	d
AT91C_AES_START	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_AES_START /;"	d
AT91C_AES_START	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_AES_START /;"	d
AT91C_AES_START	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_AES_START /;"	d
AT91C_AES_START	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_AES_START /;"	d
AT91C_AES_SWRST	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_AES_SWRST /;"	d
AT91C_AES_SWRST	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_AES_SWRST /;"	d
AT91C_AES_SWRST	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_AES_SWRST /;"	d
AT91C_AES_SWRST	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_AES_SWRST /;"	d
AT91C_AES_SWRST	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_AES_SWRST /;"	d
AT91C_AES_SWRST	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_AES_SWRST /;"	d
AT91C_AES_TCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_AES_TCR /;"	d
AT91C_AES_TCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_AES_TCR /;"	d
AT91C_AES_TCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_AES_TCR /;"	d
AT91C_AES_TCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_AES_TCR /;"	d
AT91C_AES_TCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_AES_TCR /;"	d
AT91C_AES_TCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_AES_TCR /;"	d
AT91C_AES_TNCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_AES_TNCR /;"	d
AT91C_AES_TNCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_AES_TNCR /;"	d
AT91C_AES_TNCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_AES_TNCR /;"	d
AT91C_AES_TNCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_AES_TNCR /;"	d
AT91C_AES_TNCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_AES_TNCR /;"	d
AT91C_AES_TNCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_AES_TNCR /;"	d
AT91C_AES_TNPR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_AES_TNPR /;"	d
AT91C_AES_TNPR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_AES_TNPR /;"	d
AT91C_AES_TNPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_AES_TNPR /;"	d
AT91C_AES_TNPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_AES_TNPR /;"	d
AT91C_AES_TNPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_AES_TNPR /;"	d
AT91C_AES_TNPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_AES_TNPR /;"	d
AT91C_AES_TPR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_AES_TPR /;"	d
AT91C_AES_TPR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_AES_TPR /;"	d
AT91C_AES_TPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_AES_TPR /;"	d
AT91C_AES_TPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_AES_TPR /;"	d
AT91C_AES_TPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_AES_TPR /;"	d
AT91C_AES_TPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_AES_TPR /;"	d
AT91C_AES_TXBUFE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_AES_TXBUFE /;"	d
AT91C_AES_TXBUFE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_AES_TXBUFE /;"	d
AT91C_AES_TXBUFE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_AES_TXBUFE /;"	d
AT91C_AES_TXBUFE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_AES_TXBUFE /;"	d
AT91C_AES_TXBUFE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_AES_TXBUFE /;"	d
AT91C_AES_TXBUFE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_AES_TXBUFE /;"	d
AT91C_AES_URAD	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_AES_URAD /;"	d
AT91C_AES_URAD	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_AES_URAD /;"	d
AT91C_AES_URAD	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_AES_URAD /;"	d
AT91C_AES_URAD	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_AES_URAD /;"	d
AT91C_AES_URAD	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_AES_URAD /;"	d
AT91C_AES_URAD	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_AES_URAD /;"	d
AT91C_AES_URAT	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_AES_URAT /;"	d
AT91C_AES_URAT	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_AES_URAT /;"	d
AT91C_AES_URAT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_AES_URAT /;"	d
AT91C_AES_URAT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_AES_URAT /;"	d
AT91C_AES_URAT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_AES_URAT /;"	d
AT91C_AES_URAT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_AES_URAT /;"	d
AT91C_AES_URAT_IN_DAT_WRITE_DATPROC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_AES_URAT_IN_DAT_WRITE_DATPROC /;"	d
AT91C_AES_URAT_IN_DAT_WRITE_DATPROC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_AES_URAT_IN_DAT_WRITE_DATPROC /;"	d
AT91C_AES_URAT_IN_DAT_WRITE_DATPROC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_AES_URAT_IN_DAT_WRITE_DATPROC /;"	d
AT91C_AES_URAT_IN_DAT_WRITE_DATPROC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_AES_URAT_IN_DAT_WRITE_DATPROC /;"	d
AT91C_AES_URAT_IN_DAT_WRITE_DATPROC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_AES_URAT_IN_DAT_WRITE_DATPROC /;"	d
AT91C_AES_URAT_IN_DAT_WRITE_DATPROC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_AES_URAT_IN_DAT_WRITE_DATPROC /;"	d
AT91C_AES_URAT_MODEREG_WRITE_DATPROC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_AES_URAT_MODEREG_WRITE_DATPROC /;"	d
AT91C_AES_URAT_MODEREG_WRITE_DATPROC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_AES_URAT_MODEREG_WRITE_DATPROC /;"	d
AT91C_AES_URAT_MODEREG_WRITE_DATPROC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_AES_URAT_MODEREG_WRITE_DATPROC /;"	d
AT91C_AES_URAT_MODEREG_WRITE_DATPROC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_AES_URAT_MODEREG_WRITE_DATPROC /;"	d
AT91C_AES_URAT_MODEREG_WRITE_DATPROC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_AES_URAT_MODEREG_WRITE_DATPROC /;"	d
AT91C_AES_URAT_MODEREG_WRITE_DATPROC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_AES_URAT_MODEREG_WRITE_DATPROC /;"	d
AT91C_AES_URAT_MODEREG_WRITE_SUBKEY	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_AES_URAT_MODEREG_WRITE_SUBKEY /;"	d
AT91C_AES_URAT_MODEREG_WRITE_SUBKEY	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_AES_URAT_MODEREG_WRITE_SUBKEY /;"	d
AT91C_AES_URAT_MODEREG_WRITE_SUBKEY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_AES_URAT_MODEREG_WRITE_SUBKEY /;"	d
AT91C_AES_URAT_MODEREG_WRITE_SUBKEY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_AES_URAT_MODEREG_WRITE_SUBKEY /;"	d
AT91C_AES_URAT_MODEREG_WRITE_SUBKEY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_AES_URAT_MODEREG_WRITE_SUBKEY /;"	d
AT91C_AES_URAT_MODEREG_WRITE_SUBKEY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_AES_URAT_MODEREG_WRITE_SUBKEY /;"	d
AT91C_AES_URAT_OUT_DAT_READ_DATPROC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_AES_URAT_OUT_DAT_READ_DATPROC /;"	d
AT91C_AES_URAT_OUT_DAT_READ_DATPROC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_AES_URAT_OUT_DAT_READ_DATPROC /;"	d
AT91C_AES_URAT_OUT_DAT_READ_DATPROC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_AES_URAT_OUT_DAT_READ_DATPROC /;"	d
AT91C_AES_URAT_OUT_DAT_READ_DATPROC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_AES_URAT_OUT_DAT_READ_DATPROC /;"	d
AT91C_AES_URAT_OUT_DAT_READ_DATPROC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_AES_URAT_OUT_DAT_READ_DATPROC /;"	d
AT91C_AES_URAT_OUT_DAT_READ_DATPROC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_AES_URAT_OUT_DAT_READ_DATPROC /;"	d
AT91C_AES_URAT_OUT_DAT_READ_SUBKEY	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_AES_URAT_OUT_DAT_READ_SUBKEY /;"	d
AT91C_AES_URAT_OUT_DAT_READ_SUBKEY	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_AES_URAT_OUT_DAT_READ_SUBKEY /;"	d
AT91C_AES_URAT_OUT_DAT_READ_SUBKEY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_AES_URAT_OUT_DAT_READ_SUBKEY /;"	d
AT91C_AES_URAT_OUT_DAT_READ_SUBKEY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_AES_URAT_OUT_DAT_READ_SUBKEY /;"	d
AT91C_AES_URAT_OUT_DAT_READ_SUBKEY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_AES_URAT_OUT_DAT_READ_SUBKEY /;"	d
AT91C_AES_URAT_OUT_DAT_READ_SUBKEY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_AES_URAT_OUT_DAT_READ_SUBKEY /;"	d
AT91C_AES_URAT_WO_REG_READ	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_AES_URAT_WO_REG_READ /;"	d
AT91C_AES_URAT_WO_REG_READ	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_AES_URAT_WO_REG_READ /;"	d
AT91C_AES_URAT_WO_REG_READ	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_AES_URAT_WO_REG_READ /;"	d
AT91C_AES_URAT_WO_REG_READ	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_AES_URAT_WO_REG_READ /;"	d
AT91C_AES_URAT_WO_REG_READ	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_AES_URAT_WO_REG_READ /;"	d
AT91C_AES_URAT_WO_REG_READ	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_AES_URAT_WO_REG_READ /;"	d
AT91C_AES_VR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_AES_VR /;"	d
AT91C_AES_VR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_AES_VR /;"	d
AT91C_AES_VR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_AES_VR /;"	d
AT91C_AES_VR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_AES_VR /;"	d
AT91C_AES_VR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_AES_VR /;"	d
AT91C_AES_VR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_AES_VR /;"	d
AT91C_AIC_BRANCH_OPCODE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^#define AT91C_AIC_BRANCH_OPCODE /;"	d
AT91C_AIC_BRANCH_OPCODE	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^#define AT91C_AIC_BRANCH_OPCODE /;"	d
AT91C_AIC_BRANCH_OPCODE	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^#define AT91C_AIC_BRANCH_OPCODE /;"	d
AT91C_AIC_BRANCH_OPCODE	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^#define AT91C_AIC_BRANCH_OPCODE /;"	d
AT91C_AIC_CISR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_AIC_CISR /;"	d
AT91C_AIC_CISR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_AIC_CISR /;"	d
AT91C_AIC_CISR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_AIC_CISR /;"	d
AT91C_AIC_CISR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_AIC_CISR /;"	d
AT91C_AIC_CISR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_AIC_CISR /;"	d
AT91C_AIC_CISR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_AIC_CISR /;"	d
AT91C_AIC_CISR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_AIC_CISR /;"	d
AT91C_AIC_CISR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_AIC_CISR /;"	d
AT91C_AIC_DCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_AIC_DCR /;"	d
AT91C_AIC_DCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_AIC_DCR /;"	d
AT91C_AIC_DCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_AIC_DCR /;"	d
AT91C_AIC_DCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_AIC_DCR /;"	d
AT91C_AIC_DCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_AIC_DCR /;"	d
AT91C_AIC_DCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_AIC_DCR /;"	d
AT91C_AIC_DCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_AIC_DCR /;"	d
AT91C_AIC_DCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_AIC_DCR /;"	d
AT91C_AIC_DCR_GMSK	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_AIC_DCR_GMSK /;"	d
AT91C_AIC_DCR_GMSK	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_AIC_DCR_GMSK /;"	d
AT91C_AIC_DCR_GMSK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_AIC_DCR_GMSK /;"	d
AT91C_AIC_DCR_GMSK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_AIC_DCR_GMSK /;"	d
AT91C_AIC_DCR_GMSK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_AIC_DCR_GMSK /;"	d
AT91C_AIC_DCR_GMSK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_AIC_DCR_GMSK /;"	d
AT91C_AIC_DCR_GMSK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_AIC_DCR_GMSK /;"	d
AT91C_AIC_DCR_GMSK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_AIC_DCR_GMSK /;"	d
AT91C_AIC_DCR_PROT	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_AIC_DCR_PROT /;"	d
AT91C_AIC_DCR_PROT	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_AIC_DCR_PROT /;"	d
AT91C_AIC_DCR_PROT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_AIC_DCR_PROT /;"	d
AT91C_AIC_DCR_PROT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_AIC_DCR_PROT /;"	d
AT91C_AIC_DCR_PROT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_AIC_DCR_PROT /;"	d
AT91C_AIC_DCR_PROT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_AIC_DCR_PROT /;"	d
AT91C_AIC_DCR_PROT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_AIC_DCR_PROT /;"	d
AT91C_AIC_DCR_PROT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_AIC_DCR_PROT /;"	d
AT91C_AIC_EOICR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_AIC_EOICR /;"	d
AT91C_AIC_EOICR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_AIC_EOICR /;"	d
AT91C_AIC_EOICR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_AIC_EOICR /;"	d
AT91C_AIC_EOICR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_AIC_EOICR /;"	d
AT91C_AIC_EOICR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_AIC_EOICR /;"	d
AT91C_AIC_EOICR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_AIC_EOICR /;"	d
AT91C_AIC_EOICR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_AIC_EOICR /;"	d
AT91C_AIC_EOICR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_AIC_EOICR /;"	d
AT91C_AIC_FFDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_AIC_FFDR /;"	d
AT91C_AIC_FFDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_AIC_FFDR /;"	d
AT91C_AIC_FFDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_AIC_FFDR /;"	d
AT91C_AIC_FFDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_AIC_FFDR /;"	d
AT91C_AIC_FFDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_AIC_FFDR /;"	d
AT91C_AIC_FFDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_AIC_FFDR /;"	d
AT91C_AIC_FFDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_AIC_FFDR /;"	d
AT91C_AIC_FFDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_AIC_FFDR /;"	d
AT91C_AIC_FFER	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_AIC_FFER /;"	d
AT91C_AIC_FFER	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_AIC_FFER /;"	d
AT91C_AIC_FFER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_AIC_FFER /;"	d
AT91C_AIC_FFER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_AIC_FFER /;"	d
AT91C_AIC_FFER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_AIC_FFER /;"	d
AT91C_AIC_FFER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_AIC_FFER /;"	d
AT91C_AIC_FFER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_AIC_FFER /;"	d
AT91C_AIC_FFER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_AIC_FFER /;"	d
AT91C_AIC_FFSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_AIC_FFSR /;"	d
AT91C_AIC_FFSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_AIC_FFSR /;"	d
AT91C_AIC_FFSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_AIC_FFSR /;"	d
AT91C_AIC_FFSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_AIC_FFSR /;"	d
AT91C_AIC_FFSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_AIC_FFSR /;"	d
AT91C_AIC_FFSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_AIC_FFSR /;"	d
AT91C_AIC_FFSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_AIC_FFSR /;"	d
AT91C_AIC_FFSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_AIC_FFSR /;"	d
AT91C_AIC_FVR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_AIC_FVR /;"	d
AT91C_AIC_FVR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_AIC_FVR /;"	d
AT91C_AIC_FVR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_AIC_FVR /;"	d
AT91C_AIC_FVR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_AIC_FVR /;"	d
AT91C_AIC_FVR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_AIC_FVR /;"	d
AT91C_AIC_FVR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_AIC_FVR /;"	d
AT91C_AIC_FVR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_AIC_FVR /;"	d
AT91C_AIC_FVR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_AIC_FVR /;"	d
AT91C_AIC_ICCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_AIC_ICCR /;"	d
AT91C_AIC_ICCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_AIC_ICCR /;"	d
AT91C_AIC_ICCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_AIC_ICCR /;"	d
AT91C_AIC_ICCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_AIC_ICCR /;"	d
AT91C_AIC_ICCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_AIC_ICCR /;"	d
AT91C_AIC_ICCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_AIC_ICCR /;"	d
AT91C_AIC_ICCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_AIC_ICCR /;"	d
AT91C_AIC_ICCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_AIC_ICCR /;"	d
AT91C_AIC_IDCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_AIC_IDCR /;"	d
AT91C_AIC_IDCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_AIC_IDCR /;"	d
AT91C_AIC_IDCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_AIC_IDCR /;"	d
AT91C_AIC_IDCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_AIC_IDCR /;"	d
AT91C_AIC_IDCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_AIC_IDCR /;"	d
AT91C_AIC_IDCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_AIC_IDCR /;"	d
AT91C_AIC_IDCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_AIC_IDCR /;"	d
AT91C_AIC_IDCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_AIC_IDCR /;"	d
AT91C_AIC_IECR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_AIC_IECR /;"	d
AT91C_AIC_IECR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_AIC_IECR /;"	d
AT91C_AIC_IECR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_AIC_IECR /;"	d
AT91C_AIC_IECR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_AIC_IECR /;"	d
AT91C_AIC_IECR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_AIC_IECR /;"	d
AT91C_AIC_IECR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_AIC_IECR /;"	d
AT91C_AIC_IECR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_AIC_IECR /;"	d
AT91C_AIC_IECR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_AIC_IECR /;"	d
AT91C_AIC_IMR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_AIC_IMR /;"	d
AT91C_AIC_IMR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_AIC_IMR /;"	d
AT91C_AIC_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_AIC_IMR /;"	d
AT91C_AIC_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_AIC_IMR /;"	d
AT91C_AIC_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_AIC_IMR /;"	d
AT91C_AIC_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_AIC_IMR /;"	d
AT91C_AIC_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_AIC_IMR /;"	d
AT91C_AIC_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_AIC_IMR /;"	d
AT91C_AIC_IPR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_AIC_IPR /;"	d
AT91C_AIC_IPR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_AIC_IPR /;"	d
AT91C_AIC_IPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_AIC_IPR /;"	d
AT91C_AIC_IPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_AIC_IPR /;"	d
AT91C_AIC_IPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_AIC_IPR /;"	d
AT91C_AIC_IPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_AIC_IPR /;"	d
AT91C_AIC_IPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_AIC_IPR /;"	d
AT91C_AIC_IPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_AIC_IPR /;"	d
AT91C_AIC_ISCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_AIC_ISCR /;"	d
AT91C_AIC_ISCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_AIC_ISCR /;"	d
AT91C_AIC_ISCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_AIC_ISCR /;"	d
AT91C_AIC_ISCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_AIC_ISCR /;"	d
AT91C_AIC_ISCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_AIC_ISCR /;"	d
AT91C_AIC_ISCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_AIC_ISCR /;"	d
AT91C_AIC_ISCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_AIC_ISCR /;"	d
AT91C_AIC_ISCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_AIC_ISCR /;"	d
AT91C_AIC_ISR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_AIC_ISR /;"	d
AT91C_AIC_ISR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_AIC_ISR /;"	d
AT91C_AIC_ISR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_AIC_ISR /;"	d
AT91C_AIC_ISR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_AIC_ISR /;"	d
AT91C_AIC_ISR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_AIC_ISR /;"	d
AT91C_AIC_ISR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_AIC_ISR /;"	d
AT91C_AIC_ISR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_AIC_ISR /;"	d
AT91C_AIC_ISR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_AIC_ISR /;"	d
AT91C_AIC_IVR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_AIC_IVR /;"	d
AT91C_AIC_IVR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_AIC_IVR /;"	d
AT91C_AIC_IVR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_AIC_IVR /;"	d
AT91C_AIC_IVR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_AIC_IVR /;"	d
AT91C_AIC_IVR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_AIC_IVR /;"	d
AT91C_AIC_IVR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_AIC_IVR /;"	d
AT91C_AIC_IVR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_AIC_IVR /;"	d
AT91C_AIC_IVR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_AIC_IVR /;"	d
AT91C_AIC_NFIQ	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_AIC_NFIQ /;"	d
AT91C_AIC_NFIQ	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_AIC_NFIQ /;"	d
AT91C_AIC_NFIQ	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_AIC_NFIQ /;"	d
AT91C_AIC_NFIQ	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_AIC_NFIQ /;"	d
AT91C_AIC_NFIQ	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_AIC_NFIQ /;"	d
AT91C_AIC_NFIQ	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_AIC_NFIQ /;"	d
AT91C_AIC_NFIQ	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_AIC_NFIQ /;"	d
AT91C_AIC_NFIQ	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_AIC_NFIQ /;"	d
AT91C_AIC_NIRQ	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_AIC_NIRQ /;"	d
AT91C_AIC_NIRQ	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_AIC_NIRQ /;"	d
AT91C_AIC_NIRQ	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_AIC_NIRQ /;"	d
AT91C_AIC_NIRQ	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_AIC_NIRQ /;"	d
AT91C_AIC_NIRQ	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_AIC_NIRQ /;"	d
AT91C_AIC_NIRQ	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_AIC_NIRQ /;"	d
AT91C_AIC_NIRQ	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_AIC_NIRQ /;"	d
AT91C_AIC_NIRQ	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_AIC_NIRQ /;"	d
AT91C_AIC_PRIOR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_AIC_PRIOR /;"	d
AT91C_AIC_PRIOR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_AIC_PRIOR /;"	d
AT91C_AIC_PRIOR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_AIC_PRIOR /;"	d
AT91C_AIC_PRIOR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_AIC_PRIOR /;"	d
AT91C_AIC_PRIOR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_AIC_PRIOR /;"	d
AT91C_AIC_PRIOR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_AIC_PRIOR /;"	d
AT91C_AIC_PRIOR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_AIC_PRIOR /;"	d
AT91C_AIC_PRIOR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_AIC_PRIOR /;"	d
AT91C_AIC_PRIOR_HIGHEST	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_AIC_PRIOR_HIGHEST /;"	d
AT91C_AIC_PRIOR_HIGHEST	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_AIC_PRIOR_HIGHEST /;"	d
AT91C_AIC_PRIOR_HIGHEST	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_AIC_PRIOR_HIGHEST /;"	d
AT91C_AIC_PRIOR_HIGHEST	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_AIC_PRIOR_HIGHEST /;"	d
AT91C_AIC_PRIOR_HIGHEST	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_AIC_PRIOR_HIGHEST /;"	d
AT91C_AIC_PRIOR_HIGHEST	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_AIC_PRIOR_HIGHEST /;"	d
AT91C_AIC_PRIOR_HIGHEST	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_AIC_PRIOR_HIGHEST /;"	d
AT91C_AIC_PRIOR_HIGHEST	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_AIC_PRIOR_HIGHEST /;"	d
AT91C_AIC_PRIOR_LOWEST	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_AIC_PRIOR_LOWEST /;"	d
AT91C_AIC_PRIOR_LOWEST	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_AIC_PRIOR_LOWEST /;"	d
AT91C_AIC_PRIOR_LOWEST	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_AIC_PRIOR_LOWEST /;"	d
AT91C_AIC_PRIOR_LOWEST	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_AIC_PRIOR_LOWEST /;"	d
AT91C_AIC_PRIOR_LOWEST	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_AIC_PRIOR_LOWEST /;"	d
AT91C_AIC_PRIOR_LOWEST	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_AIC_PRIOR_LOWEST /;"	d
AT91C_AIC_PRIOR_LOWEST	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_AIC_PRIOR_LOWEST /;"	d
AT91C_AIC_PRIOR_LOWEST	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_AIC_PRIOR_LOWEST /;"	d
AT91C_AIC_SMR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_AIC_SMR /;"	d
AT91C_AIC_SMR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_AIC_SMR /;"	d
AT91C_AIC_SMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_AIC_SMR /;"	d
AT91C_AIC_SMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_AIC_SMR /;"	d
AT91C_AIC_SMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_AIC_SMR /;"	d
AT91C_AIC_SMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_AIC_SMR /;"	d
AT91C_AIC_SMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_AIC_SMR /;"	d
AT91C_AIC_SMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_AIC_SMR /;"	d
AT91C_AIC_SPU	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_AIC_SPU /;"	d
AT91C_AIC_SPU	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_AIC_SPU /;"	d
AT91C_AIC_SPU	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_AIC_SPU /;"	d
AT91C_AIC_SPU	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_AIC_SPU /;"	d
AT91C_AIC_SPU	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_AIC_SPU /;"	d
AT91C_AIC_SPU	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_AIC_SPU /;"	d
AT91C_AIC_SPU	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_AIC_SPU /;"	d
AT91C_AIC_SPU	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_AIC_SPU /;"	d
AT91C_AIC_SRCTYPE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_AIC_SRCTYPE /;"	d
AT91C_AIC_SRCTYPE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_AIC_SRCTYPE /;"	d
AT91C_AIC_SRCTYPE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_AIC_SRCTYPE /;"	d
AT91C_AIC_SRCTYPE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_AIC_SRCTYPE /;"	d
AT91C_AIC_SRCTYPE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_AIC_SRCTYPE /;"	d
AT91C_AIC_SRCTYPE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_AIC_SRCTYPE /;"	d
AT91C_AIC_SRCTYPE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_AIC_SRCTYPE /;"	d
AT91C_AIC_SRCTYPE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_AIC_SRCTYPE /;"	d
AT91C_AIC_SRCTYPE_EXT_HIGH_LEVEL	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_AIC_SRCTYPE_EXT_HIGH_LEVEL /;"	d
AT91C_AIC_SRCTYPE_EXT_HIGH_LEVEL	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_AIC_SRCTYPE_EXT_HIGH_LEVEL /;"	d
AT91C_AIC_SRCTYPE_EXT_LOW_LEVEL	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_AIC_SRCTYPE_EXT_LOW_LEVEL /;"	d
AT91C_AIC_SRCTYPE_EXT_LOW_LEVEL	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_AIC_SRCTYPE_EXT_LOW_LEVEL /;"	d
AT91C_AIC_SRCTYPE_EXT_LOW_LEVEL	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_AIC_SRCTYPE_EXT_LOW_LEVEL /;"	d
AT91C_AIC_SRCTYPE_EXT_LOW_LEVEL	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_AIC_SRCTYPE_EXT_LOW_LEVEL /;"	d
AT91C_AIC_SRCTYPE_EXT_LOW_LEVEL	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_AIC_SRCTYPE_EXT_LOW_LEVEL /;"	d
AT91C_AIC_SRCTYPE_EXT_LOW_LEVEL	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_AIC_SRCTYPE_EXT_LOW_LEVEL /;"	d
AT91C_AIC_SRCTYPE_EXT_NEGATIVE_EDGE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_AIC_SRCTYPE_EXT_NEGATIVE_EDGE /;"	d
AT91C_AIC_SRCTYPE_EXT_NEGATIVE_EDGE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_AIC_SRCTYPE_EXT_NEGATIVE_EDGE /;"	d
AT91C_AIC_SRCTYPE_EXT_NEGATIVE_EDGE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_AIC_SRCTYPE_EXT_NEGATIVE_EDGE /;"	d
AT91C_AIC_SRCTYPE_EXT_NEGATIVE_EDGE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_AIC_SRCTYPE_EXT_NEGATIVE_EDGE /;"	d
AT91C_AIC_SRCTYPE_EXT_NEGATIVE_EDGE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_AIC_SRCTYPE_EXT_NEGATIVE_EDGE /;"	d
AT91C_AIC_SRCTYPE_EXT_NEGATIVE_EDGE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_AIC_SRCTYPE_EXT_NEGATIVE_EDGE /;"	d
AT91C_AIC_SRCTYPE_EXT_POSITIVE_EDGE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_AIC_SRCTYPE_EXT_POSITIVE_EDGE /;"	d
AT91C_AIC_SRCTYPE_EXT_POSITIVE_EDGE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_AIC_SRCTYPE_EXT_POSITIVE_EDGE /;"	d
AT91C_AIC_SRCTYPE_HIGH_LEVEL	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_AIC_SRCTYPE_HIGH_LEVEL /;"	d
AT91C_AIC_SRCTYPE_HIGH_LEVEL	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_AIC_SRCTYPE_HIGH_LEVEL /;"	d
AT91C_AIC_SRCTYPE_HIGH_LEVEL	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_AIC_SRCTYPE_HIGH_LEVEL /;"	d
AT91C_AIC_SRCTYPE_HIGH_LEVEL	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_AIC_SRCTYPE_HIGH_LEVEL /;"	d
AT91C_AIC_SRCTYPE_HIGH_LEVEL	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_AIC_SRCTYPE_HIGH_LEVEL /;"	d
AT91C_AIC_SRCTYPE_HIGH_LEVEL	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_AIC_SRCTYPE_HIGH_LEVEL /;"	d
AT91C_AIC_SRCTYPE_INT_EDGE_TRIGGERED	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_AIC_SRCTYPE_INT_EDGE_TRIGGERED /;"	d
AT91C_AIC_SRCTYPE_INT_EDGE_TRIGGERED	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_AIC_SRCTYPE_INT_EDGE_TRIGGERED /;"	d
AT91C_AIC_SRCTYPE_INT_HIGH_LEVEL	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_AIC_SRCTYPE_INT_HIGH_LEVEL /;"	d
AT91C_AIC_SRCTYPE_INT_HIGH_LEVEL	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_AIC_SRCTYPE_INT_HIGH_LEVEL /;"	d
AT91C_AIC_SRCTYPE_INT_HIGH_LEVEL	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_AIC_SRCTYPE_INT_HIGH_LEVEL /;"	d
AT91C_AIC_SRCTYPE_INT_HIGH_LEVEL	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_AIC_SRCTYPE_INT_HIGH_LEVEL /;"	d
AT91C_AIC_SRCTYPE_INT_HIGH_LEVEL	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_AIC_SRCTYPE_INT_HIGH_LEVEL /;"	d
AT91C_AIC_SRCTYPE_INT_HIGH_LEVEL	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_AIC_SRCTYPE_INT_HIGH_LEVEL /;"	d
AT91C_AIC_SRCTYPE_INT_LEVEL_SENSITIVE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_AIC_SRCTYPE_INT_LEVEL_SENSITIVE /;"	d
AT91C_AIC_SRCTYPE_INT_LEVEL_SENSITIVE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_AIC_SRCTYPE_INT_LEVEL_SENSITIVE /;"	d
AT91C_AIC_SRCTYPE_INT_POSITIVE_EDGE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_AIC_SRCTYPE_INT_POSITIVE_EDGE /;"	d
AT91C_AIC_SRCTYPE_INT_POSITIVE_EDGE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_AIC_SRCTYPE_INT_POSITIVE_EDGE /;"	d
AT91C_AIC_SRCTYPE_INT_POSITIVE_EDGE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_AIC_SRCTYPE_INT_POSITIVE_EDGE /;"	d
AT91C_AIC_SRCTYPE_INT_POSITIVE_EDGE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_AIC_SRCTYPE_INT_POSITIVE_EDGE /;"	d
AT91C_AIC_SRCTYPE_INT_POSITIVE_EDGE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_AIC_SRCTYPE_INT_POSITIVE_EDGE /;"	d
AT91C_AIC_SRCTYPE_INT_POSITIVE_EDGE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_AIC_SRCTYPE_INT_POSITIVE_EDGE /;"	d
AT91C_AIC_SRCTYPE_POSITIVE_EDGE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_AIC_SRCTYPE_POSITIVE_EDGE /;"	d
AT91C_AIC_SRCTYPE_POSITIVE_EDGE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_AIC_SRCTYPE_POSITIVE_EDGE /;"	d
AT91C_AIC_SRCTYPE_POSITIVE_EDGE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_AIC_SRCTYPE_POSITIVE_EDGE /;"	d
AT91C_AIC_SRCTYPE_POSITIVE_EDGE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_AIC_SRCTYPE_POSITIVE_EDGE /;"	d
AT91C_AIC_SRCTYPE_POSITIVE_EDGE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_AIC_SRCTYPE_POSITIVE_EDGE /;"	d
AT91C_AIC_SRCTYPE_POSITIVE_EDGE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_AIC_SRCTYPE_POSITIVE_EDGE /;"	d
AT91C_AIC_SVR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_AIC_SVR /;"	d
AT91C_AIC_SVR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_AIC_SVR /;"	d
AT91C_AIC_SVR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_AIC_SVR /;"	d
AT91C_AIC_SVR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_AIC_SVR /;"	d
AT91C_AIC_SVR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_AIC_SVR /;"	d
AT91C_AIC_SVR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_AIC_SVR /;"	d
AT91C_AIC_SVR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_AIC_SVR /;"	d
AT91C_AIC_SVR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_AIC_SVR /;"	d
AT91C_BASE_ADC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_BASE_ADC /;"	d
AT91C_BASE_ADC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_BASE_ADC /;"	d
AT91C_BASE_ADC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_BASE_ADC /;"	d
AT91C_BASE_ADC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_BASE_ADC /;"	d
AT91C_BASE_ADC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_BASE_ADC /;"	d
AT91C_BASE_ADC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_BASE_ADC /;"	d
AT91C_BASE_ADC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_BASE_ADC /;"	d
AT91C_BASE_ADC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_BASE_ADC /;"	d
AT91C_BASE_AES	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_BASE_AES /;"	d
AT91C_BASE_AES	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_BASE_AES /;"	d
AT91C_BASE_AES	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_BASE_AES /;"	d
AT91C_BASE_AES	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_BASE_AES /;"	d
AT91C_BASE_AES	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_BASE_AES /;"	d
AT91C_BASE_AES	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_BASE_AES /;"	d
AT91C_BASE_AIC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_BASE_AIC /;"	d
AT91C_BASE_AIC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_BASE_AIC /;"	d
AT91C_BASE_AIC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_BASE_AIC /;"	d
AT91C_BASE_AIC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_BASE_AIC /;"	d
AT91C_BASE_AIC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_BASE_AIC /;"	d
AT91C_BASE_AIC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_BASE_AIC /;"	d
AT91C_BASE_AIC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_BASE_AIC /;"	d
AT91C_BASE_AIC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_BASE_AIC /;"	d
AT91C_BASE_CAN	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_BASE_CAN /;"	d
AT91C_BASE_CAN	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_BASE_CAN /;"	d
AT91C_BASE_CAN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_BASE_CAN /;"	d
AT91C_BASE_CAN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_BASE_CAN /;"	d
AT91C_BASE_CAN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_BASE_CAN /;"	d
AT91C_BASE_CAN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_BASE_CAN /;"	d
AT91C_BASE_CAN_MB0	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_BASE_CAN_MB0 /;"	d
AT91C_BASE_CAN_MB0	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_BASE_CAN_MB0 /;"	d
AT91C_BASE_CAN_MB0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_BASE_CAN_MB0 /;"	d
AT91C_BASE_CAN_MB0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_BASE_CAN_MB0 /;"	d
AT91C_BASE_CAN_MB0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_BASE_CAN_MB0 /;"	d
AT91C_BASE_CAN_MB0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_BASE_CAN_MB0 /;"	d
AT91C_BASE_CAN_MB1	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_BASE_CAN_MB1 /;"	d
AT91C_BASE_CAN_MB1	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_BASE_CAN_MB1 /;"	d
AT91C_BASE_CAN_MB1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_BASE_CAN_MB1 /;"	d
AT91C_BASE_CAN_MB1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_BASE_CAN_MB1 /;"	d
AT91C_BASE_CAN_MB1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_BASE_CAN_MB1 /;"	d
AT91C_BASE_CAN_MB1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_BASE_CAN_MB1 /;"	d
AT91C_BASE_CAN_MB2	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_BASE_CAN_MB2 /;"	d
AT91C_BASE_CAN_MB2	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_BASE_CAN_MB2 /;"	d
AT91C_BASE_CAN_MB2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_BASE_CAN_MB2 /;"	d
AT91C_BASE_CAN_MB2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_BASE_CAN_MB2 /;"	d
AT91C_BASE_CAN_MB2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_BASE_CAN_MB2 /;"	d
AT91C_BASE_CAN_MB2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_BASE_CAN_MB2 /;"	d
AT91C_BASE_CAN_MB3	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_BASE_CAN_MB3 /;"	d
AT91C_BASE_CAN_MB3	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_BASE_CAN_MB3 /;"	d
AT91C_BASE_CAN_MB3	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_BASE_CAN_MB3 /;"	d
AT91C_BASE_CAN_MB3	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_BASE_CAN_MB3 /;"	d
AT91C_BASE_CAN_MB3	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_BASE_CAN_MB3 /;"	d
AT91C_BASE_CAN_MB3	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_BASE_CAN_MB3 /;"	d
AT91C_BASE_CAN_MB4	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_BASE_CAN_MB4 /;"	d
AT91C_BASE_CAN_MB4	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_BASE_CAN_MB4 /;"	d
AT91C_BASE_CAN_MB4	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_BASE_CAN_MB4 /;"	d
AT91C_BASE_CAN_MB4	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_BASE_CAN_MB4 /;"	d
AT91C_BASE_CAN_MB4	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_BASE_CAN_MB4 /;"	d
AT91C_BASE_CAN_MB4	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_BASE_CAN_MB4 /;"	d
AT91C_BASE_CAN_MB5	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_BASE_CAN_MB5 /;"	d
AT91C_BASE_CAN_MB5	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_BASE_CAN_MB5 /;"	d
AT91C_BASE_CAN_MB5	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_BASE_CAN_MB5 /;"	d
AT91C_BASE_CAN_MB5	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_BASE_CAN_MB5 /;"	d
AT91C_BASE_CAN_MB5	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_BASE_CAN_MB5 /;"	d
AT91C_BASE_CAN_MB5	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_BASE_CAN_MB5 /;"	d
AT91C_BASE_CAN_MB6	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_BASE_CAN_MB6 /;"	d
AT91C_BASE_CAN_MB6	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_BASE_CAN_MB6 /;"	d
AT91C_BASE_CAN_MB6	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_BASE_CAN_MB6 /;"	d
AT91C_BASE_CAN_MB6	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_BASE_CAN_MB6 /;"	d
AT91C_BASE_CAN_MB6	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_BASE_CAN_MB6 /;"	d
AT91C_BASE_CAN_MB6	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_BASE_CAN_MB6 /;"	d
AT91C_BASE_CAN_MB7	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_BASE_CAN_MB7 /;"	d
AT91C_BASE_CAN_MB7	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_BASE_CAN_MB7 /;"	d
AT91C_BASE_CAN_MB7	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_BASE_CAN_MB7 /;"	d
AT91C_BASE_CAN_MB7	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_BASE_CAN_MB7 /;"	d
AT91C_BASE_CAN_MB7	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_BASE_CAN_MB7 /;"	d
AT91C_BASE_CAN_MB7	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_BASE_CAN_MB7 /;"	d
AT91C_BASE_CKGR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_BASE_CKGR /;"	d
AT91C_BASE_CKGR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_BASE_CKGR /;"	d
AT91C_BASE_CKGR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_BASE_CKGR /;"	d
AT91C_BASE_CKGR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_BASE_CKGR /;"	d
AT91C_BASE_CKGR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_BASE_CKGR /;"	d
AT91C_BASE_CKGR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_BASE_CKGR /;"	d
AT91C_BASE_CKGR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_BASE_CKGR /;"	d
AT91C_BASE_CKGR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_BASE_CKGR /;"	d
AT91C_BASE_DBGU	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_BASE_DBGU /;"	d
AT91C_BASE_DBGU	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_BASE_DBGU /;"	d
AT91C_BASE_DBGU	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_BASE_DBGU /;"	d
AT91C_BASE_DBGU	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_BASE_DBGU /;"	d
AT91C_BASE_DBGU	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_BASE_DBGU /;"	d
AT91C_BASE_DBGU	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_BASE_DBGU /;"	d
AT91C_BASE_DBGU	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_BASE_DBGU /;"	d
AT91C_BASE_DBGU	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_BASE_DBGU /;"	d
AT91C_BASE_EMAC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_BASE_EMAC /;"	d
AT91C_BASE_EMAC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_BASE_EMAC /;"	d
AT91C_BASE_EMAC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_BASE_EMAC /;"	d
AT91C_BASE_EMAC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_BASE_EMAC /;"	d
AT91C_BASE_EMAC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_BASE_EMAC /;"	d
AT91C_BASE_EMAC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_BASE_EMAC /;"	d
AT91C_BASE_MC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_BASE_MC /;"	d
AT91C_BASE_MC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_BASE_MC /;"	d
AT91C_BASE_MC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_BASE_MC /;"	d
AT91C_BASE_MC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_BASE_MC /;"	d
AT91C_BASE_MC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_BASE_MC /;"	d
AT91C_BASE_MC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_BASE_MC /;"	d
AT91C_BASE_MC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_BASE_MC /;"	d
AT91C_BASE_MC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_BASE_MC /;"	d
AT91C_BASE_PDC_ADC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_BASE_PDC_ADC /;"	d
AT91C_BASE_PDC_ADC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_BASE_PDC_ADC /;"	d
AT91C_BASE_PDC_ADC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_BASE_PDC_ADC /;"	d
AT91C_BASE_PDC_ADC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_BASE_PDC_ADC /;"	d
AT91C_BASE_PDC_ADC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_BASE_PDC_ADC /;"	d
AT91C_BASE_PDC_ADC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_BASE_PDC_ADC /;"	d
AT91C_BASE_PDC_ADC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_BASE_PDC_ADC /;"	d
AT91C_BASE_PDC_ADC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_BASE_PDC_ADC /;"	d
AT91C_BASE_PDC_AES	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_BASE_PDC_AES /;"	d
AT91C_BASE_PDC_AES	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_BASE_PDC_AES /;"	d
AT91C_BASE_PDC_AES	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_BASE_PDC_AES /;"	d
AT91C_BASE_PDC_AES	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_BASE_PDC_AES /;"	d
AT91C_BASE_PDC_AES	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_BASE_PDC_AES /;"	d
AT91C_BASE_PDC_AES	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_BASE_PDC_AES /;"	d
AT91C_BASE_PDC_DBGU	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_BASE_PDC_DBGU /;"	d
AT91C_BASE_PDC_DBGU	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_BASE_PDC_DBGU /;"	d
AT91C_BASE_PDC_DBGU	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_BASE_PDC_DBGU /;"	d
AT91C_BASE_PDC_DBGU	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_BASE_PDC_DBGU /;"	d
AT91C_BASE_PDC_DBGU	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_BASE_PDC_DBGU /;"	d
AT91C_BASE_PDC_DBGU	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_BASE_PDC_DBGU /;"	d
AT91C_BASE_PDC_DBGU	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_BASE_PDC_DBGU /;"	d
AT91C_BASE_PDC_DBGU	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_BASE_PDC_DBGU /;"	d
AT91C_BASE_PDC_SPI	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_BASE_PDC_SPI /;"	d
AT91C_BASE_PDC_SPI	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_BASE_PDC_SPI /;"	d
AT91C_BASE_PDC_SPI0	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_BASE_PDC_SPI0 /;"	d
AT91C_BASE_PDC_SPI0	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_BASE_PDC_SPI0 /;"	d
AT91C_BASE_PDC_SPI0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_BASE_PDC_SPI0 /;"	d
AT91C_BASE_PDC_SPI0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_BASE_PDC_SPI0 /;"	d
AT91C_BASE_PDC_SPI0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_BASE_PDC_SPI0 /;"	d
AT91C_BASE_PDC_SPI0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_BASE_PDC_SPI0 /;"	d
AT91C_BASE_PDC_SPI1	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_BASE_PDC_SPI1 /;"	d
AT91C_BASE_PDC_SPI1	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_BASE_PDC_SPI1 /;"	d
AT91C_BASE_PDC_SPI1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_BASE_PDC_SPI1 /;"	d
AT91C_BASE_PDC_SPI1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_BASE_PDC_SPI1 /;"	d
AT91C_BASE_PDC_SPI1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_BASE_PDC_SPI1 /;"	d
AT91C_BASE_PDC_SPI1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_BASE_PDC_SPI1 /;"	d
AT91C_BASE_PDC_SSC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_BASE_PDC_SSC /;"	d
AT91C_BASE_PDC_SSC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_BASE_PDC_SSC /;"	d
AT91C_BASE_PDC_SSC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_BASE_PDC_SSC /;"	d
AT91C_BASE_PDC_SSC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_BASE_PDC_SSC /;"	d
AT91C_BASE_PDC_SSC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_BASE_PDC_SSC /;"	d
AT91C_BASE_PDC_SSC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_BASE_PDC_SSC /;"	d
AT91C_BASE_PDC_SSC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_BASE_PDC_SSC /;"	d
AT91C_BASE_PDC_SSC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_BASE_PDC_SSC /;"	d
AT91C_BASE_PDC_TDES	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_BASE_PDC_TDES /;"	d
AT91C_BASE_PDC_TDES	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_BASE_PDC_TDES /;"	d
AT91C_BASE_PDC_TDES	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_BASE_PDC_TDES /;"	d
AT91C_BASE_PDC_TDES	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_BASE_PDC_TDES /;"	d
AT91C_BASE_PDC_TDES	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_BASE_PDC_TDES /;"	d
AT91C_BASE_PDC_TDES	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_BASE_PDC_TDES /;"	d
AT91C_BASE_PDC_US0	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_BASE_PDC_US0 /;"	d
AT91C_BASE_PDC_US0	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_BASE_PDC_US0 /;"	d
AT91C_BASE_PDC_US0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_BASE_PDC_US0 /;"	d
AT91C_BASE_PDC_US0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_BASE_PDC_US0 /;"	d
AT91C_BASE_PDC_US0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_BASE_PDC_US0 /;"	d
AT91C_BASE_PDC_US0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_BASE_PDC_US0 /;"	d
AT91C_BASE_PDC_US0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_BASE_PDC_US0 /;"	d
AT91C_BASE_PDC_US0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_BASE_PDC_US0 /;"	d
AT91C_BASE_PDC_US1	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_BASE_PDC_US1 /;"	d
AT91C_BASE_PDC_US1	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_BASE_PDC_US1 /;"	d
AT91C_BASE_PDC_US1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_BASE_PDC_US1 /;"	d
AT91C_BASE_PDC_US1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_BASE_PDC_US1 /;"	d
AT91C_BASE_PDC_US1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_BASE_PDC_US1 /;"	d
AT91C_BASE_PDC_US1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_BASE_PDC_US1 /;"	d
AT91C_BASE_PDC_US1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_BASE_PDC_US1 /;"	d
AT91C_BASE_PDC_US1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_BASE_PDC_US1 /;"	d
AT91C_BASE_PIOA	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_BASE_PIOA /;"	d
AT91C_BASE_PIOA	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_BASE_PIOA /;"	d
AT91C_BASE_PIOA	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_BASE_PIOA /;"	d
AT91C_BASE_PIOA	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_BASE_PIOA /;"	d
AT91C_BASE_PIOA	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_BASE_PIOA /;"	d
AT91C_BASE_PIOA	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_BASE_PIOA /;"	d
AT91C_BASE_PIOA	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_BASE_PIOA /;"	d
AT91C_BASE_PIOA	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_BASE_PIOA /;"	d
AT91C_BASE_PIOB	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_BASE_PIOB /;"	d
AT91C_BASE_PIOB	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_BASE_PIOB /;"	d
AT91C_BASE_PIOB	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_BASE_PIOB /;"	d
AT91C_BASE_PIOB	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_BASE_PIOB /;"	d
AT91C_BASE_PIOB	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_BASE_PIOB /;"	d
AT91C_BASE_PIOB	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_BASE_PIOB /;"	d
AT91C_BASE_PITC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_BASE_PITC /;"	d
AT91C_BASE_PITC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_BASE_PITC /;"	d
AT91C_BASE_PITC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_BASE_PITC /;"	d
AT91C_BASE_PITC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_BASE_PITC /;"	d
AT91C_BASE_PITC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_BASE_PITC /;"	d
AT91C_BASE_PITC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_BASE_PITC /;"	d
AT91C_BASE_PITC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_BASE_PITC /;"	d
AT91C_BASE_PITC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_BASE_PITC /;"	d
AT91C_BASE_PMC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_BASE_PMC /;"	d
AT91C_BASE_PMC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_BASE_PMC /;"	d
AT91C_BASE_PMC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_BASE_PMC /;"	d
AT91C_BASE_PMC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_BASE_PMC /;"	d
AT91C_BASE_PMC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_BASE_PMC /;"	d
AT91C_BASE_PMC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_BASE_PMC /;"	d
AT91C_BASE_PMC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_BASE_PMC /;"	d
AT91C_BASE_PMC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_BASE_PMC /;"	d
AT91C_BASE_PWMC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_BASE_PWMC /;"	d
AT91C_BASE_PWMC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_BASE_PWMC /;"	d
AT91C_BASE_PWMC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_BASE_PWMC /;"	d
AT91C_BASE_PWMC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_BASE_PWMC /;"	d
AT91C_BASE_PWMC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_BASE_PWMC /;"	d
AT91C_BASE_PWMC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_BASE_PWMC /;"	d
AT91C_BASE_PWMC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_BASE_PWMC /;"	d
AT91C_BASE_PWMC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_BASE_PWMC /;"	d
AT91C_BASE_PWMC_CH0	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_BASE_PWMC_CH0 /;"	d
AT91C_BASE_PWMC_CH0	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_BASE_PWMC_CH0 /;"	d
AT91C_BASE_PWMC_CH0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_BASE_PWMC_CH0 /;"	d
AT91C_BASE_PWMC_CH0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_BASE_PWMC_CH0 /;"	d
AT91C_BASE_PWMC_CH0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_BASE_PWMC_CH0 /;"	d
AT91C_BASE_PWMC_CH0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_BASE_PWMC_CH0 /;"	d
AT91C_BASE_PWMC_CH0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_BASE_PWMC_CH0 /;"	d
AT91C_BASE_PWMC_CH0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_BASE_PWMC_CH0 /;"	d
AT91C_BASE_PWMC_CH1	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_BASE_PWMC_CH1 /;"	d
AT91C_BASE_PWMC_CH1	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_BASE_PWMC_CH1 /;"	d
AT91C_BASE_PWMC_CH1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_BASE_PWMC_CH1 /;"	d
AT91C_BASE_PWMC_CH1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_BASE_PWMC_CH1 /;"	d
AT91C_BASE_PWMC_CH1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_BASE_PWMC_CH1 /;"	d
AT91C_BASE_PWMC_CH1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_BASE_PWMC_CH1 /;"	d
AT91C_BASE_PWMC_CH1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_BASE_PWMC_CH1 /;"	d
AT91C_BASE_PWMC_CH1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_BASE_PWMC_CH1 /;"	d
AT91C_BASE_PWMC_CH2	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_BASE_PWMC_CH2 /;"	d
AT91C_BASE_PWMC_CH2	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_BASE_PWMC_CH2 /;"	d
AT91C_BASE_PWMC_CH2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_BASE_PWMC_CH2 /;"	d
AT91C_BASE_PWMC_CH2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_BASE_PWMC_CH2 /;"	d
AT91C_BASE_PWMC_CH2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_BASE_PWMC_CH2 /;"	d
AT91C_BASE_PWMC_CH2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_BASE_PWMC_CH2 /;"	d
AT91C_BASE_PWMC_CH2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_BASE_PWMC_CH2 /;"	d
AT91C_BASE_PWMC_CH2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_BASE_PWMC_CH2 /;"	d
AT91C_BASE_PWMC_CH3	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_BASE_PWMC_CH3 /;"	d
AT91C_BASE_PWMC_CH3	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_BASE_PWMC_CH3 /;"	d
AT91C_BASE_PWMC_CH3	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_BASE_PWMC_CH3 /;"	d
AT91C_BASE_PWMC_CH3	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_BASE_PWMC_CH3 /;"	d
AT91C_BASE_PWMC_CH3	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_BASE_PWMC_CH3 /;"	d
AT91C_BASE_PWMC_CH3	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_BASE_PWMC_CH3 /;"	d
AT91C_BASE_PWMC_CH3	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_BASE_PWMC_CH3 /;"	d
AT91C_BASE_PWMC_CH3	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_BASE_PWMC_CH3 /;"	d
AT91C_BASE_RSTC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_BASE_RSTC /;"	d
AT91C_BASE_RSTC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_BASE_RSTC /;"	d
AT91C_BASE_RSTC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_BASE_RSTC /;"	d
AT91C_BASE_RSTC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_BASE_RSTC /;"	d
AT91C_BASE_RSTC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_BASE_RSTC /;"	d
AT91C_BASE_RSTC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_BASE_RSTC /;"	d
AT91C_BASE_RSTC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_BASE_RSTC /;"	d
AT91C_BASE_RSTC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_BASE_RSTC /;"	d
AT91C_BASE_RTTC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_BASE_RTTC /;"	d
AT91C_BASE_RTTC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_BASE_RTTC /;"	d
AT91C_BASE_RTTC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_BASE_RTTC /;"	d
AT91C_BASE_RTTC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_BASE_RTTC /;"	d
AT91C_BASE_RTTC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_BASE_RTTC /;"	d
AT91C_BASE_RTTC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_BASE_RTTC /;"	d
AT91C_BASE_RTTC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_BASE_RTTC /;"	d
AT91C_BASE_RTTC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_BASE_RTTC /;"	d
AT91C_BASE_SPI	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_BASE_SPI /;"	d
AT91C_BASE_SPI	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_BASE_SPI /;"	d
AT91C_BASE_SPI0	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_BASE_SPI0 /;"	d
AT91C_BASE_SPI0	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_BASE_SPI0 /;"	d
AT91C_BASE_SPI0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_BASE_SPI0 /;"	d
AT91C_BASE_SPI0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_BASE_SPI0 /;"	d
AT91C_BASE_SPI0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_BASE_SPI0 /;"	d
AT91C_BASE_SPI0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_BASE_SPI0 /;"	d
AT91C_BASE_SPI1	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_BASE_SPI1 /;"	d
AT91C_BASE_SPI1	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_BASE_SPI1 /;"	d
AT91C_BASE_SPI1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_BASE_SPI1 /;"	d
AT91C_BASE_SPI1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_BASE_SPI1 /;"	d
AT91C_BASE_SPI1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_BASE_SPI1 /;"	d
AT91C_BASE_SPI1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_BASE_SPI1 /;"	d
AT91C_BASE_SSC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_BASE_SSC /;"	d
AT91C_BASE_SSC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_BASE_SSC /;"	d
AT91C_BASE_SSC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_BASE_SSC /;"	d
AT91C_BASE_SSC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_BASE_SSC /;"	d
AT91C_BASE_SSC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_BASE_SSC /;"	d
AT91C_BASE_SSC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_BASE_SSC /;"	d
AT91C_BASE_SSC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_BASE_SSC /;"	d
AT91C_BASE_SSC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_BASE_SSC /;"	d
AT91C_BASE_SYS	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_BASE_SYS /;"	d
AT91C_BASE_SYS	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_BASE_SYS /;"	d
AT91C_BASE_SYS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_BASE_SYS /;"	d
AT91C_BASE_SYS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_BASE_SYS /;"	d
AT91C_BASE_SYS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_BASE_SYS /;"	d
AT91C_BASE_SYS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_BASE_SYS /;"	d
AT91C_BASE_SYSC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_BASE_SYSC /;"	d
AT91C_BASE_SYSC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_BASE_SYSC /;"	d
AT91C_BASE_TC0	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_BASE_TC0 /;"	d
AT91C_BASE_TC0	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_BASE_TC0 /;"	d
AT91C_BASE_TC0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_BASE_TC0 /;"	d
AT91C_BASE_TC0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_BASE_TC0 /;"	d
AT91C_BASE_TC0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_BASE_TC0 /;"	d
AT91C_BASE_TC0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_BASE_TC0 /;"	d
AT91C_BASE_TC0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_BASE_TC0 /;"	d
AT91C_BASE_TC0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_BASE_TC0 /;"	d
AT91C_BASE_TC1	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_BASE_TC1 /;"	d
AT91C_BASE_TC1	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_BASE_TC1 /;"	d
AT91C_BASE_TC1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_BASE_TC1 /;"	d
AT91C_BASE_TC1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_BASE_TC1 /;"	d
AT91C_BASE_TC1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_BASE_TC1 /;"	d
AT91C_BASE_TC1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_BASE_TC1 /;"	d
AT91C_BASE_TC1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_BASE_TC1 /;"	d
AT91C_BASE_TC1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_BASE_TC1 /;"	d
AT91C_BASE_TC2	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_BASE_TC2 /;"	d
AT91C_BASE_TC2	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_BASE_TC2 /;"	d
AT91C_BASE_TC2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_BASE_TC2 /;"	d
AT91C_BASE_TC2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_BASE_TC2 /;"	d
AT91C_BASE_TC2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_BASE_TC2 /;"	d
AT91C_BASE_TC2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_BASE_TC2 /;"	d
AT91C_BASE_TC2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_BASE_TC2 /;"	d
AT91C_BASE_TC2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_BASE_TC2 /;"	d
AT91C_BASE_TCB	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_BASE_TCB /;"	d
AT91C_BASE_TCB	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_BASE_TCB /;"	d
AT91C_BASE_TCB	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_BASE_TCB /;"	d
AT91C_BASE_TCB	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_BASE_TCB /;"	d
AT91C_BASE_TCB	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_BASE_TCB /;"	d
AT91C_BASE_TCB	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_BASE_TCB /;"	d
AT91C_BASE_TCB	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_BASE_TCB /;"	d
AT91C_BASE_TCB	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_BASE_TCB /;"	d
AT91C_BASE_TDES	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_BASE_TDES /;"	d
AT91C_BASE_TDES	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_BASE_TDES /;"	d
AT91C_BASE_TDES	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_BASE_TDES /;"	d
AT91C_BASE_TDES	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_BASE_TDES /;"	d
AT91C_BASE_TDES	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_BASE_TDES /;"	d
AT91C_BASE_TDES	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_BASE_TDES /;"	d
AT91C_BASE_TWI	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_BASE_TWI /;"	d
AT91C_BASE_TWI	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_BASE_TWI /;"	d
AT91C_BASE_TWI	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_BASE_TWI /;"	d
AT91C_BASE_TWI	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_BASE_TWI /;"	d
AT91C_BASE_TWI	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_BASE_TWI /;"	d
AT91C_BASE_TWI	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_BASE_TWI /;"	d
AT91C_BASE_TWI	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_BASE_TWI /;"	d
AT91C_BASE_TWI	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_BASE_TWI /;"	d
AT91C_BASE_UDP	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_BASE_UDP /;"	d
AT91C_BASE_UDP	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_BASE_UDP /;"	d
AT91C_BASE_UDP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_BASE_UDP /;"	d
AT91C_BASE_UDP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_BASE_UDP /;"	d
AT91C_BASE_UDP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_BASE_UDP /;"	d
AT91C_BASE_UDP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_BASE_UDP /;"	d
AT91C_BASE_UDP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_BASE_UDP /;"	d
AT91C_BASE_UDP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_BASE_UDP /;"	d
AT91C_BASE_US0	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_BASE_US0 /;"	d
AT91C_BASE_US0	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_BASE_US0 /;"	d
AT91C_BASE_US0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_BASE_US0 /;"	d
AT91C_BASE_US0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_BASE_US0 /;"	d
AT91C_BASE_US0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_BASE_US0 /;"	d
AT91C_BASE_US0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_BASE_US0 /;"	d
AT91C_BASE_US0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_BASE_US0 /;"	d
AT91C_BASE_US0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_BASE_US0 /;"	d
AT91C_BASE_US1	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_BASE_US1 /;"	d
AT91C_BASE_US1	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_BASE_US1 /;"	d
AT91C_BASE_US1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_BASE_US1 /;"	d
AT91C_BASE_US1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_BASE_US1 /;"	d
AT91C_BASE_US1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_BASE_US1 /;"	d
AT91C_BASE_US1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_BASE_US1 /;"	d
AT91C_BASE_US1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_BASE_US1 /;"	d
AT91C_BASE_US1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_BASE_US1 /;"	d
AT91C_BASE_VREG	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_BASE_VREG /;"	d
AT91C_BASE_VREG	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_BASE_VREG /;"	d
AT91C_BASE_VREG	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_BASE_VREG /;"	d
AT91C_BASE_VREG	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_BASE_VREG /;"	d
AT91C_BASE_VREG	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_BASE_VREG /;"	d
AT91C_BASE_VREG	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_BASE_VREG /;"	d
AT91C_BASE_WDTC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_BASE_WDTC /;"	d
AT91C_BASE_WDTC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_BASE_WDTC /;"	d
AT91C_BASE_WDTC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_BASE_WDTC /;"	d
AT91C_BASE_WDTC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_BASE_WDTC /;"	d
AT91C_BASE_WDTC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_BASE_WDTC /;"	d
AT91C_BASE_WDTC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_BASE_WDTC /;"	d
AT91C_BASE_WDTC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_BASE_WDTC /;"	d
AT91C_BASE_WDTC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_BASE_WDTC /;"	d
AT91C_CAN_ABM	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_CAN_ABM /;"	d
AT91C_CAN_ABM	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_CAN_ABM /;"	d
AT91C_CAN_ABM	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_CAN_ABM /;"	d
AT91C_CAN_ABM	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_CAN_ABM /;"	d
AT91C_CAN_ABM	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_CAN_ABM /;"	d
AT91C_CAN_ABM	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_CAN_ABM /;"	d
AT91C_CAN_ACR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_CAN_ACR /;"	d
AT91C_CAN_ACR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_CAN_ACR /;"	d
AT91C_CAN_ACR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_CAN_ACR /;"	d
AT91C_CAN_ACR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_CAN_ACR /;"	d
AT91C_CAN_ACR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_CAN_ACR /;"	d
AT91C_CAN_ACR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_CAN_ACR /;"	d
AT91C_CAN_AERR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_CAN_AERR /;"	d
AT91C_CAN_AERR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_CAN_AERR /;"	d
AT91C_CAN_AERR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_CAN_AERR /;"	d
AT91C_CAN_AERR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_CAN_AERR /;"	d
AT91C_CAN_AERR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_CAN_AERR /;"	d
AT91C_CAN_AERR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_CAN_AERR /;"	d
AT91C_CAN_BERR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_CAN_BERR /;"	d
AT91C_CAN_BERR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_CAN_BERR /;"	d
AT91C_CAN_BERR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_CAN_BERR /;"	d
AT91C_CAN_BERR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_CAN_BERR /;"	d
AT91C_CAN_BERR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_CAN_BERR /;"	d
AT91C_CAN_BERR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_CAN_BERR /;"	d
AT91C_CAN_BOFF	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_CAN_BOFF /;"	d
AT91C_CAN_BOFF	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_CAN_BOFF /;"	d
AT91C_CAN_BOFF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_CAN_BOFF /;"	d
AT91C_CAN_BOFF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_CAN_BOFF /;"	d
AT91C_CAN_BOFF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_CAN_BOFF /;"	d
AT91C_CAN_BOFF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_CAN_BOFF /;"	d
AT91C_CAN_BR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_CAN_BR /;"	d
AT91C_CAN_BR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_CAN_BR /;"	d
AT91C_CAN_BR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_CAN_BR /;"	d
AT91C_CAN_BR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_CAN_BR /;"	d
AT91C_CAN_BR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_CAN_BR /;"	d
AT91C_CAN_BR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_CAN_BR /;"	d
AT91C_CAN_BRP	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_CAN_BRP /;"	d
AT91C_CAN_BRP	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_CAN_BRP /;"	d
AT91C_CAN_BRP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_CAN_BRP /;"	d
AT91C_CAN_BRP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_CAN_BRP /;"	d
AT91C_CAN_BRP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_CAN_BRP /;"	d
AT91C_CAN_BRP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_CAN_BRP /;"	d
AT91C_CAN_CANEN	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_CAN_CANEN /;"	d
AT91C_CAN_CANEN	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_CAN_CANEN /;"	d
AT91C_CAN_CANEN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_CAN_CANEN /;"	d
AT91C_CAN_CANEN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_CAN_CANEN /;"	d
AT91C_CAN_CANEN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_CAN_CANEN /;"	d
AT91C_CAN_CANEN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_CAN_CANEN /;"	d
AT91C_CAN_CERR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_CAN_CERR /;"	d
AT91C_CAN_CERR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_CAN_CERR /;"	d
AT91C_CAN_CERR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_CAN_CERR /;"	d
AT91C_CAN_CERR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_CAN_CERR /;"	d
AT91C_CAN_CERR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_CAN_CERR /;"	d
AT91C_CAN_CERR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_CAN_CERR /;"	d
AT91C_CAN_DRPT	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_CAN_DRPT /;"	d
AT91C_CAN_DRPT	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_CAN_DRPT /;"	d
AT91C_CAN_DRPT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_CAN_DRPT /;"	d
AT91C_CAN_DRPT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_CAN_DRPT /;"	d
AT91C_CAN_DRPT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_CAN_DRPT /;"	d
AT91C_CAN_DRPT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_CAN_DRPT /;"	d
AT91C_CAN_ECR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_CAN_ECR /;"	d
AT91C_CAN_ECR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_CAN_ECR /;"	d
AT91C_CAN_ECR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_CAN_ECR /;"	d
AT91C_CAN_ECR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_CAN_ECR /;"	d
AT91C_CAN_ECR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_CAN_ECR /;"	d
AT91C_CAN_ECR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_CAN_ECR /;"	d
AT91C_CAN_ERRA	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_CAN_ERRA /;"	d
AT91C_CAN_ERRA	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_CAN_ERRA /;"	d
AT91C_CAN_ERRA	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_CAN_ERRA /;"	d
AT91C_CAN_ERRA	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_CAN_ERRA /;"	d
AT91C_CAN_ERRA	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_CAN_ERRA /;"	d
AT91C_CAN_ERRA	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_CAN_ERRA /;"	d
AT91C_CAN_ERRP	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_CAN_ERRP /;"	d
AT91C_CAN_ERRP	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_CAN_ERRP /;"	d
AT91C_CAN_ERRP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_CAN_ERRP /;"	d
AT91C_CAN_ERRP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_CAN_ERRP /;"	d
AT91C_CAN_ERRP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_CAN_ERRP /;"	d
AT91C_CAN_ERRP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_CAN_ERRP /;"	d
AT91C_CAN_FERR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_CAN_FERR /;"	d
AT91C_CAN_FERR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_CAN_FERR /;"	d
AT91C_CAN_FERR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_CAN_FERR /;"	d
AT91C_CAN_FERR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_CAN_FERR /;"	d
AT91C_CAN_FERR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_CAN_FERR /;"	d
AT91C_CAN_FERR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_CAN_FERR /;"	d
AT91C_CAN_IDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_CAN_IDR /;"	d
AT91C_CAN_IDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_CAN_IDR /;"	d
AT91C_CAN_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_CAN_IDR /;"	d
AT91C_CAN_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_CAN_IDR /;"	d
AT91C_CAN_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_CAN_IDR /;"	d
AT91C_CAN_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_CAN_IDR /;"	d
AT91C_CAN_IER	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_CAN_IER /;"	d
AT91C_CAN_IER	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_CAN_IER /;"	d
AT91C_CAN_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_CAN_IER /;"	d
AT91C_CAN_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_CAN_IER /;"	d
AT91C_CAN_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_CAN_IER /;"	d
AT91C_CAN_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_CAN_IER /;"	d
AT91C_CAN_IMR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_CAN_IMR /;"	d
AT91C_CAN_IMR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_CAN_IMR /;"	d
AT91C_CAN_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_CAN_IMR /;"	d
AT91C_CAN_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_CAN_IMR /;"	d
AT91C_CAN_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_CAN_IMR /;"	d
AT91C_CAN_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_CAN_IMR /;"	d
AT91C_CAN_LPM	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_CAN_LPM /;"	d
AT91C_CAN_LPM	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_CAN_LPM /;"	d
AT91C_CAN_LPM	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_CAN_LPM /;"	d
AT91C_CAN_LPM	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_CAN_LPM /;"	d
AT91C_CAN_LPM	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_CAN_LPM /;"	d
AT91C_CAN_LPM	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_CAN_LPM /;"	d
AT91C_CAN_MABT	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_CAN_MABT /;"	d
AT91C_CAN_MABT	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_CAN_MABT /;"	d
AT91C_CAN_MABT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_CAN_MABT /;"	d
AT91C_CAN_MABT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_CAN_MABT /;"	d
AT91C_CAN_MABT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_CAN_MABT /;"	d
AT91C_CAN_MABT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_CAN_MABT /;"	d
AT91C_CAN_MACR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_CAN_MACR /;"	d
AT91C_CAN_MACR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_CAN_MACR /;"	d
AT91C_CAN_MACR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_CAN_MACR /;"	d
AT91C_CAN_MACR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_CAN_MACR /;"	d
AT91C_CAN_MACR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_CAN_MACR /;"	d
AT91C_CAN_MACR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_CAN_MACR /;"	d
AT91C_CAN_MB0	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_CAN_MB0 /;"	d
AT91C_CAN_MB0	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_CAN_MB0 /;"	d
AT91C_CAN_MB0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_CAN_MB0 /;"	d
AT91C_CAN_MB0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_CAN_MB0 /;"	d
AT91C_CAN_MB0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_CAN_MB0 /;"	d
AT91C_CAN_MB0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_CAN_MB0 /;"	d
AT91C_CAN_MB0_MAM	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_CAN_MB0_MAM /;"	d
AT91C_CAN_MB0_MAM	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_CAN_MB0_MAM /;"	d
AT91C_CAN_MB0_MAM	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_CAN_MB0_MAM /;"	d
AT91C_CAN_MB0_MAM	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_CAN_MB0_MAM /;"	d
AT91C_CAN_MB0_MAM	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_CAN_MB0_MAM /;"	d
AT91C_CAN_MB0_MAM	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_CAN_MB0_MAM /;"	d
AT91C_CAN_MB0_MCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_CAN_MB0_MCR /;"	d
AT91C_CAN_MB0_MCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_CAN_MB0_MCR /;"	d
AT91C_CAN_MB0_MCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_CAN_MB0_MCR /;"	d
AT91C_CAN_MB0_MCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_CAN_MB0_MCR /;"	d
AT91C_CAN_MB0_MCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_CAN_MB0_MCR /;"	d
AT91C_CAN_MB0_MCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_CAN_MB0_MCR /;"	d
AT91C_CAN_MB0_MDH	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_CAN_MB0_MDH /;"	d
AT91C_CAN_MB0_MDH	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_CAN_MB0_MDH /;"	d
AT91C_CAN_MB0_MDH	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_CAN_MB0_MDH /;"	d
AT91C_CAN_MB0_MDH	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_CAN_MB0_MDH /;"	d
AT91C_CAN_MB0_MDH	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_CAN_MB0_MDH /;"	d
AT91C_CAN_MB0_MDH	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_CAN_MB0_MDH /;"	d
AT91C_CAN_MB0_MDL	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_CAN_MB0_MDL /;"	d
AT91C_CAN_MB0_MDL	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_CAN_MB0_MDL /;"	d
AT91C_CAN_MB0_MDL	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_CAN_MB0_MDL /;"	d
AT91C_CAN_MB0_MDL	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_CAN_MB0_MDL /;"	d
AT91C_CAN_MB0_MDL	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_CAN_MB0_MDL /;"	d
AT91C_CAN_MB0_MDL	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_CAN_MB0_MDL /;"	d
AT91C_CAN_MB0_MFID	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_CAN_MB0_MFID /;"	d
AT91C_CAN_MB0_MFID	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_CAN_MB0_MFID /;"	d
AT91C_CAN_MB0_MFID	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_CAN_MB0_MFID /;"	d
AT91C_CAN_MB0_MFID	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_CAN_MB0_MFID /;"	d
AT91C_CAN_MB0_MFID	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_CAN_MB0_MFID /;"	d
AT91C_CAN_MB0_MFID	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_CAN_MB0_MFID /;"	d
AT91C_CAN_MB0_MID	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_CAN_MB0_MID /;"	d
AT91C_CAN_MB0_MID	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_CAN_MB0_MID /;"	d
AT91C_CAN_MB0_MID	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_CAN_MB0_MID /;"	d
AT91C_CAN_MB0_MID	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_CAN_MB0_MID /;"	d
AT91C_CAN_MB0_MID	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_CAN_MB0_MID /;"	d
AT91C_CAN_MB0_MID	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_CAN_MB0_MID /;"	d
AT91C_CAN_MB0_MMR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_CAN_MB0_MMR /;"	d
AT91C_CAN_MB0_MMR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_CAN_MB0_MMR /;"	d
AT91C_CAN_MB0_MMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_CAN_MB0_MMR /;"	d
AT91C_CAN_MB0_MMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_CAN_MB0_MMR /;"	d
AT91C_CAN_MB0_MMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_CAN_MB0_MMR /;"	d
AT91C_CAN_MB0_MMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_CAN_MB0_MMR /;"	d
AT91C_CAN_MB0_MSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_CAN_MB0_MSR /;"	d
AT91C_CAN_MB0_MSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_CAN_MB0_MSR /;"	d
AT91C_CAN_MB0_MSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_CAN_MB0_MSR /;"	d
AT91C_CAN_MB0_MSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_CAN_MB0_MSR /;"	d
AT91C_CAN_MB0_MSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_CAN_MB0_MSR /;"	d
AT91C_CAN_MB0_MSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_CAN_MB0_MSR /;"	d
AT91C_CAN_MB1	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_CAN_MB1 /;"	d
AT91C_CAN_MB1	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_CAN_MB1 /;"	d
AT91C_CAN_MB1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_CAN_MB1 /;"	d
AT91C_CAN_MB1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_CAN_MB1 /;"	d
AT91C_CAN_MB1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_CAN_MB1 /;"	d
AT91C_CAN_MB1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_CAN_MB1 /;"	d
AT91C_CAN_MB10	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_CAN_MB10 /;"	d
AT91C_CAN_MB10	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_CAN_MB10 /;"	d
AT91C_CAN_MB10	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_CAN_MB10 /;"	d
AT91C_CAN_MB10	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_CAN_MB10 /;"	d
AT91C_CAN_MB10	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_CAN_MB10 /;"	d
AT91C_CAN_MB10	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_CAN_MB10 /;"	d
AT91C_CAN_MB11	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_CAN_MB11 /;"	d
AT91C_CAN_MB11	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_CAN_MB11 /;"	d
AT91C_CAN_MB11	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_CAN_MB11 /;"	d
AT91C_CAN_MB11	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_CAN_MB11 /;"	d
AT91C_CAN_MB11	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_CAN_MB11 /;"	d
AT91C_CAN_MB11	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_CAN_MB11 /;"	d
AT91C_CAN_MB12	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_CAN_MB12 /;"	d
AT91C_CAN_MB12	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_CAN_MB12 /;"	d
AT91C_CAN_MB12	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_CAN_MB12 /;"	d
AT91C_CAN_MB12	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_CAN_MB12 /;"	d
AT91C_CAN_MB12	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_CAN_MB12 /;"	d
AT91C_CAN_MB12	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_CAN_MB12 /;"	d
AT91C_CAN_MB13	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_CAN_MB13 /;"	d
AT91C_CAN_MB13	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_CAN_MB13 /;"	d
AT91C_CAN_MB13	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_CAN_MB13 /;"	d
AT91C_CAN_MB13	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_CAN_MB13 /;"	d
AT91C_CAN_MB13	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_CAN_MB13 /;"	d
AT91C_CAN_MB13	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_CAN_MB13 /;"	d
AT91C_CAN_MB14	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_CAN_MB14 /;"	d
AT91C_CAN_MB14	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_CAN_MB14 /;"	d
AT91C_CAN_MB14	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_CAN_MB14 /;"	d
AT91C_CAN_MB14	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_CAN_MB14 /;"	d
AT91C_CAN_MB14	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_CAN_MB14 /;"	d
AT91C_CAN_MB14	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_CAN_MB14 /;"	d
AT91C_CAN_MB15	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_CAN_MB15 /;"	d
AT91C_CAN_MB15	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_CAN_MB15 /;"	d
AT91C_CAN_MB15	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_CAN_MB15 /;"	d
AT91C_CAN_MB15	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_CAN_MB15 /;"	d
AT91C_CAN_MB15	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_CAN_MB15 /;"	d
AT91C_CAN_MB15	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_CAN_MB15 /;"	d
AT91C_CAN_MB1_MAM	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_CAN_MB1_MAM /;"	d
AT91C_CAN_MB1_MAM	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_CAN_MB1_MAM /;"	d
AT91C_CAN_MB1_MAM	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_CAN_MB1_MAM /;"	d
AT91C_CAN_MB1_MAM	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_CAN_MB1_MAM /;"	d
AT91C_CAN_MB1_MAM	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_CAN_MB1_MAM /;"	d
AT91C_CAN_MB1_MAM	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_CAN_MB1_MAM /;"	d
AT91C_CAN_MB1_MCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_CAN_MB1_MCR /;"	d
AT91C_CAN_MB1_MCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_CAN_MB1_MCR /;"	d
AT91C_CAN_MB1_MCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_CAN_MB1_MCR /;"	d
AT91C_CAN_MB1_MCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_CAN_MB1_MCR /;"	d
AT91C_CAN_MB1_MCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_CAN_MB1_MCR /;"	d
AT91C_CAN_MB1_MCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_CAN_MB1_MCR /;"	d
AT91C_CAN_MB1_MDH	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_CAN_MB1_MDH /;"	d
AT91C_CAN_MB1_MDH	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_CAN_MB1_MDH /;"	d
AT91C_CAN_MB1_MDH	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_CAN_MB1_MDH /;"	d
AT91C_CAN_MB1_MDH	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_CAN_MB1_MDH /;"	d
AT91C_CAN_MB1_MDH	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_CAN_MB1_MDH /;"	d
AT91C_CAN_MB1_MDH	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_CAN_MB1_MDH /;"	d
AT91C_CAN_MB1_MDL	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_CAN_MB1_MDL /;"	d
AT91C_CAN_MB1_MDL	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_CAN_MB1_MDL /;"	d
AT91C_CAN_MB1_MDL	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_CAN_MB1_MDL /;"	d
AT91C_CAN_MB1_MDL	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_CAN_MB1_MDL /;"	d
AT91C_CAN_MB1_MDL	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_CAN_MB1_MDL /;"	d
AT91C_CAN_MB1_MDL	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_CAN_MB1_MDL /;"	d
AT91C_CAN_MB1_MFID	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_CAN_MB1_MFID /;"	d
AT91C_CAN_MB1_MFID	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_CAN_MB1_MFID /;"	d
AT91C_CAN_MB1_MFID	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_CAN_MB1_MFID /;"	d
AT91C_CAN_MB1_MFID	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_CAN_MB1_MFID /;"	d
AT91C_CAN_MB1_MFID	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_CAN_MB1_MFID /;"	d
AT91C_CAN_MB1_MFID	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_CAN_MB1_MFID /;"	d
AT91C_CAN_MB1_MID	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_CAN_MB1_MID /;"	d
AT91C_CAN_MB1_MID	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_CAN_MB1_MID /;"	d
AT91C_CAN_MB1_MID	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_CAN_MB1_MID /;"	d
AT91C_CAN_MB1_MID	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_CAN_MB1_MID /;"	d
AT91C_CAN_MB1_MID	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_CAN_MB1_MID /;"	d
AT91C_CAN_MB1_MID	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_CAN_MB1_MID /;"	d
AT91C_CAN_MB1_MMR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_CAN_MB1_MMR /;"	d
AT91C_CAN_MB1_MMR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_CAN_MB1_MMR /;"	d
AT91C_CAN_MB1_MMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_CAN_MB1_MMR /;"	d
AT91C_CAN_MB1_MMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_CAN_MB1_MMR /;"	d
AT91C_CAN_MB1_MMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_CAN_MB1_MMR /;"	d
AT91C_CAN_MB1_MMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_CAN_MB1_MMR /;"	d
AT91C_CAN_MB1_MSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_CAN_MB1_MSR /;"	d
AT91C_CAN_MB1_MSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_CAN_MB1_MSR /;"	d
AT91C_CAN_MB1_MSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_CAN_MB1_MSR /;"	d
AT91C_CAN_MB1_MSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_CAN_MB1_MSR /;"	d
AT91C_CAN_MB1_MSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_CAN_MB1_MSR /;"	d
AT91C_CAN_MB1_MSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_CAN_MB1_MSR /;"	d
AT91C_CAN_MB2	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_CAN_MB2 /;"	d
AT91C_CAN_MB2	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_CAN_MB2 /;"	d
AT91C_CAN_MB2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_CAN_MB2 /;"	d
AT91C_CAN_MB2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_CAN_MB2 /;"	d
AT91C_CAN_MB2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_CAN_MB2 /;"	d
AT91C_CAN_MB2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_CAN_MB2 /;"	d
AT91C_CAN_MB2_MAM	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_CAN_MB2_MAM /;"	d
AT91C_CAN_MB2_MAM	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_CAN_MB2_MAM /;"	d
AT91C_CAN_MB2_MAM	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_CAN_MB2_MAM /;"	d
AT91C_CAN_MB2_MAM	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_CAN_MB2_MAM /;"	d
AT91C_CAN_MB2_MAM	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_CAN_MB2_MAM /;"	d
AT91C_CAN_MB2_MAM	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_CAN_MB2_MAM /;"	d
AT91C_CAN_MB2_MCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_CAN_MB2_MCR /;"	d
AT91C_CAN_MB2_MCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_CAN_MB2_MCR /;"	d
AT91C_CAN_MB2_MCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_CAN_MB2_MCR /;"	d
AT91C_CAN_MB2_MCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_CAN_MB2_MCR /;"	d
AT91C_CAN_MB2_MCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_CAN_MB2_MCR /;"	d
AT91C_CAN_MB2_MCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_CAN_MB2_MCR /;"	d
AT91C_CAN_MB2_MDH	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_CAN_MB2_MDH /;"	d
AT91C_CAN_MB2_MDH	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_CAN_MB2_MDH /;"	d
AT91C_CAN_MB2_MDH	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_CAN_MB2_MDH /;"	d
AT91C_CAN_MB2_MDH	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_CAN_MB2_MDH /;"	d
AT91C_CAN_MB2_MDH	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_CAN_MB2_MDH /;"	d
AT91C_CAN_MB2_MDH	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_CAN_MB2_MDH /;"	d
AT91C_CAN_MB2_MDL	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_CAN_MB2_MDL /;"	d
AT91C_CAN_MB2_MDL	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_CAN_MB2_MDL /;"	d
AT91C_CAN_MB2_MDL	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_CAN_MB2_MDL /;"	d
AT91C_CAN_MB2_MDL	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_CAN_MB2_MDL /;"	d
AT91C_CAN_MB2_MDL	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_CAN_MB2_MDL /;"	d
AT91C_CAN_MB2_MDL	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_CAN_MB2_MDL /;"	d
AT91C_CAN_MB2_MFID	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_CAN_MB2_MFID /;"	d
AT91C_CAN_MB2_MFID	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_CAN_MB2_MFID /;"	d
AT91C_CAN_MB2_MFID	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_CAN_MB2_MFID /;"	d
AT91C_CAN_MB2_MFID	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_CAN_MB2_MFID /;"	d
AT91C_CAN_MB2_MFID	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_CAN_MB2_MFID /;"	d
AT91C_CAN_MB2_MFID	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_CAN_MB2_MFID /;"	d
AT91C_CAN_MB2_MID	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_CAN_MB2_MID /;"	d
AT91C_CAN_MB2_MID	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_CAN_MB2_MID /;"	d
AT91C_CAN_MB2_MID	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_CAN_MB2_MID /;"	d
AT91C_CAN_MB2_MID	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_CAN_MB2_MID /;"	d
AT91C_CAN_MB2_MID	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_CAN_MB2_MID /;"	d
AT91C_CAN_MB2_MID	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_CAN_MB2_MID /;"	d
AT91C_CAN_MB2_MMR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_CAN_MB2_MMR /;"	d
AT91C_CAN_MB2_MMR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_CAN_MB2_MMR /;"	d
AT91C_CAN_MB2_MMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_CAN_MB2_MMR /;"	d
AT91C_CAN_MB2_MMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_CAN_MB2_MMR /;"	d
AT91C_CAN_MB2_MMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_CAN_MB2_MMR /;"	d
AT91C_CAN_MB2_MMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_CAN_MB2_MMR /;"	d
AT91C_CAN_MB2_MSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_CAN_MB2_MSR /;"	d
AT91C_CAN_MB2_MSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_CAN_MB2_MSR /;"	d
AT91C_CAN_MB2_MSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_CAN_MB2_MSR /;"	d
AT91C_CAN_MB2_MSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_CAN_MB2_MSR /;"	d
AT91C_CAN_MB2_MSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_CAN_MB2_MSR /;"	d
AT91C_CAN_MB2_MSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_CAN_MB2_MSR /;"	d
AT91C_CAN_MB3	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_CAN_MB3 /;"	d
AT91C_CAN_MB3	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_CAN_MB3 /;"	d
AT91C_CAN_MB3	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_CAN_MB3 /;"	d
AT91C_CAN_MB3	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_CAN_MB3 /;"	d
AT91C_CAN_MB3	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_CAN_MB3 /;"	d
AT91C_CAN_MB3	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_CAN_MB3 /;"	d
AT91C_CAN_MB3_MAM	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_CAN_MB3_MAM /;"	d
AT91C_CAN_MB3_MAM	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_CAN_MB3_MAM /;"	d
AT91C_CAN_MB3_MAM	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_CAN_MB3_MAM /;"	d
AT91C_CAN_MB3_MAM	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_CAN_MB3_MAM /;"	d
AT91C_CAN_MB3_MAM	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_CAN_MB3_MAM /;"	d
AT91C_CAN_MB3_MAM	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_CAN_MB3_MAM /;"	d
AT91C_CAN_MB3_MCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_CAN_MB3_MCR /;"	d
AT91C_CAN_MB3_MCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_CAN_MB3_MCR /;"	d
AT91C_CAN_MB3_MCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_CAN_MB3_MCR /;"	d
AT91C_CAN_MB3_MCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_CAN_MB3_MCR /;"	d
AT91C_CAN_MB3_MCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_CAN_MB3_MCR /;"	d
AT91C_CAN_MB3_MCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_CAN_MB3_MCR /;"	d
AT91C_CAN_MB3_MDH	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_CAN_MB3_MDH /;"	d
AT91C_CAN_MB3_MDH	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_CAN_MB3_MDH /;"	d
AT91C_CAN_MB3_MDH	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_CAN_MB3_MDH /;"	d
AT91C_CAN_MB3_MDH	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_CAN_MB3_MDH /;"	d
AT91C_CAN_MB3_MDH	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_CAN_MB3_MDH /;"	d
AT91C_CAN_MB3_MDH	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_CAN_MB3_MDH /;"	d
AT91C_CAN_MB3_MDL	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_CAN_MB3_MDL /;"	d
AT91C_CAN_MB3_MDL	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_CAN_MB3_MDL /;"	d
AT91C_CAN_MB3_MDL	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_CAN_MB3_MDL /;"	d
AT91C_CAN_MB3_MDL	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_CAN_MB3_MDL /;"	d
AT91C_CAN_MB3_MDL	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_CAN_MB3_MDL /;"	d
AT91C_CAN_MB3_MDL	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_CAN_MB3_MDL /;"	d
AT91C_CAN_MB3_MFID	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_CAN_MB3_MFID /;"	d
AT91C_CAN_MB3_MFID	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_CAN_MB3_MFID /;"	d
AT91C_CAN_MB3_MFID	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_CAN_MB3_MFID /;"	d
AT91C_CAN_MB3_MFID	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_CAN_MB3_MFID /;"	d
AT91C_CAN_MB3_MFID	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_CAN_MB3_MFID /;"	d
AT91C_CAN_MB3_MFID	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_CAN_MB3_MFID /;"	d
AT91C_CAN_MB3_MID	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_CAN_MB3_MID /;"	d
AT91C_CAN_MB3_MID	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_CAN_MB3_MID /;"	d
AT91C_CAN_MB3_MID	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_CAN_MB3_MID /;"	d
AT91C_CAN_MB3_MID	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_CAN_MB3_MID /;"	d
AT91C_CAN_MB3_MID	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_CAN_MB3_MID /;"	d
AT91C_CAN_MB3_MID	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_CAN_MB3_MID /;"	d
AT91C_CAN_MB3_MMR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_CAN_MB3_MMR /;"	d
AT91C_CAN_MB3_MMR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_CAN_MB3_MMR /;"	d
AT91C_CAN_MB3_MMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_CAN_MB3_MMR /;"	d
AT91C_CAN_MB3_MMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_CAN_MB3_MMR /;"	d
AT91C_CAN_MB3_MMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_CAN_MB3_MMR /;"	d
AT91C_CAN_MB3_MMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_CAN_MB3_MMR /;"	d
AT91C_CAN_MB3_MSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_CAN_MB3_MSR /;"	d
AT91C_CAN_MB3_MSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_CAN_MB3_MSR /;"	d
AT91C_CAN_MB3_MSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_CAN_MB3_MSR /;"	d
AT91C_CAN_MB3_MSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_CAN_MB3_MSR /;"	d
AT91C_CAN_MB3_MSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_CAN_MB3_MSR /;"	d
AT91C_CAN_MB3_MSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_CAN_MB3_MSR /;"	d
AT91C_CAN_MB4	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_CAN_MB4 /;"	d
AT91C_CAN_MB4	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_CAN_MB4 /;"	d
AT91C_CAN_MB4	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_CAN_MB4 /;"	d
AT91C_CAN_MB4	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_CAN_MB4 /;"	d
AT91C_CAN_MB4	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_CAN_MB4 /;"	d
AT91C_CAN_MB4	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_CAN_MB4 /;"	d
AT91C_CAN_MB4_MAM	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_CAN_MB4_MAM /;"	d
AT91C_CAN_MB4_MAM	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_CAN_MB4_MAM /;"	d
AT91C_CAN_MB4_MAM	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_CAN_MB4_MAM /;"	d
AT91C_CAN_MB4_MAM	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_CAN_MB4_MAM /;"	d
AT91C_CAN_MB4_MAM	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_CAN_MB4_MAM /;"	d
AT91C_CAN_MB4_MAM	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_CAN_MB4_MAM /;"	d
AT91C_CAN_MB4_MCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_CAN_MB4_MCR /;"	d
AT91C_CAN_MB4_MCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_CAN_MB4_MCR /;"	d
AT91C_CAN_MB4_MCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_CAN_MB4_MCR /;"	d
AT91C_CAN_MB4_MCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_CAN_MB4_MCR /;"	d
AT91C_CAN_MB4_MCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_CAN_MB4_MCR /;"	d
AT91C_CAN_MB4_MCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_CAN_MB4_MCR /;"	d
AT91C_CAN_MB4_MDH	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_CAN_MB4_MDH /;"	d
AT91C_CAN_MB4_MDH	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_CAN_MB4_MDH /;"	d
AT91C_CAN_MB4_MDH	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_CAN_MB4_MDH /;"	d
AT91C_CAN_MB4_MDH	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_CAN_MB4_MDH /;"	d
AT91C_CAN_MB4_MDH	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_CAN_MB4_MDH /;"	d
AT91C_CAN_MB4_MDH	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_CAN_MB4_MDH /;"	d
AT91C_CAN_MB4_MDL	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_CAN_MB4_MDL /;"	d
AT91C_CAN_MB4_MDL	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_CAN_MB4_MDL /;"	d
AT91C_CAN_MB4_MDL	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_CAN_MB4_MDL /;"	d
AT91C_CAN_MB4_MDL	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_CAN_MB4_MDL /;"	d
AT91C_CAN_MB4_MDL	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_CAN_MB4_MDL /;"	d
AT91C_CAN_MB4_MDL	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_CAN_MB4_MDL /;"	d
AT91C_CAN_MB4_MFID	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_CAN_MB4_MFID /;"	d
AT91C_CAN_MB4_MFID	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_CAN_MB4_MFID /;"	d
AT91C_CAN_MB4_MFID	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_CAN_MB4_MFID /;"	d
AT91C_CAN_MB4_MFID	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_CAN_MB4_MFID /;"	d
AT91C_CAN_MB4_MFID	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_CAN_MB4_MFID /;"	d
AT91C_CAN_MB4_MFID	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_CAN_MB4_MFID /;"	d
AT91C_CAN_MB4_MID	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_CAN_MB4_MID /;"	d
AT91C_CAN_MB4_MID	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_CAN_MB4_MID /;"	d
AT91C_CAN_MB4_MID	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_CAN_MB4_MID /;"	d
AT91C_CAN_MB4_MID	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_CAN_MB4_MID /;"	d
AT91C_CAN_MB4_MID	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_CAN_MB4_MID /;"	d
AT91C_CAN_MB4_MID	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_CAN_MB4_MID /;"	d
AT91C_CAN_MB4_MMR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_CAN_MB4_MMR /;"	d
AT91C_CAN_MB4_MMR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_CAN_MB4_MMR /;"	d
AT91C_CAN_MB4_MMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_CAN_MB4_MMR /;"	d
AT91C_CAN_MB4_MMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_CAN_MB4_MMR /;"	d
AT91C_CAN_MB4_MMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_CAN_MB4_MMR /;"	d
AT91C_CAN_MB4_MMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_CAN_MB4_MMR /;"	d
AT91C_CAN_MB4_MSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_CAN_MB4_MSR /;"	d
AT91C_CAN_MB4_MSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_CAN_MB4_MSR /;"	d
AT91C_CAN_MB4_MSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_CAN_MB4_MSR /;"	d
AT91C_CAN_MB4_MSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_CAN_MB4_MSR /;"	d
AT91C_CAN_MB4_MSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_CAN_MB4_MSR /;"	d
AT91C_CAN_MB4_MSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_CAN_MB4_MSR /;"	d
AT91C_CAN_MB5	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_CAN_MB5 /;"	d
AT91C_CAN_MB5	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_CAN_MB5 /;"	d
AT91C_CAN_MB5	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_CAN_MB5 /;"	d
AT91C_CAN_MB5	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_CAN_MB5 /;"	d
AT91C_CAN_MB5	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_CAN_MB5 /;"	d
AT91C_CAN_MB5	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_CAN_MB5 /;"	d
AT91C_CAN_MB5_MAM	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_CAN_MB5_MAM /;"	d
AT91C_CAN_MB5_MAM	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_CAN_MB5_MAM /;"	d
AT91C_CAN_MB5_MAM	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_CAN_MB5_MAM /;"	d
AT91C_CAN_MB5_MAM	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_CAN_MB5_MAM /;"	d
AT91C_CAN_MB5_MAM	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_CAN_MB5_MAM /;"	d
AT91C_CAN_MB5_MAM	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_CAN_MB5_MAM /;"	d
AT91C_CAN_MB5_MCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_CAN_MB5_MCR /;"	d
AT91C_CAN_MB5_MCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_CAN_MB5_MCR /;"	d
AT91C_CAN_MB5_MCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_CAN_MB5_MCR /;"	d
AT91C_CAN_MB5_MCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_CAN_MB5_MCR /;"	d
AT91C_CAN_MB5_MCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_CAN_MB5_MCR /;"	d
AT91C_CAN_MB5_MCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_CAN_MB5_MCR /;"	d
AT91C_CAN_MB5_MDH	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_CAN_MB5_MDH /;"	d
AT91C_CAN_MB5_MDH	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_CAN_MB5_MDH /;"	d
AT91C_CAN_MB5_MDH	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_CAN_MB5_MDH /;"	d
AT91C_CAN_MB5_MDH	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_CAN_MB5_MDH /;"	d
AT91C_CAN_MB5_MDH	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_CAN_MB5_MDH /;"	d
AT91C_CAN_MB5_MDH	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_CAN_MB5_MDH /;"	d
AT91C_CAN_MB5_MDL	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_CAN_MB5_MDL /;"	d
AT91C_CAN_MB5_MDL	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_CAN_MB5_MDL /;"	d
AT91C_CAN_MB5_MDL	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_CAN_MB5_MDL /;"	d
AT91C_CAN_MB5_MDL	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_CAN_MB5_MDL /;"	d
AT91C_CAN_MB5_MDL	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_CAN_MB5_MDL /;"	d
AT91C_CAN_MB5_MDL	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_CAN_MB5_MDL /;"	d
AT91C_CAN_MB5_MFID	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_CAN_MB5_MFID /;"	d
AT91C_CAN_MB5_MFID	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_CAN_MB5_MFID /;"	d
AT91C_CAN_MB5_MFID	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_CAN_MB5_MFID /;"	d
AT91C_CAN_MB5_MFID	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_CAN_MB5_MFID /;"	d
AT91C_CAN_MB5_MFID	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_CAN_MB5_MFID /;"	d
AT91C_CAN_MB5_MFID	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_CAN_MB5_MFID /;"	d
AT91C_CAN_MB5_MID	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_CAN_MB5_MID /;"	d
AT91C_CAN_MB5_MID	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_CAN_MB5_MID /;"	d
AT91C_CAN_MB5_MID	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_CAN_MB5_MID /;"	d
AT91C_CAN_MB5_MID	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_CAN_MB5_MID /;"	d
AT91C_CAN_MB5_MID	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_CAN_MB5_MID /;"	d
AT91C_CAN_MB5_MID	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_CAN_MB5_MID /;"	d
AT91C_CAN_MB5_MMR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_CAN_MB5_MMR /;"	d
AT91C_CAN_MB5_MMR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_CAN_MB5_MMR /;"	d
AT91C_CAN_MB5_MMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_CAN_MB5_MMR /;"	d
AT91C_CAN_MB5_MMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_CAN_MB5_MMR /;"	d
AT91C_CAN_MB5_MMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_CAN_MB5_MMR /;"	d
AT91C_CAN_MB5_MMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_CAN_MB5_MMR /;"	d
AT91C_CAN_MB5_MSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_CAN_MB5_MSR /;"	d
AT91C_CAN_MB5_MSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_CAN_MB5_MSR /;"	d
AT91C_CAN_MB5_MSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_CAN_MB5_MSR /;"	d
AT91C_CAN_MB5_MSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_CAN_MB5_MSR /;"	d
AT91C_CAN_MB5_MSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_CAN_MB5_MSR /;"	d
AT91C_CAN_MB5_MSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_CAN_MB5_MSR /;"	d
AT91C_CAN_MB6	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_CAN_MB6 /;"	d
AT91C_CAN_MB6	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_CAN_MB6 /;"	d
AT91C_CAN_MB6	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_CAN_MB6 /;"	d
AT91C_CAN_MB6	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_CAN_MB6 /;"	d
AT91C_CAN_MB6	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_CAN_MB6 /;"	d
AT91C_CAN_MB6	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_CAN_MB6 /;"	d
AT91C_CAN_MB6_MAM	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_CAN_MB6_MAM /;"	d
AT91C_CAN_MB6_MAM	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_CAN_MB6_MAM /;"	d
AT91C_CAN_MB6_MAM	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_CAN_MB6_MAM /;"	d
AT91C_CAN_MB6_MAM	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_CAN_MB6_MAM /;"	d
AT91C_CAN_MB6_MAM	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_CAN_MB6_MAM /;"	d
AT91C_CAN_MB6_MAM	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_CAN_MB6_MAM /;"	d
AT91C_CAN_MB6_MCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_CAN_MB6_MCR /;"	d
AT91C_CAN_MB6_MCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_CAN_MB6_MCR /;"	d
AT91C_CAN_MB6_MCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_CAN_MB6_MCR /;"	d
AT91C_CAN_MB6_MCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_CAN_MB6_MCR /;"	d
AT91C_CAN_MB6_MCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_CAN_MB6_MCR /;"	d
AT91C_CAN_MB6_MCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_CAN_MB6_MCR /;"	d
AT91C_CAN_MB6_MDH	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_CAN_MB6_MDH /;"	d
AT91C_CAN_MB6_MDH	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_CAN_MB6_MDH /;"	d
AT91C_CAN_MB6_MDH	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_CAN_MB6_MDH /;"	d
AT91C_CAN_MB6_MDH	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_CAN_MB6_MDH /;"	d
AT91C_CAN_MB6_MDH	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_CAN_MB6_MDH /;"	d
AT91C_CAN_MB6_MDH	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_CAN_MB6_MDH /;"	d
AT91C_CAN_MB6_MDL	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_CAN_MB6_MDL /;"	d
AT91C_CAN_MB6_MDL	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_CAN_MB6_MDL /;"	d
AT91C_CAN_MB6_MDL	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_CAN_MB6_MDL /;"	d
AT91C_CAN_MB6_MDL	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_CAN_MB6_MDL /;"	d
AT91C_CAN_MB6_MDL	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_CAN_MB6_MDL /;"	d
AT91C_CAN_MB6_MDL	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_CAN_MB6_MDL /;"	d
AT91C_CAN_MB6_MFID	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_CAN_MB6_MFID /;"	d
AT91C_CAN_MB6_MFID	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_CAN_MB6_MFID /;"	d
AT91C_CAN_MB6_MFID	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_CAN_MB6_MFID /;"	d
AT91C_CAN_MB6_MFID	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_CAN_MB6_MFID /;"	d
AT91C_CAN_MB6_MFID	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_CAN_MB6_MFID /;"	d
AT91C_CAN_MB6_MFID	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_CAN_MB6_MFID /;"	d
AT91C_CAN_MB6_MID	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_CAN_MB6_MID /;"	d
AT91C_CAN_MB6_MID	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_CAN_MB6_MID /;"	d
AT91C_CAN_MB6_MID	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_CAN_MB6_MID /;"	d
AT91C_CAN_MB6_MID	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_CAN_MB6_MID /;"	d
AT91C_CAN_MB6_MID	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_CAN_MB6_MID /;"	d
AT91C_CAN_MB6_MID	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_CAN_MB6_MID /;"	d
AT91C_CAN_MB6_MMR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_CAN_MB6_MMR /;"	d
AT91C_CAN_MB6_MMR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_CAN_MB6_MMR /;"	d
AT91C_CAN_MB6_MMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_CAN_MB6_MMR /;"	d
AT91C_CAN_MB6_MMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_CAN_MB6_MMR /;"	d
AT91C_CAN_MB6_MMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_CAN_MB6_MMR /;"	d
AT91C_CAN_MB6_MMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_CAN_MB6_MMR /;"	d
AT91C_CAN_MB6_MSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_CAN_MB6_MSR /;"	d
AT91C_CAN_MB6_MSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_CAN_MB6_MSR /;"	d
AT91C_CAN_MB6_MSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_CAN_MB6_MSR /;"	d
AT91C_CAN_MB6_MSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_CAN_MB6_MSR /;"	d
AT91C_CAN_MB6_MSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_CAN_MB6_MSR /;"	d
AT91C_CAN_MB6_MSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_CAN_MB6_MSR /;"	d
AT91C_CAN_MB7	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_CAN_MB7 /;"	d
AT91C_CAN_MB7	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_CAN_MB7 /;"	d
AT91C_CAN_MB7	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_CAN_MB7 /;"	d
AT91C_CAN_MB7	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_CAN_MB7 /;"	d
AT91C_CAN_MB7	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_CAN_MB7 /;"	d
AT91C_CAN_MB7	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_CAN_MB7 /;"	d
AT91C_CAN_MB7_MAM	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_CAN_MB7_MAM /;"	d
AT91C_CAN_MB7_MAM	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_CAN_MB7_MAM /;"	d
AT91C_CAN_MB7_MAM	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_CAN_MB7_MAM /;"	d
AT91C_CAN_MB7_MAM	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_CAN_MB7_MAM /;"	d
AT91C_CAN_MB7_MAM	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_CAN_MB7_MAM /;"	d
AT91C_CAN_MB7_MAM	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_CAN_MB7_MAM /;"	d
AT91C_CAN_MB7_MCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_CAN_MB7_MCR /;"	d
AT91C_CAN_MB7_MCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_CAN_MB7_MCR /;"	d
AT91C_CAN_MB7_MCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_CAN_MB7_MCR /;"	d
AT91C_CAN_MB7_MCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_CAN_MB7_MCR /;"	d
AT91C_CAN_MB7_MCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_CAN_MB7_MCR /;"	d
AT91C_CAN_MB7_MCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_CAN_MB7_MCR /;"	d
AT91C_CAN_MB7_MDH	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_CAN_MB7_MDH /;"	d
AT91C_CAN_MB7_MDH	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_CAN_MB7_MDH /;"	d
AT91C_CAN_MB7_MDH	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_CAN_MB7_MDH /;"	d
AT91C_CAN_MB7_MDH	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_CAN_MB7_MDH /;"	d
AT91C_CAN_MB7_MDH	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_CAN_MB7_MDH /;"	d
AT91C_CAN_MB7_MDH	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_CAN_MB7_MDH /;"	d
AT91C_CAN_MB7_MDL	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_CAN_MB7_MDL /;"	d
AT91C_CAN_MB7_MDL	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_CAN_MB7_MDL /;"	d
AT91C_CAN_MB7_MDL	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_CAN_MB7_MDL /;"	d
AT91C_CAN_MB7_MDL	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_CAN_MB7_MDL /;"	d
AT91C_CAN_MB7_MDL	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_CAN_MB7_MDL /;"	d
AT91C_CAN_MB7_MDL	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_CAN_MB7_MDL /;"	d
AT91C_CAN_MB7_MFID	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_CAN_MB7_MFID /;"	d
AT91C_CAN_MB7_MFID	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_CAN_MB7_MFID /;"	d
AT91C_CAN_MB7_MFID	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_CAN_MB7_MFID /;"	d
AT91C_CAN_MB7_MFID	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_CAN_MB7_MFID /;"	d
AT91C_CAN_MB7_MFID	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_CAN_MB7_MFID /;"	d
AT91C_CAN_MB7_MFID	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_CAN_MB7_MFID /;"	d
AT91C_CAN_MB7_MID	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_CAN_MB7_MID /;"	d
AT91C_CAN_MB7_MID	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_CAN_MB7_MID /;"	d
AT91C_CAN_MB7_MID	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_CAN_MB7_MID /;"	d
AT91C_CAN_MB7_MID	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_CAN_MB7_MID /;"	d
AT91C_CAN_MB7_MID	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_CAN_MB7_MID /;"	d
AT91C_CAN_MB7_MID	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_CAN_MB7_MID /;"	d
AT91C_CAN_MB7_MMR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_CAN_MB7_MMR /;"	d
AT91C_CAN_MB7_MMR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_CAN_MB7_MMR /;"	d
AT91C_CAN_MB7_MMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_CAN_MB7_MMR /;"	d
AT91C_CAN_MB7_MMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_CAN_MB7_MMR /;"	d
AT91C_CAN_MB7_MMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_CAN_MB7_MMR /;"	d
AT91C_CAN_MB7_MMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_CAN_MB7_MMR /;"	d
AT91C_CAN_MB7_MSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_CAN_MB7_MSR /;"	d
AT91C_CAN_MB7_MSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_CAN_MB7_MSR /;"	d
AT91C_CAN_MB7_MSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_CAN_MB7_MSR /;"	d
AT91C_CAN_MB7_MSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_CAN_MB7_MSR /;"	d
AT91C_CAN_MB7_MSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_CAN_MB7_MSR /;"	d
AT91C_CAN_MB7_MSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_CAN_MB7_MSR /;"	d
AT91C_CAN_MB8	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_CAN_MB8 /;"	d
AT91C_CAN_MB8	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_CAN_MB8 /;"	d
AT91C_CAN_MB8	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_CAN_MB8 /;"	d
AT91C_CAN_MB8	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_CAN_MB8 /;"	d
AT91C_CAN_MB8	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_CAN_MB8 /;"	d
AT91C_CAN_MB8	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_CAN_MB8 /;"	d
AT91C_CAN_MB9	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_CAN_MB9 /;"	d
AT91C_CAN_MB9	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_CAN_MB9 /;"	d
AT91C_CAN_MB9	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_CAN_MB9 /;"	d
AT91C_CAN_MB9	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_CAN_MB9 /;"	d
AT91C_CAN_MB9	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_CAN_MB9 /;"	d
AT91C_CAN_MB9	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_CAN_MB9 /;"	d
AT91C_CAN_MDLC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_CAN_MDLC /;"	d
AT91C_CAN_MDLC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_CAN_MDLC /;"	d
AT91C_CAN_MDLC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_CAN_MDLC /;"	d
AT91C_CAN_MDLC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_CAN_MDLC /;"	d
AT91C_CAN_MDLC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_CAN_MDLC /;"	d
AT91C_CAN_MDLC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_CAN_MDLC /;"	d
AT91C_CAN_MIDE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_CAN_MIDE /;"	d
AT91C_CAN_MIDE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_CAN_MIDE /;"	d
AT91C_CAN_MIDE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_CAN_MIDE /;"	d
AT91C_CAN_MIDE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_CAN_MIDE /;"	d
AT91C_CAN_MIDE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_CAN_MIDE /;"	d
AT91C_CAN_MIDE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_CAN_MIDE /;"	d
AT91C_CAN_MIDvA	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_CAN_MIDvA /;"	d
AT91C_CAN_MIDvA	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_CAN_MIDvA /;"	d
AT91C_CAN_MIDvA	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_CAN_MIDvA /;"	d
AT91C_CAN_MIDvA	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_CAN_MIDvA /;"	d
AT91C_CAN_MIDvA	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_CAN_MIDvA /;"	d
AT91C_CAN_MIDvA	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_CAN_MIDvA /;"	d
AT91C_CAN_MIDvB	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_CAN_MIDvB /;"	d
AT91C_CAN_MIDvB	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_CAN_MIDvB /;"	d
AT91C_CAN_MIDvB	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_CAN_MIDvB /;"	d
AT91C_CAN_MIDvB	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_CAN_MIDvB /;"	d
AT91C_CAN_MIDvB	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_CAN_MIDvB /;"	d
AT91C_CAN_MIDvB	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_CAN_MIDvB /;"	d
AT91C_CAN_MMI	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_CAN_MMI /;"	d
AT91C_CAN_MMI	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_CAN_MMI /;"	d
AT91C_CAN_MMI	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_CAN_MMI /;"	d
AT91C_CAN_MMI	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_CAN_MMI /;"	d
AT91C_CAN_MMI	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_CAN_MMI /;"	d
AT91C_CAN_MMI	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_CAN_MMI /;"	d
AT91C_CAN_MOT	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_CAN_MOT /;"	d
AT91C_CAN_MOT	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_CAN_MOT /;"	d
AT91C_CAN_MOT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_CAN_MOT /;"	d
AT91C_CAN_MOT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_CAN_MOT /;"	d
AT91C_CAN_MOT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_CAN_MOT /;"	d
AT91C_CAN_MOT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_CAN_MOT /;"	d
AT91C_CAN_MOT_CONSUMER	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_CAN_MOT_CONSUMER /;"	d
AT91C_CAN_MOT_CONSUMER	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_CAN_MOT_CONSUMER /;"	d
AT91C_CAN_MOT_CONSUMER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_CAN_MOT_CONSUMER /;"	d
AT91C_CAN_MOT_CONSUMER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_CAN_MOT_CONSUMER /;"	d
AT91C_CAN_MOT_CONSUMER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_CAN_MOT_CONSUMER /;"	d
AT91C_CAN_MOT_CONSUMER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_CAN_MOT_CONSUMER /;"	d
AT91C_CAN_MOT_DIS	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_CAN_MOT_DIS /;"	d
AT91C_CAN_MOT_DIS	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_CAN_MOT_DIS /;"	d
AT91C_CAN_MOT_DIS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_CAN_MOT_DIS /;"	d
AT91C_CAN_MOT_DIS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_CAN_MOT_DIS /;"	d
AT91C_CAN_MOT_DIS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_CAN_MOT_DIS /;"	d
AT91C_CAN_MOT_DIS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_CAN_MOT_DIS /;"	d
AT91C_CAN_MOT_PRODUCER	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_CAN_MOT_PRODUCER /;"	d
AT91C_CAN_MOT_PRODUCER	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_CAN_MOT_PRODUCER /;"	d
AT91C_CAN_MOT_PRODUCER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_CAN_MOT_PRODUCER /;"	d
AT91C_CAN_MOT_PRODUCER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_CAN_MOT_PRODUCER /;"	d
AT91C_CAN_MOT_PRODUCER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_CAN_MOT_PRODUCER /;"	d
AT91C_CAN_MOT_PRODUCER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_CAN_MOT_PRODUCER /;"	d
AT91C_CAN_MOT_RX	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_CAN_MOT_RX /;"	d
AT91C_CAN_MOT_RX	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_CAN_MOT_RX /;"	d
AT91C_CAN_MOT_RX	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_CAN_MOT_RX /;"	d
AT91C_CAN_MOT_RX	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_CAN_MOT_RX /;"	d
AT91C_CAN_MOT_RX	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_CAN_MOT_RX /;"	d
AT91C_CAN_MOT_RX	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_CAN_MOT_RX /;"	d
AT91C_CAN_MOT_RXOVERWRITE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_CAN_MOT_RXOVERWRITE /;"	d
AT91C_CAN_MOT_RXOVERWRITE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_CAN_MOT_RXOVERWRITE /;"	d
AT91C_CAN_MOT_RXOVERWRITE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_CAN_MOT_RXOVERWRITE /;"	d
AT91C_CAN_MOT_RXOVERWRITE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_CAN_MOT_RXOVERWRITE /;"	d
AT91C_CAN_MOT_RXOVERWRITE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_CAN_MOT_RXOVERWRITE /;"	d
AT91C_CAN_MOT_RXOVERWRITE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_CAN_MOT_RXOVERWRITE /;"	d
AT91C_CAN_MOT_TX	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_CAN_MOT_TX /;"	d
AT91C_CAN_MOT_TX	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_CAN_MOT_TX /;"	d
AT91C_CAN_MOT_TX	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_CAN_MOT_TX /;"	d
AT91C_CAN_MOT_TX	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_CAN_MOT_TX /;"	d
AT91C_CAN_MOT_TX	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_CAN_MOT_TX /;"	d
AT91C_CAN_MOT_TX	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_CAN_MOT_TX /;"	d
AT91C_CAN_MR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_CAN_MR /;"	d
AT91C_CAN_MR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_CAN_MR /;"	d
AT91C_CAN_MR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_CAN_MR /;"	d
AT91C_CAN_MR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_CAN_MR /;"	d
AT91C_CAN_MR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_CAN_MR /;"	d
AT91C_CAN_MR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_CAN_MR /;"	d
AT91C_CAN_MRDY	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_CAN_MRDY /;"	d
AT91C_CAN_MRDY	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_CAN_MRDY /;"	d
AT91C_CAN_MRDY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_CAN_MRDY /;"	d
AT91C_CAN_MRDY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_CAN_MRDY /;"	d
AT91C_CAN_MRDY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_CAN_MRDY /;"	d
AT91C_CAN_MRDY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_CAN_MRDY /;"	d
AT91C_CAN_MRTR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_CAN_MRTR /;"	d
AT91C_CAN_MRTR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_CAN_MRTR /;"	d
AT91C_CAN_MRTR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_CAN_MRTR /;"	d
AT91C_CAN_MRTR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_CAN_MRTR /;"	d
AT91C_CAN_MRTR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_CAN_MRTR /;"	d
AT91C_CAN_MRTR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_CAN_MRTR /;"	d
AT91C_CAN_MTCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_CAN_MTCR /;"	d
AT91C_CAN_MTCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_CAN_MTCR /;"	d
AT91C_CAN_MTCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_CAN_MTCR /;"	d
AT91C_CAN_MTCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_CAN_MTCR /;"	d
AT91C_CAN_MTCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_CAN_MTCR /;"	d
AT91C_CAN_MTCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_CAN_MTCR /;"	d
AT91C_CAN_MTIMEMARK	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_CAN_MTIMEMARK /;"	d
AT91C_CAN_MTIMEMARK	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_CAN_MTIMEMARK /;"	d
AT91C_CAN_MTIMEMARK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_CAN_MTIMEMARK /;"	d
AT91C_CAN_MTIMEMARK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_CAN_MTIMEMARK /;"	d
AT91C_CAN_MTIMEMARK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_CAN_MTIMEMARK /;"	d
AT91C_CAN_MTIMEMARK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_CAN_MTIMEMARK /;"	d
AT91C_CAN_MTIMESTAMP	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_CAN_MTIMESTAMP /;"	d
AT91C_CAN_MTIMESTAMP	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_CAN_MTIMESTAMP /;"	d
AT91C_CAN_MTIMESTAMP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_CAN_MTIMESTAMP /;"	d
AT91C_CAN_MTIMESTAMP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_CAN_MTIMESTAMP /;"	d
AT91C_CAN_MTIMESTAMP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_CAN_MTIMESTAMP /;"	d
AT91C_CAN_MTIMESTAMP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_CAN_MTIMESTAMP /;"	d
AT91C_CAN_OVL	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_CAN_OVL /;"	d
AT91C_CAN_OVL	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_CAN_OVL /;"	d
AT91C_CAN_OVL	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_CAN_OVL /;"	d
AT91C_CAN_OVL	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_CAN_OVL /;"	d
AT91C_CAN_OVL	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_CAN_OVL /;"	d
AT91C_CAN_OVL	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_CAN_OVL /;"	d
AT91C_CAN_OVLY	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_CAN_OVLY /;"	d
AT91C_CAN_OVLY	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_CAN_OVLY /;"	d
AT91C_CAN_OVLY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_CAN_OVLY /;"	d
AT91C_CAN_OVLY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_CAN_OVLY /;"	d
AT91C_CAN_OVLY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_CAN_OVLY /;"	d
AT91C_CAN_OVLY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_CAN_OVLY /;"	d
AT91C_CAN_PHASE1	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_CAN_PHASE1 /;"	d
AT91C_CAN_PHASE1	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_CAN_PHASE1 /;"	d
AT91C_CAN_PHASE1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_CAN_PHASE1 /;"	d
AT91C_CAN_PHASE1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_CAN_PHASE1 /;"	d
AT91C_CAN_PHASE1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_CAN_PHASE1 /;"	d
AT91C_CAN_PHASE1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_CAN_PHASE1 /;"	d
AT91C_CAN_PHASE2	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_CAN_PHASE2 /;"	d
AT91C_CAN_PHASE2	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_CAN_PHASE2 /;"	d
AT91C_CAN_PHASE2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_CAN_PHASE2 /;"	d
AT91C_CAN_PHASE2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_CAN_PHASE2 /;"	d
AT91C_CAN_PHASE2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_CAN_PHASE2 /;"	d
AT91C_CAN_PHASE2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_CAN_PHASE2 /;"	d
AT91C_CAN_PRIOR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_CAN_PRIOR /;"	d
AT91C_CAN_PRIOR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_CAN_PRIOR /;"	d
AT91C_CAN_PRIOR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_CAN_PRIOR /;"	d
AT91C_CAN_PRIOR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_CAN_PRIOR /;"	d
AT91C_CAN_PRIOR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_CAN_PRIOR /;"	d
AT91C_CAN_PRIOR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_CAN_PRIOR /;"	d
AT91C_CAN_PROPAG	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_CAN_PROPAG /;"	d
AT91C_CAN_PROPAG	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_CAN_PROPAG /;"	d
AT91C_CAN_PROPAG	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_CAN_PROPAG /;"	d
AT91C_CAN_PROPAG	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_CAN_PROPAG /;"	d
AT91C_CAN_PROPAG	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_CAN_PROPAG /;"	d
AT91C_CAN_PROPAG	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_CAN_PROPAG /;"	d
AT91C_CAN_RBSY	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_CAN_RBSY /;"	d
AT91C_CAN_RBSY	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_CAN_RBSY /;"	d
AT91C_CAN_RBSY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_CAN_RBSY /;"	d
AT91C_CAN_RBSY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_CAN_RBSY /;"	d
AT91C_CAN_RBSY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_CAN_RBSY /;"	d
AT91C_CAN_RBSY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_CAN_RBSY /;"	d
AT91C_CAN_REC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_CAN_REC /;"	d
AT91C_CAN_REC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_CAN_REC /;"	d
AT91C_CAN_REC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_CAN_REC /;"	d
AT91C_CAN_REC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_CAN_REC /;"	d
AT91C_CAN_REC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_CAN_REC /;"	d
AT91C_CAN_REC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_CAN_REC /;"	d
AT91C_CAN_SERR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_CAN_SERR /;"	d
AT91C_CAN_SERR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_CAN_SERR /;"	d
AT91C_CAN_SERR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_CAN_SERR /;"	d
AT91C_CAN_SERR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_CAN_SERR /;"	d
AT91C_CAN_SERR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_CAN_SERR /;"	d
AT91C_CAN_SERR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_CAN_SERR /;"	d
AT91C_CAN_SLEEP	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_CAN_SLEEP /;"	d
AT91C_CAN_SLEEP	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_CAN_SLEEP /;"	d
AT91C_CAN_SLEEP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_CAN_SLEEP /;"	d
AT91C_CAN_SLEEP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_CAN_SLEEP /;"	d
AT91C_CAN_SLEEP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_CAN_SLEEP /;"	d
AT91C_CAN_SLEEP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_CAN_SLEEP /;"	d
AT91C_CAN_SMP	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_CAN_SMP /;"	d
AT91C_CAN_SMP	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_CAN_SMP /;"	d
AT91C_CAN_SMP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_CAN_SMP /;"	d
AT91C_CAN_SMP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_CAN_SMP /;"	d
AT91C_CAN_SMP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_CAN_SMP /;"	d
AT91C_CAN_SMP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_CAN_SMP /;"	d
AT91C_CAN_SR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_CAN_SR /;"	d
AT91C_CAN_SR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_CAN_SR /;"	d
AT91C_CAN_SR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_CAN_SR /;"	d
AT91C_CAN_SR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_CAN_SR /;"	d
AT91C_CAN_SR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_CAN_SR /;"	d
AT91C_CAN_SR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_CAN_SR /;"	d
AT91C_CAN_SYNC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_CAN_SYNC /;"	d
AT91C_CAN_SYNC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_CAN_SYNC /;"	d
AT91C_CAN_SYNC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_CAN_SYNC /;"	d
AT91C_CAN_SYNC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_CAN_SYNC /;"	d
AT91C_CAN_SYNC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_CAN_SYNC /;"	d
AT91C_CAN_SYNC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_CAN_SYNC /;"	d
AT91C_CAN_TBSY	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_CAN_TBSY /;"	d
AT91C_CAN_TBSY	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_CAN_TBSY /;"	d
AT91C_CAN_TBSY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_CAN_TBSY /;"	d
AT91C_CAN_TBSY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_CAN_TBSY /;"	d
AT91C_CAN_TBSY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_CAN_TBSY /;"	d
AT91C_CAN_TBSY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_CAN_TBSY /;"	d
AT91C_CAN_TCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_CAN_TCR /;"	d
AT91C_CAN_TCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_CAN_TCR /;"	d
AT91C_CAN_TCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_CAN_TCR /;"	d
AT91C_CAN_TCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_CAN_TCR /;"	d
AT91C_CAN_TCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_CAN_TCR /;"	d
AT91C_CAN_TCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_CAN_TCR /;"	d
AT91C_CAN_TEC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_CAN_TEC /;"	d
AT91C_CAN_TEC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_CAN_TEC /;"	d
AT91C_CAN_TEC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_CAN_TEC /;"	d
AT91C_CAN_TEC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_CAN_TEC /;"	d
AT91C_CAN_TEC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_CAN_TEC /;"	d
AT91C_CAN_TEC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_CAN_TEC /;"	d
AT91C_CAN_TEOF	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_CAN_TEOF /;"	d
AT91C_CAN_TEOF	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_CAN_TEOF /;"	d
AT91C_CAN_TEOF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_CAN_TEOF /;"	d
AT91C_CAN_TEOF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_CAN_TEOF /;"	d
AT91C_CAN_TEOF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_CAN_TEOF /;"	d
AT91C_CAN_TEOF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_CAN_TEOF /;"	d
AT91C_CAN_TIM	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_CAN_TIM /;"	d
AT91C_CAN_TIM	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_CAN_TIM /;"	d
AT91C_CAN_TIM	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_CAN_TIM /;"	d
AT91C_CAN_TIM	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_CAN_TIM /;"	d
AT91C_CAN_TIM	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_CAN_TIM /;"	d
AT91C_CAN_TIM	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_CAN_TIM /;"	d
AT91C_CAN_TIMER	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_CAN_TIMER /;"	d
AT91C_CAN_TIMER	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_CAN_TIMER /;"	d
AT91C_CAN_TIMER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_CAN_TIMER /;"	d
AT91C_CAN_TIMER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_CAN_TIMER /;"	d
AT91C_CAN_TIMER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_CAN_TIMER /;"	d
AT91C_CAN_TIMER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_CAN_TIMER /;"	d
AT91C_CAN_TIMESTP	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_CAN_TIMESTP /;"	d
AT91C_CAN_TIMESTP	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_CAN_TIMESTP /;"	d
AT91C_CAN_TIMESTP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_CAN_TIMESTP /;"	d
AT91C_CAN_TIMESTP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_CAN_TIMESTP /;"	d
AT91C_CAN_TIMESTP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_CAN_TIMESTP /;"	d
AT91C_CAN_TIMESTP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_CAN_TIMESTP /;"	d
AT91C_CAN_TIMFRZ	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_CAN_TIMFRZ /;"	d
AT91C_CAN_TIMFRZ	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_CAN_TIMFRZ /;"	d
AT91C_CAN_TIMFRZ	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_CAN_TIMFRZ /;"	d
AT91C_CAN_TIMFRZ	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_CAN_TIMFRZ /;"	d
AT91C_CAN_TIMFRZ	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_CAN_TIMFRZ /;"	d
AT91C_CAN_TIMFRZ	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_CAN_TIMFRZ /;"	d
AT91C_CAN_TIMRST	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_CAN_TIMRST /;"	d
AT91C_CAN_TIMRST	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_CAN_TIMRST /;"	d
AT91C_CAN_TIMRST	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_CAN_TIMRST /;"	d
AT91C_CAN_TIMRST	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_CAN_TIMRST /;"	d
AT91C_CAN_TIMRST	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_CAN_TIMRST /;"	d
AT91C_CAN_TIMRST	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_CAN_TIMRST /;"	d
AT91C_CAN_TOVF	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_CAN_TOVF /;"	d
AT91C_CAN_TOVF	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_CAN_TOVF /;"	d
AT91C_CAN_TOVF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_CAN_TOVF /;"	d
AT91C_CAN_TOVF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_CAN_TOVF /;"	d
AT91C_CAN_TOVF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_CAN_TOVF /;"	d
AT91C_CAN_TOVF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_CAN_TOVF /;"	d
AT91C_CAN_TSTP	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_CAN_TSTP /;"	d
AT91C_CAN_TSTP	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_CAN_TSTP /;"	d
AT91C_CAN_TSTP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_CAN_TSTP /;"	d
AT91C_CAN_TSTP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_CAN_TSTP /;"	d
AT91C_CAN_TSTP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_CAN_TSTP /;"	d
AT91C_CAN_TSTP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_CAN_TSTP /;"	d
AT91C_CAN_TTM	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_CAN_TTM /;"	d
AT91C_CAN_TTM	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_CAN_TTM /;"	d
AT91C_CAN_TTM	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_CAN_TTM /;"	d
AT91C_CAN_TTM	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_CAN_TTM /;"	d
AT91C_CAN_TTM	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_CAN_TTM /;"	d
AT91C_CAN_TTM	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_CAN_TTM /;"	d
AT91C_CAN_VR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_CAN_VR /;"	d
AT91C_CAN_VR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_CAN_VR /;"	d
AT91C_CAN_VR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_CAN_VR /;"	d
AT91C_CAN_VR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_CAN_VR /;"	d
AT91C_CAN_VR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_CAN_VR /;"	d
AT91C_CAN_VR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_CAN_VR /;"	d
AT91C_CAN_WAKEUP	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_CAN_WAKEUP /;"	d
AT91C_CAN_WAKEUP	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_CAN_WAKEUP /;"	d
AT91C_CAN_WAKEUP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_CAN_WAKEUP /;"	d
AT91C_CAN_WAKEUP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_CAN_WAKEUP /;"	d
AT91C_CAN_WAKEUP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_CAN_WAKEUP /;"	d
AT91C_CAN_WAKEUP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_CAN_WAKEUP /;"	d
AT91C_CAN_WARN	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_CAN_WARN /;"	d
AT91C_CAN_WARN	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_CAN_WARN /;"	d
AT91C_CAN_WARN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_CAN_WARN /;"	d
AT91C_CAN_WARN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_CAN_WARN /;"	d
AT91C_CAN_WARN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_CAN_WARN /;"	d
AT91C_CAN_WARN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_CAN_WARN /;"	d
AT91C_CH0_CCNTR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_CH0_CCNTR /;"	d
AT91C_CH0_CCNTR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_CH0_CCNTR /;"	d
AT91C_CH0_CDTYR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_CH0_CDTYR /;"	d
AT91C_CH0_CDTYR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_CH0_CDTYR /;"	d
AT91C_CH0_CMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_CH0_CMR /;"	d
AT91C_CH0_CMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_CH0_CMR /;"	d
AT91C_CH0_CPRDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_CH0_CPRDR /;"	d
AT91C_CH0_CPRDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_CH0_CPRDR /;"	d
AT91C_CH0_CUPDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_CH0_CUPDR /;"	d
AT91C_CH0_CUPDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_CH0_CUPDR /;"	d
AT91C_CH0_Reserved	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_CH0_Reserved /;"	d
AT91C_CH0_Reserved	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_CH0_Reserved /;"	d
AT91C_CH1_CCNTR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_CH1_CCNTR /;"	d
AT91C_CH1_CCNTR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_CH1_CCNTR /;"	d
AT91C_CH1_CDTYR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_CH1_CDTYR /;"	d
AT91C_CH1_CDTYR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_CH1_CDTYR /;"	d
AT91C_CH1_CMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_CH1_CMR /;"	d
AT91C_CH1_CMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_CH1_CMR /;"	d
AT91C_CH1_CPRDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_CH1_CPRDR /;"	d
AT91C_CH1_CPRDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_CH1_CPRDR /;"	d
AT91C_CH1_CUPDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_CH1_CUPDR /;"	d
AT91C_CH1_CUPDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_CH1_CUPDR /;"	d
AT91C_CH1_Reserved	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_CH1_Reserved /;"	d
AT91C_CH1_Reserved	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_CH1_Reserved /;"	d
AT91C_CH2_CCNTR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_CH2_CCNTR /;"	d
AT91C_CH2_CCNTR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_CH2_CCNTR /;"	d
AT91C_CH2_CDTYR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_CH2_CDTYR /;"	d
AT91C_CH2_CDTYR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_CH2_CDTYR /;"	d
AT91C_CH2_CMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_CH2_CMR /;"	d
AT91C_CH2_CMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_CH2_CMR /;"	d
AT91C_CH2_CPRDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_CH2_CPRDR /;"	d
AT91C_CH2_CPRDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_CH2_CPRDR /;"	d
AT91C_CH2_CUPDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_CH2_CUPDR /;"	d
AT91C_CH2_CUPDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_CH2_CUPDR /;"	d
AT91C_CH2_Reserved	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_CH2_Reserved /;"	d
AT91C_CH2_Reserved	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_CH2_Reserved /;"	d
AT91C_CH3_CCNTR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_CH3_CCNTR /;"	d
AT91C_CH3_CCNTR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_CH3_CCNTR /;"	d
AT91C_CH3_CDTYR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_CH3_CDTYR /;"	d
AT91C_CH3_CDTYR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_CH3_CDTYR /;"	d
AT91C_CH3_CMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_CH3_CMR /;"	d
AT91C_CH3_CMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_CH3_CMR /;"	d
AT91C_CH3_CPRDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_CH3_CPRDR /;"	d
AT91C_CH3_CPRDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_CH3_CPRDR /;"	d
AT91C_CH3_CUPDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_CH3_CUPDR /;"	d
AT91C_CH3_CUPDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_CH3_CUPDR /;"	d
AT91C_CH3_Reserved	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_CH3_Reserved /;"	d
AT91C_CH3_Reserved	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_CH3_Reserved /;"	d
AT91C_CKGR_DIV	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_CKGR_DIV /;"	d
AT91C_CKGR_DIV	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_CKGR_DIV /;"	d
AT91C_CKGR_DIV	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_CKGR_DIV /;"	d
AT91C_CKGR_DIV	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_CKGR_DIV /;"	d
AT91C_CKGR_DIV	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_CKGR_DIV /;"	d
AT91C_CKGR_DIV	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_CKGR_DIV /;"	d
AT91C_CKGR_DIV	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_CKGR_DIV /;"	d
AT91C_CKGR_DIV	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_CKGR_DIV /;"	d
AT91C_CKGR_DIV_0	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_CKGR_DIV_0 /;"	d
AT91C_CKGR_DIV_0	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_CKGR_DIV_0 /;"	d
AT91C_CKGR_DIV_0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_CKGR_DIV_0 /;"	d
AT91C_CKGR_DIV_0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_CKGR_DIV_0 /;"	d
AT91C_CKGR_DIV_0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_CKGR_DIV_0 /;"	d
AT91C_CKGR_DIV_0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_CKGR_DIV_0 /;"	d
AT91C_CKGR_DIV_0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_CKGR_DIV_0 /;"	d
AT91C_CKGR_DIV_0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_CKGR_DIV_0 /;"	d
AT91C_CKGR_DIV_BYPASS	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_CKGR_DIV_BYPASS /;"	d
AT91C_CKGR_DIV_BYPASS	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_CKGR_DIV_BYPASS /;"	d
AT91C_CKGR_DIV_BYPASS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_CKGR_DIV_BYPASS /;"	d
AT91C_CKGR_DIV_BYPASS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_CKGR_DIV_BYPASS /;"	d
AT91C_CKGR_DIV_BYPASS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_CKGR_DIV_BYPASS /;"	d
AT91C_CKGR_DIV_BYPASS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_CKGR_DIV_BYPASS /;"	d
AT91C_CKGR_DIV_BYPASS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_CKGR_DIV_BYPASS /;"	d
AT91C_CKGR_DIV_BYPASS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_CKGR_DIV_BYPASS /;"	d
AT91C_CKGR_MAINF	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_CKGR_MAINF /;"	d
AT91C_CKGR_MAINF	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_CKGR_MAINF /;"	d
AT91C_CKGR_MAINF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_CKGR_MAINF /;"	d
AT91C_CKGR_MAINF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_CKGR_MAINF /;"	d
AT91C_CKGR_MAINF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_CKGR_MAINF /;"	d
AT91C_CKGR_MAINF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_CKGR_MAINF /;"	d
AT91C_CKGR_MAINF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_CKGR_MAINF /;"	d
AT91C_CKGR_MAINF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_CKGR_MAINF /;"	d
AT91C_CKGR_MAINRDY	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_CKGR_MAINRDY /;"	d
AT91C_CKGR_MAINRDY	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_CKGR_MAINRDY /;"	d
AT91C_CKGR_MAINRDY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_CKGR_MAINRDY /;"	d
AT91C_CKGR_MAINRDY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_CKGR_MAINRDY /;"	d
AT91C_CKGR_MAINRDY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_CKGR_MAINRDY /;"	d
AT91C_CKGR_MAINRDY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_CKGR_MAINRDY /;"	d
AT91C_CKGR_MAINRDY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_CKGR_MAINRDY /;"	d
AT91C_CKGR_MAINRDY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_CKGR_MAINRDY /;"	d
AT91C_CKGR_MCFR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_CKGR_MCFR /;"	d
AT91C_CKGR_MCFR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_CKGR_MCFR /;"	d
AT91C_CKGR_MCFR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_CKGR_MCFR /;"	d
AT91C_CKGR_MCFR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_CKGR_MCFR /;"	d
AT91C_CKGR_MCFR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_CKGR_MCFR /;"	d
AT91C_CKGR_MCFR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_CKGR_MCFR /;"	d
AT91C_CKGR_MCFR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_CKGR_MCFR /;"	d
AT91C_CKGR_MCFR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_CKGR_MCFR /;"	d
AT91C_CKGR_MOR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_CKGR_MOR /;"	d
AT91C_CKGR_MOR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_CKGR_MOR /;"	d
AT91C_CKGR_MOR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_CKGR_MOR /;"	d
AT91C_CKGR_MOR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_CKGR_MOR /;"	d
AT91C_CKGR_MOR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_CKGR_MOR /;"	d
AT91C_CKGR_MOR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_CKGR_MOR /;"	d
AT91C_CKGR_MOR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_CKGR_MOR /;"	d
AT91C_CKGR_MOR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_CKGR_MOR /;"	d
AT91C_CKGR_MOSCEN	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_CKGR_MOSCEN /;"	d
AT91C_CKGR_MOSCEN	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_CKGR_MOSCEN /;"	d
AT91C_CKGR_MOSCEN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_CKGR_MOSCEN /;"	d
AT91C_CKGR_MOSCEN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_CKGR_MOSCEN /;"	d
AT91C_CKGR_MOSCEN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_CKGR_MOSCEN /;"	d
AT91C_CKGR_MOSCEN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_CKGR_MOSCEN /;"	d
AT91C_CKGR_MOSCEN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_CKGR_MOSCEN /;"	d
AT91C_CKGR_MOSCEN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_CKGR_MOSCEN /;"	d
AT91C_CKGR_MUL	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_CKGR_MUL /;"	d
AT91C_CKGR_MUL	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_CKGR_MUL /;"	d
AT91C_CKGR_MUL	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_CKGR_MUL /;"	d
AT91C_CKGR_MUL	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_CKGR_MUL /;"	d
AT91C_CKGR_MUL	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_CKGR_MUL /;"	d
AT91C_CKGR_MUL	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_CKGR_MUL /;"	d
AT91C_CKGR_MUL	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_CKGR_MUL /;"	d
AT91C_CKGR_MUL	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_CKGR_MUL /;"	d
AT91C_CKGR_OSCBYPASS	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_CKGR_OSCBYPASS /;"	d
AT91C_CKGR_OSCBYPASS	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_CKGR_OSCBYPASS /;"	d
AT91C_CKGR_OSCBYPASS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_CKGR_OSCBYPASS /;"	d
AT91C_CKGR_OSCBYPASS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_CKGR_OSCBYPASS /;"	d
AT91C_CKGR_OSCBYPASS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_CKGR_OSCBYPASS /;"	d
AT91C_CKGR_OSCBYPASS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_CKGR_OSCBYPASS /;"	d
AT91C_CKGR_OSCBYPASS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_CKGR_OSCBYPASS /;"	d
AT91C_CKGR_OSCBYPASS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_CKGR_OSCBYPASS /;"	d
AT91C_CKGR_OSCOUNT	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_CKGR_OSCOUNT /;"	d
AT91C_CKGR_OSCOUNT	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_CKGR_OSCOUNT /;"	d
AT91C_CKGR_OSCOUNT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_CKGR_OSCOUNT /;"	d
AT91C_CKGR_OSCOUNT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_CKGR_OSCOUNT /;"	d
AT91C_CKGR_OSCOUNT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_CKGR_OSCOUNT /;"	d
AT91C_CKGR_OSCOUNT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_CKGR_OSCOUNT /;"	d
AT91C_CKGR_OSCOUNT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_CKGR_OSCOUNT /;"	d
AT91C_CKGR_OSCOUNT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_CKGR_OSCOUNT /;"	d
AT91C_CKGR_OUT	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_CKGR_OUT /;"	d
AT91C_CKGR_OUT	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_CKGR_OUT /;"	d
AT91C_CKGR_OUT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_CKGR_OUT /;"	d
AT91C_CKGR_OUT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_CKGR_OUT /;"	d
AT91C_CKGR_OUT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_CKGR_OUT /;"	d
AT91C_CKGR_OUT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_CKGR_OUT /;"	d
AT91C_CKGR_OUT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_CKGR_OUT /;"	d
AT91C_CKGR_OUT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_CKGR_OUT /;"	d
AT91C_CKGR_OUT_0	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_CKGR_OUT_0 /;"	d
AT91C_CKGR_OUT_0	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_CKGR_OUT_0 /;"	d
AT91C_CKGR_OUT_0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_CKGR_OUT_0 /;"	d
AT91C_CKGR_OUT_0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_CKGR_OUT_0 /;"	d
AT91C_CKGR_OUT_0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_CKGR_OUT_0 /;"	d
AT91C_CKGR_OUT_0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_CKGR_OUT_0 /;"	d
AT91C_CKGR_OUT_0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_CKGR_OUT_0 /;"	d
AT91C_CKGR_OUT_0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_CKGR_OUT_0 /;"	d
AT91C_CKGR_OUT_1	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_CKGR_OUT_1 /;"	d
AT91C_CKGR_OUT_1	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_CKGR_OUT_1 /;"	d
AT91C_CKGR_OUT_1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_CKGR_OUT_1 /;"	d
AT91C_CKGR_OUT_1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_CKGR_OUT_1 /;"	d
AT91C_CKGR_OUT_1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_CKGR_OUT_1 /;"	d
AT91C_CKGR_OUT_1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_CKGR_OUT_1 /;"	d
AT91C_CKGR_OUT_1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_CKGR_OUT_1 /;"	d
AT91C_CKGR_OUT_1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_CKGR_OUT_1 /;"	d
AT91C_CKGR_OUT_2	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_CKGR_OUT_2 /;"	d
AT91C_CKGR_OUT_2	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_CKGR_OUT_2 /;"	d
AT91C_CKGR_OUT_2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_CKGR_OUT_2 /;"	d
AT91C_CKGR_OUT_2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_CKGR_OUT_2 /;"	d
AT91C_CKGR_OUT_2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_CKGR_OUT_2 /;"	d
AT91C_CKGR_OUT_2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_CKGR_OUT_2 /;"	d
AT91C_CKGR_OUT_2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_CKGR_OUT_2 /;"	d
AT91C_CKGR_OUT_2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_CKGR_OUT_2 /;"	d
AT91C_CKGR_OUT_3	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_CKGR_OUT_3 /;"	d
AT91C_CKGR_OUT_3	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_CKGR_OUT_3 /;"	d
AT91C_CKGR_OUT_3	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_CKGR_OUT_3 /;"	d
AT91C_CKGR_OUT_3	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_CKGR_OUT_3 /;"	d
AT91C_CKGR_OUT_3	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_CKGR_OUT_3 /;"	d
AT91C_CKGR_OUT_3	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_CKGR_OUT_3 /;"	d
AT91C_CKGR_OUT_3	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_CKGR_OUT_3 /;"	d
AT91C_CKGR_OUT_3	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_CKGR_OUT_3 /;"	d
AT91C_CKGR_PLLCOUNT	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_CKGR_PLLCOUNT /;"	d
AT91C_CKGR_PLLCOUNT	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_CKGR_PLLCOUNT /;"	d
AT91C_CKGR_PLLCOUNT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_CKGR_PLLCOUNT /;"	d
AT91C_CKGR_PLLCOUNT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_CKGR_PLLCOUNT /;"	d
AT91C_CKGR_PLLCOUNT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_CKGR_PLLCOUNT /;"	d
AT91C_CKGR_PLLCOUNT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_CKGR_PLLCOUNT /;"	d
AT91C_CKGR_PLLCOUNT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_CKGR_PLLCOUNT /;"	d
AT91C_CKGR_PLLCOUNT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_CKGR_PLLCOUNT /;"	d
AT91C_CKGR_PLLR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_CKGR_PLLR /;"	d
AT91C_CKGR_PLLR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_CKGR_PLLR /;"	d
AT91C_CKGR_PLLR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_CKGR_PLLR /;"	d
AT91C_CKGR_PLLR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_CKGR_PLLR /;"	d
AT91C_CKGR_PLLR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_CKGR_PLLR /;"	d
AT91C_CKGR_PLLR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_CKGR_PLLR /;"	d
AT91C_CKGR_PLLR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_CKGR_PLLR /;"	d
AT91C_CKGR_PLLR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_CKGR_PLLR /;"	d
AT91C_CKGR_USBDIV	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_CKGR_USBDIV /;"	d
AT91C_CKGR_USBDIV	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_CKGR_USBDIV /;"	d
AT91C_CKGR_USBDIV	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_CKGR_USBDIV /;"	d
AT91C_CKGR_USBDIV	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_CKGR_USBDIV /;"	d
AT91C_CKGR_USBDIV	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_CKGR_USBDIV /;"	d
AT91C_CKGR_USBDIV	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_CKGR_USBDIV /;"	d
AT91C_CKGR_USBDIV	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_CKGR_USBDIV /;"	d
AT91C_CKGR_USBDIV	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_CKGR_USBDIV /;"	d
AT91C_CKGR_USBDIV_0	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_CKGR_USBDIV_0 /;"	d
AT91C_CKGR_USBDIV_0	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_CKGR_USBDIV_0 /;"	d
AT91C_CKGR_USBDIV_0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_CKGR_USBDIV_0 /;"	d
AT91C_CKGR_USBDIV_0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_CKGR_USBDIV_0 /;"	d
AT91C_CKGR_USBDIV_0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_CKGR_USBDIV_0 /;"	d
AT91C_CKGR_USBDIV_0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_CKGR_USBDIV_0 /;"	d
AT91C_CKGR_USBDIV_0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_CKGR_USBDIV_0 /;"	d
AT91C_CKGR_USBDIV_0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_CKGR_USBDIV_0 /;"	d
AT91C_CKGR_USBDIV_1	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_CKGR_USBDIV_1 /;"	d
AT91C_CKGR_USBDIV_1	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_CKGR_USBDIV_1 /;"	d
AT91C_CKGR_USBDIV_1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_CKGR_USBDIV_1 /;"	d
AT91C_CKGR_USBDIV_1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_CKGR_USBDIV_1 /;"	d
AT91C_CKGR_USBDIV_1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_CKGR_USBDIV_1 /;"	d
AT91C_CKGR_USBDIV_1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_CKGR_USBDIV_1 /;"	d
AT91C_CKGR_USBDIV_1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_CKGR_USBDIV_1 /;"	d
AT91C_CKGR_USBDIV_1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_CKGR_USBDIV_1 /;"	d
AT91C_CKGR_USBDIV_2	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_CKGR_USBDIV_2 /;"	d
AT91C_CKGR_USBDIV_2	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_CKGR_USBDIV_2 /;"	d
AT91C_CKGR_USBDIV_2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_CKGR_USBDIV_2 /;"	d
AT91C_CKGR_USBDIV_2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_CKGR_USBDIV_2 /;"	d
AT91C_CKGR_USBDIV_2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_CKGR_USBDIV_2 /;"	d
AT91C_CKGR_USBDIV_2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_CKGR_USBDIV_2 /;"	d
AT91C_CKGR_USBDIV_2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_CKGR_USBDIV_2 /;"	d
AT91C_CKGR_USBDIV_2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_CKGR_USBDIV_2 /;"	d
AT91C_DBGU_BRGR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_DBGU_BRGR /;"	d
AT91C_DBGU_BRGR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_DBGU_BRGR /;"	d
AT91C_DBGU_BRGR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_DBGU_BRGR /;"	d
AT91C_DBGU_BRGR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_DBGU_BRGR /;"	d
AT91C_DBGU_BRGR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_DBGU_BRGR /;"	d
AT91C_DBGU_BRGR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_DBGU_BRGR /;"	d
AT91C_DBGU_BRGR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_DBGU_BRGR /;"	d
AT91C_DBGU_BRGR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_DBGU_BRGR /;"	d
AT91C_DBGU_C1R	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_DBGU_C1R /;"	d
AT91C_DBGU_C1R	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_DBGU_C1R /;"	d
AT91C_DBGU_C2R	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_DBGU_C2R /;"	d
AT91C_DBGU_C2R	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_DBGU_C2R /;"	d
AT91C_DBGU_CIDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_DBGU_CIDR /;"	d
AT91C_DBGU_CIDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_DBGU_CIDR /;"	d
AT91C_DBGU_CIDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_DBGU_CIDR /;"	d
AT91C_DBGU_CIDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_DBGU_CIDR /;"	d
AT91C_DBGU_CIDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_DBGU_CIDR /;"	d
AT91C_DBGU_CIDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_DBGU_CIDR /;"	d
AT91C_DBGU_CR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_DBGU_CR /;"	d
AT91C_DBGU_CR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_DBGU_CR /;"	d
AT91C_DBGU_CR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_DBGU_CR /;"	d
AT91C_DBGU_CR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_DBGU_CR /;"	d
AT91C_DBGU_CR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_DBGU_CR /;"	d
AT91C_DBGU_CR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_DBGU_CR /;"	d
AT91C_DBGU_CR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_DBGU_CR /;"	d
AT91C_DBGU_CR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_DBGU_CR /;"	d
AT91C_DBGU_CSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_DBGU_CSR /;"	d
AT91C_DBGU_CSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_DBGU_CSR /;"	d
AT91C_DBGU_CSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_DBGU_CSR /;"	d
AT91C_DBGU_CSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_DBGU_CSR /;"	d
AT91C_DBGU_CSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_DBGU_CSR /;"	d
AT91C_DBGU_CSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_DBGU_CSR /;"	d
AT91C_DBGU_CSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_DBGU_CSR /;"	d
AT91C_DBGU_CSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_DBGU_CSR /;"	d
AT91C_DBGU_EXID	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_DBGU_EXID /;"	d
AT91C_DBGU_EXID	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_DBGU_EXID /;"	d
AT91C_DBGU_EXID	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_DBGU_EXID /;"	d
AT91C_DBGU_EXID	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_DBGU_EXID /;"	d
AT91C_DBGU_EXID	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_DBGU_EXID /;"	d
AT91C_DBGU_EXID	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_DBGU_EXID /;"	d
AT91C_DBGU_FNTR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_DBGU_FNTR /;"	d
AT91C_DBGU_FNTR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_DBGU_FNTR /;"	d
AT91C_DBGU_FNTR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_DBGU_FNTR /;"	d
AT91C_DBGU_FNTR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_DBGU_FNTR /;"	d
AT91C_DBGU_FNTR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_DBGU_FNTR /;"	d
AT91C_DBGU_FNTR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_DBGU_FNTR /;"	d
AT91C_DBGU_FNTR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_DBGU_FNTR /;"	d
AT91C_DBGU_FNTR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_DBGU_FNTR /;"	d
AT91C_DBGU_IDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_DBGU_IDR /;"	d
AT91C_DBGU_IDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_DBGU_IDR /;"	d
AT91C_DBGU_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_DBGU_IDR /;"	d
AT91C_DBGU_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_DBGU_IDR /;"	d
AT91C_DBGU_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_DBGU_IDR /;"	d
AT91C_DBGU_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_DBGU_IDR /;"	d
AT91C_DBGU_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_DBGU_IDR /;"	d
AT91C_DBGU_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_DBGU_IDR /;"	d
AT91C_DBGU_IER	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_DBGU_IER /;"	d
AT91C_DBGU_IER	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_DBGU_IER /;"	d
AT91C_DBGU_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_DBGU_IER /;"	d
AT91C_DBGU_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_DBGU_IER /;"	d
AT91C_DBGU_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_DBGU_IER /;"	d
AT91C_DBGU_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_DBGU_IER /;"	d
AT91C_DBGU_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_DBGU_IER /;"	d
AT91C_DBGU_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_DBGU_IER /;"	d
AT91C_DBGU_IMR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_DBGU_IMR /;"	d
AT91C_DBGU_IMR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_DBGU_IMR /;"	d
AT91C_DBGU_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_DBGU_IMR /;"	d
AT91C_DBGU_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_DBGU_IMR /;"	d
AT91C_DBGU_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_DBGU_IMR /;"	d
AT91C_DBGU_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_DBGU_IMR /;"	d
AT91C_DBGU_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_DBGU_IMR /;"	d
AT91C_DBGU_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_DBGU_IMR /;"	d
AT91C_DBGU_MR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_DBGU_MR /;"	d
AT91C_DBGU_MR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_DBGU_MR /;"	d
AT91C_DBGU_MR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_DBGU_MR /;"	d
AT91C_DBGU_MR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_DBGU_MR /;"	d
AT91C_DBGU_MR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_DBGU_MR /;"	d
AT91C_DBGU_MR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_DBGU_MR /;"	d
AT91C_DBGU_MR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_DBGU_MR /;"	d
AT91C_DBGU_MR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_DBGU_MR /;"	d
AT91C_DBGU_PTCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_DBGU_PTCR /;"	d
AT91C_DBGU_PTCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_DBGU_PTCR /;"	d
AT91C_DBGU_PTCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_DBGU_PTCR /;"	d
AT91C_DBGU_PTCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_DBGU_PTCR /;"	d
AT91C_DBGU_PTCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_DBGU_PTCR /;"	d
AT91C_DBGU_PTCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_DBGU_PTCR /;"	d
AT91C_DBGU_PTCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_DBGU_PTCR /;"	d
AT91C_DBGU_PTCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_DBGU_PTCR /;"	d
AT91C_DBGU_PTSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_DBGU_PTSR /;"	d
AT91C_DBGU_PTSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_DBGU_PTSR /;"	d
AT91C_DBGU_PTSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_DBGU_PTSR /;"	d
AT91C_DBGU_PTSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_DBGU_PTSR /;"	d
AT91C_DBGU_PTSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_DBGU_PTSR /;"	d
AT91C_DBGU_PTSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_DBGU_PTSR /;"	d
AT91C_DBGU_PTSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_DBGU_PTSR /;"	d
AT91C_DBGU_PTSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_DBGU_PTSR /;"	d
AT91C_DBGU_RCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_DBGU_RCR /;"	d
AT91C_DBGU_RCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_DBGU_RCR /;"	d
AT91C_DBGU_RCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_DBGU_RCR /;"	d
AT91C_DBGU_RCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_DBGU_RCR /;"	d
AT91C_DBGU_RCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_DBGU_RCR /;"	d
AT91C_DBGU_RCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_DBGU_RCR /;"	d
AT91C_DBGU_RCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_DBGU_RCR /;"	d
AT91C_DBGU_RCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_DBGU_RCR /;"	d
AT91C_DBGU_RHR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_DBGU_RHR /;"	d
AT91C_DBGU_RHR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_DBGU_RHR /;"	d
AT91C_DBGU_RHR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_DBGU_RHR /;"	d
AT91C_DBGU_RHR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_DBGU_RHR /;"	d
AT91C_DBGU_RHR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_DBGU_RHR /;"	d
AT91C_DBGU_RHR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_DBGU_RHR /;"	d
AT91C_DBGU_RHR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_DBGU_RHR /;"	d
AT91C_DBGU_RHR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_DBGU_RHR /;"	d
AT91C_DBGU_RNCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_DBGU_RNCR /;"	d
AT91C_DBGU_RNCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_DBGU_RNCR /;"	d
AT91C_DBGU_RNCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_DBGU_RNCR /;"	d
AT91C_DBGU_RNCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_DBGU_RNCR /;"	d
AT91C_DBGU_RNCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_DBGU_RNCR /;"	d
AT91C_DBGU_RNCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_DBGU_RNCR /;"	d
AT91C_DBGU_RNCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_DBGU_RNCR /;"	d
AT91C_DBGU_RNCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_DBGU_RNCR /;"	d
AT91C_DBGU_RNPR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_DBGU_RNPR /;"	d
AT91C_DBGU_RNPR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_DBGU_RNPR /;"	d
AT91C_DBGU_RNPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_DBGU_RNPR /;"	d
AT91C_DBGU_RNPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_DBGU_RNPR /;"	d
AT91C_DBGU_RNPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_DBGU_RNPR /;"	d
AT91C_DBGU_RNPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_DBGU_RNPR /;"	d
AT91C_DBGU_RNPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_DBGU_RNPR /;"	d
AT91C_DBGU_RNPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_DBGU_RNPR /;"	d
AT91C_DBGU_RPR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_DBGU_RPR /;"	d
AT91C_DBGU_RPR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_DBGU_RPR /;"	d
AT91C_DBGU_RPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_DBGU_RPR /;"	d
AT91C_DBGU_RPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_DBGU_RPR /;"	d
AT91C_DBGU_RPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_DBGU_RPR /;"	d
AT91C_DBGU_RPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_DBGU_RPR /;"	d
AT91C_DBGU_RPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_DBGU_RPR /;"	d
AT91C_DBGU_RPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_DBGU_RPR /;"	d
AT91C_DBGU_TCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_DBGU_TCR /;"	d
AT91C_DBGU_TCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_DBGU_TCR /;"	d
AT91C_DBGU_TCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_DBGU_TCR /;"	d
AT91C_DBGU_TCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_DBGU_TCR /;"	d
AT91C_DBGU_TCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_DBGU_TCR /;"	d
AT91C_DBGU_TCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_DBGU_TCR /;"	d
AT91C_DBGU_TCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_DBGU_TCR /;"	d
AT91C_DBGU_TCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_DBGU_TCR /;"	d
AT91C_DBGU_THR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_DBGU_THR /;"	d
AT91C_DBGU_THR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_DBGU_THR /;"	d
AT91C_DBGU_THR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_DBGU_THR /;"	d
AT91C_DBGU_THR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_DBGU_THR /;"	d
AT91C_DBGU_THR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_DBGU_THR /;"	d
AT91C_DBGU_THR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_DBGU_THR /;"	d
AT91C_DBGU_THR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_DBGU_THR /;"	d
AT91C_DBGU_THR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_DBGU_THR /;"	d
AT91C_DBGU_TNCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_DBGU_TNCR /;"	d
AT91C_DBGU_TNCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_DBGU_TNCR /;"	d
AT91C_DBGU_TNCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_DBGU_TNCR /;"	d
AT91C_DBGU_TNCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_DBGU_TNCR /;"	d
AT91C_DBGU_TNCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_DBGU_TNCR /;"	d
AT91C_DBGU_TNCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_DBGU_TNCR /;"	d
AT91C_DBGU_TNCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_DBGU_TNCR /;"	d
AT91C_DBGU_TNCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_DBGU_TNCR /;"	d
AT91C_DBGU_TNPR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_DBGU_TNPR /;"	d
AT91C_DBGU_TNPR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_DBGU_TNPR /;"	d
AT91C_DBGU_TNPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_DBGU_TNPR /;"	d
AT91C_DBGU_TNPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_DBGU_TNPR /;"	d
AT91C_DBGU_TNPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_DBGU_TNPR /;"	d
AT91C_DBGU_TNPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_DBGU_TNPR /;"	d
AT91C_DBGU_TNPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_DBGU_TNPR /;"	d
AT91C_DBGU_TNPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_DBGU_TNPR /;"	d
AT91C_DBGU_TPR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_DBGU_TPR /;"	d
AT91C_DBGU_TPR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_DBGU_TPR /;"	d
AT91C_DBGU_TPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_DBGU_TPR /;"	d
AT91C_DBGU_TPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_DBGU_TPR /;"	d
AT91C_DBGU_TPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_DBGU_TPR /;"	d
AT91C_DBGU_TPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_DBGU_TPR /;"	d
AT91C_DBGU_TPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_DBGU_TPR /;"	d
AT91C_DBGU_TPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_DBGU_TPR /;"	d
AT91C_EMAC_ALE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_EMAC_ALE /;"	d
AT91C_EMAC_ALE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_EMAC_ALE /;"	d
AT91C_EMAC_ALE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_EMAC_ALE /;"	d
AT91C_EMAC_ALE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_EMAC_ALE /;"	d
AT91C_EMAC_ALE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_EMAC_ALE /;"	d
AT91C_EMAC_ALE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_EMAC_ALE /;"	d
AT91C_EMAC_ARP	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_EMAC_ARP /;"	d
AT91C_EMAC_ARP	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_EMAC_ARP /;"	d
AT91C_EMAC_ARP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_EMAC_ARP /;"	d
AT91C_EMAC_ARP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_EMAC_ARP /;"	d
AT91C_EMAC_ARP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_EMAC_ARP /;"	d
AT91C_EMAC_ARP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_EMAC_ARP /;"	d
AT91C_EMAC_BEX	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_EMAC_BEX /;"	d
AT91C_EMAC_BEX	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_EMAC_BEX /;"	d
AT91C_EMAC_BEX	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_EMAC_BEX /;"	d
AT91C_EMAC_BEX	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_EMAC_BEX /;"	d
AT91C_EMAC_BEX	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_EMAC_BEX /;"	d
AT91C_EMAC_BEX	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_EMAC_BEX /;"	d
AT91C_EMAC_BIG	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_EMAC_BIG /;"	d
AT91C_EMAC_BIG	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_EMAC_BIG /;"	d
AT91C_EMAC_BIG	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_EMAC_BIG /;"	d
AT91C_EMAC_BIG	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_EMAC_BIG /;"	d
AT91C_EMAC_BIG	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_EMAC_BIG /;"	d
AT91C_EMAC_BIG	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_EMAC_BIG /;"	d
AT91C_EMAC_BNA	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_EMAC_BNA /;"	d
AT91C_EMAC_BNA	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_EMAC_BNA /;"	d
AT91C_EMAC_BNA	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_EMAC_BNA /;"	d
AT91C_EMAC_BNA	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_EMAC_BNA /;"	d
AT91C_EMAC_BNA	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_EMAC_BNA /;"	d
AT91C_EMAC_BNA	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_EMAC_BNA /;"	d
AT91C_EMAC_BP	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_EMAC_BP /;"	d
AT91C_EMAC_BP	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_EMAC_BP /;"	d
AT91C_EMAC_BP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_EMAC_BP /;"	d
AT91C_EMAC_BP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_EMAC_BP /;"	d
AT91C_EMAC_BP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_EMAC_BP /;"	d
AT91C_EMAC_BP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_EMAC_BP /;"	d
AT91C_EMAC_CAF	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_EMAC_CAF /;"	d
AT91C_EMAC_CAF	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_EMAC_CAF /;"	d
AT91C_EMAC_CAF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_EMAC_CAF /;"	d
AT91C_EMAC_CAF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_EMAC_CAF /;"	d
AT91C_EMAC_CAF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_EMAC_CAF /;"	d
AT91C_EMAC_CAF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_EMAC_CAF /;"	d
AT91C_EMAC_CLK	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_EMAC_CLK /;"	d
AT91C_EMAC_CLK	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_EMAC_CLK /;"	d
AT91C_EMAC_CLK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_EMAC_CLK /;"	d
AT91C_EMAC_CLK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_EMAC_CLK /;"	d
AT91C_EMAC_CLK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_EMAC_CLK /;"	d
AT91C_EMAC_CLK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_EMAC_CLK /;"	d
AT91C_EMAC_CLK_HCLK_16	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_EMAC_CLK_HCLK_16 /;"	d
AT91C_EMAC_CLK_HCLK_16	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_EMAC_CLK_HCLK_16 /;"	d
AT91C_EMAC_CLK_HCLK_16	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_EMAC_CLK_HCLK_16 /;"	d
AT91C_EMAC_CLK_HCLK_16	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_EMAC_CLK_HCLK_16 /;"	d
AT91C_EMAC_CLK_HCLK_16	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_EMAC_CLK_HCLK_16 /;"	d
AT91C_EMAC_CLK_HCLK_16	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_EMAC_CLK_HCLK_16 /;"	d
AT91C_EMAC_CLK_HCLK_32	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_EMAC_CLK_HCLK_32 /;"	d
AT91C_EMAC_CLK_HCLK_32	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_EMAC_CLK_HCLK_32 /;"	d
AT91C_EMAC_CLK_HCLK_32	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_EMAC_CLK_HCLK_32 /;"	d
AT91C_EMAC_CLK_HCLK_32	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_EMAC_CLK_HCLK_32 /;"	d
AT91C_EMAC_CLK_HCLK_32	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_EMAC_CLK_HCLK_32 /;"	d
AT91C_EMAC_CLK_HCLK_32	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_EMAC_CLK_HCLK_32 /;"	d
AT91C_EMAC_CLK_HCLK_64	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_EMAC_CLK_HCLK_64 /;"	d
AT91C_EMAC_CLK_HCLK_64	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_EMAC_CLK_HCLK_64 /;"	d
AT91C_EMAC_CLK_HCLK_64	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_EMAC_CLK_HCLK_64 /;"	d
AT91C_EMAC_CLK_HCLK_64	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_EMAC_CLK_HCLK_64 /;"	d
AT91C_EMAC_CLK_HCLK_64	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_EMAC_CLK_HCLK_64 /;"	d
AT91C_EMAC_CLK_HCLK_64	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_EMAC_CLK_HCLK_64 /;"	d
AT91C_EMAC_CLK_HCLK_8	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_EMAC_CLK_HCLK_8 /;"	d
AT91C_EMAC_CLK_HCLK_8	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_EMAC_CLK_HCLK_8 /;"	d
AT91C_EMAC_CLK_HCLK_8	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_EMAC_CLK_HCLK_8 /;"	d
AT91C_EMAC_CLK_HCLK_8	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_EMAC_CLK_HCLK_8 /;"	d
AT91C_EMAC_CLK_HCLK_8	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_EMAC_CLK_HCLK_8 /;"	d
AT91C_EMAC_CLK_HCLK_8	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_EMAC_CLK_HCLK_8 /;"	d
AT91C_EMAC_CLRSTAT	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_EMAC_CLRSTAT /;"	d
AT91C_EMAC_CLRSTAT	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_EMAC_CLRSTAT /;"	d
AT91C_EMAC_CLRSTAT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_EMAC_CLRSTAT /;"	d
AT91C_EMAC_CLRSTAT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_EMAC_CLRSTAT /;"	d
AT91C_EMAC_CLRSTAT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_EMAC_CLRSTAT /;"	d
AT91C_EMAC_CLRSTAT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_EMAC_CLRSTAT /;"	d
AT91C_EMAC_CODE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_EMAC_CODE /;"	d
AT91C_EMAC_CODE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_EMAC_CODE /;"	d
AT91C_EMAC_CODE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_EMAC_CODE /;"	d
AT91C_EMAC_CODE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_EMAC_CODE /;"	d
AT91C_EMAC_CODE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_EMAC_CODE /;"	d
AT91C_EMAC_CODE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_EMAC_CODE /;"	d
AT91C_EMAC_COL	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_EMAC_COL /;"	d
AT91C_EMAC_COL	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_EMAC_COL /;"	d
AT91C_EMAC_COL	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_EMAC_COL /;"	d
AT91C_EMAC_COL	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_EMAC_COL /;"	d
AT91C_EMAC_COL	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_EMAC_COL /;"	d
AT91C_EMAC_COL	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_EMAC_COL /;"	d
AT91C_EMAC_COMP	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_EMAC_COMP /;"	d
AT91C_EMAC_COMP	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_EMAC_COMP /;"	d
AT91C_EMAC_COMP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_EMAC_COMP /;"	d
AT91C_EMAC_COMP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_EMAC_COMP /;"	d
AT91C_EMAC_COMP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_EMAC_COMP /;"	d
AT91C_EMAC_COMP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_EMAC_COMP /;"	d
AT91C_EMAC_CSE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_EMAC_CSE /;"	d
AT91C_EMAC_CSE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_EMAC_CSE /;"	d
AT91C_EMAC_CSE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_EMAC_CSE /;"	d
AT91C_EMAC_CSE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_EMAC_CSE /;"	d
AT91C_EMAC_CSE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_EMAC_CSE /;"	d
AT91C_EMAC_CSE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_EMAC_CSE /;"	d
AT91C_EMAC_DATA	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_EMAC_DATA /;"	d
AT91C_EMAC_DATA	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_EMAC_DATA /;"	d
AT91C_EMAC_DATA	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_EMAC_DATA /;"	d
AT91C_EMAC_DATA	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_EMAC_DATA /;"	d
AT91C_EMAC_DATA	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_EMAC_DATA /;"	d
AT91C_EMAC_DATA	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_EMAC_DATA /;"	d
AT91C_EMAC_DRFCS	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_EMAC_DRFCS /;"	d
AT91C_EMAC_DRFCS	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_EMAC_DRFCS /;"	d
AT91C_EMAC_DRFCS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_EMAC_DRFCS /;"	d
AT91C_EMAC_DRFCS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_EMAC_DRFCS /;"	d
AT91C_EMAC_DRFCS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_EMAC_DRFCS /;"	d
AT91C_EMAC_DRFCS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_EMAC_DRFCS /;"	d
AT91C_EMAC_DTF	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_EMAC_DTF /;"	d
AT91C_EMAC_DTF	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_EMAC_DTF /;"	d
AT91C_EMAC_DTF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_EMAC_DTF /;"	d
AT91C_EMAC_DTF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_EMAC_DTF /;"	d
AT91C_EMAC_DTF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_EMAC_DTF /;"	d
AT91C_EMAC_DTF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_EMAC_DTF /;"	d
AT91C_EMAC_EAE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_EMAC_EAE /;"	d
AT91C_EMAC_EAE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_EMAC_EAE /;"	d
AT91C_EMAC_EAE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_EMAC_EAE /;"	d
AT91C_EMAC_EAE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_EMAC_EAE /;"	d
AT91C_EMAC_EAE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_EMAC_EAE /;"	d
AT91C_EMAC_EAE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_EMAC_EAE /;"	d
AT91C_EMAC_ECOL	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_EMAC_ECOL /;"	d
AT91C_EMAC_ECOL	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_EMAC_ECOL /;"	d
AT91C_EMAC_ECOL	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_EMAC_ECOL /;"	d
AT91C_EMAC_ECOL	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_EMAC_ECOL /;"	d
AT91C_EMAC_ECOL	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_EMAC_ECOL /;"	d
AT91C_EMAC_ECOL	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_EMAC_ECOL /;"	d
AT91C_EMAC_EFRHD	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_EMAC_EFRHD /;"	d
AT91C_EMAC_EFRHD	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_EMAC_EFRHD /;"	d
AT91C_EMAC_EFRHD	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_EMAC_EFRHD /;"	d
AT91C_EMAC_EFRHD	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_EMAC_EFRHD /;"	d
AT91C_EMAC_EFRHD	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_EMAC_EFRHD /;"	d
AT91C_EMAC_EFRHD	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_EMAC_EFRHD /;"	d
AT91C_EMAC_ELE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_EMAC_ELE /;"	d
AT91C_EMAC_ELE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_EMAC_ELE /;"	d
AT91C_EMAC_ELE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_EMAC_ELE /;"	d
AT91C_EMAC_ELE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_EMAC_ELE /;"	d
AT91C_EMAC_ELE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_EMAC_ELE /;"	d
AT91C_EMAC_ELE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_EMAC_ELE /;"	d
AT91C_EMAC_FCSE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_EMAC_FCSE /;"	d
AT91C_EMAC_FCSE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_EMAC_FCSE /;"	d
AT91C_EMAC_FCSE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_EMAC_FCSE /;"	d
AT91C_EMAC_FCSE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_EMAC_FCSE /;"	d
AT91C_EMAC_FCSE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_EMAC_FCSE /;"	d
AT91C_EMAC_FCSE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_EMAC_FCSE /;"	d
AT91C_EMAC_FD	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_EMAC_FD /;"	d
AT91C_EMAC_FD	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_EMAC_FD /;"	d
AT91C_EMAC_FD	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_EMAC_FD /;"	d
AT91C_EMAC_FD	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_EMAC_FD /;"	d
AT91C_EMAC_FD	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_EMAC_FD /;"	d
AT91C_EMAC_FD	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_EMAC_FD /;"	d
AT91C_EMAC_FRO	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_EMAC_FRO /;"	d
AT91C_EMAC_FRO	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_EMAC_FRO /;"	d
AT91C_EMAC_FRO	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_EMAC_FRO /;"	d
AT91C_EMAC_FRO	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_EMAC_FRO /;"	d
AT91C_EMAC_FRO	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_EMAC_FRO /;"	d
AT91C_EMAC_FRO	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_EMAC_FRO /;"	d
AT91C_EMAC_FTO	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_EMAC_FTO /;"	d
AT91C_EMAC_FTO	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_EMAC_FTO /;"	d
AT91C_EMAC_FTO	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_EMAC_FTO /;"	d
AT91C_EMAC_FTO	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_EMAC_FTO /;"	d
AT91C_EMAC_FTO	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_EMAC_FTO /;"	d
AT91C_EMAC_FTO	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_EMAC_FTO /;"	d
AT91C_EMAC_HRB	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_EMAC_HRB /;"	d
AT91C_EMAC_HRB	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_EMAC_HRB /;"	d
AT91C_EMAC_HRB	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_EMAC_HRB /;"	d
AT91C_EMAC_HRB	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_EMAC_HRB /;"	d
AT91C_EMAC_HRB	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_EMAC_HRB /;"	d
AT91C_EMAC_HRB	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_EMAC_HRB /;"	d
AT91C_EMAC_HRESP	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_EMAC_HRESP /;"	d
AT91C_EMAC_HRESP	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_EMAC_HRESP /;"	d
AT91C_EMAC_HRESP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_EMAC_HRESP /;"	d
AT91C_EMAC_HRESP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_EMAC_HRESP /;"	d
AT91C_EMAC_HRESP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_EMAC_HRESP /;"	d
AT91C_EMAC_HRESP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_EMAC_HRESP /;"	d
AT91C_EMAC_HRT	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_EMAC_HRT /;"	d
AT91C_EMAC_HRT	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_EMAC_HRT /;"	d
AT91C_EMAC_HRT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_EMAC_HRT /;"	d
AT91C_EMAC_HRT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_EMAC_HRT /;"	d
AT91C_EMAC_HRT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_EMAC_HRT /;"	d
AT91C_EMAC_HRT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_EMAC_HRT /;"	d
AT91C_EMAC_IDLE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_EMAC_IDLE /;"	d
AT91C_EMAC_IDLE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_EMAC_IDLE /;"	d
AT91C_EMAC_IDLE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_EMAC_IDLE /;"	d
AT91C_EMAC_IDLE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_EMAC_IDLE /;"	d
AT91C_EMAC_IDLE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_EMAC_IDLE /;"	d
AT91C_EMAC_IDLE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_EMAC_IDLE /;"	d
AT91C_EMAC_IDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_EMAC_IDR /;"	d
AT91C_EMAC_IDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_EMAC_IDR /;"	d
AT91C_EMAC_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_EMAC_IDR /;"	d
AT91C_EMAC_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_EMAC_IDR /;"	d
AT91C_EMAC_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_EMAC_IDR /;"	d
AT91C_EMAC_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_EMAC_IDR /;"	d
AT91C_EMAC_IER	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_EMAC_IER /;"	d
AT91C_EMAC_IER	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_EMAC_IER /;"	d
AT91C_EMAC_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_EMAC_IER /;"	d
AT91C_EMAC_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_EMAC_IER /;"	d
AT91C_EMAC_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_EMAC_IER /;"	d
AT91C_EMAC_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_EMAC_IER /;"	d
AT91C_EMAC_IMR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_EMAC_IMR /;"	d
AT91C_EMAC_IMR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_EMAC_IMR /;"	d
AT91C_EMAC_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_EMAC_IMR /;"	d
AT91C_EMAC_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_EMAC_IMR /;"	d
AT91C_EMAC_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_EMAC_IMR /;"	d
AT91C_EMAC_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_EMAC_IMR /;"	d
AT91C_EMAC_INCSTAT	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_EMAC_INCSTAT /;"	d
AT91C_EMAC_INCSTAT	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_EMAC_INCSTAT /;"	d
AT91C_EMAC_INCSTAT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_EMAC_INCSTAT /;"	d
AT91C_EMAC_INCSTAT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_EMAC_INCSTAT /;"	d
AT91C_EMAC_INCSTAT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_EMAC_INCSTAT /;"	d
AT91C_EMAC_INCSTAT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_EMAC_INCSTAT /;"	d
AT91C_EMAC_IP	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_EMAC_IP /;"	d
AT91C_EMAC_IP	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_EMAC_IP /;"	d
AT91C_EMAC_IP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_EMAC_IP /;"	d
AT91C_EMAC_IP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_EMAC_IP /;"	d
AT91C_EMAC_IP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_EMAC_IP /;"	d
AT91C_EMAC_IP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_EMAC_IP /;"	d
AT91C_EMAC_IRXFCS	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_EMAC_IRXFCS /;"	d
AT91C_EMAC_IRXFCS	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_EMAC_IRXFCS /;"	d
AT91C_EMAC_IRXFCS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_EMAC_IRXFCS /;"	d
AT91C_EMAC_IRXFCS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_EMAC_IRXFCS /;"	d
AT91C_EMAC_IRXFCS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_EMAC_IRXFCS /;"	d
AT91C_EMAC_IRXFCS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_EMAC_IRXFCS /;"	d
AT91C_EMAC_ISR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_EMAC_ISR /;"	d
AT91C_EMAC_ISR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_EMAC_ISR /;"	d
AT91C_EMAC_ISR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_EMAC_ISR /;"	d
AT91C_EMAC_ISR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_EMAC_ISR /;"	d
AT91C_EMAC_ISR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_EMAC_ISR /;"	d
AT91C_EMAC_ISR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_EMAC_ISR /;"	d
AT91C_EMAC_JFRAME	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_EMAC_JFRAME /;"	d
AT91C_EMAC_JFRAME	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_EMAC_JFRAME /;"	d
AT91C_EMAC_JFRAME	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_EMAC_JFRAME /;"	d
AT91C_EMAC_JFRAME	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_EMAC_JFRAME /;"	d
AT91C_EMAC_JFRAME	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_EMAC_JFRAME /;"	d
AT91C_EMAC_JFRAME	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_EMAC_JFRAME /;"	d
AT91C_EMAC_LB	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_EMAC_LB /;"	d
AT91C_EMAC_LB	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_EMAC_LB /;"	d
AT91C_EMAC_LB	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_EMAC_LB /;"	d
AT91C_EMAC_LB	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_EMAC_LB /;"	d
AT91C_EMAC_LB	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_EMAC_LB /;"	d
AT91C_EMAC_LB	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_EMAC_LB /;"	d
AT91C_EMAC_LCOL	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_EMAC_LCOL /;"	d
AT91C_EMAC_LCOL	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_EMAC_LCOL /;"	d
AT91C_EMAC_LCOL	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_EMAC_LCOL /;"	d
AT91C_EMAC_LCOL	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_EMAC_LCOL /;"	d
AT91C_EMAC_LCOL	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_EMAC_LCOL /;"	d
AT91C_EMAC_LCOL	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_EMAC_LCOL /;"	d
AT91C_EMAC_LINK	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_EMAC_LINK /;"	d
AT91C_EMAC_LINK	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_EMAC_LINK /;"	d
AT91C_EMAC_LINK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_EMAC_LINK /;"	d
AT91C_EMAC_LINK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_EMAC_LINK /;"	d
AT91C_EMAC_LINK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_EMAC_LINK /;"	d
AT91C_EMAC_LINK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_EMAC_LINK /;"	d
AT91C_EMAC_LINKR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_EMAC_LINKR /;"	d
AT91C_EMAC_LINKR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_EMAC_LINKR /;"	d
AT91C_EMAC_LINKR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_EMAC_LINKR /;"	d
AT91C_EMAC_LINKR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_EMAC_LINKR /;"	d
AT91C_EMAC_LINKR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_EMAC_LINKR /;"	d
AT91C_EMAC_LINKR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_EMAC_LINKR /;"	d
AT91C_EMAC_LLB	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_EMAC_LLB /;"	d
AT91C_EMAC_LLB	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_EMAC_LLB /;"	d
AT91C_EMAC_LLB	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_EMAC_LLB /;"	d
AT91C_EMAC_LLB	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_EMAC_LLB /;"	d
AT91C_EMAC_LLB	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_EMAC_LLB /;"	d
AT91C_EMAC_LLB	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_EMAC_LLB /;"	d
AT91C_EMAC_MAG	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_EMAC_MAG /;"	d
AT91C_EMAC_MAG	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_EMAC_MAG /;"	d
AT91C_EMAC_MAG	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_EMAC_MAG /;"	d
AT91C_EMAC_MAG	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_EMAC_MAG /;"	d
AT91C_EMAC_MAG	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_EMAC_MAG /;"	d
AT91C_EMAC_MAG	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_EMAC_MAG /;"	d
AT91C_EMAC_MAN	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_EMAC_MAN /;"	d
AT91C_EMAC_MAN	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_EMAC_MAN /;"	d
AT91C_EMAC_MAN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_EMAC_MAN /;"	d
AT91C_EMAC_MAN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_EMAC_MAN /;"	d
AT91C_EMAC_MAN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_EMAC_MAN /;"	d
AT91C_EMAC_MAN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_EMAC_MAN /;"	d
AT91C_EMAC_MCF	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_EMAC_MCF /;"	d
AT91C_EMAC_MCF	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_EMAC_MCF /;"	d
AT91C_EMAC_MCF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_EMAC_MCF /;"	d
AT91C_EMAC_MCF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_EMAC_MCF /;"	d
AT91C_EMAC_MCF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_EMAC_MCF /;"	d
AT91C_EMAC_MCF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_EMAC_MCF /;"	d
AT91C_EMAC_MDIO	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_EMAC_MDIO /;"	d
AT91C_EMAC_MDIO	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_EMAC_MDIO /;"	d
AT91C_EMAC_MDIO	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_EMAC_MDIO /;"	d
AT91C_EMAC_MDIO	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_EMAC_MDIO /;"	d
AT91C_EMAC_MDIO	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_EMAC_MDIO /;"	d
AT91C_EMAC_MDIO	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_EMAC_MDIO /;"	d
AT91C_EMAC_MFD	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_EMAC_MFD /;"	d
AT91C_EMAC_MFD	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_EMAC_MFD /;"	d
AT91C_EMAC_MFD	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_EMAC_MFD /;"	d
AT91C_EMAC_MFD	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_EMAC_MFD /;"	d
AT91C_EMAC_MFD	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_EMAC_MFD /;"	d
AT91C_EMAC_MFD	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_EMAC_MFD /;"	d
AT91C_EMAC_MPE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_EMAC_MPE /;"	d
AT91C_EMAC_MPE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_EMAC_MPE /;"	d
AT91C_EMAC_MPE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_EMAC_MPE /;"	d
AT91C_EMAC_MPE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_EMAC_MPE /;"	d
AT91C_EMAC_MPE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_EMAC_MPE /;"	d
AT91C_EMAC_MPE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_EMAC_MPE /;"	d
AT91C_EMAC_MTI	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_EMAC_MTI /;"	d
AT91C_EMAC_MTI	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_EMAC_MTI /;"	d
AT91C_EMAC_MTI	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_EMAC_MTI /;"	d
AT91C_EMAC_MTI	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_EMAC_MTI /;"	d
AT91C_EMAC_MTI	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_EMAC_MTI /;"	d
AT91C_EMAC_MTI	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_EMAC_MTI /;"	d
AT91C_EMAC_NBC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_EMAC_NBC /;"	d
AT91C_EMAC_NBC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_EMAC_NBC /;"	d
AT91C_EMAC_NBC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_EMAC_NBC /;"	d
AT91C_EMAC_NBC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_EMAC_NBC /;"	d
AT91C_EMAC_NBC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_EMAC_NBC /;"	d
AT91C_EMAC_NBC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_EMAC_NBC /;"	d
AT91C_EMAC_NCFGR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_EMAC_NCFGR /;"	d
AT91C_EMAC_NCFGR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_EMAC_NCFGR /;"	d
AT91C_EMAC_NCFGR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_EMAC_NCFGR /;"	d
AT91C_EMAC_NCFGR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_EMAC_NCFGR /;"	d
AT91C_EMAC_NCFGR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_EMAC_NCFGR /;"	d
AT91C_EMAC_NCFGR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_EMAC_NCFGR /;"	d
AT91C_EMAC_NCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_EMAC_NCR /;"	d
AT91C_EMAC_NCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_EMAC_NCR /;"	d
AT91C_EMAC_NCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_EMAC_NCR /;"	d
AT91C_EMAC_NCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_EMAC_NCR /;"	d
AT91C_EMAC_NCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_EMAC_NCR /;"	d
AT91C_EMAC_NCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_EMAC_NCR /;"	d
AT91C_EMAC_NSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_EMAC_NSR /;"	d
AT91C_EMAC_NSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_EMAC_NSR /;"	d
AT91C_EMAC_NSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_EMAC_NSR /;"	d
AT91C_EMAC_NSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_EMAC_NSR /;"	d
AT91C_EMAC_NSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_EMAC_NSR /;"	d
AT91C_EMAC_NSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_EMAC_NSR /;"	d
AT91C_EMAC_OVR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_EMAC_OVR /;"	d
AT91C_EMAC_OVR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_EMAC_OVR /;"	d
AT91C_EMAC_OVR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_EMAC_OVR /;"	d
AT91C_EMAC_OVR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_EMAC_OVR /;"	d
AT91C_EMAC_OVR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_EMAC_OVR /;"	d
AT91C_EMAC_OVR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_EMAC_OVR /;"	d
AT91C_EMAC_PAE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_EMAC_PAE /;"	d
AT91C_EMAC_PAE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_EMAC_PAE /;"	d
AT91C_EMAC_PAE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_EMAC_PAE /;"	d
AT91C_EMAC_PAE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_EMAC_PAE /;"	d
AT91C_EMAC_PAE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_EMAC_PAE /;"	d
AT91C_EMAC_PAE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_EMAC_PAE /;"	d
AT91C_EMAC_PARTREF	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_EMAC_PARTREF /;"	d
AT91C_EMAC_PARTREF	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_EMAC_PARTREF /;"	d
AT91C_EMAC_PARTREF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_EMAC_PARTREF /;"	d
AT91C_EMAC_PARTREF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_EMAC_PARTREF /;"	d
AT91C_EMAC_PARTREF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_EMAC_PARTREF /;"	d
AT91C_EMAC_PARTREF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_EMAC_PARTREF /;"	d
AT91C_EMAC_PFR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_EMAC_PFR /;"	d
AT91C_EMAC_PFR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_EMAC_PFR /;"	d
AT91C_EMAC_PFR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_EMAC_PFR /;"	d
AT91C_EMAC_PFR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_EMAC_PFR /;"	d
AT91C_EMAC_PFR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_EMAC_PFR /;"	d
AT91C_EMAC_PFR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_EMAC_PFR /;"	d
AT91C_EMAC_PFRE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_EMAC_PFRE /;"	d
AT91C_EMAC_PFRE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_EMAC_PFRE /;"	d
AT91C_EMAC_PFRE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_EMAC_PFRE /;"	d
AT91C_EMAC_PFRE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_EMAC_PFRE /;"	d
AT91C_EMAC_PFRE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_EMAC_PFRE /;"	d
AT91C_EMAC_PFRE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_EMAC_PFRE /;"	d
AT91C_EMAC_PHYA	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_EMAC_PHYA /;"	d
AT91C_EMAC_PHYA	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_EMAC_PHYA /;"	d
AT91C_EMAC_PHYA	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_EMAC_PHYA /;"	d
AT91C_EMAC_PHYA	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_EMAC_PHYA /;"	d
AT91C_EMAC_PHYA	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_EMAC_PHYA /;"	d
AT91C_EMAC_PHYA	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_EMAC_PHYA /;"	d
AT91C_EMAC_PTR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_EMAC_PTR /;"	d
AT91C_EMAC_PTR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_EMAC_PTR /;"	d
AT91C_EMAC_PTR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_EMAC_PTR /;"	d
AT91C_EMAC_PTR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_EMAC_PTR /;"	d
AT91C_EMAC_PTR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_EMAC_PTR /;"	d
AT91C_EMAC_PTR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_EMAC_PTR /;"	d
AT91C_EMAC_PTZ	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_EMAC_PTZ /;"	d
AT91C_EMAC_PTZ	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_EMAC_PTZ /;"	d
AT91C_EMAC_PTZ	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_EMAC_PTZ /;"	d
AT91C_EMAC_PTZ	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_EMAC_PTZ /;"	d
AT91C_EMAC_PTZ	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_EMAC_PTZ /;"	d
AT91C_EMAC_PTZ	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_EMAC_PTZ /;"	d
AT91C_EMAC_RBOF	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_EMAC_RBOF /;"	d
AT91C_EMAC_RBOF	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_EMAC_RBOF /;"	d
AT91C_EMAC_RBOF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_EMAC_RBOF /;"	d
AT91C_EMAC_RBOF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_EMAC_RBOF /;"	d
AT91C_EMAC_RBOF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_EMAC_RBOF /;"	d
AT91C_EMAC_RBOF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_EMAC_RBOF /;"	d
AT91C_EMAC_RBOF_OFFSET_0	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_EMAC_RBOF_OFFSET_0 /;"	d
AT91C_EMAC_RBOF_OFFSET_0	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_EMAC_RBOF_OFFSET_0 /;"	d
AT91C_EMAC_RBOF_OFFSET_0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_EMAC_RBOF_OFFSET_0 /;"	d
AT91C_EMAC_RBOF_OFFSET_0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_EMAC_RBOF_OFFSET_0 /;"	d
AT91C_EMAC_RBOF_OFFSET_0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_EMAC_RBOF_OFFSET_0 /;"	d
AT91C_EMAC_RBOF_OFFSET_0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_EMAC_RBOF_OFFSET_0 /;"	d
AT91C_EMAC_RBOF_OFFSET_1	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_EMAC_RBOF_OFFSET_1 /;"	d
AT91C_EMAC_RBOF_OFFSET_1	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_EMAC_RBOF_OFFSET_1 /;"	d
AT91C_EMAC_RBOF_OFFSET_1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_EMAC_RBOF_OFFSET_1 /;"	d
AT91C_EMAC_RBOF_OFFSET_1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_EMAC_RBOF_OFFSET_1 /;"	d
AT91C_EMAC_RBOF_OFFSET_1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_EMAC_RBOF_OFFSET_1 /;"	d
AT91C_EMAC_RBOF_OFFSET_1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_EMAC_RBOF_OFFSET_1 /;"	d
AT91C_EMAC_RBOF_OFFSET_2	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_EMAC_RBOF_OFFSET_2 /;"	d
AT91C_EMAC_RBOF_OFFSET_2	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_EMAC_RBOF_OFFSET_2 /;"	d
AT91C_EMAC_RBOF_OFFSET_2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_EMAC_RBOF_OFFSET_2 /;"	d
AT91C_EMAC_RBOF_OFFSET_2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_EMAC_RBOF_OFFSET_2 /;"	d
AT91C_EMAC_RBOF_OFFSET_2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_EMAC_RBOF_OFFSET_2 /;"	d
AT91C_EMAC_RBOF_OFFSET_2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_EMAC_RBOF_OFFSET_2 /;"	d
AT91C_EMAC_RBOF_OFFSET_3	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_EMAC_RBOF_OFFSET_3 /;"	d
AT91C_EMAC_RBOF_OFFSET_3	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_EMAC_RBOF_OFFSET_3 /;"	d
AT91C_EMAC_RBOF_OFFSET_3	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_EMAC_RBOF_OFFSET_3 /;"	d
AT91C_EMAC_RBOF_OFFSET_3	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_EMAC_RBOF_OFFSET_3 /;"	d
AT91C_EMAC_RBOF_OFFSET_3	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_EMAC_RBOF_OFFSET_3 /;"	d
AT91C_EMAC_RBOF_OFFSET_3	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_EMAC_RBOF_OFFSET_3 /;"	d
AT91C_EMAC_RBQP	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_EMAC_RBQP /;"	d
AT91C_EMAC_RBQP	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_EMAC_RBQP /;"	d
AT91C_EMAC_RBQP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_EMAC_RBQP /;"	d
AT91C_EMAC_RBQP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_EMAC_RBQP /;"	d
AT91C_EMAC_RBQP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_EMAC_RBQP /;"	d
AT91C_EMAC_RBQP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_EMAC_RBQP /;"	d
AT91C_EMAC_RCOMP	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_EMAC_RCOMP /;"	d
AT91C_EMAC_RCOMP	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_EMAC_RCOMP /;"	d
AT91C_EMAC_RCOMP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_EMAC_RCOMP /;"	d
AT91C_EMAC_RCOMP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_EMAC_RCOMP /;"	d
AT91C_EMAC_RCOMP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_EMAC_RCOMP /;"	d
AT91C_EMAC_RCOMP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_EMAC_RCOMP /;"	d
AT91C_EMAC_RE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_EMAC_RE /;"	d
AT91C_EMAC_RE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_EMAC_RE /;"	d
AT91C_EMAC_RE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_EMAC_RE /;"	d
AT91C_EMAC_RE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_EMAC_RE /;"	d
AT91C_EMAC_RE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_EMAC_RE /;"	d
AT91C_EMAC_RE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_EMAC_RE /;"	d
AT91C_EMAC_REC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_EMAC_REC /;"	d
AT91C_EMAC_REC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_EMAC_REC /;"	d
AT91C_EMAC_REC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_EMAC_REC /;"	d
AT91C_EMAC_REC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_EMAC_REC /;"	d
AT91C_EMAC_REC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_EMAC_REC /;"	d
AT91C_EMAC_REC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_EMAC_REC /;"	d
AT91C_EMAC_REGA	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_EMAC_REGA /;"	d
AT91C_EMAC_REGA	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_EMAC_REGA /;"	d
AT91C_EMAC_REGA	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_EMAC_REGA /;"	d
AT91C_EMAC_REGA	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_EMAC_REGA /;"	d
AT91C_EMAC_REGA	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_EMAC_REGA /;"	d
AT91C_EMAC_REGA	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_EMAC_REGA /;"	d
AT91C_EMAC_REV	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_EMAC_REV /;"	d
AT91C_EMAC_REV	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_EMAC_REV /;"	d
AT91C_EMAC_REV	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_EMAC_REV /;"	d
AT91C_EMAC_REV	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_EMAC_REV /;"	d
AT91C_EMAC_REV	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_EMAC_REV /;"	d
AT91C_EMAC_REV	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_EMAC_REV /;"	d
AT91C_EMAC_REVREF	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_EMAC_REVREF /;"	d
AT91C_EMAC_REVREF	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_EMAC_REVREF /;"	d
AT91C_EMAC_REVREF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_EMAC_REVREF /;"	d
AT91C_EMAC_REVREF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_EMAC_REVREF /;"	d
AT91C_EMAC_REVREF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_EMAC_REVREF /;"	d
AT91C_EMAC_REVREF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_EMAC_REVREF /;"	d
AT91C_EMAC_RJA	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_EMAC_RJA /;"	d
AT91C_EMAC_RJA	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_EMAC_RJA /;"	d
AT91C_EMAC_RJA	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_EMAC_RJA /;"	d
AT91C_EMAC_RJA	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_EMAC_RJA /;"	d
AT91C_EMAC_RJA	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_EMAC_RJA /;"	d
AT91C_EMAC_RJA	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_EMAC_RJA /;"	d
AT91C_EMAC_RLCE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_EMAC_RLCE /;"	d
AT91C_EMAC_RLCE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_EMAC_RLCE /;"	d
AT91C_EMAC_RLCE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_EMAC_RLCE /;"	d
AT91C_EMAC_RLCE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_EMAC_RLCE /;"	d
AT91C_EMAC_RLCE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_EMAC_RLCE /;"	d
AT91C_EMAC_RLCE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_EMAC_RLCE /;"	d
AT91C_EMAC_RLE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_EMAC_RLE /;"	d
AT91C_EMAC_RLE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_EMAC_RLE /;"	d
AT91C_EMAC_RLE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_EMAC_RLE /;"	d
AT91C_EMAC_RLE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_EMAC_RLE /;"	d
AT91C_EMAC_RLE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_EMAC_RLE /;"	d
AT91C_EMAC_RLE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_EMAC_RLE /;"	d
AT91C_EMAC_RLES	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_EMAC_RLES /;"	d
AT91C_EMAC_RLES	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_EMAC_RLES /;"	d
AT91C_EMAC_RLES	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_EMAC_RLES /;"	d
AT91C_EMAC_RLES	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_EMAC_RLES /;"	d
AT91C_EMAC_RLES	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_EMAC_RLES /;"	d
AT91C_EMAC_RLES	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_EMAC_RLES /;"	d
AT91C_EMAC_RLEX	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_EMAC_RLEX /;"	d
AT91C_EMAC_RLEX	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_EMAC_RLEX /;"	d
AT91C_EMAC_RLEX	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_EMAC_RLEX /;"	d
AT91C_EMAC_RLEX	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_EMAC_RLEX /;"	d
AT91C_EMAC_RLEX	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_EMAC_RLEX /;"	d
AT91C_EMAC_RLEX	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_EMAC_RLEX /;"	d
AT91C_EMAC_RMII	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_EMAC_RMII /;"	d
AT91C_EMAC_RMII	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_EMAC_RMII /;"	d
AT91C_EMAC_RMII	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_EMAC_RMII /;"	d
AT91C_EMAC_RMII	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_EMAC_RMII /;"	d
AT91C_EMAC_RMII	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_EMAC_RMII /;"	d
AT91C_EMAC_RMII	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_EMAC_RMII /;"	d
AT91C_EMAC_ROV	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_EMAC_ROV /;"	d
AT91C_EMAC_ROV	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_EMAC_ROV /;"	d
AT91C_EMAC_ROV	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_EMAC_ROV /;"	d
AT91C_EMAC_ROV	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_EMAC_ROV /;"	d
AT91C_EMAC_ROV	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_EMAC_ROV /;"	d
AT91C_EMAC_ROV	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_EMAC_ROV /;"	d
AT91C_EMAC_ROVR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_EMAC_ROVR /;"	d
AT91C_EMAC_ROVR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_EMAC_ROVR /;"	d
AT91C_EMAC_ROVR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_EMAC_ROVR /;"	d
AT91C_EMAC_ROVR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_EMAC_ROVR /;"	d
AT91C_EMAC_ROVR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_EMAC_ROVR /;"	d
AT91C_EMAC_ROVR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_EMAC_ROVR /;"	d
AT91C_EMAC_RRE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_EMAC_RRE /;"	d
AT91C_EMAC_RRE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_EMAC_RRE /;"	d
AT91C_EMAC_RRE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_EMAC_RRE /;"	d
AT91C_EMAC_RRE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_EMAC_RRE /;"	d
AT91C_EMAC_RRE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_EMAC_RRE /;"	d
AT91C_EMAC_RRE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_EMAC_RRE /;"	d
AT91C_EMAC_RSE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_EMAC_RSE /;"	d
AT91C_EMAC_RSE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_EMAC_RSE /;"	d
AT91C_EMAC_RSE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_EMAC_RSE /;"	d
AT91C_EMAC_RSE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_EMAC_RSE /;"	d
AT91C_EMAC_RSE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_EMAC_RSE /;"	d
AT91C_EMAC_RSE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_EMAC_RSE /;"	d
AT91C_EMAC_RSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_EMAC_RSR /;"	d
AT91C_EMAC_RSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_EMAC_RSR /;"	d
AT91C_EMAC_RSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_EMAC_RSR /;"	d
AT91C_EMAC_RSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_EMAC_RSR /;"	d
AT91C_EMAC_RSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_EMAC_RSR /;"	d
AT91C_EMAC_RSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_EMAC_RSR /;"	d
AT91C_EMAC_RTY	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_EMAC_RTY /;"	d
AT91C_EMAC_RTY	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_EMAC_RTY /;"	d
AT91C_EMAC_RTY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_EMAC_RTY /;"	d
AT91C_EMAC_RTY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_EMAC_RTY /;"	d
AT91C_EMAC_RTY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_EMAC_RTY /;"	d
AT91C_EMAC_RTY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_EMAC_RTY /;"	d
AT91C_EMAC_RW	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_EMAC_RW /;"	d
AT91C_EMAC_RW	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_EMAC_RW /;"	d
AT91C_EMAC_RW	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_EMAC_RW /;"	d
AT91C_EMAC_RW	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_EMAC_RW /;"	d
AT91C_EMAC_RW	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_EMAC_RW /;"	d
AT91C_EMAC_RW	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_EMAC_RW /;"	d
AT91C_EMAC_RXUBR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_EMAC_RXUBR /;"	d
AT91C_EMAC_RXUBR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_EMAC_RXUBR /;"	d
AT91C_EMAC_RXUBR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_EMAC_RXUBR /;"	d
AT91C_EMAC_RXUBR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_EMAC_RXUBR /;"	d
AT91C_EMAC_RXUBR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_EMAC_RXUBR /;"	d
AT91C_EMAC_RXUBR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_EMAC_RXUBR /;"	d
AT91C_EMAC_SA1	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_EMAC_SA1 /;"	d
AT91C_EMAC_SA1	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_EMAC_SA1 /;"	d
AT91C_EMAC_SA1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_EMAC_SA1 /;"	d
AT91C_EMAC_SA1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_EMAC_SA1 /;"	d
AT91C_EMAC_SA1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_EMAC_SA1 /;"	d
AT91C_EMAC_SA1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_EMAC_SA1 /;"	d
AT91C_EMAC_SA1H	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_EMAC_SA1H /;"	d
AT91C_EMAC_SA1H	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_EMAC_SA1H /;"	d
AT91C_EMAC_SA1H	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_EMAC_SA1H /;"	d
AT91C_EMAC_SA1H	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_EMAC_SA1H /;"	d
AT91C_EMAC_SA1H	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_EMAC_SA1H /;"	d
AT91C_EMAC_SA1H	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_EMAC_SA1H /;"	d
AT91C_EMAC_SA1L	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_EMAC_SA1L /;"	d
AT91C_EMAC_SA1L	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_EMAC_SA1L /;"	d
AT91C_EMAC_SA1L	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_EMAC_SA1L /;"	d
AT91C_EMAC_SA1L	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_EMAC_SA1L /;"	d
AT91C_EMAC_SA1L	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_EMAC_SA1L /;"	d
AT91C_EMAC_SA1L	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_EMAC_SA1L /;"	d
AT91C_EMAC_SA2H	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_EMAC_SA2H /;"	d
AT91C_EMAC_SA2H	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_EMAC_SA2H /;"	d
AT91C_EMAC_SA2H	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_EMAC_SA2H /;"	d
AT91C_EMAC_SA2H	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_EMAC_SA2H /;"	d
AT91C_EMAC_SA2H	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_EMAC_SA2H /;"	d
AT91C_EMAC_SA2H	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_EMAC_SA2H /;"	d
AT91C_EMAC_SA2L	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_EMAC_SA2L /;"	d
AT91C_EMAC_SA2L	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_EMAC_SA2L /;"	d
AT91C_EMAC_SA2L	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_EMAC_SA2L /;"	d
AT91C_EMAC_SA2L	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_EMAC_SA2L /;"	d
AT91C_EMAC_SA2L	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_EMAC_SA2L /;"	d
AT91C_EMAC_SA2L	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_EMAC_SA2L /;"	d
AT91C_EMAC_SA3H	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_EMAC_SA3H /;"	d
AT91C_EMAC_SA3H	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_EMAC_SA3H /;"	d
AT91C_EMAC_SA3H	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_EMAC_SA3H /;"	d
AT91C_EMAC_SA3H	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_EMAC_SA3H /;"	d
AT91C_EMAC_SA3H	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_EMAC_SA3H /;"	d
AT91C_EMAC_SA3H	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_EMAC_SA3H /;"	d
AT91C_EMAC_SA3L	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_EMAC_SA3L /;"	d
AT91C_EMAC_SA3L	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_EMAC_SA3L /;"	d
AT91C_EMAC_SA3L	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_EMAC_SA3L /;"	d
AT91C_EMAC_SA3L	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_EMAC_SA3L /;"	d
AT91C_EMAC_SA3L	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_EMAC_SA3L /;"	d
AT91C_EMAC_SA3L	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_EMAC_SA3L /;"	d
AT91C_EMAC_SA4H	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_EMAC_SA4H /;"	d
AT91C_EMAC_SA4H	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_EMAC_SA4H /;"	d
AT91C_EMAC_SA4H	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_EMAC_SA4H /;"	d
AT91C_EMAC_SA4H	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_EMAC_SA4H /;"	d
AT91C_EMAC_SA4H	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_EMAC_SA4H /;"	d
AT91C_EMAC_SA4H	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_EMAC_SA4H /;"	d
AT91C_EMAC_SA4L	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_EMAC_SA4L /;"	d
AT91C_EMAC_SA4L	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_EMAC_SA4L /;"	d
AT91C_EMAC_SA4L	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_EMAC_SA4L /;"	d
AT91C_EMAC_SA4L	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_EMAC_SA4L /;"	d
AT91C_EMAC_SA4L	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_EMAC_SA4L /;"	d
AT91C_EMAC_SA4L	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_EMAC_SA4L /;"	d
AT91C_EMAC_SCF	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_EMAC_SCF /;"	d
AT91C_EMAC_SCF	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_EMAC_SCF /;"	d
AT91C_EMAC_SCF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_EMAC_SCF /;"	d
AT91C_EMAC_SCF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_EMAC_SCF /;"	d
AT91C_EMAC_SCF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_EMAC_SCF /;"	d
AT91C_EMAC_SCF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_EMAC_SCF /;"	d
AT91C_EMAC_SOF	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_EMAC_SOF /;"	d
AT91C_EMAC_SOF	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_EMAC_SOF /;"	d
AT91C_EMAC_SOF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_EMAC_SOF /;"	d
AT91C_EMAC_SOF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_EMAC_SOF /;"	d
AT91C_EMAC_SOF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_EMAC_SOF /;"	d
AT91C_EMAC_SOF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_EMAC_SOF /;"	d
AT91C_EMAC_SPD	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_EMAC_SPD /;"	d
AT91C_EMAC_SPD	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_EMAC_SPD /;"	d
AT91C_EMAC_SPD	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_EMAC_SPD /;"	d
AT91C_EMAC_SPD	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_EMAC_SPD /;"	d
AT91C_EMAC_SPD	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_EMAC_SPD /;"	d
AT91C_EMAC_SPD	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_EMAC_SPD /;"	d
AT91C_EMAC_STE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_EMAC_STE /;"	d
AT91C_EMAC_STE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_EMAC_STE /;"	d
AT91C_EMAC_STE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_EMAC_STE /;"	d
AT91C_EMAC_STE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_EMAC_STE /;"	d
AT91C_EMAC_STE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_EMAC_STE /;"	d
AT91C_EMAC_STE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_EMAC_STE /;"	d
AT91C_EMAC_TBQP	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_EMAC_TBQP /;"	d
AT91C_EMAC_TBQP	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_EMAC_TBQP /;"	d
AT91C_EMAC_TBQP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_EMAC_TBQP /;"	d
AT91C_EMAC_TBQP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_EMAC_TBQP /;"	d
AT91C_EMAC_TBQP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_EMAC_TBQP /;"	d
AT91C_EMAC_TBQP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_EMAC_TBQP /;"	d
AT91C_EMAC_TCOMP	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_EMAC_TCOMP /;"	d
AT91C_EMAC_TCOMP	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_EMAC_TCOMP /;"	d
AT91C_EMAC_TCOMP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_EMAC_TCOMP /;"	d
AT91C_EMAC_TCOMP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_EMAC_TCOMP /;"	d
AT91C_EMAC_TCOMP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_EMAC_TCOMP /;"	d
AT91C_EMAC_TCOMP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_EMAC_TCOMP /;"	d
AT91C_EMAC_TE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_EMAC_TE /;"	d
AT91C_EMAC_TE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_EMAC_TE /;"	d
AT91C_EMAC_TE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_EMAC_TE /;"	d
AT91C_EMAC_TE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_EMAC_TE /;"	d
AT91C_EMAC_TE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_EMAC_TE /;"	d
AT91C_EMAC_TE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_EMAC_TE /;"	d
AT91C_EMAC_TGO	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_EMAC_TGO /;"	d
AT91C_EMAC_TGO	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_EMAC_TGO /;"	d
AT91C_EMAC_TGO	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_EMAC_TGO /;"	d
AT91C_EMAC_TGO	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_EMAC_TGO /;"	d
AT91C_EMAC_TGO	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_EMAC_TGO /;"	d
AT91C_EMAC_TGO	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_EMAC_TGO /;"	d
AT91C_EMAC_THALT	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_EMAC_THALT /;"	d
AT91C_EMAC_THALT	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_EMAC_THALT /;"	d
AT91C_EMAC_THALT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_EMAC_THALT /;"	d
AT91C_EMAC_THALT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_EMAC_THALT /;"	d
AT91C_EMAC_THALT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_EMAC_THALT /;"	d
AT91C_EMAC_THALT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_EMAC_THALT /;"	d
AT91C_EMAC_TID	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_EMAC_TID /;"	d
AT91C_EMAC_TID	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_EMAC_TID /;"	d
AT91C_EMAC_TID	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_EMAC_TID /;"	d
AT91C_EMAC_TID	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_EMAC_TID /;"	d
AT91C_EMAC_TID	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_EMAC_TID /;"	d
AT91C_EMAC_TID	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_EMAC_TID /;"	d
AT91C_EMAC_TPF	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_EMAC_TPF /;"	d
AT91C_EMAC_TPF	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_EMAC_TPF /;"	d
AT91C_EMAC_TPF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_EMAC_TPF /;"	d
AT91C_EMAC_TPF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_EMAC_TPF /;"	d
AT91C_EMAC_TPF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_EMAC_TPF /;"	d
AT91C_EMAC_TPF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_EMAC_TPF /;"	d
AT91C_EMAC_TPFR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_EMAC_TPFR /;"	d
AT91C_EMAC_TPFR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_EMAC_TPFR /;"	d
AT91C_EMAC_TPFR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_EMAC_TPFR /;"	d
AT91C_EMAC_TPFR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_EMAC_TPFR /;"	d
AT91C_EMAC_TPFR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_EMAC_TPFR /;"	d
AT91C_EMAC_TPFR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_EMAC_TPFR /;"	d
AT91C_EMAC_TPQ	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_EMAC_TPQ /;"	d
AT91C_EMAC_TPQ	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_EMAC_TPQ /;"	d
AT91C_EMAC_TPQ	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_EMAC_TPQ /;"	d
AT91C_EMAC_TPQ	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_EMAC_TPQ /;"	d
AT91C_EMAC_TPQ	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_EMAC_TPQ /;"	d
AT91C_EMAC_TPQ	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_EMAC_TPQ /;"	d
AT91C_EMAC_TSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_EMAC_TSR /;"	d
AT91C_EMAC_TSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_EMAC_TSR /;"	d
AT91C_EMAC_TSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_EMAC_TSR /;"	d
AT91C_EMAC_TSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_EMAC_TSR /;"	d
AT91C_EMAC_TSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_EMAC_TSR /;"	d
AT91C_EMAC_TSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_EMAC_TSR /;"	d
AT91C_EMAC_TSTART	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_EMAC_TSTART /;"	d
AT91C_EMAC_TSTART	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_EMAC_TSTART /;"	d
AT91C_EMAC_TSTART	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_EMAC_TSTART /;"	d
AT91C_EMAC_TSTART	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_EMAC_TSTART /;"	d
AT91C_EMAC_TSTART	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_EMAC_TSTART /;"	d
AT91C_EMAC_TSTART	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_EMAC_TSTART /;"	d
AT91C_EMAC_TUND	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_EMAC_TUND /;"	d
AT91C_EMAC_TUND	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_EMAC_TUND /;"	d
AT91C_EMAC_TUND	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_EMAC_TUND /;"	d
AT91C_EMAC_TUND	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_EMAC_TUND /;"	d
AT91C_EMAC_TUND	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_EMAC_TUND /;"	d
AT91C_EMAC_TUND	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_EMAC_TUND /;"	d
AT91C_EMAC_TUNDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_EMAC_TUNDR /;"	d
AT91C_EMAC_TUNDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_EMAC_TUNDR /;"	d
AT91C_EMAC_TUNDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_EMAC_TUNDR /;"	d
AT91C_EMAC_TUNDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_EMAC_TUNDR /;"	d
AT91C_EMAC_TUNDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_EMAC_TUNDR /;"	d
AT91C_EMAC_TUNDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_EMAC_TUNDR /;"	d
AT91C_EMAC_TXERR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_EMAC_TXERR /;"	d
AT91C_EMAC_TXERR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_EMAC_TXERR /;"	d
AT91C_EMAC_TXERR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_EMAC_TXERR /;"	d
AT91C_EMAC_TXERR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_EMAC_TXERR /;"	d
AT91C_EMAC_TXERR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_EMAC_TXERR /;"	d
AT91C_EMAC_TXERR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_EMAC_TXERR /;"	d
AT91C_EMAC_TXUBR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_EMAC_TXUBR /;"	d
AT91C_EMAC_TXUBR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_EMAC_TXUBR /;"	d
AT91C_EMAC_TXUBR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_EMAC_TXUBR /;"	d
AT91C_EMAC_TXUBR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_EMAC_TXUBR /;"	d
AT91C_EMAC_TXUBR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_EMAC_TXUBR /;"	d
AT91C_EMAC_TXUBR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_EMAC_TXUBR /;"	d
AT91C_EMAC_TZQ	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_EMAC_TZQ /;"	d
AT91C_EMAC_TZQ	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_EMAC_TZQ /;"	d
AT91C_EMAC_TZQ	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_EMAC_TZQ /;"	d
AT91C_EMAC_TZQ	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_EMAC_TZQ /;"	d
AT91C_EMAC_TZQ	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_EMAC_TZQ /;"	d
AT91C_EMAC_TZQ	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_EMAC_TZQ /;"	d
AT91C_EMAC_UBR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_EMAC_UBR /;"	d
AT91C_EMAC_UBR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_EMAC_UBR /;"	d
AT91C_EMAC_UBR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_EMAC_UBR /;"	d
AT91C_EMAC_UBR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_EMAC_UBR /;"	d
AT91C_EMAC_UBR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_EMAC_UBR /;"	d
AT91C_EMAC_UBR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_EMAC_UBR /;"	d
AT91C_EMAC_UND	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_EMAC_UND /;"	d
AT91C_EMAC_UND	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_EMAC_UND /;"	d
AT91C_EMAC_UND	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_EMAC_UND /;"	d
AT91C_EMAC_UND	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_EMAC_UND /;"	d
AT91C_EMAC_UND	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_EMAC_UND /;"	d
AT91C_EMAC_UND	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_EMAC_UND /;"	d
AT91C_EMAC_UNI	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_EMAC_UNI /;"	d
AT91C_EMAC_UNI	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_EMAC_UNI /;"	d
AT91C_EMAC_UNI	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_EMAC_UNI /;"	d
AT91C_EMAC_UNI	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_EMAC_UNI /;"	d
AT91C_EMAC_UNI	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_EMAC_UNI /;"	d
AT91C_EMAC_UNI	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_EMAC_UNI /;"	d
AT91C_EMAC_USF	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_EMAC_USF /;"	d
AT91C_EMAC_USF	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_EMAC_USF /;"	d
AT91C_EMAC_USF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_EMAC_USF /;"	d
AT91C_EMAC_USF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_EMAC_USF /;"	d
AT91C_EMAC_USF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_EMAC_USF /;"	d
AT91C_EMAC_USF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_EMAC_USF /;"	d
AT91C_EMAC_USRIO	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_EMAC_USRIO /;"	d
AT91C_EMAC_USRIO	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_EMAC_USRIO /;"	d
AT91C_EMAC_USRIO	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_EMAC_USRIO /;"	d
AT91C_EMAC_USRIO	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_EMAC_USRIO /;"	d
AT91C_EMAC_USRIO	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_EMAC_USRIO /;"	d
AT91C_EMAC_USRIO	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_EMAC_USRIO /;"	d
AT91C_EMAC_WESTAT	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_EMAC_WESTAT /;"	d
AT91C_EMAC_WESTAT	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_EMAC_WESTAT /;"	d
AT91C_EMAC_WESTAT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_EMAC_WESTAT /;"	d
AT91C_EMAC_WESTAT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_EMAC_WESTAT /;"	d
AT91C_EMAC_WESTAT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_EMAC_WESTAT /;"	d
AT91C_EMAC_WESTAT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_EMAC_WESTAT /;"	d
AT91C_EMAC_WOL	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_EMAC_WOL /;"	d
AT91C_EMAC_WOL	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_EMAC_WOL /;"	d
AT91C_EMAC_WOL	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_EMAC_WOL /;"	d
AT91C_EMAC_WOL	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_EMAC_WOL /;"	d
AT91C_EMAC_WOL	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_EMAC_WOL /;"	d
AT91C_EMAC_WOL	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_EMAC_WOL /;"	d
AT91C_I2S_ASY_MASTER_TX_SETTING	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^#define AT91C_I2S_ASY_MASTER_TX_SETTING(/;"	d
AT91C_I2S_ASY_MASTER_TX_SETTING	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^#define AT91C_I2S_ASY_MASTER_TX_SETTING(/;"	d
AT91C_I2S_ASY_MASTER_TX_SETTING	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^#define AT91C_I2S_ASY_MASTER_TX_SETTING(/;"	d
AT91C_I2S_ASY_MASTER_TX_SETTING	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^#define AT91C_I2S_ASY_MASTER_TX_SETTING(/;"	d
AT91C_I2S_ASY_TX_FRAME_SETTING	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^#define AT91C_I2S_ASY_TX_FRAME_SETTING(/;"	d
AT91C_I2S_ASY_TX_FRAME_SETTING	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^#define AT91C_I2S_ASY_TX_FRAME_SETTING(/;"	d
AT91C_I2S_ASY_TX_FRAME_SETTING	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^#define AT91C_I2S_ASY_TX_FRAME_SETTING(/;"	d
AT91C_I2S_ASY_TX_FRAME_SETTING	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^#define AT91C_I2S_ASY_TX_FRAME_SETTING(/;"	d
AT91C_ID_15_Reserved	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_ID_15_Reserved /;"	d
AT91C_ID_15_Reserved	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_ID_15_Reserved /;"	d
AT91C_ID_16_Reserved	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_ID_16_Reserved /;"	d
AT91C_ID_16_Reserved	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_ID_16_Reserved /;"	d
AT91C_ID_17_Reserved	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_ID_17_Reserved /;"	d
AT91C_ID_17_Reserved	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_ID_17_Reserved /;"	d
AT91C_ID_18_Reserved	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_ID_18_Reserved /;"	d
AT91C_ID_18_Reserved	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_ID_18_Reserved /;"	d
AT91C_ID_19_Reserved	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_ID_19_Reserved /;"	d
AT91C_ID_19_Reserved	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_ID_19_Reserved /;"	d
AT91C_ID_20_Reserved	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_ID_20_Reserved /;"	d
AT91C_ID_20_Reserved	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_ID_20_Reserved /;"	d
AT91C_ID_20_Reserved	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_ID_20_Reserved /;"	d
AT91C_ID_20_Reserved	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_ID_20_Reserved /;"	d
AT91C_ID_20_Reserved	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_ID_20_Reserved /;"	d
AT91C_ID_20_Reserved	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_ID_20_Reserved /;"	d
AT91C_ID_20_Reserved	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_ID_20_Reserved /;"	d
AT91C_ID_20_Reserved	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_ID_20_Reserved /;"	d
AT91C_ID_21_Reserved	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_ID_21_Reserved /;"	d
AT91C_ID_21_Reserved	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_ID_21_Reserved /;"	d
AT91C_ID_21_Reserved	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_ID_21_Reserved /;"	d
AT91C_ID_21_Reserved	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_ID_21_Reserved /;"	d
AT91C_ID_21_Reserved	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_ID_21_Reserved /;"	d
AT91C_ID_21_Reserved	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_ID_21_Reserved /;"	d
AT91C_ID_21_Reserved	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_ID_21_Reserved /;"	d
AT91C_ID_21_Reserved	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_ID_21_Reserved /;"	d
AT91C_ID_22_Reserved	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_ID_22_Reserved /;"	d
AT91C_ID_22_Reserved	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_ID_22_Reserved /;"	d
AT91C_ID_22_Reserved	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_ID_22_Reserved /;"	d
AT91C_ID_22_Reserved	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_ID_22_Reserved /;"	d
AT91C_ID_22_Reserved	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_ID_22_Reserved /;"	d
AT91C_ID_22_Reserved	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_ID_22_Reserved /;"	d
AT91C_ID_22_Reserved	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_ID_22_Reserved /;"	d
AT91C_ID_22_Reserved	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_ID_22_Reserved /;"	d
AT91C_ID_23_Reserved	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_ID_23_Reserved /;"	d
AT91C_ID_23_Reserved	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_ID_23_Reserved /;"	d
AT91C_ID_23_Reserved	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_ID_23_Reserved /;"	d
AT91C_ID_23_Reserved	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_ID_23_Reserved /;"	d
AT91C_ID_23_Reserved	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_ID_23_Reserved /;"	d
AT91C_ID_23_Reserved	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_ID_23_Reserved /;"	d
AT91C_ID_23_Reserved	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_ID_23_Reserved /;"	d
AT91C_ID_23_Reserved	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_ID_23_Reserved /;"	d
AT91C_ID_24_Reserved	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_ID_24_Reserved /;"	d
AT91C_ID_24_Reserved	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_ID_24_Reserved /;"	d
AT91C_ID_24_Reserved	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_ID_24_Reserved /;"	d
AT91C_ID_24_Reserved	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_ID_24_Reserved /;"	d
AT91C_ID_24_Reserved	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_ID_24_Reserved /;"	d
AT91C_ID_24_Reserved	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_ID_24_Reserved /;"	d
AT91C_ID_24_Reserved	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_ID_24_Reserved /;"	d
AT91C_ID_24_Reserved	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_ID_24_Reserved /;"	d
AT91C_ID_25_Reserved	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_ID_25_Reserved /;"	d
AT91C_ID_25_Reserved	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_ID_25_Reserved /;"	d
AT91C_ID_25_Reserved	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_ID_25_Reserved /;"	d
AT91C_ID_25_Reserved	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_ID_25_Reserved /;"	d
AT91C_ID_25_Reserved	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_ID_25_Reserved /;"	d
AT91C_ID_25_Reserved	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_ID_25_Reserved /;"	d
AT91C_ID_25_Reserved	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_ID_25_Reserved /;"	d
AT91C_ID_25_Reserved	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_ID_25_Reserved /;"	d
AT91C_ID_26_Reserved	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_ID_26_Reserved /;"	d
AT91C_ID_26_Reserved	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_ID_26_Reserved /;"	d
AT91C_ID_26_Reserved	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_ID_26_Reserved /;"	d
AT91C_ID_26_Reserved	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_ID_26_Reserved /;"	d
AT91C_ID_26_Reserved	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_ID_26_Reserved /;"	d
AT91C_ID_26_Reserved	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_ID_26_Reserved /;"	d
AT91C_ID_26_Reserved	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_ID_26_Reserved /;"	d
AT91C_ID_26_Reserved	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_ID_26_Reserved /;"	d
AT91C_ID_27_Reserved	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_ID_27_Reserved /;"	d
AT91C_ID_27_Reserved	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_ID_27_Reserved /;"	d
AT91C_ID_27_Reserved	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_ID_27_Reserved /;"	d
AT91C_ID_27_Reserved	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_ID_27_Reserved /;"	d
AT91C_ID_27_Reserved	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_ID_27_Reserved /;"	d
AT91C_ID_27_Reserved	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_ID_27_Reserved /;"	d
AT91C_ID_27_Reserved	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_ID_27_Reserved /;"	d
AT91C_ID_27_Reserved	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_ID_27_Reserved /;"	d
AT91C_ID_28_Reserved	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_ID_28_Reserved /;"	d
AT91C_ID_28_Reserved	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_ID_28_Reserved /;"	d
AT91C_ID_28_Reserved	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_ID_28_Reserved /;"	d
AT91C_ID_28_Reserved	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_ID_28_Reserved /;"	d
AT91C_ID_28_Reserved	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_ID_28_Reserved /;"	d
AT91C_ID_28_Reserved	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_ID_28_Reserved /;"	d
AT91C_ID_28_Reserved	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_ID_28_Reserved /;"	d
AT91C_ID_28_Reserved	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_ID_28_Reserved /;"	d
AT91C_ID_29_Reserved	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_ID_29_Reserved /;"	d
AT91C_ID_29_Reserved	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_ID_29_Reserved /;"	d
AT91C_ID_29_Reserved	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_ID_29_Reserved /;"	d
AT91C_ID_29_Reserved	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_ID_29_Reserved /;"	d
AT91C_ID_29_Reserved	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_ID_29_Reserved /;"	d
AT91C_ID_29_Reserved	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_ID_29_Reserved /;"	d
AT91C_ID_29_Reserved	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_ID_29_Reserved /;"	d
AT91C_ID_29_Reserved	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_ID_29_Reserved /;"	d
AT91C_ID_3_Reserved	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_ID_3_Reserved /;"	d
AT91C_ID_3_Reserved	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_ID_3_Reserved /;"	d
AT91C_ID_ADC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_ID_ADC /;"	d
AT91C_ID_ADC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_ID_ADC /;"	d
AT91C_ID_ADC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_ID_ADC /;"	d
AT91C_ID_ADC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_ID_ADC /;"	d
AT91C_ID_ADC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_ID_ADC /;"	d
AT91C_ID_ADC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_ID_ADC /;"	d
AT91C_ID_ADC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_ID_ADC /;"	d
AT91C_ID_ADC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_ID_ADC /;"	d
AT91C_ID_AES	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_ID_AES /;"	d
AT91C_ID_AES	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_ID_AES /;"	d
AT91C_ID_AES	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_ID_AES /;"	d
AT91C_ID_AES	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_ID_AES /;"	d
AT91C_ID_AES	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_ID_AES /;"	d
AT91C_ID_AES	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_ID_AES /;"	d
AT91C_ID_CAN	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_ID_CAN /;"	d
AT91C_ID_CAN	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_ID_CAN /;"	d
AT91C_ID_CAN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_ID_CAN /;"	d
AT91C_ID_CAN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_ID_CAN /;"	d
AT91C_ID_CAN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_ID_CAN /;"	d
AT91C_ID_CAN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_ID_CAN /;"	d
AT91C_ID_EMAC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_ID_EMAC /;"	d
AT91C_ID_EMAC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_ID_EMAC /;"	d
AT91C_ID_EMAC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_ID_EMAC /;"	d
AT91C_ID_EMAC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_ID_EMAC /;"	d
AT91C_ID_EMAC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_ID_EMAC /;"	d
AT91C_ID_EMAC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_ID_EMAC /;"	d
AT91C_ID_FIQ	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_ID_FIQ /;"	d
AT91C_ID_FIQ	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_ID_FIQ /;"	d
AT91C_ID_FIQ	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_ID_FIQ /;"	d
AT91C_ID_FIQ	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_ID_FIQ /;"	d
AT91C_ID_FIQ	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_ID_FIQ /;"	d
AT91C_ID_FIQ	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_ID_FIQ /;"	d
AT91C_ID_FIQ	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_ID_FIQ /;"	d
AT91C_ID_FIQ	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_ID_FIQ /;"	d
AT91C_ID_IRQ0	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_ID_IRQ0 /;"	d
AT91C_ID_IRQ0	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_ID_IRQ0 /;"	d
AT91C_ID_IRQ0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_ID_IRQ0 /;"	d
AT91C_ID_IRQ0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_ID_IRQ0 /;"	d
AT91C_ID_IRQ0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_ID_IRQ0 /;"	d
AT91C_ID_IRQ0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_ID_IRQ0 /;"	d
AT91C_ID_IRQ0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_ID_IRQ0 /;"	d
AT91C_ID_IRQ0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_ID_IRQ0 /;"	d
AT91C_ID_IRQ1	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_ID_IRQ1 /;"	d
AT91C_ID_IRQ1	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_ID_IRQ1 /;"	d
AT91C_ID_IRQ1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_ID_IRQ1 /;"	d
AT91C_ID_IRQ1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_ID_IRQ1 /;"	d
AT91C_ID_IRQ1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_ID_IRQ1 /;"	d
AT91C_ID_IRQ1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_ID_IRQ1 /;"	d
AT91C_ID_IRQ1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_ID_IRQ1 /;"	d
AT91C_ID_IRQ1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_ID_IRQ1 /;"	d
AT91C_ID_PIOA	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_ID_PIOA /;"	d
AT91C_ID_PIOA	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_ID_PIOA /;"	d
AT91C_ID_PIOA	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_ID_PIOA /;"	d
AT91C_ID_PIOA	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_ID_PIOA /;"	d
AT91C_ID_PIOA	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_ID_PIOA /;"	d
AT91C_ID_PIOA	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_ID_PIOA /;"	d
AT91C_ID_PIOA	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_ID_PIOA /;"	d
AT91C_ID_PIOA	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_ID_PIOA /;"	d
AT91C_ID_PIOB	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_ID_PIOB /;"	d
AT91C_ID_PIOB	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_ID_PIOB /;"	d
AT91C_ID_PIOB	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_ID_PIOB /;"	d
AT91C_ID_PIOB	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_ID_PIOB /;"	d
AT91C_ID_PIOB	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_ID_PIOB /;"	d
AT91C_ID_PIOB	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_ID_PIOB /;"	d
AT91C_ID_PWMC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_ID_PWMC /;"	d
AT91C_ID_PWMC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_ID_PWMC /;"	d
AT91C_ID_PWMC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_ID_PWMC /;"	d
AT91C_ID_PWMC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_ID_PWMC /;"	d
AT91C_ID_PWMC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_ID_PWMC /;"	d
AT91C_ID_PWMC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_ID_PWMC /;"	d
AT91C_ID_PWMC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_ID_PWMC /;"	d
AT91C_ID_PWMC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_ID_PWMC /;"	d
AT91C_ID_SPI	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_ID_SPI /;"	d
AT91C_ID_SPI	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_ID_SPI /;"	d
AT91C_ID_SPI0	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_ID_SPI0 /;"	d
AT91C_ID_SPI0	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_ID_SPI0 /;"	d
AT91C_ID_SPI0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_ID_SPI0 /;"	d
AT91C_ID_SPI0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_ID_SPI0 /;"	d
AT91C_ID_SPI0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_ID_SPI0 /;"	d
AT91C_ID_SPI0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_ID_SPI0 /;"	d
AT91C_ID_SPI1	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_ID_SPI1 /;"	d
AT91C_ID_SPI1	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_ID_SPI1 /;"	d
AT91C_ID_SPI1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_ID_SPI1 /;"	d
AT91C_ID_SPI1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_ID_SPI1 /;"	d
AT91C_ID_SPI1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_ID_SPI1 /;"	d
AT91C_ID_SPI1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_ID_SPI1 /;"	d
AT91C_ID_SSC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_ID_SSC /;"	d
AT91C_ID_SSC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_ID_SSC /;"	d
AT91C_ID_SSC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_ID_SSC /;"	d
AT91C_ID_SSC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_ID_SSC /;"	d
AT91C_ID_SSC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_ID_SSC /;"	d
AT91C_ID_SSC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_ID_SSC /;"	d
AT91C_ID_SSC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_ID_SSC /;"	d
AT91C_ID_SSC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_ID_SSC /;"	d
AT91C_ID_SYS	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_ID_SYS /;"	d
AT91C_ID_SYS	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_ID_SYS /;"	d
AT91C_ID_SYS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_ID_SYS /;"	d
AT91C_ID_SYS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_ID_SYS /;"	d
AT91C_ID_SYS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_ID_SYS /;"	d
AT91C_ID_SYS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_ID_SYS /;"	d
AT91C_ID_SYS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_ID_SYS /;"	d
AT91C_ID_SYS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_ID_SYS /;"	d
AT91C_ID_TC0	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_ID_TC0 /;"	d
AT91C_ID_TC0	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_ID_TC0 /;"	d
AT91C_ID_TC0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_ID_TC0 /;"	d
AT91C_ID_TC0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_ID_TC0 /;"	d
AT91C_ID_TC0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_ID_TC0 /;"	d
AT91C_ID_TC0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_ID_TC0 /;"	d
AT91C_ID_TC0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_ID_TC0 /;"	d
AT91C_ID_TC0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_ID_TC0 /;"	d
AT91C_ID_TC1	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_ID_TC1 /;"	d
AT91C_ID_TC1	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_ID_TC1 /;"	d
AT91C_ID_TC1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_ID_TC1 /;"	d
AT91C_ID_TC1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_ID_TC1 /;"	d
AT91C_ID_TC1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_ID_TC1 /;"	d
AT91C_ID_TC1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_ID_TC1 /;"	d
AT91C_ID_TC1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_ID_TC1 /;"	d
AT91C_ID_TC1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_ID_TC1 /;"	d
AT91C_ID_TC2	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_ID_TC2 /;"	d
AT91C_ID_TC2	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_ID_TC2 /;"	d
AT91C_ID_TC2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_ID_TC2 /;"	d
AT91C_ID_TC2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_ID_TC2 /;"	d
AT91C_ID_TC2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_ID_TC2 /;"	d
AT91C_ID_TC2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_ID_TC2 /;"	d
AT91C_ID_TC2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_ID_TC2 /;"	d
AT91C_ID_TC2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_ID_TC2 /;"	d
AT91C_ID_TDES	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_ID_TDES /;"	d
AT91C_ID_TDES	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_ID_TDES /;"	d
AT91C_ID_TDES	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_ID_TDES /;"	d
AT91C_ID_TDES	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_ID_TDES /;"	d
AT91C_ID_TDES	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_ID_TDES /;"	d
AT91C_ID_TDES	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_ID_TDES /;"	d
AT91C_ID_TWI	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_ID_TWI /;"	d
AT91C_ID_TWI	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_ID_TWI /;"	d
AT91C_ID_TWI	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_ID_TWI /;"	d
AT91C_ID_TWI	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_ID_TWI /;"	d
AT91C_ID_TWI	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_ID_TWI /;"	d
AT91C_ID_TWI	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_ID_TWI /;"	d
AT91C_ID_TWI	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_ID_TWI /;"	d
AT91C_ID_TWI	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_ID_TWI /;"	d
AT91C_ID_UDP	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_ID_UDP /;"	d
AT91C_ID_UDP	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_ID_UDP /;"	d
AT91C_ID_UDP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_ID_UDP /;"	d
AT91C_ID_UDP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_ID_UDP /;"	d
AT91C_ID_UDP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_ID_UDP /;"	d
AT91C_ID_UDP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_ID_UDP /;"	d
AT91C_ID_UDP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_ID_UDP /;"	d
AT91C_ID_UDP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_ID_UDP /;"	d
AT91C_ID_US0	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_ID_US0 /;"	d
AT91C_ID_US0	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_ID_US0 /;"	d
AT91C_ID_US0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_ID_US0 /;"	d
AT91C_ID_US0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_ID_US0 /;"	d
AT91C_ID_US0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_ID_US0 /;"	d
AT91C_ID_US0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_ID_US0 /;"	d
AT91C_ID_US0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_ID_US0 /;"	d
AT91C_ID_US0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_ID_US0 /;"	d
AT91C_ID_US1	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_ID_US1 /;"	d
AT91C_ID_US1	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_ID_US1 /;"	d
AT91C_ID_US1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_ID_US1 /;"	d
AT91C_ID_US1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_ID_US1 /;"	d
AT91C_ID_US1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_ID_US1 /;"	d
AT91C_ID_US1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_ID_US1 /;"	d
AT91C_ID_US1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_ID_US1 /;"	d
AT91C_ID_US1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_ID_US1 /;"	d
AT91C_IFLASH	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_IFLASH	/;"	d
AT91C_IFLASH	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_IFLASH	/;"	d
AT91C_IFLASH	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_IFLASH	/;"	d
AT91C_IFLASH	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_IFLASH	/;"	d
AT91C_IFLASH	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_IFLASH	/;"	d
AT91C_IFLASH	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_IFLASH	/;"	d
AT91C_IFLASH	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_IFLASH	/;"	d
AT91C_IFLASH	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_IFLASH	/;"	d
AT91C_IFLASH_SIZE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_IFLASH_SIZE	/;"	d
AT91C_IFLASH_SIZE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_IFLASH_SIZE	/;"	d
AT91C_IFLASH_SIZE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_IFLASH_SIZE	/;"	d
AT91C_IFLASH_SIZE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_IFLASH_SIZE	/;"	d
AT91C_IFLASH_SIZE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_IFLASH_SIZE	/;"	d
AT91C_IFLASH_SIZE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_IFLASH_SIZE	/;"	d
AT91C_IFLASH_SIZE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_IFLASH_SIZE	/;"	d
AT91C_IFLASH_SIZE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_IFLASH_SIZE	/;"	d
AT91C_ISRAM	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_ISRAM	/;"	d
AT91C_ISRAM	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_ISRAM	/;"	d
AT91C_ISRAM	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_ISRAM	/;"	d
AT91C_ISRAM	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_ISRAM	/;"	d
AT91C_ISRAM	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_ISRAM	/;"	d
AT91C_ISRAM	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_ISRAM	/;"	d
AT91C_ISRAM	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_ISRAM	/;"	d
AT91C_ISRAM	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_ISRAM	/;"	d
AT91C_ISRAM_SIZE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_ISRAM_SIZE	/;"	d
AT91C_ISRAM_SIZE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_ISRAM_SIZE	/;"	d
AT91C_ISRAM_SIZE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_ISRAM_SIZE	/;"	d
AT91C_ISRAM_SIZE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_ISRAM_SIZE	/;"	d
AT91C_ISRAM_SIZE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_ISRAM_SIZE	/;"	d
AT91C_ISRAM_SIZE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_ISRAM_SIZE	/;"	d
AT91C_ISRAM_SIZE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_ISRAM_SIZE	/;"	d
AT91C_ISRAM_SIZE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_ISRAM_SIZE	/;"	d
AT91C_MC_AASR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_MC_AASR /;"	d
AT91C_MC_AASR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_MC_AASR /;"	d
AT91C_MC_AASR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_MC_AASR /;"	d
AT91C_MC_AASR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_MC_AASR /;"	d
AT91C_MC_AASR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_MC_AASR /;"	d
AT91C_MC_AASR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_MC_AASR /;"	d
AT91C_MC_AASR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_MC_AASR /;"	d
AT91C_MC_AASR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_MC_AASR /;"	d
AT91C_MC_ABTSZ	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_MC_ABTSZ /;"	d
AT91C_MC_ABTSZ	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_MC_ABTSZ /;"	d
AT91C_MC_ABTSZ	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_MC_ABTSZ /;"	d
AT91C_MC_ABTSZ	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_MC_ABTSZ /;"	d
AT91C_MC_ABTSZ	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_MC_ABTSZ /;"	d
AT91C_MC_ABTSZ	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_MC_ABTSZ /;"	d
AT91C_MC_ABTSZ	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_MC_ABTSZ /;"	d
AT91C_MC_ABTSZ	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_MC_ABTSZ /;"	d
AT91C_MC_ABTSZ_BYTE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_MC_ABTSZ_BYTE /;"	d
AT91C_MC_ABTSZ_BYTE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_MC_ABTSZ_BYTE /;"	d
AT91C_MC_ABTSZ_BYTE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_MC_ABTSZ_BYTE /;"	d
AT91C_MC_ABTSZ_BYTE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_MC_ABTSZ_BYTE /;"	d
AT91C_MC_ABTSZ_BYTE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_MC_ABTSZ_BYTE /;"	d
AT91C_MC_ABTSZ_BYTE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_MC_ABTSZ_BYTE /;"	d
AT91C_MC_ABTSZ_BYTE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_MC_ABTSZ_BYTE /;"	d
AT91C_MC_ABTSZ_BYTE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_MC_ABTSZ_BYTE /;"	d
AT91C_MC_ABTSZ_HWORD	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_MC_ABTSZ_HWORD /;"	d
AT91C_MC_ABTSZ_HWORD	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_MC_ABTSZ_HWORD /;"	d
AT91C_MC_ABTSZ_HWORD	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_MC_ABTSZ_HWORD /;"	d
AT91C_MC_ABTSZ_HWORD	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_MC_ABTSZ_HWORD /;"	d
AT91C_MC_ABTSZ_HWORD	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_MC_ABTSZ_HWORD /;"	d
AT91C_MC_ABTSZ_HWORD	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_MC_ABTSZ_HWORD /;"	d
AT91C_MC_ABTSZ_HWORD	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_MC_ABTSZ_HWORD /;"	d
AT91C_MC_ABTSZ_HWORD	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_MC_ABTSZ_HWORD /;"	d
AT91C_MC_ABTSZ_WORD	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_MC_ABTSZ_WORD /;"	d
AT91C_MC_ABTSZ_WORD	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_MC_ABTSZ_WORD /;"	d
AT91C_MC_ABTSZ_WORD	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_MC_ABTSZ_WORD /;"	d
AT91C_MC_ABTSZ_WORD	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_MC_ABTSZ_WORD /;"	d
AT91C_MC_ABTSZ_WORD	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_MC_ABTSZ_WORD /;"	d
AT91C_MC_ABTSZ_WORD	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_MC_ABTSZ_WORD /;"	d
AT91C_MC_ABTSZ_WORD	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_MC_ABTSZ_WORD /;"	d
AT91C_MC_ABTSZ_WORD	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_MC_ABTSZ_WORD /;"	d
AT91C_MC_ABTTYP	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_MC_ABTTYP /;"	d
AT91C_MC_ABTTYP	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_MC_ABTTYP /;"	d
AT91C_MC_ABTTYP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_MC_ABTTYP /;"	d
AT91C_MC_ABTTYP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_MC_ABTTYP /;"	d
AT91C_MC_ABTTYP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_MC_ABTTYP /;"	d
AT91C_MC_ABTTYP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_MC_ABTTYP /;"	d
AT91C_MC_ABTTYP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_MC_ABTTYP /;"	d
AT91C_MC_ABTTYP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_MC_ABTTYP /;"	d
AT91C_MC_ABTTYP_DATAR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_MC_ABTTYP_DATAR /;"	d
AT91C_MC_ABTTYP_DATAR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_MC_ABTTYP_DATAR /;"	d
AT91C_MC_ABTTYP_DATAR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_MC_ABTTYP_DATAR /;"	d
AT91C_MC_ABTTYP_DATAR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_MC_ABTTYP_DATAR /;"	d
AT91C_MC_ABTTYP_DATAR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_MC_ABTTYP_DATAR /;"	d
AT91C_MC_ABTTYP_DATAR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_MC_ABTTYP_DATAR /;"	d
AT91C_MC_ABTTYP_DATAR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_MC_ABTTYP_DATAR /;"	d
AT91C_MC_ABTTYP_DATAR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_MC_ABTTYP_DATAR /;"	d
AT91C_MC_ABTTYP_DATAW	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_MC_ABTTYP_DATAW /;"	d
AT91C_MC_ABTTYP_DATAW	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_MC_ABTTYP_DATAW /;"	d
AT91C_MC_ABTTYP_DATAW	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_MC_ABTTYP_DATAW /;"	d
AT91C_MC_ABTTYP_DATAW	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_MC_ABTTYP_DATAW /;"	d
AT91C_MC_ABTTYP_DATAW	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_MC_ABTTYP_DATAW /;"	d
AT91C_MC_ABTTYP_DATAW	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_MC_ABTTYP_DATAW /;"	d
AT91C_MC_ABTTYP_DATAW	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_MC_ABTTYP_DATAW /;"	d
AT91C_MC_ABTTYP_DATAW	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_MC_ABTTYP_DATAW /;"	d
AT91C_MC_ABTTYP_FETCH	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_MC_ABTTYP_FETCH /;"	d
AT91C_MC_ABTTYP_FETCH	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_MC_ABTTYP_FETCH /;"	d
AT91C_MC_ABTTYP_FETCH	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_MC_ABTTYP_FETCH /;"	d
AT91C_MC_ABTTYP_FETCH	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_MC_ABTTYP_FETCH /;"	d
AT91C_MC_ABTTYP_FETCH	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_MC_ABTTYP_FETCH /;"	d
AT91C_MC_ABTTYP_FETCH	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_MC_ABTTYP_FETCH /;"	d
AT91C_MC_ABTTYP_FETCH	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_MC_ABTTYP_FETCH /;"	d
AT91C_MC_ABTTYP_FETCH	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_MC_ABTTYP_FETCH /;"	d
AT91C_MC_ASR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_MC_ASR /;"	d
AT91C_MC_ASR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_MC_ASR /;"	d
AT91C_MC_ASR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_MC_ASR /;"	d
AT91C_MC_ASR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_MC_ASR /;"	d
AT91C_MC_ASR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_MC_ASR /;"	d
AT91C_MC_ASR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_MC_ASR /;"	d
AT91C_MC_ASR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_MC_ASR /;"	d
AT91C_MC_ASR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_MC_ASR /;"	d
AT91C_MC_CORRECT_KEY	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^#define AT91C_MC_CORRECT_KEY /;"	d
AT91C_MC_CORRECT_KEY	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^#define AT91C_MC_CORRECT_KEY /;"	d
AT91C_MC_CORRECT_KEY	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^#define AT91C_MC_CORRECT_KEY /;"	d
AT91C_MC_CORRECT_KEY	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^#define AT91C_MC_CORRECT_KEY /;"	d
AT91C_MC_FCMD	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_MC_FCMD /;"	d
AT91C_MC_FCMD	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_MC_FCMD /;"	d
AT91C_MC_FCMD	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_MC_FCMD /;"	d
AT91C_MC_FCMD	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_MC_FCMD /;"	d
AT91C_MC_FCMD	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_MC_FCMD /;"	d
AT91C_MC_FCMD	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_MC_FCMD /;"	d
AT91C_MC_FCMD	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_MC_FCMD /;"	d
AT91C_MC_FCMD	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_MC_FCMD /;"	d
AT91C_MC_FCMD_CLR_GP_NVM	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_MC_FCMD_CLR_GP_NVM /;"	d
AT91C_MC_FCMD_CLR_GP_NVM	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_MC_FCMD_CLR_GP_NVM /;"	d
AT91C_MC_FCMD_CLR_GP_NVM	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_MC_FCMD_CLR_GP_NVM /;"	d
AT91C_MC_FCMD_CLR_GP_NVM	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_MC_FCMD_CLR_GP_NVM /;"	d
AT91C_MC_FCMD_CLR_GP_NVM	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_MC_FCMD_CLR_GP_NVM /;"	d
AT91C_MC_FCMD_CLR_GP_NVM	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_MC_FCMD_CLR_GP_NVM /;"	d
AT91C_MC_FCMD_CLR_GP_NVM	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_MC_FCMD_CLR_GP_NVM /;"	d
AT91C_MC_FCMD_CLR_GP_NVM	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_MC_FCMD_CLR_GP_NVM /;"	d
AT91C_MC_FCMD_ERASE_ALL	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_MC_FCMD_ERASE_ALL /;"	d
AT91C_MC_FCMD_ERASE_ALL	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_MC_FCMD_ERASE_ALL /;"	d
AT91C_MC_FCMD_ERASE_ALL	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_MC_FCMD_ERASE_ALL /;"	d
AT91C_MC_FCMD_ERASE_ALL	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_MC_FCMD_ERASE_ALL /;"	d
AT91C_MC_FCMD_ERASE_ALL	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_MC_FCMD_ERASE_ALL /;"	d
AT91C_MC_FCMD_ERASE_ALL	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_MC_FCMD_ERASE_ALL /;"	d
AT91C_MC_FCMD_ERASE_ALL	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_MC_FCMD_ERASE_ALL /;"	d
AT91C_MC_FCMD_ERASE_ALL	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_MC_FCMD_ERASE_ALL /;"	d
AT91C_MC_FCMD_LOCK	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_MC_FCMD_LOCK /;"	d
AT91C_MC_FCMD_LOCK	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_MC_FCMD_LOCK /;"	d
AT91C_MC_FCMD_LOCK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_MC_FCMD_LOCK /;"	d
AT91C_MC_FCMD_LOCK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_MC_FCMD_LOCK /;"	d
AT91C_MC_FCMD_LOCK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_MC_FCMD_LOCK /;"	d
AT91C_MC_FCMD_LOCK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_MC_FCMD_LOCK /;"	d
AT91C_MC_FCMD_LOCK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_MC_FCMD_LOCK /;"	d
AT91C_MC_FCMD_LOCK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_MC_FCMD_LOCK /;"	d
AT91C_MC_FCMD_PROG_AND_LOCK	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_MC_FCMD_PROG_AND_LOCK /;"	d
AT91C_MC_FCMD_PROG_AND_LOCK	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_MC_FCMD_PROG_AND_LOCK /;"	d
AT91C_MC_FCMD_PROG_AND_LOCK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_MC_FCMD_PROG_AND_LOCK /;"	d
AT91C_MC_FCMD_PROG_AND_LOCK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_MC_FCMD_PROG_AND_LOCK /;"	d
AT91C_MC_FCMD_PROG_AND_LOCK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_MC_FCMD_PROG_AND_LOCK /;"	d
AT91C_MC_FCMD_PROG_AND_LOCK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_MC_FCMD_PROG_AND_LOCK /;"	d
AT91C_MC_FCMD_PROG_AND_LOCK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_MC_FCMD_PROG_AND_LOCK /;"	d
AT91C_MC_FCMD_PROG_AND_LOCK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_MC_FCMD_PROG_AND_LOCK /;"	d
AT91C_MC_FCMD_SET_GP_NVM	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_MC_FCMD_SET_GP_NVM /;"	d
AT91C_MC_FCMD_SET_GP_NVM	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_MC_FCMD_SET_GP_NVM /;"	d
AT91C_MC_FCMD_SET_GP_NVM	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_MC_FCMD_SET_GP_NVM /;"	d
AT91C_MC_FCMD_SET_GP_NVM	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_MC_FCMD_SET_GP_NVM /;"	d
AT91C_MC_FCMD_SET_GP_NVM	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_MC_FCMD_SET_GP_NVM /;"	d
AT91C_MC_FCMD_SET_GP_NVM	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_MC_FCMD_SET_GP_NVM /;"	d
AT91C_MC_FCMD_SET_GP_NVM	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_MC_FCMD_SET_GP_NVM /;"	d
AT91C_MC_FCMD_SET_GP_NVM	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_MC_FCMD_SET_GP_NVM /;"	d
AT91C_MC_FCMD_SET_SECURITY	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_MC_FCMD_SET_SECURITY /;"	d
AT91C_MC_FCMD_SET_SECURITY	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_MC_FCMD_SET_SECURITY /;"	d
AT91C_MC_FCMD_SET_SECURITY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_MC_FCMD_SET_SECURITY /;"	d
AT91C_MC_FCMD_SET_SECURITY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_MC_FCMD_SET_SECURITY /;"	d
AT91C_MC_FCMD_SET_SECURITY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_MC_FCMD_SET_SECURITY /;"	d
AT91C_MC_FCMD_SET_SECURITY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_MC_FCMD_SET_SECURITY /;"	d
AT91C_MC_FCMD_SET_SECURITY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_MC_FCMD_SET_SECURITY /;"	d
AT91C_MC_FCMD_SET_SECURITY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_MC_FCMD_SET_SECURITY /;"	d
AT91C_MC_FCMD_START_PROG	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_MC_FCMD_START_PROG /;"	d
AT91C_MC_FCMD_START_PROG	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_MC_FCMD_START_PROG /;"	d
AT91C_MC_FCMD_START_PROG	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_MC_FCMD_START_PROG /;"	d
AT91C_MC_FCMD_START_PROG	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_MC_FCMD_START_PROG /;"	d
AT91C_MC_FCMD_START_PROG	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_MC_FCMD_START_PROG /;"	d
AT91C_MC_FCMD_START_PROG	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_MC_FCMD_START_PROG /;"	d
AT91C_MC_FCMD_START_PROG	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_MC_FCMD_START_PROG /;"	d
AT91C_MC_FCMD_START_PROG	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_MC_FCMD_START_PROG /;"	d
AT91C_MC_FCMD_UNLOCK	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_MC_FCMD_UNLOCK /;"	d
AT91C_MC_FCMD_UNLOCK	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_MC_FCMD_UNLOCK /;"	d
AT91C_MC_FCMD_UNLOCK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_MC_FCMD_UNLOCK /;"	d
AT91C_MC_FCMD_UNLOCK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_MC_FCMD_UNLOCK /;"	d
AT91C_MC_FCMD_UNLOCK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_MC_FCMD_UNLOCK /;"	d
AT91C_MC_FCMD_UNLOCK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_MC_FCMD_UNLOCK /;"	d
AT91C_MC_FCMD_UNLOCK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_MC_FCMD_UNLOCK /;"	d
AT91C_MC_FCMD_UNLOCK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_MC_FCMD_UNLOCK /;"	d
AT91C_MC_FCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_MC_FCR /;"	d
AT91C_MC_FCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_MC_FCR /;"	d
AT91C_MC_FCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_MC_FCR /;"	d
AT91C_MC_FCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_MC_FCR /;"	d
AT91C_MC_FCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_MC_FCR /;"	d
AT91C_MC_FCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_MC_FCR /;"	d
AT91C_MC_FCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_MC_FCR /;"	d
AT91C_MC_FCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_MC_FCR /;"	d
AT91C_MC_FMCN	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_MC_FMCN /;"	d
AT91C_MC_FMCN	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_MC_FMCN /;"	d
AT91C_MC_FMCN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_MC_FMCN /;"	d
AT91C_MC_FMCN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_MC_FMCN /;"	d
AT91C_MC_FMCN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_MC_FMCN /;"	d
AT91C_MC_FMCN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_MC_FMCN /;"	d
AT91C_MC_FMCN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_MC_FMCN /;"	d
AT91C_MC_FMCN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_MC_FMCN /;"	d
AT91C_MC_FMR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_MC_FMR /;"	d
AT91C_MC_FMR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_MC_FMR /;"	d
AT91C_MC_FMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_MC_FMR /;"	d
AT91C_MC_FMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_MC_FMR /;"	d
AT91C_MC_FMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_MC_FMR /;"	d
AT91C_MC_FMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_MC_FMR /;"	d
AT91C_MC_FMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_MC_FMR /;"	d
AT91C_MC_FMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_MC_FMR /;"	d
AT91C_MC_FRDY	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_MC_FRDY /;"	d
AT91C_MC_FRDY	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_MC_FRDY /;"	d
AT91C_MC_FRDY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_MC_FRDY /;"	d
AT91C_MC_FRDY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_MC_FRDY /;"	d
AT91C_MC_FRDY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_MC_FRDY /;"	d
AT91C_MC_FRDY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_MC_FRDY /;"	d
AT91C_MC_FRDY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_MC_FRDY /;"	d
AT91C_MC_FRDY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_MC_FRDY /;"	d
AT91C_MC_FSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_MC_FSR /;"	d
AT91C_MC_FSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_MC_FSR /;"	d
AT91C_MC_FSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_MC_FSR /;"	d
AT91C_MC_FSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_MC_FSR /;"	d
AT91C_MC_FSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_MC_FSR /;"	d
AT91C_MC_FSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_MC_FSR /;"	d
AT91C_MC_FSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_MC_FSR /;"	d
AT91C_MC_FSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_MC_FSR /;"	d
AT91C_MC_FWS	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_MC_FWS /;"	d
AT91C_MC_FWS	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_MC_FWS /;"	d
AT91C_MC_FWS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_MC_FWS /;"	d
AT91C_MC_FWS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_MC_FWS /;"	d
AT91C_MC_FWS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_MC_FWS /;"	d
AT91C_MC_FWS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_MC_FWS /;"	d
AT91C_MC_FWS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_MC_FWS /;"	d
AT91C_MC_FWS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_MC_FWS /;"	d
AT91C_MC_FWS_0FWS	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_MC_FWS_0FWS /;"	d
AT91C_MC_FWS_0FWS	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_MC_FWS_0FWS /;"	d
AT91C_MC_FWS_0FWS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_MC_FWS_0FWS /;"	d
AT91C_MC_FWS_0FWS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_MC_FWS_0FWS /;"	d
AT91C_MC_FWS_0FWS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_MC_FWS_0FWS /;"	d
AT91C_MC_FWS_0FWS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_MC_FWS_0FWS /;"	d
AT91C_MC_FWS_0FWS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_MC_FWS_0FWS /;"	d
AT91C_MC_FWS_0FWS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_MC_FWS_0FWS /;"	d
AT91C_MC_FWS_1FWS	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_MC_FWS_1FWS /;"	d
AT91C_MC_FWS_1FWS	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_MC_FWS_1FWS /;"	d
AT91C_MC_FWS_1FWS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_MC_FWS_1FWS /;"	d
AT91C_MC_FWS_1FWS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_MC_FWS_1FWS /;"	d
AT91C_MC_FWS_1FWS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_MC_FWS_1FWS /;"	d
AT91C_MC_FWS_1FWS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_MC_FWS_1FWS /;"	d
AT91C_MC_FWS_1FWS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_MC_FWS_1FWS /;"	d
AT91C_MC_FWS_1FWS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_MC_FWS_1FWS /;"	d
AT91C_MC_FWS_2FWS	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_MC_FWS_2FWS /;"	d
AT91C_MC_FWS_2FWS	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_MC_FWS_2FWS /;"	d
AT91C_MC_FWS_2FWS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_MC_FWS_2FWS /;"	d
AT91C_MC_FWS_2FWS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_MC_FWS_2FWS /;"	d
AT91C_MC_FWS_2FWS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_MC_FWS_2FWS /;"	d
AT91C_MC_FWS_2FWS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_MC_FWS_2FWS /;"	d
AT91C_MC_FWS_2FWS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_MC_FWS_2FWS /;"	d
AT91C_MC_FWS_2FWS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_MC_FWS_2FWS /;"	d
AT91C_MC_FWS_3FWS	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_MC_FWS_3FWS /;"	d
AT91C_MC_FWS_3FWS	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_MC_FWS_3FWS /;"	d
AT91C_MC_FWS_3FWS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_MC_FWS_3FWS /;"	d
AT91C_MC_FWS_3FWS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_MC_FWS_3FWS /;"	d
AT91C_MC_FWS_3FWS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_MC_FWS_3FWS /;"	d
AT91C_MC_FWS_3FWS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_MC_FWS_3FWS /;"	d
AT91C_MC_FWS_3FWS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_MC_FWS_3FWS /;"	d
AT91C_MC_FWS_3FWS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_MC_FWS_3FWS /;"	d
AT91C_MC_GPNVM0	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_MC_GPNVM0 /;"	d
AT91C_MC_GPNVM0	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_MC_GPNVM0 /;"	d
AT91C_MC_GPNVM0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_MC_GPNVM0 /;"	d
AT91C_MC_GPNVM0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_MC_GPNVM0 /;"	d
AT91C_MC_GPNVM0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_MC_GPNVM0 /;"	d
AT91C_MC_GPNVM0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_MC_GPNVM0 /;"	d
AT91C_MC_GPNVM0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_MC_GPNVM0 /;"	d
AT91C_MC_GPNVM0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_MC_GPNVM0 /;"	d
AT91C_MC_GPNVM1	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_MC_GPNVM1 /;"	d
AT91C_MC_GPNVM1	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_MC_GPNVM1 /;"	d
AT91C_MC_GPNVM1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_MC_GPNVM1 /;"	d
AT91C_MC_GPNVM1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_MC_GPNVM1 /;"	d
AT91C_MC_GPNVM1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_MC_GPNVM1 /;"	d
AT91C_MC_GPNVM1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_MC_GPNVM1 /;"	d
AT91C_MC_GPNVM1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_MC_GPNVM1 /;"	d
AT91C_MC_GPNVM1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_MC_GPNVM1 /;"	d
AT91C_MC_GPNVM2	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_MC_GPNVM2 /;"	d
AT91C_MC_GPNVM2	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_MC_GPNVM2 /;"	d
AT91C_MC_GPNVM2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_MC_GPNVM2 /;"	d
AT91C_MC_GPNVM2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_MC_GPNVM2 /;"	d
AT91C_MC_GPNVM2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_MC_GPNVM2 /;"	d
AT91C_MC_GPNVM2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_MC_GPNVM2 /;"	d
AT91C_MC_GPNVM2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_MC_GPNVM2 /;"	d
AT91C_MC_GPNVM2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_MC_GPNVM2 /;"	d
AT91C_MC_GPNVM3	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_MC_GPNVM3 /;"	d
AT91C_MC_GPNVM3	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_MC_GPNVM3 /;"	d
AT91C_MC_GPNVM3	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_MC_GPNVM3 /;"	d
AT91C_MC_GPNVM3	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_MC_GPNVM3 /;"	d
AT91C_MC_GPNVM3	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_MC_GPNVM3 /;"	d
AT91C_MC_GPNVM3	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_MC_GPNVM3 /;"	d
AT91C_MC_GPNVM3	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_MC_GPNVM3 /;"	d
AT91C_MC_GPNVM3	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_MC_GPNVM3 /;"	d
AT91C_MC_GPNVM4	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_MC_GPNVM4 /;"	d
AT91C_MC_GPNVM4	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_MC_GPNVM4 /;"	d
AT91C_MC_GPNVM4	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_MC_GPNVM4 /;"	d
AT91C_MC_GPNVM4	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_MC_GPNVM4 /;"	d
AT91C_MC_GPNVM4	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_MC_GPNVM4 /;"	d
AT91C_MC_GPNVM4	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_MC_GPNVM4 /;"	d
AT91C_MC_GPNVM4	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_MC_GPNVM4 /;"	d
AT91C_MC_GPNVM4	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_MC_GPNVM4 /;"	d
AT91C_MC_GPNVM5	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_MC_GPNVM5 /;"	d
AT91C_MC_GPNVM5	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_MC_GPNVM5 /;"	d
AT91C_MC_GPNVM5	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_MC_GPNVM5 /;"	d
AT91C_MC_GPNVM5	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_MC_GPNVM5 /;"	d
AT91C_MC_GPNVM5	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_MC_GPNVM5 /;"	d
AT91C_MC_GPNVM5	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_MC_GPNVM5 /;"	d
AT91C_MC_GPNVM5	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_MC_GPNVM5 /;"	d
AT91C_MC_GPNVM5	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_MC_GPNVM5 /;"	d
AT91C_MC_GPNVM6	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_MC_GPNVM6 /;"	d
AT91C_MC_GPNVM6	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_MC_GPNVM6 /;"	d
AT91C_MC_GPNVM6	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_MC_GPNVM6 /;"	d
AT91C_MC_GPNVM6	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_MC_GPNVM6 /;"	d
AT91C_MC_GPNVM6	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_MC_GPNVM6 /;"	d
AT91C_MC_GPNVM6	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_MC_GPNVM6 /;"	d
AT91C_MC_GPNVM6	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_MC_GPNVM6 /;"	d
AT91C_MC_GPNVM6	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_MC_GPNVM6 /;"	d
AT91C_MC_GPNVM7	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_MC_GPNVM7 /;"	d
AT91C_MC_GPNVM7	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_MC_GPNVM7 /;"	d
AT91C_MC_GPNVM7	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_MC_GPNVM7 /;"	d
AT91C_MC_GPNVM7	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_MC_GPNVM7 /;"	d
AT91C_MC_GPNVM7	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_MC_GPNVM7 /;"	d
AT91C_MC_GPNVM7	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_MC_GPNVM7 /;"	d
AT91C_MC_GPNVM7	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_MC_GPNVM7 /;"	d
AT91C_MC_GPNVM7	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_MC_GPNVM7 /;"	d
AT91C_MC_KEY	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_MC_KEY /;"	d
AT91C_MC_KEY	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_MC_KEY /;"	d
AT91C_MC_KEY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_MC_KEY /;"	d
AT91C_MC_KEY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_MC_KEY /;"	d
AT91C_MC_KEY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_MC_KEY /;"	d
AT91C_MC_KEY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_MC_KEY /;"	d
AT91C_MC_KEY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_MC_KEY /;"	d
AT91C_MC_KEY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_MC_KEY /;"	d
AT91C_MC_LOCKE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_MC_LOCKE /;"	d
AT91C_MC_LOCKE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_MC_LOCKE /;"	d
AT91C_MC_LOCKE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_MC_LOCKE /;"	d
AT91C_MC_LOCKE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_MC_LOCKE /;"	d
AT91C_MC_LOCKE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_MC_LOCKE /;"	d
AT91C_MC_LOCKE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_MC_LOCKE /;"	d
AT91C_MC_LOCKE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_MC_LOCKE /;"	d
AT91C_MC_LOCKE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_MC_LOCKE /;"	d
AT91C_MC_LOCKS0	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_MC_LOCKS0 /;"	d
AT91C_MC_LOCKS0	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_MC_LOCKS0 /;"	d
AT91C_MC_LOCKS0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_MC_LOCKS0 /;"	d
AT91C_MC_LOCKS0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_MC_LOCKS0 /;"	d
AT91C_MC_LOCKS0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_MC_LOCKS0 /;"	d
AT91C_MC_LOCKS0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_MC_LOCKS0 /;"	d
AT91C_MC_LOCKS0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_MC_LOCKS0 /;"	d
AT91C_MC_LOCKS0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_MC_LOCKS0 /;"	d
AT91C_MC_LOCKS1	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_MC_LOCKS1 /;"	d
AT91C_MC_LOCKS1	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_MC_LOCKS1 /;"	d
AT91C_MC_LOCKS1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_MC_LOCKS1 /;"	d
AT91C_MC_LOCKS1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_MC_LOCKS1 /;"	d
AT91C_MC_LOCKS1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_MC_LOCKS1 /;"	d
AT91C_MC_LOCKS1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_MC_LOCKS1 /;"	d
AT91C_MC_LOCKS1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_MC_LOCKS1 /;"	d
AT91C_MC_LOCKS1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_MC_LOCKS1 /;"	d
AT91C_MC_LOCKS10	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_MC_LOCKS10 /;"	d
AT91C_MC_LOCKS10	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_MC_LOCKS10 /;"	d
AT91C_MC_LOCKS10	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_MC_LOCKS10 /;"	d
AT91C_MC_LOCKS10	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_MC_LOCKS10 /;"	d
AT91C_MC_LOCKS10	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_MC_LOCKS10 /;"	d
AT91C_MC_LOCKS10	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_MC_LOCKS10 /;"	d
AT91C_MC_LOCKS10	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_MC_LOCKS10 /;"	d
AT91C_MC_LOCKS10	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_MC_LOCKS10 /;"	d
AT91C_MC_LOCKS11	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_MC_LOCKS11 /;"	d
AT91C_MC_LOCKS11	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_MC_LOCKS11 /;"	d
AT91C_MC_LOCKS11	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_MC_LOCKS11 /;"	d
AT91C_MC_LOCKS11	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_MC_LOCKS11 /;"	d
AT91C_MC_LOCKS11	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_MC_LOCKS11 /;"	d
AT91C_MC_LOCKS11	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_MC_LOCKS11 /;"	d
AT91C_MC_LOCKS11	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_MC_LOCKS11 /;"	d
AT91C_MC_LOCKS11	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_MC_LOCKS11 /;"	d
AT91C_MC_LOCKS12	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_MC_LOCKS12 /;"	d
AT91C_MC_LOCKS12	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_MC_LOCKS12 /;"	d
AT91C_MC_LOCKS12	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_MC_LOCKS12 /;"	d
AT91C_MC_LOCKS12	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_MC_LOCKS12 /;"	d
AT91C_MC_LOCKS12	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_MC_LOCKS12 /;"	d
AT91C_MC_LOCKS12	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_MC_LOCKS12 /;"	d
AT91C_MC_LOCKS12	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_MC_LOCKS12 /;"	d
AT91C_MC_LOCKS12	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_MC_LOCKS12 /;"	d
AT91C_MC_LOCKS13	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_MC_LOCKS13 /;"	d
AT91C_MC_LOCKS13	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_MC_LOCKS13 /;"	d
AT91C_MC_LOCKS13	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_MC_LOCKS13 /;"	d
AT91C_MC_LOCKS13	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_MC_LOCKS13 /;"	d
AT91C_MC_LOCKS13	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_MC_LOCKS13 /;"	d
AT91C_MC_LOCKS13	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_MC_LOCKS13 /;"	d
AT91C_MC_LOCKS13	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_MC_LOCKS13 /;"	d
AT91C_MC_LOCKS13	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_MC_LOCKS13 /;"	d
AT91C_MC_LOCKS14	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_MC_LOCKS14 /;"	d
AT91C_MC_LOCKS14	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_MC_LOCKS14 /;"	d
AT91C_MC_LOCKS14	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_MC_LOCKS14 /;"	d
AT91C_MC_LOCKS14	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_MC_LOCKS14 /;"	d
AT91C_MC_LOCKS14	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_MC_LOCKS14 /;"	d
AT91C_MC_LOCKS14	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_MC_LOCKS14 /;"	d
AT91C_MC_LOCKS14	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_MC_LOCKS14 /;"	d
AT91C_MC_LOCKS14	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_MC_LOCKS14 /;"	d
AT91C_MC_LOCKS15	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_MC_LOCKS15 /;"	d
AT91C_MC_LOCKS15	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_MC_LOCKS15 /;"	d
AT91C_MC_LOCKS15	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_MC_LOCKS15 /;"	d
AT91C_MC_LOCKS15	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_MC_LOCKS15 /;"	d
AT91C_MC_LOCKS15	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_MC_LOCKS15 /;"	d
AT91C_MC_LOCKS15	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_MC_LOCKS15 /;"	d
AT91C_MC_LOCKS15	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_MC_LOCKS15 /;"	d
AT91C_MC_LOCKS15	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_MC_LOCKS15 /;"	d
AT91C_MC_LOCKS2	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_MC_LOCKS2 /;"	d
AT91C_MC_LOCKS2	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_MC_LOCKS2 /;"	d
AT91C_MC_LOCKS2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_MC_LOCKS2 /;"	d
AT91C_MC_LOCKS2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_MC_LOCKS2 /;"	d
AT91C_MC_LOCKS2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_MC_LOCKS2 /;"	d
AT91C_MC_LOCKS2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_MC_LOCKS2 /;"	d
AT91C_MC_LOCKS2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_MC_LOCKS2 /;"	d
AT91C_MC_LOCKS2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_MC_LOCKS2 /;"	d
AT91C_MC_LOCKS3	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_MC_LOCKS3 /;"	d
AT91C_MC_LOCKS3	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_MC_LOCKS3 /;"	d
AT91C_MC_LOCKS3	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_MC_LOCKS3 /;"	d
AT91C_MC_LOCKS3	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_MC_LOCKS3 /;"	d
AT91C_MC_LOCKS3	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_MC_LOCKS3 /;"	d
AT91C_MC_LOCKS3	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_MC_LOCKS3 /;"	d
AT91C_MC_LOCKS3	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_MC_LOCKS3 /;"	d
AT91C_MC_LOCKS3	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_MC_LOCKS3 /;"	d
AT91C_MC_LOCKS4	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_MC_LOCKS4 /;"	d
AT91C_MC_LOCKS4	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_MC_LOCKS4 /;"	d
AT91C_MC_LOCKS4	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_MC_LOCKS4 /;"	d
AT91C_MC_LOCKS4	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_MC_LOCKS4 /;"	d
AT91C_MC_LOCKS4	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_MC_LOCKS4 /;"	d
AT91C_MC_LOCKS4	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_MC_LOCKS4 /;"	d
AT91C_MC_LOCKS4	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_MC_LOCKS4 /;"	d
AT91C_MC_LOCKS4	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_MC_LOCKS4 /;"	d
AT91C_MC_LOCKS5	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_MC_LOCKS5 /;"	d
AT91C_MC_LOCKS5	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_MC_LOCKS5 /;"	d
AT91C_MC_LOCKS5	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_MC_LOCKS5 /;"	d
AT91C_MC_LOCKS5	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_MC_LOCKS5 /;"	d
AT91C_MC_LOCKS5	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_MC_LOCKS5 /;"	d
AT91C_MC_LOCKS5	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_MC_LOCKS5 /;"	d
AT91C_MC_LOCKS5	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_MC_LOCKS5 /;"	d
AT91C_MC_LOCKS5	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_MC_LOCKS5 /;"	d
AT91C_MC_LOCKS6	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_MC_LOCKS6 /;"	d
AT91C_MC_LOCKS6	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_MC_LOCKS6 /;"	d
AT91C_MC_LOCKS6	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_MC_LOCKS6 /;"	d
AT91C_MC_LOCKS6	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_MC_LOCKS6 /;"	d
AT91C_MC_LOCKS6	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_MC_LOCKS6 /;"	d
AT91C_MC_LOCKS6	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_MC_LOCKS6 /;"	d
AT91C_MC_LOCKS6	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_MC_LOCKS6 /;"	d
AT91C_MC_LOCKS6	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_MC_LOCKS6 /;"	d
AT91C_MC_LOCKS7	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_MC_LOCKS7 /;"	d
AT91C_MC_LOCKS7	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_MC_LOCKS7 /;"	d
AT91C_MC_LOCKS7	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_MC_LOCKS7 /;"	d
AT91C_MC_LOCKS7	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_MC_LOCKS7 /;"	d
AT91C_MC_LOCKS7	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_MC_LOCKS7 /;"	d
AT91C_MC_LOCKS7	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_MC_LOCKS7 /;"	d
AT91C_MC_LOCKS7	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_MC_LOCKS7 /;"	d
AT91C_MC_LOCKS7	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_MC_LOCKS7 /;"	d
AT91C_MC_LOCKS8	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_MC_LOCKS8 /;"	d
AT91C_MC_LOCKS8	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_MC_LOCKS8 /;"	d
AT91C_MC_LOCKS8	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_MC_LOCKS8 /;"	d
AT91C_MC_LOCKS8	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_MC_LOCKS8 /;"	d
AT91C_MC_LOCKS8	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_MC_LOCKS8 /;"	d
AT91C_MC_LOCKS8	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_MC_LOCKS8 /;"	d
AT91C_MC_LOCKS8	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_MC_LOCKS8 /;"	d
AT91C_MC_LOCKS8	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_MC_LOCKS8 /;"	d
AT91C_MC_LOCKS9	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_MC_LOCKS9 /;"	d
AT91C_MC_LOCKS9	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_MC_LOCKS9 /;"	d
AT91C_MC_LOCKS9	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_MC_LOCKS9 /;"	d
AT91C_MC_LOCKS9	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_MC_LOCKS9 /;"	d
AT91C_MC_LOCKS9	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_MC_LOCKS9 /;"	d
AT91C_MC_LOCKS9	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_MC_LOCKS9 /;"	d
AT91C_MC_LOCKS9	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_MC_LOCKS9 /;"	d
AT91C_MC_LOCKS9	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_MC_LOCKS9 /;"	d
AT91C_MC_MISADD	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_MC_MISADD /;"	d
AT91C_MC_MISADD	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_MC_MISADD /;"	d
AT91C_MC_MISADD	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_MC_MISADD /;"	d
AT91C_MC_MISADD	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_MC_MISADD /;"	d
AT91C_MC_MISADD	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_MC_MISADD /;"	d
AT91C_MC_MISADD	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_MC_MISADD /;"	d
AT91C_MC_MISADD	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_MC_MISADD /;"	d
AT91C_MC_MISADD	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_MC_MISADD /;"	d
AT91C_MC_MST0	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_MC_MST0 /;"	d
AT91C_MC_MST0	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_MC_MST0 /;"	d
AT91C_MC_MST0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_MC_MST0 /;"	d
AT91C_MC_MST0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_MC_MST0 /;"	d
AT91C_MC_MST0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_MC_MST0 /;"	d
AT91C_MC_MST0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_MC_MST0 /;"	d
AT91C_MC_MST0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_MC_MST0 /;"	d
AT91C_MC_MST0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_MC_MST0 /;"	d
AT91C_MC_MST1	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_MC_MST1 /;"	d
AT91C_MC_MST1	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_MC_MST1 /;"	d
AT91C_MC_MST1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_MC_MST1 /;"	d
AT91C_MC_MST1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_MC_MST1 /;"	d
AT91C_MC_MST1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_MC_MST1 /;"	d
AT91C_MC_MST1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_MC_MST1 /;"	d
AT91C_MC_MST1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_MC_MST1 /;"	d
AT91C_MC_MST1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_MC_MST1 /;"	d
AT91C_MC_NEBP	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_MC_NEBP /;"	d
AT91C_MC_NEBP	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_MC_NEBP /;"	d
AT91C_MC_NEBP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_MC_NEBP /;"	d
AT91C_MC_NEBP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_MC_NEBP /;"	d
AT91C_MC_NEBP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_MC_NEBP /;"	d
AT91C_MC_NEBP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_MC_NEBP /;"	d
AT91C_MC_NEBP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_MC_NEBP /;"	d
AT91C_MC_NEBP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_MC_NEBP /;"	d
AT91C_MC_PAGEN	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_MC_PAGEN /;"	d
AT91C_MC_PAGEN	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_MC_PAGEN /;"	d
AT91C_MC_PAGEN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_MC_PAGEN /;"	d
AT91C_MC_PAGEN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_MC_PAGEN /;"	d
AT91C_MC_PAGEN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_MC_PAGEN /;"	d
AT91C_MC_PAGEN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_MC_PAGEN /;"	d
AT91C_MC_PAGEN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_MC_PAGEN /;"	d
AT91C_MC_PAGEN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_MC_PAGEN /;"	d
AT91C_MC_PROGE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_MC_PROGE /;"	d
AT91C_MC_PROGE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_MC_PROGE /;"	d
AT91C_MC_PROGE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_MC_PROGE /;"	d
AT91C_MC_PROGE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_MC_PROGE /;"	d
AT91C_MC_PROGE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_MC_PROGE /;"	d
AT91C_MC_PROGE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_MC_PROGE /;"	d
AT91C_MC_PROGE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_MC_PROGE /;"	d
AT91C_MC_PROGE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_MC_PROGE /;"	d
AT91C_MC_RCB	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_MC_RCB /;"	d
AT91C_MC_RCB	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_MC_RCB /;"	d
AT91C_MC_RCB	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_MC_RCB /;"	d
AT91C_MC_RCB	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_MC_RCB /;"	d
AT91C_MC_RCB	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_MC_RCB /;"	d
AT91C_MC_RCB	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_MC_RCB /;"	d
AT91C_MC_RCB	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_MC_RCB /;"	d
AT91C_MC_RCB	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_MC_RCB /;"	d
AT91C_MC_RCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_MC_RCR /;"	d
AT91C_MC_RCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_MC_RCR /;"	d
AT91C_MC_RCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_MC_RCR /;"	d
AT91C_MC_RCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_MC_RCR /;"	d
AT91C_MC_RCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_MC_RCR /;"	d
AT91C_MC_RCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_MC_RCR /;"	d
AT91C_MC_RCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_MC_RCR /;"	d
AT91C_MC_RCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_MC_RCR /;"	d
AT91C_MC_SECURITY	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_MC_SECURITY /;"	d
AT91C_MC_SECURITY	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_MC_SECURITY /;"	d
AT91C_MC_SECURITY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_MC_SECURITY /;"	d
AT91C_MC_SECURITY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_MC_SECURITY /;"	d
AT91C_MC_SECURITY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_MC_SECURITY /;"	d
AT91C_MC_SECURITY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_MC_SECURITY /;"	d
AT91C_MC_SECURITY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_MC_SECURITY /;"	d
AT91C_MC_SECURITY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_MC_SECURITY /;"	d
AT91C_MC_SVMST0	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_MC_SVMST0 /;"	d
AT91C_MC_SVMST0	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_MC_SVMST0 /;"	d
AT91C_MC_SVMST0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_MC_SVMST0 /;"	d
AT91C_MC_SVMST0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_MC_SVMST0 /;"	d
AT91C_MC_SVMST0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_MC_SVMST0 /;"	d
AT91C_MC_SVMST0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_MC_SVMST0 /;"	d
AT91C_MC_SVMST0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_MC_SVMST0 /;"	d
AT91C_MC_SVMST0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_MC_SVMST0 /;"	d
AT91C_MC_SVMST1	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_MC_SVMST1 /;"	d
AT91C_MC_SVMST1	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_MC_SVMST1 /;"	d
AT91C_MC_SVMST1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_MC_SVMST1 /;"	d
AT91C_MC_SVMST1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_MC_SVMST1 /;"	d
AT91C_MC_SVMST1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_MC_SVMST1 /;"	d
AT91C_MC_SVMST1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_MC_SVMST1 /;"	d
AT91C_MC_SVMST1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_MC_SVMST1 /;"	d
AT91C_MC_SVMST1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_MC_SVMST1 /;"	d
AT91C_MC_UNDADD	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_MC_UNDADD /;"	d
AT91C_MC_UNDADD	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_MC_UNDADD /;"	d
AT91C_MC_UNDADD	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_MC_UNDADD /;"	d
AT91C_MC_UNDADD	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_MC_UNDADD /;"	d
AT91C_MC_UNDADD	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_MC_UNDADD /;"	d
AT91C_MC_UNDADD	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_MC_UNDADD /;"	d
AT91C_MC_UNDADD	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_MC_UNDADD /;"	d
AT91C_MC_UNDADD	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_MC_UNDADD /;"	d
AT91C_PA0_PWM0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_PA0_PWM0 /;"	d
AT91C_PA0_PWM0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_PA0_PWM0 /;"	d
AT91C_PA0_RXD0	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PA0_RXD0 /;"	d
AT91C_PA0_RXD0	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PA0_RXD0 /;"	d
AT91C_PA0_RXD0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PA0_RXD0 /;"	d
AT91C_PA0_RXD0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PA0_RXD0 /;"	d
AT91C_PA0_RXD0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PA0_RXD0 /;"	d
AT91C_PA0_RXD0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PA0_RXD0 /;"	d
AT91C_PA0_TIOA0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_PA0_TIOA0 /;"	d
AT91C_PA0_TIOA0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_PA0_TIOA0 /;"	d
AT91C_PA10_DTXD	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_PA10_DTXD /;"	d
AT91C_PA10_DTXD	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_PA10_DTXD /;"	d
AT91C_PA10_NPCS2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_PA10_NPCS2 /;"	d
AT91C_PA10_NPCS2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_PA10_NPCS2 /;"	d
AT91C_PA10_TWD	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PA10_TWD /;"	d
AT91C_PA10_TWD	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PA10_TWD /;"	d
AT91C_PA10_TWD	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PA10_TWD /;"	d
AT91C_PA10_TWD	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PA10_TWD /;"	d
AT91C_PA10_TWD	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PA10_TWD /;"	d
AT91C_PA10_TWD	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PA10_TWD /;"	d
AT91C_PA11_NPCS0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_PA11_NPCS0 /;"	d
AT91C_PA11_NPCS0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_PA11_NPCS0 /;"	d
AT91C_PA11_PWM0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_PA11_PWM0 /;"	d
AT91C_PA11_PWM0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_PA11_PWM0 /;"	d
AT91C_PA11_TWCK	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PA11_TWCK /;"	d
AT91C_PA11_TWCK	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PA11_TWCK /;"	d
AT91C_PA11_TWCK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PA11_TWCK /;"	d
AT91C_PA11_TWCK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PA11_TWCK /;"	d
AT91C_PA11_TWCK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PA11_TWCK /;"	d
AT91C_PA11_TWCK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PA11_TWCK /;"	d
AT91C_PA12_MISO	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_PA12_MISO /;"	d
AT91C_PA12_MISO	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_PA12_MISO /;"	d
AT91C_PA12_NPCS00	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PA12_NPCS00 /;"	d
AT91C_PA12_NPCS00	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PA12_NPCS00 /;"	d
AT91C_PA12_NPCS00	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PA12_NPCS00 /;"	d
AT91C_PA12_NPCS00	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PA12_NPCS00 /;"	d
AT91C_PA12_NPCS00	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PA12_NPCS00 /;"	d
AT91C_PA12_NPCS00	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PA12_NPCS00 /;"	d
AT91C_PA12_PWM1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_PA12_PWM1 /;"	d
AT91C_PA12_PWM1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_PA12_PWM1 /;"	d
AT91C_PA13_MOSI	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_PA13_MOSI /;"	d
AT91C_PA13_MOSI	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_PA13_MOSI /;"	d
AT91C_PA13_NPCS01	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PA13_NPCS01 /;"	d
AT91C_PA13_NPCS01	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PA13_NPCS01 /;"	d
AT91C_PA13_NPCS01	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PA13_NPCS01 /;"	d
AT91C_PA13_NPCS01	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PA13_NPCS01 /;"	d
AT91C_PA13_NPCS01	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PA13_NPCS01 /;"	d
AT91C_PA13_NPCS01	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PA13_NPCS01 /;"	d
AT91C_PA13_PCK1	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PA13_PCK1 /;"	d
AT91C_PA13_PCK1	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PA13_PCK1 /;"	d
AT91C_PA13_PCK1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PA13_PCK1 /;"	d
AT91C_PA13_PCK1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PA13_PCK1 /;"	d
AT91C_PA13_PCK1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PA13_PCK1 /;"	d
AT91C_PA13_PCK1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PA13_PCK1 /;"	d
AT91C_PA13_PWM2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_PA13_PWM2 /;"	d
AT91C_PA13_PWM2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_PA13_PWM2 /;"	d
AT91C_PA14_IRQ1	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PA14_IRQ1 /;"	d
AT91C_PA14_IRQ1	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PA14_IRQ1 /;"	d
AT91C_PA14_IRQ1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PA14_IRQ1 /;"	d
AT91C_PA14_IRQ1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PA14_IRQ1 /;"	d
AT91C_PA14_IRQ1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PA14_IRQ1 /;"	d
AT91C_PA14_IRQ1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PA14_IRQ1 /;"	d
AT91C_PA14_NPCS02	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PA14_NPCS02 /;"	d
AT91C_PA14_NPCS02	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PA14_NPCS02 /;"	d
AT91C_PA14_NPCS02	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PA14_NPCS02 /;"	d
AT91C_PA14_NPCS02	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PA14_NPCS02 /;"	d
AT91C_PA14_NPCS02	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PA14_NPCS02 /;"	d
AT91C_PA14_NPCS02	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PA14_NPCS02 /;"	d
AT91C_PA14_PWM3	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_PA14_PWM3 /;"	d
AT91C_PA14_PWM3	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_PA14_PWM3 /;"	d
AT91C_PA14_SPCK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_PA14_SPCK /;"	d
AT91C_PA14_SPCK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_PA14_SPCK /;"	d
AT91C_PA15_NPCS03	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PA15_NPCS03 /;"	d
AT91C_PA15_NPCS03	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PA15_NPCS03 /;"	d
AT91C_PA15_NPCS03	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PA15_NPCS03 /;"	d
AT91C_PA15_NPCS03	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PA15_NPCS03 /;"	d
AT91C_PA15_NPCS03	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PA15_NPCS03 /;"	d
AT91C_PA15_NPCS03	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PA15_NPCS03 /;"	d
AT91C_PA15_TCLK2	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PA15_TCLK2 /;"	d
AT91C_PA15_TCLK2	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PA15_TCLK2 /;"	d
AT91C_PA15_TCLK2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PA15_TCLK2 /;"	d
AT91C_PA15_TCLK2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PA15_TCLK2 /;"	d
AT91C_PA15_TCLK2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PA15_TCLK2 /;"	d
AT91C_PA15_TCLK2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PA15_TCLK2 /;"	d
AT91C_PA15_TF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_PA15_TF /;"	d
AT91C_PA15_TF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_PA15_TF /;"	d
AT91C_PA15_TIOA1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_PA15_TIOA1 /;"	d
AT91C_PA15_TIOA1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_PA15_TIOA1 /;"	d
AT91C_PA16_MISO0	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PA16_MISO0 /;"	d
AT91C_PA16_MISO0	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PA16_MISO0 /;"	d
AT91C_PA16_MISO0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PA16_MISO0 /;"	d
AT91C_PA16_MISO0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PA16_MISO0 /;"	d
AT91C_PA16_MISO0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PA16_MISO0 /;"	d
AT91C_PA16_MISO0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PA16_MISO0 /;"	d
AT91C_PA16_TIOB1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_PA16_TIOB1 /;"	d
AT91C_PA16_TIOB1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_PA16_TIOB1 /;"	d
AT91C_PA16_TK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_PA16_TK /;"	d
AT91C_PA16_TK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_PA16_TK /;"	d
AT91C_PA17_MOSI0	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PA17_MOSI0 /;"	d
AT91C_PA17_MOSI0	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PA17_MOSI0 /;"	d
AT91C_PA17_MOSI0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PA17_MOSI0 /;"	d
AT91C_PA17_MOSI0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PA17_MOSI0 /;"	d
AT91C_PA17_MOSI0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PA17_MOSI0 /;"	d
AT91C_PA17_MOSI0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PA17_MOSI0 /;"	d
AT91C_PA17_PCK1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_PA17_PCK1 /;"	d
AT91C_PA17_PCK1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_PA17_PCK1 /;"	d
AT91C_PA17_TD	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_PA17_TD /;"	d
AT91C_PA17_TD	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_PA17_TD /;"	d
AT91C_PA18_PCK2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_PA18_PCK2 /;"	d
AT91C_PA18_PCK2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_PA18_PCK2 /;"	d
AT91C_PA18_RD	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_PA18_RD /;"	d
AT91C_PA18_RD	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_PA18_RD /;"	d
AT91C_PA18_SPCK0	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PA18_SPCK0 /;"	d
AT91C_PA18_SPCK0	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PA18_SPCK0 /;"	d
AT91C_PA18_SPCK0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PA18_SPCK0 /;"	d
AT91C_PA18_SPCK0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PA18_SPCK0 /;"	d
AT91C_PA18_SPCK0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PA18_SPCK0 /;"	d
AT91C_PA18_SPCK0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PA18_SPCK0 /;"	d
AT91C_PA19_CANRX	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PA19_CANRX /;"	d
AT91C_PA19_CANRX	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PA19_CANRX /;"	d
AT91C_PA19_CANRX	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PA19_CANRX /;"	d
AT91C_PA19_CANRX	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PA19_CANRX /;"	d
AT91C_PA19_CANRX	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PA19_CANRX /;"	d
AT91C_PA19_CANRX	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PA19_CANRX /;"	d
AT91C_PA19_FIQ	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_PA19_FIQ /;"	d
AT91C_PA19_FIQ	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_PA19_FIQ /;"	d
AT91C_PA19_RK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_PA19_RK /;"	d
AT91C_PA19_RK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_PA19_RK /;"	d
AT91C_PA1_PWM1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_PA1_PWM1 /;"	d
AT91C_PA1_PWM1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_PA1_PWM1 /;"	d
AT91C_PA1_TIOB0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_PA1_TIOB0 /;"	d
AT91C_PA1_TIOB0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_PA1_TIOB0 /;"	d
AT91C_PA1_TXD0	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PA1_TXD0 /;"	d
AT91C_PA1_TXD0	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PA1_TXD0 /;"	d
AT91C_PA1_TXD0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PA1_TXD0 /;"	d
AT91C_PA1_TXD0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PA1_TXD0 /;"	d
AT91C_PA1_TXD0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PA1_TXD0 /;"	d
AT91C_PA1_TXD0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PA1_TXD0 /;"	d
AT91C_PA20_CANTX	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PA20_CANTX /;"	d
AT91C_PA20_CANTX	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PA20_CANTX /;"	d
AT91C_PA20_CANTX	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PA20_CANTX /;"	d
AT91C_PA20_CANTX	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PA20_CANTX /;"	d
AT91C_PA20_CANTX	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PA20_CANTX /;"	d
AT91C_PA20_CANTX	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PA20_CANTX /;"	d
AT91C_PA20_IRQ0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_PA20_IRQ0 /;"	d
AT91C_PA20_IRQ0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_PA20_IRQ0 /;"	d
AT91C_PA20_RF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_PA20_RF /;"	d
AT91C_PA20_RF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_PA20_RF /;"	d
AT91C_PA21_NPCS10	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PA21_NPCS10 /;"	d
AT91C_PA21_NPCS10	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PA21_NPCS10 /;"	d
AT91C_PA21_NPCS10	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PA21_NPCS10 /;"	d
AT91C_PA21_NPCS10	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PA21_NPCS10 /;"	d
AT91C_PA21_NPCS10	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PA21_NPCS10 /;"	d
AT91C_PA21_NPCS10	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PA21_NPCS10 /;"	d
AT91C_PA21_PCK1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_PA21_PCK1 /;"	d
AT91C_PA21_PCK1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_PA21_PCK1 /;"	d
AT91C_PA21_RXD1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_PA21_RXD1 /;"	d
AT91C_PA21_RXD1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_PA21_RXD1 /;"	d
AT91C_PA21_TF	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PA21_TF /;"	d
AT91C_PA21_TF	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PA21_TF /;"	d
AT91C_PA21_TF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PA21_TF /;"	d
AT91C_PA21_TF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PA21_TF /;"	d
AT91C_PA21_TF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PA21_TF /;"	d
AT91C_PA21_TF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PA21_TF /;"	d
AT91C_PA22_NPCS3	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_PA22_NPCS3 /;"	d
AT91C_PA22_NPCS3	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_PA22_NPCS3 /;"	d
AT91C_PA22_SPCK1	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PA22_SPCK1 /;"	d
AT91C_PA22_SPCK1	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PA22_SPCK1 /;"	d
AT91C_PA22_SPCK1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PA22_SPCK1 /;"	d
AT91C_PA22_SPCK1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PA22_SPCK1 /;"	d
AT91C_PA22_SPCK1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PA22_SPCK1 /;"	d
AT91C_PA22_SPCK1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PA22_SPCK1 /;"	d
AT91C_PA22_TK	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PA22_TK /;"	d
AT91C_PA22_TK	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PA22_TK /;"	d
AT91C_PA22_TK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PA22_TK /;"	d
AT91C_PA22_TK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PA22_TK /;"	d
AT91C_PA22_TK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PA22_TK /;"	d
AT91C_PA22_TK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PA22_TK /;"	d
AT91C_PA22_TXD1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_PA22_TXD1 /;"	d
AT91C_PA22_TXD1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_PA22_TXD1 /;"	d
AT91C_PA23_MOSI1	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PA23_MOSI1 /;"	d
AT91C_PA23_MOSI1	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PA23_MOSI1 /;"	d
AT91C_PA23_MOSI1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PA23_MOSI1 /;"	d
AT91C_PA23_MOSI1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PA23_MOSI1 /;"	d
AT91C_PA23_MOSI1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PA23_MOSI1 /;"	d
AT91C_PA23_MOSI1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PA23_MOSI1 /;"	d
AT91C_PA23_PWM0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_PA23_PWM0 /;"	d
AT91C_PA23_PWM0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_PA23_PWM0 /;"	d
AT91C_PA23_SCK1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_PA23_SCK1 /;"	d
AT91C_PA23_SCK1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_PA23_SCK1 /;"	d
AT91C_PA23_TD	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PA23_TD /;"	d
AT91C_PA23_TD	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PA23_TD /;"	d
AT91C_PA23_TD	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PA23_TD /;"	d
AT91C_PA23_TD	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PA23_TD /;"	d
AT91C_PA23_TD	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PA23_TD /;"	d
AT91C_PA23_TD	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PA23_TD /;"	d
AT91C_PA24_MISO1	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PA24_MISO1 /;"	d
AT91C_PA24_MISO1	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PA24_MISO1 /;"	d
AT91C_PA24_MISO1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PA24_MISO1 /;"	d
AT91C_PA24_MISO1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PA24_MISO1 /;"	d
AT91C_PA24_MISO1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PA24_MISO1 /;"	d
AT91C_PA24_MISO1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PA24_MISO1 /;"	d
AT91C_PA24_PWM1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_PA24_PWM1 /;"	d
AT91C_PA24_PWM1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_PA24_PWM1 /;"	d
AT91C_PA24_RD	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PA24_RD /;"	d
AT91C_PA24_RD	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PA24_RD /;"	d
AT91C_PA24_RD	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PA24_RD /;"	d
AT91C_PA24_RD	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PA24_RD /;"	d
AT91C_PA24_RD	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PA24_RD /;"	d
AT91C_PA24_RD	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PA24_RD /;"	d
AT91C_PA24_RTS1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_PA24_RTS1 /;"	d
AT91C_PA24_RTS1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_PA24_RTS1 /;"	d
AT91C_PA25_CTS1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_PA25_CTS1 /;"	d
AT91C_PA25_CTS1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_PA25_CTS1 /;"	d
AT91C_PA25_NPCS11	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PA25_NPCS11 /;"	d
AT91C_PA25_NPCS11	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PA25_NPCS11 /;"	d
AT91C_PA25_NPCS11	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PA25_NPCS11 /;"	d
AT91C_PA25_NPCS11	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PA25_NPCS11 /;"	d
AT91C_PA25_NPCS11	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PA25_NPCS11 /;"	d
AT91C_PA25_NPCS11	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PA25_NPCS11 /;"	d
AT91C_PA25_PWM2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_PA25_PWM2 /;"	d
AT91C_PA25_PWM2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_PA25_PWM2 /;"	d
AT91C_PA25_RK	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PA25_RK /;"	d
AT91C_PA25_RK	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PA25_RK /;"	d
AT91C_PA25_RK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PA25_RK /;"	d
AT91C_PA25_RK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PA25_RK /;"	d
AT91C_PA25_RK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PA25_RK /;"	d
AT91C_PA25_RK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PA25_RK /;"	d
AT91C_PA26_DCD1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_PA26_DCD1 /;"	d
AT91C_PA26_DCD1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_PA26_DCD1 /;"	d
AT91C_PA26_NPCS12	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PA26_NPCS12 /;"	d
AT91C_PA26_NPCS12	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PA26_NPCS12 /;"	d
AT91C_PA26_NPCS12	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PA26_NPCS12 /;"	d
AT91C_PA26_NPCS12	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PA26_NPCS12 /;"	d
AT91C_PA26_NPCS12	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PA26_NPCS12 /;"	d
AT91C_PA26_NPCS12	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PA26_NPCS12 /;"	d
AT91C_PA26_RF	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PA26_RF /;"	d
AT91C_PA26_RF	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PA26_RF /;"	d
AT91C_PA26_RF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PA26_RF /;"	d
AT91C_PA26_RF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PA26_RF /;"	d
AT91C_PA26_RF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PA26_RF /;"	d
AT91C_PA26_RF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PA26_RF /;"	d
AT91C_PA26_TIOA2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_PA26_TIOA2 /;"	d
AT91C_PA26_TIOA2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_PA26_TIOA2 /;"	d
AT91C_PA27_DRXD	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PA27_DRXD /;"	d
AT91C_PA27_DRXD	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PA27_DRXD /;"	d
AT91C_PA27_DRXD	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PA27_DRXD /;"	d
AT91C_PA27_DRXD	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PA27_DRXD /;"	d
AT91C_PA27_DRXD	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PA27_DRXD /;"	d
AT91C_PA27_DRXD	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PA27_DRXD /;"	d
AT91C_PA27_DTR1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_PA27_DTR1 /;"	d
AT91C_PA27_DTR1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_PA27_DTR1 /;"	d
AT91C_PA27_PCK3	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PA27_PCK3 /;"	d
AT91C_PA27_PCK3	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PA27_PCK3 /;"	d
AT91C_PA27_PCK3	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PA27_PCK3 /;"	d
AT91C_PA27_PCK3	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PA27_PCK3 /;"	d
AT91C_PA27_PCK3	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PA27_PCK3 /;"	d
AT91C_PA27_PCK3	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PA27_PCK3 /;"	d
AT91C_PA27_TIOB2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_PA27_TIOB2 /;"	d
AT91C_PA27_TIOB2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_PA27_TIOB2 /;"	d
AT91C_PA28_DSR1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_PA28_DSR1 /;"	d
AT91C_PA28_DSR1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_PA28_DSR1 /;"	d
AT91C_PA28_DTXD	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PA28_DTXD /;"	d
AT91C_PA28_DTXD	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PA28_DTXD /;"	d
AT91C_PA28_DTXD	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PA28_DTXD /;"	d
AT91C_PA28_DTXD	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PA28_DTXD /;"	d
AT91C_PA28_DTXD	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PA28_DTXD /;"	d
AT91C_PA28_DTXD	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PA28_DTXD /;"	d
AT91C_PA28_TCLK1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_PA28_TCLK1 /;"	d
AT91C_PA28_TCLK1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_PA28_TCLK1 /;"	d
AT91C_PA29_FIQ	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PA29_FIQ /;"	d
AT91C_PA29_FIQ	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PA29_FIQ /;"	d
AT91C_PA29_FIQ	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PA29_FIQ /;"	d
AT91C_PA29_FIQ	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PA29_FIQ /;"	d
AT91C_PA29_FIQ	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PA29_FIQ /;"	d
AT91C_PA29_FIQ	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PA29_FIQ /;"	d
AT91C_PA29_NPCS13	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PA29_NPCS13 /;"	d
AT91C_PA29_NPCS13	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PA29_NPCS13 /;"	d
AT91C_PA29_NPCS13	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PA29_NPCS13 /;"	d
AT91C_PA29_NPCS13	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PA29_NPCS13 /;"	d
AT91C_PA29_NPCS13	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PA29_NPCS13 /;"	d
AT91C_PA29_NPCS13	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PA29_NPCS13 /;"	d
AT91C_PA29_RI1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_PA29_RI1 /;"	d
AT91C_PA29_RI1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_PA29_RI1 /;"	d
AT91C_PA29_TCLK2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_PA29_TCLK2 /;"	d
AT91C_PA29_TCLK2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_PA29_TCLK2 /;"	d
AT91C_PA2_NPCS11	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PA2_NPCS11 /;"	d
AT91C_PA2_NPCS11	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PA2_NPCS11 /;"	d
AT91C_PA2_NPCS11	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PA2_NPCS11 /;"	d
AT91C_PA2_NPCS11	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PA2_NPCS11 /;"	d
AT91C_PA2_NPCS11	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PA2_NPCS11 /;"	d
AT91C_PA2_NPCS11	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PA2_NPCS11 /;"	d
AT91C_PA2_PWM2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_PA2_PWM2 /;"	d
AT91C_PA2_PWM2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_PA2_PWM2 /;"	d
AT91C_PA2_SCK0	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PA2_SCK0 /;"	d
AT91C_PA2_SCK0	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PA2_SCK0 /;"	d
AT91C_PA2_SCK0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_PA2_SCK0 /;"	d
AT91C_PA2_SCK0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_PA2_SCK0 /;"	d
AT91C_PA2_SCK0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PA2_SCK0 /;"	d
AT91C_PA2_SCK0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PA2_SCK0 /;"	d
AT91C_PA2_SCK0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PA2_SCK0 /;"	d
AT91C_PA2_SCK0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PA2_SCK0 /;"	d
AT91C_PA30_IRQ0	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PA30_IRQ0 /;"	d
AT91C_PA30_IRQ0	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PA30_IRQ0 /;"	d
AT91C_PA30_IRQ0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PA30_IRQ0 /;"	d
AT91C_PA30_IRQ0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PA30_IRQ0 /;"	d
AT91C_PA30_IRQ0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PA30_IRQ0 /;"	d
AT91C_PA30_IRQ0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PA30_IRQ0 /;"	d
AT91C_PA30_IRQ1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_PA30_IRQ1 /;"	d
AT91C_PA30_IRQ1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_PA30_IRQ1 /;"	d
AT91C_PA30_NPCS2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_PA30_NPCS2 /;"	d
AT91C_PA30_NPCS2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_PA30_NPCS2 /;"	d
AT91C_PA30_PCK2	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PA30_PCK2 /;"	d
AT91C_PA30_PCK2	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PA30_PCK2 /;"	d
AT91C_PA30_PCK2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PA30_PCK2 /;"	d
AT91C_PA30_PCK2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PA30_PCK2 /;"	d
AT91C_PA30_PCK2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PA30_PCK2 /;"	d
AT91C_PA30_PCK2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PA30_PCK2 /;"	d
AT91C_PA31_NPCS1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_PA31_NPCS1 /;"	d
AT91C_PA31_NPCS1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_PA31_NPCS1 /;"	d
AT91C_PA31_PCK2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_PA31_PCK2 /;"	d
AT91C_PA31_PCK2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_PA31_PCK2 /;"	d
AT91C_PA3_NPCS12	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PA3_NPCS12 /;"	d
AT91C_PA3_NPCS12	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PA3_NPCS12 /;"	d
AT91C_PA3_NPCS12	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PA3_NPCS12 /;"	d
AT91C_PA3_NPCS12	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PA3_NPCS12 /;"	d
AT91C_PA3_NPCS12	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PA3_NPCS12 /;"	d
AT91C_PA3_NPCS12	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PA3_NPCS12 /;"	d
AT91C_PA3_NPCS3	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_PA3_NPCS3 /;"	d
AT91C_PA3_NPCS3	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_PA3_NPCS3 /;"	d
AT91C_PA3_RTS0	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PA3_RTS0 /;"	d
AT91C_PA3_RTS0	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PA3_RTS0 /;"	d
AT91C_PA3_RTS0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PA3_RTS0 /;"	d
AT91C_PA3_RTS0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PA3_RTS0 /;"	d
AT91C_PA3_RTS0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PA3_RTS0 /;"	d
AT91C_PA3_RTS0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PA3_RTS0 /;"	d
AT91C_PA3_TWD	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_PA3_TWD /;"	d
AT91C_PA3_TWD	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_PA3_TWD /;"	d
AT91C_PA4_CTS0	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PA4_CTS0 /;"	d
AT91C_PA4_CTS0	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PA4_CTS0 /;"	d
AT91C_PA4_CTS0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PA4_CTS0 /;"	d
AT91C_PA4_CTS0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PA4_CTS0 /;"	d
AT91C_PA4_CTS0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PA4_CTS0 /;"	d
AT91C_PA4_CTS0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PA4_CTS0 /;"	d
AT91C_PA4_NPCS13	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PA4_NPCS13 /;"	d
AT91C_PA4_NPCS13	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PA4_NPCS13 /;"	d
AT91C_PA4_NPCS13	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PA4_NPCS13 /;"	d
AT91C_PA4_NPCS13	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PA4_NPCS13 /;"	d
AT91C_PA4_NPCS13	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PA4_NPCS13 /;"	d
AT91C_PA4_NPCS13	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PA4_NPCS13 /;"	d
AT91C_PA4_TCLK0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_PA4_TCLK0 /;"	d
AT91C_PA4_TCLK0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_PA4_TCLK0 /;"	d
AT91C_PA4_TWCK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_PA4_TWCK /;"	d
AT91C_PA4_TWCK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_PA4_TWCK /;"	d
AT91C_PA5_NPCS3	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_PA5_NPCS3 /;"	d
AT91C_PA5_NPCS3	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_PA5_NPCS3 /;"	d
AT91C_PA5_RXD0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_PA5_RXD0 /;"	d
AT91C_PA5_RXD0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_PA5_RXD0 /;"	d
AT91C_PA5_RXD1	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PA5_RXD1 /;"	d
AT91C_PA5_RXD1	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PA5_RXD1 /;"	d
AT91C_PA5_RXD1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PA5_RXD1 /;"	d
AT91C_PA5_RXD1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PA5_RXD1 /;"	d
AT91C_PA5_RXD1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PA5_RXD1 /;"	d
AT91C_PA5_RXD1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PA5_RXD1 /;"	d
AT91C_PA6_PCK0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_PA6_PCK0 /;"	d
AT91C_PA6_PCK0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_PA6_PCK0 /;"	d
AT91C_PA6_TXD0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_PA6_TXD0 /;"	d
AT91C_PA6_TXD0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_PA6_TXD0 /;"	d
AT91C_PA6_TXD1	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PA6_TXD1 /;"	d
AT91C_PA6_TXD1	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PA6_TXD1 /;"	d
AT91C_PA6_TXD1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PA6_TXD1 /;"	d
AT91C_PA6_TXD1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PA6_TXD1 /;"	d
AT91C_PA6_TXD1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PA6_TXD1 /;"	d
AT91C_PA6_TXD1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PA6_TXD1 /;"	d
AT91C_PA7_NPCS01	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PA7_NPCS01 /;"	d
AT91C_PA7_NPCS01	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PA7_NPCS01 /;"	d
AT91C_PA7_NPCS01	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PA7_NPCS01 /;"	d
AT91C_PA7_NPCS01	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PA7_NPCS01 /;"	d
AT91C_PA7_NPCS01	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PA7_NPCS01 /;"	d
AT91C_PA7_NPCS01	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PA7_NPCS01 /;"	d
AT91C_PA7_PWM3	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_PA7_PWM3 /;"	d
AT91C_PA7_PWM3	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_PA7_PWM3 /;"	d
AT91C_PA7_RTS0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_PA7_RTS0 /;"	d
AT91C_PA7_RTS0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_PA7_RTS0 /;"	d
AT91C_PA7_SCK1	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PA7_SCK1 /;"	d
AT91C_PA7_SCK1	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PA7_SCK1 /;"	d
AT91C_PA7_SCK1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PA7_SCK1 /;"	d
AT91C_PA7_SCK1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PA7_SCK1 /;"	d
AT91C_PA7_SCK1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PA7_SCK1 /;"	d
AT91C_PA7_SCK1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PA7_SCK1 /;"	d
AT91C_PA8_ADTRG	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_PA8_ADTRG /;"	d
AT91C_PA8_ADTRG	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_PA8_ADTRG /;"	d
AT91C_PA8_CTS0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_PA8_CTS0 /;"	d
AT91C_PA8_CTS0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_PA8_CTS0 /;"	d
AT91C_PA8_NPCS02	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PA8_NPCS02 /;"	d
AT91C_PA8_NPCS02	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PA8_NPCS02 /;"	d
AT91C_PA8_NPCS02	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PA8_NPCS02 /;"	d
AT91C_PA8_NPCS02	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PA8_NPCS02 /;"	d
AT91C_PA8_NPCS02	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PA8_NPCS02 /;"	d
AT91C_PA8_NPCS02	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PA8_NPCS02 /;"	d
AT91C_PA8_RTS1	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PA8_RTS1 /;"	d
AT91C_PA8_RTS1	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PA8_RTS1 /;"	d
AT91C_PA8_RTS1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PA8_RTS1 /;"	d
AT91C_PA8_RTS1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PA8_RTS1 /;"	d
AT91C_PA8_RTS1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PA8_RTS1 /;"	d
AT91C_PA8_RTS1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PA8_RTS1 /;"	d
AT91C_PA9_CTS1	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PA9_CTS1 /;"	d
AT91C_PA9_CTS1	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PA9_CTS1 /;"	d
AT91C_PA9_CTS1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PA9_CTS1 /;"	d
AT91C_PA9_CTS1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PA9_CTS1 /;"	d
AT91C_PA9_CTS1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PA9_CTS1 /;"	d
AT91C_PA9_CTS1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PA9_CTS1 /;"	d
AT91C_PA9_DRXD	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_PA9_DRXD /;"	d
AT91C_PA9_DRXD	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_PA9_DRXD /;"	d
AT91C_PA9_NPCS03	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PA9_NPCS03 /;"	d
AT91C_PA9_NPCS03	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PA9_NPCS03 /;"	d
AT91C_PA9_NPCS03	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PA9_NPCS03 /;"	d
AT91C_PA9_NPCS03	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PA9_NPCS03 /;"	d
AT91C_PA9_NPCS03	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PA9_NPCS03 /;"	d
AT91C_PA9_NPCS03	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PA9_NPCS03 /;"	d
AT91C_PA9_NPCS1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_PA9_NPCS1 /;"	d
AT91C_PA9_NPCS1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_PA9_NPCS1 /;"	d
AT91C_PB0_ETXCK_EREFCK	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PB0_ETXCK_EREFCK /;"	d
AT91C_PB0_ETXCK_EREFCK	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PB0_ETXCK_EREFCK /;"	d
AT91C_PB0_ETXCK_EREFCK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PB0_ETXCK_EREFCK /;"	d
AT91C_PB0_ETXCK_EREFCK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PB0_ETXCK_EREFCK /;"	d
AT91C_PB0_ETXCK_EREFCK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PB0_ETXCK_EREFCK /;"	d
AT91C_PB0_ETXCK_EREFCK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PB0_ETXCK_EREFCK /;"	d
AT91C_PB0_PCK0	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PB0_PCK0 /;"	d
AT91C_PB0_PCK0	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PB0_PCK0 /;"	d
AT91C_PB0_PCK0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PB0_PCK0 /;"	d
AT91C_PB0_PCK0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PB0_PCK0 /;"	d
AT91C_PB0_PCK0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PB0_PCK0 /;"	d
AT91C_PB0_PCK0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PB0_PCK0 /;"	d
AT91C_PB10_ETX2	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PB10_ETX2 /;"	d
AT91C_PB10_ETX2	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PB10_ETX2 /;"	d
AT91C_PB10_ETX2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PB10_ETX2 /;"	d
AT91C_PB10_ETX2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PB10_ETX2 /;"	d
AT91C_PB10_ETX2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PB10_ETX2 /;"	d
AT91C_PB10_ETX2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PB10_ETX2 /;"	d
AT91C_PB10_NPCS11	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PB10_NPCS11 /;"	d
AT91C_PB10_NPCS11	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PB10_NPCS11 /;"	d
AT91C_PB10_NPCS11	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PB10_NPCS11 /;"	d
AT91C_PB10_NPCS11	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PB10_NPCS11 /;"	d
AT91C_PB10_NPCS11	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PB10_NPCS11 /;"	d
AT91C_PB10_NPCS11	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PB10_NPCS11 /;"	d
AT91C_PB11_ETX3	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PB11_ETX3 /;"	d
AT91C_PB11_ETX3	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PB11_ETX3 /;"	d
AT91C_PB11_ETX3	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PB11_ETX3 /;"	d
AT91C_PB11_ETX3	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PB11_ETX3 /;"	d
AT91C_PB11_ETX3	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PB11_ETX3 /;"	d
AT91C_PB11_ETX3	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PB11_ETX3 /;"	d
AT91C_PB11_NPCS12	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PB11_NPCS12 /;"	d
AT91C_PB11_NPCS12	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PB11_NPCS12 /;"	d
AT91C_PB11_NPCS12	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PB11_NPCS12 /;"	d
AT91C_PB11_NPCS12	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PB11_NPCS12 /;"	d
AT91C_PB11_NPCS12	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PB11_NPCS12 /;"	d
AT91C_PB11_NPCS12	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PB11_NPCS12 /;"	d
AT91C_PB12_ETXER	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PB12_ETXER /;"	d
AT91C_PB12_ETXER	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PB12_ETXER /;"	d
AT91C_PB12_ETXER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PB12_ETXER /;"	d
AT91C_PB12_ETXER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PB12_ETXER /;"	d
AT91C_PB12_ETXER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PB12_ETXER /;"	d
AT91C_PB12_ETXER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PB12_ETXER /;"	d
AT91C_PB12_TCLK0	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PB12_TCLK0 /;"	d
AT91C_PB12_TCLK0	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PB12_TCLK0 /;"	d
AT91C_PB12_TCLK0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PB12_TCLK0 /;"	d
AT91C_PB12_TCLK0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PB12_TCLK0 /;"	d
AT91C_PB12_TCLK0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PB12_TCLK0 /;"	d
AT91C_PB12_TCLK0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PB12_TCLK0 /;"	d
AT91C_PB13_ERX2	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PB13_ERX2 /;"	d
AT91C_PB13_ERX2	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PB13_ERX2 /;"	d
AT91C_PB13_ERX2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PB13_ERX2 /;"	d
AT91C_PB13_ERX2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PB13_ERX2 /;"	d
AT91C_PB13_ERX2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PB13_ERX2 /;"	d
AT91C_PB13_ERX2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PB13_ERX2 /;"	d
AT91C_PB13_NPCS01	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PB13_NPCS01 /;"	d
AT91C_PB13_NPCS01	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PB13_NPCS01 /;"	d
AT91C_PB13_NPCS01	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PB13_NPCS01 /;"	d
AT91C_PB13_NPCS01	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PB13_NPCS01 /;"	d
AT91C_PB13_NPCS01	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PB13_NPCS01 /;"	d
AT91C_PB13_NPCS01	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PB13_NPCS01 /;"	d
AT91C_PB14_ERX3	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PB14_ERX3 /;"	d
AT91C_PB14_ERX3	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PB14_ERX3 /;"	d
AT91C_PB14_ERX3	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PB14_ERX3 /;"	d
AT91C_PB14_ERX3	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PB14_ERX3 /;"	d
AT91C_PB14_ERX3	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PB14_ERX3 /;"	d
AT91C_PB14_ERX3	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PB14_ERX3 /;"	d
AT91C_PB14_NPCS02	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PB14_NPCS02 /;"	d
AT91C_PB14_NPCS02	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PB14_NPCS02 /;"	d
AT91C_PB14_NPCS02	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PB14_NPCS02 /;"	d
AT91C_PB14_NPCS02	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PB14_NPCS02 /;"	d
AT91C_PB14_NPCS02	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PB14_NPCS02 /;"	d
AT91C_PB14_NPCS02	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PB14_NPCS02 /;"	d
AT91C_PB15_ERXDV	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PB15_ERXDV /;"	d
AT91C_PB15_ERXDV	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PB15_ERXDV /;"	d
AT91C_PB15_ERXDV	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PB15_ERXDV /;"	d
AT91C_PB15_ERXDV	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PB15_ERXDV /;"	d
AT91C_PB15_ERXDV	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PB15_ERXDV /;"	d
AT91C_PB15_ERXDV	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PB15_ERXDV /;"	d
AT91C_PB16_ECOL	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PB16_ECOL /;"	d
AT91C_PB16_ECOL	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PB16_ECOL /;"	d
AT91C_PB16_ECOL	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PB16_ECOL /;"	d
AT91C_PB16_ECOL	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PB16_ECOL /;"	d
AT91C_PB16_ECOL	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PB16_ECOL /;"	d
AT91C_PB16_ECOL	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PB16_ECOL /;"	d
AT91C_PB16_NPCS13	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PB16_NPCS13 /;"	d
AT91C_PB16_NPCS13	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PB16_NPCS13 /;"	d
AT91C_PB16_NPCS13	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PB16_NPCS13 /;"	d
AT91C_PB16_NPCS13	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PB16_NPCS13 /;"	d
AT91C_PB16_NPCS13	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PB16_NPCS13 /;"	d
AT91C_PB16_NPCS13	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PB16_NPCS13 /;"	d
AT91C_PB17_ERXCK	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PB17_ERXCK /;"	d
AT91C_PB17_ERXCK	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PB17_ERXCK /;"	d
AT91C_PB17_ERXCK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PB17_ERXCK /;"	d
AT91C_PB17_ERXCK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PB17_ERXCK /;"	d
AT91C_PB17_ERXCK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PB17_ERXCK /;"	d
AT91C_PB17_ERXCK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PB17_ERXCK /;"	d
AT91C_PB17_NPCS03	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PB17_NPCS03 /;"	d
AT91C_PB17_NPCS03	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PB17_NPCS03 /;"	d
AT91C_PB17_NPCS03	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PB17_NPCS03 /;"	d
AT91C_PB17_NPCS03	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PB17_NPCS03 /;"	d
AT91C_PB17_NPCS03	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PB17_NPCS03 /;"	d
AT91C_PB17_NPCS03	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PB17_NPCS03 /;"	d
AT91C_PB18_ADTRG	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PB18_ADTRG /;"	d
AT91C_PB18_ADTRG	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PB18_ADTRG /;"	d
AT91C_PB18_ADTRG	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PB18_ADTRG /;"	d
AT91C_PB18_ADTRG	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PB18_ADTRG /;"	d
AT91C_PB18_ADTRG	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PB18_ADTRG /;"	d
AT91C_PB18_ADTRG	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PB18_ADTRG /;"	d
AT91C_PB18_EF100	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PB18_EF100 /;"	d
AT91C_PB18_EF100	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PB18_EF100 /;"	d
AT91C_PB18_EF100	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PB18_EF100 /;"	d
AT91C_PB18_EF100	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PB18_EF100 /;"	d
AT91C_PB18_EF100	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PB18_EF100 /;"	d
AT91C_PB18_EF100	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PB18_EF100 /;"	d
AT91C_PB19_PWM0	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PB19_PWM0 /;"	d
AT91C_PB19_PWM0	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PB19_PWM0 /;"	d
AT91C_PB19_PWM0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PB19_PWM0 /;"	d
AT91C_PB19_PWM0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PB19_PWM0 /;"	d
AT91C_PB19_PWM0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PB19_PWM0 /;"	d
AT91C_PB19_PWM0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PB19_PWM0 /;"	d
AT91C_PB19_TCLK1	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PB19_TCLK1 /;"	d
AT91C_PB19_TCLK1	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PB19_TCLK1 /;"	d
AT91C_PB19_TCLK1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PB19_TCLK1 /;"	d
AT91C_PB19_TCLK1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PB19_TCLK1 /;"	d
AT91C_PB19_TCLK1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PB19_TCLK1 /;"	d
AT91C_PB19_TCLK1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PB19_TCLK1 /;"	d
AT91C_PB1_ETXEN	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PB1_ETXEN /;"	d
AT91C_PB1_ETXEN	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PB1_ETXEN /;"	d
AT91C_PB1_ETXEN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PB1_ETXEN /;"	d
AT91C_PB1_ETXEN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PB1_ETXEN /;"	d
AT91C_PB1_ETXEN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PB1_ETXEN /;"	d
AT91C_PB1_ETXEN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PB1_ETXEN /;"	d
AT91C_PB20_PCK0	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PB20_PCK0 /;"	d
AT91C_PB20_PCK0	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PB20_PCK0 /;"	d
AT91C_PB20_PCK0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PB20_PCK0 /;"	d
AT91C_PB20_PCK0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PB20_PCK0 /;"	d
AT91C_PB20_PCK0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PB20_PCK0 /;"	d
AT91C_PB20_PCK0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PB20_PCK0 /;"	d
AT91C_PB20_PWM1	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PB20_PWM1 /;"	d
AT91C_PB20_PWM1	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PB20_PWM1 /;"	d
AT91C_PB20_PWM1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PB20_PWM1 /;"	d
AT91C_PB20_PWM1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PB20_PWM1 /;"	d
AT91C_PB20_PWM1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PB20_PWM1 /;"	d
AT91C_PB20_PWM1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PB20_PWM1 /;"	d
AT91C_PB21_PCK1	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PB21_PCK1 /;"	d
AT91C_PB21_PCK1	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PB21_PCK1 /;"	d
AT91C_PB21_PCK1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PB21_PCK1 /;"	d
AT91C_PB21_PCK1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PB21_PCK1 /;"	d
AT91C_PB21_PCK1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PB21_PCK1 /;"	d
AT91C_PB21_PCK1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PB21_PCK1 /;"	d
AT91C_PB21_PWM2	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PB21_PWM2 /;"	d
AT91C_PB21_PWM2	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PB21_PWM2 /;"	d
AT91C_PB21_PWM2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PB21_PWM2 /;"	d
AT91C_PB21_PWM2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PB21_PWM2 /;"	d
AT91C_PB21_PWM2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PB21_PWM2 /;"	d
AT91C_PB21_PWM2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PB21_PWM2 /;"	d
AT91C_PB22_PCK2	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PB22_PCK2 /;"	d
AT91C_PB22_PCK2	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PB22_PCK2 /;"	d
AT91C_PB22_PCK2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PB22_PCK2 /;"	d
AT91C_PB22_PCK2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PB22_PCK2 /;"	d
AT91C_PB22_PCK2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PB22_PCK2 /;"	d
AT91C_PB22_PCK2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PB22_PCK2 /;"	d
AT91C_PB22_PWM3	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PB22_PWM3 /;"	d
AT91C_PB22_PWM3	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PB22_PWM3 /;"	d
AT91C_PB22_PWM3	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PB22_PWM3 /;"	d
AT91C_PB22_PWM3	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PB22_PWM3 /;"	d
AT91C_PB22_PWM3	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PB22_PWM3 /;"	d
AT91C_PB22_PWM3	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PB22_PWM3 /;"	d
AT91C_PB23_DCD1	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PB23_DCD1 /;"	d
AT91C_PB23_DCD1	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PB23_DCD1 /;"	d
AT91C_PB23_DCD1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PB23_DCD1 /;"	d
AT91C_PB23_DCD1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PB23_DCD1 /;"	d
AT91C_PB23_DCD1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PB23_DCD1 /;"	d
AT91C_PB23_DCD1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PB23_DCD1 /;"	d
AT91C_PB23_TIOA0	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PB23_TIOA0 /;"	d
AT91C_PB23_TIOA0	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PB23_TIOA0 /;"	d
AT91C_PB23_TIOA0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PB23_TIOA0 /;"	d
AT91C_PB23_TIOA0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PB23_TIOA0 /;"	d
AT91C_PB23_TIOA0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PB23_TIOA0 /;"	d
AT91C_PB23_TIOA0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PB23_TIOA0 /;"	d
AT91C_PB24_DSR1	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PB24_DSR1 /;"	d
AT91C_PB24_DSR1	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PB24_DSR1 /;"	d
AT91C_PB24_DSR1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PB24_DSR1 /;"	d
AT91C_PB24_DSR1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PB24_DSR1 /;"	d
AT91C_PB24_DSR1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PB24_DSR1 /;"	d
AT91C_PB24_DSR1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PB24_DSR1 /;"	d
AT91C_PB24_TIOB0	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PB24_TIOB0 /;"	d
AT91C_PB24_TIOB0	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PB24_TIOB0 /;"	d
AT91C_PB24_TIOB0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PB24_TIOB0 /;"	d
AT91C_PB24_TIOB0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PB24_TIOB0 /;"	d
AT91C_PB24_TIOB0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PB24_TIOB0 /;"	d
AT91C_PB24_TIOB0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PB24_TIOB0 /;"	d
AT91C_PB25_DTR1	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PB25_DTR1 /;"	d
AT91C_PB25_DTR1	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PB25_DTR1 /;"	d
AT91C_PB25_DTR1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PB25_DTR1 /;"	d
AT91C_PB25_DTR1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PB25_DTR1 /;"	d
AT91C_PB25_DTR1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PB25_DTR1 /;"	d
AT91C_PB25_DTR1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PB25_DTR1 /;"	d
AT91C_PB25_TIOA1	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PB25_TIOA1 /;"	d
AT91C_PB25_TIOA1	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PB25_TIOA1 /;"	d
AT91C_PB25_TIOA1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PB25_TIOA1 /;"	d
AT91C_PB25_TIOA1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PB25_TIOA1 /;"	d
AT91C_PB25_TIOA1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PB25_TIOA1 /;"	d
AT91C_PB25_TIOA1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PB25_TIOA1 /;"	d
AT91C_PB26_RI1	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PB26_RI1 /;"	d
AT91C_PB26_RI1	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PB26_RI1 /;"	d
AT91C_PB26_RI1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PB26_RI1 /;"	d
AT91C_PB26_RI1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PB26_RI1 /;"	d
AT91C_PB26_RI1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PB26_RI1 /;"	d
AT91C_PB26_RI1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PB26_RI1 /;"	d
AT91C_PB26_TIOB1	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PB26_TIOB1 /;"	d
AT91C_PB26_TIOB1	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PB26_TIOB1 /;"	d
AT91C_PB26_TIOB1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PB26_TIOB1 /;"	d
AT91C_PB26_TIOB1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PB26_TIOB1 /;"	d
AT91C_PB26_TIOB1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PB26_TIOB1 /;"	d
AT91C_PB26_TIOB1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PB26_TIOB1 /;"	d
AT91C_PB27_PWM0	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PB27_PWM0 /;"	d
AT91C_PB27_PWM0	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PB27_PWM0 /;"	d
AT91C_PB27_PWM0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PB27_PWM0 /;"	d
AT91C_PB27_PWM0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PB27_PWM0 /;"	d
AT91C_PB27_PWM0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PB27_PWM0 /;"	d
AT91C_PB27_PWM0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PB27_PWM0 /;"	d
AT91C_PB27_TIOA2	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PB27_TIOA2 /;"	d
AT91C_PB27_TIOA2	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PB27_TIOA2 /;"	d
AT91C_PB27_TIOA2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PB27_TIOA2 /;"	d
AT91C_PB27_TIOA2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PB27_TIOA2 /;"	d
AT91C_PB27_TIOA2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PB27_TIOA2 /;"	d
AT91C_PB27_TIOA2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PB27_TIOA2 /;"	d
AT91C_PB28_PWM1	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PB28_PWM1 /;"	d
AT91C_PB28_PWM1	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PB28_PWM1 /;"	d
AT91C_PB28_PWM1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PB28_PWM1 /;"	d
AT91C_PB28_PWM1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PB28_PWM1 /;"	d
AT91C_PB28_PWM1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PB28_PWM1 /;"	d
AT91C_PB28_PWM1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PB28_PWM1 /;"	d
AT91C_PB28_TIOB2	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PB28_TIOB2 /;"	d
AT91C_PB28_TIOB2	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PB28_TIOB2 /;"	d
AT91C_PB28_TIOB2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PB28_TIOB2 /;"	d
AT91C_PB28_TIOB2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PB28_TIOB2 /;"	d
AT91C_PB28_TIOB2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PB28_TIOB2 /;"	d
AT91C_PB28_TIOB2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PB28_TIOB2 /;"	d
AT91C_PB29_PCK1	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PB29_PCK1 /;"	d
AT91C_PB29_PCK1	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PB29_PCK1 /;"	d
AT91C_PB29_PCK1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PB29_PCK1 /;"	d
AT91C_PB29_PCK1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PB29_PCK1 /;"	d
AT91C_PB29_PCK1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PB29_PCK1 /;"	d
AT91C_PB29_PCK1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PB29_PCK1 /;"	d
AT91C_PB29_PWM2	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PB29_PWM2 /;"	d
AT91C_PB29_PWM2	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PB29_PWM2 /;"	d
AT91C_PB29_PWM2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PB29_PWM2 /;"	d
AT91C_PB29_PWM2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PB29_PWM2 /;"	d
AT91C_PB29_PWM2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PB29_PWM2 /;"	d
AT91C_PB29_PWM2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PB29_PWM2 /;"	d
AT91C_PB2_ETX0	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PB2_ETX0 /;"	d
AT91C_PB2_ETX0	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PB2_ETX0 /;"	d
AT91C_PB2_ETX0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PB2_ETX0 /;"	d
AT91C_PB2_ETX0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PB2_ETX0 /;"	d
AT91C_PB2_ETX0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PB2_ETX0 /;"	d
AT91C_PB2_ETX0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PB2_ETX0 /;"	d
AT91C_PB30_PCK2	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PB30_PCK2 /;"	d
AT91C_PB30_PCK2	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PB30_PCK2 /;"	d
AT91C_PB30_PCK2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PB30_PCK2 /;"	d
AT91C_PB30_PCK2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PB30_PCK2 /;"	d
AT91C_PB30_PCK2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PB30_PCK2 /;"	d
AT91C_PB30_PCK2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PB30_PCK2 /;"	d
AT91C_PB30_PWM3	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PB30_PWM3 /;"	d
AT91C_PB30_PWM3	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PB30_PWM3 /;"	d
AT91C_PB30_PWM3	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PB30_PWM3 /;"	d
AT91C_PB30_PWM3	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PB30_PWM3 /;"	d
AT91C_PB30_PWM3	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PB30_PWM3 /;"	d
AT91C_PB30_PWM3	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PB30_PWM3 /;"	d
AT91C_PB3_ETX1	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PB3_ETX1 /;"	d
AT91C_PB3_ETX1	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PB3_ETX1 /;"	d
AT91C_PB3_ETX1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PB3_ETX1 /;"	d
AT91C_PB3_ETX1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PB3_ETX1 /;"	d
AT91C_PB3_ETX1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PB3_ETX1 /;"	d
AT91C_PB3_ETX1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PB3_ETX1 /;"	d
AT91C_PB4_ECRS_ECRSDV	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PB4_ECRS_ECRSDV /;"	d
AT91C_PB4_ECRS_ECRSDV	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PB4_ECRS_ECRSDV /;"	d
AT91C_PB4_ECRS_ECRSDV	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PB4_ECRS_ECRSDV /;"	d
AT91C_PB4_ECRS_ECRSDV	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PB4_ECRS_ECRSDV /;"	d
AT91C_PB4_ECRS_ECRSDV	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PB4_ECRS_ECRSDV /;"	d
AT91C_PB4_ECRS_ECRSDV	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PB4_ECRS_ECRSDV /;"	d
AT91C_PB5_ERX0	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PB5_ERX0 /;"	d
AT91C_PB5_ERX0	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PB5_ERX0 /;"	d
AT91C_PB5_ERX0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PB5_ERX0 /;"	d
AT91C_PB5_ERX0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PB5_ERX0 /;"	d
AT91C_PB5_ERX0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PB5_ERX0 /;"	d
AT91C_PB5_ERX0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PB5_ERX0 /;"	d
AT91C_PB6_ERX1	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PB6_ERX1 /;"	d
AT91C_PB6_ERX1	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PB6_ERX1 /;"	d
AT91C_PB6_ERX1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PB6_ERX1 /;"	d
AT91C_PB6_ERX1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PB6_ERX1 /;"	d
AT91C_PB6_ERX1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PB6_ERX1 /;"	d
AT91C_PB6_ERX1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PB6_ERX1 /;"	d
AT91C_PB7_ERXER	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PB7_ERXER /;"	d
AT91C_PB7_ERXER	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PB7_ERXER /;"	d
AT91C_PB7_ERXER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PB7_ERXER /;"	d
AT91C_PB7_ERXER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PB7_ERXER /;"	d
AT91C_PB7_ERXER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PB7_ERXER /;"	d
AT91C_PB7_ERXER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PB7_ERXER /;"	d
AT91C_PB8_EMDC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PB8_EMDC /;"	d
AT91C_PB8_EMDC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PB8_EMDC /;"	d
AT91C_PB8_EMDC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PB8_EMDC /;"	d
AT91C_PB8_EMDC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PB8_EMDC /;"	d
AT91C_PB8_EMDC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PB8_EMDC /;"	d
AT91C_PB8_EMDC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PB8_EMDC /;"	d
AT91C_PB9_EMDIO	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PB9_EMDIO /;"	d
AT91C_PB9_EMDIO	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PB9_EMDIO /;"	d
AT91C_PB9_EMDIO	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PB9_EMDIO /;"	d
AT91C_PB9_EMDIO	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PB9_EMDIO /;"	d
AT91C_PB9_EMDIO	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PB9_EMDIO /;"	d
AT91C_PB9_EMDIO	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PB9_EMDIO /;"	d
AT91C_PDC_RXTDIS	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PDC_RXTDIS /;"	d
AT91C_PDC_RXTDIS	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PDC_RXTDIS /;"	d
AT91C_PDC_RXTDIS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_PDC_RXTDIS /;"	d
AT91C_PDC_RXTDIS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_PDC_RXTDIS /;"	d
AT91C_PDC_RXTDIS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PDC_RXTDIS /;"	d
AT91C_PDC_RXTDIS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PDC_RXTDIS /;"	d
AT91C_PDC_RXTDIS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PDC_RXTDIS /;"	d
AT91C_PDC_RXTDIS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PDC_RXTDIS /;"	d
AT91C_PDC_RXTEN	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PDC_RXTEN /;"	d
AT91C_PDC_RXTEN	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PDC_RXTEN /;"	d
AT91C_PDC_RXTEN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_PDC_RXTEN /;"	d
AT91C_PDC_RXTEN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_PDC_RXTEN /;"	d
AT91C_PDC_RXTEN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PDC_RXTEN /;"	d
AT91C_PDC_RXTEN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PDC_RXTEN /;"	d
AT91C_PDC_RXTEN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PDC_RXTEN /;"	d
AT91C_PDC_RXTEN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PDC_RXTEN /;"	d
AT91C_PDC_TXTDIS	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PDC_TXTDIS /;"	d
AT91C_PDC_TXTDIS	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PDC_TXTDIS /;"	d
AT91C_PDC_TXTDIS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_PDC_TXTDIS /;"	d
AT91C_PDC_TXTDIS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_PDC_TXTDIS /;"	d
AT91C_PDC_TXTDIS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PDC_TXTDIS /;"	d
AT91C_PDC_TXTDIS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PDC_TXTDIS /;"	d
AT91C_PDC_TXTDIS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PDC_TXTDIS /;"	d
AT91C_PDC_TXTDIS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PDC_TXTDIS /;"	d
AT91C_PDC_TXTEN	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PDC_TXTEN /;"	d
AT91C_PDC_TXTEN	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PDC_TXTEN /;"	d
AT91C_PDC_TXTEN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_PDC_TXTEN /;"	d
AT91C_PDC_TXTEN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_PDC_TXTEN /;"	d
AT91C_PDC_TXTEN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PDC_TXTEN /;"	d
AT91C_PDC_TXTEN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PDC_TXTEN /;"	d
AT91C_PDC_TXTEN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PDC_TXTEN /;"	d
AT91C_PDC_TXTEN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PDC_TXTEN /;"	d
AT91C_PIOA_ABSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PIOA_ABSR /;"	d
AT91C_PIOA_ABSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PIOA_ABSR /;"	d
AT91C_PIOA_ABSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_PIOA_ABSR /;"	d
AT91C_PIOA_ABSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_PIOA_ABSR /;"	d
AT91C_PIOA_ABSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PIOA_ABSR /;"	d
AT91C_PIOA_ABSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PIOA_ABSR /;"	d
AT91C_PIOA_ABSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PIOA_ABSR /;"	d
AT91C_PIOA_ABSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PIOA_ABSR /;"	d
AT91C_PIOA_ASR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PIOA_ASR /;"	d
AT91C_PIOA_ASR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PIOA_ASR /;"	d
AT91C_PIOA_ASR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_PIOA_ASR /;"	d
AT91C_PIOA_ASR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_PIOA_ASR /;"	d
AT91C_PIOA_ASR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PIOA_ASR /;"	d
AT91C_PIOA_ASR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PIOA_ASR /;"	d
AT91C_PIOA_ASR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PIOA_ASR /;"	d
AT91C_PIOA_ASR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PIOA_ASR /;"	d
AT91C_PIOA_BSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PIOA_BSR /;"	d
AT91C_PIOA_BSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PIOA_BSR /;"	d
AT91C_PIOA_BSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_PIOA_BSR /;"	d
AT91C_PIOA_BSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_PIOA_BSR /;"	d
AT91C_PIOA_BSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PIOA_BSR /;"	d
AT91C_PIOA_BSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PIOA_BSR /;"	d
AT91C_PIOA_BSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PIOA_BSR /;"	d
AT91C_PIOA_BSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PIOA_BSR /;"	d
AT91C_PIOA_CODR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PIOA_CODR /;"	d
AT91C_PIOA_CODR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PIOA_CODR /;"	d
AT91C_PIOA_CODR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_PIOA_CODR /;"	d
AT91C_PIOA_CODR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_PIOA_CODR /;"	d
AT91C_PIOA_CODR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PIOA_CODR /;"	d
AT91C_PIOA_CODR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PIOA_CODR /;"	d
AT91C_PIOA_CODR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PIOA_CODR /;"	d
AT91C_PIOA_CODR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PIOA_CODR /;"	d
AT91C_PIOA_IDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PIOA_IDR /;"	d
AT91C_PIOA_IDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PIOA_IDR /;"	d
AT91C_PIOA_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_PIOA_IDR /;"	d
AT91C_PIOA_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_PIOA_IDR /;"	d
AT91C_PIOA_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PIOA_IDR /;"	d
AT91C_PIOA_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PIOA_IDR /;"	d
AT91C_PIOA_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PIOA_IDR /;"	d
AT91C_PIOA_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PIOA_IDR /;"	d
AT91C_PIOA_IER	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PIOA_IER /;"	d
AT91C_PIOA_IER	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PIOA_IER /;"	d
AT91C_PIOA_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_PIOA_IER /;"	d
AT91C_PIOA_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_PIOA_IER /;"	d
AT91C_PIOA_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PIOA_IER /;"	d
AT91C_PIOA_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PIOA_IER /;"	d
AT91C_PIOA_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PIOA_IER /;"	d
AT91C_PIOA_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PIOA_IER /;"	d
AT91C_PIOA_IFDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PIOA_IFDR /;"	d
AT91C_PIOA_IFDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PIOA_IFDR /;"	d
AT91C_PIOA_IFDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_PIOA_IFDR /;"	d
AT91C_PIOA_IFDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_PIOA_IFDR /;"	d
AT91C_PIOA_IFDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PIOA_IFDR /;"	d
AT91C_PIOA_IFDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PIOA_IFDR /;"	d
AT91C_PIOA_IFDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PIOA_IFDR /;"	d
AT91C_PIOA_IFDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PIOA_IFDR /;"	d
AT91C_PIOA_IFER	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PIOA_IFER /;"	d
AT91C_PIOA_IFER	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PIOA_IFER /;"	d
AT91C_PIOA_IFER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_PIOA_IFER /;"	d
AT91C_PIOA_IFER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_PIOA_IFER /;"	d
AT91C_PIOA_IFER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PIOA_IFER /;"	d
AT91C_PIOA_IFER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PIOA_IFER /;"	d
AT91C_PIOA_IFER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PIOA_IFER /;"	d
AT91C_PIOA_IFER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PIOA_IFER /;"	d
AT91C_PIOA_IFSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PIOA_IFSR /;"	d
AT91C_PIOA_IFSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PIOA_IFSR /;"	d
AT91C_PIOA_IFSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_PIOA_IFSR /;"	d
AT91C_PIOA_IFSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_PIOA_IFSR /;"	d
AT91C_PIOA_IFSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PIOA_IFSR /;"	d
AT91C_PIOA_IFSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PIOA_IFSR /;"	d
AT91C_PIOA_IFSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PIOA_IFSR /;"	d
AT91C_PIOA_IFSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PIOA_IFSR /;"	d
AT91C_PIOA_IMR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PIOA_IMR /;"	d
AT91C_PIOA_IMR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PIOA_IMR /;"	d
AT91C_PIOA_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_PIOA_IMR /;"	d
AT91C_PIOA_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_PIOA_IMR /;"	d
AT91C_PIOA_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PIOA_IMR /;"	d
AT91C_PIOA_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PIOA_IMR /;"	d
AT91C_PIOA_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PIOA_IMR /;"	d
AT91C_PIOA_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PIOA_IMR /;"	d
AT91C_PIOA_ISR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PIOA_ISR /;"	d
AT91C_PIOA_ISR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PIOA_ISR /;"	d
AT91C_PIOA_ISR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_PIOA_ISR /;"	d
AT91C_PIOA_ISR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_PIOA_ISR /;"	d
AT91C_PIOA_ISR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PIOA_ISR /;"	d
AT91C_PIOA_ISR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PIOA_ISR /;"	d
AT91C_PIOA_ISR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PIOA_ISR /;"	d
AT91C_PIOA_ISR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PIOA_ISR /;"	d
AT91C_PIOA_MDDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PIOA_MDDR /;"	d
AT91C_PIOA_MDDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PIOA_MDDR /;"	d
AT91C_PIOA_MDDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_PIOA_MDDR /;"	d
AT91C_PIOA_MDDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_PIOA_MDDR /;"	d
AT91C_PIOA_MDDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PIOA_MDDR /;"	d
AT91C_PIOA_MDDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PIOA_MDDR /;"	d
AT91C_PIOA_MDDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PIOA_MDDR /;"	d
AT91C_PIOA_MDDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PIOA_MDDR /;"	d
AT91C_PIOA_MDER	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PIOA_MDER /;"	d
AT91C_PIOA_MDER	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PIOA_MDER /;"	d
AT91C_PIOA_MDER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_PIOA_MDER /;"	d
AT91C_PIOA_MDER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_PIOA_MDER /;"	d
AT91C_PIOA_MDER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PIOA_MDER /;"	d
AT91C_PIOA_MDER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PIOA_MDER /;"	d
AT91C_PIOA_MDER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PIOA_MDER /;"	d
AT91C_PIOA_MDER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PIOA_MDER /;"	d
AT91C_PIOA_MDSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PIOA_MDSR /;"	d
AT91C_PIOA_MDSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PIOA_MDSR /;"	d
AT91C_PIOA_MDSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_PIOA_MDSR /;"	d
AT91C_PIOA_MDSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_PIOA_MDSR /;"	d
AT91C_PIOA_MDSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PIOA_MDSR /;"	d
AT91C_PIOA_MDSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PIOA_MDSR /;"	d
AT91C_PIOA_MDSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PIOA_MDSR /;"	d
AT91C_PIOA_MDSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PIOA_MDSR /;"	d
AT91C_PIOA_ODR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PIOA_ODR /;"	d
AT91C_PIOA_ODR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PIOA_ODR /;"	d
AT91C_PIOA_ODR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_PIOA_ODR /;"	d
AT91C_PIOA_ODR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_PIOA_ODR /;"	d
AT91C_PIOA_ODR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PIOA_ODR /;"	d
AT91C_PIOA_ODR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PIOA_ODR /;"	d
AT91C_PIOA_ODR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PIOA_ODR /;"	d
AT91C_PIOA_ODR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PIOA_ODR /;"	d
AT91C_PIOA_ODSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PIOA_ODSR /;"	d
AT91C_PIOA_ODSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PIOA_ODSR /;"	d
AT91C_PIOA_ODSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_PIOA_ODSR /;"	d
AT91C_PIOA_ODSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_PIOA_ODSR /;"	d
AT91C_PIOA_ODSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PIOA_ODSR /;"	d
AT91C_PIOA_ODSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PIOA_ODSR /;"	d
AT91C_PIOA_ODSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PIOA_ODSR /;"	d
AT91C_PIOA_ODSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PIOA_ODSR /;"	d
AT91C_PIOA_OER	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PIOA_OER /;"	d
AT91C_PIOA_OER	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PIOA_OER /;"	d
AT91C_PIOA_OER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_PIOA_OER /;"	d
AT91C_PIOA_OER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_PIOA_OER /;"	d
AT91C_PIOA_OER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PIOA_OER /;"	d
AT91C_PIOA_OER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PIOA_OER /;"	d
AT91C_PIOA_OER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PIOA_OER /;"	d
AT91C_PIOA_OER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PIOA_OER /;"	d
AT91C_PIOA_OSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PIOA_OSR /;"	d
AT91C_PIOA_OSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PIOA_OSR /;"	d
AT91C_PIOA_OSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_PIOA_OSR /;"	d
AT91C_PIOA_OSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_PIOA_OSR /;"	d
AT91C_PIOA_OSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PIOA_OSR /;"	d
AT91C_PIOA_OSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PIOA_OSR /;"	d
AT91C_PIOA_OSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PIOA_OSR /;"	d
AT91C_PIOA_OSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PIOA_OSR /;"	d
AT91C_PIOA_OWDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PIOA_OWDR /;"	d
AT91C_PIOA_OWDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PIOA_OWDR /;"	d
AT91C_PIOA_OWDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_PIOA_OWDR /;"	d
AT91C_PIOA_OWDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_PIOA_OWDR /;"	d
AT91C_PIOA_OWDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PIOA_OWDR /;"	d
AT91C_PIOA_OWDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PIOA_OWDR /;"	d
AT91C_PIOA_OWDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PIOA_OWDR /;"	d
AT91C_PIOA_OWDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PIOA_OWDR /;"	d
AT91C_PIOA_OWER	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PIOA_OWER /;"	d
AT91C_PIOA_OWER	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PIOA_OWER /;"	d
AT91C_PIOA_OWER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_PIOA_OWER /;"	d
AT91C_PIOA_OWER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_PIOA_OWER /;"	d
AT91C_PIOA_OWER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PIOA_OWER /;"	d
AT91C_PIOA_OWER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PIOA_OWER /;"	d
AT91C_PIOA_OWER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PIOA_OWER /;"	d
AT91C_PIOA_OWER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PIOA_OWER /;"	d
AT91C_PIOA_OWSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PIOA_OWSR /;"	d
AT91C_PIOA_OWSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PIOA_OWSR /;"	d
AT91C_PIOA_OWSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_PIOA_OWSR /;"	d
AT91C_PIOA_OWSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_PIOA_OWSR /;"	d
AT91C_PIOA_OWSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PIOA_OWSR /;"	d
AT91C_PIOA_OWSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PIOA_OWSR /;"	d
AT91C_PIOA_OWSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PIOA_OWSR /;"	d
AT91C_PIOA_OWSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PIOA_OWSR /;"	d
AT91C_PIOA_PDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PIOA_PDR /;"	d
AT91C_PIOA_PDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PIOA_PDR /;"	d
AT91C_PIOA_PDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_PIOA_PDR /;"	d
AT91C_PIOA_PDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_PIOA_PDR /;"	d
AT91C_PIOA_PDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PIOA_PDR /;"	d
AT91C_PIOA_PDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PIOA_PDR /;"	d
AT91C_PIOA_PDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PIOA_PDR /;"	d
AT91C_PIOA_PDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PIOA_PDR /;"	d
AT91C_PIOA_PDSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PIOA_PDSR /;"	d
AT91C_PIOA_PDSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PIOA_PDSR /;"	d
AT91C_PIOA_PDSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_PIOA_PDSR /;"	d
AT91C_PIOA_PDSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_PIOA_PDSR /;"	d
AT91C_PIOA_PDSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PIOA_PDSR /;"	d
AT91C_PIOA_PDSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PIOA_PDSR /;"	d
AT91C_PIOA_PDSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PIOA_PDSR /;"	d
AT91C_PIOA_PDSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PIOA_PDSR /;"	d
AT91C_PIOA_PER	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PIOA_PER /;"	d
AT91C_PIOA_PER	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PIOA_PER /;"	d
AT91C_PIOA_PER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_PIOA_PER /;"	d
AT91C_PIOA_PER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_PIOA_PER /;"	d
AT91C_PIOA_PER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PIOA_PER /;"	d
AT91C_PIOA_PER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PIOA_PER /;"	d
AT91C_PIOA_PER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PIOA_PER /;"	d
AT91C_PIOA_PER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PIOA_PER /;"	d
AT91C_PIOA_PPUDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PIOA_PPUDR /;"	d
AT91C_PIOA_PPUDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PIOA_PPUDR /;"	d
AT91C_PIOA_PPUDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_PIOA_PPUDR /;"	d
AT91C_PIOA_PPUDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_PIOA_PPUDR /;"	d
AT91C_PIOA_PPUDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PIOA_PPUDR /;"	d
AT91C_PIOA_PPUDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PIOA_PPUDR /;"	d
AT91C_PIOA_PPUDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PIOA_PPUDR /;"	d
AT91C_PIOA_PPUDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PIOA_PPUDR /;"	d
AT91C_PIOA_PPUER	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PIOA_PPUER /;"	d
AT91C_PIOA_PPUER	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PIOA_PPUER /;"	d
AT91C_PIOA_PPUER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_PIOA_PPUER /;"	d
AT91C_PIOA_PPUER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_PIOA_PPUER /;"	d
AT91C_PIOA_PPUER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PIOA_PPUER /;"	d
AT91C_PIOA_PPUER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PIOA_PPUER /;"	d
AT91C_PIOA_PPUER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PIOA_PPUER /;"	d
AT91C_PIOA_PPUER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PIOA_PPUER /;"	d
AT91C_PIOA_PPUSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PIOA_PPUSR /;"	d
AT91C_PIOA_PPUSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PIOA_PPUSR /;"	d
AT91C_PIOA_PPUSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_PIOA_PPUSR /;"	d
AT91C_PIOA_PPUSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_PIOA_PPUSR /;"	d
AT91C_PIOA_PPUSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PIOA_PPUSR /;"	d
AT91C_PIOA_PPUSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PIOA_PPUSR /;"	d
AT91C_PIOA_PPUSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PIOA_PPUSR /;"	d
AT91C_PIOA_PPUSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PIOA_PPUSR /;"	d
AT91C_PIOA_PSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PIOA_PSR /;"	d
AT91C_PIOA_PSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PIOA_PSR /;"	d
AT91C_PIOA_PSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_PIOA_PSR /;"	d
AT91C_PIOA_PSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_PIOA_PSR /;"	d
AT91C_PIOA_PSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PIOA_PSR /;"	d
AT91C_PIOA_PSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PIOA_PSR /;"	d
AT91C_PIOA_PSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PIOA_PSR /;"	d
AT91C_PIOA_PSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PIOA_PSR /;"	d
AT91C_PIOA_SODR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PIOA_SODR /;"	d
AT91C_PIOA_SODR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PIOA_SODR /;"	d
AT91C_PIOA_SODR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_PIOA_SODR /;"	d
AT91C_PIOA_SODR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_PIOA_SODR /;"	d
AT91C_PIOA_SODR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PIOA_SODR /;"	d
AT91C_PIOA_SODR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PIOA_SODR /;"	d
AT91C_PIOA_SODR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PIOA_SODR /;"	d
AT91C_PIOA_SODR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PIOA_SODR /;"	d
AT91C_PIOB_ABSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PIOB_ABSR /;"	d
AT91C_PIOB_ABSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PIOB_ABSR /;"	d
AT91C_PIOB_ABSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PIOB_ABSR /;"	d
AT91C_PIOB_ABSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PIOB_ABSR /;"	d
AT91C_PIOB_ABSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PIOB_ABSR /;"	d
AT91C_PIOB_ABSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PIOB_ABSR /;"	d
AT91C_PIOB_ASR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PIOB_ASR /;"	d
AT91C_PIOB_ASR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PIOB_ASR /;"	d
AT91C_PIOB_ASR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PIOB_ASR /;"	d
AT91C_PIOB_ASR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PIOB_ASR /;"	d
AT91C_PIOB_ASR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PIOB_ASR /;"	d
AT91C_PIOB_ASR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PIOB_ASR /;"	d
AT91C_PIOB_BSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PIOB_BSR /;"	d
AT91C_PIOB_BSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PIOB_BSR /;"	d
AT91C_PIOB_BSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PIOB_BSR /;"	d
AT91C_PIOB_BSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PIOB_BSR /;"	d
AT91C_PIOB_BSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PIOB_BSR /;"	d
AT91C_PIOB_BSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PIOB_BSR /;"	d
AT91C_PIOB_CODR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PIOB_CODR /;"	d
AT91C_PIOB_CODR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PIOB_CODR /;"	d
AT91C_PIOB_CODR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PIOB_CODR /;"	d
AT91C_PIOB_CODR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PIOB_CODR /;"	d
AT91C_PIOB_CODR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PIOB_CODR /;"	d
AT91C_PIOB_CODR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PIOB_CODR /;"	d
AT91C_PIOB_IDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PIOB_IDR /;"	d
AT91C_PIOB_IDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PIOB_IDR /;"	d
AT91C_PIOB_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PIOB_IDR /;"	d
AT91C_PIOB_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PIOB_IDR /;"	d
AT91C_PIOB_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PIOB_IDR /;"	d
AT91C_PIOB_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PIOB_IDR /;"	d
AT91C_PIOB_IER	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PIOB_IER /;"	d
AT91C_PIOB_IER	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PIOB_IER /;"	d
AT91C_PIOB_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PIOB_IER /;"	d
AT91C_PIOB_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PIOB_IER /;"	d
AT91C_PIOB_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PIOB_IER /;"	d
AT91C_PIOB_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PIOB_IER /;"	d
AT91C_PIOB_IFDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PIOB_IFDR /;"	d
AT91C_PIOB_IFDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PIOB_IFDR /;"	d
AT91C_PIOB_IFDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PIOB_IFDR /;"	d
AT91C_PIOB_IFDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PIOB_IFDR /;"	d
AT91C_PIOB_IFDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PIOB_IFDR /;"	d
AT91C_PIOB_IFDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PIOB_IFDR /;"	d
AT91C_PIOB_IFER	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PIOB_IFER /;"	d
AT91C_PIOB_IFER	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PIOB_IFER /;"	d
AT91C_PIOB_IFER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PIOB_IFER /;"	d
AT91C_PIOB_IFER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PIOB_IFER /;"	d
AT91C_PIOB_IFER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PIOB_IFER /;"	d
AT91C_PIOB_IFER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PIOB_IFER /;"	d
AT91C_PIOB_IFSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PIOB_IFSR /;"	d
AT91C_PIOB_IFSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PIOB_IFSR /;"	d
AT91C_PIOB_IFSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PIOB_IFSR /;"	d
AT91C_PIOB_IFSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PIOB_IFSR /;"	d
AT91C_PIOB_IFSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PIOB_IFSR /;"	d
AT91C_PIOB_IFSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PIOB_IFSR /;"	d
AT91C_PIOB_IMR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PIOB_IMR /;"	d
AT91C_PIOB_IMR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PIOB_IMR /;"	d
AT91C_PIOB_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PIOB_IMR /;"	d
AT91C_PIOB_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PIOB_IMR /;"	d
AT91C_PIOB_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PIOB_IMR /;"	d
AT91C_PIOB_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PIOB_IMR /;"	d
AT91C_PIOB_ISR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PIOB_ISR /;"	d
AT91C_PIOB_ISR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PIOB_ISR /;"	d
AT91C_PIOB_ISR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PIOB_ISR /;"	d
AT91C_PIOB_ISR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PIOB_ISR /;"	d
AT91C_PIOB_ISR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PIOB_ISR /;"	d
AT91C_PIOB_ISR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PIOB_ISR /;"	d
AT91C_PIOB_MDDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PIOB_MDDR /;"	d
AT91C_PIOB_MDDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PIOB_MDDR /;"	d
AT91C_PIOB_MDDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PIOB_MDDR /;"	d
AT91C_PIOB_MDDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PIOB_MDDR /;"	d
AT91C_PIOB_MDDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PIOB_MDDR /;"	d
AT91C_PIOB_MDDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PIOB_MDDR /;"	d
AT91C_PIOB_MDER	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PIOB_MDER /;"	d
AT91C_PIOB_MDER	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PIOB_MDER /;"	d
AT91C_PIOB_MDER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PIOB_MDER /;"	d
AT91C_PIOB_MDER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PIOB_MDER /;"	d
AT91C_PIOB_MDER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PIOB_MDER /;"	d
AT91C_PIOB_MDER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PIOB_MDER /;"	d
AT91C_PIOB_MDSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PIOB_MDSR /;"	d
AT91C_PIOB_MDSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PIOB_MDSR /;"	d
AT91C_PIOB_MDSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PIOB_MDSR /;"	d
AT91C_PIOB_MDSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PIOB_MDSR /;"	d
AT91C_PIOB_MDSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PIOB_MDSR /;"	d
AT91C_PIOB_MDSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PIOB_MDSR /;"	d
AT91C_PIOB_ODR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PIOB_ODR /;"	d
AT91C_PIOB_ODR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PIOB_ODR /;"	d
AT91C_PIOB_ODR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PIOB_ODR /;"	d
AT91C_PIOB_ODR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PIOB_ODR /;"	d
AT91C_PIOB_ODR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PIOB_ODR /;"	d
AT91C_PIOB_ODR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PIOB_ODR /;"	d
AT91C_PIOB_ODSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PIOB_ODSR /;"	d
AT91C_PIOB_ODSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PIOB_ODSR /;"	d
AT91C_PIOB_ODSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PIOB_ODSR /;"	d
AT91C_PIOB_ODSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PIOB_ODSR /;"	d
AT91C_PIOB_ODSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PIOB_ODSR /;"	d
AT91C_PIOB_ODSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PIOB_ODSR /;"	d
AT91C_PIOB_OER	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PIOB_OER /;"	d
AT91C_PIOB_OER	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PIOB_OER /;"	d
AT91C_PIOB_OER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PIOB_OER /;"	d
AT91C_PIOB_OER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PIOB_OER /;"	d
AT91C_PIOB_OER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PIOB_OER /;"	d
AT91C_PIOB_OER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PIOB_OER /;"	d
AT91C_PIOB_OSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PIOB_OSR /;"	d
AT91C_PIOB_OSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PIOB_OSR /;"	d
AT91C_PIOB_OSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PIOB_OSR /;"	d
AT91C_PIOB_OSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PIOB_OSR /;"	d
AT91C_PIOB_OSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PIOB_OSR /;"	d
AT91C_PIOB_OSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PIOB_OSR /;"	d
AT91C_PIOB_OWDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PIOB_OWDR /;"	d
AT91C_PIOB_OWDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PIOB_OWDR /;"	d
AT91C_PIOB_OWDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PIOB_OWDR /;"	d
AT91C_PIOB_OWDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PIOB_OWDR /;"	d
AT91C_PIOB_OWDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PIOB_OWDR /;"	d
AT91C_PIOB_OWDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PIOB_OWDR /;"	d
AT91C_PIOB_OWER	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PIOB_OWER /;"	d
AT91C_PIOB_OWER	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PIOB_OWER /;"	d
AT91C_PIOB_OWER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PIOB_OWER /;"	d
AT91C_PIOB_OWER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PIOB_OWER /;"	d
AT91C_PIOB_OWER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PIOB_OWER /;"	d
AT91C_PIOB_OWER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PIOB_OWER /;"	d
AT91C_PIOB_OWSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PIOB_OWSR /;"	d
AT91C_PIOB_OWSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PIOB_OWSR /;"	d
AT91C_PIOB_OWSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PIOB_OWSR /;"	d
AT91C_PIOB_OWSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PIOB_OWSR /;"	d
AT91C_PIOB_OWSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PIOB_OWSR /;"	d
AT91C_PIOB_OWSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PIOB_OWSR /;"	d
AT91C_PIOB_PDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PIOB_PDR /;"	d
AT91C_PIOB_PDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PIOB_PDR /;"	d
AT91C_PIOB_PDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PIOB_PDR /;"	d
AT91C_PIOB_PDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PIOB_PDR /;"	d
AT91C_PIOB_PDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PIOB_PDR /;"	d
AT91C_PIOB_PDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PIOB_PDR /;"	d
AT91C_PIOB_PDSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PIOB_PDSR /;"	d
AT91C_PIOB_PDSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PIOB_PDSR /;"	d
AT91C_PIOB_PDSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PIOB_PDSR /;"	d
AT91C_PIOB_PDSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PIOB_PDSR /;"	d
AT91C_PIOB_PDSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PIOB_PDSR /;"	d
AT91C_PIOB_PDSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PIOB_PDSR /;"	d
AT91C_PIOB_PER	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PIOB_PER /;"	d
AT91C_PIOB_PER	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PIOB_PER /;"	d
AT91C_PIOB_PER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PIOB_PER /;"	d
AT91C_PIOB_PER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PIOB_PER /;"	d
AT91C_PIOB_PER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PIOB_PER /;"	d
AT91C_PIOB_PER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PIOB_PER /;"	d
AT91C_PIOB_PPUDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PIOB_PPUDR /;"	d
AT91C_PIOB_PPUDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PIOB_PPUDR /;"	d
AT91C_PIOB_PPUDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PIOB_PPUDR /;"	d
AT91C_PIOB_PPUDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PIOB_PPUDR /;"	d
AT91C_PIOB_PPUDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PIOB_PPUDR /;"	d
AT91C_PIOB_PPUDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PIOB_PPUDR /;"	d
AT91C_PIOB_PPUER	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PIOB_PPUER /;"	d
AT91C_PIOB_PPUER	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PIOB_PPUER /;"	d
AT91C_PIOB_PPUER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PIOB_PPUER /;"	d
AT91C_PIOB_PPUER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PIOB_PPUER /;"	d
AT91C_PIOB_PPUER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PIOB_PPUER /;"	d
AT91C_PIOB_PPUER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PIOB_PPUER /;"	d
AT91C_PIOB_PPUSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PIOB_PPUSR /;"	d
AT91C_PIOB_PPUSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PIOB_PPUSR /;"	d
AT91C_PIOB_PPUSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PIOB_PPUSR /;"	d
AT91C_PIOB_PPUSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PIOB_PPUSR /;"	d
AT91C_PIOB_PPUSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PIOB_PPUSR /;"	d
AT91C_PIOB_PPUSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PIOB_PPUSR /;"	d
AT91C_PIOB_PSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PIOB_PSR /;"	d
AT91C_PIOB_PSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PIOB_PSR /;"	d
AT91C_PIOB_PSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PIOB_PSR /;"	d
AT91C_PIOB_PSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PIOB_PSR /;"	d
AT91C_PIOB_PSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PIOB_PSR /;"	d
AT91C_PIOB_PSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PIOB_PSR /;"	d
AT91C_PIOB_SODR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PIOB_SODR /;"	d
AT91C_PIOB_SODR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PIOB_SODR /;"	d
AT91C_PIOB_SODR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PIOB_SODR /;"	d
AT91C_PIOB_SODR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PIOB_SODR /;"	d
AT91C_PIOB_SODR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PIOB_SODR /;"	d
AT91C_PIOB_SODR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PIOB_SODR /;"	d
AT91C_PIO_PA0	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PIO_PA0 /;"	d
AT91C_PIO_PA0	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PIO_PA0 /;"	d
AT91C_PIO_PA0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_PIO_PA0 /;"	d
AT91C_PIO_PA0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_PIO_PA0 /;"	d
AT91C_PIO_PA0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PIO_PA0 /;"	d
AT91C_PIO_PA0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PIO_PA0 /;"	d
AT91C_PIO_PA0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PIO_PA0 /;"	d
AT91C_PIO_PA0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PIO_PA0 /;"	d
AT91C_PIO_PA1	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PIO_PA1 /;"	d
AT91C_PIO_PA1	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PIO_PA1 /;"	d
AT91C_PIO_PA1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_PIO_PA1 /;"	d
AT91C_PIO_PA1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_PIO_PA1 /;"	d
AT91C_PIO_PA1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PIO_PA1 /;"	d
AT91C_PIO_PA1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PIO_PA1 /;"	d
AT91C_PIO_PA1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PIO_PA1 /;"	d
AT91C_PIO_PA1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PIO_PA1 /;"	d
AT91C_PIO_PA10	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PIO_PA10 /;"	d
AT91C_PIO_PA10	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PIO_PA10 /;"	d
AT91C_PIO_PA10	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_PIO_PA10 /;"	d
AT91C_PIO_PA10	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_PIO_PA10 /;"	d
AT91C_PIO_PA10	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PIO_PA10 /;"	d
AT91C_PIO_PA10	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PIO_PA10 /;"	d
AT91C_PIO_PA10	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PIO_PA10 /;"	d
AT91C_PIO_PA10	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PIO_PA10 /;"	d
AT91C_PIO_PA11	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PIO_PA11 /;"	d
AT91C_PIO_PA11	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PIO_PA11 /;"	d
AT91C_PIO_PA11	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_PIO_PA11 /;"	d
AT91C_PIO_PA11	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_PIO_PA11 /;"	d
AT91C_PIO_PA11	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PIO_PA11 /;"	d
AT91C_PIO_PA11	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PIO_PA11 /;"	d
AT91C_PIO_PA11	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PIO_PA11 /;"	d
AT91C_PIO_PA11	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PIO_PA11 /;"	d
AT91C_PIO_PA12	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PIO_PA12 /;"	d
AT91C_PIO_PA12	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PIO_PA12 /;"	d
AT91C_PIO_PA12	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_PIO_PA12 /;"	d
AT91C_PIO_PA12	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_PIO_PA12 /;"	d
AT91C_PIO_PA12	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PIO_PA12 /;"	d
AT91C_PIO_PA12	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PIO_PA12 /;"	d
AT91C_PIO_PA12	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PIO_PA12 /;"	d
AT91C_PIO_PA12	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PIO_PA12 /;"	d
AT91C_PIO_PA13	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PIO_PA13 /;"	d
AT91C_PIO_PA13	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PIO_PA13 /;"	d
AT91C_PIO_PA13	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_PIO_PA13 /;"	d
AT91C_PIO_PA13	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_PIO_PA13 /;"	d
AT91C_PIO_PA13	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PIO_PA13 /;"	d
AT91C_PIO_PA13	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PIO_PA13 /;"	d
AT91C_PIO_PA13	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PIO_PA13 /;"	d
AT91C_PIO_PA13	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PIO_PA13 /;"	d
AT91C_PIO_PA14	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PIO_PA14 /;"	d
AT91C_PIO_PA14	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PIO_PA14 /;"	d
AT91C_PIO_PA14	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_PIO_PA14 /;"	d
AT91C_PIO_PA14	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_PIO_PA14 /;"	d
AT91C_PIO_PA14	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PIO_PA14 /;"	d
AT91C_PIO_PA14	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PIO_PA14 /;"	d
AT91C_PIO_PA14	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PIO_PA14 /;"	d
AT91C_PIO_PA14	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PIO_PA14 /;"	d
AT91C_PIO_PA15	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PIO_PA15 /;"	d
AT91C_PIO_PA15	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PIO_PA15 /;"	d
AT91C_PIO_PA15	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_PIO_PA15 /;"	d
AT91C_PIO_PA15	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_PIO_PA15 /;"	d
AT91C_PIO_PA15	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PIO_PA15 /;"	d
AT91C_PIO_PA15	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PIO_PA15 /;"	d
AT91C_PIO_PA15	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PIO_PA15 /;"	d
AT91C_PIO_PA15	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PIO_PA15 /;"	d
AT91C_PIO_PA16	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PIO_PA16 /;"	d
AT91C_PIO_PA16	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PIO_PA16 /;"	d
AT91C_PIO_PA16	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_PIO_PA16 /;"	d
AT91C_PIO_PA16	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_PIO_PA16 /;"	d
AT91C_PIO_PA16	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PIO_PA16 /;"	d
AT91C_PIO_PA16	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PIO_PA16 /;"	d
AT91C_PIO_PA16	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PIO_PA16 /;"	d
AT91C_PIO_PA16	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PIO_PA16 /;"	d
AT91C_PIO_PA17	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PIO_PA17 /;"	d
AT91C_PIO_PA17	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PIO_PA17 /;"	d
AT91C_PIO_PA17	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_PIO_PA17 /;"	d
AT91C_PIO_PA17	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_PIO_PA17 /;"	d
AT91C_PIO_PA17	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PIO_PA17 /;"	d
AT91C_PIO_PA17	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PIO_PA17 /;"	d
AT91C_PIO_PA17	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PIO_PA17 /;"	d
AT91C_PIO_PA17	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PIO_PA17 /;"	d
AT91C_PIO_PA18	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PIO_PA18 /;"	d
AT91C_PIO_PA18	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PIO_PA18 /;"	d
AT91C_PIO_PA18	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_PIO_PA18 /;"	d
AT91C_PIO_PA18	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_PIO_PA18 /;"	d
AT91C_PIO_PA18	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PIO_PA18 /;"	d
AT91C_PIO_PA18	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PIO_PA18 /;"	d
AT91C_PIO_PA18	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PIO_PA18 /;"	d
AT91C_PIO_PA18	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PIO_PA18 /;"	d
AT91C_PIO_PA19	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PIO_PA19 /;"	d
AT91C_PIO_PA19	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PIO_PA19 /;"	d
AT91C_PIO_PA19	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_PIO_PA19 /;"	d
AT91C_PIO_PA19	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_PIO_PA19 /;"	d
AT91C_PIO_PA19	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PIO_PA19 /;"	d
AT91C_PIO_PA19	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PIO_PA19 /;"	d
AT91C_PIO_PA19	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PIO_PA19 /;"	d
AT91C_PIO_PA19	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PIO_PA19 /;"	d
AT91C_PIO_PA2	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PIO_PA2 /;"	d
AT91C_PIO_PA2	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PIO_PA2 /;"	d
AT91C_PIO_PA2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_PIO_PA2 /;"	d
AT91C_PIO_PA2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_PIO_PA2 /;"	d
AT91C_PIO_PA2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PIO_PA2 /;"	d
AT91C_PIO_PA2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PIO_PA2 /;"	d
AT91C_PIO_PA2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PIO_PA2 /;"	d
AT91C_PIO_PA2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PIO_PA2 /;"	d
AT91C_PIO_PA20	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PIO_PA20 /;"	d
AT91C_PIO_PA20	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PIO_PA20 /;"	d
AT91C_PIO_PA20	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_PIO_PA20 /;"	d
AT91C_PIO_PA20	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_PIO_PA20 /;"	d
AT91C_PIO_PA20	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PIO_PA20 /;"	d
AT91C_PIO_PA20	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PIO_PA20 /;"	d
AT91C_PIO_PA20	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PIO_PA20 /;"	d
AT91C_PIO_PA20	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PIO_PA20 /;"	d
AT91C_PIO_PA21	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PIO_PA21 /;"	d
AT91C_PIO_PA21	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PIO_PA21 /;"	d
AT91C_PIO_PA21	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_PIO_PA21 /;"	d
AT91C_PIO_PA21	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_PIO_PA21 /;"	d
AT91C_PIO_PA21	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PIO_PA21 /;"	d
AT91C_PIO_PA21	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PIO_PA21 /;"	d
AT91C_PIO_PA21	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PIO_PA21 /;"	d
AT91C_PIO_PA21	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PIO_PA21 /;"	d
AT91C_PIO_PA22	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PIO_PA22 /;"	d
AT91C_PIO_PA22	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PIO_PA22 /;"	d
AT91C_PIO_PA22	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_PIO_PA22 /;"	d
AT91C_PIO_PA22	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_PIO_PA22 /;"	d
AT91C_PIO_PA22	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PIO_PA22 /;"	d
AT91C_PIO_PA22	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PIO_PA22 /;"	d
AT91C_PIO_PA22	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PIO_PA22 /;"	d
AT91C_PIO_PA22	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PIO_PA22 /;"	d
AT91C_PIO_PA23	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PIO_PA23 /;"	d
AT91C_PIO_PA23	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PIO_PA23 /;"	d
AT91C_PIO_PA23	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_PIO_PA23 /;"	d
AT91C_PIO_PA23	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_PIO_PA23 /;"	d
AT91C_PIO_PA23	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PIO_PA23 /;"	d
AT91C_PIO_PA23	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PIO_PA23 /;"	d
AT91C_PIO_PA23	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PIO_PA23 /;"	d
AT91C_PIO_PA23	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PIO_PA23 /;"	d
AT91C_PIO_PA24	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PIO_PA24 /;"	d
AT91C_PIO_PA24	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PIO_PA24 /;"	d
AT91C_PIO_PA24	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_PIO_PA24 /;"	d
AT91C_PIO_PA24	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_PIO_PA24 /;"	d
AT91C_PIO_PA24	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PIO_PA24 /;"	d
AT91C_PIO_PA24	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PIO_PA24 /;"	d
AT91C_PIO_PA24	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PIO_PA24 /;"	d
AT91C_PIO_PA24	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PIO_PA24 /;"	d
AT91C_PIO_PA25	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PIO_PA25 /;"	d
AT91C_PIO_PA25	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PIO_PA25 /;"	d
AT91C_PIO_PA25	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_PIO_PA25 /;"	d
AT91C_PIO_PA25	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_PIO_PA25 /;"	d
AT91C_PIO_PA25	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PIO_PA25 /;"	d
AT91C_PIO_PA25	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PIO_PA25 /;"	d
AT91C_PIO_PA25	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PIO_PA25 /;"	d
AT91C_PIO_PA25	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PIO_PA25 /;"	d
AT91C_PIO_PA26	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PIO_PA26 /;"	d
AT91C_PIO_PA26	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PIO_PA26 /;"	d
AT91C_PIO_PA26	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_PIO_PA26 /;"	d
AT91C_PIO_PA26	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_PIO_PA26 /;"	d
AT91C_PIO_PA26	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PIO_PA26 /;"	d
AT91C_PIO_PA26	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PIO_PA26 /;"	d
AT91C_PIO_PA26	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PIO_PA26 /;"	d
AT91C_PIO_PA26	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PIO_PA26 /;"	d
AT91C_PIO_PA27	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PIO_PA27 /;"	d
AT91C_PIO_PA27	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PIO_PA27 /;"	d
AT91C_PIO_PA27	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_PIO_PA27 /;"	d
AT91C_PIO_PA27	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_PIO_PA27 /;"	d
AT91C_PIO_PA27	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PIO_PA27 /;"	d
AT91C_PIO_PA27	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PIO_PA27 /;"	d
AT91C_PIO_PA27	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PIO_PA27 /;"	d
AT91C_PIO_PA27	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PIO_PA27 /;"	d
AT91C_PIO_PA28	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PIO_PA28 /;"	d
AT91C_PIO_PA28	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PIO_PA28 /;"	d
AT91C_PIO_PA28	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_PIO_PA28 /;"	d
AT91C_PIO_PA28	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_PIO_PA28 /;"	d
AT91C_PIO_PA28	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PIO_PA28 /;"	d
AT91C_PIO_PA28	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PIO_PA28 /;"	d
AT91C_PIO_PA28	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PIO_PA28 /;"	d
AT91C_PIO_PA28	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PIO_PA28 /;"	d
AT91C_PIO_PA29	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PIO_PA29 /;"	d
AT91C_PIO_PA29	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PIO_PA29 /;"	d
AT91C_PIO_PA29	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_PIO_PA29 /;"	d
AT91C_PIO_PA29	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_PIO_PA29 /;"	d
AT91C_PIO_PA29	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PIO_PA29 /;"	d
AT91C_PIO_PA29	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PIO_PA29 /;"	d
AT91C_PIO_PA29	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PIO_PA29 /;"	d
AT91C_PIO_PA29	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PIO_PA29 /;"	d
AT91C_PIO_PA3	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PIO_PA3 /;"	d
AT91C_PIO_PA3	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PIO_PA3 /;"	d
AT91C_PIO_PA3	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_PIO_PA3 /;"	d
AT91C_PIO_PA3	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_PIO_PA3 /;"	d
AT91C_PIO_PA3	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PIO_PA3 /;"	d
AT91C_PIO_PA3	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PIO_PA3 /;"	d
AT91C_PIO_PA3	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PIO_PA3 /;"	d
AT91C_PIO_PA3	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PIO_PA3 /;"	d
AT91C_PIO_PA30	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PIO_PA30 /;"	d
AT91C_PIO_PA30	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PIO_PA30 /;"	d
AT91C_PIO_PA30	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_PIO_PA30 /;"	d
AT91C_PIO_PA30	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_PIO_PA30 /;"	d
AT91C_PIO_PA30	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PIO_PA30 /;"	d
AT91C_PIO_PA30	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PIO_PA30 /;"	d
AT91C_PIO_PA30	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PIO_PA30 /;"	d
AT91C_PIO_PA30	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PIO_PA30 /;"	d
AT91C_PIO_PA31	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_PIO_PA31 /;"	d
AT91C_PIO_PA31	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_PIO_PA31 /;"	d
AT91C_PIO_PA4	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PIO_PA4 /;"	d
AT91C_PIO_PA4	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PIO_PA4 /;"	d
AT91C_PIO_PA4	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_PIO_PA4 /;"	d
AT91C_PIO_PA4	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_PIO_PA4 /;"	d
AT91C_PIO_PA4	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PIO_PA4 /;"	d
AT91C_PIO_PA4	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PIO_PA4 /;"	d
AT91C_PIO_PA4	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PIO_PA4 /;"	d
AT91C_PIO_PA4	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PIO_PA4 /;"	d
AT91C_PIO_PA5	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PIO_PA5 /;"	d
AT91C_PIO_PA5	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PIO_PA5 /;"	d
AT91C_PIO_PA5	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_PIO_PA5 /;"	d
AT91C_PIO_PA5	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_PIO_PA5 /;"	d
AT91C_PIO_PA5	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PIO_PA5 /;"	d
AT91C_PIO_PA5	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PIO_PA5 /;"	d
AT91C_PIO_PA5	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PIO_PA5 /;"	d
AT91C_PIO_PA5	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PIO_PA5 /;"	d
AT91C_PIO_PA6	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PIO_PA6 /;"	d
AT91C_PIO_PA6	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PIO_PA6 /;"	d
AT91C_PIO_PA6	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_PIO_PA6 /;"	d
AT91C_PIO_PA6	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_PIO_PA6 /;"	d
AT91C_PIO_PA6	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PIO_PA6 /;"	d
AT91C_PIO_PA6	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PIO_PA6 /;"	d
AT91C_PIO_PA6	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PIO_PA6 /;"	d
AT91C_PIO_PA6	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PIO_PA6 /;"	d
AT91C_PIO_PA7	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PIO_PA7 /;"	d
AT91C_PIO_PA7	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PIO_PA7 /;"	d
AT91C_PIO_PA7	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_PIO_PA7 /;"	d
AT91C_PIO_PA7	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_PIO_PA7 /;"	d
AT91C_PIO_PA7	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PIO_PA7 /;"	d
AT91C_PIO_PA7	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PIO_PA7 /;"	d
AT91C_PIO_PA7	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PIO_PA7 /;"	d
AT91C_PIO_PA7	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PIO_PA7 /;"	d
AT91C_PIO_PA8	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PIO_PA8 /;"	d
AT91C_PIO_PA8	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PIO_PA8 /;"	d
AT91C_PIO_PA8	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_PIO_PA8 /;"	d
AT91C_PIO_PA8	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_PIO_PA8 /;"	d
AT91C_PIO_PA8	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PIO_PA8 /;"	d
AT91C_PIO_PA8	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PIO_PA8 /;"	d
AT91C_PIO_PA8	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PIO_PA8 /;"	d
AT91C_PIO_PA8	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PIO_PA8 /;"	d
AT91C_PIO_PA9	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PIO_PA9 /;"	d
AT91C_PIO_PA9	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PIO_PA9 /;"	d
AT91C_PIO_PA9	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_PIO_PA9 /;"	d
AT91C_PIO_PA9	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_PIO_PA9 /;"	d
AT91C_PIO_PA9	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PIO_PA9 /;"	d
AT91C_PIO_PA9	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PIO_PA9 /;"	d
AT91C_PIO_PA9	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PIO_PA9 /;"	d
AT91C_PIO_PA9	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PIO_PA9 /;"	d
AT91C_PIO_PB0	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PIO_PB0 /;"	d
AT91C_PIO_PB0	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PIO_PB0 /;"	d
AT91C_PIO_PB0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PIO_PB0 /;"	d
AT91C_PIO_PB0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PIO_PB0 /;"	d
AT91C_PIO_PB0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PIO_PB0 /;"	d
AT91C_PIO_PB0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PIO_PB0 /;"	d
AT91C_PIO_PB1	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PIO_PB1 /;"	d
AT91C_PIO_PB1	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PIO_PB1 /;"	d
AT91C_PIO_PB1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PIO_PB1 /;"	d
AT91C_PIO_PB1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PIO_PB1 /;"	d
AT91C_PIO_PB1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PIO_PB1 /;"	d
AT91C_PIO_PB1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PIO_PB1 /;"	d
AT91C_PIO_PB10	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PIO_PB10 /;"	d
AT91C_PIO_PB10	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PIO_PB10 /;"	d
AT91C_PIO_PB10	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PIO_PB10 /;"	d
AT91C_PIO_PB10	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PIO_PB10 /;"	d
AT91C_PIO_PB10	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PIO_PB10 /;"	d
AT91C_PIO_PB10	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PIO_PB10 /;"	d
AT91C_PIO_PB11	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PIO_PB11 /;"	d
AT91C_PIO_PB11	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PIO_PB11 /;"	d
AT91C_PIO_PB11	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PIO_PB11 /;"	d
AT91C_PIO_PB11	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PIO_PB11 /;"	d
AT91C_PIO_PB11	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PIO_PB11 /;"	d
AT91C_PIO_PB11	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PIO_PB11 /;"	d
AT91C_PIO_PB12	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PIO_PB12 /;"	d
AT91C_PIO_PB12	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PIO_PB12 /;"	d
AT91C_PIO_PB12	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PIO_PB12 /;"	d
AT91C_PIO_PB12	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PIO_PB12 /;"	d
AT91C_PIO_PB12	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PIO_PB12 /;"	d
AT91C_PIO_PB12	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PIO_PB12 /;"	d
AT91C_PIO_PB13	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PIO_PB13 /;"	d
AT91C_PIO_PB13	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PIO_PB13 /;"	d
AT91C_PIO_PB13	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PIO_PB13 /;"	d
AT91C_PIO_PB13	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PIO_PB13 /;"	d
AT91C_PIO_PB13	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PIO_PB13 /;"	d
AT91C_PIO_PB13	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PIO_PB13 /;"	d
AT91C_PIO_PB14	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PIO_PB14 /;"	d
AT91C_PIO_PB14	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PIO_PB14 /;"	d
AT91C_PIO_PB14	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PIO_PB14 /;"	d
AT91C_PIO_PB14	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PIO_PB14 /;"	d
AT91C_PIO_PB14	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PIO_PB14 /;"	d
AT91C_PIO_PB14	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PIO_PB14 /;"	d
AT91C_PIO_PB15	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PIO_PB15 /;"	d
AT91C_PIO_PB15	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PIO_PB15 /;"	d
AT91C_PIO_PB15	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PIO_PB15 /;"	d
AT91C_PIO_PB15	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PIO_PB15 /;"	d
AT91C_PIO_PB15	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PIO_PB15 /;"	d
AT91C_PIO_PB15	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PIO_PB15 /;"	d
AT91C_PIO_PB16	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PIO_PB16 /;"	d
AT91C_PIO_PB16	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PIO_PB16 /;"	d
AT91C_PIO_PB16	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PIO_PB16 /;"	d
AT91C_PIO_PB16	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PIO_PB16 /;"	d
AT91C_PIO_PB16	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PIO_PB16 /;"	d
AT91C_PIO_PB16	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PIO_PB16 /;"	d
AT91C_PIO_PB17	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PIO_PB17 /;"	d
AT91C_PIO_PB17	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PIO_PB17 /;"	d
AT91C_PIO_PB17	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PIO_PB17 /;"	d
AT91C_PIO_PB17	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PIO_PB17 /;"	d
AT91C_PIO_PB17	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PIO_PB17 /;"	d
AT91C_PIO_PB17	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PIO_PB17 /;"	d
AT91C_PIO_PB18	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PIO_PB18 /;"	d
AT91C_PIO_PB18	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PIO_PB18 /;"	d
AT91C_PIO_PB18	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PIO_PB18 /;"	d
AT91C_PIO_PB18	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PIO_PB18 /;"	d
AT91C_PIO_PB18	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PIO_PB18 /;"	d
AT91C_PIO_PB18	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PIO_PB18 /;"	d
AT91C_PIO_PB19	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PIO_PB19 /;"	d
AT91C_PIO_PB19	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PIO_PB19 /;"	d
AT91C_PIO_PB19	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PIO_PB19 /;"	d
AT91C_PIO_PB19	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PIO_PB19 /;"	d
AT91C_PIO_PB19	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PIO_PB19 /;"	d
AT91C_PIO_PB19	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PIO_PB19 /;"	d
AT91C_PIO_PB2	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PIO_PB2 /;"	d
AT91C_PIO_PB2	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PIO_PB2 /;"	d
AT91C_PIO_PB2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PIO_PB2 /;"	d
AT91C_PIO_PB2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PIO_PB2 /;"	d
AT91C_PIO_PB2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PIO_PB2 /;"	d
AT91C_PIO_PB2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PIO_PB2 /;"	d
AT91C_PIO_PB20	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PIO_PB20 /;"	d
AT91C_PIO_PB20	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PIO_PB20 /;"	d
AT91C_PIO_PB20	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PIO_PB20 /;"	d
AT91C_PIO_PB20	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PIO_PB20 /;"	d
AT91C_PIO_PB20	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PIO_PB20 /;"	d
AT91C_PIO_PB20	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PIO_PB20 /;"	d
AT91C_PIO_PB21	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PIO_PB21 /;"	d
AT91C_PIO_PB21	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PIO_PB21 /;"	d
AT91C_PIO_PB21	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PIO_PB21 /;"	d
AT91C_PIO_PB21	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PIO_PB21 /;"	d
AT91C_PIO_PB21	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PIO_PB21 /;"	d
AT91C_PIO_PB21	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PIO_PB21 /;"	d
AT91C_PIO_PB22	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PIO_PB22 /;"	d
AT91C_PIO_PB22	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PIO_PB22 /;"	d
AT91C_PIO_PB22	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PIO_PB22 /;"	d
AT91C_PIO_PB22	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PIO_PB22 /;"	d
AT91C_PIO_PB22	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PIO_PB22 /;"	d
AT91C_PIO_PB22	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PIO_PB22 /;"	d
AT91C_PIO_PB23	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PIO_PB23 /;"	d
AT91C_PIO_PB23	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PIO_PB23 /;"	d
AT91C_PIO_PB23	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PIO_PB23 /;"	d
AT91C_PIO_PB23	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PIO_PB23 /;"	d
AT91C_PIO_PB23	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PIO_PB23 /;"	d
AT91C_PIO_PB23	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PIO_PB23 /;"	d
AT91C_PIO_PB24	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PIO_PB24 /;"	d
AT91C_PIO_PB24	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PIO_PB24 /;"	d
AT91C_PIO_PB24	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PIO_PB24 /;"	d
AT91C_PIO_PB24	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PIO_PB24 /;"	d
AT91C_PIO_PB24	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PIO_PB24 /;"	d
AT91C_PIO_PB24	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PIO_PB24 /;"	d
AT91C_PIO_PB25	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PIO_PB25 /;"	d
AT91C_PIO_PB25	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PIO_PB25 /;"	d
AT91C_PIO_PB25	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PIO_PB25 /;"	d
AT91C_PIO_PB25	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PIO_PB25 /;"	d
AT91C_PIO_PB25	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PIO_PB25 /;"	d
AT91C_PIO_PB25	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PIO_PB25 /;"	d
AT91C_PIO_PB26	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PIO_PB26 /;"	d
AT91C_PIO_PB26	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PIO_PB26 /;"	d
AT91C_PIO_PB26	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PIO_PB26 /;"	d
AT91C_PIO_PB26	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PIO_PB26 /;"	d
AT91C_PIO_PB26	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PIO_PB26 /;"	d
AT91C_PIO_PB26	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PIO_PB26 /;"	d
AT91C_PIO_PB27	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PIO_PB27 /;"	d
AT91C_PIO_PB27	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PIO_PB27 /;"	d
AT91C_PIO_PB27	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PIO_PB27 /;"	d
AT91C_PIO_PB27	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PIO_PB27 /;"	d
AT91C_PIO_PB27	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PIO_PB27 /;"	d
AT91C_PIO_PB27	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PIO_PB27 /;"	d
AT91C_PIO_PB28	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PIO_PB28 /;"	d
AT91C_PIO_PB28	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PIO_PB28 /;"	d
AT91C_PIO_PB28	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PIO_PB28 /;"	d
AT91C_PIO_PB28	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PIO_PB28 /;"	d
AT91C_PIO_PB28	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PIO_PB28 /;"	d
AT91C_PIO_PB28	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PIO_PB28 /;"	d
AT91C_PIO_PB29	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PIO_PB29 /;"	d
AT91C_PIO_PB29	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PIO_PB29 /;"	d
AT91C_PIO_PB29	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PIO_PB29 /;"	d
AT91C_PIO_PB29	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PIO_PB29 /;"	d
AT91C_PIO_PB29	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PIO_PB29 /;"	d
AT91C_PIO_PB29	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PIO_PB29 /;"	d
AT91C_PIO_PB3	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PIO_PB3 /;"	d
AT91C_PIO_PB3	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PIO_PB3 /;"	d
AT91C_PIO_PB3	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PIO_PB3 /;"	d
AT91C_PIO_PB3	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PIO_PB3 /;"	d
AT91C_PIO_PB3	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PIO_PB3 /;"	d
AT91C_PIO_PB3	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PIO_PB3 /;"	d
AT91C_PIO_PB30	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PIO_PB30 /;"	d
AT91C_PIO_PB30	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PIO_PB30 /;"	d
AT91C_PIO_PB30	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PIO_PB30 /;"	d
AT91C_PIO_PB30	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PIO_PB30 /;"	d
AT91C_PIO_PB30	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PIO_PB30 /;"	d
AT91C_PIO_PB30	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PIO_PB30 /;"	d
AT91C_PIO_PB4	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PIO_PB4 /;"	d
AT91C_PIO_PB4	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PIO_PB4 /;"	d
AT91C_PIO_PB4	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PIO_PB4 /;"	d
AT91C_PIO_PB4	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PIO_PB4 /;"	d
AT91C_PIO_PB4	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PIO_PB4 /;"	d
AT91C_PIO_PB4	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PIO_PB4 /;"	d
AT91C_PIO_PB5	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PIO_PB5 /;"	d
AT91C_PIO_PB5	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PIO_PB5 /;"	d
AT91C_PIO_PB5	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PIO_PB5 /;"	d
AT91C_PIO_PB5	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PIO_PB5 /;"	d
AT91C_PIO_PB5	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PIO_PB5 /;"	d
AT91C_PIO_PB5	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PIO_PB5 /;"	d
AT91C_PIO_PB6	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PIO_PB6 /;"	d
AT91C_PIO_PB6	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PIO_PB6 /;"	d
AT91C_PIO_PB6	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PIO_PB6 /;"	d
AT91C_PIO_PB6	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PIO_PB6 /;"	d
AT91C_PIO_PB6	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PIO_PB6 /;"	d
AT91C_PIO_PB6	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PIO_PB6 /;"	d
AT91C_PIO_PB7	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PIO_PB7 /;"	d
AT91C_PIO_PB7	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PIO_PB7 /;"	d
AT91C_PIO_PB7	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PIO_PB7 /;"	d
AT91C_PIO_PB7	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PIO_PB7 /;"	d
AT91C_PIO_PB7	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PIO_PB7 /;"	d
AT91C_PIO_PB7	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PIO_PB7 /;"	d
AT91C_PIO_PB8	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PIO_PB8 /;"	d
AT91C_PIO_PB8	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PIO_PB8 /;"	d
AT91C_PIO_PB8	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PIO_PB8 /;"	d
AT91C_PIO_PB8	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PIO_PB8 /;"	d
AT91C_PIO_PB8	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PIO_PB8 /;"	d
AT91C_PIO_PB8	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PIO_PB8 /;"	d
AT91C_PIO_PB9	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PIO_PB9 /;"	d
AT91C_PIO_PB9	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PIO_PB9 /;"	d
AT91C_PIO_PB9	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PIO_PB9 /;"	d
AT91C_PIO_PB9	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PIO_PB9 /;"	d
AT91C_PIO_PB9	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PIO_PB9 /;"	d
AT91C_PIO_PB9	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PIO_PB9 /;"	d
AT91C_PITC_CPIV	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PITC_CPIV /;"	d
AT91C_PITC_CPIV	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PITC_CPIV /;"	d
AT91C_PITC_CPIV	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PITC_CPIV /;"	d
AT91C_PITC_CPIV	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PITC_CPIV /;"	d
AT91C_PITC_CPIV	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PITC_CPIV /;"	d
AT91C_PITC_CPIV	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PITC_CPIV /;"	d
AT91C_PITC_PICNT	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PITC_PICNT /;"	d
AT91C_PITC_PICNT	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PITC_PICNT /;"	d
AT91C_PITC_PICNT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PITC_PICNT /;"	d
AT91C_PITC_PICNT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PITC_PICNT /;"	d
AT91C_PITC_PICNT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PITC_PICNT /;"	d
AT91C_PITC_PICNT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PITC_PICNT /;"	d
AT91C_PITC_PIIR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PITC_PIIR /;"	d
AT91C_PITC_PIIR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PITC_PIIR /;"	d
AT91C_PITC_PIIR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_PITC_PIIR /;"	d
AT91C_PITC_PIIR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_PITC_PIIR /;"	d
AT91C_PITC_PIIR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PITC_PIIR /;"	d
AT91C_PITC_PIIR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PITC_PIIR /;"	d
AT91C_PITC_PIIR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PITC_PIIR /;"	d
AT91C_PITC_PIIR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PITC_PIIR /;"	d
AT91C_PITC_PIMR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PITC_PIMR /;"	d
AT91C_PITC_PIMR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PITC_PIMR /;"	d
AT91C_PITC_PIMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_PITC_PIMR /;"	d
AT91C_PITC_PIMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_PITC_PIMR /;"	d
AT91C_PITC_PIMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PITC_PIMR /;"	d
AT91C_PITC_PIMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PITC_PIMR /;"	d
AT91C_PITC_PIMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PITC_PIMR /;"	d
AT91C_PITC_PIMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PITC_PIMR /;"	d
AT91C_PITC_PISR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PITC_PISR /;"	d
AT91C_PITC_PISR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PITC_PISR /;"	d
AT91C_PITC_PISR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_PITC_PISR /;"	d
AT91C_PITC_PISR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_PITC_PISR /;"	d
AT91C_PITC_PISR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PITC_PISR /;"	d
AT91C_PITC_PISR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PITC_PISR /;"	d
AT91C_PITC_PISR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PITC_PISR /;"	d
AT91C_PITC_PISR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PITC_PISR /;"	d
AT91C_PITC_PITEN	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PITC_PITEN /;"	d
AT91C_PITC_PITEN	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PITC_PITEN /;"	d
AT91C_PITC_PITEN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PITC_PITEN /;"	d
AT91C_PITC_PITEN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PITC_PITEN /;"	d
AT91C_PITC_PITEN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PITC_PITEN /;"	d
AT91C_PITC_PITEN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PITC_PITEN /;"	d
AT91C_PITC_PITIEN	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PITC_PITIEN /;"	d
AT91C_PITC_PITIEN	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PITC_PITIEN /;"	d
AT91C_PITC_PITIEN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PITC_PITIEN /;"	d
AT91C_PITC_PITIEN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PITC_PITIEN /;"	d
AT91C_PITC_PITIEN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PITC_PITIEN /;"	d
AT91C_PITC_PITIEN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PITC_PITIEN /;"	d
AT91C_PITC_PITS	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PITC_PITS /;"	d
AT91C_PITC_PITS	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PITC_PITS /;"	d
AT91C_PITC_PITS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PITC_PITS /;"	d
AT91C_PITC_PITS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PITC_PITS /;"	d
AT91C_PITC_PITS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PITC_PITS /;"	d
AT91C_PITC_PITS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PITC_PITS /;"	d
AT91C_PITC_PIV	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PITC_PIV /;"	d
AT91C_PITC_PIV	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PITC_PIV /;"	d
AT91C_PITC_PIV	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PITC_PIV /;"	d
AT91C_PITC_PIV	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PITC_PIV /;"	d
AT91C_PITC_PIV	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PITC_PIV /;"	d
AT91C_PITC_PIV	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PITC_PIV /;"	d
AT91C_PITC_PIVR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PITC_PIVR /;"	d
AT91C_PITC_PIVR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PITC_PIVR /;"	d
AT91C_PITC_PIVR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_PITC_PIVR /;"	d
AT91C_PITC_PIVR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_PITC_PIVR /;"	d
AT91C_PITC_PIVR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PITC_PIVR /;"	d
AT91C_PITC_PIVR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PITC_PIVR /;"	d
AT91C_PITC_PIVR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PITC_PIVR /;"	d
AT91C_PITC_PIVR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PITC_PIVR /;"	d
AT91C_PMC_CSS	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PMC_CSS /;"	d
AT91C_PMC_CSS	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PMC_CSS /;"	d
AT91C_PMC_CSS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_PMC_CSS /;"	d
AT91C_PMC_CSS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_PMC_CSS /;"	d
AT91C_PMC_CSS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PMC_CSS /;"	d
AT91C_PMC_CSS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PMC_CSS /;"	d
AT91C_PMC_CSS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PMC_CSS /;"	d
AT91C_PMC_CSS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PMC_CSS /;"	d
AT91C_PMC_CSS_MAIN_CLK	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_PMC_CSS_MAIN_CLK /;"	d
AT91C_PMC_CSS_MAIN_CLK	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_PMC_CSS_MAIN_CLK /;"	d
AT91C_PMC_CSS_MAIN_CLK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_PMC_CSS_MAIN_CLK /;"	d
AT91C_PMC_CSS_MAIN_CLK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_PMC_CSS_MAIN_CLK /;"	d
AT91C_PMC_CSS_MAIN_CLK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_PMC_CSS_MAIN_CLK /;"	d
AT91C_PMC_CSS_MAIN_CLK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_PMC_CSS_MAIN_CLK /;"	d
AT91C_PMC_CSS_MAIN_CLK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_PMC_CSS_MAIN_CLK /;"	d
AT91C_PMC_CSS_MAIN_CLK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_PMC_CSS_MAIN_CLK /;"	d
AT91C_PMC_CSS_PLL_CLK	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_PMC_CSS_PLL_CLK /;"	d
AT91C_PMC_CSS_PLL_CLK	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_PMC_CSS_PLL_CLK /;"	d
AT91C_PMC_CSS_PLL_CLK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_PMC_CSS_PLL_CLK /;"	d
AT91C_PMC_CSS_PLL_CLK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_PMC_CSS_PLL_CLK /;"	d
AT91C_PMC_CSS_PLL_CLK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_PMC_CSS_PLL_CLK /;"	d
AT91C_PMC_CSS_PLL_CLK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_PMC_CSS_PLL_CLK /;"	d
AT91C_PMC_CSS_PLL_CLK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_PMC_CSS_PLL_CLK /;"	d
AT91C_PMC_CSS_PLL_CLK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_PMC_CSS_PLL_CLK /;"	d
AT91C_PMC_CSS_SLOW_CLK	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_PMC_CSS_SLOW_CLK /;"	d
AT91C_PMC_CSS_SLOW_CLK	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_PMC_CSS_SLOW_CLK /;"	d
AT91C_PMC_CSS_SLOW_CLK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_PMC_CSS_SLOW_CLK /;"	d
AT91C_PMC_CSS_SLOW_CLK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_PMC_CSS_SLOW_CLK /;"	d
AT91C_PMC_CSS_SLOW_CLK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_PMC_CSS_SLOW_CLK /;"	d
AT91C_PMC_CSS_SLOW_CLK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_PMC_CSS_SLOW_CLK /;"	d
AT91C_PMC_CSS_SLOW_CLK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_PMC_CSS_SLOW_CLK /;"	d
AT91C_PMC_CSS_SLOW_CLK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_PMC_CSS_SLOW_CLK /;"	d
AT91C_PMC_IDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PMC_IDR /;"	d
AT91C_PMC_IDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PMC_IDR /;"	d
AT91C_PMC_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_PMC_IDR /;"	d
AT91C_PMC_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_PMC_IDR /;"	d
AT91C_PMC_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PMC_IDR /;"	d
AT91C_PMC_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PMC_IDR /;"	d
AT91C_PMC_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PMC_IDR /;"	d
AT91C_PMC_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PMC_IDR /;"	d
AT91C_PMC_IER	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PMC_IER /;"	d
AT91C_PMC_IER	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PMC_IER /;"	d
AT91C_PMC_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_PMC_IER /;"	d
AT91C_PMC_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_PMC_IER /;"	d
AT91C_PMC_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PMC_IER /;"	d
AT91C_PMC_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PMC_IER /;"	d
AT91C_PMC_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PMC_IER /;"	d
AT91C_PMC_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PMC_IER /;"	d
AT91C_PMC_IMR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PMC_IMR /;"	d
AT91C_PMC_IMR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PMC_IMR /;"	d
AT91C_PMC_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_PMC_IMR /;"	d
AT91C_PMC_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_PMC_IMR /;"	d
AT91C_PMC_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PMC_IMR /;"	d
AT91C_PMC_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PMC_IMR /;"	d
AT91C_PMC_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PMC_IMR /;"	d
AT91C_PMC_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PMC_IMR /;"	d
AT91C_PMC_LOCK	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PMC_LOCK /;"	d
AT91C_PMC_LOCK	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PMC_LOCK /;"	d
AT91C_PMC_LOCK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_PMC_LOCK /;"	d
AT91C_PMC_LOCK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_PMC_LOCK /;"	d
AT91C_PMC_LOCK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PMC_LOCK /;"	d
AT91C_PMC_LOCK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PMC_LOCK /;"	d
AT91C_PMC_LOCK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PMC_LOCK /;"	d
AT91C_PMC_LOCK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PMC_LOCK /;"	d
AT91C_PMC_MCFR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PMC_MCFR /;"	d
AT91C_PMC_MCFR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PMC_MCFR /;"	d
AT91C_PMC_MCFR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_PMC_MCFR /;"	d
AT91C_PMC_MCFR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_PMC_MCFR /;"	d
AT91C_PMC_MCFR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PMC_MCFR /;"	d
AT91C_PMC_MCFR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PMC_MCFR /;"	d
AT91C_PMC_MCFR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PMC_MCFR /;"	d
AT91C_PMC_MCFR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PMC_MCFR /;"	d
AT91C_PMC_MCKR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PMC_MCKR /;"	d
AT91C_PMC_MCKR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PMC_MCKR /;"	d
AT91C_PMC_MCKR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_PMC_MCKR /;"	d
AT91C_PMC_MCKR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_PMC_MCKR /;"	d
AT91C_PMC_MCKR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PMC_MCKR /;"	d
AT91C_PMC_MCKR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PMC_MCKR /;"	d
AT91C_PMC_MCKR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PMC_MCKR /;"	d
AT91C_PMC_MCKR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PMC_MCKR /;"	d
AT91C_PMC_MCKRDY	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PMC_MCKRDY /;"	d
AT91C_PMC_MCKRDY	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PMC_MCKRDY /;"	d
AT91C_PMC_MCKRDY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_PMC_MCKRDY /;"	d
AT91C_PMC_MCKRDY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_PMC_MCKRDY /;"	d
AT91C_PMC_MCKRDY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PMC_MCKRDY /;"	d
AT91C_PMC_MCKRDY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PMC_MCKRDY /;"	d
AT91C_PMC_MCKRDY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PMC_MCKRDY /;"	d
AT91C_PMC_MCKRDY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PMC_MCKRDY /;"	d
AT91C_PMC_MOR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PMC_MOR /;"	d
AT91C_PMC_MOR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PMC_MOR /;"	d
AT91C_PMC_MOR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_PMC_MOR /;"	d
AT91C_PMC_MOR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_PMC_MOR /;"	d
AT91C_PMC_MOR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PMC_MOR /;"	d
AT91C_PMC_MOR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PMC_MOR /;"	d
AT91C_PMC_MOR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PMC_MOR /;"	d
AT91C_PMC_MOR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PMC_MOR /;"	d
AT91C_PMC_MOSCS	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PMC_MOSCS /;"	d
AT91C_PMC_MOSCS	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PMC_MOSCS /;"	d
AT91C_PMC_MOSCS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_PMC_MOSCS /;"	d
AT91C_PMC_MOSCS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_PMC_MOSCS /;"	d
AT91C_PMC_MOSCS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PMC_MOSCS /;"	d
AT91C_PMC_MOSCS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PMC_MOSCS /;"	d
AT91C_PMC_MOSCS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PMC_MOSCS /;"	d
AT91C_PMC_MOSCS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PMC_MOSCS /;"	d
AT91C_PMC_PCDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PMC_PCDR /;"	d
AT91C_PMC_PCDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PMC_PCDR /;"	d
AT91C_PMC_PCDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_PMC_PCDR /;"	d
AT91C_PMC_PCDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_PMC_PCDR /;"	d
AT91C_PMC_PCDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PMC_PCDR /;"	d
AT91C_PMC_PCDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PMC_PCDR /;"	d
AT91C_PMC_PCDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PMC_PCDR /;"	d
AT91C_PMC_PCDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PMC_PCDR /;"	d
AT91C_PMC_PCER	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PMC_PCER /;"	d
AT91C_PMC_PCER	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PMC_PCER /;"	d
AT91C_PMC_PCER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_PMC_PCER /;"	d
AT91C_PMC_PCER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_PMC_PCER /;"	d
AT91C_PMC_PCER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PMC_PCER /;"	d
AT91C_PMC_PCER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PMC_PCER /;"	d
AT91C_PMC_PCER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PMC_PCER /;"	d
AT91C_PMC_PCER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PMC_PCER /;"	d
AT91C_PMC_PCK	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PMC_PCK /;"	d
AT91C_PMC_PCK	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PMC_PCK /;"	d
AT91C_PMC_PCK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_PMC_PCK /;"	d
AT91C_PMC_PCK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_PMC_PCK /;"	d
AT91C_PMC_PCK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PMC_PCK /;"	d
AT91C_PMC_PCK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PMC_PCK /;"	d
AT91C_PMC_PCK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PMC_PCK /;"	d
AT91C_PMC_PCK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PMC_PCK /;"	d
AT91C_PMC_PCK0	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PMC_PCK0 /;"	d
AT91C_PMC_PCK0	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PMC_PCK0 /;"	d
AT91C_PMC_PCK0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_PMC_PCK0 /;"	d
AT91C_PMC_PCK0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_PMC_PCK0 /;"	d
AT91C_PMC_PCK0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PMC_PCK0 /;"	d
AT91C_PMC_PCK0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PMC_PCK0 /;"	d
AT91C_PMC_PCK0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PMC_PCK0 /;"	d
AT91C_PMC_PCK0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PMC_PCK0 /;"	d
AT91C_PMC_PCK0RDY	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PMC_PCK0RDY /;"	d
AT91C_PMC_PCK0RDY	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PMC_PCK0RDY /;"	d
AT91C_PMC_PCK0RDY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_PMC_PCK0RDY /;"	d
AT91C_PMC_PCK0RDY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_PMC_PCK0RDY /;"	d
AT91C_PMC_PCK0RDY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PMC_PCK0RDY /;"	d
AT91C_PMC_PCK0RDY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PMC_PCK0RDY /;"	d
AT91C_PMC_PCK0RDY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PMC_PCK0RDY /;"	d
AT91C_PMC_PCK0RDY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PMC_PCK0RDY /;"	d
AT91C_PMC_PCK1	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PMC_PCK1 /;"	d
AT91C_PMC_PCK1	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PMC_PCK1 /;"	d
AT91C_PMC_PCK1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_PMC_PCK1 /;"	d
AT91C_PMC_PCK1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_PMC_PCK1 /;"	d
AT91C_PMC_PCK1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PMC_PCK1 /;"	d
AT91C_PMC_PCK1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PMC_PCK1 /;"	d
AT91C_PMC_PCK1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PMC_PCK1 /;"	d
AT91C_PMC_PCK1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PMC_PCK1 /;"	d
AT91C_PMC_PCK1RDY	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PMC_PCK1RDY /;"	d
AT91C_PMC_PCK1RDY	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PMC_PCK1RDY /;"	d
AT91C_PMC_PCK1RDY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_PMC_PCK1RDY /;"	d
AT91C_PMC_PCK1RDY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_PMC_PCK1RDY /;"	d
AT91C_PMC_PCK1RDY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PMC_PCK1RDY /;"	d
AT91C_PMC_PCK1RDY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PMC_PCK1RDY /;"	d
AT91C_PMC_PCK1RDY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PMC_PCK1RDY /;"	d
AT91C_PMC_PCK1RDY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PMC_PCK1RDY /;"	d
AT91C_PMC_PCK2	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PMC_PCK2 /;"	d
AT91C_PMC_PCK2	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PMC_PCK2 /;"	d
AT91C_PMC_PCK2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_PMC_PCK2 /;"	d
AT91C_PMC_PCK2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_PMC_PCK2 /;"	d
AT91C_PMC_PCK2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PMC_PCK2 /;"	d
AT91C_PMC_PCK2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PMC_PCK2 /;"	d
AT91C_PMC_PCK2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PMC_PCK2 /;"	d
AT91C_PMC_PCK2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PMC_PCK2 /;"	d
AT91C_PMC_PCK2RDY	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PMC_PCK2RDY /;"	d
AT91C_PMC_PCK2RDY	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PMC_PCK2RDY /;"	d
AT91C_PMC_PCK2RDY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_PMC_PCK2RDY /;"	d
AT91C_PMC_PCK2RDY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_PMC_PCK2RDY /;"	d
AT91C_PMC_PCK2RDY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PMC_PCK2RDY /;"	d
AT91C_PMC_PCK2RDY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PMC_PCK2RDY /;"	d
AT91C_PMC_PCK2RDY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PMC_PCK2RDY /;"	d
AT91C_PMC_PCK2RDY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PMC_PCK2RDY /;"	d
AT91C_PMC_PCK3	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PMC_PCK3 /;"	d
AT91C_PMC_PCK3	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PMC_PCK3 /;"	d
AT91C_PMC_PCK3	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_PMC_PCK3 /;"	d
AT91C_PMC_PCK3	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_PMC_PCK3 /;"	d
AT91C_PMC_PCK3	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PMC_PCK3 /;"	d
AT91C_PMC_PCK3	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PMC_PCK3 /;"	d
AT91C_PMC_PCK3	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PMC_PCK3 /;"	d
AT91C_PMC_PCK3	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PMC_PCK3 /;"	d
AT91C_PMC_PCK3RDY	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PMC_PCK3RDY /;"	d
AT91C_PMC_PCK3RDY	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PMC_PCK3RDY /;"	d
AT91C_PMC_PCK3RDY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_PMC_PCK3RDY /;"	d
AT91C_PMC_PCK3RDY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_PMC_PCK3RDY /;"	d
AT91C_PMC_PCK3RDY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PMC_PCK3RDY /;"	d
AT91C_PMC_PCK3RDY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PMC_PCK3RDY /;"	d
AT91C_PMC_PCK3RDY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PMC_PCK3RDY /;"	d
AT91C_PMC_PCK3RDY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PMC_PCK3RDY /;"	d
AT91C_PMC_PCKR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PMC_PCKR /;"	d
AT91C_PMC_PCKR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PMC_PCKR /;"	d
AT91C_PMC_PCKR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_PMC_PCKR /;"	d
AT91C_PMC_PCKR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_PMC_PCKR /;"	d
AT91C_PMC_PCKR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PMC_PCKR /;"	d
AT91C_PMC_PCKR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PMC_PCKR /;"	d
AT91C_PMC_PCKR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PMC_PCKR /;"	d
AT91C_PMC_PCKR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PMC_PCKR /;"	d
AT91C_PMC_PCSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PMC_PCSR /;"	d
AT91C_PMC_PCSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PMC_PCSR /;"	d
AT91C_PMC_PCSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_PMC_PCSR /;"	d
AT91C_PMC_PCSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_PMC_PCSR /;"	d
AT91C_PMC_PCSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PMC_PCSR /;"	d
AT91C_PMC_PCSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PMC_PCSR /;"	d
AT91C_PMC_PCSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PMC_PCSR /;"	d
AT91C_PMC_PCSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PMC_PCSR /;"	d
AT91C_PMC_PLLR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PMC_PLLR /;"	d
AT91C_PMC_PLLR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PMC_PLLR /;"	d
AT91C_PMC_PLLR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_PMC_PLLR /;"	d
AT91C_PMC_PLLR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_PMC_PLLR /;"	d
AT91C_PMC_PLLR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PMC_PLLR /;"	d
AT91C_PMC_PLLR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PMC_PLLR /;"	d
AT91C_PMC_PLLR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PMC_PLLR /;"	d
AT91C_PMC_PLLR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PMC_PLLR /;"	d
AT91C_PMC_PRES	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PMC_PRES /;"	d
AT91C_PMC_PRES	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PMC_PRES /;"	d
AT91C_PMC_PRES	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_PMC_PRES /;"	d
AT91C_PMC_PRES	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_PMC_PRES /;"	d
AT91C_PMC_PRES	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PMC_PRES /;"	d
AT91C_PMC_PRES	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PMC_PRES /;"	d
AT91C_PMC_PRES	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PMC_PRES /;"	d
AT91C_PMC_PRES	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PMC_PRES /;"	d
AT91C_PMC_PRES_CLK	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_PMC_PRES_CLK /;"	d
AT91C_PMC_PRES_CLK	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_PMC_PRES_CLK /;"	d
AT91C_PMC_PRES_CLK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_PMC_PRES_CLK /;"	d
AT91C_PMC_PRES_CLK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_PMC_PRES_CLK /;"	d
AT91C_PMC_PRES_CLK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_PMC_PRES_CLK /;"	d
AT91C_PMC_PRES_CLK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_PMC_PRES_CLK /;"	d
AT91C_PMC_PRES_CLK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_PMC_PRES_CLK /;"	d
AT91C_PMC_PRES_CLK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_PMC_PRES_CLK /;"	d
AT91C_PMC_PRES_CLK_16	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_PMC_PRES_CLK_16 /;"	d
AT91C_PMC_PRES_CLK_16	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_PMC_PRES_CLK_16 /;"	d
AT91C_PMC_PRES_CLK_16	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_PMC_PRES_CLK_16 /;"	d
AT91C_PMC_PRES_CLK_16	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_PMC_PRES_CLK_16 /;"	d
AT91C_PMC_PRES_CLK_16	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_PMC_PRES_CLK_16 /;"	d
AT91C_PMC_PRES_CLK_16	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_PMC_PRES_CLK_16 /;"	d
AT91C_PMC_PRES_CLK_16	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_PMC_PRES_CLK_16 /;"	d
AT91C_PMC_PRES_CLK_16	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_PMC_PRES_CLK_16 /;"	d
AT91C_PMC_PRES_CLK_2	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_PMC_PRES_CLK_2 /;"	d
AT91C_PMC_PRES_CLK_2	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_PMC_PRES_CLK_2 /;"	d
AT91C_PMC_PRES_CLK_2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_PMC_PRES_CLK_2 /;"	d
AT91C_PMC_PRES_CLK_2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_PMC_PRES_CLK_2 /;"	d
AT91C_PMC_PRES_CLK_2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_PMC_PRES_CLK_2 /;"	d
AT91C_PMC_PRES_CLK_2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_PMC_PRES_CLK_2 /;"	d
AT91C_PMC_PRES_CLK_2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_PMC_PRES_CLK_2 /;"	d
AT91C_PMC_PRES_CLK_2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_PMC_PRES_CLK_2 /;"	d
AT91C_PMC_PRES_CLK_32	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_PMC_PRES_CLK_32 /;"	d
AT91C_PMC_PRES_CLK_32	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_PMC_PRES_CLK_32 /;"	d
AT91C_PMC_PRES_CLK_32	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_PMC_PRES_CLK_32 /;"	d
AT91C_PMC_PRES_CLK_32	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_PMC_PRES_CLK_32 /;"	d
AT91C_PMC_PRES_CLK_32	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_PMC_PRES_CLK_32 /;"	d
AT91C_PMC_PRES_CLK_32	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_PMC_PRES_CLK_32 /;"	d
AT91C_PMC_PRES_CLK_32	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_PMC_PRES_CLK_32 /;"	d
AT91C_PMC_PRES_CLK_32	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_PMC_PRES_CLK_32 /;"	d
AT91C_PMC_PRES_CLK_4	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_PMC_PRES_CLK_4 /;"	d
AT91C_PMC_PRES_CLK_4	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_PMC_PRES_CLK_4 /;"	d
AT91C_PMC_PRES_CLK_4	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_PMC_PRES_CLK_4 /;"	d
AT91C_PMC_PRES_CLK_4	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_PMC_PRES_CLK_4 /;"	d
AT91C_PMC_PRES_CLK_4	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_PMC_PRES_CLK_4 /;"	d
AT91C_PMC_PRES_CLK_4	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_PMC_PRES_CLK_4 /;"	d
AT91C_PMC_PRES_CLK_4	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_PMC_PRES_CLK_4 /;"	d
AT91C_PMC_PRES_CLK_4	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_PMC_PRES_CLK_4 /;"	d
AT91C_PMC_PRES_CLK_64	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_PMC_PRES_CLK_64 /;"	d
AT91C_PMC_PRES_CLK_64	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_PMC_PRES_CLK_64 /;"	d
AT91C_PMC_PRES_CLK_64	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_PMC_PRES_CLK_64 /;"	d
AT91C_PMC_PRES_CLK_64	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_PMC_PRES_CLK_64 /;"	d
AT91C_PMC_PRES_CLK_64	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_PMC_PRES_CLK_64 /;"	d
AT91C_PMC_PRES_CLK_64	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_PMC_PRES_CLK_64 /;"	d
AT91C_PMC_PRES_CLK_64	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_PMC_PRES_CLK_64 /;"	d
AT91C_PMC_PRES_CLK_64	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_PMC_PRES_CLK_64 /;"	d
AT91C_PMC_PRES_CLK_8	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_PMC_PRES_CLK_8 /;"	d
AT91C_PMC_PRES_CLK_8	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_PMC_PRES_CLK_8 /;"	d
AT91C_PMC_PRES_CLK_8	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_PMC_PRES_CLK_8 /;"	d
AT91C_PMC_PRES_CLK_8	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_PMC_PRES_CLK_8 /;"	d
AT91C_PMC_PRES_CLK_8	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_PMC_PRES_CLK_8 /;"	d
AT91C_PMC_PRES_CLK_8	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_PMC_PRES_CLK_8 /;"	d
AT91C_PMC_PRES_CLK_8	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_PMC_PRES_CLK_8 /;"	d
AT91C_PMC_PRES_CLK_8	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_PMC_PRES_CLK_8 /;"	d
AT91C_PMC_SCDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PMC_SCDR /;"	d
AT91C_PMC_SCDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PMC_SCDR /;"	d
AT91C_PMC_SCDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_PMC_SCDR /;"	d
AT91C_PMC_SCDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_PMC_SCDR /;"	d
AT91C_PMC_SCDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PMC_SCDR /;"	d
AT91C_PMC_SCDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PMC_SCDR /;"	d
AT91C_PMC_SCDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PMC_SCDR /;"	d
AT91C_PMC_SCDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PMC_SCDR /;"	d
AT91C_PMC_SCER	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PMC_SCER /;"	d
AT91C_PMC_SCER	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PMC_SCER /;"	d
AT91C_PMC_SCER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_PMC_SCER /;"	d
AT91C_PMC_SCER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_PMC_SCER /;"	d
AT91C_PMC_SCER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PMC_SCER /;"	d
AT91C_PMC_SCER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PMC_SCER /;"	d
AT91C_PMC_SCER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PMC_SCER /;"	d
AT91C_PMC_SCER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PMC_SCER /;"	d
AT91C_PMC_SCSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PMC_SCSR /;"	d
AT91C_PMC_SCSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PMC_SCSR /;"	d
AT91C_PMC_SCSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_PMC_SCSR /;"	d
AT91C_PMC_SCSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_PMC_SCSR /;"	d
AT91C_PMC_SCSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PMC_SCSR /;"	d
AT91C_PMC_SCSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PMC_SCSR /;"	d
AT91C_PMC_SCSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PMC_SCSR /;"	d
AT91C_PMC_SCSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PMC_SCSR /;"	d
AT91C_PMC_SR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PMC_SR /;"	d
AT91C_PMC_SR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PMC_SR /;"	d
AT91C_PMC_SR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_PMC_SR /;"	d
AT91C_PMC_SR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_PMC_SR /;"	d
AT91C_PMC_SR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PMC_SR /;"	d
AT91C_PMC_SR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PMC_SR /;"	d
AT91C_PMC_SR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PMC_SR /;"	d
AT91C_PMC_SR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PMC_SR /;"	d
AT91C_PMC_UDP	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PMC_UDP /;"	d
AT91C_PMC_UDP	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PMC_UDP /;"	d
AT91C_PMC_UDP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_PMC_UDP /;"	d
AT91C_PMC_UDP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_PMC_UDP /;"	d
AT91C_PMC_UDP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PMC_UDP /;"	d
AT91C_PMC_UDP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PMC_UDP /;"	d
AT91C_PMC_UDP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PMC_UDP /;"	d
AT91C_PMC_UDP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PMC_UDP /;"	d
AT91C_PWMC_CALG	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PWMC_CALG /;"	d
AT91C_PWMC_CALG	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PWMC_CALG /;"	d
AT91C_PWMC_CALG	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_PWMC_CALG /;"	d
AT91C_PWMC_CALG	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_PWMC_CALG /;"	d
AT91C_PWMC_CALG	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PWMC_CALG /;"	d
AT91C_PWMC_CALG	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PWMC_CALG /;"	d
AT91C_PWMC_CALG	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PWMC_CALG /;"	d
AT91C_PWMC_CALG	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PWMC_CALG /;"	d
AT91C_PWMC_CCNT	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PWMC_CCNT /;"	d
AT91C_PWMC_CCNT	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PWMC_CCNT /;"	d
AT91C_PWMC_CCNT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_PWMC_CCNT /;"	d
AT91C_PWMC_CCNT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_PWMC_CCNT /;"	d
AT91C_PWMC_CCNT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PWMC_CCNT /;"	d
AT91C_PWMC_CCNT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PWMC_CCNT /;"	d
AT91C_PWMC_CCNT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PWMC_CCNT /;"	d
AT91C_PWMC_CCNT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PWMC_CCNT /;"	d
AT91C_PWMC_CDTY	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PWMC_CDTY /;"	d
AT91C_PWMC_CDTY	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PWMC_CDTY /;"	d
AT91C_PWMC_CDTY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_PWMC_CDTY /;"	d
AT91C_PWMC_CDTY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_PWMC_CDTY /;"	d
AT91C_PWMC_CDTY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PWMC_CDTY /;"	d
AT91C_PWMC_CDTY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PWMC_CDTY /;"	d
AT91C_PWMC_CDTY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PWMC_CDTY /;"	d
AT91C_PWMC_CDTY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PWMC_CDTY /;"	d
AT91C_PWMC_CH0_CCNTR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PWMC_CH0_CCNTR /;"	d
AT91C_PWMC_CH0_CCNTR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PWMC_CH0_CCNTR /;"	d
AT91C_PWMC_CH0_CCNTR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PWMC_CH0_CCNTR /;"	d
AT91C_PWMC_CH0_CCNTR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PWMC_CH0_CCNTR /;"	d
AT91C_PWMC_CH0_CCNTR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PWMC_CH0_CCNTR /;"	d
AT91C_PWMC_CH0_CCNTR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PWMC_CH0_CCNTR /;"	d
AT91C_PWMC_CH0_CDTYR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PWMC_CH0_CDTYR /;"	d
AT91C_PWMC_CH0_CDTYR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PWMC_CH0_CDTYR /;"	d
AT91C_PWMC_CH0_CDTYR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PWMC_CH0_CDTYR /;"	d
AT91C_PWMC_CH0_CDTYR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PWMC_CH0_CDTYR /;"	d
AT91C_PWMC_CH0_CDTYR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PWMC_CH0_CDTYR /;"	d
AT91C_PWMC_CH0_CDTYR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PWMC_CH0_CDTYR /;"	d
AT91C_PWMC_CH0_CMR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PWMC_CH0_CMR /;"	d
AT91C_PWMC_CH0_CMR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PWMC_CH0_CMR /;"	d
AT91C_PWMC_CH0_CMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PWMC_CH0_CMR /;"	d
AT91C_PWMC_CH0_CMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PWMC_CH0_CMR /;"	d
AT91C_PWMC_CH0_CMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PWMC_CH0_CMR /;"	d
AT91C_PWMC_CH0_CMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PWMC_CH0_CMR /;"	d
AT91C_PWMC_CH0_CPRDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PWMC_CH0_CPRDR /;"	d
AT91C_PWMC_CH0_CPRDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PWMC_CH0_CPRDR /;"	d
AT91C_PWMC_CH0_CPRDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PWMC_CH0_CPRDR /;"	d
AT91C_PWMC_CH0_CPRDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PWMC_CH0_CPRDR /;"	d
AT91C_PWMC_CH0_CPRDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PWMC_CH0_CPRDR /;"	d
AT91C_PWMC_CH0_CPRDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PWMC_CH0_CPRDR /;"	d
AT91C_PWMC_CH0_CUPDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PWMC_CH0_CUPDR /;"	d
AT91C_PWMC_CH0_CUPDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PWMC_CH0_CUPDR /;"	d
AT91C_PWMC_CH0_CUPDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PWMC_CH0_CUPDR /;"	d
AT91C_PWMC_CH0_CUPDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PWMC_CH0_CUPDR /;"	d
AT91C_PWMC_CH0_CUPDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PWMC_CH0_CUPDR /;"	d
AT91C_PWMC_CH0_CUPDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PWMC_CH0_CUPDR /;"	d
AT91C_PWMC_CH0_Reserved	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PWMC_CH0_Reserved /;"	d
AT91C_PWMC_CH0_Reserved	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PWMC_CH0_Reserved /;"	d
AT91C_PWMC_CH0_Reserved	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PWMC_CH0_Reserved /;"	d
AT91C_PWMC_CH0_Reserved	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PWMC_CH0_Reserved /;"	d
AT91C_PWMC_CH0_Reserved	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PWMC_CH0_Reserved /;"	d
AT91C_PWMC_CH0_Reserved	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PWMC_CH0_Reserved /;"	d
AT91C_PWMC_CH1_CCNTR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PWMC_CH1_CCNTR /;"	d
AT91C_PWMC_CH1_CCNTR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PWMC_CH1_CCNTR /;"	d
AT91C_PWMC_CH1_CCNTR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PWMC_CH1_CCNTR /;"	d
AT91C_PWMC_CH1_CCNTR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PWMC_CH1_CCNTR /;"	d
AT91C_PWMC_CH1_CCNTR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PWMC_CH1_CCNTR /;"	d
AT91C_PWMC_CH1_CCNTR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PWMC_CH1_CCNTR /;"	d
AT91C_PWMC_CH1_CDTYR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PWMC_CH1_CDTYR /;"	d
AT91C_PWMC_CH1_CDTYR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PWMC_CH1_CDTYR /;"	d
AT91C_PWMC_CH1_CDTYR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PWMC_CH1_CDTYR /;"	d
AT91C_PWMC_CH1_CDTYR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PWMC_CH1_CDTYR /;"	d
AT91C_PWMC_CH1_CDTYR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PWMC_CH1_CDTYR /;"	d
AT91C_PWMC_CH1_CDTYR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PWMC_CH1_CDTYR /;"	d
AT91C_PWMC_CH1_CMR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PWMC_CH1_CMR /;"	d
AT91C_PWMC_CH1_CMR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PWMC_CH1_CMR /;"	d
AT91C_PWMC_CH1_CMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PWMC_CH1_CMR /;"	d
AT91C_PWMC_CH1_CMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PWMC_CH1_CMR /;"	d
AT91C_PWMC_CH1_CMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PWMC_CH1_CMR /;"	d
AT91C_PWMC_CH1_CMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PWMC_CH1_CMR /;"	d
AT91C_PWMC_CH1_CPRDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PWMC_CH1_CPRDR /;"	d
AT91C_PWMC_CH1_CPRDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PWMC_CH1_CPRDR /;"	d
AT91C_PWMC_CH1_CPRDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PWMC_CH1_CPRDR /;"	d
AT91C_PWMC_CH1_CPRDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PWMC_CH1_CPRDR /;"	d
AT91C_PWMC_CH1_CPRDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PWMC_CH1_CPRDR /;"	d
AT91C_PWMC_CH1_CPRDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PWMC_CH1_CPRDR /;"	d
AT91C_PWMC_CH1_CUPDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PWMC_CH1_CUPDR /;"	d
AT91C_PWMC_CH1_CUPDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PWMC_CH1_CUPDR /;"	d
AT91C_PWMC_CH1_CUPDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PWMC_CH1_CUPDR /;"	d
AT91C_PWMC_CH1_CUPDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PWMC_CH1_CUPDR /;"	d
AT91C_PWMC_CH1_CUPDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PWMC_CH1_CUPDR /;"	d
AT91C_PWMC_CH1_CUPDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PWMC_CH1_CUPDR /;"	d
AT91C_PWMC_CH1_Reserved	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PWMC_CH1_Reserved /;"	d
AT91C_PWMC_CH1_Reserved	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PWMC_CH1_Reserved /;"	d
AT91C_PWMC_CH1_Reserved	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PWMC_CH1_Reserved /;"	d
AT91C_PWMC_CH1_Reserved	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PWMC_CH1_Reserved /;"	d
AT91C_PWMC_CH1_Reserved	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PWMC_CH1_Reserved /;"	d
AT91C_PWMC_CH1_Reserved	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PWMC_CH1_Reserved /;"	d
AT91C_PWMC_CH2_CCNTR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PWMC_CH2_CCNTR /;"	d
AT91C_PWMC_CH2_CCNTR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PWMC_CH2_CCNTR /;"	d
AT91C_PWMC_CH2_CCNTR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PWMC_CH2_CCNTR /;"	d
AT91C_PWMC_CH2_CCNTR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PWMC_CH2_CCNTR /;"	d
AT91C_PWMC_CH2_CCNTR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PWMC_CH2_CCNTR /;"	d
AT91C_PWMC_CH2_CCNTR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PWMC_CH2_CCNTR /;"	d
AT91C_PWMC_CH2_CDTYR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PWMC_CH2_CDTYR /;"	d
AT91C_PWMC_CH2_CDTYR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PWMC_CH2_CDTYR /;"	d
AT91C_PWMC_CH2_CDTYR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PWMC_CH2_CDTYR /;"	d
AT91C_PWMC_CH2_CDTYR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PWMC_CH2_CDTYR /;"	d
AT91C_PWMC_CH2_CDTYR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PWMC_CH2_CDTYR /;"	d
AT91C_PWMC_CH2_CDTYR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PWMC_CH2_CDTYR /;"	d
AT91C_PWMC_CH2_CMR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PWMC_CH2_CMR /;"	d
AT91C_PWMC_CH2_CMR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PWMC_CH2_CMR /;"	d
AT91C_PWMC_CH2_CMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PWMC_CH2_CMR /;"	d
AT91C_PWMC_CH2_CMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PWMC_CH2_CMR /;"	d
AT91C_PWMC_CH2_CMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PWMC_CH2_CMR /;"	d
AT91C_PWMC_CH2_CMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PWMC_CH2_CMR /;"	d
AT91C_PWMC_CH2_CPRDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PWMC_CH2_CPRDR /;"	d
AT91C_PWMC_CH2_CPRDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PWMC_CH2_CPRDR /;"	d
AT91C_PWMC_CH2_CPRDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PWMC_CH2_CPRDR /;"	d
AT91C_PWMC_CH2_CPRDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PWMC_CH2_CPRDR /;"	d
AT91C_PWMC_CH2_CPRDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PWMC_CH2_CPRDR /;"	d
AT91C_PWMC_CH2_CPRDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PWMC_CH2_CPRDR /;"	d
AT91C_PWMC_CH2_CUPDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PWMC_CH2_CUPDR /;"	d
AT91C_PWMC_CH2_CUPDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PWMC_CH2_CUPDR /;"	d
AT91C_PWMC_CH2_CUPDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PWMC_CH2_CUPDR /;"	d
AT91C_PWMC_CH2_CUPDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PWMC_CH2_CUPDR /;"	d
AT91C_PWMC_CH2_CUPDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PWMC_CH2_CUPDR /;"	d
AT91C_PWMC_CH2_CUPDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PWMC_CH2_CUPDR /;"	d
AT91C_PWMC_CH2_Reserved	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PWMC_CH2_Reserved /;"	d
AT91C_PWMC_CH2_Reserved	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PWMC_CH2_Reserved /;"	d
AT91C_PWMC_CH2_Reserved	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PWMC_CH2_Reserved /;"	d
AT91C_PWMC_CH2_Reserved	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PWMC_CH2_Reserved /;"	d
AT91C_PWMC_CH2_Reserved	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PWMC_CH2_Reserved /;"	d
AT91C_PWMC_CH2_Reserved	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PWMC_CH2_Reserved /;"	d
AT91C_PWMC_CH3_CCNTR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PWMC_CH3_CCNTR /;"	d
AT91C_PWMC_CH3_CCNTR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PWMC_CH3_CCNTR /;"	d
AT91C_PWMC_CH3_CCNTR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PWMC_CH3_CCNTR /;"	d
AT91C_PWMC_CH3_CCNTR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PWMC_CH3_CCNTR /;"	d
AT91C_PWMC_CH3_CCNTR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PWMC_CH3_CCNTR /;"	d
AT91C_PWMC_CH3_CCNTR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PWMC_CH3_CCNTR /;"	d
AT91C_PWMC_CH3_CDTYR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PWMC_CH3_CDTYR /;"	d
AT91C_PWMC_CH3_CDTYR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PWMC_CH3_CDTYR /;"	d
AT91C_PWMC_CH3_CDTYR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PWMC_CH3_CDTYR /;"	d
AT91C_PWMC_CH3_CDTYR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PWMC_CH3_CDTYR /;"	d
AT91C_PWMC_CH3_CDTYR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PWMC_CH3_CDTYR /;"	d
AT91C_PWMC_CH3_CDTYR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PWMC_CH3_CDTYR /;"	d
AT91C_PWMC_CH3_CMR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PWMC_CH3_CMR /;"	d
AT91C_PWMC_CH3_CMR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PWMC_CH3_CMR /;"	d
AT91C_PWMC_CH3_CMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PWMC_CH3_CMR /;"	d
AT91C_PWMC_CH3_CMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PWMC_CH3_CMR /;"	d
AT91C_PWMC_CH3_CMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PWMC_CH3_CMR /;"	d
AT91C_PWMC_CH3_CMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PWMC_CH3_CMR /;"	d
AT91C_PWMC_CH3_CPRDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PWMC_CH3_CPRDR /;"	d
AT91C_PWMC_CH3_CPRDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PWMC_CH3_CPRDR /;"	d
AT91C_PWMC_CH3_CPRDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PWMC_CH3_CPRDR /;"	d
AT91C_PWMC_CH3_CPRDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PWMC_CH3_CPRDR /;"	d
AT91C_PWMC_CH3_CPRDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PWMC_CH3_CPRDR /;"	d
AT91C_PWMC_CH3_CPRDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PWMC_CH3_CPRDR /;"	d
AT91C_PWMC_CH3_CUPDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PWMC_CH3_CUPDR /;"	d
AT91C_PWMC_CH3_CUPDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PWMC_CH3_CUPDR /;"	d
AT91C_PWMC_CH3_CUPDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PWMC_CH3_CUPDR /;"	d
AT91C_PWMC_CH3_CUPDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PWMC_CH3_CUPDR /;"	d
AT91C_PWMC_CH3_CUPDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PWMC_CH3_CUPDR /;"	d
AT91C_PWMC_CH3_CUPDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PWMC_CH3_CUPDR /;"	d
AT91C_PWMC_CH3_Reserved	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PWMC_CH3_Reserved /;"	d
AT91C_PWMC_CH3_Reserved	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PWMC_CH3_Reserved /;"	d
AT91C_PWMC_CH3_Reserved	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PWMC_CH3_Reserved /;"	d
AT91C_PWMC_CH3_Reserved	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PWMC_CH3_Reserved /;"	d
AT91C_PWMC_CH3_Reserved	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PWMC_CH3_Reserved /;"	d
AT91C_PWMC_CH3_Reserved	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PWMC_CH3_Reserved /;"	d
AT91C_PWMC_CHID0	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PWMC_CHID0 /;"	d
AT91C_PWMC_CHID0	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PWMC_CHID0 /;"	d
AT91C_PWMC_CHID0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_PWMC_CHID0 /;"	d
AT91C_PWMC_CHID0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_PWMC_CHID0 /;"	d
AT91C_PWMC_CHID0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PWMC_CHID0 /;"	d
AT91C_PWMC_CHID0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PWMC_CHID0 /;"	d
AT91C_PWMC_CHID0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PWMC_CHID0 /;"	d
AT91C_PWMC_CHID0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PWMC_CHID0 /;"	d
AT91C_PWMC_CHID1	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PWMC_CHID1 /;"	d
AT91C_PWMC_CHID1	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PWMC_CHID1 /;"	d
AT91C_PWMC_CHID1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_PWMC_CHID1 /;"	d
AT91C_PWMC_CHID1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_PWMC_CHID1 /;"	d
AT91C_PWMC_CHID1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PWMC_CHID1 /;"	d
AT91C_PWMC_CHID1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PWMC_CHID1 /;"	d
AT91C_PWMC_CHID1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PWMC_CHID1 /;"	d
AT91C_PWMC_CHID1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PWMC_CHID1 /;"	d
AT91C_PWMC_CHID2	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PWMC_CHID2 /;"	d
AT91C_PWMC_CHID2	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PWMC_CHID2 /;"	d
AT91C_PWMC_CHID2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_PWMC_CHID2 /;"	d
AT91C_PWMC_CHID2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_PWMC_CHID2 /;"	d
AT91C_PWMC_CHID2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PWMC_CHID2 /;"	d
AT91C_PWMC_CHID2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PWMC_CHID2 /;"	d
AT91C_PWMC_CHID2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PWMC_CHID2 /;"	d
AT91C_PWMC_CHID2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PWMC_CHID2 /;"	d
AT91C_PWMC_CHID3	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PWMC_CHID3 /;"	d
AT91C_PWMC_CHID3	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PWMC_CHID3 /;"	d
AT91C_PWMC_CHID3	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_PWMC_CHID3 /;"	d
AT91C_PWMC_CHID3	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_PWMC_CHID3 /;"	d
AT91C_PWMC_CHID3	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PWMC_CHID3 /;"	d
AT91C_PWMC_CHID3	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PWMC_CHID3 /;"	d
AT91C_PWMC_CHID3	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PWMC_CHID3 /;"	d
AT91C_PWMC_CHID3	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PWMC_CHID3 /;"	d
AT91C_PWMC_CHID4	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_PWMC_CHID4 /;"	d
AT91C_PWMC_CHID4	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_PWMC_CHID4 /;"	d
AT91C_PWMC_CHID5	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_PWMC_CHID5 /;"	d
AT91C_PWMC_CHID5	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_PWMC_CHID5 /;"	d
AT91C_PWMC_CHID6	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_PWMC_CHID6 /;"	d
AT91C_PWMC_CHID6	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_PWMC_CHID6 /;"	d
AT91C_PWMC_CHID7	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_PWMC_CHID7 /;"	d
AT91C_PWMC_CHID7	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_PWMC_CHID7 /;"	d
AT91C_PWMC_CPD	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PWMC_CPD /;"	d
AT91C_PWMC_CPD	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PWMC_CPD /;"	d
AT91C_PWMC_CPD	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_PWMC_CPD /;"	d
AT91C_PWMC_CPD	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_PWMC_CPD /;"	d
AT91C_PWMC_CPD	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PWMC_CPD /;"	d
AT91C_PWMC_CPD	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PWMC_CPD /;"	d
AT91C_PWMC_CPD	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PWMC_CPD /;"	d
AT91C_PWMC_CPD	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PWMC_CPD /;"	d
AT91C_PWMC_CPOL	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PWMC_CPOL /;"	d
AT91C_PWMC_CPOL	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PWMC_CPOL /;"	d
AT91C_PWMC_CPOL	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_PWMC_CPOL /;"	d
AT91C_PWMC_CPOL	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_PWMC_CPOL /;"	d
AT91C_PWMC_CPOL	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PWMC_CPOL /;"	d
AT91C_PWMC_CPOL	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PWMC_CPOL /;"	d
AT91C_PWMC_CPOL	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PWMC_CPOL /;"	d
AT91C_PWMC_CPOL	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PWMC_CPOL /;"	d
AT91C_PWMC_CPRD	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PWMC_CPRD /;"	d
AT91C_PWMC_CPRD	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PWMC_CPRD /;"	d
AT91C_PWMC_CPRD	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_PWMC_CPRD /;"	d
AT91C_PWMC_CPRD	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_PWMC_CPRD /;"	d
AT91C_PWMC_CPRD	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PWMC_CPRD /;"	d
AT91C_PWMC_CPRD	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PWMC_CPRD /;"	d
AT91C_PWMC_CPRD	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PWMC_CPRD /;"	d
AT91C_PWMC_CPRD	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PWMC_CPRD /;"	d
AT91C_PWMC_CPRE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PWMC_CPRE /;"	d
AT91C_PWMC_CPRE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PWMC_CPRE /;"	d
AT91C_PWMC_CPRE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_PWMC_CPRE /;"	d
AT91C_PWMC_CPRE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_PWMC_CPRE /;"	d
AT91C_PWMC_CPRE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PWMC_CPRE /;"	d
AT91C_PWMC_CPRE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PWMC_CPRE /;"	d
AT91C_PWMC_CPRE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PWMC_CPRE /;"	d
AT91C_PWMC_CPRE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PWMC_CPRE /;"	d
AT91C_PWMC_CPRE_MCK	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_PWMC_CPRE_MCK /;"	d
AT91C_PWMC_CPRE_MCK	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_PWMC_CPRE_MCK /;"	d
AT91C_PWMC_CPRE_MCK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_PWMC_CPRE_MCK /;"	d
AT91C_PWMC_CPRE_MCK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_PWMC_CPRE_MCK /;"	d
AT91C_PWMC_CPRE_MCK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_PWMC_CPRE_MCK /;"	d
AT91C_PWMC_CPRE_MCK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_PWMC_CPRE_MCK /;"	d
AT91C_PWMC_CPRE_MCK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_PWMC_CPRE_MCK /;"	d
AT91C_PWMC_CPRE_MCK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_PWMC_CPRE_MCK /;"	d
AT91C_PWMC_CPRE_MCKA	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_PWMC_CPRE_MCKA /;"	d
AT91C_PWMC_CPRE_MCKA	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_PWMC_CPRE_MCKA /;"	d
AT91C_PWMC_CPRE_MCKA	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_PWMC_CPRE_MCKA /;"	d
AT91C_PWMC_CPRE_MCKA	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_PWMC_CPRE_MCKA /;"	d
AT91C_PWMC_CPRE_MCKA	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_PWMC_CPRE_MCKA /;"	d
AT91C_PWMC_CPRE_MCKA	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_PWMC_CPRE_MCKA /;"	d
AT91C_PWMC_CPRE_MCKA	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_PWMC_CPRE_MCKA /;"	d
AT91C_PWMC_CPRE_MCKA	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_PWMC_CPRE_MCKA /;"	d
AT91C_PWMC_CPRE_MCKB	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_PWMC_CPRE_MCKB /;"	d
AT91C_PWMC_CPRE_MCKB	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_PWMC_CPRE_MCKB /;"	d
AT91C_PWMC_CPRE_MCKB	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_PWMC_CPRE_MCKB /;"	d
AT91C_PWMC_CPRE_MCKB	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_PWMC_CPRE_MCKB /;"	d
AT91C_PWMC_CPRE_MCKB	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_PWMC_CPRE_MCKB /;"	d
AT91C_PWMC_CPRE_MCKB	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_PWMC_CPRE_MCKB /;"	d
AT91C_PWMC_CPRE_MCKB	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_PWMC_CPRE_MCKB /;"	d
AT91C_PWMC_CPRE_MCKB	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_PWMC_CPRE_MCKB /;"	d
AT91C_PWMC_CUPD	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PWMC_CUPD /;"	d
AT91C_PWMC_CUPD	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PWMC_CUPD /;"	d
AT91C_PWMC_CUPD	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_PWMC_CUPD /;"	d
AT91C_PWMC_CUPD	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_PWMC_CUPD /;"	d
AT91C_PWMC_CUPD	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PWMC_CUPD /;"	d
AT91C_PWMC_CUPD	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PWMC_CUPD /;"	d
AT91C_PWMC_CUPD	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PWMC_CUPD /;"	d
AT91C_PWMC_CUPD	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PWMC_CUPD /;"	d
AT91C_PWMC_DIS	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PWMC_DIS /;"	d
AT91C_PWMC_DIS	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PWMC_DIS /;"	d
AT91C_PWMC_DIS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_PWMC_DIS /;"	d
AT91C_PWMC_DIS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_PWMC_DIS /;"	d
AT91C_PWMC_DIS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PWMC_DIS /;"	d
AT91C_PWMC_DIS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PWMC_DIS /;"	d
AT91C_PWMC_DIS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PWMC_DIS /;"	d
AT91C_PWMC_DIS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PWMC_DIS /;"	d
AT91C_PWMC_DIVA	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PWMC_DIVA /;"	d
AT91C_PWMC_DIVA	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PWMC_DIVA /;"	d
AT91C_PWMC_DIVA	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_PWMC_DIVA /;"	d
AT91C_PWMC_DIVA	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_PWMC_DIVA /;"	d
AT91C_PWMC_DIVA	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PWMC_DIVA /;"	d
AT91C_PWMC_DIVA	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PWMC_DIVA /;"	d
AT91C_PWMC_DIVA	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PWMC_DIVA /;"	d
AT91C_PWMC_DIVA	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PWMC_DIVA /;"	d
AT91C_PWMC_DIVB	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PWMC_DIVB /;"	d
AT91C_PWMC_DIVB	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PWMC_DIVB /;"	d
AT91C_PWMC_DIVB	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_PWMC_DIVB /;"	d
AT91C_PWMC_DIVB	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_PWMC_DIVB /;"	d
AT91C_PWMC_DIVB	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PWMC_DIVB /;"	d
AT91C_PWMC_DIVB	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PWMC_DIVB /;"	d
AT91C_PWMC_DIVB	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PWMC_DIVB /;"	d
AT91C_PWMC_DIVB	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PWMC_DIVB /;"	d
AT91C_PWMC_ENA	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PWMC_ENA /;"	d
AT91C_PWMC_ENA	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PWMC_ENA /;"	d
AT91C_PWMC_ENA	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_PWMC_ENA /;"	d
AT91C_PWMC_ENA	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_PWMC_ENA /;"	d
AT91C_PWMC_ENA	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PWMC_ENA /;"	d
AT91C_PWMC_ENA	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PWMC_ENA /;"	d
AT91C_PWMC_ENA	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PWMC_ENA /;"	d
AT91C_PWMC_ENA	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PWMC_ENA /;"	d
AT91C_PWMC_IDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PWMC_IDR /;"	d
AT91C_PWMC_IDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PWMC_IDR /;"	d
AT91C_PWMC_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_PWMC_IDR /;"	d
AT91C_PWMC_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_PWMC_IDR /;"	d
AT91C_PWMC_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PWMC_IDR /;"	d
AT91C_PWMC_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PWMC_IDR /;"	d
AT91C_PWMC_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PWMC_IDR /;"	d
AT91C_PWMC_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PWMC_IDR /;"	d
AT91C_PWMC_IER	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PWMC_IER /;"	d
AT91C_PWMC_IER	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PWMC_IER /;"	d
AT91C_PWMC_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_PWMC_IER /;"	d
AT91C_PWMC_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_PWMC_IER /;"	d
AT91C_PWMC_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PWMC_IER /;"	d
AT91C_PWMC_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PWMC_IER /;"	d
AT91C_PWMC_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PWMC_IER /;"	d
AT91C_PWMC_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PWMC_IER /;"	d
AT91C_PWMC_IMR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PWMC_IMR /;"	d
AT91C_PWMC_IMR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PWMC_IMR /;"	d
AT91C_PWMC_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_PWMC_IMR /;"	d
AT91C_PWMC_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_PWMC_IMR /;"	d
AT91C_PWMC_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PWMC_IMR /;"	d
AT91C_PWMC_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PWMC_IMR /;"	d
AT91C_PWMC_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PWMC_IMR /;"	d
AT91C_PWMC_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PWMC_IMR /;"	d
AT91C_PWMC_ISR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PWMC_ISR /;"	d
AT91C_PWMC_ISR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PWMC_ISR /;"	d
AT91C_PWMC_ISR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_PWMC_ISR /;"	d
AT91C_PWMC_ISR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_PWMC_ISR /;"	d
AT91C_PWMC_ISR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PWMC_ISR /;"	d
AT91C_PWMC_ISR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PWMC_ISR /;"	d
AT91C_PWMC_ISR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PWMC_ISR /;"	d
AT91C_PWMC_ISR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PWMC_ISR /;"	d
AT91C_PWMC_MR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PWMC_MR /;"	d
AT91C_PWMC_MR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PWMC_MR /;"	d
AT91C_PWMC_MR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_PWMC_MR /;"	d
AT91C_PWMC_MR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_PWMC_MR /;"	d
AT91C_PWMC_MR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PWMC_MR /;"	d
AT91C_PWMC_MR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PWMC_MR /;"	d
AT91C_PWMC_MR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PWMC_MR /;"	d
AT91C_PWMC_MR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PWMC_MR /;"	d
AT91C_PWMC_PREA	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PWMC_PREA /;"	d
AT91C_PWMC_PREA	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PWMC_PREA /;"	d
AT91C_PWMC_PREA	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_PWMC_PREA /;"	d
AT91C_PWMC_PREA	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_PWMC_PREA /;"	d
AT91C_PWMC_PREA	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PWMC_PREA /;"	d
AT91C_PWMC_PREA	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PWMC_PREA /;"	d
AT91C_PWMC_PREA	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PWMC_PREA /;"	d
AT91C_PWMC_PREA	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PWMC_PREA /;"	d
AT91C_PWMC_PREA_MCK	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_PWMC_PREA_MCK /;"	d
AT91C_PWMC_PREA_MCK	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_PWMC_PREA_MCK /;"	d
AT91C_PWMC_PREA_MCK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_PWMC_PREA_MCK /;"	d
AT91C_PWMC_PREA_MCK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_PWMC_PREA_MCK /;"	d
AT91C_PWMC_PREA_MCK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_PWMC_PREA_MCK /;"	d
AT91C_PWMC_PREA_MCK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_PWMC_PREA_MCK /;"	d
AT91C_PWMC_PREA_MCK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_PWMC_PREA_MCK /;"	d
AT91C_PWMC_PREA_MCK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_PWMC_PREA_MCK /;"	d
AT91C_PWMC_PREB	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PWMC_PREB /;"	d
AT91C_PWMC_PREB	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PWMC_PREB /;"	d
AT91C_PWMC_PREB	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_PWMC_PREB /;"	d
AT91C_PWMC_PREB	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_PWMC_PREB /;"	d
AT91C_PWMC_PREB	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PWMC_PREB /;"	d
AT91C_PWMC_PREB	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PWMC_PREB /;"	d
AT91C_PWMC_PREB	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PWMC_PREB /;"	d
AT91C_PWMC_PREB	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PWMC_PREB /;"	d
AT91C_PWMC_PREB_MCK	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_PWMC_PREB_MCK /;"	d
AT91C_PWMC_PREB_MCK	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_PWMC_PREB_MCK /;"	d
AT91C_PWMC_PREB_MCK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_PWMC_PREB_MCK /;"	d
AT91C_PWMC_PREB_MCK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_PWMC_PREB_MCK /;"	d
AT91C_PWMC_PREB_MCK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_PWMC_PREB_MCK /;"	d
AT91C_PWMC_PREB_MCK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_PWMC_PREB_MCK /;"	d
AT91C_PWMC_PREB_MCK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_PWMC_PREB_MCK /;"	d
AT91C_PWMC_PREB_MCK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_PWMC_PREB_MCK /;"	d
AT91C_PWMC_SR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PWMC_SR /;"	d
AT91C_PWMC_SR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PWMC_SR /;"	d
AT91C_PWMC_SR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_PWMC_SR /;"	d
AT91C_PWMC_SR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_PWMC_SR /;"	d
AT91C_PWMC_SR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PWMC_SR /;"	d
AT91C_PWMC_SR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PWMC_SR /;"	d
AT91C_PWMC_SR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PWMC_SR /;"	d
AT91C_PWMC_SR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PWMC_SR /;"	d
AT91C_PWMC_VR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_PWMC_VR /;"	d
AT91C_PWMC_VR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_PWMC_VR /;"	d
AT91C_PWMC_VR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_PWMC_VR /;"	d
AT91C_PWMC_VR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_PWMC_VR /;"	d
AT91C_PWMC_VR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_PWMC_VR /;"	d
AT91C_PWMC_VR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_PWMC_VR /;"	d
AT91C_PWMC_VR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_PWMC_VR /;"	d
AT91C_PWMC_VR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_PWMC_VR /;"	d
AT91C_RSTC_BODIEN	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_RSTC_BODIEN /;"	d
AT91C_RSTC_BODIEN	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_RSTC_BODIEN /;"	d
AT91C_RSTC_BODIEN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_RSTC_BODIEN /;"	d
AT91C_RSTC_BODIEN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_RSTC_BODIEN /;"	d
AT91C_RSTC_BODIEN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_RSTC_BODIEN /;"	d
AT91C_RSTC_BODIEN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_RSTC_BODIEN /;"	d
AT91C_RSTC_BODSTS	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_RSTC_BODSTS /;"	d
AT91C_RSTC_BODSTS	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_RSTC_BODSTS /;"	d
AT91C_RSTC_BODSTS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_RSTC_BODSTS /;"	d
AT91C_RSTC_BODSTS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_RSTC_BODSTS /;"	d
AT91C_RSTC_BODSTS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_RSTC_BODSTS /;"	d
AT91C_RSTC_BODSTS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_RSTC_BODSTS /;"	d
AT91C_RSTC_ERSTL	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_RSTC_ERSTL /;"	d
AT91C_RSTC_ERSTL	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_RSTC_ERSTL /;"	d
AT91C_RSTC_ERSTL	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_RSTC_ERSTL /;"	d
AT91C_RSTC_ERSTL	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_RSTC_ERSTL /;"	d
AT91C_RSTC_ERSTL	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_RSTC_ERSTL /;"	d
AT91C_RSTC_ERSTL	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_RSTC_ERSTL /;"	d
AT91C_RSTC_EXTRST	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_RSTC_EXTRST /;"	d
AT91C_RSTC_EXTRST	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_RSTC_EXTRST /;"	d
AT91C_RSTC_EXTRST	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_RSTC_EXTRST /;"	d
AT91C_RSTC_EXTRST	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_RSTC_EXTRST /;"	d
AT91C_RSTC_EXTRST	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_RSTC_EXTRST /;"	d
AT91C_RSTC_EXTRST	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_RSTC_EXTRST /;"	d
AT91C_RSTC_KEY	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_RSTC_KEY /;"	d
AT91C_RSTC_KEY	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_RSTC_KEY /;"	d
AT91C_RSTC_KEY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_RSTC_KEY /;"	d
AT91C_RSTC_KEY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_RSTC_KEY /;"	d
AT91C_RSTC_KEY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_RSTC_KEY /;"	d
AT91C_RSTC_KEY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_RSTC_KEY /;"	d
AT91C_RSTC_NRSTL	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_RSTC_NRSTL /;"	d
AT91C_RSTC_NRSTL	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_RSTC_NRSTL /;"	d
AT91C_RSTC_NRSTL	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_RSTC_NRSTL /;"	d
AT91C_RSTC_NRSTL	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_RSTC_NRSTL /;"	d
AT91C_RSTC_NRSTL	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_RSTC_NRSTL /;"	d
AT91C_RSTC_NRSTL	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_RSTC_NRSTL /;"	d
AT91C_RSTC_PERRST	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_RSTC_PERRST /;"	d
AT91C_RSTC_PERRST	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_RSTC_PERRST /;"	d
AT91C_RSTC_PERRST	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_RSTC_PERRST /;"	d
AT91C_RSTC_PERRST	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_RSTC_PERRST /;"	d
AT91C_RSTC_PERRST	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_RSTC_PERRST /;"	d
AT91C_RSTC_PERRST	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_RSTC_PERRST /;"	d
AT91C_RSTC_PROCRST	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_RSTC_PROCRST /;"	d
AT91C_RSTC_PROCRST	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_RSTC_PROCRST /;"	d
AT91C_RSTC_PROCRST	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_RSTC_PROCRST /;"	d
AT91C_RSTC_PROCRST	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_RSTC_PROCRST /;"	d
AT91C_RSTC_PROCRST	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_RSTC_PROCRST /;"	d
AT91C_RSTC_PROCRST	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_RSTC_PROCRST /;"	d
AT91C_RSTC_RCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_RSTC_RCR /;"	d
AT91C_RSTC_RCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_RSTC_RCR /;"	d
AT91C_RSTC_RCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_RSTC_RCR /;"	d
AT91C_RSTC_RCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_RSTC_RCR /;"	d
AT91C_RSTC_RCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_RSTC_RCR /;"	d
AT91C_RSTC_RCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_RSTC_RCR /;"	d
AT91C_RSTC_RCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_RSTC_RCR /;"	d
AT91C_RSTC_RCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_RSTC_RCR /;"	d
AT91C_RSTC_RMR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_RSTC_RMR /;"	d
AT91C_RSTC_RMR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_RSTC_RMR /;"	d
AT91C_RSTC_RMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_RSTC_RMR /;"	d
AT91C_RSTC_RMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_RSTC_RMR /;"	d
AT91C_RSTC_RMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_RSTC_RMR /;"	d
AT91C_RSTC_RMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_RSTC_RMR /;"	d
AT91C_RSTC_RMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_RSTC_RMR /;"	d
AT91C_RSTC_RMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_RSTC_RMR /;"	d
AT91C_RSTC_RSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_RSTC_RSR /;"	d
AT91C_RSTC_RSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_RSTC_RSR /;"	d
AT91C_RSTC_RSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_RSTC_RSR /;"	d
AT91C_RSTC_RSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_RSTC_RSR /;"	d
AT91C_RSTC_RSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_RSTC_RSR /;"	d
AT91C_RSTC_RSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_RSTC_RSR /;"	d
AT91C_RSTC_RSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_RSTC_RSR /;"	d
AT91C_RSTC_RSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_RSTC_RSR /;"	d
AT91C_RSTC_RSTTYP	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_RSTC_RSTTYP /;"	d
AT91C_RSTC_RSTTYP	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_RSTC_RSTTYP /;"	d
AT91C_RSTC_RSTTYP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_RSTC_RSTTYP /;"	d
AT91C_RSTC_RSTTYP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_RSTC_RSTTYP /;"	d
AT91C_RSTC_RSTTYP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_RSTC_RSTTYP /;"	d
AT91C_RSTC_RSTTYP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_RSTC_RSTTYP /;"	d
AT91C_RSTC_RSTTYP_BROWNOUT	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_RSTC_RSTTYP_BROWNOUT /;"	d
AT91C_RSTC_RSTTYP_BROWNOUT	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_RSTC_RSTTYP_BROWNOUT /;"	d
AT91C_RSTC_RSTTYP_BROWNOUT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_RSTC_RSTTYP_BROWNOUT /;"	d
AT91C_RSTC_RSTTYP_BROWNOUT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_RSTC_RSTTYP_BROWNOUT /;"	d
AT91C_RSTC_RSTTYP_BROWNOUT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_RSTC_RSTTYP_BROWNOUT /;"	d
AT91C_RSTC_RSTTYP_BROWNOUT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_RSTC_RSTTYP_BROWNOUT /;"	d
AT91C_RSTC_RSTTYP_POWERUP	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_RSTC_RSTTYP_POWERUP /;"	d
AT91C_RSTC_RSTTYP_POWERUP	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_RSTC_RSTTYP_POWERUP /;"	d
AT91C_RSTC_RSTTYP_POWERUP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_RSTC_RSTTYP_POWERUP /;"	d
AT91C_RSTC_RSTTYP_POWERUP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_RSTC_RSTTYP_POWERUP /;"	d
AT91C_RSTC_RSTTYP_POWERUP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_RSTC_RSTTYP_POWERUP /;"	d
AT91C_RSTC_RSTTYP_POWERUP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_RSTC_RSTTYP_POWERUP /;"	d
AT91C_RSTC_RSTTYP_SOFTWARE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_RSTC_RSTTYP_SOFTWARE /;"	d
AT91C_RSTC_RSTTYP_SOFTWARE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_RSTC_RSTTYP_SOFTWARE /;"	d
AT91C_RSTC_RSTTYP_SOFTWARE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_RSTC_RSTTYP_SOFTWARE /;"	d
AT91C_RSTC_RSTTYP_SOFTWARE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_RSTC_RSTTYP_SOFTWARE /;"	d
AT91C_RSTC_RSTTYP_SOFTWARE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_RSTC_RSTTYP_SOFTWARE /;"	d
AT91C_RSTC_RSTTYP_SOFTWARE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_RSTC_RSTTYP_SOFTWARE /;"	d
AT91C_RSTC_RSTTYP_USER	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_RSTC_RSTTYP_USER /;"	d
AT91C_RSTC_RSTTYP_USER	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_RSTC_RSTTYP_USER /;"	d
AT91C_RSTC_RSTTYP_USER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_RSTC_RSTTYP_USER /;"	d
AT91C_RSTC_RSTTYP_USER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_RSTC_RSTTYP_USER /;"	d
AT91C_RSTC_RSTTYP_USER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_RSTC_RSTTYP_USER /;"	d
AT91C_RSTC_RSTTYP_USER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_RSTC_RSTTYP_USER /;"	d
AT91C_RSTC_RSTTYP_WAKEUP	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_RSTC_RSTTYP_WAKEUP /;"	d
AT91C_RSTC_RSTTYP_WAKEUP	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_RSTC_RSTTYP_WAKEUP /;"	d
AT91C_RSTC_RSTTYP_WAKEUP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_RSTC_RSTTYP_WAKEUP /;"	d
AT91C_RSTC_RSTTYP_WAKEUP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_RSTC_RSTTYP_WAKEUP /;"	d
AT91C_RSTC_RSTTYP_WAKEUP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_RSTC_RSTTYP_WAKEUP /;"	d
AT91C_RSTC_RSTTYP_WAKEUP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_RSTC_RSTTYP_WAKEUP /;"	d
AT91C_RSTC_RSTTYP_WATCHDOG	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_RSTC_RSTTYP_WATCHDOG /;"	d
AT91C_RSTC_RSTTYP_WATCHDOG	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_RSTC_RSTTYP_WATCHDOG /;"	d
AT91C_RSTC_RSTTYP_WATCHDOG	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_RSTC_RSTTYP_WATCHDOG /;"	d
AT91C_RSTC_RSTTYP_WATCHDOG	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_RSTC_RSTTYP_WATCHDOG /;"	d
AT91C_RSTC_RSTTYP_WATCHDOG	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_RSTC_RSTTYP_WATCHDOG /;"	d
AT91C_RSTC_RSTTYP_WATCHDOG	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_RSTC_RSTTYP_WATCHDOG /;"	d
AT91C_RSTC_SRCMP	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_RSTC_SRCMP /;"	d
AT91C_RSTC_SRCMP	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_RSTC_SRCMP /;"	d
AT91C_RSTC_SRCMP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_RSTC_SRCMP /;"	d
AT91C_RSTC_SRCMP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_RSTC_SRCMP /;"	d
AT91C_RSTC_SRCMP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_RSTC_SRCMP /;"	d
AT91C_RSTC_SRCMP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_RSTC_SRCMP /;"	d
AT91C_RSTC_URSTEN	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_RSTC_URSTEN /;"	d
AT91C_RSTC_URSTEN	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_RSTC_URSTEN /;"	d
AT91C_RSTC_URSTEN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_RSTC_URSTEN /;"	d
AT91C_RSTC_URSTEN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_RSTC_URSTEN /;"	d
AT91C_RSTC_URSTEN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_RSTC_URSTEN /;"	d
AT91C_RSTC_URSTEN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_RSTC_URSTEN /;"	d
AT91C_RSTC_URSTIEN	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_RSTC_URSTIEN /;"	d
AT91C_RSTC_URSTIEN	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_RSTC_URSTIEN /;"	d
AT91C_RSTC_URSTIEN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_RSTC_URSTIEN /;"	d
AT91C_RSTC_URSTIEN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_RSTC_URSTIEN /;"	d
AT91C_RSTC_URSTIEN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_RSTC_URSTIEN /;"	d
AT91C_RSTC_URSTIEN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_RSTC_URSTIEN /;"	d
AT91C_RSTC_URSTS	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_RSTC_URSTS /;"	d
AT91C_RSTC_URSTS	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_RSTC_URSTS /;"	d
AT91C_RSTC_URSTS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_RSTC_URSTS /;"	d
AT91C_RSTC_URSTS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_RSTC_URSTS /;"	d
AT91C_RSTC_URSTS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_RSTC_URSTS /;"	d
AT91C_RSTC_URSTS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_RSTC_URSTS /;"	d
AT91C_RTTC_ALMIEN	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_RTTC_ALMIEN /;"	d
AT91C_RTTC_ALMIEN	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_RTTC_ALMIEN /;"	d
AT91C_RTTC_ALMIEN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_RTTC_ALMIEN /;"	d
AT91C_RTTC_ALMIEN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_RTTC_ALMIEN /;"	d
AT91C_RTTC_ALMIEN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_RTTC_ALMIEN /;"	d
AT91C_RTTC_ALMIEN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_RTTC_ALMIEN /;"	d
AT91C_RTTC_ALMS	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_RTTC_ALMS /;"	d
AT91C_RTTC_ALMS	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_RTTC_ALMS /;"	d
AT91C_RTTC_ALMS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_RTTC_ALMS /;"	d
AT91C_RTTC_ALMS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_RTTC_ALMS /;"	d
AT91C_RTTC_ALMS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_RTTC_ALMS /;"	d
AT91C_RTTC_ALMS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_RTTC_ALMS /;"	d
AT91C_RTTC_ALMV	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_RTTC_ALMV /;"	d
AT91C_RTTC_ALMV	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_RTTC_ALMV /;"	d
AT91C_RTTC_ALMV	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_RTTC_ALMV /;"	d
AT91C_RTTC_ALMV	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_RTTC_ALMV /;"	d
AT91C_RTTC_ALMV	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_RTTC_ALMV /;"	d
AT91C_RTTC_ALMV	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_RTTC_ALMV /;"	d
AT91C_RTTC_CRTV	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_RTTC_CRTV /;"	d
AT91C_RTTC_CRTV	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_RTTC_CRTV /;"	d
AT91C_RTTC_CRTV	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_RTTC_CRTV /;"	d
AT91C_RTTC_CRTV	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_RTTC_CRTV /;"	d
AT91C_RTTC_CRTV	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_RTTC_CRTV /;"	d
AT91C_RTTC_CRTV	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_RTTC_CRTV /;"	d
AT91C_RTTC_RTAR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_RTTC_RTAR /;"	d
AT91C_RTTC_RTAR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_RTTC_RTAR /;"	d
AT91C_RTTC_RTAR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_RTTC_RTAR /;"	d
AT91C_RTTC_RTAR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_RTTC_RTAR /;"	d
AT91C_RTTC_RTAR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_RTTC_RTAR /;"	d
AT91C_RTTC_RTAR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_RTTC_RTAR /;"	d
AT91C_RTTC_RTAR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_RTTC_RTAR /;"	d
AT91C_RTTC_RTAR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_RTTC_RTAR /;"	d
AT91C_RTTC_RTMR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_RTTC_RTMR /;"	d
AT91C_RTTC_RTMR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_RTTC_RTMR /;"	d
AT91C_RTTC_RTMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_RTTC_RTMR /;"	d
AT91C_RTTC_RTMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_RTTC_RTMR /;"	d
AT91C_RTTC_RTMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_RTTC_RTMR /;"	d
AT91C_RTTC_RTMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_RTTC_RTMR /;"	d
AT91C_RTTC_RTMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_RTTC_RTMR /;"	d
AT91C_RTTC_RTMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_RTTC_RTMR /;"	d
AT91C_RTTC_RTPRES	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_RTTC_RTPRES /;"	d
AT91C_RTTC_RTPRES	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_RTTC_RTPRES /;"	d
AT91C_RTTC_RTPRES	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_RTTC_RTPRES /;"	d
AT91C_RTTC_RTPRES	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_RTTC_RTPRES /;"	d
AT91C_RTTC_RTPRES	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_RTTC_RTPRES /;"	d
AT91C_RTTC_RTPRES	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_RTTC_RTPRES /;"	d
AT91C_RTTC_RTSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_RTTC_RTSR /;"	d
AT91C_RTTC_RTSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_RTTC_RTSR /;"	d
AT91C_RTTC_RTSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_RTTC_RTSR /;"	d
AT91C_RTTC_RTSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_RTTC_RTSR /;"	d
AT91C_RTTC_RTSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_RTTC_RTSR /;"	d
AT91C_RTTC_RTSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_RTTC_RTSR /;"	d
AT91C_RTTC_RTSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_RTTC_RTSR /;"	d
AT91C_RTTC_RTSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_RTTC_RTSR /;"	d
AT91C_RTTC_RTTINC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_RTTC_RTTINC /;"	d
AT91C_RTTC_RTTINC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_RTTC_RTTINC /;"	d
AT91C_RTTC_RTTINC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_RTTC_RTTINC /;"	d
AT91C_RTTC_RTTINC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_RTTC_RTTINC /;"	d
AT91C_RTTC_RTTINC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_RTTC_RTTINC /;"	d
AT91C_RTTC_RTTINC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_RTTC_RTTINC /;"	d
AT91C_RTTC_RTTINCIEN	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_RTTC_RTTINCIEN /;"	d
AT91C_RTTC_RTTINCIEN	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_RTTC_RTTINCIEN /;"	d
AT91C_RTTC_RTTINCIEN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_RTTC_RTTINCIEN /;"	d
AT91C_RTTC_RTTINCIEN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_RTTC_RTTINCIEN /;"	d
AT91C_RTTC_RTTINCIEN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_RTTC_RTTINCIEN /;"	d
AT91C_RTTC_RTTINCIEN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_RTTC_RTTINCIEN /;"	d
AT91C_RTTC_RTTRST	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_RTTC_RTTRST /;"	d
AT91C_RTTC_RTTRST	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_RTTC_RTTRST /;"	d
AT91C_RTTC_RTTRST	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_RTTC_RTTRST /;"	d
AT91C_RTTC_RTTRST	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_RTTC_RTTRST /;"	d
AT91C_RTTC_RTTRST	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_RTTC_RTTRST /;"	d
AT91C_RTTC_RTTRST	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_RTTC_RTTRST /;"	d
AT91C_RTTC_RTVR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_RTTC_RTVR /;"	d
AT91C_RTTC_RTVR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_RTTC_RTVR /;"	d
AT91C_RTTC_RTVR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_RTTC_RTVR /;"	d
AT91C_RTTC_RTVR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_RTTC_RTVR /;"	d
AT91C_RTTC_RTVR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_RTTC_RTVR /;"	d
AT91C_RTTC_RTVR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_RTTC_RTVR /;"	d
AT91C_RTTC_RTVR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_RTTC_RTVR /;"	d
AT91C_RTTC_RTVR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_RTTC_RTVR /;"	d
AT91C_SPI0_CR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_SPI0_CR /;"	d
AT91C_SPI0_CR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_SPI0_CR /;"	d
AT91C_SPI0_CR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_SPI0_CR /;"	d
AT91C_SPI0_CR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_SPI0_CR /;"	d
AT91C_SPI0_CR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_SPI0_CR /;"	d
AT91C_SPI0_CR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_SPI0_CR /;"	d
AT91C_SPI0_CSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_SPI0_CSR /;"	d
AT91C_SPI0_CSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_SPI0_CSR /;"	d
AT91C_SPI0_CSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_SPI0_CSR /;"	d
AT91C_SPI0_CSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_SPI0_CSR /;"	d
AT91C_SPI0_CSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_SPI0_CSR /;"	d
AT91C_SPI0_CSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_SPI0_CSR /;"	d
AT91C_SPI0_IDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_SPI0_IDR /;"	d
AT91C_SPI0_IDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_SPI0_IDR /;"	d
AT91C_SPI0_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_SPI0_IDR /;"	d
AT91C_SPI0_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_SPI0_IDR /;"	d
AT91C_SPI0_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_SPI0_IDR /;"	d
AT91C_SPI0_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_SPI0_IDR /;"	d
AT91C_SPI0_IER	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_SPI0_IER /;"	d
AT91C_SPI0_IER	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_SPI0_IER /;"	d
AT91C_SPI0_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_SPI0_IER /;"	d
AT91C_SPI0_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_SPI0_IER /;"	d
AT91C_SPI0_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_SPI0_IER /;"	d
AT91C_SPI0_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_SPI0_IER /;"	d
AT91C_SPI0_IMR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_SPI0_IMR /;"	d
AT91C_SPI0_IMR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_SPI0_IMR /;"	d
AT91C_SPI0_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_SPI0_IMR /;"	d
AT91C_SPI0_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_SPI0_IMR /;"	d
AT91C_SPI0_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_SPI0_IMR /;"	d
AT91C_SPI0_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_SPI0_IMR /;"	d
AT91C_SPI0_MR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_SPI0_MR /;"	d
AT91C_SPI0_MR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_SPI0_MR /;"	d
AT91C_SPI0_MR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_SPI0_MR /;"	d
AT91C_SPI0_MR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_SPI0_MR /;"	d
AT91C_SPI0_MR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_SPI0_MR /;"	d
AT91C_SPI0_MR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_SPI0_MR /;"	d
AT91C_SPI0_PTCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_SPI0_PTCR /;"	d
AT91C_SPI0_PTCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_SPI0_PTCR /;"	d
AT91C_SPI0_PTCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_SPI0_PTCR /;"	d
AT91C_SPI0_PTCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_SPI0_PTCR /;"	d
AT91C_SPI0_PTCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_SPI0_PTCR /;"	d
AT91C_SPI0_PTCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_SPI0_PTCR /;"	d
AT91C_SPI0_PTSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_SPI0_PTSR /;"	d
AT91C_SPI0_PTSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_SPI0_PTSR /;"	d
AT91C_SPI0_PTSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_SPI0_PTSR /;"	d
AT91C_SPI0_PTSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_SPI0_PTSR /;"	d
AT91C_SPI0_PTSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_SPI0_PTSR /;"	d
AT91C_SPI0_PTSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_SPI0_PTSR /;"	d
AT91C_SPI0_RCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_SPI0_RCR /;"	d
AT91C_SPI0_RCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_SPI0_RCR /;"	d
AT91C_SPI0_RCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_SPI0_RCR /;"	d
AT91C_SPI0_RCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_SPI0_RCR /;"	d
AT91C_SPI0_RCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_SPI0_RCR /;"	d
AT91C_SPI0_RCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_SPI0_RCR /;"	d
AT91C_SPI0_RDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_SPI0_RDR /;"	d
AT91C_SPI0_RDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_SPI0_RDR /;"	d
AT91C_SPI0_RDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_SPI0_RDR /;"	d
AT91C_SPI0_RDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_SPI0_RDR /;"	d
AT91C_SPI0_RDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_SPI0_RDR /;"	d
AT91C_SPI0_RDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_SPI0_RDR /;"	d
AT91C_SPI0_RNCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_SPI0_RNCR /;"	d
AT91C_SPI0_RNCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_SPI0_RNCR /;"	d
AT91C_SPI0_RNCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_SPI0_RNCR /;"	d
AT91C_SPI0_RNCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_SPI0_RNCR /;"	d
AT91C_SPI0_RNCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_SPI0_RNCR /;"	d
AT91C_SPI0_RNCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_SPI0_RNCR /;"	d
AT91C_SPI0_RNPR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_SPI0_RNPR /;"	d
AT91C_SPI0_RNPR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_SPI0_RNPR /;"	d
AT91C_SPI0_RNPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_SPI0_RNPR /;"	d
AT91C_SPI0_RNPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_SPI0_RNPR /;"	d
AT91C_SPI0_RNPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_SPI0_RNPR /;"	d
AT91C_SPI0_RNPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_SPI0_RNPR /;"	d
AT91C_SPI0_RPR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_SPI0_RPR /;"	d
AT91C_SPI0_RPR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_SPI0_RPR /;"	d
AT91C_SPI0_RPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_SPI0_RPR /;"	d
AT91C_SPI0_RPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_SPI0_RPR /;"	d
AT91C_SPI0_RPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_SPI0_RPR /;"	d
AT91C_SPI0_RPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_SPI0_RPR /;"	d
AT91C_SPI0_SR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_SPI0_SR /;"	d
AT91C_SPI0_SR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_SPI0_SR /;"	d
AT91C_SPI0_SR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_SPI0_SR /;"	d
AT91C_SPI0_SR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_SPI0_SR /;"	d
AT91C_SPI0_SR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_SPI0_SR /;"	d
AT91C_SPI0_SR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_SPI0_SR /;"	d
AT91C_SPI0_TCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_SPI0_TCR /;"	d
AT91C_SPI0_TCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_SPI0_TCR /;"	d
AT91C_SPI0_TCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_SPI0_TCR /;"	d
AT91C_SPI0_TCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_SPI0_TCR /;"	d
AT91C_SPI0_TCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_SPI0_TCR /;"	d
AT91C_SPI0_TCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_SPI0_TCR /;"	d
AT91C_SPI0_TDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_SPI0_TDR /;"	d
AT91C_SPI0_TDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_SPI0_TDR /;"	d
AT91C_SPI0_TDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_SPI0_TDR /;"	d
AT91C_SPI0_TDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_SPI0_TDR /;"	d
AT91C_SPI0_TDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_SPI0_TDR /;"	d
AT91C_SPI0_TDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_SPI0_TDR /;"	d
AT91C_SPI0_TNCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_SPI0_TNCR /;"	d
AT91C_SPI0_TNCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_SPI0_TNCR /;"	d
AT91C_SPI0_TNCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_SPI0_TNCR /;"	d
AT91C_SPI0_TNCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_SPI0_TNCR /;"	d
AT91C_SPI0_TNCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_SPI0_TNCR /;"	d
AT91C_SPI0_TNCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_SPI0_TNCR /;"	d
AT91C_SPI0_TNPR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_SPI0_TNPR /;"	d
AT91C_SPI0_TNPR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_SPI0_TNPR /;"	d
AT91C_SPI0_TNPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_SPI0_TNPR /;"	d
AT91C_SPI0_TNPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_SPI0_TNPR /;"	d
AT91C_SPI0_TNPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_SPI0_TNPR /;"	d
AT91C_SPI0_TNPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_SPI0_TNPR /;"	d
AT91C_SPI0_TPR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_SPI0_TPR /;"	d
AT91C_SPI0_TPR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_SPI0_TPR /;"	d
AT91C_SPI0_TPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_SPI0_TPR /;"	d
AT91C_SPI0_TPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_SPI0_TPR /;"	d
AT91C_SPI0_TPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_SPI0_TPR /;"	d
AT91C_SPI0_TPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_SPI0_TPR /;"	d
AT91C_SPI1_CR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_SPI1_CR /;"	d
AT91C_SPI1_CR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_SPI1_CR /;"	d
AT91C_SPI1_CR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_SPI1_CR /;"	d
AT91C_SPI1_CR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_SPI1_CR /;"	d
AT91C_SPI1_CR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_SPI1_CR /;"	d
AT91C_SPI1_CR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_SPI1_CR /;"	d
AT91C_SPI1_CSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_SPI1_CSR /;"	d
AT91C_SPI1_CSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_SPI1_CSR /;"	d
AT91C_SPI1_CSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_SPI1_CSR /;"	d
AT91C_SPI1_CSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_SPI1_CSR /;"	d
AT91C_SPI1_CSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_SPI1_CSR /;"	d
AT91C_SPI1_CSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_SPI1_CSR /;"	d
AT91C_SPI1_IDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_SPI1_IDR /;"	d
AT91C_SPI1_IDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_SPI1_IDR /;"	d
AT91C_SPI1_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_SPI1_IDR /;"	d
AT91C_SPI1_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_SPI1_IDR /;"	d
AT91C_SPI1_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_SPI1_IDR /;"	d
AT91C_SPI1_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_SPI1_IDR /;"	d
AT91C_SPI1_IER	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_SPI1_IER /;"	d
AT91C_SPI1_IER	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_SPI1_IER /;"	d
AT91C_SPI1_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_SPI1_IER /;"	d
AT91C_SPI1_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_SPI1_IER /;"	d
AT91C_SPI1_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_SPI1_IER /;"	d
AT91C_SPI1_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_SPI1_IER /;"	d
AT91C_SPI1_IMR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_SPI1_IMR /;"	d
AT91C_SPI1_IMR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_SPI1_IMR /;"	d
AT91C_SPI1_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_SPI1_IMR /;"	d
AT91C_SPI1_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_SPI1_IMR /;"	d
AT91C_SPI1_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_SPI1_IMR /;"	d
AT91C_SPI1_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_SPI1_IMR /;"	d
AT91C_SPI1_MR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_SPI1_MR /;"	d
AT91C_SPI1_MR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_SPI1_MR /;"	d
AT91C_SPI1_MR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_SPI1_MR /;"	d
AT91C_SPI1_MR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_SPI1_MR /;"	d
AT91C_SPI1_MR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_SPI1_MR /;"	d
AT91C_SPI1_MR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_SPI1_MR /;"	d
AT91C_SPI1_PTCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_SPI1_PTCR /;"	d
AT91C_SPI1_PTCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_SPI1_PTCR /;"	d
AT91C_SPI1_PTCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_SPI1_PTCR /;"	d
AT91C_SPI1_PTCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_SPI1_PTCR /;"	d
AT91C_SPI1_PTCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_SPI1_PTCR /;"	d
AT91C_SPI1_PTCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_SPI1_PTCR /;"	d
AT91C_SPI1_PTSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_SPI1_PTSR /;"	d
AT91C_SPI1_PTSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_SPI1_PTSR /;"	d
AT91C_SPI1_PTSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_SPI1_PTSR /;"	d
AT91C_SPI1_PTSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_SPI1_PTSR /;"	d
AT91C_SPI1_PTSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_SPI1_PTSR /;"	d
AT91C_SPI1_PTSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_SPI1_PTSR /;"	d
AT91C_SPI1_RCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_SPI1_RCR /;"	d
AT91C_SPI1_RCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_SPI1_RCR /;"	d
AT91C_SPI1_RCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_SPI1_RCR /;"	d
AT91C_SPI1_RCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_SPI1_RCR /;"	d
AT91C_SPI1_RCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_SPI1_RCR /;"	d
AT91C_SPI1_RCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_SPI1_RCR /;"	d
AT91C_SPI1_RDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_SPI1_RDR /;"	d
AT91C_SPI1_RDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_SPI1_RDR /;"	d
AT91C_SPI1_RDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_SPI1_RDR /;"	d
AT91C_SPI1_RDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_SPI1_RDR /;"	d
AT91C_SPI1_RDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_SPI1_RDR /;"	d
AT91C_SPI1_RDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_SPI1_RDR /;"	d
AT91C_SPI1_RNCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_SPI1_RNCR /;"	d
AT91C_SPI1_RNCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_SPI1_RNCR /;"	d
AT91C_SPI1_RNCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_SPI1_RNCR /;"	d
AT91C_SPI1_RNCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_SPI1_RNCR /;"	d
AT91C_SPI1_RNCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_SPI1_RNCR /;"	d
AT91C_SPI1_RNCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_SPI1_RNCR /;"	d
AT91C_SPI1_RNPR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_SPI1_RNPR /;"	d
AT91C_SPI1_RNPR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_SPI1_RNPR /;"	d
AT91C_SPI1_RNPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_SPI1_RNPR /;"	d
AT91C_SPI1_RNPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_SPI1_RNPR /;"	d
AT91C_SPI1_RNPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_SPI1_RNPR /;"	d
AT91C_SPI1_RNPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_SPI1_RNPR /;"	d
AT91C_SPI1_RPR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_SPI1_RPR /;"	d
AT91C_SPI1_RPR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_SPI1_RPR /;"	d
AT91C_SPI1_RPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_SPI1_RPR /;"	d
AT91C_SPI1_RPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_SPI1_RPR /;"	d
AT91C_SPI1_RPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_SPI1_RPR /;"	d
AT91C_SPI1_RPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_SPI1_RPR /;"	d
AT91C_SPI1_SR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_SPI1_SR /;"	d
AT91C_SPI1_SR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_SPI1_SR /;"	d
AT91C_SPI1_SR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_SPI1_SR /;"	d
AT91C_SPI1_SR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_SPI1_SR /;"	d
AT91C_SPI1_SR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_SPI1_SR /;"	d
AT91C_SPI1_SR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_SPI1_SR /;"	d
AT91C_SPI1_TCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_SPI1_TCR /;"	d
AT91C_SPI1_TCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_SPI1_TCR /;"	d
AT91C_SPI1_TCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_SPI1_TCR /;"	d
AT91C_SPI1_TCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_SPI1_TCR /;"	d
AT91C_SPI1_TCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_SPI1_TCR /;"	d
AT91C_SPI1_TCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_SPI1_TCR /;"	d
AT91C_SPI1_TDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_SPI1_TDR /;"	d
AT91C_SPI1_TDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_SPI1_TDR /;"	d
AT91C_SPI1_TDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_SPI1_TDR /;"	d
AT91C_SPI1_TDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_SPI1_TDR /;"	d
AT91C_SPI1_TDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_SPI1_TDR /;"	d
AT91C_SPI1_TDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_SPI1_TDR /;"	d
AT91C_SPI1_TNCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_SPI1_TNCR /;"	d
AT91C_SPI1_TNCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_SPI1_TNCR /;"	d
AT91C_SPI1_TNCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_SPI1_TNCR /;"	d
AT91C_SPI1_TNCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_SPI1_TNCR /;"	d
AT91C_SPI1_TNCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_SPI1_TNCR /;"	d
AT91C_SPI1_TNCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_SPI1_TNCR /;"	d
AT91C_SPI1_TNPR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_SPI1_TNPR /;"	d
AT91C_SPI1_TNPR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_SPI1_TNPR /;"	d
AT91C_SPI1_TNPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_SPI1_TNPR /;"	d
AT91C_SPI1_TNPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_SPI1_TNPR /;"	d
AT91C_SPI1_TNPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_SPI1_TNPR /;"	d
AT91C_SPI1_TNPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_SPI1_TNPR /;"	d
AT91C_SPI1_TPR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_SPI1_TPR /;"	d
AT91C_SPI1_TPR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_SPI1_TPR /;"	d
AT91C_SPI1_TPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_SPI1_TPR /;"	d
AT91C_SPI1_TPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_SPI1_TPR /;"	d
AT91C_SPI1_TPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_SPI1_TPR /;"	d
AT91C_SPI1_TPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_SPI1_TPR /;"	d
AT91C_SPI_BITS	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_SPI_BITS /;"	d
AT91C_SPI_BITS	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_SPI_BITS /;"	d
AT91C_SPI_BITS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_SPI_BITS /;"	d
AT91C_SPI_BITS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_SPI_BITS /;"	d
AT91C_SPI_BITS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_SPI_BITS /;"	d
AT91C_SPI_BITS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_SPI_BITS /;"	d
AT91C_SPI_BITS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_SPI_BITS /;"	d
AT91C_SPI_BITS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_SPI_BITS /;"	d
AT91C_SPI_BITS_10	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_SPI_BITS_10 /;"	d
AT91C_SPI_BITS_10	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_SPI_BITS_10 /;"	d
AT91C_SPI_BITS_10	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_SPI_BITS_10 /;"	d
AT91C_SPI_BITS_10	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_SPI_BITS_10 /;"	d
AT91C_SPI_BITS_10	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_SPI_BITS_10 /;"	d
AT91C_SPI_BITS_10	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_SPI_BITS_10 /;"	d
AT91C_SPI_BITS_10	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_SPI_BITS_10 /;"	d
AT91C_SPI_BITS_10	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_SPI_BITS_10 /;"	d
AT91C_SPI_BITS_11	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_SPI_BITS_11 /;"	d
AT91C_SPI_BITS_11	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_SPI_BITS_11 /;"	d
AT91C_SPI_BITS_11	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_SPI_BITS_11 /;"	d
AT91C_SPI_BITS_11	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_SPI_BITS_11 /;"	d
AT91C_SPI_BITS_11	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_SPI_BITS_11 /;"	d
AT91C_SPI_BITS_11	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_SPI_BITS_11 /;"	d
AT91C_SPI_BITS_11	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_SPI_BITS_11 /;"	d
AT91C_SPI_BITS_11	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_SPI_BITS_11 /;"	d
AT91C_SPI_BITS_12	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_SPI_BITS_12 /;"	d
AT91C_SPI_BITS_12	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_SPI_BITS_12 /;"	d
AT91C_SPI_BITS_12	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_SPI_BITS_12 /;"	d
AT91C_SPI_BITS_12	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_SPI_BITS_12 /;"	d
AT91C_SPI_BITS_12	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_SPI_BITS_12 /;"	d
AT91C_SPI_BITS_12	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_SPI_BITS_12 /;"	d
AT91C_SPI_BITS_12	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_SPI_BITS_12 /;"	d
AT91C_SPI_BITS_12	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_SPI_BITS_12 /;"	d
AT91C_SPI_BITS_13	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_SPI_BITS_13 /;"	d
AT91C_SPI_BITS_13	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_SPI_BITS_13 /;"	d
AT91C_SPI_BITS_13	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_SPI_BITS_13 /;"	d
AT91C_SPI_BITS_13	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_SPI_BITS_13 /;"	d
AT91C_SPI_BITS_13	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_SPI_BITS_13 /;"	d
AT91C_SPI_BITS_13	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_SPI_BITS_13 /;"	d
AT91C_SPI_BITS_13	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_SPI_BITS_13 /;"	d
AT91C_SPI_BITS_13	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_SPI_BITS_13 /;"	d
AT91C_SPI_BITS_14	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_SPI_BITS_14 /;"	d
AT91C_SPI_BITS_14	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_SPI_BITS_14 /;"	d
AT91C_SPI_BITS_14	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_SPI_BITS_14 /;"	d
AT91C_SPI_BITS_14	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_SPI_BITS_14 /;"	d
AT91C_SPI_BITS_14	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_SPI_BITS_14 /;"	d
AT91C_SPI_BITS_14	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_SPI_BITS_14 /;"	d
AT91C_SPI_BITS_14	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_SPI_BITS_14 /;"	d
AT91C_SPI_BITS_14	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_SPI_BITS_14 /;"	d
AT91C_SPI_BITS_15	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_SPI_BITS_15 /;"	d
AT91C_SPI_BITS_15	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_SPI_BITS_15 /;"	d
AT91C_SPI_BITS_15	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_SPI_BITS_15 /;"	d
AT91C_SPI_BITS_15	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_SPI_BITS_15 /;"	d
AT91C_SPI_BITS_15	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_SPI_BITS_15 /;"	d
AT91C_SPI_BITS_15	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_SPI_BITS_15 /;"	d
AT91C_SPI_BITS_15	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_SPI_BITS_15 /;"	d
AT91C_SPI_BITS_15	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_SPI_BITS_15 /;"	d
AT91C_SPI_BITS_16	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_SPI_BITS_16 /;"	d
AT91C_SPI_BITS_16	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_SPI_BITS_16 /;"	d
AT91C_SPI_BITS_16	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_SPI_BITS_16 /;"	d
AT91C_SPI_BITS_16	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_SPI_BITS_16 /;"	d
AT91C_SPI_BITS_16	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_SPI_BITS_16 /;"	d
AT91C_SPI_BITS_16	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_SPI_BITS_16 /;"	d
AT91C_SPI_BITS_16	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_SPI_BITS_16 /;"	d
AT91C_SPI_BITS_16	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_SPI_BITS_16 /;"	d
AT91C_SPI_BITS_8	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_SPI_BITS_8 /;"	d
AT91C_SPI_BITS_8	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_SPI_BITS_8 /;"	d
AT91C_SPI_BITS_8	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_SPI_BITS_8 /;"	d
AT91C_SPI_BITS_8	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_SPI_BITS_8 /;"	d
AT91C_SPI_BITS_8	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_SPI_BITS_8 /;"	d
AT91C_SPI_BITS_8	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_SPI_BITS_8 /;"	d
AT91C_SPI_BITS_8	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_SPI_BITS_8 /;"	d
AT91C_SPI_BITS_8	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_SPI_BITS_8 /;"	d
AT91C_SPI_BITS_9	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_SPI_BITS_9 /;"	d
AT91C_SPI_BITS_9	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_SPI_BITS_9 /;"	d
AT91C_SPI_BITS_9	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_SPI_BITS_9 /;"	d
AT91C_SPI_BITS_9	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_SPI_BITS_9 /;"	d
AT91C_SPI_BITS_9	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_SPI_BITS_9 /;"	d
AT91C_SPI_BITS_9	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_SPI_BITS_9 /;"	d
AT91C_SPI_BITS_9	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_SPI_BITS_9 /;"	d
AT91C_SPI_BITS_9	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_SPI_BITS_9 /;"	d
AT91C_SPI_CPOL	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_SPI_CPOL /;"	d
AT91C_SPI_CPOL	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_SPI_CPOL /;"	d
AT91C_SPI_CPOL	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_SPI_CPOL /;"	d
AT91C_SPI_CPOL	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_SPI_CPOL /;"	d
AT91C_SPI_CPOL	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_SPI_CPOL /;"	d
AT91C_SPI_CPOL	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_SPI_CPOL /;"	d
AT91C_SPI_CPOL	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_SPI_CPOL /;"	d
AT91C_SPI_CPOL	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_SPI_CPOL /;"	d
AT91C_SPI_CR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_SPI_CR /;"	d
AT91C_SPI_CR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_SPI_CR /;"	d
AT91C_SPI_CSAAT	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_SPI_CSAAT /;"	d
AT91C_SPI_CSAAT	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_SPI_CSAAT /;"	d
AT91C_SPI_CSAAT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_SPI_CSAAT /;"	d
AT91C_SPI_CSAAT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_SPI_CSAAT /;"	d
AT91C_SPI_CSAAT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_SPI_CSAAT /;"	d
AT91C_SPI_CSAAT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_SPI_CSAAT /;"	d
AT91C_SPI_CSAAT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_SPI_CSAAT /;"	d
AT91C_SPI_CSAAT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_SPI_CSAAT /;"	d
AT91C_SPI_CSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_SPI_CSR /;"	d
AT91C_SPI_CSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_SPI_CSR /;"	d
AT91C_SPI_DLYBCS	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_SPI_DLYBCS /;"	d
AT91C_SPI_DLYBCS	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_SPI_DLYBCS /;"	d
AT91C_SPI_DLYBCS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_SPI_DLYBCS /;"	d
AT91C_SPI_DLYBCS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_SPI_DLYBCS /;"	d
AT91C_SPI_DLYBCS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_SPI_DLYBCS /;"	d
AT91C_SPI_DLYBCS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_SPI_DLYBCS /;"	d
AT91C_SPI_DLYBCS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_SPI_DLYBCS /;"	d
AT91C_SPI_DLYBCS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_SPI_DLYBCS /;"	d
AT91C_SPI_DLYBCT	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_SPI_DLYBCT /;"	d
AT91C_SPI_DLYBCT	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_SPI_DLYBCT /;"	d
AT91C_SPI_DLYBCT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_SPI_DLYBCT /;"	d
AT91C_SPI_DLYBCT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_SPI_DLYBCT /;"	d
AT91C_SPI_DLYBCT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_SPI_DLYBCT /;"	d
AT91C_SPI_DLYBCT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_SPI_DLYBCT /;"	d
AT91C_SPI_DLYBCT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_SPI_DLYBCT /;"	d
AT91C_SPI_DLYBCT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_SPI_DLYBCT /;"	d
AT91C_SPI_DLYBS	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_SPI_DLYBS /;"	d
AT91C_SPI_DLYBS	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_SPI_DLYBS /;"	d
AT91C_SPI_DLYBS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_SPI_DLYBS /;"	d
AT91C_SPI_DLYBS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_SPI_DLYBS /;"	d
AT91C_SPI_DLYBS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_SPI_DLYBS /;"	d
AT91C_SPI_DLYBS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_SPI_DLYBS /;"	d
AT91C_SPI_DLYBS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_SPI_DLYBS /;"	d
AT91C_SPI_DLYBS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_SPI_DLYBS /;"	d
AT91C_SPI_ENDRX	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_SPI_ENDRX /;"	d
AT91C_SPI_ENDRX	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_SPI_ENDRX /;"	d
AT91C_SPI_ENDRX	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_SPI_ENDRX /;"	d
AT91C_SPI_ENDRX	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_SPI_ENDRX /;"	d
AT91C_SPI_ENDRX	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_SPI_ENDRX /;"	d
AT91C_SPI_ENDRX	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_SPI_ENDRX /;"	d
AT91C_SPI_ENDRX	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_SPI_ENDRX /;"	d
AT91C_SPI_ENDRX	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_SPI_ENDRX /;"	d
AT91C_SPI_ENDTX	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_SPI_ENDTX /;"	d
AT91C_SPI_ENDTX	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_SPI_ENDTX /;"	d
AT91C_SPI_ENDTX	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_SPI_ENDTX /;"	d
AT91C_SPI_ENDTX	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_SPI_ENDTX /;"	d
AT91C_SPI_ENDTX	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_SPI_ENDTX /;"	d
AT91C_SPI_ENDTX	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_SPI_ENDTX /;"	d
AT91C_SPI_ENDTX	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_SPI_ENDTX /;"	d
AT91C_SPI_ENDTX	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_SPI_ENDTX /;"	d
AT91C_SPI_FDIV	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_SPI_FDIV /;"	d
AT91C_SPI_FDIV	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_SPI_FDIV /;"	d
AT91C_SPI_FDIV	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_SPI_FDIV /;"	d
AT91C_SPI_FDIV	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_SPI_FDIV /;"	d
AT91C_SPI_FDIV	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_SPI_FDIV /;"	d
AT91C_SPI_FDIV	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_SPI_FDIV /;"	d
AT91C_SPI_FDIV	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_SPI_FDIV /;"	d
AT91C_SPI_FDIV	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_SPI_FDIV /;"	d
AT91C_SPI_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_SPI_IDR /;"	d
AT91C_SPI_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_SPI_IDR /;"	d
AT91C_SPI_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_SPI_IER /;"	d
AT91C_SPI_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_SPI_IER /;"	d
AT91C_SPI_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_SPI_IMR /;"	d
AT91C_SPI_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_SPI_IMR /;"	d
AT91C_SPI_LASTXFER	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_SPI_LASTXFER /;"	d
AT91C_SPI_LASTXFER	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_SPI_LASTXFER /;"	d
AT91C_SPI_LASTXFER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_SPI_LASTXFER /;"	d
AT91C_SPI_LASTXFER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_SPI_LASTXFER /;"	d
AT91C_SPI_LASTXFER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_SPI_LASTXFER /;"	d
AT91C_SPI_LASTXFER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_SPI_LASTXFER /;"	d
AT91C_SPI_LASTXFER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_SPI_LASTXFER /;"	d
AT91C_SPI_LASTXFER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_SPI_LASTXFER /;"	d
AT91C_SPI_LLB	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_SPI_LLB /;"	d
AT91C_SPI_LLB	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_SPI_LLB /;"	d
AT91C_SPI_LLB	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_SPI_LLB /;"	d
AT91C_SPI_LLB	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_SPI_LLB /;"	d
AT91C_SPI_LLB	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_SPI_LLB /;"	d
AT91C_SPI_LLB	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_SPI_LLB /;"	d
AT91C_SPI_LLB	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_SPI_LLB /;"	d
AT91C_SPI_LLB	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_SPI_LLB /;"	d
AT91C_SPI_MODF	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_SPI_MODF /;"	d
AT91C_SPI_MODF	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_SPI_MODF /;"	d
AT91C_SPI_MODF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_SPI_MODF /;"	d
AT91C_SPI_MODF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_SPI_MODF /;"	d
AT91C_SPI_MODF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_SPI_MODF /;"	d
AT91C_SPI_MODF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_SPI_MODF /;"	d
AT91C_SPI_MODF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_SPI_MODF /;"	d
AT91C_SPI_MODF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_SPI_MODF /;"	d
AT91C_SPI_MODFDIS	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_SPI_MODFDIS /;"	d
AT91C_SPI_MODFDIS	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_SPI_MODFDIS /;"	d
AT91C_SPI_MODFDIS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_SPI_MODFDIS /;"	d
AT91C_SPI_MODFDIS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_SPI_MODFDIS /;"	d
AT91C_SPI_MODFDIS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_SPI_MODFDIS /;"	d
AT91C_SPI_MODFDIS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_SPI_MODFDIS /;"	d
AT91C_SPI_MODFDIS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_SPI_MODFDIS /;"	d
AT91C_SPI_MODFDIS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_SPI_MODFDIS /;"	d
AT91C_SPI_MR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_SPI_MR /;"	d
AT91C_SPI_MR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_SPI_MR /;"	d
AT91C_SPI_MSTR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_SPI_MSTR /;"	d
AT91C_SPI_MSTR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_SPI_MSTR /;"	d
AT91C_SPI_MSTR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_SPI_MSTR /;"	d
AT91C_SPI_MSTR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_SPI_MSTR /;"	d
AT91C_SPI_MSTR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_SPI_MSTR /;"	d
AT91C_SPI_MSTR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_SPI_MSTR /;"	d
AT91C_SPI_MSTR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_SPI_MSTR /;"	d
AT91C_SPI_MSTR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_SPI_MSTR /;"	d
AT91C_SPI_NCPHA	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_SPI_NCPHA /;"	d
AT91C_SPI_NCPHA	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_SPI_NCPHA /;"	d
AT91C_SPI_NCPHA	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_SPI_NCPHA /;"	d
AT91C_SPI_NCPHA	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_SPI_NCPHA /;"	d
AT91C_SPI_NCPHA	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_SPI_NCPHA /;"	d
AT91C_SPI_NCPHA	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_SPI_NCPHA /;"	d
AT91C_SPI_NCPHA	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_SPI_NCPHA /;"	d
AT91C_SPI_NCPHA	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_SPI_NCPHA /;"	d
AT91C_SPI_NSSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_SPI_NSSR /;"	d
AT91C_SPI_NSSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_SPI_NSSR /;"	d
AT91C_SPI_NSSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_SPI_NSSR /;"	d
AT91C_SPI_NSSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_SPI_NSSR /;"	d
AT91C_SPI_NSSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_SPI_NSSR /;"	d
AT91C_SPI_NSSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_SPI_NSSR /;"	d
AT91C_SPI_NSSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_SPI_NSSR /;"	d
AT91C_SPI_NSSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_SPI_NSSR /;"	d
AT91C_SPI_OVRES	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_SPI_OVRES /;"	d
AT91C_SPI_OVRES	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_SPI_OVRES /;"	d
AT91C_SPI_OVRES	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_SPI_OVRES /;"	d
AT91C_SPI_OVRES	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_SPI_OVRES /;"	d
AT91C_SPI_OVRES	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_SPI_OVRES /;"	d
AT91C_SPI_OVRES	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_SPI_OVRES /;"	d
AT91C_SPI_OVRES	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_SPI_OVRES /;"	d
AT91C_SPI_OVRES	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_SPI_OVRES /;"	d
AT91C_SPI_PCS	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_SPI_PCS /;"	d
AT91C_SPI_PCS	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_SPI_PCS /;"	d
AT91C_SPI_PCS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_SPI_PCS /;"	d
AT91C_SPI_PCS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_SPI_PCS /;"	d
AT91C_SPI_PCS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_SPI_PCS /;"	d
AT91C_SPI_PCS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_SPI_PCS /;"	d
AT91C_SPI_PCS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_SPI_PCS /;"	d
AT91C_SPI_PCS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_SPI_PCS /;"	d
AT91C_SPI_PCSDEC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_SPI_PCSDEC /;"	d
AT91C_SPI_PCSDEC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_SPI_PCSDEC /;"	d
AT91C_SPI_PCSDEC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_SPI_PCSDEC /;"	d
AT91C_SPI_PCSDEC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_SPI_PCSDEC /;"	d
AT91C_SPI_PCSDEC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_SPI_PCSDEC /;"	d
AT91C_SPI_PCSDEC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_SPI_PCSDEC /;"	d
AT91C_SPI_PCSDEC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_SPI_PCSDEC /;"	d
AT91C_SPI_PCSDEC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_SPI_PCSDEC /;"	d
AT91C_SPI_PS	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_SPI_PS /;"	d
AT91C_SPI_PS	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_SPI_PS /;"	d
AT91C_SPI_PS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_SPI_PS /;"	d
AT91C_SPI_PS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_SPI_PS /;"	d
AT91C_SPI_PS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_SPI_PS /;"	d
AT91C_SPI_PS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_SPI_PS /;"	d
AT91C_SPI_PS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_SPI_PS /;"	d
AT91C_SPI_PS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_SPI_PS /;"	d
AT91C_SPI_PS_FIXED	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_SPI_PS_FIXED /;"	d
AT91C_SPI_PS_FIXED	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_SPI_PS_FIXED /;"	d
AT91C_SPI_PS_FIXED	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_SPI_PS_FIXED /;"	d
AT91C_SPI_PS_FIXED	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_SPI_PS_FIXED /;"	d
AT91C_SPI_PS_FIXED	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_SPI_PS_FIXED /;"	d
AT91C_SPI_PS_FIXED	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_SPI_PS_FIXED /;"	d
AT91C_SPI_PS_FIXED	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_SPI_PS_FIXED /;"	d
AT91C_SPI_PS_FIXED	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_SPI_PS_FIXED /;"	d
AT91C_SPI_PS_VARIABLE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_SPI_PS_VARIABLE /;"	d
AT91C_SPI_PS_VARIABLE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_SPI_PS_VARIABLE /;"	d
AT91C_SPI_PS_VARIABLE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_SPI_PS_VARIABLE /;"	d
AT91C_SPI_PS_VARIABLE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_SPI_PS_VARIABLE /;"	d
AT91C_SPI_PS_VARIABLE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_SPI_PS_VARIABLE /;"	d
AT91C_SPI_PS_VARIABLE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_SPI_PS_VARIABLE /;"	d
AT91C_SPI_PS_VARIABLE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_SPI_PS_VARIABLE /;"	d
AT91C_SPI_PS_VARIABLE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_SPI_PS_VARIABLE /;"	d
AT91C_SPI_PTCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_SPI_PTCR /;"	d
AT91C_SPI_PTCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_SPI_PTCR /;"	d
AT91C_SPI_PTSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_SPI_PTSR /;"	d
AT91C_SPI_PTSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_SPI_PTSR /;"	d
AT91C_SPI_RCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_SPI_RCR /;"	d
AT91C_SPI_RCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_SPI_RCR /;"	d
AT91C_SPI_RD	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_SPI_RD /;"	d
AT91C_SPI_RD	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_SPI_RD /;"	d
AT91C_SPI_RD	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_SPI_RD /;"	d
AT91C_SPI_RD	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_SPI_RD /;"	d
AT91C_SPI_RD	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_SPI_RD /;"	d
AT91C_SPI_RD	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_SPI_RD /;"	d
AT91C_SPI_RD	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_SPI_RD /;"	d
AT91C_SPI_RD	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_SPI_RD /;"	d
AT91C_SPI_RDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_SPI_RDR /;"	d
AT91C_SPI_RDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_SPI_RDR /;"	d
AT91C_SPI_RDRF	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_SPI_RDRF /;"	d
AT91C_SPI_RDRF	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_SPI_RDRF /;"	d
AT91C_SPI_RDRF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_SPI_RDRF /;"	d
AT91C_SPI_RDRF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_SPI_RDRF /;"	d
AT91C_SPI_RDRF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_SPI_RDRF /;"	d
AT91C_SPI_RDRF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_SPI_RDRF /;"	d
AT91C_SPI_RDRF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_SPI_RDRF /;"	d
AT91C_SPI_RDRF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_SPI_RDRF /;"	d
AT91C_SPI_RNCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_SPI_RNCR /;"	d
AT91C_SPI_RNCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_SPI_RNCR /;"	d
AT91C_SPI_RNPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_SPI_RNPR /;"	d
AT91C_SPI_RNPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_SPI_RNPR /;"	d
AT91C_SPI_RPCS	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_SPI_RPCS /;"	d
AT91C_SPI_RPCS	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_SPI_RPCS /;"	d
AT91C_SPI_RPCS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_SPI_RPCS /;"	d
AT91C_SPI_RPCS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_SPI_RPCS /;"	d
AT91C_SPI_RPCS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_SPI_RPCS /;"	d
AT91C_SPI_RPCS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_SPI_RPCS /;"	d
AT91C_SPI_RPCS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_SPI_RPCS /;"	d
AT91C_SPI_RPCS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_SPI_RPCS /;"	d
AT91C_SPI_RPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_SPI_RPR /;"	d
AT91C_SPI_RPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_SPI_RPR /;"	d
AT91C_SPI_RXBUFF	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_SPI_RXBUFF /;"	d
AT91C_SPI_RXBUFF	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_SPI_RXBUFF /;"	d
AT91C_SPI_RXBUFF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_SPI_RXBUFF /;"	d
AT91C_SPI_RXBUFF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_SPI_RXBUFF /;"	d
AT91C_SPI_RXBUFF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_SPI_RXBUFF /;"	d
AT91C_SPI_RXBUFF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_SPI_RXBUFF /;"	d
AT91C_SPI_RXBUFF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_SPI_RXBUFF /;"	d
AT91C_SPI_RXBUFF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_SPI_RXBUFF /;"	d
AT91C_SPI_SCBR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_SPI_SCBR /;"	d
AT91C_SPI_SCBR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_SPI_SCBR /;"	d
AT91C_SPI_SCBR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_SPI_SCBR /;"	d
AT91C_SPI_SCBR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_SPI_SCBR /;"	d
AT91C_SPI_SCBR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_SPI_SCBR /;"	d
AT91C_SPI_SCBR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_SPI_SCBR /;"	d
AT91C_SPI_SCBR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_SPI_SCBR /;"	d
AT91C_SPI_SCBR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_SPI_SCBR /;"	d
AT91C_SPI_SPIDIS	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_SPI_SPIDIS /;"	d
AT91C_SPI_SPIDIS	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_SPI_SPIDIS /;"	d
AT91C_SPI_SPIDIS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_SPI_SPIDIS /;"	d
AT91C_SPI_SPIDIS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_SPI_SPIDIS /;"	d
AT91C_SPI_SPIDIS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_SPI_SPIDIS /;"	d
AT91C_SPI_SPIDIS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_SPI_SPIDIS /;"	d
AT91C_SPI_SPIDIS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_SPI_SPIDIS /;"	d
AT91C_SPI_SPIDIS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_SPI_SPIDIS /;"	d
AT91C_SPI_SPIEN	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_SPI_SPIEN /;"	d
AT91C_SPI_SPIEN	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_SPI_SPIEN /;"	d
AT91C_SPI_SPIEN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_SPI_SPIEN /;"	d
AT91C_SPI_SPIEN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_SPI_SPIEN /;"	d
AT91C_SPI_SPIEN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_SPI_SPIEN /;"	d
AT91C_SPI_SPIEN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_SPI_SPIEN /;"	d
AT91C_SPI_SPIEN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_SPI_SPIEN /;"	d
AT91C_SPI_SPIEN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_SPI_SPIEN /;"	d
AT91C_SPI_SPIENS	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_SPI_SPIENS /;"	d
AT91C_SPI_SPIENS	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_SPI_SPIENS /;"	d
AT91C_SPI_SPIENS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_SPI_SPIENS /;"	d
AT91C_SPI_SPIENS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_SPI_SPIENS /;"	d
AT91C_SPI_SPIENS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_SPI_SPIENS /;"	d
AT91C_SPI_SPIENS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_SPI_SPIENS /;"	d
AT91C_SPI_SPIENS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_SPI_SPIENS /;"	d
AT91C_SPI_SPIENS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_SPI_SPIENS /;"	d
AT91C_SPI_SR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_SPI_SR /;"	d
AT91C_SPI_SR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_SPI_SR /;"	d
AT91C_SPI_SWRST	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_SPI_SWRST /;"	d
AT91C_SPI_SWRST	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_SPI_SWRST /;"	d
AT91C_SPI_SWRST	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_SPI_SWRST /;"	d
AT91C_SPI_SWRST	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_SPI_SWRST /;"	d
AT91C_SPI_SWRST	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_SPI_SWRST /;"	d
AT91C_SPI_SWRST	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_SPI_SWRST /;"	d
AT91C_SPI_SWRST	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_SPI_SWRST /;"	d
AT91C_SPI_SWRST	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_SPI_SWRST /;"	d
AT91C_SPI_TCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_SPI_TCR /;"	d
AT91C_SPI_TCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_SPI_TCR /;"	d
AT91C_SPI_TD	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_SPI_TD /;"	d
AT91C_SPI_TD	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_SPI_TD /;"	d
AT91C_SPI_TD	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_SPI_TD /;"	d
AT91C_SPI_TD	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_SPI_TD /;"	d
AT91C_SPI_TD	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_SPI_TD /;"	d
AT91C_SPI_TD	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_SPI_TD /;"	d
AT91C_SPI_TD	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_SPI_TD /;"	d
AT91C_SPI_TD	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_SPI_TD /;"	d
AT91C_SPI_TDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_SPI_TDR /;"	d
AT91C_SPI_TDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_SPI_TDR /;"	d
AT91C_SPI_TDRE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_SPI_TDRE /;"	d
AT91C_SPI_TDRE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_SPI_TDRE /;"	d
AT91C_SPI_TDRE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_SPI_TDRE /;"	d
AT91C_SPI_TDRE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_SPI_TDRE /;"	d
AT91C_SPI_TDRE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_SPI_TDRE /;"	d
AT91C_SPI_TDRE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_SPI_TDRE /;"	d
AT91C_SPI_TDRE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_SPI_TDRE /;"	d
AT91C_SPI_TDRE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_SPI_TDRE /;"	d
AT91C_SPI_TNCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_SPI_TNCR /;"	d
AT91C_SPI_TNCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_SPI_TNCR /;"	d
AT91C_SPI_TNPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_SPI_TNPR /;"	d
AT91C_SPI_TNPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_SPI_TNPR /;"	d
AT91C_SPI_TPCS	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_SPI_TPCS /;"	d
AT91C_SPI_TPCS	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_SPI_TPCS /;"	d
AT91C_SPI_TPCS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_SPI_TPCS /;"	d
AT91C_SPI_TPCS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_SPI_TPCS /;"	d
AT91C_SPI_TPCS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_SPI_TPCS /;"	d
AT91C_SPI_TPCS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_SPI_TPCS /;"	d
AT91C_SPI_TPCS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_SPI_TPCS /;"	d
AT91C_SPI_TPCS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_SPI_TPCS /;"	d
AT91C_SPI_TPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_SPI_TPR /;"	d
AT91C_SPI_TPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_SPI_TPR /;"	d
AT91C_SPI_TXBUFE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_SPI_TXBUFE /;"	d
AT91C_SPI_TXBUFE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_SPI_TXBUFE /;"	d
AT91C_SPI_TXBUFE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_SPI_TXBUFE /;"	d
AT91C_SPI_TXBUFE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_SPI_TXBUFE /;"	d
AT91C_SPI_TXBUFE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_SPI_TXBUFE /;"	d
AT91C_SPI_TXBUFE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_SPI_TXBUFE /;"	d
AT91C_SPI_TXBUFE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_SPI_TXBUFE /;"	d
AT91C_SPI_TXBUFE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_SPI_TXBUFE /;"	d
AT91C_SPI_TXEMPTY	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_SPI_TXEMPTY /;"	d
AT91C_SPI_TXEMPTY	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_SPI_TXEMPTY /;"	d
AT91C_SPI_TXEMPTY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_SPI_TXEMPTY /;"	d
AT91C_SPI_TXEMPTY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_SPI_TXEMPTY /;"	d
AT91C_SPI_TXEMPTY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_SPI_TXEMPTY /;"	d
AT91C_SPI_TXEMPTY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_SPI_TXEMPTY /;"	d
AT91C_SPI_TXEMPTY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_SPI_TXEMPTY /;"	d
AT91C_SPI_TXEMPTY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_SPI_TXEMPTY /;"	d
AT91C_SSC_CKG	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_SSC_CKG /;"	d
AT91C_SSC_CKG	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_SSC_CKG /;"	d
AT91C_SSC_CKG_HIGH	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_SSC_CKG_HIGH /;"	d
AT91C_SSC_CKG_HIGH	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_SSC_CKG_HIGH /;"	d
AT91C_SSC_CKG_LOW	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_SSC_CKG_LOW /;"	d
AT91C_SSC_CKG_LOW	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_SSC_CKG_LOW /;"	d
AT91C_SSC_CKG_NONE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_SSC_CKG_NONE /;"	d
AT91C_SSC_CKG_NONE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_SSC_CKG_NONE /;"	d
AT91C_SSC_CKI	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_SSC_CKI /;"	d
AT91C_SSC_CKI	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_SSC_CKI /;"	d
AT91C_SSC_CKI	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_SSC_CKI /;"	d
AT91C_SSC_CKI	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_SSC_CKI /;"	d
AT91C_SSC_CKI	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_SSC_CKI /;"	d
AT91C_SSC_CKI	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_SSC_CKI /;"	d
AT91C_SSC_CKI	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_SSC_CKI /;"	d
AT91C_SSC_CKI	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_SSC_CKI /;"	d
AT91C_SSC_CKO	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_SSC_CKO /;"	d
AT91C_SSC_CKO	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_SSC_CKO /;"	d
AT91C_SSC_CKO	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_SSC_CKO /;"	d
AT91C_SSC_CKO	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_SSC_CKO /;"	d
AT91C_SSC_CKO	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_SSC_CKO /;"	d
AT91C_SSC_CKO	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_SSC_CKO /;"	d
AT91C_SSC_CKO	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_SSC_CKO /;"	d
AT91C_SSC_CKO	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_SSC_CKO /;"	d
AT91C_SSC_CKO_CONTINOUS	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_SSC_CKO_CONTINOUS /;"	d
AT91C_SSC_CKO_CONTINOUS	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_SSC_CKO_CONTINOUS /;"	d
AT91C_SSC_CKO_CONTINOUS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_SSC_CKO_CONTINOUS /;"	d
AT91C_SSC_CKO_CONTINOUS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_SSC_CKO_CONTINOUS /;"	d
AT91C_SSC_CKO_CONTINOUS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_SSC_CKO_CONTINOUS /;"	d
AT91C_SSC_CKO_CONTINOUS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_SSC_CKO_CONTINOUS /;"	d
AT91C_SSC_CKO_CONTINOUS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_SSC_CKO_CONTINOUS /;"	d
AT91C_SSC_CKO_CONTINOUS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_SSC_CKO_CONTINOUS /;"	d
AT91C_SSC_CKO_DATA_TX	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_SSC_CKO_DATA_TX /;"	d
AT91C_SSC_CKO_DATA_TX	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_SSC_CKO_DATA_TX /;"	d
AT91C_SSC_CKO_DATA_TX	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_SSC_CKO_DATA_TX /;"	d
AT91C_SSC_CKO_DATA_TX	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_SSC_CKO_DATA_TX /;"	d
AT91C_SSC_CKO_DATA_TX	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_SSC_CKO_DATA_TX /;"	d
AT91C_SSC_CKO_DATA_TX	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_SSC_CKO_DATA_TX /;"	d
AT91C_SSC_CKO_DATA_TX	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_SSC_CKO_DATA_TX /;"	d
AT91C_SSC_CKO_DATA_TX	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_SSC_CKO_DATA_TX /;"	d
AT91C_SSC_CKO_NONE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_SSC_CKO_NONE /;"	d
AT91C_SSC_CKO_NONE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_SSC_CKO_NONE /;"	d
AT91C_SSC_CKO_NONE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_SSC_CKO_NONE /;"	d
AT91C_SSC_CKO_NONE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_SSC_CKO_NONE /;"	d
AT91C_SSC_CKO_NONE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_SSC_CKO_NONE /;"	d
AT91C_SSC_CKO_NONE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_SSC_CKO_NONE /;"	d
AT91C_SSC_CKO_NONE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_SSC_CKO_NONE /;"	d
AT91C_SSC_CKO_NONE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_SSC_CKO_NONE /;"	d
AT91C_SSC_CKS	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_SSC_CKS /;"	d
AT91C_SSC_CKS	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_SSC_CKS /;"	d
AT91C_SSC_CKS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_SSC_CKS /;"	d
AT91C_SSC_CKS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_SSC_CKS /;"	d
AT91C_SSC_CKS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_SSC_CKS /;"	d
AT91C_SSC_CKS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_SSC_CKS /;"	d
AT91C_SSC_CKS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_SSC_CKS /;"	d
AT91C_SSC_CKS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_SSC_CKS /;"	d
AT91C_SSC_CKS_DIV	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_SSC_CKS_DIV /;"	d
AT91C_SSC_CKS_DIV	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_SSC_CKS_DIV /;"	d
AT91C_SSC_CKS_DIV	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_SSC_CKS_DIV /;"	d
AT91C_SSC_CKS_DIV	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_SSC_CKS_DIV /;"	d
AT91C_SSC_CKS_DIV	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_SSC_CKS_DIV /;"	d
AT91C_SSC_CKS_DIV	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_SSC_CKS_DIV /;"	d
AT91C_SSC_CKS_DIV	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_SSC_CKS_DIV /;"	d
AT91C_SSC_CKS_DIV	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_SSC_CKS_DIV /;"	d
AT91C_SSC_CKS_RK	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_SSC_CKS_RK /;"	d
AT91C_SSC_CKS_RK	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_SSC_CKS_RK /;"	d
AT91C_SSC_CKS_RK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_SSC_CKS_RK /;"	d
AT91C_SSC_CKS_RK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_SSC_CKS_RK /;"	d
AT91C_SSC_CKS_RK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_SSC_CKS_RK /;"	d
AT91C_SSC_CKS_RK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_SSC_CKS_RK /;"	d
AT91C_SSC_CKS_RK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_SSC_CKS_RK /;"	d
AT91C_SSC_CKS_RK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_SSC_CKS_RK /;"	d
AT91C_SSC_CKS_TK	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_SSC_CKS_TK /;"	d
AT91C_SSC_CKS_TK	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_SSC_CKS_TK /;"	d
AT91C_SSC_CKS_TK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_SSC_CKS_TK /;"	d
AT91C_SSC_CKS_TK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_SSC_CKS_TK /;"	d
AT91C_SSC_CKS_TK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_SSC_CKS_TK /;"	d
AT91C_SSC_CKS_TK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_SSC_CKS_TK /;"	d
AT91C_SSC_CKS_TK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_SSC_CKS_TK /;"	d
AT91C_SSC_CKS_TK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_SSC_CKS_TK /;"	d
AT91C_SSC_CMR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_SSC_CMR /;"	d
AT91C_SSC_CMR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_SSC_CMR /;"	d
AT91C_SSC_CMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_SSC_CMR /;"	d
AT91C_SSC_CMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_SSC_CMR /;"	d
AT91C_SSC_CMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_SSC_CMR /;"	d
AT91C_SSC_CMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_SSC_CMR /;"	d
AT91C_SSC_CMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_SSC_CMR /;"	d
AT91C_SSC_CMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_SSC_CMR /;"	d
AT91C_SSC_CP0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_SSC_CP0 /;"	d
AT91C_SSC_CP0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_SSC_CP0 /;"	d
AT91C_SSC_CP1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_SSC_CP1 /;"	d
AT91C_SSC_CP1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_SSC_CP1 /;"	d
AT91C_SSC_CR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_SSC_CR /;"	d
AT91C_SSC_CR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_SSC_CR /;"	d
AT91C_SSC_CR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_SSC_CR /;"	d
AT91C_SSC_CR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_SSC_CR /;"	d
AT91C_SSC_CR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_SSC_CR /;"	d
AT91C_SSC_CR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_SSC_CR /;"	d
AT91C_SSC_CR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_SSC_CR /;"	d
AT91C_SSC_CR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_SSC_CR /;"	d
AT91C_SSC_DATDEF	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_SSC_DATDEF /;"	d
AT91C_SSC_DATDEF	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_SSC_DATDEF /;"	d
AT91C_SSC_DATDEF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_SSC_DATDEF /;"	d
AT91C_SSC_DATDEF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_SSC_DATDEF /;"	d
AT91C_SSC_DATDEF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_SSC_DATDEF /;"	d
AT91C_SSC_DATDEF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_SSC_DATDEF /;"	d
AT91C_SSC_DATDEF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_SSC_DATDEF /;"	d
AT91C_SSC_DATDEF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_SSC_DATDEF /;"	d
AT91C_SSC_DATLEN	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_SSC_DATLEN /;"	d
AT91C_SSC_DATLEN	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_SSC_DATLEN /;"	d
AT91C_SSC_DATLEN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_SSC_DATLEN /;"	d
AT91C_SSC_DATLEN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_SSC_DATLEN /;"	d
AT91C_SSC_DATLEN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_SSC_DATLEN /;"	d
AT91C_SSC_DATLEN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_SSC_DATLEN /;"	d
AT91C_SSC_DATLEN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_SSC_DATLEN /;"	d
AT91C_SSC_DATLEN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_SSC_DATLEN /;"	d
AT91C_SSC_DATNB	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_SSC_DATNB /;"	d
AT91C_SSC_DATNB	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_SSC_DATNB /;"	d
AT91C_SSC_DATNB	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_SSC_DATNB /;"	d
AT91C_SSC_DATNB	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_SSC_DATNB /;"	d
AT91C_SSC_DATNB	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_SSC_DATNB /;"	d
AT91C_SSC_DATNB	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_SSC_DATNB /;"	d
AT91C_SSC_DATNB	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_SSC_DATNB /;"	d
AT91C_SSC_DATNB	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_SSC_DATNB /;"	d
AT91C_SSC_ENDRX	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_SSC_ENDRX /;"	d
AT91C_SSC_ENDRX	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_SSC_ENDRX /;"	d
AT91C_SSC_ENDRX	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_SSC_ENDRX /;"	d
AT91C_SSC_ENDRX	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_SSC_ENDRX /;"	d
AT91C_SSC_ENDRX	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_SSC_ENDRX /;"	d
AT91C_SSC_ENDRX	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_SSC_ENDRX /;"	d
AT91C_SSC_ENDRX	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_SSC_ENDRX /;"	d
AT91C_SSC_ENDRX	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_SSC_ENDRX /;"	d
AT91C_SSC_ENDTX	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_SSC_ENDTX /;"	d
AT91C_SSC_ENDTX	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_SSC_ENDTX /;"	d
AT91C_SSC_ENDTX	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_SSC_ENDTX /;"	d
AT91C_SSC_ENDTX	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_SSC_ENDTX /;"	d
AT91C_SSC_ENDTX	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_SSC_ENDTX /;"	d
AT91C_SSC_ENDTX	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_SSC_ENDTX /;"	d
AT91C_SSC_ENDTX	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_SSC_ENDTX /;"	d
AT91C_SSC_ENDTX	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_SSC_ENDTX /;"	d
AT91C_SSC_FSDEN	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_SSC_FSDEN /;"	d
AT91C_SSC_FSDEN	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_SSC_FSDEN /;"	d
AT91C_SSC_FSDEN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_SSC_FSDEN /;"	d
AT91C_SSC_FSDEN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_SSC_FSDEN /;"	d
AT91C_SSC_FSDEN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_SSC_FSDEN /;"	d
AT91C_SSC_FSDEN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_SSC_FSDEN /;"	d
AT91C_SSC_FSDEN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_SSC_FSDEN /;"	d
AT91C_SSC_FSDEN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_SSC_FSDEN /;"	d
AT91C_SSC_FSEDGE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_SSC_FSEDGE /;"	d
AT91C_SSC_FSEDGE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_SSC_FSEDGE /;"	d
AT91C_SSC_FSEDGE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_SSC_FSEDGE /;"	d
AT91C_SSC_FSEDGE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_SSC_FSEDGE /;"	d
AT91C_SSC_FSEDGE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_SSC_FSEDGE /;"	d
AT91C_SSC_FSEDGE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_SSC_FSEDGE /;"	d
AT91C_SSC_FSEDGE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_SSC_FSEDGE /;"	d
AT91C_SSC_FSEDGE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_SSC_FSEDGE /;"	d
AT91C_SSC_FSLEN	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_SSC_FSLEN /;"	d
AT91C_SSC_FSLEN	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_SSC_FSLEN /;"	d
AT91C_SSC_FSLEN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_SSC_FSLEN /;"	d
AT91C_SSC_FSLEN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_SSC_FSLEN /;"	d
AT91C_SSC_FSLEN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_SSC_FSLEN /;"	d
AT91C_SSC_FSLEN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_SSC_FSLEN /;"	d
AT91C_SSC_FSLEN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_SSC_FSLEN /;"	d
AT91C_SSC_FSLEN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_SSC_FSLEN /;"	d
AT91C_SSC_FSOS	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_SSC_FSOS /;"	d
AT91C_SSC_FSOS	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_SSC_FSOS /;"	d
AT91C_SSC_FSOS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_SSC_FSOS /;"	d
AT91C_SSC_FSOS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_SSC_FSOS /;"	d
AT91C_SSC_FSOS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_SSC_FSOS /;"	d
AT91C_SSC_FSOS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_SSC_FSOS /;"	d
AT91C_SSC_FSOS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_SSC_FSOS /;"	d
AT91C_SSC_FSOS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_SSC_FSOS /;"	d
AT91C_SSC_FSOS_HIGH	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_SSC_FSOS_HIGH /;"	d
AT91C_SSC_FSOS_HIGH	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_SSC_FSOS_HIGH /;"	d
AT91C_SSC_FSOS_HIGH	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_SSC_FSOS_HIGH /;"	d
AT91C_SSC_FSOS_HIGH	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_SSC_FSOS_HIGH /;"	d
AT91C_SSC_FSOS_HIGH	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_SSC_FSOS_HIGH /;"	d
AT91C_SSC_FSOS_HIGH	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_SSC_FSOS_HIGH /;"	d
AT91C_SSC_FSOS_HIGH	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_SSC_FSOS_HIGH /;"	d
AT91C_SSC_FSOS_HIGH	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_SSC_FSOS_HIGH /;"	d
AT91C_SSC_FSOS_LOW	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_SSC_FSOS_LOW /;"	d
AT91C_SSC_FSOS_LOW	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_SSC_FSOS_LOW /;"	d
AT91C_SSC_FSOS_LOW	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_SSC_FSOS_LOW /;"	d
AT91C_SSC_FSOS_LOW	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_SSC_FSOS_LOW /;"	d
AT91C_SSC_FSOS_LOW	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_SSC_FSOS_LOW /;"	d
AT91C_SSC_FSOS_LOW	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_SSC_FSOS_LOW /;"	d
AT91C_SSC_FSOS_LOW	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_SSC_FSOS_LOW /;"	d
AT91C_SSC_FSOS_LOW	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_SSC_FSOS_LOW /;"	d
AT91C_SSC_FSOS_NEGATIVE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_SSC_FSOS_NEGATIVE /;"	d
AT91C_SSC_FSOS_NEGATIVE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_SSC_FSOS_NEGATIVE /;"	d
AT91C_SSC_FSOS_NEGATIVE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_SSC_FSOS_NEGATIVE /;"	d
AT91C_SSC_FSOS_NEGATIVE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_SSC_FSOS_NEGATIVE /;"	d
AT91C_SSC_FSOS_NEGATIVE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_SSC_FSOS_NEGATIVE /;"	d
AT91C_SSC_FSOS_NEGATIVE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_SSC_FSOS_NEGATIVE /;"	d
AT91C_SSC_FSOS_NEGATIVE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_SSC_FSOS_NEGATIVE /;"	d
AT91C_SSC_FSOS_NEGATIVE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_SSC_FSOS_NEGATIVE /;"	d
AT91C_SSC_FSOS_NONE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_SSC_FSOS_NONE /;"	d
AT91C_SSC_FSOS_NONE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_SSC_FSOS_NONE /;"	d
AT91C_SSC_FSOS_NONE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_SSC_FSOS_NONE /;"	d
AT91C_SSC_FSOS_NONE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_SSC_FSOS_NONE /;"	d
AT91C_SSC_FSOS_NONE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_SSC_FSOS_NONE /;"	d
AT91C_SSC_FSOS_NONE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_SSC_FSOS_NONE /;"	d
AT91C_SSC_FSOS_NONE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_SSC_FSOS_NONE /;"	d
AT91C_SSC_FSOS_NONE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_SSC_FSOS_NONE /;"	d
AT91C_SSC_FSOS_POSITIVE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_SSC_FSOS_POSITIVE /;"	d
AT91C_SSC_FSOS_POSITIVE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_SSC_FSOS_POSITIVE /;"	d
AT91C_SSC_FSOS_POSITIVE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_SSC_FSOS_POSITIVE /;"	d
AT91C_SSC_FSOS_POSITIVE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_SSC_FSOS_POSITIVE /;"	d
AT91C_SSC_FSOS_POSITIVE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_SSC_FSOS_POSITIVE /;"	d
AT91C_SSC_FSOS_POSITIVE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_SSC_FSOS_POSITIVE /;"	d
AT91C_SSC_FSOS_POSITIVE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_SSC_FSOS_POSITIVE /;"	d
AT91C_SSC_FSOS_POSITIVE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_SSC_FSOS_POSITIVE /;"	d
AT91C_SSC_FSOS_TOGGLE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_SSC_FSOS_TOGGLE /;"	d
AT91C_SSC_FSOS_TOGGLE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_SSC_FSOS_TOGGLE /;"	d
AT91C_SSC_FSOS_TOGGLE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_SSC_FSOS_TOGGLE /;"	d
AT91C_SSC_FSOS_TOGGLE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_SSC_FSOS_TOGGLE /;"	d
AT91C_SSC_FSOS_TOGGLE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_SSC_FSOS_TOGGLE /;"	d
AT91C_SSC_FSOS_TOGGLE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_SSC_FSOS_TOGGLE /;"	d
AT91C_SSC_FSOS_TOGGLE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_SSC_FSOS_TOGGLE /;"	d
AT91C_SSC_FSOS_TOGGLE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_SSC_FSOS_TOGGLE /;"	d
AT91C_SSC_IDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_SSC_IDR /;"	d
AT91C_SSC_IDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_SSC_IDR /;"	d
AT91C_SSC_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_SSC_IDR /;"	d
AT91C_SSC_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_SSC_IDR /;"	d
AT91C_SSC_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_SSC_IDR /;"	d
AT91C_SSC_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_SSC_IDR /;"	d
AT91C_SSC_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_SSC_IDR /;"	d
AT91C_SSC_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_SSC_IDR /;"	d
AT91C_SSC_IER	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_SSC_IER /;"	d
AT91C_SSC_IER	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_SSC_IER /;"	d
AT91C_SSC_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_SSC_IER /;"	d
AT91C_SSC_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_SSC_IER /;"	d
AT91C_SSC_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_SSC_IER /;"	d
AT91C_SSC_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_SSC_IER /;"	d
AT91C_SSC_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_SSC_IER /;"	d
AT91C_SSC_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_SSC_IER /;"	d
AT91C_SSC_IMR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_SSC_IMR /;"	d
AT91C_SSC_IMR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_SSC_IMR /;"	d
AT91C_SSC_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_SSC_IMR /;"	d
AT91C_SSC_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_SSC_IMR /;"	d
AT91C_SSC_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_SSC_IMR /;"	d
AT91C_SSC_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_SSC_IMR /;"	d
AT91C_SSC_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_SSC_IMR /;"	d
AT91C_SSC_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_SSC_IMR /;"	d
AT91C_SSC_LOOP	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_SSC_LOOP /;"	d
AT91C_SSC_LOOP	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_SSC_LOOP /;"	d
AT91C_SSC_LOOP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_SSC_LOOP /;"	d
AT91C_SSC_LOOP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_SSC_LOOP /;"	d
AT91C_SSC_LOOP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_SSC_LOOP /;"	d
AT91C_SSC_LOOP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_SSC_LOOP /;"	d
AT91C_SSC_LOOP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_SSC_LOOP /;"	d
AT91C_SSC_LOOP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_SSC_LOOP /;"	d
AT91C_SSC_MSBF	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_SSC_MSBF /;"	d
AT91C_SSC_MSBF	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_SSC_MSBF /;"	d
AT91C_SSC_MSBF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_SSC_MSBF /;"	d
AT91C_SSC_MSBF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_SSC_MSBF /;"	d
AT91C_SSC_MSBF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_SSC_MSBF /;"	d
AT91C_SSC_MSBF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_SSC_MSBF /;"	d
AT91C_SSC_MSBF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_SSC_MSBF /;"	d
AT91C_SSC_MSBF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_SSC_MSBF /;"	d
AT91C_SSC_OVRUN	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_SSC_OVRUN /;"	d
AT91C_SSC_OVRUN	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_SSC_OVRUN /;"	d
AT91C_SSC_OVRUN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_SSC_OVRUN /;"	d
AT91C_SSC_OVRUN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_SSC_OVRUN /;"	d
AT91C_SSC_OVRUN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_SSC_OVRUN /;"	d
AT91C_SSC_OVRUN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_SSC_OVRUN /;"	d
AT91C_SSC_OVRUN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_SSC_OVRUN /;"	d
AT91C_SSC_OVRUN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_SSC_OVRUN /;"	d
AT91C_SSC_PERIOD	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_SSC_PERIOD /;"	d
AT91C_SSC_PERIOD	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_SSC_PERIOD /;"	d
AT91C_SSC_PERIOD	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_SSC_PERIOD /;"	d
AT91C_SSC_PERIOD	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_SSC_PERIOD /;"	d
AT91C_SSC_PERIOD	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_SSC_PERIOD /;"	d
AT91C_SSC_PERIOD	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_SSC_PERIOD /;"	d
AT91C_SSC_PERIOD	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_SSC_PERIOD /;"	d
AT91C_SSC_PERIOD	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_SSC_PERIOD /;"	d
AT91C_SSC_PTCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_SSC_PTCR /;"	d
AT91C_SSC_PTCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_SSC_PTCR /;"	d
AT91C_SSC_PTCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_SSC_PTCR /;"	d
AT91C_SSC_PTCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_SSC_PTCR /;"	d
AT91C_SSC_PTCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_SSC_PTCR /;"	d
AT91C_SSC_PTCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_SSC_PTCR /;"	d
AT91C_SSC_PTCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_SSC_PTCR /;"	d
AT91C_SSC_PTCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_SSC_PTCR /;"	d
AT91C_SSC_PTSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_SSC_PTSR /;"	d
AT91C_SSC_PTSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_SSC_PTSR /;"	d
AT91C_SSC_PTSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_SSC_PTSR /;"	d
AT91C_SSC_PTSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_SSC_PTSR /;"	d
AT91C_SSC_PTSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_SSC_PTSR /;"	d
AT91C_SSC_PTSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_SSC_PTSR /;"	d
AT91C_SSC_PTSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_SSC_PTSR /;"	d
AT91C_SSC_PTSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_SSC_PTSR /;"	d
AT91C_SSC_RC0R	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_SSC_RC0R /;"	d
AT91C_SSC_RC0R	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_SSC_RC0R /;"	d
AT91C_SSC_RC1R	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_SSC_RC1R /;"	d
AT91C_SSC_RC1R	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_SSC_RC1R /;"	d
AT91C_SSC_RCMR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_SSC_RCMR /;"	d
AT91C_SSC_RCMR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_SSC_RCMR /;"	d
AT91C_SSC_RCMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_SSC_RCMR /;"	d
AT91C_SSC_RCMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_SSC_RCMR /;"	d
AT91C_SSC_RCMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_SSC_RCMR /;"	d
AT91C_SSC_RCMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_SSC_RCMR /;"	d
AT91C_SSC_RCMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_SSC_RCMR /;"	d
AT91C_SSC_RCMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_SSC_RCMR /;"	d
AT91C_SSC_RCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_SSC_RCR /;"	d
AT91C_SSC_RCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_SSC_RCR /;"	d
AT91C_SSC_RCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_SSC_RCR /;"	d
AT91C_SSC_RCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_SSC_RCR /;"	d
AT91C_SSC_RCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_SSC_RCR /;"	d
AT91C_SSC_RCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_SSC_RCR /;"	d
AT91C_SSC_RCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_SSC_RCR /;"	d
AT91C_SSC_RCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_SSC_RCR /;"	d
AT91C_SSC_RFMR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_SSC_RFMR /;"	d
AT91C_SSC_RFMR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_SSC_RFMR /;"	d
AT91C_SSC_RFMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_SSC_RFMR /;"	d
AT91C_SSC_RFMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_SSC_RFMR /;"	d
AT91C_SSC_RFMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_SSC_RFMR /;"	d
AT91C_SSC_RFMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_SSC_RFMR /;"	d
AT91C_SSC_RFMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_SSC_RFMR /;"	d
AT91C_SSC_RFMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_SSC_RFMR /;"	d
AT91C_SSC_RHR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_SSC_RHR /;"	d
AT91C_SSC_RHR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_SSC_RHR /;"	d
AT91C_SSC_RHR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_SSC_RHR /;"	d
AT91C_SSC_RHR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_SSC_RHR /;"	d
AT91C_SSC_RHR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_SSC_RHR /;"	d
AT91C_SSC_RHR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_SSC_RHR /;"	d
AT91C_SSC_RHR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_SSC_RHR /;"	d
AT91C_SSC_RHR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_SSC_RHR /;"	d
AT91C_SSC_RNCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_SSC_RNCR /;"	d
AT91C_SSC_RNCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_SSC_RNCR /;"	d
AT91C_SSC_RNCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_SSC_RNCR /;"	d
AT91C_SSC_RNCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_SSC_RNCR /;"	d
AT91C_SSC_RNCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_SSC_RNCR /;"	d
AT91C_SSC_RNCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_SSC_RNCR /;"	d
AT91C_SSC_RNCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_SSC_RNCR /;"	d
AT91C_SSC_RNCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_SSC_RNCR /;"	d
AT91C_SSC_RNPR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_SSC_RNPR /;"	d
AT91C_SSC_RNPR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_SSC_RNPR /;"	d
AT91C_SSC_RNPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_SSC_RNPR /;"	d
AT91C_SSC_RNPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_SSC_RNPR /;"	d
AT91C_SSC_RNPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_SSC_RNPR /;"	d
AT91C_SSC_RNPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_SSC_RNPR /;"	d
AT91C_SSC_RNPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_SSC_RNPR /;"	d
AT91C_SSC_RNPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_SSC_RNPR /;"	d
AT91C_SSC_RPR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_SSC_RPR /;"	d
AT91C_SSC_RPR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_SSC_RPR /;"	d
AT91C_SSC_RPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_SSC_RPR /;"	d
AT91C_SSC_RPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_SSC_RPR /;"	d
AT91C_SSC_RPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_SSC_RPR /;"	d
AT91C_SSC_RPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_SSC_RPR /;"	d
AT91C_SSC_RPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_SSC_RPR /;"	d
AT91C_SSC_RPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_SSC_RPR /;"	d
AT91C_SSC_RSHR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_SSC_RSHR /;"	d
AT91C_SSC_RSHR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_SSC_RSHR /;"	d
AT91C_SSC_RSHR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_SSC_RSHR /;"	d
AT91C_SSC_RSHR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_SSC_RSHR /;"	d
AT91C_SSC_RSHR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_SSC_RSHR /;"	d
AT91C_SSC_RSHR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_SSC_RSHR /;"	d
AT91C_SSC_RSHR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_SSC_RSHR /;"	d
AT91C_SSC_RSHR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_SSC_RSHR /;"	d
AT91C_SSC_RXBUFF	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_SSC_RXBUFF /;"	d
AT91C_SSC_RXBUFF	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_SSC_RXBUFF /;"	d
AT91C_SSC_RXBUFF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_SSC_RXBUFF /;"	d
AT91C_SSC_RXBUFF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_SSC_RXBUFF /;"	d
AT91C_SSC_RXBUFF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_SSC_RXBUFF /;"	d
AT91C_SSC_RXBUFF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_SSC_RXBUFF /;"	d
AT91C_SSC_RXBUFF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_SSC_RXBUFF /;"	d
AT91C_SSC_RXBUFF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_SSC_RXBUFF /;"	d
AT91C_SSC_RXDIS	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_SSC_RXDIS /;"	d
AT91C_SSC_RXDIS	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_SSC_RXDIS /;"	d
AT91C_SSC_RXDIS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_SSC_RXDIS /;"	d
AT91C_SSC_RXDIS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_SSC_RXDIS /;"	d
AT91C_SSC_RXDIS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_SSC_RXDIS /;"	d
AT91C_SSC_RXDIS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_SSC_RXDIS /;"	d
AT91C_SSC_RXDIS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_SSC_RXDIS /;"	d
AT91C_SSC_RXDIS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_SSC_RXDIS /;"	d
AT91C_SSC_RXEN	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_SSC_RXEN /;"	d
AT91C_SSC_RXEN	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_SSC_RXEN /;"	d
AT91C_SSC_RXEN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_SSC_RXEN /;"	d
AT91C_SSC_RXEN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_SSC_RXEN /;"	d
AT91C_SSC_RXEN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_SSC_RXEN /;"	d
AT91C_SSC_RXEN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_SSC_RXEN /;"	d
AT91C_SSC_RXEN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_SSC_RXEN /;"	d
AT91C_SSC_RXEN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_SSC_RXEN /;"	d
AT91C_SSC_RXENA	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_SSC_RXENA /;"	d
AT91C_SSC_RXENA	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_SSC_RXENA /;"	d
AT91C_SSC_RXENA	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_SSC_RXENA /;"	d
AT91C_SSC_RXENA	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_SSC_RXENA /;"	d
AT91C_SSC_RXENA	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_SSC_RXENA /;"	d
AT91C_SSC_RXENA	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_SSC_RXENA /;"	d
AT91C_SSC_RXENA	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_SSC_RXENA /;"	d
AT91C_SSC_RXENA	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_SSC_RXENA /;"	d
AT91C_SSC_RXRDY	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_SSC_RXRDY /;"	d
AT91C_SSC_RXRDY	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_SSC_RXRDY /;"	d
AT91C_SSC_RXRDY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_SSC_RXRDY /;"	d
AT91C_SSC_RXRDY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_SSC_RXRDY /;"	d
AT91C_SSC_RXRDY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_SSC_RXRDY /;"	d
AT91C_SSC_RXRDY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_SSC_RXRDY /;"	d
AT91C_SSC_RXRDY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_SSC_RXRDY /;"	d
AT91C_SSC_RXRDY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_SSC_RXRDY /;"	d
AT91C_SSC_RXSYN	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_SSC_RXSYN /;"	d
AT91C_SSC_RXSYN	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_SSC_RXSYN /;"	d
AT91C_SSC_RXSYN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_SSC_RXSYN /;"	d
AT91C_SSC_RXSYN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_SSC_RXSYN /;"	d
AT91C_SSC_RXSYN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_SSC_RXSYN /;"	d
AT91C_SSC_RXSYN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_SSC_RXSYN /;"	d
AT91C_SSC_RXSYN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_SSC_RXSYN /;"	d
AT91C_SSC_RXSYN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_SSC_RXSYN /;"	d
AT91C_SSC_SR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_SSC_SR /;"	d
AT91C_SSC_SR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_SSC_SR /;"	d
AT91C_SSC_SR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_SSC_SR /;"	d
AT91C_SSC_SR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_SSC_SR /;"	d
AT91C_SSC_SR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_SSC_SR /;"	d
AT91C_SSC_SR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_SSC_SR /;"	d
AT91C_SSC_SR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_SSC_SR /;"	d
AT91C_SSC_SR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_SSC_SR /;"	d
AT91C_SSC_START	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_SSC_START /;"	d
AT91C_SSC_START	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_SSC_START /;"	d
AT91C_SSC_START	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_SSC_START /;"	d
AT91C_SSC_START	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_SSC_START /;"	d
AT91C_SSC_START	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_SSC_START /;"	d
AT91C_SSC_START	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_SSC_START /;"	d
AT91C_SSC_START	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_SSC_START /;"	d
AT91C_SSC_START	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_SSC_START /;"	d
AT91C_SSC_START_0	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_SSC_START_0 /;"	d
AT91C_SSC_START_0	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_SSC_START_0 /;"	d
AT91C_SSC_START_0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_SSC_START_0 /;"	d
AT91C_SSC_START_0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_SSC_START_0 /;"	d
AT91C_SSC_START_0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_SSC_START_0 /;"	d
AT91C_SSC_START_0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_SSC_START_0 /;"	d
AT91C_SSC_START_0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_SSC_START_0 /;"	d
AT91C_SSC_START_0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_SSC_START_0 /;"	d
AT91C_SSC_START_CONTINOUS	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_SSC_START_CONTINOUS /;"	d
AT91C_SSC_START_CONTINOUS	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_SSC_START_CONTINOUS /;"	d
AT91C_SSC_START_CONTINOUS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_SSC_START_CONTINOUS /;"	d
AT91C_SSC_START_CONTINOUS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_SSC_START_CONTINOUS /;"	d
AT91C_SSC_START_CONTINOUS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_SSC_START_CONTINOUS /;"	d
AT91C_SSC_START_CONTINOUS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_SSC_START_CONTINOUS /;"	d
AT91C_SSC_START_CONTINOUS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_SSC_START_CONTINOUS /;"	d
AT91C_SSC_START_CONTINOUS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_SSC_START_CONTINOUS /;"	d
AT91C_SSC_START_EDGE_RF	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_SSC_START_EDGE_RF /;"	d
AT91C_SSC_START_EDGE_RF	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_SSC_START_EDGE_RF /;"	d
AT91C_SSC_START_EDGE_RF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_SSC_START_EDGE_RF /;"	d
AT91C_SSC_START_EDGE_RF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_SSC_START_EDGE_RF /;"	d
AT91C_SSC_START_EDGE_RF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_SSC_START_EDGE_RF /;"	d
AT91C_SSC_START_EDGE_RF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_SSC_START_EDGE_RF /;"	d
AT91C_SSC_START_EDGE_RF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_SSC_START_EDGE_RF /;"	d
AT91C_SSC_START_EDGE_RF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_SSC_START_EDGE_RF /;"	d
AT91C_SSC_START_FALL_RF	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_SSC_START_FALL_RF /;"	d
AT91C_SSC_START_FALL_RF	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_SSC_START_FALL_RF /;"	d
AT91C_SSC_START_FALL_RF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_SSC_START_FALL_RF /;"	d
AT91C_SSC_START_FALL_RF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_SSC_START_FALL_RF /;"	d
AT91C_SSC_START_FALL_RF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_SSC_START_FALL_RF /;"	d
AT91C_SSC_START_FALL_RF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_SSC_START_FALL_RF /;"	d
AT91C_SSC_START_FALL_RF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_SSC_START_FALL_RF /;"	d
AT91C_SSC_START_FALL_RF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_SSC_START_FALL_RF /;"	d
AT91C_SSC_START_HIGH_RF	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_SSC_START_HIGH_RF /;"	d
AT91C_SSC_START_HIGH_RF	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_SSC_START_HIGH_RF /;"	d
AT91C_SSC_START_HIGH_RF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_SSC_START_HIGH_RF /;"	d
AT91C_SSC_START_HIGH_RF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_SSC_START_HIGH_RF /;"	d
AT91C_SSC_START_HIGH_RF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_SSC_START_HIGH_RF /;"	d
AT91C_SSC_START_HIGH_RF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_SSC_START_HIGH_RF /;"	d
AT91C_SSC_START_HIGH_RF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_SSC_START_HIGH_RF /;"	d
AT91C_SSC_START_HIGH_RF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_SSC_START_HIGH_RF /;"	d
AT91C_SSC_START_LEVEL_RF	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_SSC_START_LEVEL_RF /;"	d
AT91C_SSC_START_LEVEL_RF	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_SSC_START_LEVEL_RF /;"	d
AT91C_SSC_START_LEVEL_RF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_SSC_START_LEVEL_RF /;"	d
AT91C_SSC_START_LEVEL_RF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_SSC_START_LEVEL_RF /;"	d
AT91C_SSC_START_LEVEL_RF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_SSC_START_LEVEL_RF /;"	d
AT91C_SSC_START_LEVEL_RF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_SSC_START_LEVEL_RF /;"	d
AT91C_SSC_START_LEVEL_RF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_SSC_START_LEVEL_RF /;"	d
AT91C_SSC_START_LEVEL_RF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_SSC_START_LEVEL_RF /;"	d
AT91C_SSC_START_LOW_RF	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_SSC_START_LOW_RF /;"	d
AT91C_SSC_START_LOW_RF	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_SSC_START_LOW_RF /;"	d
AT91C_SSC_START_LOW_RF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_SSC_START_LOW_RF /;"	d
AT91C_SSC_START_LOW_RF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_SSC_START_LOW_RF /;"	d
AT91C_SSC_START_LOW_RF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_SSC_START_LOW_RF /;"	d
AT91C_SSC_START_LOW_RF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_SSC_START_LOW_RF /;"	d
AT91C_SSC_START_LOW_RF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_SSC_START_LOW_RF /;"	d
AT91C_SSC_START_LOW_RF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_SSC_START_LOW_RF /;"	d
AT91C_SSC_START_RISE_RF	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_SSC_START_RISE_RF /;"	d
AT91C_SSC_START_RISE_RF	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_SSC_START_RISE_RF /;"	d
AT91C_SSC_START_RISE_RF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_SSC_START_RISE_RF /;"	d
AT91C_SSC_START_RISE_RF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_SSC_START_RISE_RF /;"	d
AT91C_SSC_START_RISE_RF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_SSC_START_RISE_RF /;"	d
AT91C_SSC_START_RISE_RF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_SSC_START_RISE_RF /;"	d
AT91C_SSC_START_RISE_RF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_SSC_START_RISE_RF /;"	d
AT91C_SSC_START_RISE_RF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_SSC_START_RISE_RF /;"	d
AT91C_SSC_START_TX	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_SSC_START_TX /;"	d
AT91C_SSC_START_TX	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_SSC_START_TX /;"	d
AT91C_SSC_START_TX	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_SSC_START_TX /;"	d
AT91C_SSC_START_TX	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_SSC_START_TX /;"	d
AT91C_SSC_START_TX	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_SSC_START_TX /;"	d
AT91C_SSC_START_TX	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_SSC_START_TX /;"	d
AT91C_SSC_START_TX	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_SSC_START_TX /;"	d
AT91C_SSC_START_TX	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_SSC_START_TX /;"	d
AT91C_SSC_STOP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_SSC_STOP /;"	d
AT91C_SSC_STOP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_SSC_STOP /;"	d
AT91C_SSC_STTDLY	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_SSC_STTDLY /;"	d
AT91C_SSC_STTDLY	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_SSC_STTDLY /;"	d
AT91C_SSC_STTDLY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_SSC_STTDLY /;"	d
AT91C_SSC_STTDLY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_SSC_STTDLY /;"	d
AT91C_SSC_STTDLY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_SSC_STTDLY /;"	d
AT91C_SSC_STTDLY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_SSC_STTDLY /;"	d
AT91C_SSC_STTDLY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_SSC_STTDLY /;"	d
AT91C_SSC_STTDLY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_SSC_STTDLY /;"	d
AT91C_SSC_STTOUT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_SSC_STTOUT /;"	d
AT91C_SSC_STTOUT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_SSC_STTOUT /;"	d
AT91C_SSC_SWRST	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_SSC_SWRST /;"	d
AT91C_SSC_SWRST	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_SSC_SWRST /;"	d
AT91C_SSC_SWRST	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_SSC_SWRST /;"	d
AT91C_SSC_SWRST	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_SSC_SWRST /;"	d
AT91C_SSC_SWRST	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_SSC_SWRST /;"	d
AT91C_SSC_SWRST	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_SSC_SWRST /;"	d
AT91C_SSC_SWRST	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_SSC_SWRST /;"	d
AT91C_SSC_SWRST	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_SSC_SWRST /;"	d
AT91C_SSC_TCMR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_SSC_TCMR /;"	d
AT91C_SSC_TCMR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_SSC_TCMR /;"	d
AT91C_SSC_TCMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_SSC_TCMR /;"	d
AT91C_SSC_TCMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_SSC_TCMR /;"	d
AT91C_SSC_TCMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_SSC_TCMR /;"	d
AT91C_SSC_TCMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_SSC_TCMR /;"	d
AT91C_SSC_TCMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_SSC_TCMR /;"	d
AT91C_SSC_TCMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_SSC_TCMR /;"	d
AT91C_SSC_TCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_SSC_TCR /;"	d
AT91C_SSC_TCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_SSC_TCR /;"	d
AT91C_SSC_TCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_SSC_TCR /;"	d
AT91C_SSC_TCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_SSC_TCR /;"	d
AT91C_SSC_TCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_SSC_TCR /;"	d
AT91C_SSC_TCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_SSC_TCR /;"	d
AT91C_SSC_TCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_SSC_TCR /;"	d
AT91C_SSC_TCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_SSC_TCR /;"	d
AT91C_SSC_TFMR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_SSC_TFMR /;"	d
AT91C_SSC_TFMR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_SSC_TFMR /;"	d
AT91C_SSC_TFMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_SSC_TFMR /;"	d
AT91C_SSC_TFMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_SSC_TFMR /;"	d
AT91C_SSC_TFMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_SSC_TFMR /;"	d
AT91C_SSC_TFMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_SSC_TFMR /;"	d
AT91C_SSC_TFMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_SSC_TFMR /;"	d
AT91C_SSC_TFMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_SSC_TFMR /;"	d
AT91C_SSC_THR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_SSC_THR /;"	d
AT91C_SSC_THR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_SSC_THR /;"	d
AT91C_SSC_THR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_SSC_THR /;"	d
AT91C_SSC_THR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_SSC_THR /;"	d
AT91C_SSC_THR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_SSC_THR /;"	d
AT91C_SSC_THR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_SSC_THR /;"	d
AT91C_SSC_THR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_SSC_THR /;"	d
AT91C_SSC_THR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_SSC_THR /;"	d
AT91C_SSC_TNCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_SSC_TNCR /;"	d
AT91C_SSC_TNCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_SSC_TNCR /;"	d
AT91C_SSC_TNCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_SSC_TNCR /;"	d
AT91C_SSC_TNCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_SSC_TNCR /;"	d
AT91C_SSC_TNCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_SSC_TNCR /;"	d
AT91C_SSC_TNCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_SSC_TNCR /;"	d
AT91C_SSC_TNCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_SSC_TNCR /;"	d
AT91C_SSC_TNCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_SSC_TNCR /;"	d
AT91C_SSC_TNPR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_SSC_TNPR /;"	d
AT91C_SSC_TNPR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_SSC_TNPR /;"	d
AT91C_SSC_TNPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_SSC_TNPR /;"	d
AT91C_SSC_TNPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_SSC_TNPR /;"	d
AT91C_SSC_TNPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_SSC_TNPR /;"	d
AT91C_SSC_TNPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_SSC_TNPR /;"	d
AT91C_SSC_TNPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_SSC_TNPR /;"	d
AT91C_SSC_TNPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_SSC_TNPR /;"	d
AT91C_SSC_TPR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_SSC_TPR /;"	d
AT91C_SSC_TPR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_SSC_TPR /;"	d
AT91C_SSC_TPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_SSC_TPR /;"	d
AT91C_SSC_TPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_SSC_TPR /;"	d
AT91C_SSC_TPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_SSC_TPR /;"	d
AT91C_SSC_TPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_SSC_TPR /;"	d
AT91C_SSC_TPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_SSC_TPR /;"	d
AT91C_SSC_TPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_SSC_TPR /;"	d
AT91C_SSC_TSHR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_SSC_TSHR /;"	d
AT91C_SSC_TSHR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_SSC_TSHR /;"	d
AT91C_SSC_TSHR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_SSC_TSHR /;"	d
AT91C_SSC_TSHR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_SSC_TSHR /;"	d
AT91C_SSC_TSHR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_SSC_TSHR /;"	d
AT91C_SSC_TSHR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_SSC_TSHR /;"	d
AT91C_SSC_TSHR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_SSC_TSHR /;"	d
AT91C_SSC_TSHR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_SSC_TSHR /;"	d
AT91C_SSC_TXBUFE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_SSC_TXBUFE /;"	d
AT91C_SSC_TXBUFE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_SSC_TXBUFE /;"	d
AT91C_SSC_TXBUFE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_SSC_TXBUFE /;"	d
AT91C_SSC_TXBUFE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_SSC_TXBUFE /;"	d
AT91C_SSC_TXBUFE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_SSC_TXBUFE /;"	d
AT91C_SSC_TXBUFE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_SSC_TXBUFE /;"	d
AT91C_SSC_TXBUFE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_SSC_TXBUFE /;"	d
AT91C_SSC_TXBUFE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_SSC_TXBUFE /;"	d
AT91C_SSC_TXDIS	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_SSC_TXDIS /;"	d
AT91C_SSC_TXDIS	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_SSC_TXDIS /;"	d
AT91C_SSC_TXDIS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_SSC_TXDIS /;"	d
AT91C_SSC_TXDIS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_SSC_TXDIS /;"	d
AT91C_SSC_TXDIS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_SSC_TXDIS /;"	d
AT91C_SSC_TXDIS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_SSC_TXDIS /;"	d
AT91C_SSC_TXDIS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_SSC_TXDIS /;"	d
AT91C_SSC_TXDIS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_SSC_TXDIS /;"	d
AT91C_SSC_TXEMPTY	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_SSC_TXEMPTY /;"	d
AT91C_SSC_TXEMPTY	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_SSC_TXEMPTY /;"	d
AT91C_SSC_TXEMPTY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_SSC_TXEMPTY /;"	d
AT91C_SSC_TXEMPTY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_SSC_TXEMPTY /;"	d
AT91C_SSC_TXEMPTY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_SSC_TXEMPTY /;"	d
AT91C_SSC_TXEMPTY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_SSC_TXEMPTY /;"	d
AT91C_SSC_TXEMPTY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_SSC_TXEMPTY /;"	d
AT91C_SSC_TXEMPTY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_SSC_TXEMPTY /;"	d
AT91C_SSC_TXEN	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_SSC_TXEN /;"	d
AT91C_SSC_TXEN	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_SSC_TXEN /;"	d
AT91C_SSC_TXEN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_SSC_TXEN /;"	d
AT91C_SSC_TXEN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_SSC_TXEN /;"	d
AT91C_SSC_TXEN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_SSC_TXEN /;"	d
AT91C_SSC_TXEN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_SSC_TXEN /;"	d
AT91C_SSC_TXEN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_SSC_TXEN /;"	d
AT91C_SSC_TXEN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_SSC_TXEN /;"	d
AT91C_SSC_TXENA	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_SSC_TXENA /;"	d
AT91C_SSC_TXENA	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_SSC_TXENA /;"	d
AT91C_SSC_TXENA	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_SSC_TXENA /;"	d
AT91C_SSC_TXENA	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_SSC_TXENA /;"	d
AT91C_SSC_TXENA	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_SSC_TXENA /;"	d
AT91C_SSC_TXENA	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_SSC_TXENA /;"	d
AT91C_SSC_TXENA	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_SSC_TXENA /;"	d
AT91C_SSC_TXENA	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_SSC_TXENA /;"	d
AT91C_SSC_TXRDY	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_SSC_TXRDY /;"	d
AT91C_SSC_TXRDY	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_SSC_TXRDY /;"	d
AT91C_SSC_TXRDY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_SSC_TXRDY /;"	d
AT91C_SSC_TXRDY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_SSC_TXRDY /;"	d
AT91C_SSC_TXRDY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_SSC_TXRDY /;"	d
AT91C_SSC_TXRDY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_SSC_TXRDY /;"	d
AT91C_SSC_TXRDY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_SSC_TXRDY /;"	d
AT91C_SSC_TXRDY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_SSC_TXRDY /;"	d
AT91C_SSC_TXSYN	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_SSC_TXSYN /;"	d
AT91C_SSC_TXSYN	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_SSC_TXSYN /;"	d
AT91C_SSC_TXSYN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_SSC_TXSYN /;"	d
AT91C_SSC_TXSYN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_SSC_TXSYN /;"	d
AT91C_SSC_TXSYN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_SSC_TXSYN /;"	d
AT91C_SSC_TXSYN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_SSC_TXSYN /;"	d
AT91C_SSC_TXSYN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_SSC_TXSYN /;"	d
AT91C_SSC_TXSYN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_SSC_TXSYN /;"	d
AT91C_SYSC_ALMIEN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_SYSC_ALMIEN /;"	d
AT91C_SYSC_ALMIEN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_SYSC_ALMIEN /;"	d
AT91C_SYSC_ALMS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_SYSC_ALMS /;"	d
AT91C_SYSC_ALMS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_SYSC_ALMS /;"	d
AT91C_SYSC_ALMV	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_SYSC_ALMV /;"	d
AT91C_SYSC_ALMV	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_SYSC_ALMV /;"	d
AT91C_SYSC_BODIEN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_SYSC_BODIEN /;"	d
AT91C_SYSC_BODIEN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_SYSC_BODIEN /;"	d
AT91C_SYSC_BODSTS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_SYSC_BODSTS /;"	d
AT91C_SYSC_BODSTS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_SYSC_BODSTS /;"	d
AT91C_SYSC_CPIV	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_SYSC_CPIV /;"	d
AT91C_SYSC_CPIV	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_SYSC_CPIV /;"	d
AT91C_SYSC_CRTV	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_SYSC_CRTV /;"	d
AT91C_SYSC_CRTV	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_SYSC_CRTV /;"	d
AT91C_SYSC_ERSTL	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_SYSC_ERSTL /;"	d
AT91C_SYSC_ERSTL	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_SYSC_ERSTL /;"	d
AT91C_SYSC_EXTRST	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_SYSC_EXTRST /;"	d
AT91C_SYSC_EXTRST	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_SYSC_EXTRST /;"	d
AT91C_SYSC_ICERST	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_SYSC_ICERST /;"	d
AT91C_SYSC_ICERST	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_SYSC_ICERST /;"	d
AT91C_SYSC_KEY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_SYSC_KEY /;"	d
AT91C_SYSC_KEY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_SYSC_KEY /;"	d
AT91C_SYSC_NRSTL	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_SYSC_NRSTL /;"	d
AT91C_SYSC_NRSTL	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_SYSC_NRSTL /;"	d
AT91C_SYSC_PERRST	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_SYSC_PERRST /;"	d
AT91C_SYSC_PERRST	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_SYSC_PERRST /;"	d
AT91C_SYSC_PICNT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_SYSC_PICNT /;"	d
AT91C_SYSC_PICNT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_SYSC_PICNT /;"	d
AT91C_SYSC_PITEN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_SYSC_PITEN /;"	d
AT91C_SYSC_PITEN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_SYSC_PITEN /;"	d
AT91C_SYSC_PITIEN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_SYSC_PITIEN /;"	d
AT91C_SYSC_PITIEN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_SYSC_PITIEN /;"	d
AT91C_SYSC_PITS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_SYSC_PITS /;"	d
AT91C_SYSC_PITS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_SYSC_PITS /;"	d
AT91C_SYSC_PIV	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_SYSC_PIV /;"	d
AT91C_SYSC_PIV	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_SYSC_PIV /;"	d
AT91C_SYSC_PROCRST	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_SYSC_PROCRST /;"	d
AT91C_SYSC_PROCRST	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_SYSC_PROCRST /;"	d
AT91C_SYSC_PSTDBY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_SYSC_PSTDBY /;"	d
AT91C_SYSC_PSTDBY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_SYSC_PSTDBY /;"	d
AT91C_SYSC_RSTTYP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_SYSC_RSTTYP /;"	d
AT91C_SYSC_RSTTYP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_SYSC_RSTTYP /;"	d
AT91C_SYSC_RSTTYP_BROWNOUT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_SYSC_RSTTYP_BROWNOUT /;"	d
AT91C_SYSC_RSTTYP_BROWNOUT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_SYSC_RSTTYP_BROWNOUT /;"	d
AT91C_SYSC_RSTTYP_POWERUP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_SYSC_RSTTYP_POWERUP /;"	d
AT91C_SYSC_RSTTYP_POWERUP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_SYSC_RSTTYP_POWERUP /;"	d
AT91C_SYSC_RSTTYP_SOFTWARE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_SYSC_RSTTYP_SOFTWARE /;"	d
AT91C_SYSC_RSTTYP_SOFTWARE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_SYSC_RSTTYP_SOFTWARE /;"	d
AT91C_SYSC_RSTTYP_USER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_SYSC_RSTTYP_USER /;"	d
AT91C_SYSC_RSTTYP_USER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_SYSC_RSTTYP_USER /;"	d
AT91C_SYSC_RSTTYP_WATCHDOG	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_SYSC_RSTTYP_WATCHDOG /;"	d
AT91C_SYSC_RSTTYP_WATCHDOG	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_SYSC_RSTTYP_WATCHDOG /;"	d
AT91C_SYSC_RTPRES	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_SYSC_RTPRES /;"	d
AT91C_SYSC_RTPRES	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_SYSC_RTPRES /;"	d
AT91C_SYSC_RTTINC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_SYSC_RTTINC /;"	d
AT91C_SYSC_RTTINC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_SYSC_RTTINC /;"	d
AT91C_SYSC_RTTINCIEN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_SYSC_RTTINCIEN /;"	d
AT91C_SYSC_RTTINCIEN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_SYSC_RTTINCIEN /;"	d
AT91C_SYSC_RTTRST	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_SYSC_RTTRST /;"	d
AT91C_SYSC_RTTRST	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_SYSC_RTTRST /;"	d
AT91C_SYSC_SRCMP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_SYSC_SRCMP /;"	d
AT91C_SYSC_SRCMP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_SYSC_SRCMP /;"	d
AT91C_SYSC_SYSC_VRPM	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_SYSC_SYSC_VRPM /;"	d
AT91C_SYSC_SYSC_VRPM	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_SYSC_SYSC_VRPM /;"	d
AT91C_SYSC_URSTEN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_SYSC_URSTEN /;"	d
AT91C_SYSC_URSTEN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_SYSC_URSTEN /;"	d
AT91C_SYSC_URSTIEN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_SYSC_URSTIEN /;"	d
AT91C_SYSC_URSTIEN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_SYSC_URSTIEN /;"	d
AT91C_SYSC_URSTS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_SYSC_URSTS /;"	d
AT91C_SYSC_URSTS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_SYSC_URSTS /;"	d
AT91C_SYSC_WDD	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_SYSC_WDD /;"	d
AT91C_SYSC_WDD	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_SYSC_WDD /;"	d
AT91C_SYSC_WDDBGHLT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_SYSC_WDDBGHLT /;"	d
AT91C_SYSC_WDDBGHLT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_SYSC_WDDBGHLT /;"	d
AT91C_SYSC_WDDIS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_SYSC_WDDIS /;"	d
AT91C_SYSC_WDDIS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_SYSC_WDDIS /;"	d
AT91C_SYSC_WDERR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_SYSC_WDERR /;"	d
AT91C_SYSC_WDERR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_SYSC_WDERR /;"	d
AT91C_SYSC_WDFIEN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_SYSC_WDFIEN /;"	d
AT91C_SYSC_WDFIEN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_SYSC_WDFIEN /;"	d
AT91C_SYSC_WDIDLEHLT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_SYSC_WDIDLEHLT /;"	d
AT91C_SYSC_WDIDLEHLT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_SYSC_WDIDLEHLT /;"	d
AT91C_SYSC_WDRPROC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_SYSC_WDRPROC /;"	d
AT91C_SYSC_WDRPROC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_SYSC_WDRPROC /;"	d
AT91C_SYSC_WDRSTEN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_SYSC_WDRSTEN /;"	d
AT91C_SYSC_WDRSTEN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_SYSC_WDRSTEN /;"	d
AT91C_SYSC_WDRSTT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_SYSC_WDRSTT /;"	d
AT91C_SYSC_WDRSTT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_SYSC_WDRSTT /;"	d
AT91C_SYSC_WDUNF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_SYSC_WDUNF /;"	d
AT91C_SYSC_WDUNF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_SYSC_WDUNF /;"	d
AT91C_SYSC_WDV	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_SYSC_WDV /;"	d
AT91C_SYSC_WDV	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_SYSC_WDV /;"	d
AT91C_TC0_CCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_TC0_CCR /;"	d
AT91C_TC0_CCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_TC0_CCR /;"	d
AT91C_TC0_CCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_TC0_CCR /;"	d
AT91C_TC0_CCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_TC0_CCR /;"	d
AT91C_TC0_CCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_TC0_CCR /;"	d
AT91C_TC0_CCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_TC0_CCR /;"	d
AT91C_TC0_CCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_TC0_CCR /;"	d
AT91C_TC0_CCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_TC0_CCR /;"	d
AT91C_TC0_CMR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_TC0_CMR /;"	d
AT91C_TC0_CMR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_TC0_CMR /;"	d
AT91C_TC0_CMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_TC0_CMR /;"	d
AT91C_TC0_CMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_TC0_CMR /;"	d
AT91C_TC0_CMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_TC0_CMR /;"	d
AT91C_TC0_CMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_TC0_CMR /;"	d
AT91C_TC0_CMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_TC0_CMR /;"	d
AT91C_TC0_CMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_TC0_CMR /;"	d
AT91C_TC0_CV	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_TC0_CV /;"	d
AT91C_TC0_CV	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_TC0_CV /;"	d
AT91C_TC0_CV	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_TC0_CV /;"	d
AT91C_TC0_CV	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_TC0_CV /;"	d
AT91C_TC0_CV	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_TC0_CV /;"	d
AT91C_TC0_CV	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_TC0_CV /;"	d
AT91C_TC0_CV	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_TC0_CV /;"	d
AT91C_TC0_CV	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_TC0_CV /;"	d
AT91C_TC0_IDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_TC0_IDR /;"	d
AT91C_TC0_IDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_TC0_IDR /;"	d
AT91C_TC0_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_TC0_IDR /;"	d
AT91C_TC0_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_TC0_IDR /;"	d
AT91C_TC0_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_TC0_IDR /;"	d
AT91C_TC0_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_TC0_IDR /;"	d
AT91C_TC0_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_TC0_IDR /;"	d
AT91C_TC0_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_TC0_IDR /;"	d
AT91C_TC0_IER	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_TC0_IER /;"	d
AT91C_TC0_IER	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_TC0_IER /;"	d
AT91C_TC0_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_TC0_IER /;"	d
AT91C_TC0_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_TC0_IER /;"	d
AT91C_TC0_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_TC0_IER /;"	d
AT91C_TC0_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_TC0_IER /;"	d
AT91C_TC0_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_TC0_IER /;"	d
AT91C_TC0_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_TC0_IER /;"	d
AT91C_TC0_IMR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_TC0_IMR /;"	d
AT91C_TC0_IMR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_TC0_IMR /;"	d
AT91C_TC0_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_TC0_IMR /;"	d
AT91C_TC0_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_TC0_IMR /;"	d
AT91C_TC0_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_TC0_IMR /;"	d
AT91C_TC0_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_TC0_IMR /;"	d
AT91C_TC0_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_TC0_IMR /;"	d
AT91C_TC0_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_TC0_IMR /;"	d
AT91C_TC0_RA	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_TC0_RA /;"	d
AT91C_TC0_RA	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_TC0_RA /;"	d
AT91C_TC0_RA	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_TC0_RA /;"	d
AT91C_TC0_RA	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_TC0_RA /;"	d
AT91C_TC0_RA	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_TC0_RA /;"	d
AT91C_TC0_RA	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_TC0_RA /;"	d
AT91C_TC0_RA	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_TC0_RA /;"	d
AT91C_TC0_RA	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_TC0_RA /;"	d
AT91C_TC0_RB	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_TC0_RB /;"	d
AT91C_TC0_RB	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_TC0_RB /;"	d
AT91C_TC0_RB	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_TC0_RB /;"	d
AT91C_TC0_RB	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_TC0_RB /;"	d
AT91C_TC0_RB	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_TC0_RB /;"	d
AT91C_TC0_RB	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_TC0_RB /;"	d
AT91C_TC0_RB	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_TC0_RB /;"	d
AT91C_TC0_RB	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_TC0_RB /;"	d
AT91C_TC0_RC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_TC0_RC /;"	d
AT91C_TC0_RC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_TC0_RC /;"	d
AT91C_TC0_RC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_TC0_RC /;"	d
AT91C_TC0_RC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_TC0_RC /;"	d
AT91C_TC0_RC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_TC0_RC /;"	d
AT91C_TC0_RC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_TC0_RC /;"	d
AT91C_TC0_RC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_TC0_RC /;"	d
AT91C_TC0_RC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_TC0_RC /;"	d
AT91C_TC0_SR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_TC0_SR /;"	d
AT91C_TC0_SR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_TC0_SR /;"	d
AT91C_TC0_SR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_TC0_SR /;"	d
AT91C_TC0_SR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_TC0_SR /;"	d
AT91C_TC0_SR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_TC0_SR /;"	d
AT91C_TC0_SR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_TC0_SR /;"	d
AT91C_TC0_SR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_TC0_SR /;"	d
AT91C_TC0_SR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_TC0_SR /;"	d
AT91C_TC1_CCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_TC1_CCR /;"	d
AT91C_TC1_CCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_TC1_CCR /;"	d
AT91C_TC1_CCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_TC1_CCR /;"	d
AT91C_TC1_CCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_TC1_CCR /;"	d
AT91C_TC1_CCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_TC1_CCR /;"	d
AT91C_TC1_CCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_TC1_CCR /;"	d
AT91C_TC1_CCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_TC1_CCR /;"	d
AT91C_TC1_CCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_TC1_CCR /;"	d
AT91C_TC1_CMR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_TC1_CMR /;"	d
AT91C_TC1_CMR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_TC1_CMR /;"	d
AT91C_TC1_CMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_TC1_CMR /;"	d
AT91C_TC1_CMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_TC1_CMR /;"	d
AT91C_TC1_CMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_TC1_CMR /;"	d
AT91C_TC1_CMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_TC1_CMR /;"	d
AT91C_TC1_CMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_TC1_CMR /;"	d
AT91C_TC1_CMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_TC1_CMR /;"	d
AT91C_TC1_CV	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_TC1_CV /;"	d
AT91C_TC1_CV	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_TC1_CV /;"	d
AT91C_TC1_CV	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_TC1_CV /;"	d
AT91C_TC1_CV	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_TC1_CV /;"	d
AT91C_TC1_CV	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_TC1_CV /;"	d
AT91C_TC1_CV	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_TC1_CV /;"	d
AT91C_TC1_CV	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_TC1_CV /;"	d
AT91C_TC1_CV	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_TC1_CV /;"	d
AT91C_TC1_IDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_TC1_IDR /;"	d
AT91C_TC1_IDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_TC1_IDR /;"	d
AT91C_TC1_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_TC1_IDR /;"	d
AT91C_TC1_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_TC1_IDR /;"	d
AT91C_TC1_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_TC1_IDR /;"	d
AT91C_TC1_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_TC1_IDR /;"	d
AT91C_TC1_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_TC1_IDR /;"	d
AT91C_TC1_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_TC1_IDR /;"	d
AT91C_TC1_IER	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_TC1_IER /;"	d
AT91C_TC1_IER	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_TC1_IER /;"	d
AT91C_TC1_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_TC1_IER /;"	d
AT91C_TC1_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_TC1_IER /;"	d
AT91C_TC1_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_TC1_IER /;"	d
AT91C_TC1_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_TC1_IER /;"	d
AT91C_TC1_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_TC1_IER /;"	d
AT91C_TC1_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_TC1_IER /;"	d
AT91C_TC1_IMR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_TC1_IMR /;"	d
AT91C_TC1_IMR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_TC1_IMR /;"	d
AT91C_TC1_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_TC1_IMR /;"	d
AT91C_TC1_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_TC1_IMR /;"	d
AT91C_TC1_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_TC1_IMR /;"	d
AT91C_TC1_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_TC1_IMR /;"	d
AT91C_TC1_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_TC1_IMR /;"	d
AT91C_TC1_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_TC1_IMR /;"	d
AT91C_TC1_RA	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_TC1_RA /;"	d
AT91C_TC1_RA	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_TC1_RA /;"	d
AT91C_TC1_RA	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_TC1_RA /;"	d
AT91C_TC1_RA	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_TC1_RA /;"	d
AT91C_TC1_RA	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_TC1_RA /;"	d
AT91C_TC1_RA	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_TC1_RA /;"	d
AT91C_TC1_RA	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_TC1_RA /;"	d
AT91C_TC1_RA	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_TC1_RA /;"	d
AT91C_TC1_RB	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_TC1_RB /;"	d
AT91C_TC1_RB	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_TC1_RB /;"	d
AT91C_TC1_RB	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_TC1_RB /;"	d
AT91C_TC1_RB	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_TC1_RB /;"	d
AT91C_TC1_RB	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_TC1_RB /;"	d
AT91C_TC1_RB	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_TC1_RB /;"	d
AT91C_TC1_RB	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_TC1_RB /;"	d
AT91C_TC1_RB	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_TC1_RB /;"	d
AT91C_TC1_RC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_TC1_RC /;"	d
AT91C_TC1_RC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_TC1_RC /;"	d
AT91C_TC1_RC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_TC1_RC /;"	d
AT91C_TC1_RC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_TC1_RC /;"	d
AT91C_TC1_RC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_TC1_RC /;"	d
AT91C_TC1_RC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_TC1_RC /;"	d
AT91C_TC1_RC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_TC1_RC /;"	d
AT91C_TC1_RC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_TC1_RC /;"	d
AT91C_TC1_SR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_TC1_SR /;"	d
AT91C_TC1_SR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_TC1_SR /;"	d
AT91C_TC1_SR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_TC1_SR /;"	d
AT91C_TC1_SR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_TC1_SR /;"	d
AT91C_TC1_SR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_TC1_SR /;"	d
AT91C_TC1_SR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_TC1_SR /;"	d
AT91C_TC1_SR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_TC1_SR /;"	d
AT91C_TC1_SR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_TC1_SR /;"	d
AT91C_TC2_CCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_TC2_CCR /;"	d
AT91C_TC2_CCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_TC2_CCR /;"	d
AT91C_TC2_CCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_TC2_CCR /;"	d
AT91C_TC2_CCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_TC2_CCR /;"	d
AT91C_TC2_CCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_TC2_CCR /;"	d
AT91C_TC2_CCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_TC2_CCR /;"	d
AT91C_TC2_CCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_TC2_CCR /;"	d
AT91C_TC2_CCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_TC2_CCR /;"	d
AT91C_TC2_CMR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_TC2_CMR /;"	d
AT91C_TC2_CMR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_TC2_CMR /;"	d
AT91C_TC2_CMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_TC2_CMR /;"	d
AT91C_TC2_CMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_TC2_CMR /;"	d
AT91C_TC2_CMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_TC2_CMR /;"	d
AT91C_TC2_CMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_TC2_CMR /;"	d
AT91C_TC2_CMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_TC2_CMR /;"	d
AT91C_TC2_CMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_TC2_CMR /;"	d
AT91C_TC2_CV	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_TC2_CV /;"	d
AT91C_TC2_CV	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_TC2_CV /;"	d
AT91C_TC2_CV	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_TC2_CV /;"	d
AT91C_TC2_CV	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_TC2_CV /;"	d
AT91C_TC2_CV	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_TC2_CV /;"	d
AT91C_TC2_CV	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_TC2_CV /;"	d
AT91C_TC2_CV	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_TC2_CV /;"	d
AT91C_TC2_CV	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_TC2_CV /;"	d
AT91C_TC2_IDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_TC2_IDR /;"	d
AT91C_TC2_IDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_TC2_IDR /;"	d
AT91C_TC2_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_TC2_IDR /;"	d
AT91C_TC2_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_TC2_IDR /;"	d
AT91C_TC2_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_TC2_IDR /;"	d
AT91C_TC2_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_TC2_IDR /;"	d
AT91C_TC2_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_TC2_IDR /;"	d
AT91C_TC2_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_TC2_IDR /;"	d
AT91C_TC2_IER	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_TC2_IER /;"	d
AT91C_TC2_IER	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_TC2_IER /;"	d
AT91C_TC2_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_TC2_IER /;"	d
AT91C_TC2_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_TC2_IER /;"	d
AT91C_TC2_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_TC2_IER /;"	d
AT91C_TC2_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_TC2_IER /;"	d
AT91C_TC2_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_TC2_IER /;"	d
AT91C_TC2_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_TC2_IER /;"	d
AT91C_TC2_IMR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_TC2_IMR /;"	d
AT91C_TC2_IMR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_TC2_IMR /;"	d
AT91C_TC2_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_TC2_IMR /;"	d
AT91C_TC2_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_TC2_IMR /;"	d
AT91C_TC2_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_TC2_IMR /;"	d
AT91C_TC2_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_TC2_IMR /;"	d
AT91C_TC2_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_TC2_IMR /;"	d
AT91C_TC2_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_TC2_IMR /;"	d
AT91C_TC2_RA	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_TC2_RA /;"	d
AT91C_TC2_RA	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_TC2_RA /;"	d
AT91C_TC2_RA	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_TC2_RA /;"	d
AT91C_TC2_RA	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_TC2_RA /;"	d
AT91C_TC2_RA	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_TC2_RA /;"	d
AT91C_TC2_RA	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_TC2_RA /;"	d
AT91C_TC2_RA	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_TC2_RA /;"	d
AT91C_TC2_RA	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_TC2_RA /;"	d
AT91C_TC2_RB	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_TC2_RB /;"	d
AT91C_TC2_RB	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_TC2_RB /;"	d
AT91C_TC2_RB	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_TC2_RB /;"	d
AT91C_TC2_RB	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_TC2_RB /;"	d
AT91C_TC2_RB	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_TC2_RB /;"	d
AT91C_TC2_RB	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_TC2_RB /;"	d
AT91C_TC2_RB	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_TC2_RB /;"	d
AT91C_TC2_RB	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_TC2_RB /;"	d
AT91C_TC2_RC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_TC2_RC /;"	d
AT91C_TC2_RC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_TC2_RC /;"	d
AT91C_TC2_RC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_TC2_RC /;"	d
AT91C_TC2_RC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_TC2_RC /;"	d
AT91C_TC2_RC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_TC2_RC /;"	d
AT91C_TC2_RC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_TC2_RC /;"	d
AT91C_TC2_RC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_TC2_RC /;"	d
AT91C_TC2_RC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_TC2_RC /;"	d
AT91C_TC2_SR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_TC2_SR /;"	d
AT91C_TC2_SR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_TC2_SR /;"	d
AT91C_TC2_SR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_TC2_SR /;"	d
AT91C_TC2_SR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_TC2_SR /;"	d
AT91C_TC2_SR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_TC2_SR /;"	d
AT91C_TC2_SR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_TC2_SR /;"	d
AT91C_TC2_SR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_TC2_SR /;"	d
AT91C_TC2_SR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_TC2_SR /;"	d
AT91C_TCB_BCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_TCB_BCR /;"	d
AT91C_TCB_BCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_TCB_BCR /;"	d
AT91C_TCB_BCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_TCB_BCR /;"	d
AT91C_TCB_BCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_TCB_BCR /;"	d
AT91C_TCB_BCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_TCB_BCR /;"	d
AT91C_TCB_BCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_TCB_BCR /;"	d
AT91C_TCB_BCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_TCB_BCR /;"	d
AT91C_TCB_BCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_TCB_BCR /;"	d
AT91C_TCB_BMR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_TCB_BMR /;"	d
AT91C_TCB_BMR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_TCB_BMR /;"	d
AT91C_TCB_BMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_TCB_BMR /;"	d
AT91C_TCB_BMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_TCB_BMR /;"	d
AT91C_TCB_BMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_TCB_BMR /;"	d
AT91C_TCB_BMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_TCB_BMR /;"	d
AT91C_TCB_BMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_TCB_BMR /;"	d
AT91C_TCB_BMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_TCB_BMR /;"	d
AT91C_TCB_SYNC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_TCB_SYNC /;"	d
AT91C_TCB_SYNC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_TCB_SYNC /;"	d
AT91C_TCB_SYNC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_TCB_SYNC /;"	d
AT91C_TCB_SYNC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_TCB_SYNC /;"	d
AT91C_TCB_SYNC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_TCB_SYNC /;"	d
AT91C_TCB_SYNC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_TCB_SYNC /;"	d
AT91C_TCB_SYNC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_TCB_SYNC /;"	d
AT91C_TCB_SYNC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_TCB_SYNC /;"	d
AT91C_TCB_TC0XC0S	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_TCB_TC0XC0S /;"	d
AT91C_TCB_TC0XC0S	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_TCB_TC0XC0S /;"	d
AT91C_TCB_TC0XC0S	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_TCB_TC0XC0S /;"	d
AT91C_TCB_TC0XC0S	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_TCB_TC0XC0S /;"	d
AT91C_TCB_TC0XC0S	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_TCB_TC0XC0S /;"	d
AT91C_TCB_TC0XC0S	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_TCB_TC0XC0S /;"	d
AT91C_TCB_TC0XC0S	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_TCB_TC0XC0S /;"	d
AT91C_TCB_TC0XC0S	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_TCB_TC0XC0S /;"	d
AT91C_TCB_TC0XC0S_NONE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_TCB_TC0XC0S_NONE /;"	d
AT91C_TCB_TC0XC0S_NONE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_TCB_TC0XC0S_NONE /;"	d
AT91C_TCB_TC0XC0S_NONE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_TCB_TC0XC0S_NONE /;"	d
AT91C_TCB_TC0XC0S_NONE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_TCB_TC0XC0S_NONE /;"	d
AT91C_TCB_TC0XC0S_NONE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_TCB_TC0XC0S_NONE /;"	d
AT91C_TCB_TC0XC0S_NONE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_TCB_TC0XC0S_NONE /;"	d
AT91C_TCB_TC0XC0S_NONE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_TCB_TC0XC0S_NONE /;"	d
AT91C_TCB_TC0XC0S_NONE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_TCB_TC0XC0S_NONE /;"	d
AT91C_TCB_TC0XC0S_TCLK0	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_TCB_TC0XC0S_TCLK0 /;"	d
AT91C_TCB_TC0XC0S_TCLK0	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_TCB_TC0XC0S_TCLK0 /;"	d
AT91C_TCB_TC0XC0S_TCLK0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_TCB_TC0XC0S_TCLK0 /;"	d
AT91C_TCB_TC0XC0S_TCLK0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_TCB_TC0XC0S_TCLK0 /;"	d
AT91C_TCB_TC0XC0S_TCLK0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_TCB_TC0XC0S_TCLK0 /;"	d
AT91C_TCB_TC0XC0S_TCLK0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_TCB_TC0XC0S_TCLK0 /;"	d
AT91C_TCB_TC0XC0S_TCLK0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_TCB_TC0XC0S_TCLK0 /;"	d
AT91C_TCB_TC0XC0S_TCLK0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_TCB_TC0XC0S_TCLK0 /;"	d
AT91C_TCB_TC0XC0S_TIOA1	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_TCB_TC0XC0S_TIOA1 /;"	d
AT91C_TCB_TC0XC0S_TIOA1	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_TCB_TC0XC0S_TIOA1 /;"	d
AT91C_TCB_TC0XC0S_TIOA1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_TCB_TC0XC0S_TIOA1 /;"	d
AT91C_TCB_TC0XC0S_TIOA1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_TCB_TC0XC0S_TIOA1 /;"	d
AT91C_TCB_TC0XC0S_TIOA1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_TCB_TC0XC0S_TIOA1 /;"	d
AT91C_TCB_TC0XC0S_TIOA1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_TCB_TC0XC0S_TIOA1 /;"	d
AT91C_TCB_TC0XC0S_TIOA1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_TCB_TC0XC0S_TIOA1 /;"	d
AT91C_TCB_TC0XC0S_TIOA1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_TCB_TC0XC0S_TIOA1 /;"	d
AT91C_TCB_TC0XC0S_TIOA2	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_TCB_TC0XC0S_TIOA2 /;"	d
AT91C_TCB_TC0XC0S_TIOA2	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_TCB_TC0XC0S_TIOA2 /;"	d
AT91C_TCB_TC0XC0S_TIOA2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_TCB_TC0XC0S_TIOA2 /;"	d
AT91C_TCB_TC0XC0S_TIOA2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_TCB_TC0XC0S_TIOA2 /;"	d
AT91C_TCB_TC0XC0S_TIOA2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_TCB_TC0XC0S_TIOA2 /;"	d
AT91C_TCB_TC0XC0S_TIOA2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_TCB_TC0XC0S_TIOA2 /;"	d
AT91C_TCB_TC0XC0S_TIOA2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_TCB_TC0XC0S_TIOA2 /;"	d
AT91C_TCB_TC0XC0S_TIOA2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_TCB_TC0XC0S_TIOA2 /;"	d
AT91C_TCB_TC1XC1S	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_TCB_TC1XC1S /;"	d
AT91C_TCB_TC1XC1S	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_TCB_TC1XC1S /;"	d
AT91C_TCB_TC1XC1S	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_TCB_TC1XC1S /;"	d
AT91C_TCB_TC1XC1S	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_TCB_TC1XC1S /;"	d
AT91C_TCB_TC1XC1S	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_TCB_TC1XC1S /;"	d
AT91C_TCB_TC1XC1S	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_TCB_TC1XC1S /;"	d
AT91C_TCB_TC1XC1S	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_TCB_TC1XC1S /;"	d
AT91C_TCB_TC1XC1S	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_TCB_TC1XC1S /;"	d
AT91C_TCB_TC1XC1S_NONE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_TCB_TC1XC1S_NONE /;"	d
AT91C_TCB_TC1XC1S_NONE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_TCB_TC1XC1S_NONE /;"	d
AT91C_TCB_TC1XC1S_NONE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_TCB_TC1XC1S_NONE /;"	d
AT91C_TCB_TC1XC1S_NONE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_TCB_TC1XC1S_NONE /;"	d
AT91C_TCB_TC1XC1S_NONE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_TCB_TC1XC1S_NONE /;"	d
AT91C_TCB_TC1XC1S_NONE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_TCB_TC1XC1S_NONE /;"	d
AT91C_TCB_TC1XC1S_NONE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_TCB_TC1XC1S_NONE /;"	d
AT91C_TCB_TC1XC1S_NONE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_TCB_TC1XC1S_NONE /;"	d
AT91C_TCB_TC1XC1S_TCLK1	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_TCB_TC1XC1S_TCLK1 /;"	d
AT91C_TCB_TC1XC1S_TCLK1	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_TCB_TC1XC1S_TCLK1 /;"	d
AT91C_TCB_TC1XC1S_TCLK1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_TCB_TC1XC1S_TCLK1 /;"	d
AT91C_TCB_TC1XC1S_TCLK1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_TCB_TC1XC1S_TCLK1 /;"	d
AT91C_TCB_TC1XC1S_TCLK1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_TCB_TC1XC1S_TCLK1 /;"	d
AT91C_TCB_TC1XC1S_TCLK1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_TCB_TC1XC1S_TCLK1 /;"	d
AT91C_TCB_TC1XC1S_TCLK1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_TCB_TC1XC1S_TCLK1 /;"	d
AT91C_TCB_TC1XC1S_TCLK1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_TCB_TC1XC1S_TCLK1 /;"	d
AT91C_TCB_TC1XC1S_TIOA0	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_TCB_TC1XC1S_TIOA0 /;"	d
AT91C_TCB_TC1XC1S_TIOA0	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_TCB_TC1XC1S_TIOA0 /;"	d
AT91C_TCB_TC1XC1S_TIOA0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_TCB_TC1XC1S_TIOA0 /;"	d
AT91C_TCB_TC1XC1S_TIOA0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_TCB_TC1XC1S_TIOA0 /;"	d
AT91C_TCB_TC1XC1S_TIOA0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_TCB_TC1XC1S_TIOA0 /;"	d
AT91C_TCB_TC1XC1S_TIOA0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_TCB_TC1XC1S_TIOA0 /;"	d
AT91C_TCB_TC1XC1S_TIOA0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_TCB_TC1XC1S_TIOA0 /;"	d
AT91C_TCB_TC1XC1S_TIOA0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_TCB_TC1XC1S_TIOA0 /;"	d
AT91C_TCB_TC1XC1S_TIOA2	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_TCB_TC1XC1S_TIOA2 /;"	d
AT91C_TCB_TC1XC1S_TIOA2	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_TCB_TC1XC1S_TIOA2 /;"	d
AT91C_TCB_TC1XC1S_TIOA2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_TCB_TC1XC1S_TIOA2 /;"	d
AT91C_TCB_TC1XC1S_TIOA2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_TCB_TC1XC1S_TIOA2 /;"	d
AT91C_TCB_TC1XC1S_TIOA2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_TCB_TC1XC1S_TIOA2 /;"	d
AT91C_TCB_TC1XC1S_TIOA2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_TCB_TC1XC1S_TIOA2 /;"	d
AT91C_TCB_TC1XC1S_TIOA2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_TCB_TC1XC1S_TIOA2 /;"	d
AT91C_TCB_TC1XC1S_TIOA2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_TCB_TC1XC1S_TIOA2 /;"	d
AT91C_TCB_TC2XC2S	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_TCB_TC2XC2S /;"	d
AT91C_TCB_TC2XC2S	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_TCB_TC2XC2S /;"	d
AT91C_TCB_TC2XC2S	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_TCB_TC2XC2S /;"	d
AT91C_TCB_TC2XC2S	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_TCB_TC2XC2S /;"	d
AT91C_TCB_TC2XC2S	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_TCB_TC2XC2S /;"	d
AT91C_TCB_TC2XC2S	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_TCB_TC2XC2S /;"	d
AT91C_TCB_TC2XC2S	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_TCB_TC2XC2S /;"	d
AT91C_TCB_TC2XC2S	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_TCB_TC2XC2S /;"	d
AT91C_TCB_TC2XC2S_NONE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_TCB_TC2XC2S_NONE /;"	d
AT91C_TCB_TC2XC2S_NONE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_TCB_TC2XC2S_NONE /;"	d
AT91C_TCB_TC2XC2S_NONE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_TCB_TC2XC2S_NONE /;"	d
AT91C_TCB_TC2XC2S_NONE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_TCB_TC2XC2S_NONE /;"	d
AT91C_TCB_TC2XC2S_NONE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_TCB_TC2XC2S_NONE /;"	d
AT91C_TCB_TC2XC2S_NONE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_TCB_TC2XC2S_NONE /;"	d
AT91C_TCB_TC2XC2S_NONE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_TCB_TC2XC2S_NONE /;"	d
AT91C_TCB_TC2XC2S_NONE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_TCB_TC2XC2S_NONE /;"	d
AT91C_TCB_TC2XC2S_TCLK2	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_TCB_TC2XC2S_TCLK2 /;"	d
AT91C_TCB_TC2XC2S_TCLK2	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_TCB_TC2XC2S_TCLK2 /;"	d
AT91C_TCB_TC2XC2S_TCLK2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_TCB_TC2XC2S_TCLK2 /;"	d
AT91C_TCB_TC2XC2S_TCLK2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_TCB_TC2XC2S_TCLK2 /;"	d
AT91C_TCB_TC2XC2S_TCLK2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_TCB_TC2XC2S_TCLK2 /;"	d
AT91C_TCB_TC2XC2S_TCLK2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_TCB_TC2XC2S_TCLK2 /;"	d
AT91C_TCB_TC2XC2S_TCLK2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_TCB_TC2XC2S_TCLK2 /;"	d
AT91C_TCB_TC2XC2S_TCLK2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_TCB_TC2XC2S_TCLK2 /;"	d
AT91C_TCB_TC2XC2S_TIOA0	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_TCB_TC2XC2S_TIOA0 /;"	d
AT91C_TCB_TC2XC2S_TIOA0	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_TCB_TC2XC2S_TIOA0 /;"	d
AT91C_TCB_TC2XC2S_TIOA0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_TCB_TC2XC2S_TIOA0 /;"	d
AT91C_TCB_TC2XC2S_TIOA0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_TCB_TC2XC2S_TIOA0 /;"	d
AT91C_TCB_TC2XC2S_TIOA0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_TCB_TC2XC2S_TIOA0 /;"	d
AT91C_TCB_TC2XC2S_TIOA0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_TCB_TC2XC2S_TIOA0 /;"	d
AT91C_TCB_TC2XC2S_TIOA0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_TCB_TC2XC2S_TIOA0 /;"	d
AT91C_TCB_TC2XC2S_TIOA0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_TCB_TC2XC2S_TIOA0 /;"	d
AT91C_TCB_TC2XC2S_TIOA1	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_TCB_TC2XC2S_TIOA1 /;"	d
AT91C_TCB_TC2XC2S_TIOA1	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_TCB_TC2XC2S_TIOA1 /;"	d
AT91C_TCB_TC2XC2S_TIOA1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_TCB_TC2XC2S_TIOA1 /;"	d
AT91C_TCB_TC2XC2S_TIOA1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_TCB_TC2XC2S_TIOA1 /;"	d
AT91C_TCB_TC2XC2S_TIOA1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_TCB_TC2XC2S_TIOA1 /;"	d
AT91C_TCB_TC2XC2S_TIOA1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_TCB_TC2XC2S_TIOA1 /;"	d
AT91C_TCB_TC2XC2S_TIOA2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_TCB_TC2XC2S_TIOA2 /;"	d
AT91C_TCB_TC2XC2S_TIOA2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_TCB_TC2XC2S_TIOA2 /;"	d
AT91C_TC_ABETRG	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_TC_ABETRG /;"	d
AT91C_TC_ABETRG	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_TC_ABETRG /;"	d
AT91C_TC_ABETRG	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_TC_ABETRG /;"	d
AT91C_TC_ABETRG	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_TC_ABETRG /;"	d
AT91C_TC_ABETRG	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_TC_ABETRG /;"	d
AT91C_TC_ABETRG	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_TC_ABETRG /;"	d
AT91C_TC_ABETRG	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_TC_ABETRG /;"	d
AT91C_TC_ABETRG	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_TC_ABETRG /;"	d
AT91C_TC_ACPA	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_TC_ACPA /;"	d
AT91C_TC_ACPA	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_TC_ACPA /;"	d
AT91C_TC_ACPA	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_TC_ACPA /;"	d
AT91C_TC_ACPA	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_TC_ACPA /;"	d
AT91C_TC_ACPA	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_TC_ACPA /;"	d
AT91C_TC_ACPA	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_TC_ACPA /;"	d
AT91C_TC_ACPA	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_TC_ACPA /;"	d
AT91C_TC_ACPA	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_TC_ACPA /;"	d
AT91C_TC_ACPA_CLEAR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_TC_ACPA_CLEAR /;"	d
AT91C_TC_ACPA_CLEAR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_TC_ACPA_CLEAR /;"	d
AT91C_TC_ACPA_CLEAR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_TC_ACPA_CLEAR /;"	d
AT91C_TC_ACPA_CLEAR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_TC_ACPA_CLEAR /;"	d
AT91C_TC_ACPA_CLEAR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_TC_ACPA_CLEAR /;"	d
AT91C_TC_ACPA_CLEAR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_TC_ACPA_CLEAR /;"	d
AT91C_TC_ACPA_CLEAR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_TC_ACPA_CLEAR /;"	d
AT91C_TC_ACPA_CLEAR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_TC_ACPA_CLEAR /;"	d
AT91C_TC_ACPA_NONE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_TC_ACPA_NONE /;"	d
AT91C_TC_ACPA_NONE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_TC_ACPA_NONE /;"	d
AT91C_TC_ACPA_NONE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_TC_ACPA_NONE /;"	d
AT91C_TC_ACPA_NONE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_TC_ACPA_NONE /;"	d
AT91C_TC_ACPA_NONE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_TC_ACPA_NONE /;"	d
AT91C_TC_ACPA_NONE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_TC_ACPA_NONE /;"	d
AT91C_TC_ACPA_NONE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_TC_ACPA_NONE /;"	d
AT91C_TC_ACPA_NONE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_TC_ACPA_NONE /;"	d
AT91C_TC_ACPA_SET	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_TC_ACPA_SET /;"	d
AT91C_TC_ACPA_SET	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_TC_ACPA_SET /;"	d
AT91C_TC_ACPA_SET	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_TC_ACPA_SET /;"	d
AT91C_TC_ACPA_SET	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_TC_ACPA_SET /;"	d
AT91C_TC_ACPA_SET	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_TC_ACPA_SET /;"	d
AT91C_TC_ACPA_SET	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_TC_ACPA_SET /;"	d
AT91C_TC_ACPA_SET	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_TC_ACPA_SET /;"	d
AT91C_TC_ACPA_SET	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_TC_ACPA_SET /;"	d
AT91C_TC_ACPA_TOGGLE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_TC_ACPA_TOGGLE /;"	d
AT91C_TC_ACPA_TOGGLE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_TC_ACPA_TOGGLE /;"	d
AT91C_TC_ACPA_TOGGLE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_TC_ACPA_TOGGLE /;"	d
AT91C_TC_ACPA_TOGGLE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_TC_ACPA_TOGGLE /;"	d
AT91C_TC_ACPA_TOGGLE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_TC_ACPA_TOGGLE /;"	d
AT91C_TC_ACPA_TOGGLE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_TC_ACPA_TOGGLE /;"	d
AT91C_TC_ACPA_TOGGLE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_TC_ACPA_TOGGLE /;"	d
AT91C_TC_ACPA_TOGGLE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_TC_ACPA_TOGGLE /;"	d
AT91C_TC_ACPC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_TC_ACPC /;"	d
AT91C_TC_ACPC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_TC_ACPC /;"	d
AT91C_TC_ACPC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_TC_ACPC /;"	d
AT91C_TC_ACPC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_TC_ACPC /;"	d
AT91C_TC_ACPC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_TC_ACPC /;"	d
AT91C_TC_ACPC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_TC_ACPC /;"	d
AT91C_TC_ACPC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_TC_ACPC /;"	d
AT91C_TC_ACPC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_TC_ACPC /;"	d
AT91C_TC_ACPC_CLEAR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_TC_ACPC_CLEAR /;"	d
AT91C_TC_ACPC_CLEAR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_TC_ACPC_CLEAR /;"	d
AT91C_TC_ACPC_CLEAR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_TC_ACPC_CLEAR /;"	d
AT91C_TC_ACPC_CLEAR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_TC_ACPC_CLEAR /;"	d
AT91C_TC_ACPC_CLEAR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_TC_ACPC_CLEAR /;"	d
AT91C_TC_ACPC_CLEAR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_TC_ACPC_CLEAR /;"	d
AT91C_TC_ACPC_CLEAR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_TC_ACPC_CLEAR /;"	d
AT91C_TC_ACPC_CLEAR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_TC_ACPC_CLEAR /;"	d
AT91C_TC_ACPC_NONE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_TC_ACPC_NONE /;"	d
AT91C_TC_ACPC_NONE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_TC_ACPC_NONE /;"	d
AT91C_TC_ACPC_NONE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_TC_ACPC_NONE /;"	d
AT91C_TC_ACPC_NONE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_TC_ACPC_NONE /;"	d
AT91C_TC_ACPC_NONE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_TC_ACPC_NONE /;"	d
AT91C_TC_ACPC_NONE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_TC_ACPC_NONE /;"	d
AT91C_TC_ACPC_NONE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_TC_ACPC_NONE /;"	d
AT91C_TC_ACPC_NONE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_TC_ACPC_NONE /;"	d
AT91C_TC_ACPC_SET	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_TC_ACPC_SET /;"	d
AT91C_TC_ACPC_SET	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_TC_ACPC_SET /;"	d
AT91C_TC_ACPC_SET	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_TC_ACPC_SET /;"	d
AT91C_TC_ACPC_SET	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_TC_ACPC_SET /;"	d
AT91C_TC_ACPC_SET	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_TC_ACPC_SET /;"	d
AT91C_TC_ACPC_SET	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_TC_ACPC_SET /;"	d
AT91C_TC_ACPC_SET	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_TC_ACPC_SET /;"	d
AT91C_TC_ACPC_SET	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_TC_ACPC_SET /;"	d
AT91C_TC_ACPC_TOGGLE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_TC_ACPC_TOGGLE /;"	d
AT91C_TC_ACPC_TOGGLE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_TC_ACPC_TOGGLE /;"	d
AT91C_TC_ACPC_TOGGLE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_TC_ACPC_TOGGLE /;"	d
AT91C_TC_ACPC_TOGGLE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_TC_ACPC_TOGGLE /;"	d
AT91C_TC_ACPC_TOGGLE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_TC_ACPC_TOGGLE /;"	d
AT91C_TC_ACPC_TOGGLE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_TC_ACPC_TOGGLE /;"	d
AT91C_TC_ACPC_TOGGLE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_TC_ACPC_TOGGLE /;"	d
AT91C_TC_ACPC_TOGGLE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_TC_ACPC_TOGGLE /;"	d
AT91C_TC_AEEVT	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_TC_AEEVT /;"	d
AT91C_TC_AEEVT	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_TC_AEEVT /;"	d
AT91C_TC_AEEVT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_TC_AEEVT /;"	d
AT91C_TC_AEEVT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_TC_AEEVT /;"	d
AT91C_TC_AEEVT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_TC_AEEVT /;"	d
AT91C_TC_AEEVT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_TC_AEEVT /;"	d
AT91C_TC_AEEVT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_TC_AEEVT /;"	d
AT91C_TC_AEEVT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_TC_AEEVT /;"	d
AT91C_TC_AEEVT_CLEAR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_TC_AEEVT_CLEAR /;"	d
AT91C_TC_AEEVT_CLEAR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_TC_AEEVT_CLEAR /;"	d
AT91C_TC_AEEVT_CLEAR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_TC_AEEVT_CLEAR /;"	d
AT91C_TC_AEEVT_CLEAR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_TC_AEEVT_CLEAR /;"	d
AT91C_TC_AEEVT_CLEAR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_TC_AEEVT_CLEAR /;"	d
AT91C_TC_AEEVT_CLEAR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_TC_AEEVT_CLEAR /;"	d
AT91C_TC_AEEVT_CLEAR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_TC_AEEVT_CLEAR /;"	d
AT91C_TC_AEEVT_CLEAR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_TC_AEEVT_CLEAR /;"	d
AT91C_TC_AEEVT_NONE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_TC_AEEVT_NONE /;"	d
AT91C_TC_AEEVT_NONE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_TC_AEEVT_NONE /;"	d
AT91C_TC_AEEVT_NONE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_TC_AEEVT_NONE /;"	d
AT91C_TC_AEEVT_NONE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_TC_AEEVT_NONE /;"	d
AT91C_TC_AEEVT_NONE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_TC_AEEVT_NONE /;"	d
AT91C_TC_AEEVT_NONE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_TC_AEEVT_NONE /;"	d
AT91C_TC_AEEVT_NONE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_TC_AEEVT_NONE /;"	d
AT91C_TC_AEEVT_NONE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_TC_AEEVT_NONE /;"	d
AT91C_TC_AEEVT_SET	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_TC_AEEVT_SET /;"	d
AT91C_TC_AEEVT_SET	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_TC_AEEVT_SET /;"	d
AT91C_TC_AEEVT_SET	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_TC_AEEVT_SET /;"	d
AT91C_TC_AEEVT_SET	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_TC_AEEVT_SET /;"	d
AT91C_TC_AEEVT_SET	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_TC_AEEVT_SET /;"	d
AT91C_TC_AEEVT_SET	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_TC_AEEVT_SET /;"	d
AT91C_TC_AEEVT_SET	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_TC_AEEVT_SET /;"	d
AT91C_TC_AEEVT_SET	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_TC_AEEVT_SET /;"	d
AT91C_TC_AEEVT_TOGGLE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_TC_AEEVT_TOGGLE /;"	d
AT91C_TC_AEEVT_TOGGLE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_TC_AEEVT_TOGGLE /;"	d
AT91C_TC_AEEVT_TOGGLE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_TC_AEEVT_TOGGLE /;"	d
AT91C_TC_AEEVT_TOGGLE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_TC_AEEVT_TOGGLE /;"	d
AT91C_TC_AEEVT_TOGGLE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_TC_AEEVT_TOGGLE /;"	d
AT91C_TC_AEEVT_TOGGLE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_TC_AEEVT_TOGGLE /;"	d
AT91C_TC_AEEVT_TOGGLE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_TC_AEEVT_TOGGLE /;"	d
AT91C_TC_AEEVT_TOGGLE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_TC_AEEVT_TOGGLE /;"	d
AT91C_TC_ASWTRG	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_TC_ASWTRG /;"	d
AT91C_TC_ASWTRG	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_TC_ASWTRG /;"	d
AT91C_TC_ASWTRG	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_TC_ASWTRG /;"	d
AT91C_TC_ASWTRG	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_TC_ASWTRG /;"	d
AT91C_TC_ASWTRG	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_TC_ASWTRG /;"	d
AT91C_TC_ASWTRG	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_TC_ASWTRG /;"	d
AT91C_TC_ASWTRG	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_TC_ASWTRG /;"	d
AT91C_TC_ASWTRG	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_TC_ASWTRG /;"	d
AT91C_TC_ASWTRG_CLEAR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_TC_ASWTRG_CLEAR /;"	d
AT91C_TC_ASWTRG_CLEAR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_TC_ASWTRG_CLEAR /;"	d
AT91C_TC_ASWTRG_CLEAR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_TC_ASWTRG_CLEAR /;"	d
AT91C_TC_ASWTRG_CLEAR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_TC_ASWTRG_CLEAR /;"	d
AT91C_TC_ASWTRG_CLEAR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_TC_ASWTRG_CLEAR /;"	d
AT91C_TC_ASWTRG_CLEAR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_TC_ASWTRG_CLEAR /;"	d
AT91C_TC_ASWTRG_CLEAR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_TC_ASWTRG_CLEAR /;"	d
AT91C_TC_ASWTRG_CLEAR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_TC_ASWTRG_CLEAR /;"	d
AT91C_TC_ASWTRG_NONE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_TC_ASWTRG_NONE /;"	d
AT91C_TC_ASWTRG_NONE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_TC_ASWTRG_NONE /;"	d
AT91C_TC_ASWTRG_NONE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_TC_ASWTRG_NONE /;"	d
AT91C_TC_ASWTRG_NONE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_TC_ASWTRG_NONE /;"	d
AT91C_TC_ASWTRG_NONE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_TC_ASWTRG_NONE /;"	d
AT91C_TC_ASWTRG_NONE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_TC_ASWTRG_NONE /;"	d
AT91C_TC_ASWTRG_NONE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_TC_ASWTRG_NONE /;"	d
AT91C_TC_ASWTRG_NONE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_TC_ASWTRG_NONE /;"	d
AT91C_TC_ASWTRG_SET	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_TC_ASWTRG_SET /;"	d
AT91C_TC_ASWTRG_SET	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_TC_ASWTRG_SET /;"	d
AT91C_TC_ASWTRG_SET	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_TC_ASWTRG_SET /;"	d
AT91C_TC_ASWTRG_SET	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_TC_ASWTRG_SET /;"	d
AT91C_TC_ASWTRG_SET	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_TC_ASWTRG_SET /;"	d
AT91C_TC_ASWTRG_SET	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_TC_ASWTRG_SET /;"	d
AT91C_TC_ASWTRG_SET	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_TC_ASWTRG_SET /;"	d
AT91C_TC_ASWTRG_SET	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_TC_ASWTRG_SET /;"	d
AT91C_TC_ASWTRG_TOGGLE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_TC_ASWTRG_TOGGLE /;"	d
AT91C_TC_ASWTRG_TOGGLE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_TC_ASWTRG_TOGGLE /;"	d
AT91C_TC_ASWTRG_TOGGLE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_TC_ASWTRG_TOGGLE /;"	d
AT91C_TC_ASWTRG_TOGGLE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_TC_ASWTRG_TOGGLE /;"	d
AT91C_TC_ASWTRG_TOGGLE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_TC_ASWTRG_TOGGLE /;"	d
AT91C_TC_ASWTRG_TOGGLE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_TC_ASWTRG_TOGGLE /;"	d
AT91C_TC_ASWTRG_TOGGLE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_TC_ASWTRG_TOGGLE /;"	d
AT91C_TC_ASWTRG_TOGGLE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_TC_ASWTRG_TOGGLE /;"	d
AT91C_TC_BCPB	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_TC_BCPB /;"	d
AT91C_TC_BCPB	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_TC_BCPB /;"	d
AT91C_TC_BCPB	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_TC_BCPB /;"	d
AT91C_TC_BCPB	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_TC_BCPB /;"	d
AT91C_TC_BCPB	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_TC_BCPB /;"	d
AT91C_TC_BCPB	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_TC_BCPB /;"	d
AT91C_TC_BCPB	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_TC_BCPB /;"	d
AT91C_TC_BCPB	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_TC_BCPB /;"	d
AT91C_TC_BCPB_CLEAR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_TC_BCPB_CLEAR /;"	d
AT91C_TC_BCPB_CLEAR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_TC_BCPB_CLEAR /;"	d
AT91C_TC_BCPB_CLEAR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_TC_BCPB_CLEAR /;"	d
AT91C_TC_BCPB_CLEAR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_TC_BCPB_CLEAR /;"	d
AT91C_TC_BCPB_CLEAR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_TC_BCPB_CLEAR /;"	d
AT91C_TC_BCPB_CLEAR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_TC_BCPB_CLEAR /;"	d
AT91C_TC_BCPB_CLEAR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_TC_BCPB_CLEAR /;"	d
AT91C_TC_BCPB_CLEAR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_TC_BCPB_CLEAR /;"	d
AT91C_TC_BCPB_NONE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_TC_BCPB_NONE /;"	d
AT91C_TC_BCPB_NONE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_TC_BCPB_NONE /;"	d
AT91C_TC_BCPB_NONE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_TC_BCPB_NONE /;"	d
AT91C_TC_BCPB_NONE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_TC_BCPB_NONE /;"	d
AT91C_TC_BCPB_NONE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_TC_BCPB_NONE /;"	d
AT91C_TC_BCPB_NONE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_TC_BCPB_NONE /;"	d
AT91C_TC_BCPB_NONE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_TC_BCPB_NONE /;"	d
AT91C_TC_BCPB_NONE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_TC_BCPB_NONE /;"	d
AT91C_TC_BCPB_SET	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_TC_BCPB_SET /;"	d
AT91C_TC_BCPB_SET	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_TC_BCPB_SET /;"	d
AT91C_TC_BCPB_SET	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_TC_BCPB_SET /;"	d
AT91C_TC_BCPB_SET	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_TC_BCPB_SET /;"	d
AT91C_TC_BCPB_SET	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_TC_BCPB_SET /;"	d
AT91C_TC_BCPB_SET	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_TC_BCPB_SET /;"	d
AT91C_TC_BCPB_SET	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_TC_BCPB_SET /;"	d
AT91C_TC_BCPB_SET	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_TC_BCPB_SET /;"	d
AT91C_TC_BCPB_TOGGLE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_TC_BCPB_TOGGLE /;"	d
AT91C_TC_BCPB_TOGGLE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_TC_BCPB_TOGGLE /;"	d
AT91C_TC_BCPB_TOGGLE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_TC_BCPB_TOGGLE /;"	d
AT91C_TC_BCPB_TOGGLE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_TC_BCPB_TOGGLE /;"	d
AT91C_TC_BCPB_TOGGLE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_TC_BCPB_TOGGLE /;"	d
AT91C_TC_BCPB_TOGGLE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_TC_BCPB_TOGGLE /;"	d
AT91C_TC_BCPB_TOGGLE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_TC_BCPB_TOGGLE /;"	d
AT91C_TC_BCPB_TOGGLE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_TC_BCPB_TOGGLE /;"	d
AT91C_TC_BCPC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_TC_BCPC /;"	d
AT91C_TC_BCPC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_TC_BCPC /;"	d
AT91C_TC_BCPC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_TC_BCPC /;"	d
AT91C_TC_BCPC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_TC_BCPC /;"	d
AT91C_TC_BCPC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_TC_BCPC /;"	d
AT91C_TC_BCPC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_TC_BCPC /;"	d
AT91C_TC_BCPC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_TC_BCPC /;"	d
AT91C_TC_BCPC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_TC_BCPC /;"	d
AT91C_TC_BCPC_CLEAR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_TC_BCPC_CLEAR /;"	d
AT91C_TC_BCPC_CLEAR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_TC_BCPC_CLEAR /;"	d
AT91C_TC_BCPC_CLEAR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_TC_BCPC_CLEAR /;"	d
AT91C_TC_BCPC_CLEAR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_TC_BCPC_CLEAR /;"	d
AT91C_TC_BCPC_CLEAR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_TC_BCPC_CLEAR /;"	d
AT91C_TC_BCPC_CLEAR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_TC_BCPC_CLEAR /;"	d
AT91C_TC_BCPC_CLEAR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_TC_BCPC_CLEAR /;"	d
AT91C_TC_BCPC_CLEAR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_TC_BCPC_CLEAR /;"	d
AT91C_TC_BCPC_NONE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_TC_BCPC_NONE /;"	d
AT91C_TC_BCPC_NONE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_TC_BCPC_NONE /;"	d
AT91C_TC_BCPC_NONE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_TC_BCPC_NONE /;"	d
AT91C_TC_BCPC_NONE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_TC_BCPC_NONE /;"	d
AT91C_TC_BCPC_NONE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_TC_BCPC_NONE /;"	d
AT91C_TC_BCPC_NONE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_TC_BCPC_NONE /;"	d
AT91C_TC_BCPC_NONE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_TC_BCPC_NONE /;"	d
AT91C_TC_BCPC_NONE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_TC_BCPC_NONE /;"	d
AT91C_TC_BCPC_SET	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_TC_BCPC_SET /;"	d
AT91C_TC_BCPC_SET	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_TC_BCPC_SET /;"	d
AT91C_TC_BCPC_SET	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_TC_BCPC_SET /;"	d
AT91C_TC_BCPC_SET	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_TC_BCPC_SET /;"	d
AT91C_TC_BCPC_SET	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_TC_BCPC_SET /;"	d
AT91C_TC_BCPC_SET	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_TC_BCPC_SET /;"	d
AT91C_TC_BCPC_SET	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_TC_BCPC_SET /;"	d
AT91C_TC_BCPC_SET	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_TC_BCPC_SET /;"	d
AT91C_TC_BCPC_TOGGLE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_TC_BCPC_TOGGLE /;"	d
AT91C_TC_BCPC_TOGGLE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_TC_BCPC_TOGGLE /;"	d
AT91C_TC_BCPC_TOGGLE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_TC_BCPC_TOGGLE /;"	d
AT91C_TC_BCPC_TOGGLE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_TC_BCPC_TOGGLE /;"	d
AT91C_TC_BCPC_TOGGLE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_TC_BCPC_TOGGLE /;"	d
AT91C_TC_BCPC_TOGGLE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_TC_BCPC_TOGGLE /;"	d
AT91C_TC_BCPC_TOGGLE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_TC_BCPC_TOGGLE /;"	d
AT91C_TC_BCPC_TOGGLE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_TC_BCPC_TOGGLE /;"	d
AT91C_TC_BEEVT	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_TC_BEEVT /;"	d
AT91C_TC_BEEVT	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_TC_BEEVT /;"	d
AT91C_TC_BEEVT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_TC_BEEVT /;"	d
AT91C_TC_BEEVT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_TC_BEEVT /;"	d
AT91C_TC_BEEVT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_TC_BEEVT /;"	d
AT91C_TC_BEEVT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_TC_BEEVT /;"	d
AT91C_TC_BEEVT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_TC_BEEVT /;"	d
AT91C_TC_BEEVT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_TC_BEEVT /;"	d
AT91C_TC_BEEVT_CLEAR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_TC_BEEVT_CLEAR /;"	d
AT91C_TC_BEEVT_CLEAR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_TC_BEEVT_CLEAR /;"	d
AT91C_TC_BEEVT_CLEAR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_TC_BEEVT_CLEAR /;"	d
AT91C_TC_BEEVT_CLEAR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_TC_BEEVT_CLEAR /;"	d
AT91C_TC_BEEVT_CLEAR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_TC_BEEVT_CLEAR /;"	d
AT91C_TC_BEEVT_CLEAR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_TC_BEEVT_CLEAR /;"	d
AT91C_TC_BEEVT_CLEAR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_TC_BEEVT_CLEAR /;"	d
AT91C_TC_BEEVT_CLEAR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_TC_BEEVT_CLEAR /;"	d
AT91C_TC_BEEVT_NONE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_TC_BEEVT_NONE /;"	d
AT91C_TC_BEEVT_NONE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_TC_BEEVT_NONE /;"	d
AT91C_TC_BEEVT_NONE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_TC_BEEVT_NONE /;"	d
AT91C_TC_BEEVT_NONE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_TC_BEEVT_NONE /;"	d
AT91C_TC_BEEVT_NONE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_TC_BEEVT_NONE /;"	d
AT91C_TC_BEEVT_NONE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_TC_BEEVT_NONE /;"	d
AT91C_TC_BEEVT_NONE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_TC_BEEVT_NONE /;"	d
AT91C_TC_BEEVT_NONE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_TC_BEEVT_NONE /;"	d
AT91C_TC_BEEVT_SET	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_TC_BEEVT_SET /;"	d
AT91C_TC_BEEVT_SET	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_TC_BEEVT_SET /;"	d
AT91C_TC_BEEVT_SET	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_TC_BEEVT_SET /;"	d
AT91C_TC_BEEVT_SET	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_TC_BEEVT_SET /;"	d
AT91C_TC_BEEVT_SET	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_TC_BEEVT_SET /;"	d
AT91C_TC_BEEVT_SET	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_TC_BEEVT_SET /;"	d
AT91C_TC_BEEVT_SET	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_TC_BEEVT_SET /;"	d
AT91C_TC_BEEVT_SET	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_TC_BEEVT_SET /;"	d
AT91C_TC_BEEVT_TOGGLE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_TC_BEEVT_TOGGLE /;"	d
AT91C_TC_BEEVT_TOGGLE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_TC_BEEVT_TOGGLE /;"	d
AT91C_TC_BEEVT_TOGGLE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_TC_BEEVT_TOGGLE /;"	d
AT91C_TC_BEEVT_TOGGLE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_TC_BEEVT_TOGGLE /;"	d
AT91C_TC_BEEVT_TOGGLE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_TC_BEEVT_TOGGLE /;"	d
AT91C_TC_BEEVT_TOGGLE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_TC_BEEVT_TOGGLE /;"	d
AT91C_TC_BEEVT_TOGGLE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_TC_BEEVT_TOGGLE /;"	d
AT91C_TC_BEEVT_TOGGLE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_TC_BEEVT_TOGGLE /;"	d
AT91C_TC_BSWTRG	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_TC_BSWTRG /;"	d
AT91C_TC_BSWTRG	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_TC_BSWTRG /;"	d
AT91C_TC_BSWTRG	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_TC_BSWTRG /;"	d
AT91C_TC_BSWTRG	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_TC_BSWTRG /;"	d
AT91C_TC_BSWTRG	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_TC_BSWTRG /;"	d
AT91C_TC_BSWTRG	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_TC_BSWTRG /;"	d
AT91C_TC_BSWTRG	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_TC_BSWTRG /;"	d
AT91C_TC_BSWTRG	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_TC_BSWTRG /;"	d
AT91C_TC_BSWTRG_CLEAR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_TC_BSWTRG_CLEAR /;"	d
AT91C_TC_BSWTRG_CLEAR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_TC_BSWTRG_CLEAR /;"	d
AT91C_TC_BSWTRG_CLEAR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_TC_BSWTRG_CLEAR /;"	d
AT91C_TC_BSWTRG_CLEAR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_TC_BSWTRG_CLEAR /;"	d
AT91C_TC_BSWTRG_CLEAR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_TC_BSWTRG_CLEAR /;"	d
AT91C_TC_BSWTRG_CLEAR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_TC_BSWTRG_CLEAR /;"	d
AT91C_TC_BSWTRG_CLEAR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_TC_BSWTRG_CLEAR /;"	d
AT91C_TC_BSWTRG_CLEAR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_TC_BSWTRG_CLEAR /;"	d
AT91C_TC_BSWTRG_NONE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_TC_BSWTRG_NONE /;"	d
AT91C_TC_BSWTRG_NONE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_TC_BSWTRG_NONE /;"	d
AT91C_TC_BSWTRG_NONE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_TC_BSWTRG_NONE /;"	d
AT91C_TC_BSWTRG_NONE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_TC_BSWTRG_NONE /;"	d
AT91C_TC_BSWTRG_NONE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_TC_BSWTRG_NONE /;"	d
AT91C_TC_BSWTRG_NONE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_TC_BSWTRG_NONE /;"	d
AT91C_TC_BSWTRG_NONE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_TC_BSWTRG_NONE /;"	d
AT91C_TC_BSWTRG_NONE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_TC_BSWTRG_NONE /;"	d
AT91C_TC_BSWTRG_SET	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_TC_BSWTRG_SET /;"	d
AT91C_TC_BSWTRG_SET	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_TC_BSWTRG_SET /;"	d
AT91C_TC_BSWTRG_SET	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_TC_BSWTRG_SET /;"	d
AT91C_TC_BSWTRG_SET	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_TC_BSWTRG_SET /;"	d
AT91C_TC_BSWTRG_SET	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_TC_BSWTRG_SET /;"	d
AT91C_TC_BSWTRG_SET	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_TC_BSWTRG_SET /;"	d
AT91C_TC_BSWTRG_SET	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_TC_BSWTRG_SET /;"	d
AT91C_TC_BSWTRG_SET	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_TC_BSWTRG_SET /;"	d
AT91C_TC_BSWTRG_TOGGLE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_TC_BSWTRG_TOGGLE /;"	d
AT91C_TC_BSWTRG_TOGGLE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_TC_BSWTRG_TOGGLE /;"	d
AT91C_TC_BSWTRG_TOGGLE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_TC_BSWTRG_TOGGLE /;"	d
AT91C_TC_BSWTRG_TOGGLE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_TC_BSWTRG_TOGGLE /;"	d
AT91C_TC_BSWTRG_TOGGLE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_TC_BSWTRG_TOGGLE /;"	d
AT91C_TC_BSWTRG_TOGGLE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_TC_BSWTRG_TOGGLE /;"	d
AT91C_TC_BSWTRG_TOGGLE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_TC_BSWTRG_TOGGLE /;"	d
AT91C_TC_BSWTRG_TOGGLE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_TC_BSWTRG_TOGGLE /;"	d
AT91C_TC_BURST	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_TC_BURST /;"	d
AT91C_TC_BURST	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_TC_BURST /;"	d
AT91C_TC_BURST	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_TC_BURST /;"	d
AT91C_TC_BURST	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_TC_BURST /;"	d
AT91C_TC_BURST	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_TC_BURST /;"	d
AT91C_TC_BURST	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_TC_BURST /;"	d
AT91C_TC_BURST	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_TC_BURST /;"	d
AT91C_TC_BURST	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_TC_BURST /;"	d
AT91C_TC_BURST_NONE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_TC_BURST_NONE /;"	d
AT91C_TC_BURST_NONE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_TC_BURST_NONE /;"	d
AT91C_TC_BURST_NONE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_TC_BURST_NONE /;"	d
AT91C_TC_BURST_NONE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_TC_BURST_NONE /;"	d
AT91C_TC_BURST_NONE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_TC_BURST_NONE /;"	d
AT91C_TC_BURST_NONE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_TC_BURST_NONE /;"	d
AT91C_TC_BURST_NONE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_TC_BURST_NONE /;"	d
AT91C_TC_BURST_NONE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_TC_BURST_NONE /;"	d
AT91C_TC_BURST_XC0	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_TC_BURST_XC0 /;"	d
AT91C_TC_BURST_XC0	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_TC_BURST_XC0 /;"	d
AT91C_TC_BURST_XC0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_TC_BURST_XC0 /;"	d
AT91C_TC_BURST_XC0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_TC_BURST_XC0 /;"	d
AT91C_TC_BURST_XC0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_TC_BURST_XC0 /;"	d
AT91C_TC_BURST_XC0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_TC_BURST_XC0 /;"	d
AT91C_TC_BURST_XC0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_TC_BURST_XC0 /;"	d
AT91C_TC_BURST_XC0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_TC_BURST_XC0 /;"	d
AT91C_TC_BURST_XC1	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_TC_BURST_XC1 /;"	d
AT91C_TC_BURST_XC1	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_TC_BURST_XC1 /;"	d
AT91C_TC_BURST_XC1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_TC_BURST_XC1 /;"	d
AT91C_TC_BURST_XC1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_TC_BURST_XC1 /;"	d
AT91C_TC_BURST_XC1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_TC_BURST_XC1 /;"	d
AT91C_TC_BURST_XC1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_TC_BURST_XC1 /;"	d
AT91C_TC_BURST_XC1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_TC_BURST_XC1 /;"	d
AT91C_TC_BURST_XC1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_TC_BURST_XC1 /;"	d
AT91C_TC_BURST_XC2	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_TC_BURST_XC2 /;"	d
AT91C_TC_BURST_XC2	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_TC_BURST_XC2 /;"	d
AT91C_TC_BURST_XC2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_TC_BURST_XC2 /;"	d
AT91C_TC_BURST_XC2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_TC_BURST_XC2 /;"	d
AT91C_TC_BURST_XC2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_TC_BURST_XC2 /;"	d
AT91C_TC_BURST_XC2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_TC_BURST_XC2 /;"	d
AT91C_TC_BURST_XC2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_TC_BURST_XC2 /;"	d
AT91C_TC_BURST_XC2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_TC_BURST_XC2 /;"	d
AT91C_TC_CLKDIS	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_TC_CLKDIS /;"	d
AT91C_TC_CLKDIS	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_TC_CLKDIS /;"	d
AT91C_TC_CLKDIS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_TC_CLKDIS /;"	d
AT91C_TC_CLKDIS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_TC_CLKDIS /;"	d
AT91C_TC_CLKDIS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_TC_CLKDIS /;"	d
AT91C_TC_CLKDIS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_TC_CLKDIS /;"	d
AT91C_TC_CLKDIS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_TC_CLKDIS /;"	d
AT91C_TC_CLKDIS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_TC_CLKDIS /;"	d
AT91C_TC_CLKEN	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_TC_CLKEN /;"	d
AT91C_TC_CLKEN	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_TC_CLKEN /;"	d
AT91C_TC_CLKEN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_TC_CLKEN /;"	d
AT91C_TC_CLKEN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_TC_CLKEN /;"	d
AT91C_TC_CLKEN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_TC_CLKEN /;"	d
AT91C_TC_CLKEN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_TC_CLKEN /;"	d
AT91C_TC_CLKEN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_TC_CLKEN /;"	d
AT91C_TC_CLKEN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_TC_CLKEN /;"	d
AT91C_TC_CLKI	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_TC_CLKI /;"	d
AT91C_TC_CLKI	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_TC_CLKI /;"	d
AT91C_TC_CLKI	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_TC_CLKI /;"	d
AT91C_TC_CLKI	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_TC_CLKI /;"	d
AT91C_TC_CLKI	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_TC_CLKI /;"	d
AT91C_TC_CLKI	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_TC_CLKI /;"	d
AT91C_TC_CLKI	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_TC_CLKI /;"	d
AT91C_TC_CLKI	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_TC_CLKI /;"	d
AT91C_TC_CLKS	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_TC_CLKS /;"	d
AT91C_TC_CLKS	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_TC_CLKS /;"	d
AT91C_TC_CLKS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_TC_CLKS /;"	d
AT91C_TC_CLKS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_TC_CLKS /;"	d
AT91C_TC_CLKS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_TC_CLKS /;"	d
AT91C_TC_CLKS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_TC_CLKS /;"	d
AT91C_TC_CLKS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_TC_CLKS /;"	d
AT91C_TC_CLKS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_TC_CLKS /;"	d
AT91C_TC_CLKSTA	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_TC_CLKSTA /;"	d
AT91C_TC_CLKSTA	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_TC_CLKSTA /;"	d
AT91C_TC_CLKSTA	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_TC_CLKSTA /;"	d
AT91C_TC_CLKSTA	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_TC_CLKSTA /;"	d
AT91C_TC_CLKSTA	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_TC_CLKSTA /;"	d
AT91C_TC_CLKSTA	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_TC_CLKSTA /;"	d
AT91C_TC_CLKS_TIMER_DIV1_CLOCK	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_TC_CLKS_TIMER_DIV1_CLOCK /;"	d
AT91C_TC_CLKS_TIMER_DIV1_CLOCK	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_TC_CLKS_TIMER_DIV1_CLOCK /;"	d
AT91C_TC_CLKS_TIMER_DIV1_CLOCK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_TC_CLKS_TIMER_DIV1_CLOCK /;"	d
AT91C_TC_CLKS_TIMER_DIV1_CLOCK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_TC_CLKS_TIMER_DIV1_CLOCK /;"	d
AT91C_TC_CLKS_TIMER_DIV1_CLOCK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_TC_CLKS_TIMER_DIV1_CLOCK /;"	d
AT91C_TC_CLKS_TIMER_DIV1_CLOCK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_TC_CLKS_TIMER_DIV1_CLOCK /;"	d
AT91C_TC_CLKS_TIMER_DIV1_CLOCK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_TC_CLKS_TIMER_DIV1_CLOCK /;"	d
AT91C_TC_CLKS_TIMER_DIV1_CLOCK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_TC_CLKS_TIMER_DIV1_CLOCK /;"	d
AT91C_TC_CLKS_TIMER_DIV2_CLOCK	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_TC_CLKS_TIMER_DIV2_CLOCK /;"	d
AT91C_TC_CLKS_TIMER_DIV2_CLOCK	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_TC_CLKS_TIMER_DIV2_CLOCK /;"	d
AT91C_TC_CLKS_TIMER_DIV2_CLOCK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_TC_CLKS_TIMER_DIV2_CLOCK /;"	d
AT91C_TC_CLKS_TIMER_DIV2_CLOCK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_TC_CLKS_TIMER_DIV2_CLOCK /;"	d
AT91C_TC_CLKS_TIMER_DIV2_CLOCK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_TC_CLKS_TIMER_DIV2_CLOCK /;"	d
AT91C_TC_CLKS_TIMER_DIV2_CLOCK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_TC_CLKS_TIMER_DIV2_CLOCK /;"	d
AT91C_TC_CLKS_TIMER_DIV2_CLOCK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_TC_CLKS_TIMER_DIV2_CLOCK /;"	d
AT91C_TC_CLKS_TIMER_DIV2_CLOCK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_TC_CLKS_TIMER_DIV2_CLOCK /;"	d
AT91C_TC_CLKS_TIMER_DIV3_CLOCK	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_TC_CLKS_TIMER_DIV3_CLOCK /;"	d
AT91C_TC_CLKS_TIMER_DIV3_CLOCK	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_TC_CLKS_TIMER_DIV3_CLOCK /;"	d
AT91C_TC_CLKS_TIMER_DIV3_CLOCK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_TC_CLKS_TIMER_DIV3_CLOCK /;"	d
AT91C_TC_CLKS_TIMER_DIV3_CLOCK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_TC_CLKS_TIMER_DIV3_CLOCK /;"	d
AT91C_TC_CLKS_TIMER_DIV3_CLOCK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_TC_CLKS_TIMER_DIV3_CLOCK /;"	d
AT91C_TC_CLKS_TIMER_DIV3_CLOCK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_TC_CLKS_TIMER_DIV3_CLOCK /;"	d
AT91C_TC_CLKS_TIMER_DIV3_CLOCK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_TC_CLKS_TIMER_DIV3_CLOCK /;"	d
AT91C_TC_CLKS_TIMER_DIV3_CLOCK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_TC_CLKS_TIMER_DIV3_CLOCK /;"	d
AT91C_TC_CLKS_TIMER_DIV4_CLOCK	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_TC_CLKS_TIMER_DIV4_CLOCK /;"	d
AT91C_TC_CLKS_TIMER_DIV4_CLOCK	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_TC_CLKS_TIMER_DIV4_CLOCK /;"	d
AT91C_TC_CLKS_TIMER_DIV4_CLOCK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_TC_CLKS_TIMER_DIV4_CLOCK /;"	d
AT91C_TC_CLKS_TIMER_DIV4_CLOCK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_TC_CLKS_TIMER_DIV4_CLOCK /;"	d
AT91C_TC_CLKS_TIMER_DIV4_CLOCK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_TC_CLKS_TIMER_DIV4_CLOCK /;"	d
AT91C_TC_CLKS_TIMER_DIV4_CLOCK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_TC_CLKS_TIMER_DIV4_CLOCK /;"	d
AT91C_TC_CLKS_TIMER_DIV4_CLOCK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_TC_CLKS_TIMER_DIV4_CLOCK /;"	d
AT91C_TC_CLKS_TIMER_DIV4_CLOCK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_TC_CLKS_TIMER_DIV4_CLOCK /;"	d
AT91C_TC_CLKS_TIMER_DIV5_CLOCK	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_TC_CLKS_TIMER_DIV5_CLOCK /;"	d
AT91C_TC_CLKS_TIMER_DIV5_CLOCK	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_TC_CLKS_TIMER_DIV5_CLOCK /;"	d
AT91C_TC_CLKS_TIMER_DIV5_CLOCK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_TC_CLKS_TIMER_DIV5_CLOCK /;"	d
AT91C_TC_CLKS_TIMER_DIV5_CLOCK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_TC_CLKS_TIMER_DIV5_CLOCK /;"	d
AT91C_TC_CLKS_TIMER_DIV5_CLOCK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_TC_CLKS_TIMER_DIV5_CLOCK /;"	d
AT91C_TC_CLKS_TIMER_DIV5_CLOCK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_TC_CLKS_TIMER_DIV5_CLOCK /;"	d
AT91C_TC_CLKS_TIMER_DIV5_CLOCK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_TC_CLKS_TIMER_DIV5_CLOCK /;"	d
AT91C_TC_CLKS_TIMER_DIV5_CLOCK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_TC_CLKS_TIMER_DIV5_CLOCK /;"	d
AT91C_TC_CLKS_XC0	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_TC_CLKS_XC0 /;"	d
AT91C_TC_CLKS_XC0	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_TC_CLKS_XC0 /;"	d
AT91C_TC_CLKS_XC0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_TC_CLKS_XC0 /;"	d
AT91C_TC_CLKS_XC0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_TC_CLKS_XC0 /;"	d
AT91C_TC_CLKS_XC0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_TC_CLKS_XC0 /;"	d
AT91C_TC_CLKS_XC0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_TC_CLKS_XC0 /;"	d
AT91C_TC_CLKS_XC0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_TC_CLKS_XC0 /;"	d
AT91C_TC_CLKS_XC0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_TC_CLKS_XC0 /;"	d
AT91C_TC_CLKS_XC1	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_TC_CLKS_XC1 /;"	d
AT91C_TC_CLKS_XC1	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_TC_CLKS_XC1 /;"	d
AT91C_TC_CLKS_XC1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_TC_CLKS_XC1 /;"	d
AT91C_TC_CLKS_XC1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_TC_CLKS_XC1 /;"	d
AT91C_TC_CLKS_XC1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_TC_CLKS_XC1 /;"	d
AT91C_TC_CLKS_XC1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_TC_CLKS_XC1 /;"	d
AT91C_TC_CLKS_XC1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_TC_CLKS_XC1 /;"	d
AT91C_TC_CLKS_XC1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_TC_CLKS_XC1 /;"	d
AT91C_TC_CLKS_XC2	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_TC_CLKS_XC2 /;"	d
AT91C_TC_CLKS_XC2	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_TC_CLKS_XC2 /;"	d
AT91C_TC_CLKS_XC2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_TC_CLKS_XC2 /;"	d
AT91C_TC_CLKS_XC2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_TC_CLKS_XC2 /;"	d
AT91C_TC_CLKS_XC2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_TC_CLKS_XC2 /;"	d
AT91C_TC_CLKS_XC2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_TC_CLKS_XC2 /;"	d
AT91C_TC_CLKS_XC2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_TC_CLKS_XC2 /;"	d
AT91C_TC_CLKS_XC2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_TC_CLKS_XC2 /;"	d
AT91C_TC_COVFS	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_TC_COVFS /;"	d
AT91C_TC_COVFS	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_TC_COVFS /;"	d
AT91C_TC_COVFS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_TC_COVFS /;"	d
AT91C_TC_COVFS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_TC_COVFS /;"	d
AT91C_TC_COVFS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_TC_COVFS /;"	d
AT91C_TC_COVFS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_TC_COVFS /;"	d
AT91C_TC_COVFS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_TC_COVFS /;"	d
AT91C_TC_COVFS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_TC_COVFS /;"	d
AT91C_TC_CPAS	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_TC_CPAS /;"	d
AT91C_TC_CPAS	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_TC_CPAS /;"	d
AT91C_TC_CPAS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_TC_CPAS /;"	d
AT91C_TC_CPAS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_TC_CPAS /;"	d
AT91C_TC_CPAS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_TC_CPAS /;"	d
AT91C_TC_CPAS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_TC_CPAS /;"	d
AT91C_TC_CPAS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_TC_CPAS /;"	d
AT91C_TC_CPAS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_TC_CPAS /;"	d
AT91C_TC_CPBS	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_TC_CPBS /;"	d
AT91C_TC_CPBS	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_TC_CPBS /;"	d
AT91C_TC_CPBS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_TC_CPBS /;"	d
AT91C_TC_CPBS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_TC_CPBS /;"	d
AT91C_TC_CPBS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_TC_CPBS /;"	d
AT91C_TC_CPBS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_TC_CPBS /;"	d
AT91C_TC_CPBS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_TC_CPBS /;"	d
AT91C_TC_CPBS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_TC_CPBS /;"	d
AT91C_TC_CPCDIS	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_TC_CPCDIS /;"	d
AT91C_TC_CPCDIS	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_TC_CPCDIS /;"	d
AT91C_TC_CPCDIS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_TC_CPCDIS /;"	d
AT91C_TC_CPCDIS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_TC_CPCDIS /;"	d
AT91C_TC_CPCDIS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_TC_CPCDIS /;"	d
AT91C_TC_CPCDIS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_TC_CPCDIS /;"	d
AT91C_TC_CPCDIS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_TC_CPCDIS /;"	d
AT91C_TC_CPCDIS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_TC_CPCDIS /;"	d
AT91C_TC_CPCS	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_TC_CPCS /;"	d
AT91C_TC_CPCS	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_TC_CPCS /;"	d
AT91C_TC_CPCS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_TC_CPCS /;"	d
AT91C_TC_CPCS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_TC_CPCS /;"	d
AT91C_TC_CPCS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_TC_CPCS /;"	d
AT91C_TC_CPCS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_TC_CPCS /;"	d
AT91C_TC_CPCS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_TC_CPCS /;"	d
AT91C_TC_CPCS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_TC_CPCS /;"	d
AT91C_TC_CPCSTOP	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_TC_CPCSTOP /;"	d
AT91C_TC_CPCSTOP	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_TC_CPCSTOP /;"	d
AT91C_TC_CPCSTOP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_TC_CPCSTOP /;"	d
AT91C_TC_CPCSTOP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_TC_CPCSTOP /;"	d
AT91C_TC_CPCSTOP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_TC_CPCSTOP /;"	d
AT91C_TC_CPCSTOP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_TC_CPCSTOP /;"	d
AT91C_TC_CPCSTOP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_TC_CPCSTOP /;"	d
AT91C_TC_CPCSTOP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_TC_CPCSTOP /;"	d
AT91C_TC_CPCTRG	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_TC_CPCTRG /;"	d
AT91C_TC_CPCTRG	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_TC_CPCTRG /;"	d
AT91C_TC_CPCTRG	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_TC_CPCTRG /;"	d
AT91C_TC_CPCTRG	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_TC_CPCTRG /;"	d
AT91C_TC_CPCTRG	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_TC_CPCTRG /;"	d
AT91C_TC_CPCTRG	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_TC_CPCTRG /;"	d
AT91C_TC_CPCTRG	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_TC_CPCTRG /;"	d
AT91C_TC_CPCTRG	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_TC_CPCTRG /;"	d
AT91C_TC_EEVT	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_TC_EEVT /;"	d
AT91C_TC_EEVT	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_TC_EEVT /;"	d
AT91C_TC_EEVT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_TC_EEVT /;"	d
AT91C_TC_EEVT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_TC_EEVT /;"	d
AT91C_TC_EEVT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_TC_EEVT /;"	d
AT91C_TC_EEVT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_TC_EEVT /;"	d
AT91C_TC_EEVT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_TC_EEVT /;"	d
AT91C_TC_EEVT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_TC_EEVT /;"	d
AT91C_TC_EEVTEDG	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_TC_EEVTEDG /;"	d
AT91C_TC_EEVTEDG	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_TC_EEVTEDG /;"	d
AT91C_TC_EEVTEDG	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_TC_EEVTEDG /;"	d
AT91C_TC_EEVTEDG	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_TC_EEVTEDG /;"	d
AT91C_TC_EEVTEDG	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_TC_EEVTEDG /;"	d
AT91C_TC_EEVTEDG	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_TC_EEVTEDG /;"	d
AT91C_TC_EEVTEDG	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_TC_EEVTEDG /;"	d
AT91C_TC_EEVTEDG	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_TC_EEVTEDG /;"	d
AT91C_TC_EEVTEDG_BOTH	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_TC_EEVTEDG_BOTH /;"	d
AT91C_TC_EEVTEDG_BOTH	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_TC_EEVTEDG_BOTH /;"	d
AT91C_TC_EEVTEDG_BOTH	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_TC_EEVTEDG_BOTH /;"	d
AT91C_TC_EEVTEDG_BOTH	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_TC_EEVTEDG_BOTH /;"	d
AT91C_TC_EEVTEDG_BOTH	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_TC_EEVTEDG_BOTH /;"	d
AT91C_TC_EEVTEDG_BOTH	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_TC_EEVTEDG_BOTH /;"	d
AT91C_TC_EEVTEDG_BOTH	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_TC_EEVTEDG_BOTH /;"	d
AT91C_TC_EEVTEDG_BOTH	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_TC_EEVTEDG_BOTH /;"	d
AT91C_TC_EEVTEDG_FALLING	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_TC_EEVTEDG_FALLING /;"	d
AT91C_TC_EEVTEDG_FALLING	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_TC_EEVTEDG_FALLING /;"	d
AT91C_TC_EEVTEDG_FALLING	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_TC_EEVTEDG_FALLING /;"	d
AT91C_TC_EEVTEDG_FALLING	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_TC_EEVTEDG_FALLING /;"	d
AT91C_TC_EEVTEDG_FALLING	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_TC_EEVTEDG_FALLING /;"	d
AT91C_TC_EEVTEDG_FALLING	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_TC_EEVTEDG_FALLING /;"	d
AT91C_TC_EEVTEDG_FALLING	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_TC_EEVTEDG_FALLING /;"	d
AT91C_TC_EEVTEDG_FALLING	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_TC_EEVTEDG_FALLING /;"	d
AT91C_TC_EEVTEDG_NONE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_TC_EEVTEDG_NONE /;"	d
AT91C_TC_EEVTEDG_NONE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_TC_EEVTEDG_NONE /;"	d
AT91C_TC_EEVTEDG_NONE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_TC_EEVTEDG_NONE /;"	d
AT91C_TC_EEVTEDG_NONE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_TC_EEVTEDG_NONE /;"	d
AT91C_TC_EEVTEDG_NONE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_TC_EEVTEDG_NONE /;"	d
AT91C_TC_EEVTEDG_NONE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_TC_EEVTEDG_NONE /;"	d
AT91C_TC_EEVTEDG_NONE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_TC_EEVTEDG_NONE /;"	d
AT91C_TC_EEVTEDG_NONE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_TC_EEVTEDG_NONE /;"	d
AT91C_TC_EEVTEDG_RISING	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_TC_EEVTEDG_RISING /;"	d
AT91C_TC_EEVTEDG_RISING	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_TC_EEVTEDG_RISING /;"	d
AT91C_TC_EEVTEDG_RISING	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_TC_EEVTEDG_RISING /;"	d
AT91C_TC_EEVTEDG_RISING	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_TC_EEVTEDG_RISING /;"	d
AT91C_TC_EEVTEDG_RISING	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_TC_EEVTEDG_RISING /;"	d
AT91C_TC_EEVTEDG_RISING	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_TC_EEVTEDG_RISING /;"	d
AT91C_TC_EEVTEDG_RISING	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_TC_EEVTEDG_RISING /;"	d
AT91C_TC_EEVTEDG_RISING	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_TC_EEVTEDG_RISING /;"	d
AT91C_TC_EEVT_BOTH	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_TC_EEVT_BOTH /;"	d
AT91C_TC_EEVT_BOTH	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_TC_EEVT_BOTH /;"	d
AT91C_TC_EEVT_FALLING	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_TC_EEVT_FALLING /;"	d
AT91C_TC_EEVT_FALLING	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_TC_EEVT_FALLING /;"	d
AT91C_TC_EEVT_NONE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_TC_EEVT_NONE /;"	d
AT91C_TC_EEVT_NONE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_TC_EEVT_NONE /;"	d
AT91C_TC_EEVT_RISING	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_TC_EEVT_RISING /;"	d
AT91C_TC_EEVT_RISING	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_TC_EEVT_RISING /;"	d
AT91C_TC_EEVT_TIOB	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_TC_EEVT_TIOB /;"	d
AT91C_TC_EEVT_TIOB	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_TC_EEVT_TIOB /;"	d
AT91C_TC_EEVT_TIOB	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_TC_EEVT_TIOB /;"	d
AT91C_TC_EEVT_TIOB	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_TC_EEVT_TIOB /;"	d
AT91C_TC_EEVT_TIOB	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_TC_EEVT_TIOB /;"	d
AT91C_TC_EEVT_TIOB	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_TC_EEVT_TIOB /;"	d
AT91C_TC_EEVT_XC0	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_TC_EEVT_XC0 /;"	d
AT91C_TC_EEVT_XC0	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_TC_EEVT_XC0 /;"	d
AT91C_TC_EEVT_XC0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_TC_EEVT_XC0 /;"	d
AT91C_TC_EEVT_XC0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_TC_EEVT_XC0 /;"	d
AT91C_TC_EEVT_XC0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_TC_EEVT_XC0 /;"	d
AT91C_TC_EEVT_XC0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_TC_EEVT_XC0 /;"	d
AT91C_TC_EEVT_XC1	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_TC_EEVT_XC1 /;"	d
AT91C_TC_EEVT_XC1	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_TC_EEVT_XC1 /;"	d
AT91C_TC_EEVT_XC1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_TC_EEVT_XC1 /;"	d
AT91C_TC_EEVT_XC1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_TC_EEVT_XC1 /;"	d
AT91C_TC_EEVT_XC1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_TC_EEVT_XC1 /;"	d
AT91C_TC_EEVT_XC1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_TC_EEVT_XC1 /;"	d
AT91C_TC_EEVT_XC2	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_TC_EEVT_XC2 /;"	d
AT91C_TC_EEVT_XC2	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_TC_EEVT_XC2 /;"	d
AT91C_TC_EEVT_XC2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_TC_EEVT_XC2 /;"	d
AT91C_TC_EEVT_XC2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_TC_EEVT_XC2 /;"	d
AT91C_TC_EEVT_XC2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_TC_EEVT_XC2 /;"	d
AT91C_TC_EEVT_XC2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_TC_EEVT_XC2 /;"	d
AT91C_TC_ENETRG	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_TC_ENETRG /;"	d
AT91C_TC_ENETRG	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_TC_ENETRG /;"	d
AT91C_TC_ENETRG	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_TC_ENETRG /;"	d
AT91C_TC_ENETRG	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_TC_ENETRG /;"	d
AT91C_TC_ENETRG	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_TC_ENETRG /;"	d
AT91C_TC_ENETRG	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_TC_ENETRG /;"	d
AT91C_TC_ENETRG	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_TC_ENETRG /;"	d
AT91C_TC_ENETRG	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_TC_ENETRG /;"	d
AT91C_TC_ETRCS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_TC_ETRCS /;"	d
AT91C_TC_ETRCS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_TC_ETRCS /;"	d
AT91C_TC_ETRGEDG	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_TC_ETRGEDG /;"	d
AT91C_TC_ETRGEDG	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_TC_ETRGEDG /;"	d
AT91C_TC_ETRGEDG	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_TC_ETRGEDG /;"	d
AT91C_TC_ETRGEDG	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_TC_ETRGEDG /;"	d
AT91C_TC_ETRGEDG	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_TC_ETRGEDG /;"	d
AT91C_TC_ETRGEDG	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_TC_ETRGEDG /;"	d
AT91C_TC_ETRGEDG	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_TC_ETRGEDG /;"	d
AT91C_TC_ETRGEDG	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_TC_ETRGEDG /;"	d
AT91C_TC_ETRGEDG_BOTH	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_TC_ETRGEDG_BOTH /;"	d
AT91C_TC_ETRGEDG_BOTH	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_TC_ETRGEDG_BOTH /;"	d
AT91C_TC_ETRGEDG_BOTH	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_TC_ETRGEDG_BOTH /;"	d
AT91C_TC_ETRGEDG_BOTH	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_TC_ETRGEDG_BOTH /;"	d
AT91C_TC_ETRGEDG_BOTH	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_TC_ETRGEDG_BOTH /;"	d
AT91C_TC_ETRGEDG_BOTH	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_TC_ETRGEDG_BOTH /;"	d
AT91C_TC_ETRGEDG_BOTH	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_TC_ETRGEDG_BOTH /;"	d
AT91C_TC_ETRGEDG_BOTH	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_TC_ETRGEDG_BOTH /;"	d
AT91C_TC_ETRGEDG_FALLING	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_TC_ETRGEDG_FALLING /;"	d
AT91C_TC_ETRGEDG_FALLING	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_TC_ETRGEDG_FALLING /;"	d
AT91C_TC_ETRGEDG_FALLING	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_TC_ETRGEDG_FALLING /;"	d
AT91C_TC_ETRGEDG_FALLING	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_TC_ETRGEDG_FALLING /;"	d
AT91C_TC_ETRGEDG_FALLING	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_TC_ETRGEDG_FALLING /;"	d
AT91C_TC_ETRGEDG_FALLING	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_TC_ETRGEDG_FALLING /;"	d
AT91C_TC_ETRGEDG_FALLING	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_TC_ETRGEDG_FALLING /;"	d
AT91C_TC_ETRGEDG_FALLING	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_TC_ETRGEDG_FALLING /;"	d
AT91C_TC_ETRGEDG_NONE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_TC_ETRGEDG_NONE /;"	d
AT91C_TC_ETRGEDG_NONE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_TC_ETRGEDG_NONE /;"	d
AT91C_TC_ETRGEDG_NONE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_TC_ETRGEDG_NONE /;"	d
AT91C_TC_ETRGEDG_NONE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_TC_ETRGEDG_NONE /;"	d
AT91C_TC_ETRGEDG_NONE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_TC_ETRGEDG_NONE /;"	d
AT91C_TC_ETRGEDG_NONE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_TC_ETRGEDG_NONE /;"	d
AT91C_TC_ETRGEDG_NONE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_TC_ETRGEDG_NONE /;"	d
AT91C_TC_ETRGEDG_NONE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_TC_ETRGEDG_NONE /;"	d
AT91C_TC_ETRGEDG_RISING	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_TC_ETRGEDG_RISING /;"	d
AT91C_TC_ETRGEDG_RISING	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_TC_ETRGEDG_RISING /;"	d
AT91C_TC_ETRGEDG_RISING	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_TC_ETRGEDG_RISING /;"	d
AT91C_TC_ETRGEDG_RISING	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_TC_ETRGEDG_RISING /;"	d
AT91C_TC_ETRGEDG_RISING	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_TC_ETRGEDG_RISING /;"	d
AT91C_TC_ETRGEDG_RISING	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_TC_ETRGEDG_RISING /;"	d
AT91C_TC_ETRGEDG_RISING	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_TC_ETRGEDG_RISING /;"	d
AT91C_TC_ETRGEDG_RISING	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_TC_ETRGEDG_RISING /;"	d
AT91C_TC_ETRGS	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_TC_ETRGS /;"	d
AT91C_TC_ETRGS	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_TC_ETRGS /;"	d
AT91C_TC_ETRGS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_TC_ETRGS /;"	d
AT91C_TC_ETRGS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_TC_ETRGS /;"	d
AT91C_TC_ETRGS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_TC_ETRGS /;"	d
AT91C_TC_ETRGS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_TC_ETRGS /;"	d
AT91C_TC_ETRGS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_TC_ETRGS /;"	d
AT91C_TC_ETRGS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_TC_ETRGS /;"	d
AT91C_TC_LDBDIS	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_TC_LDBDIS /;"	d
AT91C_TC_LDBDIS	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_TC_LDBDIS /;"	d
AT91C_TC_LDBDIS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_TC_LDBDIS /;"	d
AT91C_TC_LDBDIS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_TC_LDBDIS /;"	d
AT91C_TC_LDBDIS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_TC_LDBDIS /;"	d
AT91C_TC_LDBDIS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_TC_LDBDIS /;"	d
AT91C_TC_LDBDIS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_TC_LDBDIS /;"	d
AT91C_TC_LDBDIS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_TC_LDBDIS /;"	d
AT91C_TC_LDBSTOP	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_TC_LDBSTOP /;"	d
AT91C_TC_LDBSTOP	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_TC_LDBSTOP /;"	d
AT91C_TC_LDBSTOP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_TC_LDBSTOP /;"	d
AT91C_TC_LDBSTOP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_TC_LDBSTOP /;"	d
AT91C_TC_LDBSTOP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_TC_LDBSTOP /;"	d
AT91C_TC_LDBSTOP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_TC_LDBSTOP /;"	d
AT91C_TC_LDBSTOP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_TC_LDBSTOP /;"	d
AT91C_TC_LDBSTOP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_TC_LDBSTOP /;"	d
AT91C_TC_LDRA	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_TC_LDRA /;"	d
AT91C_TC_LDRA	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_TC_LDRA /;"	d
AT91C_TC_LDRA	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_TC_LDRA /;"	d
AT91C_TC_LDRA	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_TC_LDRA /;"	d
AT91C_TC_LDRA	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_TC_LDRA /;"	d
AT91C_TC_LDRA	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_TC_LDRA /;"	d
AT91C_TC_LDRA	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_TC_LDRA /;"	d
AT91C_TC_LDRA	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_TC_LDRA /;"	d
AT91C_TC_LDRAS	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_TC_LDRAS /;"	d
AT91C_TC_LDRAS	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_TC_LDRAS /;"	d
AT91C_TC_LDRAS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_TC_LDRAS /;"	d
AT91C_TC_LDRAS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_TC_LDRAS /;"	d
AT91C_TC_LDRAS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_TC_LDRAS /;"	d
AT91C_TC_LDRAS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_TC_LDRAS /;"	d
AT91C_TC_LDRAS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_TC_LDRAS /;"	d
AT91C_TC_LDRAS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_TC_LDRAS /;"	d
AT91C_TC_LDRA_BOTH	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_TC_LDRA_BOTH /;"	d
AT91C_TC_LDRA_BOTH	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_TC_LDRA_BOTH /;"	d
AT91C_TC_LDRA_BOTH	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_TC_LDRA_BOTH /;"	d
AT91C_TC_LDRA_BOTH	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_TC_LDRA_BOTH /;"	d
AT91C_TC_LDRA_BOTH	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_TC_LDRA_BOTH /;"	d
AT91C_TC_LDRA_BOTH	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_TC_LDRA_BOTH /;"	d
AT91C_TC_LDRA_BOTH	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_TC_LDRA_BOTH /;"	d
AT91C_TC_LDRA_BOTH	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_TC_LDRA_BOTH /;"	d
AT91C_TC_LDRA_FALLING	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_TC_LDRA_FALLING /;"	d
AT91C_TC_LDRA_FALLING	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_TC_LDRA_FALLING /;"	d
AT91C_TC_LDRA_FALLING	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_TC_LDRA_FALLING /;"	d
AT91C_TC_LDRA_FALLING	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_TC_LDRA_FALLING /;"	d
AT91C_TC_LDRA_FALLING	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_TC_LDRA_FALLING /;"	d
AT91C_TC_LDRA_FALLING	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_TC_LDRA_FALLING /;"	d
AT91C_TC_LDRA_FALLING	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_TC_LDRA_FALLING /;"	d
AT91C_TC_LDRA_FALLING	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_TC_LDRA_FALLING /;"	d
AT91C_TC_LDRA_NONE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_TC_LDRA_NONE /;"	d
AT91C_TC_LDRA_NONE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_TC_LDRA_NONE /;"	d
AT91C_TC_LDRA_NONE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_TC_LDRA_NONE /;"	d
AT91C_TC_LDRA_NONE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_TC_LDRA_NONE /;"	d
AT91C_TC_LDRA_NONE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_TC_LDRA_NONE /;"	d
AT91C_TC_LDRA_NONE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_TC_LDRA_NONE /;"	d
AT91C_TC_LDRA_NONE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_TC_LDRA_NONE /;"	d
AT91C_TC_LDRA_NONE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_TC_LDRA_NONE /;"	d
AT91C_TC_LDRA_RISING	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_TC_LDRA_RISING /;"	d
AT91C_TC_LDRA_RISING	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_TC_LDRA_RISING /;"	d
AT91C_TC_LDRA_RISING	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_TC_LDRA_RISING /;"	d
AT91C_TC_LDRA_RISING	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_TC_LDRA_RISING /;"	d
AT91C_TC_LDRA_RISING	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_TC_LDRA_RISING /;"	d
AT91C_TC_LDRA_RISING	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_TC_LDRA_RISING /;"	d
AT91C_TC_LDRA_RISING	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_TC_LDRA_RISING /;"	d
AT91C_TC_LDRA_RISING	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_TC_LDRA_RISING /;"	d
AT91C_TC_LDRB	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_TC_LDRB /;"	d
AT91C_TC_LDRB	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_TC_LDRB /;"	d
AT91C_TC_LDRB	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_TC_LDRB /;"	d
AT91C_TC_LDRB	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_TC_LDRB /;"	d
AT91C_TC_LDRB	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_TC_LDRB /;"	d
AT91C_TC_LDRB	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_TC_LDRB /;"	d
AT91C_TC_LDRB	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_TC_LDRB /;"	d
AT91C_TC_LDRB	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_TC_LDRB /;"	d
AT91C_TC_LDRBS	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_TC_LDRBS /;"	d
AT91C_TC_LDRBS	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_TC_LDRBS /;"	d
AT91C_TC_LDRBS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_TC_LDRBS /;"	d
AT91C_TC_LDRBS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_TC_LDRBS /;"	d
AT91C_TC_LDRBS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_TC_LDRBS /;"	d
AT91C_TC_LDRBS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_TC_LDRBS /;"	d
AT91C_TC_LDRBS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_TC_LDRBS /;"	d
AT91C_TC_LDRBS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_TC_LDRBS /;"	d
AT91C_TC_LDRB_BOTH	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_TC_LDRB_BOTH /;"	d
AT91C_TC_LDRB_BOTH	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_TC_LDRB_BOTH /;"	d
AT91C_TC_LDRB_BOTH	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_TC_LDRB_BOTH /;"	d
AT91C_TC_LDRB_BOTH	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_TC_LDRB_BOTH /;"	d
AT91C_TC_LDRB_BOTH	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_TC_LDRB_BOTH /;"	d
AT91C_TC_LDRB_BOTH	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_TC_LDRB_BOTH /;"	d
AT91C_TC_LDRB_BOTH	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_TC_LDRB_BOTH /;"	d
AT91C_TC_LDRB_BOTH	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_TC_LDRB_BOTH /;"	d
AT91C_TC_LDRB_FALLING	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_TC_LDRB_FALLING /;"	d
AT91C_TC_LDRB_FALLING	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_TC_LDRB_FALLING /;"	d
AT91C_TC_LDRB_FALLING	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_TC_LDRB_FALLING /;"	d
AT91C_TC_LDRB_FALLING	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_TC_LDRB_FALLING /;"	d
AT91C_TC_LDRB_FALLING	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_TC_LDRB_FALLING /;"	d
AT91C_TC_LDRB_FALLING	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_TC_LDRB_FALLING /;"	d
AT91C_TC_LDRB_FALLING	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_TC_LDRB_FALLING /;"	d
AT91C_TC_LDRB_FALLING	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_TC_LDRB_FALLING /;"	d
AT91C_TC_LDRB_NONE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_TC_LDRB_NONE /;"	d
AT91C_TC_LDRB_NONE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_TC_LDRB_NONE /;"	d
AT91C_TC_LDRB_NONE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_TC_LDRB_NONE /;"	d
AT91C_TC_LDRB_NONE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_TC_LDRB_NONE /;"	d
AT91C_TC_LDRB_NONE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_TC_LDRB_NONE /;"	d
AT91C_TC_LDRB_NONE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_TC_LDRB_NONE /;"	d
AT91C_TC_LDRB_NONE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_TC_LDRB_NONE /;"	d
AT91C_TC_LDRB_NONE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_TC_LDRB_NONE /;"	d
AT91C_TC_LDRB_RISING	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_TC_LDRB_RISING /;"	d
AT91C_TC_LDRB_RISING	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_TC_LDRB_RISING /;"	d
AT91C_TC_LDRB_RISING	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_TC_LDRB_RISING /;"	d
AT91C_TC_LDRB_RISING	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_TC_LDRB_RISING /;"	d
AT91C_TC_LDRB_RISING	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_TC_LDRB_RISING /;"	d
AT91C_TC_LDRB_RISING	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_TC_LDRB_RISING /;"	d
AT91C_TC_LDRB_RISING	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_TC_LDRB_RISING /;"	d
AT91C_TC_LDRB_RISING	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_TC_LDRB_RISING /;"	d
AT91C_TC_LOVRS	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_TC_LOVRS /;"	d
AT91C_TC_LOVRS	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_TC_LOVRS /;"	d
AT91C_TC_LOVRS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_TC_LOVRS /;"	d
AT91C_TC_LOVRS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_TC_LOVRS /;"	d
AT91C_TC_LOVRS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_TC_LOVRS /;"	d
AT91C_TC_LOVRS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_TC_LOVRS /;"	d
AT91C_TC_LOVRS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_TC_LOVRS /;"	d
AT91C_TC_LOVRS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_TC_LOVRS /;"	d
AT91C_TC_MTIOA	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_TC_MTIOA /;"	d
AT91C_TC_MTIOA	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_TC_MTIOA /;"	d
AT91C_TC_MTIOA	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_TC_MTIOA /;"	d
AT91C_TC_MTIOA	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_TC_MTIOA /;"	d
AT91C_TC_MTIOA	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_TC_MTIOA /;"	d
AT91C_TC_MTIOA	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_TC_MTIOA /;"	d
AT91C_TC_MTIOA	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_TC_MTIOA /;"	d
AT91C_TC_MTIOA	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_TC_MTIOA /;"	d
AT91C_TC_MTIOB	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_TC_MTIOB /;"	d
AT91C_TC_MTIOB	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_TC_MTIOB /;"	d
AT91C_TC_MTIOB	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_TC_MTIOB /;"	d
AT91C_TC_MTIOB	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_TC_MTIOB /;"	d
AT91C_TC_MTIOB	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_TC_MTIOB /;"	d
AT91C_TC_MTIOB	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_TC_MTIOB /;"	d
AT91C_TC_MTIOB	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_TC_MTIOB /;"	d
AT91C_TC_MTIOB	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_TC_MTIOB /;"	d
AT91C_TC_SWTRG	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_TC_SWTRG /;"	d
AT91C_TC_SWTRG	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_TC_SWTRG /;"	d
AT91C_TC_SWTRG	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_TC_SWTRG /;"	d
AT91C_TC_SWTRG	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_TC_SWTRG /;"	d
AT91C_TC_SWTRG	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_TC_SWTRG /;"	d
AT91C_TC_SWTRG	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_TC_SWTRG /;"	d
AT91C_TC_SWTRG	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_TC_SWTRG /;"	d
AT91C_TC_SWTRG	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_TC_SWTRG /;"	d
AT91C_TC_WAVE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_TC_WAVE /;"	d
AT91C_TC_WAVE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_TC_WAVE /;"	d
AT91C_TC_WAVE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_TC_WAVE /;"	d
AT91C_TC_WAVE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_TC_WAVE /;"	d
AT91C_TC_WAVE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_TC_WAVE /;"	d
AT91C_TC_WAVE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_TC_WAVE /;"	d
AT91C_TC_WAVE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_TC_WAVE /;"	d
AT91C_TC_WAVE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_TC_WAVE /;"	d
AT91C_TC_WAVESEL	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_TC_WAVESEL /;"	d
AT91C_TC_WAVESEL	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_TC_WAVESEL /;"	d
AT91C_TC_WAVESEL	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_TC_WAVESEL /;"	d
AT91C_TC_WAVESEL	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_TC_WAVESEL /;"	d
AT91C_TC_WAVESEL	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_TC_WAVESEL /;"	d
AT91C_TC_WAVESEL	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_TC_WAVESEL /;"	d
AT91C_TC_WAVESEL	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_TC_WAVESEL /;"	d
AT91C_TC_WAVESEL	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_TC_WAVESEL /;"	d
AT91C_TC_WAVESEL_UP	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_TC_WAVESEL_UP /;"	d
AT91C_TC_WAVESEL_UP	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_TC_WAVESEL_UP /;"	d
AT91C_TC_WAVESEL_UP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_TC_WAVESEL_UP /;"	d
AT91C_TC_WAVESEL_UP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_TC_WAVESEL_UP /;"	d
AT91C_TC_WAVESEL_UP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_TC_WAVESEL_UP /;"	d
AT91C_TC_WAVESEL_UP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_TC_WAVESEL_UP /;"	d
AT91C_TC_WAVESEL_UP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_TC_WAVESEL_UP /;"	d
AT91C_TC_WAVESEL_UP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_TC_WAVESEL_UP /;"	d
AT91C_TC_WAVESEL_UPDOWN	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_TC_WAVESEL_UPDOWN /;"	d
AT91C_TC_WAVESEL_UPDOWN	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_TC_WAVESEL_UPDOWN /;"	d
AT91C_TC_WAVESEL_UPDOWN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_TC_WAVESEL_UPDOWN /;"	d
AT91C_TC_WAVESEL_UPDOWN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_TC_WAVESEL_UPDOWN /;"	d
AT91C_TC_WAVESEL_UPDOWN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_TC_WAVESEL_UPDOWN /;"	d
AT91C_TC_WAVESEL_UPDOWN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_TC_WAVESEL_UPDOWN /;"	d
AT91C_TC_WAVESEL_UPDOWN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_TC_WAVESEL_UPDOWN /;"	d
AT91C_TC_WAVESEL_UPDOWN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_TC_WAVESEL_UPDOWN /;"	d
AT91C_TC_WAVESEL_UPDOWN_AUTO	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_TC_WAVESEL_UPDOWN_AUTO /;"	d
AT91C_TC_WAVESEL_UPDOWN_AUTO	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_TC_WAVESEL_UPDOWN_AUTO /;"	d
AT91C_TC_WAVESEL_UPDOWN_AUTO	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_TC_WAVESEL_UPDOWN_AUTO /;"	d
AT91C_TC_WAVESEL_UPDOWN_AUTO	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_TC_WAVESEL_UPDOWN_AUTO /;"	d
AT91C_TC_WAVESEL_UPDOWN_AUTO	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_TC_WAVESEL_UPDOWN_AUTO /;"	d
AT91C_TC_WAVESEL_UPDOWN_AUTO	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_TC_WAVESEL_UPDOWN_AUTO /;"	d
AT91C_TC_WAVESEL_UPDOWN_AUTO	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_TC_WAVESEL_UPDOWN_AUTO /;"	d
AT91C_TC_WAVESEL_UPDOWN_AUTO	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_TC_WAVESEL_UPDOWN_AUTO /;"	d
AT91C_TC_WAVESEL_UP_AUTO	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_TC_WAVESEL_UP_AUTO /;"	d
AT91C_TC_WAVESEL_UP_AUTO	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_TC_WAVESEL_UP_AUTO /;"	d
AT91C_TC_WAVESEL_UP_AUTO	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_TC_WAVESEL_UP_AUTO /;"	d
AT91C_TC_WAVESEL_UP_AUTO	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_TC_WAVESEL_UP_AUTO /;"	d
AT91C_TC_WAVESEL_UP_AUTO	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_TC_WAVESEL_UP_AUTO /;"	d
AT91C_TC_WAVESEL_UP_AUTO	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_TC_WAVESEL_UP_AUTO /;"	d
AT91C_TC_WAVESEL_UP_AUTO	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_TC_WAVESEL_UP_AUTO /;"	d
AT91C_TC_WAVESEL_UP_AUTO	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_TC_WAVESEL_UP_AUTO /;"	d
AT91C_TDES_CFBS	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_TDES_CFBS /;"	d
AT91C_TDES_CFBS	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_TDES_CFBS /;"	d
AT91C_TDES_CFBS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_TDES_CFBS /;"	d
AT91C_TDES_CFBS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_TDES_CFBS /;"	d
AT91C_TDES_CFBS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_TDES_CFBS /;"	d
AT91C_TDES_CFBS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_TDES_CFBS /;"	d
AT91C_TDES_CFBS_16_BIT	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_TDES_CFBS_16_BIT /;"	d
AT91C_TDES_CFBS_16_BIT	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_TDES_CFBS_16_BIT /;"	d
AT91C_TDES_CFBS_16_BIT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_TDES_CFBS_16_BIT /;"	d
AT91C_TDES_CFBS_16_BIT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_TDES_CFBS_16_BIT /;"	d
AT91C_TDES_CFBS_16_BIT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_TDES_CFBS_16_BIT /;"	d
AT91C_TDES_CFBS_16_BIT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_TDES_CFBS_16_BIT /;"	d
AT91C_TDES_CFBS_32_BIT	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_TDES_CFBS_32_BIT /;"	d
AT91C_TDES_CFBS_32_BIT	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_TDES_CFBS_32_BIT /;"	d
AT91C_TDES_CFBS_32_BIT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_TDES_CFBS_32_BIT /;"	d
AT91C_TDES_CFBS_32_BIT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_TDES_CFBS_32_BIT /;"	d
AT91C_TDES_CFBS_32_BIT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_TDES_CFBS_32_BIT /;"	d
AT91C_TDES_CFBS_32_BIT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_TDES_CFBS_32_BIT /;"	d
AT91C_TDES_CFBS_64_BIT	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_TDES_CFBS_64_BIT /;"	d
AT91C_TDES_CFBS_64_BIT	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_TDES_CFBS_64_BIT /;"	d
AT91C_TDES_CFBS_64_BIT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_TDES_CFBS_64_BIT /;"	d
AT91C_TDES_CFBS_64_BIT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_TDES_CFBS_64_BIT /;"	d
AT91C_TDES_CFBS_64_BIT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_TDES_CFBS_64_BIT /;"	d
AT91C_TDES_CFBS_64_BIT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_TDES_CFBS_64_BIT /;"	d
AT91C_TDES_CFBS_8_BIT	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_TDES_CFBS_8_BIT /;"	d
AT91C_TDES_CFBS_8_BIT	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_TDES_CFBS_8_BIT /;"	d
AT91C_TDES_CFBS_8_BIT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_TDES_CFBS_8_BIT /;"	d
AT91C_TDES_CFBS_8_BIT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_TDES_CFBS_8_BIT /;"	d
AT91C_TDES_CFBS_8_BIT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_TDES_CFBS_8_BIT /;"	d
AT91C_TDES_CFBS_8_BIT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_TDES_CFBS_8_BIT /;"	d
AT91C_TDES_CIPHER	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_TDES_CIPHER /;"	d
AT91C_TDES_CIPHER	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_TDES_CIPHER /;"	d
AT91C_TDES_CIPHER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_TDES_CIPHER /;"	d
AT91C_TDES_CIPHER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_TDES_CIPHER /;"	d
AT91C_TDES_CIPHER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_TDES_CIPHER /;"	d
AT91C_TDES_CIPHER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_TDES_CIPHER /;"	d
AT91C_TDES_CR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_TDES_CR /;"	d
AT91C_TDES_CR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_TDES_CR /;"	d
AT91C_TDES_CR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_TDES_CR /;"	d
AT91C_TDES_CR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_TDES_CR /;"	d
AT91C_TDES_CR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_TDES_CR /;"	d
AT91C_TDES_CR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_TDES_CR /;"	d
AT91C_TDES_DATRDY	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_TDES_DATRDY /;"	d
AT91C_TDES_DATRDY	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_TDES_DATRDY /;"	d
AT91C_TDES_DATRDY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_TDES_DATRDY /;"	d
AT91C_TDES_DATRDY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_TDES_DATRDY /;"	d
AT91C_TDES_DATRDY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_TDES_DATRDY /;"	d
AT91C_TDES_DATRDY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_TDES_DATRDY /;"	d
AT91C_TDES_ENDRX	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_TDES_ENDRX /;"	d
AT91C_TDES_ENDRX	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_TDES_ENDRX /;"	d
AT91C_TDES_ENDRX	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_TDES_ENDRX /;"	d
AT91C_TDES_ENDRX	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_TDES_ENDRX /;"	d
AT91C_TDES_ENDRX	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_TDES_ENDRX /;"	d
AT91C_TDES_ENDRX	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_TDES_ENDRX /;"	d
AT91C_TDES_ENDTX	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_TDES_ENDTX /;"	d
AT91C_TDES_ENDTX	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_TDES_ENDTX /;"	d
AT91C_TDES_ENDTX	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_TDES_ENDTX /;"	d
AT91C_TDES_ENDTX	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_TDES_ENDTX /;"	d
AT91C_TDES_ENDTX	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_TDES_ENDTX /;"	d
AT91C_TDES_ENDTX	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_TDES_ENDTX /;"	d
AT91C_TDES_IDATAxR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_TDES_IDATAxR /;"	d
AT91C_TDES_IDATAxR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_TDES_IDATAxR /;"	d
AT91C_TDES_IDATAxR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_TDES_IDATAxR /;"	d
AT91C_TDES_IDATAxR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_TDES_IDATAxR /;"	d
AT91C_TDES_IDATAxR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_TDES_IDATAxR /;"	d
AT91C_TDES_IDATAxR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_TDES_IDATAxR /;"	d
AT91C_TDES_IDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_TDES_IDR /;"	d
AT91C_TDES_IDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_TDES_IDR /;"	d
AT91C_TDES_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_TDES_IDR /;"	d
AT91C_TDES_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_TDES_IDR /;"	d
AT91C_TDES_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_TDES_IDR /;"	d
AT91C_TDES_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_TDES_IDR /;"	d
AT91C_TDES_IER	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_TDES_IER /;"	d
AT91C_TDES_IER	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_TDES_IER /;"	d
AT91C_TDES_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_TDES_IER /;"	d
AT91C_TDES_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_TDES_IER /;"	d
AT91C_TDES_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_TDES_IER /;"	d
AT91C_TDES_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_TDES_IER /;"	d
AT91C_TDES_IMR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_TDES_IMR /;"	d
AT91C_TDES_IMR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_TDES_IMR /;"	d
AT91C_TDES_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_TDES_IMR /;"	d
AT91C_TDES_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_TDES_IMR /;"	d
AT91C_TDES_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_TDES_IMR /;"	d
AT91C_TDES_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_TDES_IMR /;"	d
AT91C_TDES_ISR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_TDES_ISR /;"	d
AT91C_TDES_ISR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_TDES_ISR /;"	d
AT91C_TDES_ISR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_TDES_ISR /;"	d
AT91C_TDES_ISR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_TDES_ISR /;"	d
AT91C_TDES_ISR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_TDES_ISR /;"	d
AT91C_TDES_ISR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_TDES_ISR /;"	d
AT91C_TDES_IVxR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_TDES_IVxR /;"	d
AT91C_TDES_IVxR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_TDES_IVxR /;"	d
AT91C_TDES_IVxR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_TDES_IVxR /;"	d
AT91C_TDES_IVxR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_TDES_IVxR /;"	d
AT91C_TDES_IVxR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_TDES_IVxR /;"	d
AT91C_TDES_IVxR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_TDES_IVxR /;"	d
AT91C_TDES_KEY1WxR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_TDES_KEY1WxR /;"	d
AT91C_TDES_KEY1WxR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_TDES_KEY1WxR /;"	d
AT91C_TDES_KEY1WxR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_TDES_KEY1WxR /;"	d
AT91C_TDES_KEY1WxR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_TDES_KEY1WxR /;"	d
AT91C_TDES_KEY1WxR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_TDES_KEY1WxR /;"	d
AT91C_TDES_KEY1WxR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_TDES_KEY1WxR /;"	d
AT91C_TDES_KEY2WxR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_TDES_KEY2WxR /;"	d
AT91C_TDES_KEY2WxR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_TDES_KEY2WxR /;"	d
AT91C_TDES_KEY2WxR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_TDES_KEY2WxR /;"	d
AT91C_TDES_KEY2WxR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_TDES_KEY2WxR /;"	d
AT91C_TDES_KEY2WxR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_TDES_KEY2WxR /;"	d
AT91C_TDES_KEY2WxR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_TDES_KEY2WxR /;"	d
AT91C_TDES_KEY3WxR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_TDES_KEY3WxR /;"	d
AT91C_TDES_KEY3WxR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_TDES_KEY3WxR /;"	d
AT91C_TDES_KEY3WxR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_TDES_KEY3WxR /;"	d
AT91C_TDES_KEY3WxR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_TDES_KEY3WxR /;"	d
AT91C_TDES_KEY3WxR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_TDES_KEY3WxR /;"	d
AT91C_TDES_KEY3WxR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_TDES_KEY3WxR /;"	d
AT91C_TDES_KEYMOD	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_TDES_KEYMOD /;"	d
AT91C_TDES_KEYMOD	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_TDES_KEYMOD /;"	d
AT91C_TDES_KEYMOD	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_TDES_KEYMOD /;"	d
AT91C_TDES_KEYMOD	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_TDES_KEYMOD /;"	d
AT91C_TDES_KEYMOD	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_TDES_KEYMOD /;"	d
AT91C_TDES_KEYMOD	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_TDES_KEYMOD /;"	d
AT91C_TDES_LOD	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_TDES_LOD /;"	d
AT91C_TDES_LOD	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_TDES_LOD /;"	d
AT91C_TDES_LOD	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_TDES_LOD /;"	d
AT91C_TDES_LOD	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_TDES_LOD /;"	d
AT91C_TDES_LOD	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_TDES_LOD /;"	d
AT91C_TDES_LOD	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_TDES_LOD /;"	d
AT91C_TDES_MR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_TDES_MR /;"	d
AT91C_TDES_MR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_TDES_MR /;"	d
AT91C_TDES_MR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_TDES_MR /;"	d
AT91C_TDES_MR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_TDES_MR /;"	d
AT91C_TDES_MR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_TDES_MR /;"	d
AT91C_TDES_MR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_TDES_MR /;"	d
AT91C_TDES_ODATAxR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_TDES_ODATAxR /;"	d
AT91C_TDES_ODATAxR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_TDES_ODATAxR /;"	d
AT91C_TDES_ODATAxR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_TDES_ODATAxR /;"	d
AT91C_TDES_ODATAxR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_TDES_ODATAxR /;"	d
AT91C_TDES_ODATAxR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_TDES_ODATAxR /;"	d
AT91C_TDES_ODATAxR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_TDES_ODATAxR /;"	d
AT91C_TDES_OPMOD	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_TDES_OPMOD /;"	d
AT91C_TDES_OPMOD	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_TDES_OPMOD /;"	d
AT91C_TDES_OPMOD	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_TDES_OPMOD /;"	d
AT91C_TDES_OPMOD	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_TDES_OPMOD /;"	d
AT91C_TDES_OPMOD	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_TDES_OPMOD /;"	d
AT91C_TDES_OPMOD	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_TDES_OPMOD /;"	d
AT91C_TDES_OPMOD_CBC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_TDES_OPMOD_CBC /;"	d
AT91C_TDES_OPMOD_CBC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_TDES_OPMOD_CBC /;"	d
AT91C_TDES_OPMOD_CBC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_TDES_OPMOD_CBC /;"	d
AT91C_TDES_OPMOD_CBC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_TDES_OPMOD_CBC /;"	d
AT91C_TDES_OPMOD_CBC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_TDES_OPMOD_CBC /;"	d
AT91C_TDES_OPMOD_CBC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_TDES_OPMOD_CBC /;"	d
AT91C_TDES_OPMOD_CFB	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_TDES_OPMOD_CFB /;"	d
AT91C_TDES_OPMOD_CFB	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_TDES_OPMOD_CFB /;"	d
AT91C_TDES_OPMOD_CFB	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_TDES_OPMOD_CFB /;"	d
AT91C_TDES_OPMOD_CFB	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_TDES_OPMOD_CFB /;"	d
AT91C_TDES_OPMOD_CFB	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_TDES_OPMOD_CFB /;"	d
AT91C_TDES_OPMOD_CFB	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_TDES_OPMOD_CFB /;"	d
AT91C_TDES_OPMOD_ECB	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_TDES_OPMOD_ECB /;"	d
AT91C_TDES_OPMOD_ECB	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_TDES_OPMOD_ECB /;"	d
AT91C_TDES_OPMOD_ECB	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_TDES_OPMOD_ECB /;"	d
AT91C_TDES_OPMOD_ECB	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_TDES_OPMOD_ECB /;"	d
AT91C_TDES_OPMOD_ECB	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_TDES_OPMOD_ECB /;"	d
AT91C_TDES_OPMOD_ECB	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_TDES_OPMOD_ECB /;"	d
AT91C_TDES_OPMOD_OFB	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_TDES_OPMOD_OFB /;"	d
AT91C_TDES_OPMOD_OFB	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_TDES_OPMOD_OFB /;"	d
AT91C_TDES_OPMOD_OFB	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_TDES_OPMOD_OFB /;"	d
AT91C_TDES_OPMOD_OFB	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_TDES_OPMOD_OFB /;"	d
AT91C_TDES_OPMOD_OFB	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_TDES_OPMOD_OFB /;"	d
AT91C_TDES_OPMOD_OFB	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_TDES_OPMOD_OFB /;"	d
AT91C_TDES_PTCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_TDES_PTCR /;"	d
AT91C_TDES_PTCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_TDES_PTCR /;"	d
AT91C_TDES_PTCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_TDES_PTCR /;"	d
AT91C_TDES_PTCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_TDES_PTCR /;"	d
AT91C_TDES_PTCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_TDES_PTCR /;"	d
AT91C_TDES_PTCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_TDES_PTCR /;"	d
AT91C_TDES_PTSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_TDES_PTSR /;"	d
AT91C_TDES_PTSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_TDES_PTSR /;"	d
AT91C_TDES_PTSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_TDES_PTSR /;"	d
AT91C_TDES_PTSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_TDES_PTSR /;"	d
AT91C_TDES_PTSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_TDES_PTSR /;"	d
AT91C_TDES_PTSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_TDES_PTSR /;"	d
AT91C_TDES_RCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_TDES_RCR /;"	d
AT91C_TDES_RCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_TDES_RCR /;"	d
AT91C_TDES_RCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_TDES_RCR /;"	d
AT91C_TDES_RCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_TDES_RCR /;"	d
AT91C_TDES_RCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_TDES_RCR /;"	d
AT91C_TDES_RCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_TDES_RCR /;"	d
AT91C_TDES_RNCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_TDES_RNCR /;"	d
AT91C_TDES_RNCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_TDES_RNCR /;"	d
AT91C_TDES_RNCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_TDES_RNCR /;"	d
AT91C_TDES_RNCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_TDES_RNCR /;"	d
AT91C_TDES_RNCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_TDES_RNCR /;"	d
AT91C_TDES_RNCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_TDES_RNCR /;"	d
AT91C_TDES_RNPR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_TDES_RNPR /;"	d
AT91C_TDES_RNPR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_TDES_RNPR /;"	d
AT91C_TDES_RNPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_TDES_RNPR /;"	d
AT91C_TDES_RNPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_TDES_RNPR /;"	d
AT91C_TDES_RNPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_TDES_RNPR /;"	d
AT91C_TDES_RNPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_TDES_RNPR /;"	d
AT91C_TDES_RPR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_TDES_RPR /;"	d
AT91C_TDES_RPR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_TDES_RPR /;"	d
AT91C_TDES_RPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_TDES_RPR /;"	d
AT91C_TDES_RPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_TDES_RPR /;"	d
AT91C_TDES_RPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_TDES_RPR /;"	d
AT91C_TDES_RPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_TDES_RPR /;"	d
AT91C_TDES_RXBUFF	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_TDES_RXBUFF /;"	d
AT91C_TDES_RXBUFF	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_TDES_RXBUFF /;"	d
AT91C_TDES_RXBUFF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_TDES_RXBUFF /;"	d
AT91C_TDES_RXBUFF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_TDES_RXBUFF /;"	d
AT91C_TDES_RXBUFF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_TDES_RXBUFF /;"	d
AT91C_TDES_RXBUFF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_TDES_RXBUFF /;"	d
AT91C_TDES_SMOD	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_TDES_SMOD /;"	d
AT91C_TDES_SMOD	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_TDES_SMOD /;"	d
AT91C_TDES_SMOD	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_TDES_SMOD /;"	d
AT91C_TDES_SMOD	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_TDES_SMOD /;"	d
AT91C_TDES_SMOD	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_TDES_SMOD /;"	d
AT91C_TDES_SMOD	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_TDES_SMOD /;"	d
AT91C_TDES_SMOD_AUTO	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_TDES_SMOD_AUTO /;"	d
AT91C_TDES_SMOD_AUTO	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_TDES_SMOD_AUTO /;"	d
AT91C_TDES_SMOD_AUTO	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_TDES_SMOD_AUTO /;"	d
AT91C_TDES_SMOD_AUTO	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_TDES_SMOD_AUTO /;"	d
AT91C_TDES_SMOD_AUTO	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_TDES_SMOD_AUTO /;"	d
AT91C_TDES_SMOD_AUTO	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_TDES_SMOD_AUTO /;"	d
AT91C_TDES_SMOD_MANUAL	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_TDES_SMOD_MANUAL /;"	d
AT91C_TDES_SMOD_MANUAL	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_TDES_SMOD_MANUAL /;"	d
AT91C_TDES_SMOD_MANUAL	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_TDES_SMOD_MANUAL /;"	d
AT91C_TDES_SMOD_MANUAL	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_TDES_SMOD_MANUAL /;"	d
AT91C_TDES_SMOD_MANUAL	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_TDES_SMOD_MANUAL /;"	d
AT91C_TDES_SMOD_MANUAL	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_TDES_SMOD_MANUAL /;"	d
AT91C_TDES_SMOD_PDC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_TDES_SMOD_PDC /;"	d
AT91C_TDES_SMOD_PDC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_TDES_SMOD_PDC /;"	d
AT91C_TDES_SMOD_PDC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_TDES_SMOD_PDC /;"	d
AT91C_TDES_SMOD_PDC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_TDES_SMOD_PDC /;"	d
AT91C_TDES_SMOD_PDC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_TDES_SMOD_PDC /;"	d
AT91C_TDES_SMOD_PDC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_TDES_SMOD_PDC /;"	d
AT91C_TDES_START	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_TDES_START /;"	d
AT91C_TDES_START	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_TDES_START /;"	d
AT91C_TDES_START	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_TDES_START /;"	d
AT91C_TDES_START	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_TDES_START /;"	d
AT91C_TDES_START	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_TDES_START /;"	d
AT91C_TDES_START	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_TDES_START /;"	d
AT91C_TDES_SWRST	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_TDES_SWRST /;"	d
AT91C_TDES_SWRST	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_TDES_SWRST /;"	d
AT91C_TDES_SWRST	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_TDES_SWRST /;"	d
AT91C_TDES_SWRST	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_TDES_SWRST /;"	d
AT91C_TDES_SWRST	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_TDES_SWRST /;"	d
AT91C_TDES_SWRST	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_TDES_SWRST /;"	d
AT91C_TDES_TCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_TDES_TCR /;"	d
AT91C_TDES_TCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_TDES_TCR /;"	d
AT91C_TDES_TCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_TDES_TCR /;"	d
AT91C_TDES_TCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_TDES_TCR /;"	d
AT91C_TDES_TCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_TDES_TCR /;"	d
AT91C_TDES_TCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_TDES_TCR /;"	d
AT91C_TDES_TDESMOD	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_TDES_TDESMOD /;"	d
AT91C_TDES_TDESMOD	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_TDES_TDESMOD /;"	d
AT91C_TDES_TDESMOD	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_TDES_TDESMOD /;"	d
AT91C_TDES_TDESMOD	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_TDES_TDESMOD /;"	d
AT91C_TDES_TDESMOD	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_TDES_TDESMOD /;"	d
AT91C_TDES_TDESMOD	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_TDES_TDESMOD /;"	d
AT91C_TDES_TNCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_TDES_TNCR /;"	d
AT91C_TDES_TNCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_TDES_TNCR /;"	d
AT91C_TDES_TNCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_TDES_TNCR /;"	d
AT91C_TDES_TNCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_TDES_TNCR /;"	d
AT91C_TDES_TNCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_TDES_TNCR /;"	d
AT91C_TDES_TNCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_TDES_TNCR /;"	d
AT91C_TDES_TNPR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_TDES_TNPR /;"	d
AT91C_TDES_TNPR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_TDES_TNPR /;"	d
AT91C_TDES_TNPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_TDES_TNPR /;"	d
AT91C_TDES_TNPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_TDES_TNPR /;"	d
AT91C_TDES_TNPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_TDES_TNPR /;"	d
AT91C_TDES_TNPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_TDES_TNPR /;"	d
AT91C_TDES_TPR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_TDES_TPR /;"	d
AT91C_TDES_TPR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_TDES_TPR /;"	d
AT91C_TDES_TPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_TDES_TPR /;"	d
AT91C_TDES_TPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_TDES_TPR /;"	d
AT91C_TDES_TPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_TDES_TPR /;"	d
AT91C_TDES_TPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_TDES_TPR /;"	d
AT91C_TDES_TXBUFE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_TDES_TXBUFE /;"	d
AT91C_TDES_TXBUFE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_TDES_TXBUFE /;"	d
AT91C_TDES_TXBUFE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_TDES_TXBUFE /;"	d
AT91C_TDES_TXBUFE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_TDES_TXBUFE /;"	d
AT91C_TDES_TXBUFE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_TDES_TXBUFE /;"	d
AT91C_TDES_TXBUFE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_TDES_TXBUFE /;"	d
AT91C_TDES_URAD	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_TDES_URAD /;"	d
AT91C_TDES_URAD	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_TDES_URAD /;"	d
AT91C_TDES_URAD	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_TDES_URAD /;"	d
AT91C_TDES_URAD	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_TDES_URAD /;"	d
AT91C_TDES_URAD	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_TDES_URAD /;"	d
AT91C_TDES_URAD	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_TDES_URAD /;"	d
AT91C_TDES_URAT	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_TDES_URAT /;"	d
AT91C_TDES_URAT	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_TDES_URAT /;"	d
AT91C_TDES_URAT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_TDES_URAT /;"	d
AT91C_TDES_URAT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_TDES_URAT /;"	d
AT91C_TDES_URAT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_TDES_URAT /;"	d
AT91C_TDES_URAT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_TDES_URAT /;"	d
AT91C_TDES_URAT_IN_DAT_WRITE_DATPROC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_TDES_URAT_IN_DAT_WRITE_DATPROC /;"	d
AT91C_TDES_URAT_IN_DAT_WRITE_DATPROC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_TDES_URAT_IN_DAT_WRITE_DATPROC /;"	d
AT91C_TDES_URAT_IN_DAT_WRITE_DATPROC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_TDES_URAT_IN_DAT_WRITE_DATPROC /;"	d
AT91C_TDES_URAT_IN_DAT_WRITE_DATPROC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_TDES_URAT_IN_DAT_WRITE_DATPROC /;"	d
AT91C_TDES_URAT_IN_DAT_WRITE_DATPROC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_TDES_URAT_IN_DAT_WRITE_DATPROC /;"	d
AT91C_TDES_URAT_IN_DAT_WRITE_DATPROC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_TDES_URAT_IN_DAT_WRITE_DATPROC /;"	d
AT91C_TDES_URAT_MODEREG_WRITE_DATPROC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_TDES_URAT_MODEREG_WRITE_DATPROC /;"	d
AT91C_TDES_URAT_MODEREG_WRITE_DATPROC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_TDES_URAT_MODEREG_WRITE_DATPROC /;"	d
AT91C_TDES_URAT_MODEREG_WRITE_DATPROC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_TDES_URAT_MODEREG_WRITE_DATPROC /;"	d
AT91C_TDES_URAT_MODEREG_WRITE_DATPROC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_TDES_URAT_MODEREG_WRITE_DATPROC /;"	d
AT91C_TDES_URAT_MODEREG_WRITE_DATPROC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_TDES_URAT_MODEREG_WRITE_DATPROC /;"	d
AT91C_TDES_URAT_MODEREG_WRITE_DATPROC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_TDES_URAT_MODEREG_WRITE_DATPROC /;"	d
AT91C_TDES_URAT_OUT_DAT_READ_DATPROC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_TDES_URAT_OUT_DAT_READ_DATPROC /;"	d
AT91C_TDES_URAT_OUT_DAT_READ_DATPROC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_TDES_URAT_OUT_DAT_READ_DATPROC /;"	d
AT91C_TDES_URAT_OUT_DAT_READ_DATPROC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_TDES_URAT_OUT_DAT_READ_DATPROC /;"	d
AT91C_TDES_URAT_OUT_DAT_READ_DATPROC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_TDES_URAT_OUT_DAT_READ_DATPROC /;"	d
AT91C_TDES_URAT_OUT_DAT_READ_DATPROC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_TDES_URAT_OUT_DAT_READ_DATPROC /;"	d
AT91C_TDES_URAT_OUT_DAT_READ_DATPROC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_TDES_URAT_OUT_DAT_READ_DATPROC /;"	d
AT91C_TDES_URAT_WO_REG_READ	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_TDES_URAT_WO_REG_READ /;"	d
AT91C_TDES_URAT_WO_REG_READ	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_TDES_URAT_WO_REG_READ /;"	d
AT91C_TDES_URAT_WO_REG_READ	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_TDES_URAT_WO_REG_READ /;"	d
AT91C_TDES_URAT_WO_REG_READ	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_TDES_URAT_WO_REG_READ /;"	d
AT91C_TDES_URAT_WO_REG_READ	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_TDES_URAT_WO_REG_READ /;"	d
AT91C_TDES_URAT_WO_REG_READ	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_TDES_URAT_WO_REG_READ /;"	d
AT91C_TDES_VR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_TDES_VR /;"	d
AT91C_TDES_VR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_TDES_VR /;"	d
AT91C_TDES_VR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_TDES_VR /;"	d
AT91C_TDES_VR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_TDES_VR /;"	d
AT91C_TDES_VR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_TDES_VR /;"	d
AT91C_TDES_VR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_TDES_VR /;"	d
AT91C_TWI_ARBLST	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_TWI_ARBLST /;"	d
AT91C_TWI_ARBLST	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_TWI_ARBLST /;"	d
AT91C_TWI_CHDIV	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_TWI_CHDIV /;"	d
AT91C_TWI_CHDIV	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_TWI_CHDIV /;"	d
AT91C_TWI_CHDIV	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_TWI_CHDIV /;"	d
AT91C_TWI_CHDIV	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_TWI_CHDIV /;"	d
AT91C_TWI_CHDIV	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_TWI_CHDIV /;"	d
AT91C_TWI_CHDIV	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_TWI_CHDIV /;"	d
AT91C_TWI_CHDIV	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_TWI_CHDIV /;"	d
AT91C_TWI_CHDIV	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_TWI_CHDIV /;"	d
AT91C_TWI_CKDIV	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_TWI_CKDIV /;"	d
AT91C_TWI_CKDIV	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_TWI_CKDIV /;"	d
AT91C_TWI_CKDIV	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_TWI_CKDIV /;"	d
AT91C_TWI_CKDIV	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_TWI_CKDIV /;"	d
AT91C_TWI_CKDIV	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_TWI_CKDIV /;"	d
AT91C_TWI_CKDIV	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_TWI_CKDIV /;"	d
AT91C_TWI_CKDIV	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_TWI_CKDIV /;"	d
AT91C_TWI_CKDIV	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_TWI_CKDIV /;"	d
AT91C_TWI_CLDIV	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_TWI_CLDIV /;"	d
AT91C_TWI_CLDIV	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_TWI_CLDIV /;"	d
AT91C_TWI_CLDIV	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_TWI_CLDIV /;"	d
AT91C_TWI_CLDIV	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_TWI_CLDIV /;"	d
AT91C_TWI_CLDIV	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_TWI_CLDIV /;"	d
AT91C_TWI_CLDIV	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_TWI_CLDIV /;"	d
AT91C_TWI_CLDIV	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_TWI_CLDIV /;"	d
AT91C_TWI_CLDIV	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_TWI_CLDIV /;"	d
AT91C_TWI_CR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_TWI_CR /;"	d
AT91C_TWI_CR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_TWI_CR /;"	d
AT91C_TWI_CR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_TWI_CR /;"	d
AT91C_TWI_CR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_TWI_CR /;"	d
AT91C_TWI_CR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_TWI_CR /;"	d
AT91C_TWI_CR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_TWI_CR /;"	d
AT91C_TWI_CR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_TWI_CR /;"	d
AT91C_TWI_CR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_TWI_CR /;"	d
AT91C_TWI_CWGR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_TWI_CWGR /;"	d
AT91C_TWI_CWGR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_TWI_CWGR /;"	d
AT91C_TWI_CWGR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_TWI_CWGR /;"	d
AT91C_TWI_CWGR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_TWI_CWGR /;"	d
AT91C_TWI_CWGR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_TWI_CWGR /;"	d
AT91C_TWI_CWGR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_TWI_CWGR /;"	d
AT91C_TWI_CWGR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_TWI_CWGR /;"	d
AT91C_TWI_CWGR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_TWI_CWGR /;"	d
AT91C_TWI_DADR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_TWI_DADR /;"	d
AT91C_TWI_DADR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_TWI_DADR /;"	d
AT91C_TWI_DADR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_TWI_DADR /;"	d
AT91C_TWI_DADR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_TWI_DADR /;"	d
AT91C_TWI_DADR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_TWI_DADR /;"	d
AT91C_TWI_DADR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_TWI_DADR /;"	d
AT91C_TWI_DADR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_TWI_DADR /;"	d
AT91C_TWI_DADR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_TWI_DADR /;"	d
AT91C_TWI_GCACC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_TWI_GCACC /;"	d
AT91C_TWI_GCACC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_TWI_GCACC /;"	d
AT91C_TWI_IADR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_TWI_IADR /;"	d
AT91C_TWI_IADR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_TWI_IADR /;"	d
AT91C_TWI_IADR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_TWI_IADR /;"	d
AT91C_TWI_IADR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_TWI_IADR /;"	d
AT91C_TWI_IADR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_TWI_IADR /;"	d
AT91C_TWI_IADR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_TWI_IADR /;"	d
AT91C_TWI_IADR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_TWI_IADR /;"	d
AT91C_TWI_IADR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_TWI_IADR /;"	d
AT91C_TWI_IADRSZ	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_TWI_IADRSZ /;"	d
AT91C_TWI_IADRSZ	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_TWI_IADRSZ /;"	d
AT91C_TWI_IADRSZ	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_TWI_IADRSZ /;"	d
AT91C_TWI_IADRSZ	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_TWI_IADRSZ /;"	d
AT91C_TWI_IADRSZ	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_TWI_IADRSZ /;"	d
AT91C_TWI_IADRSZ	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_TWI_IADRSZ /;"	d
AT91C_TWI_IADRSZ	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_TWI_IADRSZ /;"	d
AT91C_TWI_IADRSZ	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_TWI_IADRSZ /;"	d
AT91C_TWI_IADRSZ_1_BYTE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_TWI_IADRSZ_1_BYTE /;"	d
AT91C_TWI_IADRSZ_1_BYTE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_TWI_IADRSZ_1_BYTE /;"	d
AT91C_TWI_IADRSZ_1_BYTE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_TWI_IADRSZ_1_BYTE /;"	d
AT91C_TWI_IADRSZ_1_BYTE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_TWI_IADRSZ_1_BYTE /;"	d
AT91C_TWI_IADRSZ_1_BYTE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_TWI_IADRSZ_1_BYTE /;"	d
AT91C_TWI_IADRSZ_1_BYTE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_TWI_IADRSZ_1_BYTE /;"	d
AT91C_TWI_IADRSZ_1_BYTE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_TWI_IADRSZ_1_BYTE /;"	d
AT91C_TWI_IADRSZ_1_BYTE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_TWI_IADRSZ_1_BYTE /;"	d
AT91C_TWI_IADRSZ_2_BYTE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_TWI_IADRSZ_2_BYTE /;"	d
AT91C_TWI_IADRSZ_2_BYTE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_TWI_IADRSZ_2_BYTE /;"	d
AT91C_TWI_IADRSZ_2_BYTE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_TWI_IADRSZ_2_BYTE /;"	d
AT91C_TWI_IADRSZ_2_BYTE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_TWI_IADRSZ_2_BYTE /;"	d
AT91C_TWI_IADRSZ_2_BYTE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_TWI_IADRSZ_2_BYTE /;"	d
AT91C_TWI_IADRSZ_2_BYTE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_TWI_IADRSZ_2_BYTE /;"	d
AT91C_TWI_IADRSZ_2_BYTE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_TWI_IADRSZ_2_BYTE /;"	d
AT91C_TWI_IADRSZ_2_BYTE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_TWI_IADRSZ_2_BYTE /;"	d
AT91C_TWI_IADRSZ_3_BYTE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_TWI_IADRSZ_3_BYTE /;"	d
AT91C_TWI_IADRSZ_3_BYTE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_TWI_IADRSZ_3_BYTE /;"	d
AT91C_TWI_IADRSZ_3_BYTE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_TWI_IADRSZ_3_BYTE /;"	d
AT91C_TWI_IADRSZ_3_BYTE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_TWI_IADRSZ_3_BYTE /;"	d
AT91C_TWI_IADRSZ_3_BYTE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_TWI_IADRSZ_3_BYTE /;"	d
AT91C_TWI_IADRSZ_3_BYTE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_TWI_IADRSZ_3_BYTE /;"	d
AT91C_TWI_IADRSZ_3_BYTE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_TWI_IADRSZ_3_BYTE /;"	d
AT91C_TWI_IADRSZ_3_BYTE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_TWI_IADRSZ_3_BYTE /;"	d
AT91C_TWI_IADRSZ_NO	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_TWI_IADRSZ_NO /;"	d
AT91C_TWI_IADRSZ_NO	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_TWI_IADRSZ_NO /;"	d
AT91C_TWI_IADRSZ_NO	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_TWI_IADRSZ_NO /;"	d
AT91C_TWI_IADRSZ_NO	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_TWI_IADRSZ_NO /;"	d
AT91C_TWI_IADRSZ_NO	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_TWI_IADRSZ_NO /;"	d
AT91C_TWI_IADRSZ_NO	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_TWI_IADRSZ_NO /;"	d
AT91C_TWI_IADRSZ_NO	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_TWI_IADRSZ_NO /;"	d
AT91C_TWI_IADRSZ_NO	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_TWI_IADRSZ_NO /;"	d
AT91C_TWI_IDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_TWI_IDR /;"	d
AT91C_TWI_IDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_TWI_IDR /;"	d
AT91C_TWI_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_TWI_IDR /;"	d
AT91C_TWI_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_TWI_IDR /;"	d
AT91C_TWI_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_TWI_IDR /;"	d
AT91C_TWI_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_TWI_IDR /;"	d
AT91C_TWI_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_TWI_IDR /;"	d
AT91C_TWI_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_TWI_IDR /;"	d
AT91C_TWI_IER	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_TWI_IER /;"	d
AT91C_TWI_IER	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_TWI_IER /;"	d
AT91C_TWI_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_TWI_IER /;"	d
AT91C_TWI_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_TWI_IER /;"	d
AT91C_TWI_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_TWI_IER /;"	d
AT91C_TWI_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_TWI_IER /;"	d
AT91C_TWI_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_TWI_IER /;"	d
AT91C_TWI_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_TWI_IER /;"	d
AT91C_TWI_IMR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_TWI_IMR /;"	d
AT91C_TWI_IMR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_TWI_IMR /;"	d
AT91C_TWI_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_TWI_IMR /;"	d
AT91C_TWI_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_TWI_IMR /;"	d
AT91C_TWI_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_TWI_IMR /;"	d
AT91C_TWI_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_TWI_IMR /;"	d
AT91C_TWI_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_TWI_IMR /;"	d
AT91C_TWI_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_TWI_IMR /;"	d
AT91C_TWI_MMR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_TWI_MMR /;"	d
AT91C_TWI_MMR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_TWI_MMR /;"	d
AT91C_TWI_MMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_TWI_MMR /;"	d
AT91C_TWI_MMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_TWI_MMR /;"	d
AT91C_TWI_MMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_TWI_MMR /;"	d
AT91C_TWI_MMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_TWI_MMR /;"	d
AT91C_TWI_MMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_TWI_MMR /;"	d
AT91C_TWI_MMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_TWI_MMR /;"	d
AT91C_TWI_MREAD	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_TWI_MREAD /;"	d
AT91C_TWI_MREAD	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_TWI_MREAD /;"	d
AT91C_TWI_MREAD	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_TWI_MREAD /;"	d
AT91C_TWI_MREAD	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_TWI_MREAD /;"	d
AT91C_TWI_MREAD	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_TWI_MREAD /;"	d
AT91C_TWI_MREAD	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_TWI_MREAD /;"	d
AT91C_TWI_MREAD	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_TWI_MREAD /;"	d
AT91C_TWI_MREAD	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_TWI_MREAD /;"	d
AT91C_TWI_MSDIS	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_TWI_MSDIS /;"	d
AT91C_TWI_MSDIS	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_TWI_MSDIS /;"	d
AT91C_TWI_MSDIS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_TWI_MSDIS /;"	d
AT91C_TWI_MSDIS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_TWI_MSDIS /;"	d
AT91C_TWI_MSDIS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_TWI_MSDIS /;"	d
AT91C_TWI_MSDIS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_TWI_MSDIS /;"	d
AT91C_TWI_MSDIS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_TWI_MSDIS /;"	d
AT91C_TWI_MSDIS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_TWI_MSDIS /;"	d
AT91C_TWI_MSEN	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_TWI_MSEN /;"	d
AT91C_TWI_MSEN	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_TWI_MSEN /;"	d
AT91C_TWI_MSEN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_TWI_MSEN /;"	d
AT91C_TWI_MSEN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_TWI_MSEN /;"	d
AT91C_TWI_MSEN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_TWI_MSEN /;"	d
AT91C_TWI_MSEN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_TWI_MSEN /;"	d
AT91C_TWI_MSEN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_TWI_MSEN /;"	d
AT91C_TWI_MSEN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_TWI_MSEN /;"	d
AT91C_TWI_NACK	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_TWI_NACK /;"	d
AT91C_TWI_NACK	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_TWI_NACK /;"	d
AT91C_TWI_NACK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_TWI_NACK /;"	d
AT91C_TWI_NACK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_TWI_NACK /;"	d
AT91C_TWI_NACK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_TWI_NACK /;"	d
AT91C_TWI_NACK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_TWI_NACK /;"	d
AT91C_TWI_NACK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_TWI_NACK /;"	d
AT91C_TWI_NACK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_TWI_NACK /;"	d
AT91C_TWI_OVRE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_TWI_OVRE /;"	d
AT91C_TWI_OVRE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_TWI_OVRE /;"	d
AT91C_TWI_OVRE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_TWI_OVRE /;"	d
AT91C_TWI_OVRE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_TWI_OVRE /;"	d
AT91C_TWI_OVRE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_TWI_OVRE /;"	d
AT91C_TWI_OVRE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_TWI_OVRE /;"	d
AT91C_TWI_OVRE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_TWI_OVRE /;"	d
AT91C_TWI_OVRE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_TWI_OVRE /;"	d
AT91C_TWI_RHR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_TWI_RHR /;"	d
AT91C_TWI_RHR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_TWI_RHR /;"	d
AT91C_TWI_RHR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_TWI_RHR /;"	d
AT91C_TWI_RHR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_TWI_RHR /;"	d
AT91C_TWI_RHR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_TWI_RHR /;"	d
AT91C_TWI_RHR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_TWI_RHR /;"	d
AT91C_TWI_RHR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_TWI_RHR /;"	d
AT91C_TWI_RHR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_TWI_RHR /;"	d
AT91C_TWI_RXRDY	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_TWI_RXRDY /;"	d
AT91C_TWI_RXRDY	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_TWI_RXRDY /;"	d
AT91C_TWI_RXRDY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_TWI_RXRDY /;"	d
AT91C_TWI_RXRDY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_TWI_RXRDY /;"	d
AT91C_TWI_RXRDY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_TWI_RXRDY /;"	d
AT91C_TWI_RXRDY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_TWI_RXRDY /;"	d
AT91C_TWI_RXRDY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_TWI_RXRDY /;"	d
AT91C_TWI_RXRDY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_TWI_RXRDY /;"	d
AT91C_TWI_SADR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_TWI_SADR /;"	d
AT91C_TWI_SADR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_TWI_SADR /;"	d
AT91C_TWI_SMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_TWI_SMR /;"	d
AT91C_TWI_SMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_TWI_SMR /;"	d
AT91C_TWI_SR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_TWI_SR /;"	d
AT91C_TWI_SR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_TWI_SR /;"	d
AT91C_TWI_SR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_TWI_SR /;"	d
AT91C_TWI_SR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_TWI_SR /;"	d
AT91C_TWI_SR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_TWI_SR /;"	d
AT91C_TWI_SR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_TWI_SR /;"	d
AT91C_TWI_SR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_TWI_SR /;"	d
AT91C_TWI_SR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_TWI_SR /;"	d
AT91C_TWI_START	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_TWI_START /;"	d
AT91C_TWI_START	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_TWI_START /;"	d
AT91C_TWI_START	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_TWI_START /;"	d
AT91C_TWI_START	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_TWI_START /;"	d
AT91C_TWI_START	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_TWI_START /;"	d
AT91C_TWI_START	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_TWI_START /;"	d
AT91C_TWI_START	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_TWI_START /;"	d
AT91C_TWI_START	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_TWI_START /;"	d
AT91C_TWI_STOP	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_TWI_STOP /;"	d
AT91C_TWI_STOP	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_TWI_STOP /;"	d
AT91C_TWI_STOP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_TWI_STOP /;"	d
AT91C_TWI_STOP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_TWI_STOP /;"	d
AT91C_TWI_STOP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_TWI_STOP /;"	d
AT91C_TWI_STOP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_TWI_STOP /;"	d
AT91C_TWI_STOP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_TWI_STOP /;"	d
AT91C_TWI_STOP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_TWI_STOP /;"	d
AT91C_TWI_SVACC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_TWI_SVACC /;"	d
AT91C_TWI_SVACC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_TWI_SVACC /;"	d
AT91C_TWI_SVDIS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_TWI_SVDIS /;"	d
AT91C_TWI_SVDIS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_TWI_SVDIS /;"	d
AT91C_TWI_SVEN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_TWI_SVEN /;"	d
AT91C_TWI_SVEN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_TWI_SVEN /;"	d
AT91C_TWI_SVREAD	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_TWI_SVREAD /;"	d
AT91C_TWI_SVREAD	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_TWI_SVREAD /;"	d
AT91C_TWI_SWRST	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_TWI_SWRST /;"	d
AT91C_TWI_SWRST	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_TWI_SWRST /;"	d
AT91C_TWI_SWRST	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_TWI_SWRST /;"	d
AT91C_TWI_SWRST	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_TWI_SWRST /;"	d
AT91C_TWI_SWRST	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_TWI_SWRST /;"	d
AT91C_TWI_SWRST	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_TWI_SWRST /;"	d
AT91C_TWI_SWRST	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_TWI_SWRST /;"	d
AT91C_TWI_SWRST	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_TWI_SWRST /;"	d
AT91C_TWI_THR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_TWI_THR /;"	d
AT91C_TWI_THR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_TWI_THR /;"	d
AT91C_TWI_THR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_TWI_THR /;"	d
AT91C_TWI_THR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_TWI_THR /;"	d
AT91C_TWI_THR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_TWI_THR /;"	d
AT91C_TWI_THR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_TWI_THR /;"	d
AT91C_TWI_THR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_TWI_THR /;"	d
AT91C_TWI_THR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_TWI_THR /;"	d
AT91C_TWI_TXCOMP	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_TWI_TXCOMP /;"	d
AT91C_TWI_TXCOMP	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_TWI_TXCOMP /;"	d
AT91C_TWI_TXCOMP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_TWI_TXCOMP /;"	d
AT91C_TWI_TXCOMP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_TWI_TXCOMP /;"	d
AT91C_TWI_TXCOMP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_TWI_TXCOMP /;"	d
AT91C_TWI_TXCOMP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_TWI_TXCOMP /;"	d
AT91C_TWI_TXCOMP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_TWI_TXCOMP /;"	d
AT91C_TWI_TXCOMP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_TWI_TXCOMP /;"	d
AT91C_TWI_TXRDY	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_TWI_TXRDY /;"	d
AT91C_TWI_TXRDY	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_TWI_TXRDY /;"	d
AT91C_TWI_TXRDY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_TWI_TXRDY /;"	d
AT91C_TWI_TXRDY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_TWI_TXRDY /;"	d
AT91C_TWI_TXRDY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_TWI_TXRDY /;"	d
AT91C_TWI_TXRDY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_TWI_TXRDY /;"	d
AT91C_TWI_TXRDY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_TWI_TXRDY /;"	d
AT91C_TWI_TXRDY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_TWI_TXRDY /;"	d
AT91C_TWI_UNRE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_TWI_UNRE /;"	d
AT91C_TWI_UNRE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_TWI_UNRE /;"	d
AT91C_TWI_UNRE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_TWI_UNRE /;"	d
AT91C_TWI_UNRE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_TWI_UNRE /;"	d
AT91C_TWI_UNRE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_TWI_UNRE /;"	d
AT91C_TWI_UNRE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_TWI_UNRE /;"	d
AT91C_TWI_UNRE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_TWI_UNRE /;"	d
AT91C_TWI_UNRE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_TWI_UNRE /;"	d
AT91C_UDP_CONFG	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_UDP_CONFG /;"	d
AT91C_UDP_CONFG	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_UDP_CONFG /;"	d
AT91C_UDP_CONFG	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_UDP_CONFG /;"	d
AT91C_UDP_CONFG	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_UDP_CONFG /;"	d
AT91C_UDP_CONFG	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_UDP_CONFG /;"	d
AT91C_UDP_CONFG	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_UDP_CONFG /;"	d
AT91C_UDP_CONFG	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_UDP_CONFG /;"	d
AT91C_UDP_CONFG	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_UDP_CONFG /;"	d
AT91C_UDP_CSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_UDP_CSR /;"	d
AT91C_UDP_CSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_UDP_CSR /;"	d
AT91C_UDP_CSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_UDP_CSR /;"	d
AT91C_UDP_CSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_UDP_CSR /;"	d
AT91C_UDP_CSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_UDP_CSR /;"	d
AT91C_UDP_CSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_UDP_CSR /;"	d
AT91C_UDP_CSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_UDP_CSR /;"	d
AT91C_UDP_CSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_UDP_CSR /;"	d
AT91C_UDP_DIR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_UDP_DIR /;"	d
AT91C_UDP_DIR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_UDP_DIR /;"	d
AT91C_UDP_DIR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_UDP_DIR /;"	d
AT91C_UDP_DIR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_UDP_DIR /;"	d
AT91C_UDP_DIR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_UDP_DIR /;"	d
AT91C_UDP_DIR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_UDP_DIR /;"	d
AT91C_UDP_DIR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_UDP_DIR /;"	d
AT91C_UDP_DIR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_UDP_DIR /;"	d
AT91C_UDP_DTGLE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_UDP_DTGLE /;"	d
AT91C_UDP_DTGLE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_UDP_DTGLE /;"	d
AT91C_UDP_DTGLE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_UDP_DTGLE /;"	d
AT91C_UDP_DTGLE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_UDP_DTGLE /;"	d
AT91C_UDP_DTGLE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_UDP_DTGLE /;"	d
AT91C_UDP_DTGLE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_UDP_DTGLE /;"	d
AT91C_UDP_DTGLE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_UDP_DTGLE /;"	d
AT91C_UDP_DTGLE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_UDP_DTGLE /;"	d
AT91C_UDP_ENDBUSRES	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_UDP_ENDBUSRES /;"	d
AT91C_UDP_ENDBUSRES	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_UDP_ENDBUSRES /;"	d
AT91C_UDP_ENDBUSRES	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_UDP_ENDBUSRES /;"	d
AT91C_UDP_ENDBUSRES	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_UDP_ENDBUSRES /;"	d
AT91C_UDP_ENDBUSRES	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_UDP_ENDBUSRES /;"	d
AT91C_UDP_ENDBUSRES	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_UDP_ENDBUSRES /;"	d
AT91C_UDP_ENDBUSRES	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_UDP_ENDBUSRES /;"	d
AT91C_UDP_ENDBUSRES	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_UDP_ENDBUSRES /;"	d
AT91C_UDP_EP0	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_UDP_EP0 /;"	d
AT91C_UDP_EP0	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_UDP_EP0 /;"	d
AT91C_UDP_EP0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_UDP_EP0 /;"	d
AT91C_UDP_EP0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_UDP_EP0 /;"	d
AT91C_UDP_EP0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_UDP_EP0 /;"	d
AT91C_UDP_EP0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_UDP_EP0 /;"	d
AT91C_UDP_EP0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_UDP_EP0 /;"	d
AT91C_UDP_EP0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_UDP_EP0 /;"	d
AT91C_UDP_EP1	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_UDP_EP1 /;"	d
AT91C_UDP_EP1	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_UDP_EP1 /;"	d
AT91C_UDP_EP1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_UDP_EP1 /;"	d
AT91C_UDP_EP1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_UDP_EP1 /;"	d
AT91C_UDP_EP1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_UDP_EP1 /;"	d
AT91C_UDP_EP1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_UDP_EP1 /;"	d
AT91C_UDP_EP1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_UDP_EP1 /;"	d
AT91C_UDP_EP1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_UDP_EP1 /;"	d
AT91C_UDP_EP2	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_UDP_EP2 /;"	d
AT91C_UDP_EP2	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_UDP_EP2 /;"	d
AT91C_UDP_EP2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_UDP_EP2 /;"	d
AT91C_UDP_EP2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_UDP_EP2 /;"	d
AT91C_UDP_EP2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_UDP_EP2 /;"	d
AT91C_UDP_EP2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_UDP_EP2 /;"	d
AT91C_UDP_EP2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_UDP_EP2 /;"	d
AT91C_UDP_EP2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_UDP_EP2 /;"	d
AT91C_UDP_EP3	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_UDP_EP3 /;"	d
AT91C_UDP_EP3	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_UDP_EP3 /;"	d
AT91C_UDP_EP3	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_UDP_EP3 /;"	d
AT91C_UDP_EP3	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_UDP_EP3 /;"	d
AT91C_UDP_EP3	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_UDP_EP3 /;"	d
AT91C_UDP_EP3	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_UDP_EP3 /;"	d
AT91C_UDP_EP3	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_UDP_EP3 /;"	d
AT91C_UDP_EP3	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_UDP_EP3 /;"	d
AT91C_UDP_EP4	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_UDP_EP4 /;"	d
AT91C_UDP_EP4	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_UDP_EP4 /;"	d
AT91C_UDP_EP4	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_UDP_EP4 /;"	d
AT91C_UDP_EP4	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_UDP_EP4 /;"	d
AT91C_UDP_EP4	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_UDP_EP4 /;"	d
AT91C_UDP_EP4	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_UDP_EP4 /;"	d
AT91C_UDP_EP4	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_UDP_EP4 /;"	d
AT91C_UDP_EP4	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_UDP_EP4 /;"	d
AT91C_UDP_EP5	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_UDP_EP5 /;"	d
AT91C_UDP_EP5	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_UDP_EP5 /;"	d
AT91C_UDP_EP5	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_UDP_EP5 /;"	d
AT91C_UDP_EP5	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_UDP_EP5 /;"	d
AT91C_UDP_EP5	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_UDP_EP5 /;"	d
AT91C_UDP_EP5	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_UDP_EP5 /;"	d
AT91C_UDP_EP5	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_UDP_EP5 /;"	d
AT91C_UDP_EP5	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_UDP_EP5 /;"	d
AT91C_UDP_EP6	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_UDP_EP6 /;"	d
AT91C_UDP_EP6	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_UDP_EP6 /;"	d
AT91C_UDP_EP7	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_UDP_EP7 /;"	d
AT91C_UDP_EP7	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_UDP_EP7 /;"	d
AT91C_UDP_EPEDS	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_UDP_EPEDS /;"	d
AT91C_UDP_EPEDS	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_UDP_EPEDS /;"	d
AT91C_UDP_EPEDS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_UDP_EPEDS /;"	d
AT91C_UDP_EPEDS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_UDP_EPEDS /;"	d
AT91C_UDP_EPEDS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_UDP_EPEDS /;"	d
AT91C_UDP_EPEDS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_UDP_EPEDS /;"	d
AT91C_UDP_EPEDS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_UDP_EPEDS /;"	d
AT91C_UDP_EPEDS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_UDP_EPEDS /;"	d
AT91C_UDP_EPINT0	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_UDP_EPINT0 /;"	d
AT91C_UDP_EPINT0	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_UDP_EPINT0 /;"	d
AT91C_UDP_EPINT0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_UDP_EPINT0 /;"	d
AT91C_UDP_EPINT0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_UDP_EPINT0 /;"	d
AT91C_UDP_EPINT0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_UDP_EPINT0 /;"	d
AT91C_UDP_EPINT0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_UDP_EPINT0 /;"	d
AT91C_UDP_EPINT0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_UDP_EPINT0 /;"	d
AT91C_UDP_EPINT0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_UDP_EPINT0 /;"	d
AT91C_UDP_EPINT1	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_UDP_EPINT1 /;"	d
AT91C_UDP_EPINT1	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_UDP_EPINT1 /;"	d
AT91C_UDP_EPINT1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_UDP_EPINT1 /;"	d
AT91C_UDP_EPINT1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_UDP_EPINT1 /;"	d
AT91C_UDP_EPINT1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_UDP_EPINT1 /;"	d
AT91C_UDP_EPINT1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_UDP_EPINT1 /;"	d
AT91C_UDP_EPINT1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_UDP_EPINT1 /;"	d
AT91C_UDP_EPINT1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_UDP_EPINT1 /;"	d
AT91C_UDP_EPINT2	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_UDP_EPINT2 /;"	d
AT91C_UDP_EPINT2	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_UDP_EPINT2 /;"	d
AT91C_UDP_EPINT2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_UDP_EPINT2 /;"	d
AT91C_UDP_EPINT2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_UDP_EPINT2 /;"	d
AT91C_UDP_EPINT2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_UDP_EPINT2 /;"	d
AT91C_UDP_EPINT2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_UDP_EPINT2 /;"	d
AT91C_UDP_EPINT2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_UDP_EPINT2 /;"	d
AT91C_UDP_EPINT2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_UDP_EPINT2 /;"	d
AT91C_UDP_EPINT3	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_UDP_EPINT3 /;"	d
AT91C_UDP_EPINT3	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_UDP_EPINT3 /;"	d
AT91C_UDP_EPINT3	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_UDP_EPINT3 /;"	d
AT91C_UDP_EPINT3	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_UDP_EPINT3 /;"	d
AT91C_UDP_EPINT3	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_UDP_EPINT3 /;"	d
AT91C_UDP_EPINT3	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_UDP_EPINT3 /;"	d
AT91C_UDP_EPINT3	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_UDP_EPINT3 /;"	d
AT91C_UDP_EPINT3	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_UDP_EPINT3 /;"	d
AT91C_UDP_EPINT4	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_UDP_EPINT4 /;"	d
AT91C_UDP_EPINT4	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_UDP_EPINT4 /;"	d
AT91C_UDP_EPINT4	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_UDP_EPINT4 /;"	d
AT91C_UDP_EPINT4	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_UDP_EPINT4 /;"	d
AT91C_UDP_EPINT4	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_UDP_EPINT4 /;"	d
AT91C_UDP_EPINT4	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_UDP_EPINT4 /;"	d
AT91C_UDP_EPINT4	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_UDP_EPINT4 /;"	d
AT91C_UDP_EPINT4	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_UDP_EPINT4 /;"	d
AT91C_UDP_EPINT5	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_UDP_EPINT5 /;"	d
AT91C_UDP_EPINT5	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_UDP_EPINT5 /;"	d
AT91C_UDP_EPINT5	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_UDP_EPINT5 /;"	d
AT91C_UDP_EPINT5	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_UDP_EPINT5 /;"	d
AT91C_UDP_EPINT5	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_UDP_EPINT5 /;"	d
AT91C_UDP_EPINT5	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_UDP_EPINT5 /;"	d
AT91C_UDP_EPINT5	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_UDP_EPINT5 /;"	d
AT91C_UDP_EPINT5	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_UDP_EPINT5 /;"	d
AT91C_UDP_EPINT6	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_UDP_EPINT6 /;"	d
AT91C_UDP_EPINT6	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_UDP_EPINT6 /;"	d
AT91C_UDP_EPINT7	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_UDP_EPINT7 /;"	d
AT91C_UDP_EPINT7	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_UDP_EPINT7 /;"	d
AT91C_UDP_EPTYPE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_UDP_EPTYPE /;"	d
AT91C_UDP_EPTYPE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_UDP_EPTYPE /;"	d
AT91C_UDP_EPTYPE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_UDP_EPTYPE /;"	d
AT91C_UDP_EPTYPE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_UDP_EPTYPE /;"	d
AT91C_UDP_EPTYPE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_UDP_EPTYPE /;"	d
AT91C_UDP_EPTYPE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_UDP_EPTYPE /;"	d
AT91C_UDP_EPTYPE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_UDP_EPTYPE /;"	d
AT91C_UDP_EPTYPE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_UDP_EPTYPE /;"	d
AT91C_UDP_EPTYPE_BULK_IN	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_UDP_EPTYPE_BULK_IN /;"	d
AT91C_UDP_EPTYPE_BULK_IN	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_UDP_EPTYPE_BULK_IN /;"	d
AT91C_UDP_EPTYPE_BULK_IN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_UDP_EPTYPE_BULK_IN /;"	d
AT91C_UDP_EPTYPE_BULK_IN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_UDP_EPTYPE_BULK_IN /;"	d
AT91C_UDP_EPTYPE_BULK_IN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_UDP_EPTYPE_BULK_IN /;"	d
AT91C_UDP_EPTYPE_BULK_IN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_UDP_EPTYPE_BULK_IN /;"	d
AT91C_UDP_EPTYPE_BULK_IN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_UDP_EPTYPE_BULK_IN /;"	d
AT91C_UDP_EPTYPE_BULK_IN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_UDP_EPTYPE_BULK_IN /;"	d
AT91C_UDP_EPTYPE_BULK_OUT	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_UDP_EPTYPE_BULK_OUT /;"	d
AT91C_UDP_EPTYPE_BULK_OUT	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_UDP_EPTYPE_BULK_OUT /;"	d
AT91C_UDP_EPTYPE_BULK_OUT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_UDP_EPTYPE_BULK_OUT /;"	d
AT91C_UDP_EPTYPE_BULK_OUT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_UDP_EPTYPE_BULK_OUT /;"	d
AT91C_UDP_EPTYPE_BULK_OUT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_UDP_EPTYPE_BULK_OUT /;"	d
AT91C_UDP_EPTYPE_BULK_OUT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_UDP_EPTYPE_BULK_OUT /;"	d
AT91C_UDP_EPTYPE_BULK_OUT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_UDP_EPTYPE_BULK_OUT /;"	d
AT91C_UDP_EPTYPE_BULK_OUT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_UDP_EPTYPE_BULK_OUT /;"	d
AT91C_UDP_EPTYPE_CTRL	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_UDP_EPTYPE_CTRL /;"	d
AT91C_UDP_EPTYPE_CTRL	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_UDP_EPTYPE_CTRL /;"	d
AT91C_UDP_EPTYPE_CTRL	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_UDP_EPTYPE_CTRL /;"	d
AT91C_UDP_EPTYPE_CTRL	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_UDP_EPTYPE_CTRL /;"	d
AT91C_UDP_EPTYPE_CTRL	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_UDP_EPTYPE_CTRL /;"	d
AT91C_UDP_EPTYPE_CTRL	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_UDP_EPTYPE_CTRL /;"	d
AT91C_UDP_EPTYPE_CTRL	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_UDP_EPTYPE_CTRL /;"	d
AT91C_UDP_EPTYPE_CTRL	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_UDP_EPTYPE_CTRL /;"	d
AT91C_UDP_EPTYPE_INT_IN	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_UDP_EPTYPE_INT_IN /;"	d
AT91C_UDP_EPTYPE_INT_IN	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_UDP_EPTYPE_INT_IN /;"	d
AT91C_UDP_EPTYPE_INT_IN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_UDP_EPTYPE_INT_IN /;"	d
AT91C_UDP_EPTYPE_INT_IN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_UDP_EPTYPE_INT_IN /;"	d
AT91C_UDP_EPTYPE_INT_IN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_UDP_EPTYPE_INT_IN /;"	d
AT91C_UDP_EPTYPE_INT_IN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_UDP_EPTYPE_INT_IN /;"	d
AT91C_UDP_EPTYPE_INT_IN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_UDP_EPTYPE_INT_IN /;"	d
AT91C_UDP_EPTYPE_INT_IN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_UDP_EPTYPE_INT_IN /;"	d
AT91C_UDP_EPTYPE_INT_OUT	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_UDP_EPTYPE_INT_OUT /;"	d
AT91C_UDP_EPTYPE_INT_OUT	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_UDP_EPTYPE_INT_OUT /;"	d
AT91C_UDP_EPTYPE_INT_OUT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_UDP_EPTYPE_INT_OUT /;"	d
AT91C_UDP_EPTYPE_INT_OUT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_UDP_EPTYPE_INT_OUT /;"	d
AT91C_UDP_EPTYPE_INT_OUT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_UDP_EPTYPE_INT_OUT /;"	d
AT91C_UDP_EPTYPE_INT_OUT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_UDP_EPTYPE_INT_OUT /;"	d
AT91C_UDP_EPTYPE_INT_OUT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_UDP_EPTYPE_INT_OUT /;"	d
AT91C_UDP_EPTYPE_INT_OUT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_UDP_EPTYPE_INT_OUT /;"	d
AT91C_UDP_EPTYPE_ISO_IN	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_UDP_EPTYPE_ISO_IN /;"	d
AT91C_UDP_EPTYPE_ISO_IN	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_UDP_EPTYPE_ISO_IN /;"	d
AT91C_UDP_EPTYPE_ISO_IN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_UDP_EPTYPE_ISO_IN /;"	d
AT91C_UDP_EPTYPE_ISO_IN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_UDP_EPTYPE_ISO_IN /;"	d
AT91C_UDP_EPTYPE_ISO_IN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_UDP_EPTYPE_ISO_IN /;"	d
AT91C_UDP_EPTYPE_ISO_IN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_UDP_EPTYPE_ISO_IN /;"	d
AT91C_UDP_EPTYPE_ISO_IN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_UDP_EPTYPE_ISO_IN /;"	d
AT91C_UDP_EPTYPE_ISO_IN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_UDP_EPTYPE_ISO_IN /;"	d
AT91C_UDP_EPTYPE_ISO_OUT	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_UDP_EPTYPE_ISO_OUT /;"	d
AT91C_UDP_EPTYPE_ISO_OUT	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_UDP_EPTYPE_ISO_OUT /;"	d
AT91C_UDP_EPTYPE_ISO_OUT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_UDP_EPTYPE_ISO_OUT /;"	d
AT91C_UDP_EPTYPE_ISO_OUT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_UDP_EPTYPE_ISO_OUT /;"	d
AT91C_UDP_EPTYPE_ISO_OUT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_UDP_EPTYPE_ISO_OUT /;"	d
AT91C_UDP_EPTYPE_ISO_OUT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_UDP_EPTYPE_ISO_OUT /;"	d
AT91C_UDP_EPTYPE_ISO_OUT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_UDP_EPTYPE_ISO_OUT /;"	d
AT91C_UDP_EPTYPE_ISO_OUT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_UDP_EPTYPE_ISO_OUT /;"	d
AT91C_UDP_ESR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_UDP_ESR /;"	d
AT91C_UDP_ESR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_UDP_ESR /;"	d
AT91C_UDP_ESR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_UDP_ESR /;"	d
AT91C_UDP_ESR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_UDP_ESR /;"	d
AT91C_UDP_ESR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_UDP_ESR /;"	d
AT91C_UDP_ESR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_UDP_ESR /;"	d
AT91C_UDP_EXTRSM	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_UDP_EXTRSM /;"	d
AT91C_UDP_EXTRSM	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_UDP_EXTRSM /;"	d
AT91C_UDP_EXTRSM	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_UDP_EXTRSM /;"	d
AT91C_UDP_EXTRSM	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_UDP_EXTRSM /;"	d
AT91C_UDP_EXTRSM	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_UDP_EXTRSM /;"	d
AT91C_UDP_EXTRSM	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_UDP_EXTRSM /;"	d
AT91C_UDP_EXTRSM	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_UDP_EXTRSM /;"	d
AT91C_UDP_EXTRSM	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_UDP_EXTRSM /;"	d
AT91C_UDP_FADD	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_UDP_FADD /;"	d
AT91C_UDP_FADD	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_UDP_FADD /;"	d
AT91C_UDP_FADD	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_UDP_FADD /;"	d
AT91C_UDP_FADD	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_UDP_FADD /;"	d
AT91C_UDP_FADD	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_UDP_FADD /;"	d
AT91C_UDP_FADD	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_UDP_FADD /;"	d
AT91C_UDP_FADD	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_UDP_FADD /;"	d
AT91C_UDP_FADD	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_UDP_FADD /;"	d
AT91C_UDP_FADDEN	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_UDP_FADDEN /;"	d
AT91C_UDP_FADDEN	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_UDP_FADDEN /;"	d
AT91C_UDP_FADDEN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_UDP_FADDEN /;"	d
AT91C_UDP_FADDEN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_UDP_FADDEN /;"	d
AT91C_UDP_FADDEN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_UDP_FADDEN /;"	d
AT91C_UDP_FADDEN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_UDP_FADDEN /;"	d
AT91C_UDP_FADDEN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_UDP_FADDEN /;"	d
AT91C_UDP_FADDEN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_UDP_FADDEN /;"	d
AT91C_UDP_FADDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_UDP_FADDR /;"	d
AT91C_UDP_FADDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_UDP_FADDR /;"	d
AT91C_UDP_FADDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_UDP_FADDR /;"	d
AT91C_UDP_FADDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_UDP_FADDR /;"	d
AT91C_UDP_FADDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_UDP_FADDR /;"	d
AT91C_UDP_FADDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_UDP_FADDR /;"	d
AT91C_UDP_FADDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_UDP_FADDR /;"	d
AT91C_UDP_FADDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_UDP_FADDR /;"	d
AT91C_UDP_FDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_UDP_FDR /;"	d
AT91C_UDP_FDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_UDP_FDR /;"	d
AT91C_UDP_FDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_UDP_FDR /;"	d
AT91C_UDP_FDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_UDP_FDR /;"	d
AT91C_UDP_FDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_UDP_FDR /;"	d
AT91C_UDP_FDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_UDP_FDR /;"	d
AT91C_UDP_FDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_UDP_FDR /;"	d
AT91C_UDP_FDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_UDP_FDR /;"	d
AT91C_UDP_FEN	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_UDP_FEN /;"	d
AT91C_UDP_FEN	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_UDP_FEN /;"	d
AT91C_UDP_FEN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_UDP_FEN /;"	d
AT91C_UDP_FEN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_UDP_FEN /;"	d
AT91C_UDP_FEN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_UDP_FEN /;"	d
AT91C_UDP_FEN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_UDP_FEN /;"	d
AT91C_UDP_FEN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_UDP_FEN /;"	d
AT91C_UDP_FEN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_UDP_FEN /;"	d
AT91C_UDP_FORCESTALL	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_UDP_FORCESTALL /;"	d
AT91C_UDP_FORCESTALL	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_UDP_FORCESTALL /;"	d
AT91C_UDP_FORCESTALL	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_UDP_FORCESTALL /;"	d
AT91C_UDP_FORCESTALL	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_UDP_FORCESTALL /;"	d
AT91C_UDP_FORCESTALL	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_UDP_FORCESTALL /;"	d
AT91C_UDP_FORCESTALL	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_UDP_FORCESTALL /;"	d
AT91C_UDP_FORCESTALL	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_UDP_FORCESTALL /;"	d
AT91C_UDP_FORCESTALL	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_UDP_FORCESTALL /;"	d
AT91C_UDP_FRM_ERR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_UDP_FRM_ERR /;"	d
AT91C_UDP_FRM_ERR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_UDP_FRM_ERR /;"	d
AT91C_UDP_FRM_ERR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_UDP_FRM_ERR /;"	d
AT91C_UDP_FRM_ERR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_UDP_FRM_ERR /;"	d
AT91C_UDP_FRM_ERR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_UDP_FRM_ERR /;"	d
AT91C_UDP_FRM_ERR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_UDP_FRM_ERR /;"	d
AT91C_UDP_FRM_ERR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_UDP_FRM_ERR /;"	d
AT91C_UDP_FRM_ERR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_UDP_FRM_ERR /;"	d
AT91C_UDP_FRM_NUM	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_UDP_FRM_NUM /;"	d
AT91C_UDP_FRM_NUM	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_UDP_FRM_NUM /;"	d
AT91C_UDP_FRM_NUM	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_UDP_FRM_NUM /;"	d
AT91C_UDP_FRM_NUM	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_UDP_FRM_NUM /;"	d
AT91C_UDP_FRM_NUM	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_UDP_FRM_NUM /;"	d
AT91C_UDP_FRM_NUM	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_UDP_FRM_NUM /;"	d
AT91C_UDP_FRM_NUM	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_UDP_FRM_NUM /;"	d
AT91C_UDP_FRM_NUM	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_UDP_FRM_NUM /;"	d
AT91C_UDP_FRM_OK	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_UDP_FRM_OK /;"	d
AT91C_UDP_FRM_OK	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_UDP_FRM_OK /;"	d
AT91C_UDP_FRM_OK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_UDP_FRM_OK /;"	d
AT91C_UDP_FRM_OK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_UDP_FRM_OK /;"	d
AT91C_UDP_FRM_OK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_UDP_FRM_OK /;"	d
AT91C_UDP_FRM_OK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_UDP_FRM_OK /;"	d
AT91C_UDP_FRM_OK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_UDP_FRM_OK /;"	d
AT91C_UDP_FRM_OK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_UDP_FRM_OK /;"	d
AT91C_UDP_GLBSTATE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_UDP_GLBSTATE /;"	d
AT91C_UDP_GLBSTATE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_UDP_GLBSTATE /;"	d
AT91C_UDP_GLBSTATE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_UDP_GLBSTATE /;"	d
AT91C_UDP_GLBSTATE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_UDP_GLBSTATE /;"	d
AT91C_UDP_GLBSTATE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_UDP_GLBSTATE /;"	d
AT91C_UDP_GLBSTATE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_UDP_GLBSTATE /;"	d
AT91C_UDP_GLBSTATE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_UDP_GLBSTATE /;"	d
AT91C_UDP_GLBSTATE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_UDP_GLBSTATE /;"	d
AT91C_UDP_ICR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_UDP_ICR /;"	d
AT91C_UDP_ICR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_UDP_ICR /;"	d
AT91C_UDP_ICR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_UDP_ICR /;"	d
AT91C_UDP_ICR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_UDP_ICR /;"	d
AT91C_UDP_ICR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_UDP_ICR /;"	d
AT91C_UDP_ICR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_UDP_ICR /;"	d
AT91C_UDP_ICR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_UDP_ICR /;"	d
AT91C_UDP_ICR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_UDP_ICR /;"	d
AT91C_UDP_IDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_UDP_IDR /;"	d
AT91C_UDP_IDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_UDP_IDR /;"	d
AT91C_UDP_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_UDP_IDR /;"	d
AT91C_UDP_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_UDP_IDR /;"	d
AT91C_UDP_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_UDP_IDR /;"	d
AT91C_UDP_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_UDP_IDR /;"	d
AT91C_UDP_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_UDP_IDR /;"	d
AT91C_UDP_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_UDP_IDR /;"	d
AT91C_UDP_IER	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_UDP_IER /;"	d
AT91C_UDP_IER	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_UDP_IER /;"	d
AT91C_UDP_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_UDP_IER /;"	d
AT91C_UDP_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_UDP_IER /;"	d
AT91C_UDP_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_UDP_IER /;"	d
AT91C_UDP_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_UDP_IER /;"	d
AT91C_UDP_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_UDP_IER /;"	d
AT91C_UDP_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_UDP_IER /;"	d
AT91C_UDP_IMR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_UDP_IMR /;"	d
AT91C_UDP_IMR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_UDP_IMR /;"	d
AT91C_UDP_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_UDP_IMR /;"	d
AT91C_UDP_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_UDP_IMR /;"	d
AT91C_UDP_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_UDP_IMR /;"	d
AT91C_UDP_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_UDP_IMR /;"	d
AT91C_UDP_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_UDP_IMR /;"	d
AT91C_UDP_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_UDP_IMR /;"	d
AT91C_UDP_ISOERROR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_UDP_ISOERROR /;"	d
AT91C_UDP_ISOERROR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_UDP_ISOERROR /;"	d
AT91C_UDP_ISOERROR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_UDP_ISOERROR /;"	d
AT91C_UDP_ISOERROR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_UDP_ISOERROR /;"	d
AT91C_UDP_ISOERROR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_UDP_ISOERROR /;"	d
AT91C_UDP_ISOERROR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_UDP_ISOERROR /;"	d
AT91C_UDP_ISOERROR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_UDP_ISOERROR /;"	d
AT91C_UDP_ISOERROR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_UDP_ISOERROR /;"	d
AT91C_UDP_ISR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_UDP_ISR /;"	d
AT91C_UDP_ISR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_UDP_ISR /;"	d
AT91C_UDP_ISR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_UDP_ISR /;"	d
AT91C_UDP_ISR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_UDP_ISR /;"	d
AT91C_UDP_ISR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_UDP_ISR /;"	d
AT91C_UDP_ISR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_UDP_ISR /;"	d
AT91C_UDP_ISR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_UDP_ISR /;"	d
AT91C_UDP_ISR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_UDP_ISR /;"	d
AT91C_UDP_NUM	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_UDP_NUM /;"	d
AT91C_UDP_NUM	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_UDP_NUM /;"	d
AT91C_UDP_NUM	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_UDP_NUM /;"	d
AT91C_UDP_NUM	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_UDP_NUM /;"	d
AT91C_UDP_NUM	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_UDP_NUM /;"	d
AT91C_UDP_NUM	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_UDP_NUM /;"	d
AT91C_UDP_NUM	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_UDP_NUM /;"	d
AT91C_UDP_NUM	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_UDP_NUM /;"	d
AT91C_UDP_PUON	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_UDP_PUON /;"	d
AT91C_UDP_PUON	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_UDP_PUON /;"	d
AT91C_UDP_PUON	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_UDP_PUON /;"	d
AT91C_UDP_PUON	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_UDP_PUON /;"	d
AT91C_UDP_PUON	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_UDP_PUON /;"	d
AT91C_UDP_PUON	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_UDP_PUON /;"	d
AT91C_UDP_RMWUPE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_UDP_RMWUPE /;"	d
AT91C_UDP_RMWUPE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_UDP_RMWUPE /;"	d
AT91C_UDP_RMWUPE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_UDP_RMWUPE /;"	d
AT91C_UDP_RMWUPE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_UDP_RMWUPE /;"	d
AT91C_UDP_RMWUPE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_UDP_RMWUPE /;"	d
AT91C_UDP_RMWUPE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_UDP_RMWUPE /;"	d
AT91C_UDP_RMWUPE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_UDP_RMWUPE /;"	d
AT91C_UDP_RMWUPE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_UDP_RMWUPE /;"	d
AT91C_UDP_RSMINPR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_UDP_RSMINPR /;"	d
AT91C_UDP_RSMINPR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_UDP_RSMINPR /;"	d
AT91C_UDP_RSMINPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_UDP_RSMINPR /;"	d
AT91C_UDP_RSMINPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_UDP_RSMINPR /;"	d
AT91C_UDP_RSMINPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_UDP_RSMINPR /;"	d
AT91C_UDP_RSMINPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_UDP_RSMINPR /;"	d
AT91C_UDP_RSMINPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_UDP_RSMINPR /;"	d
AT91C_UDP_RSMINPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_UDP_RSMINPR /;"	d
AT91C_UDP_RSTEP	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_UDP_RSTEP /;"	d
AT91C_UDP_RSTEP	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_UDP_RSTEP /;"	d
AT91C_UDP_RSTEP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_UDP_RSTEP /;"	d
AT91C_UDP_RSTEP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_UDP_RSTEP /;"	d
AT91C_UDP_RSTEP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_UDP_RSTEP /;"	d
AT91C_UDP_RSTEP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_UDP_RSTEP /;"	d
AT91C_UDP_RSTEP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_UDP_RSTEP /;"	d
AT91C_UDP_RSTEP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_UDP_RSTEP /;"	d
AT91C_UDP_RXBYTECNT	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_UDP_RXBYTECNT /;"	d
AT91C_UDP_RXBYTECNT	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_UDP_RXBYTECNT /;"	d
AT91C_UDP_RXBYTECNT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_UDP_RXBYTECNT /;"	d
AT91C_UDP_RXBYTECNT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_UDP_RXBYTECNT /;"	d
AT91C_UDP_RXBYTECNT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_UDP_RXBYTECNT /;"	d
AT91C_UDP_RXBYTECNT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_UDP_RXBYTECNT /;"	d
AT91C_UDP_RXBYTECNT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_UDP_RXBYTECNT /;"	d
AT91C_UDP_RXBYTECNT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_UDP_RXBYTECNT /;"	d
AT91C_UDP_RXRSM	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_UDP_RXRSM /;"	d
AT91C_UDP_RXRSM	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_UDP_RXRSM /;"	d
AT91C_UDP_RXRSM	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_UDP_RXRSM /;"	d
AT91C_UDP_RXRSM	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_UDP_RXRSM /;"	d
AT91C_UDP_RXRSM	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_UDP_RXRSM /;"	d
AT91C_UDP_RXRSM	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_UDP_RXRSM /;"	d
AT91C_UDP_RXRSM	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_UDP_RXRSM /;"	d
AT91C_UDP_RXRSM	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_UDP_RXRSM /;"	d
AT91C_UDP_RXSETUP	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_UDP_RXSETUP /;"	d
AT91C_UDP_RXSETUP	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_UDP_RXSETUP /;"	d
AT91C_UDP_RXSETUP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_UDP_RXSETUP /;"	d
AT91C_UDP_RXSETUP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_UDP_RXSETUP /;"	d
AT91C_UDP_RXSETUP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_UDP_RXSETUP /;"	d
AT91C_UDP_RXSETUP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_UDP_RXSETUP /;"	d
AT91C_UDP_RXSETUP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_UDP_RXSETUP /;"	d
AT91C_UDP_RXSETUP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_UDP_RXSETUP /;"	d
AT91C_UDP_RXSUSP	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_UDP_RXSUSP /;"	d
AT91C_UDP_RXSUSP	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_UDP_RXSUSP /;"	d
AT91C_UDP_RXSUSP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_UDP_RXSUSP /;"	d
AT91C_UDP_RXSUSP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_UDP_RXSUSP /;"	d
AT91C_UDP_RXSUSP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_UDP_RXSUSP /;"	d
AT91C_UDP_RXSUSP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_UDP_RXSUSP /;"	d
AT91C_UDP_RXSUSP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_UDP_RXSUSP /;"	d
AT91C_UDP_RXSUSP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_UDP_RXSUSP /;"	d
AT91C_UDP_RX_DATA_BK0	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_UDP_RX_DATA_BK0 /;"	d
AT91C_UDP_RX_DATA_BK0	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_UDP_RX_DATA_BK0 /;"	d
AT91C_UDP_RX_DATA_BK0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_UDP_RX_DATA_BK0 /;"	d
AT91C_UDP_RX_DATA_BK0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_UDP_RX_DATA_BK0 /;"	d
AT91C_UDP_RX_DATA_BK0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_UDP_RX_DATA_BK0 /;"	d
AT91C_UDP_RX_DATA_BK0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_UDP_RX_DATA_BK0 /;"	d
AT91C_UDP_RX_DATA_BK0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_UDP_RX_DATA_BK0 /;"	d
AT91C_UDP_RX_DATA_BK0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_UDP_RX_DATA_BK0 /;"	d
AT91C_UDP_RX_DATA_BK1	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_UDP_RX_DATA_BK1 /;"	d
AT91C_UDP_RX_DATA_BK1	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_UDP_RX_DATA_BK1 /;"	d
AT91C_UDP_RX_DATA_BK1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_UDP_RX_DATA_BK1 /;"	d
AT91C_UDP_RX_DATA_BK1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_UDP_RX_DATA_BK1 /;"	d
AT91C_UDP_RX_DATA_BK1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_UDP_RX_DATA_BK1 /;"	d
AT91C_UDP_RX_DATA_BK1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_UDP_RX_DATA_BK1 /;"	d
AT91C_UDP_RX_DATA_BK1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_UDP_RX_DATA_BK1 /;"	d
AT91C_UDP_RX_DATA_BK1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_UDP_RX_DATA_BK1 /;"	d
AT91C_UDP_SOFINT	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_UDP_SOFINT /;"	d
AT91C_UDP_SOFINT	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_UDP_SOFINT /;"	d
AT91C_UDP_SOFINT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_UDP_SOFINT /;"	d
AT91C_UDP_SOFINT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_UDP_SOFINT /;"	d
AT91C_UDP_SOFINT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_UDP_SOFINT /;"	d
AT91C_UDP_SOFINT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_UDP_SOFINT /;"	d
AT91C_UDP_SOFINT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_UDP_SOFINT /;"	d
AT91C_UDP_SOFINT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_UDP_SOFINT /;"	d
AT91C_UDP_TXCOMP	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_UDP_TXCOMP /;"	d
AT91C_UDP_TXCOMP	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_UDP_TXCOMP /;"	d
AT91C_UDP_TXCOMP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_UDP_TXCOMP /;"	d
AT91C_UDP_TXCOMP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_UDP_TXCOMP /;"	d
AT91C_UDP_TXCOMP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_UDP_TXCOMP /;"	d
AT91C_UDP_TXCOMP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_UDP_TXCOMP /;"	d
AT91C_UDP_TXCOMP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_UDP_TXCOMP /;"	d
AT91C_UDP_TXCOMP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_UDP_TXCOMP /;"	d
AT91C_UDP_TXPKTRDY	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_UDP_TXPKTRDY /;"	d
AT91C_UDP_TXPKTRDY	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_UDP_TXPKTRDY /;"	d
AT91C_UDP_TXPKTRDY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_UDP_TXPKTRDY /;"	d
AT91C_UDP_TXPKTRDY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_UDP_TXPKTRDY /;"	d
AT91C_UDP_TXPKTRDY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_UDP_TXPKTRDY /;"	d
AT91C_UDP_TXPKTRDY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_UDP_TXPKTRDY /;"	d
AT91C_UDP_TXPKTRDY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_UDP_TXPKTRDY /;"	d
AT91C_UDP_TXPKTRDY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_UDP_TXPKTRDY /;"	d
AT91C_UDP_TXVC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_UDP_TXVC /;"	d
AT91C_UDP_TXVC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_UDP_TXVC /;"	d
AT91C_UDP_TXVC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_UDP_TXVC /;"	d
AT91C_UDP_TXVC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_UDP_TXVC /;"	d
AT91C_UDP_TXVC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_UDP_TXVC /;"	d
AT91C_UDP_TXVC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_UDP_TXVC /;"	d
AT91C_UDP_TXVDIS	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_UDP_TXVDIS /;"	d
AT91C_UDP_TXVDIS	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_UDP_TXVDIS /;"	d
AT91C_UDP_TXVDIS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_UDP_TXVDIS /;"	d
AT91C_UDP_TXVDIS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_UDP_TXVDIS /;"	d
AT91C_UDP_TXVDIS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_UDP_TXVDIS /;"	d
AT91C_UDP_TXVDIS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_UDP_TXVDIS /;"	d
AT91C_UDP_WAKEUP	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_UDP_WAKEUP /;"	d
AT91C_UDP_WAKEUP	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_UDP_WAKEUP /;"	d
AT91C_UDP_WAKEUP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_UDP_WAKEUP /;"	d
AT91C_UDP_WAKEUP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_UDP_WAKEUP /;"	d
AT91C_UDP_WAKEUP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_UDP_WAKEUP /;"	d
AT91C_UDP_WAKEUP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_UDP_WAKEUP /;"	d
AT91C_UDP_WAKEUP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_UDP_WAKEUP /;"	d
AT91C_UDP_WAKEUP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_UDP_WAKEUP /;"	d
AT91C_US0_BRGR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_US0_BRGR /;"	d
AT91C_US0_BRGR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_US0_BRGR /;"	d
AT91C_US0_BRGR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_US0_BRGR /;"	d
AT91C_US0_BRGR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_US0_BRGR /;"	d
AT91C_US0_BRGR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_US0_BRGR /;"	d
AT91C_US0_BRGR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_US0_BRGR /;"	d
AT91C_US0_BRGR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_US0_BRGR /;"	d
AT91C_US0_BRGR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_US0_BRGR /;"	d
AT91C_US0_CR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_US0_CR /;"	d
AT91C_US0_CR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_US0_CR /;"	d
AT91C_US0_CR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_US0_CR /;"	d
AT91C_US0_CR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_US0_CR /;"	d
AT91C_US0_CR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_US0_CR /;"	d
AT91C_US0_CR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_US0_CR /;"	d
AT91C_US0_CR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_US0_CR /;"	d
AT91C_US0_CR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_US0_CR /;"	d
AT91C_US0_CSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_US0_CSR /;"	d
AT91C_US0_CSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_US0_CSR /;"	d
AT91C_US0_CSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_US0_CSR /;"	d
AT91C_US0_CSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_US0_CSR /;"	d
AT91C_US0_CSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_US0_CSR /;"	d
AT91C_US0_CSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_US0_CSR /;"	d
AT91C_US0_CSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_US0_CSR /;"	d
AT91C_US0_CSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_US0_CSR /;"	d
AT91C_US0_FIDI	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_US0_FIDI /;"	d
AT91C_US0_FIDI	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_US0_FIDI /;"	d
AT91C_US0_FIDI	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_US0_FIDI /;"	d
AT91C_US0_FIDI	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_US0_FIDI /;"	d
AT91C_US0_FIDI	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_US0_FIDI /;"	d
AT91C_US0_FIDI	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_US0_FIDI /;"	d
AT91C_US0_FIDI	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_US0_FIDI /;"	d
AT91C_US0_FIDI	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_US0_FIDI /;"	d
AT91C_US0_IDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_US0_IDR /;"	d
AT91C_US0_IDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_US0_IDR /;"	d
AT91C_US0_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_US0_IDR /;"	d
AT91C_US0_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_US0_IDR /;"	d
AT91C_US0_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_US0_IDR /;"	d
AT91C_US0_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_US0_IDR /;"	d
AT91C_US0_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_US0_IDR /;"	d
AT91C_US0_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_US0_IDR /;"	d
AT91C_US0_IER	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_US0_IER /;"	d
AT91C_US0_IER	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_US0_IER /;"	d
AT91C_US0_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_US0_IER /;"	d
AT91C_US0_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_US0_IER /;"	d
AT91C_US0_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_US0_IER /;"	d
AT91C_US0_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_US0_IER /;"	d
AT91C_US0_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_US0_IER /;"	d
AT91C_US0_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_US0_IER /;"	d
AT91C_US0_IF	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_US0_IF /;"	d
AT91C_US0_IF	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_US0_IF /;"	d
AT91C_US0_IF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_US0_IF /;"	d
AT91C_US0_IF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_US0_IF /;"	d
AT91C_US0_IF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_US0_IF /;"	d
AT91C_US0_IF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_US0_IF /;"	d
AT91C_US0_IF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_US0_IF /;"	d
AT91C_US0_IF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_US0_IF /;"	d
AT91C_US0_IMR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_US0_IMR /;"	d
AT91C_US0_IMR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_US0_IMR /;"	d
AT91C_US0_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_US0_IMR /;"	d
AT91C_US0_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_US0_IMR /;"	d
AT91C_US0_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_US0_IMR /;"	d
AT91C_US0_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_US0_IMR /;"	d
AT91C_US0_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_US0_IMR /;"	d
AT91C_US0_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_US0_IMR /;"	d
AT91C_US0_MR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_US0_MR /;"	d
AT91C_US0_MR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_US0_MR /;"	d
AT91C_US0_MR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_US0_MR /;"	d
AT91C_US0_MR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_US0_MR /;"	d
AT91C_US0_MR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_US0_MR /;"	d
AT91C_US0_MR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_US0_MR /;"	d
AT91C_US0_MR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_US0_MR /;"	d
AT91C_US0_MR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_US0_MR /;"	d
AT91C_US0_NER	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_US0_NER /;"	d
AT91C_US0_NER	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_US0_NER /;"	d
AT91C_US0_NER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_US0_NER /;"	d
AT91C_US0_NER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_US0_NER /;"	d
AT91C_US0_NER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_US0_NER /;"	d
AT91C_US0_NER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_US0_NER /;"	d
AT91C_US0_NER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_US0_NER /;"	d
AT91C_US0_NER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_US0_NER /;"	d
AT91C_US0_PTCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_US0_PTCR /;"	d
AT91C_US0_PTCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_US0_PTCR /;"	d
AT91C_US0_PTCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_US0_PTCR /;"	d
AT91C_US0_PTCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_US0_PTCR /;"	d
AT91C_US0_PTCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_US0_PTCR /;"	d
AT91C_US0_PTCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_US0_PTCR /;"	d
AT91C_US0_PTCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_US0_PTCR /;"	d
AT91C_US0_PTCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_US0_PTCR /;"	d
AT91C_US0_PTSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_US0_PTSR /;"	d
AT91C_US0_PTSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_US0_PTSR /;"	d
AT91C_US0_PTSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_US0_PTSR /;"	d
AT91C_US0_PTSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_US0_PTSR /;"	d
AT91C_US0_PTSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_US0_PTSR /;"	d
AT91C_US0_PTSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_US0_PTSR /;"	d
AT91C_US0_PTSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_US0_PTSR /;"	d
AT91C_US0_PTSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_US0_PTSR /;"	d
AT91C_US0_RCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_US0_RCR /;"	d
AT91C_US0_RCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_US0_RCR /;"	d
AT91C_US0_RCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_US0_RCR /;"	d
AT91C_US0_RCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_US0_RCR /;"	d
AT91C_US0_RCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_US0_RCR /;"	d
AT91C_US0_RCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_US0_RCR /;"	d
AT91C_US0_RCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_US0_RCR /;"	d
AT91C_US0_RCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_US0_RCR /;"	d
AT91C_US0_RHR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_US0_RHR /;"	d
AT91C_US0_RHR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_US0_RHR /;"	d
AT91C_US0_RHR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_US0_RHR /;"	d
AT91C_US0_RHR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_US0_RHR /;"	d
AT91C_US0_RHR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_US0_RHR /;"	d
AT91C_US0_RHR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_US0_RHR /;"	d
AT91C_US0_RHR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_US0_RHR /;"	d
AT91C_US0_RHR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_US0_RHR /;"	d
AT91C_US0_RNCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_US0_RNCR /;"	d
AT91C_US0_RNCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_US0_RNCR /;"	d
AT91C_US0_RNCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_US0_RNCR /;"	d
AT91C_US0_RNCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_US0_RNCR /;"	d
AT91C_US0_RNCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_US0_RNCR /;"	d
AT91C_US0_RNCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_US0_RNCR /;"	d
AT91C_US0_RNCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_US0_RNCR /;"	d
AT91C_US0_RNCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_US0_RNCR /;"	d
AT91C_US0_RNPR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_US0_RNPR /;"	d
AT91C_US0_RNPR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_US0_RNPR /;"	d
AT91C_US0_RNPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_US0_RNPR /;"	d
AT91C_US0_RNPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_US0_RNPR /;"	d
AT91C_US0_RNPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_US0_RNPR /;"	d
AT91C_US0_RNPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_US0_RNPR /;"	d
AT91C_US0_RNPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_US0_RNPR /;"	d
AT91C_US0_RNPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_US0_RNPR /;"	d
AT91C_US0_RPR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_US0_RPR /;"	d
AT91C_US0_RPR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_US0_RPR /;"	d
AT91C_US0_RPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_US0_RPR /;"	d
AT91C_US0_RPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_US0_RPR /;"	d
AT91C_US0_RPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_US0_RPR /;"	d
AT91C_US0_RPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_US0_RPR /;"	d
AT91C_US0_RPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_US0_RPR /;"	d
AT91C_US0_RPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_US0_RPR /;"	d
AT91C_US0_RTOR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_US0_RTOR /;"	d
AT91C_US0_RTOR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_US0_RTOR /;"	d
AT91C_US0_RTOR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_US0_RTOR /;"	d
AT91C_US0_RTOR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_US0_RTOR /;"	d
AT91C_US0_RTOR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_US0_RTOR /;"	d
AT91C_US0_RTOR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_US0_RTOR /;"	d
AT91C_US0_RTOR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_US0_RTOR /;"	d
AT91C_US0_RTOR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_US0_RTOR /;"	d
AT91C_US0_TCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_US0_TCR /;"	d
AT91C_US0_TCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_US0_TCR /;"	d
AT91C_US0_TCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_US0_TCR /;"	d
AT91C_US0_TCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_US0_TCR /;"	d
AT91C_US0_TCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_US0_TCR /;"	d
AT91C_US0_TCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_US0_TCR /;"	d
AT91C_US0_TCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_US0_TCR /;"	d
AT91C_US0_TCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_US0_TCR /;"	d
AT91C_US0_THR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_US0_THR /;"	d
AT91C_US0_THR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_US0_THR /;"	d
AT91C_US0_THR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_US0_THR /;"	d
AT91C_US0_THR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_US0_THR /;"	d
AT91C_US0_THR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_US0_THR /;"	d
AT91C_US0_THR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_US0_THR /;"	d
AT91C_US0_THR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_US0_THR /;"	d
AT91C_US0_THR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_US0_THR /;"	d
AT91C_US0_TNCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_US0_TNCR /;"	d
AT91C_US0_TNCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_US0_TNCR /;"	d
AT91C_US0_TNCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_US0_TNCR /;"	d
AT91C_US0_TNCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_US0_TNCR /;"	d
AT91C_US0_TNCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_US0_TNCR /;"	d
AT91C_US0_TNCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_US0_TNCR /;"	d
AT91C_US0_TNCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_US0_TNCR /;"	d
AT91C_US0_TNCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_US0_TNCR /;"	d
AT91C_US0_TNPR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_US0_TNPR /;"	d
AT91C_US0_TNPR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_US0_TNPR /;"	d
AT91C_US0_TNPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_US0_TNPR /;"	d
AT91C_US0_TNPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_US0_TNPR /;"	d
AT91C_US0_TNPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_US0_TNPR /;"	d
AT91C_US0_TNPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_US0_TNPR /;"	d
AT91C_US0_TNPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_US0_TNPR /;"	d
AT91C_US0_TNPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_US0_TNPR /;"	d
AT91C_US0_TPR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_US0_TPR /;"	d
AT91C_US0_TPR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_US0_TPR /;"	d
AT91C_US0_TPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_US0_TPR /;"	d
AT91C_US0_TPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_US0_TPR /;"	d
AT91C_US0_TPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_US0_TPR /;"	d
AT91C_US0_TPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_US0_TPR /;"	d
AT91C_US0_TPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_US0_TPR /;"	d
AT91C_US0_TPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_US0_TPR /;"	d
AT91C_US0_TTGR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_US0_TTGR /;"	d
AT91C_US0_TTGR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_US0_TTGR /;"	d
AT91C_US0_TTGR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_US0_TTGR /;"	d
AT91C_US0_TTGR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_US0_TTGR /;"	d
AT91C_US0_TTGR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_US0_TTGR /;"	d
AT91C_US0_TTGR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_US0_TTGR /;"	d
AT91C_US0_TTGR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_US0_TTGR /;"	d
AT91C_US0_TTGR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_US0_TTGR /;"	d
AT91C_US0_XXR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_US0_XXR /;"	d
AT91C_US0_XXR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_US0_XXR /;"	d
AT91C_US1_BRGR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_US1_BRGR /;"	d
AT91C_US1_BRGR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_US1_BRGR /;"	d
AT91C_US1_BRGR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_US1_BRGR /;"	d
AT91C_US1_BRGR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_US1_BRGR /;"	d
AT91C_US1_BRGR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_US1_BRGR /;"	d
AT91C_US1_BRGR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_US1_BRGR /;"	d
AT91C_US1_BRGR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_US1_BRGR /;"	d
AT91C_US1_BRGR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_US1_BRGR /;"	d
AT91C_US1_CR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_US1_CR /;"	d
AT91C_US1_CR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_US1_CR /;"	d
AT91C_US1_CR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_US1_CR /;"	d
AT91C_US1_CR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_US1_CR /;"	d
AT91C_US1_CR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_US1_CR /;"	d
AT91C_US1_CR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_US1_CR /;"	d
AT91C_US1_CR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_US1_CR /;"	d
AT91C_US1_CR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_US1_CR /;"	d
AT91C_US1_CSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_US1_CSR /;"	d
AT91C_US1_CSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_US1_CSR /;"	d
AT91C_US1_CSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_US1_CSR /;"	d
AT91C_US1_CSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_US1_CSR /;"	d
AT91C_US1_CSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_US1_CSR /;"	d
AT91C_US1_CSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_US1_CSR /;"	d
AT91C_US1_CSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_US1_CSR /;"	d
AT91C_US1_CSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_US1_CSR /;"	d
AT91C_US1_FIDI	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_US1_FIDI /;"	d
AT91C_US1_FIDI	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_US1_FIDI /;"	d
AT91C_US1_FIDI	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_US1_FIDI /;"	d
AT91C_US1_FIDI	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_US1_FIDI /;"	d
AT91C_US1_FIDI	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_US1_FIDI /;"	d
AT91C_US1_FIDI	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_US1_FIDI /;"	d
AT91C_US1_FIDI	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_US1_FIDI /;"	d
AT91C_US1_FIDI	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_US1_FIDI /;"	d
AT91C_US1_IDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_US1_IDR /;"	d
AT91C_US1_IDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_US1_IDR /;"	d
AT91C_US1_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_US1_IDR /;"	d
AT91C_US1_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_US1_IDR /;"	d
AT91C_US1_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_US1_IDR /;"	d
AT91C_US1_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_US1_IDR /;"	d
AT91C_US1_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_US1_IDR /;"	d
AT91C_US1_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_US1_IDR /;"	d
AT91C_US1_IER	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_US1_IER /;"	d
AT91C_US1_IER	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_US1_IER /;"	d
AT91C_US1_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_US1_IER /;"	d
AT91C_US1_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_US1_IER /;"	d
AT91C_US1_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_US1_IER /;"	d
AT91C_US1_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_US1_IER /;"	d
AT91C_US1_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_US1_IER /;"	d
AT91C_US1_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_US1_IER /;"	d
AT91C_US1_IF	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_US1_IF /;"	d
AT91C_US1_IF	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_US1_IF /;"	d
AT91C_US1_IF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_US1_IF /;"	d
AT91C_US1_IF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_US1_IF /;"	d
AT91C_US1_IF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_US1_IF /;"	d
AT91C_US1_IF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_US1_IF /;"	d
AT91C_US1_IF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_US1_IF /;"	d
AT91C_US1_IF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_US1_IF /;"	d
AT91C_US1_IMR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_US1_IMR /;"	d
AT91C_US1_IMR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_US1_IMR /;"	d
AT91C_US1_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_US1_IMR /;"	d
AT91C_US1_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_US1_IMR /;"	d
AT91C_US1_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_US1_IMR /;"	d
AT91C_US1_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_US1_IMR /;"	d
AT91C_US1_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_US1_IMR /;"	d
AT91C_US1_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_US1_IMR /;"	d
AT91C_US1_MR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_US1_MR /;"	d
AT91C_US1_MR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_US1_MR /;"	d
AT91C_US1_MR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_US1_MR /;"	d
AT91C_US1_MR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_US1_MR /;"	d
AT91C_US1_MR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_US1_MR /;"	d
AT91C_US1_MR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_US1_MR /;"	d
AT91C_US1_MR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_US1_MR /;"	d
AT91C_US1_MR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_US1_MR /;"	d
AT91C_US1_NER	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_US1_NER /;"	d
AT91C_US1_NER	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_US1_NER /;"	d
AT91C_US1_NER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_US1_NER /;"	d
AT91C_US1_NER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_US1_NER /;"	d
AT91C_US1_NER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_US1_NER /;"	d
AT91C_US1_NER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_US1_NER /;"	d
AT91C_US1_NER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_US1_NER /;"	d
AT91C_US1_NER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_US1_NER /;"	d
AT91C_US1_PTCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_US1_PTCR /;"	d
AT91C_US1_PTCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_US1_PTCR /;"	d
AT91C_US1_PTCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_US1_PTCR /;"	d
AT91C_US1_PTCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_US1_PTCR /;"	d
AT91C_US1_PTCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_US1_PTCR /;"	d
AT91C_US1_PTCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_US1_PTCR /;"	d
AT91C_US1_PTCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_US1_PTCR /;"	d
AT91C_US1_PTCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_US1_PTCR /;"	d
AT91C_US1_PTSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_US1_PTSR /;"	d
AT91C_US1_PTSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_US1_PTSR /;"	d
AT91C_US1_PTSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_US1_PTSR /;"	d
AT91C_US1_PTSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_US1_PTSR /;"	d
AT91C_US1_PTSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_US1_PTSR /;"	d
AT91C_US1_PTSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_US1_PTSR /;"	d
AT91C_US1_PTSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_US1_PTSR /;"	d
AT91C_US1_PTSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_US1_PTSR /;"	d
AT91C_US1_RCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_US1_RCR /;"	d
AT91C_US1_RCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_US1_RCR /;"	d
AT91C_US1_RCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_US1_RCR /;"	d
AT91C_US1_RCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_US1_RCR /;"	d
AT91C_US1_RCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_US1_RCR /;"	d
AT91C_US1_RCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_US1_RCR /;"	d
AT91C_US1_RCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_US1_RCR /;"	d
AT91C_US1_RCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_US1_RCR /;"	d
AT91C_US1_RHR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_US1_RHR /;"	d
AT91C_US1_RHR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_US1_RHR /;"	d
AT91C_US1_RHR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_US1_RHR /;"	d
AT91C_US1_RHR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_US1_RHR /;"	d
AT91C_US1_RHR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_US1_RHR /;"	d
AT91C_US1_RHR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_US1_RHR /;"	d
AT91C_US1_RHR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_US1_RHR /;"	d
AT91C_US1_RHR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_US1_RHR /;"	d
AT91C_US1_RNCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_US1_RNCR /;"	d
AT91C_US1_RNCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_US1_RNCR /;"	d
AT91C_US1_RNCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_US1_RNCR /;"	d
AT91C_US1_RNCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_US1_RNCR /;"	d
AT91C_US1_RNCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_US1_RNCR /;"	d
AT91C_US1_RNCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_US1_RNCR /;"	d
AT91C_US1_RNCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_US1_RNCR /;"	d
AT91C_US1_RNCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_US1_RNCR /;"	d
AT91C_US1_RNPR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_US1_RNPR /;"	d
AT91C_US1_RNPR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_US1_RNPR /;"	d
AT91C_US1_RNPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_US1_RNPR /;"	d
AT91C_US1_RNPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_US1_RNPR /;"	d
AT91C_US1_RNPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_US1_RNPR /;"	d
AT91C_US1_RNPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_US1_RNPR /;"	d
AT91C_US1_RNPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_US1_RNPR /;"	d
AT91C_US1_RNPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_US1_RNPR /;"	d
AT91C_US1_RPR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_US1_RPR /;"	d
AT91C_US1_RPR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_US1_RPR /;"	d
AT91C_US1_RPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_US1_RPR /;"	d
AT91C_US1_RPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_US1_RPR /;"	d
AT91C_US1_RPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_US1_RPR /;"	d
AT91C_US1_RPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_US1_RPR /;"	d
AT91C_US1_RPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_US1_RPR /;"	d
AT91C_US1_RPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_US1_RPR /;"	d
AT91C_US1_RTOR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_US1_RTOR /;"	d
AT91C_US1_RTOR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_US1_RTOR /;"	d
AT91C_US1_RTOR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_US1_RTOR /;"	d
AT91C_US1_RTOR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_US1_RTOR /;"	d
AT91C_US1_RTOR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_US1_RTOR /;"	d
AT91C_US1_RTOR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_US1_RTOR /;"	d
AT91C_US1_RTOR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_US1_RTOR /;"	d
AT91C_US1_RTOR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_US1_RTOR /;"	d
AT91C_US1_TCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_US1_TCR /;"	d
AT91C_US1_TCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_US1_TCR /;"	d
AT91C_US1_TCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_US1_TCR /;"	d
AT91C_US1_TCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_US1_TCR /;"	d
AT91C_US1_TCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_US1_TCR /;"	d
AT91C_US1_TCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_US1_TCR /;"	d
AT91C_US1_TCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_US1_TCR /;"	d
AT91C_US1_TCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_US1_TCR /;"	d
AT91C_US1_THR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_US1_THR /;"	d
AT91C_US1_THR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_US1_THR /;"	d
AT91C_US1_THR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_US1_THR /;"	d
AT91C_US1_THR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_US1_THR /;"	d
AT91C_US1_THR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_US1_THR /;"	d
AT91C_US1_THR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_US1_THR /;"	d
AT91C_US1_THR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_US1_THR /;"	d
AT91C_US1_THR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_US1_THR /;"	d
AT91C_US1_TNCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_US1_TNCR /;"	d
AT91C_US1_TNCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_US1_TNCR /;"	d
AT91C_US1_TNCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_US1_TNCR /;"	d
AT91C_US1_TNCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_US1_TNCR /;"	d
AT91C_US1_TNCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_US1_TNCR /;"	d
AT91C_US1_TNCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_US1_TNCR /;"	d
AT91C_US1_TNCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_US1_TNCR /;"	d
AT91C_US1_TNCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_US1_TNCR /;"	d
AT91C_US1_TNPR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_US1_TNPR /;"	d
AT91C_US1_TNPR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_US1_TNPR /;"	d
AT91C_US1_TNPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_US1_TNPR /;"	d
AT91C_US1_TNPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_US1_TNPR /;"	d
AT91C_US1_TNPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_US1_TNPR /;"	d
AT91C_US1_TNPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_US1_TNPR /;"	d
AT91C_US1_TNPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_US1_TNPR /;"	d
AT91C_US1_TNPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_US1_TNPR /;"	d
AT91C_US1_TPR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_US1_TPR /;"	d
AT91C_US1_TPR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_US1_TPR /;"	d
AT91C_US1_TPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_US1_TPR /;"	d
AT91C_US1_TPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_US1_TPR /;"	d
AT91C_US1_TPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_US1_TPR /;"	d
AT91C_US1_TPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_US1_TPR /;"	d
AT91C_US1_TPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_US1_TPR /;"	d
AT91C_US1_TPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_US1_TPR /;"	d
AT91C_US1_TTGR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_US1_TTGR /;"	d
AT91C_US1_TTGR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_US1_TTGR /;"	d
AT91C_US1_TTGR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_US1_TTGR /;"	d
AT91C_US1_TTGR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_US1_TTGR /;"	d
AT91C_US1_TTGR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_US1_TTGR /;"	d
AT91C_US1_TTGR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_US1_TTGR /;"	d
AT91C_US1_TTGR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_US1_TTGR /;"	d
AT91C_US1_TTGR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_US1_TTGR /;"	d
AT91C_US1_XXR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_US1_XXR /;"	d
AT91C_US1_XXR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_US1_XXR /;"	d
AT91C_US_ASYNC_IRDA_MODE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^#define AT91C_US_ASYNC_IRDA_MODE /;"	d
AT91C_US_ASYNC_IRDA_MODE	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^#define AT91C_US_ASYNC_IRDA_MODE /;"	d
AT91C_US_ASYNC_IRDA_MODE	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^#define AT91C_US_ASYNC_IRDA_MODE /;"	d
AT91C_US_ASYNC_IRDA_MODE	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^#define AT91C_US_ASYNC_IRDA_MODE /;"	d
AT91C_US_ASYNC_MODE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^#define AT91C_US_ASYNC_MODE /;"	d
AT91C_US_ASYNC_MODE	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^#define AT91C_US_ASYNC_MODE /;"	d
AT91C_US_ASYNC_MODE	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^#define AT91C_US_ASYNC_MODE /;"	d
AT91C_US_ASYNC_MODE	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^#define AT91C_US_ASYNC_MODE /;"	d
AT91C_US_ASYNC_SCK_MODE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^#define AT91C_US_ASYNC_SCK_MODE /;"	d
AT91C_US_ASYNC_SCK_MODE	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^#define AT91C_US_ASYNC_SCK_MODE /;"	d
AT91C_US_ASYNC_SCK_MODE	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^#define AT91C_US_ASYNC_SCK_MODE /;"	d
AT91C_US_ASYNC_SCK_MODE	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^#define AT91C_US_ASYNC_SCK_MODE /;"	d
AT91C_US_CHMODE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_US_CHMODE /;"	d
AT91C_US_CHMODE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_US_CHMODE /;"	d
AT91C_US_CHMODE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_US_CHMODE /;"	d
AT91C_US_CHMODE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_US_CHMODE /;"	d
AT91C_US_CHMODE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_US_CHMODE /;"	d
AT91C_US_CHMODE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_US_CHMODE /;"	d
AT91C_US_CHMODE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_US_CHMODE /;"	d
AT91C_US_CHMODE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_US_CHMODE /;"	d
AT91C_US_CHMODE_AUTO	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_US_CHMODE_AUTO /;"	d
AT91C_US_CHMODE_AUTO	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_US_CHMODE_AUTO /;"	d
AT91C_US_CHMODE_AUTO	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_US_CHMODE_AUTO /;"	d
AT91C_US_CHMODE_AUTO	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_US_CHMODE_AUTO /;"	d
AT91C_US_CHMODE_AUTO	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_US_CHMODE_AUTO /;"	d
AT91C_US_CHMODE_AUTO	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_US_CHMODE_AUTO /;"	d
AT91C_US_CHMODE_AUTO	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_US_CHMODE_AUTO /;"	d
AT91C_US_CHMODE_AUTO	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_US_CHMODE_AUTO /;"	d
AT91C_US_CHMODE_LOCAL	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_US_CHMODE_LOCAL /;"	d
AT91C_US_CHMODE_LOCAL	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_US_CHMODE_LOCAL /;"	d
AT91C_US_CHMODE_LOCAL	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_US_CHMODE_LOCAL /;"	d
AT91C_US_CHMODE_LOCAL	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_US_CHMODE_LOCAL /;"	d
AT91C_US_CHMODE_LOCAL	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_US_CHMODE_LOCAL /;"	d
AT91C_US_CHMODE_LOCAL	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_US_CHMODE_LOCAL /;"	d
AT91C_US_CHMODE_LOCAL	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_US_CHMODE_LOCAL /;"	d
AT91C_US_CHMODE_LOCAL	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_US_CHMODE_LOCAL /;"	d
AT91C_US_CHMODE_NORMAL	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_US_CHMODE_NORMAL /;"	d
AT91C_US_CHMODE_NORMAL	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_US_CHMODE_NORMAL /;"	d
AT91C_US_CHMODE_NORMAL	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_US_CHMODE_NORMAL /;"	d
AT91C_US_CHMODE_NORMAL	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_US_CHMODE_NORMAL /;"	d
AT91C_US_CHMODE_NORMAL	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_US_CHMODE_NORMAL /;"	d
AT91C_US_CHMODE_NORMAL	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_US_CHMODE_NORMAL /;"	d
AT91C_US_CHMODE_NORMAL	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_US_CHMODE_NORMAL /;"	d
AT91C_US_CHMODE_NORMAL	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_US_CHMODE_NORMAL /;"	d
AT91C_US_CHMODE_REMOTE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_US_CHMODE_REMOTE /;"	d
AT91C_US_CHMODE_REMOTE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_US_CHMODE_REMOTE /;"	d
AT91C_US_CHMODE_REMOTE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_US_CHMODE_REMOTE /;"	d
AT91C_US_CHMODE_REMOTE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_US_CHMODE_REMOTE /;"	d
AT91C_US_CHMODE_REMOTE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_US_CHMODE_REMOTE /;"	d
AT91C_US_CHMODE_REMOTE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_US_CHMODE_REMOTE /;"	d
AT91C_US_CHMODE_REMOTE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_US_CHMODE_REMOTE /;"	d
AT91C_US_CHMODE_REMOTE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_US_CHMODE_REMOTE /;"	d
AT91C_US_CHRL	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_US_CHRL /;"	d
AT91C_US_CHRL	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_US_CHRL /;"	d
AT91C_US_CHRL	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_US_CHRL /;"	d
AT91C_US_CHRL	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_US_CHRL /;"	d
AT91C_US_CHRL	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_US_CHRL /;"	d
AT91C_US_CHRL	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_US_CHRL /;"	d
AT91C_US_CHRL	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_US_CHRL /;"	d
AT91C_US_CHRL	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_US_CHRL /;"	d
AT91C_US_CHRL_5_BITS	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_US_CHRL_5_BITS /;"	d
AT91C_US_CHRL_5_BITS	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_US_CHRL_5_BITS /;"	d
AT91C_US_CHRL_5_BITS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_US_CHRL_5_BITS /;"	d
AT91C_US_CHRL_5_BITS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_US_CHRL_5_BITS /;"	d
AT91C_US_CHRL_5_BITS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_US_CHRL_5_BITS /;"	d
AT91C_US_CHRL_5_BITS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_US_CHRL_5_BITS /;"	d
AT91C_US_CHRL_5_BITS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_US_CHRL_5_BITS /;"	d
AT91C_US_CHRL_5_BITS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_US_CHRL_5_BITS /;"	d
AT91C_US_CHRL_6_BITS	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_US_CHRL_6_BITS /;"	d
AT91C_US_CHRL_6_BITS	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_US_CHRL_6_BITS /;"	d
AT91C_US_CHRL_6_BITS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_US_CHRL_6_BITS /;"	d
AT91C_US_CHRL_6_BITS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_US_CHRL_6_BITS /;"	d
AT91C_US_CHRL_6_BITS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_US_CHRL_6_BITS /;"	d
AT91C_US_CHRL_6_BITS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_US_CHRL_6_BITS /;"	d
AT91C_US_CHRL_6_BITS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_US_CHRL_6_BITS /;"	d
AT91C_US_CHRL_6_BITS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_US_CHRL_6_BITS /;"	d
AT91C_US_CHRL_7_BITS	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_US_CHRL_7_BITS /;"	d
AT91C_US_CHRL_7_BITS	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_US_CHRL_7_BITS /;"	d
AT91C_US_CHRL_7_BITS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_US_CHRL_7_BITS /;"	d
AT91C_US_CHRL_7_BITS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_US_CHRL_7_BITS /;"	d
AT91C_US_CHRL_7_BITS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_US_CHRL_7_BITS /;"	d
AT91C_US_CHRL_7_BITS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_US_CHRL_7_BITS /;"	d
AT91C_US_CHRL_7_BITS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_US_CHRL_7_BITS /;"	d
AT91C_US_CHRL_7_BITS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_US_CHRL_7_BITS /;"	d
AT91C_US_CHRL_8_BITS	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_US_CHRL_8_BITS /;"	d
AT91C_US_CHRL_8_BITS	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_US_CHRL_8_BITS /;"	d
AT91C_US_CHRL_8_BITS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_US_CHRL_8_BITS /;"	d
AT91C_US_CHRL_8_BITS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_US_CHRL_8_BITS /;"	d
AT91C_US_CHRL_8_BITS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_US_CHRL_8_BITS /;"	d
AT91C_US_CHRL_8_BITS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_US_CHRL_8_BITS /;"	d
AT91C_US_CHRL_8_BITS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_US_CHRL_8_BITS /;"	d
AT91C_US_CHRL_8_BITS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_US_CHRL_8_BITS /;"	d
AT91C_US_CKLO	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_US_CKLO /;"	d
AT91C_US_CKLO	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_US_CKLO /;"	d
AT91C_US_CKLO	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_US_CKLO /;"	d
AT91C_US_CKLO	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_US_CKLO /;"	d
AT91C_US_CKLO	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_US_CKLO /;"	d
AT91C_US_CKLO	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_US_CKLO /;"	d
AT91C_US_CKLO	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_US_CKLO /;"	d
AT91C_US_CKLO	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_US_CKLO /;"	d
AT91C_US_CLKS	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_US_CLKS /;"	d
AT91C_US_CLKS	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_US_CLKS /;"	d
AT91C_US_CLKS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_US_CLKS /;"	d
AT91C_US_CLKS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_US_CLKS /;"	d
AT91C_US_CLKS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_US_CLKS /;"	d
AT91C_US_CLKS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_US_CLKS /;"	d
AT91C_US_CLKS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_US_CLKS /;"	d
AT91C_US_CLKS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_US_CLKS /;"	d
AT91C_US_CLKS_CLOCK	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_US_CLKS_CLOCK /;"	d
AT91C_US_CLKS_CLOCK	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_US_CLKS_CLOCK /;"	d
AT91C_US_CLKS_CLOCK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_US_CLKS_CLOCK /;"	d
AT91C_US_CLKS_CLOCK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_US_CLKS_CLOCK /;"	d
AT91C_US_CLKS_CLOCK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_US_CLKS_CLOCK /;"	d
AT91C_US_CLKS_CLOCK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_US_CLKS_CLOCK /;"	d
AT91C_US_CLKS_CLOCK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_US_CLKS_CLOCK /;"	d
AT91C_US_CLKS_CLOCK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_US_CLKS_CLOCK /;"	d
AT91C_US_CLKS_EXT	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_US_CLKS_EXT /;"	d
AT91C_US_CLKS_EXT	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_US_CLKS_EXT /;"	d
AT91C_US_CLKS_EXT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_US_CLKS_EXT /;"	d
AT91C_US_CLKS_EXT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_US_CLKS_EXT /;"	d
AT91C_US_CLKS_EXT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_US_CLKS_EXT /;"	d
AT91C_US_CLKS_EXT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_US_CLKS_EXT /;"	d
AT91C_US_CLKS_EXT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_US_CLKS_EXT /;"	d
AT91C_US_CLKS_EXT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_US_CLKS_EXT /;"	d
AT91C_US_CLKS_FDIV1	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_US_CLKS_FDIV1 /;"	d
AT91C_US_CLKS_FDIV1	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_US_CLKS_FDIV1 /;"	d
AT91C_US_CLKS_FDIV1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_US_CLKS_FDIV1 /;"	d
AT91C_US_CLKS_FDIV1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_US_CLKS_FDIV1 /;"	d
AT91C_US_CLKS_FDIV1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_US_CLKS_FDIV1 /;"	d
AT91C_US_CLKS_FDIV1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_US_CLKS_FDIV1 /;"	d
AT91C_US_CLKS_FDIV1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_US_CLKS_FDIV1 /;"	d
AT91C_US_CLKS_FDIV1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_US_CLKS_FDIV1 /;"	d
AT91C_US_CLKS_SLOW	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_US_CLKS_SLOW /;"	d
AT91C_US_CLKS_SLOW	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_US_CLKS_SLOW /;"	d
AT91C_US_CLKS_SLOW	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_US_CLKS_SLOW /;"	d
AT91C_US_CLKS_SLOW	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_US_CLKS_SLOW /;"	d
AT91C_US_CLKS_SLOW	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_US_CLKS_SLOW /;"	d
AT91C_US_CLKS_SLOW	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_US_CLKS_SLOW /;"	d
AT91C_US_CLKS_SLOW	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_US_CLKS_SLOW /;"	d
AT91C_US_CLKS_SLOW	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_US_CLKS_SLOW /;"	d
AT91C_US_COMM_RX	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_US_COMM_RX /;"	d
AT91C_US_COMM_RX	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_US_COMM_RX /;"	d
AT91C_US_COMM_RX	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_US_COMM_RX /;"	d
AT91C_US_COMM_RX	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_US_COMM_RX /;"	d
AT91C_US_COMM_RX	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_US_COMM_RX /;"	d
AT91C_US_COMM_RX	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_US_COMM_RX /;"	d
AT91C_US_COMM_RX	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_US_COMM_RX /;"	d
AT91C_US_COMM_RX	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_US_COMM_RX /;"	d
AT91C_US_COMM_TX	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_US_COMM_TX /;"	d
AT91C_US_COMM_TX	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_US_COMM_TX /;"	d
AT91C_US_COMM_TX	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_US_COMM_TX /;"	d
AT91C_US_COMM_TX	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_US_COMM_TX /;"	d
AT91C_US_COMM_TX	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_US_COMM_TX /;"	d
AT91C_US_COMM_TX	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_US_COMM_TX /;"	d
AT91C_US_COMM_TX	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_US_COMM_TX /;"	d
AT91C_US_COMM_TX	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_US_COMM_TX /;"	d
AT91C_US_CTS	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_US_CTS /;"	d
AT91C_US_CTS	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_US_CTS /;"	d
AT91C_US_CTS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_US_CTS /;"	d
AT91C_US_CTS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_US_CTS /;"	d
AT91C_US_CTS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_US_CTS /;"	d
AT91C_US_CTS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_US_CTS /;"	d
AT91C_US_CTS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_US_CTS /;"	d
AT91C_US_CTS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_US_CTS /;"	d
AT91C_US_CTSIC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_US_CTSIC /;"	d
AT91C_US_CTSIC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_US_CTSIC /;"	d
AT91C_US_CTSIC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_US_CTSIC /;"	d
AT91C_US_CTSIC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_US_CTSIC /;"	d
AT91C_US_CTSIC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_US_CTSIC /;"	d
AT91C_US_CTSIC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_US_CTSIC /;"	d
AT91C_US_CTSIC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_US_CTSIC /;"	d
AT91C_US_CTSIC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_US_CTSIC /;"	d
AT91C_US_DCD	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_US_DCD /;"	d
AT91C_US_DCD	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_US_DCD /;"	d
AT91C_US_DCD	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_US_DCD /;"	d
AT91C_US_DCD	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_US_DCD /;"	d
AT91C_US_DCD	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_US_DCD /;"	d
AT91C_US_DCD	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_US_DCD /;"	d
AT91C_US_DCD	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_US_DCD /;"	d
AT91C_US_DCD	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_US_DCD /;"	d
AT91C_US_DCDIC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_US_DCDIC /;"	d
AT91C_US_DCDIC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_US_DCDIC /;"	d
AT91C_US_DCDIC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_US_DCDIC /;"	d
AT91C_US_DCDIC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_US_DCDIC /;"	d
AT91C_US_DCDIC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_US_DCDIC /;"	d
AT91C_US_DCDIC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_US_DCDIC /;"	d
AT91C_US_DCDIC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_US_DCDIC /;"	d
AT91C_US_DCDIC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_US_DCDIC /;"	d
AT91C_US_DSNACK	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_US_DSNACK /;"	d
AT91C_US_DSNACK	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_US_DSNACK /;"	d
AT91C_US_DSNACK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_US_DSNACK /;"	d
AT91C_US_DSNACK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_US_DSNACK /;"	d
AT91C_US_DSNACK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_US_DSNACK /;"	d
AT91C_US_DSNACK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_US_DSNACK /;"	d
AT91C_US_DSNACK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_US_DSNACK /;"	d
AT91C_US_DSNACK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_US_DSNACK /;"	d
AT91C_US_DSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_US_DSR /;"	d
AT91C_US_DSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_US_DSR /;"	d
AT91C_US_DSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_US_DSR /;"	d
AT91C_US_DSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_US_DSR /;"	d
AT91C_US_DSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_US_DSR /;"	d
AT91C_US_DSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_US_DSR /;"	d
AT91C_US_DSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_US_DSR /;"	d
AT91C_US_DSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_US_DSR /;"	d
AT91C_US_DSRIC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_US_DSRIC /;"	d
AT91C_US_DSRIC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_US_DSRIC /;"	d
AT91C_US_DSRIC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_US_DSRIC /;"	d
AT91C_US_DSRIC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_US_DSRIC /;"	d
AT91C_US_DSRIC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_US_DSRIC /;"	d
AT91C_US_DSRIC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_US_DSRIC /;"	d
AT91C_US_DSRIC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_US_DSRIC /;"	d
AT91C_US_DSRIC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_US_DSRIC /;"	d
AT91C_US_DTRDIS	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_US_DTRDIS /;"	d
AT91C_US_DTRDIS	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_US_DTRDIS /;"	d
AT91C_US_DTRDIS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_US_DTRDIS /;"	d
AT91C_US_DTRDIS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_US_DTRDIS /;"	d
AT91C_US_DTRDIS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_US_DTRDIS /;"	d
AT91C_US_DTRDIS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_US_DTRDIS /;"	d
AT91C_US_DTRDIS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_US_DTRDIS /;"	d
AT91C_US_DTRDIS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_US_DTRDIS /;"	d
AT91C_US_DTREN	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_US_DTREN /;"	d
AT91C_US_DTREN	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_US_DTREN /;"	d
AT91C_US_DTREN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_US_DTREN /;"	d
AT91C_US_DTREN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_US_DTREN /;"	d
AT91C_US_DTREN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_US_DTREN /;"	d
AT91C_US_DTREN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_US_DTREN /;"	d
AT91C_US_DTREN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_US_DTREN /;"	d
AT91C_US_DTREN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_US_DTREN /;"	d
AT91C_US_ENDRX	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_US_ENDRX /;"	d
AT91C_US_ENDRX	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_US_ENDRX /;"	d
AT91C_US_ENDRX	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_US_ENDRX /;"	d
AT91C_US_ENDRX	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_US_ENDRX /;"	d
AT91C_US_ENDRX	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_US_ENDRX /;"	d
AT91C_US_ENDRX	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_US_ENDRX /;"	d
AT91C_US_ENDRX	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_US_ENDRX /;"	d
AT91C_US_ENDRX	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_US_ENDRX /;"	d
AT91C_US_ENDTX	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_US_ENDTX /;"	d
AT91C_US_ENDTX	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_US_ENDTX /;"	d
AT91C_US_ENDTX	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_US_ENDTX /;"	d
AT91C_US_ENDTX	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_US_ENDTX /;"	d
AT91C_US_ENDTX	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_US_ENDTX /;"	d
AT91C_US_ENDTX	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_US_ENDTX /;"	d
AT91C_US_ENDTX	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_US_ENDTX /;"	d
AT91C_US_ENDTX	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_US_ENDTX /;"	d
AT91C_US_FILTER	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_US_FILTER /;"	d
AT91C_US_FILTER	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_US_FILTER /;"	d
AT91C_US_FILTER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_US_FILTER /;"	d
AT91C_US_FILTER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_US_FILTER /;"	d
AT91C_US_FILTER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_US_FILTER /;"	d
AT91C_US_FILTER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_US_FILTER /;"	d
AT91C_US_FILTER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_US_FILTER /;"	d
AT91C_US_FILTER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_US_FILTER /;"	d
AT91C_US_FORCE_NTRST	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_US_FORCE_NTRST /;"	d
AT91C_US_FORCE_NTRST	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_US_FORCE_NTRST /;"	d
AT91C_US_FORCE_NTRST	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_US_FORCE_NTRST /;"	d
AT91C_US_FORCE_NTRST	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_US_FORCE_NTRST /;"	d
AT91C_US_FORCE_NTRST	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_US_FORCE_NTRST /;"	d
AT91C_US_FORCE_NTRST	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_US_FORCE_NTRST /;"	d
AT91C_US_FORCE_NTRST	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_US_FORCE_NTRST /;"	d
AT91C_US_FORCE_NTRST	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_US_FORCE_NTRST /;"	d
AT91C_US_FRAME	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_US_FRAME /;"	d
AT91C_US_FRAME	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_US_FRAME /;"	d
AT91C_US_FRAME	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_US_FRAME /;"	d
AT91C_US_FRAME	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_US_FRAME /;"	d
AT91C_US_FRAME	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_US_FRAME /;"	d
AT91C_US_FRAME	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_US_FRAME /;"	d
AT91C_US_FRAME	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_US_FRAME /;"	d
AT91C_US_FRAME	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_US_FRAME /;"	d
AT91C_US_INACK	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_US_INACK /;"	d
AT91C_US_INACK	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_US_INACK /;"	d
AT91C_US_INACK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_US_INACK /;"	d
AT91C_US_INACK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_US_INACK /;"	d
AT91C_US_INACK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_US_INACK /;"	d
AT91C_US_INACK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_US_INACK /;"	d
AT91C_US_INACK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_US_INACK /;"	d
AT91C_US_INACK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_US_INACK /;"	d
AT91C_US_ISO_READER_MODE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^#define AT91C_US_ISO_READER_MODE /;"	d
AT91C_US_ISO_READER_MODE	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^#define AT91C_US_ISO_READER_MODE /;"	d
AT91C_US_ISO_READER_MODE	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^#define AT91C_US_ISO_READER_MODE /;"	d
AT91C_US_ISO_READER_MODE	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^#define AT91C_US_ISO_READER_MODE /;"	d
AT91C_US_ITERATION	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_US_ITERATION /;"	d
AT91C_US_ITERATION	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_US_ITERATION /;"	d
AT91C_US_ITERATION	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_US_ITERATION /;"	d
AT91C_US_ITERATION	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_US_ITERATION /;"	d
AT91C_US_ITERATION	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_US_ITERATION /;"	d
AT91C_US_ITERATION	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_US_ITERATION /;"	d
AT91C_US_ITERATION	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_US_ITERATION /;"	d
AT91C_US_ITERATION	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_US_ITERATION /;"	d
AT91C_US_MAX_ITER	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_US_MAX_ITER /;"	d
AT91C_US_MAX_ITER	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_US_MAX_ITER /;"	d
AT91C_US_MAX_ITER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_US_MAX_ITER /;"	d
AT91C_US_MAX_ITER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_US_MAX_ITER /;"	d
AT91C_US_MAX_ITER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_US_MAX_ITER /;"	d
AT91C_US_MAX_ITER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_US_MAX_ITER /;"	d
AT91C_US_MAX_ITER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_US_MAX_ITER /;"	d
AT91C_US_MAX_ITER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_US_MAX_ITER /;"	d
AT91C_US_MODE9	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_US_MODE9 /;"	d
AT91C_US_MODE9	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_US_MODE9 /;"	d
AT91C_US_MODE9	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_US_MODE9 /;"	d
AT91C_US_MODE9	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_US_MODE9 /;"	d
AT91C_US_MODE9	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_US_MODE9 /;"	d
AT91C_US_MODE9	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_US_MODE9 /;"	d
AT91C_US_MODE9	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_US_MODE9 /;"	d
AT91C_US_MODE9	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_US_MODE9 /;"	d
AT91C_US_MSBF	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_US_MSBF /;"	d
AT91C_US_MSBF	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_US_MSBF /;"	d
AT91C_US_MSBF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_US_MSBF /;"	d
AT91C_US_MSBF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_US_MSBF /;"	d
AT91C_US_MSBF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_US_MSBF /;"	d
AT91C_US_MSBF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_US_MSBF /;"	d
AT91C_US_MSBF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_US_MSBF /;"	d
AT91C_US_MSBF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_US_MSBF /;"	d
AT91C_US_NACK	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_US_NACK /;"	d
AT91C_US_NACK	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_US_NACK /;"	d
AT91C_US_NACK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_US_NACK /;"	d
AT91C_US_NACK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_US_NACK /;"	d
AT91C_US_NACK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_US_NACK /;"	d
AT91C_US_NACK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_US_NACK /;"	d
AT91C_US_NACK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_US_NACK /;"	d
AT91C_US_NACK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_US_NACK /;"	d
AT91C_US_NBSTOP	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_US_NBSTOP /;"	d
AT91C_US_NBSTOP	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_US_NBSTOP /;"	d
AT91C_US_NBSTOP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_US_NBSTOP /;"	d
AT91C_US_NBSTOP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_US_NBSTOP /;"	d
AT91C_US_NBSTOP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_US_NBSTOP /;"	d
AT91C_US_NBSTOP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_US_NBSTOP /;"	d
AT91C_US_NBSTOP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_US_NBSTOP /;"	d
AT91C_US_NBSTOP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_US_NBSTOP /;"	d
AT91C_US_NBSTOP_15_BIT	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_US_NBSTOP_15_BIT /;"	d
AT91C_US_NBSTOP_15_BIT	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_US_NBSTOP_15_BIT /;"	d
AT91C_US_NBSTOP_15_BIT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_US_NBSTOP_15_BIT /;"	d
AT91C_US_NBSTOP_15_BIT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_US_NBSTOP_15_BIT /;"	d
AT91C_US_NBSTOP_15_BIT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_US_NBSTOP_15_BIT /;"	d
AT91C_US_NBSTOP_15_BIT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_US_NBSTOP_15_BIT /;"	d
AT91C_US_NBSTOP_15_BIT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_US_NBSTOP_15_BIT /;"	d
AT91C_US_NBSTOP_15_BIT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_US_NBSTOP_15_BIT /;"	d
AT91C_US_NBSTOP_1_BIT	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_US_NBSTOP_1_BIT /;"	d
AT91C_US_NBSTOP_1_BIT	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_US_NBSTOP_1_BIT /;"	d
AT91C_US_NBSTOP_1_BIT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_US_NBSTOP_1_BIT /;"	d
AT91C_US_NBSTOP_1_BIT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_US_NBSTOP_1_BIT /;"	d
AT91C_US_NBSTOP_1_BIT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_US_NBSTOP_1_BIT /;"	d
AT91C_US_NBSTOP_1_BIT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_US_NBSTOP_1_BIT /;"	d
AT91C_US_NBSTOP_1_BIT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_US_NBSTOP_1_BIT /;"	d
AT91C_US_NBSTOP_1_BIT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_US_NBSTOP_1_BIT /;"	d
AT91C_US_NBSTOP_2_BIT	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_US_NBSTOP_2_BIT /;"	d
AT91C_US_NBSTOP_2_BIT	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_US_NBSTOP_2_BIT /;"	d
AT91C_US_NBSTOP_2_BIT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_US_NBSTOP_2_BIT /;"	d
AT91C_US_NBSTOP_2_BIT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_US_NBSTOP_2_BIT /;"	d
AT91C_US_NBSTOP_2_BIT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_US_NBSTOP_2_BIT /;"	d
AT91C_US_NBSTOP_2_BIT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_US_NBSTOP_2_BIT /;"	d
AT91C_US_NBSTOP_2_BIT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_US_NBSTOP_2_BIT /;"	d
AT91C_US_NBSTOP_2_BIT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_US_NBSTOP_2_BIT /;"	d
AT91C_US_OVER	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_US_OVER /;"	d
AT91C_US_OVER	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_US_OVER /;"	d
AT91C_US_OVER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_US_OVER /;"	d
AT91C_US_OVER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_US_OVER /;"	d
AT91C_US_OVER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_US_OVER /;"	d
AT91C_US_OVER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_US_OVER /;"	d
AT91C_US_OVER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_US_OVER /;"	d
AT91C_US_OVER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_US_OVER /;"	d
AT91C_US_OVRE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_US_OVRE /;"	d
AT91C_US_OVRE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_US_OVRE /;"	d
AT91C_US_OVRE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_US_OVRE /;"	d
AT91C_US_OVRE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_US_OVRE /;"	d
AT91C_US_OVRE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_US_OVRE /;"	d
AT91C_US_OVRE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_US_OVRE /;"	d
AT91C_US_OVRE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_US_OVRE /;"	d
AT91C_US_OVRE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_US_OVRE /;"	d
AT91C_US_PAR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_US_PAR /;"	d
AT91C_US_PAR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_US_PAR /;"	d
AT91C_US_PAR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_US_PAR /;"	d
AT91C_US_PAR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_US_PAR /;"	d
AT91C_US_PAR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_US_PAR /;"	d
AT91C_US_PAR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_US_PAR /;"	d
AT91C_US_PAR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_US_PAR /;"	d
AT91C_US_PAR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_US_PAR /;"	d
AT91C_US_PARE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_US_PARE /;"	d
AT91C_US_PARE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_US_PARE /;"	d
AT91C_US_PARE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_US_PARE /;"	d
AT91C_US_PARE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_US_PARE /;"	d
AT91C_US_PARE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_US_PARE /;"	d
AT91C_US_PARE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_US_PARE /;"	d
AT91C_US_PARE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_US_PARE /;"	d
AT91C_US_PARE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_US_PARE /;"	d
AT91C_US_PAR_EVEN	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_US_PAR_EVEN /;"	d
AT91C_US_PAR_EVEN	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_US_PAR_EVEN /;"	d
AT91C_US_PAR_EVEN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_US_PAR_EVEN /;"	d
AT91C_US_PAR_EVEN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_US_PAR_EVEN /;"	d
AT91C_US_PAR_EVEN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_US_PAR_EVEN /;"	d
AT91C_US_PAR_EVEN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_US_PAR_EVEN /;"	d
AT91C_US_PAR_EVEN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_US_PAR_EVEN /;"	d
AT91C_US_PAR_EVEN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_US_PAR_EVEN /;"	d
AT91C_US_PAR_MARK	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_US_PAR_MARK /;"	d
AT91C_US_PAR_MARK	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_US_PAR_MARK /;"	d
AT91C_US_PAR_MARK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_US_PAR_MARK /;"	d
AT91C_US_PAR_MARK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_US_PAR_MARK /;"	d
AT91C_US_PAR_MARK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_US_PAR_MARK /;"	d
AT91C_US_PAR_MARK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_US_PAR_MARK /;"	d
AT91C_US_PAR_MARK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_US_PAR_MARK /;"	d
AT91C_US_PAR_MARK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_US_PAR_MARK /;"	d
AT91C_US_PAR_MULTI_DROP	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_US_PAR_MULTI_DROP /;"	d
AT91C_US_PAR_MULTI_DROP	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_US_PAR_MULTI_DROP /;"	d
AT91C_US_PAR_MULTI_DROP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_US_PAR_MULTI_DROP /;"	d
AT91C_US_PAR_MULTI_DROP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_US_PAR_MULTI_DROP /;"	d
AT91C_US_PAR_MULTI_DROP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_US_PAR_MULTI_DROP /;"	d
AT91C_US_PAR_MULTI_DROP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_US_PAR_MULTI_DROP /;"	d
AT91C_US_PAR_MULTI_DROP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_US_PAR_MULTI_DROP /;"	d
AT91C_US_PAR_MULTI_DROP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_US_PAR_MULTI_DROP /;"	d
AT91C_US_PAR_NONE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_US_PAR_NONE /;"	d
AT91C_US_PAR_NONE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_US_PAR_NONE /;"	d
AT91C_US_PAR_NONE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_US_PAR_NONE /;"	d
AT91C_US_PAR_NONE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_US_PAR_NONE /;"	d
AT91C_US_PAR_NONE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_US_PAR_NONE /;"	d
AT91C_US_PAR_NONE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_US_PAR_NONE /;"	d
AT91C_US_PAR_NONE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_US_PAR_NONE /;"	d
AT91C_US_PAR_NONE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_US_PAR_NONE /;"	d
AT91C_US_PAR_ODD	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_US_PAR_ODD /;"	d
AT91C_US_PAR_ODD	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_US_PAR_ODD /;"	d
AT91C_US_PAR_ODD	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_US_PAR_ODD /;"	d
AT91C_US_PAR_ODD	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_US_PAR_ODD /;"	d
AT91C_US_PAR_ODD	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_US_PAR_ODD /;"	d
AT91C_US_PAR_ODD	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_US_PAR_ODD /;"	d
AT91C_US_PAR_ODD	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_US_PAR_ODD /;"	d
AT91C_US_PAR_ODD	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_US_PAR_ODD /;"	d
AT91C_US_PAR_SPACE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_US_PAR_SPACE /;"	d
AT91C_US_PAR_SPACE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_US_PAR_SPACE /;"	d
AT91C_US_PAR_SPACE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_US_PAR_SPACE /;"	d
AT91C_US_PAR_SPACE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_US_PAR_SPACE /;"	d
AT91C_US_PAR_SPACE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_US_PAR_SPACE /;"	d
AT91C_US_PAR_SPACE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_US_PAR_SPACE /;"	d
AT91C_US_PAR_SPACE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_US_PAR_SPACE /;"	d
AT91C_US_PAR_SPACE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_US_PAR_SPACE /;"	d
AT91C_US_RETTO	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_US_RETTO /;"	d
AT91C_US_RETTO	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_US_RETTO /;"	d
AT91C_US_RETTO	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_US_RETTO /;"	d
AT91C_US_RETTO	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_US_RETTO /;"	d
AT91C_US_RETTO	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_US_RETTO /;"	d
AT91C_US_RETTO	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_US_RETTO /;"	d
AT91C_US_RETTO	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_US_RETTO /;"	d
AT91C_US_RETTO	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_US_RETTO /;"	d
AT91C_US_RI	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_US_RI /;"	d
AT91C_US_RI	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_US_RI /;"	d
AT91C_US_RI	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_US_RI /;"	d
AT91C_US_RI	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_US_RI /;"	d
AT91C_US_RI	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_US_RI /;"	d
AT91C_US_RI	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_US_RI /;"	d
AT91C_US_RI	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_US_RI /;"	d
AT91C_US_RI	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_US_RI /;"	d
AT91C_US_RIIC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_US_RIIC /;"	d
AT91C_US_RIIC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_US_RIIC /;"	d
AT91C_US_RIIC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_US_RIIC /;"	d
AT91C_US_RIIC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_US_RIIC /;"	d
AT91C_US_RIIC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_US_RIIC /;"	d
AT91C_US_RIIC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_US_RIIC /;"	d
AT91C_US_RIIC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_US_RIIC /;"	d
AT91C_US_RIIC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_US_RIIC /;"	d
AT91C_US_RSTIT	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_US_RSTIT /;"	d
AT91C_US_RSTIT	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_US_RSTIT /;"	d
AT91C_US_RSTIT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_US_RSTIT /;"	d
AT91C_US_RSTIT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_US_RSTIT /;"	d
AT91C_US_RSTIT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_US_RSTIT /;"	d
AT91C_US_RSTIT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_US_RSTIT /;"	d
AT91C_US_RSTIT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_US_RSTIT /;"	d
AT91C_US_RSTIT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_US_RSTIT /;"	d
AT91C_US_RSTNACK	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_US_RSTNACK /;"	d
AT91C_US_RSTNACK	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_US_RSTNACK /;"	d
AT91C_US_RSTNACK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_US_RSTNACK /;"	d
AT91C_US_RSTNACK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_US_RSTNACK /;"	d
AT91C_US_RSTNACK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_US_RSTNACK /;"	d
AT91C_US_RSTNACK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_US_RSTNACK /;"	d
AT91C_US_RSTNACK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_US_RSTNACK /;"	d
AT91C_US_RSTNACK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_US_RSTNACK /;"	d
AT91C_US_RSTRX	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_US_RSTRX /;"	d
AT91C_US_RSTRX	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_US_RSTRX /;"	d
AT91C_US_RSTRX	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_US_RSTRX /;"	d
AT91C_US_RSTRX	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_US_RSTRX /;"	d
AT91C_US_RSTRX	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_US_RSTRX /;"	d
AT91C_US_RSTRX	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_US_RSTRX /;"	d
AT91C_US_RSTRX	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_US_RSTRX /;"	d
AT91C_US_RSTRX	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_US_RSTRX /;"	d
AT91C_US_RSTSTA	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_US_RSTSTA /;"	d
AT91C_US_RSTSTA	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_US_RSTSTA /;"	d
AT91C_US_RSTSTA	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_US_RSTSTA /;"	d
AT91C_US_RSTSTA	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_US_RSTSTA /;"	d
AT91C_US_RSTSTA	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_US_RSTSTA /;"	d
AT91C_US_RSTSTA	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_US_RSTSTA /;"	d
AT91C_US_RSTSTA	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_US_RSTSTA /;"	d
AT91C_US_RSTSTA	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_US_RSTSTA /;"	d
AT91C_US_RSTTX	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_US_RSTTX /;"	d
AT91C_US_RSTTX	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_US_RSTTX /;"	d
AT91C_US_RSTTX	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_US_RSTTX /;"	d
AT91C_US_RSTTX	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_US_RSTTX /;"	d
AT91C_US_RSTTX	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_US_RSTTX /;"	d
AT91C_US_RSTTX	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_US_RSTTX /;"	d
AT91C_US_RSTTX	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_US_RSTTX /;"	d
AT91C_US_RSTTX	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_US_RSTTX /;"	d
AT91C_US_RTSDIS	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_US_RTSDIS /;"	d
AT91C_US_RTSDIS	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_US_RTSDIS /;"	d
AT91C_US_RTSDIS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_US_RTSDIS /;"	d
AT91C_US_RTSDIS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_US_RTSDIS /;"	d
AT91C_US_RTSDIS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_US_RTSDIS /;"	d
AT91C_US_RTSDIS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_US_RTSDIS /;"	d
AT91C_US_RTSDIS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_US_RTSDIS /;"	d
AT91C_US_RTSDIS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_US_RTSDIS /;"	d
AT91C_US_RTSEN	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_US_RTSEN /;"	d
AT91C_US_RTSEN	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_US_RTSEN /;"	d
AT91C_US_RTSEN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_US_RTSEN /;"	d
AT91C_US_RTSEN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_US_RTSEN /;"	d
AT91C_US_RTSEN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_US_RTSEN /;"	d
AT91C_US_RTSEN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_US_RTSEN /;"	d
AT91C_US_RTSEN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_US_RTSEN /;"	d
AT91C_US_RTSEN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_US_RTSEN /;"	d
AT91C_US_RXBRK	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_US_RXBRK /;"	d
AT91C_US_RXBRK	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_US_RXBRK /;"	d
AT91C_US_RXBRK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_US_RXBRK /;"	d
AT91C_US_RXBRK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_US_RXBRK /;"	d
AT91C_US_RXBRK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_US_RXBRK /;"	d
AT91C_US_RXBRK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_US_RXBRK /;"	d
AT91C_US_RXBRK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_US_RXBRK /;"	d
AT91C_US_RXBRK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_US_RXBRK /;"	d
AT91C_US_RXBUFF	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_US_RXBUFF /;"	d
AT91C_US_RXBUFF	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_US_RXBUFF /;"	d
AT91C_US_RXBUFF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_US_RXBUFF /;"	d
AT91C_US_RXBUFF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_US_RXBUFF /;"	d
AT91C_US_RXBUFF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_US_RXBUFF /;"	d
AT91C_US_RXBUFF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_US_RXBUFF /;"	d
AT91C_US_RXBUFF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_US_RXBUFF /;"	d
AT91C_US_RXBUFF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_US_RXBUFF /;"	d
AT91C_US_RXDIS	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_US_RXDIS /;"	d
AT91C_US_RXDIS	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_US_RXDIS /;"	d
AT91C_US_RXDIS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_US_RXDIS /;"	d
AT91C_US_RXDIS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_US_RXDIS /;"	d
AT91C_US_RXDIS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_US_RXDIS /;"	d
AT91C_US_RXDIS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_US_RXDIS /;"	d
AT91C_US_RXDIS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_US_RXDIS /;"	d
AT91C_US_RXDIS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_US_RXDIS /;"	d
AT91C_US_RXEN	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_US_RXEN /;"	d
AT91C_US_RXEN	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_US_RXEN /;"	d
AT91C_US_RXEN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_US_RXEN /;"	d
AT91C_US_RXEN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_US_RXEN /;"	d
AT91C_US_RXEN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_US_RXEN /;"	d
AT91C_US_RXEN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_US_RXEN /;"	d
AT91C_US_RXEN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_US_RXEN /;"	d
AT91C_US_RXEN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_US_RXEN /;"	d
AT91C_US_RXRDY	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_US_RXRDY /;"	d
AT91C_US_RXRDY	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_US_RXRDY /;"	d
AT91C_US_RXRDY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_US_RXRDY /;"	d
AT91C_US_RXRDY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_US_RXRDY /;"	d
AT91C_US_RXRDY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_US_RXRDY /;"	d
AT91C_US_RXRDY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_US_RXRDY /;"	d
AT91C_US_RXRDY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_US_RXRDY /;"	d
AT91C_US_RXRDY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_US_RXRDY /;"	d
AT91C_US_SCK_USED	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^#define AT91C_US_SCK_USED /;"	d
AT91C_US_SCK_USED	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^#define AT91C_US_SCK_USED /;"	d
AT91C_US_SCK_USED	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^#define AT91C_US_SCK_USED /;"	d
AT91C_US_SCK_USED	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^#define AT91C_US_SCK_USED /;"	d
AT91C_US_SENDA	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_US_SENDA /;"	d
AT91C_US_SENDA	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_US_SENDA /;"	d
AT91C_US_SENDA	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_US_SENDA /;"	d
AT91C_US_SENDA	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_US_SENDA /;"	d
AT91C_US_SENDA	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_US_SENDA /;"	d
AT91C_US_SENDA	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_US_SENDA /;"	d
AT91C_US_SENDA	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_US_SENDA /;"	d
AT91C_US_SENDA	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_US_SENDA /;"	d
AT91C_US_STPBRK	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_US_STPBRK /;"	d
AT91C_US_STPBRK	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_US_STPBRK /;"	d
AT91C_US_STPBRK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_US_STPBRK /;"	d
AT91C_US_STPBRK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_US_STPBRK /;"	d
AT91C_US_STPBRK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_US_STPBRK /;"	d
AT91C_US_STPBRK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_US_STPBRK /;"	d
AT91C_US_STPBRK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_US_STPBRK /;"	d
AT91C_US_STPBRK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_US_STPBRK /;"	d
AT91C_US_STTBRK	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_US_STTBRK /;"	d
AT91C_US_STTBRK	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_US_STTBRK /;"	d
AT91C_US_STTBRK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_US_STTBRK /;"	d
AT91C_US_STTBRK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_US_STTBRK /;"	d
AT91C_US_STTBRK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_US_STTBRK /;"	d
AT91C_US_STTBRK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_US_STTBRK /;"	d
AT91C_US_STTBRK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_US_STTBRK /;"	d
AT91C_US_STTBRK	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_US_STTBRK /;"	d
AT91C_US_STTTO	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_US_STTTO /;"	d
AT91C_US_STTTO	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_US_STTTO /;"	d
AT91C_US_STTTO	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_US_STTTO /;"	d
AT91C_US_STTTO	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_US_STTTO /;"	d
AT91C_US_STTTO	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_US_STTTO /;"	d
AT91C_US_STTTO	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_US_STTTO /;"	d
AT91C_US_STTTO	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_US_STTTO /;"	d
AT91C_US_STTTO	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_US_STTTO /;"	d
AT91C_US_SYNC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_US_SYNC /;"	d
AT91C_US_SYNC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_US_SYNC /;"	d
AT91C_US_SYNC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_US_SYNC /;"	d
AT91C_US_SYNC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_US_SYNC /;"	d
AT91C_US_SYNC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_US_SYNC /;"	d
AT91C_US_SYNC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_US_SYNC /;"	d
AT91C_US_SYNC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_US_SYNC /;"	d
AT91C_US_SYNC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_US_SYNC /;"	d
AT91C_US_SYNC_MODE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^#define AT91C_US_SYNC_MODE /;"	d
AT91C_US_SYNC_MODE	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^#define AT91C_US_SYNC_MODE /;"	d
AT91C_US_SYNC_MODE	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^#define AT91C_US_SYNC_MODE /;"	d
AT91C_US_SYNC_MODE	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^#define AT91C_US_SYNC_MODE /;"	d
AT91C_US_TIMEOUT	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_US_TIMEOUT /;"	d
AT91C_US_TIMEOUT	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_US_TIMEOUT /;"	d
AT91C_US_TIMEOUT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_US_TIMEOUT /;"	d
AT91C_US_TIMEOUT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_US_TIMEOUT /;"	d
AT91C_US_TIMEOUT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_US_TIMEOUT /;"	d
AT91C_US_TIMEOUT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_US_TIMEOUT /;"	d
AT91C_US_TIMEOUT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_US_TIMEOUT /;"	d
AT91C_US_TIMEOUT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_US_TIMEOUT /;"	d
AT91C_US_TXBUFE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_US_TXBUFE /;"	d
AT91C_US_TXBUFE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_US_TXBUFE /;"	d
AT91C_US_TXBUFE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_US_TXBUFE /;"	d
AT91C_US_TXBUFE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_US_TXBUFE /;"	d
AT91C_US_TXBUFE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_US_TXBUFE /;"	d
AT91C_US_TXBUFE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_US_TXBUFE /;"	d
AT91C_US_TXBUFE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_US_TXBUFE /;"	d
AT91C_US_TXBUFE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_US_TXBUFE /;"	d
AT91C_US_TXDIS	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_US_TXDIS /;"	d
AT91C_US_TXDIS	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_US_TXDIS /;"	d
AT91C_US_TXDIS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_US_TXDIS /;"	d
AT91C_US_TXDIS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_US_TXDIS /;"	d
AT91C_US_TXDIS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_US_TXDIS /;"	d
AT91C_US_TXDIS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_US_TXDIS /;"	d
AT91C_US_TXDIS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_US_TXDIS /;"	d
AT91C_US_TXDIS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_US_TXDIS /;"	d
AT91C_US_TXEMPTY	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_US_TXEMPTY /;"	d
AT91C_US_TXEMPTY	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_US_TXEMPTY /;"	d
AT91C_US_TXEMPTY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_US_TXEMPTY /;"	d
AT91C_US_TXEMPTY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_US_TXEMPTY /;"	d
AT91C_US_TXEMPTY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_US_TXEMPTY /;"	d
AT91C_US_TXEMPTY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_US_TXEMPTY /;"	d
AT91C_US_TXEMPTY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_US_TXEMPTY /;"	d
AT91C_US_TXEMPTY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_US_TXEMPTY /;"	d
AT91C_US_TXEN	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_US_TXEN /;"	d
AT91C_US_TXEN	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_US_TXEN /;"	d
AT91C_US_TXEN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_US_TXEN /;"	d
AT91C_US_TXEN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_US_TXEN /;"	d
AT91C_US_TXEN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_US_TXEN /;"	d
AT91C_US_TXEN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_US_TXEN /;"	d
AT91C_US_TXEN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_US_TXEN /;"	d
AT91C_US_TXEN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_US_TXEN /;"	d
AT91C_US_TXRDY	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_US_TXRDY /;"	d
AT91C_US_TXRDY	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_US_TXRDY /;"	d
AT91C_US_TXRDY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_US_TXRDY /;"	d
AT91C_US_TXRDY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_US_TXRDY /;"	d
AT91C_US_TXRDY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_US_TXRDY /;"	d
AT91C_US_TXRDY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_US_TXRDY /;"	d
AT91C_US_TXRDY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_US_TXRDY /;"	d
AT91C_US_TXRDY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_US_TXRDY /;"	d
AT91C_US_USMODE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_US_USMODE /;"	d
AT91C_US_USMODE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_US_USMODE /;"	d
AT91C_US_USMODE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_US_USMODE /;"	d
AT91C_US_USMODE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_US_USMODE /;"	d
AT91C_US_USMODE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_US_USMODE /;"	d
AT91C_US_USMODE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_US_USMODE /;"	d
AT91C_US_USMODE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_US_USMODE /;"	d
AT91C_US_USMODE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_US_USMODE /;"	d
AT91C_US_USMODE_HWHSH	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_US_USMODE_HWHSH /;"	d
AT91C_US_USMODE_HWHSH	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_US_USMODE_HWHSH /;"	d
AT91C_US_USMODE_HWHSH	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_US_USMODE_HWHSH /;"	d
AT91C_US_USMODE_HWHSH	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_US_USMODE_HWHSH /;"	d
AT91C_US_USMODE_HWHSH	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_US_USMODE_HWHSH /;"	d
AT91C_US_USMODE_HWHSH	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_US_USMODE_HWHSH /;"	d
AT91C_US_USMODE_HWHSH	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_US_USMODE_HWHSH /;"	d
AT91C_US_USMODE_HWHSH	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_US_USMODE_HWHSH /;"	d
AT91C_US_USMODE_IRDA	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_US_USMODE_IRDA /;"	d
AT91C_US_USMODE_IRDA	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_US_USMODE_IRDA /;"	d
AT91C_US_USMODE_IRDA	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_US_USMODE_IRDA /;"	d
AT91C_US_USMODE_IRDA	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_US_USMODE_IRDA /;"	d
AT91C_US_USMODE_IRDA	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_US_USMODE_IRDA /;"	d
AT91C_US_USMODE_IRDA	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_US_USMODE_IRDA /;"	d
AT91C_US_USMODE_IRDA	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_US_USMODE_IRDA /;"	d
AT91C_US_USMODE_IRDA	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_US_USMODE_IRDA /;"	d
AT91C_US_USMODE_ISO7816_0	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_US_USMODE_ISO7816_0 /;"	d
AT91C_US_USMODE_ISO7816_0	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_US_USMODE_ISO7816_0 /;"	d
AT91C_US_USMODE_ISO7816_0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_US_USMODE_ISO7816_0 /;"	d
AT91C_US_USMODE_ISO7816_0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_US_USMODE_ISO7816_0 /;"	d
AT91C_US_USMODE_ISO7816_0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_US_USMODE_ISO7816_0 /;"	d
AT91C_US_USMODE_ISO7816_0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_US_USMODE_ISO7816_0 /;"	d
AT91C_US_USMODE_ISO7816_0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_US_USMODE_ISO7816_0 /;"	d
AT91C_US_USMODE_ISO7816_0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_US_USMODE_ISO7816_0 /;"	d
AT91C_US_USMODE_ISO7816_1	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_US_USMODE_ISO7816_1 /;"	d
AT91C_US_USMODE_ISO7816_1	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_US_USMODE_ISO7816_1 /;"	d
AT91C_US_USMODE_ISO7816_1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_US_USMODE_ISO7816_1 /;"	d
AT91C_US_USMODE_ISO7816_1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_US_USMODE_ISO7816_1 /;"	d
AT91C_US_USMODE_ISO7816_1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_US_USMODE_ISO7816_1 /;"	d
AT91C_US_USMODE_ISO7816_1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_US_USMODE_ISO7816_1 /;"	d
AT91C_US_USMODE_ISO7816_1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_US_USMODE_ISO7816_1 /;"	d
AT91C_US_USMODE_ISO7816_1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_US_USMODE_ISO7816_1 /;"	d
AT91C_US_USMODE_MODEM	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_US_USMODE_MODEM /;"	d
AT91C_US_USMODE_MODEM	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_US_USMODE_MODEM /;"	d
AT91C_US_USMODE_MODEM	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_US_USMODE_MODEM /;"	d
AT91C_US_USMODE_MODEM	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_US_USMODE_MODEM /;"	d
AT91C_US_USMODE_MODEM	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_US_USMODE_MODEM /;"	d
AT91C_US_USMODE_MODEM	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_US_USMODE_MODEM /;"	d
AT91C_US_USMODE_MODEM	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_US_USMODE_MODEM /;"	d
AT91C_US_USMODE_MODEM	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_US_USMODE_MODEM /;"	d
AT91C_US_USMODE_NORMAL	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_US_USMODE_NORMAL /;"	d
AT91C_US_USMODE_NORMAL	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_US_USMODE_NORMAL /;"	d
AT91C_US_USMODE_NORMAL	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_US_USMODE_NORMAL /;"	d
AT91C_US_USMODE_NORMAL	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_US_USMODE_NORMAL /;"	d
AT91C_US_USMODE_NORMAL	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_US_USMODE_NORMAL /;"	d
AT91C_US_USMODE_NORMAL	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_US_USMODE_NORMAL /;"	d
AT91C_US_USMODE_NORMAL	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_US_USMODE_NORMAL /;"	d
AT91C_US_USMODE_NORMAL	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_US_USMODE_NORMAL /;"	d
AT91C_US_USMODE_RS485	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_US_USMODE_RS485 /;"	d
AT91C_US_USMODE_RS485	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_US_USMODE_RS485 /;"	d
AT91C_US_USMODE_RS485	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_US_USMODE_RS485 /;"	d
AT91C_US_USMODE_RS485	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_US_USMODE_RS485 /;"	d
AT91C_US_USMODE_RS485	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_US_USMODE_RS485 /;"	d
AT91C_US_USMODE_RS485	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_US_USMODE_RS485 /;"	d
AT91C_US_USMODE_RS485	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_US_USMODE_RS485 /;"	d
AT91C_US_USMODE_RS485	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_US_USMODE_RS485 /;"	d
AT91C_US_USMODE_SWHSH	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define 	AT91C_US_USMODE_SWHSH /;"	d
AT91C_US_USMODE_SWHSH	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define 	AT91C_US_USMODE_SWHSH /;"	d
AT91C_US_USMODE_SWHSH	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define 	AT91C_US_USMODE_SWHSH /;"	d
AT91C_US_USMODE_SWHSH	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define 	AT91C_US_USMODE_SWHSH /;"	d
AT91C_US_USMODE_SWHSH	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define 	AT91C_US_USMODE_SWHSH /;"	d
AT91C_US_USMODE_SWHSH	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define 	AT91C_US_USMODE_SWHSH /;"	d
AT91C_US_USMODE_SWHSH	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define 	AT91C_US_USMODE_SWHSH /;"	d
AT91C_US_USMODE_SWHSH	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define 	AT91C_US_USMODE_SWHSH /;"	d
AT91C_VREG_MR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_VREG_MR /;"	d
AT91C_VREG_MR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_VREG_MR /;"	d
AT91C_VREG_MR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_VREG_MR /;"	d
AT91C_VREG_MR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_VREG_MR /;"	d
AT91C_VREG_MR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_VREG_MR /;"	d
AT91C_VREG_MR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_VREG_MR /;"	d
AT91C_VREG_PSTDBY	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_VREG_PSTDBY /;"	d
AT91C_VREG_PSTDBY	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_VREG_PSTDBY /;"	d
AT91C_VREG_PSTDBY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_VREG_PSTDBY /;"	d
AT91C_VREG_PSTDBY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_VREG_PSTDBY /;"	d
AT91C_VREG_PSTDBY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_VREG_PSTDBY /;"	d
AT91C_VREG_PSTDBY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_VREG_PSTDBY /;"	d
AT91C_WDTC_KEY	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_WDTC_KEY /;"	d
AT91C_WDTC_KEY	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_WDTC_KEY /;"	d
AT91C_WDTC_KEY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_WDTC_KEY /;"	d
AT91C_WDTC_KEY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_WDTC_KEY /;"	d
AT91C_WDTC_KEY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_WDTC_KEY /;"	d
AT91C_WDTC_KEY	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_WDTC_KEY /;"	d
AT91C_WDTC_WDCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_WDTC_WDCR /;"	d
AT91C_WDTC_WDCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_WDTC_WDCR /;"	d
AT91C_WDTC_WDCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_WDTC_WDCR /;"	d
AT91C_WDTC_WDCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_WDTC_WDCR /;"	d
AT91C_WDTC_WDCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_WDTC_WDCR /;"	d
AT91C_WDTC_WDCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_WDTC_WDCR /;"	d
AT91C_WDTC_WDCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_WDTC_WDCR /;"	d
AT91C_WDTC_WDCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_WDTC_WDCR /;"	d
AT91C_WDTC_WDD	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_WDTC_WDD /;"	d
AT91C_WDTC_WDD	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_WDTC_WDD /;"	d
AT91C_WDTC_WDD	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_WDTC_WDD /;"	d
AT91C_WDTC_WDD	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_WDTC_WDD /;"	d
AT91C_WDTC_WDD	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_WDTC_WDD /;"	d
AT91C_WDTC_WDD	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_WDTC_WDD /;"	d
AT91C_WDTC_WDDBGHLT	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_WDTC_WDDBGHLT /;"	d
AT91C_WDTC_WDDBGHLT	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_WDTC_WDDBGHLT /;"	d
AT91C_WDTC_WDDBGHLT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_WDTC_WDDBGHLT /;"	d
AT91C_WDTC_WDDBGHLT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_WDTC_WDDBGHLT /;"	d
AT91C_WDTC_WDDBGHLT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_WDTC_WDDBGHLT /;"	d
AT91C_WDTC_WDDBGHLT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_WDTC_WDDBGHLT /;"	d
AT91C_WDTC_WDDIS	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_WDTC_WDDIS /;"	d
AT91C_WDTC_WDDIS	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_WDTC_WDDIS /;"	d
AT91C_WDTC_WDDIS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_WDTC_WDDIS /;"	d
AT91C_WDTC_WDDIS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_WDTC_WDDIS /;"	d
AT91C_WDTC_WDDIS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_WDTC_WDDIS /;"	d
AT91C_WDTC_WDDIS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_WDTC_WDDIS /;"	d
AT91C_WDTC_WDERR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_WDTC_WDERR /;"	d
AT91C_WDTC_WDERR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_WDTC_WDERR /;"	d
AT91C_WDTC_WDERR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_WDTC_WDERR /;"	d
AT91C_WDTC_WDERR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_WDTC_WDERR /;"	d
AT91C_WDTC_WDERR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_WDTC_WDERR /;"	d
AT91C_WDTC_WDERR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_WDTC_WDERR /;"	d
AT91C_WDTC_WDFIEN	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_WDTC_WDFIEN /;"	d
AT91C_WDTC_WDFIEN	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_WDTC_WDFIEN /;"	d
AT91C_WDTC_WDFIEN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_WDTC_WDFIEN /;"	d
AT91C_WDTC_WDFIEN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_WDTC_WDFIEN /;"	d
AT91C_WDTC_WDFIEN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_WDTC_WDFIEN /;"	d
AT91C_WDTC_WDFIEN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_WDTC_WDFIEN /;"	d
AT91C_WDTC_WDIDLEHLT	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_WDTC_WDIDLEHLT /;"	d
AT91C_WDTC_WDIDLEHLT	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_WDTC_WDIDLEHLT /;"	d
AT91C_WDTC_WDIDLEHLT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_WDTC_WDIDLEHLT /;"	d
AT91C_WDTC_WDIDLEHLT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_WDTC_WDIDLEHLT /;"	d
AT91C_WDTC_WDIDLEHLT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_WDTC_WDIDLEHLT /;"	d
AT91C_WDTC_WDIDLEHLT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_WDTC_WDIDLEHLT /;"	d
AT91C_WDTC_WDMR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_WDTC_WDMR /;"	d
AT91C_WDTC_WDMR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_WDTC_WDMR /;"	d
AT91C_WDTC_WDMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_WDTC_WDMR /;"	d
AT91C_WDTC_WDMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_WDTC_WDMR /;"	d
AT91C_WDTC_WDMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_WDTC_WDMR /;"	d
AT91C_WDTC_WDMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_WDTC_WDMR /;"	d
AT91C_WDTC_WDMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_WDTC_WDMR /;"	d
AT91C_WDTC_WDMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_WDTC_WDMR /;"	d
AT91C_WDTC_WDRPROC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_WDTC_WDRPROC /;"	d
AT91C_WDTC_WDRPROC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_WDTC_WDRPROC /;"	d
AT91C_WDTC_WDRPROC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_WDTC_WDRPROC /;"	d
AT91C_WDTC_WDRPROC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_WDTC_WDRPROC /;"	d
AT91C_WDTC_WDRPROC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_WDTC_WDRPROC /;"	d
AT91C_WDTC_WDRPROC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_WDTC_WDRPROC /;"	d
AT91C_WDTC_WDRSTEN	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_WDTC_WDRSTEN /;"	d
AT91C_WDTC_WDRSTEN	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_WDTC_WDRSTEN /;"	d
AT91C_WDTC_WDRSTEN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_WDTC_WDRSTEN /;"	d
AT91C_WDTC_WDRSTEN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_WDTC_WDRSTEN /;"	d
AT91C_WDTC_WDRSTEN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_WDTC_WDRSTEN /;"	d
AT91C_WDTC_WDRSTEN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_WDTC_WDRSTEN /;"	d
AT91C_WDTC_WDRSTT	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_WDTC_WDRSTT /;"	d
AT91C_WDTC_WDRSTT	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_WDTC_WDRSTT /;"	d
AT91C_WDTC_WDRSTT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_WDTC_WDRSTT /;"	d
AT91C_WDTC_WDRSTT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_WDTC_WDRSTT /;"	d
AT91C_WDTC_WDRSTT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_WDTC_WDRSTT /;"	d
AT91C_WDTC_WDRSTT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_WDTC_WDRSTT /;"	d
AT91C_WDTC_WDSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_WDTC_WDSR /;"	d
AT91C_WDTC_WDSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_WDTC_WDSR /;"	d
AT91C_WDTC_WDSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91C_WDTC_WDSR /;"	d
AT91C_WDTC_WDSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define AT91C_WDTC_WDSR /;"	d
AT91C_WDTC_WDSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_WDTC_WDSR /;"	d
AT91C_WDTC_WDSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_WDTC_WDSR /;"	d
AT91C_WDTC_WDSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_WDTC_WDSR /;"	d
AT91C_WDTC_WDSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_WDTC_WDSR /;"	d
AT91C_WDTC_WDUNF	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_WDTC_WDUNF /;"	d
AT91C_WDTC_WDUNF	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_WDTC_WDUNF /;"	d
AT91C_WDTC_WDUNF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_WDTC_WDUNF /;"	d
AT91C_WDTC_WDUNF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_WDTC_WDUNF /;"	d
AT91C_WDTC_WDUNF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_WDTC_WDUNF /;"	d
AT91C_WDTC_WDUNF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_WDTC_WDUNF /;"	d
AT91C_WDTC_WDV	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91C_WDTC_WDV /;"	d
AT91C_WDTC_WDV	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91C_WDTC_WDV /;"	d
AT91C_WDTC_WDV	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91C_WDTC_WDV /;"	d
AT91C_WDTC_WDV	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define AT91C_WDTC_WDV /;"	d
AT91C_WDTC_WDV	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91C_WDTC_WDV /;"	d
AT91C_WDTC_WDV	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define AT91C_WDTC_WDV /;"	d
AT91F_ADC_CfgModeReg	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_ADC_CfgModeReg ($/;"	f	typeref:typename:void
AT91F_ADC_CfgModeReg	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_ADC_CfgModeReg ($/;"	f	typeref:typename:void
AT91F_ADC_CfgModeReg	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_ADC_CfgModeReg ($/;"	f	typeref:typename:void
AT91F_ADC_CfgModeReg	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_ADC_CfgModeReg ($/;"	f	typeref:typename:void
AT91F_ADC_CfgPIO	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_ADC_CfgPIO (void)$/;"	f	typeref:typename:void
AT91F_ADC_CfgPIO	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_ADC_CfgPIO (void)$/;"	f	typeref:typename:void
AT91F_ADC_CfgPIO	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_ADC_CfgPIO (void)$/;"	f	typeref:typename:void
AT91F_ADC_CfgPIO	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_ADC_CfgPIO (void)$/;"	f	typeref:typename:void
AT91F_ADC_CfgPMC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_ADC_CfgPMC (void)$/;"	f	typeref:typename:void
AT91F_ADC_CfgPMC	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_ADC_CfgPMC (void)$/;"	f	typeref:typename:void
AT91F_ADC_CfgPMC	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_ADC_CfgPMC (void)$/;"	f	typeref:typename:void
AT91F_ADC_CfgPMC	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_ADC_CfgPMC (void)$/;"	f	typeref:typename:void
AT91F_ADC_CfgTimings	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_ADC_CfgTimings ($/;"	f	typeref:typename:void
AT91F_ADC_CfgTimings	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_ADC_CfgTimings ($/;"	f	typeref:typename:void
AT91F_ADC_CfgTimings	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_ADC_CfgTimings ($/;"	f	typeref:typename:void
AT91F_ADC_CfgTimings	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_ADC_CfgTimings ($/;"	f	typeref:typename:void
AT91F_ADC_DisableChannel	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_ADC_DisableChannel ($/;"	f	typeref:typename:void
AT91F_ADC_DisableChannel	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_ADC_DisableChannel ($/;"	f	typeref:typename:void
AT91F_ADC_DisableChannel	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_ADC_DisableChannel ($/;"	f	typeref:typename:void
AT91F_ADC_DisableChannel	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_ADC_DisableChannel ($/;"	f	typeref:typename:void
AT91F_ADC_DisableIt	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_ADC_DisableIt ($/;"	f	typeref:typename:void
AT91F_ADC_DisableIt	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_ADC_DisableIt ($/;"	f	typeref:typename:void
AT91F_ADC_DisableIt	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_ADC_DisableIt ($/;"	f	typeref:typename:void
AT91F_ADC_DisableIt	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_ADC_DisableIt ($/;"	f	typeref:typename:void
AT91F_ADC_EnableChannel	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_ADC_EnableChannel ($/;"	f	typeref:typename:void
AT91F_ADC_EnableChannel	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_ADC_EnableChannel ($/;"	f	typeref:typename:void
AT91F_ADC_EnableChannel	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_ADC_EnableChannel ($/;"	f	typeref:typename:void
AT91F_ADC_EnableChannel	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_ADC_EnableChannel ($/;"	f	typeref:typename:void
AT91F_ADC_EnableIt	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_ADC_EnableIt ($/;"	f	typeref:typename:void
AT91F_ADC_EnableIt	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_ADC_EnableIt ($/;"	f	typeref:typename:void
AT91F_ADC_EnableIt	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_ADC_EnableIt ($/;"	f	typeref:typename:void
AT91F_ADC_EnableIt	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_ADC_EnableIt ($/;"	f	typeref:typename:void
AT91F_ADC_GetChannelStatus	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_ADC_GetChannelStatus ($/;"	f	typeref:typename:unsigned int
AT91F_ADC_GetChannelStatus	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline unsigned int AT91F_ADC_GetChannelStatus ($/;"	f	typeref:typename:unsigned int
AT91F_ADC_GetChannelStatus	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_ADC_GetChannelStatus ($/;"	f	typeref:typename:unsigned int
AT91F_ADC_GetChannelStatus	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_ADC_GetChannelStatus ($/;"	f	typeref:typename:unsigned int
AT91F_ADC_GetConvertedDataCH0	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_ADC_GetConvertedDataCH0 ($/;"	f	typeref:typename:unsigned int
AT91F_ADC_GetConvertedDataCH0	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline unsigned int AT91F_ADC_GetConvertedDataCH0 ($/;"	f	typeref:typename:unsigned int
AT91F_ADC_GetConvertedDataCH0	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_ADC_GetConvertedDataCH0 ($/;"	f	typeref:typename:unsigned int
AT91F_ADC_GetConvertedDataCH0	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_ADC_GetConvertedDataCH0 ($/;"	f	typeref:typename:unsigned int
AT91F_ADC_GetConvertedDataCH1	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_ADC_GetConvertedDataCH1 ($/;"	f	typeref:typename:unsigned int
AT91F_ADC_GetConvertedDataCH1	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline unsigned int AT91F_ADC_GetConvertedDataCH1 ($/;"	f	typeref:typename:unsigned int
AT91F_ADC_GetConvertedDataCH1	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_ADC_GetConvertedDataCH1 ($/;"	f	typeref:typename:unsigned int
AT91F_ADC_GetConvertedDataCH1	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_ADC_GetConvertedDataCH1 ($/;"	f	typeref:typename:unsigned int
AT91F_ADC_GetConvertedDataCH2	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_ADC_GetConvertedDataCH2 ($/;"	f	typeref:typename:unsigned int
AT91F_ADC_GetConvertedDataCH2	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline unsigned int AT91F_ADC_GetConvertedDataCH2 ($/;"	f	typeref:typename:unsigned int
AT91F_ADC_GetConvertedDataCH2	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_ADC_GetConvertedDataCH2 ($/;"	f	typeref:typename:unsigned int
AT91F_ADC_GetConvertedDataCH2	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_ADC_GetConvertedDataCH2 ($/;"	f	typeref:typename:unsigned int
AT91F_ADC_GetConvertedDataCH3	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_ADC_GetConvertedDataCH3 ($/;"	f	typeref:typename:unsigned int
AT91F_ADC_GetConvertedDataCH3	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline unsigned int AT91F_ADC_GetConvertedDataCH3 ($/;"	f	typeref:typename:unsigned int
AT91F_ADC_GetConvertedDataCH3	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_ADC_GetConvertedDataCH3 ($/;"	f	typeref:typename:unsigned int
AT91F_ADC_GetConvertedDataCH3	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_ADC_GetConvertedDataCH3 ($/;"	f	typeref:typename:unsigned int
AT91F_ADC_GetConvertedDataCH4	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_ADC_GetConvertedDataCH4 ($/;"	f	typeref:typename:unsigned int
AT91F_ADC_GetConvertedDataCH4	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline unsigned int AT91F_ADC_GetConvertedDataCH4 ($/;"	f	typeref:typename:unsigned int
AT91F_ADC_GetConvertedDataCH4	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_ADC_GetConvertedDataCH4 ($/;"	f	typeref:typename:unsigned int
AT91F_ADC_GetConvertedDataCH4	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_ADC_GetConvertedDataCH4 ($/;"	f	typeref:typename:unsigned int
AT91F_ADC_GetConvertedDataCH5	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_ADC_GetConvertedDataCH5 ($/;"	f	typeref:typename:unsigned int
AT91F_ADC_GetConvertedDataCH5	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline unsigned int AT91F_ADC_GetConvertedDataCH5 ($/;"	f	typeref:typename:unsigned int
AT91F_ADC_GetConvertedDataCH5	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_ADC_GetConvertedDataCH5 ($/;"	f	typeref:typename:unsigned int
AT91F_ADC_GetConvertedDataCH5	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_ADC_GetConvertedDataCH5 ($/;"	f	typeref:typename:unsigned int
AT91F_ADC_GetConvertedDataCH6	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_ADC_GetConvertedDataCH6 ($/;"	f	typeref:typename:unsigned int
AT91F_ADC_GetConvertedDataCH6	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline unsigned int AT91F_ADC_GetConvertedDataCH6 ($/;"	f	typeref:typename:unsigned int
AT91F_ADC_GetConvertedDataCH6	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_ADC_GetConvertedDataCH6 ($/;"	f	typeref:typename:unsigned int
AT91F_ADC_GetConvertedDataCH6	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_ADC_GetConvertedDataCH6 ($/;"	f	typeref:typename:unsigned int
AT91F_ADC_GetConvertedDataCH7	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_ADC_GetConvertedDataCH7 ($/;"	f	typeref:typename:unsigned int
AT91F_ADC_GetConvertedDataCH7	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline unsigned int AT91F_ADC_GetConvertedDataCH7 ($/;"	f	typeref:typename:unsigned int
AT91F_ADC_GetConvertedDataCH7	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_ADC_GetConvertedDataCH7 ($/;"	f	typeref:typename:unsigned int
AT91F_ADC_GetConvertedDataCH7	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_ADC_GetConvertedDataCH7 ($/;"	f	typeref:typename:unsigned int
AT91F_ADC_GetInterruptMaskStatus	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_ADC_GetInterruptMaskStatus( \/\/ \\return ADC Interrupt Mask Status$/;"	f	typeref:typename:unsigned int
AT91F_ADC_GetInterruptMaskStatus	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline unsigned int AT91F_ADC_GetInterruptMaskStatus( \/\/ \\return ADC Interrupt Mask Status$/;"	f	typeref:typename:unsigned int
AT91F_ADC_GetInterruptMaskStatus	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_ADC_GetInterruptMaskStatus( \/\/ \\return ADC Interrupt Mask Status$/;"	f	typeref:typename:unsigned int
AT91F_ADC_GetInterruptMaskStatus	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_ADC_GetInterruptMaskStatus( \/\/ \\return ADC Interrupt Mask Status$/;"	f	typeref:typename:unsigned int
AT91F_ADC_GetLastConvertedData	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_ADC_GetLastConvertedData ($/;"	f	typeref:typename:unsigned int
AT91F_ADC_GetLastConvertedData	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline unsigned int AT91F_ADC_GetLastConvertedData ($/;"	f	typeref:typename:unsigned int
AT91F_ADC_GetLastConvertedData	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_ADC_GetLastConvertedData ($/;"	f	typeref:typename:unsigned int
AT91F_ADC_GetLastConvertedData	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_ADC_GetLastConvertedData ($/;"	f	typeref:typename:unsigned int
AT91F_ADC_GetModeReg	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_ADC_GetModeReg ($/;"	f	typeref:typename:unsigned int
AT91F_ADC_GetModeReg	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline unsigned int AT91F_ADC_GetModeReg ($/;"	f	typeref:typename:unsigned int
AT91F_ADC_GetModeReg	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_ADC_GetModeReg ($/;"	f	typeref:typename:unsigned int
AT91F_ADC_GetModeReg	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_ADC_GetModeReg ($/;"	f	typeref:typename:unsigned int
AT91F_ADC_GetStatus	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_ADC_GetStatus( \/\/ \\return ADC Interrupt Status$/;"	f	typeref:typename:unsigned int
AT91F_ADC_GetStatus	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline unsigned int AT91F_ADC_GetStatus( \/\/ \\return ADC Interrupt Status$/;"	f	typeref:typename:unsigned int
AT91F_ADC_GetStatus	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_ADC_GetStatus( \/\/ \\return ADC Interrupt Status$/;"	f	typeref:typename:unsigned int
AT91F_ADC_GetStatus	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_ADC_GetStatus( \/\/ \\return ADC Interrupt Status$/;"	f	typeref:typename:unsigned int
AT91F_ADC_IsInterruptMasked	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_ADC_IsInterruptMasked($/;"	f	typeref:typename:unsigned int
AT91F_ADC_IsInterruptMasked	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline unsigned int AT91F_ADC_IsInterruptMasked($/;"	f	typeref:typename:unsigned int
AT91F_ADC_IsInterruptMasked	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_ADC_IsInterruptMasked($/;"	f	typeref:typename:unsigned int
AT91F_ADC_IsInterruptMasked	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_ADC_IsInterruptMasked($/;"	f	typeref:typename:unsigned int
AT91F_ADC_IsStatusSet	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_ADC_IsStatusSet($/;"	f	typeref:typename:unsigned int
AT91F_ADC_IsStatusSet	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline unsigned int AT91F_ADC_IsStatusSet($/;"	f	typeref:typename:unsigned int
AT91F_ADC_IsStatusSet	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_ADC_IsStatusSet($/;"	f	typeref:typename:unsigned int
AT91F_ADC_IsStatusSet	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_ADC_IsStatusSet($/;"	f	typeref:typename:unsigned int
AT91F_ADC_SoftReset	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_ADC_SoftReset ($/;"	f	typeref:typename:void
AT91F_ADC_SoftReset	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_ADC_SoftReset ($/;"	f	typeref:typename:void
AT91F_ADC_SoftReset	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_ADC_SoftReset ($/;"	f	typeref:typename:void
AT91F_ADC_SoftReset	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_ADC_SoftReset ($/;"	f	typeref:typename:void
AT91F_ADC_StartConversion	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_ADC_StartConversion ($/;"	f	typeref:typename:void
AT91F_ADC_StartConversion	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_ADC_StartConversion ($/;"	f	typeref:typename:void
AT91F_ADC_StartConversion	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_ADC_StartConversion ($/;"	f	typeref:typename:void
AT91F_ADC_StartConversion	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_ADC_StartConversion ($/;"	f	typeref:typename:void
AT91F_AES_CfgModeReg	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_AES_CfgModeReg ($/;"	f	typeref:typename:void
AT91F_AES_CfgModeReg	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_AES_CfgModeReg ($/;"	f	typeref:typename:void
AT91F_AES_CfgModeReg	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_AES_CfgModeReg ($/;"	f	typeref:typename:void
AT91F_AES_CfgPMC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_AES_CfgPMC (void)$/;"	f	typeref:typename:void
AT91F_AES_CfgPMC	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_AES_CfgPMC (void)$/;"	f	typeref:typename:void
AT91F_AES_CfgPMC	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_AES_CfgPMC (void)$/;"	f	typeref:typename:void
AT91F_AES_DisableIt	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_AES_DisableIt ($/;"	f	typeref:typename:void
AT91F_AES_DisableIt	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_AES_DisableIt ($/;"	f	typeref:typename:void
AT91F_AES_DisableIt	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_AES_DisableIt ($/;"	f	typeref:typename:void
AT91F_AES_EnableIt	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_AES_EnableIt ($/;"	f	typeref:typename:void
AT91F_AES_EnableIt	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_AES_EnableIt ($/;"	f	typeref:typename:void
AT91F_AES_EnableIt	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_AES_EnableIt ($/;"	f	typeref:typename:void
AT91F_AES_GetInterruptMaskStatus	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_AES_GetInterruptMaskStatus( \/\/ \\return AES Interrupt Mask Status$/;"	f	typeref:typename:unsigned int
AT91F_AES_GetInterruptMaskStatus	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_AES_GetInterruptMaskStatus( \/\/ \\return AES Interrupt Mask Status$/;"	f	typeref:typename:unsigned int
AT91F_AES_GetInterruptMaskStatus	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_AES_GetInterruptMaskStatus( \/\/ \\return AES Interrupt Mask Status$/;"	f	typeref:typename:unsigned int
AT91F_AES_GetModeReg	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_AES_GetModeReg ($/;"	f	typeref:typename:unsigned int
AT91F_AES_GetModeReg	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_AES_GetModeReg ($/;"	f	typeref:typename:unsigned int
AT91F_AES_GetModeReg	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_AES_GetModeReg ($/;"	f	typeref:typename:unsigned int
AT91F_AES_GetOutputData	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_AES_GetOutputData ($/;"	f	typeref:typename:unsigned int
AT91F_AES_GetOutputData	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_AES_GetOutputData ($/;"	f	typeref:typename:unsigned int
AT91F_AES_GetOutputData	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_AES_GetOutputData ($/;"	f	typeref:typename:unsigned int
AT91F_AES_GetStatus	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_AES_GetStatus( \/\/ \\return AES Interrupt Status$/;"	f	typeref:typename:unsigned int
AT91F_AES_GetStatus	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_AES_GetStatus( \/\/ \\return AES Interrupt Status$/;"	f	typeref:typename:unsigned int
AT91F_AES_GetStatus	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_AES_GetStatus( \/\/ \\return AES Interrupt Status$/;"	f	typeref:typename:unsigned int
AT91F_AES_InputData	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_AES_InputData ($/;"	f	typeref:typename:void
AT91F_AES_InputData	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_AES_InputData ($/;"	f	typeref:typename:void
AT91F_AES_InputData	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_AES_InputData ($/;"	f	typeref:typename:void
AT91F_AES_IsInterruptMasked	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_AES_IsInterruptMasked($/;"	f	typeref:typename:unsigned int
AT91F_AES_IsInterruptMasked	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_AES_IsInterruptMasked($/;"	f	typeref:typename:unsigned int
AT91F_AES_IsInterruptMasked	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_AES_IsInterruptMasked($/;"	f	typeref:typename:unsigned int
AT91F_AES_IsStatusSet	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_AES_IsStatusSet($/;"	f	typeref:typename:unsigned int
AT91F_AES_IsStatusSet	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_AES_IsStatusSet($/;"	f	typeref:typename:unsigned int
AT91F_AES_IsStatusSet	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_AES_IsStatusSet($/;"	f	typeref:typename:unsigned int
AT91F_AES_LoadNewSeed	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_AES_LoadNewSeed ($/;"	f	typeref:typename:void
AT91F_AES_LoadNewSeed	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_AES_LoadNewSeed ($/;"	f	typeref:typename:void
AT91F_AES_LoadNewSeed	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_AES_LoadNewSeed ($/;"	f	typeref:typename:void
AT91F_AES_SetCryptoKey	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_AES_SetCryptoKey ($/;"	f	typeref:typename:void
AT91F_AES_SetCryptoKey	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_AES_SetCryptoKey ($/;"	f	typeref:typename:void
AT91F_AES_SetCryptoKey	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_AES_SetCryptoKey ($/;"	f	typeref:typename:void
AT91F_AES_SetInitializationVector	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_AES_SetInitializationVector ($/;"	f	typeref:typename:void
AT91F_AES_SetInitializationVector	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_AES_SetInitializationVector ($/;"	f	typeref:typename:void
AT91F_AES_SetInitializationVector	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_AES_SetInitializationVector ($/;"	f	typeref:typename:void
AT91F_AES_SoftReset	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_AES_SoftReset ($/;"	f	typeref:typename:void
AT91F_AES_SoftReset	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_AES_SoftReset ($/;"	f	typeref:typename:void
AT91F_AES_SoftReset	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_AES_SoftReset ($/;"	f	typeref:typename:void
AT91F_AES_StartProcessing	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_AES_StartProcessing ($/;"	f	typeref:typename:void
AT91F_AES_StartProcessing	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_AES_StartProcessing ($/;"	f	typeref:typename:void
AT91F_AES_StartProcessing	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_AES_StartProcessing ($/;"	f	typeref:typename:void
AT91F_AIC_AcknowledgeIt	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_AIC_AcknowledgeIt ($/;"	f	typeref:typename:void
AT91F_AIC_AcknowledgeIt	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_AIC_AcknowledgeIt ($/;"	f	typeref:typename:void
AT91F_AIC_AcknowledgeIt	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_AIC_AcknowledgeIt ($/;"	f	typeref:typename:void
AT91F_AIC_AcknowledgeIt	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_AIC_AcknowledgeIt ($/;"	f	typeref:typename:void
AT91F_AIC_CfgPIO	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_AIC_CfgPIO (void)$/;"	f	typeref:typename:void
AT91F_AIC_CfgPIO	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_AIC_CfgPIO (void)$/;"	f	typeref:typename:void
AT91F_AIC_CfgPIO	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_AIC_CfgPIO (void)$/;"	f	typeref:typename:void
AT91F_AIC_CfgPIO	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_AIC_CfgPIO (void)$/;"	f	typeref:typename:void
AT91F_AIC_CfgPMC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_AIC_CfgPMC (void)$/;"	f	typeref:typename:void
AT91F_AIC_CfgPMC	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_AIC_CfgPMC (void)$/;"	f	typeref:typename:void
AT91F_AIC_CfgPMC	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_AIC_CfgPMC (void)$/;"	f	typeref:typename:void
AT91F_AIC_CfgPMC	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_AIC_CfgPMC (void)$/;"	f	typeref:typename:void
AT91F_AIC_ClearIt	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_AIC_ClearIt ($/;"	f	typeref:typename:void
AT91F_AIC_ClearIt	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_AIC_ClearIt ($/;"	f	typeref:typename:void
AT91F_AIC_ClearIt	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_AIC_ClearIt ($/;"	f	typeref:typename:void
AT91F_AIC_ClearIt	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_AIC_ClearIt ($/;"	f	typeref:typename:void
AT91F_AIC_ConfigureIt	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91F_AIC_ConfigureIt(/;"	d
AT91F_AIC_ConfigureIt	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_AIC_ConfigureIt ($/;"	f	typeref:typename:unsigned int
AT91F_AIC_ConfigureIt	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline unsigned int AT91F_AIC_ConfigureIt ($/;"	f	typeref:typename:unsigned int
AT91F_AIC_ConfigureIt	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_AIC_ConfigureIt ($/;"	f	typeref:typename:unsigned int
AT91F_AIC_ConfigureIt	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_AIC_ConfigureIt ($/;"	f	typeref:typename:unsigned int
AT91F_AIC_DisableIt	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_AIC_DisableIt ($/;"	f	typeref:typename:void
AT91F_AIC_DisableIt	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_AIC_DisableIt ($/;"	f	typeref:typename:void
AT91F_AIC_DisableIt	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_AIC_DisableIt ($/;"	f	typeref:typename:void
AT91F_AIC_DisableIt	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_AIC_DisableIt ($/;"	f	typeref:typename:void
AT91F_AIC_EnableIt	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_AIC_EnableIt ($/;"	f	typeref:typename:void
AT91F_AIC_EnableIt	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_AIC_EnableIt ($/;"	f	typeref:typename:void
AT91F_AIC_EnableIt	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_AIC_EnableIt ($/;"	f	typeref:typename:void
AT91F_AIC_EnableIt	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_AIC_EnableIt ($/;"	f	typeref:typename:void
AT91F_AIC_IsActive	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int  AT91F_AIC_IsActive ($/;"	f	typeref:typename:unsigned int
AT91F_AIC_IsActive	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline unsigned int  AT91F_AIC_IsActive ($/;"	f	typeref:typename:unsigned int
AT91F_AIC_IsActive	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int  AT91F_AIC_IsActive ($/;"	f	typeref:typename:unsigned int
AT91F_AIC_IsActive	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int  AT91F_AIC_IsActive ($/;"	f	typeref:typename:unsigned int
AT91F_AIC_IsPending	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int  AT91F_AIC_IsPending ($/;"	f	typeref:typename:unsigned int
AT91F_AIC_IsPending	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline unsigned int  AT91F_AIC_IsPending ($/;"	f	typeref:typename:unsigned int
AT91F_AIC_IsPending	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int  AT91F_AIC_IsPending ($/;"	f	typeref:typename:unsigned int
AT91F_AIC_IsPending	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int  AT91F_AIC_IsPending ($/;"	f	typeref:typename:unsigned int
AT91F_AIC_Open	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_AIC_Open($/;"	f	typeref:typename:void
AT91F_AIC_Open	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_AIC_Open($/;"	f	typeref:typename:void
AT91F_AIC_Open	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_AIC_Open($/;"	f	typeref:typename:void
AT91F_AIC_Open	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_AIC_Open($/;"	f	typeref:typename:void
AT91F_AIC_SetExceptionVector	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int  AT91F_AIC_SetExceptionVector ($/;"	f	typeref:typename:unsigned int
AT91F_AIC_SetExceptionVector	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline unsigned int  AT91F_AIC_SetExceptionVector ($/;"	f	typeref:typename:unsigned int
AT91F_AIC_SetExceptionVector	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int  AT91F_AIC_SetExceptionVector ($/;"	f	typeref:typename:unsigned int
AT91F_AIC_SetExceptionVector	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int  AT91F_AIC_SetExceptionVector ($/;"	f	typeref:typename:unsigned int
AT91F_AIC_Trig	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void  AT91F_AIC_Trig ($/;"	f	typeref:typename:void
AT91F_AIC_Trig	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void  AT91F_AIC_Trig ($/;"	f	typeref:typename:void
AT91F_AIC_Trig	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void  AT91F_AIC_Trig ($/;"	f	typeref:typename:void
AT91F_AIC_Trig	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void  AT91F_AIC_Trig ($/;"	f	typeref:typename:void
AT91F_CAN_CfgBaudrateReg	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_CAN_CfgBaudrateReg ($/;"	f	typeref:typename:void
AT91F_CAN_CfgBaudrateReg	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_CAN_CfgBaudrateReg ($/;"	f	typeref:typename:void
AT91F_CAN_CfgBaudrateReg	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_CAN_CfgBaudrateReg ($/;"	f	typeref:typename:void
AT91F_CAN_CfgMessageAcceptanceMaskReg	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_CAN_CfgMessageAcceptanceMaskReg ($/;"	f	typeref:typename:void
AT91F_CAN_CfgMessageAcceptanceMaskReg	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_CAN_CfgMessageAcceptanceMaskReg ($/;"	f	typeref:typename:void
AT91F_CAN_CfgMessageAcceptanceMaskReg	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_CAN_CfgMessageAcceptanceMaskReg ($/;"	f	typeref:typename:void
AT91F_CAN_CfgMessageCtrlReg	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_CAN_CfgMessageCtrlReg ($/;"	f	typeref:typename:void
AT91F_CAN_CfgMessageCtrlReg	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_CAN_CfgMessageCtrlReg ($/;"	f	typeref:typename:void
AT91F_CAN_CfgMessageCtrlReg	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_CAN_CfgMessageCtrlReg ($/;"	f	typeref:typename:void
AT91F_CAN_CfgMessageDataHigh	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_CAN_CfgMessageDataHigh ($/;"	f	typeref:typename:void
AT91F_CAN_CfgMessageDataHigh	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_CAN_CfgMessageDataHigh ($/;"	f	typeref:typename:void
AT91F_CAN_CfgMessageDataHigh	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_CAN_CfgMessageDataHigh ($/;"	f	typeref:typename:void
AT91F_CAN_CfgMessageDataLow	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_CAN_CfgMessageDataLow ($/;"	f	typeref:typename:void
AT91F_CAN_CfgMessageDataLow	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_CAN_CfgMessageDataLow ($/;"	f	typeref:typename:void
AT91F_CAN_CfgMessageDataLow	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_CAN_CfgMessageDataLow ($/;"	f	typeref:typename:void
AT91F_CAN_CfgMessageIDReg	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_CAN_CfgMessageIDReg ($/;"	f	typeref:typename:void
AT91F_CAN_CfgMessageIDReg	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_CAN_CfgMessageIDReg ($/;"	f	typeref:typename:void
AT91F_CAN_CfgMessageIDReg	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_CAN_CfgMessageIDReg ($/;"	f	typeref:typename:void
AT91F_CAN_CfgMessageModeReg	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_CAN_CfgMessageModeReg ($/;"	f	typeref:typename:void
AT91F_CAN_CfgMessageModeReg	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_CAN_CfgMessageModeReg ($/;"	f	typeref:typename:void
AT91F_CAN_CfgMessageModeReg	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_CAN_CfgMessageModeReg ($/;"	f	typeref:typename:void
AT91F_CAN_CfgModeReg	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_CAN_CfgModeReg ($/;"	f	typeref:typename:void
AT91F_CAN_CfgModeReg	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_CAN_CfgModeReg ($/;"	f	typeref:typename:void
AT91F_CAN_CfgModeReg	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_CAN_CfgModeReg ($/;"	f	typeref:typename:void
AT91F_CAN_CfgPIO	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_CAN_CfgPIO (void)$/;"	f	typeref:typename:void
AT91F_CAN_CfgPIO	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_CAN_CfgPIO (void)$/;"	f	typeref:typename:void
AT91F_CAN_CfgPIO	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_CAN_CfgPIO (void)$/;"	f	typeref:typename:void
AT91F_CAN_CfgPMC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_CAN_CfgPMC (void)$/;"	f	typeref:typename:void
AT91F_CAN_CfgPMC	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_CAN_CfgPMC (void)$/;"	f	typeref:typename:void
AT91F_CAN_CfgPMC	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_CAN_CfgPMC (void)$/;"	f	typeref:typename:void
AT91F_CAN_DisableIt	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_CAN_DisableIt ($/;"	f	typeref:typename:void
AT91F_CAN_DisableIt	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_CAN_DisableIt ($/;"	f	typeref:typename:void
AT91F_CAN_DisableIt	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_CAN_DisableIt ($/;"	f	typeref:typename:void
AT91F_CAN_EnableIt	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_CAN_EnableIt ($/;"	f	typeref:typename:void
AT91F_CAN_EnableIt	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_CAN_EnableIt ($/;"	f	typeref:typename:void
AT91F_CAN_EnableIt	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_CAN_EnableIt ($/;"	f	typeref:typename:void
AT91F_CAN_GetBaudrate	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_CAN_GetBaudrate ($/;"	f	typeref:typename:unsigned int
AT91F_CAN_GetBaudrate	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_CAN_GetBaudrate ($/;"	f	typeref:typename:unsigned int
AT91F_CAN_GetBaudrate	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_CAN_GetBaudrate ($/;"	f	typeref:typename:unsigned int
AT91F_CAN_GetErrorCounter	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_CAN_GetErrorCounter ($/;"	f	typeref:typename:unsigned int
AT91F_CAN_GetErrorCounter	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_CAN_GetErrorCounter ($/;"	f	typeref:typename:unsigned int
AT91F_CAN_GetErrorCounter	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_CAN_GetErrorCounter ($/;"	f	typeref:typename:unsigned int
AT91F_CAN_GetFamilyID	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_CAN_GetFamilyID ($/;"	f	typeref:typename:unsigned int
AT91F_CAN_GetFamilyID	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_CAN_GetFamilyID ($/;"	f	typeref:typename:unsigned int
AT91F_CAN_GetFamilyID	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_CAN_GetFamilyID ($/;"	f	typeref:typename:unsigned int
AT91F_CAN_GetInternalCounter	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_CAN_GetInternalCounter ($/;"	f	typeref:typename:unsigned int
AT91F_CAN_GetInternalCounter	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_CAN_GetInternalCounter ($/;"	f	typeref:typename:unsigned int
AT91F_CAN_GetInternalCounter	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_CAN_GetInternalCounter ($/;"	f	typeref:typename:unsigned int
AT91F_CAN_GetInterruptMaskStatus	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_CAN_GetInterruptMaskStatus( \/\/ \\return CAN Interrupt Mask Status$/;"	f	typeref:typename:unsigned int
AT91F_CAN_GetInterruptMaskStatus	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_CAN_GetInterruptMaskStatus( \/\/ \\return CAN Interrupt Mask Status$/;"	f	typeref:typename:unsigned int
AT91F_CAN_GetInterruptMaskStatus	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_CAN_GetInterruptMaskStatus( \/\/ \\return CAN Interrupt Mask Status$/;"	f	typeref:typename:unsigned int
AT91F_CAN_GetMessageAcceptanceMaskReg	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_CAN_GetMessageAcceptanceMaskReg ($/;"	f	typeref:typename:unsigned int
AT91F_CAN_GetMessageAcceptanceMaskReg	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_CAN_GetMessageAcceptanceMaskReg ($/;"	f	typeref:typename:unsigned int
AT91F_CAN_GetMessageAcceptanceMaskReg	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_CAN_GetMessageAcceptanceMaskReg ($/;"	f	typeref:typename:unsigned int
AT91F_CAN_GetMessageDataHigh	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_CAN_GetMessageDataHigh ($/;"	f	typeref:typename:unsigned int
AT91F_CAN_GetMessageDataHigh	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_CAN_GetMessageDataHigh ($/;"	f	typeref:typename:unsigned int
AT91F_CAN_GetMessageDataHigh	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_CAN_GetMessageDataHigh ($/;"	f	typeref:typename:unsigned int
AT91F_CAN_GetMessageDataLow	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_CAN_GetMessageDataLow ($/;"	f	typeref:typename:unsigned int
AT91F_CAN_GetMessageDataLow	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_CAN_GetMessageDataLow ($/;"	f	typeref:typename:unsigned int
AT91F_CAN_GetMessageDataLow	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_CAN_GetMessageDataLow ($/;"	f	typeref:typename:unsigned int
AT91F_CAN_GetMessageIDReg	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_CAN_GetMessageIDReg ($/;"	f	typeref:typename:unsigned int
AT91F_CAN_GetMessageIDReg	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_CAN_GetMessageIDReg ($/;"	f	typeref:typename:unsigned int
AT91F_CAN_GetMessageIDReg	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_CAN_GetMessageIDReg ($/;"	f	typeref:typename:unsigned int
AT91F_CAN_GetMessageModeReg	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_CAN_GetMessageModeReg ($/;"	f	typeref:typename:unsigned int
AT91F_CAN_GetMessageModeReg	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_CAN_GetMessageModeReg ($/;"	f	typeref:typename:unsigned int
AT91F_CAN_GetMessageModeReg	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_CAN_GetMessageModeReg ($/;"	f	typeref:typename:unsigned int
AT91F_CAN_GetMessageStatus	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_CAN_GetMessageStatus ($/;"	f	typeref:typename:unsigned int
AT91F_CAN_GetMessageStatus	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_CAN_GetMessageStatus ($/;"	f	typeref:typename:unsigned int
AT91F_CAN_GetMessageStatus	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_CAN_GetMessageStatus ($/;"	f	typeref:typename:unsigned int
AT91F_CAN_GetModeReg	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_CAN_GetModeReg ($/;"	f	typeref:typename:unsigned int
AT91F_CAN_GetModeReg	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_CAN_GetModeReg ($/;"	f	typeref:typename:unsigned int
AT91F_CAN_GetModeReg	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_CAN_GetModeReg ($/;"	f	typeref:typename:unsigned int
AT91F_CAN_GetStatus	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_CAN_GetStatus( \/\/ \\return CAN Interrupt Status$/;"	f	typeref:typename:unsigned int
AT91F_CAN_GetStatus	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_CAN_GetStatus( \/\/ \\return CAN Interrupt Status$/;"	f	typeref:typename:unsigned int
AT91F_CAN_GetStatus	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_CAN_GetStatus( \/\/ \\return CAN Interrupt Status$/;"	f	typeref:typename:unsigned int
AT91F_CAN_GetTimestamp	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_CAN_GetTimestamp ($/;"	f	typeref:typename:unsigned int
AT91F_CAN_GetTimestamp	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_CAN_GetTimestamp ($/;"	f	typeref:typename:unsigned int
AT91F_CAN_GetTimestamp	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_CAN_GetTimestamp ($/;"	f	typeref:typename:unsigned int
AT91F_CAN_InitAbortRequest	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_CAN_InitAbortRequest ($/;"	f	typeref:typename:void
AT91F_CAN_InitAbortRequest	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_CAN_InitAbortRequest ($/;"	f	typeref:typename:void
AT91F_CAN_InitAbortRequest	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_CAN_InitAbortRequest ($/;"	f	typeref:typename:void
AT91F_CAN_InitTransferRequest	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_CAN_InitTransferRequest ($/;"	f	typeref:typename:void
AT91F_CAN_InitTransferRequest	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_CAN_InitTransferRequest ($/;"	f	typeref:typename:void
AT91F_CAN_InitTransferRequest	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_CAN_InitTransferRequest ($/;"	f	typeref:typename:void
AT91F_CAN_IsInterruptMasked	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_CAN_IsInterruptMasked($/;"	f	typeref:typename:unsigned int
AT91F_CAN_IsInterruptMasked	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_CAN_IsInterruptMasked($/;"	f	typeref:typename:unsigned int
AT91F_CAN_IsInterruptMasked	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_CAN_IsInterruptMasked($/;"	f	typeref:typename:unsigned int
AT91F_CAN_IsStatusSet	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_CAN_IsStatusSet($/;"	f	typeref:typename:unsigned int
AT91F_CAN_IsStatusSet	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_CAN_IsStatusSet($/;"	f	typeref:typename:unsigned int
AT91F_CAN_IsStatusSet	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_CAN_IsStatusSet($/;"	f	typeref:typename:unsigned int
AT91F_CAN_Open	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_CAN_Open ($/;"	f	typeref:typename:unsigned int
AT91F_CAN_Open	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_CAN_Open ($/;"	f	typeref:typename:unsigned int
AT91F_CAN_Open	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_CAN_Open ($/;"	f	typeref:typename:unsigned int
AT91F_CKGR_CfgMainOscStartUpTime	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_CKGR_CfgMainOscStartUpTime ($/;"	f	typeref:typename:void
AT91F_CKGR_CfgMainOscStartUpTime	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_CKGR_CfgMainOscStartUpTime ($/;"	f	typeref:typename:void
AT91F_CKGR_CfgMainOscStartUpTime	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_CKGR_CfgMainOscStartUpTime ($/;"	f	typeref:typename:void
AT91F_CKGR_CfgMainOscStartUpTime	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_CKGR_CfgMainOscStartUpTime ($/;"	f	typeref:typename:void
AT91F_CKGR_CfgMainOscillatorReg	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_CKGR_CfgMainOscillatorReg ($/;"	f	typeref:typename:void
AT91F_CKGR_CfgMainOscillatorReg	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_CKGR_CfgMainOscillatorReg ($/;"	f	typeref:typename:void
AT91F_CKGR_CfgMainOscillatorReg	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_CKGR_CfgMainOscillatorReg ($/;"	f	typeref:typename:void
AT91F_CKGR_CfgMainOscillatorReg	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_CKGR_CfgMainOscillatorReg ($/;"	f	typeref:typename:void
AT91F_CKGR_DisableMainOscillator	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_CKGR_DisableMainOscillator ($/;"	f	typeref:typename:void
AT91F_CKGR_DisableMainOscillator	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_CKGR_DisableMainOscillator ($/;"	f	typeref:typename:void
AT91F_CKGR_DisableMainOscillator	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_CKGR_DisableMainOscillator ($/;"	f	typeref:typename:void
AT91F_CKGR_DisableMainOscillator	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_CKGR_DisableMainOscillator ($/;"	f	typeref:typename:void
AT91F_CKGR_EnableMainOscillator	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_CKGR_EnableMainOscillator($/;"	f	typeref:typename:void
AT91F_CKGR_EnableMainOscillator	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_CKGR_EnableMainOscillator($/;"	f	typeref:typename:void
AT91F_CKGR_EnableMainOscillator	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_CKGR_EnableMainOscillator($/;"	f	typeref:typename:void
AT91F_CKGR_EnableMainOscillator	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_CKGR_EnableMainOscillator($/;"	f	typeref:typename:void
AT91F_CKGR_GetMainClock	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_CKGR_GetMainClock ($/;"	f	typeref:typename:unsigned int
AT91F_CKGR_GetMainClock	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline unsigned int AT91F_CKGR_GetMainClock ($/;"	f	typeref:typename:unsigned int
AT91F_CKGR_GetMainClock	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_CKGR_GetMainClock ($/;"	f	typeref:typename:unsigned int
AT91F_CKGR_GetMainClock	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_CKGR_GetMainClock ($/;"	f	typeref:typename:unsigned int
AT91F_CKGR_GetMainClockFreqReg	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_CKGR_GetMainClockFreqReg ($/;"	f	typeref:typename:unsigned int
AT91F_CKGR_GetMainClockFreqReg	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline unsigned int AT91F_CKGR_GetMainClockFreqReg ($/;"	f	typeref:typename:unsigned int
AT91F_CKGR_GetMainClockFreqReg	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_CKGR_GetMainClockFreqReg ($/;"	f	typeref:typename:unsigned int
AT91F_CKGR_GetMainClockFreqReg	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_CKGR_GetMainClockFreqReg ($/;"	f	typeref:typename:unsigned int
AT91F_CKGR_GetMainOscillatorReg	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_CKGR_GetMainOscillatorReg ($/;"	f	typeref:typename:unsigned int
AT91F_CKGR_GetMainOscillatorReg	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline unsigned int AT91F_CKGR_GetMainOscillatorReg ($/;"	f	typeref:typename:unsigned int
AT91F_CKGR_GetMainOscillatorReg	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_CKGR_GetMainOscillatorReg ($/;"	f	typeref:typename:unsigned int
AT91F_CKGR_GetMainOscillatorReg	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_CKGR_GetMainOscillatorReg ($/;"	f	typeref:typename:unsigned int
AT91F_DBGU_CfgPIO	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_DBGU_CfgPIO (void)$/;"	f	typeref:typename:void
AT91F_DBGU_CfgPIO	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_DBGU_CfgPIO (void)$/;"	f	typeref:typename:void
AT91F_DBGU_CfgPIO	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_DBGU_CfgPIO (void)$/;"	f	typeref:typename:void
AT91F_DBGU_CfgPIO	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_DBGU_CfgPIO (void)$/;"	f	typeref:typename:void
AT91F_DBGU_CfgPMC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_DBGU_CfgPMC (void)$/;"	f	typeref:typename:void
AT91F_DBGU_CfgPMC	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_DBGU_CfgPMC (void)$/;"	f	typeref:typename:void
AT91F_DBGU_CfgPMC	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_DBGU_CfgPMC (void)$/;"	f	typeref:typename:void
AT91F_DBGU_CfgPMC	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_DBGU_CfgPMC (void)$/;"	f	typeref:typename:void
AT91F_DBGU_GetInterruptMaskStatus	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_DBGU_GetInterruptMaskStatus( \/\/ \\return DBGU Interrupt Mask Statu/;"	f	typeref:typename:unsigned int
AT91F_DBGU_GetInterruptMaskStatus	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline unsigned int AT91F_DBGU_GetInterruptMaskStatus( \/\/ \\return DBGU Interrupt Mask Statu/;"	f	typeref:typename:unsigned int
AT91F_DBGU_GetInterruptMaskStatus	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_DBGU_GetInterruptMaskStatus( \/\/ \\return DBGU Interrupt Mask Statu/;"	f	typeref:typename:unsigned int
AT91F_DBGU_GetInterruptMaskStatus	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_DBGU_GetInterruptMaskStatus( \/\/ \\return DBGU Interrupt Mask Statu/;"	f	typeref:typename:unsigned int
AT91F_DBGU_InterruptDisable	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_DBGU_InterruptDisable($/;"	f	typeref:typename:void
AT91F_DBGU_InterruptDisable	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_DBGU_InterruptDisable($/;"	f	typeref:typename:void
AT91F_DBGU_InterruptDisable	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_DBGU_InterruptDisable($/;"	f	typeref:typename:void
AT91F_DBGU_InterruptDisable	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_DBGU_InterruptDisable($/;"	f	typeref:typename:void
AT91F_DBGU_InterruptEnable	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_DBGU_InterruptEnable($/;"	f	typeref:typename:void
AT91F_DBGU_InterruptEnable	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_DBGU_InterruptEnable($/;"	f	typeref:typename:void
AT91F_DBGU_InterruptEnable	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_DBGU_InterruptEnable($/;"	f	typeref:typename:void
AT91F_DBGU_InterruptEnable	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_DBGU_InterruptEnable($/;"	f	typeref:typename:void
AT91F_DBGU_IsInterruptMasked	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline int AT91F_DBGU_IsInterruptMasked($/;"	f	typeref:typename:int
AT91F_DBGU_IsInterruptMasked	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline int AT91F_DBGU_IsInterruptMasked($/;"	f	typeref:typename:int
AT91F_DBGU_IsInterruptMasked	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline int AT91F_DBGU_IsInterruptMasked($/;"	f	typeref:typename:int
AT91F_DBGU_IsInterruptMasked	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline int AT91F_DBGU_IsInterruptMasked($/;"	f	typeref:typename:int
AT91F_DisableCAN	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_DisableCAN($/;"	f	typeref:typename:void
AT91F_DisableCAN	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_DisableCAN($/;"	f	typeref:typename:void
AT91F_DisableCAN	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_DisableCAN($/;"	f	typeref:typename:void
AT91F_EMAC_CfgPIO	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_EMAC_CfgPIO (void)$/;"	f	typeref:typename:void
AT91F_EMAC_CfgPIO	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_EMAC_CfgPIO (void)$/;"	f	typeref:typename:void
AT91F_EMAC_CfgPIO	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_EMAC_CfgPIO (void)$/;"	f	typeref:typename:void
AT91F_EMAC_CfgPMC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_EMAC_CfgPMC (void)$/;"	f	typeref:typename:void
AT91F_EMAC_CfgPMC	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_EMAC_CfgPMC (void)$/;"	f	typeref:typename:void
AT91F_EMAC_CfgPMC	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_EMAC_CfgPMC (void)$/;"	f	typeref:typename:void
AT91F_EnableCAN	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_EnableCAN($/;"	f	typeref:typename:void
AT91F_EnableCAN	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_EnableCAN($/;"	f	typeref:typename:void
AT91F_EnableCAN	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_EnableCAN($/;"	f	typeref:typename:void
AT91F_InitMailboxRegisters	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_InitMailboxRegisters(AT91PS_CAN_MB	CAN_Mailbox,$/;"	f	typeref:typename:void
AT91F_InitMailboxRegisters	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_InitMailboxRegisters(AT91PS_CAN_MB	CAN_Mailbox,$/;"	f	typeref:typename:void
AT91F_InitMailboxRegisters	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_InitMailboxRegisters(AT91PS_CAN_MB	CAN_Mailbox,$/;"	f	typeref:typename:void
AT91F_MC_CfgPMC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_MC_CfgPMC (void)$/;"	f	typeref:typename:void
AT91F_MC_CfgPMC	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_MC_CfgPMC (void)$/;"	f	typeref:typename:void
AT91F_MC_CfgPMC	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_MC_CfgPMC (void)$/;"	f	typeref:typename:void
AT91F_MC_CfgPMC	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_MC_CfgPMC (void)$/;"	f	typeref:typename:void
AT91F_MC_EFC_CfgModeReg	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_MC_EFC_CfgModeReg ($/;"	f	typeref:typename:void
AT91F_MC_EFC_CfgModeReg	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_MC_EFC_CfgModeReg ($/;"	f	typeref:typename:void
AT91F_MC_EFC_CfgModeReg	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_MC_EFC_CfgModeReg ($/;"	f	typeref:typename:void
AT91F_MC_EFC_CfgModeReg	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_MC_EFC_CfgModeReg ($/;"	f	typeref:typename:void
AT91F_MC_EFC_ComputeFMCN	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_MC_EFC_ComputeFMCN($/;"	f	typeref:typename:unsigned int
AT91F_MC_EFC_ComputeFMCN	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline unsigned int AT91F_MC_EFC_ComputeFMCN($/;"	f	typeref:typename:unsigned int
AT91F_MC_EFC_ComputeFMCN	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_MC_EFC_ComputeFMCN($/;"	f	typeref:typename:unsigned int
AT91F_MC_EFC_ComputeFMCN	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_MC_EFC_ComputeFMCN($/;"	f	typeref:typename:unsigned int
AT91F_MC_EFC_GetModeReg	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_MC_EFC_GetModeReg($/;"	f	typeref:typename:unsigned int
AT91F_MC_EFC_GetModeReg	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline unsigned int AT91F_MC_EFC_GetModeReg($/;"	f	typeref:typename:unsigned int
AT91F_MC_EFC_GetModeReg	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_MC_EFC_GetModeReg($/;"	f	typeref:typename:unsigned int
AT91F_MC_EFC_GetModeReg	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_MC_EFC_GetModeReg($/;"	f	typeref:typename:unsigned int
AT91F_MC_EFC_GetStatus	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_MC_EFC_GetStatus($/;"	f	typeref:typename:unsigned int
AT91F_MC_EFC_GetStatus	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline unsigned int AT91F_MC_EFC_GetStatus($/;"	f	typeref:typename:unsigned int
AT91F_MC_EFC_GetStatus	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_MC_EFC_GetStatus($/;"	f	typeref:typename:unsigned int
AT91F_MC_EFC_GetStatus	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_MC_EFC_GetStatus($/;"	f	typeref:typename:unsigned int
AT91F_MC_EFC_IsInterruptMasked	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_MC_EFC_IsInterruptMasked($/;"	f	typeref:typename:unsigned int
AT91F_MC_EFC_IsInterruptMasked	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline unsigned int AT91F_MC_EFC_IsInterruptMasked($/;"	f	typeref:typename:unsigned int
AT91F_MC_EFC_IsInterruptMasked	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_MC_EFC_IsInterruptMasked($/;"	f	typeref:typename:unsigned int
AT91F_MC_EFC_IsInterruptMasked	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_MC_EFC_IsInterruptMasked($/;"	f	typeref:typename:unsigned int
AT91F_MC_EFC_IsInterruptSet	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_MC_EFC_IsInterruptSet($/;"	f	typeref:typename:unsigned int
AT91F_MC_EFC_IsInterruptSet	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline unsigned int AT91F_MC_EFC_IsInterruptSet($/;"	f	typeref:typename:unsigned int
AT91F_MC_EFC_IsInterruptSet	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_MC_EFC_IsInterruptSet($/;"	f	typeref:typename:unsigned int
AT91F_MC_EFC_IsInterruptSet	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_MC_EFC_IsInterruptSet($/;"	f	typeref:typename:unsigned int
AT91F_MC_EFC_PerformCmd	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_MC_EFC_PerformCmd ($/;"	f	typeref:typename:void
AT91F_MC_EFC_PerformCmd	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_MC_EFC_PerformCmd ($/;"	f	typeref:typename:void
AT91F_MC_EFC_PerformCmd	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_MC_EFC_PerformCmd ($/;"	f	typeref:typename:void
AT91F_MC_EFC_PerformCmd	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_MC_EFC_PerformCmd ($/;"	f	typeref:typename:void
AT91F_MC_Remap	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_MC_Remap (void)     \/\/  $/;"	f	typeref:typename:void
AT91F_MC_Remap	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_MC_Remap (void)     \/\/  $/;"	f	typeref:typename:void
AT91F_MC_Remap	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_MC_Remap (void)     \/\/  $/;"	f	typeref:typename:void
AT91F_MC_Remap	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_MC_Remap (void)     \/\/$/;"	f	typeref:typename:void
AT91F_PDC_Close	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_PDC_Close ($/;"	f	typeref:typename:void
AT91F_PDC_Close	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_PDC_Close ($/;"	f	typeref:typename:void
AT91F_PDC_Close	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_PDC_Close ($/;"	f	typeref:typename:void
AT91F_PDC_Close	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_PDC_Close ($/;"	f	typeref:typename:void
AT91F_PDC_DisableRx	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_PDC_DisableRx ($/;"	f	typeref:typename:void
AT91F_PDC_DisableRx	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_PDC_DisableRx ($/;"	f	typeref:typename:void
AT91F_PDC_DisableRx	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_PDC_DisableRx ($/;"	f	typeref:typename:void
AT91F_PDC_DisableRx	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_PDC_DisableRx ($/;"	f	typeref:typename:void
AT91F_PDC_DisableTx	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_PDC_DisableTx ($/;"	f	typeref:typename:void
AT91F_PDC_DisableTx	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_PDC_DisableTx ($/;"	f	typeref:typename:void
AT91F_PDC_DisableTx	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_PDC_DisableTx ($/;"	f	typeref:typename:void
AT91F_PDC_DisableTx	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_PDC_DisableTx ($/;"	f	typeref:typename:void
AT91F_PDC_EnableRx	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_PDC_EnableRx ($/;"	f	typeref:typename:void
AT91F_PDC_EnableRx	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_PDC_EnableRx ($/;"	f	typeref:typename:void
AT91F_PDC_EnableRx	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_PDC_EnableRx ($/;"	f	typeref:typename:void
AT91F_PDC_EnableRx	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_PDC_EnableRx ($/;"	f	typeref:typename:void
AT91F_PDC_EnableTx	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_PDC_EnableTx ($/;"	f	typeref:typename:void
AT91F_PDC_EnableTx	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_PDC_EnableTx ($/;"	f	typeref:typename:void
AT91F_PDC_EnableTx	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_PDC_EnableTx ($/;"	f	typeref:typename:void
AT91F_PDC_EnableTx	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_PDC_EnableTx ($/;"	f	typeref:typename:void
AT91F_PDC_IsNextRxEmpty	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline int AT91F_PDC_IsNextRxEmpty ( \/\/ \\return return 1 if transfer is complete$/;"	f	typeref:typename:int
AT91F_PDC_IsNextRxEmpty	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline int AT91F_PDC_IsNextRxEmpty ( \/\/ \\return return 1 if transfer is complete$/;"	f	typeref:typename:int
AT91F_PDC_IsNextRxEmpty	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline int AT91F_PDC_IsNextRxEmpty ( \/\/ \\return return 1 if transfer is complete$/;"	f	typeref:typename:int
AT91F_PDC_IsNextRxEmpty	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline int AT91F_PDC_IsNextRxEmpty ( \/\/ \\return return 1 if transfer is complete$/;"	f	typeref:typename:int
AT91F_PDC_IsNextTxEmpty	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline int AT91F_PDC_IsNextTxEmpty ( \/\/ \\return return 1 if transfer is complete$/;"	f	typeref:typename:int
AT91F_PDC_IsNextTxEmpty	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline int AT91F_PDC_IsNextTxEmpty ( \/\/ \\return return 1 if transfer is complete$/;"	f	typeref:typename:int
AT91F_PDC_IsNextTxEmpty	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline int AT91F_PDC_IsNextTxEmpty ( \/\/ \\return return 1 if transfer is complete$/;"	f	typeref:typename:int
AT91F_PDC_IsNextTxEmpty	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline int AT91F_PDC_IsNextTxEmpty ( \/\/ \\return return 1 if transfer is complete$/;"	f	typeref:typename:int
AT91F_PDC_IsRxEmpty	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline int AT91F_PDC_IsRxEmpty ( \/\/ \\return return 1 if transfer is complete$/;"	f	typeref:typename:int
AT91F_PDC_IsRxEmpty	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline int AT91F_PDC_IsRxEmpty ( \/\/ \\return return 1 if transfer is complete$/;"	f	typeref:typename:int
AT91F_PDC_IsRxEmpty	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline int AT91F_PDC_IsRxEmpty ( \/\/ \\return return 1 if transfer is complete$/;"	f	typeref:typename:int
AT91F_PDC_IsRxEmpty	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline int AT91F_PDC_IsRxEmpty ( \/\/ \\return return 1 if transfer is complete$/;"	f	typeref:typename:int
AT91F_PDC_IsTxEmpty	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline int AT91F_PDC_IsTxEmpty ( \/\/ \\return return 1 if transfer is complete$/;"	f	typeref:typename:int
AT91F_PDC_IsTxEmpty	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline int AT91F_PDC_IsTxEmpty ( \/\/ \\return return 1 if transfer is complete$/;"	f	typeref:typename:int
AT91F_PDC_IsTxEmpty	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline int AT91F_PDC_IsTxEmpty ( \/\/ \\return return 1 if transfer is complete$/;"	f	typeref:typename:int
AT91F_PDC_IsTxEmpty	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline int AT91F_PDC_IsTxEmpty ( \/\/ \\return return 1 if transfer is complete$/;"	f	typeref:typename:int
AT91F_PDC_Open	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_PDC_Open ($/;"	f	typeref:typename:void
AT91F_PDC_Open	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_PDC_Open ($/;"	f	typeref:typename:void
AT91F_PDC_Open	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_PDC_Open ($/;"	f	typeref:typename:void
AT91F_PDC_Open	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_PDC_Open ($/;"	f	typeref:typename:void
AT91F_PDC_ReceiveFrame	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_PDC_ReceiveFrame ($/;"	f	typeref:typename:unsigned int
AT91F_PDC_ReceiveFrame	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline unsigned int AT91F_PDC_ReceiveFrame ($/;"	f	typeref:typename:unsigned int
AT91F_PDC_ReceiveFrame	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_PDC_ReceiveFrame ($/;"	f	typeref:typename:unsigned int
AT91F_PDC_ReceiveFrame	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_PDC_ReceiveFrame ($/;"	f	typeref:typename:unsigned int
AT91F_PDC_SendFrame	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_PDC_SendFrame($/;"	f	typeref:typename:unsigned int
AT91F_PDC_SendFrame	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline unsigned int AT91F_PDC_SendFrame($/;"	f	typeref:typename:unsigned int
AT91F_PDC_SendFrame	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_PDC_SendFrame($/;"	f	typeref:typename:unsigned int
AT91F_PDC_SendFrame	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_PDC_SendFrame($/;"	f	typeref:typename:unsigned int
AT91F_PDC_SetNextRx	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_PDC_SetNextRx ($/;"	f	typeref:typename:void
AT91F_PDC_SetNextRx	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_PDC_SetNextRx ($/;"	f	typeref:typename:void
AT91F_PDC_SetNextRx	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_PDC_SetNextRx ($/;"	f	typeref:typename:void
AT91F_PDC_SetNextRx	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_PDC_SetNextRx ($/;"	f	typeref:typename:void
AT91F_PDC_SetNextTx	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_PDC_SetNextTx ($/;"	f	typeref:typename:void
AT91F_PDC_SetNextTx	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_PDC_SetNextTx ($/;"	f	typeref:typename:void
AT91F_PDC_SetNextTx	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_PDC_SetNextTx ($/;"	f	typeref:typename:void
AT91F_PDC_SetNextTx	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_PDC_SetNextTx ($/;"	f	typeref:typename:void
AT91F_PDC_SetRx	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_PDC_SetRx ($/;"	f	typeref:typename:void
AT91F_PDC_SetRx	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_PDC_SetRx ($/;"	f	typeref:typename:void
AT91F_PDC_SetRx	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_PDC_SetRx ($/;"	f	typeref:typename:void
AT91F_PDC_SetRx	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_PDC_SetRx ($/;"	f	typeref:typename:void
AT91F_PDC_SetTx	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_PDC_SetTx ($/;"	f	typeref:typename:void
AT91F_PDC_SetTx	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_PDC_SetTx ($/;"	f	typeref:typename:void
AT91F_PDC_SetTx	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_PDC_SetTx ($/;"	f	typeref:typename:void
AT91F_PDC_SetTx	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_PDC_SetTx ($/;"	f	typeref:typename:void
AT91F_PIOA_CfgPMC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_PIOA_CfgPMC (void)$/;"	f	typeref:typename:void
AT91F_PIOA_CfgPMC	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_PIOA_CfgPMC (void)$/;"	f	typeref:typename:void
AT91F_PIOA_CfgPMC	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_PIOA_CfgPMC (void)$/;"	f	typeref:typename:void
AT91F_PIOA_CfgPMC	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_PIOA_CfgPMC (void)$/;"	f	typeref:typename:void
AT91F_PIOB_CfgPMC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_PIOB_CfgPMC (void)$/;"	f	typeref:typename:void
AT91F_PIOB_CfgPMC	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_PIOB_CfgPMC (void)$/;"	f	typeref:typename:void
AT91F_PIOB_CfgPMC	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_PIOB_CfgPMC (void)$/;"	f	typeref:typename:void
AT91F_PIO_A_RegisterSelection	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_PIO_A_RegisterSelection($/;"	f	typeref:typename:void
AT91F_PIO_A_RegisterSelection	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_PIO_A_RegisterSelection($/;"	f	typeref:typename:void
AT91F_PIO_A_RegisterSelection	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_PIO_A_RegisterSelection($/;"	f	typeref:typename:void
AT91F_PIO_A_RegisterSelection	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_PIO_A_RegisterSelection($/;"	f	typeref:typename:void
AT91F_PIO_B_RegisterSelection	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_PIO_B_RegisterSelection($/;"	f	typeref:typename:void
AT91F_PIO_B_RegisterSelection	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_PIO_B_RegisterSelection($/;"	f	typeref:typename:void
AT91F_PIO_B_RegisterSelection	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_PIO_B_RegisterSelection($/;"	f	typeref:typename:void
AT91F_PIO_B_RegisterSelection	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_PIO_B_RegisterSelection($/;"	f	typeref:typename:void
AT91F_PIO_CfgDirectDrive	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_PIO_CfgDirectDrive($/;"	f	typeref:typename:void
AT91F_PIO_CfgDirectDrive	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_PIO_CfgDirectDrive($/;"	f	typeref:typename:void
AT91F_PIO_CfgDirectDrive	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_PIO_CfgDirectDrive($/;"	f	typeref:typename:void
AT91F_PIO_CfgDirectDrive	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_PIO_CfgDirectDrive($/;"	f	typeref:typename:void
AT91F_PIO_CfgInput	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_PIO_CfgInput($/;"	f	typeref:typename:void
AT91F_PIO_CfgInput	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_PIO_CfgInput($/;"	f	typeref:typename:void
AT91F_PIO_CfgInput	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_PIO_CfgInput($/;"	f	typeref:typename:void
AT91F_PIO_CfgInput	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_PIO_CfgInput($/;"	f	typeref:typename:void
AT91F_PIO_CfgInputFilter	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_PIO_CfgInputFilter($/;"	f	typeref:typename:void
AT91F_PIO_CfgInputFilter	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_PIO_CfgInputFilter($/;"	f	typeref:typename:void
AT91F_PIO_CfgInputFilter	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_PIO_CfgInputFilter($/;"	f	typeref:typename:void
AT91F_PIO_CfgInputFilter	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_PIO_CfgInputFilter($/;"	f	typeref:typename:void
AT91F_PIO_CfgOpendrain	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_PIO_CfgOpendrain($/;"	f	typeref:typename:void
AT91F_PIO_CfgOpendrain	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_PIO_CfgOpendrain($/;"	f	typeref:typename:void
AT91F_PIO_CfgOpendrain	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_PIO_CfgOpendrain($/;"	f	typeref:typename:void
AT91F_PIO_CfgOpendrain	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_PIO_CfgOpendrain($/;"	f	typeref:typename:void
AT91F_PIO_CfgOutput	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_PIO_CfgOutput($/;"	f	typeref:typename:void
AT91F_PIO_CfgOutput	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_PIO_CfgOutput($/;"	f	typeref:typename:void
AT91F_PIO_CfgOutput	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_PIO_CfgOutput($/;"	f	typeref:typename:void
AT91F_PIO_CfgOutput	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_PIO_CfgOutput($/;"	f	typeref:typename:void
AT91F_PIO_CfgPeriph	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_PIO_CfgPeriph($/;"	f	typeref:typename:void
AT91F_PIO_CfgPeriph	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_PIO_CfgPeriph($/;"	f	typeref:typename:void
AT91F_PIO_CfgPeriph	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_PIO_CfgPeriph($/;"	f	typeref:typename:void
AT91F_PIO_CfgPeriph	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_PIO_CfgPeriph($/;"	f	typeref:typename:void
AT91F_PIO_CfgPullup	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_PIO_CfgPullup($/;"	f	typeref:typename:void
AT91F_PIO_CfgPullup	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_PIO_CfgPullup($/;"	f	typeref:typename:void
AT91F_PIO_CfgPullup	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_PIO_CfgPullup($/;"	f	typeref:typename:void
AT91F_PIO_CfgPullup	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_PIO_CfgPullup($/;"	f	typeref:typename:void
AT91F_PIO_ClearOutput	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_PIO_ClearOutput($/;"	f	typeref:typename:void
AT91F_PIO_ClearOutput	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_PIO_ClearOutput($/;"	f	typeref:typename:void
AT91F_PIO_ClearOutput	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_PIO_ClearOutput($/;"	f	typeref:typename:void
AT91F_PIO_ClearOutput	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_PIO_ClearOutput($/;"	f	typeref:typename:void
AT91F_PIO_Disable	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_PIO_Disable($/;"	f	typeref:typename:void
AT91F_PIO_Disable	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_PIO_Disable($/;"	f	typeref:typename:void
AT91F_PIO_Disable	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_PIO_Disable($/;"	f	typeref:typename:void
AT91F_PIO_Disable	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_PIO_Disable($/;"	f	typeref:typename:void
AT91F_PIO_Enable	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_PIO_Enable($/;"	f	typeref:typename:void
AT91F_PIO_Enable	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_PIO_Enable($/;"	f	typeref:typename:void
AT91F_PIO_Enable	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_PIO_Enable($/;"	f	typeref:typename:void
AT91F_PIO_Enable	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_PIO_Enable($/;"	f	typeref:typename:void
AT91F_PIO_ForceOutput	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_PIO_ForceOutput($/;"	f	typeref:typename:void
AT91F_PIO_ForceOutput	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_PIO_ForceOutput($/;"	f	typeref:typename:void
AT91F_PIO_ForceOutput	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_PIO_ForceOutput($/;"	f	typeref:typename:void
AT91F_PIO_ForceOutput	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_PIO_ForceOutput($/;"	f	typeref:typename:void
AT91F_PIO_GetCfgPullup	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_PIO_GetCfgPullup( \/\/ \\return PIO Configuration Pullup $/;"	f	typeref:typename:unsigned int
AT91F_PIO_GetCfgPullup	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline unsigned int AT91F_PIO_GetCfgPullup( \/\/ \\return PIO Configuration Pullup $/;"	f	typeref:typename:unsigned int
AT91F_PIO_GetCfgPullup	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_PIO_GetCfgPullup( \/\/ \\return PIO Configuration Pullup $/;"	f	typeref:typename:unsigned int
AT91F_PIO_GetCfgPullup	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_PIO_GetCfgPullup( \/\/ \\return PIO Configuration Pullup$/;"	f	typeref:typename:unsigned int
AT91F_PIO_GetInput	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_PIO_GetInput( \/\/ \\return PIO input$/;"	f	typeref:typename:unsigned int
AT91F_PIO_GetInput	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline unsigned int AT91F_PIO_GetInput( \/\/ \\return PIO input$/;"	f	typeref:typename:unsigned int
AT91F_PIO_GetInput	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_PIO_GetInput( \/\/ \\return PIO input$/;"	f	typeref:typename:unsigned int
AT91F_PIO_GetInput	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_PIO_GetInput( \/\/ \\return PIO input$/;"	f	typeref:typename:unsigned int
AT91F_PIO_GetInputFilterStatus	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_PIO_GetInputFilterStatus( \/\/ \\return PIO Input Filter Status$/;"	f	typeref:typename:unsigned int
AT91F_PIO_GetInputFilterStatus	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline unsigned int AT91F_PIO_GetInputFilterStatus( \/\/ \\return PIO Input Filter Status$/;"	f	typeref:typename:unsigned int
AT91F_PIO_GetInputFilterStatus	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_PIO_GetInputFilterStatus( \/\/ \\return PIO Input Filter Status$/;"	f	typeref:typename:unsigned int
AT91F_PIO_GetInputFilterStatus	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_PIO_GetInputFilterStatus( \/\/ \\return PIO Input Filter Status$/;"	f	typeref:typename:unsigned int
AT91F_PIO_GetInterruptMaskStatus	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_PIO_GetInterruptMaskStatus( \/\/ \\return PIO Interrupt Mask Status$/;"	f	typeref:typename:unsigned int
AT91F_PIO_GetInterruptMaskStatus	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline unsigned int AT91F_PIO_GetInterruptMaskStatus( \/\/ \\return PIO Interrupt Mask Status$/;"	f	typeref:typename:unsigned int
AT91F_PIO_GetInterruptMaskStatus	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_PIO_GetInterruptMaskStatus( \/\/ \\return PIO Interrupt Mask Status$/;"	f	typeref:typename:unsigned int
AT91F_PIO_GetInterruptMaskStatus	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_PIO_GetInterruptMaskStatus( \/\/ \\return PIO Interrupt Mask Status$/;"	f	typeref:typename:unsigned int
AT91F_PIO_GetInterruptStatus	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_PIO_GetInterruptStatus( \/\/ \\return PIO Interrupt Status$/;"	f	typeref:typename:unsigned int
AT91F_PIO_GetInterruptStatus	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline unsigned int AT91F_PIO_GetInterruptStatus( \/\/ \\return PIO Interrupt Status$/;"	f	typeref:typename:unsigned int
AT91F_PIO_GetInterruptStatus	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_PIO_GetInterruptStatus( \/\/ \\return PIO Interrupt Status$/;"	f	typeref:typename:unsigned int
AT91F_PIO_GetInterruptStatus	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_PIO_GetInterruptStatus( \/\/ \\return PIO Interrupt Status$/;"	f	typeref:typename:unsigned int
AT91F_PIO_GetMultiDriverStatus	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_PIO_GetMultiDriverStatus( \/\/ \\return PIO Multi Driver Status$/;"	f	typeref:typename:unsigned int
AT91F_PIO_GetMultiDriverStatus	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline unsigned int AT91F_PIO_GetMultiDriverStatus( \/\/ \\return PIO Multi Driver Status$/;"	f	typeref:typename:unsigned int
AT91F_PIO_GetMultiDriverStatus	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_PIO_GetMultiDriverStatus( \/\/ \\return PIO Multi Driver Status$/;"	f	typeref:typename:unsigned int
AT91F_PIO_GetMultiDriverStatus	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_PIO_GetMultiDriverStatus( \/\/ \\return PIO Multi Driver Status$/;"	f	typeref:typename:unsigned int
AT91F_PIO_GetOutputDataStatus	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_PIO_GetOutputDataStatus( \/\/ \\return PIO Output Data Status $/;"	f	typeref:typename:unsigned int
AT91F_PIO_GetOutputDataStatus	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline unsigned int AT91F_PIO_GetOutputDataStatus( \/\/ \\return PIO Output Data Status $/;"	f	typeref:typename:unsigned int
AT91F_PIO_GetOutputDataStatus	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_PIO_GetOutputDataStatus( \/\/ \\return PIO Output Data Status $/;"	f	typeref:typename:unsigned int
AT91F_PIO_GetOutputDataStatus	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_PIO_GetOutputDataStatus( \/\/ \\return PIO Output Data Status$/;"	f	typeref:typename:unsigned int
AT91F_PIO_GetOutputStatus	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_PIO_GetOutputStatus( \/\/ \\return PIO Output Status$/;"	f	typeref:typename:unsigned int
AT91F_PIO_GetOutputStatus	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline unsigned int AT91F_PIO_GetOutputStatus( \/\/ \\return PIO Output Status$/;"	f	typeref:typename:unsigned int
AT91F_PIO_GetOutputStatus	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_PIO_GetOutputStatus( \/\/ \\return PIO Output Status$/;"	f	typeref:typename:unsigned int
AT91F_PIO_GetOutputStatus	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_PIO_GetOutputStatus( \/\/ \\return PIO Output Status$/;"	f	typeref:typename:unsigned int
AT91F_PIO_GetOutputWriteStatus	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_PIO_GetOutputWriteStatus( \/\/ \\return PIO Output Write Status$/;"	f	typeref:typename:unsigned int
AT91F_PIO_GetOutputWriteStatus	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline unsigned int AT91F_PIO_GetOutputWriteStatus( \/\/ \\return PIO Output Write Status$/;"	f	typeref:typename:unsigned int
AT91F_PIO_GetOutputWriteStatus	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_PIO_GetOutputWriteStatus( \/\/ \\return PIO Output Write Status$/;"	f	typeref:typename:unsigned int
AT91F_PIO_GetOutputWriteStatus	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_PIO_GetOutputWriteStatus( \/\/ \\return PIO Output Write Status$/;"	f	typeref:typename:unsigned int
AT91F_PIO_GetStatus	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_PIO_GetStatus( \/\/ \\return PIO Status$/;"	f	typeref:typename:unsigned int
AT91F_PIO_GetStatus	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline unsigned int AT91F_PIO_GetStatus( \/\/ \\return PIO Status$/;"	f	typeref:typename:unsigned int
AT91F_PIO_GetStatus	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_PIO_GetStatus( \/\/ \\return PIO Status$/;"	f	typeref:typename:unsigned int
AT91F_PIO_GetStatus	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_PIO_GetStatus( \/\/ \\return PIO Status$/;"	f	typeref:typename:unsigned int
AT91F_PIO_Get_AB_RegisterStatus	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_PIO_Get_AB_RegisterStatus( \/\/ \\return PIO AB Register Status$/;"	f	typeref:typename:unsigned int
AT91F_PIO_Get_AB_RegisterStatus	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline unsigned int AT91F_PIO_Get_AB_RegisterStatus( \/\/ \\return PIO AB Register Status$/;"	f	typeref:typename:unsigned int
AT91F_PIO_Get_AB_RegisterStatus	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_PIO_Get_AB_RegisterStatus( \/\/ \\return PIO AB Register Status$/;"	f	typeref:typename:unsigned int
AT91F_PIO_Get_AB_RegisterStatus	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_PIO_Get_AB_RegisterStatus( \/\/ \\return PIO AB Register Status$/;"	f	typeref:typename:unsigned int
AT91F_PIO_InputFilterDisable	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_PIO_InputFilterDisable($/;"	f	typeref:typename:void
AT91F_PIO_InputFilterDisable	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_PIO_InputFilterDisable($/;"	f	typeref:typename:void
AT91F_PIO_InputFilterDisable	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_PIO_InputFilterDisable($/;"	f	typeref:typename:void
AT91F_PIO_InputFilterDisable	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_PIO_InputFilterDisable($/;"	f	typeref:typename:void
AT91F_PIO_InputFilterEnable	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_PIO_InputFilterEnable($/;"	f	typeref:typename:void
AT91F_PIO_InputFilterEnable	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_PIO_InputFilterEnable($/;"	f	typeref:typename:void
AT91F_PIO_InputFilterEnable	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_PIO_InputFilterEnable($/;"	f	typeref:typename:void
AT91F_PIO_InputFilterEnable	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_PIO_InputFilterEnable($/;"	f	typeref:typename:void
AT91F_PIO_InterruptDisable	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_PIO_InterruptDisable($/;"	f	typeref:typename:void
AT91F_PIO_InterruptDisable	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_PIO_InterruptDisable($/;"	f	typeref:typename:void
AT91F_PIO_InterruptDisable	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_PIO_InterruptDisable($/;"	f	typeref:typename:void
AT91F_PIO_InterruptDisable	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_PIO_InterruptDisable($/;"	f	typeref:typename:void
AT91F_PIO_InterruptEnable	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_PIO_InterruptEnable($/;"	f	typeref:typename:void
AT91F_PIO_InterruptEnable	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_PIO_InterruptEnable($/;"	f	typeref:typename:void
AT91F_PIO_InterruptEnable	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_PIO_InterruptEnable($/;"	f	typeref:typename:void
AT91F_PIO_InterruptEnable	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_PIO_InterruptEnable($/;"	f	typeref:typename:void
AT91F_PIO_IsAB_RegisterSet	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline int AT91F_PIO_IsAB_RegisterSet($/;"	f	typeref:typename:int
AT91F_PIO_IsAB_RegisterSet	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline int AT91F_PIO_IsAB_RegisterSet($/;"	f	typeref:typename:int
AT91F_PIO_IsAB_RegisterSet	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline int AT91F_PIO_IsAB_RegisterSet($/;"	f	typeref:typename:int
AT91F_PIO_IsAB_RegisterSet	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline int AT91F_PIO_IsAB_RegisterSet($/;"	f	typeref:typename:int
AT91F_PIO_IsCfgPullupStatusSet	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline int AT91F_PIO_IsCfgPullupStatusSet($/;"	f	typeref:typename:int
AT91F_PIO_IsCfgPullupStatusSet	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline int AT91F_PIO_IsCfgPullupStatusSet($/;"	f	typeref:typename:int
AT91F_PIO_IsCfgPullupStatusSet	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline int AT91F_PIO_IsCfgPullupStatusSet($/;"	f	typeref:typename:int
AT91F_PIO_IsCfgPullupStatusSet	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline int AT91F_PIO_IsCfgPullupStatusSet($/;"	f	typeref:typename:int
AT91F_PIO_IsInputFilterSet	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline int AT91F_PIO_IsInputFilterSet($/;"	f	typeref:typename:int
AT91F_PIO_IsInputFilterSet	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline int AT91F_PIO_IsInputFilterSet($/;"	f	typeref:typename:int
AT91F_PIO_IsInputFilterSet	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline int AT91F_PIO_IsInputFilterSet($/;"	f	typeref:typename:int
AT91F_PIO_IsInputFilterSet	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline int AT91F_PIO_IsInputFilterSet($/;"	f	typeref:typename:int
AT91F_PIO_IsInputSet	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline int AT91F_PIO_IsInputSet($/;"	f	typeref:typename:int
AT91F_PIO_IsInputSet	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline int AT91F_PIO_IsInputSet($/;"	f	typeref:typename:int
AT91F_PIO_IsInputSet	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline int AT91F_PIO_IsInputSet($/;"	f	typeref:typename:int
AT91F_PIO_IsInputSet	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline int AT91F_PIO_IsInputSet($/;"	f	typeref:typename:int
AT91F_PIO_IsInterruptMasked	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline int AT91F_PIO_IsInterruptMasked($/;"	f	typeref:typename:int
AT91F_PIO_IsInterruptMasked	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline int AT91F_PIO_IsInterruptMasked($/;"	f	typeref:typename:int
AT91F_PIO_IsInterruptMasked	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline int AT91F_PIO_IsInterruptMasked($/;"	f	typeref:typename:int
AT91F_PIO_IsInterruptMasked	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline int AT91F_PIO_IsInterruptMasked($/;"	f	typeref:typename:int
AT91F_PIO_IsInterruptSet	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline int AT91F_PIO_IsInterruptSet($/;"	f	typeref:typename:int
AT91F_PIO_IsInterruptSet	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline int AT91F_PIO_IsInterruptSet($/;"	f	typeref:typename:int
AT91F_PIO_IsInterruptSet	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline int AT91F_PIO_IsInterruptSet($/;"	f	typeref:typename:int
AT91F_PIO_IsInterruptSet	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline int AT91F_PIO_IsInterruptSet($/;"	f	typeref:typename:int
AT91F_PIO_IsMultiDriverSet	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline int AT91F_PIO_IsMultiDriverSet($/;"	f	typeref:typename:int
AT91F_PIO_IsMultiDriverSet	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline int AT91F_PIO_IsMultiDriverSet($/;"	f	typeref:typename:int
AT91F_PIO_IsMultiDriverSet	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline int AT91F_PIO_IsMultiDriverSet($/;"	f	typeref:typename:int
AT91F_PIO_IsMultiDriverSet	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline int AT91F_PIO_IsMultiDriverSet($/;"	f	typeref:typename:int
AT91F_PIO_IsOutputDataStatusSet	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline int AT91F_PIO_IsOutputDataStatusSet($/;"	f	typeref:typename:int
AT91F_PIO_IsOutputDataStatusSet	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline int AT91F_PIO_IsOutputDataStatusSet($/;"	f	typeref:typename:int
AT91F_PIO_IsOutputDataStatusSet	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline int AT91F_PIO_IsOutputDataStatusSet($/;"	f	typeref:typename:int
AT91F_PIO_IsOutputDataStatusSet	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline int AT91F_PIO_IsOutputDataStatusSet($/;"	f	typeref:typename:int
AT91F_PIO_IsOutputSet	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline int AT91F_PIO_IsOutputSet($/;"	f	typeref:typename:int
AT91F_PIO_IsOutputSet	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline int AT91F_PIO_IsOutputSet($/;"	f	typeref:typename:int
AT91F_PIO_IsOutputSet	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline int AT91F_PIO_IsOutputSet($/;"	f	typeref:typename:int
AT91F_PIO_IsOutputSet	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline int AT91F_PIO_IsOutputSet($/;"	f	typeref:typename:int
AT91F_PIO_IsOutputWriteSet	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline int AT91F_PIO_IsOutputWriteSet($/;"	f	typeref:typename:int
AT91F_PIO_IsOutputWriteSet	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline int AT91F_PIO_IsOutputWriteSet($/;"	f	typeref:typename:int
AT91F_PIO_IsOutputWriteSet	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline int AT91F_PIO_IsOutputWriteSet($/;"	f	typeref:typename:int
AT91F_PIO_IsOutputWriteSet	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline int AT91F_PIO_IsOutputWriteSet($/;"	f	typeref:typename:int
AT91F_PIO_IsSet	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline int AT91F_PIO_IsSet($/;"	f	typeref:typename:int
AT91F_PIO_IsSet	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline int AT91F_PIO_IsSet($/;"	f	typeref:typename:int
AT91F_PIO_IsSet	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline int AT91F_PIO_IsSet($/;"	f	typeref:typename:int
AT91F_PIO_IsSet	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline int AT91F_PIO_IsSet($/;"	f	typeref:typename:int
AT91F_PIO_MultiDriverDisable	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_PIO_MultiDriverDisable($/;"	f	typeref:typename:void
AT91F_PIO_MultiDriverDisable	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_PIO_MultiDriverDisable($/;"	f	typeref:typename:void
AT91F_PIO_MultiDriverDisable	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_PIO_MultiDriverDisable($/;"	f	typeref:typename:void
AT91F_PIO_MultiDriverDisable	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_PIO_MultiDriverDisable($/;"	f	typeref:typename:void
AT91F_PIO_MultiDriverEnable	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_PIO_MultiDriverEnable($/;"	f	typeref:typename:void
AT91F_PIO_MultiDriverEnable	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_PIO_MultiDriverEnable($/;"	f	typeref:typename:void
AT91F_PIO_MultiDriverEnable	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_PIO_MultiDriverEnable($/;"	f	typeref:typename:void
AT91F_PIO_MultiDriverEnable	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_PIO_MultiDriverEnable($/;"	f	typeref:typename:void
AT91F_PIO_OutputDisable	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_PIO_OutputDisable($/;"	f	typeref:typename:void
AT91F_PIO_OutputDisable	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_PIO_OutputDisable($/;"	f	typeref:typename:void
AT91F_PIO_OutputDisable	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_PIO_OutputDisable($/;"	f	typeref:typename:void
AT91F_PIO_OutputDisable	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_PIO_OutputDisable($/;"	f	typeref:typename:void
AT91F_PIO_OutputEnable	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_PIO_OutputEnable($/;"	f	typeref:typename:void
AT91F_PIO_OutputEnable	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_PIO_OutputEnable($/;"	f	typeref:typename:void
AT91F_PIO_OutputEnable	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_PIO_OutputEnable($/;"	f	typeref:typename:void
AT91F_PIO_OutputEnable	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_PIO_OutputEnable($/;"	f	typeref:typename:void
AT91F_PIO_OutputWriteDisable	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_PIO_OutputWriteDisable($/;"	f	typeref:typename:void
AT91F_PIO_OutputWriteDisable	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_PIO_OutputWriteDisable($/;"	f	typeref:typename:void
AT91F_PIO_OutputWriteDisable	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_PIO_OutputWriteDisable($/;"	f	typeref:typename:void
AT91F_PIO_OutputWriteDisable	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_PIO_OutputWriteDisable($/;"	f	typeref:typename:void
AT91F_PIO_OutputWriteEnable	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_PIO_OutputWriteEnable($/;"	f	typeref:typename:void
AT91F_PIO_OutputWriteEnable	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_PIO_OutputWriteEnable($/;"	f	typeref:typename:void
AT91F_PIO_OutputWriteEnable	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_PIO_OutputWriteEnable($/;"	f	typeref:typename:void
AT91F_PIO_OutputWriteEnable	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_PIO_OutputWriteEnable($/;"	f	typeref:typename:void
AT91F_PIO_SetOutput	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_PIO_SetOutput($/;"	f	typeref:typename:void
AT91F_PIO_SetOutput	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_PIO_SetOutput($/;"	f	typeref:typename:void
AT91F_PIO_SetOutput	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_PIO_SetOutput($/;"	f	typeref:typename:void
AT91F_PIO_SetOutput	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_PIO_SetOutput($/;"	f	typeref:typename:void
AT91F_PITC_CfgPMC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_PITC_CfgPMC (void)$/;"	f	typeref:typename:void
AT91F_PITC_CfgPMC	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_PITC_CfgPMC (void)$/;"	f	typeref:typename:void
AT91F_PITC_CfgPMC	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_PITC_CfgPMC (void)$/;"	f	typeref:typename:void
AT91F_PITDisableInt	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_PITDisableInt($/;"	f	typeref:typename:void
AT91F_PITDisableInt	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_PITDisableInt($/;"	f	typeref:typename:void
AT91F_PITDisableInt	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_PITDisableInt($/;"	f	typeref:typename:void
AT91F_PITEnableInt	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_PITEnableInt($/;"	f	typeref:typename:void
AT91F_PITEnableInt	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_PITEnableInt($/;"	f	typeref:typename:void
AT91F_PITEnableInt	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_PITEnableInt($/;"	f	typeref:typename:void
AT91F_PITGetMode	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_PITGetMode($/;"	f	typeref:typename:unsigned int
AT91F_PITGetMode	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_PITGetMode($/;"	f	typeref:typename:unsigned int
AT91F_PITGetMode	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_PITGetMode($/;"	f	typeref:typename:unsigned int
AT91F_PITGetPIIR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_PITGetPIIR($/;"	f	typeref:typename:unsigned int
AT91F_PITGetPIIR	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_PITGetPIIR($/;"	f	typeref:typename:unsigned int
AT91F_PITGetPIIR	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_PITGetPIIR($/;"	f	typeref:typename:unsigned int
AT91F_PITGetPIVR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_PITGetPIVR($/;"	f	typeref:typename:unsigned int
AT91F_PITGetPIVR	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_PITGetPIVR($/;"	f	typeref:typename:unsigned int
AT91F_PITGetPIVR	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_PITGetPIVR($/;"	f	typeref:typename:unsigned int
AT91F_PITGetStatus	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_PITGetStatus($/;"	f	typeref:typename:unsigned int
AT91F_PITGetStatus	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_PITGetStatus($/;"	f	typeref:typename:unsigned int
AT91F_PITGetStatus	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_PITGetStatus($/;"	f	typeref:typename:unsigned int
AT91F_PITInit	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_PITInit($/;"	f	typeref:typename:void
AT91F_PITInit	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_PITInit($/;"	f	typeref:typename:void
AT91F_PITInit	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_PITInit($/;"	f	typeref:typename:void
AT91F_PITSetPIV	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_PITSetPIV($/;"	f	typeref:typename:void
AT91F_PITSetPIV	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_PITSetPIV($/;"	f	typeref:typename:void
AT91F_PITSetPIV	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_PITSetPIV($/;"	f	typeref:typename:void
AT91F_PMC_CfgMCKReg	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_PMC_CfgMCKReg ($/;"	f	typeref:typename:void
AT91F_PMC_CfgMCKReg	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_PMC_CfgMCKReg ($/;"	f	typeref:typename:void
AT91F_PMC_CfgMCKReg	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_PMC_CfgMCKReg ($/;"	f	typeref:typename:void
AT91F_PMC_CfgMCKReg	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_PMC_CfgMCKReg ($/;"	f	typeref:typename:void
AT91F_PMC_CfgPIO	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_PMC_CfgPIO (void)$/;"	f	typeref:typename:void
AT91F_PMC_CfgPIO	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_PMC_CfgPIO (void)$/;"	f	typeref:typename:void
AT91F_PMC_CfgPIO	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_PMC_CfgPIO (void)$/;"	f	typeref:typename:void
AT91F_PMC_CfgPIO	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_PMC_CfgPIO (void)$/;"	f	typeref:typename:void
AT91F_PMC_CfgPMC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_PMC_CfgPMC (void)$/;"	f	typeref:typename:void
AT91F_PMC_CfgPMC	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_PMC_CfgPMC (void)$/;"	f	typeref:typename:void
AT91F_PMC_CfgPMC	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_PMC_CfgPMC (void)$/;"	f	typeref:typename:void
AT91F_PMC_CfgPMC	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_PMC_CfgPMC (void)$/;"	f	typeref:typename:void
AT91F_PMC_CfgSysClkDisableReg	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_PMC_CfgSysClkDisableReg ($/;"	f	typeref:typename:void
AT91F_PMC_CfgSysClkDisableReg	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_PMC_CfgSysClkDisableReg ($/;"	f	typeref:typename:void
AT91F_PMC_CfgSysClkDisableReg	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_PMC_CfgSysClkDisableReg ($/;"	f	typeref:typename:void
AT91F_PMC_CfgSysClkDisableReg	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_PMC_CfgSysClkDisableReg ($/;"	f	typeref:typename:void
AT91F_PMC_CfgSysClkEnableReg	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_PMC_CfgSysClkEnableReg ($/;"	f	typeref:typename:void
AT91F_PMC_CfgSysClkEnableReg	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_PMC_CfgSysClkEnableReg ($/;"	f	typeref:typename:void
AT91F_PMC_CfgSysClkEnableReg	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_PMC_CfgSysClkEnableReg ($/;"	f	typeref:typename:void
AT91F_PMC_CfgSysClkEnableReg	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_PMC_CfgSysClkEnableReg ($/;"	f	typeref:typename:void
AT91F_PMC_DisableIt	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_PMC_DisableIt ($/;"	f	typeref:typename:void
AT91F_PMC_DisableIt	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_PMC_DisableIt ($/;"	f	typeref:typename:void
AT91F_PMC_DisableIt	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_PMC_DisableIt ($/;"	f	typeref:typename:void
AT91F_PMC_DisableIt	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_PMC_DisableIt ($/;"	f	typeref:typename:void
AT91F_PMC_DisablePCK	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_PMC_DisablePCK ($/;"	f	typeref:typename:void
AT91F_PMC_DisablePCK	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_PMC_DisablePCK ($/;"	f	typeref:typename:void
AT91F_PMC_DisablePCK	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_PMC_DisablePCK ($/;"	f	typeref:typename:void
AT91F_PMC_DisablePCK	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_PMC_DisablePCK ($/;"	f	typeref:typename:void
AT91F_PMC_DisablePeriphClock	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_PMC_DisablePeriphClock ($/;"	f	typeref:typename:void
AT91F_PMC_DisablePeriphClock	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_PMC_DisablePeriphClock ($/;"	f	typeref:typename:void
AT91F_PMC_DisablePeriphClock	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_PMC_DisablePeriphClock ($/;"	f	typeref:typename:void
AT91F_PMC_DisablePeriphClock	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_PMC_DisablePeriphClock ($/;"	f	typeref:typename:void
AT91F_PMC_EnableIt	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_PMC_EnableIt ($/;"	f	typeref:typename:void
AT91F_PMC_EnableIt	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_PMC_EnableIt ($/;"	f	typeref:typename:void
AT91F_PMC_EnableIt	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_PMC_EnableIt ($/;"	f	typeref:typename:void
AT91F_PMC_EnableIt	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_PMC_EnableIt ($/;"	f	typeref:typename:void
AT91F_PMC_EnablePCK	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_PMC_EnablePCK ($/;"	f	typeref:typename:void
AT91F_PMC_EnablePCK	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_PMC_EnablePCK ($/;"	f	typeref:typename:void
AT91F_PMC_EnablePCK	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_PMC_EnablePCK ($/;"	f	typeref:typename:void
AT91F_PMC_EnablePCK	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_PMC_EnablePCK ($/;"	f	typeref:typename:void
AT91F_PMC_EnablePeriphClock	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_PMC_EnablePeriphClock ($/;"	f	typeref:typename:void
AT91F_PMC_EnablePeriphClock	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_PMC_EnablePeriphClock ($/;"	f	typeref:typename:void
AT91F_PMC_EnablePeriphClock	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_PMC_EnablePeriphClock ($/;"	f	typeref:typename:void
AT91F_PMC_EnablePeriphClock	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_PMC_EnablePeriphClock ($/;"	f	typeref:typename:void
AT91F_PMC_GetInterruptMaskStatus	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_PMC_GetInterruptMaskStatus( \/\/ \\return PMC Interrupt Mask Status$/;"	f	typeref:typename:unsigned int
AT91F_PMC_GetInterruptMaskStatus	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline unsigned int AT91F_PMC_GetInterruptMaskStatus( \/\/ \\return PMC Interrupt Mask Status$/;"	f	typeref:typename:unsigned int
AT91F_PMC_GetInterruptMaskStatus	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_PMC_GetInterruptMaskStatus( \/\/ \\return PMC Interrupt Mask Status$/;"	f	typeref:typename:unsigned int
AT91F_PMC_GetInterruptMaskStatus	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_PMC_GetInterruptMaskStatus( \/\/ \\return PMC Interrupt Mask Status$/;"	f	typeref:typename:unsigned int
AT91F_PMC_GetMCKReg	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_PMC_GetMCKReg($/;"	f	typeref:typename:unsigned int
AT91F_PMC_GetMCKReg	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline unsigned int AT91F_PMC_GetMCKReg($/;"	f	typeref:typename:unsigned int
AT91F_PMC_GetMCKReg	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_PMC_GetMCKReg($/;"	f	typeref:typename:unsigned int
AT91F_PMC_GetMCKReg	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_PMC_GetMCKReg($/;"	f	typeref:typename:unsigned int
AT91F_PMC_GetMasterClock	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_PMC_GetMasterClock ($/;"	f	typeref:typename:unsigned int
AT91F_PMC_GetMasterClock	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline unsigned int AT91F_PMC_GetMasterClock ($/;"	f	typeref:typename:unsigned int
AT91F_PMC_GetMasterClock	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_PMC_GetMasterClock ($/;"	f	typeref:typename:unsigned int
AT91F_PMC_GetMasterClock	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_PMC_GetMasterClock ($/;"	f	typeref:typename:unsigned int
AT91F_PMC_GetPeriphClock	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_PMC_GetPeriphClock ($/;"	f	typeref:typename:unsigned int
AT91F_PMC_GetPeriphClock	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline unsigned int AT91F_PMC_GetPeriphClock ($/;"	f	typeref:typename:unsigned int
AT91F_PMC_GetPeriphClock	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_PMC_GetPeriphClock ($/;"	f	typeref:typename:unsigned int
AT91F_PMC_GetPeriphClock	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_PMC_GetPeriphClock ($/;"	f	typeref:typename:unsigned int
AT91F_PMC_GetStatus	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_PMC_GetStatus( \/\/ \\return PMC Interrupt Status$/;"	f	typeref:typename:unsigned int
AT91F_PMC_GetStatus	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline unsigned int AT91F_PMC_GetStatus( \/\/ \\return PMC Interrupt Status$/;"	f	typeref:typename:unsigned int
AT91F_PMC_GetStatus	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_PMC_GetStatus( \/\/ \\return PMC Interrupt Status$/;"	f	typeref:typename:unsigned int
AT91F_PMC_GetStatus	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_PMC_GetStatus( \/\/ \\return PMC Interrupt Status$/;"	f	typeref:typename:unsigned int
AT91F_PMC_GetSysClkStatusReg	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_PMC_GetSysClkStatusReg ($/;"	f	typeref:typename:unsigned int
AT91F_PMC_GetSysClkStatusReg	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline unsigned int AT91F_PMC_GetSysClkStatusReg ($/;"	f	typeref:typename:unsigned int
AT91F_PMC_GetSysClkStatusReg	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_PMC_GetSysClkStatusReg ($/;"	f	typeref:typename:unsigned int
AT91F_PMC_GetSysClkStatusReg	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_PMC_GetSysClkStatusReg ($/;"	f	typeref:typename:unsigned int
AT91F_PMC_IsInterruptMasked	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_PMC_IsInterruptMasked($/;"	f	typeref:typename:unsigned int
AT91F_PMC_IsInterruptMasked	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline unsigned int AT91F_PMC_IsInterruptMasked($/;"	f	typeref:typename:unsigned int
AT91F_PMC_IsInterruptMasked	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_PMC_IsInterruptMasked($/;"	f	typeref:typename:unsigned int
AT91F_PMC_IsInterruptMasked	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_PMC_IsInterruptMasked($/;"	f	typeref:typename:unsigned int
AT91F_PMC_IsStatusSet	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_PMC_IsStatusSet($/;"	f	typeref:typename:unsigned int
AT91F_PMC_IsStatusSet	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline unsigned int AT91F_PMC_IsStatusSet($/;"	f	typeref:typename:unsigned int
AT91F_PMC_IsStatusSet	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_PMC_IsStatusSet($/;"	f	typeref:typename:unsigned int
AT91F_PMC_IsStatusSet	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_PMC_IsStatusSet($/;"	f	typeref:typename:unsigned int
AT91F_PWMC_CH0_CfgPIO	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_PWMC_CH0_CfgPIO (void)$/;"	f	typeref:typename:void
AT91F_PWMC_CH0_CfgPIO	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_PWMC_CH0_CfgPIO (void)$/;"	f	typeref:typename:void
AT91F_PWMC_CH0_CfgPIO	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_PWMC_CH0_CfgPIO (void)$/;"	f	typeref:typename:void
AT91F_PWMC_CH0_CfgPIO	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_PWMC_CH0_CfgPIO (void)$/;"	f	typeref:typename:void
AT91F_PWMC_CH1_CfgPIO	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_PWMC_CH1_CfgPIO (void)$/;"	f	typeref:typename:void
AT91F_PWMC_CH1_CfgPIO	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_PWMC_CH1_CfgPIO (void)$/;"	f	typeref:typename:void
AT91F_PWMC_CH1_CfgPIO	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_PWMC_CH1_CfgPIO (void)$/;"	f	typeref:typename:void
AT91F_PWMC_CH1_CfgPIO	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_PWMC_CH1_CfgPIO (void)$/;"	f	typeref:typename:void
AT91F_PWMC_CH2_CfgPIO	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_PWMC_CH2_CfgPIO (void)$/;"	f	typeref:typename:void
AT91F_PWMC_CH2_CfgPIO	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_PWMC_CH2_CfgPIO (void)$/;"	f	typeref:typename:void
AT91F_PWMC_CH2_CfgPIO	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_PWMC_CH2_CfgPIO (void)$/;"	f	typeref:typename:void
AT91F_PWMC_CH2_CfgPIO	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_PWMC_CH2_CfgPIO (void)$/;"	f	typeref:typename:void
AT91F_PWMC_CH3_CfgPIO	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_PWMC_CH3_CfgPIO (void)$/;"	f	typeref:typename:void
AT91F_PWMC_CH3_CfgPIO	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_PWMC_CH3_CfgPIO (void)$/;"	f	typeref:typename:void
AT91F_PWMC_CH3_CfgPIO	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_PWMC_CH3_CfgPIO (void)$/;"	f	typeref:typename:void
AT91F_PWMC_CH3_CfgPIO	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_PWMC_CH3_CfgPIO (void)$/;"	f	typeref:typename:void
AT91F_PWMC_CfgChannel	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_PWMC_CfgChannel($/;"	f	typeref:typename:void
AT91F_PWMC_CfgChannel	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_PWMC_CfgChannel($/;"	f	typeref:typename:void
AT91F_PWMC_CfgChannel	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_PWMC_CfgChannel($/;"	f	typeref:typename:void
AT91F_PWMC_CfgChannel	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_PWMC_CfgChannel($/;"	f	typeref:typename:void
AT91F_PWMC_CfgPMC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_PWMC_CfgPMC (void)$/;"	f	typeref:typename:void
AT91F_PWMC_CfgPMC	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_PWMC_CfgPMC (void)$/;"	f	typeref:typename:void
AT91F_PWMC_CfgPMC	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_PWMC_CfgPMC (void)$/;"	f	typeref:typename:void
AT91F_PWMC_CfgPMC	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_PWMC_CfgPMC (void)$/;"	f	typeref:typename:void
AT91F_PWMC_GetInterruptMaskStatus	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_PWMC_GetInterruptMaskStatus( \/\/ \\return PWM Interrupt Mask Status$/;"	f	typeref:typename:unsigned int
AT91F_PWMC_GetInterruptMaskStatus	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline unsigned int AT91F_PWMC_GetInterruptMaskStatus( \/\/ \\return PWM Interrupt Mask Status$/;"	f	typeref:typename:unsigned int
AT91F_PWMC_GetInterruptMaskStatus	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_PWMC_GetInterruptMaskStatus( \/\/ \\return PWM Interrupt Mask Status$/;"	f	typeref:typename:unsigned int
AT91F_PWMC_GetInterruptMaskStatus	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_PWMC_GetInterruptMaskStatus( \/\/ \\return PWM Interrupt Mask Status$/;"	f	typeref:typename:unsigned int
AT91F_PWMC_GetStatus	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_PWMC_GetStatus( \/\/ \\return PWM Interrupt Status$/;"	f	typeref:typename:unsigned int
AT91F_PWMC_GetStatus	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline unsigned int AT91F_PWMC_GetStatus( \/\/ \\return PWM Interrupt Status$/;"	f	typeref:typename:unsigned int
AT91F_PWMC_GetStatus	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_PWMC_GetStatus( \/\/ \\return PWM Interrupt Status$/;"	f	typeref:typename:unsigned int
AT91F_PWMC_GetStatus	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_PWMC_GetStatus( \/\/ \\return PWM Interrupt Status$/;"	f	typeref:typename:unsigned int
AT91F_PWMC_InterruptDisable	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_PWMC_InterruptDisable($/;"	f	typeref:typename:void
AT91F_PWMC_InterruptDisable	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_PWMC_InterruptDisable($/;"	f	typeref:typename:void
AT91F_PWMC_InterruptDisable	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_PWMC_InterruptDisable($/;"	f	typeref:typename:void
AT91F_PWMC_InterruptDisable	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_PWMC_InterruptDisable($/;"	f	typeref:typename:void
AT91F_PWMC_InterruptEnable	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_PWMC_InterruptEnable($/;"	f	typeref:typename:void
AT91F_PWMC_InterruptEnable	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_PWMC_InterruptEnable($/;"	f	typeref:typename:void
AT91F_PWMC_InterruptEnable	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_PWMC_InterruptEnable($/;"	f	typeref:typename:void
AT91F_PWMC_InterruptEnable	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_PWMC_InterruptEnable($/;"	f	typeref:typename:void
AT91F_PWMC_IsInterruptMasked	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_PWMC_IsInterruptMasked($/;"	f	typeref:typename:unsigned int
AT91F_PWMC_IsInterruptMasked	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline unsigned int AT91F_PWMC_IsInterruptMasked($/;"	f	typeref:typename:unsigned int
AT91F_PWMC_IsInterruptMasked	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_PWMC_IsInterruptMasked($/;"	f	typeref:typename:unsigned int
AT91F_PWMC_IsInterruptMasked	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_PWMC_IsInterruptMasked($/;"	f	typeref:typename:unsigned int
AT91F_PWMC_IsStatusSet	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_PWMC_IsStatusSet($/;"	f	typeref:typename:unsigned int
AT91F_PWMC_IsStatusSet	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline unsigned int AT91F_PWMC_IsStatusSet($/;"	f	typeref:typename:unsigned int
AT91F_PWMC_IsStatusSet	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_PWMC_IsStatusSet($/;"	f	typeref:typename:unsigned int
AT91F_PWMC_IsStatusSet	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_PWMC_IsStatusSet($/;"	f	typeref:typename:unsigned int
AT91F_PWMC_StartChannel	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_PWMC_StartChannel($/;"	f	typeref:typename:void
AT91F_PWMC_StartChannel	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_PWMC_StartChannel($/;"	f	typeref:typename:void
AT91F_PWMC_StartChannel	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_PWMC_StartChannel($/;"	f	typeref:typename:void
AT91F_PWMC_StartChannel	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_PWMC_StartChannel($/;"	f	typeref:typename:void
AT91F_PWMC_StopChannel	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_PWMC_StopChannel($/;"	f	typeref:typename:void
AT91F_PWMC_StopChannel	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_PWMC_StopChannel($/;"	f	typeref:typename:void
AT91F_PWMC_StopChannel	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_PWMC_StopChannel($/;"	f	typeref:typename:void
AT91F_PWMC_StopChannel	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_PWMC_StopChannel($/;"	f	typeref:typename:void
AT91F_PWMC_UpdateChannel	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_PWMC_UpdateChannel($/;"	f	typeref:typename:void
AT91F_PWMC_UpdateChannel	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_PWMC_UpdateChannel($/;"	f	typeref:typename:void
AT91F_PWMC_UpdateChannel	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_PWMC_UpdateChannel($/;"	f	typeref:typename:void
AT91F_PWMC_UpdateChannel	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_PWMC_UpdateChannel($/;"	f	typeref:typename:void
AT91F_RSTC_CfgPMC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_RSTC_CfgPMC (void)$/;"	f	typeref:typename:void
AT91F_RSTC_CfgPMC	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_RSTC_CfgPMC (void)$/;"	f	typeref:typename:void
AT91F_RSTC_CfgPMC	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_RSTC_CfgPMC (void)$/;"	f	typeref:typename:void
AT91F_RSTGetMode	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_RSTGetMode($/;"	f	typeref:typename:unsigned int
AT91F_RSTGetMode	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_RSTGetMode($/;"	f	typeref:typename:unsigned int
AT91F_RSTGetMode	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_RSTGetMode($/;"	f	typeref:typename:unsigned int
AT91F_RSTGetStatus	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_RSTGetStatus($/;"	f	typeref:typename:unsigned int
AT91F_RSTGetStatus	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_RSTGetStatus($/;"	f	typeref:typename:unsigned int
AT91F_RSTGetStatus	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_RSTGetStatus($/;"	f	typeref:typename:unsigned int
AT91F_RSTIsSoftRstActive	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_RSTIsSoftRstActive($/;"	f	typeref:typename:unsigned int
AT91F_RSTIsSoftRstActive	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_RSTIsSoftRstActive($/;"	f	typeref:typename:unsigned int
AT91F_RSTIsSoftRstActive	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_RSTIsSoftRstActive($/;"	f	typeref:typename:unsigned int
AT91F_RSTSetMode	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_RSTSetMode($/;"	f	typeref:typename:void
AT91F_RSTSetMode	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_RSTSetMode($/;"	f	typeref:typename:void
AT91F_RSTSetMode	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_RSTSetMode($/;"	f	typeref:typename:void
AT91F_RSTSoftReset	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_RSTSoftReset($/;"	f	typeref:typename:void
AT91F_RSTSoftReset	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_RSTSoftReset($/;"	f	typeref:typename:void
AT91F_RSTSoftReset	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_RSTSoftReset($/;"	f	typeref:typename:void
AT91F_RTTC_CfgPMC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_RTTC_CfgPMC (void)$/;"	f	typeref:typename:void
AT91F_RTTC_CfgPMC	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_RTTC_CfgPMC (void)$/;"	f	typeref:typename:void
AT91F_RTTC_CfgPMC	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_RTTC_CfgPMC (void)$/;"	f	typeref:typename:void
AT91F_RTTClearAlarmINT	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_RTTClearAlarmINT($/;"	f	typeref:typename:void
AT91F_RTTClearAlarmINT	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_RTTClearAlarmINT($/;"	f	typeref:typename:void
AT91F_RTTClearAlarmINT	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_RTTClearAlarmINT($/;"	f	typeref:typename:void
AT91F_RTTClearRttIncINT	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_RTTClearRttIncINT($/;"	f	typeref:typename:void
AT91F_RTTClearRttIncINT	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_RTTClearRttIncINT($/;"	f	typeref:typename:void
AT91F_RTTClearRttIncINT	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_RTTClearRttIncINT($/;"	f	typeref:typename:void
AT91F_RTTGetAlarmValue	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_RTTGetAlarmValue($/;"	f	typeref:typename:unsigned int
AT91F_RTTGetAlarmValue	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_RTTGetAlarmValue($/;"	f	typeref:typename:unsigned int
AT91F_RTTGetAlarmValue	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_RTTGetAlarmValue($/;"	f	typeref:typename:unsigned int
AT91F_RTTGetStatus	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_RTTGetStatus($/;"	f	typeref:typename:unsigned int
AT91F_RTTGetStatus	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_RTTGetStatus($/;"	f	typeref:typename:unsigned int
AT91F_RTTGetStatus	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_RTTGetStatus($/;"	f	typeref:typename:unsigned int
AT91F_RTTReadValue	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_RTTReadValue($/;"	f	typeref:typename:unsigned int
AT91F_RTTReadValue	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_RTTReadValue($/;"	f	typeref:typename:unsigned int
AT91F_RTTReadValue	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_RTTReadValue($/;"	f	typeref:typename:unsigned int
AT91F_RTTRestart	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_RTTRestart($/;"	f	typeref:typename:void
AT91F_RTTRestart	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_RTTRestart($/;"	f	typeref:typename:void
AT91F_RTTRestart	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_RTTRestart($/;"	f	typeref:typename:void
AT91F_RTTSetAlarmINT	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_RTTSetAlarmINT($/;"	f	typeref:typename:void
AT91F_RTTSetAlarmINT	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_RTTSetAlarmINT($/;"	f	typeref:typename:void
AT91F_RTTSetAlarmINT	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_RTTSetAlarmINT($/;"	f	typeref:typename:void
AT91F_RTTSetAlarmValue	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_RTTSetAlarmValue($/;"	f	typeref:typename:void
AT91F_RTTSetAlarmValue	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_RTTSetAlarmValue($/;"	f	typeref:typename:void
AT91F_RTTSetAlarmValue	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_RTTSetAlarmValue($/;"	f	typeref:typename:void
AT91F_RTTSetPrescaler	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_RTTSetPrescaler($/;"	f	typeref:typename:unsigned int
AT91F_RTTSetPrescaler	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_RTTSetPrescaler($/;"	f	typeref:typename:unsigned int
AT91F_RTTSetPrescaler	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_RTTSetPrescaler($/;"	f	typeref:typename:unsigned int
AT91F_RTTSetRttIncINT	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_RTTSetRttIncINT($/;"	f	typeref:typename:void
AT91F_RTTSetRttIncINT	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_RTTSetRttIncINT($/;"	f	typeref:typename:void
AT91F_RTTSetRttIncINT	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_RTTSetRttIncINT($/;"	f	typeref:typename:void
AT91F_RTTSetTimeBase	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_RTTSetTimeBase($/;"	f	typeref:typename:unsigned int
AT91F_RTTSetTimeBase	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_RTTSetTimeBase($/;"	f	typeref:typename:unsigned int
AT91F_RTTSetTimeBase	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_RTTSetTimeBase($/;"	f	typeref:typename:unsigned int
AT91F_SPI0_CfgPIO	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_SPI0_CfgPIO (void)$/;"	f	typeref:typename:void
AT91F_SPI0_CfgPIO	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_SPI0_CfgPIO (void)$/;"	f	typeref:typename:void
AT91F_SPI0_CfgPIO	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_SPI0_CfgPIO (void)$/;"	f	typeref:typename:void
AT91F_SPI0_CfgPMC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_SPI0_CfgPMC (void)$/;"	f	typeref:typename:void
AT91F_SPI0_CfgPMC	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_SPI0_CfgPMC (void)$/;"	f	typeref:typename:void
AT91F_SPI0_CfgPMC	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_SPI0_CfgPMC (void)$/;"	f	typeref:typename:void
AT91F_SPI1_CfgPIO	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_SPI1_CfgPIO (void)$/;"	f	typeref:typename:void
AT91F_SPI1_CfgPIO	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_SPI1_CfgPIO (void)$/;"	f	typeref:typename:void
AT91F_SPI1_CfgPIO	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_SPI1_CfgPIO (void)$/;"	f	typeref:typename:void
AT91F_SPI1_CfgPMC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_SPI1_CfgPMC (void)$/;"	f	typeref:typename:void
AT91F_SPI1_CfgPMC	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_SPI1_CfgPMC (void)$/;"	f	typeref:typename:void
AT91F_SPI1_CfgPMC	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_SPI1_CfgPMC (void)$/;"	f	typeref:typename:void
AT91F_SPI_CfgCs	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_SPI_CfgCs ($/;"	f	typeref:typename:void
AT91F_SPI_CfgCs	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_SPI_CfgCs ($/;"	f	typeref:typename:void
AT91F_SPI_CfgCs	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_SPI_CfgCs ($/;"	f	typeref:typename:void
AT91F_SPI_CfgCs	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_SPI_CfgCs ($/;"	f	typeref:typename:void
AT91F_SPI_CfgMode	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_SPI_CfgMode ($/;"	f	typeref:typename:void
AT91F_SPI_CfgMode	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_SPI_CfgMode ($/;"	f	typeref:typename:void
AT91F_SPI_CfgMode	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_SPI_CfgMode ($/;"	f	typeref:typename:void
AT91F_SPI_CfgMode	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_SPI_CfgMode ($/;"	f	typeref:typename:void
AT91F_SPI_CfgPCS	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_SPI_CfgPCS ($/;"	f	typeref:typename:void
AT91F_SPI_CfgPCS	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_SPI_CfgPCS ($/;"	f	typeref:typename:void
AT91F_SPI_CfgPCS	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_SPI_CfgPCS ($/;"	f	typeref:typename:void
AT91F_SPI_CfgPCS	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_SPI_CfgPCS ($/;"	f	typeref:typename:void
AT91F_SPI_CfgPIO	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_SPI_CfgPIO (void)$/;"	f	typeref:typename:void
AT91F_SPI_CfgPMC	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_SPI_CfgPMC (void)$/;"	f	typeref:typename:void
AT91F_SPI_Close	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_SPI_Close ($/;"	f	typeref:typename:void
AT91F_SPI_Close	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_SPI_Close ($/;"	f	typeref:typename:void
AT91F_SPI_Close	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_SPI_Close ($/;"	f	typeref:typename:void
AT91F_SPI_Close	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_SPI_Close ($/;"	f	typeref:typename:void
AT91F_SPI_Disable	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_SPI_Disable ($/;"	f	typeref:typename:void
AT91F_SPI_Disable	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_SPI_Disable ($/;"	f	typeref:typename:void
AT91F_SPI_Disable	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_SPI_Disable ($/;"	f	typeref:typename:void
AT91F_SPI_Disable	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_SPI_Disable ($/;"	f	typeref:typename:void
AT91F_SPI_DisableIt	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_SPI_DisableIt ($/;"	f	typeref:typename:void
AT91F_SPI_DisableIt	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_SPI_DisableIt ($/;"	f	typeref:typename:void
AT91F_SPI_DisableIt	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_SPI_DisableIt ($/;"	f	typeref:typename:void
AT91F_SPI_DisableIt	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_SPI_DisableIt ($/;"	f	typeref:typename:void
AT91F_SPI_Enable	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_SPI_Enable ($/;"	f	typeref:typename:void
AT91F_SPI_Enable	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_SPI_Enable ($/;"	f	typeref:typename:void
AT91F_SPI_Enable	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_SPI_Enable ($/;"	f	typeref:typename:void
AT91F_SPI_Enable	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_SPI_Enable ($/;"	f	typeref:typename:void
AT91F_SPI_EnableIt	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_SPI_EnableIt ($/;"	f	typeref:typename:void
AT91F_SPI_EnableIt	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_SPI_EnableIt ($/;"	f	typeref:typename:void
AT91F_SPI_EnableIt	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_SPI_EnableIt ($/;"	f	typeref:typename:void
AT91F_SPI_EnableIt	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_SPI_EnableIt ($/;"	f	typeref:typename:void
AT91F_SPI_GetChar	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline int AT91F_SPI_GetChar ($/;"	f	typeref:typename:int
AT91F_SPI_GetChar	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline int AT91F_SPI_GetChar ($/;"	f	typeref:typename:int
AT91F_SPI_GetChar	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline int AT91F_SPI_GetChar ($/;"	f	typeref:typename:int
AT91F_SPI_GetChar	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline int AT91F_SPI_GetChar ($/;"	f	typeref:typename:int
AT91F_SPI_GetInterruptMaskStatus	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_SPI_GetInterruptMaskStatus( \/\/ \\return SPI Interrupt Mask Status$/;"	f	typeref:typename:unsigned int
AT91F_SPI_GetInterruptMaskStatus	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline unsigned int AT91F_SPI_GetInterruptMaskStatus( \/\/ \\return SPI Interrupt Mask Status$/;"	f	typeref:typename:unsigned int
AT91F_SPI_GetInterruptMaskStatus	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_SPI_GetInterruptMaskStatus( \/\/ \\return SPI Interrupt Mask Status$/;"	f	typeref:typename:unsigned int
AT91F_SPI_GetInterruptMaskStatus	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_SPI_GetInterruptMaskStatus( \/\/ \\return SPI Interrupt Mask Status$/;"	f	typeref:typename:unsigned int
AT91F_SPI_IsInterruptMasked	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline int AT91F_SPI_IsInterruptMasked($/;"	f	typeref:typename:int
AT91F_SPI_IsInterruptMasked	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline int AT91F_SPI_IsInterruptMasked($/;"	f	typeref:typename:int
AT91F_SPI_IsInterruptMasked	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline int AT91F_SPI_IsInterruptMasked($/;"	f	typeref:typename:int
AT91F_SPI_IsInterruptMasked	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline int AT91F_SPI_IsInterruptMasked($/;"	f	typeref:typename:int
AT91F_SPI_Open	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_SPI_Open ($/;"	f	typeref:typename:unsigned int
AT91F_SPI_Open	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline unsigned int AT91F_SPI_Open ($/;"	f	typeref:typename:unsigned int
AT91F_SPI_Open	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_SPI_Open ($/;"	f	typeref:typename:unsigned int
AT91F_SPI_Open	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_SPI_Open ($/;"	f	typeref:typename:unsigned int
AT91F_SPI_PutChar	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_SPI_PutChar ($/;"	f	typeref:typename:void
AT91F_SPI_PutChar	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_SPI_PutChar ($/;"	f	typeref:typename:void
AT91F_SPI_PutChar	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_SPI_PutChar ($/;"	f	typeref:typename:void
AT91F_SPI_PutChar	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_SPI_PutChar ($/;"	f	typeref:typename:void
AT91F_SPI_ReceiveFrame	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_SPI_ReceiveFrame ($/;"	f	typeref:typename:unsigned int
AT91F_SPI_ReceiveFrame	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline unsigned int AT91F_SPI_ReceiveFrame ($/;"	f	typeref:typename:unsigned int
AT91F_SPI_ReceiveFrame	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_SPI_ReceiveFrame ($/;"	f	typeref:typename:unsigned int
AT91F_SPI_ReceiveFrame	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_SPI_ReceiveFrame ($/;"	f	typeref:typename:unsigned int
AT91F_SPI_Reset	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_SPI_Reset ($/;"	f	typeref:typename:void
AT91F_SPI_Reset	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_SPI_Reset ($/;"	f	typeref:typename:void
AT91F_SPI_Reset	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_SPI_Reset ($/;"	f	typeref:typename:void
AT91F_SPI_Reset	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_SPI_Reset ($/;"	f	typeref:typename:void
AT91F_SPI_SendFrame	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_SPI_SendFrame($/;"	f	typeref:typename:unsigned int
AT91F_SPI_SendFrame	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline unsigned int AT91F_SPI_SendFrame($/;"	f	typeref:typename:unsigned int
AT91F_SPI_SendFrame	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_SPI_SendFrame($/;"	f	typeref:typename:unsigned int
AT91F_SPI_SendFrame	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_SPI_SendFrame($/;"	f	typeref:typename:unsigned int
AT91F_SSC_CfgPIO	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_SSC_CfgPIO (void)$/;"	f	typeref:typename:void
AT91F_SSC_CfgPIO	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_SSC_CfgPIO (void)$/;"	f	typeref:typename:void
AT91F_SSC_CfgPIO	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_SSC_CfgPIO (void)$/;"	f	typeref:typename:void
AT91F_SSC_CfgPIO	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_SSC_CfgPIO (void)$/;"	f	typeref:typename:void
AT91F_SSC_CfgPMC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_SSC_CfgPMC (void)$/;"	f	typeref:typename:void
AT91F_SSC_CfgPMC	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_SSC_CfgPMC (void)$/;"	f	typeref:typename:void
AT91F_SSC_CfgPMC	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_SSC_CfgPMC (void)$/;"	f	typeref:typename:void
AT91F_SSC_CfgPMC	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_SSC_CfgPMC (void)$/;"	f	typeref:typename:void
AT91F_SSC_Configure	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_SSC_Configure ($/;"	f	typeref:typename:void
AT91F_SSC_Configure	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_SSC_Configure ($/;"	f	typeref:typename:void
AT91F_SSC_Configure	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_SSC_Configure ($/;"	f	typeref:typename:void
AT91F_SSC_Configure	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_SSC_Configure ($/;"	f	typeref:typename:void
AT91F_SSC_DisableIt	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_SSC_DisableIt ($/;"	f	typeref:typename:void
AT91F_SSC_DisableIt	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_SSC_DisableIt ($/;"	f	typeref:typename:void
AT91F_SSC_DisableIt	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_SSC_DisableIt ($/;"	f	typeref:typename:void
AT91F_SSC_DisableIt	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_SSC_DisableIt ($/;"	f	typeref:typename:void
AT91F_SSC_DisableRx	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_SSC_DisableRx ($/;"	f	typeref:typename:void
AT91F_SSC_DisableRx	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_SSC_DisableRx ($/;"	f	typeref:typename:void
AT91F_SSC_DisableRx	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_SSC_DisableRx ($/;"	f	typeref:typename:void
AT91F_SSC_DisableRx	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_SSC_DisableRx ($/;"	f	typeref:typename:void
AT91F_SSC_DisableTx	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_SSC_DisableTx ($/;"	f	typeref:typename:void
AT91F_SSC_DisableTx	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_SSC_DisableTx ($/;"	f	typeref:typename:void
AT91F_SSC_DisableTx	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_SSC_DisableTx ($/;"	f	typeref:typename:void
AT91F_SSC_DisableTx	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_SSC_DisableTx ($/;"	f	typeref:typename:void
AT91F_SSC_EnableIt	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_SSC_EnableIt ($/;"	f	typeref:typename:void
AT91F_SSC_EnableIt	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_SSC_EnableIt ($/;"	f	typeref:typename:void
AT91F_SSC_EnableIt	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_SSC_EnableIt ($/;"	f	typeref:typename:void
AT91F_SSC_EnableIt	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_SSC_EnableIt ($/;"	f	typeref:typename:void
AT91F_SSC_EnableRx	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_SSC_EnableRx ($/;"	f	typeref:typename:void
AT91F_SSC_EnableRx	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_SSC_EnableRx ($/;"	f	typeref:typename:void
AT91F_SSC_EnableRx	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_SSC_EnableRx ($/;"	f	typeref:typename:void
AT91F_SSC_EnableRx	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_SSC_EnableRx ($/;"	f	typeref:typename:void
AT91F_SSC_EnableTx	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_SSC_EnableTx ($/;"	f	typeref:typename:void
AT91F_SSC_EnableTx	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_SSC_EnableTx ($/;"	f	typeref:typename:void
AT91F_SSC_EnableTx	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_SSC_EnableTx ($/;"	f	typeref:typename:void
AT91F_SSC_EnableTx	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_SSC_EnableTx ($/;"	f	typeref:typename:void
AT91F_SSC_GetInterruptMaskStatus	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_SSC_GetInterruptMaskStatus( \/\/ \\return SSC Interrupt Mask Status$/;"	f	typeref:typename:unsigned int
AT91F_SSC_GetInterruptMaskStatus	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline unsigned int AT91F_SSC_GetInterruptMaskStatus( \/\/ \\return SSC Interrupt Mask Status$/;"	f	typeref:typename:unsigned int
AT91F_SSC_GetInterruptMaskStatus	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_SSC_GetInterruptMaskStatus( \/\/ \\return SSC Interrupt Mask Status$/;"	f	typeref:typename:unsigned int
AT91F_SSC_GetInterruptMaskStatus	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_SSC_GetInterruptMaskStatus( \/\/ \\return SSC Interrupt Mask Status$/;"	f	typeref:typename:unsigned int
AT91F_SSC_IsInterruptMasked	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline int AT91F_SSC_IsInterruptMasked($/;"	f	typeref:typename:int
AT91F_SSC_IsInterruptMasked	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline int AT91F_SSC_IsInterruptMasked($/;"	f	typeref:typename:int
AT91F_SSC_IsInterruptMasked	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline int AT91F_SSC_IsInterruptMasked($/;"	f	typeref:typename:int
AT91F_SSC_IsInterruptMasked	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline int AT91F_SSC_IsInterruptMasked($/;"	f	typeref:typename:int
AT91F_SSC_ReceiveFrame	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_SSC_ReceiveFrame ($/;"	f	typeref:typename:unsigned int
AT91F_SSC_ReceiveFrame	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline unsigned int AT91F_SSC_ReceiveFrame ($/;"	f	typeref:typename:unsigned int
AT91F_SSC_ReceiveFrame	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_SSC_ReceiveFrame ($/;"	f	typeref:typename:unsigned int
AT91F_SSC_ReceiveFrame	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_SSC_ReceiveFrame ($/;"	f	typeref:typename:unsigned int
AT91F_SSC_SendFrame	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_SSC_SendFrame($/;"	f	typeref:typename:unsigned int
AT91F_SSC_SendFrame	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline unsigned int AT91F_SSC_SendFrame($/;"	f	typeref:typename:unsigned int
AT91F_SSC_SendFrame	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_SSC_SendFrame($/;"	f	typeref:typename:unsigned int
AT91F_SSC_SendFrame	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_SSC_SendFrame($/;"	f	typeref:typename:unsigned int
AT91F_SSC_SetBaudrate	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_SSC_SetBaudrate ($/;"	f	typeref:typename:void
AT91F_SSC_SetBaudrate	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_SSC_SetBaudrate ($/;"	f	typeref:typename:void
AT91F_SSC_SetBaudrate	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_SSC_SetBaudrate ($/;"	f	typeref:typename:void
AT91F_SSC_SetBaudrate	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_SSC_SetBaudrate ($/;"	f	typeref:typename:void
AT91F_TC0_CfgPIO	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_TC0_CfgPIO (void)$/;"	f	typeref:typename:void
AT91F_TC0_CfgPIO	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_TC0_CfgPIO (void)$/;"	f	typeref:typename:void
AT91F_TC0_CfgPIO	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_TC0_CfgPIO (void)$/;"	f	typeref:typename:void
AT91F_TC0_CfgPIO	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_TC0_CfgPIO (void)$/;"	f	typeref:typename:void
AT91F_TC0_CfgPMC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_TC0_CfgPMC (void)$/;"	f	typeref:typename:void
AT91F_TC0_CfgPMC	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_TC0_CfgPMC (void)$/;"	f	typeref:typename:void
AT91F_TC0_CfgPMC	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_TC0_CfgPMC (void)$/;"	f	typeref:typename:void
AT91F_TC0_CfgPMC	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_TC0_CfgPMC (void)$/;"	f	typeref:typename:void
AT91F_TC1_CfgPIO	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_TC1_CfgPIO (void)$/;"	f	typeref:typename:void
AT91F_TC1_CfgPIO	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_TC1_CfgPIO (void)$/;"	f	typeref:typename:void
AT91F_TC1_CfgPIO	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_TC1_CfgPIO (void)$/;"	f	typeref:typename:void
AT91F_TC1_CfgPIO	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_TC1_CfgPIO (void)$/;"	f	typeref:typename:void
AT91F_TC1_CfgPMC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_TC1_CfgPMC (void)$/;"	f	typeref:typename:void
AT91F_TC1_CfgPMC	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_TC1_CfgPMC (void)$/;"	f	typeref:typename:void
AT91F_TC1_CfgPMC	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_TC1_CfgPMC (void)$/;"	f	typeref:typename:void
AT91F_TC1_CfgPMC	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_TC1_CfgPMC (void)$/;"	f	typeref:typename:void
AT91F_TC2_CfgPIO	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_TC2_CfgPIO (void)$/;"	f	typeref:typename:void
AT91F_TC2_CfgPIO	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_TC2_CfgPIO (void)$/;"	f	typeref:typename:void
AT91F_TC2_CfgPIO	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_TC2_CfgPIO (void)$/;"	f	typeref:typename:void
AT91F_TC2_CfgPIO	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_TC2_CfgPIO (void)$/;"	f	typeref:typename:void
AT91F_TC2_CfgPMC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_TC2_CfgPMC (void)$/;"	f	typeref:typename:void
AT91F_TC2_CfgPMC	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_TC2_CfgPMC (void)$/;"	f	typeref:typename:void
AT91F_TC2_CfgPMC	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_TC2_CfgPMC (void)$/;"	f	typeref:typename:void
AT91F_TC2_CfgPMC	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_TC2_CfgPMC (void)$/;"	f	typeref:typename:void
AT91F_TC_GetInterruptMaskStatus	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_TC_GetInterruptMaskStatus( \/\/ \\return TC Interrupt Mask Status$/;"	f	typeref:typename:unsigned int
AT91F_TC_GetInterruptMaskStatus	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline unsigned int AT91F_TC_GetInterruptMaskStatus( \/\/ \\return TC Interrupt Mask Status$/;"	f	typeref:typename:unsigned int
AT91F_TC_GetInterruptMaskStatus	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_TC_GetInterruptMaskStatus( \/\/ \\return TC Interrupt Mask Status$/;"	f	typeref:typename:unsigned int
AT91F_TC_GetInterruptMaskStatus	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_TC_GetInterruptMaskStatus( \/\/ \\return TC Interrupt Mask Status$/;"	f	typeref:typename:unsigned int
AT91F_TC_InterruptDisable	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_TC_InterruptDisable($/;"	f	typeref:typename:void
AT91F_TC_InterruptDisable	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_TC_InterruptDisable($/;"	f	typeref:typename:void
AT91F_TC_InterruptDisable	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_TC_InterruptDisable($/;"	f	typeref:typename:void
AT91F_TC_InterruptDisable	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_TC_InterruptDisable($/;"	f	typeref:typename:void
AT91F_TC_InterruptEnable	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_TC_InterruptEnable($/;"	f	typeref:typename:void
AT91F_TC_InterruptEnable	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_TC_InterruptEnable($/;"	f	typeref:typename:void
AT91F_TC_InterruptEnable	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_TC_InterruptEnable($/;"	f	typeref:typename:void
AT91F_TC_InterruptEnable	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_TC_InterruptEnable($/;"	f	typeref:typename:void
AT91F_TC_IsInterruptMasked	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline int AT91F_TC_IsInterruptMasked($/;"	f	typeref:typename:int
AT91F_TC_IsInterruptMasked	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline int AT91F_TC_IsInterruptMasked($/;"	f	typeref:typename:int
AT91F_TC_IsInterruptMasked	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline int AT91F_TC_IsInterruptMasked($/;"	f	typeref:typename:int
AT91F_TC_IsInterruptMasked	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline int AT91F_TC_IsInterruptMasked($/;"	f	typeref:typename:int
AT91F_TDES_CfgModeReg	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_TDES_CfgModeReg ($/;"	f	typeref:typename:void
AT91F_TDES_CfgModeReg	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_TDES_CfgModeReg ($/;"	f	typeref:typename:void
AT91F_TDES_CfgModeReg	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_TDES_CfgModeReg ($/;"	f	typeref:typename:void
AT91F_TDES_CfgPMC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_TDES_CfgPMC (void)$/;"	f	typeref:typename:void
AT91F_TDES_CfgPMC	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_TDES_CfgPMC (void)$/;"	f	typeref:typename:void
AT91F_TDES_CfgPMC	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_TDES_CfgPMC (void)$/;"	f	typeref:typename:void
AT91F_TDES_DisableIt	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_TDES_DisableIt ($/;"	f	typeref:typename:void
AT91F_TDES_DisableIt	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_TDES_DisableIt ($/;"	f	typeref:typename:void
AT91F_TDES_DisableIt	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_TDES_DisableIt ($/;"	f	typeref:typename:void
AT91F_TDES_EnableIt	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_TDES_EnableIt ($/;"	f	typeref:typename:void
AT91F_TDES_EnableIt	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_TDES_EnableIt ($/;"	f	typeref:typename:void
AT91F_TDES_EnableIt	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_TDES_EnableIt ($/;"	f	typeref:typename:void
AT91F_TDES_GetInterruptMaskStatus	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_TDES_GetInterruptMaskStatus( \/\/ \\return TDES Interrupt Mask Statu/;"	f	typeref:typename:unsigned int
AT91F_TDES_GetInterruptMaskStatus	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_TDES_GetInterruptMaskStatus( \/\/ \\return TDES Interrupt Mask Statu/;"	f	typeref:typename:unsigned int
AT91F_TDES_GetInterruptMaskStatus	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_TDES_GetInterruptMaskStatus( \/\/ \\return TDES Interrupt Mask Statu/;"	f	typeref:typename:unsigned int
AT91F_TDES_GetModeReg	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_TDES_GetModeReg ($/;"	f	typeref:typename:unsigned int
AT91F_TDES_GetModeReg	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_TDES_GetModeReg ($/;"	f	typeref:typename:unsigned int
AT91F_TDES_GetModeReg	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_TDES_GetModeReg ($/;"	f	typeref:typename:unsigned int
AT91F_TDES_GetOutputData	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_TDES_GetOutputData ($/;"	f	typeref:typename:unsigned int
AT91F_TDES_GetOutputData	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_TDES_GetOutputData ($/;"	f	typeref:typename:unsigned int
AT91F_TDES_GetOutputData	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_TDES_GetOutputData ($/;"	f	typeref:typename:unsigned int
AT91F_TDES_GetStatus	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_TDES_GetStatus( \/\/ \\return TDES Interrupt Status$/;"	f	typeref:typename:unsigned int
AT91F_TDES_GetStatus	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_TDES_GetStatus( \/\/ \\return TDES Interrupt Status$/;"	f	typeref:typename:unsigned int
AT91F_TDES_GetStatus	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_TDES_GetStatus( \/\/ \\return TDES Interrupt Status$/;"	f	typeref:typename:unsigned int
AT91F_TDES_InputData	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_TDES_InputData ($/;"	f	typeref:typename:void
AT91F_TDES_InputData	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_TDES_InputData ($/;"	f	typeref:typename:void
AT91F_TDES_InputData	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_TDES_InputData ($/;"	f	typeref:typename:void
AT91F_TDES_IsInterruptMasked	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_TDES_IsInterruptMasked($/;"	f	typeref:typename:unsigned int
AT91F_TDES_IsInterruptMasked	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_TDES_IsInterruptMasked($/;"	f	typeref:typename:unsigned int
AT91F_TDES_IsInterruptMasked	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_TDES_IsInterruptMasked($/;"	f	typeref:typename:unsigned int
AT91F_TDES_IsStatusSet	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_TDES_IsStatusSet($/;"	f	typeref:typename:unsigned int
AT91F_TDES_IsStatusSet	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_TDES_IsStatusSet($/;"	f	typeref:typename:unsigned int
AT91F_TDES_IsStatusSet	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_TDES_IsStatusSet($/;"	f	typeref:typename:unsigned int
AT91F_TDES_SetCryptoKey1	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_TDES_SetCryptoKey1 ($/;"	f	typeref:typename:void
AT91F_TDES_SetCryptoKey1	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_TDES_SetCryptoKey1 ($/;"	f	typeref:typename:void
AT91F_TDES_SetCryptoKey1	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_TDES_SetCryptoKey1 ($/;"	f	typeref:typename:void
AT91F_TDES_SetCryptoKey2	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_TDES_SetCryptoKey2 ($/;"	f	typeref:typename:void
AT91F_TDES_SetCryptoKey2	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_TDES_SetCryptoKey2 ($/;"	f	typeref:typename:void
AT91F_TDES_SetCryptoKey2	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_TDES_SetCryptoKey2 ($/;"	f	typeref:typename:void
AT91F_TDES_SetCryptoKey3	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_TDES_SetCryptoKey3 ($/;"	f	typeref:typename:void
AT91F_TDES_SetCryptoKey3	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_TDES_SetCryptoKey3 ($/;"	f	typeref:typename:void
AT91F_TDES_SetCryptoKey3	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_TDES_SetCryptoKey3 ($/;"	f	typeref:typename:void
AT91F_TDES_SetInitializationVector	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_TDES_SetInitializationVector ($/;"	f	typeref:typename:void
AT91F_TDES_SetInitializationVector	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_TDES_SetInitializationVector ($/;"	f	typeref:typename:void
AT91F_TDES_SetInitializationVector	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_TDES_SetInitializationVector ($/;"	f	typeref:typename:void
AT91F_TDES_SoftReset	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_TDES_SoftReset ($/;"	f	typeref:typename:void
AT91F_TDES_SoftReset	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_TDES_SoftReset ($/;"	f	typeref:typename:void
AT91F_TDES_SoftReset	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_TDES_SoftReset ($/;"	f	typeref:typename:void
AT91F_TDES_StartProcessing	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_TDES_StartProcessing ($/;"	f	typeref:typename:void
AT91F_TDES_StartProcessing	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_TDES_StartProcessing ($/;"	f	typeref:typename:void
AT91F_TDES_StartProcessing	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_TDES_StartProcessing ($/;"	f	typeref:typename:void
AT91F_TWI_CfgPIO	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_TWI_CfgPIO (void)$/;"	f	typeref:typename:void
AT91F_TWI_CfgPIO	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_TWI_CfgPIO (void)$/;"	f	typeref:typename:void
AT91F_TWI_CfgPIO	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_TWI_CfgPIO (void)$/;"	f	typeref:typename:void
AT91F_TWI_CfgPIO	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_TWI_CfgPIO (void)$/;"	f	typeref:typename:void
AT91F_TWI_CfgPMC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_TWI_CfgPMC (void)$/;"	f	typeref:typename:void
AT91F_TWI_CfgPMC	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_TWI_CfgPMC (void)$/;"	f	typeref:typename:void
AT91F_TWI_CfgPMC	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_TWI_CfgPMC (void)$/;"	f	typeref:typename:void
AT91F_TWI_CfgPMC	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_TWI_CfgPMC (void)$/;"	f	typeref:typename:void
AT91F_TWI_Configure	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_TWI_Configure ( AT91PS_TWI pTWI )          \/\/ \\arg pointer to a TWI contr/;"	f	typeref:typename:void
AT91F_TWI_Configure	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_TWI_Configure ( AT91PS_TWI pTWI )          \/\/ \\arg pointer to a TWI contr/;"	f	typeref:typename:void
AT91F_TWI_Configure	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_TWI_Configure ( AT91PS_TWI pTWI )          \/\/ \\arg pointer to a TWI contr/;"	f	typeref:typename:void
AT91F_TWI_Configure	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_TWI_Configure ( AT91PS_TWI pTWI )          \/\/ \\arg pointer to a TWI contr/;"	f	typeref:typename:void
AT91F_TWI_DisableIt	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_TWI_DisableIt ($/;"	f	typeref:typename:void
AT91F_TWI_DisableIt	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_TWI_DisableIt ($/;"	f	typeref:typename:void
AT91F_TWI_DisableIt	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_TWI_DisableIt ($/;"	f	typeref:typename:void
AT91F_TWI_DisableIt	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_TWI_DisableIt ($/;"	f	typeref:typename:void
AT91F_TWI_EnableIt	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_TWI_EnableIt ($/;"	f	typeref:typename:void
AT91F_TWI_EnableIt	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_TWI_EnableIt ($/;"	f	typeref:typename:void
AT91F_TWI_EnableIt	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_TWI_EnableIt ($/;"	f	typeref:typename:void
AT91F_TWI_EnableIt	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_TWI_EnableIt ($/;"	f	typeref:typename:void
AT91F_TWI_GetInterruptMaskStatus	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_TWI_GetInterruptMaskStatus( \/\/ \\return TWI Interrupt Mask Status$/;"	f	typeref:typename:unsigned int
AT91F_TWI_GetInterruptMaskStatus	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline unsigned int AT91F_TWI_GetInterruptMaskStatus( \/\/ \\return TWI Interrupt Mask Status$/;"	f	typeref:typename:unsigned int
AT91F_TWI_GetInterruptMaskStatus	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_TWI_GetInterruptMaskStatus( \/\/ \\return TWI Interrupt Mask Status$/;"	f	typeref:typename:unsigned int
AT91F_TWI_GetInterruptMaskStatus	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_TWI_GetInterruptMaskStatus( \/\/ \\return TWI Interrupt Mask Status$/;"	f	typeref:typename:unsigned int
AT91F_TWI_IsInterruptMasked	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline int AT91F_TWI_IsInterruptMasked($/;"	f	typeref:typename:int
AT91F_TWI_IsInterruptMasked	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline int AT91F_TWI_IsInterruptMasked($/;"	f	typeref:typename:int
AT91F_TWI_IsInterruptMasked	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline int AT91F_TWI_IsInterruptMasked($/;"	f	typeref:typename:int
AT91F_TWI_IsInterruptMasked	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline int AT91F_TWI_IsInterruptMasked($/;"	f	typeref:typename:int
AT91F_UDP_CfgPMC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_UDP_CfgPMC (void)$/;"	f	typeref:typename:void
AT91F_UDP_CfgPMC	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_UDP_CfgPMC (void)$/;"	f	typeref:typename:void
AT91F_UDP_CfgPMC	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_UDP_CfgPMC (void)$/;"	f	typeref:typename:void
AT91F_UDP_CfgPMC	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_UDP_CfgPMC (void)$/;"	f	typeref:typename:void
AT91F_UDP_DisableEp	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_UDP_DisableEp ($/;"	f	typeref:typename:void
AT91F_UDP_DisableEp	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_UDP_DisableEp ($/;"	f	typeref:typename:void
AT91F_UDP_DisableEp	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_UDP_DisableEp ($/;"	f	typeref:typename:void
AT91F_UDP_DisableEp	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_UDP_DisableEp ($/;"	f	typeref:typename:void
AT91F_UDP_DisableIt	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_UDP_DisableIt ($/;"	f	typeref:typename:void
AT91F_UDP_DisableIt	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_UDP_DisableIt ($/;"	f	typeref:typename:void
AT91F_UDP_DisableIt	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_UDP_DisableIt ($/;"	f	typeref:typename:void
AT91F_UDP_DisableIt	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_UDP_DisableIt ($/;"	f	typeref:typename:void
AT91F_UDP_EnableEp	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_UDP_EnableEp ($/;"	f	typeref:typename:void
AT91F_UDP_EnableEp	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_UDP_EnableEp ($/;"	f	typeref:typename:void
AT91F_UDP_EnableEp	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_UDP_EnableEp ($/;"	f	typeref:typename:void
AT91F_UDP_EnableEp	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_UDP_EnableEp ($/;"	f	typeref:typename:void
AT91F_UDP_EnableIt	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_UDP_EnableIt ($/;"	f	typeref:typename:void
AT91F_UDP_EnableIt	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_UDP_EnableIt ($/;"	f	typeref:typename:void
AT91F_UDP_EnableIt	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_UDP_EnableIt ($/;"	f	typeref:typename:void
AT91F_UDP_EnableIt	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_UDP_EnableIt ($/;"	f	typeref:typename:void
AT91F_UDP_EpClear	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_UDP_EpClear($/;"	f	typeref:typename:void
AT91F_UDP_EpClear	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_UDP_EpClear($/;"	f	typeref:typename:void
AT91F_UDP_EpClear	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_UDP_EpClear($/;"	f	typeref:typename:void
AT91F_UDP_EpClear	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_UDP_EpClear($/;"	f	typeref:typename:void
AT91F_UDP_EpEndOfWr	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_UDP_EpEndOfWr($/;"	f	typeref:typename:void
AT91F_UDP_EpEndOfWr	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_UDP_EpEndOfWr($/;"	f	typeref:typename:void
AT91F_UDP_EpEndOfWr	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_UDP_EpEndOfWr($/;"	f	typeref:typename:void
AT91F_UDP_EpEndOfWr	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_UDP_EpEndOfWr($/;"	f	typeref:typename:void
AT91F_UDP_EpRead	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_UDP_EpRead($/;"	f	typeref:typename:unsigned int
AT91F_UDP_EpRead	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline unsigned int AT91F_UDP_EpRead($/;"	f	typeref:typename:unsigned int
AT91F_UDP_EpRead	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_UDP_EpRead($/;"	f	typeref:typename:unsigned int
AT91F_UDP_EpRead	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_UDP_EpRead($/;"	f	typeref:typename:unsigned int
AT91F_UDP_EpSet	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_UDP_EpSet($/;"	f	typeref:typename:void
AT91F_UDP_EpSet	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_UDP_EpSet($/;"	f	typeref:typename:void
AT91F_UDP_EpSet	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_UDP_EpSet($/;"	f	typeref:typename:void
AT91F_UDP_EpSet	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_UDP_EpSet($/;"	f	typeref:typename:void
AT91F_UDP_EpStall	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_UDP_EpStall($/;"	f	typeref:typename:void
AT91F_UDP_EpStall	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_UDP_EpStall($/;"	f	typeref:typename:void
AT91F_UDP_EpStall	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_UDP_EpStall($/;"	f	typeref:typename:void
AT91F_UDP_EpStall	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_UDP_EpStall($/;"	f	typeref:typename:void
AT91F_UDP_EpStatus	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_UDP_EpStatus($/;"	f	typeref:typename:unsigned int
AT91F_UDP_EpStatus	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline unsigned int AT91F_UDP_EpStatus($/;"	f	typeref:typename:unsigned int
AT91F_UDP_EpStatus	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_UDP_EpStatus($/;"	f	typeref:typename:unsigned int
AT91F_UDP_EpStatus	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_UDP_EpStatus($/;"	f	typeref:typename:unsigned int
AT91F_UDP_EpWrite	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_UDP_EpWrite($/;"	f	typeref:typename:void
AT91F_UDP_EpWrite	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_UDP_EpWrite($/;"	f	typeref:typename:void
AT91F_UDP_EpWrite	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_UDP_EpWrite($/;"	f	typeref:typename:void
AT91F_UDP_EpWrite	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_UDP_EpWrite($/;"	f	typeref:typename:void
AT91F_UDP_GetInterruptMaskStatus	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_UDP_GetInterruptMaskStatus( \/\/ \\return UDP Interrupt Mask Status$/;"	f	typeref:typename:unsigned int
AT91F_UDP_GetInterruptMaskStatus	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline unsigned int AT91F_UDP_GetInterruptMaskStatus( \/\/ \\return UDP Interrupt Mask Status$/;"	f	typeref:typename:unsigned int
AT91F_UDP_GetInterruptMaskStatus	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_UDP_GetInterruptMaskStatus( \/\/ \\return UDP Interrupt Mask Status$/;"	f	typeref:typename:unsigned int
AT91F_UDP_GetInterruptMaskStatus	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_UDP_GetInterruptMaskStatus( \/\/ \\return UDP Interrupt Mask Status$/;"	f	typeref:typename:unsigned int
AT91F_UDP_GetState	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_UDP_GetState ( \/\/ \\return the UDP device state$/;"	f	typeref:typename:unsigned int
AT91F_UDP_GetState	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline unsigned int AT91F_UDP_GetState ( \/\/ \\return the UDP device state$/;"	f	typeref:typename:unsigned int
AT91F_UDP_GetState	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_UDP_GetState ( \/\/ \\return the UDP device state$/;"	f	typeref:typename:unsigned int
AT91F_UDP_GetState	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_UDP_GetState ( \/\/ \\return the UDP device state$/;"	f	typeref:typename:unsigned int
AT91F_UDP_IsInterruptMasked	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline int AT91F_UDP_IsInterruptMasked($/;"	f	typeref:typename:int
AT91F_UDP_IsInterruptMasked	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline int AT91F_UDP_IsInterruptMasked($/;"	f	typeref:typename:int
AT91F_UDP_IsInterruptMasked	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline int AT91F_UDP_IsInterruptMasked($/;"	f	typeref:typename:int
AT91F_UDP_IsInterruptMasked	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline int AT91F_UDP_IsInterruptMasked($/;"	f	typeref:typename:int
AT91F_UDP_ResetEp	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_UDP_ResetEp ( \/\/ \\return the UDP device state$/;"	f	typeref:typename:void
AT91F_UDP_ResetEp	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_UDP_ResetEp ( \/\/ \\return the UDP device state$/;"	f	typeref:typename:void
AT91F_UDP_ResetEp	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_UDP_ResetEp ( \/\/ \\return the UDP device state$/;"	f	typeref:typename:void
AT91F_UDP_ResetEp	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_UDP_ResetEp ( \/\/ \\return the UDP device state$/;"	f	typeref:typename:void
AT91F_UDP_SetAddress	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_UDP_SetAddress ($/;"	f	typeref:typename:void
AT91F_UDP_SetAddress	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_UDP_SetAddress ($/;"	f	typeref:typename:void
AT91F_UDP_SetAddress	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_UDP_SetAddress ($/;"	f	typeref:typename:void
AT91F_UDP_SetAddress	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_UDP_SetAddress ($/;"	f	typeref:typename:void
AT91F_UDP_SetState	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_UDP_SetState ($/;"	f	typeref:typename:void
AT91F_UDP_SetState	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_UDP_SetState ($/;"	f	typeref:typename:void
AT91F_UDP_SetState	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_UDP_SetState ($/;"	f	typeref:typename:void
AT91F_UDP_SetState	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_UDP_SetState ($/;"	f	typeref:typename:void
AT91F_US0_CfgPIO	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_US0_CfgPIO (void)$/;"	f	typeref:typename:void
AT91F_US0_CfgPIO	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_US0_CfgPIO (void)$/;"	f	typeref:typename:void
AT91F_US0_CfgPIO	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_US0_CfgPIO (void)$/;"	f	typeref:typename:void
AT91F_US0_CfgPIO	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_US0_CfgPIO (void)$/;"	f	typeref:typename:void
AT91F_US0_CfgPMC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_US0_CfgPMC (void)$/;"	f	typeref:typename:void
AT91F_US0_CfgPMC	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_US0_CfgPMC (void)$/;"	f	typeref:typename:void
AT91F_US0_CfgPMC	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_US0_CfgPMC (void)$/;"	f	typeref:typename:void
AT91F_US0_CfgPMC	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_US0_CfgPMC (void)$/;"	f	typeref:typename:void
AT91F_US1_CfgPIO	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_US1_CfgPIO (void)$/;"	f	typeref:typename:void
AT91F_US1_CfgPIO	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_US1_CfgPIO (void)$/;"	f	typeref:typename:void
AT91F_US1_CfgPIO	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_US1_CfgPIO (void)$/;"	f	typeref:typename:void
AT91F_US1_CfgPIO	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_US1_CfgPIO (void)$/;"	f	typeref:typename:void
AT91F_US1_CfgPMC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_US1_CfgPMC (void)$/;"	f	typeref:typename:void
AT91F_US1_CfgPMC	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_US1_CfgPMC (void)$/;"	f	typeref:typename:void
AT91F_US1_CfgPMC	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_US1_CfgPMC (void)$/;"	f	typeref:typename:void
AT91F_US1_CfgPMC	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_US1_CfgPMC (void)$/;"	f	typeref:typename:void
AT91F_US_Baudrate	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_US_Baudrate ($/;"	f	typeref:typename:unsigned int
AT91F_US_Baudrate	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline unsigned int AT91F_US_Baudrate ($/;"	f	typeref:typename:unsigned int
AT91F_US_Baudrate	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_US_Baudrate ($/;"	f	typeref:typename:unsigned int
AT91F_US_Baudrate	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_US_Baudrate ($/;"	f	typeref:typename:unsigned int
AT91F_US_Close	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_US_Close ($/;"	f	typeref:typename:void
AT91F_US_Close	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_US_Close ($/;"	f	typeref:typename:void
AT91F_US_Close	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_US_Close ($/;"	f	typeref:typename:void
AT91F_US_Close	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_US_Close ($/;"	f	typeref:typename:void
AT91F_US_Configure	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_US_Configure ($/;"	f	typeref:typename:void
AT91F_US_Configure	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_US_Configure ($/;"	f	typeref:typename:void
AT91F_US_Configure	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_US_Configure ($/;"	f	typeref:typename:void
AT91F_US_Configure	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_US_Configure ($/;"	f	typeref:typename:void
AT91F_US_DisableIt	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_US_DisableIt ($/;"	f	typeref:typename:void
AT91F_US_DisableIt	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_US_DisableIt ($/;"	f	typeref:typename:void
AT91F_US_DisableIt	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_US_DisableIt ($/;"	f	typeref:typename:void
AT91F_US_DisableIt	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_US_DisableIt ($/;"	f	typeref:typename:void
AT91F_US_DisableRx	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_US_DisableRx ($/;"	f	typeref:typename:void
AT91F_US_DisableRx	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_US_DisableRx ($/;"	f	typeref:typename:void
AT91F_US_DisableRx	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_US_DisableRx ($/;"	f	typeref:typename:void
AT91F_US_DisableRx	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_US_DisableRx ($/;"	f	typeref:typename:void
AT91F_US_DisableTx	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_US_DisableTx ($/;"	f	typeref:typename:void
AT91F_US_DisableTx	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_US_DisableTx ($/;"	f	typeref:typename:void
AT91F_US_DisableTx	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_US_DisableTx ($/;"	f	typeref:typename:void
AT91F_US_DisableTx	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_US_DisableTx ($/;"	f	typeref:typename:void
AT91F_US_EnableIt	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_US_EnableIt ($/;"	f	typeref:typename:void
AT91F_US_EnableIt	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_US_EnableIt ($/;"	f	typeref:typename:void
AT91F_US_EnableIt	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_US_EnableIt ($/;"	f	typeref:typename:void
AT91F_US_EnableIt	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_US_EnableIt ($/;"	f	typeref:typename:void
AT91F_US_EnableRx	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_US_EnableRx ($/;"	f	typeref:typename:void
AT91F_US_EnableRx	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_US_EnableRx ($/;"	f	typeref:typename:void
AT91F_US_EnableRx	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_US_EnableRx ($/;"	f	typeref:typename:void
AT91F_US_EnableRx	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_US_EnableRx ($/;"	f	typeref:typename:void
AT91F_US_EnableTx	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_US_EnableTx ($/;"	f	typeref:typename:void
AT91F_US_EnableTx	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_US_EnableTx ($/;"	f	typeref:typename:void
AT91F_US_EnableTx	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_US_EnableTx ($/;"	f	typeref:typename:void
AT91F_US_EnableTx	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_US_EnableTx ($/;"	f	typeref:typename:void
AT91F_US_Error	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_US_Error ($/;"	f	typeref:typename:unsigned int
AT91F_US_Error	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline unsigned int AT91F_US_Error ($/;"	f	typeref:typename:unsigned int
AT91F_US_Error	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_US_Error ($/;"	f	typeref:typename:unsigned int
AT91F_US_Error	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_US_Error ($/;"	f	typeref:typename:unsigned int
AT91F_US_GetChar	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline int AT91F_US_GetChar ($/;"	f	typeref:typename:int
AT91F_US_GetChar	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline int AT91F_US_GetChar ($/;"	f	typeref:typename:int
AT91F_US_GetChar	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline int AT91F_US_GetChar ($/;"	f	typeref:typename:int
AT91F_US_GetChar	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline int AT91F_US_GetChar ($/;"	f	typeref:typename:int
AT91F_US_PutChar	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_US_PutChar ($/;"	f	typeref:typename:void
AT91F_US_PutChar	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_US_PutChar ($/;"	f	typeref:typename:void
AT91F_US_PutChar	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_US_PutChar ($/;"	f	typeref:typename:void
AT91F_US_PutChar	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_US_PutChar ($/;"	f	typeref:typename:void
AT91F_US_ReceiveFrame	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_US_ReceiveFrame ($/;"	f	typeref:typename:unsigned int
AT91F_US_ReceiveFrame	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline unsigned int AT91F_US_ReceiveFrame ($/;"	f	typeref:typename:unsigned int
AT91F_US_ReceiveFrame	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_US_ReceiveFrame ($/;"	f	typeref:typename:unsigned int
AT91F_US_ReceiveFrame	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_US_ReceiveFrame ($/;"	f	typeref:typename:unsigned int
AT91F_US_ResetRx	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_US_ResetRx ($/;"	f	typeref:typename:void
AT91F_US_ResetRx	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_US_ResetRx ($/;"	f	typeref:typename:void
AT91F_US_ResetRx	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_US_ResetRx ($/;"	f	typeref:typename:void
AT91F_US_ResetRx	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_US_ResetRx ($/;"	f	typeref:typename:void
AT91F_US_ResetTx	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_US_ResetTx ($/;"	f	typeref:typename:void
AT91F_US_ResetTx	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_US_ResetTx ($/;"	f	typeref:typename:void
AT91F_US_ResetTx	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_US_ResetTx ($/;"	f	typeref:typename:void
AT91F_US_ResetTx	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_US_ResetTx ($/;"	f	typeref:typename:void
AT91F_US_RxReady	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_US_RxReady ($/;"	f	typeref:typename:unsigned int
AT91F_US_RxReady	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline unsigned int AT91F_US_RxReady ($/;"	f	typeref:typename:unsigned int
AT91F_US_RxReady	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_US_RxReady ($/;"	f	typeref:typename:unsigned int
AT91F_US_RxReady	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_US_RxReady ($/;"	f	typeref:typename:unsigned int
AT91F_US_SendFrame	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_US_SendFrame($/;"	f	typeref:typename:unsigned int
AT91F_US_SendFrame	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline unsigned int AT91F_US_SendFrame($/;"	f	typeref:typename:unsigned int
AT91F_US_SendFrame	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_US_SendFrame($/;"	f	typeref:typename:unsigned int
AT91F_US_SendFrame	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_US_SendFrame($/;"	f	typeref:typename:unsigned int
AT91F_US_SetBaudrate	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_US_SetBaudrate ($/;"	f	typeref:typename:void
AT91F_US_SetBaudrate	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_US_SetBaudrate ($/;"	f	typeref:typename:void
AT91F_US_SetBaudrate	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_US_SetBaudrate ($/;"	f	typeref:typename:void
AT91F_US_SetBaudrate	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_US_SetBaudrate ($/;"	f	typeref:typename:void
AT91F_US_SetIrdaFilter	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_US_SetIrdaFilter ($/;"	f	typeref:typename:void
AT91F_US_SetIrdaFilter	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_US_SetIrdaFilter ($/;"	f	typeref:typename:void
AT91F_US_SetIrdaFilter	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_US_SetIrdaFilter ($/;"	f	typeref:typename:void
AT91F_US_SetIrdaFilter	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_US_SetIrdaFilter ($/;"	f	typeref:typename:void
AT91F_US_SetTimeguard	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_US_SetTimeguard ($/;"	f	typeref:typename:void
AT91F_US_SetTimeguard	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_US_SetTimeguard ($/;"	f	typeref:typename:void
AT91F_US_SetTimeguard	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_US_SetTimeguard ($/;"	f	typeref:typename:void
AT91F_US_SetTimeguard	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_US_SetTimeguard ($/;"	f	typeref:typename:void
AT91F_US_TxReady	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_US_TxReady ($/;"	f	typeref:typename:unsigned int
AT91F_US_TxReady	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline unsigned int AT91F_US_TxReady ($/;"	f	typeref:typename:unsigned int
AT91F_US_TxReady	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_US_TxReady ($/;"	f	typeref:typename:unsigned int
AT91F_US_TxReady	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_US_TxReady ($/;"	f	typeref:typename:unsigned int
AT91F_VREG_CfgPMC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_VREG_CfgPMC (void)$/;"	f	typeref:typename:void
AT91F_VREG_CfgPMC	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_VREG_CfgPMC (void)$/;"	f	typeref:typename:void
AT91F_VREG_CfgPMC	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_VREG_CfgPMC (void)$/;"	f	typeref:typename:void
AT91F_VREG_Disable_LowPowerMode	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_VREG_Disable_LowPowerMode($/;"	f	typeref:typename:void
AT91F_VREG_Disable_LowPowerMode	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_VREG_Disable_LowPowerMode($/;"	f	typeref:typename:void
AT91F_VREG_Disable_LowPowerMode	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_VREG_Disable_LowPowerMode($/;"	f	typeref:typename:void
AT91F_VREG_Enable_LowPowerMode	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_VREG_Enable_LowPowerMode($/;"	f	typeref:typename:void
AT91F_VREG_Enable_LowPowerMode	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_VREG_Enable_LowPowerMode($/;"	f	typeref:typename:void
AT91F_VREG_Enable_LowPowerMode	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_VREG_Enable_LowPowerMode($/;"	f	typeref:typename:void
AT91F_WDTC_CfgPMC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_WDTC_CfgPMC (void)$/;"	f	typeref:typename:void
AT91F_WDTC_CfgPMC	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_WDTC_CfgPMC (void)$/;"	f	typeref:typename:void
AT91F_WDTC_CfgPMC	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_WDTC_CfgPMC (void)$/;"	f	typeref:typename:void
AT91F_WDTGetPeriod	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_WDTGetPeriod(unsigned int ms)$/;"	f	typeref:typename:unsigned int
AT91F_WDTGetPeriod	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_WDTGetPeriod(unsigned int ms)$/;"	f	typeref:typename:unsigned int
AT91F_WDTGetPeriod	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_WDTGetPeriod(unsigned int ms)$/;"	f	typeref:typename:unsigned int
AT91F_WDTRestart	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_WDTRestart($/;"	f	typeref:typename:void
AT91F_WDTRestart	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_WDTRestart($/;"	f	typeref:typename:void
AT91F_WDTRestart	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_WDTRestart($/;"	f	typeref:typename:void
AT91F_WDTSGettatus	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_WDTSGettatus($/;"	f	typeref:typename:unsigned int
AT91F_WDTSGettatus	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_WDTSGettatus($/;"	f	typeref:typename:unsigned int
AT91F_WDTSGettatus	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_WDTSGettatus($/;"	f	typeref:typename:unsigned int
AT91F_WDTSetMode	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_WDTSetMode($/;"	f	typeref:typename:void
AT91F_WDTSetMode	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_WDTSetMode($/;"	f	typeref:typename:void
AT91F_WDTSetMode	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_WDTSetMode($/;"	f	typeref:typename:void
AT91PS_ADC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^} AT91S_ADC, *AT91PS_ADC;$/;"	t	typeref:struct:_AT91S_ADC *
AT91PS_ADC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^} AT91S_ADC, *AT91PS_ADC;$/;"	t	typeref:struct:_AT91S_ADC *
AT91PS_ADC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^} AT91S_ADC, *AT91PS_ADC;$/;"	t	typeref:struct:_AT91S_ADC *
AT91PS_ADC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^} AT91S_ADC, *AT91PS_ADC;$/;"	t	typeref:struct:_AT91S_ADC *
AT91PS_ADC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^} AT91S_ADC, *AT91PS_ADC;$/;"	t	typeref:struct:_AT91S_ADC *
AT91PS_AES	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^} AT91S_AES, *AT91PS_AES;$/;"	t	typeref:struct:_AT91S_AES *
AT91PS_AES	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^} AT91S_AES, *AT91PS_AES;$/;"	t	typeref:struct:_AT91S_AES *
AT91PS_AES	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^} AT91S_AES, *AT91PS_AES;$/;"	t	typeref:struct:_AT91S_AES *
AT91PS_AES	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^} AT91S_AES, *AT91PS_AES;$/;"	t	typeref:struct:_AT91S_AES *
AT91PS_AIC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^} AT91S_AIC, *AT91PS_AIC;$/;"	t	typeref:struct:_AT91S_AIC *
AT91PS_AIC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^} AT91S_AIC, *AT91PS_AIC;$/;"	t	typeref:struct:_AT91S_AIC *
AT91PS_AIC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^} AT91S_AIC, *AT91PS_AIC;$/;"	t	typeref:struct:_AT91S_AIC *
AT91PS_AIC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^} AT91S_AIC, *AT91PS_AIC;$/;"	t	typeref:struct:_AT91S_AIC *
AT91PS_AIC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^} AT91S_AIC, *AT91PS_AIC;$/;"	t	typeref:struct:_AT91S_AIC *
AT91PS_CAN	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^} AT91S_CAN, *AT91PS_CAN;$/;"	t	typeref:struct:_AT91S_CAN *
AT91PS_CAN	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^} AT91S_CAN, *AT91PS_CAN;$/;"	t	typeref:struct:_AT91S_CAN *
AT91PS_CAN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^} AT91S_CAN, *AT91PS_CAN;$/;"	t	typeref:struct:_AT91S_CAN *
AT91PS_CAN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^} AT91S_CAN, *AT91PS_CAN;$/;"	t	typeref:struct:_AT91S_CAN *
AT91PS_CAN_MB	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^} AT91S_CAN_MB, *AT91PS_CAN_MB;$/;"	t	typeref:struct:_AT91S_CAN_MB *
AT91PS_CAN_MB	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^} AT91S_CAN_MB, *AT91PS_CAN_MB;$/;"	t	typeref:struct:_AT91S_CAN_MB *
AT91PS_CAN_MB	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^} AT91S_CAN_MB, *AT91PS_CAN_MB;$/;"	t	typeref:struct:_AT91S_CAN_MB *
AT91PS_CAN_MB	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^} AT91S_CAN_MB, *AT91PS_CAN_MB;$/;"	t	typeref:struct:_AT91S_CAN_MB *
AT91PS_CKGR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^} AT91S_CKGR, *AT91PS_CKGR;$/;"	t	typeref:struct:_AT91S_CKGR *
AT91PS_CKGR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^} AT91S_CKGR, *AT91PS_CKGR;$/;"	t	typeref:struct:_AT91S_CKGR *
AT91PS_CKGR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^} AT91S_CKGR, *AT91PS_CKGR;$/;"	t	typeref:struct:_AT91S_CKGR *
AT91PS_CKGR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^} AT91S_CKGR, *AT91PS_CKGR;$/;"	t	typeref:struct:_AT91S_CKGR *
AT91PS_CKGR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^} AT91S_CKGR, *AT91PS_CKGR;$/;"	t	typeref:struct:_AT91S_CKGR *
AT91PS_DBGU	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^} AT91S_DBGU, *AT91PS_DBGU;$/;"	t	typeref:struct:_AT91S_DBGU *
AT91PS_DBGU	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^} AT91S_DBGU, *AT91PS_DBGU;$/;"	t	typeref:struct:_AT91S_DBGU *
AT91PS_DBGU	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^} AT91S_DBGU, *AT91PS_DBGU;$/;"	t	typeref:struct:_AT91S_DBGU *
AT91PS_DBGU	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^} AT91S_DBGU, *AT91PS_DBGU;$/;"	t	typeref:struct:_AT91S_DBGU *
AT91PS_DBGU	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^} AT91S_DBGU, *AT91PS_DBGU;$/;"	t	typeref:struct:_AT91S_DBGU *
AT91PS_EMAC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^} AT91S_EMAC, *AT91PS_EMAC;$/;"	t	typeref:struct:_AT91S_EMAC *
AT91PS_EMAC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^} AT91S_EMAC, *AT91PS_EMAC;$/;"	t	typeref:struct:_AT91S_EMAC *
AT91PS_EMAC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^} AT91S_EMAC, *AT91PS_EMAC;$/;"	t	typeref:struct:_AT91S_EMAC *
AT91PS_EMAC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^} AT91S_EMAC, *AT91PS_EMAC;$/;"	t	typeref:struct:_AT91S_EMAC *
AT91PS_MC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^} AT91S_MC, *AT91PS_MC;$/;"	t	typeref:struct:_AT91S_MC *
AT91PS_MC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^} AT91S_MC, *AT91PS_MC;$/;"	t	typeref:struct:_AT91S_MC *
AT91PS_MC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^} AT91S_MC, *AT91PS_MC;$/;"	t	typeref:struct:_AT91S_MC *
AT91PS_MC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^} AT91S_MC, *AT91PS_MC;$/;"	t	typeref:struct:_AT91S_MC *
AT91PS_MC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^} AT91S_MC, *AT91PS_MC;$/;"	t	typeref:struct:_AT91S_MC *
AT91PS_PDC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^} AT91S_PDC, *AT91PS_PDC;$/;"	t	typeref:struct:_AT91S_PDC *
AT91PS_PDC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^} AT91S_PDC, *AT91PS_PDC;$/;"	t	typeref:struct:_AT91S_PDC *
AT91PS_PDC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^} AT91S_PDC, *AT91PS_PDC;$/;"	t	typeref:struct:_AT91S_PDC *
AT91PS_PDC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^} AT91S_PDC, *AT91PS_PDC;$/;"	t	typeref:struct:_AT91S_PDC *
AT91PS_PDC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^} AT91S_PDC, *AT91PS_PDC;$/;"	t	typeref:struct:_AT91S_PDC *
AT91PS_PIO	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^} AT91S_PIO, *AT91PS_PIO;$/;"	t	typeref:struct:_AT91S_PIO *
AT91PS_PIO	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^} AT91S_PIO, *AT91PS_PIO;$/;"	t	typeref:struct:_AT91S_PIO *
AT91PS_PIO	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^} AT91S_PIO, *AT91PS_PIO;$/;"	t	typeref:struct:_AT91S_PIO *
AT91PS_PIO	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^} AT91S_PIO, *AT91PS_PIO;$/;"	t	typeref:struct:_AT91S_PIO *
AT91PS_PIO	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^} AT91S_PIO, *AT91PS_PIO;$/;"	t	typeref:struct:_AT91S_PIO *
AT91PS_PITC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^} AT91S_PITC, *AT91PS_PITC;$/;"	t	typeref:struct:_AT91S_PITC *
AT91PS_PITC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^} AT91S_PITC, *AT91PS_PITC;$/;"	t	typeref:struct:_AT91S_PITC *
AT91PS_PITC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^} AT91S_PITC, *AT91PS_PITC;$/;"	t	typeref:struct:_AT91S_PITC *
AT91PS_PITC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^} AT91S_PITC, *AT91PS_PITC;$/;"	t	typeref:struct:_AT91S_PITC *
AT91PS_PITC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^} AT91S_PITC, *AT91PS_PITC;$/;"	t	typeref:struct:_AT91S_PITC *
AT91PS_PMC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^} AT91S_PMC, *AT91PS_PMC;$/;"	t	typeref:struct:_AT91S_PMC *
AT91PS_PMC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^} AT91S_PMC, *AT91PS_PMC;$/;"	t	typeref:struct:_AT91S_PMC *
AT91PS_PMC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^} AT91S_PMC, *AT91PS_PMC;$/;"	t	typeref:struct:_AT91S_PMC *
AT91PS_PMC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^} AT91S_PMC, *AT91PS_PMC;$/;"	t	typeref:struct:_AT91S_PMC *
AT91PS_PMC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^} AT91S_PMC, *AT91PS_PMC;$/;"	t	typeref:struct:_AT91S_PMC *
AT91PS_PWMC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^} AT91S_PWMC, *AT91PS_PWMC;$/;"	t	typeref:struct:_AT91S_PWMC *
AT91PS_PWMC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^} AT91S_PWMC, *AT91PS_PWMC;$/;"	t	typeref:struct:_AT91S_PWMC *
AT91PS_PWMC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^} AT91S_PWMC, *AT91PS_PWMC;$/;"	t	typeref:struct:_AT91S_PWMC *
AT91PS_PWMC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^} AT91S_PWMC, *AT91PS_PWMC;$/;"	t	typeref:struct:_AT91S_PWMC *
AT91PS_PWMC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^} AT91S_PWMC, *AT91PS_PWMC;$/;"	t	typeref:struct:_AT91S_PWMC *
AT91PS_PWMC_CH	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^} AT91S_PWMC_CH, *AT91PS_PWMC_CH;$/;"	t	typeref:struct:_AT91S_PWMC_CH *
AT91PS_PWMC_CH	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^} AT91S_PWMC_CH, *AT91PS_PWMC_CH;$/;"	t	typeref:struct:_AT91S_PWMC_CH *
AT91PS_PWMC_CH	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^} AT91S_PWMC_CH, *AT91PS_PWMC_CH;$/;"	t	typeref:struct:_AT91S_PWMC_CH *
AT91PS_PWMC_CH	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^} AT91S_PWMC_CH, *AT91PS_PWMC_CH;$/;"	t	typeref:struct:_AT91S_PWMC_CH *
AT91PS_PWMC_CH	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^} AT91S_PWMC_CH, *AT91PS_PWMC_CH;$/;"	t	typeref:struct:_AT91S_PWMC_CH *
AT91PS_RSTC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^} AT91S_RSTC, *AT91PS_RSTC;$/;"	t	typeref:struct:_AT91S_RSTC *
AT91PS_RSTC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^} AT91S_RSTC, *AT91PS_RSTC;$/;"	t	typeref:struct:_AT91S_RSTC *
AT91PS_RSTC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^} AT91S_RSTC, *AT91PS_RSTC;$/;"	t	typeref:struct:_AT91S_RSTC *
AT91PS_RSTC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^} AT91S_RSTC, *AT91PS_RSTC;$/;"	t	typeref:struct:_AT91S_RSTC *
AT91PS_RSTC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^} AT91S_RSTC, *AT91PS_RSTC;$/;"	t	typeref:struct:_AT91S_RSTC *
AT91PS_RTTC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^} AT91S_RTTC, *AT91PS_RTTC;$/;"	t	typeref:struct:_AT91S_RTTC *
AT91PS_RTTC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^} AT91S_RTTC, *AT91PS_RTTC;$/;"	t	typeref:struct:_AT91S_RTTC *
AT91PS_RTTC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^} AT91S_RTTC, *AT91PS_RTTC;$/;"	t	typeref:struct:_AT91S_RTTC *
AT91PS_RTTC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^} AT91S_RTTC, *AT91PS_RTTC;$/;"	t	typeref:struct:_AT91S_RTTC *
AT91PS_RTTC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^} AT91S_RTTC, *AT91PS_RTTC;$/;"	t	typeref:struct:_AT91S_RTTC *
AT91PS_SPI	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^} AT91S_SPI, *AT91PS_SPI;$/;"	t	typeref:struct:_AT91S_SPI *
AT91PS_SPI	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^} AT91S_SPI, *AT91PS_SPI;$/;"	t	typeref:struct:_AT91S_SPI *
AT91PS_SPI	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^} AT91S_SPI, *AT91PS_SPI;$/;"	t	typeref:struct:_AT91S_SPI *
AT91PS_SPI	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^} AT91S_SPI, *AT91PS_SPI;$/;"	t	typeref:struct:_AT91S_SPI *
AT91PS_SPI	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^} AT91S_SPI, *AT91PS_SPI;$/;"	t	typeref:struct:_AT91S_SPI *
AT91PS_SSC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^} AT91S_SSC, *AT91PS_SSC;$/;"	t	typeref:struct:_AT91S_SSC *
AT91PS_SSC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^} AT91S_SSC, *AT91PS_SSC;$/;"	t	typeref:struct:_AT91S_SSC *
AT91PS_SSC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^} AT91S_SSC, *AT91PS_SSC;$/;"	t	typeref:struct:_AT91S_SSC *
AT91PS_SSC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^} AT91S_SSC, *AT91PS_SSC;$/;"	t	typeref:struct:_AT91S_SSC *
AT91PS_SSC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^} AT91S_SSC, *AT91PS_SSC;$/;"	t	typeref:struct:_AT91S_SSC *
AT91PS_SYS	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^} AT91S_SYS, *AT91PS_SYS;$/;"	t	typeref:struct:_AT91S_SYS *
AT91PS_SYS	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^} AT91S_SYS, *AT91PS_SYS;$/;"	t	typeref:struct:_AT91S_SYS *
AT91PS_SYS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^} AT91S_SYS, *AT91PS_SYS;$/;"	t	typeref:struct:_AT91S_SYS *
AT91PS_SYS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^} AT91S_SYS, *AT91PS_SYS;$/;"	t	typeref:struct:_AT91S_SYS *
AT91PS_SYSC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^} AT91S_SYSC, *AT91PS_SYSC;$/;"	t	typeref:struct:_AT91S_SYSC *
AT91PS_TC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^} AT91S_TC, *AT91PS_TC;$/;"	t	typeref:struct:_AT91S_TC *
AT91PS_TC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^} AT91S_TC, *AT91PS_TC;$/;"	t	typeref:struct:_AT91S_TC *
AT91PS_TC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^} AT91S_TC, *AT91PS_TC;$/;"	t	typeref:struct:_AT91S_TC *
AT91PS_TC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^} AT91S_TC, *AT91PS_TC;$/;"	t	typeref:struct:_AT91S_TC *
AT91PS_TC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^} AT91S_TC, *AT91PS_TC;$/;"	t	typeref:struct:_AT91S_TC *
AT91PS_TCB	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^} AT91S_TCB, *AT91PS_TCB;$/;"	t	typeref:struct:_AT91S_TCB *
AT91PS_TCB	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^} AT91S_TCB, *AT91PS_TCB;$/;"	t	typeref:struct:_AT91S_TCB *
AT91PS_TCB	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^} AT91S_TCB, *AT91PS_TCB;$/;"	t	typeref:struct:_AT91S_TCB *
AT91PS_TCB	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^} AT91S_TCB, *AT91PS_TCB;$/;"	t	typeref:struct:_AT91S_TCB *
AT91PS_TCB	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^} AT91S_TCB, *AT91PS_TCB;$/;"	t	typeref:struct:_AT91S_TCB *
AT91PS_TDES	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^} AT91S_TDES, *AT91PS_TDES;$/;"	t	typeref:struct:_AT91S_TDES *
AT91PS_TDES	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^} AT91S_TDES, *AT91PS_TDES;$/;"	t	typeref:struct:_AT91S_TDES *
AT91PS_TDES	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^} AT91S_TDES, *AT91PS_TDES;$/;"	t	typeref:struct:_AT91S_TDES *
AT91PS_TDES	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^} AT91S_TDES, *AT91PS_TDES;$/;"	t	typeref:struct:_AT91S_TDES *
AT91PS_TWI	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^} AT91S_TWI, *AT91PS_TWI;$/;"	t	typeref:struct:_AT91S_TWI *
AT91PS_TWI	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^} AT91S_TWI, *AT91PS_TWI;$/;"	t	typeref:struct:_AT91S_TWI *
AT91PS_TWI	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^} AT91S_TWI, *AT91PS_TWI;$/;"	t	typeref:struct:_AT91S_TWI *
AT91PS_TWI	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^} AT91S_TWI, *AT91PS_TWI;$/;"	t	typeref:struct:_AT91S_TWI *
AT91PS_TWI	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^} AT91S_TWI, *AT91PS_TWI;$/;"	t	typeref:struct:_AT91S_TWI *
AT91PS_UDP	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^} AT91S_UDP, *AT91PS_UDP;$/;"	t	typeref:struct:_AT91S_UDP *
AT91PS_UDP	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^} AT91S_UDP, *AT91PS_UDP;$/;"	t	typeref:struct:_AT91S_UDP *
AT91PS_UDP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^} AT91S_UDP, *AT91PS_UDP;$/;"	t	typeref:struct:_AT91S_UDP *
AT91PS_UDP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^} AT91S_UDP, *AT91PS_UDP;$/;"	t	typeref:struct:_AT91S_UDP *
AT91PS_UDP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^} AT91S_UDP, *AT91PS_UDP;$/;"	t	typeref:struct:_AT91S_UDP *
AT91PS_USART	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^} AT91S_USART, *AT91PS_USART;$/;"	t	typeref:struct:_AT91S_USART *
AT91PS_USART	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^} AT91S_USART, *AT91PS_USART;$/;"	t	typeref:struct:_AT91S_USART *
AT91PS_USART	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^} AT91S_USART, *AT91PS_USART;$/;"	t	typeref:struct:_AT91S_USART *
AT91PS_USART	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^} AT91S_USART, *AT91PS_USART;$/;"	t	typeref:struct:_AT91S_USART *
AT91PS_USART	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^} AT91S_USART, *AT91PS_USART;$/;"	t	typeref:struct:_AT91S_USART *
AT91PS_VREG	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^} AT91S_VREG, *AT91PS_VREG;$/;"	t	typeref:struct:_AT91S_VREG *
AT91PS_VREG	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^} AT91S_VREG, *AT91PS_VREG;$/;"	t	typeref:struct:_AT91S_VREG *
AT91PS_VREG	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^} AT91S_VREG, *AT91PS_VREG;$/;"	t	typeref:struct:_AT91S_VREG *
AT91PS_VREG	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^} AT91S_VREG, *AT91PS_VREG;$/;"	t	typeref:struct:_AT91S_VREG *
AT91PS_WDTC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^} AT91S_WDTC, *AT91PS_WDTC;$/;"	t	typeref:struct:_AT91S_WDTC *
AT91PS_WDTC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^} AT91S_WDTC, *AT91PS_WDTC;$/;"	t	typeref:struct:_AT91S_WDTC *
AT91PS_WDTC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^} AT91S_WDTC, *AT91PS_WDTC;$/;"	t	typeref:struct:_AT91S_WDTC *
AT91PS_WDTC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^} AT91S_WDTC, *AT91PS_WDTC;$/;"	t	typeref:struct:_AT91S_WDTC *
AT91PS_WDTC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^} AT91S_WDTC, *AT91PS_WDTC;$/;"	t	typeref:struct:_AT91S_WDTC *
AT91SAM7S64_H	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^#define AT91SAM7S64_H$/;"	d
AT91SAM7X128_H	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^#define AT91SAM7X128_H$/;"	d
AT91SAM7X256_H	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^#define AT91SAM7X256_H$/;"	d
AT91SAM7X256_H	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^#define AT91SAM7X256_H$/;"	d
AT91SAM7X256_H	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^#define AT91SAM7X256_H$/;"	d
AT91S_ADC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^} AT91S_ADC, *AT91PS_ADC;$/;"	t	typeref:struct:_AT91S_ADC
AT91S_ADC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^} AT91S_ADC, *AT91PS_ADC;$/;"	t	typeref:struct:_AT91S_ADC
AT91S_ADC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^} AT91S_ADC, *AT91PS_ADC;$/;"	t	typeref:struct:_AT91S_ADC
AT91S_ADC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^} AT91S_ADC, *AT91PS_ADC;$/;"	t	typeref:struct:_AT91S_ADC
AT91S_ADC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^} AT91S_ADC, *AT91PS_ADC;$/;"	t	typeref:struct:_AT91S_ADC
AT91S_AES	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^} AT91S_AES, *AT91PS_AES;$/;"	t	typeref:struct:_AT91S_AES
AT91S_AES	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^} AT91S_AES, *AT91PS_AES;$/;"	t	typeref:struct:_AT91S_AES
AT91S_AES	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^} AT91S_AES, *AT91PS_AES;$/;"	t	typeref:struct:_AT91S_AES
AT91S_AES	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^} AT91S_AES, *AT91PS_AES;$/;"	t	typeref:struct:_AT91S_AES
AT91S_AIC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^} AT91S_AIC, *AT91PS_AIC;$/;"	t	typeref:struct:_AT91S_AIC
AT91S_AIC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^} AT91S_AIC, *AT91PS_AIC;$/;"	t	typeref:struct:_AT91S_AIC
AT91S_AIC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^} AT91S_AIC, *AT91PS_AIC;$/;"	t	typeref:struct:_AT91S_AIC
AT91S_AIC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^} AT91S_AIC, *AT91PS_AIC;$/;"	t	typeref:struct:_AT91S_AIC
AT91S_AIC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^} AT91S_AIC, *AT91PS_AIC;$/;"	t	typeref:struct:_AT91S_AIC
AT91S_CAN	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^} AT91S_CAN, *AT91PS_CAN;$/;"	t	typeref:struct:_AT91S_CAN
AT91S_CAN	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^} AT91S_CAN, *AT91PS_CAN;$/;"	t	typeref:struct:_AT91S_CAN
AT91S_CAN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^} AT91S_CAN, *AT91PS_CAN;$/;"	t	typeref:struct:_AT91S_CAN
AT91S_CAN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^} AT91S_CAN, *AT91PS_CAN;$/;"	t	typeref:struct:_AT91S_CAN
AT91S_CAN_MB	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^} AT91S_CAN_MB, *AT91PS_CAN_MB;$/;"	t	typeref:struct:_AT91S_CAN_MB
AT91S_CAN_MB	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^} AT91S_CAN_MB, *AT91PS_CAN_MB;$/;"	t	typeref:struct:_AT91S_CAN_MB
AT91S_CAN_MB	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^} AT91S_CAN_MB, *AT91PS_CAN_MB;$/;"	t	typeref:struct:_AT91S_CAN_MB
AT91S_CAN_MB	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^} AT91S_CAN_MB, *AT91PS_CAN_MB;$/;"	t	typeref:struct:_AT91S_CAN_MB
AT91S_CKGR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^} AT91S_CKGR, *AT91PS_CKGR;$/;"	t	typeref:struct:_AT91S_CKGR
AT91S_CKGR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^} AT91S_CKGR, *AT91PS_CKGR;$/;"	t	typeref:struct:_AT91S_CKGR
AT91S_CKGR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^} AT91S_CKGR, *AT91PS_CKGR;$/;"	t	typeref:struct:_AT91S_CKGR
AT91S_CKGR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^} AT91S_CKGR, *AT91PS_CKGR;$/;"	t	typeref:struct:_AT91S_CKGR
AT91S_CKGR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^} AT91S_CKGR, *AT91PS_CKGR;$/;"	t	typeref:struct:_AT91S_CKGR
AT91S_DBGU	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^} AT91S_DBGU, *AT91PS_DBGU;$/;"	t	typeref:struct:_AT91S_DBGU
AT91S_DBGU	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^} AT91S_DBGU, *AT91PS_DBGU;$/;"	t	typeref:struct:_AT91S_DBGU
AT91S_DBGU	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^} AT91S_DBGU, *AT91PS_DBGU;$/;"	t	typeref:struct:_AT91S_DBGU
AT91S_DBGU	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^} AT91S_DBGU, *AT91PS_DBGU;$/;"	t	typeref:struct:_AT91S_DBGU
AT91S_DBGU	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^} AT91S_DBGU, *AT91PS_DBGU;$/;"	t	typeref:struct:_AT91S_DBGU
AT91S_EMAC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^} AT91S_EMAC, *AT91PS_EMAC;$/;"	t	typeref:struct:_AT91S_EMAC
AT91S_EMAC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^} AT91S_EMAC, *AT91PS_EMAC;$/;"	t	typeref:struct:_AT91S_EMAC
AT91S_EMAC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^} AT91S_EMAC, *AT91PS_EMAC;$/;"	t	typeref:struct:_AT91S_EMAC
AT91S_EMAC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^} AT91S_EMAC, *AT91PS_EMAC;$/;"	t	typeref:struct:_AT91S_EMAC
AT91S_MC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^} AT91S_MC, *AT91PS_MC;$/;"	t	typeref:struct:_AT91S_MC
AT91S_MC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^} AT91S_MC, *AT91PS_MC;$/;"	t	typeref:struct:_AT91S_MC
AT91S_MC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^} AT91S_MC, *AT91PS_MC;$/;"	t	typeref:struct:_AT91S_MC
AT91S_MC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^} AT91S_MC, *AT91PS_MC;$/;"	t	typeref:struct:_AT91S_MC
AT91S_MC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^} AT91S_MC, *AT91PS_MC;$/;"	t	typeref:struct:_AT91S_MC
AT91S_PDC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^} AT91S_PDC, *AT91PS_PDC;$/;"	t	typeref:struct:_AT91S_PDC
AT91S_PDC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^} AT91S_PDC, *AT91PS_PDC;$/;"	t	typeref:struct:_AT91S_PDC
AT91S_PDC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^} AT91S_PDC, *AT91PS_PDC;$/;"	t	typeref:struct:_AT91S_PDC
AT91S_PDC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^} AT91S_PDC, *AT91PS_PDC;$/;"	t	typeref:struct:_AT91S_PDC
AT91S_PDC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^} AT91S_PDC, *AT91PS_PDC;$/;"	t	typeref:struct:_AT91S_PDC
AT91S_PIO	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^} AT91S_PIO, *AT91PS_PIO;$/;"	t	typeref:struct:_AT91S_PIO
AT91S_PIO	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^} AT91S_PIO, *AT91PS_PIO;$/;"	t	typeref:struct:_AT91S_PIO
AT91S_PIO	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^} AT91S_PIO, *AT91PS_PIO;$/;"	t	typeref:struct:_AT91S_PIO
AT91S_PIO	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^} AT91S_PIO, *AT91PS_PIO;$/;"	t	typeref:struct:_AT91S_PIO
AT91S_PIO	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^} AT91S_PIO, *AT91PS_PIO;$/;"	t	typeref:struct:_AT91S_PIO
AT91S_PITC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^} AT91S_PITC, *AT91PS_PITC;$/;"	t	typeref:struct:_AT91S_PITC
AT91S_PITC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^} AT91S_PITC, *AT91PS_PITC;$/;"	t	typeref:struct:_AT91S_PITC
AT91S_PITC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^} AT91S_PITC, *AT91PS_PITC;$/;"	t	typeref:struct:_AT91S_PITC
AT91S_PITC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^} AT91S_PITC, *AT91PS_PITC;$/;"	t	typeref:struct:_AT91S_PITC
AT91S_PITC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^} AT91S_PITC, *AT91PS_PITC;$/;"	t	typeref:struct:_AT91S_PITC
AT91S_PMC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^} AT91S_PMC, *AT91PS_PMC;$/;"	t	typeref:struct:_AT91S_PMC
AT91S_PMC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^} AT91S_PMC, *AT91PS_PMC;$/;"	t	typeref:struct:_AT91S_PMC
AT91S_PMC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^} AT91S_PMC, *AT91PS_PMC;$/;"	t	typeref:struct:_AT91S_PMC
AT91S_PMC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^} AT91S_PMC, *AT91PS_PMC;$/;"	t	typeref:struct:_AT91S_PMC
AT91S_PMC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^} AT91S_PMC, *AT91PS_PMC;$/;"	t	typeref:struct:_AT91S_PMC
AT91S_PWMC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^} AT91S_PWMC, *AT91PS_PWMC;$/;"	t	typeref:struct:_AT91S_PWMC
AT91S_PWMC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^} AT91S_PWMC, *AT91PS_PWMC;$/;"	t	typeref:struct:_AT91S_PWMC
AT91S_PWMC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^} AT91S_PWMC, *AT91PS_PWMC;$/;"	t	typeref:struct:_AT91S_PWMC
AT91S_PWMC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^} AT91S_PWMC, *AT91PS_PWMC;$/;"	t	typeref:struct:_AT91S_PWMC
AT91S_PWMC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^} AT91S_PWMC, *AT91PS_PWMC;$/;"	t	typeref:struct:_AT91S_PWMC
AT91S_PWMC_CH	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^} AT91S_PWMC_CH, *AT91PS_PWMC_CH;$/;"	t	typeref:struct:_AT91S_PWMC_CH
AT91S_PWMC_CH	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^} AT91S_PWMC_CH, *AT91PS_PWMC_CH;$/;"	t	typeref:struct:_AT91S_PWMC_CH
AT91S_PWMC_CH	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^} AT91S_PWMC_CH, *AT91PS_PWMC_CH;$/;"	t	typeref:struct:_AT91S_PWMC_CH
AT91S_PWMC_CH	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^} AT91S_PWMC_CH, *AT91PS_PWMC_CH;$/;"	t	typeref:struct:_AT91S_PWMC_CH
AT91S_PWMC_CH	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^} AT91S_PWMC_CH, *AT91PS_PWMC_CH;$/;"	t	typeref:struct:_AT91S_PWMC_CH
AT91S_RSTC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^} AT91S_RSTC, *AT91PS_RSTC;$/;"	t	typeref:struct:_AT91S_RSTC
AT91S_RSTC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^} AT91S_RSTC, *AT91PS_RSTC;$/;"	t	typeref:struct:_AT91S_RSTC
AT91S_RSTC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^} AT91S_RSTC, *AT91PS_RSTC;$/;"	t	typeref:struct:_AT91S_RSTC
AT91S_RSTC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^} AT91S_RSTC, *AT91PS_RSTC;$/;"	t	typeref:struct:_AT91S_RSTC
AT91S_RSTC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^} AT91S_RSTC, *AT91PS_RSTC;$/;"	t	typeref:struct:_AT91S_RSTC
AT91S_RTTC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^} AT91S_RTTC, *AT91PS_RTTC;$/;"	t	typeref:struct:_AT91S_RTTC
AT91S_RTTC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^} AT91S_RTTC, *AT91PS_RTTC;$/;"	t	typeref:struct:_AT91S_RTTC
AT91S_RTTC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^} AT91S_RTTC, *AT91PS_RTTC;$/;"	t	typeref:struct:_AT91S_RTTC
AT91S_RTTC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^} AT91S_RTTC, *AT91PS_RTTC;$/;"	t	typeref:struct:_AT91S_RTTC
AT91S_RTTC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^} AT91S_RTTC, *AT91PS_RTTC;$/;"	t	typeref:struct:_AT91S_RTTC
AT91S_SPI	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^} AT91S_SPI, *AT91PS_SPI;$/;"	t	typeref:struct:_AT91S_SPI
AT91S_SPI	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^} AT91S_SPI, *AT91PS_SPI;$/;"	t	typeref:struct:_AT91S_SPI
AT91S_SPI	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^} AT91S_SPI, *AT91PS_SPI;$/;"	t	typeref:struct:_AT91S_SPI
AT91S_SPI	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^} AT91S_SPI, *AT91PS_SPI;$/;"	t	typeref:struct:_AT91S_SPI
AT91S_SPI	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^} AT91S_SPI, *AT91PS_SPI;$/;"	t	typeref:struct:_AT91S_SPI
AT91S_SSC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^} AT91S_SSC, *AT91PS_SSC;$/;"	t	typeref:struct:_AT91S_SSC
AT91S_SSC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^} AT91S_SSC, *AT91PS_SSC;$/;"	t	typeref:struct:_AT91S_SSC
AT91S_SSC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^} AT91S_SSC, *AT91PS_SSC;$/;"	t	typeref:struct:_AT91S_SSC
AT91S_SSC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^} AT91S_SSC, *AT91PS_SSC;$/;"	t	typeref:struct:_AT91S_SSC
AT91S_SSC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^} AT91S_SSC, *AT91PS_SSC;$/;"	t	typeref:struct:_AT91S_SSC
AT91S_SYS	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^} AT91S_SYS, *AT91PS_SYS;$/;"	t	typeref:struct:_AT91S_SYS
AT91S_SYS	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^} AT91S_SYS, *AT91PS_SYS;$/;"	t	typeref:struct:_AT91S_SYS
AT91S_SYS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^} AT91S_SYS, *AT91PS_SYS;$/;"	t	typeref:struct:_AT91S_SYS
AT91S_SYS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^} AT91S_SYS, *AT91PS_SYS;$/;"	t	typeref:struct:_AT91S_SYS
AT91S_SYSC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^} AT91S_SYSC, *AT91PS_SYSC;$/;"	t	typeref:struct:_AT91S_SYSC
AT91S_TC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^} AT91S_TC, *AT91PS_TC;$/;"	t	typeref:struct:_AT91S_TC
AT91S_TC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^} AT91S_TC, *AT91PS_TC;$/;"	t	typeref:struct:_AT91S_TC
AT91S_TC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^} AT91S_TC, *AT91PS_TC;$/;"	t	typeref:struct:_AT91S_TC
AT91S_TC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^} AT91S_TC, *AT91PS_TC;$/;"	t	typeref:struct:_AT91S_TC
AT91S_TC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^} AT91S_TC, *AT91PS_TC;$/;"	t	typeref:struct:_AT91S_TC
AT91S_TCB	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^} AT91S_TCB, *AT91PS_TCB;$/;"	t	typeref:struct:_AT91S_TCB
AT91S_TCB	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^} AT91S_TCB, *AT91PS_TCB;$/;"	t	typeref:struct:_AT91S_TCB
AT91S_TCB	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^} AT91S_TCB, *AT91PS_TCB;$/;"	t	typeref:struct:_AT91S_TCB
AT91S_TCB	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^} AT91S_TCB, *AT91PS_TCB;$/;"	t	typeref:struct:_AT91S_TCB
AT91S_TCB	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^} AT91S_TCB, *AT91PS_TCB;$/;"	t	typeref:struct:_AT91S_TCB
AT91S_TDES	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^} AT91S_TDES, *AT91PS_TDES;$/;"	t	typeref:struct:_AT91S_TDES
AT91S_TDES	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^} AT91S_TDES, *AT91PS_TDES;$/;"	t	typeref:struct:_AT91S_TDES
AT91S_TDES	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^} AT91S_TDES, *AT91PS_TDES;$/;"	t	typeref:struct:_AT91S_TDES
AT91S_TDES	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^} AT91S_TDES, *AT91PS_TDES;$/;"	t	typeref:struct:_AT91S_TDES
AT91S_TWI	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^} AT91S_TWI, *AT91PS_TWI;$/;"	t	typeref:struct:_AT91S_TWI
AT91S_TWI	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^} AT91S_TWI, *AT91PS_TWI;$/;"	t	typeref:struct:_AT91S_TWI
AT91S_TWI	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^} AT91S_TWI, *AT91PS_TWI;$/;"	t	typeref:struct:_AT91S_TWI
AT91S_TWI	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^} AT91S_TWI, *AT91PS_TWI;$/;"	t	typeref:struct:_AT91S_TWI
AT91S_TWI	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^} AT91S_TWI, *AT91PS_TWI;$/;"	t	typeref:struct:_AT91S_TWI
AT91S_UDP	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^} AT91S_UDP, *AT91PS_UDP;$/;"	t	typeref:struct:_AT91S_UDP
AT91S_UDP	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^} AT91S_UDP, *AT91PS_UDP;$/;"	t	typeref:struct:_AT91S_UDP
AT91S_UDP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^} AT91S_UDP, *AT91PS_UDP;$/;"	t	typeref:struct:_AT91S_UDP
AT91S_UDP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^} AT91S_UDP, *AT91PS_UDP;$/;"	t	typeref:struct:_AT91S_UDP
AT91S_UDP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^} AT91S_UDP, *AT91PS_UDP;$/;"	t	typeref:struct:_AT91S_UDP
AT91S_USART	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^} AT91S_USART, *AT91PS_USART;$/;"	t	typeref:struct:_AT91S_USART
AT91S_USART	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^} AT91S_USART, *AT91PS_USART;$/;"	t	typeref:struct:_AT91S_USART
AT91S_USART	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^} AT91S_USART, *AT91PS_USART;$/;"	t	typeref:struct:_AT91S_USART
AT91S_USART	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^} AT91S_USART, *AT91PS_USART;$/;"	t	typeref:struct:_AT91S_USART
AT91S_USART	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^} AT91S_USART, *AT91PS_USART;$/;"	t	typeref:struct:_AT91S_USART
AT91S_VREG	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^} AT91S_VREG, *AT91PS_VREG;$/;"	t	typeref:struct:_AT91S_VREG
AT91S_VREG	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^} AT91S_VREG, *AT91PS_VREG;$/;"	t	typeref:struct:_AT91S_VREG
AT91S_VREG	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^} AT91S_VREG, *AT91PS_VREG;$/;"	t	typeref:struct:_AT91S_VREG
AT91S_VREG	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^} AT91S_VREG, *AT91PS_VREG;$/;"	t	typeref:struct:_AT91S_VREG
AT91S_WDTC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^} AT91S_WDTC, *AT91PS_WDTC;$/;"	t	typeref:struct:_AT91S_WDTC
AT91S_WDTC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^} AT91S_WDTC, *AT91PS_WDTC;$/;"	t	typeref:struct:_AT91S_WDTC
AT91S_WDTC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^} AT91S_WDTC, *AT91PS_WDTC;$/;"	t	typeref:struct:_AT91S_WDTC
AT91S_WDTC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^} AT91S_WDTC, *AT91PS_WDTC;$/;"	t	typeref:struct:_AT91S_WDTC
AT91S_WDTC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^} AT91S_WDTC, *AT91PS_WDTC;$/;"	t	typeref:struct:_AT91S_WDTC
AT91_REG	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^typedef volatile unsigned int AT91_REG;\/\/ Hardware register definition$/;"	t	typeref:typename:volatile unsigned int
AT91_REG	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^typedef volatile unsigned int AT91_REG;\/\/ Hardware register definition$/;"	t	typeref:typename:volatile unsigned int
AT91_REG	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^typedef volatile unsigned int AT91_REG;\/\/ Hardware register definition$/;"	t	typeref:typename:volatile unsigned int
AT91_REG	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^typedef volatile unsigned int AT91_REG;\/\/ Hardware register definition$/;"	t	typeref:typename:volatile unsigned int
AT91_REG	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^typedef volatile unsigned int AT91_REG;\/\/ Hardware register definition$/;"	t	typeref:typename:volatile unsigned int
ATACMD_BitNumber	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_sdio.c	/^#define ATACMD_BitNumber /;"	d	file:
ATA_GET_MODEL	Libraries/fatfs/src/diskio.h	/^#define ATA_GET_MODEL	/;"	d
ATA_GET_REV	Libraries/fatfs/src/diskio.h	/^#define ATA_GET_REV	/;"	d
ATA_GET_SN	Libraries/fatfs/src/diskio.h	/^#define ATA_GET_SN	/;"	d
ATTR_NEAR	FreeRTOS/portable/GCC/HCS12/port.c	/^#define ATTR_NEAR	/;"	d	file:
AUDIO_MAL_DMA_CHANNEL	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_audio_codec.h	/^ #define AUDIO_MAL_DMA_CHANNEL /;"	d
AUDIO_MAL_DMA_CLOCK	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_audio_codec.h	/^ #define AUDIO_MAL_DMA_CLOCK /;"	d
AUDIO_MAL_DMA_FLAG_DME	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_audio_codec.h	/^ #define AUDIO_MAL_DMA_FLAG_DME /;"	d
AUDIO_MAL_DMA_FLAG_FE	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_audio_codec.h	/^ #define AUDIO_MAL_DMA_FLAG_FE /;"	d
AUDIO_MAL_DMA_FLAG_HT	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_audio_codec.h	/^ #define AUDIO_MAL_DMA_FLAG_HT /;"	d
AUDIO_MAL_DMA_FLAG_TC	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_audio_codec.h	/^ #define AUDIO_MAL_DMA_FLAG_TC /;"	d
AUDIO_MAL_DMA_FLAG_TE	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_audio_codec.h	/^ #define AUDIO_MAL_DMA_FLAG_TE /;"	d
AUDIO_MAL_DMA_IRQ	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_audio_codec.h	/^ #define AUDIO_MAL_DMA_IRQ /;"	d
AUDIO_MAL_DMA_IT_TC_EN	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_audio_codec.h	/^#define AUDIO_MAL_DMA_IT_TC_EN /;"	d
AUDIO_MAL_DMA_InitStructure	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_audio_codec.c	/^DMA_InitTypeDef AUDIO_MAL_DMA_InitStructure;$/;"	v	typeref:typename:DMA_InitTypeDef
AUDIO_MAL_DMA_MEM_DATA_SIZE	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_audio_codec.h	/^ #define AUDIO_MAL_DMA_MEM_DATA_SIZE /;"	d
AUDIO_MAL_DMA_PERIPH_DATA_SIZE	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_audio_codec.h	/^ #define AUDIO_MAL_DMA_PERIPH_DATA_SIZE /;"	d
AUDIO_MAL_DMA_STREAM	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_audio_codec.h	/^ #define AUDIO_MAL_DMA_STREAM /;"	d
AUDIO_MAL_MODE_NORMAL	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_audio_codec.h	/^#define AUDIO_MAL_MODE_NORMAL /;"	d
AUDIO_MUTE_OFF	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_audio_codec.h	/^#define AUDIO_MUTE_OFF /;"	d
AUDIO_MUTE_ON	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_audio_codec.h	/^#define AUDIO_MUTE_ON /;"	d
AUDIO_PAUSE	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_audio_codec.h	/^#define AUDIO_PAUSE /;"	d
AUDIO_RESET_PIN	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.h	/^#define AUDIO_RESET_PIN /;"	d
AUDIO_RESUME	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_audio_codec.h	/^#define AUDIO_RESUME /;"	d
AU_SIZE	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^  __IO uint8_t AU_SIZE;$/;"	m	struct:__anon395a0ec00608	typeref:typename:__IO uint8_t
AU_SIZE	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^  __IO uint8_t AU_SIZE;$/;"	m	struct:__anon40942c0d0608	typeref:typename:__IO uint8_t
AVERAGINGBUFFERLENGTH	Classes/clsIsolineController.cpp	/^   static const uint16_t AVERAGINGBUFFERLENGTH = 15;$/;"	m	class:clsIsolineController	typeref:typename:const uint16_t	file:
AX	FreeRTOS/portable/IAR/78K0R/ISR_Support.h	/^	MOVW      AX, SP					$/;"	v	typeref:typename:Save the Stack pointer.MOVW AX MOVW
AX	FreeRTOS/portable/IAR/78K0R/ISR_Support.h	/^	MOVW      AX, [HL]$/;"	v	typeref:typename:Restore the Stack pointer.MOVW AX MOVW
AX	FreeRTOS/portable/IAR/78K0R/ISR_Support.h	/^	MOVW      AX, pxCurrentTCB 	    ; Save the Stack pointer.$/;"	v	typeref:typename:Save the usCriticalNesting value.PUSH AX MOVW
AX	FreeRTOS/portable/IAR/78K0R/ISR_Support.h	/^	MOVW      AX, usCriticalNesting ; Save the usCriticalNesting value.$/;"	v
AX	FreeRTOS/portable/IAR/78K0R/ISR_Support.h	/^	POP	      AX	                ; Restore usCriticalNesting value.$/;"	v	typeref:typename:Restore the Stack pointer.MOVW AX[HL]MOVW SP AX POP
AX	FreeRTOS/portable/IAR/78K0R/ISR_Support.h	/^	POP       AX                    ; Restore AX.$/;"	v	typeref:typename:Restore general purpose register HL.POP
AX	FreeRTOS/portable/IAR/78K0R/ISR_Support.h	/^	POP       AX                    ; Restore the ES register.$/;"	v
AX	FreeRTOS/portable/IAR/RL78/ISR_Support.h	/^	MOVW      AX, SP					$/;"	v	typeref:typename:Save the Stack pointer.MOVW AX MOVW
AX	FreeRTOS/portable/IAR/RL78/ISR_Support.h	/^	MOVW      AX, [HL]$/;"	v	typeref:typename:Restore the Stack pointer.MOVW AX MOVW
AX	FreeRTOS/portable/IAR/RL78/ISR_Support.h	/^	MOVW      AX, pxCurrentTCB 	    ; Save the Stack pointer.$/;"	v	typeref:typename:Save the usCriticalNesting value.PUSH AX MOVW
AX	FreeRTOS/portable/IAR/RL78/ISR_Support.h	/^	MOVW      AX, usCriticalNesting ; Save the usCriticalNesting value.$/;"	v
AX	FreeRTOS/portable/IAR/RL78/ISR_Support.h	/^	POP	      AX	                ; Restore usCriticalNesting value.$/;"	v	typeref:typename:Restore the Stack pointer.MOVW AX[HL]MOVW SP AX POP
AX	FreeRTOS/portable/IAR/RL78/ISR_Support.h	/^	POP       AX                    ; Restore AX.$/;"	v	typeref:typename:Restore general purpose register HL.POP
AX	FreeRTOS/portable/IAR/RL78/ISR_Support.h	/^	POP       AX                    ; Restore the ES register.$/;"	v
A_BLOCK_LINK	FreeRTOS/portable/MemMang/heap_2.c	/^typedef struct A_BLOCK_LINK$/;"	s	file:
A_BLOCK_LINK	FreeRTOS/portable/MemMang/heap_4.c	/^typedef struct A_BLOCK_LINK$/;"	s	file:
About	Libraries/CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h2><a name="About"><\/a>About<\/h2>$/;"	a
About	Libraries/CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h2><a name="About"><\/a>About<\/h2>$/;"	i
About	Libraries/CMSIS/Documentation/CMSIS_Core.htm	/^<h2><a name="1"><\/a>About<\/h2>$/;"	i
About	Libraries/CMSIS/Documentation/CMSIS_DebugSupport.htm	/^<h2><a name="About"><\/a>About<\/h2>$/;"	a
About	Libraries/CMSIS/Documentation/CMSIS_DebugSupport.htm	/^<h2><a name="About"><\/a>About<\/h2>$/;"	i
About	Libraries/CMSIS/Documentation/CMSIS_System_View_Description.htm	/^<h2><a name="1"><\/a>About<\/h2>$/;"	i
About FatFs License	Libraries/fatfs/doc/en/appnote.html	/^<h3>About FatFs License<\/h3>$/;"	j
Added CMSIS DSP Software Library	Libraries/CMSIS/Documentation/CMSIS_History.htm	/^<h3>Added CMSIS DSP Software Library<\/h3>$/;"	j
Added CMSIS DSP Software Library support for Cortex-M0 based MCUs	Libraries/CMSIS/Documentation/CMSIS_History.htm	/^<h3>Added CMSIS DSP Software Library support for Cortex-M0 based MCUs<\/h3>$/;"	j
Added CMSIS System View Description	Libraries/CMSIS/Documentation/CMSIS_History.htm	/^<h3>Added CMSIS System View Description<\/h3>$/;"	j
Added Cortex-M4 Core Support	Libraries/CMSIS/Documentation/CMSIS_History.htm	/^<h3>Added Cortex-M4 Core Support<\/h3>$/;"	j
Added big endian support for DSP library	Libraries/CMSIS/Documentation/CMSIS_History.htm	/^<h3>Added big endian support for DSP library<\/h3>$/;"	j
Addition	Libraries/CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h3><a name="Addition"><\/a>Addition<\/h3>$/;"	a
Addition	Libraries/CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h3><a name="Addition"><\/a>Addition<\/h3>$/;"	j
Advanced Debug Functions	Libraries/CMSIS/Documentation/CMSIS_History.htm	/^<h3>Advanced Debug Functions<\/h3>$/;"	j
Application Interface	Libraries/fatfs/doc/00index_e.html	/^<h3>Application Interface<\/h3>$/;"	j
AudioRemSize	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_audio_codec.c	/^uint32_t AudioRemSize   = 0xFFFF; \/* This variable holds the remaining data in audio file *\/$/;"	v	typeref:typename:uint32_t
AudioTotalSize	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_audio_codec.c	/^uint32_t AudioTotalSize = 0xFFFF; \/* This variable holds the total size of the audio file *\/$/;"	v	typeref:typename:uint32_t
Audio_MAL_DeInit	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_audio_codec.c	/^static void Audio_MAL_DeInit(void)  $/;"	f	typeref:typename:void	file:
Audio_MAL_IRQHandler	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_audio_codec.c	/^void Audio_MAL_IRQHandler(void)$/;"	f	typeref:typename:void
Audio_MAL_IRQHandler	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_audio_codec.h	/^ #define Audio_MAL_IRQHandler /;"	d
Audio_MAL_Init	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_audio_codec.c	/^static void Audio_MAL_Init(void)  $/;"	f	typeref:typename:void	file:
Audio_MAL_PauseResume	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_audio_codec.c	/^static void Audio_MAL_PauseResume(uint32_t Cmd, uint32_t Addr)$/;"	f	typeref:typename:void	file:
Audio_MAL_Play	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_audio_codec.c	/^static void Audio_MAL_Play(uint32_t Addr, uint32_t Size)$/;"	f	typeref:typename:void	file:
Audio_MAL_Stop	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_audio_codec.c	/^static void Audio_MAL_Stop(void)$/;"	f	typeref:typename:void	file:
BANK1_ONENAND1_ADDR	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_fsmc_onenand.c	/^#define BANK1_ONENAND1_ADDR /;"	d	file:
BC	FreeRTOS/portable/IAR/78K0R/ISR_Support.h	/^	POP	      BC                    ; Restore the necessary general purpose registers.$/;"	v	typeref:typename:Restore usCriticalNesting value.MOVW AX POP
BC	FreeRTOS/portable/IAR/RL78/ISR_Support.h	/^	POP	      BC                    ; Restore the necessary general purpose registers.$/;"	v	typeref:typename:Restore usCriticalNesting value.MOVW AX POP
BCR_FACCEN_SET	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_fsmc.c	/^#define BCR_FACCEN_SET /;"	d	file:
BCR_MBKEN_RESET	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_fsmc.c	/^#define BCR_MBKEN_RESET /;"	d	file:
BCR_MBKEN_SET	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_fsmc.c	/^#define BCR_MBKEN_SET /;"	d	file:
BChainField	FreeRTOS/portable/GCC/PPC405_Xilinx/portasm.S	/^.set	BChainField, 0$/;"	d
BChainField	FreeRTOS/portable/GCC/PPC440_Xilinx/portasm.S	/^.set	BChainField, 0$/;"	d
BDCR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t BDCR;          \/*!< RCC Backup domain control register,                        /;"	m	struct:__anon3e8f98ce1d08	typeref:typename:__IO uint32_t
BDCR_ADDRESS	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_rcc.c	/^#define BDCR_ADDRESS /;"	d	file:
BDCR_BDRST_BB	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_rcc.c	/^#define BDCR_BDRST_BB /;"	d	file:
BDCR_OFFSET	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_rcc.c	/^#define BDCR_OFFSET /;"	d	file:
BDCR_RTCEN_BB	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_rcc.c	/^#define BDCR_RTCEN_BB /;"	d	file:
BDRST_BitNumber	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_rcc.c	/^#define BDRST_BitNumber /;"	d	file:
BDTR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint16_t BDTR;        \/*!< TIM break and dead-time register,    Address offset: 0x44 *\/$/;"	m	struct:__anon3e8f98ce2108	typeref:typename:__IO uint16_t
BFAR	Libraries/CMSIS/Include/core_cm3.h	/^  __IO uint32_t BFAR;                    \/*!< Offset: 0x038 (R\/W)  BusFault Address Register  /;"	m	struct:__anon84a975f30a08	typeref:typename:__IO uint32_t
BFAR	Libraries/CMSIS/Include/core_cm4.h	/^  __IO uint32_t BFAR;                    \/*!< Offset: 0x038 (R\/W)  BusFault Address Register  /;"	m	struct:__anon84a97a340a08	typeref:typename:__IO uint32_t
BINSTEP	Classes/clsRrHistogramm.cpp	/^   static const int BINSTEP = 25; \/\/ bin step in miliseconds $/;"	m	class:clsRrHistogramm	typeref:typename:const int	file:
BIT_MASK	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_wwdg.c	/^#define BIT_MASK /;"	d	file:
BKP0R	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t BKP0R;   \/*!< RTC backup register 1,                                    Address/;"	m	struct:__anon3e8f98ce1e08	typeref:typename:__IO uint32_t
BKP10R	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t BKP10R;  \/*!< RTC backup register 10,                                   Address/;"	m	struct:__anon3e8f98ce1e08	typeref:typename:__IO uint32_t
BKP11R	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t BKP11R;  \/*!< RTC backup register 11,                                   Address/;"	m	struct:__anon3e8f98ce1e08	typeref:typename:__IO uint32_t
BKP12R	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t BKP12R;  \/*!< RTC backup register 12,                                   Address/;"	m	struct:__anon3e8f98ce1e08	typeref:typename:__IO uint32_t
BKP13R	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t BKP13R;  \/*!< RTC backup register 13,                                   Address/;"	m	struct:__anon3e8f98ce1e08	typeref:typename:__IO uint32_t
BKP14R	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t BKP14R;  \/*!< RTC backup register 14,                                   Address/;"	m	struct:__anon3e8f98ce1e08	typeref:typename:__IO uint32_t
BKP15R	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t BKP15R;  \/*!< RTC backup register 15,                                   Address/;"	m	struct:__anon3e8f98ce1e08	typeref:typename:__IO uint32_t
BKP16R	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t BKP16R;  \/*!< RTC backup register 16,                                   Address/;"	m	struct:__anon3e8f98ce1e08	typeref:typename:__IO uint32_t
BKP17R	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t BKP17R;  \/*!< RTC backup register 17,                                   Address/;"	m	struct:__anon3e8f98ce1e08	typeref:typename:__IO uint32_t
BKP18R	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t BKP18R;  \/*!< RTC backup register 18,                                   Address/;"	m	struct:__anon3e8f98ce1e08	typeref:typename:__IO uint32_t
BKP19R	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t BKP19R;  \/*!< RTC backup register 19,                                   Address/;"	m	struct:__anon3e8f98ce1e08	typeref:typename:__IO uint32_t
BKP1R	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t BKP1R;   \/*!< RTC backup register 1,                                    Address/;"	m	struct:__anon3e8f98ce1e08	typeref:typename:__IO uint32_t
BKP2R	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t BKP2R;   \/*!< RTC backup register 2,                                    Address/;"	m	struct:__anon3e8f98ce1e08	typeref:typename:__IO uint32_t
BKP3R	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t BKP3R;   \/*!< RTC backup register 3,                                    Address/;"	m	struct:__anon3e8f98ce1e08	typeref:typename:__IO uint32_t
BKP4R	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t BKP4R;   \/*!< RTC backup register 4,                                    Address/;"	m	struct:__anon3e8f98ce1e08	typeref:typename:__IO uint32_t
BKP5R	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t BKP5R;   \/*!< RTC backup register 5,                                    Address/;"	m	struct:__anon3e8f98ce1e08	typeref:typename:__IO uint32_t
BKP6R	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t BKP6R;   \/*!< RTC backup register 6,                                    Address/;"	m	struct:__anon3e8f98ce1e08	typeref:typename:__IO uint32_t
BKP7R	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t BKP7R;   \/*!< RTC backup register 7,                                    Address/;"	m	struct:__anon3e8f98ce1e08	typeref:typename:__IO uint32_t
BKP8R	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t BKP8R;   \/*!< RTC backup register 8,                                    Address/;"	m	struct:__anon3e8f98ce1e08	typeref:typename:__IO uint32_t
BKP9R	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t BKP9R;   \/*!< RTC backup register 9,                                    Address/;"	m	struct:__anon3e8f98ce1e08	typeref:typename:__IO uint32_t
BKPSRAM_BASE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define BKPSRAM_BASE /;"	d
BLOCK_SIZE	Libraries/SDIO_Driver/example/SDIO/uSDCard/main.c	/^#define BLOCK_SIZE /;"	d	file:
BLUEMARKER	Classes/clsEcgAnalizer.cpp	/^   static const uint16_t BLUEMARKER = 3;$/;"	m	class:clsEcgAnalizer	typeref:typename:const uint16_t	file:
BLUETOOTH_SILENCE_PERIOD	main.cpp	/^#define BLUETOOTH_SILENCE_PERIOD /;"	d	file:
BPB_BkBootSec	Libraries/fatfs/src/ff.c	/^#define BPB_BkBootSec	/;"	d	file:
BPB_BytsPerSec	Libraries/fatfs/src/ff.c	/^#define BPB_BytsPerSec	/;"	d	file:
BPB_ExtFlags	Libraries/fatfs/src/ff.c	/^#define BPB_ExtFlags	/;"	d	file:
BPB_FATSz16	Libraries/fatfs/src/ff.c	/^#define BPB_FATSz16	/;"	d	file:
BPB_FATSz32	Libraries/fatfs/src/ff.c	/^#define BPB_FATSz32	/;"	d	file:
BPB_FSInfo	Libraries/fatfs/src/ff.c	/^#define BPB_FSInfo	/;"	d	file:
BPB_FSVer	Libraries/fatfs/src/ff.c	/^#define BPB_FSVer	/;"	d	file:
BPB_HiddSec	Libraries/fatfs/src/ff.c	/^#define BPB_HiddSec	/;"	d	file:
BPB_Media	Libraries/fatfs/src/ff.c	/^#define BPB_Media	/;"	d	file:
BPB_NumFATs	Libraries/fatfs/src/ff.c	/^#define BPB_NumFATs	/;"	d	file:
BPB_NumHeads	Libraries/fatfs/src/ff.c	/^#define BPB_NumHeads	/;"	d	file:
BPB_RootClus	Libraries/fatfs/src/ff.c	/^#define BPB_RootClus	/;"	d	file:
BPB_RootEntCnt	Libraries/fatfs/src/ff.c	/^#define BPB_RootEntCnt	/;"	d	file:
BPB_RsvdSecCnt	Libraries/fatfs/src/ff.c	/^#define BPB_RsvdSecCnt	/;"	d	file:
BPB_SecPerClus	Libraries/fatfs/src/ff.c	/^#define BPB_SecPerClus	/;"	d	file:
BPB_SecPerTrk	Libraries/fatfs/src/ff.c	/^#define BPB_SecPerTrk	/;"	d	file:
BPB_TotSec16	Libraries/fatfs/src/ff.c	/^#define BPB_TotSec16	/;"	d	file:
BPB_TotSec32	Libraries/fatfs/src/ff.c	/^#define BPB_TotSec32	/;"	d	file:
BRADYTHRESHOLD	Classes/clsDiagnost.cpp	/^   static const uint16_t BRADYTHRESHOLD = 50;$/;"	m	class:clsDiagnost	typeref:typename:const uint16_t	file:
BRE_BitNumber	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_pwr.c	/^#define BRE_BitNumber /;"	d	file:
BRR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint16_t BRR;        \/*!< USART Baud rate register,                Address offset: 0x08 /;"	m	struct:__anon3e8f98ce2208	typeref:typename:__IO uint16_t
BSRRH	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint16_t BSRRH;    \/*!< GPIO port bit set\/reset high register, Address offset: 0x1A    /;"	m	struct:__anon3e8f98ce1808	typeref:typename:__IO uint16_t
BSRRL	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint16_t BSRRL;    \/*!< GPIO port bit set\/reset low register,  Address offset: 0x18    /;"	m	struct:__anon3e8f98ce1808	typeref:typename:__IO uint16_t
BS_55AA	Libraries/fatfs/src/ff.c	/^#define BS_55AA	/;"	d	file:
BS_BootSig	Libraries/fatfs/src/ff.c	/^#define BS_BootSig	/;"	d	file:
BS_BootSig32	Libraries/fatfs/src/ff.c	/^#define BS_BootSig32	/;"	d	file:
BS_DrvNum	Libraries/fatfs/src/ff.c	/^#define BS_DrvNum	/;"	d	file:
BS_DrvNum32	Libraries/fatfs/src/ff.c	/^#define BS_DrvNum32	/;"	d	file:
BS_FilSysType	Libraries/fatfs/src/ff.c	/^#define BS_FilSysType	/;"	d	file:
BS_FilSysType32	Libraries/fatfs/src/ff.c	/^#define BS_FilSysType32	/;"	d	file:
BS_OEMName	Libraries/fatfs/src/ff.c	/^#define BS_OEMName	/;"	d	file:
BS_VolID	Libraries/fatfs/src/ff.c	/^#define BS_VolID	/;"	d	file:
BS_VolID32	Libraries/fatfs/src/ff.c	/^#define BS_VolID32	/;"	d	file:
BS_VolLab	Libraries/fatfs/src/ff.c	/^#define BS_VolLab	/;"	d	file:
BS_VolLab32	Libraries/fatfs/src/ff.c	/^#define BS_VolLab32	/;"	d	file:
BS_jmpBoot	Libraries/fatfs/src/ff.c	/^#define BS_jmpBoot	/;"	d	file:
BTCR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t BTCR[8];    \/*!< NOR\/PSRAM chip-select control register(BCR) and chip-select t/;"	m	struct:__anon3e8f98ce1308	typeref:typename:__IO uint32_t[8]
BTR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t              BTR;                 \/*!< CAN bit timing register,             Add/;"	m	struct:__anon3e8f98ce0908	typeref:typename:__IO uint32_t
BUFFERLENGTH	Classes/clsIsolineController.cpp	/^   static const uint16_t BUFFERLENGTH = 13;$/;"	m	class:clsIsolineController	typeref:typename:const uint16_t	file:
BUFFER_LENGTH	main.cpp	/^#define BUFFER_LENGTH /;"	d	file:
BUTTON_CLK	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval.c	/^const uint32_t BUTTON_CLK[BUTTONn] = {WAKEUP_BUTTON_GPIO_CLK, TAMPER_BUTTON_GPIO_CLK,$/;"	v	typeref:typename:const uint32_t[]
BUTTON_DOWN	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval.h	/^  BUTTON_DOWN = 6,$/;"	e	enum:__anon333c485c0203
BUTTON_EXTI_LINE	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval.c	/^const uint16_t BUTTON_EXTI_LINE[BUTTONn] = {WAKEUP_BUTTON_EXTI_LINE,$/;"	v	typeref:typename:const uint16_t[]
BUTTON_IRQn	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval.c	/^const uint8_t BUTTON_IRQn[BUTTONn] = {WAKEUP_BUTTON_EXTI_IRQn, TAMPER_BUTTON_EXTI_IRQn,$/;"	v	typeref:typename:const uint8_t[]
BUTTON_KEY	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval.h	/^  BUTTON_KEY = 2,$/;"	e	enum:__anon333c485c0203
BUTTON_LEFT	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval.h	/^  BUTTON_LEFT = 4,$/;"	e	enum:__anon333c485c0203
BUTTON_MODE_EXTI	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval.h	/^  BUTTON_MODE_EXTI = 1$/;"	e	enum:__anon333c485c0303
BUTTON_MODE_GPIO	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval.h	/^  BUTTON_MODE_GPIO = 0,$/;"	e	enum:__anon333c485c0303
BUTTON_PIN	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval.c	/^const uint16_t BUTTON_PIN[BUTTONn] = {WAKEUP_BUTTON_PIN, TAMPER_BUTTON_PIN,$/;"	v	typeref:typename:const uint16_t[]
BUTTON_PIN_SOURCE	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval.c	/^const uint8_t BUTTON_PIN_SOURCE[BUTTONn] = {WAKEUP_BUTTON_EXTI_PIN_SOURCE,$/;"	v	typeref:typename:const uint8_t[]
BUTTON_PORT	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval.c	/^GPIO_TypeDef* BUTTON_PORT[BUTTONn] = {WAKEUP_BUTTON_GPIO_PORT, TAMPER_BUTTON_GPIO_PORT,$/;"	v	typeref:typename:GPIO_TypeDef * []
BUTTON_PORT_SOURCE	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval.c	/^const uint8_t BUTTON_PORT_SOURCE[BUTTONn] = {WAKEUP_BUTTON_EXTI_PORT_SOURCE,$/;"	v	typeref:typename:const uint8_t[]
BUTTON_RIGHT	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval.h	/^  BUTTON_RIGHT = 3,$/;"	e	enum:__anon333c485c0203
BUTTON_SEL	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval.h	/^  BUTTON_SEL = 7$/;"	e	enum:__anon333c485c0203
BUTTON_TAMPER	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval.h	/^  BUTTON_TAMPER = 1,$/;"	e	enum:__anon333c485c0203
BUTTON_UP	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval.h	/^  BUTTON_UP = 5,$/;"	e	enum:__anon333c485c0203
BUTTON_WAKEUP	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval.h	/^  BUTTON_WAKEUP = 0,$/;"	e	enum:__anon333c485c0203
BUTTONn	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval.h	/^#define BUTTONn /;"	d
BWTR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t BWTR[7];    \/*!< NOR\/PSRAM write timing registers, Address offset: 0x104-0x11C/;"	m	struct:__anon3e8f98ce1408	typeref:typename:__IO uint32_t[7]
BYTE	Libraries/fatfs/src/integer.h	/^typedef unsigned char	BYTE;$/;"	t	typeref:typename:unsigned char
BackColor	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.c	/^__IO uint16_t TextColor = 0x0000, BackColor = 0xFFFF;$/;"	v	typeref:typename:__IO uint16_t
Bank1_SRAM2_ADDR	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_fsmc_psram.c	/^#define Bank1_SRAM2_ADDR /;"	d	file:
Bank1_SRAM2_ADDR	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_fsmc_sram.c	/^#define Bank1_SRAM2_ADDR /;"	d	file:
BitAction	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_gpio.h	/^}BitAction;$/;"	t	typeref:enum:__anon321da2ec0503
BitReset	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.h	/^  BitReset = 0,$/;"	e	enum:__anon013e87b80403
BitSet	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.h	/^  BitSet = 1$/;"	e	enum:__anon013e87b80403
Bit_RESET	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_gpio.h	/^  Bit_RESET = 0,$/;"	e	enum:__anon321da2ec0503
Bit_SET	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_gpio.h	/^  Bit_SET$/;"	e	enum:__anon321da2ec0503
Black	Libraries/SDIO_Driver/example/Common/stm32_eval_legacy.h	/^#define Black /;"	d
Block	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_fsmc_onenand.h	/^  uint16_t Block;$/;"	m	struct:__anonb8f0b6e60308	typeref:typename:uint16_t
Blue	Libraries/SDIO_Driver/example/Common/stm32_eval_legacy.h	/^#define Blue /;"	d
Blue2	Libraries/SDIO_Driver/example/Common/stm32_eval_legacy.h	/^#define Blue2 /;"	d
Buffer_Block_Rx	Libraries/SDIO_Driver/example/SDIO/uSDCard/main.c	/^uint8_t Buffer_Block_Tx[BLOCK_SIZE], Buffer_Block_Rx[BLOCK_SIZE];$/;"	v	typeref:typename:uint8_t[][]
Buffer_Block_Tx	Libraries/SDIO_Driver/example/SDIO/uSDCard/main.c	/^uint8_t Buffer_Block_Tx[BLOCK_SIZE], Buffer_Block_Rx[BLOCK_SIZE];$/;"	v	typeref:typename:uint8_t[]
Buffer_MultiBlock_Rx	Libraries/SDIO_Driver/example/SDIO/uSDCard/main.c	/^uint8_t Buffer_MultiBlock_Tx[MULTI_BUFFER_SIZE], Buffer_MultiBlock_Rx[MULTI_BUFFER_SIZE];$/;"	v	typeref:typename:uint8_t[][]
Buffer_MultiBlock_Tx	Libraries/SDIO_Driver/example/SDIO/uSDCard/main.c	/^uint8_t Buffer_MultiBlock_Tx[MULTI_BUFFER_SIZE], Buffer_MultiBlock_Rx[MULTI_BUFFER_SIZE];$/;"	v	typeref:typename:uint8_t[]
Buffercmp	Libraries/SDIO_Driver/example/SDIO/uSDCard/main.c	/^TestStatus Buffercmp(uint8_t* pBuffer1, uint8_t* pBuffer2, uint32_t BufferLength)$/;"	f	typeref:typename:TestStatus
BusFault_Handler	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/arm/startup_stm32f2xx.s	/^                PROC$/;"	l
BusFault_Handler	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/iar/startup_stm32f2xx.s	/^BusFault_Handler$/;"	l
BusFault_Handler	Libraries/SDIO_Driver/example/SDIO/uSDCard/stm32f2xx_it.c	/^void BusFault_Handler(void)$/;"	f	typeref:typename:void
BusFault_Handler	stm32f2xx_it.c	/^void BusFault_Handler(void)$/;"	f	typeref:typename:void
BusFault_IRQn	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  BusFault_IRQn               = -11,    \/*!< 5 Cortex-M3 Bus Fault Interrupt                   /;"	e	enum:IRQn
ButtonMode_TypeDef	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval.h	/^} ButtonMode_TypeDef;$/;"	t	typeref:enum:__anon333c485c0303
Button_DOWN	Libraries/SDIO_Driver/example/Common/stm32_eval_legacy.h	/^#define Button_DOWN /;"	d
Button_KEY	Libraries/SDIO_Driver/example/Common/stm32_eval_legacy.h	/^#define Button_KEY /;"	d
Button_LEFT	Libraries/SDIO_Driver/example/Common/stm32_eval_legacy.h	/^#define Button_LEFT /;"	d
Button_Mode_TypeDef	Libraries/SDIO_Driver/example/Common/stm32_eval_legacy.h	/^#define Button_Mode_TypeDef /;"	d
Button_RIGHT	Libraries/SDIO_Driver/example/Common/stm32_eval_legacy.h	/^#define Button_RIGHT /;"	d
Button_SEL	Libraries/SDIO_Driver/example/Common/stm32_eval_legacy.h	/^#define Button_SEL /;"	d
Button_TAMPER	Libraries/SDIO_Driver/example/Common/stm32_eval_legacy.h	/^#define Button_TAMPER /;"	d
Button_TypeDef	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval.h	/^} Button_TypeDef;$/;"	t	typeref:enum:__anon333c485c0203
Button_UP	Libraries/SDIO_Driver/example/Common/stm32_eval_legacy.h	/^#define Button_UP /;"	d
Button_WAKEUP	Libraries/SDIO_Driver/example/Common/stm32_eval_legacy.h	/^#define Button_WAKEUP /;"	d
C	Libraries/CMSIS/Include/core_cm0.h	/^    uint32_t C:1;                        \/*!< bit:     29  Carry condition code flag          */;"	m	struct:__anon84a96930010a::__anon84a969300208	typeref:typename:uint32_t:1
C	Libraries/CMSIS/Include/core_cm0.h	/^    uint32_t C:1;                        \/*!< bit:     29  Carry condition code flag          */;"	m	struct:__anon84a96930050a::__anon84a969300608	typeref:typename:uint32_t:1
C	Libraries/CMSIS/Include/core_cm3.h	/^    uint32_t C:1;                        \/*!< bit:     29  Carry condition code flag          */;"	m	struct:__anon84a975f3010a::__anon84a975f30208	typeref:typename:uint32_t:1
C	Libraries/CMSIS/Include/core_cm3.h	/^    uint32_t C:1;                        \/*!< bit:     29  Carry condition code flag          */;"	m	struct:__anon84a975f3050a::__anon84a975f30608	typeref:typename:uint32_t:1
C	Libraries/CMSIS/Include/core_cm4.h	/^    uint32_t C:1;                        \/*!< bit:     29  Carry condition code flag          */;"	m	struct:__anon84a97a34010a::__anon84a97a340208	typeref:typename:uint32_t:1
C	Libraries/CMSIS/Include/core_cm4.h	/^    uint32_t C:1;                        \/*!< bit:     29  Carry condition code flag          */;"	m	struct:__anon84a97a34050a::__anon84a97a340608	typeref:typename:uint32_t:1
CACHE_SIZE	Libraries/SDIO_Driver/example/Common/lcd_log_conf_template.h	/^#define CACHE_SIZE /;"	d
CALIB	Libraries/CMSIS/Include/core_cm0.h	/^  __I  uint32_t CALIB;                   \/*!< Offset: 0x00C (R\/ )  SysTick Calibration Registe/;"	m	struct:__anon84a969300b08	typeref:typename:__I uint32_t
CALIB	Libraries/CMSIS/Include/core_cm3.h	/^  __I  uint32_t CALIB;                   \/*!< Offset: 0x00C (R\/ )  SysTick Calibration Registe/;"	m	struct:__anon84a975f30c08	typeref:typename:__I uint32_t
CALIB	Libraries/CMSIS/Include/core_cm4.h	/^  __I  uint32_t CALIB;                   \/*!< Offset: 0x00C (R\/ )  SysTick Calibration Registe/;"	m	struct:__anon84a97a340c08	typeref:typename:__I uint32_t
CALIBR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t CALIBR;  \/*!< RTC calibration register,                                 Address/;"	m	struct:__anon3e8f98ce1e08	typeref:typename:__IO uint32_t
CAN1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define CAN1 /;"	d
CAN1_BASE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define CAN1_BASE /;"	d
CAN1_RX0_IRQHandler	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/arm/startup_stm32f2xx.s	/^CAN1_RX0_IRQHandler                                                          $/;"	l
CAN1_RX0_IRQHandler	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/iar/startup_stm32f2xx.s	/^CAN1_RX0_IRQHandler  $/;"	l
CAN1_RX0_IRQn	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  CAN1_RX0_IRQn               = 20,     \/*!< CAN1 RX0 Interrupt                                /;"	e	enum:IRQn
CAN1_RX1_IRQHandler	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/arm/startup_stm32f2xx.s	/^CAN1_RX1_IRQHandler                                                           $/;"	l
CAN1_RX1_IRQHandler	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/iar/startup_stm32f2xx.s	/^CAN1_RX1_IRQHandler  $/;"	l
CAN1_RX1_IRQn	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  CAN1_RX1_IRQn               = 21,     \/*!< CAN1 RX1 Interrupt                                /;"	e	enum:IRQn
CAN1_SCE_IRQHandler	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/arm/startup_stm32f2xx.s	/^CAN1_SCE_IRQHandler                                                           $/;"	l
CAN1_SCE_IRQHandler	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/iar/startup_stm32f2xx.s	/^CAN1_SCE_IRQHandler  $/;"	l
CAN1_SCE_IRQn	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  CAN1_SCE_IRQn               = 22,     \/*!< CAN1 SCE Interrupt                                /;"	e	enum:IRQn
CAN1_TX_IRQHandler	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/arm/startup_stm32f2xx.s	/^CAN1_TX_IRQHandler                                                            $/;"	l
CAN1_TX_IRQHandler	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/iar/startup_stm32f2xx.s	/^CAN1_TX_IRQHandler  $/;"	l
CAN1_TX_IRQn	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  CAN1_TX_IRQn                = 19,     \/*!< CAN1 TX Interrupt                                 /;"	e	enum:IRQn
CAN2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define CAN2 /;"	d
CAN2_BASE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define CAN2_BASE /;"	d
CAN2_RX0_IRQHandler	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/arm/startup_stm32f2xx.s	/^CAN2_RX0_IRQHandler                                                          $/;"	l
CAN2_RX0_IRQHandler	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/iar/startup_stm32f2xx.s	/^CAN2_RX0_IRQHandler  $/;"	l
CAN2_RX0_IRQn	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  CAN2_RX0_IRQn               = 64,     \/*!< CAN2 RX0 Interrupt                                /;"	e	enum:IRQn
CAN2_RX1_IRQHandler	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/arm/startup_stm32f2xx.s	/^CAN2_RX1_IRQHandler                                                          $/;"	l
CAN2_RX1_IRQHandler	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/iar/startup_stm32f2xx.s	/^CAN2_RX1_IRQHandler  $/;"	l
CAN2_RX1_IRQn	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  CAN2_RX1_IRQn               = 65,     \/*!< CAN2 RX1 Interrupt                                /;"	e	enum:IRQn
CAN2_SCE_IRQHandler	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/arm/startup_stm32f2xx.s	/^CAN2_SCE_IRQHandler                                                          $/;"	l
CAN2_SCE_IRQHandler	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/iar/startup_stm32f2xx.s	/^CAN2_SCE_IRQHandler  $/;"	l
CAN2_SCE_IRQn	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  CAN2_SCE_IRQn               = 66,     \/*!< CAN2 SCE Interrupt                                /;"	e	enum:IRQn
CAN2_TX_IRQHandler	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/arm/startup_stm32f2xx.s	/^CAN2_TX_IRQHandler                                                           $/;"	l
CAN2_TX_IRQHandler	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/iar/startup_stm32f2xx.s	/^CAN2_TX_IRQHandler  $/;"	l
CAN2_TX_IRQn	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  CAN2_TX_IRQn                = 63,     \/*!< CAN2 TX Interrupt                                 /;"	e	enum:IRQn
CANINITFAILED	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_can.h	/^#define CANINITFAILED /;"	d
CANINITOK	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_can.h	/^#define CANINITOK /;"	d
CANSLEEPFAILED	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_can.h	/^#define CANSLEEPFAILED /;"	d
CANSLEEPOK	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_can.h	/^#define CANSLEEPOK /;"	d
CANTXFAILED	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_can.h	/^#define CANTXFAILED /;"	d
CANTXOK	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_can.h	/^#define CANTXOK /;"	d
CANTXPENDING	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_can.h	/^#define CANTXPENDING /;"	d
CANWAKEUPFAILED	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_can.h	/^#define CANWAKEUPFAILED /;"	d
CANWAKEUPOK	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_can.h	/^#define CANWAKEUPOK /;"	d
CAN_ABOM	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_can.h	/^  FunctionalState CAN_ABOM;  \/*!< Enable or disable the automatic bus-off management.$/;"	m	struct:__anonb3a0d36f0108	typeref:typename:FunctionalState
CAN_ACR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 CAN_ACR; 	\/\/ Abort Command Register$/;"	m	struct:_AT91S_CAN	typeref:typename:AT91_REG
CAN_ACR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 CAN_ACR; 	\/\/ Abort Command Register$/;"	m	struct:_AT91S_CAN	typeref:typename:AT91_REG
CAN_ACR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 CAN_ACR; 	\/\/ Abort Command Register$/;"	m	struct:_AT91S_CAN	typeref:typename:AT91_REG
CAN_ACR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define CAN_ACR /;"	d
CAN_ACR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 CAN_ACR; 	\/\/ Abort Command Register$/;"	m	struct:_AT91S_CAN	typeref:typename:AT91_REG
CAN_ACR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define CAN_ACR /;"	d
CAN_AWUM	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_can.h	/^  FunctionalState CAN_AWUM;  \/*!< Enable or disable the automatic wake-up mode. $/;"	m	struct:__anonb3a0d36f0108	typeref:typename:FunctionalState
CAN_BR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 CAN_BR; 	\/\/ Baudrate Register$/;"	m	struct:_AT91S_CAN	typeref:typename:AT91_REG
CAN_BR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 CAN_BR; 	\/\/ Baudrate Register$/;"	m	struct:_AT91S_CAN	typeref:typename:AT91_REG
CAN_BR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 CAN_BR; 	\/\/ Baudrate Register$/;"	m	struct:_AT91S_CAN	typeref:typename:AT91_REG
CAN_BR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define CAN_BR /;"	d
CAN_BR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 CAN_BR; 	\/\/ Baudrate Register$/;"	m	struct:_AT91S_CAN	typeref:typename:AT91_REG
CAN_BR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define CAN_BR /;"	d
CAN_BS1	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_can.h	/^  uint8_t CAN_BS1;          \/*!< Specifies the number of time quanta in Bit $/;"	m	struct:__anonb3a0d36f0108	typeref:typename:uint8_t
CAN_BS1_10tq	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_can.h	/^#define CAN_BS1_10tq /;"	d
CAN_BS1_11tq	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_can.h	/^#define CAN_BS1_11tq /;"	d
CAN_BS1_12tq	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_can.h	/^#define CAN_BS1_12tq /;"	d
CAN_BS1_13tq	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_can.h	/^#define CAN_BS1_13tq /;"	d
CAN_BS1_14tq	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_can.h	/^#define CAN_BS1_14tq /;"	d
CAN_BS1_15tq	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_can.h	/^#define CAN_BS1_15tq /;"	d
CAN_BS1_16tq	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_can.h	/^#define CAN_BS1_16tq /;"	d
CAN_BS1_1tq	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_can.h	/^#define CAN_BS1_1tq /;"	d
CAN_BS1_2tq	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_can.h	/^#define CAN_BS1_2tq /;"	d
CAN_BS1_3tq	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_can.h	/^#define CAN_BS1_3tq /;"	d
CAN_BS1_4tq	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_can.h	/^#define CAN_BS1_4tq /;"	d
CAN_BS1_5tq	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_can.h	/^#define CAN_BS1_5tq /;"	d
CAN_BS1_6tq	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_can.h	/^#define CAN_BS1_6tq /;"	d
CAN_BS1_7tq	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_can.h	/^#define CAN_BS1_7tq /;"	d
CAN_BS1_8tq	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_can.h	/^#define CAN_BS1_8tq /;"	d
CAN_BS1_9tq	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_can.h	/^#define CAN_BS1_9tq /;"	d
CAN_BS2	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_can.h	/^  uint8_t CAN_BS2;          \/*!< Specifies the number of time quanta in Bit Segment 2.$/;"	m	struct:__anonb3a0d36f0108	typeref:typename:uint8_t
CAN_BS2_1tq	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_can.h	/^#define CAN_BS2_1tq /;"	d
CAN_BS2_2tq	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_can.h	/^#define CAN_BS2_2tq /;"	d
CAN_BS2_3tq	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_can.h	/^#define CAN_BS2_3tq /;"	d
CAN_BS2_4tq	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_can.h	/^#define CAN_BS2_4tq /;"	d
CAN_BS2_5tq	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_can.h	/^#define CAN_BS2_5tq /;"	d
CAN_BS2_6tq	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_can.h	/^#define CAN_BS2_6tq /;"	d
CAN_BS2_7tq	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_can.h	/^#define CAN_BS2_7tq /;"	d
CAN_BS2_8tq	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_can.h	/^#define CAN_BS2_8tq /;"	d
CAN_BTR_BRP	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_BTR_BRP /;"	d
CAN_BTR_LBKM	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_BTR_LBKM /;"	d
CAN_BTR_SILM	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_BTR_SILM /;"	d
CAN_BTR_SJW	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_BTR_SJW /;"	d
CAN_BTR_TS1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_BTR_TS1 /;"	d
CAN_BTR_TS2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_BTR_TS2 /;"	d
CAN_CancelTransmit	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_can.c	/^void CAN_CancelTransmit(CAN_TypeDef* CANx, uint8_t Mailbox)$/;"	f	typeref:typename:void
CAN_ClearFlag	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_can.c	/^void CAN_ClearFlag(CAN_TypeDef* CANx, uint32_t CAN_FLAG)$/;"	f	typeref:typename:void
CAN_ClearITPendingBit	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_can.c	/^void CAN_ClearITPendingBit(CAN_TypeDef* CANx, uint32_t CAN_IT)$/;"	f	typeref:typename:void
CAN_DBGFreeze	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_can.c	/^void CAN_DBGFreeze(CAN_TypeDef* CANx, FunctionalState NewState)$/;"	f	typeref:typename:void
CAN_DeInit	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_can.c	/^void CAN_DeInit(CAN_TypeDef* CANx)$/;"	f	typeref:typename:void
CAN_ECR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 CAN_ECR; 	\/\/ Error Counter Register$/;"	m	struct:_AT91S_CAN	typeref:typename:AT91_REG
CAN_ECR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 CAN_ECR; 	\/\/ Error Counter Register$/;"	m	struct:_AT91S_CAN	typeref:typename:AT91_REG
CAN_ECR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 CAN_ECR; 	\/\/ Error Counter Register$/;"	m	struct:_AT91S_CAN	typeref:typename:AT91_REG
CAN_ECR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define CAN_ECR /;"	d
CAN_ECR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 CAN_ECR; 	\/\/ Error Counter Register$/;"	m	struct:_AT91S_CAN	typeref:typename:AT91_REG
CAN_ECR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define CAN_ECR /;"	d
CAN_ESR_BOFF	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_ESR_BOFF /;"	d
CAN_ESR_EPVF	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_ESR_EPVF /;"	d
CAN_ESR_EWGF	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_ESR_EWGF /;"	d
CAN_ESR_LEC	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_ESR_LEC /;"	d
CAN_ESR_LEC_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_ESR_LEC_0 /;"	d
CAN_ESR_LEC_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_ESR_LEC_1 /;"	d
CAN_ESR_LEC_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_ESR_LEC_2 /;"	d
CAN_ESR_REC	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_ESR_REC /;"	d
CAN_ESR_TEC	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_ESR_TEC /;"	d
CAN_ErrorCode_ACKErr	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_can.h	/^#define	CAN_ErrorCode_ACKErr /;"	d
CAN_ErrorCode_BitDominantErr	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_can.h	/^#define	CAN_ErrorCode_BitDominantErr /;"	d
CAN_ErrorCode_BitRecessiveErr	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_can.h	/^#define	CAN_ErrorCode_BitRecessiveErr /;"	d
CAN_ErrorCode_CRCErr	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_can.h	/^#define	CAN_ErrorCode_CRCErr /;"	d
CAN_ErrorCode_FormErr	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_can.h	/^#define	CAN_ErrorCode_FormErr /;"	d
CAN_ErrorCode_NoErr	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_can.h	/^#define CAN_ErrorCode_NoErr /;"	d
CAN_ErrorCode_SoftwareSetErr	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_can.h	/^#define	CAN_ErrorCode_SoftwareSetErr /;"	d
CAN_ErrorCode_StuffErr	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_can.h	/^#define	CAN_ErrorCode_StuffErr /;"	d
CAN_F0R1_FB0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F0R1_FB0 /;"	d
CAN_F0R1_FB1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F0R1_FB1 /;"	d
CAN_F0R1_FB10	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F0R1_FB10 /;"	d
CAN_F0R1_FB11	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F0R1_FB11 /;"	d
CAN_F0R1_FB12	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F0R1_FB12 /;"	d
CAN_F0R1_FB13	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F0R1_FB13 /;"	d
CAN_F0R1_FB14	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F0R1_FB14 /;"	d
CAN_F0R1_FB15	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F0R1_FB15 /;"	d
CAN_F0R1_FB16	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F0R1_FB16 /;"	d
CAN_F0R1_FB17	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F0R1_FB17 /;"	d
CAN_F0R1_FB18	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F0R1_FB18 /;"	d
CAN_F0R1_FB19	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F0R1_FB19 /;"	d
CAN_F0R1_FB2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F0R1_FB2 /;"	d
CAN_F0R1_FB20	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F0R1_FB20 /;"	d
CAN_F0R1_FB21	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F0R1_FB21 /;"	d
CAN_F0R1_FB22	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F0R1_FB22 /;"	d
CAN_F0R1_FB23	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F0R1_FB23 /;"	d
CAN_F0R1_FB24	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F0R1_FB24 /;"	d
CAN_F0R1_FB25	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F0R1_FB25 /;"	d
CAN_F0R1_FB26	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F0R1_FB26 /;"	d
CAN_F0R1_FB27	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F0R1_FB27 /;"	d
CAN_F0R1_FB28	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F0R1_FB28 /;"	d
CAN_F0R1_FB29	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F0R1_FB29 /;"	d
CAN_F0R1_FB3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F0R1_FB3 /;"	d
CAN_F0R1_FB30	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F0R1_FB30 /;"	d
CAN_F0R1_FB31	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F0R1_FB31 /;"	d
CAN_F0R1_FB4	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F0R1_FB4 /;"	d
CAN_F0R1_FB5	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F0R1_FB5 /;"	d
CAN_F0R1_FB6	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F0R1_FB6 /;"	d
CAN_F0R1_FB7	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F0R1_FB7 /;"	d
CAN_F0R1_FB8	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F0R1_FB8 /;"	d
CAN_F0R1_FB9	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F0R1_FB9 /;"	d
CAN_F0R2_FB0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F0R2_FB0 /;"	d
CAN_F0R2_FB1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F0R2_FB1 /;"	d
CAN_F0R2_FB10	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F0R2_FB10 /;"	d
CAN_F0R2_FB11	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F0R2_FB11 /;"	d
CAN_F0R2_FB12	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F0R2_FB12 /;"	d
CAN_F0R2_FB13	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F0R2_FB13 /;"	d
CAN_F0R2_FB14	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F0R2_FB14 /;"	d
CAN_F0R2_FB15	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F0R2_FB15 /;"	d
CAN_F0R2_FB16	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F0R2_FB16 /;"	d
CAN_F0R2_FB17	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F0R2_FB17 /;"	d
CAN_F0R2_FB18	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F0R2_FB18 /;"	d
CAN_F0R2_FB19	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F0R2_FB19 /;"	d
CAN_F0R2_FB2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F0R2_FB2 /;"	d
CAN_F0R2_FB20	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F0R2_FB20 /;"	d
CAN_F0R2_FB21	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F0R2_FB21 /;"	d
CAN_F0R2_FB22	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F0R2_FB22 /;"	d
CAN_F0R2_FB23	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F0R2_FB23 /;"	d
CAN_F0R2_FB24	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F0R2_FB24 /;"	d
CAN_F0R2_FB25	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F0R2_FB25 /;"	d
CAN_F0R2_FB26	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F0R2_FB26 /;"	d
CAN_F0R2_FB27	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F0R2_FB27 /;"	d
CAN_F0R2_FB28	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F0R2_FB28 /;"	d
CAN_F0R2_FB29	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F0R2_FB29 /;"	d
CAN_F0R2_FB3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F0R2_FB3 /;"	d
CAN_F0R2_FB30	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F0R2_FB30 /;"	d
CAN_F0R2_FB31	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F0R2_FB31 /;"	d
CAN_F0R2_FB4	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F0R2_FB4 /;"	d
CAN_F0R2_FB5	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F0R2_FB5 /;"	d
CAN_F0R2_FB6	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F0R2_FB6 /;"	d
CAN_F0R2_FB7	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F0R2_FB7 /;"	d
CAN_F0R2_FB8	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F0R2_FB8 /;"	d
CAN_F0R2_FB9	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F0R2_FB9 /;"	d
CAN_F10R1_FB0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F10R1_FB0 /;"	d
CAN_F10R1_FB1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F10R1_FB1 /;"	d
CAN_F10R1_FB10	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F10R1_FB10 /;"	d
CAN_F10R1_FB11	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F10R1_FB11 /;"	d
CAN_F10R1_FB12	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F10R1_FB12 /;"	d
CAN_F10R1_FB13	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F10R1_FB13 /;"	d
CAN_F10R1_FB14	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F10R1_FB14 /;"	d
CAN_F10R1_FB15	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F10R1_FB15 /;"	d
CAN_F10R1_FB16	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F10R1_FB16 /;"	d
CAN_F10R1_FB17	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F10R1_FB17 /;"	d
CAN_F10R1_FB18	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F10R1_FB18 /;"	d
CAN_F10R1_FB19	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F10R1_FB19 /;"	d
CAN_F10R1_FB2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F10R1_FB2 /;"	d
CAN_F10R1_FB20	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F10R1_FB20 /;"	d
CAN_F10R1_FB21	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F10R1_FB21 /;"	d
CAN_F10R1_FB22	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F10R1_FB22 /;"	d
CAN_F10R1_FB23	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F10R1_FB23 /;"	d
CAN_F10R1_FB24	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F10R1_FB24 /;"	d
CAN_F10R1_FB25	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F10R1_FB25 /;"	d
CAN_F10R1_FB26	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F10R1_FB26 /;"	d
CAN_F10R1_FB27	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F10R1_FB27 /;"	d
CAN_F10R1_FB28	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F10R1_FB28 /;"	d
CAN_F10R1_FB29	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F10R1_FB29 /;"	d
CAN_F10R1_FB3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F10R1_FB3 /;"	d
CAN_F10R1_FB30	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F10R1_FB30 /;"	d
CAN_F10R1_FB31	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F10R1_FB31 /;"	d
CAN_F10R1_FB4	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F10R1_FB4 /;"	d
CAN_F10R1_FB5	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F10R1_FB5 /;"	d
CAN_F10R1_FB6	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F10R1_FB6 /;"	d
CAN_F10R1_FB7	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F10R1_FB7 /;"	d
CAN_F10R1_FB8	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F10R1_FB8 /;"	d
CAN_F10R1_FB9	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F10R1_FB9 /;"	d
CAN_F10R2_FB0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F10R2_FB0 /;"	d
CAN_F10R2_FB1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F10R2_FB1 /;"	d
CAN_F10R2_FB10	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F10R2_FB10 /;"	d
CAN_F10R2_FB11	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F10R2_FB11 /;"	d
CAN_F10R2_FB12	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F10R2_FB12 /;"	d
CAN_F10R2_FB13	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F10R2_FB13 /;"	d
CAN_F10R2_FB14	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F10R2_FB14 /;"	d
CAN_F10R2_FB15	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F10R2_FB15 /;"	d
CAN_F10R2_FB16	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F10R2_FB16 /;"	d
CAN_F10R2_FB17	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F10R2_FB17 /;"	d
CAN_F10R2_FB18	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F10R2_FB18 /;"	d
CAN_F10R2_FB19	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F10R2_FB19 /;"	d
CAN_F10R2_FB2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F10R2_FB2 /;"	d
CAN_F10R2_FB20	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F10R2_FB20 /;"	d
CAN_F10R2_FB21	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F10R2_FB21 /;"	d
CAN_F10R2_FB22	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F10R2_FB22 /;"	d
CAN_F10R2_FB23	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F10R2_FB23 /;"	d
CAN_F10R2_FB24	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F10R2_FB24 /;"	d
CAN_F10R2_FB25	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F10R2_FB25 /;"	d
CAN_F10R2_FB26	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F10R2_FB26 /;"	d
CAN_F10R2_FB27	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F10R2_FB27 /;"	d
CAN_F10R2_FB28	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F10R2_FB28 /;"	d
CAN_F10R2_FB29	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F10R2_FB29 /;"	d
CAN_F10R2_FB3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F10R2_FB3 /;"	d
CAN_F10R2_FB30	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F10R2_FB30 /;"	d
CAN_F10R2_FB31	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F10R2_FB31 /;"	d
CAN_F10R2_FB4	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F10R2_FB4 /;"	d
CAN_F10R2_FB5	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F10R2_FB5 /;"	d
CAN_F10R2_FB6	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F10R2_FB6 /;"	d
CAN_F10R2_FB7	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F10R2_FB7 /;"	d
CAN_F10R2_FB8	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F10R2_FB8 /;"	d
CAN_F10R2_FB9	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F10R2_FB9 /;"	d
CAN_F11R1_FB0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F11R1_FB0 /;"	d
CAN_F11R1_FB1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F11R1_FB1 /;"	d
CAN_F11R1_FB10	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F11R1_FB10 /;"	d
CAN_F11R1_FB11	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F11R1_FB11 /;"	d
CAN_F11R1_FB12	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F11R1_FB12 /;"	d
CAN_F11R1_FB13	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F11R1_FB13 /;"	d
CAN_F11R1_FB14	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F11R1_FB14 /;"	d
CAN_F11R1_FB15	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F11R1_FB15 /;"	d
CAN_F11R1_FB16	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F11R1_FB16 /;"	d
CAN_F11R1_FB17	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F11R1_FB17 /;"	d
CAN_F11R1_FB18	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F11R1_FB18 /;"	d
CAN_F11R1_FB19	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F11R1_FB19 /;"	d
CAN_F11R1_FB2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F11R1_FB2 /;"	d
CAN_F11R1_FB20	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F11R1_FB20 /;"	d
CAN_F11R1_FB21	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F11R1_FB21 /;"	d
CAN_F11R1_FB22	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F11R1_FB22 /;"	d
CAN_F11R1_FB23	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F11R1_FB23 /;"	d
CAN_F11R1_FB24	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F11R1_FB24 /;"	d
CAN_F11R1_FB25	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F11R1_FB25 /;"	d
CAN_F11R1_FB26	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F11R1_FB26 /;"	d
CAN_F11R1_FB27	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F11R1_FB27 /;"	d
CAN_F11R1_FB28	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F11R1_FB28 /;"	d
CAN_F11R1_FB29	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F11R1_FB29 /;"	d
CAN_F11R1_FB3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F11R1_FB3 /;"	d
CAN_F11R1_FB30	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F11R1_FB30 /;"	d
CAN_F11R1_FB31	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F11R1_FB31 /;"	d
CAN_F11R1_FB4	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F11R1_FB4 /;"	d
CAN_F11R1_FB5	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F11R1_FB5 /;"	d
CAN_F11R1_FB6	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F11R1_FB6 /;"	d
CAN_F11R1_FB7	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F11R1_FB7 /;"	d
CAN_F11R1_FB8	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F11R1_FB8 /;"	d
CAN_F11R1_FB9	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F11R1_FB9 /;"	d
CAN_F11R2_FB0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F11R2_FB0 /;"	d
CAN_F11R2_FB1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F11R2_FB1 /;"	d
CAN_F11R2_FB10	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F11R2_FB10 /;"	d
CAN_F11R2_FB11	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F11R2_FB11 /;"	d
CAN_F11R2_FB12	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F11R2_FB12 /;"	d
CAN_F11R2_FB13	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F11R2_FB13 /;"	d
CAN_F11R2_FB14	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F11R2_FB14 /;"	d
CAN_F11R2_FB15	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F11R2_FB15 /;"	d
CAN_F11R2_FB16	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F11R2_FB16 /;"	d
CAN_F11R2_FB17	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F11R2_FB17 /;"	d
CAN_F11R2_FB18	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F11R2_FB18 /;"	d
CAN_F11R2_FB19	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F11R2_FB19 /;"	d
CAN_F11R2_FB2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F11R2_FB2 /;"	d
CAN_F11R2_FB20	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F11R2_FB20 /;"	d
CAN_F11R2_FB21	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F11R2_FB21 /;"	d
CAN_F11R2_FB22	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F11R2_FB22 /;"	d
CAN_F11R2_FB23	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F11R2_FB23 /;"	d
CAN_F11R2_FB24	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F11R2_FB24 /;"	d
CAN_F11R2_FB25	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F11R2_FB25 /;"	d
CAN_F11R2_FB26	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F11R2_FB26 /;"	d
CAN_F11R2_FB27	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F11R2_FB27 /;"	d
CAN_F11R2_FB28	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F11R2_FB28 /;"	d
CAN_F11R2_FB29	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F11R2_FB29 /;"	d
CAN_F11R2_FB3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F11R2_FB3 /;"	d
CAN_F11R2_FB30	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F11R2_FB30 /;"	d
CAN_F11R2_FB31	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F11R2_FB31 /;"	d
CAN_F11R2_FB4	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F11R2_FB4 /;"	d
CAN_F11R2_FB5	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F11R2_FB5 /;"	d
CAN_F11R2_FB6	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F11R2_FB6 /;"	d
CAN_F11R2_FB7	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F11R2_FB7 /;"	d
CAN_F11R2_FB8	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F11R2_FB8 /;"	d
CAN_F11R2_FB9	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F11R2_FB9 /;"	d
CAN_F12R1_FB0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F12R1_FB0 /;"	d
CAN_F12R1_FB1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F12R1_FB1 /;"	d
CAN_F12R1_FB10	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F12R1_FB10 /;"	d
CAN_F12R1_FB11	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F12R1_FB11 /;"	d
CAN_F12R1_FB12	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F12R1_FB12 /;"	d
CAN_F12R1_FB13	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F12R1_FB13 /;"	d
CAN_F12R1_FB14	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F12R1_FB14 /;"	d
CAN_F12R1_FB15	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F12R1_FB15 /;"	d
CAN_F12R1_FB16	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F12R1_FB16 /;"	d
CAN_F12R1_FB17	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F12R1_FB17 /;"	d
CAN_F12R1_FB18	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F12R1_FB18 /;"	d
CAN_F12R1_FB19	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F12R1_FB19 /;"	d
CAN_F12R1_FB2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F12R1_FB2 /;"	d
CAN_F12R1_FB20	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F12R1_FB20 /;"	d
CAN_F12R1_FB21	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F12R1_FB21 /;"	d
CAN_F12R1_FB22	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F12R1_FB22 /;"	d
CAN_F12R1_FB23	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F12R1_FB23 /;"	d
CAN_F12R1_FB24	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F12R1_FB24 /;"	d
CAN_F12R1_FB25	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F12R1_FB25 /;"	d
CAN_F12R1_FB26	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F12R1_FB26 /;"	d
CAN_F12R1_FB27	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F12R1_FB27 /;"	d
CAN_F12R1_FB28	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F12R1_FB28 /;"	d
CAN_F12R1_FB29	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F12R1_FB29 /;"	d
CAN_F12R1_FB3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F12R1_FB3 /;"	d
CAN_F12R1_FB30	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F12R1_FB30 /;"	d
CAN_F12R1_FB31	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F12R1_FB31 /;"	d
CAN_F12R1_FB4	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F12R1_FB4 /;"	d
CAN_F12R1_FB5	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F12R1_FB5 /;"	d
CAN_F12R1_FB6	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F12R1_FB6 /;"	d
CAN_F12R1_FB7	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F12R1_FB7 /;"	d
CAN_F12R1_FB8	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F12R1_FB8 /;"	d
CAN_F12R1_FB9	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F12R1_FB9 /;"	d
CAN_F12R2_FB0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F12R2_FB0 /;"	d
CAN_F12R2_FB1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F12R2_FB1 /;"	d
CAN_F12R2_FB10	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F12R2_FB10 /;"	d
CAN_F12R2_FB11	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F12R2_FB11 /;"	d
CAN_F12R2_FB12	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F12R2_FB12 /;"	d
CAN_F12R2_FB13	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F12R2_FB13 /;"	d
CAN_F12R2_FB14	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F12R2_FB14 /;"	d
CAN_F12R2_FB15	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F12R2_FB15 /;"	d
CAN_F12R2_FB16	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F12R2_FB16 /;"	d
CAN_F12R2_FB17	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F12R2_FB17 /;"	d
CAN_F12R2_FB18	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F12R2_FB18 /;"	d
CAN_F12R2_FB19	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F12R2_FB19 /;"	d
CAN_F12R2_FB2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F12R2_FB2 /;"	d
CAN_F12R2_FB20	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F12R2_FB20 /;"	d
CAN_F12R2_FB21	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F12R2_FB21 /;"	d
CAN_F12R2_FB22	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F12R2_FB22 /;"	d
CAN_F12R2_FB23	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F12R2_FB23 /;"	d
CAN_F12R2_FB24	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F12R2_FB24 /;"	d
CAN_F12R2_FB25	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F12R2_FB25 /;"	d
CAN_F12R2_FB26	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F12R2_FB26 /;"	d
CAN_F12R2_FB27	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F12R2_FB27 /;"	d
CAN_F12R2_FB28	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F12R2_FB28 /;"	d
CAN_F12R2_FB29	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F12R2_FB29 /;"	d
CAN_F12R2_FB3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F12R2_FB3 /;"	d
CAN_F12R2_FB30	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F12R2_FB30 /;"	d
CAN_F12R2_FB31	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F12R2_FB31 /;"	d
CAN_F12R2_FB4	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F12R2_FB4 /;"	d
CAN_F12R2_FB5	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F12R2_FB5 /;"	d
CAN_F12R2_FB6	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F12R2_FB6 /;"	d
CAN_F12R2_FB7	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F12R2_FB7 /;"	d
CAN_F12R2_FB8	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F12R2_FB8 /;"	d
CAN_F12R2_FB9	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F12R2_FB9 /;"	d
CAN_F13R1_FB0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F13R1_FB0 /;"	d
CAN_F13R1_FB1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F13R1_FB1 /;"	d
CAN_F13R1_FB10	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F13R1_FB10 /;"	d
CAN_F13R1_FB11	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F13R1_FB11 /;"	d
CAN_F13R1_FB12	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F13R1_FB12 /;"	d
CAN_F13R1_FB13	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F13R1_FB13 /;"	d
CAN_F13R1_FB14	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F13R1_FB14 /;"	d
CAN_F13R1_FB15	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F13R1_FB15 /;"	d
CAN_F13R1_FB16	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F13R1_FB16 /;"	d
CAN_F13R1_FB17	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F13R1_FB17 /;"	d
CAN_F13R1_FB18	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F13R1_FB18 /;"	d
CAN_F13R1_FB19	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F13R1_FB19 /;"	d
CAN_F13R1_FB2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F13R1_FB2 /;"	d
CAN_F13R1_FB20	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F13R1_FB20 /;"	d
CAN_F13R1_FB21	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F13R1_FB21 /;"	d
CAN_F13R1_FB22	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F13R1_FB22 /;"	d
CAN_F13R1_FB23	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F13R1_FB23 /;"	d
CAN_F13R1_FB24	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F13R1_FB24 /;"	d
CAN_F13R1_FB25	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F13R1_FB25 /;"	d
CAN_F13R1_FB26	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F13R1_FB26 /;"	d
CAN_F13R1_FB27	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F13R1_FB27 /;"	d
CAN_F13R1_FB28	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F13R1_FB28 /;"	d
CAN_F13R1_FB29	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F13R1_FB29 /;"	d
CAN_F13R1_FB3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F13R1_FB3 /;"	d
CAN_F13R1_FB30	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F13R1_FB30 /;"	d
CAN_F13R1_FB31	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F13R1_FB31 /;"	d
CAN_F13R1_FB4	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F13R1_FB4 /;"	d
CAN_F13R1_FB5	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F13R1_FB5 /;"	d
CAN_F13R1_FB6	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F13R1_FB6 /;"	d
CAN_F13R1_FB7	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F13R1_FB7 /;"	d
CAN_F13R1_FB8	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F13R1_FB8 /;"	d
CAN_F13R1_FB9	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F13R1_FB9 /;"	d
CAN_F13R2_FB0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F13R2_FB0 /;"	d
CAN_F13R2_FB1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F13R2_FB1 /;"	d
CAN_F13R2_FB10	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F13R2_FB10 /;"	d
CAN_F13R2_FB11	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F13R2_FB11 /;"	d
CAN_F13R2_FB12	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F13R2_FB12 /;"	d
CAN_F13R2_FB13	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F13R2_FB13 /;"	d
CAN_F13R2_FB14	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F13R2_FB14 /;"	d
CAN_F13R2_FB15	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F13R2_FB15 /;"	d
CAN_F13R2_FB16	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F13R2_FB16 /;"	d
CAN_F13R2_FB17	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F13R2_FB17 /;"	d
CAN_F13R2_FB18	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F13R2_FB18 /;"	d
CAN_F13R2_FB19	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F13R2_FB19 /;"	d
CAN_F13R2_FB2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F13R2_FB2 /;"	d
CAN_F13R2_FB20	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F13R2_FB20 /;"	d
CAN_F13R2_FB21	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F13R2_FB21 /;"	d
CAN_F13R2_FB22	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F13R2_FB22 /;"	d
CAN_F13R2_FB23	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F13R2_FB23 /;"	d
CAN_F13R2_FB24	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F13R2_FB24 /;"	d
CAN_F13R2_FB25	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F13R2_FB25 /;"	d
CAN_F13R2_FB26	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F13R2_FB26 /;"	d
CAN_F13R2_FB27	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F13R2_FB27 /;"	d
CAN_F13R2_FB28	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F13R2_FB28 /;"	d
CAN_F13R2_FB29	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F13R2_FB29 /;"	d
CAN_F13R2_FB3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F13R2_FB3 /;"	d
CAN_F13R2_FB30	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F13R2_FB30 /;"	d
CAN_F13R2_FB31	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F13R2_FB31 /;"	d
CAN_F13R2_FB4	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F13R2_FB4 /;"	d
CAN_F13R2_FB5	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F13R2_FB5 /;"	d
CAN_F13R2_FB6	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F13R2_FB6 /;"	d
CAN_F13R2_FB7	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F13R2_FB7 /;"	d
CAN_F13R2_FB8	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F13R2_FB8 /;"	d
CAN_F13R2_FB9	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F13R2_FB9 /;"	d
CAN_F1R1_FB0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F1R1_FB0 /;"	d
CAN_F1R1_FB1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F1R1_FB1 /;"	d
CAN_F1R1_FB10	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F1R1_FB10 /;"	d
CAN_F1R1_FB11	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F1R1_FB11 /;"	d
CAN_F1R1_FB12	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F1R1_FB12 /;"	d
CAN_F1R1_FB13	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F1R1_FB13 /;"	d
CAN_F1R1_FB14	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F1R1_FB14 /;"	d
CAN_F1R1_FB15	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F1R1_FB15 /;"	d
CAN_F1R1_FB16	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F1R1_FB16 /;"	d
CAN_F1R1_FB17	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F1R1_FB17 /;"	d
CAN_F1R1_FB18	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F1R1_FB18 /;"	d
CAN_F1R1_FB19	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F1R1_FB19 /;"	d
CAN_F1R1_FB2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F1R1_FB2 /;"	d
CAN_F1R1_FB20	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F1R1_FB20 /;"	d
CAN_F1R1_FB21	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F1R1_FB21 /;"	d
CAN_F1R1_FB22	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F1R1_FB22 /;"	d
CAN_F1R1_FB23	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F1R1_FB23 /;"	d
CAN_F1R1_FB24	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F1R1_FB24 /;"	d
CAN_F1R1_FB25	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F1R1_FB25 /;"	d
CAN_F1R1_FB26	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F1R1_FB26 /;"	d
CAN_F1R1_FB27	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F1R1_FB27 /;"	d
CAN_F1R1_FB28	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F1R1_FB28 /;"	d
CAN_F1R1_FB29	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F1R1_FB29 /;"	d
CAN_F1R1_FB3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F1R1_FB3 /;"	d
CAN_F1R1_FB30	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F1R1_FB30 /;"	d
CAN_F1R1_FB31	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F1R1_FB31 /;"	d
CAN_F1R1_FB4	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F1R1_FB4 /;"	d
CAN_F1R1_FB5	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F1R1_FB5 /;"	d
CAN_F1R1_FB6	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F1R1_FB6 /;"	d
CAN_F1R1_FB7	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F1R1_FB7 /;"	d
CAN_F1R1_FB8	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F1R1_FB8 /;"	d
CAN_F1R1_FB9	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F1R1_FB9 /;"	d
CAN_F1R2_FB0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F1R2_FB0 /;"	d
CAN_F1R2_FB1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F1R2_FB1 /;"	d
CAN_F1R2_FB10	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F1R2_FB10 /;"	d
CAN_F1R2_FB11	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F1R2_FB11 /;"	d
CAN_F1R2_FB12	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F1R2_FB12 /;"	d
CAN_F1R2_FB13	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F1R2_FB13 /;"	d
CAN_F1R2_FB14	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F1R2_FB14 /;"	d
CAN_F1R2_FB15	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F1R2_FB15 /;"	d
CAN_F1R2_FB16	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F1R2_FB16 /;"	d
CAN_F1R2_FB17	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F1R2_FB17 /;"	d
CAN_F1R2_FB18	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F1R2_FB18 /;"	d
CAN_F1R2_FB19	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F1R2_FB19 /;"	d
CAN_F1R2_FB2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F1R2_FB2 /;"	d
CAN_F1R2_FB20	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F1R2_FB20 /;"	d
CAN_F1R2_FB21	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F1R2_FB21 /;"	d
CAN_F1R2_FB22	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F1R2_FB22 /;"	d
CAN_F1R2_FB23	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F1R2_FB23 /;"	d
CAN_F1R2_FB24	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F1R2_FB24 /;"	d
CAN_F1R2_FB25	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F1R2_FB25 /;"	d
CAN_F1R2_FB26	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F1R2_FB26 /;"	d
CAN_F1R2_FB27	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F1R2_FB27 /;"	d
CAN_F1R2_FB28	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F1R2_FB28 /;"	d
CAN_F1R2_FB29	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F1R2_FB29 /;"	d
CAN_F1R2_FB3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F1R2_FB3 /;"	d
CAN_F1R2_FB30	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F1R2_FB30 /;"	d
CAN_F1R2_FB31	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F1R2_FB31 /;"	d
CAN_F1R2_FB4	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F1R2_FB4 /;"	d
CAN_F1R2_FB5	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F1R2_FB5 /;"	d
CAN_F1R2_FB6	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F1R2_FB6 /;"	d
CAN_F1R2_FB7	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F1R2_FB7 /;"	d
CAN_F1R2_FB8	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F1R2_FB8 /;"	d
CAN_F1R2_FB9	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F1R2_FB9 /;"	d
CAN_F2R1_FB0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F2R1_FB0 /;"	d
CAN_F2R1_FB1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F2R1_FB1 /;"	d
CAN_F2R1_FB10	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F2R1_FB10 /;"	d
CAN_F2R1_FB11	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F2R1_FB11 /;"	d
CAN_F2R1_FB12	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F2R1_FB12 /;"	d
CAN_F2R1_FB13	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F2R1_FB13 /;"	d
CAN_F2R1_FB14	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F2R1_FB14 /;"	d
CAN_F2R1_FB15	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F2R1_FB15 /;"	d
CAN_F2R1_FB16	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F2R1_FB16 /;"	d
CAN_F2R1_FB17	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F2R1_FB17 /;"	d
CAN_F2R1_FB18	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F2R1_FB18 /;"	d
CAN_F2R1_FB19	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F2R1_FB19 /;"	d
CAN_F2R1_FB2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F2R1_FB2 /;"	d
CAN_F2R1_FB20	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F2R1_FB20 /;"	d
CAN_F2R1_FB21	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F2R1_FB21 /;"	d
CAN_F2R1_FB22	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F2R1_FB22 /;"	d
CAN_F2R1_FB23	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F2R1_FB23 /;"	d
CAN_F2R1_FB24	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F2R1_FB24 /;"	d
CAN_F2R1_FB25	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F2R1_FB25 /;"	d
CAN_F2R1_FB26	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F2R1_FB26 /;"	d
CAN_F2R1_FB27	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F2R1_FB27 /;"	d
CAN_F2R1_FB28	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F2R1_FB28 /;"	d
CAN_F2R1_FB29	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F2R1_FB29 /;"	d
CAN_F2R1_FB3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F2R1_FB3 /;"	d
CAN_F2R1_FB30	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F2R1_FB30 /;"	d
CAN_F2R1_FB31	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F2R1_FB31 /;"	d
CAN_F2R1_FB4	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F2R1_FB4 /;"	d
CAN_F2R1_FB5	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F2R1_FB5 /;"	d
CAN_F2R1_FB6	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F2R1_FB6 /;"	d
CAN_F2R1_FB7	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F2R1_FB7 /;"	d
CAN_F2R1_FB8	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F2R1_FB8 /;"	d
CAN_F2R1_FB9	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F2R1_FB9 /;"	d
CAN_F2R2_FB0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F2R2_FB0 /;"	d
CAN_F2R2_FB1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F2R2_FB1 /;"	d
CAN_F2R2_FB10	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F2R2_FB10 /;"	d
CAN_F2R2_FB11	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F2R2_FB11 /;"	d
CAN_F2R2_FB12	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F2R2_FB12 /;"	d
CAN_F2R2_FB13	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F2R2_FB13 /;"	d
CAN_F2R2_FB14	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F2R2_FB14 /;"	d
CAN_F2R2_FB15	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F2R2_FB15 /;"	d
CAN_F2R2_FB16	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F2R2_FB16 /;"	d
CAN_F2R2_FB17	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F2R2_FB17 /;"	d
CAN_F2R2_FB18	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F2R2_FB18 /;"	d
CAN_F2R2_FB19	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F2R2_FB19 /;"	d
CAN_F2R2_FB2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F2R2_FB2 /;"	d
CAN_F2R2_FB20	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F2R2_FB20 /;"	d
CAN_F2R2_FB21	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F2R2_FB21 /;"	d
CAN_F2R2_FB22	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F2R2_FB22 /;"	d
CAN_F2R2_FB23	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F2R2_FB23 /;"	d
CAN_F2R2_FB24	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F2R2_FB24 /;"	d
CAN_F2R2_FB25	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F2R2_FB25 /;"	d
CAN_F2R2_FB26	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F2R2_FB26 /;"	d
CAN_F2R2_FB27	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F2R2_FB27 /;"	d
CAN_F2R2_FB28	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F2R2_FB28 /;"	d
CAN_F2R2_FB29	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F2R2_FB29 /;"	d
CAN_F2R2_FB3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F2R2_FB3 /;"	d
CAN_F2R2_FB30	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F2R2_FB30 /;"	d
CAN_F2R2_FB31	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F2R2_FB31 /;"	d
CAN_F2R2_FB4	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F2R2_FB4 /;"	d
CAN_F2R2_FB5	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F2R2_FB5 /;"	d
CAN_F2R2_FB6	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F2R2_FB6 /;"	d
CAN_F2R2_FB7	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F2R2_FB7 /;"	d
CAN_F2R2_FB8	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F2R2_FB8 /;"	d
CAN_F2R2_FB9	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F2R2_FB9 /;"	d
CAN_F3R1_FB0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F3R1_FB0 /;"	d
CAN_F3R1_FB1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F3R1_FB1 /;"	d
CAN_F3R1_FB10	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F3R1_FB10 /;"	d
CAN_F3R1_FB11	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F3R1_FB11 /;"	d
CAN_F3R1_FB12	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F3R1_FB12 /;"	d
CAN_F3R1_FB13	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F3R1_FB13 /;"	d
CAN_F3R1_FB14	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F3R1_FB14 /;"	d
CAN_F3R1_FB15	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F3R1_FB15 /;"	d
CAN_F3R1_FB16	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F3R1_FB16 /;"	d
CAN_F3R1_FB17	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F3R1_FB17 /;"	d
CAN_F3R1_FB18	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F3R1_FB18 /;"	d
CAN_F3R1_FB19	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F3R1_FB19 /;"	d
CAN_F3R1_FB2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F3R1_FB2 /;"	d
CAN_F3R1_FB20	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F3R1_FB20 /;"	d
CAN_F3R1_FB21	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F3R1_FB21 /;"	d
CAN_F3R1_FB22	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F3R1_FB22 /;"	d
CAN_F3R1_FB23	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F3R1_FB23 /;"	d
CAN_F3R1_FB24	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F3R1_FB24 /;"	d
CAN_F3R1_FB25	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F3R1_FB25 /;"	d
CAN_F3R1_FB26	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F3R1_FB26 /;"	d
CAN_F3R1_FB27	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F3R1_FB27 /;"	d
CAN_F3R1_FB28	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F3R1_FB28 /;"	d
CAN_F3R1_FB29	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F3R1_FB29 /;"	d
CAN_F3R1_FB3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F3R1_FB3 /;"	d
CAN_F3R1_FB30	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F3R1_FB30 /;"	d
CAN_F3R1_FB31	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F3R1_FB31 /;"	d
CAN_F3R1_FB4	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F3R1_FB4 /;"	d
CAN_F3R1_FB5	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F3R1_FB5 /;"	d
CAN_F3R1_FB6	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F3R1_FB6 /;"	d
CAN_F3R1_FB7	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F3R1_FB7 /;"	d
CAN_F3R1_FB8	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F3R1_FB8 /;"	d
CAN_F3R1_FB9	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F3R1_FB9 /;"	d
CAN_F3R2_FB0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F3R2_FB0 /;"	d
CAN_F3R2_FB1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F3R2_FB1 /;"	d
CAN_F3R2_FB10	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F3R2_FB10 /;"	d
CAN_F3R2_FB11	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F3R2_FB11 /;"	d
CAN_F3R2_FB12	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F3R2_FB12 /;"	d
CAN_F3R2_FB13	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F3R2_FB13 /;"	d
CAN_F3R2_FB14	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F3R2_FB14 /;"	d
CAN_F3R2_FB15	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F3R2_FB15 /;"	d
CAN_F3R2_FB16	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F3R2_FB16 /;"	d
CAN_F3R2_FB17	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F3R2_FB17 /;"	d
CAN_F3R2_FB18	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F3R2_FB18 /;"	d
CAN_F3R2_FB19	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F3R2_FB19 /;"	d
CAN_F3R2_FB2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F3R2_FB2 /;"	d
CAN_F3R2_FB20	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F3R2_FB20 /;"	d
CAN_F3R2_FB21	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F3R2_FB21 /;"	d
CAN_F3R2_FB22	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F3R2_FB22 /;"	d
CAN_F3R2_FB23	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F3R2_FB23 /;"	d
CAN_F3R2_FB24	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F3R2_FB24 /;"	d
CAN_F3R2_FB25	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F3R2_FB25 /;"	d
CAN_F3R2_FB26	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F3R2_FB26 /;"	d
CAN_F3R2_FB27	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F3R2_FB27 /;"	d
CAN_F3R2_FB28	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F3R2_FB28 /;"	d
CAN_F3R2_FB29	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F3R2_FB29 /;"	d
CAN_F3R2_FB3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F3R2_FB3 /;"	d
CAN_F3R2_FB30	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F3R2_FB30 /;"	d
CAN_F3R2_FB31	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F3R2_FB31 /;"	d
CAN_F3R2_FB4	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F3R2_FB4 /;"	d
CAN_F3R2_FB5	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F3R2_FB5 /;"	d
CAN_F3R2_FB6	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F3R2_FB6 /;"	d
CAN_F3R2_FB7	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F3R2_FB7 /;"	d
CAN_F3R2_FB8	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F3R2_FB8 /;"	d
CAN_F3R2_FB9	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F3R2_FB9 /;"	d
CAN_F4R1_FB0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F4R1_FB0 /;"	d
CAN_F4R1_FB1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F4R1_FB1 /;"	d
CAN_F4R1_FB10	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F4R1_FB10 /;"	d
CAN_F4R1_FB11	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F4R1_FB11 /;"	d
CAN_F4R1_FB12	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F4R1_FB12 /;"	d
CAN_F4R1_FB13	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F4R1_FB13 /;"	d
CAN_F4R1_FB14	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F4R1_FB14 /;"	d
CAN_F4R1_FB15	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F4R1_FB15 /;"	d
CAN_F4R1_FB16	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F4R1_FB16 /;"	d
CAN_F4R1_FB17	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F4R1_FB17 /;"	d
CAN_F4R1_FB18	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F4R1_FB18 /;"	d
CAN_F4R1_FB19	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F4R1_FB19 /;"	d
CAN_F4R1_FB2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F4R1_FB2 /;"	d
CAN_F4R1_FB20	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F4R1_FB20 /;"	d
CAN_F4R1_FB21	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F4R1_FB21 /;"	d
CAN_F4R1_FB22	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F4R1_FB22 /;"	d
CAN_F4R1_FB23	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F4R1_FB23 /;"	d
CAN_F4R1_FB24	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F4R1_FB24 /;"	d
CAN_F4R1_FB25	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F4R1_FB25 /;"	d
CAN_F4R1_FB26	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F4R1_FB26 /;"	d
CAN_F4R1_FB27	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F4R1_FB27 /;"	d
CAN_F4R1_FB28	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F4R1_FB28 /;"	d
CAN_F4R1_FB29	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F4R1_FB29 /;"	d
CAN_F4R1_FB3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F4R1_FB3 /;"	d
CAN_F4R1_FB30	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F4R1_FB30 /;"	d
CAN_F4R1_FB31	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F4R1_FB31 /;"	d
CAN_F4R1_FB4	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F4R1_FB4 /;"	d
CAN_F4R1_FB5	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F4R1_FB5 /;"	d
CAN_F4R1_FB6	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F4R1_FB6 /;"	d
CAN_F4R1_FB7	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F4R1_FB7 /;"	d
CAN_F4R1_FB8	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F4R1_FB8 /;"	d
CAN_F4R1_FB9	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F4R1_FB9 /;"	d
CAN_F4R2_FB0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F4R2_FB0 /;"	d
CAN_F4R2_FB1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F4R2_FB1 /;"	d
CAN_F4R2_FB10	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F4R2_FB10 /;"	d
CAN_F4R2_FB11	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F4R2_FB11 /;"	d
CAN_F4R2_FB12	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F4R2_FB12 /;"	d
CAN_F4R2_FB13	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F4R2_FB13 /;"	d
CAN_F4R2_FB14	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F4R2_FB14 /;"	d
CAN_F4R2_FB15	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F4R2_FB15 /;"	d
CAN_F4R2_FB16	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F4R2_FB16 /;"	d
CAN_F4R2_FB17	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F4R2_FB17 /;"	d
CAN_F4R2_FB18	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F4R2_FB18 /;"	d
CAN_F4R2_FB19	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F4R2_FB19 /;"	d
CAN_F4R2_FB2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F4R2_FB2 /;"	d
CAN_F4R2_FB20	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F4R2_FB20 /;"	d
CAN_F4R2_FB21	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F4R2_FB21 /;"	d
CAN_F4R2_FB22	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F4R2_FB22 /;"	d
CAN_F4R2_FB23	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F4R2_FB23 /;"	d
CAN_F4R2_FB24	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F4R2_FB24 /;"	d
CAN_F4R2_FB25	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F4R2_FB25 /;"	d
CAN_F4R2_FB26	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F4R2_FB26 /;"	d
CAN_F4R2_FB27	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F4R2_FB27 /;"	d
CAN_F4R2_FB28	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F4R2_FB28 /;"	d
CAN_F4R2_FB29	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F4R2_FB29 /;"	d
CAN_F4R2_FB3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F4R2_FB3 /;"	d
CAN_F4R2_FB30	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F4R2_FB30 /;"	d
CAN_F4R2_FB31	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F4R2_FB31 /;"	d
CAN_F4R2_FB4	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F4R2_FB4 /;"	d
CAN_F4R2_FB5	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F4R2_FB5 /;"	d
CAN_F4R2_FB6	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F4R2_FB6 /;"	d
CAN_F4R2_FB7	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F4R2_FB7 /;"	d
CAN_F4R2_FB8	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F4R2_FB8 /;"	d
CAN_F4R2_FB9	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F4R2_FB9 /;"	d
CAN_F5R1_FB0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F5R1_FB0 /;"	d
CAN_F5R1_FB1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F5R1_FB1 /;"	d
CAN_F5R1_FB10	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F5R1_FB10 /;"	d
CAN_F5R1_FB11	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F5R1_FB11 /;"	d
CAN_F5R1_FB12	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F5R1_FB12 /;"	d
CAN_F5R1_FB13	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F5R1_FB13 /;"	d
CAN_F5R1_FB14	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F5R1_FB14 /;"	d
CAN_F5R1_FB15	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F5R1_FB15 /;"	d
CAN_F5R1_FB16	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F5R1_FB16 /;"	d
CAN_F5R1_FB17	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F5R1_FB17 /;"	d
CAN_F5R1_FB18	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F5R1_FB18 /;"	d
CAN_F5R1_FB19	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F5R1_FB19 /;"	d
CAN_F5R1_FB2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F5R1_FB2 /;"	d
CAN_F5R1_FB20	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F5R1_FB20 /;"	d
CAN_F5R1_FB21	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F5R1_FB21 /;"	d
CAN_F5R1_FB22	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F5R1_FB22 /;"	d
CAN_F5R1_FB23	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F5R1_FB23 /;"	d
CAN_F5R1_FB24	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F5R1_FB24 /;"	d
CAN_F5R1_FB25	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F5R1_FB25 /;"	d
CAN_F5R1_FB26	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F5R1_FB26 /;"	d
CAN_F5R1_FB27	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F5R1_FB27 /;"	d
CAN_F5R1_FB28	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F5R1_FB28 /;"	d
CAN_F5R1_FB29	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F5R1_FB29 /;"	d
CAN_F5R1_FB3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F5R1_FB3 /;"	d
CAN_F5R1_FB30	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F5R1_FB30 /;"	d
CAN_F5R1_FB31	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F5R1_FB31 /;"	d
CAN_F5R1_FB4	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F5R1_FB4 /;"	d
CAN_F5R1_FB5	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F5R1_FB5 /;"	d
CAN_F5R1_FB6	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F5R1_FB6 /;"	d
CAN_F5R1_FB7	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F5R1_FB7 /;"	d
CAN_F5R1_FB8	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F5R1_FB8 /;"	d
CAN_F5R1_FB9	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F5R1_FB9 /;"	d
CAN_F5R2_FB0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F5R2_FB0 /;"	d
CAN_F5R2_FB1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F5R2_FB1 /;"	d
CAN_F5R2_FB10	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F5R2_FB10 /;"	d
CAN_F5R2_FB11	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F5R2_FB11 /;"	d
CAN_F5R2_FB12	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F5R2_FB12 /;"	d
CAN_F5R2_FB13	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F5R2_FB13 /;"	d
CAN_F5R2_FB14	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F5R2_FB14 /;"	d
CAN_F5R2_FB15	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F5R2_FB15 /;"	d
CAN_F5R2_FB16	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F5R2_FB16 /;"	d
CAN_F5R2_FB17	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F5R2_FB17 /;"	d
CAN_F5R2_FB18	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F5R2_FB18 /;"	d
CAN_F5R2_FB19	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F5R2_FB19 /;"	d
CAN_F5R2_FB2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F5R2_FB2 /;"	d
CAN_F5R2_FB20	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F5R2_FB20 /;"	d
CAN_F5R2_FB21	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F5R2_FB21 /;"	d
CAN_F5R2_FB22	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F5R2_FB22 /;"	d
CAN_F5R2_FB23	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F5R2_FB23 /;"	d
CAN_F5R2_FB24	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F5R2_FB24 /;"	d
CAN_F5R2_FB25	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F5R2_FB25 /;"	d
CAN_F5R2_FB26	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F5R2_FB26 /;"	d
CAN_F5R2_FB27	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F5R2_FB27 /;"	d
CAN_F5R2_FB28	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F5R2_FB28 /;"	d
CAN_F5R2_FB29	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F5R2_FB29 /;"	d
CAN_F5R2_FB3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F5R2_FB3 /;"	d
CAN_F5R2_FB30	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F5R2_FB30 /;"	d
CAN_F5R2_FB31	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F5R2_FB31 /;"	d
CAN_F5R2_FB4	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F5R2_FB4 /;"	d
CAN_F5R2_FB5	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F5R2_FB5 /;"	d
CAN_F5R2_FB6	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F5R2_FB6 /;"	d
CAN_F5R2_FB7	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F5R2_FB7 /;"	d
CAN_F5R2_FB8	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F5R2_FB8 /;"	d
CAN_F5R2_FB9	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F5R2_FB9 /;"	d
CAN_F6R1_FB0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F6R1_FB0 /;"	d
CAN_F6R1_FB1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F6R1_FB1 /;"	d
CAN_F6R1_FB10	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F6R1_FB10 /;"	d
CAN_F6R1_FB11	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F6R1_FB11 /;"	d
CAN_F6R1_FB12	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F6R1_FB12 /;"	d
CAN_F6R1_FB13	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F6R1_FB13 /;"	d
CAN_F6R1_FB14	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F6R1_FB14 /;"	d
CAN_F6R1_FB15	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F6R1_FB15 /;"	d
CAN_F6R1_FB16	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F6R1_FB16 /;"	d
CAN_F6R1_FB17	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F6R1_FB17 /;"	d
CAN_F6R1_FB18	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F6R1_FB18 /;"	d
CAN_F6R1_FB19	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F6R1_FB19 /;"	d
CAN_F6R1_FB2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F6R1_FB2 /;"	d
CAN_F6R1_FB20	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F6R1_FB20 /;"	d
CAN_F6R1_FB21	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F6R1_FB21 /;"	d
CAN_F6R1_FB22	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F6R1_FB22 /;"	d
CAN_F6R1_FB23	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F6R1_FB23 /;"	d
CAN_F6R1_FB24	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F6R1_FB24 /;"	d
CAN_F6R1_FB25	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F6R1_FB25 /;"	d
CAN_F6R1_FB26	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F6R1_FB26 /;"	d
CAN_F6R1_FB27	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F6R1_FB27 /;"	d
CAN_F6R1_FB28	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F6R1_FB28 /;"	d
CAN_F6R1_FB29	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F6R1_FB29 /;"	d
CAN_F6R1_FB3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F6R1_FB3 /;"	d
CAN_F6R1_FB30	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F6R1_FB30 /;"	d
CAN_F6R1_FB31	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F6R1_FB31 /;"	d
CAN_F6R1_FB4	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F6R1_FB4 /;"	d
CAN_F6R1_FB5	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F6R1_FB5 /;"	d
CAN_F6R1_FB6	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F6R1_FB6 /;"	d
CAN_F6R1_FB7	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F6R1_FB7 /;"	d
CAN_F6R1_FB8	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F6R1_FB8 /;"	d
CAN_F6R1_FB9	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F6R1_FB9 /;"	d
CAN_F6R2_FB0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F6R2_FB0 /;"	d
CAN_F6R2_FB1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F6R2_FB1 /;"	d
CAN_F6R2_FB10	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F6R2_FB10 /;"	d
CAN_F6R2_FB11	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F6R2_FB11 /;"	d
CAN_F6R2_FB12	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F6R2_FB12 /;"	d
CAN_F6R2_FB13	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F6R2_FB13 /;"	d
CAN_F6R2_FB14	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F6R2_FB14 /;"	d
CAN_F6R2_FB15	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F6R2_FB15 /;"	d
CAN_F6R2_FB16	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F6R2_FB16 /;"	d
CAN_F6R2_FB17	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F6R2_FB17 /;"	d
CAN_F6R2_FB18	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F6R2_FB18 /;"	d
CAN_F6R2_FB19	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F6R2_FB19 /;"	d
CAN_F6R2_FB2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F6R2_FB2 /;"	d
CAN_F6R2_FB20	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F6R2_FB20 /;"	d
CAN_F6R2_FB21	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F6R2_FB21 /;"	d
CAN_F6R2_FB22	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F6R2_FB22 /;"	d
CAN_F6R2_FB23	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F6R2_FB23 /;"	d
CAN_F6R2_FB24	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F6R2_FB24 /;"	d
CAN_F6R2_FB25	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F6R2_FB25 /;"	d
CAN_F6R2_FB26	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F6R2_FB26 /;"	d
CAN_F6R2_FB27	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F6R2_FB27 /;"	d
CAN_F6R2_FB28	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F6R2_FB28 /;"	d
CAN_F6R2_FB29	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F6R2_FB29 /;"	d
CAN_F6R2_FB3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F6R2_FB3 /;"	d
CAN_F6R2_FB30	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F6R2_FB30 /;"	d
CAN_F6R2_FB31	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F6R2_FB31 /;"	d
CAN_F6R2_FB4	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F6R2_FB4 /;"	d
CAN_F6R2_FB5	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F6R2_FB5 /;"	d
CAN_F6R2_FB6	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F6R2_FB6 /;"	d
CAN_F6R2_FB7	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F6R2_FB7 /;"	d
CAN_F6R2_FB8	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F6R2_FB8 /;"	d
CAN_F6R2_FB9	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F6R2_FB9 /;"	d
CAN_F7R1_FB0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F7R1_FB0 /;"	d
CAN_F7R1_FB1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F7R1_FB1 /;"	d
CAN_F7R1_FB10	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F7R1_FB10 /;"	d
CAN_F7R1_FB11	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F7R1_FB11 /;"	d
CAN_F7R1_FB12	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F7R1_FB12 /;"	d
CAN_F7R1_FB13	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F7R1_FB13 /;"	d
CAN_F7R1_FB14	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F7R1_FB14 /;"	d
CAN_F7R1_FB15	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F7R1_FB15 /;"	d
CAN_F7R1_FB16	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F7R1_FB16 /;"	d
CAN_F7R1_FB17	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F7R1_FB17 /;"	d
CAN_F7R1_FB18	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F7R1_FB18 /;"	d
CAN_F7R1_FB19	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F7R1_FB19 /;"	d
CAN_F7R1_FB2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F7R1_FB2 /;"	d
CAN_F7R1_FB20	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F7R1_FB20 /;"	d
CAN_F7R1_FB21	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F7R1_FB21 /;"	d
CAN_F7R1_FB22	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F7R1_FB22 /;"	d
CAN_F7R1_FB23	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F7R1_FB23 /;"	d
CAN_F7R1_FB24	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F7R1_FB24 /;"	d
CAN_F7R1_FB25	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F7R1_FB25 /;"	d
CAN_F7R1_FB26	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F7R1_FB26 /;"	d
CAN_F7R1_FB27	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F7R1_FB27 /;"	d
CAN_F7R1_FB28	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F7R1_FB28 /;"	d
CAN_F7R1_FB29	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F7R1_FB29 /;"	d
CAN_F7R1_FB3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F7R1_FB3 /;"	d
CAN_F7R1_FB30	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F7R1_FB30 /;"	d
CAN_F7R1_FB31	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F7R1_FB31 /;"	d
CAN_F7R1_FB4	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F7R1_FB4 /;"	d
CAN_F7R1_FB5	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F7R1_FB5 /;"	d
CAN_F7R1_FB6	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F7R1_FB6 /;"	d
CAN_F7R1_FB7	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F7R1_FB7 /;"	d
CAN_F7R1_FB8	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F7R1_FB8 /;"	d
CAN_F7R1_FB9	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F7R1_FB9 /;"	d
CAN_F7R2_FB0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F7R2_FB0 /;"	d
CAN_F7R2_FB1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F7R2_FB1 /;"	d
CAN_F7R2_FB10	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F7R2_FB10 /;"	d
CAN_F7R2_FB11	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F7R2_FB11 /;"	d
CAN_F7R2_FB12	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F7R2_FB12 /;"	d
CAN_F7R2_FB13	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F7R2_FB13 /;"	d
CAN_F7R2_FB14	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F7R2_FB14 /;"	d
CAN_F7R2_FB15	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F7R2_FB15 /;"	d
CAN_F7R2_FB16	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F7R2_FB16 /;"	d
CAN_F7R2_FB17	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F7R2_FB17 /;"	d
CAN_F7R2_FB18	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F7R2_FB18 /;"	d
CAN_F7R2_FB19	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F7R2_FB19 /;"	d
CAN_F7R2_FB2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F7R2_FB2 /;"	d
CAN_F7R2_FB20	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F7R2_FB20 /;"	d
CAN_F7R2_FB21	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F7R2_FB21 /;"	d
CAN_F7R2_FB22	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F7R2_FB22 /;"	d
CAN_F7R2_FB23	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F7R2_FB23 /;"	d
CAN_F7R2_FB24	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F7R2_FB24 /;"	d
CAN_F7R2_FB25	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F7R2_FB25 /;"	d
CAN_F7R2_FB26	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F7R2_FB26 /;"	d
CAN_F7R2_FB27	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F7R2_FB27 /;"	d
CAN_F7R2_FB28	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F7R2_FB28 /;"	d
CAN_F7R2_FB29	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F7R2_FB29 /;"	d
CAN_F7R2_FB3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F7R2_FB3 /;"	d
CAN_F7R2_FB30	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F7R2_FB30 /;"	d
CAN_F7R2_FB31	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F7R2_FB31 /;"	d
CAN_F7R2_FB4	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F7R2_FB4 /;"	d
CAN_F7R2_FB5	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F7R2_FB5 /;"	d
CAN_F7R2_FB6	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F7R2_FB6 /;"	d
CAN_F7R2_FB7	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F7R2_FB7 /;"	d
CAN_F7R2_FB8	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F7R2_FB8 /;"	d
CAN_F7R2_FB9	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F7R2_FB9 /;"	d
CAN_F8R1_FB0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F8R1_FB0 /;"	d
CAN_F8R1_FB1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F8R1_FB1 /;"	d
CAN_F8R1_FB10	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F8R1_FB10 /;"	d
CAN_F8R1_FB11	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F8R1_FB11 /;"	d
CAN_F8R1_FB12	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F8R1_FB12 /;"	d
CAN_F8R1_FB13	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F8R1_FB13 /;"	d
CAN_F8R1_FB14	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F8R1_FB14 /;"	d
CAN_F8R1_FB15	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F8R1_FB15 /;"	d
CAN_F8R1_FB16	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F8R1_FB16 /;"	d
CAN_F8R1_FB17	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F8R1_FB17 /;"	d
CAN_F8R1_FB18	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F8R1_FB18 /;"	d
CAN_F8R1_FB19	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F8R1_FB19 /;"	d
CAN_F8R1_FB2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F8R1_FB2 /;"	d
CAN_F8R1_FB20	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F8R1_FB20 /;"	d
CAN_F8R1_FB21	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F8R1_FB21 /;"	d
CAN_F8R1_FB22	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F8R1_FB22 /;"	d
CAN_F8R1_FB23	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F8R1_FB23 /;"	d
CAN_F8R1_FB24	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F8R1_FB24 /;"	d
CAN_F8R1_FB25	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F8R1_FB25 /;"	d
CAN_F8R1_FB26	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F8R1_FB26 /;"	d
CAN_F8R1_FB27	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F8R1_FB27 /;"	d
CAN_F8R1_FB28	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F8R1_FB28 /;"	d
CAN_F8R1_FB29	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F8R1_FB29 /;"	d
CAN_F8R1_FB3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F8R1_FB3 /;"	d
CAN_F8R1_FB30	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F8R1_FB30 /;"	d
CAN_F8R1_FB31	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F8R1_FB31 /;"	d
CAN_F8R1_FB4	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F8R1_FB4 /;"	d
CAN_F8R1_FB5	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F8R1_FB5 /;"	d
CAN_F8R1_FB6	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F8R1_FB6 /;"	d
CAN_F8R1_FB7	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F8R1_FB7 /;"	d
CAN_F8R1_FB8	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F8R1_FB8 /;"	d
CAN_F8R1_FB9	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F8R1_FB9 /;"	d
CAN_F8R2_FB0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F8R2_FB0 /;"	d
CAN_F8R2_FB1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F8R2_FB1 /;"	d
CAN_F8R2_FB10	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F8R2_FB10 /;"	d
CAN_F8R2_FB11	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F8R2_FB11 /;"	d
CAN_F8R2_FB12	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F8R2_FB12 /;"	d
CAN_F8R2_FB13	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F8R2_FB13 /;"	d
CAN_F8R2_FB14	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F8R2_FB14 /;"	d
CAN_F8R2_FB15	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F8R2_FB15 /;"	d
CAN_F8R2_FB16	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F8R2_FB16 /;"	d
CAN_F8R2_FB17	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F8R2_FB17 /;"	d
CAN_F8R2_FB18	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F8R2_FB18 /;"	d
CAN_F8R2_FB19	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F8R2_FB19 /;"	d
CAN_F8R2_FB2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F8R2_FB2 /;"	d
CAN_F8R2_FB20	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F8R2_FB20 /;"	d
CAN_F8R2_FB21	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F8R2_FB21 /;"	d
CAN_F8R2_FB22	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F8R2_FB22 /;"	d
CAN_F8R2_FB23	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F8R2_FB23 /;"	d
CAN_F8R2_FB24	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F8R2_FB24 /;"	d
CAN_F8R2_FB25	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F8R2_FB25 /;"	d
CAN_F8R2_FB26	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F8R2_FB26 /;"	d
CAN_F8R2_FB27	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F8R2_FB27 /;"	d
CAN_F8R2_FB28	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F8R2_FB28 /;"	d
CAN_F8R2_FB29	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F8R2_FB29 /;"	d
CAN_F8R2_FB3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F8R2_FB3 /;"	d
CAN_F8R2_FB30	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F8R2_FB30 /;"	d
CAN_F8R2_FB31	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F8R2_FB31 /;"	d
CAN_F8R2_FB4	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F8R2_FB4 /;"	d
CAN_F8R2_FB5	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F8R2_FB5 /;"	d
CAN_F8R2_FB6	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F8R2_FB6 /;"	d
CAN_F8R2_FB7	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F8R2_FB7 /;"	d
CAN_F8R2_FB8	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F8R2_FB8 /;"	d
CAN_F8R2_FB9	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F8R2_FB9 /;"	d
CAN_F9R1_FB0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F9R1_FB0 /;"	d
CAN_F9R1_FB1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F9R1_FB1 /;"	d
CAN_F9R1_FB10	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F9R1_FB10 /;"	d
CAN_F9R1_FB11	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F9R1_FB11 /;"	d
CAN_F9R1_FB12	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F9R1_FB12 /;"	d
CAN_F9R1_FB13	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F9R1_FB13 /;"	d
CAN_F9R1_FB14	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F9R1_FB14 /;"	d
CAN_F9R1_FB15	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F9R1_FB15 /;"	d
CAN_F9R1_FB16	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F9R1_FB16 /;"	d
CAN_F9R1_FB17	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F9R1_FB17 /;"	d
CAN_F9R1_FB18	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F9R1_FB18 /;"	d
CAN_F9R1_FB19	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F9R1_FB19 /;"	d
CAN_F9R1_FB2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F9R1_FB2 /;"	d
CAN_F9R1_FB20	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F9R1_FB20 /;"	d
CAN_F9R1_FB21	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F9R1_FB21 /;"	d
CAN_F9R1_FB22	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F9R1_FB22 /;"	d
CAN_F9R1_FB23	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F9R1_FB23 /;"	d
CAN_F9R1_FB24	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F9R1_FB24 /;"	d
CAN_F9R1_FB25	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F9R1_FB25 /;"	d
CAN_F9R1_FB26	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F9R1_FB26 /;"	d
CAN_F9R1_FB27	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F9R1_FB27 /;"	d
CAN_F9R1_FB28	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F9R1_FB28 /;"	d
CAN_F9R1_FB29	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F9R1_FB29 /;"	d
CAN_F9R1_FB3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F9R1_FB3 /;"	d
CAN_F9R1_FB30	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F9R1_FB30 /;"	d
CAN_F9R1_FB31	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F9R1_FB31 /;"	d
CAN_F9R1_FB4	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F9R1_FB4 /;"	d
CAN_F9R1_FB5	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F9R1_FB5 /;"	d
CAN_F9R1_FB6	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F9R1_FB6 /;"	d
CAN_F9R1_FB7	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F9R1_FB7 /;"	d
CAN_F9R1_FB8	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F9R1_FB8 /;"	d
CAN_F9R1_FB9	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F9R1_FB9 /;"	d
CAN_F9R2_FB0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F9R2_FB0 /;"	d
CAN_F9R2_FB1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F9R2_FB1 /;"	d
CAN_F9R2_FB10	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F9R2_FB10 /;"	d
CAN_F9R2_FB11	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F9R2_FB11 /;"	d
CAN_F9R2_FB12	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F9R2_FB12 /;"	d
CAN_F9R2_FB13	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F9R2_FB13 /;"	d
CAN_F9R2_FB14	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F9R2_FB14 /;"	d
CAN_F9R2_FB15	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F9R2_FB15 /;"	d
CAN_F9R2_FB16	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F9R2_FB16 /;"	d
CAN_F9R2_FB17	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F9R2_FB17 /;"	d
CAN_F9R2_FB18	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F9R2_FB18 /;"	d
CAN_F9R2_FB19	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F9R2_FB19 /;"	d
CAN_F9R2_FB2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F9R2_FB2 /;"	d
CAN_F9R2_FB20	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F9R2_FB20 /;"	d
CAN_F9R2_FB21	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F9R2_FB21 /;"	d
CAN_F9R2_FB22	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F9R2_FB22 /;"	d
CAN_F9R2_FB23	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F9R2_FB23 /;"	d
CAN_F9R2_FB24	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F9R2_FB24 /;"	d
CAN_F9R2_FB25	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F9R2_FB25 /;"	d
CAN_F9R2_FB26	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F9R2_FB26 /;"	d
CAN_F9R2_FB27	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F9R2_FB27 /;"	d
CAN_F9R2_FB28	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F9R2_FB28 /;"	d
CAN_F9R2_FB29	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F9R2_FB29 /;"	d
CAN_F9R2_FB3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F9R2_FB3 /;"	d
CAN_F9R2_FB30	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F9R2_FB30 /;"	d
CAN_F9R2_FB31	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F9R2_FB31 /;"	d
CAN_F9R2_FB4	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F9R2_FB4 /;"	d
CAN_F9R2_FB5	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F9R2_FB5 /;"	d
CAN_F9R2_FB6	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F9R2_FB6 /;"	d
CAN_F9R2_FB7	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F9R2_FB7 /;"	d
CAN_F9R2_FB8	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F9R2_FB8 /;"	d
CAN_F9R2_FB9	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_F9R2_FB9 /;"	d
CAN_FA1R_FACT	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_FA1R_FACT /;"	d
CAN_FA1R_FACT0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_FA1R_FACT0 /;"	d
CAN_FA1R_FACT1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_FA1R_FACT1 /;"	d
CAN_FA1R_FACT10	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_FA1R_FACT10 /;"	d
CAN_FA1R_FACT11	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_FA1R_FACT11 /;"	d
CAN_FA1R_FACT12	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_FA1R_FACT12 /;"	d
CAN_FA1R_FACT13	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_FA1R_FACT13 /;"	d
CAN_FA1R_FACT2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_FA1R_FACT2 /;"	d
CAN_FA1R_FACT3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_FA1R_FACT3 /;"	d
CAN_FA1R_FACT4	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_FA1R_FACT4 /;"	d
CAN_FA1R_FACT5	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_FA1R_FACT5 /;"	d
CAN_FA1R_FACT6	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_FA1R_FACT6 /;"	d
CAN_FA1R_FACT7	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_FA1R_FACT7 /;"	d
CAN_FA1R_FACT8	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_FA1R_FACT8 /;"	d
CAN_FA1R_FACT9	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_FA1R_FACT9 /;"	d
CAN_FFA1R_FFA	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_FFA1R_FFA /;"	d
CAN_FFA1R_FFA0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_FFA1R_FFA0 /;"	d
CAN_FFA1R_FFA1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_FFA1R_FFA1 /;"	d
CAN_FFA1R_FFA10	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_FFA1R_FFA10 /;"	d
CAN_FFA1R_FFA11	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_FFA1R_FFA11 /;"	d
CAN_FFA1R_FFA12	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_FFA1R_FFA12 /;"	d
CAN_FFA1R_FFA13	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_FFA1R_FFA13 /;"	d
CAN_FFA1R_FFA2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_FFA1R_FFA2 /;"	d
CAN_FFA1R_FFA3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_FFA1R_FFA3 /;"	d
CAN_FFA1R_FFA4	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_FFA1R_FFA4 /;"	d
CAN_FFA1R_FFA5	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_FFA1R_FFA5 /;"	d
CAN_FFA1R_FFA6	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_FFA1R_FFA6 /;"	d
CAN_FFA1R_FFA7	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_FFA1R_FFA7 /;"	d
CAN_FFA1R_FFA8	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_FFA1R_FFA8 /;"	d
CAN_FFA1R_FFA9	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_FFA1R_FFA9 /;"	d
CAN_FIFO0	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_can.h	/^#define CAN_FIFO0 /;"	d
CAN_FIFO1	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_can.h	/^#define CAN_FIFO1 /;"	d
CAN_FIFOMailBox_TypeDef	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^} CAN_FIFOMailBox_TypeDef;$/;"	t	typeref:struct:__anon3e8f98ce0708
CAN_FIFORelease	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_can.c	/^void CAN_FIFORelease(CAN_TypeDef* CANx, uint8_t FIFONumber)$/;"	f	typeref:typename:void
CAN_FLAGS_ESR	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_can.c	/^#define CAN_FLAGS_ESR /;"	d	file:
CAN_FLAGS_MSR	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_can.c	/^#define CAN_FLAGS_MSR /;"	d	file:
CAN_FLAGS_RF0R	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_can.c	/^#define CAN_FLAGS_RF0R /;"	d	file:
CAN_FLAGS_RF1R	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_can.c	/^#define CAN_FLAGS_RF1R /;"	d	file:
CAN_FLAGS_TSR	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_can.c	/^#define CAN_FLAGS_TSR /;"	d	file:
CAN_FLAG_BOF	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_can.h	/^#define CAN_FLAG_BOF /;"	d
CAN_FLAG_EPV	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_can.h	/^#define CAN_FLAG_EPV /;"	d
CAN_FLAG_EWG	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_can.h	/^#define CAN_FLAG_EWG /;"	d
CAN_FLAG_FF0	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_can.h	/^#define CAN_FLAG_FF0 /;"	d
CAN_FLAG_FF1	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_can.h	/^#define CAN_FLAG_FF1 /;"	d
CAN_FLAG_FMP0	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_can.h	/^#define CAN_FLAG_FMP0 /;"	d
CAN_FLAG_FMP1	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_can.h	/^#define CAN_FLAG_FMP1 /;"	d
CAN_FLAG_FOV0	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_can.h	/^#define CAN_FLAG_FOV0 /;"	d
CAN_FLAG_FOV1	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_can.h	/^#define CAN_FLAG_FOV1 /;"	d
CAN_FLAG_LEC	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_can.h	/^#define CAN_FLAG_LEC /;"	d
CAN_FLAG_RQCP0	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_can.h	/^#define CAN_FLAG_RQCP0 /;"	d
CAN_FLAG_RQCP1	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_can.h	/^#define CAN_FLAG_RQCP1 /;"	d
CAN_FLAG_RQCP2	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_can.h	/^#define CAN_FLAG_RQCP2 /;"	d
CAN_FLAG_SLAK	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_can.h	/^#define CAN_FLAG_SLAK /;"	d
CAN_FLAG_WKU	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_can.h	/^#define CAN_FLAG_WKU /;"	d
CAN_FM1R_FBM	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_FM1R_FBM /;"	d
CAN_FM1R_FBM0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_FM1R_FBM0 /;"	d
CAN_FM1R_FBM1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_FM1R_FBM1 /;"	d
CAN_FM1R_FBM10	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_FM1R_FBM10 /;"	d
CAN_FM1R_FBM11	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_FM1R_FBM11 /;"	d
CAN_FM1R_FBM12	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_FM1R_FBM12 /;"	d
CAN_FM1R_FBM13	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_FM1R_FBM13 /;"	d
CAN_FM1R_FBM2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_FM1R_FBM2 /;"	d
CAN_FM1R_FBM3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_FM1R_FBM3 /;"	d
CAN_FM1R_FBM4	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_FM1R_FBM4 /;"	d
CAN_FM1R_FBM5	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_FM1R_FBM5 /;"	d
CAN_FM1R_FBM6	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_FM1R_FBM6 /;"	d
CAN_FM1R_FBM7	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_FM1R_FBM7 /;"	d
CAN_FM1R_FBM8	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_FM1R_FBM8 /;"	d
CAN_FM1R_FBM9	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_FM1R_FBM9 /;"	d
CAN_FMR_FINIT	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_FMR_FINIT /;"	d
CAN_FS1R_FSC	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_FS1R_FSC /;"	d
CAN_FS1R_FSC0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_FS1R_FSC0 /;"	d
CAN_FS1R_FSC1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_FS1R_FSC1 /;"	d
CAN_FS1R_FSC10	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_FS1R_FSC10 /;"	d
CAN_FS1R_FSC11	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_FS1R_FSC11 /;"	d
CAN_FS1R_FSC12	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_FS1R_FSC12 /;"	d
CAN_FS1R_FSC13	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_FS1R_FSC13 /;"	d
CAN_FS1R_FSC2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_FS1R_FSC2 /;"	d
CAN_FS1R_FSC3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_FS1R_FSC3 /;"	d
CAN_FS1R_FSC4	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_FS1R_FSC4 /;"	d
CAN_FS1R_FSC5	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_FS1R_FSC5 /;"	d
CAN_FS1R_FSC6	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_FS1R_FSC6 /;"	d
CAN_FS1R_FSC7	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_FS1R_FSC7 /;"	d
CAN_FS1R_FSC8	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_FS1R_FSC8 /;"	d
CAN_FS1R_FSC9	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_FS1R_FSC9 /;"	d
CAN_FilterActivation	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_can.h	/^  FunctionalState CAN_FilterActivation; \/*!< Enable or disable the filter.$/;"	m	struct:__anonb3a0d36f0208	typeref:typename:FunctionalState
CAN_FilterFIFO0	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_can.h	/^#define CAN_FilterFIFO0 /;"	d
CAN_FilterFIFO1	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_can.h	/^#define CAN_FilterFIFO1 /;"	d
CAN_FilterFIFOAssignment	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_can.h	/^  uint16_t CAN_FilterFIFOAssignment; \/*!< Specifies the FIFO (0 or 1) which will be assigned to/;"	m	struct:__anonb3a0d36f0208	typeref:typename:uint16_t
CAN_FilterIdHigh	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_can.h	/^  uint16_t CAN_FilterIdHigh;         \/*!< Specifies the filter identification number (MSBs for /;"	m	struct:__anonb3a0d36f0208	typeref:typename:uint16_t
CAN_FilterIdLow	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_can.h	/^  uint16_t CAN_FilterIdLow;          \/*!< Specifies the filter identification number (LSBs for /;"	m	struct:__anonb3a0d36f0208	typeref:typename:uint16_t
CAN_FilterInit	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_can.c	/^void CAN_FilterInit(CAN_FilterInitTypeDef* CAN_FilterInitStruct)$/;"	f	typeref:typename:void
CAN_FilterInitTypeDef	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_can.h	/^} CAN_FilterInitTypeDef;$/;"	t	typeref:struct:__anonb3a0d36f0208
CAN_FilterMaskIdHigh	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_can.h	/^  uint16_t CAN_FilterMaskIdHigh;     \/*!< Specifies the filter mask number or identification nu/;"	m	struct:__anonb3a0d36f0208	typeref:typename:uint16_t
CAN_FilterMaskIdLow	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_can.h	/^  uint16_t CAN_FilterMaskIdLow;      \/*!< Specifies the filter mask number or identification nu/;"	m	struct:__anonb3a0d36f0208	typeref:typename:uint16_t
CAN_FilterMode	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_can.h	/^  uint8_t CAN_FilterMode;            \/*!< Specifies the filter mode to be initialized.$/;"	m	struct:__anonb3a0d36f0208	typeref:typename:uint8_t
CAN_FilterMode_IdList	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_can.h	/^#define CAN_FilterMode_IdList /;"	d
CAN_FilterMode_IdMask	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_can.h	/^#define CAN_FilterMode_IdMask /;"	d
CAN_FilterNumber	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_can.h	/^  uint8_t CAN_FilterNumber;          \/*!< Specifies the filter which will be initialized. It ra/;"	m	struct:__anonb3a0d36f0208	typeref:typename:uint8_t
CAN_FilterRegister_TypeDef	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^} CAN_FilterRegister_TypeDef;$/;"	t	typeref:struct:__anon3e8f98ce0808
CAN_FilterScale	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_can.h	/^  uint8_t CAN_FilterScale;           \/*!< Specifies the filter scale.$/;"	m	struct:__anonb3a0d36f0208	typeref:typename:uint8_t
CAN_FilterScale_16bit	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_can.h	/^#define CAN_FilterScale_16bit /;"	d
CAN_FilterScale_32bit	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_can.h	/^#define CAN_FilterScale_32bit /;"	d
CAN_Filter_FIFO0	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_can.h	/^#define CAN_Filter_FIFO0 /;"	d
CAN_Filter_FIFO1	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_can.h	/^#define CAN_Filter_FIFO1 /;"	d
CAN_GetFlagStatus	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_can.c	/^FlagStatus CAN_GetFlagStatus(CAN_TypeDef* CANx, uint32_t CAN_FLAG)$/;"	f	typeref:typename:FlagStatus
CAN_GetITStatus	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_can.c	/^ITStatus CAN_GetITStatus(CAN_TypeDef* CANx, uint32_t CAN_IT)$/;"	f	typeref:typename:ITStatus
CAN_GetLSBTransmitErrorCounter	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_can.c	/^uint8_t CAN_GetLSBTransmitErrorCounter(CAN_TypeDef* CANx)$/;"	f	typeref:typename:uint8_t
CAN_GetLastErrorCode	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_can.c	/^uint8_t CAN_GetLastErrorCode(CAN_TypeDef* CANx)$/;"	f	typeref:typename:uint8_t
CAN_GetReceiveErrorCounter	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_can.c	/^uint8_t CAN_GetReceiveErrorCounter(CAN_TypeDef* CANx)$/;"	f	typeref:typename:uint8_t
CAN_IDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 CAN_IDR; 	\/\/ Interrupt Disable Register$/;"	m	struct:_AT91S_CAN	typeref:typename:AT91_REG
CAN_IDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 CAN_IDR; 	\/\/ Interrupt Disable Register$/;"	m	struct:_AT91S_CAN	typeref:typename:AT91_REG
CAN_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 CAN_IDR; 	\/\/ Interrupt Disable Register$/;"	m	struct:_AT91S_CAN	typeref:typename:AT91_REG
CAN_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define CAN_IDR /;"	d
CAN_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 CAN_IDR; 	\/\/ Interrupt Disable Register$/;"	m	struct:_AT91S_CAN	typeref:typename:AT91_REG
CAN_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define CAN_IDR /;"	d
CAN_ID_EXT	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_can.h	/^#define CAN_ID_EXT /;"	d
CAN_ID_STD	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_can.h	/^#define CAN_ID_STD /;"	d
CAN_IER	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 CAN_IER; 	\/\/ Interrupt Enable Register$/;"	m	struct:_AT91S_CAN	typeref:typename:AT91_REG
CAN_IER	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 CAN_IER; 	\/\/ Interrupt Enable Register$/;"	m	struct:_AT91S_CAN	typeref:typename:AT91_REG
CAN_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 CAN_IER; 	\/\/ Interrupt Enable Register$/;"	m	struct:_AT91S_CAN	typeref:typename:AT91_REG
CAN_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define CAN_IER /;"	d
CAN_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 CAN_IER; 	\/\/ Interrupt Enable Register$/;"	m	struct:_AT91S_CAN	typeref:typename:AT91_REG
CAN_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define CAN_IER /;"	d
CAN_IER_BOFIE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_IER_BOFIE /;"	d
CAN_IER_EPVIE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_IER_EPVIE /;"	d
CAN_IER_ERRIE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_IER_ERRIE /;"	d
CAN_IER_EWGIE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_IER_EWGIE /;"	d
CAN_IER_FFIE0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_IER_FFIE0 /;"	d
CAN_IER_FFIE1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_IER_FFIE1 /;"	d
CAN_IER_FMPIE0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_IER_FMPIE0 /;"	d
CAN_IER_FMPIE1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_IER_FMPIE1 /;"	d
CAN_IER_FOVIE0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_IER_FOVIE0 /;"	d
CAN_IER_FOVIE1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_IER_FOVIE1 /;"	d
CAN_IER_LECIE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_IER_LECIE /;"	d
CAN_IER_SLKIE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_IER_SLKIE /;"	d
CAN_IER_TMEIE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_IER_TMEIE /;"	d
CAN_IER_WKUIE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_IER_WKUIE /;"	d
CAN_IMR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 CAN_IMR; 	\/\/ Interrupt Mask Register$/;"	m	struct:_AT91S_CAN	typeref:typename:AT91_REG
CAN_IMR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 CAN_IMR; 	\/\/ Interrupt Mask Register$/;"	m	struct:_AT91S_CAN	typeref:typename:AT91_REG
CAN_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 CAN_IMR; 	\/\/ Interrupt Mask Register$/;"	m	struct:_AT91S_CAN	typeref:typename:AT91_REG
CAN_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define CAN_IMR /;"	d
CAN_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 CAN_IMR; 	\/\/ Interrupt Mask Register$/;"	m	struct:_AT91S_CAN	typeref:typename:AT91_REG
CAN_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define CAN_IMR /;"	d
CAN_ITConfig	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_can.c	/^void CAN_ITConfig(CAN_TypeDef* CANx, uint32_t CAN_IT, FunctionalState NewState)$/;"	f	typeref:typename:void
CAN_IT_BOF	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_can.h	/^#define CAN_IT_BOF /;"	d
CAN_IT_EPV	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_can.h	/^#define CAN_IT_EPV /;"	d
CAN_IT_ERR	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_can.h	/^#define CAN_IT_ERR /;"	d
CAN_IT_EWG	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_can.h	/^#define CAN_IT_EWG /;"	d
CAN_IT_FF0	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_can.h	/^#define CAN_IT_FF0 /;"	d
CAN_IT_FF1	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_can.h	/^#define CAN_IT_FF1 /;"	d
CAN_IT_FMP0	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_can.h	/^#define CAN_IT_FMP0 /;"	d
CAN_IT_FMP1	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_can.h	/^#define CAN_IT_FMP1 /;"	d
CAN_IT_FOV0	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_can.h	/^#define CAN_IT_FOV0 /;"	d
CAN_IT_FOV1	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_can.h	/^#define CAN_IT_FOV1 /;"	d
CAN_IT_LEC	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_can.h	/^#define CAN_IT_LEC /;"	d
CAN_IT_RQCP0	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_can.h	/^#define CAN_IT_RQCP0 /;"	d
CAN_IT_RQCP1	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_can.h	/^#define CAN_IT_RQCP1 /;"	d
CAN_IT_RQCP2	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_can.h	/^#define CAN_IT_RQCP2 /;"	d
CAN_IT_SLK	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_can.h	/^#define CAN_IT_SLK /;"	d
CAN_IT_TME	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_can.h	/^#define CAN_IT_TME /;"	d
CAN_IT_WKU	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_can.h	/^#define CAN_IT_WKU /;"	d
CAN_Id_Extended	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_can.h	/^#define CAN_Id_Extended /;"	d
CAN_Id_Standard	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_can.h	/^#define CAN_Id_Standard /;"	d
CAN_Init	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_can.c	/^uint8_t CAN_Init(CAN_TypeDef* CANx, CAN_InitTypeDef* CAN_InitStruct)$/;"	f	typeref:typename:uint8_t
CAN_InitStatus_Failed	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_can.h	/^#define CAN_InitStatus_Failed /;"	d
CAN_InitStatus_Success	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_can.h	/^#define CAN_InitStatus_Success /;"	d
CAN_InitTypeDef	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_can.h	/^} CAN_InitTypeDef;$/;"	t	typeref:struct:__anonb3a0d36f0108
CAN_MB0	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91S_CAN_MB	 CAN_MB0; 	\/\/ CAN Mailbox 0$/;"	m	struct:_AT91S_CAN	typeref:typename:AT91S_CAN_MB
CAN_MB0	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91S_CAN_MB	 CAN_MB0; 	\/\/ CAN Mailbox 0$/;"	m	struct:_AT91S_CAN	typeref:typename:AT91S_CAN_MB
CAN_MB0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91S_CAN_MB	 CAN_MB0; 	\/\/ CAN Mailbox 0$/;"	m	struct:_AT91S_CAN	typeref:typename:AT91S_CAN_MB
CAN_MB0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define CAN_MB0 /;"	d
CAN_MB0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91S_CAN_MB	 CAN_MB0; 	\/\/ CAN Mailbox 0$/;"	m	struct:_AT91S_CAN	typeref:typename:AT91S_CAN_MB
CAN_MB0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define CAN_MB0 /;"	d
CAN_MB1	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91S_CAN_MB	 CAN_MB1; 	\/\/ CAN Mailbox 1$/;"	m	struct:_AT91S_CAN	typeref:typename:AT91S_CAN_MB
CAN_MB1	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91S_CAN_MB	 CAN_MB1; 	\/\/ CAN Mailbox 1$/;"	m	struct:_AT91S_CAN	typeref:typename:AT91S_CAN_MB
CAN_MB1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91S_CAN_MB	 CAN_MB1; 	\/\/ CAN Mailbox 1$/;"	m	struct:_AT91S_CAN	typeref:typename:AT91S_CAN_MB
CAN_MB1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define CAN_MB1 /;"	d
CAN_MB1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91S_CAN_MB	 CAN_MB1; 	\/\/ CAN Mailbox 1$/;"	m	struct:_AT91S_CAN	typeref:typename:AT91S_CAN_MB
CAN_MB1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define CAN_MB1 /;"	d
CAN_MB10	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91S_CAN_MB	 CAN_MB10; 	\/\/ CAN Mailbox 10$/;"	m	struct:_AT91S_CAN	typeref:typename:AT91S_CAN_MB
CAN_MB10	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91S_CAN_MB	 CAN_MB10; 	\/\/ CAN Mailbox 10$/;"	m	struct:_AT91S_CAN	typeref:typename:AT91S_CAN_MB
CAN_MB10	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91S_CAN_MB	 CAN_MB10; 	\/\/ CAN Mailbox 10$/;"	m	struct:_AT91S_CAN	typeref:typename:AT91S_CAN_MB
CAN_MB10	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define CAN_MB10 /;"	d
CAN_MB10	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91S_CAN_MB	 CAN_MB10; 	\/\/ CAN Mailbox 10$/;"	m	struct:_AT91S_CAN	typeref:typename:AT91S_CAN_MB
CAN_MB10	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define CAN_MB10 /;"	d
CAN_MB11	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91S_CAN_MB	 CAN_MB11; 	\/\/ CAN Mailbox 11$/;"	m	struct:_AT91S_CAN	typeref:typename:AT91S_CAN_MB
CAN_MB11	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91S_CAN_MB	 CAN_MB11; 	\/\/ CAN Mailbox 11$/;"	m	struct:_AT91S_CAN	typeref:typename:AT91S_CAN_MB
CAN_MB11	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91S_CAN_MB	 CAN_MB11; 	\/\/ CAN Mailbox 11$/;"	m	struct:_AT91S_CAN	typeref:typename:AT91S_CAN_MB
CAN_MB11	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define CAN_MB11 /;"	d
CAN_MB11	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91S_CAN_MB	 CAN_MB11; 	\/\/ CAN Mailbox 11$/;"	m	struct:_AT91S_CAN	typeref:typename:AT91S_CAN_MB
CAN_MB11	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define CAN_MB11 /;"	d
CAN_MB12	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91S_CAN_MB	 CAN_MB12; 	\/\/ CAN Mailbox 12$/;"	m	struct:_AT91S_CAN	typeref:typename:AT91S_CAN_MB
CAN_MB12	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91S_CAN_MB	 CAN_MB12; 	\/\/ CAN Mailbox 12$/;"	m	struct:_AT91S_CAN	typeref:typename:AT91S_CAN_MB
CAN_MB12	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91S_CAN_MB	 CAN_MB12; 	\/\/ CAN Mailbox 12$/;"	m	struct:_AT91S_CAN	typeref:typename:AT91S_CAN_MB
CAN_MB12	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define CAN_MB12 /;"	d
CAN_MB12	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91S_CAN_MB	 CAN_MB12; 	\/\/ CAN Mailbox 12$/;"	m	struct:_AT91S_CAN	typeref:typename:AT91S_CAN_MB
CAN_MB12	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define CAN_MB12 /;"	d
CAN_MB13	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91S_CAN_MB	 CAN_MB13; 	\/\/ CAN Mailbox 13$/;"	m	struct:_AT91S_CAN	typeref:typename:AT91S_CAN_MB
CAN_MB13	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91S_CAN_MB	 CAN_MB13; 	\/\/ CAN Mailbox 13$/;"	m	struct:_AT91S_CAN	typeref:typename:AT91S_CAN_MB
CAN_MB13	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91S_CAN_MB	 CAN_MB13; 	\/\/ CAN Mailbox 13$/;"	m	struct:_AT91S_CAN	typeref:typename:AT91S_CAN_MB
CAN_MB13	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define CAN_MB13 /;"	d
CAN_MB13	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91S_CAN_MB	 CAN_MB13; 	\/\/ CAN Mailbox 13$/;"	m	struct:_AT91S_CAN	typeref:typename:AT91S_CAN_MB
CAN_MB13	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define CAN_MB13 /;"	d
CAN_MB14	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91S_CAN_MB	 CAN_MB14; 	\/\/ CAN Mailbox 14$/;"	m	struct:_AT91S_CAN	typeref:typename:AT91S_CAN_MB
CAN_MB14	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91S_CAN_MB	 CAN_MB14; 	\/\/ CAN Mailbox 14$/;"	m	struct:_AT91S_CAN	typeref:typename:AT91S_CAN_MB
CAN_MB14	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91S_CAN_MB	 CAN_MB14; 	\/\/ CAN Mailbox 14$/;"	m	struct:_AT91S_CAN	typeref:typename:AT91S_CAN_MB
CAN_MB14	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define CAN_MB14 /;"	d
CAN_MB14	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91S_CAN_MB	 CAN_MB14; 	\/\/ CAN Mailbox 14$/;"	m	struct:_AT91S_CAN	typeref:typename:AT91S_CAN_MB
CAN_MB14	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define CAN_MB14 /;"	d
CAN_MB15	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91S_CAN_MB	 CAN_MB15; 	\/\/ CAN Mailbox 15$/;"	m	struct:_AT91S_CAN	typeref:typename:AT91S_CAN_MB
CAN_MB15	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91S_CAN_MB	 CAN_MB15; 	\/\/ CAN Mailbox 15$/;"	m	struct:_AT91S_CAN	typeref:typename:AT91S_CAN_MB
CAN_MB15	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91S_CAN_MB	 CAN_MB15; 	\/\/ CAN Mailbox 15$/;"	m	struct:_AT91S_CAN	typeref:typename:AT91S_CAN_MB
CAN_MB15	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define CAN_MB15 /;"	d
CAN_MB15	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91S_CAN_MB	 CAN_MB15; 	\/\/ CAN Mailbox 15$/;"	m	struct:_AT91S_CAN	typeref:typename:AT91S_CAN_MB
CAN_MB15	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define CAN_MB15 /;"	d
CAN_MB2	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91S_CAN_MB	 CAN_MB2; 	\/\/ CAN Mailbox 2$/;"	m	struct:_AT91S_CAN	typeref:typename:AT91S_CAN_MB
CAN_MB2	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91S_CAN_MB	 CAN_MB2; 	\/\/ CAN Mailbox 2$/;"	m	struct:_AT91S_CAN	typeref:typename:AT91S_CAN_MB
CAN_MB2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91S_CAN_MB	 CAN_MB2; 	\/\/ CAN Mailbox 2$/;"	m	struct:_AT91S_CAN	typeref:typename:AT91S_CAN_MB
CAN_MB2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define CAN_MB2 /;"	d
CAN_MB2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91S_CAN_MB	 CAN_MB2; 	\/\/ CAN Mailbox 2$/;"	m	struct:_AT91S_CAN	typeref:typename:AT91S_CAN_MB
CAN_MB2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define CAN_MB2 /;"	d
CAN_MB3	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91S_CAN_MB	 CAN_MB3; 	\/\/ CAN Mailbox 3$/;"	m	struct:_AT91S_CAN	typeref:typename:AT91S_CAN_MB
CAN_MB3	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91S_CAN_MB	 CAN_MB3; 	\/\/ CAN Mailbox 3$/;"	m	struct:_AT91S_CAN	typeref:typename:AT91S_CAN_MB
CAN_MB3	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91S_CAN_MB	 CAN_MB3; 	\/\/ CAN Mailbox 3$/;"	m	struct:_AT91S_CAN	typeref:typename:AT91S_CAN_MB
CAN_MB3	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define CAN_MB3 /;"	d
CAN_MB3	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91S_CAN_MB	 CAN_MB3; 	\/\/ CAN Mailbox 3$/;"	m	struct:_AT91S_CAN	typeref:typename:AT91S_CAN_MB
CAN_MB3	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define CAN_MB3 /;"	d
CAN_MB4	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91S_CAN_MB	 CAN_MB4; 	\/\/ CAN Mailbox 4$/;"	m	struct:_AT91S_CAN	typeref:typename:AT91S_CAN_MB
CAN_MB4	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91S_CAN_MB	 CAN_MB4; 	\/\/ CAN Mailbox 4$/;"	m	struct:_AT91S_CAN	typeref:typename:AT91S_CAN_MB
CAN_MB4	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91S_CAN_MB	 CAN_MB4; 	\/\/ CAN Mailbox 4$/;"	m	struct:_AT91S_CAN	typeref:typename:AT91S_CAN_MB
CAN_MB4	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define CAN_MB4 /;"	d
CAN_MB4	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91S_CAN_MB	 CAN_MB4; 	\/\/ CAN Mailbox 4$/;"	m	struct:_AT91S_CAN	typeref:typename:AT91S_CAN_MB
CAN_MB4	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define CAN_MB4 /;"	d
CAN_MB5	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91S_CAN_MB	 CAN_MB5; 	\/\/ CAN Mailbox 5$/;"	m	struct:_AT91S_CAN	typeref:typename:AT91S_CAN_MB
CAN_MB5	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91S_CAN_MB	 CAN_MB5; 	\/\/ CAN Mailbox 5$/;"	m	struct:_AT91S_CAN	typeref:typename:AT91S_CAN_MB
CAN_MB5	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91S_CAN_MB	 CAN_MB5; 	\/\/ CAN Mailbox 5$/;"	m	struct:_AT91S_CAN	typeref:typename:AT91S_CAN_MB
CAN_MB5	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define CAN_MB5 /;"	d
CAN_MB5	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91S_CAN_MB	 CAN_MB5; 	\/\/ CAN Mailbox 5$/;"	m	struct:_AT91S_CAN	typeref:typename:AT91S_CAN_MB
CAN_MB5	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define CAN_MB5 /;"	d
CAN_MB6	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91S_CAN_MB	 CAN_MB6; 	\/\/ CAN Mailbox 6$/;"	m	struct:_AT91S_CAN	typeref:typename:AT91S_CAN_MB
CAN_MB6	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91S_CAN_MB	 CAN_MB6; 	\/\/ CAN Mailbox 6$/;"	m	struct:_AT91S_CAN	typeref:typename:AT91S_CAN_MB
CAN_MB6	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91S_CAN_MB	 CAN_MB6; 	\/\/ CAN Mailbox 6$/;"	m	struct:_AT91S_CAN	typeref:typename:AT91S_CAN_MB
CAN_MB6	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define CAN_MB6 /;"	d
CAN_MB6	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91S_CAN_MB	 CAN_MB6; 	\/\/ CAN Mailbox 6$/;"	m	struct:_AT91S_CAN	typeref:typename:AT91S_CAN_MB
CAN_MB6	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define CAN_MB6 /;"	d
CAN_MB7	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91S_CAN_MB	 CAN_MB7; 	\/\/ CAN Mailbox 7$/;"	m	struct:_AT91S_CAN	typeref:typename:AT91S_CAN_MB
CAN_MB7	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91S_CAN_MB	 CAN_MB7; 	\/\/ CAN Mailbox 7$/;"	m	struct:_AT91S_CAN	typeref:typename:AT91S_CAN_MB
CAN_MB7	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91S_CAN_MB	 CAN_MB7; 	\/\/ CAN Mailbox 7$/;"	m	struct:_AT91S_CAN	typeref:typename:AT91S_CAN_MB
CAN_MB7	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define CAN_MB7 /;"	d
CAN_MB7	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91S_CAN_MB	 CAN_MB7; 	\/\/ CAN Mailbox 7$/;"	m	struct:_AT91S_CAN	typeref:typename:AT91S_CAN_MB
CAN_MB7	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define CAN_MB7 /;"	d
CAN_MB8	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91S_CAN_MB	 CAN_MB8; 	\/\/ CAN Mailbox 8$/;"	m	struct:_AT91S_CAN	typeref:typename:AT91S_CAN_MB
CAN_MB8	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91S_CAN_MB	 CAN_MB8; 	\/\/ CAN Mailbox 8$/;"	m	struct:_AT91S_CAN	typeref:typename:AT91S_CAN_MB
CAN_MB8	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91S_CAN_MB	 CAN_MB8; 	\/\/ CAN Mailbox 8$/;"	m	struct:_AT91S_CAN	typeref:typename:AT91S_CAN_MB
CAN_MB8	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define CAN_MB8 /;"	d
CAN_MB8	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91S_CAN_MB	 CAN_MB8; 	\/\/ CAN Mailbox 8$/;"	m	struct:_AT91S_CAN	typeref:typename:AT91S_CAN_MB
CAN_MB8	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define CAN_MB8 /;"	d
CAN_MB9	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91S_CAN_MB	 CAN_MB9; 	\/\/ CAN Mailbox 9$/;"	m	struct:_AT91S_CAN	typeref:typename:AT91S_CAN_MB
CAN_MB9	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91S_CAN_MB	 CAN_MB9; 	\/\/ CAN Mailbox 9$/;"	m	struct:_AT91S_CAN	typeref:typename:AT91S_CAN_MB
CAN_MB9	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91S_CAN_MB	 CAN_MB9; 	\/\/ CAN Mailbox 9$/;"	m	struct:_AT91S_CAN	typeref:typename:AT91S_CAN_MB
CAN_MB9	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define CAN_MB9 /;"	d
CAN_MB9	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91S_CAN_MB	 CAN_MB9; 	\/\/ CAN Mailbox 9$/;"	m	struct:_AT91S_CAN	typeref:typename:AT91S_CAN_MB
CAN_MB9	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define CAN_MB9 /;"	d
CAN_MB_MAM	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 CAN_MB_MAM; 	\/\/ MailBox Acceptance Mask Register$/;"	m	struct:_AT91S_CAN_MB	typeref:typename:AT91_REG
CAN_MB_MAM	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 CAN_MB_MAM; 	\/\/ MailBox Acceptance Mask Register$/;"	m	struct:_AT91S_CAN_MB	typeref:typename:AT91_REG
CAN_MB_MAM	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 CAN_MB_MAM; 	\/\/ MailBox Acceptance Mask Register$/;"	m	struct:_AT91S_CAN_MB	typeref:typename:AT91_REG
CAN_MB_MAM	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define CAN_MB_MAM /;"	d
CAN_MB_MAM	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 CAN_MB_MAM; 	\/\/ MailBox Acceptance Mask Register$/;"	m	struct:_AT91S_CAN_MB	typeref:typename:AT91_REG
CAN_MB_MAM	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define CAN_MB_MAM /;"	d
CAN_MB_MCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 CAN_MB_MCR; 	\/\/ MailBox Control Register$/;"	m	struct:_AT91S_CAN_MB	typeref:typename:AT91_REG
CAN_MB_MCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 CAN_MB_MCR; 	\/\/ MailBox Control Register$/;"	m	struct:_AT91S_CAN_MB	typeref:typename:AT91_REG
CAN_MB_MCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 CAN_MB_MCR; 	\/\/ MailBox Control Register$/;"	m	struct:_AT91S_CAN_MB	typeref:typename:AT91_REG
CAN_MB_MCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define CAN_MB_MCR /;"	d
CAN_MB_MCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 CAN_MB_MCR; 	\/\/ MailBox Control Register$/;"	m	struct:_AT91S_CAN_MB	typeref:typename:AT91_REG
CAN_MB_MCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define CAN_MB_MCR /;"	d
CAN_MB_MDH	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 CAN_MB_MDH; 	\/\/ MailBox Data High Register$/;"	m	struct:_AT91S_CAN_MB	typeref:typename:AT91_REG
CAN_MB_MDH	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 CAN_MB_MDH; 	\/\/ MailBox Data High Register$/;"	m	struct:_AT91S_CAN_MB	typeref:typename:AT91_REG
CAN_MB_MDH	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 CAN_MB_MDH; 	\/\/ MailBox Data High Register$/;"	m	struct:_AT91S_CAN_MB	typeref:typename:AT91_REG
CAN_MB_MDH	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define CAN_MB_MDH /;"	d
CAN_MB_MDH	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 CAN_MB_MDH; 	\/\/ MailBox Data High Register$/;"	m	struct:_AT91S_CAN_MB	typeref:typename:AT91_REG
CAN_MB_MDH	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define CAN_MB_MDH /;"	d
CAN_MB_MDL	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 CAN_MB_MDL; 	\/\/ MailBox Data Low Register$/;"	m	struct:_AT91S_CAN_MB	typeref:typename:AT91_REG
CAN_MB_MDL	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 CAN_MB_MDL; 	\/\/ MailBox Data Low Register$/;"	m	struct:_AT91S_CAN_MB	typeref:typename:AT91_REG
CAN_MB_MDL	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 CAN_MB_MDL; 	\/\/ MailBox Data Low Register$/;"	m	struct:_AT91S_CAN_MB	typeref:typename:AT91_REG
CAN_MB_MDL	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define CAN_MB_MDL /;"	d
CAN_MB_MDL	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 CAN_MB_MDL; 	\/\/ MailBox Data Low Register$/;"	m	struct:_AT91S_CAN_MB	typeref:typename:AT91_REG
CAN_MB_MDL	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define CAN_MB_MDL /;"	d
CAN_MB_MFID	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 CAN_MB_MFID; 	\/\/ MailBox Family ID Register$/;"	m	struct:_AT91S_CAN_MB	typeref:typename:AT91_REG
CAN_MB_MFID	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 CAN_MB_MFID; 	\/\/ MailBox Family ID Register$/;"	m	struct:_AT91S_CAN_MB	typeref:typename:AT91_REG
CAN_MB_MFID	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 CAN_MB_MFID; 	\/\/ MailBox Family ID Register$/;"	m	struct:_AT91S_CAN_MB	typeref:typename:AT91_REG
CAN_MB_MFID	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define CAN_MB_MFID /;"	d
CAN_MB_MFID	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 CAN_MB_MFID; 	\/\/ MailBox Family ID Register$/;"	m	struct:_AT91S_CAN_MB	typeref:typename:AT91_REG
CAN_MB_MFID	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define CAN_MB_MFID /;"	d
CAN_MB_MID	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 CAN_MB_MID; 	\/\/ MailBox ID Register$/;"	m	struct:_AT91S_CAN_MB	typeref:typename:AT91_REG
CAN_MB_MID	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 CAN_MB_MID; 	\/\/ MailBox ID Register$/;"	m	struct:_AT91S_CAN_MB	typeref:typename:AT91_REG
CAN_MB_MID	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 CAN_MB_MID; 	\/\/ MailBox ID Register$/;"	m	struct:_AT91S_CAN_MB	typeref:typename:AT91_REG
CAN_MB_MID	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define CAN_MB_MID /;"	d
CAN_MB_MID	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 CAN_MB_MID; 	\/\/ MailBox ID Register$/;"	m	struct:_AT91S_CAN_MB	typeref:typename:AT91_REG
CAN_MB_MID	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define CAN_MB_MID /;"	d
CAN_MB_MMR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 CAN_MB_MMR; 	\/\/ MailBox Mode Register$/;"	m	struct:_AT91S_CAN_MB	typeref:typename:AT91_REG
CAN_MB_MMR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 CAN_MB_MMR; 	\/\/ MailBox Mode Register$/;"	m	struct:_AT91S_CAN_MB	typeref:typename:AT91_REG
CAN_MB_MMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 CAN_MB_MMR; 	\/\/ MailBox Mode Register$/;"	m	struct:_AT91S_CAN_MB	typeref:typename:AT91_REG
CAN_MB_MMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define CAN_MB_MMR /;"	d
CAN_MB_MMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 CAN_MB_MMR; 	\/\/ MailBox Mode Register$/;"	m	struct:_AT91S_CAN_MB	typeref:typename:AT91_REG
CAN_MB_MMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define CAN_MB_MMR /;"	d
CAN_MB_MSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 CAN_MB_MSR; 	\/\/ MailBox Status Register$/;"	m	struct:_AT91S_CAN_MB	typeref:typename:AT91_REG
CAN_MB_MSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 CAN_MB_MSR; 	\/\/ MailBox Status Register$/;"	m	struct:_AT91S_CAN_MB	typeref:typename:AT91_REG
CAN_MB_MSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 CAN_MB_MSR; 	\/\/ MailBox Status Register$/;"	m	struct:_AT91S_CAN_MB	typeref:typename:AT91_REG
CAN_MB_MSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define CAN_MB_MSR /;"	d
CAN_MB_MSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 CAN_MB_MSR; 	\/\/ MailBox Status Register$/;"	m	struct:_AT91S_CAN_MB	typeref:typename:AT91_REG
CAN_MB_MSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define CAN_MB_MSR /;"	d
CAN_MCR_ABOM	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_MCR_ABOM /;"	d
CAN_MCR_AWUM	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_MCR_AWUM /;"	d
CAN_MCR_INRQ	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_MCR_INRQ /;"	d
CAN_MCR_NART	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_MCR_NART /;"	d
CAN_MCR_RESET	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_MCR_RESET /;"	d
CAN_MCR_RFLM	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_MCR_RFLM /;"	d
CAN_MCR_SLEEP	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_MCR_SLEEP /;"	d
CAN_MCR_TTCM	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_MCR_TTCM /;"	d
CAN_MCR_TXFP	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_MCR_TXFP /;"	d
CAN_MODE_MASK	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_can.c	/^#define CAN_MODE_MASK /;"	d	file:
CAN_MR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 CAN_MR; 	\/\/ Mode Register$/;"	m	struct:_AT91S_CAN	typeref:typename:AT91_REG
CAN_MR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 CAN_MR; 	\/\/ Mode Register$/;"	m	struct:_AT91S_CAN	typeref:typename:AT91_REG
CAN_MR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 CAN_MR; 	\/\/ Mode Register$/;"	m	struct:_AT91S_CAN	typeref:typename:AT91_REG
CAN_MR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define CAN_MR /;"	d
CAN_MR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 CAN_MR; 	\/\/ Mode Register$/;"	m	struct:_AT91S_CAN	typeref:typename:AT91_REG
CAN_MR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define CAN_MR /;"	d
CAN_MSR_ERRI	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_MSR_ERRI /;"	d
CAN_MSR_INAK	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_MSR_INAK /;"	d
CAN_MSR_RX	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_MSR_RX /;"	d
CAN_MSR_RXM	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_MSR_RXM /;"	d
CAN_MSR_SAMP	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_MSR_SAMP /;"	d
CAN_MSR_SLAK	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_MSR_SLAK /;"	d
CAN_MSR_SLAKI	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_MSR_SLAKI /;"	d
CAN_MSR_TXM	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_MSR_TXM /;"	d
CAN_MSR_WKUI	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_MSR_WKUI /;"	d
CAN_MessagePending	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_can.c	/^uint8_t CAN_MessagePending(CAN_TypeDef* CANx, uint8_t FIFONumber)$/;"	f	typeref:typename:uint8_t
CAN_Mode	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_can.h	/^  uint8_t CAN_Mode;         \/*!< Specifies the CAN operating mode.$/;"	m	struct:__anonb3a0d36f0108	typeref:typename:uint8_t
CAN_ModeStatus_Failed	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_can.h	/^#define CAN_ModeStatus_Failed /;"	d
CAN_ModeStatus_Success	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_can.h	/^#define CAN_ModeStatus_Success /;"	d
CAN_Mode_LoopBack	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_can.h	/^#define CAN_Mode_LoopBack /;"	d
CAN_Mode_Normal	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_can.h	/^#define CAN_Mode_Normal /;"	d
CAN_Mode_Silent	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_can.h	/^#define CAN_Mode_Silent /;"	d
CAN_Mode_Silent_LoopBack	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_can.h	/^#define CAN_Mode_Silent_LoopBack /;"	d
CAN_NART	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_can.h	/^  FunctionalState CAN_NART;  \/*!< Enable or disable the non-automatic retransmission mode.$/;"	m	struct:__anonb3a0d36f0108	typeref:typename:FunctionalState
CAN_NO_MB	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_can.h	/^#define CAN_NO_MB /;"	d
CAN_OperatingModeRequest	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_can.c	/^uint8_t CAN_OperatingModeRequest(CAN_TypeDef* CANx, uint8_t CAN_OperatingMode)$/;"	f	typeref:typename:uint8_t
CAN_OperatingMode_Initialization	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_can.h	/^#define CAN_OperatingMode_Initialization /;"	d
CAN_OperatingMode_Normal	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_can.h	/^#define CAN_OperatingMode_Normal /;"	d
CAN_OperatingMode_Sleep	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_can.h	/^#define CAN_OperatingMode_Sleep /;"	d
CAN_Prescaler	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_can.h	/^  uint16_t CAN_Prescaler;   \/*!< Specifies the length of a time quantum. $/;"	m	struct:__anonb3a0d36f0108	typeref:typename:uint16_t
CAN_RDH0R_DATA4	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_RDH0R_DATA4 /;"	d
CAN_RDH0R_DATA5	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_RDH0R_DATA5 /;"	d
CAN_RDH0R_DATA6	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_RDH0R_DATA6 /;"	d
CAN_RDH0R_DATA7	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_RDH0R_DATA7 /;"	d
CAN_RDH1R_DATA4	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_RDH1R_DATA4 /;"	d
CAN_RDH1R_DATA5	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_RDH1R_DATA5 /;"	d
CAN_RDH1R_DATA6	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_RDH1R_DATA6 /;"	d
CAN_RDH1R_DATA7	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_RDH1R_DATA7 /;"	d
CAN_RDL0R_DATA0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_RDL0R_DATA0 /;"	d
CAN_RDL0R_DATA1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_RDL0R_DATA1 /;"	d
CAN_RDL0R_DATA2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_RDL0R_DATA2 /;"	d
CAN_RDL0R_DATA3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_RDL0R_DATA3 /;"	d
CAN_RDL1R_DATA0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_RDL1R_DATA0 /;"	d
CAN_RDL1R_DATA1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_RDL1R_DATA1 /;"	d
CAN_RDL1R_DATA2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_RDL1R_DATA2 /;"	d
CAN_RDL1R_DATA3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_RDL1R_DATA3 /;"	d
CAN_RDT0R_DLC	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_RDT0R_DLC /;"	d
CAN_RDT0R_FMI	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_RDT0R_FMI /;"	d
CAN_RDT0R_TIME	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_RDT0R_TIME /;"	d
CAN_RDT1R_DLC	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_RDT1R_DLC /;"	d
CAN_RDT1R_FMI	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_RDT1R_FMI /;"	d
CAN_RDT1R_TIME	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_RDT1R_TIME /;"	d
CAN_RF0R_FMP0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_RF0R_FMP0 /;"	d
CAN_RF0R_FOVR0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_RF0R_FOVR0 /;"	d
CAN_RF0R_FULL0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_RF0R_FULL0 /;"	d
CAN_RF0R_RFOM0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_RF0R_RFOM0 /;"	d
CAN_RF1R_FMP1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_RF1R_FMP1 /;"	d
CAN_RF1R_FOVR1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_RF1R_FOVR1 /;"	d
CAN_RF1R_FULL1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_RF1R_FULL1 /;"	d
CAN_RF1R_RFOM1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_RF1R_RFOM1 /;"	d
CAN_RFLM	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_can.h	/^  FunctionalState CAN_RFLM;  \/*!< Enable or disable the Receive FIFO Locked mode.$/;"	m	struct:__anonb3a0d36f0108	typeref:typename:FunctionalState
CAN_RI0R_EXID	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_RI0R_EXID /;"	d
CAN_RI0R_IDE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_RI0R_IDE /;"	d
CAN_RI0R_RTR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_RI0R_RTR /;"	d
CAN_RI0R_STID	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_RI0R_STID /;"	d
CAN_RI1R_EXID	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_RI1R_EXID /;"	d
CAN_RI1R_IDE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_RI1R_IDE /;"	d
CAN_RI1R_RTR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_RI1R_RTR /;"	d
CAN_RI1R_STID	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_RI1R_STID /;"	d
CAN_RTR_DATA	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_can.h	/^#define CAN_RTR_DATA /;"	d
CAN_RTR_Data	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_can.h	/^#define CAN_RTR_Data /;"	d
CAN_RTR_REMOTE	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_can.h	/^#define CAN_RTR_REMOTE /;"	d
CAN_RTR_Remote	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_can.h	/^#define CAN_RTR_Remote /;"	d
CAN_Receive	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_can.c	/^void CAN_Receive(CAN_TypeDef* CANx, uint8_t FIFONumber, CanRxMsg* RxMessage)$/;"	f	typeref:typename:void
CAN_SJW	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_can.h	/^  uint8_t CAN_SJW;          \/*!< Specifies the maximum number of time quanta $/;"	m	struct:__anonb3a0d36f0108	typeref:typename:uint8_t
CAN_SJW_1tq	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_can.h	/^#define CAN_SJW_1tq /;"	d
CAN_SJW_2tq	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_can.h	/^#define CAN_SJW_2tq /;"	d
CAN_SJW_3tq	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_can.h	/^#define CAN_SJW_3tq /;"	d
CAN_SJW_4tq	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_can.h	/^#define CAN_SJW_4tq /;"	d
CAN_SR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 CAN_SR; 	\/\/ Status Register$/;"	m	struct:_AT91S_CAN	typeref:typename:AT91_REG
CAN_SR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 CAN_SR; 	\/\/ Status Register$/;"	m	struct:_AT91S_CAN	typeref:typename:AT91_REG
CAN_SR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 CAN_SR; 	\/\/ Status Register$/;"	m	struct:_AT91S_CAN	typeref:typename:AT91_REG
CAN_SR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define CAN_SR /;"	d
CAN_SR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 CAN_SR; 	\/\/ Status Register$/;"	m	struct:_AT91S_CAN	typeref:typename:AT91_REG
CAN_SR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define CAN_SR /;"	d
CAN_SlaveStartBank	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_can.c	/^void CAN_SlaveStartBank(uint8_t CAN_BankNumber) $/;"	f	typeref:typename:void
CAN_Sleep	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_can.c	/^uint8_t CAN_Sleep(CAN_TypeDef* CANx)$/;"	f	typeref:typename:uint8_t
CAN_Sleep_Failed	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_can.h	/^#define CAN_Sleep_Failed /;"	d
CAN_Sleep_Ok	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_can.h	/^#define CAN_Sleep_Ok /;"	d
CAN_StructInit	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_can.c	/^void CAN_StructInit(CAN_InitTypeDef* CAN_InitStruct)$/;"	f	typeref:typename:void
CAN_TCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 CAN_TCR; 	\/\/ Transfer Command Register$/;"	m	struct:_AT91S_CAN	typeref:typename:AT91_REG
CAN_TCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 CAN_TCR; 	\/\/ Transfer Command Register$/;"	m	struct:_AT91S_CAN	typeref:typename:AT91_REG
CAN_TCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 CAN_TCR; 	\/\/ Transfer Command Register$/;"	m	struct:_AT91S_CAN	typeref:typename:AT91_REG
CAN_TCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define CAN_TCR /;"	d
CAN_TCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 CAN_TCR; 	\/\/ Transfer Command Register$/;"	m	struct:_AT91S_CAN	typeref:typename:AT91_REG
CAN_TCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define CAN_TCR /;"	d
CAN_TDH0R_DATA4	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_TDH0R_DATA4 /;"	d
CAN_TDH0R_DATA5	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_TDH0R_DATA5 /;"	d
CAN_TDH0R_DATA6	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_TDH0R_DATA6 /;"	d
CAN_TDH0R_DATA7	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_TDH0R_DATA7 /;"	d
CAN_TDH1R_DATA4	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_TDH1R_DATA4 /;"	d
CAN_TDH1R_DATA5	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_TDH1R_DATA5 /;"	d
CAN_TDH1R_DATA6	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_TDH1R_DATA6 /;"	d
CAN_TDH1R_DATA7	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_TDH1R_DATA7 /;"	d
CAN_TDH2R_DATA4	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_TDH2R_DATA4 /;"	d
CAN_TDH2R_DATA5	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_TDH2R_DATA5 /;"	d
CAN_TDH2R_DATA6	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_TDH2R_DATA6 /;"	d
CAN_TDH2R_DATA7	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_TDH2R_DATA7 /;"	d
CAN_TDL0R_DATA0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_TDL0R_DATA0 /;"	d
CAN_TDL0R_DATA1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_TDL0R_DATA1 /;"	d
CAN_TDL0R_DATA2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_TDL0R_DATA2 /;"	d
CAN_TDL0R_DATA3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_TDL0R_DATA3 /;"	d
CAN_TDL1R_DATA0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_TDL1R_DATA0 /;"	d
CAN_TDL1R_DATA1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_TDL1R_DATA1 /;"	d
CAN_TDL1R_DATA2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_TDL1R_DATA2 /;"	d
CAN_TDL1R_DATA3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_TDL1R_DATA3 /;"	d
CAN_TDL2R_DATA0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_TDL2R_DATA0 /;"	d
CAN_TDL2R_DATA1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_TDL2R_DATA1 /;"	d
CAN_TDL2R_DATA2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_TDL2R_DATA2 /;"	d
CAN_TDL2R_DATA3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_TDL2R_DATA3 /;"	d
CAN_TDT0R_DLC	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_TDT0R_DLC /;"	d
CAN_TDT0R_TGT	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_TDT0R_TGT /;"	d
CAN_TDT0R_TIME	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_TDT0R_TIME /;"	d
CAN_TDT1R_DLC	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_TDT1R_DLC /;"	d
CAN_TDT1R_TGT	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_TDT1R_TGT /;"	d
CAN_TDT1R_TIME	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_TDT1R_TIME /;"	d
CAN_TDT2R_DLC	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_TDT2R_DLC /;"	d
CAN_TDT2R_TGT	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_TDT2R_TGT /;"	d
CAN_TDT2R_TIME	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_TDT2R_TIME /;"	d
CAN_TI0R_EXID	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_TI0R_EXID /;"	d
CAN_TI0R_IDE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_TI0R_IDE /;"	d
CAN_TI0R_RTR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_TI0R_RTR /;"	d
CAN_TI0R_STID	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_TI0R_STID /;"	d
CAN_TI0R_TXRQ	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_TI0R_TXRQ /;"	d
CAN_TI1R_EXID	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_TI1R_EXID /;"	d
CAN_TI1R_IDE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_TI1R_IDE /;"	d
CAN_TI1R_RTR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_TI1R_RTR /;"	d
CAN_TI1R_STID	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_TI1R_STID /;"	d
CAN_TI1R_TXRQ	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_TI1R_TXRQ /;"	d
CAN_TI2R_EXID	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_TI2R_EXID /;"	d
CAN_TI2R_IDE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_TI2R_IDE /;"	d
CAN_TI2R_RTR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_TI2R_RTR /;"	d
CAN_TI2R_STID	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_TI2R_STID /;"	d
CAN_TI2R_TXRQ	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_TI2R_TXRQ /;"	d
CAN_TIM	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 CAN_TIM; 	\/\/ Timer Register$/;"	m	struct:_AT91S_CAN	typeref:typename:AT91_REG
CAN_TIM	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 CAN_TIM; 	\/\/ Timer Register$/;"	m	struct:_AT91S_CAN	typeref:typename:AT91_REG
CAN_TIM	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 CAN_TIM; 	\/\/ Timer Register$/;"	m	struct:_AT91S_CAN	typeref:typename:AT91_REG
CAN_TIM	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define CAN_TIM /;"	d
CAN_TIM	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 CAN_TIM; 	\/\/ Timer Register$/;"	m	struct:_AT91S_CAN	typeref:typename:AT91_REG
CAN_TIM	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define CAN_TIM /;"	d
CAN_TIMESTP	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 CAN_TIMESTP; 	\/\/ Time Stamp Register$/;"	m	struct:_AT91S_CAN	typeref:typename:AT91_REG
CAN_TIMESTP	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 CAN_TIMESTP; 	\/\/ Time Stamp Register$/;"	m	struct:_AT91S_CAN	typeref:typename:AT91_REG
CAN_TIMESTP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 CAN_TIMESTP; 	\/\/ Time Stamp Register$/;"	m	struct:_AT91S_CAN	typeref:typename:AT91_REG
CAN_TIMESTP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define CAN_TIMESTP /;"	d
CAN_TIMESTP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 CAN_TIMESTP; 	\/\/ Time Stamp Register$/;"	m	struct:_AT91S_CAN	typeref:typename:AT91_REG
CAN_TIMESTP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define CAN_TIMESTP /;"	d
CAN_TSR_ABRQ0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_TSR_ABRQ0 /;"	d
CAN_TSR_ABRQ1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_TSR_ABRQ1 /;"	d
CAN_TSR_ABRQ2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_TSR_ABRQ2 /;"	d
CAN_TSR_ALST0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_TSR_ALST0 /;"	d
CAN_TSR_ALST1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_TSR_ALST1 /;"	d
CAN_TSR_ALST2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_TSR_ALST2 /;"	d
CAN_TSR_CODE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_TSR_CODE /;"	d
CAN_TSR_LOW	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_TSR_LOW /;"	d
CAN_TSR_LOW0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_TSR_LOW0 /;"	d
CAN_TSR_LOW1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_TSR_LOW1 /;"	d
CAN_TSR_LOW2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_TSR_LOW2 /;"	d
CAN_TSR_RQCP0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_TSR_RQCP0 /;"	d
CAN_TSR_RQCP1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_TSR_RQCP1 /;"	d
CAN_TSR_RQCP2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_TSR_RQCP2 /;"	d
CAN_TSR_TERR0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_TSR_TERR0 /;"	d
CAN_TSR_TERR1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_TSR_TERR1 /;"	d
CAN_TSR_TERR2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_TSR_TERR2 /;"	d
CAN_TSR_TME	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_TSR_TME /;"	d
CAN_TSR_TME0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_TSR_TME0 /;"	d
CAN_TSR_TME1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_TSR_TME1 /;"	d
CAN_TSR_TME2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_TSR_TME2 /;"	d
CAN_TSR_TXOK0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_TSR_TXOK0 /;"	d
CAN_TSR_TXOK1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_TSR_TXOK1 /;"	d
CAN_TSR_TXOK2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CAN_TSR_TXOK2 /;"	d
CAN_TTCM	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_can.h	/^  FunctionalState CAN_TTCM; \/*!< Enable or disable the time triggered communication mode.$/;"	m	struct:__anonb3a0d36f0108	typeref:typename:FunctionalState
CAN_TTComModeCmd	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_can.c	/^void CAN_TTComModeCmd(CAN_TypeDef* CANx, FunctionalState NewState)$/;"	f	typeref:typename:void
CAN_TXFP	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_can.h	/^  FunctionalState CAN_TXFP;  \/*!< Enable or disable the transmit FIFO priority.$/;"	m	struct:__anonb3a0d36f0108	typeref:typename:FunctionalState
CAN_TXMAILBOX_0	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_can.c	/^#define CAN_TXMAILBOX_0 /;"	d	file:
CAN_TXMAILBOX_1	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_can.c	/^#define CAN_TXMAILBOX_1 /;"	d	file:
CAN_TXMAILBOX_2	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_can.c	/^#define CAN_TXMAILBOX_2 /;"	d	file:
CAN_Transmit	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_can.c	/^uint8_t CAN_Transmit(CAN_TypeDef* CANx, CanTxMsg* TxMessage)$/;"	f	typeref:typename:uint8_t
CAN_TransmitStatus	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_can.c	/^uint8_t CAN_TransmitStatus(CAN_TypeDef* CANx, uint8_t TransmitMailbox)$/;"	f	typeref:typename:uint8_t
CAN_TxMailBox_TypeDef	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^} CAN_TxMailBox_TypeDef;$/;"	t	typeref:struct:__anon3e8f98ce0608
CAN_TxStatus_Failed	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_can.h	/^#define CAN_TxStatus_Failed /;"	d
CAN_TxStatus_NoMailBox	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_can.h	/^#define CAN_TxStatus_NoMailBox /;"	d
CAN_TxStatus_Ok	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_can.h	/^#define CAN_TxStatus_Ok /;"	d
CAN_TxStatus_Pending	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_can.h	/^#define CAN_TxStatus_Pending /;"	d
CAN_TypeDef	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^} CAN_TypeDef;$/;"	t	typeref:struct:__anon3e8f98ce0908
CAN_VR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 CAN_VR; 	\/\/ Version Register$/;"	m	struct:_AT91S_CAN	typeref:typename:AT91_REG
CAN_VR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 CAN_VR; 	\/\/ Version Register$/;"	m	struct:_AT91S_CAN	typeref:typename:AT91_REG
CAN_VR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 CAN_VR; 	\/\/ Version Register$/;"	m	struct:_AT91S_CAN	typeref:typename:AT91_REG
CAN_VR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define CAN_VR /;"	d
CAN_VR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 CAN_VR; 	\/\/ Version Register$/;"	m	struct:_AT91S_CAN	typeref:typename:AT91_REG
CAN_VR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define CAN_VR /;"	d
CAN_WakeUp	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_can.c	/^uint8_t CAN_WakeUp(CAN_TypeDef* CANx)$/;"	f	typeref:typename:uint8_t
CAN_WakeUp_Failed	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_can.h	/^#define CAN_WakeUp_Failed /;"	d
CAN_WakeUp_Ok	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_can.h	/^#define CAN_WakeUp_Ok /;"	d
CCER	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint16_t CCER;        \/*!< TIM capture\/compare enable register, Address offset: 0x20 *\/$/;"	m	struct:__anon3e8f98ce2108	typeref:typename:__IO uint16_t
CCER_CCE_SET	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_tim.c	/^#define CCER_CCE_SET /;"	d	file:
CCER_CCNE_SET	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_tim.c	/^#define	CCER_CCNE_SET /;"	d	file:
CCMR1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint16_t CCMR1;       \/*!< TIM capture\/compare mode register 1, Address offset: 0x18 *\/$/;"	m	struct:__anon3e8f98ce2108	typeref:typename:__IO uint16_t
CCMR2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint16_t CCMR2;       \/*!< TIM capture\/compare mode register 2, Address offset: 0x1C *\/$/;"	m	struct:__anon3e8f98ce2108	typeref:typename:__IO uint16_t
CCMR_OC13M_MASK	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_tim.c	/^#define CCMR_OC13M_MASK /;"	d	file:
CCMR_OC24M_MASK	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_tim.c	/^#define CCMR_OC24M_MASK /;"	d	file:
CCMR_OFFSET	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_tim.c	/^#define CCMR_OFFSET /;"	d	file:
CCR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint16_t CCR;        \/*!< I2C Clock control register, Address offset: 0x1C *\/$/;"	m	struct:__anon3e8f98ce1a08	typeref:typename:__IO uint16_t
CCR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t CCR;    \/*!< ADC common control register,                 Address offset: ADC1 /;"	m	struct:__anon3e8f98ce0508	typeref:typename:__IO uint32_t
CCR	Libraries/CMSIS/Include/core_cm0.h	/^  __IO uint32_t CCR;                     \/*!< Offset: 0x014 (R\/W)  Configuration Control Regis/;"	m	struct:__anon84a969300a08	typeref:typename:__IO uint32_t
CCR	Libraries/CMSIS/Include/core_cm3.h	/^  __IO uint32_t CCR;                     \/*!< Offset: 0x014 (R\/W)  Configuration Control Regis/;"	m	struct:__anon84a975f30a08	typeref:typename:__IO uint32_t
CCR	Libraries/CMSIS/Include/core_cm4.h	/^  __IO uint32_t CCR;                     \/*!< Offset: 0x014 (R\/W)  Configuration Control Regis/;"	m	struct:__anon84a97a340a08	typeref:typename:__IO uint32_t
CCR1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t CCR1;        \/*!< TIM capture\/compare register 1,      Address offset: 0x34 *\/$/;"	m	struct:__anon3e8f98ce2108	typeref:typename:__IO uint32_t
CCR2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t CCR2;        \/*!< TIM capture\/compare register 2,      Address offset: 0x38 *\/$/;"	m	struct:__anon3e8f98ce2108	typeref:typename:__IO uint32_t
CCR3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t CCR3;        \/*!< TIM capture\/compare register 3,      Address offset: 0x3C *\/$/;"	m	struct:__anon3e8f98ce2108	typeref:typename:__IO uint32_t
CCR4	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t CCR4;        \/*!< TIM capture\/compare register 4,      Address offset: 0x40 *\/$/;"	m	struct:__anon3e8f98ce2108	typeref:typename:__IO uint32_t
CDR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t CDR;    \/*!< ADC common regular data register for dual$/;"	m	struct:__anon3e8f98ce0508	typeref:typename:__IO uint32_t
CDR_ADDRESS	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_adc.c	/^#define CDR_ADDRESS /;"	d	file:
CFGR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t CFGR;          \/*!< RCC clock configuration register,                          /;"	m	struct:__anon3e8f98ce1d08	typeref:typename:__IO uint32_t
CFGR_I2SSRC_BB	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_rcc.c	/^#define CFGR_I2SSRC_BB /;"	d	file:
CFGR_MCO1_RESET_MASK	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_rcc.c	/^#define CFGR_MCO1_RESET_MASK /;"	d	file:
CFGR_MCO2_RESET_MASK	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_rcc.c	/^#define CFGR_MCO2_RESET_MASK /;"	d	file:
CFGR_OFFSET	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_rcc.c	/^#define CFGR_OFFSET /;"	d	file:
CFR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t CFR;  \/*!< WWDG Configuration register, Address offset: 0x04 *\/$/;"	m	struct:__anon3e8f98ce2308	typeref:typename:__IO uint32_t
CFR_EWI_BB	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_wwdg.c	/^#define CFR_EWI_BB /;"	d	file:
CFR_OFFSET	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_wwdg.c	/^#define CFR_OFFSET /;"	d	file:
CFR_WDGTB_MASK	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_wwdg.c	/^#define CFR_WDGTB_MASK /;"	d	file:
CFR_W_MASK	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_wwdg.c	/^#define CFR_W_MASK /;"	d	file:
CFSR	Libraries/CMSIS/Include/core_cm3.h	/^  __IO uint32_t CFSR;                    \/*!< Offset: 0x028 (R\/W)  Configurable Fault Status R/;"	m	struct:__anon84a975f30a08	typeref:typename:__IO uint32_t
CFSR	Libraries/CMSIS/Include/core_cm4.h	/^  __IO uint32_t CFSR;                    \/*!< Offset: 0x028 (R\/W)  Configurable Fault Status R/;"	m	struct:__anon84a97a340a08	typeref:typename:__IO uint32_t
CHAR	Libraries/fatfs/src/integer.h	/^typedef char			CHAR;$/;"	t	typeref:typename:char
CHECKFEDC	FreeRTOS/portable/WizC/PIC18/Install.bat	/^:CHECKFEDC$/;"	l
CHECKWIZC	FreeRTOS/portable/WizC/PIC18/Install.bat	/^:CHECKWIZC$/;"	l
CID_CRC	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^  __IO uint8_t  CID_CRC;              \/*!< CID CRC *\/$/;"	m	struct:__anon395a0ec00508	typeref:typename:__IO uint8_t
CID_CRC	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^  __IO uint8_t  CID_CRC;              \/*!< CID CRC *\/$/;"	m	struct:__anon40942c0d0508	typeref:typename:__IO uint8_t
CID_Tab	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.c	/^static uint32_t CSD_Tab[4], CID_Tab[4], RCA = 0;$/;"	v	typeref:typename:uint32_t[4][4]	file:
CID_Tab	Libraries/SDIO_Driver/stm32_sdio_sd.c	/^static uint32_t CSD_Tab[4], CID_Tab[4], RCA = 0;$/;"	v	typeref:typename:uint32_t[4][4]	file:
CIR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t CIR;           \/*!< RCC clock interrupt register,                              /;"	m	struct:__anon3e8f98ce1d08	typeref:typename:__IO uint32_t
CIR_BYTE2_ADDRESS	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_rcc.c	/^#define CIR_BYTE2_ADDRESS /;"	d	file:
CIR_BYTE3_ADDRESS	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_rcc.c	/^#define CIR_BYTE3_ADDRESS /;"	d	file:
CKGR_MCFR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 CKGR_MCFR; 	\/\/ Main Clock  Frequency Register$/;"	m	struct:_AT91S_CKGR	typeref:typename:AT91_REG
CKGR_MCFR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 CKGR_MCFR; 	\/\/ Main Clock  Frequency Register$/;"	m	struct:_AT91S_CKGR	typeref:typename:AT91_REG
CKGR_MCFR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 CKGR_MCFR; 	\/\/ Main Clock  Frequency Register$/;"	m	struct:_AT91S_CKGR	typeref:typename:AT91_REG
CKGR_MCFR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define CKGR_MCFR /;"	d
CKGR_MCFR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 CKGR_MCFR; 	\/\/ Main Clock  Frequency Register$/;"	m	struct:_AT91S_CKGR	typeref:typename:AT91_REG
CKGR_MCFR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define CKGR_MCFR /;"	d
CKGR_MCFR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 CKGR_MCFR; 	\/\/ Main Clock  Frequency Register$/;"	m	struct:_AT91S_CKGR	typeref:typename:AT91_REG
CKGR_MCFR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define CKGR_MCFR /;"	d
CKGR_MOR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 CKGR_MOR; 	\/\/ Main Oscillator Register$/;"	m	struct:_AT91S_CKGR	typeref:typename:AT91_REG
CKGR_MOR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 CKGR_MOR; 	\/\/ Main Oscillator Register$/;"	m	struct:_AT91S_CKGR	typeref:typename:AT91_REG
CKGR_MOR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 CKGR_MOR; 	\/\/ Main Oscillator Register$/;"	m	struct:_AT91S_CKGR	typeref:typename:AT91_REG
CKGR_MOR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define CKGR_MOR /;"	d
CKGR_MOR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 CKGR_MOR; 	\/\/ Main Oscillator Register$/;"	m	struct:_AT91S_CKGR	typeref:typename:AT91_REG
CKGR_MOR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define CKGR_MOR /;"	d
CKGR_MOR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 CKGR_MOR; 	\/\/ Main Oscillator Register$/;"	m	struct:_AT91S_CKGR	typeref:typename:AT91_REG
CKGR_MOR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define CKGR_MOR /;"	d
CKGR_PLLR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 CKGR_PLLR; 	\/\/ PLL Register$/;"	m	struct:_AT91S_CKGR	typeref:typename:AT91_REG
CKGR_PLLR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 CKGR_PLLR; 	\/\/ PLL Register$/;"	m	struct:_AT91S_CKGR	typeref:typename:AT91_REG
CKGR_PLLR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 CKGR_PLLR; 	\/\/ PLL Register$/;"	m	struct:_AT91S_CKGR	typeref:typename:AT91_REG
CKGR_PLLR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define CKGR_PLLR /;"	d
CKGR_PLLR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 CKGR_PLLR; 	\/\/ PLL Register$/;"	m	struct:_AT91S_CKGR	typeref:typename:AT91_REG
CKGR_PLLR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define CKGR_PLLR /;"	d
CKGR_PLLR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 CKGR_PLLR; 	\/\/ PLL Register$/;"	m	struct:_AT91S_CKGR	typeref:typename:AT91_REG
CKGR_PLLR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define CKGR_PLLR /;"	d
CLEAR_BIT	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define CLEAR_BIT(/;"	d
CLEAR_REG	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define CLEAR_REG(/;"	d
CLKCR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t CLKCR;          \/*!< SDI clock control register,     Address offset: 0x04 *\/$/;"	m	struct:__anon3e8f98ce1f08	typeref:typename:__IO uint32_t
CLKCR_CLEAR_MASK	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_sdio.c	/^#define CLKCR_CLEAR_MASK /;"	d	file:
CLKCR_CLKEN_BB	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_sdio.c	/^#define CLKCR_CLKEN_BB /;"	d	file:
CLKCR_OFFSET	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_sdio.c	/^#define CLKCR_OFFSET /;"	d	file:
CLKEN_BitNumber	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_sdio.c	/^#define CLKEN_BitNumber /;"	d	file:
CM4-SIMD-Instructions	Libraries/CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h2><a name="CM4-SIMD-Instructions"><\/a>Cortex-M4 SIMD instruction support<\/h2>$/;"	a
CMD	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t CMD;            \/*!< SDIO command register,          Address offset: 0x0C *\/$/;"	m	struct:__anon3e8f98ce1f08	typeref:typename:__IO uint32_t
CMD_ATACMD_BB	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_sdio.c	/^#define CMD_ATACMD_BB /;"	d	file:
CMD_CLEAR_MASK	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_sdio.c	/^#define CMD_CLEAR_MASK /;"	d	file:
CMD_ENCMDCOMPL_BB	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_sdio.c	/^#define CMD_ENCMDCOMPL_BB /;"	d	file:
CMD_NIEN_BB	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_sdio.c	/^#define CMD_NIEN_BB /;"	d	file:
CMD_OFFSET	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_sdio.c	/^#define CMD_OFFSET /;"	d	file:
CMD_SDIOSUSPEND_BB	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_sdio.c	/^#define CMD_SDIOSUSPEND_BB /;"	d	file:
CMPCR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t CMPCR;        \/*!< SYSCFG Compensation cell control register,         Address o/;"	m	struct:__anon3e8f98ce1908	typeref:typename:__IO uint32_t
CMPCR_CMP_PD_BB	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_syscfg.c	/^#define CMPCR_CMP_PD_BB /;"	d	file:
CMPCR_OFFSET	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_syscfg.c	/^#define CMPCR_OFFSET /;"	d	file:
CMP_PD_BitNumber	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_syscfg.c	/^#define CMP_PD_BitNumber /;"	d	file:
CMSIS Cortex Core	Libraries/CMSIS/Documentation/CMSIS_Core.htm	/^<h3>CMSIS Cortex Core<\/h3>$/;"	j
CMSIS Debug Support	Libraries/CMSIS/Documentation/CMSIS_DebugSupport.htm	/^<h1>CMSIS Debug Support<\/h1>$/;"	h
CMSIS Example	Libraries/CMSIS/Documentation/CMSIS_Core.htm	/^<h2><a name="5"><\/a>CMSIS Example<\/h2>$/;"	i
CMSIS Files	Libraries/CMSIS/Documentation/CMSIS_Core.htm	/^<h2><a name="3"><\/a>CMSIS Files<\/h2>$/;"	i
CMSIS MISRA-C:2004 Compliance Exceptions	Libraries/CMSIS/Documentation/CMSIS_Core.htm	/^<h2><a name="6"><\/a>CMSIS MISRA-C:2004 Compliance Exceptions<\/h2>$/;"	i
CMSIS Release Notes	Libraries/CMSIS/index.htm	/^<h1>CMSIS Release Notes<\/h1>$/;"	h
CMSIS Support for Cortex-M4 SIMD Instructions	Libraries/CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h1>CMSIS Support for Cortex-M4 SIMD Instructions<\/h1>$/;"	h
CMSIS Version History	Libraries/CMSIS/Documentation/CMSIS_History.htm	/^<h1>CMSIS Version History<\/h1>$/;"	h
CMSIS Version Number	Libraries/CMSIS/Documentation/CMSIS_Core.htm	/^<h3>CMSIS Version Number<\/h3>$/;"	j
CNT	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t CNT;         \/*!< TIM counter register,                Address offset: 0x24 *\/$/;"	m	struct:__anon3e8f98ce2108	typeref:typename:__IO uint32_t
CODECTimeout	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_audio_codec.c	/^__IO uint32_t  CODECTimeout = CODEC_LONG_TIMEOUT;   $/;"	v	typeref:typename:__IO uint32_t
CODEC_ADDRESS	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_audio_codec.c	/^#define CODEC_ADDRESS /;"	d	file:
CODEC_FLAG_TIMEOUT	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_audio_codec.h	/^#define CODEC_FLAG_TIMEOUT /;"	d
CODEC_I2C	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_audio_codec.h	/^#define CODEC_I2C /;"	d
CODEC_I2C_CLK	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_audio_codec.h	/^#define CODEC_I2C_CLK /;"	d
CODEC_I2C_GPIO	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_audio_codec.h	/^#define CODEC_I2C_GPIO /;"	d
CODEC_I2C_GPIO_AF	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_audio_codec.h	/^#define CODEC_I2C_GPIO_AF /;"	d
CODEC_I2C_GPIO_CLOCK	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_audio_codec.h	/^#define CODEC_I2C_GPIO_CLOCK /;"	d
CODEC_I2C_SCL_PIN	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_audio_codec.h	/^#define CODEC_I2C_SCL_PIN /;"	d
CODEC_I2C_SDA_PIN	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_audio_codec.h	/^#define CODEC_I2C_SDA_PIN /;"	d
CODEC_I2S	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_audio_codec.h	/^#define CODEC_I2S /;"	d
CODEC_I2S_ADDRESS	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_audio_codec.h	/^#define CODEC_I2S_ADDRESS /;"	d
CODEC_I2S_CLK	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_audio_codec.h	/^#define CODEC_I2S_CLK /;"	d
CODEC_I2S_GPIO	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_audio_codec.h	/^#define CODEC_I2S_GPIO /;"	d
CODEC_I2S_GPIO_AF	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_audio_codec.h	/^#define CODEC_I2S_GPIO_AF /;"	d
CODEC_I2S_GPIO_CLOCK	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_audio_codec.h	/^#define CODEC_I2S_GPIO_CLOCK /;"	d
CODEC_I2S_IRQ	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_audio_codec.h	/^#define CODEC_I2S_IRQ /;"	d
CODEC_I2S_MCK_GPIO	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_audio_codec.h	/^#define CODEC_I2S_MCK_GPIO /;"	d
CODEC_I2S_MCK_PIN	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_audio_codec.h	/^#define CODEC_I2S_MCK_PIN /;"	d
CODEC_I2S_MCK_PINSRC	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_audio_codec.h	/^#define CODEC_I2S_MCK_PINSRC /;"	d
CODEC_I2S_SCK_PIN	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_audio_codec.h	/^#define CODEC_I2S_SCK_PIN /;"	d
CODEC_I2S_SCK_PINSRC	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_audio_codec.h	/^#define CODEC_I2S_SCK_PINSRC /;"	d
CODEC_I2S_SCL_PINSRC	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_audio_codec.h	/^#define CODEC_I2S_SCL_PINSRC /;"	d
CODEC_I2S_SDA_PINSRC	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_audio_codec.h	/^#define CODEC_I2S_SDA_PINSRC /;"	d
CODEC_I2S_SD_PIN	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_audio_codec.h	/^#define CODEC_I2S_SD_PIN /;"	d
CODEC_I2S_SD_PINSRC	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_audio_codec.h	/^#define CODEC_I2S_SD_PINSRC /;"	d
CODEC_I2S_WS_PIN	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_audio_codec.h	/^#define CODEC_I2S_WS_PIN /;"	d
CODEC_I2S_WS_PINSRC	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_audio_codec.h	/^#define CODEC_I2S_WS_PINSRC /;"	d
CODEC_LONG_TIMEOUT	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_audio_codec.h	/^#define CODEC_LONG_TIMEOUT /;"	d
CODEC_MCLK_ENABLED	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_audio_codec.h	/^#define CODEC_MCLK_ENABLED$/;"	d
CODEC_PDWN_HW	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_audio_codec.h	/^#define CODEC_PDWN_HW /;"	d
CODEC_PDWN_SW	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_audio_codec.h	/^#define CODEC_PDWN_SW /;"	d
CODEC_RESET_DELAY	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_audio_codec.c	/^#define CODEC_RESET_DELAY /;"	d	file:
CODEC_STANDARD	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_audio_codec.c	/^ #define  CODEC_STANDARD /;"	d	file:
COM1	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval.h	/^  COM1 = 0,$/;"	e	enum:__anon333c485c0503
COM2	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval.h	/^  COM2 = 1$/;"	e	enum:__anon333c485c0503
COM_RX_AF	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval.c	/^const uint8_t COM_RX_AF[COMn] = {EVAL_COM1_RX_AF};$/;"	v	typeref:typename:const uint8_t[]
COM_RX_PIN	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval.c	/^const uint16_t COM_RX_PIN[COMn] = {EVAL_COM1_RX_PIN};$/;"	v	typeref:typename:const uint16_t[]
COM_RX_PIN_SOURCE	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval.c	/^const uint8_t COM_RX_PIN_SOURCE[COMn] = {EVAL_COM1_RX_SOURCE};$/;"	v	typeref:typename:const uint8_t[]
COM_RX_PORT	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval.c	/^GPIO_TypeDef* COM_RX_PORT[COMn] = {EVAL_COM1_RX_GPIO_PORT};$/;"	v	typeref:typename:GPIO_TypeDef * []
COM_RX_PORT_CLK	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval.c	/^const uint32_t COM_RX_PORT_CLK[COMn] = {EVAL_COM1_RX_GPIO_CLK};$/;"	v	typeref:typename:const uint32_t[]
COM_TX_AF	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval.c	/^const uint8_t COM_TX_AF[COMn] = {EVAL_COM1_TX_AF};$/;"	v	typeref:typename:const uint8_t[]
COM_TX_PIN	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval.c	/^const uint16_t COM_TX_PIN[COMn] = {EVAL_COM1_TX_PIN};$/;"	v	typeref:typename:const uint16_t[]
COM_TX_PIN_SOURCE	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval.c	/^const uint8_t COM_TX_PIN_SOURCE[COMn] = {EVAL_COM1_TX_SOURCE};$/;"	v	typeref:typename:const uint8_t[]
COM_TX_PORT	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval.c	/^GPIO_TypeDef* COM_TX_PORT[COMn] = {EVAL_COM1_TX_GPIO_PORT};$/;"	v	typeref:typename:GPIO_TypeDef * []
COM_TX_PORT_CLK	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval.c	/^const uint32_t COM_TX_PORT_CLK[COMn] = {EVAL_COM1_TX_GPIO_CLK};$/;"	v	typeref:typename:const uint32_t[]
COM_TypeDef	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval.h	/^} COM_TypeDef;$/;"	t	typeref:enum:__anon333c485c0503
COM_USART	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval.c	/^USART_TypeDef* COM_USART[COMn] = {EVAL_COM1}; $/;"	v	typeref:typename:USART_TypeDef * []
COM_USART_CLK	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval.c	/^const uint32_t COM_USART_CLK[COMn] = {EVAL_COM1_CLK};$/;"	v	typeref:typename:const uint32_t[]
COMn	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval.h	/^#define COMn /;"	d
CONTROL_Type	Libraries/CMSIS/Include/core_cm0.h	/^} CONTROL_Type;$/;"	t	typeref:union:__anon84a96930070a
CONTROL_Type	Libraries/CMSIS/Include/core_cm3.h	/^} CONTROL_Type;$/;"	t	typeref:union:__anon84a975f3070a
CONTROL_Type	Libraries/CMSIS/Include/core_cm4.h	/^} CONTROL_Type;$/;"	t	typeref:union:__anon84a97a34070a
COPY_DRIVERS	FreeRTOS/portable/WizC/PIC18/Install.bat	/^:COPY_DRIVERS$/;"	l
COPY_HEADERS	FreeRTOS/portable/WizC/PIC18/Install.bat	/^:COPY_HEADERS$/;"	l
COPY_MODULES	FreeRTOS/portable/WizC/PIC18/Install.bat	/^:COPY_MODULES$/;"	l
CO_ROUTINE_H	FreeRTOS/include/croutine.h	/^#define CO_ROUTINE_H$/;"	d
CPACR	Libraries/CMSIS/Include/core_cm3.h	/^  __IO uint32_t CPACR;                   \/*!< Offset: 0x088 (R\/W)  Coprocessor Access Control /;"	m	struct:__anon84a975f30a08	typeref:typename:__IO uint32_t
CPACR	Libraries/CMSIS/Include/core_cm4.h	/^  __IO uint32_t CPACR;                   \/*!< Offset: 0x088 (R\/W)  Coprocessor Access Control /;"	m	struct:__anon84a97a340a08	typeref:typename:__IO uint32_t
CPUID	Libraries/CMSIS/Include/core_cm0.h	/^  __I  uint32_t CPUID;                   \/*!< Offset: 0x000 (R\/ )  CPUID Base Register        /;"	m	struct:__anon84a969300a08	typeref:typename:__I uint32_t
CPUID	Libraries/CMSIS/Include/core_cm3.h	/^  __I  uint32_t CPUID;                   \/*!< Offset: 0x000 (R\/ )  CPUID Base Register        /;"	m	struct:__anon84a975f30a08	typeref:typename:__I uint32_t
CPUID	Libraries/CMSIS/Include/core_cm4.h	/^  __I  uint32_t CPUID;                   \/*!< Offset: 0x000 (R\/ )  CPUID Base Register        /;"	m	struct:__anon84a97a340a08	typeref:typename:__I uint32_t
CR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t CR;            \/*!< RCC clock control register,                                /;"	m	struct:__anon3e8f98ce1d08	typeref:typename:__IO uint32_t
CR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t CR;         \/*!< CRC Control register,          Address offset: 0x08 *\/$/;"	m	struct:__anon3e8f98ce0a08	typeref:typename:__IO uint32_t
CR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t CR;        \/*!< HASH control register,          Address offset: 0x00        *\/$/;"	m	struct:__anon3e8f98ce2508	typeref:typename:__IO uint32_t
CR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t CR;       \/*!< DAC control register,                                    Address/;"	m	struct:__anon3e8f98ce0b08	typeref:typename:__IO uint32_t
CR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t CR;       \/*!< DCMI control register 1,                       Address offset: 0/;"	m	struct:__anon3e8f98ce0d08	typeref:typename:__IO uint32_t
CR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t CR;       \/*!< FLASH control register,        Address offset: 0x10 *\/$/;"	m	struct:__anon3e8f98ce1208	typeref:typename:__IO uint32_t
CR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t CR;      \/*!< Debug MCU configuration register, Address offset: 0x04 *\/$/;"	m	struct:__anon3e8f98ce0c08	typeref:typename:__IO uint32_t
CR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t CR;      \/*!< RTC control register,                                     Address/;"	m	struct:__anon3e8f98ce1e08	typeref:typename:__IO uint32_t
CR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t CR;     \/*!< CRYP control register,                            Address offset: /;"	m	struct:__anon3e8f98ce2408	typeref:typename:__IO uint32_t
CR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t CR;     \/*!< DMA stream x configuration register      *\/$/;"	m	struct:__anon3e8f98ce0e08	typeref:typename:__IO uint32_t
CR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t CR;   \/*!< PWR power control register,        Address offset: 0x00 *\/$/;"	m	struct:__anon3e8f98ce1c08	typeref:typename:__IO uint32_t
CR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t CR;   \/*!< WWDG Control register,       Address offset: 0x00 *\/$/;"	m	struct:__anon3e8f98ce2308	typeref:typename:__IO uint32_t
CR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t CR;  \/*!< RNG control register, Address offset: 0x00 *\/$/;"	m	struct:__anon3e8f98ce2608	typeref:typename:__IO uint32_t
CR1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint16_t CR1;         \/*!< TIM control register 1,              Address offset: 0x00 *\/$/;"	m	struct:__anon3e8f98ce2108	typeref:typename:__IO uint16_t
CR1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint16_t CR1;        \/*!< I2C Control register 1,     Address offset: 0x00 *\/$/;"	m	struct:__anon3e8f98ce1a08	typeref:typename:__IO uint16_t
CR1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint16_t CR1;        \/*!< SPI control register 1 (not used in I2S mode),      Address of/;"	m	struct:__anon3e8f98ce2008	typeref:typename:__IO uint16_t
CR1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint16_t CR1;        \/*!< USART Control register 1,                Address offset: 0x0C /;"	m	struct:__anon3e8f98ce2208	typeref:typename:__IO uint16_t
CR1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t CR1;    \/*!< ADC control register 1,                      Address offset: 0x04 /;"	m	struct:__anon3e8f98ce0408	typeref:typename:__IO uint32_t
CR1_AWDCH_RESET	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_adc.c	/^#define CR1_AWDCH_RESET /;"	d	file:
CR1_AWDMode_RESET	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_adc.c	/^#define CR1_AWDMode_RESET /;"	d	file:
CR1_CLEAR_MASK	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_adc.c	/^#define CR1_CLEAR_MASK /;"	d	file:
CR1_CLEAR_MASK	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_i2c.c	/^#define CR1_CLEAR_MASK /;"	d	file:
CR1_CLEAR_MASK	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_spi.c	/^#define CR1_CLEAR_MASK /;"	d	file:
CR1_CLEAR_MASK	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_usart.c	/^#define CR1_CLEAR_MASK /;"	d	file:
CR1_DISCNUM_RESET	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_adc.c	/^#define CR1_DISCNUM_RESET /;"	d	file:
CR2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint16_t CR2;         \/*!< TIM control register 2,              Address offset: 0x04 *\/$/;"	m	struct:__anon3e8f98ce2108	typeref:typename:__IO uint16_t
CR2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint16_t CR2;        \/*!< I2C Control register 2,     Address offset: 0x04 *\/$/;"	m	struct:__anon3e8f98ce1a08	typeref:typename:__IO uint16_t
CR2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint16_t CR2;        \/*!< SPI control register 2,                             Address of/;"	m	struct:__anon3e8f98ce2008	typeref:typename:__IO uint16_t
CR2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint16_t CR2;        \/*!< USART Control register 2,                Address offset: 0x10 /;"	m	struct:__anon3e8f98ce2208	typeref:typename:__IO uint16_t
CR2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t CR2;    \/*!< ADC control register 2,                      Address offset: 0x08 /;"	m	struct:__anon3e8f98ce0408	typeref:typename:__IO uint32_t
CR2_CLEAR_MASK	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_adc.c	/^#define CR2_CLEAR_MASK /;"	d	file:
CR2_CLOCK_CLEAR_MASK	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_usart.c	/^#define CR2_CLOCK_CLEAR_MASK /;"	d	file:
CR2_EXTEN_RESET	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_adc.c	/^#define CR2_EXTEN_RESET /;"	d	file:
CR2_JEXTEN_RESET	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_adc.c	/^#define CR2_JEXTEN_RESET /;"	d	file:
CR2_JEXTSEL_RESET	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_adc.c	/^#define CR2_JEXTSEL_RESET /;"	d	file:
CR3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint16_t CR3;        \/*!< USART Control register 3,                Address offset: 0x14 /;"	m	struct:__anon3e8f98ce2208	typeref:typename:__IO uint16_t
CR3_CLEAR_MASK	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_usart.c	/^#define CR3_CLEAR_MASK /;"	d	file:
CRC	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define CRC /;"	d
CRCPR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint16_t CRCPR;      \/*!< SPI CRC polynomial register (not used in I2S mode), Address of/;"	m	struct:__anon3e8f98ce2008	typeref:typename:__IO uint16_t
CRC_BASE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define CRC_BASE /;"	d
CRC_CR_RESET	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CRC_CR_RESET /;"	d
CRC_CalcBlockCRC	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_crc.c	/^uint32_t CRC_CalcBlockCRC(uint32_t pBuffer[], uint32_t BufferLength)$/;"	f	typeref:typename:uint32_t
CRC_CalcCRC	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_crc.c	/^uint32_t CRC_CalcCRC(uint32_t Data)$/;"	f	typeref:typename:uint32_t
CRC_DR_DR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CRC_DR_DR /;"	d
CRC_GetCRC	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_crc.c	/^uint32_t CRC_GetCRC(void)$/;"	f	typeref:typename:uint32_t
CRC_GetIDRegister	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_crc.c	/^uint8_t CRC_GetIDRegister(void)$/;"	f	typeref:typename:uint8_t
CRC_IDR_IDR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  CRC_IDR_IDR /;"	d
CRC_ResetDR	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_crc.c	/^void CRC_ResetDR(void)$/;"	f	typeref:typename:void
CRC_SetIDRegister	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_crc.c	/^void CRC_SetIDRegister(uint8_t IDValue)$/;"	f	typeref:typename:void
CRC_TypeDef	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^} CRC_TypeDef;$/;"	t	typeref:struct:__anon3e8f98ce0a08
CREATE_DIRECTORIES	FreeRTOS/portable/WizC/PIC18/Install.bat	/^:CREATE_DIRECTORIES$/;"	l
CREATE_LINKMAP	Libraries/fatfs/src/ff.h	/^#define CREATE_LINKMAP	/;"	d
CRField	FreeRTOS/portable/GCC/PPC405_Xilinx/portasm.S	/^.set	CRField,     XERField    + 4$/;"	d
CRField	FreeRTOS/portable/GCC/PPC440_Xilinx/portasm.S	/^.set	CRField,     XERField    + 4$/;"	d
CRYP	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define CRYP /;"	d
CRYP_AES_CBC	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_cryp_aes.c	/^ErrorStatus CRYP_AES_CBC(uint8_t Mode, uint8_t InitVectors[16], uint8_t *Key,$/;"	f	typeref:typename:ErrorStatus
CRYP_AES_CTR	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_cryp_aes.c	/^ErrorStatus CRYP_AES_CTR(uint8_t Mode, uint8_t InitVectors[16], uint8_t *Key, $/;"	f	typeref:typename:ErrorStatus
CRYP_AES_ECB	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_cryp_aes.c	/^ErrorStatus CRYP_AES_ECB(uint8_t Mode, uint8_t* Key, uint16_t Keysize,$/;"	f	typeref:typename:ErrorStatus
CRYP_AlgoDir	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_cryp.h	/^  uint16_t CRYP_AlgoDir;   \/*!< Encrypt or Decrypt. This parameter can be a $/;"	m	struct:__anon28f5fbbb0108	typeref:typename:uint16_t
CRYP_AlgoDir_Decrypt	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_cryp.h	/^#define CRYP_AlgoDir_Decrypt /;"	d
CRYP_AlgoDir_Encrypt	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_cryp.h	/^#define CRYP_AlgoDir_Encrypt /;"	d
CRYP_AlgoMode	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_cryp.h	/^  uint16_t CRYP_AlgoMode;  \/*!< TDES-ECB, TDES-CBC, DES-ECB, DES-CBC, AES-ECB, $/;"	m	struct:__anon28f5fbbb0108	typeref:typename:uint16_t
CRYP_AlgoMode_AES_CBC	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_cryp.h	/^#define CRYP_AlgoMode_AES_CBC /;"	d
CRYP_AlgoMode_AES_CTR	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_cryp.h	/^#define CRYP_AlgoMode_AES_CTR /;"	d
CRYP_AlgoMode_AES_ECB	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_cryp.h	/^#define CRYP_AlgoMode_AES_ECB /;"	d
CRYP_AlgoMode_AES_Key	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_cryp.h	/^#define CRYP_AlgoMode_AES_Key /;"	d
CRYP_AlgoMode_DES_CBC	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_cryp.h	/^#define CRYP_AlgoMode_DES_CBC /;"	d
CRYP_AlgoMode_DES_ECB	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_cryp.h	/^#define CRYP_AlgoMode_DES_ECB /;"	d
CRYP_AlgoMode_TDES_CBC	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_cryp.h	/^#define CRYP_AlgoMode_TDES_CBC /;"	d
CRYP_AlgoMode_TDES_ECB	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_cryp.h	/^#define CRYP_AlgoMode_TDES_ECB /;"	d
CRYP_BASE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define CRYP_BASE /;"	d
CRYP_CR_ALGODIR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define CRYP_CR_ALGODIR /;"	d
CRYP_CR_ALGOMODE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define CRYP_CR_ALGOMODE /;"	d
CRYP_CR_ALGOMODE_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define CRYP_CR_ALGOMODE_0 /;"	d
CRYP_CR_ALGOMODE_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define CRYP_CR_ALGOMODE_1 /;"	d
CRYP_CR_ALGOMODE_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define CRYP_CR_ALGOMODE_2 /;"	d
CRYP_CR_ALGOMODE_AES_CBC	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define CRYP_CR_ALGOMODE_AES_CBC /;"	d
CRYP_CR_ALGOMODE_AES_CTR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define CRYP_CR_ALGOMODE_AES_CTR /;"	d
CRYP_CR_ALGOMODE_AES_ECB	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define CRYP_CR_ALGOMODE_AES_ECB /;"	d
CRYP_CR_ALGOMODE_AES_KEY	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define CRYP_CR_ALGOMODE_AES_KEY /;"	d
CRYP_CR_ALGOMODE_DES_CBC	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define CRYP_CR_ALGOMODE_DES_CBC /;"	d
CRYP_CR_ALGOMODE_DES_ECB	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define CRYP_CR_ALGOMODE_DES_ECB /;"	d
CRYP_CR_ALGOMODE_TDES_CBC	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define CRYP_CR_ALGOMODE_TDES_CBC /;"	d
CRYP_CR_ALGOMODE_TDES_ECB	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define CRYP_CR_ALGOMODE_TDES_ECB /;"	d
CRYP_CR_CRYPEN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define CRYP_CR_CRYPEN /;"	d
CRYP_CR_DATATYPE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define CRYP_CR_DATATYPE /;"	d
CRYP_CR_DATATYPE_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define CRYP_CR_DATATYPE_0 /;"	d
CRYP_CR_DATATYPE_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define CRYP_CR_DATATYPE_1 /;"	d
CRYP_CR_FFLUSH	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define CRYP_CR_FFLUSH /;"	d
CRYP_CR_KEYSIZE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define CRYP_CR_KEYSIZE /;"	d
CRYP_CR_KEYSIZE_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define CRYP_CR_KEYSIZE_0 /;"	d
CRYP_CR_KEYSIZE_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define CRYP_CR_KEYSIZE_1 /;"	d
CRYP_Cmd	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_cryp.c	/^void CRYP_Cmd(FunctionalState NewState)$/;"	f	typeref:typename:void
CRYP_Context	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_cryp.h	/^}CRYP_Context;$/;"	t	typeref:struct:__anon28f5fbbb0408
CRYP_DES_CBC	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_cryp_des.c	/^ErrorStatus CRYP_DES_CBC(uint8_t Mode, uint8_t Key[8], uint8_t InitVectors[8],$/;"	f	typeref:typename:ErrorStatus
CRYP_DES_ECB	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_cryp_des.c	/^ErrorStatus CRYP_DES_ECB(uint8_t Mode, uint8_t Key[8], uint8_t *Input, $/;"	f	typeref:typename:ErrorStatus
CRYP_DMACR_DIEN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define CRYP_DMACR_DIEN /;"	d
CRYP_DMACR_DOEN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define CRYP_DMACR_DOEN /;"	d
CRYP_DMACmd	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_cryp.c	/^void CRYP_DMACmd(uint8_t CRYP_DMAReq, FunctionalState NewState)$/;"	f	typeref:typename:void
CRYP_DMAReq_DataIN	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_cryp.h	/^#define CRYP_DMAReq_DataIN /;"	d
CRYP_DMAReq_DataOUT	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_cryp.h	/^#define CRYP_DMAReq_DataOUT /;"	d
CRYP_DataIn	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_cryp.c	/^void CRYP_DataIn(uint32_t Data)$/;"	f	typeref:typename:void
CRYP_DataOut	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_cryp.c	/^uint32_t CRYP_DataOut(void)$/;"	f	typeref:typename:uint32_t
CRYP_DataType	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_cryp.h	/^  uint16_t CRYP_DataType;  \/*!< 32-bit data, 16-bit data, bit data or bit-string.$/;"	m	struct:__anon28f5fbbb0108	typeref:typename:uint16_t
CRYP_DataType_16b	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_cryp.h	/^#define CRYP_DataType_16b /;"	d
CRYP_DataType_1b	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_cryp.h	/^#define CRYP_DataType_1b /;"	d
CRYP_DataType_32b	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_cryp.h	/^#define CRYP_DataType_32b /;"	d
CRYP_DataType_8b	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_cryp.h	/^#define CRYP_DataType_8b /;"	d
CRYP_DeInit	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_cryp.c	/^void CRYP_DeInit(void)$/;"	f	typeref:typename:void
CRYP_FIFOFlush	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_cryp.c	/^void CRYP_FIFOFlush(void)$/;"	f	typeref:typename:void
CRYP_FLAG_BUSY	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_cryp.h	/^#define CRYP_FLAG_BUSY /;"	d
CRYP_FLAG_IFEM	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_cryp.h	/^#define CRYP_FLAG_IFEM /;"	d
CRYP_FLAG_IFNF	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_cryp.h	/^#define CRYP_FLAG_IFNF /;"	d
CRYP_FLAG_INRIS	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_cryp.h	/^#define CRYP_FLAG_INRIS /;"	d
CRYP_FLAG_OFFU	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_cryp.h	/^#define CRYP_FLAG_OFFU /;"	d
CRYP_FLAG_OFNE	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_cryp.h	/^#define CRYP_FLAG_OFNE /;"	d
CRYP_FLAG_OUTRIS	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_cryp.h	/^#define CRYP_FLAG_OUTRIS /;"	d
CRYP_GetFlagStatus	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_cryp.c	/^FlagStatus CRYP_GetFlagStatus(uint8_t CRYP_FLAG)$/;"	f	typeref:typename:FlagStatus
CRYP_GetITStatus	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_cryp.c	/^ITStatus CRYP_GetITStatus(uint8_t CRYP_IT)$/;"	f	typeref:typename:ITStatus
CRYP_IMSCR_INIM	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define CRYP_IMSCR_INIM /;"	d
CRYP_IMSCR_OUTIM	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define CRYP_IMSCR_OUTIM /;"	d
CRYP_IRQHandler	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/arm/startup_stm32f2xx.s	/^CRYP_IRQHandler                                                    $/;"	l
CRYP_IRQHandler	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/iar/startup_stm32f2xx.s	/^CRYP_IRQHandler  $/;"	l
CRYP_IRQn	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  CRYP_IRQn                   = 79,     \/*!< CRYP crypto global interrupt                      /;"	e	enum:IRQn
CRYP_ITConfig	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_cryp.c	/^void CRYP_ITConfig(uint8_t CRYP_IT, FunctionalState NewState)$/;"	f	typeref:typename:void
CRYP_IT_INI	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_cryp.h	/^#define CRYP_IT_INI /;"	d
CRYP_IT_OUTI	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_cryp.h	/^#define CRYP_IT_OUTI /;"	d
CRYP_IV0LR	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_cryp.h	/^  uint32_t CRYP_IV0LR;$/;"	m	struct:__anon28f5fbbb0408	typeref:typename:uint32_t
CRYP_IV0Left	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_cryp.h	/^  uint32_t CRYP_IV0Left;  \/*!< Init Vector 0 Left  *\/$/;"	m	struct:__anon28f5fbbb0308	typeref:typename:uint32_t
CRYP_IV0RR	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_cryp.h	/^  uint32_t CRYP_IV0RR;$/;"	m	struct:__anon28f5fbbb0408	typeref:typename:uint32_t
CRYP_IV0Right	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_cryp.h	/^  uint32_t CRYP_IV0Right; \/*!< Init Vector 0 Right *\/$/;"	m	struct:__anon28f5fbbb0308	typeref:typename:uint32_t
CRYP_IV1LR	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_cryp.h	/^  uint32_t CRYP_IV1LR;$/;"	m	struct:__anon28f5fbbb0408	typeref:typename:uint32_t
CRYP_IV1Left	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_cryp.h	/^  uint32_t CRYP_IV1Left;  \/*!< Init Vector 1 left  *\/$/;"	m	struct:__anon28f5fbbb0308	typeref:typename:uint32_t
CRYP_IV1RR	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_cryp.h	/^  uint32_t CRYP_IV1RR;$/;"	m	struct:__anon28f5fbbb0408	typeref:typename:uint32_t
CRYP_IV1Right	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_cryp.h	/^  uint32_t CRYP_IV1Right; \/*!< Init Vector 1 Right *\/$/;"	m	struct:__anon28f5fbbb0308	typeref:typename:uint32_t
CRYP_IVInit	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_cryp.c	/^void CRYP_IVInit(CRYP_IVInitTypeDef* CRYP_IVInitStruct)$/;"	f	typeref:typename:void
CRYP_IVInitTypeDef	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_cryp.h	/^}CRYP_IVInitTypeDef;$/;"	t	typeref:struct:__anon28f5fbbb0308
CRYP_IVStructInit	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_cryp.c	/^void CRYP_IVStructInit(CRYP_IVInitTypeDef* CRYP_IVInitStruct)$/;"	f	typeref:typename:void
CRYP_Init	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_cryp.c	/^void CRYP_Init(CRYP_InitTypeDef* CRYP_InitStruct)$/;"	f	typeref:typename:void
CRYP_InitTypeDef	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_cryp.h	/^}CRYP_InitTypeDef;$/;"	t	typeref:struct:__anon28f5fbbb0108
CRYP_K0LR	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_cryp.h	/^  uint32_t CRYP_K0LR;$/;"	m	struct:__anon28f5fbbb0408	typeref:typename:uint32_t
CRYP_K0RR	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_cryp.h	/^  uint32_t CRYP_K0RR;$/;"	m	struct:__anon28f5fbbb0408	typeref:typename:uint32_t
CRYP_K1LR	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_cryp.h	/^  uint32_t CRYP_K1LR;$/;"	m	struct:__anon28f5fbbb0408	typeref:typename:uint32_t
CRYP_K1RR	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_cryp.h	/^  uint32_t CRYP_K1RR;$/;"	m	struct:__anon28f5fbbb0408	typeref:typename:uint32_t
CRYP_K2LR	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_cryp.h	/^  uint32_t CRYP_K2LR;$/;"	m	struct:__anon28f5fbbb0408	typeref:typename:uint32_t
CRYP_K2RR	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_cryp.h	/^  uint32_t CRYP_K2RR;$/;"	m	struct:__anon28f5fbbb0408	typeref:typename:uint32_t
CRYP_K3LR	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_cryp.h	/^  uint32_t CRYP_K3LR;$/;"	m	struct:__anon28f5fbbb0408	typeref:typename:uint32_t
CRYP_K3RR	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_cryp.h	/^  uint32_t CRYP_K3RR;$/;"	m	struct:__anon28f5fbbb0408	typeref:typename:uint32_t
CRYP_Key0Left	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_cryp.h	/^  uint32_t CRYP_Key0Left;  \/*!< Key 0 Left  *\/$/;"	m	struct:__anon28f5fbbb0208	typeref:typename:uint32_t
CRYP_Key0Right	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_cryp.h	/^  uint32_t CRYP_Key0Right; \/*!< Key 0 Right *\/$/;"	m	struct:__anon28f5fbbb0208	typeref:typename:uint32_t
CRYP_Key1Left	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_cryp.h	/^  uint32_t CRYP_Key1Left;  \/*!< Key 1 left  *\/$/;"	m	struct:__anon28f5fbbb0208	typeref:typename:uint32_t
CRYP_Key1Right	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_cryp.h	/^  uint32_t CRYP_Key1Right; \/*!< Key 1 Right *\/$/;"	m	struct:__anon28f5fbbb0208	typeref:typename:uint32_t
CRYP_Key2Left	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_cryp.h	/^  uint32_t CRYP_Key2Left;  \/*!< Key 2 left  *\/$/;"	m	struct:__anon28f5fbbb0208	typeref:typename:uint32_t
CRYP_Key2Right	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_cryp.h	/^  uint32_t CRYP_Key2Right; \/*!< Key 2 Right *\/$/;"	m	struct:__anon28f5fbbb0208	typeref:typename:uint32_t
CRYP_Key3Left	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_cryp.h	/^  uint32_t CRYP_Key3Left;  \/*!< Key 3 left  *\/$/;"	m	struct:__anon28f5fbbb0208	typeref:typename:uint32_t
CRYP_Key3Right	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_cryp.h	/^  uint32_t CRYP_Key3Right; \/*!< Key 3 Right *\/$/;"	m	struct:__anon28f5fbbb0208	typeref:typename:uint32_t
CRYP_KeyInit	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_cryp.c	/^void CRYP_KeyInit(CRYP_KeyInitTypeDef* CRYP_KeyInitStruct)$/;"	f	typeref:typename:void
CRYP_KeyInitTypeDef	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_cryp.h	/^}CRYP_KeyInitTypeDef;$/;"	t	typeref:struct:__anon28f5fbbb0208
CRYP_KeySize	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_cryp.h	/^  uint16_t CRYP_KeySize;   \/*!< Used only in AES mode only : 128, 192 or 256 bit $/;"	m	struct:__anon28f5fbbb0108	typeref:typename:uint16_t
CRYP_KeySize_128b	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_cryp.h	/^#define CRYP_KeySize_128b /;"	d
CRYP_KeySize_192b	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_cryp.h	/^#define CRYP_KeySize_192b /;"	d
CRYP_KeySize_256b	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_cryp.h	/^#define CRYP_KeySize_256b /;"	d
CRYP_KeyStructInit	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_cryp.c	/^void CRYP_KeyStructInit(CRYP_KeyInitTypeDef* CRYP_KeyInitStruct)$/;"	f	typeref:typename:void
CRYP_MISR_INMIS	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define CRYP_MISR_INMIS /;"	d
CRYP_MISR_OUTMIS	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define CRYP_MISR_OUTMIS /;"	d
CRYP_RISR_INRIS	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define CRYP_RISR_INRIS /;"	d
CRYP_RISR_OUTRIS	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define CRYP_RISR_OUTRIS /;"	d
CRYP_RestoreContext	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_cryp.c	/^void CRYP_RestoreContext(CRYP_Context* CRYP_ContextRestore)  $/;"	f	typeref:typename:void
CRYP_SR_BUSY	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define CRYP_SR_BUSY /;"	d
CRYP_SR_IFEM	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define CRYP_SR_IFEM /;"	d
CRYP_SR_IFNF	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define CRYP_SR_IFNF /;"	d
CRYP_SR_OFFU	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define CRYP_SR_OFFU /;"	d
CRYP_SR_OFNE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define CRYP_SR_OFNE /;"	d
CRYP_SaveContext	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_cryp.c	/^ErrorStatus CRYP_SaveContext(CRYP_Context* CRYP_ContextSave,$/;"	f	typeref:typename:ErrorStatus
CRYP_StructInit	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_cryp.c	/^void CRYP_StructInit(CRYP_InitTypeDef* CRYP_InitStruct)$/;"	f	typeref:typename:void
CRYP_TDES_CBC	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_cryp_tdes.c	/^ErrorStatus CRYP_TDES_CBC(uint8_t Mode, uint8_t Key[24], uint8_t InitVectors[8],$/;"	f	typeref:typename:ErrorStatus
CRYP_TDES_ECB	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_cryp_tdes.c	/^ErrorStatus CRYP_TDES_ECB(uint8_t Mode, uint8_t Key[24], uint8_t *Input, $/;"	f	typeref:typename:ErrorStatus
CRYP_TypeDef	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^} CRYP_TypeDef;$/;"	t	typeref:struct:__anon3e8f98ce2408
CR_BYTE3_ADDRESS	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_rcc.c	/^#define CR_BYTE3_ADDRESS /;"	d	file:
CR_CLEAR_MASK	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_adc.c	/^#define CR_CLEAR_MASK /;"	d	file:
CR_CLEAR_MASK	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_dac.c	/^#define CR_CLEAR_MASK /;"	d	file:
CR_CSSON_BB	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_rcc.c	/^#define CR_CSSON_BB /;"	d	file:
CR_DBP_BB	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_pwr.c	/^#define CR_DBP_BB /;"	d	file:
CR_DS_MASK	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_pwr.c	/^#define CR_DS_MASK /;"	d	file:
CR_FPDS_BB	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_pwr.c	/^#define CR_FPDS_BB /;"	d	file:
CR_HSION_BB	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_rcc.c	/^#define CR_HSION_BB /;"	d	file:
CR_OFFSET	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_pwr.c	/^#define CR_OFFSET /;"	d	file:
CR_OFFSET	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_rcc.c	/^#define CR_OFFSET /;"	d	file:
CR_PLLI2SON_BB	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_rcc.c	/^#define CR_PLLI2SON_BB /;"	d	file:
CR_PLLON_BB	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_rcc.c	/^#define CR_PLLON_BB /;"	d	file:
CR_PLS_MASK	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_pwr.c	/^#define CR_PLS_MASK /;"	d	file:
CR_PSIZE_MASK	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_flash.h	/^#define CR_PSIZE_MASK /;"	d
CR_PVDE_BB	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_pwr.c	/^#define CR_PVDE_BB /;"	d	file:
CR_bits9to2	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_cryp.h	/^  uint32_t CR_bits9to2;$/;"	m	struct:__anon28f5fbbb0408	typeref:typename:uint32_t
CS	FreeRTOS/portable/IAR/78K0R/ISR_Support.h	/^	MOV       A, CS                 ; Save CS register.$/;"	v
CS	FreeRTOS/portable/IAR/78K0R/ISR_Support.h	/^	MOV       CS, A$/;"	v	typeref:typename:Restore the CS register.MOV
CS	FreeRTOS/portable/IAR/RL78/ISR_Support.h	/^	MOV       A, CS                 ; Save CS register.$/;"	v
CS	FreeRTOS/portable/IAR/RL78/ISR_Support.h	/^	MOV       CS, A$/;"	v	typeref:typename:Restore the CS register.MOV
CSDStruct	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^  __IO uint8_t  CSDStruct;            \/*!< CSD structure *\/$/;"	m	struct:__anon395a0ec00408	typeref:typename:__IO uint8_t
CSDStruct	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^  __IO uint8_t  CSDStruct;            \/*!< CSD structure *\/$/;"	m	struct:__anon40942c0d0408	typeref:typename:__IO uint8_t
CSD_CRC	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^  __IO uint8_t  CSD_CRC;              \/*!< CSD CRC *\/$/;"	m	struct:__anon395a0ec00408	typeref:typename:__IO uint8_t
CSD_CRC	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^  __IO uint8_t  CSD_CRC;              \/*!< CSD CRC *\/$/;"	m	struct:__anon40942c0d0408	typeref:typename:__IO uint8_t
CSD_Tab	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.c	/^static uint32_t CSD_Tab[4], CID_Tab[4], RCA = 0;$/;"	v	typeref:typename:uint32_t[4]	file:
CSD_Tab	Libraries/SDIO_Driver/stm32_sdio_sd.c	/^static uint32_t CSD_Tab[4], CID_Tab[4], RCA = 0;$/;"	v	typeref:typename:uint32_t[4]	file:
CSR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t CSR;           \/*!< RCC clock control & status register,                       /;"	m	struct:__anon3e8f98ce1d08	typeref:typename:__IO uint32_t
CSR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t CSR;    \/*!< ADC Common status register,                  Address offset: ADC1 /;"	m	struct:__anon3e8f98ce0508	typeref:typename:__IO uint32_t
CSR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t CSR;  \/*!< PWR power control\/status register, Address offset: 0x04 *\/$/;"	m	struct:__anon3e8f98ce1c08	typeref:typename:__IO uint32_t
CSR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t CSR[51];   \/*!< HASH context swap registers,    Address offset: 0x0F8-0x1C0 *\//;"	m	struct:__anon3e8f98ce2508	typeref:typename:__IO uint32_t[51]
CSR_BRE_BB	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_pwr.c	/^#define CSR_BRE_BB /;"	d	file:
CSR_EWUP_BB	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_pwr.c	/^#define CSR_EWUP_BB /;"	d	file:
CSR_LSION_BB	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_rcc.c	/^#define CSR_LSION_BB /;"	d	file:
CSR_OFFSET	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_pwr.c	/^#define CSR_OFFSET /;"	d	file:
CSR_OFFSET	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_rcc.c	/^#define CSR_OFFSET /;"	d	file:
CSSON_BitNumber	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_rcc.c	/^#define CSSON_BitNumber /;"	d	file:
CTRField	FreeRTOS/portable/GCC/PPC405_Xilinx/portasm.S	/^.set	CTRField,    LRField     + 4$/;"	d
CTRField	FreeRTOS/portable/GCC/PPC440_Xilinx/portasm.S	/^.set	CTRField,    LRField     + 4$/;"	d
CTRL	Libraries/CMSIS/Include/core_cm0.h	/^  __IO uint32_t CTRL;                    \/*!< Offset: 0x000 (R\/W)  SysTick Control and Status /;"	m	struct:__anon84a969300b08	typeref:typename:__IO uint32_t
CTRL	Libraries/CMSIS/Include/core_cm3.h	/^  __IO uint32_t CTRL;                    \/*!< Offset: 0x000 (R\/W)  SysTick Control and Status /;"	m	struct:__anon84a975f30c08	typeref:typename:__IO uint32_t
CTRL	Libraries/CMSIS/Include/core_cm3.h	/^  __IO uint32_t CTRL;                    \/*!< Offset: 0x004 (R\/W)  MPU Control Register       /;"	m	struct:__anon84a975f30f08	typeref:typename:__IO uint32_t
CTRL	Libraries/CMSIS/Include/core_cm4.h	/^  __IO uint32_t CTRL;                    \/*!< Offset: 0x000 (R\/W)  SysTick Control and Status /;"	m	struct:__anon84a97a340c08	typeref:typename:__IO uint32_t
CTRL	Libraries/CMSIS/Include/core_cm4.h	/^  __IO uint32_t CTRL;                    \/*!< Offset: 0x004 (R\/W)  MPU Control Register       /;"	m	struct:__anon84a97a340f08	typeref:typename:__IO uint32_t
CTRL_EJECT	Libraries/fatfs/src/diskio.h	/^#define CTRL_EJECT	/;"	d
CTRL_ERASE_SECTOR	Libraries/fatfs/src/diskio.h	/^#define CTRL_ERASE_SECTOR	/;"	d
CTRL_FORMAT	Libraries/fatfs/src/diskio.h	/^#define CTRL_FORMAT	/;"	d
CTRL_LOCK	Libraries/fatfs/src/diskio.h	/^#define CTRL_LOCK	/;"	d
CTRL_POWER	Libraries/fatfs/src/diskio.h	/^#define CTRL_POWER	/;"	d
CTRL_SYNC	Libraries/fatfs/src/diskio.h	/^#define CTRL_SYNC	/;"	d
CT_BLOCK	Libraries/fatfs/src/diskio.h	/^#define CT_BLOCK	/;"	d
CT_MMC	Libraries/fatfs/src/diskio.h	/^#define CT_MMC	/;"	d
CT_SD1	Libraries/fatfs/src/diskio.h	/^#define CT_SD1	/;"	d
CT_SD2	Libraries/fatfs/src/diskio.h	/^#define CT_SD2	/;"	d
CT_SDC	Libraries/fatfs/src/diskio.h	/^#define CT_SDC	/;"	d
CURRENT_BUF_LENGTH	main.cpp	/^#define CURRENT_BUF_LENGTH /;"	d	file:
CURRENT_COEFFICIENT	main.cpp	/^const double CURRENT_COEFFICIENT = 7.136;$/;"	v	typeref:typename:const double
CWSIZER	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t CWSIZER;  \/*!< DCMI crop window size,                         Address offset: 0/;"	m	struct:__anon3e8f98ce0d08	typeref:typename:__IO uint32_t
CWSTRTR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t CWSTRTR;  \/*!< DCMI crop window start,                        Address offset: 0/;"	m	struct:__anon3e8f98ce0d08	typeref:typename:__IO uint32_t
CanRxMsg	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_can.h	/^} CanRxMsg;$/;"	t	typeref:struct:__anonb3a0d36f0408
CanTxMsg	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_can.h	/^} CanTxMsg;$/;"	t	typeref:struct:__anonb3a0d36f0308
CardBlockSize	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^  uint32_t CardBlockSize; \/*!< Card Block Size *\/$/;"	m	struct:__anon395a0ec00708	typeref:typename:uint32_t
CardBlockSize	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^  uint32_t CardBlockSize; \/*!< Card Block Size *\/$/;"	m	struct:__anon40942c0d0708	typeref:typename:uint32_t
CardCapacity	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^  uint64_t CardCapacity;  \/*!< Card Capacity *\/$/;"	m	struct:__anon395a0ec00708	typeref:typename:uint64_t
CardCapacity	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^  uint64_t CardCapacity;  \/*!< Card Capacity *\/$/;"	m	struct:__anon40942c0d0708	typeref:typename:uint64_t
CardComdClasses	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^  __IO uint16_t CardComdClasses;      \/*!< Card command classes *\/$/;"	m	struct:__anon395a0ec00408	typeref:typename:__IO uint16_t
CardComdClasses	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^  __IO uint16_t CardComdClasses;      \/*!< Card command classes *\/$/;"	m	struct:__anon40942c0d0408	typeref:typename:__IO uint16_t
CardType	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.c	/^static uint32_t CardType =  SDIO_STD_CAPACITY_SD_CARD_V1_1;$/;"	v	typeref:typename:uint32_t	file:
CardType	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^  uint8_t CardType;$/;"	m	struct:__anon395a0ec00708	typeref:typename:uint8_t
CardType	Libraries/SDIO_Driver/stm32_sdio_sd.c	/^static uint32_t CardType =  SDIO_STD_CAPACITY_SD_CARD_V1_1;$/;"	v	typeref:typename:uint32_t	file:
CardType	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^  uint8_t CardType;$/;"	m	struct:__anon40942c0d0708	typeref:typename:uint8_t
Changed folder structure for Device Support packages	Libraries/CMSIS/Documentation/CMSIS_History.htm	/^<h3>Changed folder structure for Device Support packages<\/h3>$/;"	j
Changed startup concept	Libraries/CMSIS/Documentation/CMSIS_History.htm	/^<h3>Changed startup concept<\/h3>$/;"	j
Changes to version V1.20	Libraries/CMSIS/Documentation/CMSIS_History.htm	/^<h2><a name="4"><\/a>Changes to version V1.20<\/h2>$/;"	i
Changes to version V1.30	Libraries/CMSIS/Documentation/CMSIS_History.htm	/^<h2><a name="5"><\/a>Changes to version V1.30<\/h2>$/;"	i
Changes to version V2.00	Libraries/CMSIS/Documentation/CMSIS_History.htm	/^<h2><a name="6"><\/a>Changes to version V2.00<\/h2>$/;"	i
CheckITStatus	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_can.c	/^static ITStatus CheckITStatus(uint32_t CAN_Reg, uint32_t It_Bit)$/;"	f	typeref:typename:ITStatus	file:
CmdError	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.c	/^static SD_Error CmdError(void)$/;"	f	typeref:typename:SD_Error	file:
CmdError	Libraries/SDIO_Driver/stm32_sdio_sd.c	/^static SD_Error CmdError(void)$/;"	f	typeref:typename:SD_Error	file:
CmdResp1Error	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.c	/^static SD_Error CmdResp1Error(uint8_t cmd)$/;"	f	typeref:typename:SD_Error	file:
CmdResp1Error	Libraries/SDIO_Driver/stm32_sdio_sd.c	/^static SD_Error CmdResp1Error(uint8_t cmd)$/;"	f	typeref:typename:SD_Error	file:
CmdResp2Error	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.c	/^static SD_Error CmdResp2Error(void)$/;"	f	typeref:typename:SD_Error	file:
CmdResp2Error	Libraries/SDIO_Driver/stm32_sdio_sd.c	/^static SD_Error CmdResp2Error(void)$/;"	f	typeref:typename:SD_Error	file:
CmdResp3Error	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.c	/^static SD_Error CmdResp3Error(void)$/;"	f	typeref:typename:SD_Error	file:
CmdResp3Error	Libraries/SDIO_Driver/stm32_sdio_sd.c	/^static SD_Error CmdResp3Error(void)$/;"	f	typeref:typename:SD_Error	file:
CmdResp6Error	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.c	/^static SD_Error CmdResp6Error(uint8_t cmd, uint16_t *prca)$/;"	f	typeref:typename:SD_Error	file:
CmdResp6Error	Libraries/SDIO_Driver/stm32_sdio_sd.c	/^static SD_Error CmdResp6Error(uint8_t cmd, uint16_t *prca)$/;"	f	typeref:typename:SD_Error	file:
CmdResp7Error	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.c	/^static SD_Error CmdResp7Error(void)$/;"	f	typeref:typename:SD_Error	file:
CmdResp7Error	Libraries/SDIO_Driver/stm32_sdio_sd.c	/^static SD_Error CmdResp7Error(void)$/;"	f	typeref:typename:SD_Error	file:
Codec_AudioInterface_DeInit	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_audio_codec.c	/^static void Codec_AudioInterface_DeInit(void)$/;"	f	typeref:typename:void	file:
Codec_AudioInterface_Init	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_audio_codec.c	/^static void Codec_AudioInterface_Init(uint32_t AudioFreq)$/;"	f	typeref:typename:void	file:
Codec_CtrlInterface_DeInit	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_audio_codec.c	/^static void Codec_CtrlInterface_DeInit(void)$/;"	f	typeref:typename:void	file:
Codec_CtrlInterface_Init	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_audio_codec.c	/^static void Codec_CtrlInterface_Init(void)$/;"	f	typeref:typename:void	file:
Codec_DeInit	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_audio_codec.c	/^static uint32_t Codec_DeInit(void)$/;"	f	typeref:typename:uint32_t	file:
Codec_GPIO_DeInit	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_audio_codec.c	/^static void Codec_GPIO_DeInit(void)$/;"	f	typeref:typename:void	file:
Codec_GPIO_Init	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_audio_codec.c	/^static void Codec_GPIO_Init(void)$/;"	f	typeref:typename:void	file:
Codec_Init	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_audio_codec.c	/^static uint32_t Codec_Init(uint16_t OutputDevice, uint8_t Volume, uint32_t AudioFreq)$/;"	f	typeref:typename:uint32_t	file:
Codec_Mute	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_audio_codec.c	/^static uint32_t Codec_Mute(uint32_t Cmd)$/;"	f	typeref:typename:uint32_t	file:
Codec_PauseResume	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_audio_codec.c	/^static uint32_t Codec_PauseResume(uint32_t Cmd)$/;"	f	typeref:typename:uint32_t	file:
Codec_Play	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_audio_codec.c	/^static uint32_t Codec_Play(void)$/;"	f	typeref:typename:uint32_t	file:
Codec_ReadRegister	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_audio_codec.c	/^static uint32_t Codec_ReadRegister(uint8_t RegisterAddr)$/;"	f	typeref:typename:uint32_t	file:
Codec_Reset	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_audio_codec.c	/^static void Codec_Reset(void)$/;"	f	typeref:typename:void	file:
Codec_Stop	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_audio_codec.c	/^static uint32_t Codec_Stop(uint32_t CodecPdwnMode)$/;"	f	typeref:typename:uint32_t	file:
Codec_SwitchOutput	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_audio_codec.c	/^uint32_t Codec_SwitchOutput(uint8_t Output)$/;"	f	typeref:typename:uint32_t
Codec_TIMEOUT_UserCallback	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_audio_codec.c	/^uint32_t Codec_TIMEOUT_UserCallback(void)$/;"	f	typeref:typename:uint32_t
Codec_VolumeCtrl	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_audio_codec.c	/^static uint32_t Codec_VolumeCtrl(uint8_t Volume)$/;"	f	typeref:typename:uint32_t	file:
Codec_WriteRegister	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_audio_codec.c	/^static uint32_t Codec_WriteRegister(uint8_t RegisterAddr, uint8_t RegisterValue)$/;"	f	typeref:typename:uint32_t	file:
Coding Rules and Conventions	Libraries/CMSIS/Documentation/CMSIS_Core.htm	/^<h2><a name="2"><\/a>Coding Rules and Conventions<\/h2>$/;"	i
Considerations on Flash Memory Media	Libraries/fatfs/doc/en/appnote.html	/^<h3>Considerations on Flash Memory Media<\/h3>$/;"	j
ContentProtectAppli	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^  __IO uint8_t  ContentProtectAppli;  \/*!< Content protection application *\/$/;"	m	struct:__anon395a0ec00408	typeref:typename:__IO uint8_t
ContentProtectAppli	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^  __IO uint8_t  ContentProtectAppli;  \/*!< Content protection application *\/$/;"	m	struct:__anon40942c0d0408	typeref:typename:__IO uint8_t
Contents	Libraries/CMSIS/Device/ST/STM32F2xx/Release_Notes.html	/^<h2 style="background: rgb(51, 102, 255) none repeat scroll 0% 50%; -moz-background-clip: initia/;"	i
Contents	Libraries/CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h2>Contents<\/h2>$/;"	i
Contents	Libraries/CMSIS/Documentation/CMSIS_Core.htm	/^<h2>Contents<\/h2>$/;"	i
Contents	Libraries/CMSIS/Documentation/CMSIS_DebugSupport.htm	/^<h2>Contents<\/h2>$/;"	i
Contents	Libraries/CMSIS/Documentation/CMSIS_History.htm	/^<h2>Contents<\/h2>$/;"	i
Contents	Libraries/CMSIS/Documentation/CMSIS_System_View_Description.htm	/^<h2>Contents<\/h2>$/;"	i
Contents	Libraries/CMSIS/index.htm	/^<h2>Contents<\/h2>$/;"	i
Contents	Libraries/SDIO_Driver/example/Common/Release_Notes.html	/^            <h2 style="background: rgb(51, 102, 255) none repeat scroll 0% 50%; -moz-background-/;"	i
Contents	Libraries/SDIO_Driver/example/STM322xG_EVAL/Release_Notes.html	/^            <h2 style="background: rgb(51, 102, 255) none repeat scroll 0% 50%; -moz-background-/;"	i
Contents	Libraries/STM32F2xx_StdPeriph_Driver/Release_Notes.html	/^    <h2 style="background: rgb(51, 102, 255) none repeat scroll 0% 50%; -moz-background-clip: in/;"	i
Conv	main.cpp	/^volatile uint16_t Conv;$/;"	v	typeref:typename:volatile uint16_t
CopyDataInit	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/TrueSTUDIO/startup_stm32f2xx.s	/^CopyDataInit:$/;"	l
CopyDataInit	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/gcc_ride7/startup_stm32f2xx.s	/^CopyDataInit:$/;"	l
CopyFlag	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^  __IO uint8_t  CopyFlag;             \/*!< Copy flag (OTP) *\/$/;"	m	struct:__anon395a0ec00408	typeref:typename:__IO uint8_t
CopyFlag	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^  __IO uint8_t  CopyFlag;             \/*!< Copy flag (OTP) *\/$/;"	m	struct:__anon40942c0d0408	typeref:typename:__IO uint8_t
Core Peripheral Access Layer	Libraries/CMSIS/Documentation/CMSIS_Core.htm	/^<h2>Core Peripheral Access Layer<\/h2>$/;"	i
Core Register Bit Definitions	Libraries/CMSIS/Documentation/CMSIS_History.htm	/^<h3>Core Register Bit Definitions<\/h3>$/;"	j
CoreDebug	Libraries/CMSIS/Include/core_cm3.h	/^#define CoreDebug /;"	d
CoreDebug	Libraries/CMSIS/Include/core_cm4.h	/^#define CoreDebug /;"	d
CoreDebug_BASE	Libraries/CMSIS/Include/core_cm0.h	/^#define CoreDebug_BASE /;"	d
CoreDebug_BASE	Libraries/CMSIS/Include/core_cm3.h	/^#define CoreDebug_BASE /;"	d
CoreDebug_BASE	Libraries/CMSIS/Include/core_cm4.h	/^#define CoreDebug_BASE /;"	d
CoreDebug_DCRSR_REGSEL_Msk	Libraries/CMSIS/Include/core_cm3.h	/^#define CoreDebug_DCRSR_REGSEL_Msk /;"	d
CoreDebug_DCRSR_REGSEL_Msk	Libraries/CMSIS/Include/core_cm4.h	/^#define CoreDebug_DCRSR_REGSEL_Msk /;"	d
CoreDebug_DCRSR_REGSEL_Pos	Libraries/CMSIS/Include/core_cm3.h	/^#define CoreDebug_DCRSR_REGSEL_Pos /;"	d
CoreDebug_DCRSR_REGSEL_Pos	Libraries/CMSIS/Include/core_cm4.h	/^#define CoreDebug_DCRSR_REGSEL_Pos /;"	d
CoreDebug_DCRSR_REGWnR_Msk	Libraries/CMSIS/Include/core_cm3.h	/^#define CoreDebug_DCRSR_REGWnR_Msk /;"	d
CoreDebug_DCRSR_REGWnR_Msk	Libraries/CMSIS/Include/core_cm4.h	/^#define CoreDebug_DCRSR_REGWnR_Msk /;"	d
CoreDebug_DCRSR_REGWnR_Pos	Libraries/CMSIS/Include/core_cm3.h	/^#define CoreDebug_DCRSR_REGWnR_Pos /;"	d
CoreDebug_DCRSR_REGWnR_Pos	Libraries/CMSIS/Include/core_cm4.h	/^#define CoreDebug_DCRSR_REGWnR_Pos /;"	d
CoreDebug_DEMCR_MON_EN_Msk	Libraries/CMSIS/Include/core_cm3.h	/^#define CoreDebug_DEMCR_MON_EN_Msk /;"	d
CoreDebug_DEMCR_MON_EN_Msk	Libraries/CMSIS/Include/core_cm4.h	/^#define CoreDebug_DEMCR_MON_EN_Msk /;"	d
CoreDebug_DEMCR_MON_EN_Pos	Libraries/CMSIS/Include/core_cm3.h	/^#define CoreDebug_DEMCR_MON_EN_Pos /;"	d
CoreDebug_DEMCR_MON_EN_Pos	Libraries/CMSIS/Include/core_cm4.h	/^#define CoreDebug_DEMCR_MON_EN_Pos /;"	d
CoreDebug_DEMCR_MON_PEND_Msk	Libraries/CMSIS/Include/core_cm3.h	/^#define CoreDebug_DEMCR_MON_PEND_Msk /;"	d
CoreDebug_DEMCR_MON_PEND_Msk	Libraries/CMSIS/Include/core_cm4.h	/^#define CoreDebug_DEMCR_MON_PEND_Msk /;"	d
CoreDebug_DEMCR_MON_PEND_Pos	Libraries/CMSIS/Include/core_cm3.h	/^#define CoreDebug_DEMCR_MON_PEND_Pos /;"	d
CoreDebug_DEMCR_MON_PEND_Pos	Libraries/CMSIS/Include/core_cm4.h	/^#define CoreDebug_DEMCR_MON_PEND_Pos /;"	d
CoreDebug_DEMCR_MON_REQ_Msk	Libraries/CMSIS/Include/core_cm3.h	/^#define CoreDebug_DEMCR_MON_REQ_Msk /;"	d
CoreDebug_DEMCR_MON_REQ_Msk	Libraries/CMSIS/Include/core_cm4.h	/^#define CoreDebug_DEMCR_MON_REQ_Msk /;"	d
CoreDebug_DEMCR_MON_REQ_Pos	Libraries/CMSIS/Include/core_cm3.h	/^#define CoreDebug_DEMCR_MON_REQ_Pos /;"	d
CoreDebug_DEMCR_MON_REQ_Pos	Libraries/CMSIS/Include/core_cm4.h	/^#define CoreDebug_DEMCR_MON_REQ_Pos /;"	d
CoreDebug_DEMCR_MON_STEP_Msk	Libraries/CMSIS/Include/core_cm3.h	/^#define CoreDebug_DEMCR_MON_STEP_Msk /;"	d
CoreDebug_DEMCR_MON_STEP_Msk	Libraries/CMSIS/Include/core_cm4.h	/^#define CoreDebug_DEMCR_MON_STEP_Msk /;"	d
CoreDebug_DEMCR_MON_STEP_Pos	Libraries/CMSIS/Include/core_cm3.h	/^#define CoreDebug_DEMCR_MON_STEP_Pos /;"	d
CoreDebug_DEMCR_MON_STEP_Pos	Libraries/CMSIS/Include/core_cm4.h	/^#define CoreDebug_DEMCR_MON_STEP_Pos /;"	d
CoreDebug_DEMCR_TRCENA_Msk	Libraries/CMSIS/Include/core_cm3.h	/^#define CoreDebug_DEMCR_TRCENA_Msk /;"	d
CoreDebug_DEMCR_TRCENA_Msk	Libraries/CMSIS/Include/core_cm4.h	/^#define CoreDebug_DEMCR_TRCENA_Msk /;"	d
CoreDebug_DEMCR_TRCENA_Pos	Libraries/CMSIS/Include/core_cm3.h	/^#define CoreDebug_DEMCR_TRCENA_Pos /;"	d
CoreDebug_DEMCR_TRCENA_Pos	Libraries/CMSIS/Include/core_cm4.h	/^#define CoreDebug_DEMCR_TRCENA_Pos /;"	d
CoreDebug_DEMCR_VC_BUSERR_Msk	Libraries/CMSIS/Include/core_cm3.h	/^#define CoreDebug_DEMCR_VC_BUSERR_Msk /;"	d
CoreDebug_DEMCR_VC_BUSERR_Msk	Libraries/CMSIS/Include/core_cm4.h	/^#define CoreDebug_DEMCR_VC_BUSERR_Msk /;"	d
CoreDebug_DEMCR_VC_BUSERR_Pos	Libraries/CMSIS/Include/core_cm3.h	/^#define CoreDebug_DEMCR_VC_BUSERR_Pos /;"	d
CoreDebug_DEMCR_VC_BUSERR_Pos	Libraries/CMSIS/Include/core_cm4.h	/^#define CoreDebug_DEMCR_VC_BUSERR_Pos /;"	d
CoreDebug_DEMCR_VC_CHKERR_Msk	Libraries/CMSIS/Include/core_cm3.h	/^#define CoreDebug_DEMCR_VC_CHKERR_Msk /;"	d
CoreDebug_DEMCR_VC_CHKERR_Msk	Libraries/CMSIS/Include/core_cm4.h	/^#define CoreDebug_DEMCR_VC_CHKERR_Msk /;"	d
CoreDebug_DEMCR_VC_CHKERR_Pos	Libraries/CMSIS/Include/core_cm3.h	/^#define CoreDebug_DEMCR_VC_CHKERR_Pos /;"	d
CoreDebug_DEMCR_VC_CHKERR_Pos	Libraries/CMSIS/Include/core_cm4.h	/^#define CoreDebug_DEMCR_VC_CHKERR_Pos /;"	d
CoreDebug_DEMCR_VC_CORERESET_Msk	Libraries/CMSIS/Include/core_cm3.h	/^#define CoreDebug_DEMCR_VC_CORERESET_Msk /;"	d
CoreDebug_DEMCR_VC_CORERESET_Msk	Libraries/CMSIS/Include/core_cm4.h	/^#define CoreDebug_DEMCR_VC_CORERESET_Msk /;"	d
CoreDebug_DEMCR_VC_CORERESET_Pos	Libraries/CMSIS/Include/core_cm3.h	/^#define CoreDebug_DEMCR_VC_CORERESET_Pos /;"	d
CoreDebug_DEMCR_VC_CORERESET_Pos	Libraries/CMSIS/Include/core_cm4.h	/^#define CoreDebug_DEMCR_VC_CORERESET_Pos /;"	d
CoreDebug_DEMCR_VC_HARDERR_Msk	Libraries/CMSIS/Include/core_cm3.h	/^#define CoreDebug_DEMCR_VC_HARDERR_Msk /;"	d
CoreDebug_DEMCR_VC_HARDERR_Msk	Libraries/CMSIS/Include/core_cm4.h	/^#define CoreDebug_DEMCR_VC_HARDERR_Msk /;"	d
CoreDebug_DEMCR_VC_HARDERR_Pos	Libraries/CMSIS/Include/core_cm3.h	/^#define CoreDebug_DEMCR_VC_HARDERR_Pos /;"	d
CoreDebug_DEMCR_VC_HARDERR_Pos	Libraries/CMSIS/Include/core_cm4.h	/^#define CoreDebug_DEMCR_VC_HARDERR_Pos /;"	d
CoreDebug_DEMCR_VC_INTERR_Msk	Libraries/CMSIS/Include/core_cm3.h	/^#define CoreDebug_DEMCR_VC_INTERR_Msk /;"	d
CoreDebug_DEMCR_VC_INTERR_Msk	Libraries/CMSIS/Include/core_cm4.h	/^#define CoreDebug_DEMCR_VC_INTERR_Msk /;"	d
CoreDebug_DEMCR_VC_INTERR_Pos	Libraries/CMSIS/Include/core_cm3.h	/^#define CoreDebug_DEMCR_VC_INTERR_Pos /;"	d
CoreDebug_DEMCR_VC_INTERR_Pos	Libraries/CMSIS/Include/core_cm4.h	/^#define CoreDebug_DEMCR_VC_INTERR_Pos /;"	d
CoreDebug_DEMCR_VC_MMERR_Msk	Libraries/CMSIS/Include/core_cm3.h	/^#define CoreDebug_DEMCR_VC_MMERR_Msk /;"	d
CoreDebug_DEMCR_VC_MMERR_Msk	Libraries/CMSIS/Include/core_cm4.h	/^#define CoreDebug_DEMCR_VC_MMERR_Msk /;"	d
CoreDebug_DEMCR_VC_MMERR_Pos	Libraries/CMSIS/Include/core_cm3.h	/^#define CoreDebug_DEMCR_VC_MMERR_Pos /;"	d
CoreDebug_DEMCR_VC_MMERR_Pos	Libraries/CMSIS/Include/core_cm4.h	/^#define CoreDebug_DEMCR_VC_MMERR_Pos /;"	d
CoreDebug_DEMCR_VC_NOCPERR_Msk	Libraries/CMSIS/Include/core_cm3.h	/^#define CoreDebug_DEMCR_VC_NOCPERR_Msk /;"	d
CoreDebug_DEMCR_VC_NOCPERR_Msk	Libraries/CMSIS/Include/core_cm4.h	/^#define CoreDebug_DEMCR_VC_NOCPERR_Msk /;"	d
CoreDebug_DEMCR_VC_NOCPERR_Pos	Libraries/CMSIS/Include/core_cm3.h	/^#define CoreDebug_DEMCR_VC_NOCPERR_Pos /;"	d
CoreDebug_DEMCR_VC_NOCPERR_Pos	Libraries/CMSIS/Include/core_cm4.h	/^#define CoreDebug_DEMCR_VC_NOCPERR_Pos /;"	d
CoreDebug_DEMCR_VC_STATERR_Msk	Libraries/CMSIS/Include/core_cm3.h	/^#define CoreDebug_DEMCR_VC_STATERR_Msk /;"	d
CoreDebug_DEMCR_VC_STATERR_Msk	Libraries/CMSIS/Include/core_cm4.h	/^#define CoreDebug_DEMCR_VC_STATERR_Msk /;"	d
CoreDebug_DEMCR_VC_STATERR_Pos	Libraries/CMSIS/Include/core_cm3.h	/^#define CoreDebug_DEMCR_VC_STATERR_Pos /;"	d
CoreDebug_DEMCR_VC_STATERR_Pos	Libraries/CMSIS/Include/core_cm4.h	/^#define CoreDebug_DEMCR_VC_STATERR_Pos /;"	d
CoreDebug_DHCSR_C_DEBUGEN_Msk	Libraries/CMSIS/Include/core_cm3.h	/^#define CoreDebug_DHCSR_C_DEBUGEN_Msk /;"	d
CoreDebug_DHCSR_C_DEBUGEN_Msk	Libraries/CMSIS/Include/core_cm4.h	/^#define CoreDebug_DHCSR_C_DEBUGEN_Msk /;"	d
CoreDebug_DHCSR_C_DEBUGEN_Pos	Libraries/CMSIS/Include/core_cm3.h	/^#define CoreDebug_DHCSR_C_DEBUGEN_Pos /;"	d
CoreDebug_DHCSR_C_DEBUGEN_Pos	Libraries/CMSIS/Include/core_cm4.h	/^#define CoreDebug_DHCSR_C_DEBUGEN_Pos /;"	d
CoreDebug_DHCSR_C_HALT_Msk	Libraries/CMSIS/Include/core_cm3.h	/^#define CoreDebug_DHCSR_C_HALT_Msk /;"	d
CoreDebug_DHCSR_C_HALT_Msk	Libraries/CMSIS/Include/core_cm4.h	/^#define CoreDebug_DHCSR_C_HALT_Msk /;"	d
CoreDebug_DHCSR_C_HALT_Pos	Libraries/CMSIS/Include/core_cm3.h	/^#define CoreDebug_DHCSR_C_HALT_Pos /;"	d
CoreDebug_DHCSR_C_HALT_Pos	Libraries/CMSIS/Include/core_cm4.h	/^#define CoreDebug_DHCSR_C_HALT_Pos /;"	d
CoreDebug_DHCSR_C_MASKINTS_Msk	Libraries/CMSIS/Include/core_cm3.h	/^#define CoreDebug_DHCSR_C_MASKINTS_Msk /;"	d
CoreDebug_DHCSR_C_MASKINTS_Msk	Libraries/CMSIS/Include/core_cm4.h	/^#define CoreDebug_DHCSR_C_MASKINTS_Msk /;"	d
CoreDebug_DHCSR_C_MASKINTS_Pos	Libraries/CMSIS/Include/core_cm3.h	/^#define CoreDebug_DHCSR_C_MASKINTS_Pos /;"	d
CoreDebug_DHCSR_C_MASKINTS_Pos	Libraries/CMSIS/Include/core_cm4.h	/^#define CoreDebug_DHCSR_C_MASKINTS_Pos /;"	d
CoreDebug_DHCSR_C_SNAPSTALL_Msk	Libraries/CMSIS/Include/core_cm3.h	/^#define CoreDebug_DHCSR_C_SNAPSTALL_Msk /;"	d
CoreDebug_DHCSR_C_SNAPSTALL_Msk	Libraries/CMSIS/Include/core_cm4.h	/^#define CoreDebug_DHCSR_C_SNAPSTALL_Msk /;"	d
CoreDebug_DHCSR_C_SNAPSTALL_Pos	Libraries/CMSIS/Include/core_cm3.h	/^#define CoreDebug_DHCSR_C_SNAPSTALL_Pos /;"	d
CoreDebug_DHCSR_C_SNAPSTALL_Pos	Libraries/CMSIS/Include/core_cm4.h	/^#define CoreDebug_DHCSR_C_SNAPSTALL_Pos /;"	d
CoreDebug_DHCSR_C_STEP_Msk	Libraries/CMSIS/Include/core_cm3.h	/^#define CoreDebug_DHCSR_C_STEP_Msk /;"	d
CoreDebug_DHCSR_C_STEP_Msk	Libraries/CMSIS/Include/core_cm4.h	/^#define CoreDebug_DHCSR_C_STEP_Msk /;"	d
CoreDebug_DHCSR_C_STEP_Pos	Libraries/CMSIS/Include/core_cm3.h	/^#define CoreDebug_DHCSR_C_STEP_Pos /;"	d
CoreDebug_DHCSR_C_STEP_Pos	Libraries/CMSIS/Include/core_cm4.h	/^#define CoreDebug_DHCSR_C_STEP_Pos /;"	d
CoreDebug_DHCSR_DBGKEY_Msk	Libraries/CMSIS/Include/core_cm3.h	/^#define CoreDebug_DHCSR_DBGKEY_Msk /;"	d
CoreDebug_DHCSR_DBGKEY_Msk	Libraries/CMSIS/Include/core_cm4.h	/^#define CoreDebug_DHCSR_DBGKEY_Msk /;"	d
CoreDebug_DHCSR_DBGKEY_Pos	Libraries/CMSIS/Include/core_cm3.h	/^#define CoreDebug_DHCSR_DBGKEY_Pos /;"	d
CoreDebug_DHCSR_DBGKEY_Pos	Libraries/CMSIS/Include/core_cm4.h	/^#define CoreDebug_DHCSR_DBGKEY_Pos /;"	d
CoreDebug_DHCSR_S_HALT_Msk	Libraries/CMSIS/Include/core_cm3.h	/^#define CoreDebug_DHCSR_S_HALT_Msk /;"	d
CoreDebug_DHCSR_S_HALT_Msk	Libraries/CMSIS/Include/core_cm4.h	/^#define CoreDebug_DHCSR_S_HALT_Msk /;"	d
CoreDebug_DHCSR_S_HALT_Pos	Libraries/CMSIS/Include/core_cm3.h	/^#define CoreDebug_DHCSR_S_HALT_Pos /;"	d
CoreDebug_DHCSR_S_HALT_Pos	Libraries/CMSIS/Include/core_cm4.h	/^#define CoreDebug_DHCSR_S_HALT_Pos /;"	d
CoreDebug_DHCSR_S_LOCKUP_Msk	Libraries/CMSIS/Include/core_cm3.h	/^#define CoreDebug_DHCSR_S_LOCKUP_Msk /;"	d
CoreDebug_DHCSR_S_LOCKUP_Msk	Libraries/CMSIS/Include/core_cm4.h	/^#define CoreDebug_DHCSR_S_LOCKUP_Msk /;"	d
CoreDebug_DHCSR_S_LOCKUP_Pos	Libraries/CMSIS/Include/core_cm3.h	/^#define CoreDebug_DHCSR_S_LOCKUP_Pos /;"	d
CoreDebug_DHCSR_S_LOCKUP_Pos	Libraries/CMSIS/Include/core_cm4.h	/^#define CoreDebug_DHCSR_S_LOCKUP_Pos /;"	d
CoreDebug_DHCSR_S_REGRDY_Msk	Libraries/CMSIS/Include/core_cm3.h	/^#define CoreDebug_DHCSR_S_REGRDY_Msk /;"	d
CoreDebug_DHCSR_S_REGRDY_Msk	Libraries/CMSIS/Include/core_cm4.h	/^#define CoreDebug_DHCSR_S_REGRDY_Msk /;"	d
CoreDebug_DHCSR_S_REGRDY_Pos	Libraries/CMSIS/Include/core_cm3.h	/^#define CoreDebug_DHCSR_S_REGRDY_Pos /;"	d
CoreDebug_DHCSR_S_REGRDY_Pos	Libraries/CMSIS/Include/core_cm4.h	/^#define CoreDebug_DHCSR_S_REGRDY_Pos /;"	d
CoreDebug_DHCSR_S_RESET_ST_Msk	Libraries/CMSIS/Include/core_cm3.h	/^#define CoreDebug_DHCSR_S_RESET_ST_Msk /;"	d
CoreDebug_DHCSR_S_RESET_ST_Msk	Libraries/CMSIS/Include/core_cm4.h	/^#define CoreDebug_DHCSR_S_RESET_ST_Msk /;"	d
CoreDebug_DHCSR_S_RESET_ST_Pos	Libraries/CMSIS/Include/core_cm3.h	/^#define CoreDebug_DHCSR_S_RESET_ST_Pos /;"	d
CoreDebug_DHCSR_S_RESET_ST_Pos	Libraries/CMSIS/Include/core_cm4.h	/^#define CoreDebug_DHCSR_S_RESET_ST_Pos /;"	d
CoreDebug_DHCSR_S_RETIRE_ST_Msk	Libraries/CMSIS/Include/core_cm3.h	/^#define CoreDebug_DHCSR_S_RETIRE_ST_Msk /;"	d
CoreDebug_DHCSR_S_RETIRE_ST_Msk	Libraries/CMSIS/Include/core_cm4.h	/^#define CoreDebug_DHCSR_S_RETIRE_ST_Msk /;"	d
CoreDebug_DHCSR_S_RETIRE_ST_Pos	Libraries/CMSIS/Include/core_cm3.h	/^#define CoreDebug_DHCSR_S_RETIRE_ST_Pos /;"	d
CoreDebug_DHCSR_S_RETIRE_ST_Pos	Libraries/CMSIS/Include/core_cm4.h	/^#define CoreDebug_DHCSR_S_RETIRE_ST_Pos /;"	d
CoreDebug_DHCSR_S_SLEEP_Msk	Libraries/CMSIS/Include/core_cm3.h	/^#define CoreDebug_DHCSR_S_SLEEP_Msk /;"	d
CoreDebug_DHCSR_S_SLEEP_Msk	Libraries/CMSIS/Include/core_cm4.h	/^#define CoreDebug_DHCSR_S_SLEEP_Msk /;"	d
CoreDebug_DHCSR_S_SLEEP_Pos	Libraries/CMSIS/Include/core_cm3.h	/^#define CoreDebug_DHCSR_S_SLEEP_Pos /;"	d
CoreDebug_DHCSR_S_SLEEP_Pos	Libraries/CMSIS/Include/core_cm4.h	/^#define CoreDebug_DHCSR_S_SLEEP_Pos /;"	d
CoreDebug_Type	Libraries/CMSIS/Include/core_cm3.h	/^} CoreDebug_Type;$/;"	t	typeref:struct:__anon84a975f31008
CoreDebug_Type	Libraries/CMSIS/Include/core_cm4.h	/^} CoreDebug_Type;$/;"	t	typeref:struct:__anon84a97a341108
Correspondence between logical and physical drives	Libraries/fatfs/doc/en/filename.html	/^<h3>Correspondence between logical and physical drives<\/h3>$/;"	j
Cortex Microcontroller Software Interface Standard	Libraries/CMSIS/Documentation/CMSIS_Core.htm	/^<h1>Cortex Microcontroller Software Interface Standard<\/h1>$/;"	h
Cortex Microcontroller Software Interface Standard System View Description	Libraries/CMSIS/Documentation/CMSIS_System_View_Description.htm	/^System View Description<\/h1>$/;"	h
Cortex-M Core Register Access	Libraries/CMSIS/Documentation/CMSIS_Core.htm	/^<h3>Cortex-M Core Register Access<\/h3>$/;"	j
Cortex-M Instruction Access	Libraries/CMSIS/Documentation/CMSIS_Core.htm	/^<h3>Cortex-M Instruction Access<\/h3>$/;"	j
Cortex-M3 / Cortex-M4 ITM Debug Access	Libraries/CMSIS/Documentation/CMSIS_Core.htm	/^<h3>Cortex-M3 \/ Cortex-M4 ITM Debug Access<\/h3>$/;"	j
Cortex-M3 / Cortex-M4 ITM Debug Access	Libraries/CMSIS/Documentation/CMSIS_DebugSupport.htm	/^<h2><a name="ITM_DbgAcc"><\/a>Cortex-M3 \/ Cortex-M4 ITM Debug Access<\/h2>$/;"	i
Cortex-M3 additional Debug Access	Libraries/CMSIS/Documentation/CMSIS_Core.htm	/^<h3>Cortex-M3 additional Debug Access<\/h3>$/;"	j
Cortex-M4 SIMD instruction support	Libraries/CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h2><a name="CM4-SIMD-Instructions"><\/a>Cortex-M4 SIMD instruction support<\/h2>$/;"	i
Critical Section	Libraries/fatfs/doc/en/appnote.html	/^<h3>Critical Section<\/h3>$/;"	j
CurrVol	Libraries/fatfs/src/ff.c	/^BYTE CurrVol;			\/* Current drive *\/$/;"	v	typeref:typename:BYTE	file:
CurrentPos	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_audio_codec.c	/^uint16_t *CurrentPos;             \/* This variable holds the current position of audio pointer /;"	v	typeref:typename:uint16_t *
Cyan	Libraries/SDIO_Driver/example/Common/stm32_eval_legacy.h	/^#define Cyan /;"	d
DAC	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DAC /;"	d
DACSTEP	Classes/clsIsolineController.cpp	/^   static const uint16_t DACSTEP = 3;$/;"	m	class:clsIsolineController	typeref:typename:const uint16_t	file:
DAC_Align_12b_L	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dac.h	/^#define DAC_Align_12b_L /;"	d
DAC_Align_12b_R	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dac.h	/^#define DAC_Align_12b_R /;"	d
DAC_Align_8b_R	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dac.h	/^#define DAC_Align_8b_R /;"	d
DAC_BASE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DAC_BASE /;"	d
DAC_CR_BOFF1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  DAC_CR_BOFF1 /;"	d
DAC_CR_BOFF2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  DAC_CR_BOFF2 /;"	d
DAC_CR_DMAEN1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  DAC_CR_DMAEN1 /;"	d
DAC_CR_DMAEN2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  DAC_CR_DMAEN2 /;"	d
DAC_CR_DMAUDRIE1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  DAC_CR_DMAUDRIE1 /;"	d
DAC_CR_DMAUDRIE2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  DAC_CR_DMAUDRIE2 /;"	d
DAC_CR_EN1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  DAC_CR_EN1 /;"	d
DAC_CR_EN2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  DAC_CR_EN2 /;"	d
DAC_CR_MAMP1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  DAC_CR_MAMP1 /;"	d
DAC_CR_MAMP1_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  DAC_CR_MAMP1_0 /;"	d
DAC_CR_MAMP1_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  DAC_CR_MAMP1_1 /;"	d
DAC_CR_MAMP1_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  DAC_CR_MAMP1_2 /;"	d
DAC_CR_MAMP1_3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  DAC_CR_MAMP1_3 /;"	d
DAC_CR_MAMP2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  DAC_CR_MAMP2 /;"	d
DAC_CR_MAMP2_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  DAC_CR_MAMP2_0 /;"	d
DAC_CR_MAMP2_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  DAC_CR_MAMP2_1 /;"	d
DAC_CR_MAMP2_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  DAC_CR_MAMP2_2 /;"	d
DAC_CR_MAMP2_3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  DAC_CR_MAMP2_3 /;"	d
DAC_CR_TEN1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  DAC_CR_TEN1 /;"	d
DAC_CR_TEN2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  DAC_CR_TEN2 /;"	d
DAC_CR_TSEL1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  DAC_CR_TSEL1 /;"	d
DAC_CR_TSEL1_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  DAC_CR_TSEL1_0 /;"	d
DAC_CR_TSEL1_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  DAC_CR_TSEL1_1 /;"	d
DAC_CR_TSEL1_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  DAC_CR_TSEL1_2 /;"	d
DAC_CR_TSEL2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  DAC_CR_TSEL2 /;"	d
DAC_CR_TSEL2_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  DAC_CR_TSEL2_0 /;"	d
DAC_CR_TSEL2_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  DAC_CR_TSEL2_1 /;"	d
DAC_CR_TSEL2_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  DAC_CR_TSEL2_2 /;"	d
DAC_CR_WAVE1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  DAC_CR_WAVE1 /;"	d
DAC_CR_WAVE1_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  DAC_CR_WAVE1_0 /;"	d
DAC_CR_WAVE1_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  DAC_CR_WAVE1_1 /;"	d
DAC_CR_WAVE2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  DAC_CR_WAVE2 /;"	d
DAC_CR_WAVE2_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  DAC_CR_WAVE2_0 /;"	d
DAC_CR_WAVE2_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  DAC_CR_WAVE2_1 /;"	d
DAC_Channel_1	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dac.h	/^#define DAC_Channel_1 /;"	d
DAC_Channel_2	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dac.h	/^#define DAC_Channel_2 /;"	d
DAC_ClearFlag	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_dac.c	/^void DAC_ClearFlag(uint32_t DAC_Channel, uint32_t DAC_FLAG)$/;"	f	typeref:typename:void
DAC_ClearITPendingBit	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_dac.c	/^void DAC_ClearITPendingBit(uint32_t DAC_Channel, uint32_t DAC_IT)$/;"	f	typeref:typename:void
DAC_Cmd	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_dac.c	/^void DAC_Cmd(uint32_t DAC_Channel, FunctionalState NewState)$/;"	f	typeref:typename:void
DAC_DHR12L1_DACC1DHR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  DAC_DHR12L1_DACC1DHR /;"	d
DAC_DHR12L2_DACC2DHR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  DAC_DHR12L2_DACC2DHR /;"	d
DAC_DHR12LD_DACC1DHR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  DAC_DHR12LD_DACC1DHR /;"	d
DAC_DHR12LD_DACC2DHR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  DAC_DHR12LD_DACC2DHR /;"	d
DAC_DHR12R1_DACC1DHR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  DAC_DHR12R1_DACC1DHR /;"	d
DAC_DHR12R2_DACC2DHR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  DAC_DHR12R2_DACC2DHR /;"	d
DAC_DHR12RD_DACC1DHR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  DAC_DHR12RD_DACC1DHR /;"	d
DAC_DHR12RD_DACC2DHR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  DAC_DHR12RD_DACC2DHR /;"	d
DAC_DHR8R1_DACC1DHR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  DAC_DHR8R1_DACC1DHR /;"	d
DAC_DHR8R2_DACC2DHR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  DAC_DHR8R2_DACC2DHR /;"	d
DAC_DHR8RD_DACC1DHR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  DAC_DHR8RD_DACC1DHR /;"	d
DAC_DHR8RD_DACC2DHR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  DAC_DHR8RD_DACC2DHR /;"	d
DAC_DMACmd	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_dac.c	/^void DAC_DMACmd(uint32_t DAC_Channel, FunctionalState NewState)$/;"	f	typeref:typename:void
DAC_DOR1_DACC1DOR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  DAC_DOR1_DACC1DOR /;"	d
DAC_DOR2_DACC2DOR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  DAC_DOR2_DACC2DOR /;"	d
DAC_DeInit	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_dac.c	/^void DAC_DeInit(void)$/;"	f	typeref:typename:void
DAC_DualSoftwareTriggerCmd	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_dac.c	/^void DAC_DualSoftwareTriggerCmd(FunctionalState NewState)$/;"	f	typeref:typename:void
DAC_FLAG_DMAUDR	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dac.h	/^#define DAC_FLAG_DMAUDR /;"	d
DAC_GetDataOutputValue	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_dac.c	/^uint16_t DAC_GetDataOutputValue(uint32_t DAC_Channel)$/;"	f	typeref:typename:uint16_t
DAC_GetFlagStatus	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_dac.c	/^FlagStatus DAC_GetFlagStatus(uint32_t DAC_Channel, uint32_t DAC_FLAG)$/;"	f	typeref:typename:FlagStatus
DAC_GetITStatus	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_dac.c	/^ITStatus DAC_GetITStatus(uint32_t DAC_Channel, uint32_t DAC_IT)$/;"	f	typeref:typename:ITStatus
DAC_ITConfig	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_dac.c	/^void DAC_ITConfig(uint32_t DAC_Channel, uint32_t DAC_IT, FunctionalState NewState)  $/;"	f	typeref:typename:void
DAC_IT_DMAUDR	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dac.h	/^#define DAC_IT_DMAUDR /;"	d
DAC_Init	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_dac.c	/^void DAC_Init(uint32_t DAC_Channel, DAC_InitTypeDef* DAC_InitStruct)$/;"	f	typeref:typename:void
DAC_InitTypeDef	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dac.h	/^}DAC_InitTypeDef;$/;"	t	typeref:struct:__anonb3b2bd250108
DAC_LFSRUnmask_Bit0	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dac.h	/^#define DAC_LFSRUnmask_Bit0 /;"	d
DAC_LFSRUnmask_Bits10_0	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dac.h	/^#define DAC_LFSRUnmask_Bits10_0 /;"	d
DAC_LFSRUnmask_Bits11_0	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dac.h	/^#define DAC_LFSRUnmask_Bits11_0 /;"	d
DAC_LFSRUnmask_Bits1_0	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dac.h	/^#define DAC_LFSRUnmask_Bits1_0 /;"	d
DAC_LFSRUnmask_Bits2_0	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dac.h	/^#define DAC_LFSRUnmask_Bits2_0 /;"	d
DAC_LFSRUnmask_Bits3_0	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dac.h	/^#define DAC_LFSRUnmask_Bits3_0 /;"	d
DAC_LFSRUnmask_Bits4_0	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dac.h	/^#define DAC_LFSRUnmask_Bits4_0 /;"	d
DAC_LFSRUnmask_Bits5_0	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dac.h	/^#define DAC_LFSRUnmask_Bits5_0 /;"	d
DAC_LFSRUnmask_Bits6_0	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dac.h	/^#define DAC_LFSRUnmask_Bits6_0 /;"	d
DAC_LFSRUnmask_Bits7_0	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dac.h	/^#define DAC_LFSRUnmask_Bits7_0 /;"	d
DAC_LFSRUnmask_Bits8_0	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dac.h	/^#define DAC_LFSRUnmask_Bits8_0 /;"	d
DAC_LFSRUnmask_Bits9_0	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dac.h	/^#define DAC_LFSRUnmask_Bits9_0 /;"	d
DAC_LFSRUnmask_TriangleAmplitude	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dac.h	/^  uint32_t DAC_LFSRUnmask_TriangleAmplitude; \/*!< Specifies the LFSR mask for noise wave genera/;"	m	struct:__anonb3b2bd250108	typeref:typename:uint32_t
DAC_OutputBuffer	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dac.h	/^  uint32_t DAC_OutputBuffer;                 \/*!< Specifies whether the DAC channel output buff/;"	m	struct:__anonb3b2bd250108	typeref:typename:uint32_t
DAC_OutputBuffer_Disable	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dac.h	/^#define DAC_OutputBuffer_Disable /;"	d
DAC_OutputBuffer_Enable	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dac.h	/^#define DAC_OutputBuffer_Enable /;"	d
DAC_SR_DMAUDR1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  DAC_SR_DMAUDR1 /;"	d
DAC_SR_DMAUDR2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  DAC_SR_DMAUDR2 /;"	d
DAC_SWTRIGR_SWTRIG1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  DAC_SWTRIGR_SWTRIG1 /;"	d
DAC_SWTRIGR_SWTRIG2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  DAC_SWTRIGR_SWTRIG2 /;"	d
DAC_SetChannel1Data	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_dac.c	/^void DAC_SetChannel1Data(uint32_t DAC_Align, uint16_t Data)$/;"	f	typeref:typename:void
DAC_SetChannel2Data	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_dac.c	/^void DAC_SetChannel2Data(uint32_t DAC_Align, uint16_t Data)$/;"	f	typeref:typename:void
DAC_SetDualChannelData	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_dac.c	/^void DAC_SetDualChannelData(uint32_t DAC_Align, uint16_t Data2, uint16_t Data1)$/;"	f	typeref:typename:void
DAC_SoftwareTriggerCmd	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_dac.c	/^void DAC_SoftwareTriggerCmd(uint32_t DAC_Channel, FunctionalState NewState)$/;"	f	typeref:typename:void
DAC_StructInit	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_dac.c	/^void DAC_StructInit(DAC_InitTypeDef* DAC_InitStruct)$/;"	f	typeref:typename:void
DAC_TriangleAmplitude_1	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dac.h	/^#define DAC_TriangleAmplitude_1 /;"	d
DAC_TriangleAmplitude_1023	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dac.h	/^#define DAC_TriangleAmplitude_1023 /;"	d
DAC_TriangleAmplitude_127	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dac.h	/^#define DAC_TriangleAmplitude_127 /;"	d
DAC_TriangleAmplitude_15	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dac.h	/^#define DAC_TriangleAmplitude_15 /;"	d
DAC_TriangleAmplitude_2047	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dac.h	/^#define DAC_TriangleAmplitude_2047 /;"	d
DAC_TriangleAmplitude_255	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dac.h	/^#define DAC_TriangleAmplitude_255 /;"	d
DAC_TriangleAmplitude_3	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dac.h	/^#define DAC_TriangleAmplitude_3 /;"	d
DAC_TriangleAmplitude_31	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dac.h	/^#define DAC_TriangleAmplitude_31 /;"	d
DAC_TriangleAmplitude_4095	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dac.h	/^#define DAC_TriangleAmplitude_4095 /;"	d
DAC_TriangleAmplitude_511	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dac.h	/^#define DAC_TriangleAmplitude_511 /;"	d
DAC_TriangleAmplitude_63	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dac.h	/^#define DAC_TriangleAmplitude_63 /;"	d
DAC_TriangleAmplitude_7	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dac.h	/^#define DAC_TriangleAmplitude_7 /;"	d
DAC_Trigger	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dac.h	/^  uint32_t DAC_Trigger;                      \/*!< Specifies the external trigger for the select/;"	m	struct:__anonb3b2bd250108	typeref:typename:uint32_t
DAC_Trigger_Ext_IT9	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dac.h	/^#define DAC_Trigger_Ext_IT9 /;"	d
DAC_Trigger_None	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dac.h	/^#define DAC_Trigger_None /;"	d
DAC_Trigger_Software	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dac.h	/^#define DAC_Trigger_Software /;"	d
DAC_Trigger_T2_TRGO	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dac.h	/^#define DAC_Trigger_T2_TRGO /;"	d
DAC_Trigger_T4_TRGO	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dac.h	/^#define DAC_Trigger_T4_TRGO /;"	d
DAC_Trigger_T5_TRGO	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dac.h	/^#define DAC_Trigger_T5_TRGO /;"	d
DAC_Trigger_T6_TRGO	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dac.h	/^#define DAC_Trigger_T6_TRGO /;"	d
DAC_Trigger_T7_TRGO	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dac.h	/^#define DAC_Trigger_T7_TRGO /;"	d
DAC_Trigger_T8_TRGO	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dac.h	/^#define DAC_Trigger_T8_TRGO /;"	d
DAC_TypeDef	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^} DAC_TypeDef;$/;"	t	typeref:struct:__anon3e8f98ce0b08
DAC_WaveGeneration	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dac.h	/^  uint32_t DAC_WaveGeneration;               \/*!< Specifies whether DAC channel noise waves or /;"	m	struct:__anonb3b2bd250108	typeref:typename:uint32_t
DAC_WaveGenerationCmd	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_dac.c	/^void DAC_WaveGenerationCmd(uint32_t DAC_Channel, uint32_t DAC_Wave, FunctionalState NewState)$/;"	f	typeref:typename:void
DAC_WaveGeneration_Noise	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dac.h	/^#define DAC_WaveGeneration_Noise /;"	d
DAC_WaveGeneration_None	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dac.h	/^#define DAC_WaveGeneration_None /;"	d
DAC_WaveGeneration_Triangle	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dac.h	/^#define DAC_WaveGeneration_Triangle /;"	d
DAC_Wave_Noise	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dac.h	/^#define DAC_Wave_Noise /;"	d
DAC_Wave_Triangle	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dac.h	/^#define DAC_Wave_Triangle /;"	d
DATA_MODEL_H	FreeRTOS/portable/IAR/MSP430X/data_model.h	/^#define DATA_MODEL_H$/;"	d
DAT_BUS_WIDTH	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^  __IO uint8_t DAT_BUS_WIDTH;$/;"	m	struct:__anon395a0ec00608	typeref:typename:__IO uint8_t
DAT_BUS_WIDTH	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^  __IO uint8_t DAT_BUS_WIDTH;$/;"	m	struct:__anon40942c0d0608	typeref:typename:__IO uint8_t
DBGMCU	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DBGMCU /;"	d
DBGMCU_APB1PeriphConfig	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_dbgmcu.c	/^void DBGMCU_APB1PeriphConfig(uint32_t DBGMCU_Periph, FunctionalState NewState)$/;"	f	typeref:typename:void
DBGMCU_APB1_FZ_DBG_CAN1_STOP	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  DBGMCU_APB1_FZ_DBG_CAN1_STOP /;"	d
DBGMCU_APB1_FZ_DBG_CAN2_STOP	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  DBGMCU_APB1_FZ_DBG_CAN2_STOP /;"	d
DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT /;"	d
DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT /;"	d
DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT /;"	d
DBGMCU_APB1_FZ_DBG_IWDEG_STOP	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  DBGMCU_APB1_FZ_DBG_IWDEG_STOP /;"	d
DBGMCU_APB1_FZ_DBG_IWDG_STOP	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  DBGMCU_APB1_FZ_DBG_IWDG_STOP /;"	d
DBGMCU_APB1_FZ_DBG_RTC_STOP	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  DBGMCU_APB1_FZ_DBG_RTC_STOP /;"	d
DBGMCU_APB1_FZ_DBG_TIM10_STOP	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  DBGMCU_APB1_FZ_DBG_TIM10_STOP /;"	d
DBGMCU_APB1_FZ_DBG_TIM11_STOP	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  DBGMCU_APB1_FZ_DBG_TIM11_STOP /;"	d
DBGMCU_APB1_FZ_DBG_TIM12_STOP	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  DBGMCU_APB1_FZ_DBG_TIM12_STOP /;"	d
DBGMCU_APB1_FZ_DBG_TIM13_STOP	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  DBGMCU_APB1_FZ_DBG_TIM13_STOP /;"	d
DBGMCU_APB1_FZ_DBG_TIM14_STOP	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  DBGMCU_APB1_FZ_DBG_TIM14_STOP /;"	d
DBGMCU_APB1_FZ_DBG_TIM1_STOP	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  DBGMCU_APB1_FZ_DBG_TIM1_STOP /;"	d
DBGMCU_APB1_FZ_DBG_TIM2_STOP	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  DBGMCU_APB1_FZ_DBG_TIM2_STOP /;"	d
DBGMCU_APB1_FZ_DBG_TIM3_STOP	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  DBGMCU_APB1_FZ_DBG_TIM3_STOP /;"	d
DBGMCU_APB1_FZ_DBG_TIM4_STOP	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  DBGMCU_APB1_FZ_DBG_TIM4_STOP /;"	d
DBGMCU_APB1_FZ_DBG_TIM5_STOP	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  DBGMCU_APB1_FZ_DBG_TIM5_STOP /;"	d
DBGMCU_APB1_FZ_DBG_TIM6_STOP	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  DBGMCU_APB1_FZ_DBG_TIM6_STOP /;"	d
DBGMCU_APB1_FZ_DBG_TIM7_STOP	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  DBGMCU_APB1_FZ_DBG_TIM7_STOP /;"	d
DBGMCU_APB1_FZ_DBG_TIM8_STOP	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  DBGMCU_APB1_FZ_DBG_TIM8_STOP /;"	d
DBGMCU_APB1_FZ_DBG_TIM9_STOP	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  DBGMCU_APB1_FZ_DBG_TIM9_STOP /;"	d
DBGMCU_APB1_FZ_DBG_WWDG_STOP	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  DBGMCU_APB1_FZ_DBG_WWDG_STOP /;"	d
DBGMCU_APB2PeriphConfig	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_dbgmcu.c	/^void DBGMCU_APB2PeriphConfig(uint32_t DBGMCU_Periph, FunctionalState NewState)$/;"	f	typeref:typename:void
DBGMCU_BASE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DBGMCU_BASE /;"	d
DBGMCU_CAN1_STOP	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dbgmcu.h	/^#define DBGMCU_CAN1_STOP /;"	d
DBGMCU_CAN2_STOP	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dbgmcu.h	/^#define DBGMCU_CAN2_STOP /;"	d
DBGMCU_CR_DBG_SLEEP	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  DBGMCU_CR_DBG_SLEEP /;"	d
DBGMCU_CR_DBG_STANDBY	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  DBGMCU_CR_DBG_STANDBY /;"	d
DBGMCU_CR_DBG_STOP	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  DBGMCU_CR_DBG_STOP /;"	d
DBGMCU_CR_TRACE_IOEN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  DBGMCU_CR_TRACE_IOEN /;"	d
DBGMCU_CR_TRACE_MODE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  DBGMCU_CR_TRACE_MODE /;"	d
DBGMCU_CR_TRACE_MODE_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  DBGMCU_CR_TRACE_MODE_0 /;"	d
DBGMCU_CR_TRACE_MODE_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  DBGMCU_CR_TRACE_MODE_1 /;"	d
DBGMCU_Config	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_dbgmcu.c	/^void DBGMCU_Config(uint32_t DBGMCU_Periph, FunctionalState NewState)$/;"	f	typeref:typename:void
DBGMCU_GetDEVID	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_dbgmcu.c	/^uint32_t DBGMCU_GetDEVID(void)$/;"	f	typeref:typename:uint32_t
DBGMCU_GetREVID	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_dbgmcu.c	/^uint32_t DBGMCU_GetREVID(void)$/;"	f	typeref:typename:uint32_t
DBGMCU_I2C1_SMBUS_TIMEOUT	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dbgmcu.h	/^#define DBGMCU_I2C1_SMBUS_TIMEOUT /;"	d
DBGMCU_I2C2_SMBUS_TIMEOUT	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dbgmcu.h	/^#define DBGMCU_I2C2_SMBUS_TIMEOUT /;"	d
DBGMCU_I2C3_SMBUS_TIMEOUT	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dbgmcu.h	/^#define DBGMCU_I2C3_SMBUS_TIMEOUT /;"	d
DBGMCU_IDCODE_DEV_ID	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  DBGMCU_IDCODE_DEV_ID /;"	d
DBGMCU_IDCODE_REV_ID	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  DBGMCU_IDCODE_REV_ID /;"	d
DBGMCU_IWDG_STOP	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dbgmcu.h	/^#define DBGMCU_IWDG_STOP /;"	d
DBGMCU_RTC_STOP	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dbgmcu.h	/^#define DBGMCU_RTC_STOP /;"	d
DBGMCU_SLEEP	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dbgmcu.h	/^#define DBGMCU_SLEEP /;"	d
DBGMCU_STANDBY	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dbgmcu.h	/^#define DBGMCU_STANDBY /;"	d
DBGMCU_STOP	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dbgmcu.h	/^#define DBGMCU_STOP /;"	d
DBGMCU_TIM10_STOP	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dbgmcu.h	/^#define DBGMCU_TIM10_STOP /;"	d
DBGMCU_TIM11_STOP	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dbgmcu.h	/^#define DBGMCU_TIM11_STOP /;"	d
DBGMCU_TIM12_STOP	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dbgmcu.h	/^#define DBGMCU_TIM12_STOP /;"	d
DBGMCU_TIM13_STOP	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dbgmcu.h	/^#define DBGMCU_TIM13_STOP /;"	d
DBGMCU_TIM14_STOP	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dbgmcu.h	/^#define DBGMCU_TIM14_STOP /;"	d
DBGMCU_TIM1_STOP	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dbgmcu.h	/^#define DBGMCU_TIM1_STOP /;"	d
DBGMCU_TIM2_STOP	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dbgmcu.h	/^#define DBGMCU_TIM2_STOP /;"	d
DBGMCU_TIM3_STOP	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dbgmcu.h	/^#define DBGMCU_TIM3_STOP /;"	d
DBGMCU_TIM4_STOP	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dbgmcu.h	/^#define DBGMCU_TIM4_STOP /;"	d
DBGMCU_TIM5_STOP	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dbgmcu.h	/^#define DBGMCU_TIM5_STOP /;"	d
DBGMCU_TIM6_STOP	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dbgmcu.h	/^#define DBGMCU_TIM6_STOP /;"	d
DBGMCU_TIM7_STOP	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dbgmcu.h	/^#define DBGMCU_TIM7_STOP /;"	d
DBGMCU_TIM8_STOP	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dbgmcu.h	/^#define DBGMCU_TIM8_STOP /;"	d
DBGMCU_TIM9_STOP	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dbgmcu.h	/^#define DBGMCU_TIM9_STOP /;"	d
DBGMCU_TypeDef	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^}DBGMCU_TypeDef;$/;"	t	typeref:struct:__anon3e8f98ce0c08
DBGMCU_WWDG_STOP	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dbgmcu.h	/^#define DBGMCU_WWDG_STOP /;"	d
DBGU_BRGR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 DBGU_BRGR; 	\/\/ Baud Rate Generator Register$/;"	m	struct:_AT91S_DBGU	typeref:typename:AT91_REG
DBGU_BRGR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 DBGU_BRGR; 	\/\/ Baud Rate Generator Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
DBGU_BRGR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 DBGU_BRGR; 	\/\/ Baud Rate Generator Register$/;"	m	struct:_AT91S_DBGU	typeref:typename:AT91_REG
DBGU_BRGR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 DBGU_BRGR; 	\/\/ Baud Rate Generator Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
DBGU_BRGR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 DBGU_BRGR; 	\/\/ Baud Rate Generator Register$/;"	m	struct:_AT91S_DBGU	typeref:typename:AT91_REG
DBGU_BRGR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define DBGU_BRGR /;"	d
DBGU_BRGR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 DBGU_BRGR; 	\/\/ Baud Rate Generator Register$/;"	m	struct:_AT91S_DBGU	typeref:typename:AT91_REG
DBGU_BRGR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 DBGU_BRGR; 	\/\/ Baud Rate Generator Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
DBGU_BRGR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define DBGU_BRGR /;"	d
DBGU_BRGR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 DBGU_BRGR; 	\/\/ Baud Rate Generator Register$/;"	m	struct:_AT91S_DBGU	typeref:typename:AT91_REG
DBGU_BRGR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 DBGU_BRGR; 	\/\/ Baud Rate Generator Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
DBGU_BRGR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define DBGU_BRGR /;"	d
DBGU_C1R	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 DBGU_C1R; 	\/\/ Chip ID1 Register$/;"	m	struct:_AT91S_DBGU	typeref:typename:AT91_REG
DBGU_C1R	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define DBGU_C1R /;"	d
DBGU_C2R	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 DBGU_C2R; 	\/\/ Chip ID2 Register$/;"	m	struct:_AT91S_DBGU	typeref:typename:AT91_REG
DBGU_C2R	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define DBGU_C2R /;"	d
DBGU_CIDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 DBGU_CIDR; 	\/\/ Chip ID Register$/;"	m	struct:_AT91S_DBGU	typeref:typename:AT91_REG
DBGU_CIDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 DBGU_CIDR; 	\/\/ Chip ID Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
DBGU_CIDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 DBGU_CIDR; 	\/\/ Chip ID Register$/;"	m	struct:_AT91S_DBGU	typeref:typename:AT91_REG
DBGU_CIDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 DBGU_CIDR; 	\/\/ Chip ID Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
DBGU_CIDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 DBGU_CIDR; 	\/\/ Chip ID Register$/;"	m	struct:_AT91S_DBGU	typeref:typename:AT91_REG
DBGU_CIDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 DBGU_CIDR; 	\/\/ Chip ID Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
DBGU_CIDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define DBGU_CIDR /;"	d
DBGU_CIDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 DBGU_CIDR; 	\/\/ Chip ID Register$/;"	m	struct:_AT91S_DBGU	typeref:typename:AT91_REG
DBGU_CIDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 DBGU_CIDR; 	\/\/ Chip ID Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
DBGU_CIDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define DBGU_CIDR /;"	d
DBGU_CR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 DBGU_CR; 	\/\/ Control Register$/;"	m	struct:_AT91S_DBGU	typeref:typename:AT91_REG
DBGU_CR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 DBGU_CR; 	\/\/ Control Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
DBGU_CR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 DBGU_CR; 	\/\/ Control Register$/;"	m	struct:_AT91S_DBGU	typeref:typename:AT91_REG
DBGU_CR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 DBGU_CR; 	\/\/ Control Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
DBGU_CR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 DBGU_CR; 	\/\/ Control Register$/;"	m	struct:_AT91S_DBGU	typeref:typename:AT91_REG
DBGU_CR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define DBGU_CR /;"	d
DBGU_CR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 DBGU_CR; 	\/\/ Control Register$/;"	m	struct:_AT91S_DBGU	typeref:typename:AT91_REG
DBGU_CR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 DBGU_CR; 	\/\/ Control Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
DBGU_CR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define DBGU_CR /;"	d
DBGU_CR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 DBGU_CR; 	\/\/ Control Register$/;"	m	struct:_AT91S_DBGU	typeref:typename:AT91_REG
DBGU_CR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 DBGU_CR; 	\/\/ Control Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
DBGU_CR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define DBGU_CR /;"	d
DBGU_CSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 DBGU_CSR; 	\/\/ Channel Status Register$/;"	m	struct:_AT91S_DBGU	typeref:typename:AT91_REG
DBGU_CSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 DBGU_CSR; 	\/\/ Channel Status Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
DBGU_CSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 DBGU_CSR; 	\/\/ Channel Status Register$/;"	m	struct:_AT91S_DBGU	typeref:typename:AT91_REG
DBGU_CSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 DBGU_CSR; 	\/\/ Channel Status Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
DBGU_CSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 DBGU_CSR; 	\/\/ Channel Status Register$/;"	m	struct:_AT91S_DBGU	typeref:typename:AT91_REG
DBGU_CSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define DBGU_CSR /;"	d
DBGU_CSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 DBGU_CSR; 	\/\/ Channel Status Register$/;"	m	struct:_AT91S_DBGU	typeref:typename:AT91_REG
DBGU_CSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 DBGU_CSR; 	\/\/ Channel Status Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
DBGU_CSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define DBGU_CSR /;"	d
DBGU_CSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 DBGU_CSR; 	\/\/ Channel Status Register$/;"	m	struct:_AT91S_DBGU	typeref:typename:AT91_REG
DBGU_CSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 DBGU_CSR; 	\/\/ Channel Status Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
DBGU_CSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define DBGU_CSR /;"	d
DBGU_EXID	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 DBGU_EXID; 	\/\/ Chip ID Extension Register$/;"	m	struct:_AT91S_DBGU	typeref:typename:AT91_REG
DBGU_EXID	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 DBGU_EXID; 	\/\/ Chip ID Extension Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
DBGU_EXID	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 DBGU_EXID; 	\/\/ Chip ID Extension Register$/;"	m	struct:_AT91S_DBGU	typeref:typename:AT91_REG
DBGU_EXID	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 DBGU_EXID; 	\/\/ Chip ID Extension Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
DBGU_EXID	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 DBGU_EXID; 	\/\/ Chip ID Extension Register$/;"	m	struct:_AT91S_DBGU	typeref:typename:AT91_REG
DBGU_EXID	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 DBGU_EXID; 	\/\/ Chip ID Extension Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
DBGU_EXID	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define DBGU_EXID /;"	d
DBGU_EXID	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 DBGU_EXID; 	\/\/ Chip ID Extension Register$/;"	m	struct:_AT91S_DBGU	typeref:typename:AT91_REG
DBGU_EXID	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 DBGU_EXID; 	\/\/ Chip ID Extension Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
DBGU_EXID	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define DBGU_EXID /;"	d
DBGU_FNTR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 DBGU_FNTR; 	\/\/ Force NTRST Register$/;"	m	struct:_AT91S_DBGU	typeref:typename:AT91_REG
DBGU_FNTR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 DBGU_FNTR; 	\/\/ Force NTRST Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
DBGU_FNTR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 DBGU_FNTR; 	\/\/ Force NTRST Register$/;"	m	struct:_AT91S_DBGU	typeref:typename:AT91_REG
DBGU_FNTR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 DBGU_FNTR; 	\/\/ Force NTRST Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
DBGU_FNTR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 DBGU_FNTR; 	\/\/ Force NTRST Register$/;"	m	struct:_AT91S_DBGU	typeref:typename:AT91_REG
DBGU_FNTR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define DBGU_FNTR /;"	d
DBGU_FNTR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 DBGU_FNTR; 	\/\/ Force NTRST Register$/;"	m	struct:_AT91S_DBGU	typeref:typename:AT91_REG
DBGU_FNTR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 DBGU_FNTR; 	\/\/ Force NTRST Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
DBGU_FNTR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define DBGU_FNTR /;"	d
DBGU_FNTR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 DBGU_FNTR; 	\/\/ Force NTRST Register$/;"	m	struct:_AT91S_DBGU	typeref:typename:AT91_REG
DBGU_FNTR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 DBGU_FNTR; 	\/\/ Force NTRST Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
DBGU_FNTR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define DBGU_FNTR /;"	d
DBGU_IDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 DBGU_IDR; 	\/\/ Interrupt Disable Register$/;"	m	struct:_AT91S_DBGU	typeref:typename:AT91_REG
DBGU_IDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 DBGU_IDR; 	\/\/ Interrupt Disable Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
DBGU_IDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 DBGU_IDR; 	\/\/ Interrupt Disable Register$/;"	m	struct:_AT91S_DBGU	typeref:typename:AT91_REG
DBGU_IDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 DBGU_IDR; 	\/\/ Interrupt Disable Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
DBGU_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 DBGU_IDR; 	\/\/ Interrupt Disable Register$/;"	m	struct:_AT91S_DBGU	typeref:typename:AT91_REG
DBGU_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define DBGU_IDR /;"	d
DBGU_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 DBGU_IDR; 	\/\/ Interrupt Disable Register$/;"	m	struct:_AT91S_DBGU	typeref:typename:AT91_REG
DBGU_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 DBGU_IDR; 	\/\/ Interrupt Disable Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
DBGU_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define DBGU_IDR /;"	d
DBGU_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 DBGU_IDR; 	\/\/ Interrupt Disable Register$/;"	m	struct:_AT91S_DBGU	typeref:typename:AT91_REG
DBGU_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 DBGU_IDR; 	\/\/ Interrupt Disable Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
DBGU_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define DBGU_IDR /;"	d
DBGU_IER	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 DBGU_IER; 	\/\/ Interrupt Enable Register$/;"	m	struct:_AT91S_DBGU	typeref:typename:AT91_REG
DBGU_IER	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 DBGU_IER; 	\/\/ Interrupt Enable Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
DBGU_IER	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 DBGU_IER; 	\/\/ Interrupt Enable Register$/;"	m	struct:_AT91S_DBGU	typeref:typename:AT91_REG
DBGU_IER	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 DBGU_IER; 	\/\/ Interrupt Enable Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
DBGU_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 DBGU_IER; 	\/\/ Interrupt Enable Register$/;"	m	struct:_AT91S_DBGU	typeref:typename:AT91_REG
DBGU_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define DBGU_IER /;"	d
DBGU_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 DBGU_IER; 	\/\/ Interrupt Enable Register$/;"	m	struct:_AT91S_DBGU	typeref:typename:AT91_REG
DBGU_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 DBGU_IER; 	\/\/ Interrupt Enable Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
DBGU_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define DBGU_IER /;"	d
DBGU_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 DBGU_IER; 	\/\/ Interrupt Enable Register$/;"	m	struct:_AT91S_DBGU	typeref:typename:AT91_REG
DBGU_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 DBGU_IER; 	\/\/ Interrupt Enable Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
DBGU_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define DBGU_IER /;"	d
DBGU_IMR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 DBGU_IMR; 	\/\/ Interrupt Mask Register$/;"	m	struct:_AT91S_DBGU	typeref:typename:AT91_REG
DBGU_IMR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 DBGU_IMR; 	\/\/ Interrupt Mask Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
DBGU_IMR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 DBGU_IMR; 	\/\/ Interrupt Mask Register$/;"	m	struct:_AT91S_DBGU	typeref:typename:AT91_REG
DBGU_IMR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 DBGU_IMR; 	\/\/ Interrupt Mask Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
DBGU_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 DBGU_IMR; 	\/\/ Interrupt Mask Register$/;"	m	struct:_AT91S_DBGU	typeref:typename:AT91_REG
DBGU_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define DBGU_IMR /;"	d
DBGU_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 DBGU_IMR; 	\/\/ Interrupt Mask Register$/;"	m	struct:_AT91S_DBGU	typeref:typename:AT91_REG
DBGU_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 DBGU_IMR; 	\/\/ Interrupt Mask Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
DBGU_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define DBGU_IMR /;"	d
DBGU_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 DBGU_IMR; 	\/\/ Interrupt Mask Register$/;"	m	struct:_AT91S_DBGU	typeref:typename:AT91_REG
DBGU_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 DBGU_IMR; 	\/\/ Interrupt Mask Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
DBGU_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define DBGU_IMR /;"	d
DBGU_MR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 DBGU_MR; 	\/\/ Mode Register$/;"	m	struct:_AT91S_DBGU	typeref:typename:AT91_REG
DBGU_MR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 DBGU_MR; 	\/\/ Mode Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
DBGU_MR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 DBGU_MR; 	\/\/ Mode Register$/;"	m	struct:_AT91S_DBGU	typeref:typename:AT91_REG
DBGU_MR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 DBGU_MR; 	\/\/ Mode Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
DBGU_MR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 DBGU_MR; 	\/\/ Mode Register$/;"	m	struct:_AT91S_DBGU	typeref:typename:AT91_REG
DBGU_MR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define DBGU_MR /;"	d
DBGU_MR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 DBGU_MR; 	\/\/ Mode Register$/;"	m	struct:_AT91S_DBGU	typeref:typename:AT91_REG
DBGU_MR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 DBGU_MR; 	\/\/ Mode Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
DBGU_MR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define DBGU_MR /;"	d
DBGU_MR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 DBGU_MR; 	\/\/ Mode Register$/;"	m	struct:_AT91S_DBGU	typeref:typename:AT91_REG
DBGU_MR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 DBGU_MR; 	\/\/ Mode Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
DBGU_MR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define DBGU_MR /;"	d
DBGU_PTCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 DBGU_PTCR; 	\/\/ PDC Transfer Control Register$/;"	m	struct:_AT91S_DBGU	typeref:typename:AT91_REG
DBGU_PTCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 DBGU_PTCR; 	\/\/ PDC Transfer Control Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
DBGU_PTCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 DBGU_PTCR; 	\/\/ PDC Transfer Control Register$/;"	m	struct:_AT91S_DBGU	typeref:typename:AT91_REG
DBGU_PTCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 DBGU_PTCR; 	\/\/ PDC Transfer Control Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
DBGU_PTCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 DBGU_PTCR; 	\/\/ PDC Transfer Control Register$/;"	m	struct:_AT91S_DBGU	typeref:typename:AT91_REG
DBGU_PTCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define DBGU_PTCR /;"	d
DBGU_PTCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 DBGU_PTCR; 	\/\/ PDC Transfer Control Register$/;"	m	struct:_AT91S_DBGU	typeref:typename:AT91_REG
DBGU_PTCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 DBGU_PTCR; 	\/\/ PDC Transfer Control Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
DBGU_PTCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define DBGU_PTCR /;"	d
DBGU_PTCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 DBGU_PTCR; 	\/\/ PDC Transfer Control Register$/;"	m	struct:_AT91S_DBGU	typeref:typename:AT91_REG
DBGU_PTCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 DBGU_PTCR; 	\/\/ PDC Transfer Control Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
DBGU_PTCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define DBGU_PTCR /;"	d
DBGU_PTSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 DBGU_PTSR; 	\/\/ PDC Transfer Status Register$/;"	m	struct:_AT91S_DBGU	typeref:typename:AT91_REG
DBGU_PTSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 DBGU_PTSR; 	\/\/ PDC Transfer Status Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
DBGU_PTSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 DBGU_PTSR; 	\/\/ PDC Transfer Status Register$/;"	m	struct:_AT91S_DBGU	typeref:typename:AT91_REG
DBGU_PTSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 DBGU_PTSR; 	\/\/ PDC Transfer Status Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
DBGU_PTSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 DBGU_PTSR; 	\/\/ PDC Transfer Status Register$/;"	m	struct:_AT91S_DBGU	typeref:typename:AT91_REG
DBGU_PTSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define DBGU_PTSR /;"	d
DBGU_PTSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 DBGU_PTSR; 	\/\/ PDC Transfer Status Register$/;"	m	struct:_AT91S_DBGU	typeref:typename:AT91_REG
DBGU_PTSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 DBGU_PTSR; 	\/\/ PDC Transfer Status Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
DBGU_PTSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define DBGU_PTSR /;"	d
DBGU_PTSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 DBGU_PTSR; 	\/\/ PDC Transfer Status Register$/;"	m	struct:_AT91S_DBGU	typeref:typename:AT91_REG
DBGU_PTSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 DBGU_PTSR; 	\/\/ PDC Transfer Status Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
DBGU_PTSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define DBGU_PTSR /;"	d
DBGU_RCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 DBGU_RCR; 	\/\/ Receive Counter Register$/;"	m	struct:_AT91S_DBGU	typeref:typename:AT91_REG
DBGU_RCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 DBGU_RCR; 	\/\/ Receive Counter Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
DBGU_RCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 DBGU_RCR; 	\/\/ Receive Counter Register$/;"	m	struct:_AT91S_DBGU	typeref:typename:AT91_REG
DBGU_RCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 DBGU_RCR; 	\/\/ Receive Counter Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
DBGU_RCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 DBGU_RCR; 	\/\/ Receive Counter Register$/;"	m	struct:_AT91S_DBGU	typeref:typename:AT91_REG
DBGU_RCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define DBGU_RCR /;"	d
DBGU_RCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 DBGU_RCR; 	\/\/ Receive Counter Register$/;"	m	struct:_AT91S_DBGU	typeref:typename:AT91_REG
DBGU_RCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 DBGU_RCR; 	\/\/ Receive Counter Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
DBGU_RCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define DBGU_RCR /;"	d
DBGU_RCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 DBGU_RCR; 	\/\/ Receive Counter Register$/;"	m	struct:_AT91S_DBGU	typeref:typename:AT91_REG
DBGU_RCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 DBGU_RCR; 	\/\/ Receive Counter Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
DBGU_RCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define DBGU_RCR /;"	d
DBGU_RHR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 DBGU_RHR; 	\/\/ Receiver Holding Register$/;"	m	struct:_AT91S_DBGU	typeref:typename:AT91_REG
DBGU_RHR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 DBGU_RHR; 	\/\/ Receiver Holding Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
DBGU_RHR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 DBGU_RHR; 	\/\/ Receiver Holding Register$/;"	m	struct:_AT91S_DBGU	typeref:typename:AT91_REG
DBGU_RHR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 DBGU_RHR; 	\/\/ Receiver Holding Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
DBGU_RHR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 DBGU_RHR; 	\/\/ Receiver Holding Register$/;"	m	struct:_AT91S_DBGU	typeref:typename:AT91_REG
DBGU_RHR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define DBGU_RHR /;"	d
DBGU_RHR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 DBGU_RHR; 	\/\/ Receiver Holding Register$/;"	m	struct:_AT91S_DBGU	typeref:typename:AT91_REG
DBGU_RHR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 DBGU_RHR; 	\/\/ Receiver Holding Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
DBGU_RHR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define DBGU_RHR /;"	d
DBGU_RHR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 DBGU_RHR; 	\/\/ Receiver Holding Register$/;"	m	struct:_AT91S_DBGU	typeref:typename:AT91_REG
DBGU_RHR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 DBGU_RHR; 	\/\/ Receiver Holding Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
DBGU_RHR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define DBGU_RHR /;"	d
DBGU_RNCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 DBGU_RNCR; 	\/\/ Receive Next Counter Register$/;"	m	struct:_AT91S_DBGU	typeref:typename:AT91_REG
DBGU_RNCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 DBGU_RNCR; 	\/\/ Receive Next Counter Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
DBGU_RNCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 DBGU_RNCR; 	\/\/ Receive Next Counter Register$/;"	m	struct:_AT91S_DBGU	typeref:typename:AT91_REG
DBGU_RNCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 DBGU_RNCR; 	\/\/ Receive Next Counter Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
DBGU_RNCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 DBGU_RNCR; 	\/\/ Receive Next Counter Register$/;"	m	struct:_AT91S_DBGU	typeref:typename:AT91_REG
DBGU_RNCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define DBGU_RNCR /;"	d
DBGU_RNCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 DBGU_RNCR; 	\/\/ Receive Next Counter Register$/;"	m	struct:_AT91S_DBGU	typeref:typename:AT91_REG
DBGU_RNCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 DBGU_RNCR; 	\/\/ Receive Next Counter Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
DBGU_RNCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define DBGU_RNCR /;"	d
DBGU_RNCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 DBGU_RNCR; 	\/\/ Receive Next Counter Register$/;"	m	struct:_AT91S_DBGU	typeref:typename:AT91_REG
DBGU_RNCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 DBGU_RNCR; 	\/\/ Receive Next Counter Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
DBGU_RNCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define DBGU_RNCR /;"	d
DBGU_RNPR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 DBGU_RNPR; 	\/\/ Receive Next Pointer Register$/;"	m	struct:_AT91S_DBGU	typeref:typename:AT91_REG
DBGU_RNPR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 DBGU_RNPR; 	\/\/ Receive Next Pointer Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
DBGU_RNPR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 DBGU_RNPR; 	\/\/ Receive Next Pointer Register$/;"	m	struct:_AT91S_DBGU	typeref:typename:AT91_REG
DBGU_RNPR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 DBGU_RNPR; 	\/\/ Receive Next Pointer Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
DBGU_RNPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 DBGU_RNPR; 	\/\/ Receive Next Pointer Register$/;"	m	struct:_AT91S_DBGU	typeref:typename:AT91_REG
DBGU_RNPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define DBGU_RNPR /;"	d
DBGU_RNPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 DBGU_RNPR; 	\/\/ Receive Next Pointer Register$/;"	m	struct:_AT91S_DBGU	typeref:typename:AT91_REG
DBGU_RNPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 DBGU_RNPR; 	\/\/ Receive Next Pointer Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
DBGU_RNPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define DBGU_RNPR /;"	d
DBGU_RNPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 DBGU_RNPR; 	\/\/ Receive Next Pointer Register$/;"	m	struct:_AT91S_DBGU	typeref:typename:AT91_REG
DBGU_RNPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 DBGU_RNPR; 	\/\/ Receive Next Pointer Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
DBGU_RNPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define DBGU_RNPR /;"	d
DBGU_RPR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 DBGU_RPR; 	\/\/ Receive Pointer Register$/;"	m	struct:_AT91S_DBGU	typeref:typename:AT91_REG
DBGU_RPR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 DBGU_RPR; 	\/\/ Receive Pointer Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
DBGU_RPR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 DBGU_RPR; 	\/\/ Receive Pointer Register$/;"	m	struct:_AT91S_DBGU	typeref:typename:AT91_REG
DBGU_RPR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 DBGU_RPR; 	\/\/ Receive Pointer Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
DBGU_RPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 DBGU_RPR; 	\/\/ Receive Pointer Register$/;"	m	struct:_AT91S_DBGU	typeref:typename:AT91_REG
DBGU_RPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define DBGU_RPR /;"	d
DBGU_RPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 DBGU_RPR; 	\/\/ Receive Pointer Register$/;"	m	struct:_AT91S_DBGU	typeref:typename:AT91_REG
DBGU_RPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 DBGU_RPR; 	\/\/ Receive Pointer Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
DBGU_RPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define DBGU_RPR /;"	d
DBGU_RPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 DBGU_RPR; 	\/\/ Receive Pointer Register$/;"	m	struct:_AT91S_DBGU	typeref:typename:AT91_REG
DBGU_RPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 DBGU_RPR; 	\/\/ Receive Pointer Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
DBGU_RPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define DBGU_RPR /;"	d
DBGU_TCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 DBGU_TCR; 	\/\/ Transmit Counter Register$/;"	m	struct:_AT91S_DBGU	typeref:typename:AT91_REG
DBGU_TCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 DBGU_TCR; 	\/\/ Transmit Counter Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
DBGU_TCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 DBGU_TCR; 	\/\/ Transmit Counter Register$/;"	m	struct:_AT91S_DBGU	typeref:typename:AT91_REG
DBGU_TCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 DBGU_TCR; 	\/\/ Transmit Counter Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
DBGU_TCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 DBGU_TCR; 	\/\/ Transmit Counter Register$/;"	m	struct:_AT91S_DBGU	typeref:typename:AT91_REG
DBGU_TCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define DBGU_TCR /;"	d
DBGU_TCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 DBGU_TCR; 	\/\/ Transmit Counter Register$/;"	m	struct:_AT91S_DBGU	typeref:typename:AT91_REG
DBGU_TCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 DBGU_TCR; 	\/\/ Transmit Counter Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
DBGU_TCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define DBGU_TCR /;"	d
DBGU_TCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 DBGU_TCR; 	\/\/ Transmit Counter Register$/;"	m	struct:_AT91S_DBGU	typeref:typename:AT91_REG
DBGU_TCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 DBGU_TCR; 	\/\/ Transmit Counter Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
DBGU_TCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define DBGU_TCR /;"	d
DBGU_THR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 DBGU_THR; 	\/\/ Transmitter Holding Register$/;"	m	struct:_AT91S_DBGU	typeref:typename:AT91_REG
DBGU_THR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 DBGU_THR; 	\/\/ Transmitter Holding Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
DBGU_THR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 DBGU_THR; 	\/\/ Transmitter Holding Register$/;"	m	struct:_AT91S_DBGU	typeref:typename:AT91_REG
DBGU_THR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 DBGU_THR; 	\/\/ Transmitter Holding Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
DBGU_THR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 DBGU_THR; 	\/\/ Transmitter Holding Register$/;"	m	struct:_AT91S_DBGU	typeref:typename:AT91_REG
DBGU_THR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define DBGU_THR /;"	d
DBGU_THR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 DBGU_THR; 	\/\/ Transmitter Holding Register$/;"	m	struct:_AT91S_DBGU	typeref:typename:AT91_REG
DBGU_THR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 DBGU_THR; 	\/\/ Transmitter Holding Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
DBGU_THR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define DBGU_THR /;"	d
DBGU_THR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 DBGU_THR; 	\/\/ Transmitter Holding Register$/;"	m	struct:_AT91S_DBGU	typeref:typename:AT91_REG
DBGU_THR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 DBGU_THR; 	\/\/ Transmitter Holding Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
DBGU_THR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define DBGU_THR /;"	d
DBGU_TNCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 DBGU_TNCR; 	\/\/ Transmit Next Counter Register$/;"	m	struct:_AT91S_DBGU	typeref:typename:AT91_REG
DBGU_TNCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 DBGU_TNCR; 	\/\/ Transmit Next Counter Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
DBGU_TNCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 DBGU_TNCR; 	\/\/ Transmit Next Counter Register$/;"	m	struct:_AT91S_DBGU	typeref:typename:AT91_REG
DBGU_TNCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 DBGU_TNCR; 	\/\/ Transmit Next Counter Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
DBGU_TNCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 DBGU_TNCR; 	\/\/ Transmit Next Counter Register$/;"	m	struct:_AT91S_DBGU	typeref:typename:AT91_REG
DBGU_TNCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define DBGU_TNCR /;"	d
DBGU_TNCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 DBGU_TNCR; 	\/\/ Transmit Next Counter Register$/;"	m	struct:_AT91S_DBGU	typeref:typename:AT91_REG
DBGU_TNCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 DBGU_TNCR; 	\/\/ Transmit Next Counter Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
DBGU_TNCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define DBGU_TNCR /;"	d
DBGU_TNCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 DBGU_TNCR; 	\/\/ Transmit Next Counter Register$/;"	m	struct:_AT91S_DBGU	typeref:typename:AT91_REG
DBGU_TNCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 DBGU_TNCR; 	\/\/ Transmit Next Counter Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
DBGU_TNCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define DBGU_TNCR /;"	d
DBGU_TNPR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 DBGU_TNPR; 	\/\/ Transmit Next Pointer Register$/;"	m	struct:_AT91S_DBGU	typeref:typename:AT91_REG
DBGU_TNPR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 DBGU_TNPR; 	\/\/ Transmit Next Pointer Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
DBGU_TNPR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 DBGU_TNPR; 	\/\/ Transmit Next Pointer Register$/;"	m	struct:_AT91S_DBGU	typeref:typename:AT91_REG
DBGU_TNPR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 DBGU_TNPR; 	\/\/ Transmit Next Pointer Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
DBGU_TNPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 DBGU_TNPR; 	\/\/ Transmit Next Pointer Register$/;"	m	struct:_AT91S_DBGU	typeref:typename:AT91_REG
DBGU_TNPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define DBGU_TNPR /;"	d
DBGU_TNPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 DBGU_TNPR; 	\/\/ Transmit Next Pointer Register$/;"	m	struct:_AT91S_DBGU	typeref:typename:AT91_REG
DBGU_TNPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 DBGU_TNPR; 	\/\/ Transmit Next Pointer Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
DBGU_TNPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define DBGU_TNPR /;"	d
DBGU_TNPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 DBGU_TNPR; 	\/\/ Transmit Next Pointer Register$/;"	m	struct:_AT91S_DBGU	typeref:typename:AT91_REG
DBGU_TNPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 DBGU_TNPR; 	\/\/ Transmit Next Pointer Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
DBGU_TNPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define DBGU_TNPR /;"	d
DBGU_TPR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 DBGU_TPR; 	\/\/ Transmit Pointer Register$/;"	m	struct:_AT91S_DBGU	typeref:typename:AT91_REG
DBGU_TPR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 DBGU_TPR; 	\/\/ Transmit Pointer Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
DBGU_TPR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 DBGU_TPR; 	\/\/ Transmit Pointer Register$/;"	m	struct:_AT91S_DBGU	typeref:typename:AT91_REG
DBGU_TPR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 DBGU_TPR; 	\/\/ Transmit Pointer Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
DBGU_TPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 DBGU_TPR; 	\/\/ Transmit Pointer Register$/;"	m	struct:_AT91S_DBGU	typeref:typename:AT91_REG
DBGU_TPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define DBGU_TPR /;"	d
DBGU_TPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 DBGU_TPR; 	\/\/ Transmit Pointer Register$/;"	m	struct:_AT91S_DBGU	typeref:typename:AT91_REG
DBGU_TPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 DBGU_TPR; 	\/\/ Transmit Pointer Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
DBGU_TPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define DBGU_TPR /;"	d
DBGU_TPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 DBGU_TPR; 	\/\/ Transmit Pointer Register$/;"	m	struct:_AT91S_DBGU	typeref:typename:AT91_REG
DBGU_TPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 DBGU_TPR; 	\/\/ Transmit Pointer Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
DBGU_TPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define DBGU_TPR /;"	d
DBP_BitNumber	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_pwr.c	/^#define DBP_BitNumber /;"	d	file:
DCMI	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DCMI /;"	d
DCMI_BASE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DCMI_BASE /;"	d
DCMI_CROPCmd	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_dcmi.c	/^void DCMI_CROPCmd(FunctionalState NewState)$/;"	f	typeref:typename:void
DCMI_CROPConfig	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_dcmi.c	/^void DCMI_CROPConfig(DCMI_CROPInitTypeDef* DCMI_CROPInitStruct)$/;"	f	typeref:typename:void
DCMI_CROPInitTypeDef	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dcmi.h	/^} DCMI_CROPInitTypeDef;$/;"	t	typeref:struct:__anon2a35027a0208
DCMI_CR_CAPTURE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DCMI_CR_CAPTURE /;"	d
DCMI_CR_CM	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DCMI_CR_CM /;"	d
DCMI_CR_CRE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DCMI_CR_CRE /;"	d
DCMI_CR_CROP	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DCMI_CR_CROP /;"	d
DCMI_CR_EDM_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DCMI_CR_EDM_0 /;"	d
DCMI_CR_EDM_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DCMI_CR_EDM_1 /;"	d
DCMI_CR_ENABLE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DCMI_CR_ENABLE /;"	d
DCMI_CR_ESS	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DCMI_CR_ESS /;"	d
DCMI_CR_FCRC_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DCMI_CR_FCRC_0 /;"	d
DCMI_CR_FCRC_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DCMI_CR_FCRC_1 /;"	d
DCMI_CR_HSPOL	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DCMI_CR_HSPOL /;"	d
DCMI_CR_JPEG	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DCMI_CR_JPEG /;"	d
DCMI_CR_PCKPOL	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DCMI_CR_PCKPOL /;"	d
DCMI_CR_VSPOL	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DCMI_CR_VSPOL /;"	d
DCMI_CaptureCmd	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_dcmi.c	/^void DCMI_CaptureCmd(FunctionalState NewState)$/;"	f	typeref:typename:void
DCMI_CaptureCount	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dcmi.h	/^  uint16_t DCMI_CaptureCount;           \/*!< Specifies the number of pixel clocks to be capture/;"	m	struct:__anon2a35027a0208	typeref:typename:uint16_t
DCMI_CaptureMode	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dcmi.h	/^  uint16_t DCMI_CaptureMode;      \/*!< Specifies the Capture Mode: Continuous or Snapshot.$/;"	m	struct:__anon2a35027a0108	typeref:typename:uint16_t
DCMI_CaptureMode_Continuous	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dcmi.h	/^#define DCMI_CaptureMode_Continuous /;"	d
DCMI_CaptureMode_SnapShot	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dcmi.h	/^#define DCMI_CaptureMode_SnapShot /;"	d
DCMI_CaptureRate	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dcmi.h	/^  uint16_t DCMI_CaptureRate;      \/*!< Specifies the frequency of frame capture: All, 1\/2 or 1/;"	m	struct:__anon2a35027a0108	typeref:typename:uint16_t
DCMI_CaptureRate_1of2_Frame	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dcmi.h	/^#define DCMI_CaptureRate_1of2_Frame /;"	d
DCMI_CaptureRate_1of4_Frame	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dcmi.h	/^#define DCMI_CaptureRate_1of4_Frame /;"	d
DCMI_CaptureRate_All_Frame	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dcmi.h	/^#define DCMI_CaptureRate_All_Frame /;"	d
DCMI_ClearFlag	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_dcmi.c	/^void DCMI_ClearFlag(uint16_t DCMI_FLAG)$/;"	f	typeref:typename:void
DCMI_ClearITPendingBit	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_dcmi.c	/^void DCMI_ClearITPendingBit(uint16_t DCMI_IT)$/;"	f	typeref:typename:void
DCMI_Cmd	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_dcmi.c	/^void DCMI_Cmd(FunctionalState NewState)$/;"	f	typeref:typename:void
DCMI_CodesInitTypeDef	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dcmi.h	/^} DCMI_CodesInitTypeDef;$/;"	t	typeref:struct:__anon2a35027a0308
DCMI_DeInit	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_dcmi.c	/^void DCMI_DeInit(void)$/;"	f	typeref:typename:void
DCMI_ExtendedDataMode	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dcmi.h	/^  uint16_t DCMI_ExtendedDataMode; \/*!< Specifies the data width: 8-bit, 10-bit, 12-bit or 14-bi/;"	m	struct:__anon2a35027a0108	typeref:typename:uint16_t
DCMI_ExtendedDataMode_10b	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dcmi.h	/^#define DCMI_ExtendedDataMode_10b /;"	d
DCMI_ExtendedDataMode_12b	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dcmi.h	/^#define DCMI_ExtendedDataMode_12b /;"	d
DCMI_ExtendedDataMode_14b	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dcmi.h	/^#define DCMI_ExtendedDataMode_14b /;"	d
DCMI_ExtendedDataMode_8b	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dcmi.h	/^#define DCMI_ExtendedDataMode_8b /;"	d
DCMI_FLAG_ERRMI	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dcmi.h	/^#define DCMI_FLAG_ERRMI /;"	d
DCMI_FLAG_ERRRI	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dcmi.h	/^#define DCMI_FLAG_ERRRI /;"	d
DCMI_FLAG_FNE	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dcmi.h	/^#define DCMI_FLAG_FNE /;"	d
DCMI_FLAG_FRAMEMI	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dcmi.h	/^#define DCMI_FLAG_FRAMEMI /;"	d
DCMI_FLAG_FRAMERI	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dcmi.h	/^#define DCMI_FLAG_FRAMERI /;"	d
DCMI_FLAG_HSYNC	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dcmi.h	/^#define DCMI_FLAG_HSYNC /;"	d
DCMI_FLAG_LINEMI	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dcmi.h	/^#define DCMI_FLAG_LINEMI /;"	d
DCMI_FLAG_LINERI	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dcmi.h	/^#define DCMI_FLAG_LINERI /;"	d
DCMI_FLAG_OVFMI	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dcmi.h	/^#define DCMI_FLAG_OVFMI /;"	d
DCMI_FLAG_OVFRI	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dcmi.h	/^#define DCMI_FLAG_OVFRI /;"	d
DCMI_FLAG_VSYNC	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dcmi.h	/^#define DCMI_FLAG_VSYNC /;"	d
DCMI_FLAG_VSYNCMI	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dcmi.h	/^#define DCMI_FLAG_VSYNCMI /;"	d
DCMI_FLAG_VSYNCRI	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dcmi.h	/^#define DCMI_FLAG_VSYNCRI /;"	d
DCMI_FrameEndCode	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dcmi.h	/^  uint8_t DCMI_FrameEndCode;   \/*!< Specifies the code of the frame end delimiter. *\/$/;"	m	struct:__anon2a35027a0308	typeref:typename:uint8_t
DCMI_FrameStartCode	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dcmi.h	/^  uint8_t DCMI_FrameStartCode; \/*!< Specifies the code of the frame start delimiter. *\/$/;"	m	struct:__anon2a35027a0308	typeref:typename:uint8_t
DCMI_GetFlagStatus	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_dcmi.c	/^FlagStatus DCMI_GetFlagStatus(uint16_t DCMI_FLAG)$/;"	f	typeref:typename:FlagStatus
DCMI_GetITStatus	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_dcmi.c	/^ITStatus DCMI_GetITStatus(uint16_t DCMI_IT)$/;"	f	typeref:typename:ITStatus
DCMI_HSPolarity	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dcmi.h	/^  uint16_t DCMI_HSPolarity;       \/*!< Specifies the Horizontal synchronization polarity: High /;"	m	struct:__anon2a35027a0108	typeref:typename:uint16_t
DCMI_HSPolarity_High	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dcmi.h	/^#define DCMI_HSPolarity_High /;"	d
DCMI_HSPolarity_Low	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dcmi.h	/^#define DCMI_HSPolarity_Low /;"	d
DCMI_HorizontalOffsetCount	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dcmi.h	/^  uint16_t DCMI_HorizontalOffsetCount;  \/*!< Specifies the number of pixel clocks to count befo/;"	m	struct:__anon2a35027a0208	typeref:typename:uint16_t
DCMI_ICR_ERR_ISC	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DCMI_ICR_ERR_ISC /;"	d
DCMI_ICR_FRAME_ISC	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DCMI_ICR_FRAME_ISC /;"	d
DCMI_ICR_LINE_ISC	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DCMI_ICR_LINE_ISC /;"	d
DCMI_ICR_OVF_ISC	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DCMI_ICR_OVF_ISC /;"	d
DCMI_ICR_VSYNC_ISC	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DCMI_ICR_VSYNC_ISC /;"	d
DCMI_IER_ERR_IE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DCMI_IER_ERR_IE /;"	d
DCMI_IER_FRAME_IE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DCMI_IER_FRAME_IE /;"	d
DCMI_IER_LINE_IE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DCMI_IER_LINE_IE /;"	d
DCMI_IER_OVF_IE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DCMI_IER_OVF_IE /;"	d
DCMI_IER_VSYNC_IE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DCMI_IER_VSYNC_IE /;"	d
DCMI_IRQHandler	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/arm/startup_stm32f2xx.s	/^DCMI_IRQHandler                                                            $/;"	l
DCMI_IRQHandler	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/iar/startup_stm32f2xx.s	/^DCMI_IRQHandler  $/;"	l
DCMI_IRQn	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  DCMI_IRQn                   = 78,     \/*!< DCMI global interrupt                             /;"	e	enum:IRQn
DCMI_ITConfig	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_dcmi.c	/^void DCMI_ITConfig(uint16_t DCMI_IT, FunctionalState NewState)$/;"	f	typeref:typename:void
DCMI_IT_ERR	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dcmi.h	/^#define DCMI_IT_ERR /;"	d
DCMI_IT_FRAME	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dcmi.h	/^#define DCMI_IT_FRAME /;"	d
DCMI_IT_LINE	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dcmi.h	/^#define DCMI_IT_LINE /;"	d
DCMI_IT_OVF	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dcmi.h	/^#define DCMI_IT_OVF /;"	d
DCMI_IT_VSYNC	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dcmi.h	/^#define DCMI_IT_VSYNC /;"	d
DCMI_Init	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_dcmi.c	/^void DCMI_Init(DCMI_InitTypeDef* DCMI_InitStruct)$/;"	f	typeref:typename:void
DCMI_InitTypeDef	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dcmi.h	/^} DCMI_InitTypeDef;$/;"	t	typeref:struct:__anon2a35027a0108
DCMI_JPEGCmd	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_dcmi.c	/^void DCMI_JPEGCmd(FunctionalState NewState)$/;"	f	typeref:typename:void
DCMI_LineEndCode	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dcmi.h	/^  uint8_t DCMI_LineEndCode;    \/*!< Specifies the code of the line end delimiter. *\/$/;"	m	struct:__anon2a35027a0308	typeref:typename:uint8_t
DCMI_LineStartCode	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dcmi.h	/^  uint8_t DCMI_LineStartCode;  \/*!< Specifies the code of the line start delimiter. *\/$/;"	m	struct:__anon2a35027a0308	typeref:typename:uint8_t
DCMI_MISR_ERR_MIS	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DCMI_MISR_ERR_MIS /;"	d
DCMI_MISR_FRAME_MIS	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DCMI_MISR_FRAME_MIS /;"	d
DCMI_MISR_LINE_MIS	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DCMI_MISR_LINE_MIS /;"	d
DCMI_MISR_OVF_MIS	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DCMI_MISR_OVF_MIS /;"	d
DCMI_MISR_VSYNC_MIS	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DCMI_MISR_VSYNC_MIS /;"	d
DCMI_PCKPolarity	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dcmi.h	/^  uint16_t DCMI_PCKPolarity;      \/*!< Specifies the Pixel clock polarity: Falling or Rising.$/;"	m	struct:__anon2a35027a0108	typeref:typename:uint16_t
DCMI_PCKPolarity_Falling	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dcmi.h	/^#define DCMI_PCKPolarity_Falling /;"	d
DCMI_PCKPolarity_Rising	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dcmi.h	/^#define DCMI_PCKPolarity_Rising /;"	d
DCMI_RISR_ERR_RIS	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DCMI_RISR_ERR_RIS /;"	d
DCMI_RISR_FRAME_RIS	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DCMI_RISR_FRAME_RIS /;"	d
DCMI_RISR_LINE_RIS	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DCMI_RISR_LINE_RIS /;"	d
DCMI_RISR_OVF_RIS	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DCMI_RISR_OVF_RIS /;"	d
DCMI_RISR_VSYNC_RIS	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DCMI_RISR_VSYNC_RIS /;"	d
DCMI_ReadData	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_dcmi.c	/^uint32_t DCMI_ReadData(void)$/;"	f	typeref:typename:uint32_t
DCMI_SR_FNE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DCMI_SR_FNE /;"	d
DCMI_SR_HSYNC	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DCMI_SR_HSYNC /;"	d
DCMI_SR_VSYNC	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DCMI_SR_VSYNC /;"	d
DCMI_SetEmbeddedSynchroCodes	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_dcmi.c	/^void DCMI_SetEmbeddedSynchroCodes(DCMI_CodesInitTypeDef* DCMI_CodesInitStruct)$/;"	f	typeref:typename:void
DCMI_StructInit	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_dcmi.c	/^void DCMI_StructInit(DCMI_InitTypeDef* DCMI_InitStruct)$/;"	f	typeref:typename:void
DCMI_SynchroMode	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dcmi.h	/^  uint16_t DCMI_SynchroMode;      \/*!< Specifies the Synchronization Mode: Hardware or Embedded/;"	m	struct:__anon2a35027a0108	typeref:typename:uint16_t
DCMI_SynchroMode_Embedded	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dcmi.h	/^#define DCMI_SynchroMode_Embedded /;"	d
DCMI_SynchroMode_Hardware	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dcmi.h	/^#define DCMI_SynchroMode_Hardware /;"	d
DCMI_TypeDef	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^} DCMI_TypeDef;$/;"	t	typeref:struct:__anon3e8f98ce0d08
DCMI_VSPolarity	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dcmi.h	/^  uint16_t DCMI_VSPolarity;       \/*!< Specifies the Vertical synchronization polarity: High or/;"	m	struct:__anon2a35027a0108	typeref:typename:uint16_t
DCMI_VSPolarity_High	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dcmi.h	/^#define DCMI_VSPolarity_High /;"	d
DCMI_VSPolarity_Low	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dcmi.h	/^#define DCMI_VSPolarity_Low /;"	d
DCMI_VerticalLineCount	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dcmi.h	/^  uint16_t DCMI_VerticalLineCount;      \/*!< Specifies the number of lines to be captured from /;"	m	struct:__anon2a35027a0208	typeref:typename:uint16_t
DCMI_VerticalStartLine	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dcmi.h	/^  uint16_t DCMI_VerticalStartLine;      \/*!< Specifies the Vertical start line count from which/;"	m	struct:__anon2a35027a0208	typeref:typename:uint16_t
DCOUNT	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __I uint32_t  DCOUNT;         \/*!< SDIO data counter register,     Address offset: 0x30 *\/$/;"	m	struct:__anon3e8f98ce1f08	typeref:typename:__I uint32_t
DCR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint16_t DCR;         \/*!< TIM DMA control register,            Address offset: 0x48 *\/$/;"	m	struct:__anon3e8f98ce2108	typeref:typename:__IO uint16_t
DCRDR	Libraries/CMSIS/Include/core_cm3.h	/^  __IO uint32_t DCRDR;                   \/*!< Offset: 0x008 (R\/W)  Debug Core Register Data Re/;"	m	struct:__anon84a975f31008	typeref:typename:__IO uint32_t
DCRDR	Libraries/CMSIS/Include/core_cm4.h	/^  __IO uint32_t DCRDR;                   \/*!< Offset: 0x008 (R\/W)  Debug Core Register Data Re/;"	m	struct:__anon84a97a341108	typeref:typename:__IO uint32_t
DCRSR	Libraries/CMSIS/Include/core_cm3.h	/^  __O  uint32_t DCRSR;                   \/*!< Offset: 0x004 ( \/W)  Debug Core Register Selecto/;"	m	struct:__anon84a975f31008	typeref:typename:__O uint32_t
DCRSR	Libraries/CMSIS/Include/core_cm4.h	/^  __O  uint32_t DCRSR;                   \/*!< Offset: 0x004 ( \/W)  Debug Core Register Selecto/;"	m	struct:__anon84a97a341108	typeref:typename:__O uint32_t
DCTRL	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t DCTRL;          \/*!< SDIO data control register,     Address offset: 0x2C *\/$/;"	m	struct:__anon3e8f98ce1f08	typeref:typename:__IO uint32_t
DCTRL_CLEAR_MASK	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_sdio.c	/^#define DCTRL_CLEAR_MASK /;"	d	file:
DCTRL_DMAEN_BB	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_sdio.c	/^#define DCTRL_DMAEN_BB /;"	d	file:
DCTRL_OFFSET	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_sdio.c	/^#define DCTRL_OFFSET /;"	d	file:
DCTRL_RWMOD_BB	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_sdio.c	/^#define DCTRL_RWMOD_BB /;"	d	file:
DCTRL_RWSTART_BB	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_sdio.c	/^#define DCTRL_RWSTART_BB /;"	d	file:
DCTRL_RWSTOP_BB	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_sdio.c	/^#define DCTRL_RWSTOP_BB /;"	d	file:
DCTRL_SDIOEN_BB	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_sdio.c	/^#define DCTRL_SDIOEN_BB /;"	d	file:
DDE	Libraries/fatfs/src/ff.c	/^#define	DDE	/;"	d	file:
DE	FreeRTOS/portable/IAR/78K0R/ISR_Support.h	/^	PUSH      DE                    ; Save the remaining general purpose registers.$/;"	v	typeref:typename:Save ES register.PUSH AX PUSH
DE	FreeRTOS/portable/IAR/RL78/ISR_Support.h	/^	PUSH      DE                    ; Save the remaining general purpose registers.$/;"	v	typeref:typename:Save ES register.PUSH AX PUSH
DEBUG	main.cpp	/^#define DEBUG /;"	d	file:
DEFAULT_VOLMAX	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_audio_codec.h	/^#define DEFAULT_VOLMAX /;"	d
DEFAULT_VOLMIN	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_audio_codec.h	/^#define DEFAULT_VOLMIN /;"	d
DEFAULT_VOLSTEP	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_audio_codec.h	/^#define DEFAULT_VOLSTEP /;"	d
DEF_NAMEBUF	Libraries/fatfs/src/ff.c	/^#define	DEF_NAMEBUF	/;"	d	file:
DELTA_Q15	Libraries/CMSIS/Include/arm_math.h	/^#define DELTA_Q15 /;"	d
DELTA_Q31	Libraries/CMSIS/Include/arm_math.h	/^#define DELTA_Q31 /;"	d
DEMCR	Libraries/CMSIS/Include/core_cm3.h	/^  __IO uint32_t DEMCR;                   \/*!< Offset: 0x00C (R\/W)  Debug Exception and Monitor/;"	m	struct:__anon84a975f31008	typeref:typename:__IO uint32_t
DEMCR	Libraries/CMSIS/Include/core_cm4.h	/^  __IO uint32_t DEMCR;                   \/*!< Offset: 0x00C (R\/W)  Debug Exception and Monitor/;"	m	struct:__anon84a97a341108	typeref:typename:__IO uint32_t
DESBUSY_TIMEOUT	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_cryp_des.c	/^#define DESBUSY_TIMEOUT /;"	d	file:
DFR	Libraries/CMSIS/Include/core_cm3.h	/^  __I  uint32_t DFR;                     \/*!< Offset: 0x048 (R\/ )  Debug Feature Register     /;"	m	struct:__anon84a975f30a08	typeref:typename:__I uint32_t
DFR	Libraries/CMSIS/Include/core_cm4.h	/^  __I  uint32_t DFR;                     \/*!< Offset: 0x048 (R\/ )  Debug Feature Register     /;"	m	struct:__anon84a97a340a08	typeref:typename:__I uint32_t
DFSR	Libraries/CMSIS/Include/core_cm3.h	/^  __IO uint32_t DFSR;                    \/*!< Offset: 0x030 (R\/W)  Debug Fault Status Register/;"	m	struct:__anon84a975f30a08	typeref:typename:__IO uint32_t
DFSR	Libraries/CMSIS/Include/core_cm4.h	/^  __IO uint32_t DFSR;                    \/*!< Offset: 0x030 (R\/W)  Debug Fault Status Register/;"	m	struct:__anon84a97a340a08	typeref:typename:__IO uint32_t
DHCSR	Libraries/CMSIS/Include/core_cm3.h	/^  __IO uint32_t DHCSR;                   \/*!< Offset: 0x000 (R\/W)  Debug Halting Control and S/;"	m	struct:__anon84a975f31008	typeref:typename:__IO uint32_t
DHCSR	Libraries/CMSIS/Include/core_cm4.h	/^  __IO uint32_t DHCSR;                   \/*!< Offset: 0x000 (R\/W)  Debug Halting Control and S/;"	m	struct:__anon84a97a341108	typeref:typename:__IO uint32_t
DHR12L1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t DHR12L1;  \/*!< DAC channel1 12-bit left aligned data holding register,  Address/;"	m	struct:__anon3e8f98ce0b08	typeref:typename:__IO uint32_t
DHR12L2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t DHR12L2;  \/*!< DAC channel2 12-bit left aligned data holding register,  Address/;"	m	struct:__anon3e8f98ce0b08	typeref:typename:__IO uint32_t
DHR12LD	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t DHR12LD;  \/*!< DUAL DAC 12-bit left aligned data holding register,      Address/;"	m	struct:__anon3e8f98ce0b08	typeref:typename:__IO uint32_t
DHR12R1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t DHR12R1;  \/*!< DAC channel1 12-bit right-aligned data holding register, Address/;"	m	struct:__anon3e8f98ce0b08	typeref:typename:__IO uint32_t
DHR12R1_OFFSET	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_dac.c	/^#define DHR12R1_OFFSET /;"	d	file:
DHR12R2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t DHR12R2;  \/*!< DAC channel2 12-bit right aligned data holding register, Address/;"	m	struct:__anon3e8f98ce0b08	typeref:typename:__IO uint32_t
DHR12R2_OFFSET	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_dac.c	/^#define DHR12R2_OFFSET /;"	d	file:
DHR12RD	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t DHR12RD;  \/*!< Dual DAC 12-bit right-aligned data holding register,     Address/;"	m	struct:__anon3e8f98ce0b08	typeref:typename:__IO uint32_t
DHR12RD_OFFSET	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_dac.c	/^#define DHR12RD_OFFSET /;"	d	file:
DHR8R1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t DHR8R1;   \/*!< DAC channel1 8-bit right aligned data holding register,  Address/;"	m	struct:__anon3e8f98ce0b08	typeref:typename:__IO uint32_t
DHR8R2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t DHR8R2;   \/*!< DAC channel2 8-bit right-aligned data holding register,  Address/;"	m	struct:__anon3e8f98ce0b08	typeref:typename:__IO uint32_t
DHR8RD	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t DHR8RD;   \/*!< DUAL DAC 8-bit right aligned data holding register,      Address/;"	m	struct:__anon3e8f98ce0b08	typeref:typename:__IO uint32_t
DIAGNOSTICSINTERVAL	Classes/clsDiagnost.cpp	/^   long DIAGNOSTICSINTERVAL;$/;"	m	class:clsDiagnost	typeref:typename:long	file:
DIER	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint16_t DIER;        \/*!< TIM DMA\/interrupt enable register,   Address offset: 0x0C *\/$/;"	m	struct:__anon3e8f98ce2108	typeref:typename:__IO uint16_t
DIN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t DIN;       \/*!< HASH data input register,       Address offset: 0x04        *\/$/;"	m	struct:__anon3e8f98ce2508	typeref:typename:__IO uint32_t
DIR	Libraries/fatfs/doc/en/sdir.html	/^<h2>DIR<\/h2>$/;"	i
DIR	Libraries/fatfs/doc/ja/sdir.html	/^<h2>DIR<\/h2>$/;"	i
DIR	Libraries/fatfs/src/ff.h	/^} DIR;$/;"	t	typeref:struct:__anon94583fed0408
DIR_Attr	Libraries/fatfs/src/ff.c	/^#define	DIR_Attr	/;"	d	file:
DIR_CrtDate	Libraries/fatfs/src/ff.c	/^#define	DIR_CrtDate	/;"	d	file:
DIR_CrtTime	Libraries/fatfs/src/ff.c	/^#define	DIR_CrtTime	/;"	d	file:
DIR_CrtTimeTenth	Libraries/fatfs/src/ff.c	/^#define DIR_CrtTimeTenth	/;"	d	file:
DIR_FileSize	Libraries/fatfs/src/ff.c	/^#define	DIR_FileSize	/;"	d	file:
DIR_FstClusHI	Libraries/fatfs/src/ff.c	/^#define	DIR_FstClusHI	/;"	d	file:
DIR_FstClusLO	Libraries/fatfs/src/ff.c	/^#define	DIR_FstClusLO	/;"	d	file:
DIR_LstAccDate	Libraries/fatfs/src/ff.c	/^#define DIR_LstAccDate	/;"	d	file:
DIR_NTres	Libraries/fatfs/src/ff.c	/^#define	DIR_NTres	/;"	d	file:
DIR_Name	Libraries/fatfs/src/ff.c	/^#define	DIR_Name	/;"	d	file:
DIR_WrtDate	Libraries/fatfs/src/ff.c	/^#define	DIR_WrtDate	/;"	d	file:
DIR_WrtTime	Libraries/fatfs/src/ff.c	/^#define	DIR_WrtTime	/;"	d	file:
DISABLE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^typedef enum {DISABLE = 0, ENABLE = !DISABLE} FunctionalState;$/;"	e	enum:__anon3e8f98ce0203
DISABLE_ALL_EXCEPTIONS	FreeRTOS/portable/GCC/AVR32_UC3/portmacro.h	/^#define DISABLE_ALL_EXCEPTIONS(/;"	d
DISABLE_ALL_EXCEPTIONS	FreeRTOS/portable/IAR/AVR32_UC3/portmacro.h	/^#define DISABLE_ALL_EXCEPTIONS(/;"	d
DISABLE_ALL_INTERRUPTS	FreeRTOS/portable/GCC/AVR32_UC3/portmacro.h	/^#define DISABLE_ALL_INTERRUPTS(/;"	d
DISABLE_ALL_INTERRUPTS	FreeRTOS/portable/IAR/AVR32_UC3/portmacro.h	/^#define DISABLE_ALL_INTERRUPTS(/;"	d
DISABLE_INT_LEVEL	FreeRTOS/portable/GCC/AVR32_UC3/portmacro.h	/^#define DISABLE_INT_LEVEL(/;"	d
DISABLE_INT_LEVEL	FreeRTOS/portable/IAR/AVR32_UC3/portmacro.h	/^#define DISABLE_INT_LEVEL(/;"	d
DLC	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_can.h	/^  uint8_t DLC;     \/*!< Specifies the length of the frame that will be $/;"	m	struct:__anonb3a0d36f0308	typeref:typename:uint8_t
DLC	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_can.h	/^  uint8_t DLC;     \/*!< Specifies the length of the frame that will be received.$/;"	m	struct:__anonb3a0d36f0408	typeref:typename:uint8_t
DLEN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t DLEN;           \/*!< SDIO data length register,      Address offset: 0x28 *\/$/;"	m	struct:__anon3e8f98ce1f08	typeref:typename:__IO uint32_t
DMA1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DMA1 /;"	d
DMA1_BASE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DMA1_BASE /;"	d
DMA1_Stream0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DMA1_Stream0 /;"	d
DMA1_Stream0_BASE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DMA1_Stream0_BASE /;"	d
DMA1_Stream0_IRQHandler	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/arm/startup_stm32f2xx.s	/^DMA1_Stream0_IRQHandler                                       $/;"	l
DMA1_Stream0_IRQHandler	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/iar/startup_stm32f2xx.s	/^DMA1_Stream0_IRQHandler  $/;"	l
DMA1_Stream0_IRQn	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  DMA1_Stream0_IRQn           = 11,     \/*!< DMA1 Stream 0 global Interrupt                    /;"	e	enum:IRQn
DMA1_Stream1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DMA1_Stream1 /;"	d
DMA1_Stream1_BASE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DMA1_Stream1_BASE /;"	d
DMA1_Stream1_IRQHandler	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/arm/startup_stm32f2xx.s	/^DMA1_Stream1_IRQHandler                                          $/;"	l
DMA1_Stream1_IRQHandler	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/iar/startup_stm32f2xx.s	/^DMA1_Stream1_IRQHandler  $/;"	l
DMA1_Stream1_IRQn	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  DMA1_Stream1_IRQn           = 12,     \/*!< DMA1 Stream 1 global Interrupt                    /;"	e	enum:IRQn
DMA1_Stream2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DMA1_Stream2 /;"	d
DMA1_Stream2_BASE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DMA1_Stream2_BASE /;"	d
DMA1_Stream2_IRQHandler	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/arm/startup_stm32f2xx.s	/^DMA1_Stream2_IRQHandler                                          $/;"	l
DMA1_Stream2_IRQHandler	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/iar/startup_stm32f2xx.s	/^DMA1_Stream2_IRQHandler  $/;"	l
DMA1_Stream2_IRQn	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  DMA1_Stream2_IRQn           = 13,     \/*!< DMA1 Stream 2 global Interrupt                    /;"	e	enum:IRQn
DMA1_Stream3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DMA1_Stream3 /;"	d
DMA1_Stream3_BASE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DMA1_Stream3_BASE /;"	d
DMA1_Stream3_IRQHandler	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/arm/startup_stm32f2xx.s	/^DMA1_Stream3_IRQHandler                                          $/;"	l
DMA1_Stream3_IRQHandler	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/iar/startup_stm32f2xx.s	/^DMA1_Stream3_IRQHandler  $/;"	l
DMA1_Stream3_IRQn	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  DMA1_Stream3_IRQn           = 14,     \/*!< DMA1 Stream 3 global Interrupt                    /;"	e	enum:IRQn
DMA1_Stream4	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DMA1_Stream4 /;"	d
DMA1_Stream4_BASE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DMA1_Stream4_BASE /;"	d
DMA1_Stream4_IRQHandler	Classes/UARTclass.cpp	/^extern "C" void DMA1_Stream4_IRQHandler(void)$/;"	f	typeref:typename:void
DMA1_Stream4_IRQHandler	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/arm/startup_stm32f2xx.s	/^DMA1_Stream4_IRQHandler                                          $/;"	l
DMA1_Stream4_IRQHandler	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/iar/startup_stm32f2xx.s	/^DMA1_Stream4_IRQHandler  $/;"	l
DMA1_Stream4_IRQn	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  DMA1_Stream4_IRQn           = 15,     \/*!< DMA1 Stream 4 global Interrupt                    /;"	e	enum:IRQn
DMA1_Stream5	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DMA1_Stream5 /;"	d
DMA1_Stream5_BASE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DMA1_Stream5_BASE /;"	d
DMA1_Stream5_IRQHandler	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/arm/startup_stm32f2xx.s	/^DMA1_Stream5_IRQHandler                                          $/;"	l
DMA1_Stream5_IRQHandler	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/iar/startup_stm32f2xx.s	/^DMA1_Stream5_IRQHandler  $/;"	l
DMA1_Stream5_IRQn	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  DMA1_Stream5_IRQn           = 16,     \/*!< DMA1 Stream 5 global Interrupt                    /;"	e	enum:IRQn
DMA1_Stream6	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DMA1_Stream6 /;"	d
DMA1_Stream6_BASE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DMA1_Stream6_BASE /;"	d
DMA1_Stream6_IRQHandler	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/arm/startup_stm32f2xx.s	/^DMA1_Stream6_IRQHandler                                          $/;"	l
DMA1_Stream6_IRQHandler	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/iar/startup_stm32f2xx.s	/^DMA1_Stream6_IRQHandler  $/;"	l
DMA1_Stream6_IRQn	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  DMA1_Stream6_IRQn           = 17,     \/*!< DMA1 Stream 6 global Interrupt                    /;"	e	enum:IRQn
DMA1_Stream7	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DMA1_Stream7 /;"	d
DMA1_Stream7_BASE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DMA1_Stream7_BASE /;"	d
DMA1_Stream7_IRQHandler	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/arm/startup_stm32f2xx.s	/^DMA1_Stream7_IRQHandler                                                 $/;"	l
DMA1_Stream7_IRQHandler	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/iar/startup_stm32f2xx.s	/^DMA1_Stream7_IRQHandler  $/;"	l
DMA1_Stream7_IRQn	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  DMA1_Stream7_IRQn           = 47,     \/*!< DMA1 Stream7 Interrupt                            /;"	e	enum:IRQn
DMA2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DMA2 /;"	d
DMA2_BASE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DMA2_BASE /;"	d
DMA2_Stream0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DMA2_Stream0 /;"	d
DMA2_Stream0_BASE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DMA2_Stream0_BASE /;"	d
DMA2_Stream0_IRQHandler	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/arm/startup_stm32f2xx.s	/^DMA2_Stream0_IRQHandler                                         $/;"	l
DMA2_Stream0_IRQHandler	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/iar/startup_stm32f2xx.s	/^DMA2_Stream0_IRQHandler  $/;"	l
DMA2_Stream0_IRQn	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  DMA2_Stream0_IRQn           = 56,     \/*!< DMA2 Stream 0 global Interrupt                    /;"	e	enum:IRQn
DMA2_Stream1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DMA2_Stream1 /;"	d
DMA2_Stream1_BASE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DMA2_Stream1_BASE /;"	d
DMA2_Stream1_IRQHandler	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/arm/startup_stm32f2xx.s	/^DMA2_Stream1_IRQHandler                                          $/;"	l
DMA2_Stream1_IRQHandler	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/iar/startup_stm32f2xx.s	/^DMA2_Stream1_IRQHandler  $/;"	l
DMA2_Stream1_IRQn	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  DMA2_Stream1_IRQn           = 57,     \/*!< DMA2 Stream 1 global Interrupt                    /;"	e	enum:IRQn
DMA2_Stream2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DMA2_Stream2 /;"	d
DMA2_Stream2_BASE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DMA2_Stream2_BASE /;"	d
DMA2_Stream2_IRQHandler	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/arm/startup_stm32f2xx.s	/^DMA2_Stream2_IRQHandler                                           $/;"	l
DMA2_Stream2_IRQHandler	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/iar/startup_stm32f2xx.s	/^DMA2_Stream2_IRQHandler  $/;"	l
DMA2_Stream2_IRQn	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  DMA2_Stream2_IRQn           = 58,     \/*!< DMA2 Stream 2 global Interrupt                    /;"	e	enum:IRQn
DMA2_Stream3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DMA2_Stream3 /;"	d
DMA2_Stream3_BASE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DMA2_Stream3_BASE /;"	d
DMA2_Stream3_IRQHandler	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/arm/startup_stm32f2xx.s	/^DMA2_Stream3_IRQHandler                                           $/;"	l
DMA2_Stream3_IRQHandler	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/iar/startup_stm32f2xx.s	/^DMA2_Stream3_IRQHandler  $/;"	l
DMA2_Stream3_IRQn	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  DMA2_Stream3_IRQn           = 59,     \/*!< DMA2 Stream 3 global Interrupt                    /;"	e	enum:IRQn
DMA2_Stream4	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DMA2_Stream4 /;"	d
DMA2_Stream4_BASE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DMA2_Stream4_BASE /;"	d
DMA2_Stream4_IRQHandler	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/arm/startup_stm32f2xx.s	/^DMA2_Stream4_IRQHandler                                        $/;"	l
DMA2_Stream4_IRQHandler	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/iar/startup_stm32f2xx.s	/^DMA2_Stream4_IRQHandler  $/;"	l
DMA2_Stream4_IRQn	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  DMA2_Stream4_IRQn           = 60,     \/*!< DMA2 Stream 4 global Interrupt                    /;"	e	enum:IRQn
DMA2_Stream5	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DMA2_Stream5 /;"	d
DMA2_Stream5_BASE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DMA2_Stream5_BASE /;"	d
DMA2_Stream5_IRQHandler	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/arm/startup_stm32f2xx.s	/^DMA2_Stream5_IRQHandler                                          $/;"	l
DMA2_Stream5_IRQHandler	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/iar/startup_stm32f2xx.s	/^DMA2_Stream5_IRQHandler  $/;"	l
DMA2_Stream5_IRQn	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  DMA2_Stream5_IRQn           = 68,     \/*!< DMA2 Stream 5 global interrupt                    /;"	e	enum:IRQn
DMA2_Stream6	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DMA2_Stream6 /;"	d
DMA2_Stream6_BASE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DMA2_Stream6_BASE /;"	d
DMA2_Stream6_IRQHandler	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/arm/startup_stm32f2xx.s	/^DMA2_Stream6_IRQHandler                                          $/;"	l
DMA2_Stream6_IRQHandler	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/iar/startup_stm32f2xx.s	/^DMA2_Stream6_IRQHandler  $/;"	l
DMA2_Stream6_IRQn	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  DMA2_Stream6_IRQn           = 69,     \/*!< DMA2 Stream 6 global interrupt                    /;"	e	enum:IRQn
DMA2_Stream7	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DMA2_Stream7 /;"	d
DMA2_Stream7_BASE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DMA2_Stream7_BASE /;"	d
DMA2_Stream7_IRQHandler	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/arm/startup_stm32f2xx.s	/^DMA2_Stream7_IRQHandler                                          $/;"	l
DMA2_Stream7_IRQHandler	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/iar/startup_stm32f2xx.s	/^DMA2_Stream7_IRQHandler  $/;"	l
DMA2_Stream7_IRQn	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  DMA2_Stream7_IRQn           = 70,     \/*!< DMA2 Stream 7 global interrupt                    /;"	e	enum:IRQn
DMABMR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t DMABMR;$/;"	m	struct:__anon3e8f98ce1008	typeref:typename:__IO uint32_t
DMACHRBAR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t DMACHRBAR;$/;"	m	struct:__anon3e8f98ce1008	typeref:typename:__IO uint32_t
DMACHRDR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t DMACHRDR;$/;"	m	struct:__anon3e8f98ce1008	typeref:typename:__IO uint32_t
DMACHTBAR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t DMACHTBAR;$/;"	m	struct:__anon3e8f98ce1008	typeref:typename:__IO uint32_t
DMACHTDR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t DMACHTDR;$/;"	m	struct:__anon3e8f98ce1008	typeref:typename:__IO uint32_t
DMACR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t DMACR;  \/*!< CRYP DMA control register,                        Address offset: /;"	m	struct:__anon3e8f98ce2408	typeref:typename:__IO uint32_t
DMAEN_BitNumber	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_sdio.c	/^#define DMAEN_BitNumber /;"	d	file:
DMAEndOfTransfer	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.c	/^__IO uint32_t TransferEnd = 0, DMAEndOfTransfer = 0;$/;"	v	typeref:typename:__IO uint32_t
DMAEndOfTransfer	Libraries/SDIO_Driver/stm32_sdio_sd.c	/^__IO uint32_t TransferEnd = 0, DMAEndOfTransfer = 0;$/;"	v	typeref:typename:__IO uint32_t
DMAIER	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t DMAIER;$/;"	m	struct:__anon3e8f98ce1008	typeref:typename:__IO uint32_t
DMAMFBOCR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t DMAMFBOCR;$/;"	m	struct:__anon3e8f98ce1008	typeref:typename:__IO uint32_t
DMAOMR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t DMAOMR;$/;"	m	struct:__anon3e8f98ce1008	typeref:typename:__IO uint32_t
DMAR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint16_t DMAR;        \/*!< TIM DMA address for full transfer,   Address offset: 0x4C *\/$/;"	m	struct:__anon3e8f98ce2108	typeref:typename:__IO uint16_t
DMARDLAR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t DMARDLAR;$/;"	m	struct:__anon3e8f98ce1008	typeref:typename:__IO uint32_t
DMARPDR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t DMARPDR;$/;"	m	struct:__anon3e8f98ce1008	typeref:typename:__IO uint32_t
DMARSWTR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t DMARSWTR;  \/* added for STM32F2xx *\/$/;"	m	struct:__anon3e8f98ce1008	typeref:typename:__IO uint32_t
DMASR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t DMASR;$/;"	m	struct:__anon3e8f98ce1008	typeref:typename:__IO uint32_t
DMATDLAR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t DMATDLAR;$/;"	m	struct:__anon3e8f98ce1008	typeref:typename:__IO uint32_t
DMATPDR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t DMATPDR;$/;"	m	struct:__anon3e8f98ce1008	typeref:typename:__IO uint32_t
DMA_BufferSize	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dma.h	/^  uint32_t DMA_BufferSize;         \/*!< Specifies the buffer size, in data unit, of the specifi/;"	m	struct:__anonb3b9492f0108	typeref:typename:uint32_t
DMA_Channel	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dma.h	/^  uint32_t DMA_Channel;            \/*!< Specifies the channel used for the specified stream. $/;"	m	struct:__anonb3b9492f0108	typeref:typename:uint32_t
DMA_Channel_0	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dma.h	/^#define DMA_Channel_0 /;"	d
DMA_Channel_1	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dma.h	/^#define DMA_Channel_1 /;"	d
DMA_Channel_2	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dma.h	/^#define DMA_Channel_2 /;"	d
DMA_Channel_3	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dma.h	/^#define DMA_Channel_3 /;"	d
DMA_Channel_4	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dma.h	/^#define DMA_Channel_4 /;"	d
DMA_Channel_5	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dma.h	/^#define DMA_Channel_5 /;"	d
DMA_Channel_6	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dma.h	/^#define DMA_Channel_6 /;"	d
DMA_Channel_7	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dma.h	/^#define DMA_Channel_7 /;"	d
DMA_ClearFlag	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_dma.c	/^void DMA_ClearFlag(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_FLAG)$/;"	f	typeref:typename:void
DMA_ClearITPendingBit	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_dma.c	/^void DMA_ClearITPendingBit(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_IT)$/;"	f	typeref:typename:void
DMA_Cmd	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_dma.c	/^void DMA_Cmd(DMA_Stream_TypeDef* DMAy_Streamx, FunctionalState NewState)$/;"	f	typeref:typename:void
DMA_DIR	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dma.h	/^  uint32_t DMA_DIR;                \/*!< Specifies if the data will be transferred from memory t/;"	m	struct:__anonb3b9492f0108	typeref:typename:uint32_t
DMA_DIR_MemoryToMemory	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dma.h	/^#define DMA_DIR_MemoryToMemory /;"	d
DMA_DIR_MemoryToPeripheral	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dma.h	/^#define DMA_DIR_MemoryToPeripheral /;"	d
DMA_DIR_PeripheralToMemory	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dma.h	/^#define DMA_DIR_PeripheralToMemory /;"	d
DMA_DeInit	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_dma.c	/^void DMA_DeInit(DMA_Stream_TypeDef* DMAy_Streamx)$/;"	f	typeref:typename:void
DMA_DoubleBufferModeCmd	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_dma.c	/^void DMA_DoubleBufferModeCmd(DMA_Stream_TypeDef* DMAy_Streamx, FunctionalState NewState)$/;"	f	typeref:typename:void
DMA_DoubleBufferModeConfig	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_dma.c	/^void DMA_DoubleBufferModeConfig(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t Memory1BaseAddr,$/;"	f	typeref:typename:void
DMA_FIFOMode	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dma.h	/^  uint32_t DMA_FIFOMode;          \/*!< Specifies if the FIFO mode or Direct mode will be used f/;"	m	struct:__anonb3b9492f0108	typeref:typename:uint32_t
DMA_FIFOMode_Disable	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dma.h	/^#define DMA_FIFOMode_Disable /;"	d
DMA_FIFOMode_Enable	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dma.h	/^#define DMA_FIFOMode_Enable /;"	d
DMA_FIFOStatus_1QuarterFull	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dma.h	/^#define DMA_FIFOStatus_1QuarterFull /;"	d
DMA_FIFOStatus_3QuartersFull	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dma.h	/^#define DMA_FIFOStatus_3QuartersFull /;"	d
DMA_FIFOStatus_Empty	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dma.h	/^#define DMA_FIFOStatus_Empty /;"	d
DMA_FIFOStatus_Full	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dma.h	/^#define DMA_FIFOStatus_Full /;"	d
DMA_FIFOStatus_HalfFull	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dma.h	/^#define DMA_FIFOStatus_HalfFull /;"	d
DMA_FIFOStatus_Less1QuarterFull	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dma.h	/^#define DMA_FIFOStatus_Less1QuarterFull /;"	d
DMA_FIFOThreshold	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dma.h	/^  uint32_t DMA_FIFOThreshold;      \/*!< Specifies the FIFO threshold level.$/;"	m	struct:__anonb3b9492f0108	typeref:typename:uint32_t
DMA_FIFOThreshold_1QuarterFull	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dma.h	/^#define DMA_FIFOThreshold_1QuarterFull /;"	d
DMA_FIFOThreshold_3QuartersFull	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dma.h	/^#define DMA_FIFOThreshold_3QuartersFull /;"	d
DMA_FIFOThreshold_Full	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dma.h	/^#define DMA_FIFOThreshold_Full /;"	d
DMA_FIFOThreshold_HalfFull	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dma.h	/^#define DMA_FIFOThreshold_HalfFull /;"	d
DMA_FLAG_DMEIF0	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dma.h	/^#define DMA_FLAG_DMEIF0 /;"	d
DMA_FLAG_DMEIF1	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dma.h	/^#define DMA_FLAG_DMEIF1 /;"	d
DMA_FLAG_DMEIF2	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dma.h	/^#define DMA_FLAG_DMEIF2 /;"	d
DMA_FLAG_DMEIF3	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dma.h	/^#define DMA_FLAG_DMEIF3 /;"	d
DMA_FLAG_DMEIF4	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dma.h	/^#define DMA_FLAG_DMEIF4 /;"	d
DMA_FLAG_DMEIF5	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dma.h	/^#define DMA_FLAG_DMEIF5 /;"	d
DMA_FLAG_DMEIF6	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dma.h	/^#define DMA_FLAG_DMEIF6 /;"	d
DMA_FLAG_DMEIF7	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dma.h	/^#define DMA_FLAG_DMEIF7 /;"	d
DMA_FLAG_FEIF0	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dma.h	/^#define DMA_FLAG_FEIF0 /;"	d
DMA_FLAG_FEIF1	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dma.h	/^#define DMA_FLAG_FEIF1 /;"	d
DMA_FLAG_FEIF2	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dma.h	/^#define DMA_FLAG_FEIF2 /;"	d
DMA_FLAG_FEIF3	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dma.h	/^#define DMA_FLAG_FEIF3 /;"	d
DMA_FLAG_FEIF4	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dma.h	/^#define DMA_FLAG_FEIF4 /;"	d
DMA_FLAG_FEIF5	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dma.h	/^#define DMA_FLAG_FEIF5 /;"	d
DMA_FLAG_FEIF6	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dma.h	/^#define DMA_FLAG_FEIF6 /;"	d
DMA_FLAG_FEIF7	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dma.h	/^#define DMA_FLAG_FEIF7 /;"	d
DMA_FLAG_HTIF0	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dma.h	/^#define DMA_FLAG_HTIF0 /;"	d
DMA_FLAG_HTIF1	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dma.h	/^#define DMA_FLAG_HTIF1 /;"	d
DMA_FLAG_HTIF2	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dma.h	/^#define DMA_FLAG_HTIF2 /;"	d
DMA_FLAG_HTIF3	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dma.h	/^#define DMA_FLAG_HTIF3 /;"	d
DMA_FLAG_HTIF4	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dma.h	/^#define DMA_FLAG_HTIF4 /;"	d
DMA_FLAG_HTIF5	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dma.h	/^#define DMA_FLAG_HTIF5 /;"	d
DMA_FLAG_HTIF6	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dma.h	/^#define DMA_FLAG_HTIF6 /;"	d
DMA_FLAG_HTIF7	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dma.h	/^#define DMA_FLAG_HTIF7 /;"	d
DMA_FLAG_TCIF0	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dma.h	/^#define DMA_FLAG_TCIF0 /;"	d
DMA_FLAG_TCIF1	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dma.h	/^#define DMA_FLAG_TCIF1 /;"	d
DMA_FLAG_TCIF2	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dma.h	/^#define DMA_FLAG_TCIF2 /;"	d
DMA_FLAG_TCIF3	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dma.h	/^#define DMA_FLAG_TCIF3 /;"	d
DMA_FLAG_TCIF4	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dma.h	/^#define DMA_FLAG_TCIF4 /;"	d
DMA_FLAG_TCIF5	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dma.h	/^#define DMA_FLAG_TCIF5 /;"	d
DMA_FLAG_TCIF6	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dma.h	/^#define DMA_FLAG_TCIF6 /;"	d
DMA_FLAG_TCIF7	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dma.h	/^#define DMA_FLAG_TCIF7 /;"	d
DMA_FLAG_TEIF0	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dma.h	/^#define DMA_FLAG_TEIF0 /;"	d
DMA_FLAG_TEIF1	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dma.h	/^#define DMA_FLAG_TEIF1 /;"	d
DMA_FLAG_TEIF2	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dma.h	/^#define DMA_FLAG_TEIF2 /;"	d
DMA_FLAG_TEIF3	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dma.h	/^#define DMA_FLAG_TEIF3 /;"	d
DMA_FLAG_TEIF4	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dma.h	/^#define DMA_FLAG_TEIF4 /;"	d
DMA_FLAG_TEIF5	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dma.h	/^#define DMA_FLAG_TEIF5 /;"	d
DMA_FLAG_TEIF6	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dma.h	/^#define DMA_FLAG_TEIF6 /;"	d
DMA_FLAG_TEIF7	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dma.h	/^#define DMA_FLAG_TEIF7 /;"	d
DMA_FlowControllerConfig	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_dma.c	/^void DMA_FlowControllerConfig(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_FlowCtrl)$/;"	f	typeref:typename:void
DMA_FlowCtrl_Memory	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dma.h	/^#define DMA_FlowCtrl_Memory /;"	d
DMA_FlowCtrl_Peripheral	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dma.h	/^#define DMA_FlowCtrl_Peripheral /;"	d
DMA_GetCmdStatus	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_dma.c	/^FunctionalState DMA_GetCmdStatus(DMA_Stream_TypeDef* DMAy_Streamx)$/;"	f	typeref:typename:FunctionalState
DMA_GetCurrDataCounter	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_dma.c	/^uint16_t DMA_GetCurrDataCounter(DMA_Stream_TypeDef* DMAy_Streamx)$/;"	f	typeref:typename:uint16_t
DMA_GetCurrentMemoryTarget	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_dma.c	/^uint32_t DMA_GetCurrentMemoryTarget(DMA_Stream_TypeDef* DMAy_Streamx)$/;"	f	typeref:typename:uint32_t
DMA_GetFIFOStatus	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_dma.c	/^uint32_t DMA_GetFIFOStatus(DMA_Stream_TypeDef* DMAy_Streamx)$/;"	f	typeref:typename:uint32_t
DMA_GetFlagStatus	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_dma.c	/^FlagStatus DMA_GetFlagStatus(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_FLAG)$/;"	f	typeref:typename:FlagStatus
DMA_GetITStatus	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_dma.c	/^ITStatus DMA_GetITStatus(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_IT)$/;"	f	typeref:typename:ITStatus
DMA_HIFCR_CDMEIF4	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DMA_HIFCR_CDMEIF4 /;"	d
DMA_HIFCR_CDMEIF5	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DMA_HIFCR_CDMEIF5 /;"	d
DMA_HIFCR_CDMEIF6	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DMA_HIFCR_CDMEIF6 /;"	d
DMA_HIFCR_CDMEIF7	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DMA_HIFCR_CDMEIF7 /;"	d
DMA_HIFCR_CFEIF4	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DMA_HIFCR_CFEIF4 /;"	d
DMA_HIFCR_CFEIF5	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DMA_HIFCR_CFEIF5 /;"	d
DMA_HIFCR_CFEIF6	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DMA_HIFCR_CFEIF6 /;"	d
DMA_HIFCR_CFEIF7	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DMA_HIFCR_CFEIF7 /;"	d
DMA_HIFCR_CHTIF4	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DMA_HIFCR_CHTIF4 /;"	d
DMA_HIFCR_CHTIF5	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DMA_HIFCR_CHTIF5 /;"	d
DMA_HIFCR_CHTIF6	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DMA_HIFCR_CHTIF6 /;"	d
DMA_HIFCR_CHTIF7	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DMA_HIFCR_CHTIF7 /;"	d
DMA_HIFCR_CTCIF4	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DMA_HIFCR_CTCIF4 /;"	d
DMA_HIFCR_CTCIF5	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DMA_HIFCR_CTCIF5 /;"	d
DMA_HIFCR_CTCIF6	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DMA_HIFCR_CTCIF6 /;"	d
DMA_HIFCR_CTCIF7	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DMA_HIFCR_CTCIF7 /;"	d
DMA_HIFCR_CTEIF4	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DMA_HIFCR_CTEIF4 /;"	d
DMA_HIFCR_CTEIF5	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DMA_HIFCR_CTEIF5 /;"	d
DMA_HIFCR_CTEIF6	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DMA_HIFCR_CTEIF6 /;"	d
DMA_HIFCR_CTEIF7	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DMA_HIFCR_CTEIF7 /;"	d
DMA_HISR_DMEIF4	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DMA_HISR_DMEIF4 /;"	d
DMA_HISR_DMEIF5	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DMA_HISR_DMEIF5 /;"	d
DMA_HISR_DMEIF6	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DMA_HISR_DMEIF6 /;"	d
DMA_HISR_DMEIF7	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DMA_HISR_DMEIF7 /;"	d
DMA_HISR_FEIF4	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DMA_HISR_FEIF4 /;"	d
DMA_HISR_FEIF5	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DMA_HISR_FEIF5 /;"	d
DMA_HISR_FEIF6	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DMA_HISR_FEIF6 /;"	d
DMA_HISR_FEIF7	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DMA_HISR_FEIF7 /;"	d
DMA_HISR_HTIF4	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DMA_HISR_HTIF4 /;"	d
DMA_HISR_HTIF5	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DMA_HISR_HTIF5 /;"	d
DMA_HISR_HTIF6	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DMA_HISR_HTIF6 /;"	d
DMA_HISR_HTIF7	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DMA_HISR_HTIF7 /;"	d
DMA_HISR_TCIF4	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DMA_HISR_TCIF4 /;"	d
DMA_HISR_TCIF5	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DMA_HISR_TCIF5 /;"	d
DMA_HISR_TCIF6	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DMA_HISR_TCIF6 /;"	d
DMA_HISR_TCIF7	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DMA_HISR_TCIF7 /;"	d
DMA_HISR_TEIF4	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DMA_HISR_TEIF4 /;"	d
DMA_HISR_TEIF5	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DMA_HISR_TEIF5 /;"	d
DMA_HISR_TEIF6	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DMA_HISR_TEIF6 /;"	d
DMA_HISR_TEIF7	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DMA_HISR_TEIF7 /;"	d
DMA_ITConfig	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_dma.c	/^void DMA_ITConfig(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_IT, FunctionalState NewState)$/;"	f	typeref:typename:void
DMA_IT_DME	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dma.h	/^#define DMA_IT_DME /;"	d
DMA_IT_DMEIF0	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dma.h	/^#define DMA_IT_DMEIF0 /;"	d
DMA_IT_DMEIF1	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dma.h	/^#define DMA_IT_DMEIF1 /;"	d
DMA_IT_DMEIF2	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dma.h	/^#define DMA_IT_DMEIF2 /;"	d
DMA_IT_DMEIF3	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dma.h	/^#define DMA_IT_DMEIF3 /;"	d
DMA_IT_DMEIF4	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dma.h	/^#define DMA_IT_DMEIF4 /;"	d
DMA_IT_DMEIF5	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dma.h	/^#define DMA_IT_DMEIF5 /;"	d
DMA_IT_DMEIF6	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dma.h	/^#define DMA_IT_DMEIF6 /;"	d
DMA_IT_DMEIF7	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dma.h	/^#define DMA_IT_DMEIF7 /;"	d
DMA_IT_FE	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dma.h	/^#define DMA_IT_FE /;"	d
DMA_IT_FEIF0	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dma.h	/^#define DMA_IT_FEIF0 /;"	d
DMA_IT_FEIF1	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dma.h	/^#define DMA_IT_FEIF1 /;"	d
DMA_IT_FEIF2	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dma.h	/^#define DMA_IT_FEIF2 /;"	d
DMA_IT_FEIF3	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dma.h	/^#define DMA_IT_FEIF3 /;"	d
DMA_IT_FEIF4	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dma.h	/^#define DMA_IT_FEIF4 /;"	d
DMA_IT_FEIF5	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dma.h	/^#define DMA_IT_FEIF5 /;"	d
DMA_IT_FEIF6	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dma.h	/^#define DMA_IT_FEIF6 /;"	d
DMA_IT_FEIF7	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dma.h	/^#define DMA_IT_FEIF7 /;"	d
DMA_IT_HT	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dma.h	/^#define DMA_IT_HT /;"	d
DMA_IT_HTIF0	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dma.h	/^#define DMA_IT_HTIF0 /;"	d
DMA_IT_HTIF1	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dma.h	/^#define DMA_IT_HTIF1 /;"	d
DMA_IT_HTIF2	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dma.h	/^#define DMA_IT_HTIF2 /;"	d
DMA_IT_HTIF3	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dma.h	/^#define DMA_IT_HTIF3 /;"	d
DMA_IT_HTIF4	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dma.h	/^#define DMA_IT_HTIF4 /;"	d
DMA_IT_HTIF5	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dma.h	/^#define DMA_IT_HTIF5 /;"	d
DMA_IT_HTIF6	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dma.h	/^#define DMA_IT_HTIF6 /;"	d
DMA_IT_HTIF7	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dma.h	/^#define DMA_IT_HTIF7 /;"	d
DMA_IT_TC	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dma.h	/^#define DMA_IT_TC /;"	d
DMA_IT_TCIF0	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dma.h	/^#define DMA_IT_TCIF0 /;"	d
DMA_IT_TCIF1	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dma.h	/^#define DMA_IT_TCIF1 /;"	d
DMA_IT_TCIF2	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dma.h	/^#define DMA_IT_TCIF2 /;"	d
DMA_IT_TCIF3	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dma.h	/^#define DMA_IT_TCIF3 /;"	d
DMA_IT_TCIF4	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dma.h	/^#define DMA_IT_TCIF4 /;"	d
DMA_IT_TCIF5	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dma.h	/^#define DMA_IT_TCIF5 /;"	d
DMA_IT_TCIF6	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dma.h	/^#define DMA_IT_TCIF6 /;"	d
DMA_IT_TCIF7	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dma.h	/^#define DMA_IT_TCIF7 /;"	d
DMA_IT_TE	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dma.h	/^#define DMA_IT_TE /;"	d
DMA_IT_TEIF0	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dma.h	/^#define DMA_IT_TEIF0 /;"	d
DMA_IT_TEIF1	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dma.h	/^#define DMA_IT_TEIF1 /;"	d
DMA_IT_TEIF2	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dma.h	/^#define DMA_IT_TEIF2 /;"	d
DMA_IT_TEIF3	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dma.h	/^#define DMA_IT_TEIF3 /;"	d
DMA_IT_TEIF4	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dma.h	/^#define DMA_IT_TEIF4 /;"	d
DMA_IT_TEIF5	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dma.h	/^#define DMA_IT_TEIF5 /;"	d
DMA_IT_TEIF6	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dma.h	/^#define DMA_IT_TEIF6 /;"	d
DMA_IT_TEIF7	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dma.h	/^#define DMA_IT_TEIF7 /;"	d
DMA_Init	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_dma.c	/^void DMA_Init(DMA_Stream_TypeDef* DMAy_Streamx, DMA_InitTypeDef* DMA_InitStruct)$/;"	f	typeref:typename:void
DMA_InitStructure	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_audio_codec.c	/^static DMA_InitTypeDef DMA_InitStructure; $/;"	v	typeref:typename:DMA_InitTypeDef	file:
DMA_InitTypeDef	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dma.h	/^}DMA_InitTypeDef;$/;"	t	typeref:struct:__anonb3b9492f0108
DMA_LIFCR_CDMEIF0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DMA_LIFCR_CDMEIF0 /;"	d
DMA_LIFCR_CDMEIF1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DMA_LIFCR_CDMEIF1 /;"	d
DMA_LIFCR_CDMEIF2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DMA_LIFCR_CDMEIF2 /;"	d
DMA_LIFCR_CDMEIF3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DMA_LIFCR_CDMEIF3 /;"	d
DMA_LIFCR_CFEIF0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DMA_LIFCR_CFEIF0 /;"	d
DMA_LIFCR_CFEIF1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DMA_LIFCR_CFEIF1 /;"	d
DMA_LIFCR_CFEIF2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DMA_LIFCR_CFEIF2 /;"	d
DMA_LIFCR_CFEIF3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DMA_LIFCR_CFEIF3 /;"	d
DMA_LIFCR_CHTIF0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DMA_LIFCR_CHTIF0 /;"	d
DMA_LIFCR_CHTIF1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DMA_LIFCR_CHTIF1 /;"	d
DMA_LIFCR_CHTIF2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DMA_LIFCR_CHTIF2 /;"	d
DMA_LIFCR_CHTIF3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DMA_LIFCR_CHTIF3 /;"	d
DMA_LIFCR_CTCIF0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DMA_LIFCR_CTCIF0 /;"	d
DMA_LIFCR_CTCIF1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DMA_LIFCR_CTCIF1 /;"	d
DMA_LIFCR_CTCIF2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DMA_LIFCR_CTCIF2 /;"	d
DMA_LIFCR_CTCIF3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DMA_LIFCR_CTCIF3 /;"	d
DMA_LIFCR_CTEIF0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DMA_LIFCR_CTEIF0 /;"	d
DMA_LIFCR_CTEIF1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DMA_LIFCR_CTEIF1 /;"	d
DMA_LIFCR_CTEIF2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DMA_LIFCR_CTEIF2 /;"	d
DMA_LIFCR_CTEIF3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DMA_LIFCR_CTEIF3 /;"	d
DMA_LISR_DMEIF0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DMA_LISR_DMEIF0 /;"	d
DMA_LISR_DMEIF1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DMA_LISR_DMEIF1 /;"	d
DMA_LISR_DMEIF2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DMA_LISR_DMEIF2 /;"	d
DMA_LISR_DMEIF3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DMA_LISR_DMEIF3 /;"	d
DMA_LISR_FEIF0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DMA_LISR_FEIF0 /;"	d
DMA_LISR_FEIF1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DMA_LISR_FEIF1 /;"	d
DMA_LISR_FEIF2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DMA_LISR_FEIF2 /;"	d
DMA_LISR_FEIF3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DMA_LISR_FEIF3 /;"	d
DMA_LISR_HTIF0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DMA_LISR_HTIF0 /;"	d
DMA_LISR_HTIF1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DMA_LISR_HTIF1 /;"	d
DMA_LISR_HTIF2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DMA_LISR_HTIF2 /;"	d
DMA_LISR_HTIF3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DMA_LISR_HTIF3 /;"	d
DMA_LISR_TCIF0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DMA_LISR_TCIF0 /;"	d
DMA_LISR_TCIF1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DMA_LISR_TCIF1 /;"	d
DMA_LISR_TCIF2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DMA_LISR_TCIF2 /;"	d
DMA_LISR_TCIF3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DMA_LISR_TCIF3 /;"	d
DMA_LISR_TEIF0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DMA_LISR_TEIF0 /;"	d
DMA_LISR_TEIF1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DMA_LISR_TEIF1 /;"	d
DMA_LISR_TEIF2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DMA_LISR_TEIF2 /;"	d
DMA_LISR_TEIF3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DMA_LISR_TEIF3 /;"	d
DMA_MAX	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_audio_codec.h	/^#define DMA_MAX(/;"	d
DMA_MAX_SZE	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_audio_codec.h	/^ #define DMA_MAX_SZE /;"	d
DMA_Memory0BaseAddr	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dma.h	/^  uint32_t DMA_Memory0BaseAddr;    \/*!< Specifies the memory 0 base address for DMAy Streamx. $/;"	m	struct:__anonb3b9492f0108	typeref:typename:uint32_t
DMA_MemoryBurst	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dma.h	/^  uint32_t DMA_MemoryBurst;        \/*!< Specifies the Burst transfer configuration for the memo/;"	m	struct:__anonb3b9492f0108	typeref:typename:uint32_t
DMA_MemoryBurst_INC16	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dma.h	/^#define DMA_MemoryBurst_INC16 /;"	d
DMA_MemoryBurst_INC4	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dma.h	/^#define DMA_MemoryBurst_INC4 /;"	d
DMA_MemoryBurst_INC8	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dma.h	/^#define DMA_MemoryBurst_INC8 /;"	d
DMA_MemoryBurst_Single	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dma.h	/^#define DMA_MemoryBurst_Single /;"	d
DMA_MemoryDataSize	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dma.h	/^  uint32_t DMA_MemoryDataSize;     \/*!< Specifies the Memory data width.$/;"	m	struct:__anonb3b9492f0108	typeref:typename:uint32_t
DMA_MemoryDataSize_Byte	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dma.h	/^#define DMA_MemoryDataSize_Byte /;"	d
DMA_MemoryDataSize_HalfWord	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dma.h	/^#define DMA_MemoryDataSize_HalfWord /;"	d
DMA_MemoryDataSize_Word	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dma.h	/^#define DMA_MemoryDataSize_Word /;"	d
DMA_MemoryInc	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dma.h	/^  uint32_t DMA_MemoryInc;          \/*!< Specifies whether the memory address register should be/;"	m	struct:__anonb3b9492f0108	typeref:typename:uint32_t
DMA_MemoryInc_Disable	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dma.h	/^#define DMA_MemoryInc_Disable /;"	d
DMA_MemoryInc_Enable	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dma.h	/^#define DMA_MemoryInc_Enable /;"	d
DMA_MemoryTargetConfig	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_dma.c	/^void DMA_MemoryTargetConfig(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t MemoryBaseAddr,$/;"	f	typeref:typename:void
DMA_Memory_0	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dma.h	/^#define DMA_Memory_0 /;"	d
DMA_Memory_1	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dma.h	/^#define DMA_Memory_1 /;"	d
DMA_Mode	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dma.h	/^  uint32_t DMA_Mode;               \/*!< Specifies the operation mode of the DMAy Streamx.$/;"	m	struct:__anonb3b9492f0108	typeref:typename:uint32_t
DMA_Mode_Circular	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dma.h	/^#define DMA_Mode_Circular /;"	d
DMA_Mode_Normal	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dma.h	/^#define DMA_Mode_Normal /;"	d
DMA_PINCOS_Psize	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dma.h	/^#define DMA_PINCOS_Psize /;"	d
DMA_PINCOS_WordAligned	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dma.h	/^#define DMA_PINCOS_WordAligned /;"	d
DMA_PeriphIncOffsetSizeConfig	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_dma.c	/^void DMA_PeriphIncOffsetSizeConfig(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_Pincos)$/;"	f	typeref:typename:void
DMA_PeripheralBaseAddr	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dma.h	/^  uint32_t DMA_PeripheralBaseAddr; \/*!< Specifies the peripheral base address for DMAy Streamx./;"	m	struct:__anonb3b9492f0108	typeref:typename:uint32_t
DMA_PeripheralBurst	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dma.h	/^  uint32_t DMA_PeripheralBurst;    \/*!< Specifies the Burst transfer configuration for the peri/;"	m	struct:__anonb3b9492f0108	typeref:typename:uint32_t
DMA_PeripheralBurst_INC16	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dma.h	/^#define DMA_PeripheralBurst_INC16 /;"	d
DMA_PeripheralBurst_INC4	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dma.h	/^#define DMA_PeripheralBurst_INC4 /;"	d
DMA_PeripheralBurst_INC8	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dma.h	/^#define DMA_PeripheralBurst_INC8 /;"	d
DMA_PeripheralBurst_Single	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dma.h	/^#define DMA_PeripheralBurst_Single /;"	d
DMA_PeripheralDataSize	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dma.h	/^  uint32_t DMA_PeripheralDataSize; \/*!< Specifies the Peripheral data width.$/;"	m	struct:__anonb3b9492f0108	typeref:typename:uint32_t
DMA_PeripheralDataSize_Byte	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dma.h	/^#define DMA_PeripheralDataSize_Byte /;"	d
DMA_PeripheralDataSize_HalfWord	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dma.h	/^#define DMA_PeripheralDataSize_HalfWord /;"	d
DMA_PeripheralDataSize_Word	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dma.h	/^#define DMA_PeripheralDataSize_Word /;"	d
DMA_PeripheralInc	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dma.h	/^  uint32_t DMA_PeripheralInc;      \/*!< Specifies whether the Peripheral address register shoul/;"	m	struct:__anonb3b9492f0108	typeref:typename:uint32_t
DMA_PeripheralInc_Disable	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dma.h	/^#define DMA_PeripheralInc_Disable /;"	d
DMA_PeripheralInc_Enable	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dma.h	/^#define DMA_PeripheralInc_Enable /;"	d
DMA_Priority	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dma.h	/^  uint32_t DMA_Priority;           \/*!< Specifies the software priority for the DMAy Streamx.$/;"	m	struct:__anonb3b9492f0108	typeref:typename:uint32_t
DMA_Priority_High	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dma.h	/^#define DMA_Priority_High /;"	d
DMA_Priority_Low	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dma.h	/^#define DMA_Priority_Low /;"	d
DMA_Priority_Medium	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dma.h	/^#define DMA_Priority_Medium /;"	d
DMA_Priority_VeryHigh	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dma.h	/^#define DMA_Priority_VeryHigh /;"	d
DMA_SetCurrDataCounter	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_dma.c	/^void DMA_SetCurrDataCounter(DMA_Stream_TypeDef* DMAy_Streamx, uint16_t Counter)$/;"	f	typeref:typename:void
DMA_Stream0_IT_MASK	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_dma.c	/^#define DMA_Stream0_IT_MASK /;"	d	file:
DMA_Stream1_IT_MASK	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_dma.c	/^#define DMA_Stream1_IT_MASK /;"	d	file:
DMA_Stream2_IT_MASK	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_dma.c	/^#define DMA_Stream2_IT_MASK /;"	d	file:
DMA_Stream3_IT_MASK	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_dma.c	/^#define DMA_Stream3_IT_MASK /;"	d	file:
DMA_Stream4_IT_MASK	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_dma.c	/^#define DMA_Stream4_IT_MASK /;"	d	file:
DMA_Stream5_IT_MASK	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_dma.c	/^#define DMA_Stream5_IT_MASK /;"	d	file:
DMA_Stream6_IT_MASK	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_dma.c	/^#define DMA_Stream6_IT_MASK /;"	d	file:
DMA_Stream7_IT_MASK	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_dma.c	/^#define DMA_Stream7_IT_MASK /;"	d	file:
DMA_Stream_TypeDef	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^} DMA_Stream_TypeDef;$/;"	t	typeref:struct:__anon3e8f98ce0e08
DMA_StructInit	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_dma.c	/^void DMA_StructInit(DMA_InitTypeDef* DMA_InitStruct)$/;"	f	typeref:typename:void
DMA_SxCR_ACK	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DMA_SxCR_ACK /;"	d
DMA_SxCR_CHSEL	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DMA_SxCR_CHSEL /;"	d
DMA_SxCR_CHSEL_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DMA_SxCR_CHSEL_0 /;"	d
DMA_SxCR_CHSEL_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DMA_SxCR_CHSEL_1 /;"	d
DMA_SxCR_CHSEL_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DMA_SxCR_CHSEL_2 /;"	d
DMA_SxCR_CIRC	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DMA_SxCR_CIRC /;"	d
DMA_SxCR_CT	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DMA_SxCR_CT /;"	d
DMA_SxCR_DBM	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DMA_SxCR_DBM /;"	d
DMA_SxCR_DIR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DMA_SxCR_DIR /;"	d
DMA_SxCR_DIR_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DMA_SxCR_DIR_0 /;"	d
DMA_SxCR_DIR_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DMA_SxCR_DIR_1 /;"	d
DMA_SxCR_DMEIE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DMA_SxCR_DMEIE /;"	d
DMA_SxCR_EN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DMA_SxCR_EN /;"	d
DMA_SxCR_HTIE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DMA_SxCR_HTIE /;"	d
DMA_SxCR_MBURST	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DMA_SxCR_MBURST /;"	d
DMA_SxCR_MBURST_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DMA_SxCR_MBURST_0 /;"	d
DMA_SxCR_MBURST_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DMA_SxCR_MBURST_1 /;"	d
DMA_SxCR_MINC	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DMA_SxCR_MINC /;"	d
DMA_SxCR_MSIZE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DMA_SxCR_MSIZE /;"	d
DMA_SxCR_MSIZE_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DMA_SxCR_MSIZE_0 /;"	d
DMA_SxCR_MSIZE_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DMA_SxCR_MSIZE_1 /;"	d
DMA_SxCR_PBURST	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DMA_SxCR_PBURST /;"	d
DMA_SxCR_PBURST_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DMA_SxCR_PBURST_0 /;"	d
DMA_SxCR_PBURST_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DMA_SxCR_PBURST_1 /;"	d
DMA_SxCR_PFCTRL	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DMA_SxCR_PFCTRL /;"	d
DMA_SxCR_PINC	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DMA_SxCR_PINC /;"	d
DMA_SxCR_PINCOS	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DMA_SxCR_PINCOS /;"	d
DMA_SxCR_PL	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DMA_SxCR_PL /;"	d
DMA_SxCR_PL_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DMA_SxCR_PL_0 /;"	d
DMA_SxCR_PL_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DMA_SxCR_PL_1 /;"	d
DMA_SxCR_PSIZE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DMA_SxCR_PSIZE /;"	d
DMA_SxCR_PSIZE_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DMA_SxCR_PSIZE_0 /;"	d
DMA_SxCR_PSIZE_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DMA_SxCR_PSIZE_1 /;"	d
DMA_SxCR_TCIE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DMA_SxCR_TCIE /;"	d
DMA_SxCR_TEIE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DMA_SxCR_TEIE /;"	d
DMA_SxFCR_DMDIS	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DMA_SxFCR_DMDIS /;"	d
DMA_SxFCR_FEIE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DMA_SxFCR_FEIE /;"	d
DMA_SxFCR_FS	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DMA_SxFCR_FS /;"	d
DMA_SxFCR_FS_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DMA_SxFCR_FS_0 /;"	d
DMA_SxFCR_FS_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DMA_SxFCR_FS_1 /;"	d
DMA_SxFCR_FS_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DMA_SxFCR_FS_2 /;"	d
DMA_SxFCR_FTH	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DMA_SxFCR_FTH /;"	d
DMA_SxFCR_FTH_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DMA_SxFCR_FTH_0 /;"	d
DMA_SxFCR_FTH_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DMA_SxFCR_FTH_1 /;"	d
DMA_SxNDT	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DMA_SxNDT /;"	d
DMA_SxNDT_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DMA_SxNDT_0 /;"	d
DMA_SxNDT_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DMA_SxNDT_1 /;"	d
DMA_SxNDT_10	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DMA_SxNDT_10 /;"	d
DMA_SxNDT_11	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DMA_SxNDT_11 /;"	d
DMA_SxNDT_12	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DMA_SxNDT_12 /;"	d
DMA_SxNDT_13	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DMA_SxNDT_13 /;"	d
DMA_SxNDT_14	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DMA_SxNDT_14 /;"	d
DMA_SxNDT_15	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DMA_SxNDT_15 /;"	d
DMA_SxNDT_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DMA_SxNDT_2 /;"	d
DMA_SxNDT_3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DMA_SxNDT_3 /;"	d
DMA_SxNDT_4	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DMA_SxNDT_4 /;"	d
DMA_SxNDT_5	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DMA_SxNDT_5 /;"	d
DMA_SxNDT_6	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DMA_SxNDT_6 /;"	d
DMA_SxNDT_7	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DMA_SxNDT_7 /;"	d
DMA_SxNDT_8	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DMA_SxNDT_8 /;"	d
DMA_SxNDT_9	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define DMA_SxNDT_9 /;"	d
DMA_TypeDef	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^} DMA_TypeDef;$/;"	t	typeref:struct:__anon3e8f98ce0f08
DOR1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t DOR1;     \/*!< DAC channel1 data output register,                       Address/;"	m	struct:__anon3e8f98ce0b08	typeref:typename:__IO uint32_t
DOR2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t DOR2;     \/*!< DAC channel2 data output register,                       Address/;"	m	struct:__anon3e8f98ce0b08	typeref:typename:__IO uint32_t
DOR_OFFSET	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_dac.c	/^#define DOR_OFFSET /;"	d	file:
DOUT	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t DOUT;   \/*!< CRYP data output register,                        Address offset: /;"	m	struct:__anon3e8f98ce2408	typeref:typename:__IO uint32_t
DR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint16_t DR;         \/*!< I2C Data register,          Address offset: 0x10 *\/$/;"	m	struct:__anon3e8f98ce1a08	typeref:typename:__IO uint16_t
DR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint16_t DR;         \/*!< SPI data register,                                  Address of/;"	m	struct:__anon3e8f98ce2008	typeref:typename:__IO uint16_t
DR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint16_t DR;         \/*!< USART Data register,                     Address offset: 0x04 /;"	m	struct:__anon3e8f98ce2208	typeref:typename:__IO uint16_t
DR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t DR;         \/*!< CRC Data register,             Address offset: 0x00 *\/$/;"	m	struct:__anon3e8f98ce0a08	typeref:typename:__IO uint32_t
DR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t DR;       \/*!< DCMI data register,                            Address offset: 0/;"	m	struct:__anon3e8f98ce0d08	typeref:typename:__IO uint32_t
DR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t DR;      \/*!< RTC date register,                                        Address/;"	m	struct:__anon3e8f98ce1e08	typeref:typename:__IO uint32_t
DR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t DR;     \/*!< ADC regular data register,                   Address offset: 0x4C /;"	m	struct:__anon3e8f98ce0408	typeref:typename:__IO uint32_t
DR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t DR;     \/*!< CRYP data input register,                         Address offset: /;"	m	struct:__anon3e8f98ce2408	typeref:typename:__IO uint32_t
DR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t DR;  \/*!< RNG data register,    Address offset: 0x08 *\/$/;"	m	struct:__anon3e8f98ce2608	typeref:typename:__IO uint32_t
DRESULT	Libraries/fatfs/src/diskio.h	/^} DRESULT;$/;"	t	typeref:enum:__anon34f12a240103
DSRImpl	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^  __IO uint8_t  DSRImpl;              \/*!< DSR implemented *\/$/;"	m	struct:__anon395a0ec00408	typeref:typename:__IO uint8_t
DSRImpl	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^  __IO uint8_t  DSRImpl;              \/*!< DSR implemented *\/$/;"	m	struct:__anon40942c0d0408	typeref:typename:__IO uint8_t
DSTATUS	Libraries/fatfs/src/diskio.h	/^typedef BYTE	DSTATUS;$/;"	t	typeref:typename:BYTE
DTIMER	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t DTIMER;         \/*!< SDIO data timer register,       Address offset: 0x24 *\/$/;"	m	struct:__anon3e8f98ce1f08	typeref:typename:__IO uint32_t
DUAL_SWTRIG_RESET	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_dac.c	/^#define DUAL_SWTRIG_RESET /;"	d	file:
DUAL_SWTRIG_SET	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_dac.c	/^#define DUAL_SWTRIG_SET /;"	d	file:
DWORD	Libraries/fatfs/src/integer.h	/^typedef unsigned long	DWORD;$/;"	t	typeref:typename:unsigned long
Data	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_can.h	/^  uint8_t Data[8]; \/*!< Contains the data to be received. It ranges from 0 to $/;"	m	struct:__anonb3a0d36f0408	typeref:typename:uint8_t[8]
Data	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_can.h	/^  uint8_t Data[8]; \/*!< Contains the data to be transmitted. It ranges from 0 $/;"	m	struct:__anonb3a0d36f0308	typeref:typename:uint8_t[8]
Data	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_hash.h	/^  uint32_t Data[5];      \/*!< Message digest result : 5x 32bit words for SHA1 or $/;"	m	struct:__anon3368ba010208	typeref:typename:uint32_t[5]
Data Types and IO Type Qualifiers	Libraries/CMSIS/Documentation/CMSIS_Core.htm	/^<h3>Data Types and IO Type Qualifiers<\/h3>$/;"	j
DbgIn_DbgOut	Libraries/CMSIS/Documentation/CMSIS_DebugSupport.htm	/^<h2><a name="DbgIn_DbgOut"><\/a>Debug IN \/ OUT functions<\/h2>$/;"	a
Debug IN / OUT functions	Libraries/CMSIS/Documentation/CMSIS_DebugSupport.htm	/^<h2><a name="DbgIn_DbgOut"><\/a>Debug IN \/ OUT functions<\/h2>$/;"	i
DebugMon_Handler	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/arm/startup_stm32f2xx.s	/^                PROC$/;"	l
DebugMon_Handler	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/iar/startup_stm32f2xx.s	/^DebugMon_Handler$/;"	l
DebugMon_Handler	Libraries/SDIO_Driver/example/SDIO/uSDCard/stm32f2xx_it.c	/^void DebugMon_Handler(void)$/;"	f	typeref:typename:void
DebugMon_Handler	stm32f2xx_it.c	/^void DebugMon_Handler(void)$/;"	f	typeref:typename:void
DebugMonitor_IRQn	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  DebugMonitor_IRQn           = -4,     \/*!< 12 Cortex-M3 Debug Monitor Interrupt              /;"	e	enum:IRQn
Default_Handler	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/TrueSTUDIO/startup_stm32f2xx.s	/^Default_Handler:$/;"	l
Default_Handler	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/arm/startup_stm32f2xx.s	/^Default_Handler PROC$/;"	l
Default_Handler	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/gcc_ride7/startup_stm32f2xx.s	/^Default_Handler:$/;"	l
Delay	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_audio_codec.c	/^static void Delay( __IO uint32_t nCount)$/;"	f	typeref:typename:void	file:
DeviceSize	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^  __IO uint32_t DeviceSize;           \/*!< Device Size *\/$/;"	m	struct:__anon395a0ec00408	typeref:typename:__IO uint32_t
DeviceSize	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^  __IO uint32_t DeviceSize;           \/*!< Device Size *\/$/;"	m	struct:__anon40942c0d0408	typeref:typename:__IO uint32_t
DeviceSizeMul	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^  __IO uint8_t  DeviceSizeMul;        \/*!< Device size multiplier *\/$/;"	m	struct:__anon395a0ec00408	typeref:typename:__IO uint8_t
DeviceSizeMul	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^  __IO uint8_t  DeviceSizeMul;        \/*!< Device size multiplier *\/$/;"	m	struct:__anon40942c0d0408	typeref:typename:__IO uint8_t
Device_ID	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_fsmc_onenand.h	/^  uint16_t Device_ID;$/;"	m	struct:__anonb8f0b6e60108	typeref:typename:uint16_t
Direction_IN	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.h	/^#define Direction_IN /;"	d
Direction_OUT	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.h	/^#define Direction_OUT /;"	d
Disk I/O Interface	Libraries/fatfs/doc/00index_e.html	/^<h3>Disk I\/O Interface<\/h3>$/;"	j
Do we need to consider endianess in the description?	Libraries/CMSIS/Documentation/CMSIS_System_View_Description.htm	/^<h3>Do we need to consider endianess in the description?<\/h3>$/;"	j
DoxyGen Tags	Libraries/CMSIS/Documentation/CMSIS_History.htm	/^<h3>DoxyGen Tags<\/h3>$/;"	j
Duplicated File Access	Libraries/fatfs/doc/en/appnote.html	/^<h3>Duplicated File Access<\/h3>$/;"	j
ECC	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^  __IO uint8_t  ECC;                  \/*!< ECC code *\/$/;"	m	struct:__anon395a0ec00408	typeref:typename:__IO uint8_t
ECC	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^  __IO uint8_t  ECC;                  \/*!< ECC code *\/$/;"	m	struct:__anon40942c0d0408	typeref:typename:__IO uint8_t
ECCR2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t ECCR2;      \/*!< NAND Flash ECC result registers 2,                   Address o/;"	m	struct:__anon3e8f98ce1508	typeref:typename:__IO uint32_t
ECCR3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t ECCR3;      \/*!< NAND Flash ECC result registers 3,                   Address o/;"	m	struct:__anon3e8f98ce1608	typeref:typename:__IO uint32_t
EDGE_FALLING	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.h	/^#define EDGE_FALLING /;"	d
EDGE_RISING	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.h	/^#define EDGE_RISING /;"	d
EGR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint16_t EGR;         \/*!< TIM event generation register,       Address offset: 0x14 *\/$/;"	m	struct:__anon3e8f98ce2108	typeref:typename:__IO uint16_t
EMAC_ALE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 EMAC_ALE; 	\/\/ Alignment Error Register$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_ALE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 EMAC_ALE; 	\/\/ Alignment Error Register$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_ALE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 EMAC_ALE; 	\/\/ Alignment Error Register$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_ALE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define EMAC_ALE /;"	d
EMAC_ALE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 EMAC_ALE; 	\/\/ Alignment Error Register$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_ALE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define EMAC_ALE /;"	d
EMAC_CSE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 EMAC_CSE; 	\/\/ Carrier Sense Error Register$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_CSE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 EMAC_CSE; 	\/\/ Carrier Sense Error Register$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_CSE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 EMAC_CSE; 	\/\/ Carrier Sense Error Register$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_CSE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define EMAC_CSE /;"	d
EMAC_CSE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 EMAC_CSE; 	\/\/ Carrier Sense Error Register$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_CSE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define EMAC_CSE /;"	d
EMAC_DTF	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 EMAC_DTF; 	\/\/ Deferred Transmission Frame Register$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_DTF	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 EMAC_DTF; 	\/\/ Deferred Transmission Frame Register$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_DTF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 EMAC_DTF; 	\/\/ Deferred Transmission Frame Register$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_DTF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define EMAC_DTF /;"	d
EMAC_DTF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 EMAC_DTF; 	\/\/ Deferred Transmission Frame Register$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_DTF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define EMAC_DTF /;"	d
EMAC_ECOL	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 EMAC_ECOL; 	\/\/ Excessive Collision Register$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_ECOL	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 EMAC_ECOL; 	\/\/ Excessive Collision Register$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_ECOL	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 EMAC_ECOL; 	\/\/ Excessive Collision Register$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_ECOL	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define EMAC_ECOL /;"	d
EMAC_ECOL	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 EMAC_ECOL; 	\/\/ Excessive Collision Register$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_ECOL	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define EMAC_ECOL /;"	d
EMAC_ELE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 EMAC_ELE; 	\/\/ Excessive Length Errors Register$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_ELE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 EMAC_ELE; 	\/\/ Excessive Length Errors Register$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_ELE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 EMAC_ELE; 	\/\/ Excessive Length Errors Register$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_ELE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define EMAC_ELE /;"	d
EMAC_ELE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 EMAC_ELE; 	\/\/ Excessive Length Errors Register$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_ELE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define EMAC_ELE /;"	d
EMAC_FCSE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 EMAC_FCSE; 	\/\/ Frame Check Sequence Error Register$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_FCSE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 EMAC_FCSE; 	\/\/ Frame Check Sequence Error Register$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_FCSE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 EMAC_FCSE; 	\/\/ Frame Check Sequence Error Register$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_FCSE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define EMAC_FCSE /;"	d
EMAC_FCSE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 EMAC_FCSE; 	\/\/ Frame Check Sequence Error Register$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_FCSE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define EMAC_FCSE /;"	d
EMAC_FRO	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 EMAC_FRO; 	\/\/ Frames Received OK Register$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_FRO	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 EMAC_FRO; 	\/\/ Frames Received OK Register$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_FRO	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 EMAC_FRO; 	\/\/ Frames Received OK Register$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_FRO	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define EMAC_FRO /;"	d
EMAC_FRO	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 EMAC_FRO; 	\/\/ Frames Received OK Register$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_FRO	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define EMAC_FRO /;"	d
EMAC_FTO	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 EMAC_FTO; 	\/\/ Frames Transmitted OK Register$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_FTO	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 EMAC_FTO; 	\/\/ Frames Transmitted OK Register$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_FTO	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 EMAC_FTO; 	\/\/ Frames Transmitted OK Register$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_FTO	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define EMAC_FTO /;"	d
EMAC_FTO	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 EMAC_FTO; 	\/\/ Frames Transmitted OK Register$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_FTO	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define EMAC_FTO /;"	d
EMAC_HRB	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 EMAC_HRB; 	\/\/ Hash Address Bottom[31:0]$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_HRB	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 EMAC_HRB; 	\/\/ Hash Address Bottom[31:0]$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_HRB	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 EMAC_HRB; 	\/\/ Hash Address Bottom[31:0]$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_HRB	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define EMAC_HRB /;"	d
EMAC_HRB	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 EMAC_HRB; 	\/\/ Hash Address Bottom[31:0]$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_HRB	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define EMAC_HRB /;"	d
EMAC_HRT	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 EMAC_HRT; 	\/\/ Hash Address Top[63:32]$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_HRT	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 EMAC_HRT; 	\/\/ Hash Address Top[63:32]$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_HRT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 EMAC_HRT; 	\/\/ Hash Address Top[63:32]$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_HRT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define EMAC_HRT /;"	d
EMAC_HRT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 EMAC_HRT; 	\/\/ Hash Address Top[63:32]$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_HRT	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define EMAC_HRT /;"	d
EMAC_IDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 EMAC_IDR; 	\/\/ Interrupt Disable Register$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_IDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 EMAC_IDR; 	\/\/ Interrupt Disable Register$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 EMAC_IDR; 	\/\/ Interrupt Disable Register$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define EMAC_IDR /;"	d
EMAC_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 EMAC_IDR; 	\/\/ Interrupt Disable Register$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define EMAC_IDR /;"	d
EMAC_IER	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 EMAC_IER; 	\/\/ Interrupt Enable Register$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_IER	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 EMAC_IER; 	\/\/ Interrupt Enable Register$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 EMAC_IER; 	\/\/ Interrupt Enable Register$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define EMAC_IER /;"	d
EMAC_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 EMAC_IER; 	\/\/ Interrupt Enable Register$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define EMAC_IER /;"	d
EMAC_IMR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 EMAC_IMR; 	\/\/ Interrupt Mask Register$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_IMR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 EMAC_IMR; 	\/\/ Interrupt Mask Register$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 EMAC_IMR; 	\/\/ Interrupt Mask Register$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define EMAC_IMR /;"	d
EMAC_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 EMAC_IMR; 	\/\/ Interrupt Mask Register$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define EMAC_IMR /;"	d
EMAC_ISR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 EMAC_ISR; 	\/\/ Interrupt Status Register$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_ISR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 EMAC_ISR; 	\/\/ Interrupt Status Register$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_ISR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 EMAC_ISR; 	\/\/ Interrupt Status Register$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_ISR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define EMAC_ISR /;"	d
EMAC_ISR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 EMAC_ISR; 	\/\/ Interrupt Status Register$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_ISR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define EMAC_ISR /;"	d
EMAC_LCOL	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 EMAC_LCOL; 	\/\/ Late Collision Register$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_LCOL	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 EMAC_LCOL; 	\/\/ Late Collision Register$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_LCOL	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 EMAC_LCOL; 	\/\/ Late Collision Register$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_LCOL	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define EMAC_LCOL /;"	d
EMAC_LCOL	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 EMAC_LCOL; 	\/\/ Late Collision Register$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_LCOL	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define EMAC_LCOL /;"	d
EMAC_MAN	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 EMAC_MAN; 	\/\/ PHY Maintenance Register$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_MAN	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 EMAC_MAN; 	\/\/ PHY Maintenance Register$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_MAN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 EMAC_MAN; 	\/\/ PHY Maintenance Register$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_MAN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define EMAC_MAN /;"	d
EMAC_MAN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 EMAC_MAN; 	\/\/ PHY Maintenance Register$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_MAN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define EMAC_MAN /;"	d
EMAC_MCF	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 EMAC_MCF; 	\/\/ Multiple Collision Frame Register$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_MCF	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 EMAC_MCF; 	\/\/ Multiple Collision Frame Register$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_MCF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 EMAC_MCF; 	\/\/ Multiple Collision Frame Register$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_MCF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define EMAC_MCF /;"	d
EMAC_MCF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 EMAC_MCF; 	\/\/ Multiple Collision Frame Register$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_MCF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define EMAC_MCF /;"	d
EMAC_NCFGR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 EMAC_NCFGR; 	\/\/ Network Configuration Register$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_NCFGR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 EMAC_NCFGR; 	\/\/ Network Configuration Register$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_NCFGR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 EMAC_NCFGR; 	\/\/ Network Configuration Register$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_NCFGR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define EMAC_NCFGR /;"	d
EMAC_NCFGR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 EMAC_NCFGR; 	\/\/ Network Configuration Register$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_NCFGR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define EMAC_NCFGR /;"	d
EMAC_NCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 EMAC_NCR; 	\/\/ Network Control Register$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_NCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 EMAC_NCR; 	\/\/ Network Control Register$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_NCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 EMAC_NCR; 	\/\/ Network Control Register$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_NCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define EMAC_NCR /;"	d
EMAC_NCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 EMAC_NCR; 	\/\/ Network Control Register$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_NCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define EMAC_NCR /;"	d
EMAC_NSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 EMAC_NSR; 	\/\/ Network Status Register$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_NSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 EMAC_NSR; 	\/\/ Network Status Register$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_NSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 EMAC_NSR; 	\/\/ Network Status Register$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_NSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define EMAC_NSR /;"	d
EMAC_NSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 EMAC_NSR; 	\/\/ Network Status Register$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_NSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define EMAC_NSR /;"	d
EMAC_PFR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 EMAC_PFR; 	\/\/ Pause Frames received Register$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_PFR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 EMAC_PFR; 	\/\/ Pause Frames received Register$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_PFR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 EMAC_PFR; 	\/\/ Pause Frames received Register$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_PFR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define EMAC_PFR /;"	d
EMAC_PFR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 EMAC_PFR; 	\/\/ Pause Frames received Register$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_PFR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define EMAC_PFR /;"	d
EMAC_PTR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 EMAC_PTR; 	\/\/ Pause Time Register$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_PTR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 EMAC_PTR; 	\/\/ Pause Time Register$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_PTR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 EMAC_PTR; 	\/\/ Pause Time Register$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_PTR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define EMAC_PTR /;"	d
EMAC_PTR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 EMAC_PTR; 	\/\/ Pause Time Register$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_PTR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define EMAC_PTR /;"	d
EMAC_RBQP	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 EMAC_RBQP; 	\/\/ Receive Buffer Queue Pointer$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_RBQP	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 EMAC_RBQP; 	\/\/ Receive Buffer Queue Pointer$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_RBQP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 EMAC_RBQP; 	\/\/ Receive Buffer Queue Pointer$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_RBQP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define EMAC_RBQP /;"	d
EMAC_RBQP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 EMAC_RBQP; 	\/\/ Receive Buffer Queue Pointer$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_RBQP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define EMAC_RBQP /;"	d
EMAC_REV	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 EMAC_REV; 	\/\/ Revision Register$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_REV	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 EMAC_REV; 	\/\/ Revision Register$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_REV	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 EMAC_REV; 	\/\/ Revision Register$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_REV	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define EMAC_REV /;"	d
EMAC_REV	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 EMAC_REV; 	\/\/ Revision Register$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_REV	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define EMAC_REV /;"	d
EMAC_RJA	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 EMAC_RJA; 	\/\/ Receive Jabbers Register$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_RJA	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 EMAC_RJA; 	\/\/ Receive Jabbers Register$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_RJA	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 EMAC_RJA; 	\/\/ Receive Jabbers Register$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_RJA	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define EMAC_RJA /;"	d
EMAC_RJA	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 EMAC_RJA; 	\/\/ Receive Jabbers Register$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_RJA	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define EMAC_RJA /;"	d
EMAC_RLE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 EMAC_RLE; 	\/\/ Receive Length Field Mismatch Register$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_RLE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 EMAC_RLE; 	\/\/ Receive Length Field Mismatch Register$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_RLE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 EMAC_RLE; 	\/\/ Receive Length Field Mismatch Register$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_RLE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define EMAC_RLE /;"	d
EMAC_RLE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 EMAC_RLE; 	\/\/ Receive Length Field Mismatch Register$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_RLE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define EMAC_RLE /;"	d
EMAC_ROV	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 EMAC_ROV; 	\/\/ Receive Overrun Errors Register$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_ROV	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 EMAC_ROV; 	\/\/ Receive Overrun Errors Register$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_ROV	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 EMAC_ROV; 	\/\/ Receive Overrun Errors Register$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_ROV	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define EMAC_ROV /;"	d
EMAC_ROV	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 EMAC_ROV; 	\/\/ Receive Overrun Errors Register$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_ROV	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define EMAC_ROV /;"	d
EMAC_RRE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 EMAC_RRE; 	\/\/ Receive Ressource Error Register$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_RRE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 EMAC_RRE; 	\/\/ Receive Ressource Error Register$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_RRE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 EMAC_RRE; 	\/\/ Receive Ressource Error Register$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_RRE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define EMAC_RRE /;"	d
EMAC_RRE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 EMAC_RRE; 	\/\/ Receive Ressource Error Register$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_RRE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define EMAC_RRE /;"	d
EMAC_RSE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 EMAC_RSE; 	\/\/ Receive Symbol Errors Register$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_RSE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 EMAC_RSE; 	\/\/ Receive Symbol Errors Register$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_RSE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 EMAC_RSE; 	\/\/ Receive Symbol Errors Register$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_RSE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define EMAC_RSE /;"	d
EMAC_RSE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 EMAC_RSE; 	\/\/ Receive Symbol Errors Register$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_RSE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define EMAC_RSE /;"	d
EMAC_RSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 EMAC_RSR; 	\/\/ Receive Status Register$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_RSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 EMAC_RSR; 	\/\/ Receive Status Register$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_RSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 EMAC_RSR; 	\/\/ Receive Status Register$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_RSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define EMAC_RSR /;"	d
EMAC_RSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 EMAC_RSR; 	\/\/ Receive Status Register$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_RSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define EMAC_RSR /;"	d
EMAC_SA1H	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 EMAC_SA1H; 	\/\/ Specific Address 1 Top, Last 2 bytes$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_SA1H	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 EMAC_SA1H; 	\/\/ Specific Address 1 Top, Last 2 bytes$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_SA1H	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 EMAC_SA1H; 	\/\/ Specific Address 1 Top, Last 2 bytes$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_SA1H	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define EMAC_SA1H /;"	d
EMAC_SA1H	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 EMAC_SA1H; 	\/\/ Specific Address 1 Top, Last 2 bytes$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_SA1H	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define EMAC_SA1H /;"	d
EMAC_SA1L	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 EMAC_SA1L; 	\/\/ Specific Address 1 Bottom, First 4 bytes$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_SA1L	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 EMAC_SA1L; 	\/\/ Specific Address 1 Bottom, First 4 bytes$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_SA1L	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 EMAC_SA1L; 	\/\/ Specific Address 1 Bottom, First 4 bytes$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_SA1L	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define EMAC_SA1L /;"	d
EMAC_SA1L	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 EMAC_SA1L; 	\/\/ Specific Address 1 Bottom, First 4 bytes$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_SA1L	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define EMAC_SA1L /;"	d
EMAC_SA2H	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 EMAC_SA2H; 	\/\/ Specific Address 2 Top, Last 2 bytes$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_SA2H	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 EMAC_SA2H; 	\/\/ Specific Address 2 Top, Last 2 bytes$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_SA2H	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 EMAC_SA2H; 	\/\/ Specific Address 2 Top, Last 2 bytes$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_SA2H	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define EMAC_SA2H /;"	d
EMAC_SA2H	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 EMAC_SA2H; 	\/\/ Specific Address 2 Top, Last 2 bytes$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_SA2H	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define EMAC_SA2H /;"	d
EMAC_SA2L	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 EMAC_SA2L; 	\/\/ Specific Address 2 Bottom, First 4 bytes$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_SA2L	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 EMAC_SA2L; 	\/\/ Specific Address 2 Bottom, First 4 bytes$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_SA2L	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 EMAC_SA2L; 	\/\/ Specific Address 2 Bottom, First 4 bytes$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_SA2L	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define EMAC_SA2L /;"	d
EMAC_SA2L	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 EMAC_SA2L; 	\/\/ Specific Address 2 Bottom, First 4 bytes$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_SA2L	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define EMAC_SA2L /;"	d
EMAC_SA3H	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 EMAC_SA3H; 	\/\/ Specific Address 3 Top, Last 2 bytes$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_SA3H	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 EMAC_SA3H; 	\/\/ Specific Address 3 Top, Last 2 bytes$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_SA3H	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 EMAC_SA3H; 	\/\/ Specific Address 3 Top, Last 2 bytes$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_SA3H	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define EMAC_SA3H /;"	d
EMAC_SA3H	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 EMAC_SA3H; 	\/\/ Specific Address 3 Top, Last 2 bytes$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_SA3H	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define EMAC_SA3H /;"	d
EMAC_SA3L	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 EMAC_SA3L; 	\/\/ Specific Address 3 Bottom, First 4 bytes$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_SA3L	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 EMAC_SA3L; 	\/\/ Specific Address 3 Bottom, First 4 bytes$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_SA3L	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 EMAC_SA3L; 	\/\/ Specific Address 3 Bottom, First 4 bytes$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_SA3L	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define EMAC_SA3L /;"	d
EMAC_SA3L	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 EMAC_SA3L; 	\/\/ Specific Address 3 Bottom, First 4 bytes$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_SA3L	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define EMAC_SA3L /;"	d
EMAC_SA4H	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 EMAC_SA4H; 	\/\/ Specific Address 4 Top, Last 2 bytes$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_SA4H	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 EMAC_SA4H; 	\/\/ Specific Address 4 Top, Last 2 bytes$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_SA4H	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 EMAC_SA4H; 	\/\/ Specific Address 4 Top, Last 2 bytes$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_SA4H	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define EMAC_SA4H /;"	d
EMAC_SA4H	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 EMAC_SA4H; 	\/\/ Specific Address 4 Top, Last 2 bytes$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_SA4H	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define EMAC_SA4H /;"	d
EMAC_SA4L	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 EMAC_SA4L; 	\/\/ Specific Address 4 Bottom, First 4 bytes$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_SA4L	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 EMAC_SA4L; 	\/\/ Specific Address 4 Bottom, First 4 bytes$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_SA4L	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 EMAC_SA4L; 	\/\/ Specific Address 4 Bottom, First 4 bytes$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_SA4L	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define EMAC_SA4L /;"	d
EMAC_SA4L	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 EMAC_SA4L; 	\/\/ Specific Address 4 Bottom, First 4 bytes$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_SA4L	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define EMAC_SA4L /;"	d
EMAC_SCF	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 EMAC_SCF; 	\/\/ Single Collision Frame Register$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_SCF	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 EMAC_SCF; 	\/\/ Single Collision Frame Register$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_SCF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 EMAC_SCF; 	\/\/ Single Collision Frame Register$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_SCF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define EMAC_SCF /;"	d
EMAC_SCF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 EMAC_SCF; 	\/\/ Single Collision Frame Register$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_SCF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define EMAC_SCF /;"	d
EMAC_STE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 EMAC_STE; 	\/\/ SQE Test Error Register$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_STE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 EMAC_STE; 	\/\/ SQE Test Error Register$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_STE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 EMAC_STE; 	\/\/ SQE Test Error Register$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_STE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define EMAC_STE /;"	d
EMAC_STE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 EMAC_STE; 	\/\/ SQE Test Error Register$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_STE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define EMAC_STE /;"	d
EMAC_TBQP	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 EMAC_TBQP; 	\/\/ Transmit Buffer Queue Pointer$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_TBQP	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 EMAC_TBQP; 	\/\/ Transmit Buffer Queue Pointer$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_TBQP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 EMAC_TBQP; 	\/\/ Transmit Buffer Queue Pointer$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_TBQP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define EMAC_TBQP /;"	d
EMAC_TBQP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 EMAC_TBQP; 	\/\/ Transmit Buffer Queue Pointer$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_TBQP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define EMAC_TBQP /;"	d
EMAC_TID	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 EMAC_TID; 	\/\/ Type ID Checking Register$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_TID	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 EMAC_TID; 	\/\/ Type ID Checking Register$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_TID	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 EMAC_TID; 	\/\/ Type ID Checking Register$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_TID	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define EMAC_TID /;"	d
EMAC_TID	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 EMAC_TID; 	\/\/ Type ID Checking Register$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_TID	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define EMAC_TID /;"	d
EMAC_TPF	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 EMAC_TPF; 	\/\/ Transmitted Pause Frames Register$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_TPF	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 EMAC_TPF; 	\/\/ Transmitted Pause Frames Register$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_TPF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 EMAC_TPF; 	\/\/ Transmitted Pause Frames Register$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_TPF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define EMAC_TPF /;"	d
EMAC_TPF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 EMAC_TPF; 	\/\/ Transmitted Pause Frames Register$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_TPF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define EMAC_TPF /;"	d
EMAC_TPQ	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 EMAC_TPQ; 	\/\/ Transmit Pause Quantum Register$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_TPQ	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 EMAC_TPQ; 	\/\/ Transmit Pause Quantum Register$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_TPQ	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 EMAC_TPQ; 	\/\/ Transmit Pause Quantum Register$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_TPQ	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define EMAC_TPQ /;"	d
EMAC_TPQ	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 EMAC_TPQ; 	\/\/ Transmit Pause Quantum Register$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_TPQ	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define EMAC_TPQ /;"	d
EMAC_TSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 EMAC_TSR; 	\/\/ Transmit Status Register$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_TSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 EMAC_TSR; 	\/\/ Transmit Status Register$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_TSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 EMAC_TSR; 	\/\/ Transmit Status Register$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_TSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define EMAC_TSR /;"	d
EMAC_TSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 EMAC_TSR; 	\/\/ Transmit Status Register$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_TSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define EMAC_TSR /;"	d
EMAC_TUND	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 EMAC_TUND; 	\/\/ Transmit Underrun Error Register$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_TUND	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 EMAC_TUND; 	\/\/ Transmit Underrun Error Register$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_TUND	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 EMAC_TUND; 	\/\/ Transmit Underrun Error Register$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_TUND	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define EMAC_TUND /;"	d
EMAC_TUND	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 EMAC_TUND; 	\/\/ Transmit Underrun Error Register$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_TUND	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define EMAC_TUND /;"	d
EMAC_USF	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 EMAC_USF; 	\/\/ Undersize Frames Register$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_USF	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 EMAC_USF; 	\/\/ Undersize Frames Register$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_USF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 EMAC_USF; 	\/\/ Undersize Frames Register$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_USF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define EMAC_USF /;"	d
EMAC_USF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 EMAC_USF; 	\/\/ Undersize Frames Register$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_USF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define EMAC_USF /;"	d
EMAC_USRIO	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 EMAC_USRIO; 	\/\/ USER Input\/Output Register$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_USRIO	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 EMAC_USRIO; 	\/\/ USER Input\/Output Register$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_USRIO	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 EMAC_USRIO; 	\/\/ USER Input\/Output Register$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_USRIO	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define EMAC_USRIO /;"	d
EMAC_USRIO	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 EMAC_USRIO; 	\/\/ USER Input\/Output Register$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_USRIO	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define EMAC_USRIO /;"	d
EMAC_WOL	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 EMAC_WOL; 	\/\/ Wake On LAN Register$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_WOL	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 EMAC_WOL; 	\/\/ Wake On LAN Register$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_WOL	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 EMAC_WOL; 	\/\/ Wake On LAN Register$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_WOL	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define EMAC_WOL /;"	d
EMAC_WOL	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 EMAC_WOL; 	\/\/ Wake On LAN Register$/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG
EMAC_WOL	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define EMAC_WOL /;"	d
EMPTYMARKER	Classes/clsEcgAnalizer.cpp	/^   static const uint16_t EMPTYMARKER = 0;$/;"	m	class:clsEcgAnalizer	typeref:typename:const uint16_t	file:
EMR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t EMR;    \/*!< EXTI Event mask register,                Address offset: 0x04 *\/$/;"	m	struct:__anon3e8f98ce1108	typeref:typename:__IO uint32_t
ENABLE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^typedef enum {DISABLE = 0, ENABLE = !DISABLE} FunctionalState;$/;"	e	enum:__anon3e8f98ce0203
ENABLE_ALL_EXCEPTIONS	FreeRTOS/portable/GCC/AVR32_UC3/portmacro.h	/^#define ENABLE_ALL_EXCEPTIONS(/;"	d
ENABLE_ALL_EXCEPTIONS	FreeRTOS/portable/IAR/AVR32_UC3/portmacro.h	/^#define ENABLE_ALL_EXCEPTIONS(/;"	d
ENABLE_ALL_INTERRUPTS	FreeRTOS/portable/GCC/AVR32_UC3/portmacro.h	/^#define ENABLE_ALL_INTERRUPTS(/;"	d
ENABLE_ALL_INTERRUPTS	FreeRTOS/portable/IAR/AVR32_UC3/portmacro.h	/^#define ENABLE_ALL_INTERRUPTS(/;"	d
ENABLE_INT_LEVEL	FreeRTOS/portable/GCC/AVR32_UC3/portmacro.h	/^#define ENABLE_INT_LEVEL(/;"	d
ENABLE_INT_LEVEL	FreeRTOS/portable/IAR/AVR32_UC3/portmacro.h	/^#define ENABLE_INT_LEVEL(/;"	d
ENCMDCOMPL_BitNumber	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_sdio.c	/^#define ENCMDCOMPL_BitNumber /;"	d	file:
ENDIT	FreeRTOS/portable/WizC/PIC18/Install.bat	/^:ENDIT$/;"	l
ENDM	FreeRTOS/portable/IAR/78K0R/ISR_Support.h	/^	ENDM$/;"	v	typeref:typename:Save the Stack pointer.MOVW AX MOVW SP[]AX
ENDM	FreeRTOS/portable/IAR/RL78/ISR_Support.h	/^	ENDM$/;"	v	typeref:typename:Save the Stack pointer.MOVW AX MOVW SP[]AX
ENTER_FF	Libraries/fatfs/src/ff.c	/^#define	ENTER_FF(/;"	d	file:
EOF	Libraries/fatfs/src/ff.h	/^#define EOF /;"	d
EQU	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^AT91C_PDC_RXTEN           EQU (0x1 <<  0) ;- (PDC) Receiver Transfer Enable$/;"	v	typeref:typename:AT91C_PDC_RXTEN
ERASE_OFFSET	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^  __IO uint8_t ERASE_OFFSET;$/;"	m	struct:__anon395a0ec00608	typeref:typename:__IO uint8_t
ERASE_OFFSET	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^  __IO uint8_t ERASE_OFFSET;$/;"	m	struct:__anon40942c0d0608	typeref:typename:__IO uint8_t
ERASE_SIZE	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^  __IO uint16_t ERASE_SIZE;$/;"	m	struct:__anon395a0ec00608	typeref:typename:__IO uint16_t
ERASE_SIZE	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^  __IO uint16_t ERASE_SIZE;$/;"	m	struct:__anon40942c0d0608	typeref:typename:__IO uint16_t
ERASE_TIMEOUT	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^  __IO uint8_t ERASE_TIMEOUT;$/;"	m	struct:__anon395a0ec00608	typeref:typename:__IO uint8_t
ERASE_TIMEOUT	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^  __IO uint8_t ERASE_TIMEOUT;$/;"	m	struct:__anon40942c0d0608	typeref:typename:__IO uint8_t
ERROR	FreeRTOS/portable/WizC/PIC18/Install.bat	/^:ERROR$/;"	l
ERROR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^typedef enum {ERROR = 0, SUCCESS = !ERROR} ErrorStatus;$/;"	e	enum:__anon3e8f98ce0303
ES	FreeRTOS/portable/IAR/78K0R/ISR_Support.h	/^	MOV       A, ES                 ; Save ES register.$/;"	v	typeref:typename:Save CS register.XCH X MOV
ES	FreeRTOS/portable/IAR/78K0R/ISR_Support.h	/^	MOV       ES, A$/;"	v	typeref:typename:Restore the ES register.MOV
ES	FreeRTOS/portable/IAR/RL78/ISR_Support.h	/^	MOV       A, ES                 ; Save ES register.$/;"	v	typeref:typename:Save CS register.XCH X MOV
ES	FreeRTOS/portable/IAR/RL78/ISR_Support.h	/^	MOV       ES, A$/;"	v	typeref:typename:Restore the ES register.MOV
ESCR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t ESCR;     \/*!< DCMI embedded synchronization code register,   Address offset: 0/;"	m	struct:__anon3e8f98ce0d08	typeref:typename:__IO uint32_t
ESR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t              ESR;                 \/*!< CAN error status register,           Add/;"	m	struct:__anon3e8f98ce0908	typeref:typename:__IO uint32_t
ESUR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t ESUR;     \/*!< DCMI embedded synchronization unmask register, Address offset: 0/;"	m	struct:__anon3e8f98ce0d08	typeref:typename:__IO uint32_t
ETH	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH /;"	d
ETH_BASE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_BASE /;"	d
ETH_DMABMR_AAB	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_DMABMR_AAB /;"	d
ETH_DMABMR_DA	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_DMABMR_DA /;"	d
ETH_DMABMR_DSL	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_DMABMR_DSL /;"	d
ETH_DMABMR_EDE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_DMABMR_EDE /;"	d
ETH_DMABMR_FB	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_DMABMR_FB /;"	d
ETH_DMABMR_FPM	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_DMABMR_FPM /;"	d
ETH_DMABMR_PBL	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_DMABMR_PBL /;"	d
ETH_DMABMR_PBL_16Beat	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  #define ETH_DMABMR_PBL_16Beat /;"	d
ETH_DMABMR_PBL_1Beat	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  #define ETH_DMABMR_PBL_1Beat /;"	d
ETH_DMABMR_PBL_2Beat	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  #define ETH_DMABMR_PBL_2Beat /;"	d
ETH_DMABMR_PBL_32Beat	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  #define ETH_DMABMR_PBL_32Beat /;"	d
ETH_DMABMR_PBL_4Beat	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  #define ETH_DMABMR_PBL_4Beat /;"	d
ETH_DMABMR_PBL_4xPBL_128Beat	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  #define ETH_DMABMR_PBL_4xPBL_128Beat /;"	d
ETH_DMABMR_PBL_4xPBL_16Beat	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  #define ETH_DMABMR_PBL_4xPBL_16Beat /;"	d
ETH_DMABMR_PBL_4xPBL_32Beat	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  #define ETH_DMABMR_PBL_4xPBL_32Beat /;"	d
ETH_DMABMR_PBL_4xPBL_4Beat	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  #define ETH_DMABMR_PBL_4xPBL_4Beat /;"	d
ETH_DMABMR_PBL_4xPBL_64Beat	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  #define ETH_DMABMR_PBL_4xPBL_64Beat /;"	d
ETH_DMABMR_PBL_4xPBL_8Beat	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  #define ETH_DMABMR_PBL_4xPBL_8Beat /;"	d
ETH_DMABMR_PBL_8Beat	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  #define ETH_DMABMR_PBL_8Beat /;"	d
ETH_DMABMR_RDP	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_DMABMR_RDP /;"	d
ETH_DMABMR_RDP_16Beat	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  #define ETH_DMABMR_RDP_16Beat /;"	d
ETH_DMABMR_RDP_1Beat	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  #define ETH_DMABMR_RDP_1Beat /;"	d
ETH_DMABMR_RDP_2Beat	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  #define ETH_DMABMR_RDP_2Beat /;"	d
ETH_DMABMR_RDP_32Beat	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  #define ETH_DMABMR_RDP_32Beat /;"	d
ETH_DMABMR_RDP_4Beat	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  #define ETH_DMABMR_RDP_4Beat /;"	d
ETH_DMABMR_RDP_4xPBL_128Beat	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  #define ETH_DMABMR_RDP_4xPBL_128Beat /;"	d
ETH_DMABMR_RDP_4xPBL_16Beat	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  #define ETH_DMABMR_RDP_4xPBL_16Beat /;"	d
ETH_DMABMR_RDP_4xPBL_32Beat	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  #define ETH_DMABMR_RDP_4xPBL_32Beat /;"	d
ETH_DMABMR_RDP_4xPBL_4Beat	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  #define ETH_DMABMR_RDP_4xPBL_4Beat /;"	d
ETH_DMABMR_RDP_4xPBL_64Beat	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  #define ETH_DMABMR_RDP_4xPBL_64Beat /;"	d
ETH_DMABMR_RDP_4xPBL_8Beat	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  #define ETH_DMABMR_RDP_4xPBL_8Beat /;"	d
ETH_DMABMR_RDP_8Beat	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  #define ETH_DMABMR_RDP_8Beat /;"	d
ETH_DMABMR_RTPR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_DMABMR_RTPR /;"	d
ETH_DMABMR_RTPR_1_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  #define ETH_DMABMR_RTPR_1_1 /;"	d
ETH_DMABMR_RTPR_2_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  #define ETH_DMABMR_RTPR_2_1 /;"	d
ETH_DMABMR_RTPR_3_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  #define ETH_DMABMR_RTPR_3_1 /;"	d
ETH_DMABMR_RTPR_4_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  #define ETH_DMABMR_RTPR_4_1 /;"	d
ETH_DMABMR_SR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_DMABMR_SR /;"	d
ETH_DMABMR_USP	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_DMABMR_USP /;"	d
ETH_DMACHRBAR_HRBAP	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_DMACHRBAR_HRBAP /;"	d
ETH_DMACHRDR_HRDAP	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_DMACHRDR_HRDAP /;"	d
ETH_DMACHTBAR_HTBAP	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_DMACHTBAR_HTBAP /;"	d
ETH_DMACHTDR_HTDAP	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_DMACHTDR_HTDAP /;"	d
ETH_DMAIER_AISE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_DMAIER_AISE /;"	d
ETH_DMAIER_ERIE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_DMAIER_ERIE /;"	d
ETH_DMAIER_ETIE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_DMAIER_ETIE /;"	d
ETH_DMAIER_FBEIE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_DMAIER_FBEIE /;"	d
ETH_DMAIER_NISE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_DMAIER_NISE /;"	d
ETH_DMAIER_RBUIE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_DMAIER_RBUIE /;"	d
ETH_DMAIER_RIE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_DMAIER_RIE /;"	d
ETH_DMAIER_ROIE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_DMAIER_ROIE /;"	d
ETH_DMAIER_RPSIE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_DMAIER_RPSIE /;"	d
ETH_DMAIER_RWTIE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_DMAIER_RWTIE /;"	d
ETH_DMAIER_TBUIE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_DMAIER_TBUIE /;"	d
ETH_DMAIER_TIE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_DMAIER_TIE /;"	d
ETH_DMAIER_TJTIE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_DMAIER_TJTIE /;"	d
ETH_DMAIER_TPSIE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_DMAIER_TPSIE /;"	d
ETH_DMAIER_TUIE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_DMAIER_TUIE /;"	d
ETH_DMAMFBOCR_MFA	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_DMAMFBOCR_MFA /;"	d
ETH_DMAMFBOCR_MFC	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_DMAMFBOCR_MFC /;"	d
ETH_DMAMFBOCR_OFOC	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_DMAMFBOCR_OFOC /;"	d
ETH_DMAMFBOCR_OMFC	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_DMAMFBOCR_OMFC /;"	d
ETH_DMAOMR_DFRF	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_DMAOMR_DFRF /;"	d
ETH_DMAOMR_DTCEFD	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_DMAOMR_DTCEFD /;"	d
ETH_DMAOMR_FEF	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_DMAOMR_FEF /;"	d
ETH_DMAOMR_FTF	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_DMAOMR_FTF /;"	d
ETH_DMAOMR_FUGF	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_DMAOMR_FUGF /;"	d
ETH_DMAOMR_OSF	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_DMAOMR_OSF /;"	d
ETH_DMAOMR_RSF	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_DMAOMR_RSF /;"	d
ETH_DMAOMR_RTC	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_DMAOMR_RTC /;"	d
ETH_DMAOMR_RTC_128Bytes	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  #define ETH_DMAOMR_RTC_128Bytes /;"	d
ETH_DMAOMR_RTC_32Bytes	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  #define ETH_DMAOMR_RTC_32Bytes /;"	d
ETH_DMAOMR_RTC_64Bytes	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  #define ETH_DMAOMR_RTC_64Bytes /;"	d
ETH_DMAOMR_RTC_96Bytes	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  #define ETH_DMAOMR_RTC_96Bytes /;"	d
ETH_DMAOMR_SR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_DMAOMR_SR /;"	d
ETH_DMAOMR_ST	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_DMAOMR_ST /;"	d
ETH_DMAOMR_TSF	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_DMAOMR_TSF /;"	d
ETH_DMAOMR_TTC	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_DMAOMR_TTC /;"	d
ETH_DMAOMR_TTC_128Bytes	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  #define ETH_DMAOMR_TTC_128Bytes /;"	d
ETH_DMAOMR_TTC_16Bytes	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  #define ETH_DMAOMR_TTC_16Bytes /;"	d
ETH_DMAOMR_TTC_192Bytes	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  #define ETH_DMAOMR_TTC_192Bytes /;"	d
ETH_DMAOMR_TTC_24Bytes	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  #define ETH_DMAOMR_TTC_24Bytes /;"	d
ETH_DMAOMR_TTC_256Bytes	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  #define ETH_DMAOMR_TTC_256Bytes /;"	d
ETH_DMAOMR_TTC_32Bytes	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  #define ETH_DMAOMR_TTC_32Bytes /;"	d
ETH_DMAOMR_TTC_40Bytes	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  #define ETH_DMAOMR_TTC_40Bytes /;"	d
ETH_DMAOMR_TTC_64Bytes	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  #define ETH_DMAOMR_TTC_64Bytes /;"	d
ETH_DMARDLAR_SRL	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_DMARDLAR_SRL /;"	d
ETH_DMARPDR_RPD	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_DMARPDR_RPD /;"	d
ETH_DMASR_AIS	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_DMASR_AIS /;"	d
ETH_DMASR_EBS	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_DMASR_EBS /;"	d
ETH_DMASR_EBS_DataTransfTx	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  #define ETH_DMASR_EBS_DataTransfTx /;"	d
ETH_DMASR_EBS_DescAccess	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  #define ETH_DMASR_EBS_DescAccess /;"	d
ETH_DMASR_EBS_ReadTransf	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  #define ETH_DMASR_EBS_ReadTransf /;"	d
ETH_DMASR_ERS	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_DMASR_ERS /;"	d
ETH_DMASR_ETS	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_DMASR_ETS /;"	d
ETH_DMASR_FBES	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_DMASR_FBES /;"	d
ETH_DMASR_MMCS	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_DMASR_MMCS /;"	d
ETH_DMASR_NIS	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_DMASR_NIS /;"	d
ETH_DMASR_PMTS	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_DMASR_PMTS /;"	d
ETH_DMASR_RBUS	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_DMASR_RBUS /;"	d
ETH_DMASR_ROS	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_DMASR_ROS /;"	d
ETH_DMASR_RPS	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_DMASR_RPS /;"	d
ETH_DMASR_RPSS	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_DMASR_RPSS /;"	d
ETH_DMASR_RPS_Closing	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  #define ETH_DMASR_RPS_Closing /;"	d
ETH_DMASR_RPS_Fetching	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  #define ETH_DMASR_RPS_Fetching /;"	d
ETH_DMASR_RPS_Queuing	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  #define ETH_DMASR_RPS_Queuing /;"	d
ETH_DMASR_RPS_Stopped	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  #define ETH_DMASR_RPS_Stopped /;"	d
ETH_DMASR_RPS_Suspended	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  #define ETH_DMASR_RPS_Suspended /;"	d
ETH_DMASR_RPS_Waiting	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  #define ETH_DMASR_RPS_Waiting /;"	d
ETH_DMASR_RS	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_DMASR_RS /;"	d
ETH_DMASR_RWTS	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_DMASR_RWTS /;"	d
ETH_DMASR_TBUS	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_DMASR_TBUS /;"	d
ETH_DMASR_TJTS	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_DMASR_TJTS /;"	d
ETH_DMASR_TPS	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_DMASR_TPS /;"	d
ETH_DMASR_TPSS	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_DMASR_TPSS /;"	d
ETH_DMASR_TPS_Closing	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  #define ETH_DMASR_TPS_Closing /;"	d
ETH_DMASR_TPS_Fetching	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  #define ETH_DMASR_TPS_Fetching /;"	d
ETH_DMASR_TPS_Reading	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  #define ETH_DMASR_TPS_Reading /;"	d
ETH_DMASR_TPS_Stopped	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  #define ETH_DMASR_TPS_Stopped /;"	d
ETH_DMASR_TPS_Suspended	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  #define ETH_DMASR_TPS_Suspended /;"	d
ETH_DMASR_TPS_Waiting	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  #define ETH_DMASR_TPS_Waiting /;"	d
ETH_DMASR_TS	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_DMASR_TS /;"	d
ETH_DMASR_TSTS	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_DMASR_TSTS /;"	d
ETH_DMASR_TUS	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_DMASR_TUS /;"	d
ETH_DMATDLAR_STL	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_DMATDLAR_STL /;"	d
ETH_DMATPDR_TPD	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_DMATPDR_TPD /;"	d
ETH_DMA_BASE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_DMA_BASE /;"	d
ETH_IRQHandler	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/arm/startup_stm32f2xx.s	/^ETH_IRQHandler                                                         $/;"	l
ETH_IRQHandler	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/iar/startup_stm32f2xx.s	/^ETH_IRQHandler  $/;"	l
ETH_IRQn	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  ETH_IRQn                    = 61,     \/*!< Ethernet global Interrupt                         /;"	e	enum:IRQn
ETH_MACA0HR_MACA0H	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_MACA0HR_MACA0H /;"	d
ETH_MACA0LR_MACA0L	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_MACA0LR_MACA0L /;"	d
ETH_MACA1HR_AE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_MACA1HR_AE /;"	d
ETH_MACA1HR_MACA1H	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_MACA1HR_MACA1H /;"	d
ETH_MACA1HR_MBC	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_MACA1HR_MBC /;"	d
ETH_MACA1HR_MBC_HBits15_8	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  #define ETH_MACA1HR_MBC_HBits15_8 /;"	d
ETH_MACA1HR_MBC_HBits7_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  #define ETH_MACA1HR_MBC_HBits7_0 /;"	d
ETH_MACA1HR_MBC_LBits15_8	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  #define ETH_MACA1HR_MBC_LBits15_8 /;"	d
ETH_MACA1HR_MBC_LBits23_16	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  #define ETH_MACA1HR_MBC_LBits23_16 /;"	d
ETH_MACA1HR_MBC_LBits31_24	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  #define ETH_MACA1HR_MBC_LBits31_24 /;"	d
ETH_MACA1HR_MBC_LBits7_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  #define ETH_MACA1HR_MBC_LBits7_0 /;"	d
ETH_MACA1HR_SA	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_MACA1HR_SA /;"	d
ETH_MACA1LR_MACA1L	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_MACA1LR_MACA1L /;"	d
ETH_MACA2HR_AE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_MACA2HR_AE /;"	d
ETH_MACA2HR_MACA2H	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_MACA2HR_MACA2H /;"	d
ETH_MACA2HR_MBC	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_MACA2HR_MBC /;"	d
ETH_MACA2HR_MBC_HBits15_8	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  #define ETH_MACA2HR_MBC_HBits15_8 /;"	d
ETH_MACA2HR_MBC_HBits7_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  #define ETH_MACA2HR_MBC_HBits7_0 /;"	d
ETH_MACA2HR_MBC_LBits15_8	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  #define ETH_MACA2HR_MBC_LBits15_8 /;"	d
ETH_MACA2HR_MBC_LBits23_16	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  #define ETH_MACA2HR_MBC_LBits23_16 /;"	d
ETH_MACA2HR_MBC_LBits31_24	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  #define ETH_MACA2HR_MBC_LBits31_24 /;"	d
ETH_MACA2HR_MBC_LBits7_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  #define ETH_MACA2HR_MBC_LBits7_0 /;"	d
ETH_MACA2HR_SA	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_MACA2HR_SA /;"	d
ETH_MACA2LR_MACA2L	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_MACA2LR_MACA2L /;"	d
ETH_MACA3HR_AE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_MACA3HR_AE /;"	d
ETH_MACA3HR_MACA3H	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_MACA3HR_MACA3H /;"	d
ETH_MACA3HR_MBC	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_MACA3HR_MBC /;"	d
ETH_MACA3HR_MBC_HBits15_8	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  #define ETH_MACA3HR_MBC_HBits15_8 /;"	d
ETH_MACA3HR_MBC_HBits7_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  #define ETH_MACA3HR_MBC_HBits7_0 /;"	d
ETH_MACA3HR_MBC_LBits15_8	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  #define ETH_MACA3HR_MBC_LBits15_8 /;"	d
ETH_MACA3HR_MBC_LBits23_16	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  #define ETH_MACA3HR_MBC_LBits23_16 /;"	d
ETH_MACA3HR_MBC_LBits31_24	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  #define ETH_MACA3HR_MBC_LBits31_24 /;"	d
ETH_MACA3HR_MBC_LBits7_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  #define ETH_MACA3HR_MBC_LBits7_0 /;"	d
ETH_MACA3HR_SA	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_MACA3HR_SA /;"	d
ETH_MACA3LR_MACA3L	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_MACA3LR_MACA3L /;"	d
ETH_MACCR_APCS	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_MACCR_APCS /;"	d
ETH_MACCR_BL	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_MACCR_BL /;"	d
ETH_MACCR_BL_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  #define ETH_MACCR_BL_1 /;"	d
ETH_MACCR_BL_10	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  #define ETH_MACCR_BL_10 /;"	d
ETH_MACCR_BL_4	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  #define ETH_MACCR_BL_4 /;"	d
ETH_MACCR_BL_8	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  #define ETH_MACCR_BL_8 /;"	d
ETH_MACCR_CSD	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_MACCR_CSD /;"	d
ETH_MACCR_DC	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_MACCR_DC /;"	d
ETH_MACCR_DM	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_MACCR_DM /;"	d
ETH_MACCR_FES	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_MACCR_FES /;"	d
ETH_MACCR_IFG	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_MACCR_IFG /;"	d
ETH_MACCR_IFG_40Bit	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  #define ETH_MACCR_IFG_40Bit /;"	d
ETH_MACCR_IFG_48Bit	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  #define ETH_MACCR_IFG_48Bit /;"	d
ETH_MACCR_IFG_56Bit	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  #define ETH_MACCR_IFG_56Bit /;"	d
ETH_MACCR_IFG_64Bit	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  #define ETH_MACCR_IFG_64Bit /;"	d
ETH_MACCR_IFG_72Bit	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  #define ETH_MACCR_IFG_72Bit /;"	d
ETH_MACCR_IFG_80Bit	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  #define ETH_MACCR_IFG_80Bit /;"	d
ETH_MACCR_IFG_88Bit	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  #define ETH_MACCR_IFG_88Bit /;"	d
ETH_MACCR_IFG_96Bit	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_MACCR_IFG_96Bit /;"	d
ETH_MACCR_IPCO	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_MACCR_IPCO /;"	d
ETH_MACCR_JD	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_MACCR_JD /;"	d
ETH_MACCR_LM	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_MACCR_LM /;"	d
ETH_MACCR_RD	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_MACCR_RD /;"	d
ETH_MACCR_RE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_MACCR_RE /;"	d
ETH_MACCR_ROD	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_MACCR_ROD /;"	d
ETH_MACCR_TE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_MACCR_TE /;"	d
ETH_MACCR_WD	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_MACCR_WD /;"	d
ETH_MACFCR_FCBBPA	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_MACFCR_FCBBPA /;"	d
ETH_MACFCR_PLT	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_MACFCR_PLT /;"	d
ETH_MACFCR_PLT_Minus144	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  #define ETH_MACFCR_PLT_Minus144 /;"	d
ETH_MACFCR_PLT_Minus256	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  #define ETH_MACFCR_PLT_Minus256 /;"	d
ETH_MACFCR_PLT_Minus28	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  #define ETH_MACFCR_PLT_Minus28 /;"	d
ETH_MACFCR_PLT_Minus4	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  #define ETH_MACFCR_PLT_Minus4 /;"	d
ETH_MACFCR_PT	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_MACFCR_PT /;"	d
ETH_MACFCR_RFCE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_MACFCR_RFCE /;"	d
ETH_MACFCR_TFCE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_MACFCR_TFCE /;"	d
ETH_MACFCR_UPFD	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_MACFCR_UPFD /;"	d
ETH_MACFCR_ZQPD	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_MACFCR_ZQPD /;"	d
ETH_MACFFR_BFD	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_MACFFR_BFD /;"	d
ETH_MACFFR_DAIF	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_MACFFR_DAIF /;"	d
ETH_MACFFR_HM	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_MACFFR_HM /;"	d
ETH_MACFFR_HPF	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_MACFFR_HPF /;"	d
ETH_MACFFR_HU	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_MACFFR_HU /;"	d
ETH_MACFFR_PAM	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_MACFFR_PAM /;"	d
ETH_MACFFR_PCF	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_MACFFR_PCF /;"	d
ETH_MACFFR_PCF_BlockAll	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  #define ETH_MACFFR_PCF_BlockAll /;"	d
ETH_MACFFR_PCF_ForwardAll	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  #define ETH_MACFFR_PCF_ForwardAll /;"	d
ETH_MACFFR_PCF_ForwardPassedAddrFilter	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  #define ETH_MACFFR_PCF_ForwardPassedAddrFilter /;"	d
ETH_MACFFR_PM	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_MACFFR_PM /;"	d
ETH_MACFFR_RA	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_MACFFR_RA /;"	d
ETH_MACFFR_SAF	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_MACFFR_SAF /;"	d
ETH_MACFFR_SAIF	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_MACFFR_SAIF /;"	d
ETH_MACHTHR_HTH	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_MACHTHR_HTH /;"	d
ETH_MACHTLR_HTL	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_MACHTLR_HTL /;"	d
ETH_MACIMR_PMTIM	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_MACIMR_PMTIM /;"	d
ETH_MACIMR_TSTIM	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_MACIMR_TSTIM /;"	d
ETH_MACMIIAR_CR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_MACMIIAR_CR /;"	d
ETH_MACMIIAR_CR_Div16	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  #define ETH_MACMIIAR_CR_Div16 /;"	d
ETH_MACMIIAR_CR_Div26	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  #define ETH_MACMIIAR_CR_Div26 /;"	d
ETH_MACMIIAR_CR_Div42	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  #define ETH_MACMIIAR_CR_Div42 /;"	d
ETH_MACMIIAR_CR_Div62	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  #define ETH_MACMIIAR_CR_Div62 /;"	d
ETH_MACMIIAR_MB	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_MACMIIAR_MB /;"	d
ETH_MACMIIAR_MR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_MACMIIAR_MR /;"	d
ETH_MACMIIAR_MW	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_MACMIIAR_MW /;"	d
ETH_MACMIIAR_PA	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_MACMIIAR_PA /;"	d
ETH_MACMIIDR_MD	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_MACMIIDR_MD /;"	d
ETH_MACPMTCSR_GU	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_MACPMTCSR_GU /;"	d
ETH_MACPMTCSR_MPE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_MACPMTCSR_MPE /;"	d
ETH_MACPMTCSR_MPR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_MACPMTCSR_MPR /;"	d
ETH_MACPMTCSR_PD	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_MACPMTCSR_PD /;"	d
ETH_MACPMTCSR_WFE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_MACPMTCSR_WFE /;"	d
ETH_MACPMTCSR_WFFRPR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_MACPMTCSR_WFFRPR /;"	d
ETH_MACPMTCSR_WFR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_MACPMTCSR_WFR /;"	d
ETH_MACRWUFFR_D	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_MACRWUFFR_D /;"	d
ETH_MACSR_MMCS	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_MACSR_MMCS /;"	d
ETH_MACSR_MMCTS	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_MACSR_MMCTS /;"	d
ETH_MACSR_MMMCRS	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_MACSR_MMMCRS /;"	d
ETH_MACSR_PMTS	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_MACSR_PMTS /;"	d
ETH_MACSR_TSTS	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_MACSR_TSTS /;"	d
ETH_MACVLANTR_VLANTC	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_MACVLANTR_VLANTC /;"	d
ETH_MACVLANTR_VLANTI	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_MACVLANTR_VLANTI /;"	d
ETH_MAC_BASE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_MAC_BASE /;"	d
ETH_MMCCR_CR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_MMCCR_CR /;"	d
ETH_MMCCR_CSR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_MMCCR_CSR /;"	d
ETH_MMCCR_MCF	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_MMCCR_MCF /;"	d
ETH_MMCCR_MCFHP	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_MMCCR_MCFHP /;"	d
ETH_MMCCR_MCP	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_MMCCR_MCP /;"	d
ETH_MMCCR_ROR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_MMCCR_ROR /;"	d
ETH_MMCRFAECR_RFAEC	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_MMCRFAECR_RFAEC /;"	d
ETH_MMCRFCECR_RFCEC	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_MMCRFCECR_RFCEC /;"	d
ETH_MMCRGUFCR_RGUFC	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_MMCRGUFCR_RGUFC /;"	d
ETH_MMCRIMR_RFAEM	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_MMCRIMR_RFAEM /;"	d
ETH_MMCRIMR_RFCEM	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_MMCRIMR_RFCEM /;"	d
ETH_MMCRIMR_RGUFM	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_MMCRIMR_RGUFM /;"	d
ETH_MMCRIR_RFAES	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_MMCRIR_RFAES /;"	d
ETH_MMCRIR_RFCES	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_MMCRIR_RFCES /;"	d
ETH_MMCRIR_RGUFS	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_MMCRIR_RGUFS /;"	d
ETH_MMCTGFCR_TGFC	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_MMCTGFCR_TGFC /;"	d
ETH_MMCTGFMSCCR_TGFMSCC	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_MMCTGFMSCCR_TGFMSCC /;"	d
ETH_MMCTGFSCCR_TGFSCC	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_MMCTGFSCCR_TGFSCC /;"	d
ETH_MMCTIMR_TGFM	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_MMCTIMR_TGFM /;"	d
ETH_MMCTIMR_TGFMSCM	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_MMCTIMR_TGFMSCM /;"	d
ETH_MMCTIMR_TGFSCM	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_MMCTIMR_TGFSCM /;"	d
ETH_MMCTIR_TGFMSCS	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_MMCTIR_TGFMSCS /;"	d
ETH_MMCTIR_TGFS	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_MMCTIR_TGFS /;"	d
ETH_MMCTIR_TGFSCS	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_MMCTIR_TGFSCS /;"	d
ETH_MMC_BASE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_MMC_BASE /;"	d
ETH_PTPSSIR_STSSI	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_PTPSSIR_STSSI /;"	d
ETH_PTPTSAR_TSA	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_PTPTSAR_TSA /;"	d
ETH_PTPTSCR_TSARU	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_PTPTSCR_TSARU /;"	d
ETH_PTPTSCR_TSCNT	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_PTPTSCR_TSCNT /;"	d
ETH_PTPTSCR_TSE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_PTPTSCR_TSE /;"	d
ETH_PTPTSCR_TSFCU	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_PTPTSCR_TSFCU /;"	d
ETH_PTPTSCR_TSITE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_PTPTSCR_TSITE /;"	d
ETH_PTPTSCR_TSSTI	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_PTPTSCR_TSSTI /;"	d
ETH_PTPTSCR_TSSTU	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_PTPTSCR_TSSTU /;"	d
ETH_PTPTSHR_STS	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_PTPTSHR_STS /;"	d
ETH_PTPTSHUR_TSUS	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_PTPTSHUR_TSUS /;"	d
ETH_PTPTSLR_STPNS	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_PTPTSLR_STPNS /;"	d
ETH_PTPTSLR_STSS	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_PTPTSLR_STSS /;"	d
ETH_PTPTSLUR_TSUPNS	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_PTPTSLUR_TSUPNS /;"	d
ETH_PTPTSLUR_TSUSS	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_PTPTSLUR_TSUSS /;"	d
ETH_PTPTSSR_TSPTPPSV2E	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_PTPTSSR_TSPTPPSV2E /;"	d
ETH_PTPTSSR_TSSARFE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_PTPTSSR_TSSARFE /;"	d
ETH_PTPTSSR_TSSEME	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_PTPTSSR_TSSEME /;"	d
ETH_PTPTSSR_TSSIPV4FE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_PTPTSSR_TSSIPV4FE /;"	d
ETH_PTPTSSR_TSSIPV6FE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_PTPTSSR_TSSIPV6FE /;"	d
ETH_PTPTSSR_TSSMRME	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_PTPTSSR_TSSMRME /;"	d
ETH_PTPTSSR_TSSO	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_PTPTSSR_TSSO /;"	d
ETH_PTPTSSR_TSSPTPOEFE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_PTPTSSR_TSSPTPOEFE /;"	d
ETH_PTPTSSR_TSSSR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_PTPTSSR_TSSSR /;"	d
ETH_PTPTSSR_TSTTR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_PTPTSSR_TSTTR /;"	d
ETH_PTPTTHR_TTSH	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_PTPTTHR_TTSH /;"	d
ETH_PTPTTLR_TTSL	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_PTPTTLR_TTSL /;"	d
ETH_PTP_BASE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define ETH_PTP_BASE /;"	d
ETH_TypeDef	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^} ETH_TypeDef;$/;"	t	typeref:struct:__anon3e8f98ce1008
ETH_WKUP_IRQHandler	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/arm/startup_stm32f2xx.s	/^ETH_WKUP_IRQHandler                                $/;"	l
ETH_WKUP_IRQHandler	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/iar/startup_stm32f2xx.s	/^ETH_WKUP_IRQHandler  $/;"	l
ETH_WKUP_IRQn	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  ETH_WKUP_IRQn               = 62,     \/*!< Ethernet Wakeup through EXTI line Interrupt       /;"	e	enum:IRQn
EVAL_AUDIO_DeInit	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_audio_codec.c	/^uint32_t EVAL_AUDIO_DeInit(void)$/;"	f	typeref:typename:uint32_t
EVAL_AUDIO_IRQ_PREPRIO	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_audio_codec.h	/^#define EVAL_AUDIO_IRQ_PREPRIO /;"	d
EVAL_AUDIO_IRQ_SUBRIO	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_audio_codec.h	/^#define EVAL_AUDIO_IRQ_SUBRIO /;"	d
EVAL_AUDIO_Init	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_audio_codec.c	/^uint32_t EVAL_AUDIO_Init(uint16_t OutputDevice, uint8_t Volume, uint32_t AudioFreq)$/;"	f	typeref:typename:uint32_t
EVAL_AUDIO_Mute	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_audio_codec.c	/^uint32_t EVAL_AUDIO_Mute(uint32_t Cmd)$/;"	f	typeref:typename:uint32_t
EVAL_AUDIO_PauseResume	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_audio_codec.c	/^uint32_t EVAL_AUDIO_PauseResume(uint32_t Cmd)$/;"	f	typeref:typename:uint32_t
EVAL_AUDIO_Play	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_audio_codec.c	/^uint32_t EVAL_AUDIO_Play(uint16_t* pBuffer, uint32_t Size)$/;"	f	typeref:typename:uint32_t
EVAL_AUDIO_Stop	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_audio_codec.c	/^uint32_t EVAL_AUDIO_Stop(uint32_t Option)$/;"	f	typeref:typename:uint32_t
EVAL_AUDIO_VolumeCtl	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_audio_codec.c	/^uint32_t EVAL_AUDIO_VolumeCtl(uint8_t Volume)$/;"	f	typeref:typename:uint32_t
EVAL_COM1	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval.h	/^#define EVAL_COM1 /;"	d
EVAL_COM1_CLK	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval.h	/^#define EVAL_COM1_CLK /;"	d
EVAL_COM1_IRQn	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval.h	/^#define EVAL_COM1_IRQn /;"	d
EVAL_COM1_RX_AF	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval.h	/^#define EVAL_COM1_RX_AF /;"	d
EVAL_COM1_RX_GPIO_CLK	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval.h	/^#define EVAL_COM1_RX_GPIO_CLK /;"	d
EVAL_COM1_RX_GPIO_PORT	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval.h	/^#define EVAL_COM1_RX_GPIO_PORT /;"	d
EVAL_COM1_RX_PIN	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval.h	/^#define EVAL_COM1_RX_PIN /;"	d
EVAL_COM1_RX_SOURCE	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval.h	/^#define EVAL_COM1_RX_SOURCE /;"	d
EVAL_COM1_TX_AF	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval.h	/^#define EVAL_COM1_TX_AF /;"	d
EVAL_COM1_TX_GPIO_CLK	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval.h	/^#define EVAL_COM1_TX_GPIO_CLK /;"	d
EVAL_COM1_TX_GPIO_PORT	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval.h	/^#define EVAL_COM1_TX_GPIO_PORT /;"	d
EVAL_COM1_TX_PIN	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval.h	/^#define EVAL_COM1_TX_PIN /;"	d
EVAL_COM1_TX_SOURCE	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval.h	/^#define EVAL_COM1_TX_SOURCE /;"	d
EWI_BitNumber	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_wwdg.c	/^#define EWI_BitNumber /;"	d	file:
EWUP_BitNumber	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_pwr.c	/^#define EWUP_BitNumber /;"	d	file:
EXTENDED_FORMAT	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^#define	EXTENDED_FORMAT /;"	d
EXTENDED_FORMAT	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^#define	EXTENDED_FORMAT /;"	d
EXTENDED_FORMAT	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^#define	EXTENDED_FORMAT /;"	d
EXTI	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define EXTI /;"	d
EXTI0_IRQHandler	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/arm/startup_stm32f2xx.s	/^EXTI0_IRQHandler                                                          $/;"	l
EXTI0_IRQHandler	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/iar/startup_stm32f2xx.s	/^EXTI0_IRQHandler  $/;"	l
EXTI0_IRQn	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  EXTI0_IRQn                  = 6,      \/*!< EXTI Line0 Interrupt                              /;"	e	enum:IRQn
EXTI15_10_IRQHandler	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/arm/startup_stm32f2xx.s	/^EXTI15_10_IRQHandler                                            $/;"	l
EXTI15_10_IRQHandler	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/iar/startup_stm32f2xx.s	/^EXTI15_10_IRQHandler  $/;"	l
EXTI15_10_IRQn	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  EXTI15_10_IRQn              = 40,     \/*!< External Line[15:10] Interrupts                   /;"	e	enum:IRQn
EXTI1_IRQHandler	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/arm/startup_stm32f2xx.s	/^EXTI1_IRQHandler                                                           $/;"	l
EXTI1_IRQHandler	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/iar/startup_stm32f2xx.s	/^EXTI1_IRQHandler  $/;"	l
EXTI1_IRQn	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  EXTI1_IRQn                  = 7,      \/*!< EXTI Line1 Interrupt                              /;"	e	enum:IRQn
EXTI2_IRQHandler	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/arm/startup_stm32f2xx.s	/^EXTI2_IRQHandler                                                          $/;"	l
EXTI2_IRQHandler	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/iar/startup_stm32f2xx.s	/^EXTI2_IRQHandler  $/;"	l
EXTI2_IRQn	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  EXTI2_IRQn                  = 8,      \/*!< EXTI Line2 Interrupt                              /;"	e	enum:IRQn
EXTI3_IRQHandler	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/arm/startup_stm32f2xx.s	/^EXTI3_IRQHandler                                                         $/;"	l
EXTI3_IRQHandler	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/iar/startup_stm32f2xx.s	/^EXTI3_IRQHandler$/;"	l
EXTI3_IRQn	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  EXTI3_IRQn                  = 9,      \/*!< EXTI Line3 Interrupt                              /;"	e	enum:IRQn
EXTI4_IRQHandler	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/arm/startup_stm32f2xx.s	/^EXTI4_IRQHandler                                                          $/;"	l
EXTI4_IRQHandler	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/iar/startup_stm32f2xx.s	/^EXTI4_IRQHandler  $/;"	l
EXTI4_IRQn	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  EXTI4_IRQn                  = 10,     \/*!< EXTI Line4 Interrupt                              /;"	e	enum:IRQn
EXTI9_5_IRQHandler	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/arm/startup_stm32f2xx.s	/^EXTI9_5_IRQHandler                                                $/;"	l
EXTI9_5_IRQHandler	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/iar/startup_stm32f2xx.s	/^EXTI9_5_IRQHandler  $/;"	l
EXTI9_5_IRQn	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  EXTI9_5_IRQn                = 23,     \/*!< External Line[9:5] Interrupts                     /;"	e	enum:IRQn
EXTICR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t EXTICR[4];    \/*!< SYSCFG external interrupt configuration registers, Address o/;"	m	struct:__anon3e8f98ce1908	typeref:typename:__IO uint32_t[4]
EXTIMode_TypeDef	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_exti.h	/^}EXTIMode_TypeDef;$/;"	t	typeref:enum:__anon2e0a04570103
EXTITrigger_TypeDef	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_exti.h	/^}EXTITrigger_TypeDef;$/;"	t	typeref:enum:__anon2e0a04570203
EXTI_BASE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define EXTI_BASE /;"	d
EXTI_ClearFlag	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_exti.c	/^void EXTI_ClearFlag(uint32_t EXTI_Line)$/;"	f	typeref:typename:void
EXTI_ClearITPendingBit	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_exti.c	/^void EXTI_ClearITPendingBit(uint32_t EXTI_Line)$/;"	f	typeref:typename:void
EXTI_DeInit	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_exti.c	/^void EXTI_DeInit(void)$/;"	f	typeref:typename:void
EXTI_EMR_MR0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  EXTI_EMR_MR0 /;"	d
EXTI_EMR_MR1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  EXTI_EMR_MR1 /;"	d
EXTI_EMR_MR10	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  EXTI_EMR_MR10 /;"	d
EXTI_EMR_MR11	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  EXTI_EMR_MR11 /;"	d
EXTI_EMR_MR12	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  EXTI_EMR_MR12 /;"	d
EXTI_EMR_MR13	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  EXTI_EMR_MR13 /;"	d
EXTI_EMR_MR14	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  EXTI_EMR_MR14 /;"	d
EXTI_EMR_MR15	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  EXTI_EMR_MR15 /;"	d
EXTI_EMR_MR16	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  EXTI_EMR_MR16 /;"	d
EXTI_EMR_MR17	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  EXTI_EMR_MR17 /;"	d
EXTI_EMR_MR18	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  EXTI_EMR_MR18 /;"	d
EXTI_EMR_MR19	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  EXTI_EMR_MR19 /;"	d
EXTI_EMR_MR2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  EXTI_EMR_MR2 /;"	d
EXTI_EMR_MR3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  EXTI_EMR_MR3 /;"	d
EXTI_EMR_MR4	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  EXTI_EMR_MR4 /;"	d
EXTI_EMR_MR5	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  EXTI_EMR_MR5 /;"	d
EXTI_EMR_MR6	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  EXTI_EMR_MR6 /;"	d
EXTI_EMR_MR7	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  EXTI_EMR_MR7 /;"	d
EXTI_EMR_MR8	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  EXTI_EMR_MR8 /;"	d
EXTI_EMR_MR9	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  EXTI_EMR_MR9 /;"	d
EXTI_FTSR_TR0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  EXTI_FTSR_TR0 /;"	d
EXTI_FTSR_TR1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  EXTI_FTSR_TR1 /;"	d
EXTI_FTSR_TR10	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  EXTI_FTSR_TR10 /;"	d
EXTI_FTSR_TR11	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  EXTI_FTSR_TR11 /;"	d
EXTI_FTSR_TR12	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  EXTI_FTSR_TR12 /;"	d
EXTI_FTSR_TR13	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  EXTI_FTSR_TR13 /;"	d
EXTI_FTSR_TR14	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  EXTI_FTSR_TR14 /;"	d
EXTI_FTSR_TR15	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  EXTI_FTSR_TR15 /;"	d
EXTI_FTSR_TR16	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  EXTI_FTSR_TR16 /;"	d
EXTI_FTSR_TR17	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  EXTI_FTSR_TR17 /;"	d
EXTI_FTSR_TR18	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  EXTI_FTSR_TR18 /;"	d
EXTI_FTSR_TR19	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  EXTI_FTSR_TR19 /;"	d
EXTI_FTSR_TR2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  EXTI_FTSR_TR2 /;"	d
EXTI_FTSR_TR3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  EXTI_FTSR_TR3 /;"	d
EXTI_FTSR_TR4	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  EXTI_FTSR_TR4 /;"	d
EXTI_FTSR_TR5	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  EXTI_FTSR_TR5 /;"	d
EXTI_FTSR_TR6	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  EXTI_FTSR_TR6 /;"	d
EXTI_FTSR_TR7	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  EXTI_FTSR_TR7 /;"	d
EXTI_FTSR_TR8	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  EXTI_FTSR_TR8 /;"	d
EXTI_FTSR_TR9	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  EXTI_FTSR_TR9 /;"	d
EXTI_GenerateSWInterrupt	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_exti.c	/^void EXTI_GenerateSWInterrupt(uint32_t EXTI_Line)$/;"	f	typeref:typename:void
EXTI_GetFlagStatus	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_exti.c	/^FlagStatus EXTI_GetFlagStatus(uint32_t EXTI_Line)$/;"	f	typeref:typename:FlagStatus
EXTI_GetITStatus	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_exti.c	/^ITStatus EXTI_GetITStatus(uint32_t EXTI_Line)$/;"	f	typeref:typename:ITStatus
EXTI_IMR_MR0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  EXTI_IMR_MR0 /;"	d
EXTI_IMR_MR1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  EXTI_IMR_MR1 /;"	d
EXTI_IMR_MR10	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  EXTI_IMR_MR10 /;"	d
EXTI_IMR_MR11	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  EXTI_IMR_MR11 /;"	d
EXTI_IMR_MR12	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  EXTI_IMR_MR12 /;"	d
EXTI_IMR_MR13	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  EXTI_IMR_MR13 /;"	d
EXTI_IMR_MR14	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  EXTI_IMR_MR14 /;"	d
EXTI_IMR_MR15	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  EXTI_IMR_MR15 /;"	d
EXTI_IMR_MR16	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  EXTI_IMR_MR16 /;"	d
EXTI_IMR_MR17	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  EXTI_IMR_MR17 /;"	d
EXTI_IMR_MR18	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  EXTI_IMR_MR18 /;"	d
EXTI_IMR_MR19	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  EXTI_IMR_MR19 /;"	d
EXTI_IMR_MR2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  EXTI_IMR_MR2 /;"	d
EXTI_IMR_MR3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  EXTI_IMR_MR3 /;"	d
EXTI_IMR_MR4	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  EXTI_IMR_MR4 /;"	d
EXTI_IMR_MR5	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  EXTI_IMR_MR5 /;"	d
EXTI_IMR_MR6	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  EXTI_IMR_MR6 /;"	d
EXTI_IMR_MR7	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  EXTI_IMR_MR7 /;"	d
EXTI_IMR_MR8	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  EXTI_IMR_MR8 /;"	d
EXTI_IMR_MR9	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  EXTI_IMR_MR9 /;"	d
EXTI_Init	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_exti.c	/^void EXTI_Init(EXTI_InitTypeDef* EXTI_InitStruct)$/;"	f	typeref:typename:void
EXTI_InitTypeDef	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_exti.h	/^}EXTI_InitTypeDef;$/;"	t	typeref:struct:__anon2e0a04570308
EXTI_LINENONE	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_exti.c	/^#define EXTI_LINENONE /;"	d	file:
EXTI_Line	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_exti.h	/^  uint32_t EXTI_Line;               \/*!< Specifies the EXTI lines to be enabled or disabled.$/;"	m	struct:__anon2e0a04570308	typeref:typename:uint32_t
EXTI_Line0	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_exti.h	/^#define EXTI_Line0 /;"	d
EXTI_Line1	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_exti.h	/^#define EXTI_Line1 /;"	d
EXTI_Line10	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_exti.h	/^#define EXTI_Line10 /;"	d
EXTI_Line11	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_exti.h	/^#define EXTI_Line11 /;"	d
EXTI_Line12	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_exti.h	/^#define EXTI_Line12 /;"	d
EXTI_Line13	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_exti.h	/^#define EXTI_Line13 /;"	d
EXTI_Line14	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_exti.h	/^#define EXTI_Line14 /;"	d
EXTI_Line15	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_exti.h	/^#define EXTI_Line15 /;"	d
EXTI_Line16	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_exti.h	/^#define EXTI_Line16 /;"	d
EXTI_Line17	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_exti.h	/^#define EXTI_Line17 /;"	d
EXTI_Line18	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_exti.h	/^#define EXTI_Line18 /;"	d
EXTI_Line19	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_exti.h	/^#define EXTI_Line19 /;"	d
EXTI_Line2	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_exti.h	/^#define EXTI_Line2 /;"	d
EXTI_Line20	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_exti.h	/^#define EXTI_Line20 /;"	d
EXTI_Line21	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_exti.h	/^#define EXTI_Line21 /;"	d
EXTI_Line22	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_exti.h	/^#define EXTI_Line22 /;"	d
EXTI_Line3	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_exti.h	/^#define EXTI_Line3 /;"	d
EXTI_Line4	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_exti.h	/^#define EXTI_Line4 /;"	d
EXTI_Line5	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_exti.h	/^#define EXTI_Line5 /;"	d
EXTI_Line6	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_exti.h	/^#define EXTI_Line6 /;"	d
EXTI_Line7	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_exti.h	/^#define EXTI_Line7 /;"	d
EXTI_Line8	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_exti.h	/^#define EXTI_Line8 /;"	d
EXTI_Line9	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_exti.h	/^#define EXTI_Line9 /;"	d
EXTI_LineCmd	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_exti.h	/^  FunctionalState EXTI_LineCmd;     \/*!< Specifies the new state of the selected EXTI lines.$/;"	m	struct:__anon2e0a04570308	typeref:typename:FunctionalState
EXTI_Mode	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_exti.h	/^  EXTIMode_TypeDef EXTI_Mode;       \/*!< Specifies the mode for the EXTI lines.$/;"	m	struct:__anon2e0a04570308	typeref:typename:EXTIMode_TypeDef
EXTI_Mode_Event	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_exti.h	/^  EXTI_Mode_Event = 0x04$/;"	e	enum:__anon2e0a04570103
EXTI_Mode_Interrupt	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_exti.h	/^  EXTI_Mode_Interrupt = 0x00,$/;"	e	enum:__anon2e0a04570103
EXTI_PR_PR0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  EXTI_PR_PR0 /;"	d
EXTI_PR_PR1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  EXTI_PR_PR1 /;"	d
EXTI_PR_PR10	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  EXTI_PR_PR10 /;"	d
EXTI_PR_PR11	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  EXTI_PR_PR11 /;"	d
EXTI_PR_PR12	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  EXTI_PR_PR12 /;"	d
EXTI_PR_PR13	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  EXTI_PR_PR13 /;"	d
EXTI_PR_PR14	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  EXTI_PR_PR14 /;"	d
EXTI_PR_PR15	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  EXTI_PR_PR15 /;"	d
EXTI_PR_PR16	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  EXTI_PR_PR16 /;"	d
EXTI_PR_PR17	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  EXTI_PR_PR17 /;"	d
EXTI_PR_PR18	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  EXTI_PR_PR18 /;"	d
EXTI_PR_PR19	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  EXTI_PR_PR19 /;"	d
EXTI_PR_PR2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  EXTI_PR_PR2 /;"	d
EXTI_PR_PR3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  EXTI_PR_PR3 /;"	d
EXTI_PR_PR4	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  EXTI_PR_PR4 /;"	d
EXTI_PR_PR5	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  EXTI_PR_PR5 /;"	d
EXTI_PR_PR6	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  EXTI_PR_PR6 /;"	d
EXTI_PR_PR7	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  EXTI_PR_PR7 /;"	d
EXTI_PR_PR8	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  EXTI_PR_PR8 /;"	d
EXTI_PR_PR9	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  EXTI_PR_PR9 /;"	d
EXTI_PinSource0	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_syscfg.h	/^#define EXTI_PinSource0 /;"	d
EXTI_PinSource1	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_syscfg.h	/^#define EXTI_PinSource1 /;"	d
EXTI_PinSource10	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_syscfg.h	/^#define EXTI_PinSource10 /;"	d
EXTI_PinSource11	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_syscfg.h	/^#define EXTI_PinSource11 /;"	d
EXTI_PinSource12	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_syscfg.h	/^#define EXTI_PinSource12 /;"	d
EXTI_PinSource13	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_syscfg.h	/^#define EXTI_PinSource13 /;"	d
EXTI_PinSource14	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_syscfg.h	/^#define EXTI_PinSource14 /;"	d
EXTI_PinSource15	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_syscfg.h	/^#define EXTI_PinSource15 /;"	d
EXTI_PinSource2	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_syscfg.h	/^#define EXTI_PinSource2 /;"	d
EXTI_PinSource3	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_syscfg.h	/^#define EXTI_PinSource3 /;"	d
EXTI_PinSource4	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_syscfg.h	/^#define EXTI_PinSource4 /;"	d
EXTI_PinSource5	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_syscfg.h	/^#define EXTI_PinSource5 /;"	d
EXTI_PinSource6	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_syscfg.h	/^#define EXTI_PinSource6 /;"	d
EXTI_PinSource7	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_syscfg.h	/^#define EXTI_PinSource7 /;"	d
EXTI_PinSource8	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_syscfg.h	/^#define EXTI_PinSource8 /;"	d
EXTI_PinSource9	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_syscfg.h	/^#define EXTI_PinSource9 /;"	d
EXTI_PortSourceGPIOA	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_syscfg.h	/^#define EXTI_PortSourceGPIOA /;"	d
EXTI_PortSourceGPIOB	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_syscfg.h	/^#define EXTI_PortSourceGPIOB /;"	d
EXTI_PortSourceGPIOC	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_syscfg.h	/^#define EXTI_PortSourceGPIOC /;"	d
EXTI_PortSourceGPIOD	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_syscfg.h	/^#define EXTI_PortSourceGPIOD /;"	d
EXTI_PortSourceGPIOE	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_syscfg.h	/^#define EXTI_PortSourceGPIOE /;"	d
EXTI_PortSourceGPIOF	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_syscfg.h	/^#define EXTI_PortSourceGPIOF /;"	d
EXTI_PortSourceGPIOG	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_syscfg.h	/^#define EXTI_PortSourceGPIOG /;"	d
EXTI_PortSourceGPIOH	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_syscfg.h	/^#define EXTI_PortSourceGPIOH /;"	d
EXTI_PortSourceGPIOI	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_syscfg.h	/^#define EXTI_PortSourceGPIOI /;"	d
EXTI_RTSR_TR0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  EXTI_RTSR_TR0 /;"	d
EXTI_RTSR_TR1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  EXTI_RTSR_TR1 /;"	d
EXTI_RTSR_TR10	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  EXTI_RTSR_TR10 /;"	d
EXTI_RTSR_TR11	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  EXTI_RTSR_TR11 /;"	d
EXTI_RTSR_TR12	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  EXTI_RTSR_TR12 /;"	d
EXTI_RTSR_TR13	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  EXTI_RTSR_TR13 /;"	d
EXTI_RTSR_TR14	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  EXTI_RTSR_TR14 /;"	d
EXTI_RTSR_TR15	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  EXTI_RTSR_TR15 /;"	d
EXTI_RTSR_TR16	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  EXTI_RTSR_TR16 /;"	d
EXTI_RTSR_TR17	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  EXTI_RTSR_TR17 /;"	d
EXTI_RTSR_TR18	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  EXTI_RTSR_TR18 /;"	d
EXTI_RTSR_TR19	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  EXTI_RTSR_TR19 /;"	d
EXTI_RTSR_TR2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  EXTI_RTSR_TR2 /;"	d
EXTI_RTSR_TR3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  EXTI_RTSR_TR3 /;"	d
EXTI_RTSR_TR4	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  EXTI_RTSR_TR4 /;"	d
EXTI_RTSR_TR5	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  EXTI_RTSR_TR5 /;"	d
EXTI_RTSR_TR6	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  EXTI_RTSR_TR6 /;"	d
EXTI_RTSR_TR7	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  EXTI_RTSR_TR7 /;"	d
EXTI_RTSR_TR8	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  EXTI_RTSR_TR8 /;"	d
EXTI_RTSR_TR9	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  EXTI_RTSR_TR9 /;"	d
EXTI_SWIER_SWIER0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  EXTI_SWIER_SWIER0 /;"	d
EXTI_SWIER_SWIER1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  EXTI_SWIER_SWIER1 /;"	d
EXTI_SWIER_SWIER10	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  EXTI_SWIER_SWIER10 /;"	d
EXTI_SWIER_SWIER11	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  EXTI_SWIER_SWIER11 /;"	d
EXTI_SWIER_SWIER12	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  EXTI_SWIER_SWIER12 /;"	d
EXTI_SWIER_SWIER13	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  EXTI_SWIER_SWIER13 /;"	d
EXTI_SWIER_SWIER14	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  EXTI_SWIER_SWIER14 /;"	d
EXTI_SWIER_SWIER15	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  EXTI_SWIER_SWIER15 /;"	d
EXTI_SWIER_SWIER16	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  EXTI_SWIER_SWIER16 /;"	d
EXTI_SWIER_SWIER17	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  EXTI_SWIER_SWIER17 /;"	d
EXTI_SWIER_SWIER18	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  EXTI_SWIER_SWIER18 /;"	d
EXTI_SWIER_SWIER19	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  EXTI_SWIER_SWIER19 /;"	d
EXTI_SWIER_SWIER2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  EXTI_SWIER_SWIER2 /;"	d
EXTI_SWIER_SWIER3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  EXTI_SWIER_SWIER3 /;"	d
EXTI_SWIER_SWIER4	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  EXTI_SWIER_SWIER4 /;"	d
EXTI_SWIER_SWIER5	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  EXTI_SWIER_SWIER5 /;"	d
EXTI_SWIER_SWIER6	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  EXTI_SWIER_SWIER6 /;"	d
EXTI_SWIER_SWIER7	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  EXTI_SWIER_SWIER7 /;"	d
EXTI_SWIER_SWIER8	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  EXTI_SWIER_SWIER8 /;"	d
EXTI_SWIER_SWIER9	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  EXTI_SWIER_SWIER9 /;"	d
EXTI_StructInit	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_exti.c	/^void EXTI_StructInit(EXTI_InitTypeDef* EXTI_InitStruct)$/;"	f	typeref:typename:void
EXTI_Trigger	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_exti.h	/^  EXTITrigger_TypeDef EXTI_Trigger; \/*!< Specifies the trigger signal active edge for the EXTI /;"	m	struct:__anon2e0a04570308	typeref:typename:EXTITrigger_TypeDef
EXTI_Trigger_Falling	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_exti.h	/^  EXTI_Trigger_Falling = 0x0C,  $/;"	e	enum:__anon2e0a04570203
EXTI_Trigger_Rising	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_exti.h	/^  EXTI_Trigger_Rising = 0x08,$/;"	e	enum:__anon2e0a04570203
EXTI_Trigger_Rising_Falling	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_exti.h	/^  EXTI_Trigger_Rising_Falling = 0x10$/;"	e	enum:__anon2e0a04570203
EXTI_TypeDef	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^} EXTI_TypeDef;$/;"	t	typeref:struct:__anon3e8f98ce1108
EraseGrMul	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^  __IO uint8_t  EraseGrMul;           \/*!< Erase group size multiplier *\/$/;"	m	struct:__anon395a0ec00408	typeref:typename:__IO uint8_t
EraseGrMul	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^  __IO uint8_t  EraseGrMul;           \/*!< Erase group size multiplier *\/$/;"	m	struct:__anon40942c0d0408	typeref:typename:__IO uint8_t
EraseGrSize	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^  __IO uint8_t  EraseGrSize;          \/*!< Erase group size *\/$/;"	m	struct:__anon395a0ec00408	typeref:typename:__IO uint8_t
EraseGrSize	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^  __IO uint8_t  EraseGrSize;          \/*!< Erase group size *\/$/;"	m	struct:__anon40942c0d0408	typeref:typename:__IO uint8_t
EraseStatus	Libraries/SDIO_Driver/example/SDIO/uSDCard/main.c	/^volatile TestStatus EraseStatus = FAILED, TransferStatus1 = FAILED, TransferStatus2 = FAILED;$/;"	v	typeref:typename:volatile TestStatus
ErrorStatus	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^typedef enum {ERROR = 0, SUCCESS = !ERROR} ErrorStatus;$/;"	t	typeref:enum:__anon3e8f98ce0303
Essentials	Libraries/CMSIS/Documentation/CMSIS_Core.htm	/^<h3>Essentials<\/h3>$/;"	j
Example	Libraries/CMSIS/Documentation/CMSIS_System_View_Description.htm	/^<h2>Example<\/h2>$/;"	i
Examples	Libraries/CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h2><a name="Examples"><\/a>Examples<\/h2>$/;"	a
Examples	Libraries/CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h2><a name="Examples"><\/a>Examples<\/h2>$/;"	i
ExtId	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_can.h	/^  uint32_t ExtId;  \/*!< Specifies the extended identifier.$/;"	m	struct:__anonb3a0d36f0308	typeref:typename:uint32_t
ExtId	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_can.h	/^  uint32_t ExtId;  \/*!< Specifies the extended identifier.$/;"	m	struct:__anonb3a0d36f0408	typeref:typename:uint32_t
FA1R	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t              FA1R;                \/*!< CAN filter activation register,      Add/;"	m	struct:__anon3e8f98ce0908	typeref:typename:__IO uint32_t
FAILED	Libraries/SDIO_Driver/example/SDIO/uSDCard/main.c	/^typedef enum {FAILED = 0, PASSED = !FAILED} TestStatus;$/;"	e	enum:__anon8c803ffe0103	file:
FATFS	Libraries/fatfs/doc/en/sfatfs.html	/^<h2>FATFS<\/h2>$/;"	i
FATFS	Libraries/fatfs/doc/ja/sfatfs.html	/^<h2>FATFS<\/h2>$/;"	i
FATFS	Libraries/fatfs/src/ff.h	/^} FATFS;$/;"	t	typeref:struct:__anon94583fed0208
FA_CREATE_ALWAYS	Libraries/fatfs/src/ff.h	/^#define	FA_CREATE_ALWAYS	/;"	d
FA_CREATE_NEW	Libraries/fatfs/src/ff.h	/^#define	FA_CREATE_NEW	/;"	d
FA_OPEN_ALWAYS	Libraries/fatfs/src/ff.h	/^#define	FA_OPEN_ALWAYS	/;"	d
FA_OPEN_EXISTING	Libraries/fatfs/src/ff.h	/^#define	FA_OPEN_EXISTING	/;"	d
FA_READ	Libraries/fatfs/src/ff.h	/^#define	FA_READ	/;"	d
FA_WRITE	Libraries/fatfs/src/ff.h	/^#define	FA_WRITE	/;"	d
FA__DIRTY	Libraries/fatfs/src/ff.h	/^#define FA__DIRTY	/;"	d
FA__ERROR	Libraries/fatfs/src/ff.h	/^#define FA__ERROR	/;"	d
FA__WRITTEN	Libraries/fatfs/src/ff.h	/^#define FA__WRITTEN	/;"	d
FCR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t FCR;    \/*!< DMA stream x FIFO control register       *\/$/;"	m	struct:__anon3e8f98ce0e08	typeref:typename:__IO uint32_t
FED	FreeRTOS/portable/WizC/PIC18/Install.bat	/^  set FED=C:\\Program Files\\FED\\PIC_C$/;"	v
FED	FreeRTOS/portable/WizC/PIC18/Install.bat	/^  set FED=C:\\Program Files\\FED\\PIXIE$/;"	v
FEDLIBS	FreeRTOS/portable/WizC/PIC18/Install.bat	/^  set FEDLIBS=%FED%\\Libs$/;"	v
FEDLIBSUSER	FreeRTOS/portable/WizC/PIC18/Install.bat	/^  set FEDLIBSUSER=%FEDLIBS%\\LibsUser$/;"	v
FFA1R	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t              FFA1R;               \/*!< CAN filter FIFO assignment register, Add/;"	m	struct:__anon3e8f98ce0908	typeref:typename:__IO uint32_t
FIFO	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t FIFO;           \/*!< SDIO data FIFO register,        Address offset: 0x80 *\/$/;"	m	struct:__anon3e8f98ce1f08	typeref:typename:__IO uint32_t
FIFOCNT	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __I uint32_t  FIFOCNT;        \/*!< SDIO FIFO counter register,     Address offset: 0x48 *\/$/;"	m	struct:__anon3e8f98ce1f08	typeref:typename:__I uint32_t
FIL	Libraries/fatfs/doc/en/sfile.html	/^<h2>FIL<\/h2>$/;"	i
FIL	Libraries/fatfs/doc/ja/sfile.html	/^<h2>FIL<\/h2>$/;"	i
FIL	Libraries/fatfs/src/ff.h	/^} FIL;$/;"	t	typeref:struct:__anon94583fed0308
FILESEM	Libraries/fatfs/src/ff.c	/^} FILESEM;$/;"	t	typeref:struct:__anon94583fe80108	file:
FILINFO	Libraries/fatfs/doc/en/sfileinfo.html	/^<h2>FILINFO<\/h2>$/;"	i
FILINFO	Libraries/fatfs/doc/ja/sfileinfo.html	/^<h2>FILINFO<\/h2>$/;"	i
FILINFO	Libraries/fatfs/src/ff.h	/^} FILINFO;$/;"	t	typeref:struct:__anon94583fed0508
FINISHED	FreeRTOS/portable/WizC/PIC18/Install.bat	/^:FINISHED$/;"	l
FLAG_MASK	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_cryp.c	/^#define FLAG_MASK /;"	d	file:
FLAG_MASK	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_i2c.c	/^#define FLAG_MASK /;"	d	file:
FLAG_MASK	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_rcc.c	/^#define FLAG_MASK /;"	d	file:
FLASH	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define FLASH /;"	d
FLASH_ACR_BYTE0_ADDRESS	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define FLASH_ACR_BYTE0_ADDRESS /;"	d
FLASH_ACR_BYTE2_ADDRESS	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define FLASH_ACR_BYTE2_ADDRESS /;"	d
FLASH_ACR_DCEN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define FLASH_ACR_DCEN /;"	d
FLASH_ACR_DCRST	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define FLASH_ACR_DCRST /;"	d
FLASH_ACR_ICEN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define FLASH_ACR_ICEN /;"	d
FLASH_ACR_ICRST	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define FLASH_ACR_ICRST /;"	d
FLASH_ACR_LATENCY	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define FLASH_ACR_LATENCY /;"	d
FLASH_ACR_LATENCY_0WS	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define FLASH_ACR_LATENCY_0WS /;"	d
FLASH_ACR_LATENCY_1WS	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define FLASH_ACR_LATENCY_1WS /;"	d
FLASH_ACR_LATENCY_2WS	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define FLASH_ACR_LATENCY_2WS /;"	d
FLASH_ACR_LATENCY_3WS	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define FLASH_ACR_LATENCY_3WS /;"	d
FLASH_ACR_LATENCY_4WS	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define FLASH_ACR_LATENCY_4WS /;"	d
FLASH_ACR_LATENCY_5WS	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define FLASH_ACR_LATENCY_5WS /;"	d
FLASH_ACR_LATENCY_6WS	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define FLASH_ACR_LATENCY_6WS /;"	d
FLASH_ACR_LATENCY_7WS	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define FLASH_ACR_LATENCY_7WS /;"	d
FLASH_ACR_PRFTEN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define FLASH_ACR_PRFTEN /;"	d
FLASH_BASE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define FLASH_BASE /;"	d
FLASH_BUSY	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_flash.h	/^  FLASH_BUSY = 1,$/;"	e	enum:__anon1ef57e4b0103
FLASH_COMPLETE	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_flash.h	/^  FLASH_COMPLETE$/;"	e	enum:__anon1ef57e4b0103
FLASH_CR_EOPIE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define FLASH_CR_EOPIE /;"	d
FLASH_CR_LOCK	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define FLASH_CR_LOCK /;"	d
FLASH_CR_MER	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define FLASH_CR_MER /;"	d
FLASH_CR_PG	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define FLASH_CR_PG /;"	d
FLASH_CR_PSIZE_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define FLASH_CR_PSIZE_0 /;"	d
FLASH_CR_PSIZE_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define FLASH_CR_PSIZE_1 /;"	d
FLASH_CR_SER	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define FLASH_CR_SER /;"	d
FLASH_CR_SNB_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define FLASH_CR_SNB_0 /;"	d
FLASH_CR_SNB_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define FLASH_CR_SNB_1 /;"	d
FLASH_CR_SNB_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define FLASH_CR_SNB_2 /;"	d
FLASH_CR_SNB_3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define FLASH_CR_SNB_3 /;"	d
FLASH_CR_STRT	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define FLASH_CR_STRT /;"	d
FLASH_ClearFlag	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_flash.c	/^void FLASH_ClearFlag(uint32_t FLASH_FLAG)$/;"	f	typeref:typename:void
FLASH_DataCacheCmd	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_flash.c	/^void FLASH_DataCacheCmd(FunctionalState NewState)$/;"	f	typeref:typename:void
FLASH_DataCacheReset	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_flash.c	/^void FLASH_DataCacheReset(void)$/;"	f	typeref:typename:void
FLASH_ERROR_OPERATION	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_flash.h	/^  FLASH_ERROR_OPERATION,$/;"	e	enum:__anon1ef57e4b0103
FLASH_ERROR_PGA	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_flash.h	/^  FLASH_ERROR_PGA,$/;"	e	enum:__anon1ef57e4b0103
FLASH_ERROR_PGP	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_flash.h	/^  FLASH_ERROR_PGP,$/;"	e	enum:__anon1ef57e4b0103
FLASH_ERROR_PGS	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_flash.h	/^  FLASH_ERROR_PGS,$/;"	e	enum:__anon1ef57e4b0103
FLASH_ERROR_PROGRAM	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_flash.h	/^  FLASH_ERROR_PROGRAM,$/;"	e	enum:__anon1ef57e4b0103
FLASH_ERROR_WRP	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_flash.h	/^  FLASH_ERROR_WRP,$/;"	e	enum:__anon1ef57e4b0103
FLASH_EraseAllSectors	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_flash.c	/^FLASH_Status FLASH_EraseAllSectors(uint8_t VoltageRange)$/;"	f	typeref:typename:FLASH_Status
FLASH_EraseSector	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_flash.c	/^FLASH_Status FLASH_EraseSector(uint32_t FLASH_Sector, uint8_t VoltageRange)$/;"	f	typeref:typename:FLASH_Status
FLASH_FLAG_BSY	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_flash.h	/^#define FLASH_FLAG_BSY /;"	d
FLASH_FLAG_EOP	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_flash.h	/^#define FLASH_FLAG_EOP /;"	d
FLASH_FLAG_OPERR	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_flash.h	/^#define FLASH_FLAG_OPERR /;"	d
FLASH_FLAG_PGAERR	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_flash.h	/^#define FLASH_FLAG_PGAERR /;"	d
FLASH_FLAG_PGPERR	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_flash.h	/^#define FLASH_FLAG_PGPERR /;"	d
FLASH_FLAG_PGSERR	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_flash.h	/^#define FLASH_FLAG_PGSERR /;"	d
FLASH_FLAG_WRPERR	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_flash.h	/^#define FLASH_FLAG_WRPERR /;"	d
FLASH_GetFlagStatus	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_flash.c	/^FlagStatus FLASH_GetFlagStatus(uint32_t FLASH_FLAG)$/;"	f	typeref:typename:FlagStatus
FLASH_GetStatus	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_flash.c	/^FLASH_Status FLASH_GetStatus(void)$/;"	f	typeref:typename:FLASH_Status
FLASH_IRQHandler	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/arm/startup_stm32f2xx.s	/^FLASH_IRQHandler                                                       $/;"	l
FLASH_IRQHandler	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/iar/startup_stm32f2xx.s	/^FLASH_IRQHandler  $/;"	l
FLASH_IRQn	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  FLASH_IRQn                  = 4,      \/*!< FLASH global Interrupt                            /;"	e	enum:IRQn
FLASH_ITConfig	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_flash.c	/^void FLASH_ITConfig(uint32_t FLASH_IT, FunctionalState NewState)$/;"	f	typeref:typename:void
FLASH_IT_EOP	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_flash.h	/^#define FLASH_IT_EOP /;"	d
FLASH_IT_ERR	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_flash.h	/^#define FLASH_IT_ERR /;"	d
FLASH_If_DisableWriteProtection	Libraries/Flash/flash_if.c	/^uint32_t FLASH_If_DisableWriteProtection(void)$/;"	f	typeref:typename:uint32_t
FLASH_If_Erase	Libraries/Flash/flash_if.c	/^uint32_t FLASH_If_Erase(uint32_t StartSector)$/;"	f	typeref:typename:uint32_t
FLASH_If_Erase_Sector	Libraries/Flash/flash_if.c	/^uint32_t FLASH_If_Erase_Sector(uint32_t Sector)$/;"	f	typeref:typename:uint32_t
FLASH_If_GetWriteProtectionStatus	Libraries/Flash/flash_if.c	/^uint16_t FLASH_If_GetWriteProtectionStatus(void)$/;"	f	typeref:typename:uint16_t
FLASH_If_Init	Libraries/Flash/flash_if.c	/^void FLASH_If_Init(void)$/;"	f	typeref:typename:void
FLASH_If_Write	Libraries/Flash/flash_if.c	/^uint32_t FLASH_If_Write(__IO uint32_t* FlashAddress, uint32_t* Data ,uint16_t DataLength)$/;"	f	typeref:typename:uint32_t
FLASH_InstructionCacheCmd	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_flash.c	/^void FLASH_InstructionCacheCmd(FunctionalState NewState)$/;"	f	typeref:typename:void
FLASH_InstructionCacheReset	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_flash.c	/^void FLASH_InstructionCacheReset(void)$/;"	f	typeref:typename:void
FLASH_KEY1	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_flash.h	/^#define FLASH_KEY1 /;"	d
FLASH_KEY2	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_flash.h	/^#define FLASH_KEY2 /;"	d
FLASH_Latency_0	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_flash.h	/^#define FLASH_Latency_0 /;"	d
FLASH_Latency_1	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_flash.h	/^#define FLASH_Latency_1 /;"	d
FLASH_Latency_2	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_flash.h	/^#define FLASH_Latency_2 /;"	d
FLASH_Latency_3	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_flash.h	/^#define FLASH_Latency_3 /;"	d
FLASH_Latency_4	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_flash.h	/^#define FLASH_Latency_4 /;"	d
FLASH_Latency_5	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_flash.h	/^#define FLASH_Latency_5 /;"	d
FLASH_Latency_6	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_flash.h	/^#define FLASH_Latency_6 /;"	d
FLASH_Latency_7	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_flash.h	/^#define FLASH_Latency_7 /;"	d
FLASH_Lock	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_flash.c	/^void FLASH_Lock(void)$/;"	f	typeref:typename:void
FLASH_OB_BORConfig	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_flash.c	/^void FLASH_OB_BORConfig(uint8_t OB_BOR)$/;"	f	typeref:typename:void
FLASH_OB_GetBOR	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_flash.c	/^uint8_t FLASH_OB_GetBOR(void)$/;"	f	typeref:typename:uint8_t
FLASH_OB_GetRDP	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_flash.c	/^FlagStatus FLASH_OB_GetRDP(void)$/;"	f	typeref:typename:FlagStatus
FLASH_OB_GetUser	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_flash.c	/^uint8_t FLASH_OB_GetUser(void)$/;"	f	typeref:typename:uint8_t
FLASH_OB_GetWRP	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_flash.c	/^uint16_t FLASH_OB_GetWRP(void)$/;"	f	typeref:typename:uint16_t
FLASH_OB_Launch	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_flash.c	/^FLASH_Status FLASH_OB_Launch(void)$/;"	f	typeref:typename:FLASH_Status
FLASH_OB_Lock	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_flash.c	/^void FLASH_OB_Lock(void)$/;"	f	typeref:typename:void
FLASH_OB_RDPConfig	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_flash.c	/^void FLASH_OB_RDPConfig(uint8_t OB_RDP)$/;"	f	typeref:typename:void
FLASH_OB_Unlock	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_flash.c	/^void FLASH_OB_Unlock(void)$/;"	f	typeref:typename:void
FLASH_OB_UserConfig	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_flash.c	/^void FLASH_OB_UserConfig(uint8_t OB_IWDG, uint8_t OB_STOP, uint8_t OB_STDBY)$/;"	f	typeref:typename:void
FLASH_OB_WRPConfig	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_flash.c	/^void FLASH_OB_WRPConfig(uint32_t OB_WRP, FunctionalState NewState)$/;"	f	typeref:typename:void
FLASH_OPTCR_BOR_LEV	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define FLASH_OPTCR_BOR_LEV /;"	d
FLASH_OPTCR_BOR_LEV_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define FLASH_OPTCR_BOR_LEV_0 /;"	d
FLASH_OPTCR_BOR_LEV_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define FLASH_OPTCR_BOR_LEV_1 /;"	d
FLASH_OPTCR_OPTLOCK	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define FLASH_OPTCR_OPTLOCK /;"	d
FLASH_OPTCR_OPTSTRT	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define FLASH_OPTCR_OPTSTRT /;"	d
FLASH_OPTCR_RDP_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define FLASH_OPTCR_RDP_0 /;"	d
FLASH_OPTCR_RDP_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define FLASH_OPTCR_RDP_1 /;"	d
FLASH_OPTCR_RDP_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define FLASH_OPTCR_RDP_2 /;"	d
FLASH_OPTCR_RDP_3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define FLASH_OPTCR_RDP_3 /;"	d
FLASH_OPTCR_RDP_4	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define FLASH_OPTCR_RDP_4 /;"	d
FLASH_OPTCR_RDP_5	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define FLASH_OPTCR_RDP_5 /;"	d
FLASH_OPTCR_RDP_6	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define FLASH_OPTCR_RDP_6 /;"	d
FLASH_OPTCR_RDP_7	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define FLASH_OPTCR_RDP_7 /;"	d
FLASH_OPTCR_WDG_SW	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define FLASH_OPTCR_WDG_SW /;"	d
FLASH_OPTCR_nRST_STDBY	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define FLASH_OPTCR_nRST_STDBY /;"	d
FLASH_OPTCR_nRST_STOP	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define FLASH_OPTCR_nRST_STOP /;"	d
FLASH_OPTCR_nWRP_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define FLASH_OPTCR_nWRP_0 /;"	d
FLASH_OPTCR_nWRP_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define FLASH_OPTCR_nWRP_1 /;"	d
FLASH_OPTCR_nWRP_10	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define FLASH_OPTCR_nWRP_10 /;"	d
FLASH_OPTCR_nWRP_11	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define FLASH_OPTCR_nWRP_11 /;"	d
FLASH_OPTCR_nWRP_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define FLASH_OPTCR_nWRP_2 /;"	d
FLASH_OPTCR_nWRP_3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define FLASH_OPTCR_nWRP_3 /;"	d
FLASH_OPTCR_nWRP_4	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define FLASH_OPTCR_nWRP_4 /;"	d
FLASH_OPTCR_nWRP_5	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define FLASH_OPTCR_nWRP_5 /;"	d
FLASH_OPTCR_nWRP_6	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define FLASH_OPTCR_nWRP_6 /;"	d
FLASH_OPTCR_nWRP_7	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define FLASH_OPTCR_nWRP_7 /;"	d
FLASH_OPTCR_nWRP_8	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define FLASH_OPTCR_nWRP_8 /;"	d
FLASH_OPTCR_nWRP_9	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define FLASH_OPTCR_nWRP_9 /;"	d
FLASH_OPT_KEY1	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_flash.h	/^#define FLASH_OPT_KEY1 /;"	d
FLASH_OPT_KEY2	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_flash.h	/^#define FLASH_OPT_KEY2 /;"	d
FLASH_PSIZE_BYTE	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_flash.h	/^#define FLASH_PSIZE_BYTE /;"	d
FLASH_PSIZE_DOUBLE_WORD	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_flash.h	/^#define FLASH_PSIZE_DOUBLE_WORD /;"	d
FLASH_PSIZE_HALF_WORD	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_flash.h	/^#define FLASH_PSIZE_HALF_WORD /;"	d
FLASH_PSIZE_WORD	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_flash.h	/^#define FLASH_PSIZE_WORD /;"	d
FLASH_PrefetchBufferCmd	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_flash.c	/^void FLASH_PrefetchBufferCmd(FunctionalState NewState)$/;"	f	typeref:typename:void
FLASH_ProgramByte	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_flash.c	/^FLASH_Status FLASH_ProgramByte(uint32_t Address, uint8_t Data)$/;"	f	typeref:typename:FLASH_Status
FLASH_ProgramDoubleWord	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_flash.c	/^FLASH_Status FLASH_ProgramDoubleWord(uint32_t Address, uint64_t Data)$/;"	f	typeref:typename:FLASH_Status
FLASH_ProgramHalfWord	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_flash.c	/^FLASH_Status FLASH_ProgramHalfWord(uint32_t Address, uint16_t Data)$/;"	f	typeref:typename:FLASH_Status
FLASH_ProgramWord	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_flash.c	/^FLASH_Status FLASH_ProgramWord(uint32_t Address, uint32_t Data)$/;"	f	typeref:typename:FLASH_Status
FLASH_R_BASE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define FLASH_R_BASE /;"	d
FLASH_SR_BSY	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define FLASH_SR_BSY /;"	d
FLASH_SR_EOP	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define FLASH_SR_EOP /;"	d
FLASH_SR_PGAERR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define FLASH_SR_PGAERR /;"	d
FLASH_SR_PGPERR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define FLASH_SR_PGPERR /;"	d
FLASH_SR_PGSERR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define FLASH_SR_PGSERR /;"	d
FLASH_SR_SOP	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define FLASH_SR_SOP /;"	d
FLASH_SR_WRPERR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define FLASH_SR_WRPERR /;"	d
FLASH_Sector_0	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_flash.h	/^#define FLASH_Sector_0 /;"	d
FLASH_Sector_1	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_flash.h	/^#define FLASH_Sector_1 /;"	d
FLASH_Sector_10	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_flash.h	/^#define FLASH_Sector_10 /;"	d
FLASH_Sector_11	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_flash.h	/^#define FLASH_Sector_11 /;"	d
FLASH_Sector_2	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_flash.h	/^#define FLASH_Sector_2 /;"	d
FLASH_Sector_3	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_flash.h	/^#define FLASH_Sector_3 /;"	d
FLASH_Sector_4	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_flash.h	/^#define FLASH_Sector_4 /;"	d
FLASH_Sector_5	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_flash.h	/^#define FLASH_Sector_5 /;"	d
FLASH_Sector_6	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_flash.h	/^#define FLASH_Sector_6 /;"	d
FLASH_Sector_7	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_flash.h	/^#define FLASH_Sector_7 /;"	d
FLASH_Sector_8	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_flash.h	/^#define FLASH_Sector_8 /;"	d
FLASH_Sector_9	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_flash.h	/^#define FLASH_Sector_9 /;"	d
FLASH_SetLatency	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_flash.c	/^void FLASH_SetLatency(uint32_t FLASH_Latency)$/;"	f	typeref:typename:void
FLASH_Status	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_flash.h	/^}FLASH_Status;$/;"	t	typeref:enum:__anon1ef57e4b0103
FLASH_TypeDef	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^} FLASH_TypeDef;$/;"	t	typeref:struct:__anon3e8f98ce1208
FLASH_Unlock	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_flash.c	/^void FLASH_Unlock(void)$/;"	f	typeref:typename:void
FLASH_WaitForLastOperation	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_flash.c	/^FLASH_Status FLASH_WaitForLastOperation(void)$/;"	f	typeref:typename:FLASH_Status
FM1R	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t              FM1R;                \/*!< CAN filter mode register,            Add/;"	m	struct:__anon3e8f98ce0908	typeref:typename:__IO uint32_t
FMI	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_can.h	/^  uint8_t FMI;     \/*!< Specifies the index of the filter the message stored in $/;"	m	struct:__anonb3a0d36f0408	typeref:typename:uint8_t
FMR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t              FMR;                 \/*!< CAN filter master register,          Add/;"	m	struct:__anon3e8f98ce0908	typeref:typename:__IO uint32_t
FMR_FINIT	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_can.c	/^#define FMR_FINIT /;"	d	file:
FOUNDFED	FreeRTOS/portable/WizC/PIC18/Install.bat	/^:FOUNDFED$/;"	l
FPCA	Libraries/CMSIS/Include/core_cm0.h	/^    uint32_t FPCA:1;                     \/*!< bit:      2  FP extension active flag           */;"	m	struct:__anon84a96930070a::__anon84a969300808	typeref:typename:uint32_t:1
FPCA	Libraries/CMSIS/Include/core_cm3.h	/^    uint32_t FPCA:1;                     \/*!< bit:      2  FP extension active flag           */;"	m	struct:__anon84a975f3070a::__anon84a975f30808	typeref:typename:uint32_t:1
FPCA	Libraries/CMSIS/Include/core_cm4.h	/^    uint32_t FPCA:1;                     \/*!< bit:      2  FP extension active flag           */;"	m	struct:__anon84a97a34070a::__anon84a97a340808	typeref:typename:uint32_t:1
FPCAR	Libraries/CMSIS/Include/core_cm4.h	/^  __IO uint32_t FPCAR;                   \/*!< Offset: 0x008 (R\/W)  Floating-Point Context Addr/;"	m	struct:__anon84a97a341008	typeref:typename:__IO uint32_t
FPCCR	Libraries/CMSIS/Include/core_cm4.h	/^  __IO uint32_t FPCCR;                   \/*!< Offset: 0x004 (R\/W)  Floating-Point Context Cont/;"	m	struct:__anon84a97a341008	typeref:typename:__IO uint32_t
FPDSCR	Libraries/CMSIS/Include/core_cm4.h	/^  __IO uint32_t FPDSCR;                  \/*!< Offset: 0x00C (R\/W)  Floating-Point Default Stat/;"	m	struct:__anon84a97a341008	typeref:typename:__IO uint32_t
FPDS_BitNumber	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_pwr.c	/^#define FPDS_BitNumber /;"	d	file:
FPU	Libraries/CMSIS/Include/core_cm4.h	/^  #define FPU /;"	d
FPU_BASE	Libraries/CMSIS/Include/core_cm4.h	/^  #define FPU_BASE /;"	d
FPU_FPCAR_ADDRESS_Msk	Libraries/CMSIS/Include/core_cm4.h	/^#define FPU_FPCAR_ADDRESS_Msk /;"	d
FPU_FPCAR_ADDRESS_Pos	Libraries/CMSIS/Include/core_cm4.h	/^#define FPU_FPCAR_ADDRESS_Pos /;"	d
FPU_FPCCR_ASPEN_Msk	Libraries/CMSIS/Include/core_cm4.h	/^#define FPU_FPCCR_ASPEN_Msk /;"	d
FPU_FPCCR_ASPEN_Pos	Libraries/CMSIS/Include/core_cm4.h	/^#define FPU_FPCCR_ASPEN_Pos /;"	d
FPU_FPCCR_BFRDY_Msk	Libraries/CMSIS/Include/core_cm4.h	/^#define FPU_FPCCR_BFRDY_Msk /;"	d
FPU_FPCCR_BFRDY_Pos	Libraries/CMSIS/Include/core_cm4.h	/^#define FPU_FPCCR_BFRDY_Pos /;"	d
FPU_FPCCR_HFRDY_Msk	Libraries/CMSIS/Include/core_cm4.h	/^#define FPU_FPCCR_HFRDY_Msk /;"	d
FPU_FPCCR_HFRDY_Pos	Libraries/CMSIS/Include/core_cm4.h	/^#define FPU_FPCCR_HFRDY_Pos /;"	d
FPU_FPCCR_LSPACT_Msk	Libraries/CMSIS/Include/core_cm4.h	/^#define FPU_FPCCR_LSPACT_Msk /;"	d
FPU_FPCCR_LSPACT_Pos	Libraries/CMSIS/Include/core_cm4.h	/^#define FPU_FPCCR_LSPACT_Pos /;"	d
FPU_FPCCR_LSPEN_Msk	Libraries/CMSIS/Include/core_cm4.h	/^#define FPU_FPCCR_LSPEN_Msk /;"	d
FPU_FPCCR_LSPEN_Pos	Libraries/CMSIS/Include/core_cm4.h	/^#define FPU_FPCCR_LSPEN_Pos /;"	d
FPU_FPCCR_MMRDY_Msk	Libraries/CMSIS/Include/core_cm4.h	/^#define FPU_FPCCR_MMRDY_Msk /;"	d
FPU_FPCCR_MMRDY_Pos	Libraries/CMSIS/Include/core_cm4.h	/^#define FPU_FPCCR_MMRDY_Pos /;"	d
FPU_FPCCR_MONRDY_Msk	Libraries/CMSIS/Include/core_cm4.h	/^#define FPU_FPCCR_MONRDY_Msk /;"	d
FPU_FPCCR_MONRDY_Pos	Libraries/CMSIS/Include/core_cm4.h	/^#define FPU_FPCCR_MONRDY_Pos /;"	d
FPU_FPCCR_THREAD_Msk	Libraries/CMSIS/Include/core_cm4.h	/^#define FPU_FPCCR_THREAD_Msk /;"	d
FPU_FPCCR_THREAD_Pos	Libraries/CMSIS/Include/core_cm4.h	/^#define FPU_FPCCR_THREAD_Pos /;"	d
FPU_FPCCR_USER_Msk	Libraries/CMSIS/Include/core_cm4.h	/^#define FPU_FPCCR_USER_Msk /;"	d
FPU_FPCCR_USER_Pos	Libraries/CMSIS/Include/core_cm4.h	/^#define FPU_FPCCR_USER_Pos /;"	d
FPU_FPDSCR_AHP_Msk	Libraries/CMSIS/Include/core_cm4.h	/^#define FPU_FPDSCR_AHP_Msk /;"	d
FPU_FPDSCR_AHP_Pos	Libraries/CMSIS/Include/core_cm4.h	/^#define FPU_FPDSCR_AHP_Pos /;"	d
FPU_FPDSCR_DN_Msk	Libraries/CMSIS/Include/core_cm4.h	/^#define FPU_FPDSCR_DN_Msk /;"	d
FPU_FPDSCR_DN_Pos	Libraries/CMSIS/Include/core_cm4.h	/^#define FPU_FPDSCR_DN_Pos /;"	d
FPU_FPDSCR_FZ_Msk	Libraries/CMSIS/Include/core_cm4.h	/^#define FPU_FPDSCR_FZ_Msk /;"	d
FPU_FPDSCR_FZ_Pos	Libraries/CMSIS/Include/core_cm4.h	/^#define FPU_FPDSCR_FZ_Pos /;"	d
FPU_FPDSCR_RMode_Msk	Libraries/CMSIS/Include/core_cm4.h	/^#define FPU_FPDSCR_RMode_Msk /;"	d
FPU_FPDSCR_RMode_Pos	Libraries/CMSIS/Include/core_cm4.h	/^#define FPU_FPDSCR_RMode_Pos /;"	d
FPU_MVFR0_A_SIMD_registers_Msk	Libraries/CMSIS/Include/core_cm4.h	/^#define FPU_MVFR0_A_SIMD_registers_Msk /;"	d
FPU_MVFR0_A_SIMD_registers_Pos	Libraries/CMSIS/Include/core_cm4.h	/^#define FPU_MVFR0_A_SIMD_registers_Pos /;"	d
FPU_MVFR0_Divide_Msk	Libraries/CMSIS/Include/core_cm4.h	/^#define FPU_MVFR0_Divide_Msk /;"	d
FPU_MVFR0_Divide_Pos	Libraries/CMSIS/Include/core_cm4.h	/^#define FPU_MVFR0_Divide_Pos /;"	d
FPU_MVFR0_Double_precision_Msk	Libraries/CMSIS/Include/core_cm4.h	/^#define FPU_MVFR0_Double_precision_Msk /;"	d
FPU_MVFR0_Double_precision_Pos	Libraries/CMSIS/Include/core_cm4.h	/^#define FPU_MVFR0_Double_precision_Pos /;"	d
FPU_MVFR0_FP_excep_trapping_Msk	Libraries/CMSIS/Include/core_cm4.h	/^#define FPU_MVFR0_FP_excep_trapping_Msk /;"	d
FPU_MVFR0_FP_excep_trapping_Pos	Libraries/CMSIS/Include/core_cm4.h	/^#define FPU_MVFR0_FP_excep_trapping_Pos /;"	d
FPU_MVFR0_FP_rounding_modes_Msk	Libraries/CMSIS/Include/core_cm4.h	/^#define FPU_MVFR0_FP_rounding_modes_Msk /;"	d
FPU_MVFR0_FP_rounding_modes_Pos	Libraries/CMSIS/Include/core_cm4.h	/^#define FPU_MVFR0_FP_rounding_modes_Pos /;"	d
FPU_MVFR0_Short_vectors_Msk	Libraries/CMSIS/Include/core_cm4.h	/^#define FPU_MVFR0_Short_vectors_Msk /;"	d
FPU_MVFR0_Short_vectors_Pos	Libraries/CMSIS/Include/core_cm4.h	/^#define FPU_MVFR0_Short_vectors_Pos /;"	d
FPU_MVFR0_Single_precision_Msk	Libraries/CMSIS/Include/core_cm4.h	/^#define FPU_MVFR0_Single_precision_Msk /;"	d
FPU_MVFR0_Single_precision_Pos	Libraries/CMSIS/Include/core_cm4.h	/^#define FPU_MVFR0_Single_precision_Pos /;"	d
FPU_MVFR0_Square_root_Msk	Libraries/CMSIS/Include/core_cm4.h	/^#define FPU_MVFR0_Square_root_Msk /;"	d
FPU_MVFR0_Square_root_Pos	Libraries/CMSIS/Include/core_cm4.h	/^#define FPU_MVFR0_Square_root_Pos /;"	d
FPU_MVFR1_D_NaN_mode_Msk	Libraries/CMSIS/Include/core_cm4.h	/^#define FPU_MVFR1_D_NaN_mode_Msk /;"	d
FPU_MVFR1_D_NaN_mode_Pos	Libraries/CMSIS/Include/core_cm4.h	/^#define FPU_MVFR1_D_NaN_mode_Pos /;"	d
FPU_MVFR1_FP_HPFP_Msk	Libraries/CMSIS/Include/core_cm4.h	/^#define FPU_MVFR1_FP_HPFP_Msk /;"	d
FPU_MVFR1_FP_HPFP_Pos	Libraries/CMSIS/Include/core_cm4.h	/^#define FPU_MVFR1_FP_HPFP_Pos /;"	d
FPU_MVFR1_FP_fused_MAC_Msk	Libraries/CMSIS/Include/core_cm4.h	/^#define FPU_MVFR1_FP_fused_MAC_Msk /;"	d
FPU_MVFR1_FP_fused_MAC_Pos	Libraries/CMSIS/Include/core_cm4.h	/^#define FPU_MVFR1_FP_fused_MAC_Pos /;"	d
FPU_MVFR1_FtZ_mode_Msk	Libraries/CMSIS/Include/core_cm4.h	/^#define FPU_MVFR1_FtZ_mode_Msk /;"	d
FPU_MVFR1_FtZ_mode_Pos	Libraries/CMSIS/Include/core_cm4.h	/^#define FPU_MVFR1_FtZ_mode_Pos /;"	d
FPU_Type	Libraries/CMSIS/Include/core_cm4.h	/^} FPU_Type;$/;"	t	typeref:struct:__anon84a97a341008
FR1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t FR1; \/*!< CAN Filter bank register 1 *\/$/;"	m	struct:__anon3e8f98ce0808	typeref:typename:__IO uint32_t
FR2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t FR2; \/*!< CAN Filter bank register 1 *\/$/;"	m	struct:__anon3e8f98ce0808	typeref:typename:__IO uint32_t
FREERTOS_CONFIG_H	FreeRTOSConfig.h	/^#define FREERTOS_CONFIG_H$/;"	d
FREE_BUF	Libraries/fatfs/src/ff.c	/^#define	FREE_BUF(/;"	d	file:
FREQ_LENGTH	main.cpp	/^#define FREQ_LENGTH /;"	d	file:
FRESULT	Libraries/fatfs/src/ff.h	/^} FRESULT;$/;"	t	typeref:enum:__anon94583fed0603
FR_DENIED	Libraries/fatfs/src/ff.h	/^	FR_DENIED,				\/* (7) Access denied due to prohibited access or directory full *\/$/;"	e	enum:__anon94583fed0603
FR_DISK_ERR	Libraries/fatfs/src/ff.h	/^	FR_DISK_ERR,			\/* (1) A hard error occurred in the low level disk I\/O layer *\/$/;"	e	enum:__anon94583fed0603
FR_EXIST	Libraries/fatfs/src/ff.h	/^	FR_EXIST,				\/* (8) Access denied due to prohibited access *\/$/;"	e	enum:__anon94583fed0603
FR_INT_ERR	Libraries/fatfs/src/ff.h	/^	FR_INT_ERR,				\/* (2) Assertion failed *\/$/;"	e	enum:__anon94583fed0603
FR_INVALID_DRIVE	Libraries/fatfs/src/ff.h	/^	FR_INVALID_DRIVE,		\/* (11) The logical drive number is invalid *\/$/;"	e	enum:__anon94583fed0603
FR_INVALID_NAME	Libraries/fatfs/src/ff.h	/^	FR_INVALID_NAME,		\/* (6) The path name format is invalid *\/$/;"	e	enum:__anon94583fed0603
FR_INVALID_OBJECT	Libraries/fatfs/src/ff.h	/^	FR_INVALID_OBJECT,		\/* (9) The file\/directory object is invalid *\/$/;"	e	enum:__anon94583fed0603
FR_INVALID_PARAMETER	Libraries/fatfs/src/ff.h	/^	FR_INVALID_PARAMETER	\/* (19) Given parameter is invalid *\/$/;"	e	enum:__anon94583fed0603
FR_LOCKED	Libraries/fatfs/src/ff.h	/^	FR_LOCKED,				\/* (16) The operation is rejected according to the file sharing policy *\/$/;"	e	enum:__anon94583fed0603
FR_MKFS_ABORTED	Libraries/fatfs/src/ff.h	/^	FR_MKFS_ABORTED,		\/* (14) The f_mkfs() aborted due to any parameter error *\/$/;"	e	enum:__anon94583fed0603
FR_NOT_ENABLED	Libraries/fatfs/src/ff.h	/^	FR_NOT_ENABLED,			\/* (12) The volume has no work area *\/$/;"	e	enum:__anon94583fed0603
FR_NOT_ENOUGH_CORE	Libraries/fatfs/src/ff.h	/^	FR_NOT_ENOUGH_CORE,		\/* (17) LFN working buffer could not be allocated *\/$/;"	e	enum:__anon94583fed0603
FR_NOT_READY	Libraries/fatfs/src/ff.h	/^	FR_NOT_READY,			\/* (3) The physical drive cannot work *\/$/;"	e	enum:__anon94583fed0603
FR_NO_FILE	Libraries/fatfs/src/ff.h	/^	FR_NO_FILE,				\/* (4) Could not find the file *\/$/;"	e	enum:__anon94583fed0603
FR_NO_FILESYSTEM	Libraries/fatfs/src/ff.h	/^	FR_NO_FILESYSTEM,		\/* (13) There is no valid FAT volume *\/$/;"	e	enum:__anon94583fed0603
FR_NO_PATH	Libraries/fatfs/src/ff.h	/^	FR_NO_PATH,				\/* (5) Could not find the path *\/$/;"	e	enum:__anon94583fed0603
FR_OK	Libraries/fatfs/src/ff.h	/^	FR_OK = 0,				\/* (0) Succeeded *\/$/;"	e	enum:__anon94583fed0603
FR_TIMEOUT	Libraries/fatfs/src/ff.h	/^	FR_TIMEOUT,				\/* (15) Could not get a grant to access the volume within defined period *\/$/;"	e	enum:__anon94583fed0603
FR_TOO_MANY_OPEN_FILES	Libraries/fatfs/src/ff.h	/^	FR_TOO_MANY_OPEN_FILES,	\/* (18) Number of open files > _FS_SHARE *\/$/;"	e	enum:__anon94583fed0603
FR_WRITE_PROTECTED	Libraries/fatfs/src/ff.h	/^	FR_WRITE_PROTECTED,		\/* (10) The physical drive is write protected *\/$/;"	e	enum:__anon94583fed0603
FS1R	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t              FS1R;                \/*!< CAN filter scale register,           Add/;"	m	struct:__anon3e8f98ce0908	typeref:typename:__IO uint32_t
FSI_Free_Count	Libraries/fatfs/src/ff.c	/^#define	FSI_Free_Count	/;"	d	file:
FSI_LeadSig	Libraries/fatfs/src/ff.c	/^#define	FSI_LeadSig	/;"	d	file:
FSI_Nxt_Free	Libraries/fatfs/src/ff.c	/^#define	FSI_Nxt_Free	/;"	d	file:
FSI_StrucSig	Libraries/fatfs/src/ff.c	/^#define	FSI_StrucSig	/;"	d	file:
FSMC_AccessMode	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_fsmc.h	/^  uint32_t FSMC_AccessMode;             \/*!< Specifies the asynchronous access mode. $/;"	m	struct:__anon3000c2460108	typeref:typename:uint32_t
FSMC_AccessMode_A	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_fsmc.h	/^#define FSMC_AccessMode_A /;"	d
FSMC_AccessMode_B	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_fsmc.h	/^#define FSMC_AccessMode_B /;"	d
FSMC_AccessMode_C	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_fsmc.h	/^#define FSMC_AccessMode_C /;"	d
FSMC_AccessMode_D	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_fsmc.h	/^#define FSMC_AccessMode_D /;"	d
FSMC_AddressHoldTime	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_fsmc.h	/^  uint32_t FSMC_AddressHoldTime;        \/*!< Defines the number of HCLK cycles to configure$/;"	m	struct:__anon3000c2460108	typeref:typename:uint32_t
FSMC_AddressSetupTime	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_fsmc.h	/^  uint32_t FSMC_AddressSetupTime;       \/*!< Defines the number of HCLK cycles to configure$/;"	m	struct:__anon3000c2460108	typeref:typename:uint32_t
FSMC_AsynchronousWait	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_fsmc.h	/^  uint32_t FSMC_AsynchronousWait;     \/*!< Enables or disables wait signal during asynchronous /;"	m	struct:__anon3000c2460208	typeref:typename:uint32_t
FSMC_AsynchronousWait_Disable	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_fsmc.h	/^#define FSMC_AsynchronousWait_Disable /;"	d
FSMC_AsynchronousWait_Enable	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_fsmc.h	/^#define FSMC_AsynchronousWait_Enable /;"	d
FSMC_AttributeSpaceTimingStruct	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_fsmc.h	/^  FSMC_NAND_PCCARDTimingInitTypeDef*  FSMC_AttributeSpaceTimingStruct;  \/*!< FSMC Attribute Spa/;"	m	struct:__anon3000c2460508	typeref:typename:FSMC_NAND_PCCARDTimingInitTypeDef *
FSMC_AttributeSpaceTimingStruct	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_fsmc.h	/^  FSMC_NAND_PCCARDTimingInitTypeDef*  FSMC_AttributeSpaceTimingStruct; \/*!< FSMC Attribute Spac/;"	m	struct:__anon3000c2460408	typeref:typename:FSMC_NAND_PCCARDTimingInitTypeDef *
FSMC_BCR1_ASYNCWAIT	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BCR1_ASYNCWAIT /;"	d
FSMC_BCR1_BURSTEN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BCR1_BURSTEN /;"	d
FSMC_BCR1_CBURSTRW	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BCR1_CBURSTRW /;"	d
FSMC_BCR1_EXTMOD	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BCR1_EXTMOD /;"	d
FSMC_BCR1_FACCEN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BCR1_FACCEN /;"	d
FSMC_BCR1_MBKEN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BCR1_MBKEN /;"	d
FSMC_BCR1_MTYP	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BCR1_MTYP /;"	d
FSMC_BCR1_MTYP_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BCR1_MTYP_0 /;"	d
FSMC_BCR1_MTYP_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BCR1_MTYP_1 /;"	d
FSMC_BCR1_MUXEN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BCR1_MUXEN /;"	d
FSMC_BCR1_MWID	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BCR1_MWID /;"	d
FSMC_BCR1_MWID_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BCR1_MWID_0 /;"	d
FSMC_BCR1_MWID_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BCR1_MWID_1 /;"	d
FSMC_BCR1_WAITCFG	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BCR1_WAITCFG /;"	d
FSMC_BCR1_WAITEN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BCR1_WAITEN /;"	d
FSMC_BCR1_WAITPOL	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BCR1_WAITPOL /;"	d
FSMC_BCR1_WRAPMOD	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BCR1_WRAPMOD /;"	d
FSMC_BCR1_WREN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BCR1_WREN /;"	d
FSMC_BCR2_ASYNCWAIT	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BCR2_ASYNCWAIT /;"	d
FSMC_BCR2_BURSTEN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BCR2_BURSTEN /;"	d
FSMC_BCR2_CBURSTRW	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BCR2_CBURSTRW /;"	d
FSMC_BCR2_EXTMOD	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BCR2_EXTMOD /;"	d
FSMC_BCR2_FACCEN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BCR2_FACCEN /;"	d
FSMC_BCR2_MBKEN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BCR2_MBKEN /;"	d
FSMC_BCR2_MTYP	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BCR2_MTYP /;"	d
FSMC_BCR2_MTYP_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BCR2_MTYP_0 /;"	d
FSMC_BCR2_MTYP_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BCR2_MTYP_1 /;"	d
FSMC_BCR2_MUXEN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BCR2_MUXEN /;"	d
FSMC_BCR2_MWID	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BCR2_MWID /;"	d
FSMC_BCR2_MWID_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BCR2_MWID_0 /;"	d
FSMC_BCR2_MWID_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BCR2_MWID_1 /;"	d
FSMC_BCR2_WAITCFG	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BCR2_WAITCFG /;"	d
FSMC_BCR2_WAITEN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BCR2_WAITEN /;"	d
FSMC_BCR2_WAITPOL	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BCR2_WAITPOL /;"	d
FSMC_BCR2_WRAPMOD	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BCR2_WRAPMOD /;"	d
FSMC_BCR2_WREN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BCR2_WREN /;"	d
FSMC_BCR3_ASYNCWAIT	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BCR3_ASYNCWAIT /;"	d
FSMC_BCR3_BURSTEN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BCR3_BURSTEN /;"	d
FSMC_BCR3_CBURSTRW	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BCR3_CBURSTRW /;"	d
FSMC_BCR3_EXTMOD	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BCR3_EXTMOD /;"	d
FSMC_BCR3_FACCEN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BCR3_FACCEN /;"	d
FSMC_BCR3_MBKEN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BCR3_MBKEN /;"	d
FSMC_BCR3_MTYP	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BCR3_MTYP /;"	d
FSMC_BCR3_MTYP_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BCR3_MTYP_0 /;"	d
FSMC_BCR3_MTYP_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BCR3_MTYP_1 /;"	d
FSMC_BCR3_MUXEN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BCR3_MUXEN /;"	d
FSMC_BCR3_MWID	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BCR3_MWID /;"	d
FSMC_BCR3_MWID_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BCR3_MWID_0 /;"	d
FSMC_BCR3_MWID_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BCR3_MWID_1 /;"	d
FSMC_BCR3_WAITCFG	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BCR3_WAITCFG /;"	d
FSMC_BCR3_WAITEN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BCR3_WAITEN /;"	d
FSMC_BCR3_WAITPOL	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BCR3_WAITPOL /;"	d
FSMC_BCR3_WRAPMOD	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BCR3_WRAPMOD /;"	d
FSMC_BCR3_WREN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BCR3_WREN /;"	d
FSMC_BCR4_ASYNCWAIT	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BCR4_ASYNCWAIT /;"	d
FSMC_BCR4_BURSTEN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BCR4_BURSTEN /;"	d
FSMC_BCR4_CBURSTRW	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BCR4_CBURSTRW /;"	d
FSMC_BCR4_EXTMOD	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BCR4_EXTMOD /;"	d
FSMC_BCR4_FACCEN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BCR4_FACCEN /;"	d
FSMC_BCR4_MBKEN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BCR4_MBKEN /;"	d
FSMC_BCR4_MTYP	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BCR4_MTYP /;"	d
FSMC_BCR4_MTYP_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BCR4_MTYP_0 /;"	d
FSMC_BCR4_MTYP_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BCR4_MTYP_1 /;"	d
FSMC_BCR4_MUXEN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BCR4_MUXEN /;"	d
FSMC_BCR4_MWID	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BCR4_MWID /;"	d
FSMC_BCR4_MWID_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BCR4_MWID_0 /;"	d
FSMC_BCR4_MWID_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BCR4_MWID_1 /;"	d
FSMC_BCR4_WAITCFG	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BCR4_WAITCFG /;"	d
FSMC_BCR4_WAITEN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BCR4_WAITEN /;"	d
FSMC_BCR4_WAITPOL	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BCR4_WAITPOL /;"	d
FSMC_BCR4_WRAPMOD	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BCR4_WRAPMOD /;"	d
FSMC_BCR4_WREN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BCR4_WREN /;"	d
FSMC_BTR1_ACCMOD	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BTR1_ACCMOD /;"	d
FSMC_BTR1_ACCMOD_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BTR1_ACCMOD_0 /;"	d
FSMC_BTR1_ACCMOD_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BTR1_ACCMOD_1 /;"	d
FSMC_BTR1_ADDHLD	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BTR1_ADDHLD /;"	d
FSMC_BTR1_ADDHLD_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BTR1_ADDHLD_0 /;"	d
FSMC_BTR1_ADDHLD_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BTR1_ADDHLD_1 /;"	d
FSMC_BTR1_ADDHLD_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BTR1_ADDHLD_2 /;"	d
FSMC_BTR1_ADDHLD_3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BTR1_ADDHLD_3 /;"	d
FSMC_BTR1_ADDSET	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BTR1_ADDSET /;"	d
FSMC_BTR1_ADDSET_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BTR1_ADDSET_0 /;"	d
FSMC_BTR1_ADDSET_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BTR1_ADDSET_1 /;"	d
FSMC_BTR1_ADDSET_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BTR1_ADDSET_2 /;"	d
FSMC_BTR1_ADDSET_3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BTR1_ADDSET_3 /;"	d
FSMC_BTR1_BUSTURN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BTR1_BUSTURN /;"	d
FSMC_BTR1_BUSTURN_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BTR1_BUSTURN_0 /;"	d
FSMC_BTR1_BUSTURN_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BTR1_BUSTURN_1 /;"	d
FSMC_BTR1_BUSTURN_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BTR1_BUSTURN_2 /;"	d
FSMC_BTR1_BUSTURN_3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BTR1_BUSTURN_3 /;"	d
FSMC_BTR1_CLKDIV	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BTR1_CLKDIV /;"	d
FSMC_BTR1_CLKDIV_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BTR1_CLKDIV_0 /;"	d
FSMC_BTR1_CLKDIV_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BTR1_CLKDIV_1 /;"	d
FSMC_BTR1_CLKDIV_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BTR1_CLKDIV_2 /;"	d
FSMC_BTR1_CLKDIV_3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BTR1_CLKDIV_3 /;"	d
FSMC_BTR1_DATAST	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BTR1_DATAST /;"	d
FSMC_BTR1_DATAST_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BTR1_DATAST_0 /;"	d
FSMC_BTR1_DATAST_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BTR1_DATAST_1 /;"	d
FSMC_BTR1_DATAST_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BTR1_DATAST_2 /;"	d
FSMC_BTR1_DATAST_3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BTR1_DATAST_3 /;"	d
FSMC_BTR1_DATAST_4	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BTR1_DATAST_4 /;"	d
FSMC_BTR1_DATAST_5	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BTR1_DATAST_5 /;"	d
FSMC_BTR1_DATAST_6	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BTR1_DATAST_6 /;"	d
FSMC_BTR1_DATAST_7	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BTR1_DATAST_7 /;"	d
FSMC_BTR1_DATLAT	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BTR1_DATLAT /;"	d
FSMC_BTR1_DATLAT_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BTR1_DATLAT_0 /;"	d
FSMC_BTR1_DATLAT_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BTR1_DATLAT_1 /;"	d
FSMC_BTR1_DATLAT_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BTR1_DATLAT_2 /;"	d
FSMC_BTR1_DATLAT_3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BTR1_DATLAT_3 /;"	d
FSMC_BTR2_ACCMOD	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BTR2_ACCMOD /;"	d
FSMC_BTR2_ACCMOD_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BTR2_ACCMOD_0 /;"	d
FSMC_BTR2_ACCMOD_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BTR2_ACCMOD_1 /;"	d
FSMC_BTR2_ADDHLD	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BTR2_ADDHLD /;"	d
FSMC_BTR2_ADDHLD_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BTR2_ADDHLD_0 /;"	d
FSMC_BTR2_ADDHLD_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BTR2_ADDHLD_1 /;"	d
FSMC_BTR2_ADDHLD_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BTR2_ADDHLD_2 /;"	d
FSMC_BTR2_ADDHLD_3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BTR2_ADDHLD_3 /;"	d
FSMC_BTR2_ADDSET	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BTR2_ADDSET /;"	d
FSMC_BTR2_ADDSET_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BTR2_ADDSET_0 /;"	d
FSMC_BTR2_ADDSET_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BTR2_ADDSET_1 /;"	d
FSMC_BTR2_ADDSET_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BTR2_ADDSET_2 /;"	d
FSMC_BTR2_ADDSET_3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BTR2_ADDSET_3 /;"	d
FSMC_BTR2_BUSTURN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BTR2_BUSTURN /;"	d
FSMC_BTR2_BUSTURN_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BTR2_BUSTURN_0 /;"	d
FSMC_BTR2_BUSTURN_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BTR2_BUSTURN_1 /;"	d
FSMC_BTR2_BUSTURN_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BTR2_BUSTURN_2 /;"	d
FSMC_BTR2_BUSTURN_3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BTR2_BUSTURN_3 /;"	d
FSMC_BTR2_CLKDIV	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BTR2_CLKDIV /;"	d
FSMC_BTR2_CLKDIV_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BTR2_CLKDIV_0 /;"	d
FSMC_BTR2_CLKDIV_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BTR2_CLKDIV_1 /;"	d
FSMC_BTR2_CLKDIV_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BTR2_CLKDIV_2 /;"	d
FSMC_BTR2_CLKDIV_3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BTR2_CLKDIV_3 /;"	d
FSMC_BTR2_DATAST	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BTR2_DATAST /;"	d
FSMC_BTR2_DATAST_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BTR2_DATAST_0 /;"	d
FSMC_BTR2_DATAST_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BTR2_DATAST_1 /;"	d
FSMC_BTR2_DATAST_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BTR2_DATAST_2 /;"	d
FSMC_BTR2_DATAST_3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BTR2_DATAST_3 /;"	d
FSMC_BTR2_DATAST_4	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BTR2_DATAST_4 /;"	d
FSMC_BTR2_DATAST_5	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BTR2_DATAST_5 /;"	d
FSMC_BTR2_DATAST_6	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BTR2_DATAST_6 /;"	d
FSMC_BTR2_DATAST_7	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BTR2_DATAST_7 /;"	d
FSMC_BTR2_DATLAT	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BTR2_DATLAT /;"	d
FSMC_BTR2_DATLAT_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BTR2_DATLAT_0 /;"	d
FSMC_BTR2_DATLAT_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BTR2_DATLAT_1 /;"	d
FSMC_BTR2_DATLAT_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BTR2_DATLAT_2 /;"	d
FSMC_BTR2_DATLAT_3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BTR2_DATLAT_3 /;"	d
FSMC_BTR3_ACCMOD	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BTR3_ACCMOD /;"	d
FSMC_BTR3_ACCMOD_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BTR3_ACCMOD_0 /;"	d
FSMC_BTR3_ACCMOD_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BTR3_ACCMOD_1 /;"	d
FSMC_BTR3_ADDHLD	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BTR3_ADDHLD /;"	d
FSMC_BTR3_ADDHLD_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BTR3_ADDHLD_0 /;"	d
FSMC_BTR3_ADDHLD_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BTR3_ADDHLD_1 /;"	d
FSMC_BTR3_ADDHLD_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BTR3_ADDHLD_2 /;"	d
FSMC_BTR3_ADDHLD_3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BTR3_ADDHLD_3 /;"	d
FSMC_BTR3_ADDSET	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BTR3_ADDSET /;"	d
FSMC_BTR3_ADDSET_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BTR3_ADDSET_0 /;"	d
FSMC_BTR3_ADDSET_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BTR3_ADDSET_1 /;"	d
FSMC_BTR3_ADDSET_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BTR3_ADDSET_2 /;"	d
FSMC_BTR3_ADDSET_3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BTR3_ADDSET_3 /;"	d
FSMC_BTR3_BUSTURN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BTR3_BUSTURN /;"	d
FSMC_BTR3_BUSTURN_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BTR3_BUSTURN_0 /;"	d
FSMC_BTR3_BUSTURN_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BTR3_BUSTURN_1 /;"	d
FSMC_BTR3_BUSTURN_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BTR3_BUSTURN_2 /;"	d
FSMC_BTR3_BUSTURN_3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BTR3_BUSTURN_3 /;"	d
FSMC_BTR3_CLKDIV	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BTR3_CLKDIV /;"	d
FSMC_BTR3_CLKDIV_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BTR3_CLKDIV_0 /;"	d
FSMC_BTR3_CLKDIV_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BTR3_CLKDIV_1 /;"	d
FSMC_BTR3_CLKDIV_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BTR3_CLKDIV_2 /;"	d
FSMC_BTR3_CLKDIV_3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BTR3_CLKDIV_3 /;"	d
FSMC_BTR3_DATAST	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BTR3_DATAST /;"	d
FSMC_BTR3_DATAST_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BTR3_DATAST_0 /;"	d
FSMC_BTR3_DATAST_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BTR3_DATAST_1 /;"	d
FSMC_BTR3_DATAST_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BTR3_DATAST_2 /;"	d
FSMC_BTR3_DATAST_3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BTR3_DATAST_3 /;"	d
FSMC_BTR3_DATAST_4	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BTR3_DATAST_4 /;"	d
FSMC_BTR3_DATAST_5	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BTR3_DATAST_5 /;"	d
FSMC_BTR3_DATAST_6	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BTR3_DATAST_6 /;"	d
FSMC_BTR3_DATAST_7	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BTR3_DATAST_7 /;"	d
FSMC_BTR3_DATLAT	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BTR3_DATLAT /;"	d
FSMC_BTR3_DATLAT_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BTR3_DATLAT_0 /;"	d
FSMC_BTR3_DATLAT_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BTR3_DATLAT_1 /;"	d
FSMC_BTR3_DATLAT_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BTR3_DATLAT_2 /;"	d
FSMC_BTR3_DATLAT_3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BTR3_DATLAT_3 /;"	d
FSMC_BTR4_ACCMOD	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BTR4_ACCMOD /;"	d
FSMC_BTR4_ACCMOD_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BTR4_ACCMOD_0 /;"	d
FSMC_BTR4_ACCMOD_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BTR4_ACCMOD_1 /;"	d
FSMC_BTR4_ADDHLD	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BTR4_ADDHLD /;"	d
FSMC_BTR4_ADDHLD_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BTR4_ADDHLD_0 /;"	d
FSMC_BTR4_ADDHLD_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BTR4_ADDHLD_1 /;"	d
FSMC_BTR4_ADDHLD_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BTR4_ADDHLD_2 /;"	d
FSMC_BTR4_ADDHLD_3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BTR4_ADDHLD_3 /;"	d
FSMC_BTR4_ADDSET	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BTR4_ADDSET /;"	d
FSMC_BTR4_ADDSET_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BTR4_ADDSET_0 /;"	d
FSMC_BTR4_ADDSET_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BTR4_ADDSET_1 /;"	d
FSMC_BTR4_ADDSET_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BTR4_ADDSET_2 /;"	d
FSMC_BTR4_ADDSET_3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BTR4_ADDSET_3 /;"	d
FSMC_BTR4_BUSTURN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BTR4_BUSTURN /;"	d
FSMC_BTR4_BUSTURN_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BTR4_BUSTURN_0 /;"	d
FSMC_BTR4_BUSTURN_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BTR4_BUSTURN_1 /;"	d
FSMC_BTR4_BUSTURN_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BTR4_BUSTURN_2 /;"	d
FSMC_BTR4_BUSTURN_3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BTR4_BUSTURN_3 /;"	d
FSMC_BTR4_CLKDIV	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BTR4_CLKDIV /;"	d
FSMC_BTR4_CLKDIV_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BTR4_CLKDIV_0 /;"	d
FSMC_BTR4_CLKDIV_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BTR4_CLKDIV_1 /;"	d
FSMC_BTR4_CLKDIV_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BTR4_CLKDIV_2 /;"	d
FSMC_BTR4_CLKDIV_3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BTR4_CLKDIV_3 /;"	d
FSMC_BTR4_DATAST	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BTR4_DATAST /;"	d
FSMC_BTR4_DATAST_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BTR4_DATAST_0 /;"	d
FSMC_BTR4_DATAST_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BTR4_DATAST_1 /;"	d
FSMC_BTR4_DATAST_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BTR4_DATAST_2 /;"	d
FSMC_BTR4_DATAST_3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BTR4_DATAST_3 /;"	d
FSMC_BTR4_DATAST_4	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BTR4_DATAST_4 /;"	d
FSMC_BTR4_DATAST_5	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BTR4_DATAST_5 /;"	d
FSMC_BTR4_DATAST_6	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BTR4_DATAST_6 /;"	d
FSMC_BTR4_DATAST_7	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BTR4_DATAST_7 /;"	d
FSMC_BTR4_DATLAT	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BTR4_DATLAT /;"	d
FSMC_BTR4_DATLAT_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BTR4_DATLAT_0 /;"	d
FSMC_BTR4_DATLAT_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BTR4_DATLAT_1 /;"	d
FSMC_BTR4_DATLAT_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BTR4_DATLAT_2 /;"	d
FSMC_BTR4_DATLAT_3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BTR4_DATLAT_3 /;"	d
FSMC_BWTR1_ACCMOD	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BWTR1_ACCMOD /;"	d
FSMC_BWTR1_ACCMOD_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BWTR1_ACCMOD_0 /;"	d
FSMC_BWTR1_ACCMOD_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BWTR1_ACCMOD_1 /;"	d
FSMC_BWTR1_ADDHLD	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BWTR1_ADDHLD /;"	d
FSMC_BWTR1_ADDHLD_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BWTR1_ADDHLD_0 /;"	d
FSMC_BWTR1_ADDHLD_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BWTR1_ADDHLD_1 /;"	d
FSMC_BWTR1_ADDHLD_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BWTR1_ADDHLD_2 /;"	d
FSMC_BWTR1_ADDHLD_3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BWTR1_ADDHLD_3 /;"	d
FSMC_BWTR1_ADDSET	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BWTR1_ADDSET /;"	d
FSMC_BWTR1_ADDSET_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BWTR1_ADDSET_0 /;"	d
FSMC_BWTR1_ADDSET_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BWTR1_ADDSET_1 /;"	d
FSMC_BWTR1_ADDSET_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BWTR1_ADDSET_2 /;"	d
FSMC_BWTR1_ADDSET_3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BWTR1_ADDSET_3 /;"	d
FSMC_BWTR1_CLKDIV	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BWTR1_CLKDIV /;"	d
FSMC_BWTR1_CLKDIV_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BWTR1_CLKDIV_0 /;"	d
FSMC_BWTR1_CLKDIV_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BWTR1_CLKDIV_1 /;"	d
FSMC_BWTR1_CLKDIV_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BWTR1_CLKDIV_2 /;"	d
FSMC_BWTR1_CLKDIV_3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BWTR1_CLKDIV_3 /;"	d
FSMC_BWTR1_DATAST	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BWTR1_DATAST /;"	d
FSMC_BWTR1_DATAST_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BWTR1_DATAST_0 /;"	d
FSMC_BWTR1_DATAST_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BWTR1_DATAST_1 /;"	d
FSMC_BWTR1_DATAST_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BWTR1_DATAST_2 /;"	d
FSMC_BWTR1_DATAST_3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BWTR1_DATAST_3 /;"	d
FSMC_BWTR1_DATAST_4	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BWTR1_DATAST_4 /;"	d
FSMC_BWTR1_DATAST_5	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BWTR1_DATAST_5 /;"	d
FSMC_BWTR1_DATAST_6	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BWTR1_DATAST_6 /;"	d
FSMC_BWTR1_DATAST_7	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BWTR1_DATAST_7 /;"	d
FSMC_BWTR1_DATLAT	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BWTR1_DATLAT /;"	d
FSMC_BWTR1_DATLAT_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BWTR1_DATLAT_0 /;"	d
FSMC_BWTR1_DATLAT_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BWTR1_DATLAT_1 /;"	d
FSMC_BWTR1_DATLAT_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BWTR1_DATLAT_2 /;"	d
FSMC_BWTR1_DATLAT_3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BWTR1_DATLAT_3 /;"	d
FSMC_BWTR2_ACCMOD	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BWTR2_ACCMOD /;"	d
FSMC_BWTR2_ACCMOD_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BWTR2_ACCMOD_0 /;"	d
FSMC_BWTR2_ACCMOD_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BWTR2_ACCMOD_1 /;"	d
FSMC_BWTR2_ADDHLD	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BWTR2_ADDHLD /;"	d
FSMC_BWTR2_ADDHLD_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BWTR2_ADDHLD_0 /;"	d
FSMC_BWTR2_ADDHLD_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BWTR2_ADDHLD_1 /;"	d
FSMC_BWTR2_ADDHLD_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BWTR2_ADDHLD_2 /;"	d
FSMC_BWTR2_ADDHLD_3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BWTR2_ADDHLD_3 /;"	d
FSMC_BWTR2_ADDSET	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BWTR2_ADDSET /;"	d
FSMC_BWTR2_ADDSET_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BWTR2_ADDSET_0 /;"	d
FSMC_BWTR2_ADDSET_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BWTR2_ADDSET_1 /;"	d
FSMC_BWTR2_ADDSET_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BWTR2_ADDSET_2 /;"	d
FSMC_BWTR2_ADDSET_3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BWTR2_ADDSET_3 /;"	d
FSMC_BWTR2_CLKDIV	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BWTR2_CLKDIV /;"	d
FSMC_BWTR2_CLKDIV_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BWTR2_CLKDIV_0 /;"	d
FSMC_BWTR2_CLKDIV_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BWTR2_CLKDIV_1 /;"	d
FSMC_BWTR2_CLKDIV_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BWTR2_CLKDIV_2 /;"	d
FSMC_BWTR2_CLKDIV_3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BWTR2_CLKDIV_3 /;"	d
FSMC_BWTR2_DATAST	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BWTR2_DATAST /;"	d
FSMC_BWTR2_DATAST_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BWTR2_DATAST_0 /;"	d
FSMC_BWTR2_DATAST_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BWTR2_DATAST_1 /;"	d
FSMC_BWTR2_DATAST_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BWTR2_DATAST_2 /;"	d
FSMC_BWTR2_DATAST_3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BWTR2_DATAST_3 /;"	d
FSMC_BWTR2_DATAST_4	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BWTR2_DATAST_4 /;"	d
FSMC_BWTR2_DATAST_5	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BWTR2_DATAST_5 /;"	d
FSMC_BWTR2_DATAST_6	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BWTR2_DATAST_6 /;"	d
FSMC_BWTR2_DATAST_7	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BWTR2_DATAST_7 /;"	d
FSMC_BWTR2_DATLAT	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BWTR2_DATLAT /;"	d
FSMC_BWTR2_DATLAT_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BWTR2_DATLAT_0 /;"	d
FSMC_BWTR2_DATLAT_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BWTR2_DATLAT_1 /;"	d
FSMC_BWTR2_DATLAT_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BWTR2_DATLAT_2 /;"	d
FSMC_BWTR2_DATLAT_3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BWTR2_DATLAT_3 /;"	d
FSMC_BWTR3_ACCMOD	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BWTR3_ACCMOD /;"	d
FSMC_BWTR3_ACCMOD_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BWTR3_ACCMOD_0 /;"	d
FSMC_BWTR3_ACCMOD_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BWTR3_ACCMOD_1 /;"	d
FSMC_BWTR3_ADDHLD	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BWTR3_ADDHLD /;"	d
FSMC_BWTR3_ADDHLD_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BWTR3_ADDHLD_0 /;"	d
FSMC_BWTR3_ADDHLD_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BWTR3_ADDHLD_1 /;"	d
FSMC_BWTR3_ADDHLD_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BWTR3_ADDHLD_2 /;"	d
FSMC_BWTR3_ADDHLD_3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BWTR3_ADDHLD_3 /;"	d
FSMC_BWTR3_ADDSET	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BWTR3_ADDSET /;"	d
FSMC_BWTR3_ADDSET_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BWTR3_ADDSET_0 /;"	d
FSMC_BWTR3_ADDSET_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BWTR3_ADDSET_1 /;"	d
FSMC_BWTR3_ADDSET_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BWTR3_ADDSET_2 /;"	d
FSMC_BWTR3_ADDSET_3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BWTR3_ADDSET_3 /;"	d
FSMC_BWTR3_CLKDIV	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BWTR3_CLKDIV /;"	d
FSMC_BWTR3_CLKDIV_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BWTR3_CLKDIV_0 /;"	d
FSMC_BWTR3_CLKDIV_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BWTR3_CLKDIV_1 /;"	d
FSMC_BWTR3_CLKDIV_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BWTR3_CLKDIV_2 /;"	d
FSMC_BWTR3_CLKDIV_3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BWTR3_CLKDIV_3 /;"	d
FSMC_BWTR3_DATAST	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BWTR3_DATAST /;"	d
FSMC_BWTR3_DATAST_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BWTR3_DATAST_0 /;"	d
FSMC_BWTR3_DATAST_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BWTR3_DATAST_1 /;"	d
FSMC_BWTR3_DATAST_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BWTR3_DATAST_2 /;"	d
FSMC_BWTR3_DATAST_3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BWTR3_DATAST_3 /;"	d
FSMC_BWTR3_DATAST_4	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BWTR3_DATAST_4 /;"	d
FSMC_BWTR3_DATAST_5	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BWTR3_DATAST_5 /;"	d
FSMC_BWTR3_DATAST_6	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BWTR3_DATAST_6 /;"	d
FSMC_BWTR3_DATAST_7	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BWTR3_DATAST_7 /;"	d
FSMC_BWTR3_DATLAT	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BWTR3_DATLAT /;"	d
FSMC_BWTR3_DATLAT_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BWTR3_DATLAT_0 /;"	d
FSMC_BWTR3_DATLAT_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BWTR3_DATLAT_1 /;"	d
FSMC_BWTR3_DATLAT_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BWTR3_DATLAT_2 /;"	d
FSMC_BWTR3_DATLAT_3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BWTR3_DATLAT_3 /;"	d
FSMC_BWTR4_ACCMOD	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BWTR4_ACCMOD /;"	d
FSMC_BWTR4_ACCMOD_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BWTR4_ACCMOD_0 /;"	d
FSMC_BWTR4_ACCMOD_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BWTR4_ACCMOD_1 /;"	d
FSMC_BWTR4_ADDHLD	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BWTR4_ADDHLD /;"	d
FSMC_BWTR4_ADDHLD_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BWTR4_ADDHLD_0 /;"	d
FSMC_BWTR4_ADDHLD_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BWTR4_ADDHLD_1 /;"	d
FSMC_BWTR4_ADDHLD_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BWTR4_ADDHLD_2 /;"	d
FSMC_BWTR4_ADDHLD_3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BWTR4_ADDHLD_3 /;"	d
FSMC_BWTR4_ADDSET	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BWTR4_ADDSET /;"	d
FSMC_BWTR4_ADDSET_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BWTR4_ADDSET_0 /;"	d
FSMC_BWTR4_ADDSET_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BWTR4_ADDSET_1 /;"	d
FSMC_BWTR4_ADDSET_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BWTR4_ADDSET_2 /;"	d
FSMC_BWTR4_ADDSET_3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BWTR4_ADDSET_3 /;"	d
FSMC_BWTR4_CLKDIV	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BWTR4_CLKDIV /;"	d
FSMC_BWTR4_CLKDIV_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BWTR4_CLKDIV_0 /;"	d
FSMC_BWTR4_CLKDIV_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BWTR4_CLKDIV_1 /;"	d
FSMC_BWTR4_CLKDIV_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BWTR4_CLKDIV_2 /;"	d
FSMC_BWTR4_CLKDIV_3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BWTR4_CLKDIV_3 /;"	d
FSMC_BWTR4_DATAST	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BWTR4_DATAST /;"	d
FSMC_BWTR4_DATAST_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BWTR4_DATAST_0 /;"	d
FSMC_BWTR4_DATAST_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BWTR4_DATAST_1 /;"	d
FSMC_BWTR4_DATAST_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BWTR4_DATAST_2 /;"	d
FSMC_BWTR4_DATAST_3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BWTR4_DATAST_3 /;"	d
FSMC_BWTR4_DATAST_4	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BWTR4_DATAST_4 /;"	d
FSMC_BWTR4_DATAST_5	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BWTR4_DATAST_5 /;"	d
FSMC_BWTR4_DATAST_6	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BWTR4_DATAST_6 /;"	d
FSMC_BWTR4_DATAST_7	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BWTR4_DATAST_7 /;"	d
FSMC_BWTR4_DATLAT	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BWTR4_DATLAT /;"	d
FSMC_BWTR4_DATLAT_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BWTR4_DATLAT_0 /;"	d
FSMC_BWTR4_DATLAT_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BWTR4_DATLAT_1 /;"	d
FSMC_BWTR4_DATLAT_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BWTR4_DATLAT_2 /;"	d
FSMC_BWTR4_DATLAT_3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_BWTR4_DATLAT_3 /;"	d
FSMC_Bank	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_fsmc.h	/^  uint32_t FSMC_Bank;                \/*!< Specifies the NOR\/SRAM memory bank that will be used/;"	m	struct:__anon3000c2460208	typeref:typename:uint32_t
FSMC_Bank	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_fsmc.h	/^  uint32_t FSMC_Bank;              \/*!< Specifies the NAND memory bank that will be used.$/;"	m	struct:__anon3000c2460408	typeref:typename:uint32_t
FSMC_Bank1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define FSMC_Bank1 /;"	d
FSMC_Bank1E	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define FSMC_Bank1E /;"	d
FSMC_Bank1E_R_BASE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define FSMC_Bank1E_R_BASE /;"	d
FSMC_Bank1E_TypeDef	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^} FSMC_Bank1E_TypeDef;$/;"	t	typeref:struct:__anon3e8f98ce1408
FSMC_Bank1_NORSRAM1	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_fsmc.h	/^#define FSMC_Bank1_NORSRAM1 /;"	d
FSMC_Bank1_NORSRAM2	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_fsmc.h	/^#define FSMC_Bank1_NORSRAM2 /;"	d
FSMC_Bank1_NORSRAM3	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_fsmc.h	/^#define FSMC_Bank1_NORSRAM3 /;"	d
FSMC_Bank1_NORSRAM4	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_fsmc.h	/^#define FSMC_Bank1_NORSRAM4 /;"	d
FSMC_Bank1_R_BASE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define FSMC_Bank1_R_BASE /;"	d
FSMC_Bank1_TypeDef	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^} FSMC_Bank1_TypeDef; $/;"	t	typeref:struct:__anon3e8f98ce1308
FSMC_Bank2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define FSMC_Bank2 /;"	d
FSMC_Bank2_NAND	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_fsmc.h	/^#define FSMC_Bank2_NAND /;"	d
FSMC_Bank2_R_BASE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define FSMC_Bank2_R_BASE /;"	d
FSMC_Bank2_TypeDef	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^} FSMC_Bank2_TypeDef;$/;"	t	typeref:struct:__anon3e8f98ce1508
FSMC_Bank3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define FSMC_Bank3 /;"	d
FSMC_Bank3_NAND	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_fsmc.h	/^#define FSMC_Bank3_NAND /;"	d
FSMC_Bank3_R_BASE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define FSMC_Bank3_R_BASE /;"	d
FSMC_Bank3_TypeDef	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^} FSMC_Bank3_TypeDef;$/;"	t	typeref:struct:__anon3e8f98ce1608
FSMC_Bank4	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define FSMC_Bank4 /;"	d
FSMC_Bank4_PCCARD	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_fsmc.h	/^#define FSMC_Bank4_PCCARD /;"	d
FSMC_Bank4_R_BASE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define FSMC_Bank4_R_BASE /;"	d
FSMC_Bank4_TypeDef	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^} FSMC_Bank4_TypeDef; $/;"	t	typeref:struct:__anon3e8f98ce1708
FSMC_BurstAccessMode	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_fsmc.h	/^  uint32_t FSMC_BurstAccessMode;     \/*!< Enables or disables the burst access mode for Flash m/;"	m	struct:__anon3000c2460208	typeref:typename:uint32_t
FSMC_BurstAccessMode_Disable	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_fsmc.h	/^#define FSMC_BurstAccessMode_Disable /;"	d
FSMC_BurstAccessMode_Enable	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_fsmc.h	/^#define FSMC_BurstAccessMode_Enable /;"	d
FSMC_BusTurnAroundDuration	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_fsmc.h	/^  uint32_t FSMC_BusTurnAroundDuration;  \/*!< Defines the number of HCLK cycles to configure$/;"	m	struct:__anon3000c2460108	typeref:typename:uint32_t
FSMC_CLKDivision	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_fsmc.h	/^  uint32_t FSMC_CLKDivision;            \/*!< Defines the period of CLK clock output signal, exp/;"	m	struct:__anon3000c2460108	typeref:typename:uint32_t
FSMC_ClearFlag	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_fsmc.c	/^void FSMC_ClearFlag(uint32_t FSMC_Bank, uint32_t FSMC_FLAG)$/;"	f	typeref:typename:void
FSMC_ClearITPendingBit	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_fsmc.c	/^void FSMC_ClearITPendingBit(uint32_t FSMC_Bank, uint32_t FSMC_IT)$/;"	f	typeref:typename:void
FSMC_CommonSpaceTimingStruct	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_fsmc.h	/^  FSMC_NAND_PCCARDTimingInitTypeDef*  FSMC_CommonSpaceTimingStruct;   \/*!< FSMC Common Space Ti/;"	m	struct:__anon3000c2460408	typeref:typename:FSMC_NAND_PCCARDTimingInitTypeDef *
FSMC_CommonSpaceTimingStruct	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_fsmc.h	/^  FSMC_NAND_PCCARDTimingInitTypeDef*  FSMC_CommonSpaceTimingStruct; \/*!< FSMC Common Space Timi/;"	m	struct:__anon3000c2460508	typeref:typename:FSMC_NAND_PCCARDTimingInitTypeDef *
FSMC_DataAddressMux	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_fsmc.h	/^  uint32_t FSMC_DataAddressMux;      \/*!< Specifies whether the address and data values are$/;"	m	struct:__anon3000c2460208	typeref:typename:uint32_t
FSMC_DataAddressMux_Disable	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_fsmc.h	/^#define FSMC_DataAddressMux_Disable /;"	d
FSMC_DataAddressMux_Enable	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_fsmc.h	/^#define FSMC_DataAddressMux_Enable /;"	d
FSMC_DataLatency	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_fsmc.h	/^  uint32_t FSMC_DataLatency;            \/*!< Defines the number of memory clock cycles to issue$/;"	m	struct:__anon3000c2460108	typeref:typename:uint32_t
FSMC_DataSetupTime	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_fsmc.h	/^  uint32_t FSMC_DataSetupTime;          \/*!< Defines the number of HCLK cycles to configure$/;"	m	struct:__anon3000c2460108	typeref:typename:uint32_t
FSMC_ECC	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_fsmc.h	/^  uint32_t FSMC_ECC;              \/*!< Enables or disables the ECC computation.$/;"	m	struct:__anon3000c2460408	typeref:typename:uint32_t
FSMC_ECCPageSize	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_fsmc.h	/^  uint32_t FSMC_ECCPageSize;      \/*!< Defines the page size for the extended ECC.$/;"	m	struct:__anon3000c2460408	typeref:typename:uint32_t
FSMC_ECCPageSize_1024Bytes	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_fsmc.h	/^#define FSMC_ECCPageSize_1024Bytes /;"	d
FSMC_ECCPageSize_2048Bytes	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_fsmc.h	/^#define FSMC_ECCPageSize_2048Bytes /;"	d
FSMC_ECCPageSize_256Bytes	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_fsmc.h	/^#define FSMC_ECCPageSize_256Bytes /;"	d
FSMC_ECCPageSize_4096Bytes	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_fsmc.h	/^#define FSMC_ECCPageSize_4096Bytes /;"	d
FSMC_ECCPageSize_512Bytes	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_fsmc.h	/^#define FSMC_ECCPageSize_512Bytes /;"	d
FSMC_ECCPageSize_8192Bytes	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_fsmc.h	/^#define FSMC_ECCPageSize_8192Bytes /;"	d
FSMC_ECCR2_ECC2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_ECCR2_ECC2 /;"	d
FSMC_ECCR3_ECC3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_ECCR3_ECC3 /;"	d
FSMC_ECC_Disable	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_fsmc.h	/^#define FSMC_ECC_Disable /;"	d
FSMC_ECC_Enable	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_fsmc.h	/^#define FSMC_ECC_Enable /;"	d
FSMC_ExtendedMode	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_fsmc.h	/^  uint32_t FSMC_ExtendedMode;        \/*!< Enables or disables the extended mode.$/;"	m	struct:__anon3000c2460208	typeref:typename:uint32_t
FSMC_ExtendedMode_Disable	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_fsmc.h	/^#define FSMC_ExtendedMode_Disable /;"	d
FSMC_ExtendedMode_Enable	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_fsmc.h	/^#define FSMC_ExtendedMode_Enable /;"	d
FSMC_FLAG_FEMPT	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_fsmc.h	/^#define FSMC_FLAG_FEMPT /;"	d
FSMC_FLAG_FallingEdge	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_fsmc.h	/^#define FSMC_FLAG_FallingEdge /;"	d
FSMC_FLAG_Level	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_fsmc.h	/^#define FSMC_FLAG_Level /;"	d
FSMC_FLAG_RisingEdge	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_fsmc.h	/^#define FSMC_FLAG_RisingEdge /;"	d
FSMC_GetECC	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_fsmc.c	/^uint32_t FSMC_GetECC(uint32_t FSMC_Bank)$/;"	f	typeref:typename:uint32_t
FSMC_GetFlagStatus	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_fsmc.c	/^FlagStatus FSMC_GetFlagStatus(uint32_t FSMC_Bank, uint32_t FSMC_FLAG)$/;"	f	typeref:typename:FlagStatus
FSMC_GetITStatus	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_fsmc.c	/^ITStatus FSMC_GetITStatus(uint32_t FSMC_Bank, uint32_t FSMC_IT)$/;"	f	typeref:typename:ITStatus
FSMC_HiZSetupTime	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_fsmc.h	/^  uint32_t FSMC_HiZSetupTime;   \/*!< Defines the number of HCLK clock cycles during which the$/;"	m	struct:__anon3000c2460308	typeref:typename:uint32_t
FSMC_HoldSetupTime	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_fsmc.h	/^  uint32_t FSMC_HoldSetupTime;  \/*!< Defines the number of HCLK clock cycles to hold address$/;"	m	struct:__anon3000c2460308	typeref:typename:uint32_t
FSMC_IOSpaceTimingStruct	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_fsmc.h	/^  FSMC_NAND_PCCARDTimingInitTypeDef*  FSMC_IOSpaceTimingStruct; \/*!< FSMC IO Space Timing *\/  $/;"	m	struct:__anon3000c2460508	typeref:typename:FSMC_NAND_PCCARDTimingInitTypeDef *
FSMC_IRQHandler	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/arm/startup_stm32f2xx.s	/^FSMC_IRQHandler                                                            $/;"	l
FSMC_IRQHandler	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/iar/startup_stm32f2xx.s	/^FSMC_IRQHandler  $/;"	l
FSMC_IRQn	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  FSMC_IRQn                   = 48,     \/*!< FSMC global Interrupt                             /;"	e	enum:IRQn
FSMC_ITConfig	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_fsmc.c	/^void FSMC_ITConfig(uint32_t FSMC_Bank, uint32_t FSMC_IT, FunctionalState NewState)$/;"	f	typeref:typename:void
FSMC_IT_FallingEdge	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_fsmc.h	/^#define FSMC_IT_FallingEdge /;"	d
FSMC_IT_Level	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_fsmc.h	/^#define FSMC_IT_Level /;"	d
FSMC_IT_RisingEdge	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_fsmc.h	/^#define FSMC_IT_RisingEdge /;"	d
FSMC_MemoryDataWidth	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_fsmc.h	/^  uint32_t FSMC_MemoryDataWidth;     \/*!< Specifies the external memory device width.$/;"	m	struct:__anon3000c2460208	typeref:typename:uint32_t
FSMC_MemoryDataWidth	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_fsmc.h	/^  uint32_t FSMC_MemoryDataWidth;  \/*!< Specifies the external memory device width.$/;"	m	struct:__anon3000c2460408	typeref:typename:uint32_t
FSMC_MemoryDataWidth_16b	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_fsmc.h	/^#define FSMC_MemoryDataWidth_16b /;"	d
FSMC_MemoryDataWidth_8b	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_fsmc.h	/^#define FSMC_MemoryDataWidth_8b /;"	d
FSMC_MemoryType	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_fsmc.h	/^  uint32_t FSMC_MemoryType;          \/*!< Specifies the type of external memory attached to$/;"	m	struct:__anon3000c2460208	typeref:typename:uint32_t
FSMC_MemoryType_NOR	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_fsmc.h	/^#define FSMC_MemoryType_NOR /;"	d
FSMC_MemoryType_PSRAM	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_fsmc.h	/^#define FSMC_MemoryType_PSRAM /;"	d
FSMC_MemoryType_SRAM	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_fsmc.h	/^#define FSMC_MemoryType_SRAM /;"	d
FSMC_NANDCmd	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_fsmc.c	/^void FSMC_NANDCmd(uint32_t FSMC_Bank, FunctionalState NewState)$/;"	f	typeref:typename:void
FSMC_NANDDeInit	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_fsmc.c	/^void FSMC_NANDDeInit(uint32_t FSMC_Bank)$/;"	f	typeref:typename:void
FSMC_NANDECCCmd	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_fsmc.c	/^void FSMC_NANDECCCmd(uint32_t FSMC_Bank, FunctionalState NewState)$/;"	f	typeref:typename:void
FSMC_NANDInit	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_fsmc.c	/^void FSMC_NANDInit(FSMC_NANDInitTypeDef* FSMC_NANDInitStruct)$/;"	f	typeref:typename:void
FSMC_NANDInitTypeDef	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_fsmc.h	/^}FSMC_NANDInitTypeDef;$/;"	t	typeref:struct:__anon3000c2460408
FSMC_NANDStructInit	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_fsmc.c	/^void FSMC_NANDStructInit(FSMC_NANDInitTypeDef* FSMC_NANDInitStruct)$/;"	f	typeref:typename:void
FSMC_NAND_PCCARDTimingInitTypeDef	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_fsmc.h	/^}FSMC_NAND_PCCARDTimingInitTypeDef;$/;"	t	typeref:struct:__anon3000c2460308
FSMC_NORSRAMCmd	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_fsmc.c	/^void FSMC_NORSRAMCmd(uint32_t FSMC_Bank, FunctionalState NewState)$/;"	f	typeref:typename:void
FSMC_NORSRAMDeInit	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_fsmc.c	/^void FSMC_NORSRAMDeInit(uint32_t FSMC_Bank)$/;"	f	typeref:typename:void
FSMC_NORSRAMInit	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_fsmc.c	/^void FSMC_NORSRAMInit(FSMC_NORSRAMInitTypeDef* FSMC_NORSRAMInitStruct)$/;"	f	typeref:typename:void
FSMC_NORSRAMInitTypeDef	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_fsmc.h	/^}FSMC_NORSRAMInitTypeDef;$/;"	t	typeref:struct:__anon3000c2460208
FSMC_NORSRAMStructInit	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_fsmc.c	/^void FSMC_NORSRAMStructInit(FSMC_NORSRAMInitTypeDef* FSMC_NORSRAMInitStruct)$/;"	f	typeref:typename:void
FSMC_NORSRAMTimingInitTypeDef	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_fsmc.h	/^}FSMC_NORSRAMTimingInitTypeDef;$/;"	t	typeref:struct:__anon3000c2460108
FSMC_PATT2_ATTHIZ2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PATT2_ATTHIZ2 /;"	d
FSMC_PATT2_ATTHIZ2_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PATT2_ATTHIZ2_0 /;"	d
FSMC_PATT2_ATTHIZ2_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PATT2_ATTHIZ2_1 /;"	d
FSMC_PATT2_ATTHIZ2_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PATT2_ATTHIZ2_2 /;"	d
FSMC_PATT2_ATTHIZ2_3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PATT2_ATTHIZ2_3 /;"	d
FSMC_PATT2_ATTHIZ2_4	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PATT2_ATTHIZ2_4 /;"	d
FSMC_PATT2_ATTHIZ2_5	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PATT2_ATTHIZ2_5 /;"	d
FSMC_PATT2_ATTHIZ2_6	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PATT2_ATTHIZ2_6 /;"	d
FSMC_PATT2_ATTHIZ2_7	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PATT2_ATTHIZ2_7 /;"	d
FSMC_PATT2_ATTHOLD2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PATT2_ATTHOLD2 /;"	d
FSMC_PATT2_ATTHOLD2_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PATT2_ATTHOLD2_0 /;"	d
FSMC_PATT2_ATTHOLD2_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PATT2_ATTHOLD2_1 /;"	d
FSMC_PATT2_ATTHOLD2_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PATT2_ATTHOLD2_2 /;"	d
FSMC_PATT2_ATTHOLD2_3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PATT2_ATTHOLD2_3 /;"	d
FSMC_PATT2_ATTHOLD2_4	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PATT2_ATTHOLD2_4 /;"	d
FSMC_PATT2_ATTHOLD2_5	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PATT2_ATTHOLD2_5 /;"	d
FSMC_PATT2_ATTHOLD2_6	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PATT2_ATTHOLD2_6 /;"	d
FSMC_PATT2_ATTHOLD2_7	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PATT2_ATTHOLD2_7 /;"	d
FSMC_PATT2_ATTSET2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PATT2_ATTSET2 /;"	d
FSMC_PATT2_ATTSET2_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PATT2_ATTSET2_0 /;"	d
FSMC_PATT2_ATTSET2_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PATT2_ATTSET2_1 /;"	d
FSMC_PATT2_ATTSET2_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PATT2_ATTSET2_2 /;"	d
FSMC_PATT2_ATTSET2_3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PATT2_ATTSET2_3 /;"	d
FSMC_PATT2_ATTSET2_4	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PATT2_ATTSET2_4 /;"	d
FSMC_PATT2_ATTSET2_5	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PATT2_ATTSET2_5 /;"	d
FSMC_PATT2_ATTSET2_6	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PATT2_ATTSET2_6 /;"	d
FSMC_PATT2_ATTSET2_7	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PATT2_ATTSET2_7 /;"	d
FSMC_PATT2_ATTWAIT2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PATT2_ATTWAIT2 /;"	d
FSMC_PATT2_ATTWAIT2_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PATT2_ATTWAIT2_0 /;"	d
FSMC_PATT2_ATTWAIT2_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PATT2_ATTWAIT2_1 /;"	d
FSMC_PATT2_ATTWAIT2_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PATT2_ATTWAIT2_2 /;"	d
FSMC_PATT2_ATTWAIT2_3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PATT2_ATTWAIT2_3 /;"	d
FSMC_PATT2_ATTWAIT2_4	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PATT2_ATTWAIT2_4 /;"	d
FSMC_PATT2_ATTWAIT2_5	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PATT2_ATTWAIT2_5 /;"	d
FSMC_PATT2_ATTWAIT2_6	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PATT2_ATTWAIT2_6 /;"	d
FSMC_PATT2_ATTWAIT2_7	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PATT2_ATTWAIT2_7 /;"	d
FSMC_PATT3_ATTHIZ3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PATT3_ATTHIZ3 /;"	d
FSMC_PATT3_ATTHIZ3_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PATT3_ATTHIZ3_0 /;"	d
FSMC_PATT3_ATTHIZ3_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PATT3_ATTHIZ3_1 /;"	d
FSMC_PATT3_ATTHIZ3_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PATT3_ATTHIZ3_2 /;"	d
FSMC_PATT3_ATTHIZ3_3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PATT3_ATTHIZ3_3 /;"	d
FSMC_PATT3_ATTHIZ3_4	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PATT3_ATTHIZ3_4 /;"	d
FSMC_PATT3_ATTHIZ3_5	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PATT3_ATTHIZ3_5 /;"	d
FSMC_PATT3_ATTHIZ3_6	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PATT3_ATTHIZ3_6 /;"	d
FSMC_PATT3_ATTHIZ3_7	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PATT3_ATTHIZ3_7 /;"	d
FSMC_PATT3_ATTHOLD3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PATT3_ATTHOLD3 /;"	d
FSMC_PATT3_ATTHOLD3_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PATT3_ATTHOLD3_0 /;"	d
FSMC_PATT3_ATTHOLD3_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PATT3_ATTHOLD3_1 /;"	d
FSMC_PATT3_ATTHOLD3_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PATT3_ATTHOLD3_2 /;"	d
FSMC_PATT3_ATTHOLD3_3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PATT3_ATTHOLD3_3 /;"	d
FSMC_PATT3_ATTHOLD3_4	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PATT3_ATTHOLD3_4 /;"	d
FSMC_PATT3_ATTHOLD3_5	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PATT3_ATTHOLD3_5 /;"	d
FSMC_PATT3_ATTHOLD3_6	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PATT3_ATTHOLD3_6 /;"	d
FSMC_PATT3_ATTHOLD3_7	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PATT3_ATTHOLD3_7 /;"	d
FSMC_PATT3_ATTSET3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PATT3_ATTSET3 /;"	d
FSMC_PATT3_ATTSET3_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PATT3_ATTSET3_0 /;"	d
FSMC_PATT3_ATTSET3_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PATT3_ATTSET3_1 /;"	d
FSMC_PATT3_ATTSET3_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PATT3_ATTSET3_2 /;"	d
FSMC_PATT3_ATTSET3_3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PATT3_ATTSET3_3 /;"	d
FSMC_PATT3_ATTSET3_4	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PATT3_ATTSET3_4 /;"	d
FSMC_PATT3_ATTSET3_5	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PATT3_ATTSET3_5 /;"	d
FSMC_PATT3_ATTSET3_6	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PATT3_ATTSET3_6 /;"	d
FSMC_PATT3_ATTSET3_7	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PATT3_ATTSET3_7 /;"	d
FSMC_PATT3_ATTWAIT3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PATT3_ATTWAIT3 /;"	d
FSMC_PATT3_ATTWAIT3_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PATT3_ATTWAIT3_0 /;"	d
FSMC_PATT3_ATTWAIT3_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PATT3_ATTWAIT3_1 /;"	d
FSMC_PATT3_ATTWAIT3_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PATT3_ATTWAIT3_2 /;"	d
FSMC_PATT3_ATTWAIT3_3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PATT3_ATTWAIT3_3 /;"	d
FSMC_PATT3_ATTWAIT3_4	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PATT3_ATTWAIT3_4 /;"	d
FSMC_PATT3_ATTWAIT3_5	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PATT3_ATTWAIT3_5 /;"	d
FSMC_PATT3_ATTWAIT3_6	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PATT3_ATTWAIT3_6 /;"	d
FSMC_PATT3_ATTWAIT3_7	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PATT3_ATTWAIT3_7 /;"	d
FSMC_PATT4_ATTHIZ4	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PATT4_ATTHIZ4 /;"	d
FSMC_PATT4_ATTHIZ4_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PATT4_ATTHIZ4_0 /;"	d
FSMC_PATT4_ATTHIZ4_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PATT4_ATTHIZ4_1 /;"	d
FSMC_PATT4_ATTHIZ4_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PATT4_ATTHIZ4_2 /;"	d
FSMC_PATT4_ATTHIZ4_3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PATT4_ATTHIZ4_3 /;"	d
FSMC_PATT4_ATTHIZ4_4	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PATT4_ATTHIZ4_4 /;"	d
FSMC_PATT4_ATTHIZ4_5	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PATT4_ATTHIZ4_5 /;"	d
FSMC_PATT4_ATTHIZ4_6	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PATT4_ATTHIZ4_6 /;"	d
FSMC_PATT4_ATTHIZ4_7	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PATT4_ATTHIZ4_7 /;"	d
FSMC_PATT4_ATTHOLD4	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PATT4_ATTHOLD4 /;"	d
FSMC_PATT4_ATTHOLD4_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PATT4_ATTHOLD4_0 /;"	d
FSMC_PATT4_ATTHOLD4_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PATT4_ATTHOLD4_1 /;"	d
FSMC_PATT4_ATTHOLD4_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PATT4_ATTHOLD4_2 /;"	d
FSMC_PATT4_ATTHOLD4_3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PATT4_ATTHOLD4_3 /;"	d
FSMC_PATT4_ATTHOLD4_4	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PATT4_ATTHOLD4_4 /;"	d
FSMC_PATT4_ATTHOLD4_5	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PATT4_ATTHOLD4_5 /;"	d
FSMC_PATT4_ATTHOLD4_6	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PATT4_ATTHOLD4_6 /;"	d
FSMC_PATT4_ATTHOLD4_7	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PATT4_ATTHOLD4_7 /;"	d
FSMC_PATT4_ATTSET4	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PATT4_ATTSET4 /;"	d
FSMC_PATT4_ATTSET4_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PATT4_ATTSET4_0 /;"	d
FSMC_PATT4_ATTSET4_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PATT4_ATTSET4_1 /;"	d
FSMC_PATT4_ATTSET4_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PATT4_ATTSET4_2 /;"	d
FSMC_PATT4_ATTSET4_3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PATT4_ATTSET4_3 /;"	d
FSMC_PATT4_ATTSET4_4	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PATT4_ATTSET4_4 /;"	d
FSMC_PATT4_ATTSET4_5	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PATT4_ATTSET4_5 /;"	d
FSMC_PATT4_ATTSET4_6	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PATT4_ATTSET4_6 /;"	d
FSMC_PATT4_ATTSET4_7	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PATT4_ATTSET4_7 /;"	d
FSMC_PATT4_ATTWAIT4	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PATT4_ATTWAIT4 /;"	d
FSMC_PATT4_ATTWAIT4_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PATT4_ATTWAIT4_0 /;"	d
FSMC_PATT4_ATTWAIT4_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PATT4_ATTWAIT4_1 /;"	d
FSMC_PATT4_ATTWAIT4_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PATT4_ATTWAIT4_2 /;"	d
FSMC_PATT4_ATTWAIT4_3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PATT4_ATTWAIT4_3 /;"	d
FSMC_PATT4_ATTWAIT4_4	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PATT4_ATTWAIT4_4 /;"	d
FSMC_PATT4_ATTWAIT4_5	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PATT4_ATTWAIT4_5 /;"	d
FSMC_PATT4_ATTWAIT4_6	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PATT4_ATTWAIT4_6 /;"	d
FSMC_PATT4_ATTWAIT4_7	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PATT4_ATTWAIT4_7 /;"	d
FSMC_PCCARDCmd	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_fsmc.c	/^void FSMC_PCCARDCmd(FunctionalState NewState)$/;"	f	typeref:typename:void
FSMC_PCCARDDeInit	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_fsmc.c	/^void FSMC_PCCARDDeInit(void)$/;"	f	typeref:typename:void
FSMC_PCCARDInit	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_fsmc.c	/^void FSMC_PCCARDInit(FSMC_PCCARDInitTypeDef* FSMC_PCCARDInitStruct)$/;"	f	typeref:typename:void
FSMC_PCCARDInitTypeDef	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_fsmc.h	/^}FSMC_PCCARDInitTypeDef;$/;"	t	typeref:struct:__anon3000c2460508
FSMC_PCCARDStructInit	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_fsmc.c	/^void FSMC_PCCARDStructInit(FSMC_PCCARDInitTypeDef* FSMC_PCCARDInitStruct)$/;"	f	typeref:typename:void
FSMC_PCR2_ECCEN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PCR2_ECCEN /;"	d
FSMC_PCR2_ECCPS	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PCR2_ECCPS /;"	d
FSMC_PCR2_ECCPS_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PCR2_ECCPS_0 /;"	d
FSMC_PCR2_ECCPS_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PCR2_ECCPS_1 /;"	d
FSMC_PCR2_ECCPS_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PCR2_ECCPS_2 /;"	d
FSMC_PCR2_PBKEN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PCR2_PBKEN /;"	d
FSMC_PCR2_PTYP	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PCR2_PTYP /;"	d
FSMC_PCR2_PWAITEN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PCR2_PWAITEN /;"	d
FSMC_PCR2_PWID	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PCR2_PWID /;"	d
FSMC_PCR2_PWID_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PCR2_PWID_0 /;"	d
FSMC_PCR2_PWID_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PCR2_PWID_1 /;"	d
FSMC_PCR2_TAR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PCR2_TAR /;"	d
FSMC_PCR2_TAR_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PCR2_TAR_0 /;"	d
FSMC_PCR2_TAR_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PCR2_TAR_1 /;"	d
FSMC_PCR2_TAR_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PCR2_TAR_2 /;"	d
FSMC_PCR2_TAR_3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PCR2_TAR_3 /;"	d
FSMC_PCR2_TCLR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PCR2_TCLR /;"	d
FSMC_PCR2_TCLR_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PCR2_TCLR_0 /;"	d
FSMC_PCR2_TCLR_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PCR2_TCLR_1 /;"	d
FSMC_PCR2_TCLR_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PCR2_TCLR_2 /;"	d
FSMC_PCR2_TCLR_3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PCR2_TCLR_3 /;"	d
FSMC_PCR3_ECCEN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PCR3_ECCEN /;"	d
FSMC_PCR3_ECCPS	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PCR3_ECCPS /;"	d
FSMC_PCR3_ECCPS_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PCR3_ECCPS_0 /;"	d
FSMC_PCR3_ECCPS_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PCR3_ECCPS_1 /;"	d
FSMC_PCR3_ECCPS_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PCR3_ECCPS_2 /;"	d
FSMC_PCR3_PBKEN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PCR3_PBKEN /;"	d
FSMC_PCR3_PTYP	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PCR3_PTYP /;"	d
FSMC_PCR3_PWAITEN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PCR3_PWAITEN /;"	d
FSMC_PCR3_PWID	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PCR3_PWID /;"	d
FSMC_PCR3_PWID_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PCR3_PWID_0 /;"	d
FSMC_PCR3_PWID_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PCR3_PWID_1 /;"	d
FSMC_PCR3_TAR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PCR3_TAR /;"	d
FSMC_PCR3_TAR_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PCR3_TAR_0 /;"	d
FSMC_PCR3_TAR_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PCR3_TAR_1 /;"	d
FSMC_PCR3_TAR_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PCR3_TAR_2 /;"	d
FSMC_PCR3_TAR_3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PCR3_TAR_3 /;"	d
FSMC_PCR3_TCLR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PCR3_TCLR /;"	d
FSMC_PCR3_TCLR_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PCR3_TCLR_0 /;"	d
FSMC_PCR3_TCLR_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PCR3_TCLR_1 /;"	d
FSMC_PCR3_TCLR_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PCR3_TCLR_2 /;"	d
FSMC_PCR3_TCLR_3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PCR3_TCLR_3 /;"	d
FSMC_PCR4_ECCEN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PCR4_ECCEN /;"	d
FSMC_PCR4_ECCPS	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PCR4_ECCPS /;"	d
FSMC_PCR4_ECCPS_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PCR4_ECCPS_0 /;"	d
FSMC_PCR4_ECCPS_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PCR4_ECCPS_1 /;"	d
FSMC_PCR4_ECCPS_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PCR4_ECCPS_2 /;"	d
FSMC_PCR4_PBKEN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PCR4_PBKEN /;"	d
FSMC_PCR4_PTYP	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PCR4_PTYP /;"	d
FSMC_PCR4_PWAITEN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PCR4_PWAITEN /;"	d
FSMC_PCR4_PWID	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PCR4_PWID /;"	d
FSMC_PCR4_PWID_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PCR4_PWID_0 /;"	d
FSMC_PCR4_PWID_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PCR4_PWID_1 /;"	d
FSMC_PCR4_TAR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PCR4_TAR /;"	d
FSMC_PCR4_TAR_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PCR4_TAR_0 /;"	d
FSMC_PCR4_TAR_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PCR4_TAR_1 /;"	d
FSMC_PCR4_TAR_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PCR4_TAR_2 /;"	d
FSMC_PCR4_TAR_3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PCR4_TAR_3 /;"	d
FSMC_PCR4_TCLR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PCR4_TCLR /;"	d
FSMC_PCR4_TCLR_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PCR4_TCLR_0 /;"	d
FSMC_PCR4_TCLR_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PCR4_TCLR_1 /;"	d
FSMC_PCR4_TCLR_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PCR4_TCLR_2 /;"	d
FSMC_PCR4_TCLR_3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PCR4_TCLR_3 /;"	d
FSMC_PIO4_IOHIZ4	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PIO4_IOHIZ4 /;"	d
FSMC_PIO4_IOHIZ4_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PIO4_IOHIZ4_0 /;"	d
FSMC_PIO4_IOHIZ4_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PIO4_IOHIZ4_1 /;"	d
FSMC_PIO4_IOHIZ4_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PIO4_IOHIZ4_2 /;"	d
FSMC_PIO4_IOHIZ4_3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PIO4_IOHIZ4_3 /;"	d
FSMC_PIO4_IOHIZ4_4	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PIO4_IOHIZ4_4 /;"	d
FSMC_PIO4_IOHIZ4_5	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PIO4_IOHIZ4_5 /;"	d
FSMC_PIO4_IOHIZ4_6	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PIO4_IOHIZ4_6 /;"	d
FSMC_PIO4_IOHIZ4_7	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PIO4_IOHIZ4_7 /;"	d
FSMC_PIO4_IOHOLD4	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PIO4_IOHOLD4 /;"	d
FSMC_PIO4_IOHOLD4_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PIO4_IOHOLD4_0 /;"	d
FSMC_PIO4_IOHOLD4_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PIO4_IOHOLD4_1 /;"	d
FSMC_PIO4_IOHOLD4_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PIO4_IOHOLD4_2 /;"	d
FSMC_PIO4_IOHOLD4_3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PIO4_IOHOLD4_3 /;"	d
FSMC_PIO4_IOHOLD4_4	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PIO4_IOHOLD4_4 /;"	d
FSMC_PIO4_IOHOLD4_5	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PIO4_IOHOLD4_5 /;"	d
FSMC_PIO4_IOHOLD4_6	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PIO4_IOHOLD4_6 /;"	d
FSMC_PIO4_IOHOLD4_7	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PIO4_IOHOLD4_7 /;"	d
FSMC_PIO4_IOSET4	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PIO4_IOSET4 /;"	d
FSMC_PIO4_IOSET4_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PIO4_IOSET4_0 /;"	d
FSMC_PIO4_IOSET4_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PIO4_IOSET4_1 /;"	d
FSMC_PIO4_IOSET4_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PIO4_IOSET4_2 /;"	d
FSMC_PIO4_IOSET4_3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PIO4_IOSET4_3 /;"	d
FSMC_PIO4_IOSET4_4	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PIO4_IOSET4_4 /;"	d
FSMC_PIO4_IOSET4_5	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PIO4_IOSET4_5 /;"	d
FSMC_PIO4_IOSET4_6	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PIO4_IOSET4_6 /;"	d
FSMC_PIO4_IOSET4_7	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PIO4_IOSET4_7 /;"	d
FSMC_PIO4_IOWAIT4	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PIO4_IOWAIT4 /;"	d
FSMC_PIO4_IOWAIT4_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PIO4_IOWAIT4_0 /;"	d
FSMC_PIO4_IOWAIT4_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PIO4_IOWAIT4_1 /;"	d
FSMC_PIO4_IOWAIT4_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PIO4_IOWAIT4_2 /;"	d
FSMC_PIO4_IOWAIT4_3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PIO4_IOWAIT4_3 /;"	d
FSMC_PIO4_IOWAIT4_4	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PIO4_IOWAIT4_4 /;"	d
FSMC_PIO4_IOWAIT4_5	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PIO4_IOWAIT4_5 /;"	d
FSMC_PIO4_IOWAIT4_6	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PIO4_IOWAIT4_6 /;"	d
FSMC_PIO4_IOWAIT4_7	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PIO4_IOWAIT4_7 /;"	d
FSMC_PMEM2_MEMHIZ2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PMEM2_MEMHIZ2 /;"	d
FSMC_PMEM2_MEMHIZ2_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PMEM2_MEMHIZ2_0 /;"	d
FSMC_PMEM2_MEMHIZ2_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PMEM2_MEMHIZ2_1 /;"	d
FSMC_PMEM2_MEMHIZ2_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PMEM2_MEMHIZ2_2 /;"	d
FSMC_PMEM2_MEMHIZ2_3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PMEM2_MEMHIZ2_3 /;"	d
FSMC_PMEM2_MEMHIZ2_4	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PMEM2_MEMHIZ2_4 /;"	d
FSMC_PMEM2_MEMHIZ2_5	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PMEM2_MEMHIZ2_5 /;"	d
FSMC_PMEM2_MEMHIZ2_6	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PMEM2_MEMHIZ2_6 /;"	d
FSMC_PMEM2_MEMHIZ2_7	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PMEM2_MEMHIZ2_7 /;"	d
FSMC_PMEM2_MEMHOLD2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PMEM2_MEMHOLD2 /;"	d
FSMC_PMEM2_MEMHOLD2_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PMEM2_MEMHOLD2_0 /;"	d
FSMC_PMEM2_MEMHOLD2_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PMEM2_MEMHOLD2_1 /;"	d
FSMC_PMEM2_MEMHOLD2_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PMEM2_MEMHOLD2_2 /;"	d
FSMC_PMEM2_MEMHOLD2_3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PMEM2_MEMHOLD2_3 /;"	d
FSMC_PMEM2_MEMHOLD2_4	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PMEM2_MEMHOLD2_4 /;"	d
FSMC_PMEM2_MEMHOLD2_5	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PMEM2_MEMHOLD2_5 /;"	d
FSMC_PMEM2_MEMHOLD2_6	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PMEM2_MEMHOLD2_6 /;"	d
FSMC_PMEM2_MEMHOLD2_7	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PMEM2_MEMHOLD2_7 /;"	d
FSMC_PMEM2_MEMSET2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PMEM2_MEMSET2 /;"	d
FSMC_PMEM2_MEMSET2_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PMEM2_MEMSET2_0 /;"	d
FSMC_PMEM2_MEMSET2_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PMEM2_MEMSET2_1 /;"	d
FSMC_PMEM2_MEMSET2_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PMEM2_MEMSET2_2 /;"	d
FSMC_PMEM2_MEMSET2_3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PMEM2_MEMSET2_3 /;"	d
FSMC_PMEM2_MEMSET2_4	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PMEM2_MEMSET2_4 /;"	d
FSMC_PMEM2_MEMSET2_5	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PMEM2_MEMSET2_5 /;"	d
FSMC_PMEM2_MEMSET2_6	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PMEM2_MEMSET2_6 /;"	d
FSMC_PMEM2_MEMSET2_7	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PMEM2_MEMSET2_7 /;"	d
FSMC_PMEM2_MEMWAIT2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PMEM2_MEMWAIT2 /;"	d
FSMC_PMEM2_MEMWAIT2_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PMEM2_MEMWAIT2_0 /;"	d
FSMC_PMEM2_MEMWAIT2_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PMEM2_MEMWAIT2_1 /;"	d
FSMC_PMEM2_MEMWAIT2_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PMEM2_MEMWAIT2_2 /;"	d
FSMC_PMEM2_MEMWAIT2_3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PMEM2_MEMWAIT2_3 /;"	d
FSMC_PMEM2_MEMWAIT2_4	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PMEM2_MEMWAIT2_4 /;"	d
FSMC_PMEM2_MEMWAIT2_5	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PMEM2_MEMWAIT2_5 /;"	d
FSMC_PMEM2_MEMWAIT2_6	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PMEM2_MEMWAIT2_6 /;"	d
FSMC_PMEM2_MEMWAIT2_7	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PMEM2_MEMWAIT2_7 /;"	d
FSMC_PMEM3_MEMHIZ3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PMEM3_MEMHIZ3 /;"	d
FSMC_PMEM3_MEMHIZ3_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PMEM3_MEMHIZ3_0 /;"	d
FSMC_PMEM3_MEMHIZ3_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PMEM3_MEMHIZ3_1 /;"	d
FSMC_PMEM3_MEMHIZ3_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PMEM3_MEMHIZ3_2 /;"	d
FSMC_PMEM3_MEMHIZ3_3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PMEM3_MEMHIZ3_3 /;"	d
FSMC_PMEM3_MEMHIZ3_4	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PMEM3_MEMHIZ3_4 /;"	d
FSMC_PMEM3_MEMHIZ3_5	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PMEM3_MEMHIZ3_5 /;"	d
FSMC_PMEM3_MEMHIZ3_6	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PMEM3_MEMHIZ3_6 /;"	d
FSMC_PMEM3_MEMHIZ3_7	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PMEM3_MEMHIZ3_7 /;"	d
FSMC_PMEM3_MEMHOLD3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PMEM3_MEMHOLD3 /;"	d
FSMC_PMEM3_MEMHOLD3_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PMEM3_MEMHOLD3_0 /;"	d
FSMC_PMEM3_MEMHOLD3_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PMEM3_MEMHOLD3_1 /;"	d
FSMC_PMEM3_MEMHOLD3_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PMEM3_MEMHOLD3_2 /;"	d
FSMC_PMEM3_MEMHOLD3_3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PMEM3_MEMHOLD3_3 /;"	d
FSMC_PMEM3_MEMHOLD3_4	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PMEM3_MEMHOLD3_4 /;"	d
FSMC_PMEM3_MEMHOLD3_5	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PMEM3_MEMHOLD3_5 /;"	d
FSMC_PMEM3_MEMHOLD3_6	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PMEM3_MEMHOLD3_6 /;"	d
FSMC_PMEM3_MEMHOLD3_7	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PMEM3_MEMHOLD3_7 /;"	d
FSMC_PMEM3_MEMSET3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PMEM3_MEMSET3 /;"	d
FSMC_PMEM3_MEMSET3_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PMEM3_MEMSET3_0 /;"	d
FSMC_PMEM3_MEMSET3_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PMEM3_MEMSET3_1 /;"	d
FSMC_PMEM3_MEMSET3_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PMEM3_MEMSET3_2 /;"	d
FSMC_PMEM3_MEMSET3_3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PMEM3_MEMSET3_3 /;"	d
FSMC_PMEM3_MEMSET3_4	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PMEM3_MEMSET3_4 /;"	d
FSMC_PMEM3_MEMSET3_5	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PMEM3_MEMSET3_5 /;"	d
FSMC_PMEM3_MEMSET3_6	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PMEM3_MEMSET3_6 /;"	d
FSMC_PMEM3_MEMSET3_7	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PMEM3_MEMSET3_7 /;"	d
FSMC_PMEM3_MEMWAIT3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PMEM3_MEMWAIT3 /;"	d
FSMC_PMEM3_MEMWAIT3_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PMEM3_MEMWAIT3_0 /;"	d
FSMC_PMEM3_MEMWAIT3_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PMEM3_MEMWAIT3_1 /;"	d
FSMC_PMEM3_MEMWAIT3_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PMEM3_MEMWAIT3_2 /;"	d
FSMC_PMEM3_MEMWAIT3_3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PMEM3_MEMWAIT3_3 /;"	d
FSMC_PMEM3_MEMWAIT3_4	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PMEM3_MEMWAIT3_4 /;"	d
FSMC_PMEM3_MEMWAIT3_5	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PMEM3_MEMWAIT3_5 /;"	d
FSMC_PMEM3_MEMWAIT3_6	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PMEM3_MEMWAIT3_6 /;"	d
FSMC_PMEM3_MEMWAIT3_7	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PMEM3_MEMWAIT3_7 /;"	d
FSMC_PMEM4_MEMHIZ4	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PMEM4_MEMHIZ4 /;"	d
FSMC_PMEM4_MEMHIZ4_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PMEM4_MEMHIZ4_0 /;"	d
FSMC_PMEM4_MEMHIZ4_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PMEM4_MEMHIZ4_1 /;"	d
FSMC_PMEM4_MEMHIZ4_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PMEM4_MEMHIZ4_2 /;"	d
FSMC_PMEM4_MEMHIZ4_3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PMEM4_MEMHIZ4_3 /;"	d
FSMC_PMEM4_MEMHIZ4_4	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PMEM4_MEMHIZ4_4 /;"	d
FSMC_PMEM4_MEMHIZ4_5	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PMEM4_MEMHIZ4_5 /;"	d
FSMC_PMEM4_MEMHIZ4_6	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PMEM4_MEMHIZ4_6 /;"	d
FSMC_PMEM4_MEMHIZ4_7	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PMEM4_MEMHIZ4_7 /;"	d
FSMC_PMEM4_MEMHOLD4	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PMEM4_MEMHOLD4 /;"	d
FSMC_PMEM4_MEMHOLD4_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PMEM4_MEMHOLD4_0 /;"	d
FSMC_PMEM4_MEMHOLD4_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PMEM4_MEMHOLD4_1 /;"	d
FSMC_PMEM4_MEMHOLD4_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PMEM4_MEMHOLD4_2 /;"	d
FSMC_PMEM4_MEMHOLD4_3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PMEM4_MEMHOLD4_3 /;"	d
FSMC_PMEM4_MEMHOLD4_4	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PMEM4_MEMHOLD4_4 /;"	d
FSMC_PMEM4_MEMHOLD4_5	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PMEM4_MEMHOLD4_5 /;"	d
FSMC_PMEM4_MEMHOLD4_6	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PMEM4_MEMHOLD4_6 /;"	d
FSMC_PMEM4_MEMHOLD4_7	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PMEM4_MEMHOLD4_7 /;"	d
FSMC_PMEM4_MEMSET4	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PMEM4_MEMSET4 /;"	d
FSMC_PMEM4_MEMSET4_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PMEM4_MEMSET4_0 /;"	d
FSMC_PMEM4_MEMSET4_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PMEM4_MEMSET4_1 /;"	d
FSMC_PMEM4_MEMSET4_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PMEM4_MEMSET4_2 /;"	d
FSMC_PMEM4_MEMSET4_3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PMEM4_MEMSET4_3 /;"	d
FSMC_PMEM4_MEMSET4_4	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PMEM4_MEMSET4_4 /;"	d
FSMC_PMEM4_MEMSET4_5	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PMEM4_MEMSET4_5 /;"	d
FSMC_PMEM4_MEMSET4_6	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PMEM4_MEMSET4_6 /;"	d
FSMC_PMEM4_MEMSET4_7	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PMEM4_MEMSET4_7 /;"	d
FSMC_PMEM4_MEMWAIT4	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PMEM4_MEMWAIT4 /;"	d
FSMC_PMEM4_MEMWAIT4_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PMEM4_MEMWAIT4_0 /;"	d
FSMC_PMEM4_MEMWAIT4_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PMEM4_MEMWAIT4_1 /;"	d
FSMC_PMEM4_MEMWAIT4_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PMEM4_MEMWAIT4_2 /;"	d
FSMC_PMEM4_MEMWAIT4_3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PMEM4_MEMWAIT4_3 /;"	d
FSMC_PMEM4_MEMWAIT4_4	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PMEM4_MEMWAIT4_4 /;"	d
FSMC_PMEM4_MEMWAIT4_5	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PMEM4_MEMWAIT4_5 /;"	d
FSMC_PMEM4_MEMWAIT4_6	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PMEM4_MEMWAIT4_6 /;"	d
FSMC_PMEM4_MEMWAIT4_7	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_PMEM4_MEMWAIT4_7 /;"	d
FSMC_R_BASE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define FSMC_R_BASE /;"	d
FSMC_ReadWriteTimingStruct	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_fsmc.h	/^  FSMC_NORSRAMTimingInitTypeDef* FSMC_ReadWriteTimingStruct; \/*!< Timing Parameters for write a/;"	m	struct:__anon3000c2460208	typeref:typename:FSMC_NORSRAMTimingInitTypeDef *
FSMC_SR2_FEMPT	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_SR2_FEMPT /;"	d
FSMC_SR2_IFEN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_SR2_IFEN /;"	d
FSMC_SR2_IFS	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_SR2_IFS /;"	d
FSMC_SR2_ILEN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_SR2_ILEN /;"	d
FSMC_SR2_ILS	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_SR2_ILS /;"	d
FSMC_SR2_IREN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_SR2_IREN /;"	d
FSMC_SR2_IRS	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_SR2_IRS /;"	d
FSMC_SR3_FEMPT	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_SR3_FEMPT /;"	d
FSMC_SR3_IFEN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_SR3_IFEN /;"	d
FSMC_SR3_IFS	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_SR3_IFS /;"	d
FSMC_SR3_ILEN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_SR3_ILEN /;"	d
FSMC_SR3_ILS	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_SR3_ILS /;"	d
FSMC_SR3_IREN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_SR3_IREN /;"	d
FSMC_SR3_IRS	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_SR3_IRS /;"	d
FSMC_SR4_FEMPT	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_SR4_FEMPT /;"	d
FSMC_SR4_IFEN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_SR4_IFEN /;"	d
FSMC_SR4_IFS	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_SR4_IFS /;"	d
FSMC_SR4_ILEN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_SR4_ILEN /;"	d
FSMC_SR4_ILS	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_SR4_ILS /;"	d
FSMC_SR4_IREN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_SR4_IREN /;"	d
FSMC_SR4_IRS	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  FSMC_SR4_IRS /;"	d
FSMC_SetupTime	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_fsmc.h	/^  uint32_t FSMC_SetupTime;      \/*!< Defines the number of HCLK cycles to setup address before$/;"	m	struct:__anon3000c2460308	typeref:typename:uint32_t
FSMC_TARSetupTime	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_fsmc.h	/^  uint32_t FSMC_TARSetupTime;     \/*!< Defines the number of HCLK cycles to configure the$/;"	m	struct:__anon3000c2460408	typeref:typename:uint32_t
FSMC_TARSetupTime	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_fsmc.h	/^  uint32_t FSMC_TARSetupTime;   \/*!< Defines the number of HCLK cycles to configure the$/;"	m	struct:__anon3000c2460508	typeref:typename:uint32_t
FSMC_TCLRSetupTime	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_fsmc.h	/^  uint32_t FSMC_TCLRSetupTime;    \/*!< Defines the number of HCLK cycles to configure the$/;"	m	struct:__anon3000c2460408	typeref:typename:uint32_t
FSMC_TCLRSetupTime	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_fsmc.h	/^  uint32_t FSMC_TCLRSetupTime;  \/*!< Defines the number of HCLK cycles to configure the$/;"	m	struct:__anon3000c2460508	typeref:typename:uint32_t
FSMC_WaitSetupTime	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_fsmc.h	/^  uint32_t FSMC_WaitSetupTime;  \/*!< Defines the minimum number of HCLK cycles to assert the$/;"	m	struct:__anon3000c2460308	typeref:typename:uint32_t
FSMC_WaitSignal	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_fsmc.h	/^  uint32_t FSMC_WaitSignal;          \/*!< Enables or disables the wait-state insertion via wait$/;"	m	struct:__anon3000c2460208	typeref:typename:uint32_t
FSMC_WaitSignalActive	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_fsmc.h	/^  uint32_t FSMC_WaitSignalActive;    \/*!< Specifies if the wait signal is asserted by the memor/;"	m	struct:__anon3000c2460208	typeref:typename:uint32_t
FSMC_WaitSignalActive_BeforeWaitState	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_fsmc.h	/^#define FSMC_WaitSignalActive_BeforeWaitState /;"	d
FSMC_WaitSignalActive_DuringWaitState	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_fsmc.h	/^#define FSMC_WaitSignalActive_DuringWaitState /;"	d
FSMC_WaitSignalPolarity	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_fsmc.h	/^  uint32_t FSMC_WaitSignalPolarity;  \/*!< Specifies the wait signal polarity, valid only when a/;"	m	struct:__anon3000c2460208	typeref:typename:uint32_t
FSMC_WaitSignalPolarity_High	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_fsmc.h	/^#define FSMC_WaitSignalPolarity_High /;"	d
FSMC_WaitSignalPolarity_Low	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_fsmc.h	/^#define FSMC_WaitSignalPolarity_Low /;"	d
FSMC_WaitSignal_Disable	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_fsmc.h	/^#define FSMC_WaitSignal_Disable /;"	d
FSMC_WaitSignal_Enable	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_fsmc.h	/^#define FSMC_WaitSignal_Enable /;"	d
FSMC_Waitfeature	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_fsmc.h	/^  uint32_t FSMC_Waitfeature;      \/*!< Enables or disables the Wait feature for the NAND Memory/;"	m	struct:__anon3000c2460408	typeref:typename:uint32_t
FSMC_Waitfeature	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_fsmc.h	/^  uint32_t FSMC_Waitfeature;    \/*!< Enables or disables the Wait feature for the Memory Bank.$/;"	m	struct:__anon3000c2460508	typeref:typename:uint32_t
FSMC_Waitfeature_Disable	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_fsmc.h	/^#define FSMC_Waitfeature_Disable /;"	d
FSMC_Waitfeature_Enable	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_fsmc.h	/^#define FSMC_Waitfeature_Enable /;"	d
FSMC_WrapMode	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_fsmc.h	/^  uint32_t FSMC_WrapMode;            \/*!< Enables or disables the Wrapped burst access mode for/;"	m	struct:__anon3000c2460208	typeref:typename:uint32_t
FSMC_WrapMode_Disable	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_fsmc.h	/^#define FSMC_WrapMode_Disable /;"	d
FSMC_WrapMode_Enable	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_fsmc.h	/^#define FSMC_WrapMode_Enable /;"	d
FSMC_WriteBurst	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_fsmc.h	/^  uint32_t FSMC_WriteBurst;          \/*!< Enables or disables the write burst operation.$/;"	m	struct:__anon3000c2460208	typeref:typename:uint32_t
FSMC_WriteBurst_Disable	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_fsmc.h	/^#define FSMC_WriteBurst_Disable /;"	d
FSMC_WriteBurst_Enable	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_fsmc.h	/^#define FSMC_WriteBurst_Enable /;"	d
FSMC_WriteOperation	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_fsmc.h	/^  uint32_t FSMC_WriteOperation;      \/*!< Enables or disables the write operation in the select/;"	m	struct:__anon3000c2460208	typeref:typename:uint32_t
FSMC_WriteOperation_Disable	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_fsmc.h	/^#define FSMC_WriteOperation_Disable /;"	d
FSMC_WriteOperation_Enable	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_fsmc.h	/^#define FSMC_WriteOperation_Enable /;"	d
FSMC_WriteTimingStruct	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_fsmc.h	/^  FSMC_NORSRAMTimingInitTypeDef* FSMC_WriteTimingStruct;     \/*!< Timing Parameters for write a/;"	m	struct:__anon3000c2460208	typeref:typename:FSMC_NORSRAMTimingInitTypeDef *
FS_FAT12	Libraries/fatfs/src/ff.h	/^#define FS_FAT12	/;"	d
FS_FAT16	Libraries/fatfs/src/ff.h	/^#define FS_FAT16	/;"	d
FS_FAT32	Libraries/fatfs/src/ff.h	/^#define FS_FAT32	/;"	d
FTSR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t FTSR;   \/*!< EXTI Falling trigger selection register, Address offset: 0x0C *\/$/;"	m	struct:__anon3e8f98ce1108	typeref:typename:__IO uint32_t
FatFs	Libraries/fatfs/src/ff.c	/^FATFS *FatFs[_VOLUMES];	\/* Pointer to the file system objects (logical drives) *\/$/;"	v	typeref:typename:FATFS * []	file:
FatFs Generic FAT File System Module	Libraries/fatfs/doc/00index_e.html	/^<h1>FatFs Generic FAT File System Module<\/h1>$/;"	h
FatFs Module Application Note	Libraries/fatfs/doc/en/appnote.html	/^<h1>FatFs Module Application Note<\/h1>$/;"	h
FatFs pFATt@CVXeEW[	Libraries/fatfs/doc/00index_j.html	/^<h1>FatFs pFATt@CVXeEW[<\/h1>$/;"	h
FatFs	Libraries/fatfs/doc/ja/appnote.html	/^<h3>FatFs<\/h3>$/;"	j
FatFs 	Libraries/fatfs/doc/ja/appnote.html	/^<h1>FatFs <\/h1>$/;"	h
FileFormat	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^  __IO uint8_t  FileFormat;           \/*!< File Format *\/$/;"	m	struct:__anon395a0ec00408	typeref:typename:__IO uint8_t
FileFormat	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^  __IO uint8_t  FileFormat;           \/*!< File Format *\/$/;"	m	struct:__anon40942c0d0408	typeref:typename:__IO uint8_t
FileFormatGrouop	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^  __IO uint8_t  FileFormatGrouop;     \/*!< File format group *\/$/;"	m	struct:__anon395a0ec00408	typeref:typename:__IO uint8_t
FileFormatGrouop	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^  __IO uint8_t  FileFormatGrouop;     \/*!< File format group *\/$/;"	m	struct:__anon40942c0d0408	typeref:typename:__IO uint8_t
Files	Libraries/fatfs/src/ff.c	/^FILESEM	Files[_FS_LOCK];	\/* File lock semaphores *\/$/;"	v	typeref:typename:FILESEM[]	file:
FillZerobss	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/TrueSTUDIO/startup_stm32f2xx.s	/^FillZerobss:$/;"	l
FillZerobss	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/gcc_ride7/startup_stm32f2xx.s	/^FillZerobss:$/;"	l
Fill_Buffer	Libraries/SDIO_Driver/example/SDIO/uSDCard/main.c	/^void Fill_Buffer(uint8_t *pBuffer, uint32_t BufferLength, uint32_t Offset)$/;"	f	typeref:typename:void
FindSCR	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.c	/^static SD_Error FindSCR(uint16_t rca, uint32_t *pscr)$/;"	f	typeref:typename:SD_Error	file:
FindSCR	Libraries/SDIO_Driver/stm32_sdio_sd.c	/^static SD_Error FindSCR(uint16_t rca, uint32_t *pscr)$/;"	f	typeref:typename:SD_Error	file:
FlagStatus	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^typedef enum {RESET = 0, SET = !RESET} FlagStatus, ITStatus;$/;"	t	typeref:enum:__anon3e8f98ce0103
Folder Structure	Libraries/CMSIS/Documentation/CMSIS_History.htm	/^<h3>Folder Structure<\/h3>$/;"	j
Font12x12	Libraries/SDIO_Driver/example/Common/fonts.c	/^sFONT Font12x12 = {$/;"	v	typeref:typename:sFONT
Font16x24	Libraries/SDIO_Driver/example/Common/fonts.c	/^sFONT Font16x24 = {$/;"	v	typeref:typename:sFONT
Font8x12	Libraries/SDIO_Driver/example/Common/fonts.c	/^sFONT Font8x12 = {$/;"	v	typeref:typename:sFONT
Font8x8	Libraries/SDIO_Driver/example/Common/fonts.c	/^sFONT Font8x8 = {$/;"	v	typeref:typename:sFONT
Format of the path names	Libraries/fatfs/doc/en/filename.html	/^<h3>Format of the path names<\/h3>$/;"	j
Fsid	Libraries/fatfs/src/ff.c	/^WORD Fsid;				\/* File system mount ID *\/$/;"	v	typeref:typename:WORD	file:
Function __QADD	Libraries/CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h3><a name="__QADD"><\/a>Function __QADD<\/h3>$/;"	j
Function __QADD16	Libraries/CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h3><a name="__QADD16"><\/a>Function __QADD16<\/h3>$/;"	j
Function __QADD8	Libraries/CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h3><a name="__QADD8"><\/a>Function __QADD8<\/h3>$/;"	j
Function __QASX	Libraries/CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h3><a name="__QASX"><\/a>Function __QASX<\/h3>$/;"	j
Function __QSAX	Libraries/CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h3><a name="__QSAX"><\/a>Function __QSAX<\/h3>$/;"	j
Function __QSUB	Libraries/CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h3><a name="__QSUB"><\/a>Function __QSUB<\/h3>$/;"	j
Function __QSUB16	Libraries/CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h3><a name="__QSUB16"><\/a>Function __QSUB16<\/h3>$/;"	j
Function __QSUB8	Libraries/CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h3><a name="__QSUB8"><\/a>Function __QSUB8<\/h3>$/;"	j
Function __SADD16	Libraries/CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h3><a name="__SADD16"><\/a>Function __SADD16<\/h3>$/;"	j
Function __SADD8	Libraries/CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h3><a name="__SADD8"><\/a>Function __SADD8<\/h3>$/;"	j
Function __SASX	Libraries/CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h3><a name="__SASX"><\/a>Function __SASX<\/h3>$/;"	j
Function __SEL	Libraries/CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h3><a name="__SEL"><\/a>Function __SEL<\/h3>$/;"	j
Function __SHADD16	Libraries/CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h3><a name="__SHADD16"><\/a>Function __SHADD16<\/h3>$/;"	j
Function __SHADD8	Libraries/CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h3><a name="__SHADD8"><\/a>Function __SHADD8<\/h3>$/;"	j
Function __SHASX	Libraries/CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h3><a name="__SHASX"><\/a>Function __SHASX<\/h3>$/;"	j
Function __SHSAX	Libraries/CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h3><a name="__SHSAX"><\/a>Function __SHSAX<\/h3>$/;"	j
Function __SHSUB16	Libraries/CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h3><a name="__SHSUB16"><\/a>Function __SHSUB16<\/h3>$/;"	j
Function __SHSUB8	Libraries/CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h3><a name="__SHSUB8"><\/a>Function __SHSUB8<\/h3>$/;"	j
Function __SMLAD	Libraries/CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h3><a name="__SMLAD"><\/a>Function __SMLAD<\/h3>$/;"	j
Function __SMLADX	Libraries/CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h3><a name="__SMLADX"><\/a>Function __SMLADX<\/h3>$/;"	j
Function __SMLALD	Libraries/CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h3><a name="__SMLALD"><\/a>Function __SMLALD<\/h3>$/;"	j
Function __SMLALDX	Libraries/CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h3><a name="__SMLALDX"><\/a>Function __SMLALDX<\/h3>$/;"	j
Function __SMLSD	Libraries/CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h3><a name="__SMLSD"><\/a>Function __SMLSD<\/h3>$/;"	j
Function __SMLSDX	Libraries/CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h3><a name="__SMLSDX"><\/a>Function __SMLSDX<\/h3>$/;"	j
Function __SMLSLD	Libraries/CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h3><a name="__SMLSLD"><\/a>Function __SMLSLD<\/h3>$/;"	j
Function __SMLSLDX	Libraries/CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h3><a name="__SMLSLDX"><\/a>Function __SMLSLDX<\/h3>$/;"	j
Function __SMUAD	Libraries/CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h3><a name="__SMUAD"><\/a>Function __SMUAD<\/h3>$/;"	j
Function __SMUADX	Libraries/CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h3><a name="__SMUADX"><\/a>Function __SMUADX<\/h3>$/;"	j
Function __SMUSD	Libraries/CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h3><a name="__SMUSD"><\/a>Function __SMUSD<\/h3>$/;"	j
Function __SMUSDX	Libraries/CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h3><a name="__SMUSDX"><\/a>Function __SMUSDX<\/h3>$/;"	j
Function __SSAT16	Libraries/CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h3><a name="__SSAT16"><\/a>Function __SSAT16<\/h3>$/;"	j
Function __SSAX	Libraries/CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h3><a name="__SSAX"><\/a>Function __SSAX<\/h3>$/;"	j
Function __SSUB16	Libraries/CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h3><a name="__SSUB16"><\/a>Function __SSUB16<\/h3>$/;"	j
Function __SSUB8	Libraries/CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h3><a name="__SSUB8"><\/a>Function __SSUB8<\/h3>$/;"	j
Function __SXTAB16	Libraries/CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h3><a name="__SXTAB16"><\/a>Function __SXTAB16<\/h3>$/;"	j
Function __SXTB16	Libraries/CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h3><a name="__SXTB16"><\/a>Function __SXTB16<\/h3>$/;"	j
Function __UADD16	Libraries/CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h3><a name="__UADD16"><\/a>Function __UADD16<\/h3>$/;"	j
Function __UADD8	Libraries/CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h3><a name="__UADD8"><\/a>Function __UADD8<\/h3>$/;"	j
Function __UASX	Libraries/CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h3><a name="__UASX"><\/a>Function __UASX<\/h3>$/;"	j
Function __UHADD16	Libraries/CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h3><a name="__UHADD16"><\/a>Function __UHADD16<\/h3>$/;"	j
Function __UHADD8	Libraries/CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h3><a name="__UHADD8"><\/a>Function __UHADD8<\/h3>$/;"	j
Function __UHASX	Libraries/CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h3><a name="__UHASX"><\/a>Function __UHASX<\/h3>$/;"	j
Function __UHSAX	Libraries/CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h3><a name="__UHSAX"><\/a>Function __UHSAX<\/h3>$/;"	j
Function __UHSUB16	Libraries/CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h3><a name="__UHSUB16"><\/a>Function __UHSUB16<\/h3>$/;"	j
Function __UHSUB8	Libraries/CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h3><a name="__UHSUB8"><\/a>Function __UHSUB8<\/h3>$/;"	j
Function __UQADD16	Libraries/CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h3><a name="__UQADD16"><\/a>Function __UQADD16<\/h3>$/;"	j
Function __UQADD8	Libraries/CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h3><a name="__UQADD8"><\/a>Function __UQADD8<\/h3>$/;"	j
Function __UQASX	Libraries/CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h3><a name="__UQASX"><\/a>Function __UQASX<\/h3>$/;"	j
Function __UQSAX	Libraries/CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h3><a name="__UQSAX"><\/a>Function __UQSAX<\/h3>$/;"	j
Function __UQSUB16	Libraries/CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h3><a name="__UQSUB16"><\/a>Function __UQSUB16<\/h3>$/;"	j
Function __UQSUB8	Libraries/CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h3><a name="__UQSUB8"><\/a>Function __UQSUB8<\/h3>$/;"	j
Function __USAD8	Libraries/CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h3><a name="__USAD8"><\/a>Function __USAD8<\/h3>$/;"	j
Function __USADA8	Libraries/CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h3><a name="__USADA8"><\/a>Function __USADA8<\/h3>$/;"	j
Function __USAT16	Libraries/CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h3><a name="__USAT16"><\/a>Function __USAT16<\/h3>$/;"	j
Function __USAX	Libraries/CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h3><a name="__USAX"><\/a>Function __USAX<\/h3>$/;"	j
Function __USUB16	Libraries/CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h3><a name="__USUB16"><\/a>Function __USUB16<\/h3>$/;"	j
Function __USUB8	Libraries/CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h3><a name="__USUB8"><\/a>Function __USUB8<\/h3>$/;"	j
Function __UXTAB16	Libraries/CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h3><a name="__UXTAB16"><\/a>Function __UXTAB16<\/h3>$/;"	j
Function __UXTB16	Libraries/CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h3><a name="__UXTB16"><\/a>Function __UXTB16<\/h3>$/;"	j
FunctionalState	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^typedef enum {DISABLE = 0, ENABLE = !DISABLE} FunctionalState;$/;"	t	typeref:enum:__anon3e8f98ce0203
GE	Libraries/CMSIS/Include/core_cm0.h	/^    uint32_t GE:4;                       \/*!< bit: 16..19  Greater than or Equal flags        */;"	m	struct:__anon84a96930050a::__anon84a969300608	typeref:typename:uint32_t:4
GE	Libraries/CMSIS/Include/core_cm3.h	/^    uint32_t GE:4;                       \/*!< bit: 16..19  Greater than or Equal flags        */;"	m	struct:__anon84a975f3050a::__anon84a975f30608	typeref:typename:uint32_t:4
GE	Libraries/CMSIS/Include/core_cm4.h	/^    uint32_t GE:4;                       \/*!< bit: 16..19  Greater than or Equal flags        */;"	m	struct:__anon84a97a34050a::__anon84a97a340608	typeref:typename:uint32_t:4
GET_BLOCK_SIZE	Libraries/fatfs/src/diskio.h	/^#define GET_BLOCK_SIZE	/;"	d
GET_SECTOR_COUNT	Libraries/fatfs/src/diskio.h	/^#define GET_SECTOR_COUNT	/;"	d
GET_SECTOR_SIZE	Libraries/fatfs/src/diskio.h	/^#define GET_SECTOR_SIZE	/;"	d
GPIOA	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIOA /;"	d
GPIOA_BASE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIOA_BASE /;"	d
GPIOB	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIOB /;"	d
GPIOB_BASE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIOB_BASE /;"	d
GPIOC	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIOC /;"	d
GPIOC_BASE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIOC_BASE /;"	d
GPIOD	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIOD /;"	d
GPIOD_BASE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIOD_BASE /;"	d
GPIOE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIOE /;"	d
GPIOE_BASE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIOE_BASE /;"	d
GPIOF	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIOF /;"	d
GPIOF_BASE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIOF_BASE /;"	d
GPIOG	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIOG /;"	d
GPIOG_BASE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIOG_BASE /;"	d
GPIOH	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIOH /;"	d
GPIOH_BASE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIOH_BASE /;"	d
GPIOI	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIOI /;"	d
GPIOI_BASE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIOI_BASE /;"	d
GPIOMode_TypeDef	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_gpio.h	/^}GPIOMode_TypeDef;$/;"	t	typeref:enum:__anon321da2ec0103
GPIOOType_TypeDef	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_gpio.h	/^}GPIOOType_TypeDef;$/;"	t	typeref:enum:__anon321da2ec0203
GPIOPuPd_TypeDef	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_gpio.h	/^}GPIOPuPd_TypeDef;$/;"	t	typeref:enum:__anon321da2ec0403
GPIOSpeed_TypeDef	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_gpio.h	/^}GPIOSpeed_TypeDef;$/;"	t	typeref:enum:__anon321da2ec0303
GPIO_AF_CAN1	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_gpio.h	/^#define GPIO_AF_CAN1 /;"	d
GPIO_AF_CAN2	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_gpio.h	/^#define GPIO_AF_CAN2 /;"	d
GPIO_AF_DCMI	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_gpio.h	/^#define GPIO_AF_DCMI /;"	d
GPIO_AF_ETH	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_gpio.h	/^#define GPIO_AF_ETH /;"	d
GPIO_AF_EVENTOUT	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_gpio.h	/^#define GPIO_AF_EVENTOUT /;"	d
GPIO_AF_FSMC	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_gpio.h	/^#define GPIO_AF_FSMC /;"	d
GPIO_AF_I2C1	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_gpio.h	/^#define GPIO_AF_I2C1 /;"	d
GPIO_AF_I2C2	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_gpio.h	/^#define GPIO_AF_I2C2 /;"	d
GPIO_AF_I2C3	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_gpio.h	/^#define GPIO_AF_I2C3 /;"	d
GPIO_AF_MCO	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_gpio.h	/^#define GPIO_AF_MCO /;"	d
GPIO_AF_OTG1_FS	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_gpio.h	/^#define GPIO_AF_OTG1_FS /;"	d
GPIO_AF_OTG2_FS	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_gpio.h	/^#define GPIO_AF_OTG2_FS /;"	d
GPIO_AF_OTG2_HS	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_gpio.h	/^#define GPIO_AF_OTG2_HS /;"	d
GPIO_AF_OTG_FS	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_gpio.h	/^#define GPIO_AF_OTG_FS /;"	d
GPIO_AF_OTG_HS	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_gpio.h	/^#define GPIO_AF_OTG_HS /;"	d
GPIO_AF_OTG_HS_FS	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_gpio.h	/^#define GPIO_AF_OTG_HS_FS /;"	d
GPIO_AF_RTC_50Hz	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_gpio.h	/^#define GPIO_AF_RTC_50Hz /;"	d
GPIO_AF_SDIO	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_gpio.h	/^#define GPIO_AF_SDIO /;"	d
GPIO_AF_SPI1	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_gpio.h	/^#define GPIO_AF_SPI1 /;"	d
GPIO_AF_SPI2	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_gpio.h	/^#define GPIO_AF_SPI2 /;"	d
GPIO_AF_SPI3	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_gpio.h	/^#define GPIO_AF_SPI3 /;"	d
GPIO_AF_SWJ	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_gpio.h	/^#define GPIO_AF_SWJ /;"	d
GPIO_AF_TAMPER	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_gpio.h	/^#define GPIO_AF_TAMPER /;"	d
GPIO_AF_TIM1	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_gpio.h	/^#define GPIO_AF_TIM1 /;"	d
GPIO_AF_TIM10	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_gpio.h	/^#define GPIO_AF_TIM10 /;"	d
GPIO_AF_TIM11	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_gpio.h	/^#define GPIO_AF_TIM11 /;"	d
GPIO_AF_TIM12	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_gpio.h	/^#define GPIO_AF_TIM12 /;"	d
GPIO_AF_TIM13	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_gpio.h	/^#define GPIO_AF_TIM13 /;"	d
GPIO_AF_TIM14	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_gpio.h	/^#define GPIO_AF_TIM14 /;"	d
GPIO_AF_TIM2	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_gpio.h	/^#define GPIO_AF_TIM2 /;"	d
GPIO_AF_TIM3	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_gpio.h	/^#define GPIO_AF_TIM3 /;"	d
GPIO_AF_TIM4	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_gpio.h	/^#define GPIO_AF_TIM4 /;"	d
GPIO_AF_TIM5	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_gpio.h	/^#define GPIO_AF_TIM5 /;"	d
GPIO_AF_TIM8	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_gpio.h	/^#define GPIO_AF_TIM8 /;"	d
GPIO_AF_TIM9	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_gpio.h	/^#define GPIO_AF_TIM9 /;"	d
GPIO_AF_TRACE	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_gpio.h	/^#define GPIO_AF_TRACE /;"	d
GPIO_AF_UART4	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_gpio.h	/^#define GPIO_AF_UART4 /;"	d
GPIO_AF_UART5	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_gpio.h	/^#define GPIO_AF_UART5 /;"	d
GPIO_AF_USART1	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_gpio.h	/^#define GPIO_AF_USART1 /;"	d
GPIO_AF_USART2	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_gpio.h	/^#define GPIO_AF_USART2 /;"	d
GPIO_AF_USART3	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_gpio.h	/^#define GPIO_AF_USART3 /;"	d
GPIO_AF_USART6	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_gpio.h	/^#define GPIO_AF_USART6 /;"	d
GPIO_BSRR_BR_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_BSRR_BR_0 /;"	d
GPIO_BSRR_BR_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_BSRR_BR_1 /;"	d
GPIO_BSRR_BR_10	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_BSRR_BR_10 /;"	d
GPIO_BSRR_BR_11	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_BSRR_BR_11 /;"	d
GPIO_BSRR_BR_12	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_BSRR_BR_12 /;"	d
GPIO_BSRR_BR_13	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_BSRR_BR_13 /;"	d
GPIO_BSRR_BR_14	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_BSRR_BR_14 /;"	d
GPIO_BSRR_BR_15	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_BSRR_BR_15 /;"	d
GPIO_BSRR_BR_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_BSRR_BR_2 /;"	d
GPIO_BSRR_BR_3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_BSRR_BR_3 /;"	d
GPIO_BSRR_BR_4	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_BSRR_BR_4 /;"	d
GPIO_BSRR_BR_5	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_BSRR_BR_5 /;"	d
GPIO_BSRR_BR_6	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_BSRR_BR_6 /;"	d
GPIO_BSRR_BR_7	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_BSRR_BR_7 /;"	d
GPIO_BSRR_BR_8	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_BSRR_BR_8 /;"	d
GPIO_BSRR_BR_9	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_BSRR_BR_9 /;"	d
GPIO_BSRR_BS_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_BSRR_BS_0 /;"	d
GPIO_BSRR_BS_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_BSRR_BS_1 /;"	d
GPIO_BSRR_BS_10	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_BSRR_BS_10 /;"	d
GPIO_BSRR_BS_11	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_BSRR_BS_11 /;"	d
GPIO_BSRR_BS_12	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_BSRR_BS_12 /;"	d
GPIO_BSRR_BS_13	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_BSRR_BS_13 /;"	d
GPIO_BSRR_BS_14	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_BSRR_BS_14 /;"	d
GPIO_BSRR_BS_15	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_BSRR_BS_15 /;"	d
GPIO_BSRR_BS_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_BSRR_BS_2 /;"	d
GPIO_BSRR_BS_3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_BSRR_BS_3 /;"	d
GPIO_BSRR_BS_4	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_BSRR_BS_4 /;"	d
GPIO_BSRR_BS_5	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_BSRR_BS_5 /;"	d
GPIO_BSRR_BS_6	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_BSRR_BS_6 /;"	d
GPIO_BSRR_BS_7	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_BSRR_BS_7 /;"	d
GPIO_BSRR_BS_8	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_BSRR_BS_8 /;"	d
GPIO_BSRR_BS_9	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_BSRR_BS_9 /;"	d
GPIO_CLK	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval.c	/^const uint32_t GPIO_CLK[LEDn] = {LED1_GPIO_CLK, LED2_GPIO_CLK, LED3_GPIO_CLK,$/;"	v	typeref:typename:const uint32_t[]
GPIO_DeInit	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_gpio.c	/^void GPIO_DeInit(GPIO_TypeDef* GPIOx)$/;"	f	typeref:typename:void
GPIO_IDR_IDR_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_IDR_IDR_0 /;"	d
GPIO_IDR_IDR_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_IDR_IDR_1 /;"	d
GPIO_IDR_IDR_10	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_IDR_IDR_10 /;"	d
GPIO_IDR_IDR_11	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_IDR_IDR_11 /;"	d
GPIO_IDR_IDR_12	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_IDR_IDR_12 /;"	d
GPIO_IDR_IDR_13	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_IDR_IDR_13 /;"	d
GPIO_IDR_IDR_14	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_IDR_IDR_14 /;"	d
GPIO_IDR_IDR_15	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_IDR_IDR_15 /;"	d
GPIO_IDR_IDR_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_IDR_IDR_2 /;"	d
GPIO_IDR_IDR_3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_IDR_IDR_3 /;"	d
GPIO_IDR_IDR_4	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_IDR_IDR_4 /;"	d
GPIO_IDR_IDR_5	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_IDR_IDR_5 /;"	d
GPIO_IDR_IDR_6	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_IDR_IDR_6 /;"	d
GPIO_IDR_IDR_7	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_IDR_IDR_7 /;"	d
GPIO_IDR_IDR_8	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_IDR_IDR_8 /;"	d
GPIO_IDR_IDR_9	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_IDR_IDR_9 /;"	d
GPIO_Init	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_gpio.c	/^void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)$/;"	f	typeref:typename:void
GPIO_InitStructure	Classes/clsThermometer.cpp	/^   GPIO_InitTypeDef GPIO_InitStructure; $/;"	m	class:clsThermometer	typeref:typename:GPIO_InitTypeDef	file:
GPIO_InitTypeDef	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_gpio.h	/^}GPIO_InitTypeDef;$/;"	t	typeref:struct:__anon321da2ec0608
GPIO_MODER_MODER0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_MODER_MODER0 /;"	d
GPIO_MODER_MODER0_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_MODER_MODER0_0 /;"	d
GPIO_MODER_MODER0_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_MODER_MODER0_1 /;"	d
GPIO_MODER_MODER1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_MODER_MODER1 /;"	d
GPIO_MODER_MODER10	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_MODER_MODER10 /;"	d
GPIO_MODER_MODER10_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_MODER_MODER10_0 /;"	d
GPIO_MODER_MODER10_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_MODER_MODER10_1 /;"	d
GPIO_MODER_MODER11	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_MODER_MODER11 /;"	d
GPIO_MODER_MODER11_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_MODER_MODER11_0 /;"	d
GPIO_MODER_MODER11_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_MODER_MODER11_1 /;"	d
GPIO_MODER_MODER12	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_MODER_MODER12 /;"	d
GPIO_MODER_MODER12_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_MODER_MODER12_0 /;"	d
GPIO_MODER_MODER12_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_MODER_MODER12_1 /;"	d
GPIO_MODER_MODER13	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_MODER_MODER13 /;"	d
GPIO_MODER_MODER13_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_MODER_MODER13_0 /;"	d
GPIO_MODER_MODER13_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_MODER_MODER13_1 /;"	d
GPIO_MODER_MODER14	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_MODER_MODER14 /;"	d
GPIO_MODER_MODER14_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_MODER_MODER14_0 /;"	d
GPIO_MODER_MODER14_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_MODER_MODER14_1 /;"	d
GPIO_MODER_MODER15	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_MODER_MODER15 /;"	d
GPIO_MODER_MODER15_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_MODER_MODER15_0 /;"	d
GPIO_MODER_MODER15_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_MODER_MODER15_1 /;"	d
GPIO_MODER_MODER1_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_MODER_MODER1_0 /;"	d
GPIO_MODER_MODER1_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_MODER_MODER1_1 /;"	d
GPIO_MODER_MODER2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_MODER_MODER2 /;"	d
GPIO_MODER_MODER2_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_MODER_MODER2_0 /;"	d
GPIO_MODER_MODER2_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_MODER_MODER2_1 /;"	d
GPIO_MODER_MODER3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_MODER_MODER3 /;"	d
GPIO_MODER_MODER3_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_MODER_MODER3_0 /;"	d
GPIO_MODER_MODER3_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_MODER_MODER3_1 /;"	d
GPIO_MODER_MODER4	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_MODER_MODER4 /;"	d
GPIO_MODER_MODER4_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_MODER_MODER4_0 /;"	d
GPIO_MODER_MODER4_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_MODER_MODER4_1 /;"	d
GPIO_MODER_MODER5	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_MODER_MODER5 /;"	d
GPIO_MODER_MODER5_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_MODER_MODER5_0 /;"	d
GPIO_MODER_MODER5_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_MODER_MODER5_1 /;"	d
GPIO_MODER_MODER6	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_MODER_MODER6 /;"	d
GPIO_MODER_MODER6_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_MODER_MODER6_0 /;"	d
GPIO_MODER_MODER6_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_MODER_MODER6_1 /;"	d
GPIO_MODER_MODER7	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_MODER_MODER7 /;"	d
GPIO_MODER_MODER7_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_MODER_MODER7_0 /;"	d
GPIO_MODER_MODER7_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_MODER_MODER7_1 /;"	d
GPIO_MODER_MODER8	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_MODER_MODER8 /;"	d
GPIO_MODER_MODER8_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_MODER_MODER8_0 /;"	d
GPIO_MODER_MODER8_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_MODER_MODER8_1 /;"	d
GPIO_MODER_MODER9	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_MODER_MODER9 /;"	d
GPIO_MODER_MODER9_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_MODER_MODER9_0 /;"	d
GPIO_MODER_MODER9_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_MODER_MODER9_1 /;"	d
GPIO_Mode	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_gpio.h	/^  GPIOMode_TypeDef GPIO_Mode;     \/*!< Specifies the operating mode for the selected pins.$/;"	m	struct:__anon321da2ec0608	typeref:typename:GPIOMode_TypeDef
GPIO_Mode_AF	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_gpio.h	/^  GPIO_Mode_AF   = 0x02, \/*!< GPIO Alternate function Mode *\/$/;"	e	enum:__anon321da2ec0103
GPIO_Mode_AIN	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_gpio.h	/^#define GPIO_Mode_AIN /;"	d
GPIO_Mode_AN	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_gpio.h	/^  GPIO_Mode_AN   = 0x03  \/*!< GPIO Analog Mode *\/$/;"	e	enum:__anon321da2ec0103
GPIO_Mode_IN	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_gpio.h	/^  GPIO_Mode_IN   = 0x00, \/*!< GPIO Input Mode *\/$/;"	e	enum:__anon321da2ec0103
GPIO_Mode_OUT	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_gpio.h	/^  GPIO_Mode_OUT  = 0x01, \/*!< GPIO Output Mode *\/$/;"	e	enum:__anon321da2ec0103
GPIO_ODR_ODR_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_ODR_ODR_0 /;"	d
GPIO_ODR_ODR_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_ODR_ODR_1 /;"	d
GPIO_ODR_ODR_10	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_ODR_ODR_10 /;"	d
GPIO_ODR_ODR_11	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_ODR_ODR_11 /;"	d
GPIO_ODR_ODR_12	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_ODR_ODR_12 /;"	d
GPIO_ODR_ODR_13	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_ODR_ODR_13 /;"	d
GPIO_ODR_ODR_14	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_ODR_ODR_14 /;"	d
GPIO_ODR_ODR_15	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_ODR_ODR_15 /;"	d
GPIO_ODR_ODR_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_ODR_ODR_2 /;"	d
GPIO_ODR_ODR_3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_ODR_ODR_3 /;"	d
GPIO_ODR_ODR_4	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_ODR_ODR_4 /;"	d
GPIO_ODR_ODR_5	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_ODR_ODR_5 /;"	d
GPIO_ODR_ODR_6	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_ODR_ODR_6 /;"	d
GPIO_ODR_ODR_7	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_ODR_ODR_7 /;"	d
GPIO_ODR_ODR_8	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_ODR_ODR_8 /;"	d
GPIO_ODR_ODR_9	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_ODR_ODR_9 /;"	d
GPIO_OSPEEDER_OSPEEDR0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_OSPEEDER_OSPEEDR0 /;"	d
GPIO_OSPEEDER_OSPEEDR0_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_OSPEEDER_OSPEEDR0_0 /;"	d
GPIO_OSPEEDER_OSPEEDR0_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_OSPEEDER_OSPEEDR0_1 /;"	d
GPIO_OSPEEDER_OSPEEDR1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_OSPEEDER_OSPEEDR1 /;"	d
GPIO_OSPEEDER_OSPEEDR10	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_OSPEEDER_OSPEEDR10 /;"	d
GPIO_OSPEEDER_OSPEEDR10_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_OSPEEDER_OSPEEDR10_0 /;"	d
GPIO_OSPEEDER_OSPEEDR10_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_OSPEEDER_OSPEEDR10_1 /;"	d
GPIO_OSPEEDER_OSPEEDR11	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_OSPEEDER_OSPEEDR11 /;"	d
GPIO_OSPEEDER_OSPEEDR11_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_OSPEEDER_OSPEEDR11_0 /;"	d
GPIO_OSPEEDER_OSPEEDR11_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_OSPEEDER_OSPEEDR11_1 /;"	d
GPIO_OSPEEDER_OSPEEDR12	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_OSPEEDER_OSPEEDR12 /;"	d
GPIO_OSPEEDER_OSPEEDR12_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_OSPEEDER_OSPEEDR12_0 /;"	d
GPIO_OSPEEDER_OSPEEDR12_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_OSPEEDER_OSPEEDR12_1 /;"	d
GPIO_OSPEEDER_OSPEEDR13	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_OSPEEDER_OSPEEDR13 /;"	d
GPIO_OSPEEDER_OSPEEDR13_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_OSPEEDER_OSPEEDR13_0 /;"	d
GPIO_OSPEEDER_OSPEEDR13_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_OSPEEDER_OSPEEDR13_1 /;"	d
GPIO_OSPEEDER_OSPEEDR14	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_OSPEEDER_OSPEEDR14 /;"	d
GPIO_OSPEEDER_OSPEEDR14_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_OSPEEDER_OSPEEDR14_0 /;"	d
GPIO_OSPEEDER_OSPEEDR14_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_OSPEEDER_OSPEEDR14_1 /;"	d
GPIO_OSPEEDER_OSPEEDR15	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_OSPEEDER_OSPEEDR15 /;"	d
GPIO_OSPEEDER_OSPEEDR15_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_OSPEEDER_OSPEEDR15_0 /;"	d
GPIO_OSPEEDER_OSPEEDR15_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_OSPEEDER_OSPEEDR15_1 /;"	d
GPIO_OSPEEDER_OSPEEDR1_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_OSPEEDER_OSPEEDR1_0 /;"	d
GPIO_OSPEEDER_OSPEEDR1_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_OSPEEDER_OSPEEDR1_1 /;"	d
GPIO_OSPEEDER_OSPEEDR2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_OSPEEDER_OSPEEDR2 /;"	d
GPIO_OSPEEDER_OSPEEDR2_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_OSPEEDER_OSPEEDR2_0 /;"	d
GPIO_OSPEEDER_OSPEEDR2_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_OSPEEDER_OSPEEDR2_1 /;"	d
GPIO_OSPEEDER_OSPEEDR3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_OSPEEDER_OSPEEDR3 /;"	d
GPIO_OSPEEDER_OSPEEDR3_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_OSPEEDER_OSPEEDR3_0 /;"	d
GPIO_OSPEEDER_OSPEEDR3_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_OSPEEDER_OSPEEDR3_1 /;"	d
GPIO_OSPEEDER_OSPEEDR4	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_OSPEEDER_OSPEEDR4 /;"	d
GPIO_OSPEEDER_OSPEEDR4_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_OSPEEDER_OSPEEDR4_0 /;"	d
GPIO_OSPEEDER_OSPEEDR4_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_OSPEEDER_OSPEEDR4_1 /;"	d
GPIO_OSPEEDER_OSPEEDR5	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_OSPEEDER_OSPEEDR5 /;"	d
GPIO_OSPEEDER_OSPEEDR5_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_OSPEEDER_OSPEEDR5_0 /;"	d
GPIO_OSPEEDER_OSPEEDR5_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_OSPEEDER_OSPEEDR5_1 /;"	d
GPIO_OSPEEDER_OSPEEDR6	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_OSPEEDER_OSPEEDR6 /;"	d
GPIO_OSPEEDER_OSPEEDR6_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_OSPEEDER_OSPEEDR6_0 /;"	d
GPIO_OSPEEDER_OSPEEDR6_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_OSPEEDER_OSPEEDR6_1 /;"	d
GPIO_OSPEEDER_OSPEEDR7	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_OSPEEDER_OSPEEDR7 /;"	d
GPIO_OSPEEDER_OSPEEDR7_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_OSPEEDER_OSPEEDR7_0 /;"	d
GPIO_OSPEEDER_OSPEEDR7_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_OSPEEDER_OSPEEDR7_1 /;"	d
GPIO_OSPEEDER_OSPEEDR8	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_OSPEEDER_OSPEEDR8 /;"	d
GPIO_OSPEEDER_OSPEEDR8_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_OSPEEDER_OSPEEDR8_0 /;"	d
GPIO_OSPEEDER_OSPEEDR8_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_OSPEEDER_OSPEEDR8_1 /;"	d
GPIO_OSPEEDER_OSPEEDR9	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_OSPEEDER_OSPEEDR9 /;"	d
GPIO_OSPEEDER_OSPEEDR9_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_OSPEEDER_OSPEEDR9_0 /;"	d
GPIO_OSPEEDER_OSPEEDR9_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_OSPEEDER_OSPEEDR9_1 /;"	d
GPIO_OTYPER_IDR_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_OTYPER_IDR_0 /;"	d
GPIO_OTYPER_IDR_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_OTYPER_IDR_1 /;"	d
GPIO_OTYPER_IDR_10	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_OTYPER_IDR_10 /;"	d
GPIO_OTYPER_IDR_11	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_OTYPER_IDR_11 /;"	d
GPIO_OTYPER_IDR_12	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_OTYPER_IDR_12 /;"	d
GPIO_OTYPER_IDR_13	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_OTYPER_IDR_13 /;"	d
GPIO_OTYPER_IDR_14	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_OTYPER_IDR_14 /;"	d
GPIO_OTYPER_IDR_15	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_OTYPER_IDR_15 /;"	d
GPIO_OTYPER_IDR_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_OTYPER_IDR_2 /;"	d
GPIO_OTYPER_IDR_3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_OTYPER_IDR_3 /;"	d
GPIO_OTYPER_IDR_4	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_OTYPER_IDR_4 /;"	d
GPIO_OTYPER_IDR_5	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_OTYPER_IDR_5 /;"	d
GPIO_OTYPER_IDR_6	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_OTYPER_IDR_6 /;"	d
GPIO_OTYPER_IDR_7	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_OTYPER_IDR_7 /;"	d
GPIO_OTYPER_IDR_8	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_OTYPER_IDR_8 /;"	d
GPIO_OTYPER_IDR_9	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_OTYPER_IDR_9 /;"	d
GPIO_OTYPER_ODR_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_OTYPER_ODR_0 /;"	d
GPIO_OTYPER_ODR_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_OTYPER_ODR_1 /;"	d
GPIO_OTYPER_ODR_10	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_OTYPER_ODR_10 /;"	d
GPIO_OTYPER_ODR_11	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_OTYPER_ODR_11 /;"	d
GPIO_OTYPER_ODR_12	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_OTYPER_ODR_12 /;"	d
GPIO_OTYPER_ODR_13	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_OTYPER_ODR_13 /;"	d
GPIO_OTYPER_ODR_14	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_OTYPER_ODR_14 /;"	d
GPIO_OTYPER_ODR_15	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_OTYPER_ODR_15 /;"	d
GPIO_OTYPER_ODR_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_OTYPER_ODR_2 /;"	d
GPIO_OTYPER_ODR_3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_OTYPER_ODR_3 /;"	d
GPIO_OTYPER_ODR_4	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_OTYPER_ODR_4 /;"	d
GPIO_OTYPER_ODR_5	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_OTYPER_ODR_5 /;"	d
GPIO_OTYPER_ODR_6	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_OTYPER_ODR_6 /;"	d
GPIO_OTYPER_ODR_7	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_OTYPER_ODR_7 /;"	d
GPIO_OTYPER_ODR_8	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_OTYPER_ODR_8 /;"	d
GPIO_OTYPER_ODR_9	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_OTYPER_ODR_9 /;"	d
GPIO_OTYPER_OT_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_OTYPER_OT_0 /;"	d
GPIO_OTYPER_OT_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_OTYPER_OT_1 /;"	d
GPIO_OTYPER_OT_10	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_OTYPER_OT_10 /;"	d
GPIO_OTYPER_OT_11	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_OTYPER_OT_11 /;"	d
GPIO_OTYPER_OT_12	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_OTYPER_OT_12 /;"	d
GPIO_OTYPER_OT_13	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_OTYPER_OT_13 /;"	d
GPIO_OTYPER_OT_14	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_OTYPER_OT_14 /;"	d
GPIO_OTYPER_OT_15	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_OTYPER_OT_15 /;"	d
GPIO_OTYPER_OT_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_OTYPER_OT_2 /;"	d
GPIO_OTYPER_OT_3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_OTYPER_OT_3 /;"	d
GPIO_OTYPER_OT_4	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_OTYPER_OT_4 /;"	d
GPIO_OTYPER_OT_5	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_OTYPER_OT_5 /;"	d
GPIO_OTYPER_OT_6	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_OTYPER_OT_6 /;"	d
GPIO_OTYPER_OT_7	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_OTYPER_OT_7 /;"	d
GPIO_OTYPER_OT_8	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_OTYPER_OT_8 /;"	d
GPIO_OTYPER_OT_9	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_OTYPER_OT_9 /;"	d
GPIO_OType	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_gpio.h	/^  GPIOOType_TypeDef GPIO_OType;   \/*!< Specifies the operating output type for the selected pin/;"	m	struct:__anon321da2ec0608	typeref:typename:GPIOOType_TypeDef
GPIO_OType_OD	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_gpio.h	/^  GPIO_OType_OD = 0x01$/;"	e	enum:__anon321da2ec0203
GPIO_OType_PP	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_gpio.h	/^  GPIO_OType_PP = 0x00,$/;"	e	enum:__anon321da2ec0203
GPIO_PIN	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval.c	/^const uint16_t GPIO_PIN[LEDn] = {LED1_PIN, LED2_PIN, LED3_PIN,$/;"	v	typeref:typename:const uint16_t[]
GPIO_PORT	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval.c	/^GPIO_TypeDef* GPIO_PORT[LEDn] = {LED1_GPIO_PORT, LED2_GPIO_PORT, LED3_GPIO_PORT,$/;"	v	typeref:typename:GPIO_TypeDef * []
GPIO_PUPDR_PUPDR0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_PUPDR_PUPDR0 /;"	d
GPIO_PUPDR_PUPDR0_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_PUPDR_PUPDR0_0 /;"	d
GPIO_PUPDR_PUPDR0_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_PUPDR_PUPDR0_1 /;"	d
GPIO_PUPDR_PUPDR1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_PUPDR_PUPDR1 /;"	d
GPIO_PUPDR_PUPDR10	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_PUPDR_PUPDR10 /;"	d
GPIO_PUPDR_PUPDR10_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_PUPDR_PUPDR10_0 /;"	d
GPIO_PUPDR_PUPDR10_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_PUPDR_PUPDR10_1 /;"	d
GPIO_PUPDR_PUPDR11	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_PUPDR_PUPDR11 /;"	d
GPIO_PUPDR_PUPDR11_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_PUPDR_PUPDR11_0 /;"	d
GPIO_PUPDR_PUPDR11_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_PUPDR_PUPDR11_1 /;"	d
GPIO_PUPDR_PUPDR12	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_PUPDR_PUPDR12 /;"	d
GPIO_PUPDR_PUPDR12_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_PUPDR_PUPDR12_0 /;"	d
GPIO_PUPDR_PUPDR12_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_PUPDR_PUPDR12_1 /;"	d
GPIO_PUPDR_PUPDR13	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_PUPDR_PUPDR13 /;"	d
GPIO_PUPDR_PUPDR13_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_PUPDR_PUPDR13_0 /;"	d
GPIO_PUPDR_PUPDR13_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_PUPDR_PUPDR13_1 /;"	d
GPIO_PUPDR_PUPDR14	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_PUPDR_PUPDR14 /;"	d
GPIO_PUPDR_PUPDR14_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_PUPDR_PUPDR14_0 /;"	d
GPIO_PUPDR_PUPDR14_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_PUPDR_PUPDR14_1 /;"	d
GPIO_PUPDR_PUPDR15	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_PUPDR_PUPDR15 /;"	d
GPIO_PUPDR_PUPDR15_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_PUPDR_PUPDR15_0 /;"	d
GPIO_PUPDR_PUPDR15_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_PUPDR_PUPDR15_1 /;"	d
GPIO_PUPDR_PUPDR1_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_PUPDR_PUPDR1_0 /;"	d
GPIO_PUPDR_PUPDR1_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_PUPDR_PUPDR1_1 /;"	d
GPIO_PUPDR_PUPDR2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_PUPDR_PUPDR2 /;"	d
GPIO_PUPDR_PUPDR2_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_PUPDR_PUPDR2_0 /;"	d
GPIO_PUPDR_PUPDR2_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_PUPDR_PUPDR2_1 /;"	d
GPIO_PUPDR_PUPDR3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_PUPDR_PUPDR3 /;"	d
GPIO_PUPDR_PUPDR3_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_PUPDR_PUPDR3_0 /;"	d
GPIO_PUPDR_PUPDR3_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_PUPDR_PUPDR3_1 /;"	d
GPIO_PUPDR_PUPDR4	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_PUPDR_PUPDR4 /;"	d
GPIO_PUPDR_PUPDR4_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_PUPDR_PUPDR4_0 /;"	d
GPIO_PUPDR_PUPDR4_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_PUPDR_PUPDR4_1 /;"	d
GPIO_PUPDR_PUPDR5	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_PUPDR_PUPDR5 /;"	d
GPIO_PUPDR_PUPDR5_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_PUPDR_PUPDR5_0 /;"	d
GPIO_PUPDR_PUPDR5_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_PUPDR_PUPDR5_1 /;"	d
GPIO_PUPDR_PUPDR6	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_PUPDR_PUPDR6 /;"	d
GPIO_PUPDR_PUPDR6_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_PUPDR_PUPDR6_0 /;"	d
GPIO_PUPDR_PUPDR6_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_PUPDR_PUPDR6_1 /;"	d
GPIO_PUPDR_PUPDR7	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_PUPDR_PUPDR7 /;"	d
GPIO_PUPDR_PUPDR7_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_PUPDR_PUPDR7_0 /;"	d
GPIO_PUPDR_PUPDR7_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_PUPDR_PUPDR7_1 /;"	d
GPIO_PUPDR_PUPDR8	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_PUPDR_PUPDR8 /;"	d
GPIO_PUPDR_PUPDR8_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_PUPDR_PUPDR8_0 /;"	d
GPIO_PUPDR_PUPDR8_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_PUPDR_PUPDR8_1 /;"	d
GPIO_PUPDR_PUPDR9	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_PUPDR_PUPDR9 /;"	d
GPIO_PUPDR_PUPDR9_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_PUPDR_PUPDR9_0 /;"	d
GPIO_PUPDR_PUPDR9_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define GPIO_PUPDR_PUPDR9_1 /;"	d
GPIO_Pin	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_gpio.h	/^  uint32_t GPIO_Pin;              \/*!< Specifies the GPIO pins to be configured.$/;"	m	struct:__anon321da2ec0608	typeref:typename:uint32_t
GPIO_PinAFConfig	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_gpio.c	/^void GPIO_PinAFConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_PinSource, uint8_t GPIO_AF)$/;"	f	typeref:typename:void
GPIO_PinLockConfig	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_gpio.c	/^void GPIO_PinLockConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)$/;"	f	typeref:typename:void
GPIO_PinSource0	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_gpio.h	/^#define GPIO_PinSource0 /;"	d
GPIO_PinSource1	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_gpio.h	/^#define GPIO_PinSource1 /;"	d
GPIO_PinSource10	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_gpio.h	/^#define GPIO_PinSource10 /;"	d
GPIO_PinSource11	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_gpio.h	/^#define GPIO_PinSource11 /;"	d
GPIO_PinSource12	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_gpio.h	/^#define GPIO_PinSource12 /;"	d
GPIO_PinSource13	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_gpio.h	/^#define GPIO_PinSource13 /;"	d
GPIO_PinSource14	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_gpio.h	/^#define GPIO_PinSource14 /;"	d
GPIO_PinSource15	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_gpio.h	/^#define GPIO_PinSource15 /;"	d
GPIO_PinSource2	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_gpio.h	/^#define GPIO_PinSource2 /;"	d
GPIO_PinSource3	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_gpio.h	/^#define GPIO_PinSource3 /;"	d
GPIO_PinSource4	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_gpio.h	/^#define GPIO_PinSource4 /;"	d
GPIO_PinSource5	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_gpio.h	/^#define GPIO_PinSource5 /;"	d
GPIO_PinSource6	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_gpio.h	/^#define GPIO_PinSource6 /;"	d
GPIO_PinSource7	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_gpio.h	/^#define GPIO_PinSource7 /;"	d
GPIO_PinSource8	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_gpio.h	/^#define GPIO_PinSource8 /;"	d
GPIO_PinSource9	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_gpio.h	/^#define GPIO_PinSource9 /;"	d
GPIO_Pin_0	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_gpio.h	/^#define GPIO_Pin_0 /;"	d
GPIO_Pin_1	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_gpio.h	/^#define GPIO_Pin_1 /;"	d
GPIO_Pin_10	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_gpio.h	/^#define GPIO_Pin_10 /;"	d
GPIO_Pin_11	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_gpio.h	/^#define GPIO_Pin_11 /;"	d
GPIO_Pin_12	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_gpio.h	/^#define GPIO_Pin_12 /;"	d
GPIO_Pin_13	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_gpio.h	/^#define GPIO_Pin_13 /;"	d
GPIO_Pin_14	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_gpio.h	/^#define GPIO_Pin_14 /;"	d
GPIO_Pin_15	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_gpio.h	/^#define GPIO_Pin_15 /;"	d
GPIO_Pin_2	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_gpio.h	/^#define GPIO_Pin_2 /;"	d
GPIO_Pin_3	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_gpio.h	/^#define GPIO_Pin_3 /;"	d
GPIO_Pin_4	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_gpio.h	/^#define GPIO_Pin_4 /;"	d
GPIO_Pin_5	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_gpio.h	/^#define GPIO_Pin_5 /;"	d
GPIO_Pin_6	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_gpio.h	/^#define GPIO_Pin_6 /;"	d
GPIO_Pin_7	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_gpio.h	/^#define GPIO_Pin_7 /;"	d
GPIO_Pin_8	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_gpio.h	/^#define GPIO_Pin_8 /;"	d
GPIO_Pin_9	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_gpio.h	/^#define GPIO_Pin_9 /;"	d
GPIO_Pin_All	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_gpio.h	/^#define GPIO_Pin_All /;"	d
GPIO_PuPd	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_gpio.h	/^  GPIOPuPd_TypeDef GPIO_PuPd;     \/*!< Specifies the operating Pull-up\/Pull down for the selec/;"	m	struct:__anon321da2ec0608	typeref:typename:GPIOPuPd_TypeDef
GPIO_PuPd_DOWN	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_gpio.h	/^  GPIO_PuPd_DOWN   = 0x02$/;"	e	enum:__anon321da2ec0403
GPIO_PuPd_NOPULL	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_gpio.h	/^  GPIO_PuPd_NOPULL = 0x00,$/;"	e	enum:__anon321da2ec0403
GPIO_PuPd_UP	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_gpio.h	/^  GPIO_PuPd_UP     = 0x01,$/;"	e	enum:__anon321da2ec0403
GPIO_ReadInputData	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_gpio.c	/^uint16_t GPIO_ReadInputData(GPIO_TypeDef* GPIOx)$/;"	f	typeref:typename:uint16_t
GPIO_ReadInputDataBit	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_gpio.c	/^uint8_t GPIO_ReadInputDataBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)$/;"	f	typeref:typename:uint8_t
GPIO_ReadOutputData	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_gpio.c	/^uint16_t GPIO_ReadOutputData(GPIO_TypeDef* GPIOx)$/;"	f	typeref:typename:uint16_t
GPIO_ReadOutputDataBit	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_gpio.c	/^uint8_t GPIO_ReadOutputDataBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)$/;"	f	typeref:typename:uint8_t
GPIO_ResetBits	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_gpio.c	/^void GPIO_ResetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)$/;"	f	typeref:typename:void
GPIO_SetBits	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_gpio.c	/^void GPIO_SetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)$/;"	f	typeref:typename:void
GPIO_Speed	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_gpio.h	/^  GPIOSpeed_TypeDef GPIO_Speed;   \/*!< Specifies the speed for the selected pins.$/;"	m	struct:__anon321da2ec0608	typeref:typename:GPIOSpeed_TypeDef
GPIO_Speed_100MHz	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_gpio.h	/^  GPIO_Speed_100MHz = 0x03  \/*!< High speed on 30 pF (80 MHz Output max speed on 15 pF) *\/$/;"	e	enum:__anon321da2ec0303
GPIO_Speed_25MHz	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_gpio.h	/^  GPIO_Speed_25MHz  = 0x01, \/*!< Medium speed *\/$/;"	e	enum:__anon321da2ec0303
GPIO_Speed_2MHz	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_gpio.h	/^  GPIO_Speed_2MHz   = 0x00, \/*!< Low speed *\/$/;"	e	enum:__anon321da2ec0303
GPIO_Speed_50MHz	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_gpio.h	/^  GPIO_Speed_50MHz  = 0x02, \/*!< Fast speed *\/$/;"	e	enum:__anon321da2ec0303
GPIO_StructInit	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_gpio.c	/^void GPIO_StructInit(GPIO_InitTypeDef* GPIO_InitStruct)$/;"	f	typeref:typename:void
GPIO_ToggleBits	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_gpio.c	/^void GPIO_ToggleBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)$/;"	f	typeref:typename:void
GPIO_TypeDef	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^} GPIO_TypeDef;$/;"	t	typeref:struct:__anon3e8f98ce1808
GPIO_Write	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_gpio.c	/^void GPIO_Write(GPIO_TypeDef* GPIOx, uint16_t PortVal)$/;"	f	typeref:typename:void
GPIO_WriteBit	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_gpio.c	/^void GPIO_WriteBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, BitAction BitVal)$/;"	f	typeref:typename:void
GTPR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint16_t GTPR;       \/*!< USART Guard time and prescaler register, Address offset: 0x18 /;"	m	struct:__anon3e8f98ce2208	typeref:typename:__IO uint16_t
GetADC2Value	Classes/ADC2class.cpp	/^   uint16_t GetADC2Value(void)$/;"	f	class:clsADC2	typeref:typename:uint16_t	file:
GetAccTemperature	Classes/I2C1class.cpp	/^   float GetAccTemperature(void)$/;"	f	class:clsI2C1	typeref:typename:float	file:
GetAccXYZ	Classes/I2C1class.cpp	/^   void GetAccXYZ(void)$/;"	f	class:clsI2C1	typeref:typename:void	file:
GetBatteryVoltage	Classes/ADC2class.cpp	/^   float GetBatteryVoltage(void)$/;"	f	class:clsADC2	typeref:typename:float	file:
GetHeading	Classes/I2C1class.cpp	/^   uint8_t GetHeading;$/;"	m	class:clsI2C1	typeref:typename:uint8_t	file:
GetSector	Libraries/Flash/flash_if.c	/^static uint32_t GetSector(uint32_t Address)$/;"	f	typeref:typename:uint32_t	file:
Green	Libraries/SDIO_Driver/example/Common/stm32_eval_legacy.h	/^#define Green /;"	d
Grey	Libraries/SDIO_Driver/example/Common/stm32_eval_legacy.h	/^#define Grey /;"	d
HARDBRADYTHRESHOLD	Classes/clsDiagnost.cpp	/^   static const uint16_t HARDBRADYTHRESHOLD = 40;$/;"	m	class:clsDiagnost	typeref:typename:const uint16_t	file:
HARDTACHYTHRESHOLD	Classes/clsDiagnost.cpp	/^   static const uint16_t HARDTACHYTHRESHOLD = 185;$/;"	m	class:clsDiagnost	typeref:typename:const uint16_t	file:
HASH	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define HASH /;"	d
HASH_AlgoMode	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_hash.h	/^  uint32_t HASH_AlgoMode;      \/*!< HASH or HMAC. This parameter can be a value $/;"	m	struct:__anon3368ba010108	typeref:typename:uint32_t
HASH_AlgoMode_HASH	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_hash.h	/^#define HASH_AlgoMode_HASH /;"	d
HASH_AlgoMode_HMAC	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_hash.h	/^#define HASH_AlgoMode_HMAC /;"	d
HASH_AlgoSelection	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_hash.h	/^  uint32_t HASH_AlgoSelection; \/*!< SHA-1 or MD5. This parameter can be a value $/;"	m	struct:__anon3368ba010108	typeref:typename:uint32_t
HASH_AlgoSelection_MD5	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_hash.h	/^#define HASH_AlgoSelection_MD5 /;"	d
HASH_AlgoSelection_SHA1	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_hash.h	/^#define HASH_AlgoSelection_SHA1 /;"	d
HASH_BASE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define HASH_BASE /;"	d
HASH_CR	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_hash.h	/^  uint32_t HASH_CR;     $/;"	m	struct:__anon3368ba010308	typeref:typename:uint32_t
HASH_CR_ALGO	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define HASH_CR_ALGO /;"	d
HASH_CR_DATATYPE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define HASH_CR_DATATYPE /;"	d
HASH_CR_DATATYPE_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define HASH_CR_DATATYPE_0 /;"	d
HASH_CR_DATATYPE_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define HASH_CR_DATATYPE_1 /;"	d
HASH_CR_DINNE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define HASH_CR_DINNE /;"	d
HASH_CR_DMAE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define HASH_CR_DMAE /;"	d
HASH_CR_INIT	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define HASH_CR_INIT /;"	d
HASH_CR_LKEY	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define HASH_CR_LKEY /;"	d
HASH_CR_MODE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define HASH_CR_MODE /;"	d
HASH_CR_NBW	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define HASH_CR_NBW /;"	d
HASH_CR_NBW_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define HASH_CR_NBW_0 /;"	d
HASH_CR_NBW_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define HASH_CR_NBW_1 /;"	d
HASH_CR_NBW_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define HASH_CR_NBW_2 /;"	d
HASH_CR_NBW_3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define HASH_CR_NBW_3 /;"	d
HASH_CSR	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_hash.h	/^  uint32_t HASH_CSR[51];       $/;"	m	struct:__anon3368ba010308	typeref:typename:uint32_t[51]
HASH_ClearFlag	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_hash.c	/^void HASH_ClearFlag(uint16_t HASH_FLAG)$/;"	f	typeref:typename:void
HASH_ClearITPendingBit	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_hash.c	/^void HASH_ClearITPendingBit(uint8_t HASH_IT)$/;"	f	typeref:typename:void
HASH_Context	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_hash.h	/^}HASH_Context;$/;"	t	typeref:struct:__anon3368ba010308
HASH_DMACmd	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_hash.c	/^void HASH_DMACmd(FunctionalState NewState)$/;"	f	typeref:typename:void
HASH_DataIn	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_hash.c	/^void HASH_DataIn(uint32_t Data)$/;"	f	typeref:typename:void
HASH_DataType	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_hash.h	/^  uint32_t HASH_DataType;      \/*!< 32-bit data, 16-bit data, 8-bit data or $/;"	m	struct:__anon3368ba010108	typeref:typename:uint32_t
HASH_DataType_16b	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_hash.h	/^#define HASH_DataType_16b /;"	d
HASH_DataType_1b	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_hash.h	/^#define HASH_DataType_1b /;"	d
HASH_DataType_32b	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_hash.h	/^#define HASH_DataType_32b /;"	d
HASH_DataType_8b	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_hash.h	/^#define HASH_DataType_8b /;"	d
HASH_DeInit	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_hash.c	/^void HASH_DeInit(void)$/;"	f	typeref:typename:void
HASH_FLAG_BUSY	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_hash.h	/^#define HASH_FLAG_BUSY /;"	d
HASH_FLAG_DCIS	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_hash.h	/^#define HASH_FLAG_DCIS /;"	d
HASH_FLAG_DINIS	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_hash.h	/^#define HASH_FLAG_DINIS /;"	d
HASH_FLAG_DINNE	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_hash.h	/^#define HASH_FLAG_DINNE /;"	d
HASH_FLAG_DMAS	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_hash.h	/^#define HASH_FLAG_DMAS /;"	d
HASH_GetDigest	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_hash.c	/^void HASH_GetDigest(HASH_MsgDigest* HASH_MessageDigest)$/;"	f	typeref:typename:void
HASH_GetFlagStatus	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_hash.c	/^FlagStatus HASH_GetFlagStatus(uint16_t HASH_FLAG)$/;"	f	typeref:typename:FlagStatus
HASH_GetITStatus	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_hash.c	/^ITStatus HASH_GetITStatus(uint8_t HASH_IT)$/;"	f	typeref:typename:ITStatus
HASH_GetInFIFOWordsNbr	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_hash.c	/^uint8_t HASH_GetInFIFOWordsNbr(void)$/;"	f	typeref:typename:uint8_t
HASH_HMACKeyType	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_hash.h	/^  uint32_t HASH_HMACKeyType;   \/*!< HMAC Short key or HMAC Long Key. This parameter$/;"	m	struct:__anon3368ba010108	typeref:typename:uint32_t
HASH_HMACKeyType_LongKey	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_hash.h	/^#define HASH_HMACKeyType_LongKey /;"	d
HASH_HMACKeyType_ShortKey	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_hash.h	/^#define HASH_HMACKeyType_ShortKey /;"	d
HASH_IMR	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_hash.h	/^  uint32_t HASH_IMR; $/;"	m	struct:__anon3368ba010308	typeref:typename:uint32_t
HASH_IMR_DCIM	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define HASH_IMR_DCIM /;"	d
HASH_IMR_DINIM	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define HASH_IMR_DINIM /;"	d
HASH_ITConfig	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_hash.c	/^void HASH_ITConfig(uint8_t HASH_IT, FunctionalState NewState)$/;"	f	typeref:typename:void
HASH_IT_DCI	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_hash.h	/^#define HASH_IT_DCI /;"	d
HASH_IT_DINI	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_hash.h	/^#define HASH_IT_DINI /;"	d
HASH_Init	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_hash.c	/^void HASH_Init(HASH_InitTypeDef* HASH_InitStruct)$/;"	f	typeref:typename:void
HASH_InitTypeDef	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_hash.h	/^}HASH_InitTypeDef;$/;"	t	typeref:struct:__anon3368ba010108
HASH_MD5	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_hash_md5.c	/^ErrorStatus HASH_MD5(uint8_t *Input, uint32_t Ilen, uint8_t Output[16])$/;"	f	typeref:typename:ErrorStatus
HASH_MsgDigest	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_hash.h	/^} HASH_MsgDigest; $/;"	t	typeref:struct:__anon3368ba010208
HASH_RNG_IRQHandler	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/arm/startup_stm32f2xx.s	/^HASH_RNG_IRQHandler                                               $/;"	l
HASH_RNG_IRQHandler	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/iar/startup_stm32f2xx.s	/^HASH_RNG_IRQHandler  $/;"	l
HASH_RNG_IRQn	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  HASH_RNG_IRQn               = 80      \/*!< Hash and Rng global interrupt                     /;"	e	enum:IRQn
HASH_Reset	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_hash.c	/^void HASH_Reset(void)$/;"	f	typeref:typename:void
HASH_RestoreContext	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_hash.c	/^void HASH_RestoreContext(HASH_Context* HASH_ContextRestore)  $/;"	f	typeref:typename:void
HASH_SHA1	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_hash_sha1.c	/^ErrorStatus HASH_SHA1(uint8_t *Input, uint32_t Ilen, uint8_t Output[20])$/;"	f	typeref:typename:ErrorStatus
HASH_SR_BUSY	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define HASH_SR_BUSY /;"	d
HASH_SR_DCIS	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define HASH_SR_DCIS /;"	d
HASH_SR_DINIS	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define HASH_SR_DINIS /;"	d
HASH_SR_DMAS	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define HASH_SR_DMAS /;"	d
HASH_STR	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_hash.h	/^  uint32_t HASH_STR;      $/;"	m	struct:__anon3368ba010308	typeref:typename:uint32_t
HASH_STR_DCAL	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define HASH_STR_DCAL /;"	d
HASH_STR_NBW	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define HASH_STR_NBW /;"	d
HASH_STR_NBW_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define HASH_STR_NBW_0 /;"	d
HASH_STR_NBW_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define HASH_STR_NBW_1 /;"	d
HASH_STR_NBW_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define HASH_STR_NBW_2 /;"	d
HASH_STR_NBW_3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define HASH_STR_NBW_3 /;"	d
HASH_STR_NBW_4	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define HASH_STR_NBW_4 /;"	d
HASH_SaveContext	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_hash.c	/^void HASH_SaveContext(HASH_Context* HASH_ContextSave)$/;"	f	typeref:typename:void
HASH_SetLastWordValidBitsNbr	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_hash.c	/^void HASH_SetLastWordValidBitsNbr(uint16_t ValidNumber)$/;"	f	typeref:typename:void
HASH_StartDigest	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_hash.c	/^void HASH_StartDigest(void)$/;"	f	typeref:typename:void
HASH_StructInit	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_hash.c	/^void HASH_StructInit(HASH_InitTypeDef* HASH_InitStruct)$/;"	f	typeref:typename:void
HASH_TypeDef	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^} HASH_TypeDef;$/;"	t	typeref:struct:__anon3e8f98ce2508
HCLK_Frequency	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^  uint32_t HCLK_Frequency;   \/*!<  HCLK clock frequency expressed in Hz *\/$/;"	m	struct:__anonb4b12cf50108	typeref:typename:uint32_t
HFSR	Libraries/CMSIS/Include/core_cm3.h	/^  __IO uint32_t HFSR;                    \/*!< Offset: 0x02C (R\/W)  HardFault Status Register  /;"	m	struct:__anon84a975f30a08	typeref:typename:__IO uint32_t
HFSR	Libraries/CMSIS/Include/core_cm4.h	/^  __IO uint32_t HFSR;                    \/*!< Offset: 0x02C (R\/W)  HardFault Status Register  /;"	m	struct:__anon84a97a340a08	typeref:typename:__IO uint32_t
HIFCR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t HIFCR;  \/*!< DMA high interrupt flag clear register, Address offset: 0x0C *\/$/;"	m	struct:__anon3e8f98ce0f08	typeref:typename:__IO uint32_t
HIGH_ISR_MASK	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_dma.c	/^#define HIGH_ISR_MASK /;"	d	file:
HISR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t HISR;   \/*!< DMA high interrupt status register,     Address offset: 0x04 *\/$/;"	m	struct:__anon3e8f98ce0f08	typeref:typename:__IO uint32_t
HL	FreeRTOS/portable/IAR/78K0R/ISR_Support.h	/^	MOVW      HL, AX					$/;"	v	typeref:typename:Save the Stack pointer.MOVW
HL	FreeRTOS/portable/IAR/78K0R/ISR_Support.h	/^	MOVW      HL, AX$/;"	v	typeref:typename:Restore the Stack pointer.MOVW
HL	FreeRTOS/portable/IAR/78K0R/ISR_Support.h	/^	POP       HL                    ; Restore general purpose register HL.$/;"	v	typeref:typename:Restore the CS register.MOV A POP
HL	FreeRTOS/portable/IAR/RL78/ISR_Support.h	/^	MOVW      HL, AX					$/;"	v	typeref:typename:Save the Stack pointer.MOVW
HL	FreeRTOS/portable/IAR/RL78/ISR_Support.h	/^	MOVW      HL, AX$/;"	v	typeref:typename:Restore the Stack pointer.MOVW
HL	FreeRTOS/portable/IAR/RL78/ISR_Support.h	/^	POP       HL                    ; Restore general purpose register HL.$/;"	v	typeref:typename:Restore the CS register.MOV A POP
HMAC_MD5	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_hash_md5.c	/^ErrorStatus HMAC_MD5(uint8_t *Key, uint32_t Keylen, uint8_t *Input, $/;"	f	typeref:typename:ErrorStatus
HMAC_SHA1	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_hash_sha1.c	/^ErrorStatus HMAC_SHA1(uint8_t *Key, uint32_t Keylen, uint8_t *Input,$/;"	f	typeref:typename:ErrorStatus
HR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t HR[5];     \/*!< HASH digest registers,          Address offset: 0x0C-0x1C   *\/$/;"	m	struct:__anon3e8f98ce2508	typeref:typename:__IO uint32_t[5]
HSE_STARTUP_TIMEOUT	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  #define HSE_STARTUP_TIMEOUT /;"	d
HSE_VALUE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  #define HSE_VALUE /;"	d
HSION_BitNumber	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_rcc.c	/^#define HSION_BitNumber /;"	d	file:
HSI_VALUE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  #define HSI_VALUE /;"	d
HTR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t HTR;    \/*!< ADC watchdog higher threshold register,      Address offset: 0x24 /;"	m	struct:__anon3e8f98ce0408	typeref:typename:__IO uint32_t
HardFault_Handler	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/arm/startup_stm32f2xx.s	/^                PROC$/;"	l
HardFault_Handler	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/iar/startup_stm32f2xx.s	/^HardFault_Handler$/;"	l
HardFault_Handler	Libraries/SDIO_Driver/example/SDIO/uSDCard/stm32f2xx_it.c	/^void HardFault_Handler(void)$/;"	f	typeref:typename:void
HardFault_Handler	stm32f2xx_it.c	/^void HardFault_Handler(void)$/;"	f	typeref:typename:void
Heap_Mem	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/arm/startup_stm32f2xx.s	/^Heap_Mem        SPACE   Heap_Size$/;"	l
Heap_Size	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/arm/startup_stm32f2xx.s	/^Heap_Size       EQU     0x00000200$/;"	d
Height	Libraries/SDIO_Driver/example/Common/fonts.h	/^  uint16_t Height;$/;"	m	struct:_tFont	typeref:typename:uint16_t
History	Libraries/CMSIS/Device/ST/STM32F2xx/Release_Notes.html	/^<h2 style="background: rgb(51, 102, 255) none repeat scroll 0% 50%; -moz-background-clip: initia/;"	a
History	Libraries/SDIO_Driver/example/Common/Release_Notes.html	/^            <h2 style="background: rgb(51, 102, 255) none repeat scroll 0% 50%; -moz-background-/;"	a
History	Libraries/SDIO_Driver/example/STM322xG_EVAL/Release_Notes.html	/^            <h2 style="background: rgb(51, 102, 255) none repeat scroll 0% 50%; -moz-background-/;"	a
History	Libraries/STM32F2xx_StdPeriph_Driver/Release_Notes.html	/^    <h2 style="background: rgb(51, 102, 255) none repeat scroll 0% 50%; -moz-background-clip: in/;"	a
Horizontal	Libraries/SDIO_Driver/example/Common/stm32_eval_legacy.h	/^#define Horizontal /;"	d
How to Port	Libraries/fatfs/doc/en/appnote.html	/^<h3>How to Port<\/h3>$/;"	j
I2C1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define I2C1 /;"	d
I2C1_BASE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define I2C1_BASE /;"	d
I2C1_ER_IRQHandler	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/arm/startup_stm32f2xx.s	/^I2C1_ER_IRQHandler                                                         $/;"	l
I2C1_ER_IRQHandler	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/iar/startup_stm32f2xx.s	/^I2C1_ER_IRQHandler  $/;"	l
I2C1_ER_IRQn	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  I2C1_ER_IRQn                = 32,     \/*!< I2C1 Error Interrupt                              /;"	e	enum:IRQn
I2C1_EV_IRQHandler	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/arm/startup_stm32f2xx.s	/^I2C1_EV_IRQHandler                                                         $/;"	l
I2C1_EV_IRQHandler	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/iar/startup_stm32f2xx.s	/^I2C1_EV_IRQHandler  $/;"	l
I2C1_EV_IRQn	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  I2C1_EV_IRQn                = 31,     \/*!< I2C1 Event Interrupt                              /;"	e	enum:IRQn
I2C2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define I2C2 /;"	d
I2C2_BASE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define I2C2_BASE /;"	d
I2C2_ER_IRQHandler	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/arm/startup_stm32f2xx.s	/^I2C2_ER_IRQHandler                                                           $/;"	l
I2C2_ER_IRQHandler	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/iar/startup_stm32f2xx.s	/^I2C2_ER_IRQHandler  $/;"	l
I2C2_ER_IRQn	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  I2C2_ER_IRQn                = 34,     \/*!< I2C2 Error Interrupt                              /;"	e	enum:IRQn
I2C2_EV_IRQHandler	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/arm/startup_stm32f2xx.s	/^I2C2_EV_IRQHandler                                                        $/;"	l
I2C2_EV_IRQHandler	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/iar/startup_stm32f2xx.s	/^I2C2_EV_IRQHandler  $/;"	l
I2C2_EV_IRQn	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  I2C2_EV_IRQn                = 33,     \/*!< I2C2 Event Interrupt                              /;"	e	enum:IRQn
I2C3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define I2C3 /;"	d
I2C3_BASE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define I2C3_BASE /;"	d
I2C3_ER_IRQHandler	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/arm/startup_stm32f2xx.s	/^I2C3_ER_IRQHandler                                                          $/;"	l
I2C3_ER_IRQHandler	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/iar/startup_stm32f2xx.s	/^I2C3_ER_IRQHandler  $/;"	l
I2C3_ER_IRQn	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  I2C3_ER_IRQn                = 73,     \/*!< I2C3 error interrupt                              /;"	e	enum:IRQn
I2C3_EV_IRQHandler	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/arm/startup_stm32f2xx.s	/^I2C3_EV_IRQHandler                                                          $/;"	l
I2C3_EV_IRQHandler	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/iar/startup_stm32f2xx.s	/^I2C3_EV_IRQHandler  $/;"	l
I2C3_EV_IRQn	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  I2C3_EV_IRQn                = 72,     \/*!< I2C3 event interrupt                              /;"	e	enum:IRQn
I2C_ARPCmd	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_i2c.c	/^void I2C_ARPCmd(I2C_TypeDef* I2Cx, FunctionalState NewState)$/;"	f	typeref:typename:void
I2C_Ack	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_i2c.h	/^  uint16_t I2C_Ack;                 \/*!< Enables or disables the acknowledgement.$/;"	m	struct:__anonb3f371db0108	typeref:typename:uint16_t
I2C_Ack_Disable	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_i2c.h	/^#define I2C_Ack_Disable /;"	d
I2C_Ack_Enable	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_i2c.h	/^#define I2C_Ack_Enable /;"	d
I2C_AcknowledgeConfig	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_i2c.c	/^void I2C_AcknowledgeConfig(I2C_TypeDef* I2Cx, FunctionalState NewState)$/;"	f	typeref:typename:void
I2C_AcknowledgedAddress	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_i2c.h	/^  uint16_t I2C_AcknowledgedAddress; \/*!< Specifies if 7-bit or 10-bit address is acknowledged.$/;"	m	struct:__anonb3f371db0108	typeref:typename:uint16_t
I2C_AcknowledgedAddress_10bit	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_i2c.h	/^#define I2C_AcknowledgedAddress_10bit /;"	d
I2C_AcknowledgedAddress_7bit	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_i2c.h	/^#define I2C_AcknowledgedAddress_7bit /;"	d
I2C_CCR_CCR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  I2C_CCR_CCR /;"	d
I2C_CCR_DUTY	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  I2C_CCR_DUTY /;"	d
I2C_CCR_FS	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  I2C_CCR_FS /;"	d
I2C_CR1_ACK	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  I2C_CR1_ACK /;"	d
I2C_CR1_ALERT	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  I2C_CR1_ALERT /;"	d
I2C_CR1_ENARP	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  I2C_CR1_ENARP /;"	d
I2C_CR1_ENGC	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  I2C_CR1_ENGC /;"	d
I2C_CR1_ENPEC	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  I2C_CR1_ENPEC /;"	d
I2C_CR1_NOSTRETCH	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  I2C_CR1_NOSTRETCH /;"	d
I2C_CR1_PE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  I2C_CR1_PE /;"	d
I2C_CR1_PEC	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  I2C_CR1_PEC /;"	d
I2C_CR1_POS	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  I2C_CR1_POS /;"	d
I2C_CR1_SMBTYPE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  I2C_CR1_SMBTYPE /;"	d
I2C_CR1_SMBUS	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  I2C_CR1_SMBUS /;"	d
I2C_CR1_START	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  I2C_CR1_START /;"	d
I2C_CR1_STOP	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  I2C_CR1_STOP /;"	d
I2C_CR1_SWRST	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  I2C_CR1_SWRST /;"	d
I2C_CR2_DMAEN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  I2C_CR2_DMAEN /;"	d
I2C_CR2_FREQ	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  I2C_CR2_FREQ /;"	d
I2C_CR2_FREQ_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  I2C_CR2_FREQ_0 /;"	d
I2C_CR2_FREQ_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  I2C_CR2_FREQ_1 /;"	d
I2C_CR2_FREQ_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  I2C_CR2_FREQ_2 /;"	d
I2C_CR2_FREQ_3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  I2C_CR2_FREQ_3 /;"	d
I2C_CR2_FREQ_4	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  I2C_CR2_FREQ_4 /;"	d
I2C_CR2_FREQ_5	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  I2C_CR2_FREQ_5 /;"	d
I2C_CR2_ITBUFEN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  I2C_CR2_ITBUFEN /;"	d
I2C_CR2_ITERREN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  I2C_CR2_ITERREN /;"	d
I2C_CR2_ITEVTEN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  I2C_CR2_ITEVTEN /;"	d
I2C_CR2_LAST	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  I2C_CR2_LAST /;"	d
I2C_CalculatePEC	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_i2c.c	/^void I2C_CalculatePEC(I2C_TypeDef* I2Cx, FunctionalState NewState)$/;"	f	typeref:typename:void
I2C_CheckEvent	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_i2c.c	/^ErrorStatus I2C_CheckEvent(I2C_TypeDef* I2Cx, uint32_t I2C_EVENT)$/;"	f	typeref:typename:ErrorStatus
I2C_ClearFlag	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_i2c.c	/^void I2C_ClearFlag(I2C_TypeDef* I2Cx, uint32_t I2C_FLAG)$/;"	f	typeref:typename:void
I2C_ClearITPendingBit	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_i2c.c	/^void I2C_ClearITPendingBit(I2C_TypeDef* I2Cx, uint32_t I2C_IT)$/;"	f	typeref:typename:void
I2C_ClockSpeed	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_i2c.h	/^  uint32_t I2C_ClockSpeed;          \/*!< Specifies the clock frequency.$/;"	m	struct:__anonb3f371db0108	typeref:typename:uint32_t
I2C_Cmd	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_i2c.c	/^void I2C_Cmd(I2C_TypeDef* I2Cx, FunctionalState NewState)$/;"	f	typeref:typename:void
I2C_DMACmd	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_i2c.c	/^void I2C_DMACmd(I2C_TypeDef* I2Cx, FunctionalState NewState)$/;"	f	typeref:typename:void
I2C_DMALastTransferCmd	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_i2c.c	/^void I2C_DMALastTransferCmd(I2C_TypeDef* I2Cx, FunctionalState NewState)$/;"	f	typeref:typename:void
I2C_DR_DR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  I2C_DR_DR /;"	d
I2C_DeInit	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_i2c.c	/^void I2C_DeInit(I2C_TypeDef* I2Cx)$/;"	f	typeref:typename:void
I2C_Direction_Receiver	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_i2c.h	/^#define  I2C_Direction_Receiver /;"	d
I2C_Direction_Transmitter	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_i2c.h	/^#define  I2C_Direction_Transmitter /;"	d
I2C_DualAddressCmd	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_i2c.c	/^void I2C_DualAddressCmd(I2C_TypeDef* I2Cx, FunctionalState NewState)$/;"	f	typeref:typename:void
I2C_DutyCycle	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_i2c.h	/^  uint16_t I2C_DutyCycle;           \/*!< Specifies the I2C fast mode duty cycle.$/;"	m	struct:__anonb3f371db0108	typeref:typename:uint16_t
I2C_DutyCycle_16_9	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_i2c.h	/^#define I2C_DutyCycle_16_9 /;"	d
I2C_DutyCycle_2	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_i2c.h	/^#define I2C_DutyCycle_2 /;"	d
I2C_EVENT_MASTER_BYTE_RECEIVED	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_i2c.h	/^#define  I2C_EVENT_MASTER_BYTE_RECEIVED /;"	d
I2C_EVENT_MASTER_BYTE_TRANSMITTED	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_i2c.h	/^#define  I2C_EVENT_MASTER_BYTE_TRANSMITTED /;"	d
I2C_EVENT_MASTER_BYTE_TRANSMITTING	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_i2c.h	/^#define I2C_EVENT_MASTER_BYTE_TRANSMITTING /;"	d
I2C_EVENT_MASTER_MODE_ADDRESS10	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_i2c.h	/^#define  I2C_EVENT_MASTER_MODE_ADDRESS10 /;"	d
I2C_EVENT_MASTER_MODE_SELECT	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_i2c.h	/^#define  I2C_EVENT_MASTER_MODE_SELECT /;"	d
I2C_EVENT_MASTER_RECEIVER_MODE_SELECTED	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_i2c.h	/^#define  I2C_EVENT_MASTER_RECEIVER_MODE_SELECTED /;"	d
I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_i2c.h	/^#define  I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED /;"	d
I2C_EVENT_SLAVE_ACK_FAILURE	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_i2c.h	/^#define  I2C_EVENT_SLAVE_ACK_FAILURE /;"	d
I2C_EVENT_SLAVE_BYTE_RECEIVED	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_i2c.h	/^#define  I2C_EVENT_SLAVE_BYTE_RECEIVED /;"	d
I2C_EVENT_SLAVE_BYTE_TRANSMITTED	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_i2c.h	/^#define  I2C_EVENT_SLAVE_BYTE_TRANSMITTED /;"	d
I2C_EVENT_SLAVE_BYTE_TRANSMITTING	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_i2c.h	/^#define  I2C_EVENT_SLAVE_BYTE_TRANSMITTING /;"	d
I2C_EVENT_SLAVE_GENERALCALLADDRESS_MATCHED	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_i2c.h	/^#define  I2C_EVENT_SLAVE_GENERALCALLADDRESS_MATCHED /;"	d
I2C_EVENT_SLAVE_RECEIVER_ADDRESS_MATCHED	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_i2c.h	/^#define  I2C_EVENT_SLAVE_RECEIVER_ADDRESS_MATCHED /;"	d
I2C_EVENT_SLAVE_RECEIVER_SECONDADDRESS_MATCHED	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_i2c.h	/^#define  I2C_EVENT_SLAVE_RECEIVER_SECONDADDRESS_MATCHED /;"	d
I2C_EVENT_SLAVE_STOP_DETECTED	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_i2c.h	/^#define  I2C_EVENT_SLAVE_STOP_DETECTED /;"	d
I2C_EVENT_SLAVE_TRANSMITTER_ADDRESS_MATCHED	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_i2c.h	/^#define  I2C_EVENT_SLAVE_TRANSMITTER_ADDRESS_MATCHED /;"	d
I2C_EVENT_SLAVE_TRANSMITTER_SECONDADDRESS_MATCHED	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_i2c.h	/^#define  I2C_EVENT_SLAVE_TRANSMITTER_SECONDADDRESS_MATCHED /;"	d
I2C_FLAG_ADD10	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_i2c.h	/^#define I2C_FLAG_ADD10 /;"	d
I2C_FLAG_ADDR	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_i2c.h	/^#define I2C_FLAG_ADDR /;"	d
I2C_FLAG_AF	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_i2c.h	/^#define I2C_FLAG_AF /;"	d
I2C_FLAG_ARLO	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_i2c.h	/^#define I2C_FLAG_ARLO /;"	d
I2C_FLAG_BERR	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_i2c.h	/^#define I2C_FLAG_BERR /;"	d
I2C_FLAG_BTF	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_i2c.h	/^#define I2C_FLAG_BTF /;"	d
I2C_FLAG_BUSY	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_i2c.h	/^#define I2C_FLAG_BUSY /;"	d
I2C_FLAG_DUALF	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_i2c.h	/^#define I2C_FLAG_DUALF /;"	d
I2C_FLAG_GENCALL	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_i2c.h	/^#define I2C_FLAG_GENCALL /;"	d
I2C_FLAG_MSL	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_i2c.h	/^#define I2C_FLAG_MSL /;"	d
I2C_FLAG_OVR	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_i2c.h	/^#define I2C_FLAG_OVR /;"	d
I2C_FLAG_PECERR	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_i2c.h	/^#define I2C_FLAG_PECERR /;"	d
I2C_FLAG_RXNE	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_i2c.h	/^#define I2C_FLAG_RXNE /;"	d
I2C_FLAG_SB	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_i2c.h	/^#define I2C_FLAG_SB /;"	d
I2C_FLAG_SMBALERT	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_i2c.h	/^#define I2C_FLAG_SMBALERT /;"	d
I2C_FLAG_SMBDEFAULT	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_i2c.h	/^#define I2C_FLAG_SMBDEFAULT /;"	d
I2C_FLAG_SMBHOST	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_i2c.h	/^#define I2C_FLAG_SMBHOST /;"	d
I2C_FLAG_STOPF	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_i2c.h	/^#define I2C_FLAG_STOPF /;"	d
I2C_FLAG_TIMEOUT	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_i2c.h	/^#define I2C_FLAG_TIMEOUT /;"	d
I2C_FLAG_TRA	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_i2c.h	/^#define I2C_FLAG_TRA /;"	d
I2C_FLAG_TXE	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_i2c.h	/^#define I2C_FLAG_TXE /;"	d
I2C_FastModeDutyCycleConfig	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_i2c.c	/^void I2C_FastModeDutyCycleConfig(I2C_TypeDef* I2Cx, uint16_t I2C_DutyCycle)$/;"	f	typeref:typename:void
I2C_GeneralCallCmd	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_i2c.c	/^void I2C_GeneralCallCmd(I2C_TypeDef* I2Cx, FunctionalState NewState)$/;"	f	typeref:typename:void
I2C_GenerateSTART	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_i2c.c	/^void I2C_GenerateSTART(I2C_TypeDef* I2Cx, FunctionalState NewState)$/;"	f	typeref:typename:void
I2C_GenerateSTOP	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_i2c.c	/^void I2C_GenerateSTOP(I2C_TypeDef* I2Cx, FunctionalState NewState)$/;"	f	typeref:typename:void
I2C_GetFlagStatus	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_i2c.c	/^FlagStatus I2C_GetFlagStatus(I2C_TypeDef* I2Cx, uint32_t I2C_FLAG)$/;"	f	typeref:typename:FlagStatus
I2C_GetITStatus	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_i2c.c	/^ITStatus I2C_GetITStatus(I2C_TypeDef* I2Cx, uint32_t I2C_IT)$/;"	f	typeref:typename:ITStatus
I2C_GetLastEvent	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_i2c.c	/^uint32_t I2C_GetLastEvent(I2C_TypeDef* I2Cx)$/;"	f	typeref:typename:uint32_t
I2C_GetPEC	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_i2c.c	/^uint8_t I2C_GetPEC(I2C_TypeDef* I2Cx)$/;"	f	typeref:typename:uint8_t
I2C_ITConfig	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_i2c.c	/^void I2C_ITConfig(I2C_TypeDef* I2Cx, uint16_t I2C_IT, FunctionalState NewState)$/;"	f	typeref:typename:void
I2C_IT_ADD10	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_i2c.h	/^#define I2C_IT_ADD10 /;"	d
I2C_IT_ADDR	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_i2c.h	/^#define I2C_IT_ADDR /;"	d
I2C_IT_AF	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_i2c.h	/^#define I2C_IT_AF /;"	d
I2C_IT_ARLO	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_i2c.h	/^#define I2C_IT_ARLO /;"	d
I2C_IT_BERR	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_i2c.h	/^#define I2C_IT_BERR /;"	d
I2C_IT_BTF	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_i2c.h	/^#define I2C_IT_BTF /;"	d
I2C_IT_BUF	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_i2c.h	/^#define I2C_IT_BUF /;"	d
I2C_IT_ERR	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_i2c.h	/^#define I2C_IT_ERR /;"	d
I2C_IT_EVT	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_i2c.h	/^#define I2C_IT_EVT /;"	d
I2C_IT_OVR	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_i2c.h	/^#define I2C_IT_OVR /;"	d
I2C_IT_PECERR	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_i2c.h	/^#define I2C_IT_PECERR /;"	d
I2C_IT_RXNE	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_i2c.h	/^#define I2C_IT_RXNE /;"	d
I2C_IT_SB	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_i2c.h	/^#define I2C_IT_SB /;"	d
I2C_IT_SMBALERT	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_i2c.h	/^#define I2C_IT_SMBALERT /;"	d
I2C_IT_STOPF	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_i2c.h	/^#define I2C_IT_STOPF /;"	d
I2C_IT_TIMEOUT	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_i2c.h	/^#define I2C_IT_TIMEOUT /;"	d
I2C_IT_TXE	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_i2c.h	/^#define I2C_IT_TXE /;"	d
I2C_Init	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_i2c.c	/^void I2C_Init(I2C_TypeDef* I2Cx, I2C_InitTypeDef* I2C_InitStruct)$/;"	f	typeref:typename:void
I2C_InitTypeDef	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_i2c.h	/^}I2C_InitTypeDef;$/;"	t	typeref:struct:__anonb3f371db0108
I2C_Mode	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_i2c.h	/^  uint16_t I2C_Mode;                \/*!< Specifies the I2C mode.$/;"	m	struct:__anonb3f371db0108	typeref:typename:uint16_t
I2C_Mode_I2C	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_i2c.h	/^#define I2C_Mode_I2C /;"	d
I2C_Mode_SMBusDevice	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_i2c.h	/^#define I2C_Mode_SMBusDevice /;"	d
I2C_Mode_SMBusHost	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_i2c.h	/^#define I2C_Mode_SMBusHost /;"	d
I2C_NACKPositionConfig	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_i2c.c	/^void I2C_NACKPositionConfig(I2C_TypeDef* I2Cx, uint16_t I2C_NACKPosition)$/;"	f	typeref:typename:void
I2C_NACKPosition_Current	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_i2c.h	/^#define I2C_NACKPosition_Current /;"	d
I2C_NACKPosition_Next	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_i2c.h	/^#define I2C_NACKPosition_Next /;"	d
I2C_OAR1_ADD0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  I2C_OAR1_ADD0 /;"	d
I2C_OAR1_ADD1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  I2C_OAR1_ADD1 /;"	d
I2C_OAR1_ADD1_7	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  I2C_OAR1_ADD1_7 /;"	d
I2C_OAR1_ADD2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  I2C_OAR1_ADD2 /;"	d
I2C_OAR1_ADD3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  I2C_OAR1_ADD3 /;"	d
I2C_OAR1_ADD4	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  I2C_OAR1_ADD4 /;"	d
I2C_OAR1_ADD5	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  I2C_OAR1_ADD5 /;"	d
I2C_OAR1_ADD6	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  I2C_OAR1_ADD6 /;"	d
I2C_OAR1_ADD7	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  I2C_OAR1_ADD7 /;"	d
I2C_OAR1_ADD8	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  I2C_OAR1_ADD8 /;"	d
I2C_OAR1_ADD8_9	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  I2C_OAR1_ADD8_9 /;"	d
I2C_OAR1_ADD9	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  I2C_OAR1_ADD9 /;"	d
I2C_OAR1_ADDMODE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  I2C_OAR1_ADDMODE /;"	d
I2C_OAR2_ADD2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  I2C_OAR2_ADD2 /;"	d
I2C_OAR2_ENDUAL	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  I2C_OAR2_ENDUAL /;"	d
I2C_OwnAddress1	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_i2c.h	/^  uint16_t I2C_OwnAddress1;         \/*!< Specifies the first device own address.$/;"	m	struct:__anonb3f371db0108	typeref:typename:uint16_t
I2C_OwnAddress2Config	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_i2c.c	/^void I2C_OwnAddress2Config(I2C_TypeDef* I2Cx, uint8_t Address)$/;"	f	typeref:typename:void
I2C_PECPositionConfig	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_i2c.c	/^void I2C_PECPositionConfig(I2C_TypeDef* I2Cx, uint16_t I2C_PECPosition)$/;"	f	typeref:typename:void
I2C_PECPosition_Current	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_i2c.h	/^#define I2C_PECPosition_Current /;"	d
I2C_PECPosition_Next	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_i2c.h	/^#define I2C_PECPosition_Next /;"	d
I2C_ReadDataBuffer	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.c	/^uint16_t I2C_ReadDataBuffer(uint8_t DeviceAddr, uint8_t RegisterAddr)$/;"	f	typeref:typename:uint16_t
I2C_ReadDeviceRegister	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.c	/^uint8_t I2C_ReadDeviceRegister(uint8_t DeviceAddr, uint8_t RegisterAddr)$/;"	f	typeref:typename:uint8_t
I2C_ReadRegister	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_i2c.c	/^uint16_t I2C_ReadRegister(I2C_TypeDef* I2Cx, uint8_t I2C_Register)$/;"	f	typeref:typename:uint16_t
I2C_ReceiveData	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_i2c.c	/^uint8_t I2C_ReceiveData(I2C_TypeDef* I2Cx)$/;"	f	typeref:typename:uint8_t
I2C_Register_CCR	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_i2c.h	/^#define I2C_Register_CCR /;"	d
I2C_Register_CR1	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_i2c.h	/^#define I2C_Register_CR1 /;"	d
I2C_Register_CR2	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_i2c.h	/^#define I2C_Register_CR2 /;"	d
I2C_Register_DR	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_i2c.h	/^#define I2C_Register_DR /;"	d
I2C_Register_OAR1	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_i2c.h	/^#define I2C_Register_OAR1 /;"	d
I2C_Register_OAR2	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_i2c.h	/^#define I2C_Register_OAR2 /;"	d
I2C_Register_SR1	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_i2c.h	/^#define I2C_Register_SR1 /;"	d
I2C_Register_SR2	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_i2c.h	/^#define I2C_Register_SR2 /;"	d
I2C_Register_TRISE	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_i2c.h	/^#define I2C_Register_TRISE /;"	d
I2C_SLAVE_ADDRESS7	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_i2c_ee.h	/^#define I2C_SLAVE_ADDRESS7 /;"	d
I2C_SMBusAlertConfig	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_i2c.c	/^void I2C_SMBusAlertConfig(I2C_TypeDef* I2Cx, uint16_t I2C_SMBusAlert)$/;"	f	typeref:typename:void
I2C_SMBusAlert_High	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_i2c.h	/^#define I2C_SMBusAlert_High /;"	d
I2C_SMBusAlert_Low	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_i2c.h	/^#define I2C_SMBusAlert_Low /;"	d
I2C_SPEED	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_audio_codec.h	/^ #define I2C_SPEED /;"	d
I2C_SPEED	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_i2c_ee.h	/^ #define I2C_SPEED /;"	d
I2C_SPEED	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.h	/^ #define I2C_SPEED /;"	d
I2C_SR1_ADD10	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  I2C_SR1_ADD10 /;"	d
I2C_SR1_ADDR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  I2C_SR1_ADDR /;"	d
I2C_SR1_AF	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  I2C_SR1_AF /;"	d
I2C_SR1_ARLO	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  I2C_SR1_ARLO /;"	d
I2C_SR1_BERR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  I2C_SR1_BERR /;"	d
I2C_SR1_BTF	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  I2C_SR1_BTF /;"	d
I2C_SR1_OVR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  I2C_SR1_OVR /;"	d
I2C_SR1_PECERR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  I2C_SR1_PECERR /;"	d
I2C_SR1_RXNE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  I2C_SR1_RXNE /;"	d
I2C_SR1_SB	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  I2C_SR1_SB /;"	d
I2C_SR1_SMBALERT	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  I2C_SR1_SMBALERT /;"	d
I2C_SR1_STOPF	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  I2C_SR1_STOPF /;"	d
I2C_SR1_TIMEOUT	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  I2C_SR1_TIMEOUT /;"	d
I2C_SR1_TXE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  I2C_SR1_TXE /;"	d
I2C_SR2_BUSY	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  I2C_SR2_BUSY /;"	d
I2C_SR2_DUALF	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  I2C_SR2_DUALF /;"	d
I2C_SR2_GENCALL	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  I2C_SR2_GENCALL /;"	d
I2C_SR2_MSL	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  I2C_SR2_MSL /;"	d
I2C_SR2_PEC	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  I2C_SR2_PEC /;"	d
I2C_SR2_SMBDEFAULT	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  I2C_SR2_SMBDEFAULT /;"	d
I2C_SR2_SMBHOST	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  I2C_SR2_SMBHOST /;"	d
I2C_SR2_TRA	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  I2C_SR2_TRA /;"	d
I2C_Send7bitAddress	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_i2c.c	/^void I2C_Send7bitAddress(I2C_TypeDef* I2Cx, uint8_t Address, uint8_t I2C_Direction)$/;"	f	typeref:typename:void
I2C_SendData	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_i2c.c	/^void I2C_SendData(I2C_TypeDef* I2Cx, uint8_t Data)$/;"	f	typeref:typename:void
I2C_SoftwareResetCmd	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_i2c.c	/^void I2C_SoftwareResetCmd(I2C_TypeDef* I2Cx, FunctionalState NewState)$/;"	f	typeref:typename:void
I2C_StretchClockCmd	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_i2c.c	/^void I2C_StretchClockCmd(I2C_TypeDef* I2Cx, FunctionalState NewState)$/;"	f	typeref:typename:void
I2C_StructInit	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_i2c.c	/^void I2C_StructInit(I2C_InitTypeDef* I2C_InitStruct)$/;"	f	typeref:typename:void
I2C_TRISE_TRISE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  I2C_TRISE_TRISE /;"	d
I2C_TransmitPEC	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_i2c.c	/^void I2C_TransmitPEC(I2C_TypeDef* I2Cx, FunctionalState NewState)$/;"	f	typeref:typename:void
I2C_TypeDef	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^} I2C_TypeDef;$/;"	t	typeref:struct:__anon3e8f98ce1a08
I2C_WriteDeviceRegister	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.c	/^uint8_t I2C_WriteDeviceRegister(uint8_t DeviceAddr, uint8_t RegisterAddr, uint8_t RegisterValue)$/;"	f	typeref:typename:uint8_t
I2SCFGR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint16_t I2SCFGR;    \/*!< SPI_I2S configuration register,                     Address of/;"	m	struct:__anon3e8f98ce2008	typeref:typename:__IO uint16_t
I2SCFGR_CLEAR_MASK	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_spi.c	/^#define I2SCFGR_CLEAR_MASK /;"	d	file:
I2SPR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint16_t I2SPR;      \/*!< SPI_I2S prescaler register,                         Address of/;"	m	struct:__anon3e8f98ce2008	typeref:typename:__IO uint16_t
I2SSRC_BitNumber	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_rcc.c	/^#define I2SSRC_BitNumber /;"	d	file:
I2S_AudioFreq	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_spi.h	/^  uint32_t I2S_AudioFreq;    \/*!< Specifies the frequency selected for the I2S communication.$/;"	m	struct:__anonb4ca7fe90208	typeref:typename:uint32_t
I2S_AudioFreq_11k	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_spi.h	/^#define I2S_AudioFreq_11k /;"	d
I2S_AudioFreq_16k	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_spi.h	/^#define I2S_AudioFreq_16k /;"	d
I2S_AudioFreq_192k	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_spi.h	/^#define I2S_AudioFreq_192k /;"	d
I2S_AudioFreq_22k	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_spi.h	/^#define I2S_AudioFreq_22k /;"	d
I2S_AudioFreq_32k	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_spi.h	/^#define I2S_AudioFreq_32k /;"	d
I2S_AudioFreq_44k	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_spi.h	/^#define I2S_AudioFreq_44k /;"	d
I2S_AudioFreq_48k	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_spi.h	/^#define I2S_AudioFreq_48k /;"	d
I2S_AudioFreq_8k	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_spi.h	/^#define I2S_AudioFreq_8k /;"	d
I2S_AudioFreq_96k	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_spi.h	/^#define I2S_AudioFreq_96k /;"	d
I2S_AudioFreq_Default	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_spi.h	/^#define I2S_AudioFreq_Default /;"	d
I2S_CPOL	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_spi.h	/^  uint16_t I2S_CPOL;         \/*!< Specifies the idle state of the I2S clock.$/;"	m	struct:__anonb4ca7fe90208	typeref:typename:uint16_t
I2S_CPOL_High	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_spi.h	/^#define I2S_CPOL_High /;"	d
I2S_CPOL_Low	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_spi.h	/^#define I2S_CPOL_Low /;"	d
I2S_Cmd	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_spi.c	/^void I2S_Cmd(SPI_TypeDef* SPIx, FunctionalState NewState)$/;"	f	typeref:typename:void
I2S_DataFormat	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_spi.h	/^  uint16_t I2S_DataFormat;   \/*!< Specifies the data format for the I2S communication.$/;"	m	struct:__anonb4ca7fe90208	typeref:typename:uint16_t
I2S_DataFormat_16b	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_spi.h	/^#define I2S_DataFormat_16b /;"	d
I2S_DataFormat_16bextended	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_spi.h	/^#define I2S_DataFormat_16bextended /;"	d
I2S_DataFormat_24b	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_spi.h	/^#define I2S_DataFormat_24b /;"	d
I2S_DataFormat_32b	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_spi.h	/^#define I2S_DataFormat_32b /;"	d
I2S_ENABLE_MASK	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_audio_codec.c	/^#define I2S_ENABLE_MASK /;"	d	file:
I2S_FLAG_CHSIDE	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_spi.h	/^#define I2S_FLAG_CHSIDE /;"	d
I2S_FLAG_UDR	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_spi.h	/^#define I2S_FLAG_UDR /;"	d
I2S_IT_UDR	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_spi.h	/^#define I2S_IT_UDR /;"	d
I2S_Init	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_spi.c	/^void I2S_Init(SPI_TypeDef* SPIx, I2S_InitTypeDef* I2S_InitStruct)$/;"	f	typeref:typename:void
I2S_InitTypeDef	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_spi.h	/^}I2S_InitTypeDef;$/;"	t	typeref:struct:__anonb4ca7fe90208
I2S_MCLKOutput	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_spi.h	/^  uint16_t I2S_MCLKOutput;   \/*!< Specifies whether the I2S MCLK output is enabled or not.$/;"	m	struct:__anonb4ca7fe90208	typeref:typename:uint16_t
I2S_MCLKOutput_Disable	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_spi.h	/^#define I2S_MCLKOutput_Disable /;"	d
I2S_MCLKOutput_Enable	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_spi.h	/^#define I2S_MCLKOutput_Enable /;"	d
I2S_Mode	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_spi.h	/^  uint16_t I2S_Mode;         \/*!< Specifies the I2S operating mode.$/;"	m	struct:__anonb4ca7fe90208	typeref:typename:uint16_t
I2S_Mode_MasterRx	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_spi.h	/^#define I2S_Mode_MasterRx /;"	d
I2S_Mode_MasterTx	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_spi.h	/^#define I2S_Mode_MasterTx /;"	d
I2S_Mode_SlaveRx	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_spi.h	/^#define I2S_Mode_SlaveRx /;"	d
I2S_Mode_SlaveTx	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_spi.h	/^#define I2S_Mode_SlaveTx /;"	d
I2S_STANDARD	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_audio_codec.c	/^ #define I2S_STANDARD /;"	d	file:
I2S_STANDARD_PHILLIPS	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_audio_codec.h	/^#define I2S_STANDARD_PHILLIPS$/;"	d
I2S_Standard	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_spi.h	/^  uint16_t I2S_Standard;     \/*!< Specifies the standard used for the I2S communication.$/;"	m	struct:__anonb4ca7fe90208	typeref:typename:uint16_t
I2S_Standard_LSB	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_spi.h	/^#define I2S_Standard_LSB /;"	d
I2S_Standard_MSB	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_spi.h	/^#define I2S_Standard_MSB /;"	d
I2S_Standard_PCMLong	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_spi.h	/^#define I2S_Standard_PCMLong /;"	d
I2S_Standard_PCMShort	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_spi.h	/^#define I2S_Standard_PCMShort /;"	d
I2S_Standard_Phillips	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_spi.h	/^#define I2S_Standard_Phillips /;"	d
I2S_StructInit	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_spi.c	/^void I2S_StructInit(I2S_InitTypeDef* I2S_InitStruct)$/;"	f	typeref:typename:void
IABR	Libraries/CMSIS/Include/core_cm3.h	/^  __IO uint32_t IABR[8];                 \/*!< Offset: 0x200 (R\/W)  Interrupt Active bit Regist/;"	m	struct:__anon84a975f30908	typeref:typename:__IO uint32_t[8]
IABR	Libraries/CMSIS/Include/core_cm4.h	/^  __IO uint32_t IABR[8];                 \/*!< Offset: 0x200 (R\/W)  Interrupt Active bit Regist/;"	m	struct:__anon84a97a340908	typeref:typename:__IO uint32_t[8]
ICER	Libraries/CMSIS/Include/core_cm0.h	/^  __IO uint32_t ICER[1];                 \/*!< Offset: 0x080 (R\/W)  Interrupt Clear Enable Regi/;"	m	struct:__anon84a969300908	typeref:typename:__IO uint32_t[1]
ICER	Libraries/CMSIS/Include/core_cm3.h	/^  __IO uint32_t ICER[8];                 \/*!< Offset: 0x080 (R\/W)  Interrupt Clear Enable Regi/;"	m	struct:__anon84a975f30908	typeref:typename:__IO uint32_t[8]
ICER	Libraries/CMSIS/Include/core_cm4.h	/^  __IO uint32_t ICER[8];                 \/*!< Offset: 0x080 (R\/W)  Interrupt Clear Enable Regi/;"	m	struct:__anon84a97a340908	typeref:typename:__IO uint32_t[8]
ICPR	Libraries/CMSIS/Include/core_cm0.h	/^  __IO uint32_t ICPR[1];                 \/*!< Offset: 0x180 (R\/W)  Interrupt Clear Pending Reg/;"	m	struct:__anon84a969300908	typeref:typename:__IO uint32_t[1]
ICPR	Libraries/CMSIS/Include/core_cm3.h	/^  __IO uint32_t ICPR[8];                 \/*!< Offset: 0x180 (R\/W)  Interrupt Clear Pending Reg/;"	m	struct:__anon84a975f30908	typeref:typename:__IO uint32_t[8]
ICPR	Libraries/CMSIS/Include/core_cm4.h	/^  __IO uint32_t ICPR[8];                 \/*!< Offset: 0x180 (R\/W)  Interrupt Clear Pending Reg/;"	m	struct:__anon84a97a340908	typeref:typename:__IO uint32_t[8]
ICR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t ICR;            \/*!< SDIO interrupt clear register,  Address offset: 0x38 *\/$/;"	m	struct:__anon3e8f98ce1f08	typeref:typename:__IO uint32_t
ICR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t ICR;      \/*!< DCMI interrupt clear register,                 Address offset: 0/;"	m	struct:__anon3e8f98ce0d08	typeref:typename:__IO uint32_t
ICSR	Libraries/CMSIS/Include/core_cm0.h	/^  __IO uint32_t ICSR;                    \/*!< Offset: 0x004 (R\/W)  Interrupt Control and State/;"	m	struct:__anon84a969300a08	typeref:typename:__IO uint32_t
ICSR	Libraries/CMSIS/Include/core_cm3.h	/^  __IO uint32_t ICSR;                    \/*!< Offset: 0x004 (R\/W)  Interrupt Control and State/;"	m	struct:__anon84a975f30a08	typeref:typename:__IO uint32_t
ICSR	Libraries/CMSIS/Include/core_cm4.h	/^  __IO uint32_t ICSR;                    \/*!< Offset: 0x004 (R\/W)  Interrupt Control and State/;"	m	struct:__anon84a97a340a08	typeref:typename:__IO uint32_t
ICTR	Libraries/CMSIS/Include/core_cm3.h	/^  __I  uint32_t ICTR;                    \/*!< Offset: 0x004 (R\/ )  Interrupt Controller Type R/;"	m	struct:__anon84a975f30b08	typeref:typename:__I uint32_t
ICTR	Libraries/CMSIS/Include/core_cm4.h	/^  __I  uint32_t ICTR;                    \/*!< Offset: 0x004 (R\/ )  Interrupt Controller Type R/;"	m	struct:__anon84a97a340b08	typeref:typename:__I uint32_t
IDCODE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t IDCODE;  \/*!< MCU device ID code,               Address offset: 0x00 *\/$/;"	m	struct:__anon3e8f98ce0c08	typeref:typename:__IO uint32_t
IDCODE_DEVID_MASK	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_dbgmcu.c	/^#define IDCODE_DEVID_MASK /;"	d	file:
IDE	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_can.h	/^  uint8_t IDE;     \/*!< Specifies the type of identifier for the message that $/;"	m	struct:__anonb3a0d36f0308	typeref:typename:uint8_t
IDE	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_can.h	/^  uint8_t IDE;     \/*!< Specifies the type of identifier for the message that $/;"	m	struct:__anonb3a0d36f0408	typeref:typename:uint8_t
IDR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t IDR;      \/*!< GPIO port input data register,         Address offset: 0x10     /;"	m	struct:__anon3e8f98ce1808	typeref:typename:__IO uint32_t
IDR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint8_t  IDR;        \/*!< CRC Independent data register, Address offset: 0x04 *\/$/;"	m	struct:__anon3e8f98ce0a08	typeref:typename:__IO uint8_t
IER	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t              IER;                 \/*!< CAN interrupt enable register,       Add/;"	m	struct:__anon3e8f98ce0908	typeref:typename:__IO uint32_t
IER	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t IER;      \/*!< DCMI interrupt enable register,                Address offset: 0/;"	m	struct:__anon3e8f98ce0d08	typeref:typename:__IO uint32_t
IFrameSize	FreeRTOS/portable/GCC/PPC405_Xilinx/portasm.S	/^.set	IFrameSize,  r3r31Field  + ( ( 31 - 3 ) + 1 ) * 4$/;"	d
IFrameSize	FreeRTOS/portable/GCC/PPC440_Xilinx/portasm.S	/^.set	IFrameSize,  r3r31Field  + ( ( 31 - 3 ) + 1 ) * 4$/;"	d
IMR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t IMR;       \/*!< HASH interrupt enable register, Address offset: 0x20        *\/$/;"	m	struct:__anon3e8f98ce2508	typeref:typename:__IO uint32_t
IMR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t IMR;    \/*!< EXTI Interrupt mask register,            Address offset: 0x00 *\/$/;"	m	struct:__anon3e8f98ce1108	typeref:typename:__IO uint32_t
IMSCR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t IMSCR;  \/*!< CRYP interrupt mask set\/clear register,           Address offset:/;"	m	struct:__anon3e8f98ce2408	typeref:typename:__IO uint32_t
INAK_TIMEOUT	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_can.c	/^#define INAK_TIMEOUT /;"	d	file:
INBUFFERLENGTH	Classes/clsCommon.cpp	/^   static const int INBUFFERLENGTH = 64; \/\/recieve buffer length$/;"	m	class:clsCommon	typeref:typename:const int	file:
INCLUDE_pcTaskGetTaskName	FreeRTOS/include/FreeRTOS.h	/^	#define INCLUDE_pcTaskGetTaskName /;"	d
INCLUDE_uxTaskGetStackHighWaterMark	FreeRTOS/include/FreeRTOS.h	/^	#define INCLUDE_uxTaskGetStackHighWaterMark /;"	d
INCLUDE_uxTaskPriorityGet	FreeRTOSConfig.h	/^#define INCLUDE_uxTaskPriorityGet	/;"	d
INCLUDE_vTaskCleanUpResources	FreeRTOSConfig.h	/^#define INCLUDE_vTaskCleanUpResources	/;"	d
INCLUDE_vTaskDelay	FreeRTOSConfig.h	/^#define INCLUDE_vTaskDelay	/;"	d
INCLUDE_vTaskDelayUntil	FreeRTOSConfig.h	/^#define INCLUDE_vTaskDelayUntil	/;"	d
INCLUDE_vTaskDelete	FreeRTOSConfig.h	/^#define INCLUDE_vTaskDelete	/;"	d
INCLUDE_vTaskPrioritySet	FreeRTOSConfig.h	/^#define INCLUDE_vTaskPrioritySet	/;"	d
INCLUDE_vTaskSuspend	FreeRTOSConfig.h	/^#define INCLUDE_vTaskSuspend	/;"	d
INCLUDE_xQueueGetMutexHolder	FreeRTOS/include/FreeRTOS.h	/^	#define INCLUDE_xQueueGetMutexHolder /;"	d
INCLUDE_xTaskGetCurrentTaskHandle	FreeRTOS/include/FreeRTOS.h	/^	#define INCLUDE_xTaskGetCurrentTaskHandle /;"	d
INCLUDE_xTaskGetIdleTaskHandle	FreeRTOS/include/FreeRTOS.h	/^	#define INCLUDE_xTaskGetIdleTaskHandle /;"	d
INCLUDE_xTaskGetSchedulerState	FreeRTOS/include/FreeRTOS.h	/^	#define INCLUDE_xTaskGetSchedulerState /;"	d
INCLUDE_xTaskResumeFromISR	FreeRTOS/include/FreeRTOS.h	/^	#define INCLUDE_xTaskResumeFromISR /;"	d
INCLUDE_xTimerGetTimerDaemonTaskHandle	FreeRTOS/include/FreeRTOS.h	/^	#define INCLUDE_xTimerGetTimerDaemonTaskHandle /;"	d
INC_FREERTOS_H	FreeRTOS/include/FreeRTOS.h	/^#define INC_FREERTOS_H$/;"	d
INDEX_MASK	Libraries/CMSIS/Include/arm_math.h	/^#define INDEX_MASK /;"	d
INITMODE_TIMEOUT	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_rtc.c	/^#define INITMODE_TIMEOUT /;"	d	file:
INIT_BUF	Libraries/fatfs/src/ff.c	/^#define INIT_BUF(/;"	d	file:
INPUTBUFFERLENGTH	main.cpp	/^#define INPUTBUFFERLENGTH /;"	d	file:
INPUT_SPACING	Libraries/CMSIS/Include/arm_math.h	/^#define INPUT_SPACING	/;"	d
INSTALL	FreeRTOS/portable/WizC/PIC18/Install.bat	/^:INSTALL$/;"	l
INT	Libraries/fatfs/src/integer.h	/^typedef int				INT;$/;"	t	typeref:typename:int
IO1_IN_ALL_PINS	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.h	/^#define IO1_IN_ALL_PINS /;"	d
IO1_OUT_ALL_PINS	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.h	/^#define IO1_OUT_ALL_PINS /;"	d
IO2_IN_ALL_PINS	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.h	/^#define IO2_IN_ALL_PINS /;"	d
IO2_OUT_ALL_PINS	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.h	/^#define IO2_OUT_ALL_PINS /;"	d
IOE1_NOT_OPERATIONAL	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.h	/^  IOE1_NOT_OPERATIONAL, $/;"	e	enum:__anon013e87b80303
IOE2_NOT_OPERATIONAL	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.h	/^  IOE2_NOT_OPERATIONAL$/;"	e	enum:__anon013e87b80303
IOE_1_ADDR	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.h	/^#define IOE_1_ADDR /;"	d
IOE_2_ADDR	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.h	/^#define IOE_2_ADDR /;"	d
IOE_ADC_FCT	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.h	/^#define IOE_ADC_FCT /;"	d
IOE_BitValue_TypeDef	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.h	/^}IOE_BitValue_TypeDef;$/;"	t	typeref:enum:__anon013e87b80403
IOE_ClearGITPending	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.c	/^uint8_t IOE_ClearGITPending(uint8_t DeviceAddr, uint8_t Global_IT)$/;"	f	typeref:typename:uint8_t
IOE_ClearIOITPending	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.c	/^uint8_t IOE_ClearIOITPending(uint8_t DeviceAddr, uint8_t IO_IT)$/;"	f	typeref:typename:uint8_t
IOE_Config	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.c	/^uint8_t IOE_Config(void)$/;"	f	typeref:typename:uint8_t
IOE_DMADirection_TypeDef	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.h	/^}IOE_DMADirection_TypeDef;$/;"	t	typeref:enum:__anon013e87b80503
IOE_DMA_CHANNEL	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.h	/^#define IOE_DMA_CHANNEL /;"	d
IOE_DMA_CLK	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.h	/^#define IOE_DMA_CLK /;"	d
IOE_DMA_Config	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.c	/^static void IOE_DMA_Config(IOE_DMADirection_TypeDef Direction, uint8_t* buffer)$/;"	f	typeref:typename:void	file:
IOE_DMA_RX	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.h	/^  IOE_DMA_RX = 1$/;"	e	enum:__anon013e87b80503
IOE_DMA_RX_STREAM	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.h	/^ #define IOE_DMA_RX_STREAM /;"	d
IOE_DMA_RX_TCFLAG	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.h	/^ #define IOE_DMA_RX_TCFLAG /;"	d
IOE_DMA_TX	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.h	/^  IOE_DMA_TX = 0,$/;"	e	enum:__anon013e87b80503
IOE_DMA_TX_STREAM	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.h	/^ #define IOE_DMA_TX_STREAM /;"	d
IOE_DMA_TX_TCFLAG	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.h	/^ #define IOE_DMA_TX_TCFLAG /;"	d
IOE_EXTI_Config	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.c	/^static void IOE_EXTI_Config(void)$/;"	f	typeref:typename:void	file:
IOE_FAILURE	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.h	/^  IOE_FAILURE, $/;"	e	enum:__anon013e87b80303
IOE_FnctCmd	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.c	/^uint8_t IOE_FnctCmd(uint8_t DeviceAddr, uint8_t Fct, FunctionalState NewState)$/;"	f	typeref:typename:uint8_t
IOE_GITCmd	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.c	/^uint8_t IOE_GITCmd(uint8_t DeviceAddr, FunctionalState NewState)$/;"	f	typeref:typename:uint8_t
IOE_GITConfig	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.c	/^uint8_t IOE_GITConfig(uint8_t DeviceAddr, uint8_t Global_IT, FunctionalState NewState)$/;"	f	typeref:typename:uint8_t
IOE_GIT_ADC	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.h	/^#define IOE_GIT_ADC /;"	d
IOE_GIT_EN	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.h	/^#define IOE_GIT_EN /;"	d
IOE_GIT_FE	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.h	/^#define IOE_GIT_FE /;"	d
IOE_GIT_FF	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.h	/^#define IOE_GIT_FF /;"	d
IOE_GIT_FOV	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.h	/^#define IOE_GIT_FOV /;"	d
IOE_GIT_FTH	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.h	/^#define IOE_GIT_FTH /;"	d
IOE_GIT_GPIO	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.h	/^#define IOE_GIT_GPIO /;"	d
IOE_GIT_TEMP	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.h	/^#define IOE_GIT_TEMP /;"	d
IOE_GIT_TOUCH	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.h	/^#define IOE_GIT_TOUCH /;"	d
IOE_GPIO_Config	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.c	/^static void IOE_GPIO_Config(void)$/;"	f	typeref:typename:void	file:
IOE_GetGITStatus	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.c	/^FlagStatus IOE_GetGITStatus(uint8_t DeviceAddr, uint8_t Global_IT)$/;"	f	typeref:typename:FlagStatus
IOE_GetIOITStatus	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.c	/^FlagStatus IOE_GetIOITStatus(uint8_t DeviceAddr, uint8_t IO_IT)$/;"	f	typeref:typename:FlagStatus
IOE_I2C	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.h	/^#define IOE_I2C /;"	d
IOE_I2C_CLK	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.h	/^#define IOE_I2C_CLK /;"	d
IOE_I2C_Config	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.c	/^static void IOE_I2C_Config(void)$/;"	f	typeref:typename:void	file:
IOE_I2C_DR	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.h	/^#define IOE_I2C_DR /;"	d
IOE_I2C_SCL_AF	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.h	/^#define IOE_I2C_SCL_AF /;"	d
IOE_I2C_SCL_GPIO_CLK	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.h	/^#define IOE_I2C_SCL_GPIO_CLK /;"	d
IOE_I2C_SCL_GPIO_PORT	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.h	/^#define IOE_I2C_SCL_GPIO_PORT /;"	d
IOE_I2C_SCL_PIN	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.h	/^#define IOE_I2C_SCL_PIN /;"	d
IOE_I2C_SCL_SOURCE	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.h	/^#define IOE_I2C_SCL_SOURCE /;"	d
IOE_I2C_SDA_AF	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.h	/^#define IOE_I2C_SDA_AF /;"	d
IOE_I2C_SDA_GPIO_CLK	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.h	/^#define IOE_I2C_SDA_GPIO_CLK /;"	d
IOE_I2C_SDA_GPIO_PORT	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.h	/^#define IOE_I2C_SDA_GPIO_PORT /;"	d
IOE_I2C_SDA_PIN	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.h	/^#define IOE_I2C_SDA_PIN /;"	d
IOE_I2C_SDA_SOURCE	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.h	/^#define IOE_I2C_SDA_SOURCE /;"	d
IOE_INMEMS_IT	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.h	/^#define IOE_INMEMS_IT /;"	d
IOE_IOAFConfig	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.c	/^uint8_t IOE_IOAFConfig(uint8_t DeviceAddr, uint8_t IO_Pin, FunctionalState NewState)$/;"	f	typeref:typename:uint8_t
IOE_IOEdgeConfig	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.c	/^uint8_t IOE_IOEdgeConfig(uint8_t DeviceAddr, uint8_t IO_Pin, uint8_t Edge)$/;"	f	typeref:typename:uint8_t
IOE_IOITConfig	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.c	/^uint8_t IOE_IOITConfig(uint8_t DeviceAddr, uint8_t IO_IT, FunctionalState NewState)$/;"	f	typeref:typename:uint8_t
IOE_IOPinConfig	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.c	/^uint8_t IOE_IOPinConfig(uint8_t DeviceAddr, uint8_t IO_Pin, uint8_t Direction)$/;"	f	typeref:typename:uint8_t
IOE_IO_FCT	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.h	/^#define IOE_IO_FCT /;"	d
IOE_ITConfig	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.c	/^uint8_t IOE_ITConfig(uint32_t IOE_ITSRC_Source)$/;"	f	typeref:typename:uint8_t
IOE_ITOutConfig	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.c	/^uint8_t IOE_ITOutConfig(uint8_t Polarity, uint8_t Type)$/;"	f	typeref:typename:uint8_t
IOE_ITSRC_INMEMS	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.h	/^#define IOE_ITSRC_INMEMS /;"	d
IOE_ITSRC_JOYSTICK	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.h	/^#define IOE_ITSRC_JOYSTICK /;"	d
IOE_ITSRC_TEMPSENS	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.h	/^#define IOE_ITSRC_TEMPSENS /;"	d
IOE_ITSRC_TSC	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.h	/^#define IOE_ITSRC_TSC /;"	d
IOE_IT_EXTI_IRQn	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.h	/^#define IOE_IT_EXTI_IRQn /;"	d
IOE_IT_EXTI_LINE	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.h	/^#define IOE_IT_EXTI_LINE /;"	d
IOE_IT_EXTI_PIN_SOURCE	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.h	/^#define IOE_IT_EXTI_PIN_SOURCE /;"	d
IOE_IT_EXTI_PORT_SOURCE	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.h	/^#define IOE_IT_EXTI_PORT_SOURCE /;"	d
IOE_IT_GPIO_CLK	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.h	/^#define IOE_IT_GPIO_CLK /;"	d
IOE_IT_GPIO_PORT	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.h	/^#define IOE_IT_GPIO_PORT /;"	d
IOE_IT_PIN	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.h	/^#define IOE_IT_PIN /;"	d
IOE_IsOperational	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.c	/^uint8_t IOE_IsOperational(uint8_t DeviceAddr)$/;"	f	typeref:typename:uint8_t
IOE_JOY_IT	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.h	/^#define IOE_JOY_IT /;"	d
IOE_JoyStickGetState	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.c	/^ IOE_JoyStickGetState(void)$/;"	f	typeref:typename:JOYState_TypeDef
IOE_OK	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.h	/^  IOE_OK = 0,$/;"	e	enum:__anon013e87b80303
IOE_REG_ADC_CAPT	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.h	/^#define IOE_REG_ADC_CAPT /;"	d
IOE_REG_ADC_CTRL1	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.h	/^#define IOE_REG_ADC_CTRL1 /;"	d
IOE_REG_ADC_CTRL2	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.h	/^#define IOE_REG_ADC_CTRL2 /;"	d
IOE_REG_ADC_DATA_CH0	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.h	/^#define IOE_REG_ADC_DATA_CH0 /;"	d
IOE_REG_ADC_DATA_CH1	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.h	/^#define IOE_REG_ADC_DATA_CH1 /;"	d
IOE_REG_ADC_DATA_CH2	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.h	/^#define IOE_REG_ADC_DATA_CH2 /;"	d
IOE_REG_ADC_DATA_CH3	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.h	/^#define IOE_REG_ADC_DATA_CH3 /;"	d
IOE_REG_ADC_DATA_CH4	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.h	/^#define IOE_REG_ADC_DATA_CH4 /;"	d
IOE_REG_ADC_DATA_CH5	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.h	/^#define IOE_REG_ADC_DATA_CH5 /;"	d
IOE_REG_ADC_DATA_CH6	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.h	/^#define IOE_REG_ADC_DATA_CH6 /;"	d
IOE_REG_ADC_DATA_CH7	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.h	/^#define IOE_REG_ADC_DATA_CH7 /;"	d
IOE_REG_ADC_INT_EN	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.h	/^#define IOE_REG_ADC_INT_EN /;"	d
IOE_REG_ADC_INT_STA	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.h	/^#define IOE_REG_ADC_INT_STA /;"	d
IOE_REG_CHP_ID	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.h	/^#define IOE_REG_CHP_ID /;"	d
IOE_REG_FIFO_SIZE	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.h	/^#define IOE_REG_FIFO_SIZE /;"	d
IOE_REG_FIFO_STA	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.h	/^#define IOE_REG_FIFO_STA /;"	d
IOE_REG_FIFO_TH	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.h	/^#define IOE_REG_FIFO_TH /;"	d
IOE_REG_GPIO_AF	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.h	/^#define IOE_REG_GPIO_AF /;"	d
IOE_REG_GPIO_CLR_PIN	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.h	/^#define IOE_REG_GPIO_CLR_PIN /;"	d
IOE_REG_GPIO_DIR	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.h	/^#define IOE_REG_GPIO_DIR /;"	d
IOE_REG_GPIO_ED	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.h	/^#define IOE_REG_GPIO_ED /;"	d
IOE_REG_GPIO_FE	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.h	/^#define IOE_REG_GPIO_FE /;"	d
IOE_REG_GPIO_INT_EN	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.h	/^#define IOE_REG_GPIO_INT_EN /;"	d
IOE_REG_GPIO_INT_STA	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.h	/^#define IOE_REG_GPIO_INT_STA /;"	d
IOE_REG_GPIO_MP_STA	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.h	/^#define IOE_REG_GPIO_MP_STA /;"	d
IOE_REG_GPIO_RE	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.h	/^#define IOE_REG_GPIO_RE /;"	d
IOE_REG_GPIO_SET_PIN	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.h	/^#define IOE_REG_GPIO_SET_PIN /;"	d
IOE_REG_ID_VER	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.h	/^#define IOE_REG_ID_VER /;"	d
IOE_REG_INT_CTRL	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.h	/^#define IOE_REG_INT_CTRL /;"	d
IOE_REG_INT_EN	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.h	/^#define IOE_REG_INT_EN /;"	d
IOE_REG_INT_STA	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.h	/^#define IOE_REG_INT_STA /;"	d
IOE_REG_SPI_CFG	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.h	/^#define IOE_REG_SPI_CFG /;"	d
IOE_REG_SYS_CTRL1	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.h	/^#define IOE_REG_SYS_CTRL1 /;"	d
IOE_REG_SYS_CTRL2	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.h	/^#define IOE_REG_SYS_CTRL2 /;"	d
IOE_REG_TEMP_CTRL	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.h	/^#define IOE_REG_TEMP_CTRL /;"	d
IOE_REG_TEMP_DATA	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.h	/^#define IOE_REG_TEMP_DATA /;"	d
IOE_REG_TEMP_TH	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.h	/^#define IOE_REG_TEMP_TH /;"	d
IOE_REG_TSC_CFG	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.h	/^#define IOE_REG_TSC_CFG /;"	d
IOE_REG_TSC_CTRL	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.h	/^#define IOE_REG_TSC_CTRL /;"	d
IOE_REG_TSC_DATA	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.h	/^#define IOE_REG_TSC_DATA /;"	d
IOE_REG_TSC_DATA_X	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.h	/^#define IOE_REG_TSC_DATA_X /;"	d
IOE_REG_TSC_DATA_XYZ	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.h	/^#define IOE_REG_TSC_DATA_XYZ /;"	d
IOE_REG_TSC_DATA_Y	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.h	/^#define IOE_REG_TSC_DATA_Y /;"	d
IOE_REG_TSC_DATA_Z	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.h	/^#define IOE_REG_TSC_DATA_Z /;"	d
IOE_REG_TSC_FRACT_XYZ	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.h	/^#define IOE_REG_TSC_FRACT_XYZ /;"	d
IOE_REG_TSC_I_DRIVE	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.h	/^#define IOE_REG_TSC_I_DRIVE /;"	d
IOE_REG_TSC_SHIELD	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.h	/^#define IOE_REG_TSC_SHIELD /;"	d
IOE_REG_WDM_BL_X	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.h	/^#define IOE_REG_WDM_BL_X /;"	d
IOE_REG_WDM_BL_Y	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.h	/^#define IOE_REG_WDM_BL_Y /;"	d
IOE_REG_WDM_TR_X	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.h	/^#define IOE_REG_WDM_TR_X /;"	d
IOE_REG_WDM_TR_Y	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.h	/^#define IOE_REG_WDM_TR_Y /;"	d
IOE_ReadID	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.c	/^uint16_t IOE_ReadID(uint8_t DeviceAddr)$/;"	f	typeref:typename:uint16_t
IOE_ReadIOPin	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.c	/^uint8_t IOE_ReadIOPin(uint32_t IO_Pin)$/;"	f	typeref:typename:uint8_t
IOE_Reset	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.c	/^uint8_t IOE_Reset(uint8_t DeviceAddr)$/;"	f	typeref:typename:uint8_t
IOE_Status_TypDef	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.h	/^}IOE_Status_TypDef;$/;"	t	typeref:enum:__anon013e87b80303
IOE_TEMPSENS_FCT	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.h	/^#define IOE_TEMPSENS_FCT /;"	d
IOE_TIMEOUT	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.h	/^  IOE_TIMEOUT,$/;"	e	enum:__anon013e87b80303
IOE_TS_Config	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.c	/^uint8_t IOE_TS_Config(void)$/;"	f	typeref:typename:uint8_t
IOE_TS_FCT	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.h	/^#define IOE_TS_FCT /;"	d
IOE_TS_GetState	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.c	/^TS_STATE* IOE_TS_GetState(void)$/;"	f	typeref:typename:TS_STATE *
IOE_TS_IT	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.h	/^#define IOE_TS_IT /;"	d
IOE_TS_Read_X	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.c	/^static uint16_t IOE_TS_Read_X(void)$/;"	f	typeref:typename:uint16_t	file:
IOE_TS_Read_Y	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.c	/^static uint16_t IOE_TS_Read_Y(void)$/;"	f	typeref:typename:uint16_t	file:
IOE_TS_Read_Z	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.c	/^static uint16_t IOE_TS_Read_Z(void)$/;"	f	typeref:typename:uint16_t	file:
IOE_TempSens_Config	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.c	/^uint8_t IOE_TempSens_Config(void)$/;"	f	typeref:typename:uint8_t
IOE_TempSens_GetData	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.c	/^uint32_t IOE_TempSens_GetData(void)$/;"	f	typeref:typename:uint32_t
IOE_TimeOut	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.c	/^uint32_t IOE_TimeOut = TIMEOUT_MAX; \/*<! Value of Timeout when I2C communication fails *\/$/;"	v	typeref:typename:uint32_t
IOE_TimeoutUserCallback	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.h	/^ #define IOE_TimeoutUserCallback(/;"	d
IOE_WriteIOPin	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.c	/^uint8_t IOE_WriteIOPin(uint8_t IO_Pin, IOE_BitValue_TypeDef BitVal)$/;"	f	typeref:typename:uint8_t
IO_IT_0	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.h	/^#define IO_IT_0 /;"	d
IO_IT_1	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.h	/^#define IO_IT_1 /;"	d
IO_IT_2	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.h	/^#define IO_IT_2 /;"	d
IO_IT_3	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.h	/^#define IO_IT_3 /;"	d
IO_IT_4	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.h	/^#define IO_IT_4 /;"	d
IO_IT_5	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.h	/^#define IO_IT_5 /;"	d
IO_IT_6	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.h	/^#define IO_IT_6 /;"	d
IO_IT_7	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.h	/^#define IO_IT_7 /;"	d
IO_Pin_0	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.h	/^#define IO_Pin_0 /;"	d
IO_Pin_1	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.h	/^#define IO_Pin_1 /;"	d
IO_Pin_2	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.h	/^#define IO_Pin_2 /;"	d
IO_Pin_3	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.h	/^#define IO_Pin_3 /;"	d
IO_Pin_4	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.h	/^#define IO_Pin_4 /;"	d
IO_Pin_5	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.h	/^#define IO_Pin_5 /;"	d
IO_Pin_6	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.h	/^#define IO_Pin_6 /;"	d
IO_Pin_7	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.h	/^#define IO_Pin_7 /;"	d
IO_Pin_ALL	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.h	/^#define IO_Pin_ALL /;"	d
IP	Libraries/CMSIS/Include/core_cm0.h	/^  __IO uint32_t IP[8];                   \/*!< Offset: 0x300 (R\/W)  Interrupt Priority Register/;"	m	struct:__anon84a969300908	typeref:typename:__IO uint32_t[8]
IP	Libraries/CMSIS/Include/core_cm3.h	/^  __IO uint8_t  IP[240];                 \/*!< Offset: 0x300 (R\/W)  Interrupt Priority Register/;"	m	struct:__anon84a975f30908	typeref:typename:__IO uint8_t[240]
IP	Libraries/CMSIS/Include/core_cm4.h	/^  __IO uint8_t  IP[240];                 \/*!< Offset: 0x300 (R\/W)  Interrupt Priority Register/;"	m	struct:__anon84a97a340908	typeref:typename:__IO uint8_t[240]
IPSR_Type	Libraries/CMSIS/Include/core_cm0.h	/^} IPSR_Type;$/;"	t	typeref:union:__anon84a96930030a
IPSR_Type	Libraries/CMSIS/Include/core_cm3.h	/^} IPSR_Type;$/;"	t	typeref:union:__anon84a975f3030a
IPSR_Type	Libraries/CMSIS/Include/core_cm4.h	/^} IPSR_Type;$/;"	t	typeref:union:__anon84a97a34030a
IRQn	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^typedef enum IRQn$/;"	g
IRQn_Type	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^} IRQn_Type;$/;"	t	typeref:enum:IRQn
ISAR	Libraries/CMSIS/Include/core_cm3.h	/^  __I  uint32_t ISAR[5];                 \/*!< Offset: 0x060 (R\/ )  Instruction Set Attributes /;"	m	struct:__anon84a975f30a08	typeref:typename:__I uint32_t[5]
ISAR	Libraries/CMSIS/Include/core_cm4.h	/^  __I  uint32_t ISAR[5];                 \/*!< Offset: 0x060 (R\/ )  Instruction Set Attributes /;"	m	struct:__anon84a97a340a08	typeref:typename:__I uint32_t[5]
ISER	Libraries/CMSIS/Include/core_cm0.h	/^  __IO uint32_t ISER[1];                 \/*!< Offset: 0x000 (R\/W)  Interrupt Set Enable Regist/;"	m	struct:__anon84a969300908	typeref:typename:__IO uint32_t[1]
ISER	Libraries/CMSIS/Include/core_cm3.h	/^  __IO uint32_t ISER[8];                 \/*!< Offset: 0x000 (R\/W)  Interrupt Set Enable Regist/;"	m	struct:__anon84a975f30908	typeref:typename:__IO uint32_t[8]
ISER	Libraries/CMSIS/Include/core_cm4.h	/^  __IO uint32_t ISER[8];                 \/*!< Offset: 0x000 (R\/W)  Interrupt Set Enable Regist/;"	m	struct:__anon84a97a340908	typeref:typename:__IO uint32_t[8]
ISPR	Libraries/CMSIS/Include/core_cm0.h	/^  __IO uint32_t ISPR[1];                 \/*!< Offset: 0x100 (R\/W)  Interrupt Set Pending Regis/;"	m	struct:__anon84a969300908	typeref:typename:__IO uint32_t[1]
ISPR	Libraries/CMSIS/Include/core_cm3.h	/^  __IO uint32_t ISPR[8];                 \/*!< Offset: 0x100 (R\/W)  Interrupt Set Pending Regis/;"	m	struct:__anon84a975f30908	typeref:typename:__IO uint32_t[8]
ISPR	Libraries/CMSIS/Include/core_cm4.h	/^  __IO uint32_t ISPR[8];                 \/*!< Offset: 0x100 (R\/W)  Interrupt Set Pending Regis/;"	m	struct:__anon84a97a340908	typeref:typename:__IO uint32_t[8]
ISR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t ISR;     \/*!< RTC initialization and status register,                   Address/;"	m	struct:__anon3e8f98ce1e08	typeref:typename:__IO uint32_t
ISR	Libraries/CMSIS/Include/core_cm0.h	/^    uint32_t ISR:9;                      \/*!< bit:  0.. 8  Exception number                   */;"	m	struct:__anon84a96930030a::__anon84a969300408	typeref:typename:uint32_t:9
ISR	Libraries/CMSIS/Include/core_cm0.h	/^    uint32_t ISR:9;                      \/*!< bit:  0.. 8  Exception number                   */;"	m	struct:__anon84a96930050a::__anon84a969300608	typeref:typename:uint32_t:9
ISR	Libraries/CMSIS/Include/core_cm3.h	/^    uint32_t ISR:9;                      \/*!< bit:  0.. 8  Exception number                   */;"	m	struct:__anon84a975f3030a::__anon84a975f30408	typeref:typename:uint32_t:9
ISR	Libraries/CMSIS/Include/core_cm3.h	/^    uint32_t ISR:9;                      \/*!< bit:  0.. 8  Exception number                   */;"	m	struct:__anon84a975f3050a::__anon84a975f30608	typeref:typename:uint32_t:9
ISR	Libraries/CMSIS/Include/core_cm4.h	/^    uint32_t ISR:9;                      \/*!< bit:  0.. 8  Exception number                   */;"	m	struct:__anon84a97a34030a::__anon84a97a340408	typeref:typename:uint32_t:9
ISR	Libraries/CMSIS/Include/core_cm4.h	/^    uint32_t ISR:9;                      \/*!< bit:  0.. 8  Exception number                   */;"	m	struct:__anon84a97a34050a::__anon84a97a340608	typeref:typename:uint32_t:9
IS_ADC_ALL_PERIPH	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_adc.h	/^#define IS_ADC_ALL_PERIPH(/;"	d
IS_ADC_ANALOG_WATCHDOG	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_adc.h	/^#define IS_ADC_ANALOG_WATCHDOG(/;"	d
IS_ADC_CHANNEL	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_adc.h	/^#define IS_ADC_CHANNEL(/;"	d
IS_ADC_CLEAR_FLAG	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_adc.h	/^#define IS_ADC_CLEAR_FLAG(/;"	d
IS_ADC_DATA_ALIGN	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_adc.h	/^#define IS_ADC_DATA_ALIGN(/;"	d
IS_ADC_DMA_ACCESS_MODE	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_adc.h	/^#define IS_ADC_DMA_ACCESS_MODE(/;"	d
IS_ADC_EXT_INJEC_TRIG	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_adc.h	/^#define IS_ADC_EXT_INJEC_TRIG(/;"	d
IS_ADC_EXT_INJEC_TRIG_EDGE	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_adc.h	/^#define IS_ADC_EXT_INJEC_TRIG_EDGE(/;"	d
IS_ADC_EXT_TRIG	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_adc.h	/^#define IS_ADC_EXT_TRIG(/;"	d
IS_ADC_EXT_TRIG_EDGE	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_adc.h	/^#define IS_ADC_EXT_TRIG_EDGE(/;"	d
IS_ADC_GET_FLAG	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_adc.h	/^#define IS_ADC_GET_FLAG(/;"	d
IS_ADC_INJECTED_CHANNEL	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_adc.h	/^#define IS_ADC_INJECTED_CHANNEL(/;"	d
IS_ADC_INJECTED_LENGTH	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_adc.h	/^#define IS_ADC_INJECTED_LENGTH(/;"	d
IS_ADC_INJECTED_RANK	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_adc.h	/^#define IS_ADC_INJECTED_RANK(/;"	d
IS_ADC_IT	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_adc.h	/^#define IS_ADC_IT(/;"	d
IS_ADC_MODE	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_adc.h	/^#define IS_ADC_MODE(/;"	d
IS_ADC_OFFSET	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_adc.h	/^#define IS_ADC_OFFSET(/;"	d
IS_ADC_PRESCALER	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_adc.h	/^#define IS_ADC_PRESCALER(/;"	d
IS_ADC_REGULAR_DISC_NUMBER	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_adc.h	/^#define IS_ADC_REGULAR_DISC_NUMBER(/;"	d
IS_ADC_REGULAR_LENGTH	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_adc.h	/^#define IS_ADC_REGULAR_LENGTH(/;"	d
IS_ADC_REGULAR_RANK	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_adc.h	/^#define IS_ADC_REGULAR_RANK(/;"	d
IS_ADC_RESOLUTION	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_adc.h	/^#define IS_ADC_RESOLUTION(/;"	d
IS_ADC_SAMPLE_TIME	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_adc.h	/^#define IS_ADC_SAMPLE_TIME(/;"	d
IS_ADC_SAMPLING_DELAY	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_adc.h	/^#define IS_ADC_SAMPLING_DELAY(/;"	d
IS_ADC_THRESHOLD	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_adc.h	/^#define IS_ADC_THRESHOLD(/;"	d
IS_ALARM_MASK	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rtc.h	/^#define IS_ALARM_MASK(/;"	d
IS_CAN_ALL_PERIPH	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_can.h	/^#define IS_CAN_ALL_PERIPH(/;"	d
IS_CAN_BANKNUMBER	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_can.h	/^#define IS_CAN_BANKNUMBER(/;"	d
IS_CAN_BS1	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_can.h	/^#define IS_CAN_BS1(/;"	d
IS_CAN_BS2	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_can.h	/^#define IS_CAN_BS2(/;"	d
IS_CAN_CLEAR_FLAG	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_can.h	/^#define IS_CAN_CLEAR_FLAG(/;"	d
IS_CAN_CLEAR_IT	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_can.h	/^#define IS_CAN_CLEAR_IT(/;"	d
IS_CAN_DLC	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_can.h	/^#define IS_CAN_DLC(/;"	d
IS_CAN_EXTID	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_can.h	/^#define IS_CAN_EXTID(/;"	d
IS_CAN_FIFO	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_can.h	/^#define IS_CAN_FIFO(/;"	d
IS_CAN_FILTER_FIFO	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_can.h	/^#define IS_CAN_FILTER_FIFO(/;"	d
IS_CAN_FILTER_MODE	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_can.h	/^#define IS_CAN_FILTER_MODE(/;"	d
IS_CAN_FILTER_NUMBER	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_can.h	/^#define IS_CAN_FILTER_NUMBER(/;"	d
IS_CAN_FILTER_SCALE	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_can.h	/^#define IS_CAN_FILTER_SCALE(/;"	d
IS_CAN_GET_FLAG	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_can.h	/^#define IS_CAN_GET_FLAG(/;"	d
IS_CAN_IDTYPE	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_can.h	/^#define IS_CAN_IDTYPE(/;"	d
IS_CAN_IT	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_can.h	/^#define IS_CAN_IT(/;"	d
IS_CAN_MODE	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_can.h	/^#define IS_CAN_MODE(/;"	d
IS_CAN_OPERATING_MODE	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_can.h	/^#define IS_CAN_OPERATING_MODE(/;"	d
IS_CAN_PRESCALER	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_can.h	/^#define IS_CAN_PRESCALER(/;"	d
IS_CAN_RTR	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_can.h	/^#define IS_CAN_RTR(/;"	d
IS_CAN_SJW	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_can.h	/^#define IS_CAN_SJW(/;"	d
IS_CAN_STDID	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_can.h	/^#define IS_CAN_STDID(/;"	d
IS_CAN_TRANSMITMAILBOX	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_can.h	/^#define IS_CAN_TRANSMITMAILBOX(/;"	d
IS_CRYP_ALGODIR	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_cryp.h	/^#define IS_CRYP_ALGODIR(/;"	d
IS_CRYP_ALGOMODE	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_cryp.h	/^#define IS_CRYP_ALGOMODE(/;"	d
IS_CRYP_CONFIG_IT	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_cryp.h	/^#define IS_CRYP_CONFIG_IT(/;"	d
IS_CRYP_DATATYPE	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_cryp.h	/^#define IS_CRYP_DATATYPE(/;"	d
IS_CRYP_DMAREQ	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_cryp.h	/^#define IS_CRYP_DMAREQ(/;"	d
IS_CRYP_GET_FLAG	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_cryp.h	/^#define IS_CRYP_GET_FLAG(/;"	d
IS_CRYP_GET_IT	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_cryp.h	/^#define IS_CRYP_GET_IT(/;"	d
IS_CRYP_KEYSIZE	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_cryp.h	/^#define IS_CRYP_KEYSIZE(/;"	d
IS_DAC_ALIGN	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dac.h	/^#define IS_DAC_ALIGN(/;"	d
IS_DAC_CHANNEL	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dac.h	/^#define IS_DAC_CHANNEL(/;"	d
IS_DAC_DATA	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dac.h	/^#define IS_DAC_DATA(/;"	d
IS_DAC_FLAG	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dac.h	/^#define IS_DAC_FLAG(/;"	d
IS_DAC_GENERATE_WAVE	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dac.h	/^#define IS_DAC_GENERATE_WAVE(/;"	d
IS_DAC_IT	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dac.h	/^#define IS_DAC_IT(/;"	d
IS_DAC_LFSR_UNMASK_TRIANGLE_AMPLITUDE	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dac.h	/^#define IS_DAC_LFSR_UNMASK_TRIANGLE_AMPLITUDE(/;"	d
IS_DAC_OUTPUT_BUFFER_STATE	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dac.h	/^#define IS_DAC_OUTPUT_BUFFER_STATE(/;"	d
IS_DAC_TRIGGER	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dac.h	/^#define IS_DAC_TRIGGER(/;"	d
IS_DAC_WAVE	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dac.h	/^#define IS_DAC_WAVE(/;"	d
IS_DBGMCU_APB1PERIPH	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dbgmcu.h	/^#define IS_DBGMCU_APB1PERIPH(/;"	d
IS_DBGMCU_APB2PERIPH	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dbgmcu.h	/^#define IS_DBGMCU_APB2PERIPH(/;"	d
IS_DBGMCU_PERIPH	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dbgmcu.h	/^#define IS_DBGMCU_PERIPH(/;"	d
IS_DCMI_CAPTURE_MODE	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dcmi.h	/^#define IS_DCMI_CAPTURE_MODE(/;"	d
IS_DCMI_CAPTURE_RATE	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dcmi.h	/^#define IS_DCMI_CAPTURE_RATE(/;"	d
IS_DCMI_CLEAR_FLAG	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dcmi.h	/^#define IS_DCMI_CLEAR_FLAG(/;"	d
IS_DCMI_CONFIG_IT	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dcmi.h	/^#define IS_DCMI_CONFIG_IT(/;"	d
IS_DCMI_EXTENDED_DATA	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dcmi.h	/^#define IS_DCMI_EXTENDED_DATA(/;"	d
IS_DCMI_GET_FLAG	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dcmi.h	/^#define IS_DCMI_GET_FLAG(/;"	d
IS_DCMI_GET_IT	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dcmi.h	/^#define IS_DCMI_GET_IT(/;"	d
IS_DCMI_HSPOLARITY	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dcmi.h	/^#define IS_DCMI_HSPOLARITY(/;"	d
IS_DCMI_PCKPOLARITY	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dcmi.h	/^#define IS_DCMI_PCKPOLARITY(/;"	d
IS_DCMI_SYNCHRO	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dcmi.h	/^#define IS_DCMI_SYNCHRO(/;"	d
IS_DCMI_VSPOLARITY	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dcmi.h	/^#define IS_DCMI_VSPOLARITY(/;"	d
IS_DMA_ALL_CONTROLLER	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dma.h	/^#define IS_DMA_ALL_CONTROLLER(/;"	d
IS_DMA_ALL_PERIPH	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dma.h	/^#define IS_DMA_ALL_PERIPH(/;"	d
IS_DMA_BUFFER_SIZE	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dma.h	/^#define IS_DMA_BUFFER_SIZE(/;"	d
IS_DMA_CHANNEL	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dma.h	/^#define IS_DMA_CHANNEL(/;"	d
IS_DMA_CLEAR_FLAG	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dma.h	/^#define IS_DMA_CLEAR_FLAG(/;"	d
IS_DMA_CLEAR_IT	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dma.h	/^#define IS_DMA_CLEAR_IT(/;"	d
IS_DMA_CONFIG_IT	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dma.h	/^#define IS_DMA_CONFIG_IT(/;"	d
IS_DMA_CURRENT_MEM	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dma.h	/^#define IS_DMA_CURRENT_MEM(/;"	d
IS_DMA_DIRECTION	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dma.h	/^#define IS_DMA_DIRECTION(/;"	d
IS_DMA_FIFO_MODE_STATE	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dma.h	/^#define IS_DMA_FIFO_MODE_STATE(/;"	d
IS_DMA_FIFO_STATUS	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dma.h	/^#define IS_DMA_FIFO_STATUS(/;"	d
IS_DMA_FIFO_THRESHOLD	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dma.h	/^#define IS_DMA_FIFO_THRESHOLD(/;"	d
IS_DMA_FLOW_CTRL	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dma.h	/^#define IS_DMA_FLOW_CTRL(/;"	d
IS_DMA_GET_FLAG	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dma.h	/^#define IS_DMA_GET_FLAG(/;"	d
IS_DMA_GET_IT	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dma.h	/^#define IS_DMA_GET_IT(/;"	d
IS_DMA_MEMORY_BURST	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dma.h	/^#define IS_DMA_MEMORY_BURST(/;"	d
IS_DMA_MEMORY_DATA_SIZE	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dma.h	/^#define IS_DMA_MEMORY_DATA_SIZE(/;"	d
IS_DMA_MEMORY_INC_STATE	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dma.h	/^#define IS_DMA_MEMORY_INC_STATE(/;"	d
IS_DMA_MODE	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dma.h	/^#define IS_DMA_MODE(/;"	d
IS_DMA_PERIPHERAL_BURST	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dma.h	/^#define IS_DMA_PERIPHERAL_BURST(/;"	d
IS_DMA_PERIPHERAL_DATA_SIZE	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dma.h	/^#define IS_DMA_PERIPHERAL_DATA_SIZE(/;"	d
IS_DMA_PERIPHERAL_INC_STATE	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dma.h	/^#define IS_DMA_PERIPHERAL_INC_STATE(/;"	d
IS_DMA_PINCOS_SIZE	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dma.h	/^#define IS_DMA_PINCOS_SIZE(/;"	d
IS_DMA_PRIORITY	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dma.h	/^#define IS_DMA_PRIORITY(/;"	d
IS_EXTI_LINE	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_exti.h	/^#define IS_EXTI_LINE(/;"	d
IS_EXTI_MODE	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_exti.h	/^#define IS_EXTI_MODE(/;"	d
IS_EXTI_PIN_SOURCE	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_syscfg.h	/^#define IS_EXTI_PIN_SOURCE(/;"	d
IS_EXTI_PORT_SOURCE	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_syscfg.h	/^#define IS_EXTI_PORT_SOURCE(/;"	d
IS_EXTI_TRIGGER	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_exti.h	/^#define IS_EXTI_TRIGGER(/;"	d
IS_FLASH_ADDRESS	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_flash.h	/^#define IS_FLASH_ADDRESS(/;"	d
IS_FLASH_CLEAR_FLAG	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_flash.h	/^#define IS_FLASH_CLEAR_FLAG(/;"	d
IS_FLASH_GET_FLAG	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_flash.h	/^#define IS_FLASH_GET_FLAG(/;"	d
IS_FLASH_IT	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_flash.h	/^#define IS_FLASH_IT(/;"	d
IS_FLASH_LATENCY	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_flash.h	/^#define IS_FLASH_LATENCY(/;"	d
IS_FLASH_SECTOR	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_flash.h	/^#define IS_FLASH_SECTOR(/;"	d
IS_FSMC_ACCESS_MODE	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_fsmc.h	/^#define IS_FSMC_ACCESS_MODE(/;"	d
IS_FSMC_ADDRESS_HOLD_TIME	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_fsmc.h	/^#define IS_FSMC_ADDRESS_HOLD_TIME(/;"	d
IS_FSMC_ADDRESS_SETUP_TIME	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_fsmc.h	/^#define IS_FSMC_ADDRESS_SETUP_TIME(/;"	d
IS_FSMC_ASYNWAIT	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_fsmc.h	/^#define IS_FSMC_ASYNWAIT(/;"	d
IS_FSMC_BURSTMODE	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_fsmc.h	/^#define IS_FSMC_BURSTMODE(/;"	d
IS_FSMC_CLEAR_FLAG	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_fsmc.h	/^#define IS_FSMC_CLEAR_FLAG(/;"	d
IS_FSMC_CLK_DIV	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_fsmc.h	/^#define IS_FSMC_CLK_DIV(/;"	d
IS_FSMC_DATASETUP_TIME	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_fsmc.h	/^#define IS_FSMC_DATASETUP_TIME(/;"	d
IS_FSMC_DATA_LATENCY	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_fsmc.h	/^#define IS_FSMC_DATA_LATENCY(/;"	d
IS_FSMC_ECCPAGE_SIZE	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_fsmc.h	/^#define IS_FSMC_ECCPAGE_SIZE(/;"	d
IS_FSMC_ECC_STATE	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_fsmc.h	/^#define IS_FSMC_ECC_STATE(/;"	d
IS_FSMC_EXTENDED_MODE	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_fsmc.h	/^#define IS_FSMC_EXTENDED_MODE(/;"	d
IS_FSMC_GETFLAG_BANK	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_fsmc.h	/^#define IS_FSMC_GETFLAG_BANK(/;"	d
IS_FSMC_GET_FLAG	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_fsmc.h	/^#define IS_FSMC_GET_FLAG(/;"	d
IS_FSMC_GET_IT	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_fsmc.h	/^#define IS_FSMC_GET_IT(/;"	d
IS_FSMC_HIZ_TIME	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_fsmc.h	/^#define IS_FSMC_HIZ_TIME(/;"	d
IS_FSMC_HOLD_TIME	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_fsmc.h	/^#define IS_FSMC_HOLD_TIME(/;"	d
IS_FSMC_IT	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_fsmc.h	/^#define IS_FSMC_IT(/;"	d
IS_FSMC_IT_BANK	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_fsmc.h	/^#define IS_FSMC_IT_BANK(/;"	d
IS_FSMC_MEMORY	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_fsmc.h	/^#define IS_FSMC_MEMORY(/;"	d
IS_FSMC_MEMORY_WIDTH	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_fsmc.h	/^#define IS_FSMC_MEMORY_WIDTH(/;"	d
IS_FSMC_MUX	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_fsmc.h	/^#define IS_FSMC_MUX(/;"	d
IS_FSMC_NAND_BANK	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_fsmc.h	/^#define IS_FSMC_NAND_BANK(/;"	d
IS_FSMC_NORSRAM_BANK	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_fsmc.h	/^#define IS_FSMC_NORSRAM_BANK(/;"	d
IS_FSMC_SETUP_TIME	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_fsmc.h	/^#define IS_FSMC_SETUP_TIME(/;"	d
IS_FSMC_TAR_TIME	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_fsmc.h	/^#define IS_FSMC_TAR_TIME(/;"	d
IS_FSMC_TCLR_TIME	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_fsmc.h	/^#define IS_FSMC_TCLR_TIME(/;"	d
IS_FSMC_TURNAROUND_TIME	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_fsmc.h	/^#define IS_FSMC_TURNAROUND_TIME(/;"	d
IS_FSMC_WAITE_SIGNAL	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_fsmc.h	/^#define IS_FSMC_WAITE_SIGNAL(/;"	d
IS_FSMC_WAIT_FEATURE	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_fsmc.h	/^#define IS_FSMC_WAIT_FEATURE(/;"	d
IS_FSMC_WAIT_POLARITY	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_fsmc.h	/^#define IS_FSMC_WAIT_POLARITY(/;"	d
IS_FSMC_WAIT_SIGNAL_ACTIVE	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_fsmc.h	/^#define IS_FSMC_WAIT_SIGNAL_ACTIVE(/;"	d
IS_FSMC_WAIT_TIME	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_fsmc.h	/^#define IS_FSMC_WAIT_TIME(/;"	d
IS_FSMC_WRAP_MODE	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_fsmc.h	/^#define IS_FSMC_WRAP_MODE(/;"	d
IS_FSMC_WRITE_BURST	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_fsmc.h	/^#define IS_FSMC_WRITE_BURST(/;"	d
IS_FSMC_WRITE_OPERATION	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_fsmc.h	/^#define IS_FSMC_WRITE_OPERATION(/;"	d
IS_FUNCTIONAL_STATE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define IS_FUNCTIONAL_STATE(/;"	d
IS_GET_EXTI_LINE	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_exti.h	/^#define IS_GET_EXTI_LINE(/;"	d
IS_GET_GPIO_PIN	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_gpio.h	/^#define IS_GET_GPIO_PIN(/;"	d
IS_GPIO_AF	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_gpio.h	/^#define IS_GPIO_AF(/;"	d
IS_GPIO_ALL_PERIPH	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_gpio.h	/^#define IS_GPIO_ALL_PERIPH(/;"	d
IS_GPIO_BIT_ACTION	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_gpio.h	/^#define IS_GPIO_BIT_ACTION(/;"	d
IS_GPIO_MODE	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_gpio.h	/^#define IS_GPIO_MODE(/;"	d
IS_GPIO_OTYPE	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_gpio.h	/^#define IS_GPIO_OTYPE(/;"	d
IS_GPIO_PIN	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_gpio.h	/^#define IS_GPIO_PIN(/;"	d
IS_GPIO_PIN_SOURCE	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_gpio.h	/^#define IS_GPIO_PIN_SOURCE(/;"	d
IS_GPIO_PUPD	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_gpio.h	/^#define IS_GPIO_PUPD(/;"	d
IS_GPIO_SPEED	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_gpio.h	/^#define IS_GPIO_SPEED(/;"	d
IS_HASH_ALGOMODE	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_hash.h	/^#define IS_HASH_ALGOMODE(/;"	d
IS_HASH_ALGOSELECTION	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_hash.h	/^#define IS_HASH_ALGOSELECTION(/;"	d
IS_HASH_CLEAR_FLAG	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_hash.h	/^#define IS_HASH_CLEAR_FLAG(/;"	d
IS_HASH_DATATYPE	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_hash.h	/^#define IS_HASH_DATATYPE(/;"	d
IS_HASH_GET_FLAG	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_hash.h	/^#define IS_HASH_GET_FLAG(/;"	d
IS_HASH_GET_IT	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_hash.h	/^#define IS_HASH_GET_IT(/;"	d
IS_HASH_HMAC_KEYTYPE	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_hash.h	/^#define IS_HASH_HMAC_KEYTYPE(/;"	d
IS_HASH_IT	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_hash.h	/^#define IS_HASH_IT(/;"	d
IS_HASH_VALIDBITSNUMBER	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_hash.h	/^#define IS_HASH_VALIDBITSNUMBER(/;"	d
IS_I2C_ACKNOWLEDGE_ADDRESS	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_i2c.h	/^#define IS_I2C_ACKNOWLEDGE_ADDRESS(/;"	d
IS_I2C_ACK_STATE	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_i2c.h	/^#define IS_I2C_ACK_STATE(/;"	d
IS_I2C_ALL_PERIPH	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_i2c.h	/^#define IS_I2C_ALL_PERIPH(/;"	d
IS_I2C_CLEAR_FLAG	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_i2c.h	/^#define IS_I2C_CLEAR_FLAG(/;"	d
IS_I2C_CLEAR_IT	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_i2c.h	/^#define IS_I2C_CLEAR_IT(/;"	d
IS_I2C_CLOCK_SPEED	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_i2c.h	/^#define IS_I2C_CLOCK_SPEED(/;"	d
IS_I2C_CONFIG_IT	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_i2c.h	/^#define IS_I2C_CONFIG_IT(/;"	d
IS_I2C_DIRECTION	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_i2c.h	/^#define IS_I2C_DIRECTION(/;"	d
IS_I2C_DUTY_CYCLE	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_i2c.h	/^#define IS_I2C_DUTY_CYCLE(/;"	d
IS_I2C_EVENT	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_i2c.h	/^#define IS_I2C_EVENT(/;"	d
IS_I2C_GET_FLAG	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_i2c.h	/^#define IS_I2C_GET_FLAG(/;"	d
IS_I2C_GET_IT	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_i2c.h	/^#define IS_I2C_GET_IT(/;"	d
IS_I2C_MODE	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_i2c.h	/^#define IS_I2C_MODE(/;"	d
IS_I2C_NACK_POSITION	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_i2c.h	/^#define IS_I2C_NACK_POSITION(/;"	d
IS_I2C_OWN_ADDRESS1	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_i2c.h	/^#define IS_I2C_OWN_ADDRESS1(/;"	d
IS_I2C_PEC_POSITION	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_i2c.h	/^#define IS_I2C_PEC_POSITION(/;"	d
IS_I2C_REGISTER	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_i2c.h	/^#define IS_I2C_REGISTER(/;"	d
IS_I2C_SMBUS_ALERT	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_i2c.h	/^#define IS_I2C_SMBUS_ALERT(/;"	d
IS_I2S_AUDIO_FREQ	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_spi.h	/^#define IS_I2S_AUDIO_FREQ(/;"	d
IS_I2S_CPOL	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_spi.h	/^#define IS_I2S_CPOL(/;"	d
IS_I2S_DATA_FORMAT	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_spi.h	/^#define IS_I2S_DATA_FORMAT(/;"	d
IS_I2S_MCLK_OUTPUT	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_spi.h	/^#define IS_I2S_MCLK_OUTPUT(/;"	d
IS_I2S_MODE	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_spi.h	/^#define IS_I2S_MODE(/;"	d
IS_I2S_STANDARD	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_spi.h	/^#define IS_I2S_STANDARD(/;"	d
IS_IWDG_FLAG	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_iwdg.h	/^#define IS_IWDG_FLAG(/;"	d
IS_IWDG_PRESCALER	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_iwdg.h	/^#define IS_IWDG_PRESCALER(/;"	d
IS_IWDG_RELOAD	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_iwdg.h	/^#define IS_IWDG_RELOAD(/;"	d
IS_IWDG_WRITE_ACCESS	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_iwdg.h	/^#define IS_IWDG_WRITE_ACCESS(/;"	d
IS_NVIC_LP	Libraries/STM32F2xx_StdPeriph_Driver/inc/misc.h	/^#define IS_NVIC_LP(/;"	d
IS_NVIC_OFFSET	Libraries/STM32F2xx_StdPeriph_Driver/inc/misc.h	/^#define IS_NVIC_OFFSET(/;"	d
IS_NVIC_PREEMPTION_PRIORITY	Libraries/STM32F2xx_StdPeriph_Driver/inc/misc.h	/^#define IS_NVIC_PREEMPTION_PRIORITY(/;"	d
IS_NVIC_PRIORITY_GROUP	Libraries/STM32F2xx_StdPeriph_Driver/inc/misc.h	/^#define IS_NVIC_PRIORITY_GROUP(/;"	d
IS_NVIC_SUB_PRIORITY	Libraries/STM32F2xx_StdPeriph_Driver/inc/misc.h	/^#define IS_NVIC_SUB_PRIORITY(/;"	d
IS_NVIC_VECTTAB	Libraries/STM32F2xx_StdPeriph_Driver/inc/misc.h	/^#define IS_NVIC_VECTTAB(/;"	d
IS_OB_BOR	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_flash.h	/^#define IS_OB_BOR(/;"	d
IS_OB_IWDG_SOURCE	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_flash.h	/^#define IS_OB_IWDG_SOURCE(/;"	d
IS_OB_RDP	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_flash.h	/^#define IS_OB_RDP(/;"	d
IS_OB_STDBY_SOURCE	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_flash.h	/^#define IS_OB_STDBY_SOURCE(/;"	d
IS_OB_STOP_SOURCE	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_flash.h	/^#define IS_OB_STOP_SOURCE(/;"	d
IS_OB_WRP	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_flash.h	/^#define IS_OB_WRP(/;"	d
IS_PWR_CLEAR_FLAG	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_pwr.h	/^#define IS_PWR_CLEAR_FLAG(/;"	d
IS_PWR_GET_FLAG	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_pwr.h	/^#define IS_PWR_GET_FLAG(/;"	d
IS_PWR_PVD_LEVEL	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_pwr.h	/^#define IS_PWR_PVD_LEVEL(/;"	d
IS_PWR_REGULATOR	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_pwr.h	/^#define IS_PWR_REGULATOR(/;"	d
IS_PWR_STOP_ENTRY	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_pwr.h	/^#define IS_PWR_STOP_ENTRY(/;"	d
IS_RCC_AHB1_CLOCK_PERIPH	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define IS_RCC_AHB1_CLOCK_PERIPH(/;"	d
IS_RCC_AHB1_LPMODE_PERIPH	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define IS_RCC_AHB1_LPMODE_PERIPH(/;"	d
IS_RCC_AHB1_RESET_PERIPH	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define IS_RCC_AHB1_RESET_PERIPH(/;"	d
IS_RCC_AHB2_PERIPH	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define IS_RCC_AHB2_PERIPH(/;"	d
IS_RCC_AHB3_PERIPH	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define IS_RCC_AHB3_PERIPH(/;"	d
IS_RCC_APB1_PERIPH	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define IS_RCC_APB1_PERIPH(/;"	d
IS_RCC_APB2_PERIPH	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define IS_RCC_APB2_PERIPH(/;"	d
IS_RCC_APB2_RESET_PERIPH	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define IS_RCC_APB2_RESET_PERIPH(/;"	d
IS_RCC_CALIBRATION_VALUE	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define IS_RCC_CALIBRATION_VALUE(/;"	d
IS_RCC_CLEAR_IT	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define IS_RCC_CLEAR_IT(/;"	d
IS_RCC_FLAG	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define IS_RCC_FLAG(/;"	d
IS_RCC_GET_IT	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define IS_RCC_GET_IT(/;"	d
IS_RCC_HCLK	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define IS_RCC_HCLK(/;"	d
IS_RCC_HSE	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define IS_RCC_HSE(/;"	d
IS_RCC_I2SCLK_SOURCE	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define IS_RCC_I2SCLK_SOURCE(/;"	d
IS_RCC_IT	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define IS_RCC_IT(/;"	d
IS_RCC_LSE	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define IS_RCC_LSE(/;"	d
IS_RCC_MCO1DIV	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define IS_RCC_MCO1DIV(/;"	d
IS_RCC_MCO1SOURCE	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define IS_RCC_MCO1SOURCE(/;"	d
IS_RCC_MCO2DIV	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define IS_RCC_MCO2DIV(/;"	d
IS_RCC_MCO2SOURCE	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define IS_RCC_MCO2SOURCE(/;"	d
IS_RCC_PCLK	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define IS_RCC_PCLK(/;"	d
IS_RCC_PLLI2SN_VALUE	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define IS_RCC_PLLI2SN_VALUE(/;"	d
IS_RCC_PLLI2SR_VALUE	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define IS_RCC_PLLI2SR_VALUE(/;"	d
IS_RCC_PLLM_VALUE	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define IS_RCC_PLLM_VALUE(/;"	d
IS_RCC_PLLN_VALUE	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define IS_RCC_PLLN_VALUE(/;"	d
IS_RCC_PLLP_VALUE	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define IS_RCC_PLLP_VALUE(/;"	d
IS_RCC_PLLQ_VALUE	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define IS_RCC_PLLQ_VALUE(/;"	d
IS_RCC_PLL_SOURCE	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define IS_RCC_PLL_SOURCE(/;"	d
IS_RCC_RTCCLK_SOURCE	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define IS_RCC_RTCCLK_SOURCE(/;"	d
IS_RCC_SYSCLK_SOURCE	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define IS_RCC_SYSCLK_SOURCE(/;"	d
IS_RNG_CLEAR_FLAG	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rng.h	/^#define IS_RNG_CLEAR_FLAG(/;"	d
IS_RNG_GET_FLAG	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rng.h	/^#define IS_RNG_GET_FLAG(/;"	d
IS_RNG_GET_IT	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rng.h	/^#define IS_RNG_GET_IT(/;"	d
IS_RNG_IT	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rng.h	/^#define IS_RNG_IT(/;"	d
IS_RTC_ALARM	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rtc.h	/^#define IS_RTC_ALARM(/;"	d
IS_RTC_ALARM_DATE_WEEKDAY_DATE	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rtc.h	/^#define IS_RTC_ALARM_DATE_WEEKDAY_DATE(/;"	d
IS_RTC_ALARM_DATE_WEEKDAY_SEL	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rtc.h	/^#define IS_RTC_ALARM_DATE_WEEKDAY_SEL(/;"	d
IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rtc.h	/^#define IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(/;"	d
IS_RTC_ASYNCH_PREDIV	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rtc.h	/^#define IS_RTC_ASYNCH_PREDIV(/;"	d
IS_RTC_BKP	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rtc.h	/^#define IS_RTC_BKP(/;"	d
IS_RTC_CALIB_SIGN	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rtc.h	/^#define IS_RTC_CALIB_SIGN(/;"	d
IS_RTC_CALIB_VALUE	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rtc.h	/^#define IS_RTC_CALIB_VALUE(/;"	d
IS_RTC_CLEAR_FLAG	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rtc.h	/^#define IS_RTC_CLEAR_FLAG(/;"	d
IS_RTC_CLEAR_IT	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rtc.h	/^#define IS_RTC_CLEAR_IT(/;"	d
IS_RTC_CMD_ALARM	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rtc.h	/^#define IS_RTC_CMD_ALARM(/;"	d
IS_RTC_CONFIG_IT	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rtc.h	/^#define IS_RTC_CONFIG_IT(/;"	d
IS_RTC_DATE	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rtc.h	/^#define IS_RTC_DATE(/;"	d
IS_RTC_DAYLIGHT_SAVING	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rtc.h	/^#define IS_RTC_DAYLIGHT_SAVING(/;"	d
IS_RTC_FORMAT	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rtc.h	/^#define IS_RTC_FORMAT(/;"	d
IS_RTC_GET_FLAG	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rtc.h	/^#define IS_RTC_GET_FLAG(/;"	d
IS_RTC_GET_IT	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rtc.h	/^#define IS_RTC_GET_IT(/;"	d
IS_RTC_H12	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rtc.h	/^#define IS_RTC_H12(/;"	d
IS_RTC_HOUR12	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rtc.h	/^#define IS_RTC_HOUR12(/;"	d
IS_RTC_HOUR24	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rtc.h	/^#define IS_RTC_HOUR24(/;"	d
IS_RTC_HOUR_FORMAT	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rtc.h	/^#define IS_RTC_HOUR_FORMAT(/;"	d
IS_RTC_MINUTES	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rtc.h	/^#define IS_RTC_MINUTES(/;"	d
IS_RTC_MONTH	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rtc.h	/^#define IS_RTC_MONTH(/;"	d
IS_RTC_OUTPUT	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rtc.h	/^#define IS_RTC_OUTPUT(/;"	d
IS_RTC_OUTPUT_POL	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rtc.h	/^#define IS_RTC_OUTPUT_POL(/;"	d
IS_RTC_OUTPUT_TYPE	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rtc.h	/^#define IS_RTC_OUTPUT_TYPE(/;"	d
IS_RTC_SECONDS	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rtc.h	/^#define IS_RTC_SECONDS(/;"	d
IS_RTC_STORE_OPERATION	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rtc.h	/^#define IS_RTC_STORE_OPERATION(/;"	d
IS_RTC_SYNCH_PREDIV	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rtc.h	/^#define IS_RTC_SYNCH_PREDIV(/;"	d
IS_RTC_TAMPER	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rtc.h	/^#define IS_RTC_TAMPER(/;"	d
IS_RTC_TAMPER_PIN	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rtc.h	/^#define IS_RTC_TAMPER_PIN(/;"	d
IS_RTC_TAMPER_TRIGGER	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rtc.h	/^#define IS_RTC_TAMPER_TRIGGER(/;"	d
IS_RTC_TIMESTAMP_EDGE	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rtc.h	/^#define IS_RTC_TIMESTAMP_EDGE(/;"	d
IS_RTC_TIMESTAMP_PIN	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rtc.h	/^#define IS_RTC_TIMESTAMP_PIN(/;"	d
IS_RTC_WAKEUP_CLOCK	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rtc.h	/^#define IS_RTC_WAKEUP_CLOCK(/;"	d
IS_RTC_WAKEUP_COUNTER	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rtc.h	/^#define IS_RTC_WAKEUP_COUNTER(/;"	d
IS_RTC_WEEKDAY	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rtc.h	/^#define IS_RTC_WEEKDAY(/;"	d
IS_RTC_YEAR	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rtc.h	/^#define IS_RTC_YEAR(/;"	d
IS_SDIO_BLOCK_SIZE	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_sdio.h	/^#define IS_SDIO_BLOCK_SIZE(/;"	d
IS_SDIO_BUS_WIDE	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_sdio.h	/^#define IS_SDIO_BUS_WIDE(/;"	d
IS_SDIO_CLEAR_FLAG	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_sdio.h	/^#define IS_SDIO_CLEAR_FLAG(/;"	d
IS_SDIO_CLEAR_IT	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_sdio.h	/^#define IS_SDIO_CLEAR_IT(/;"	d
IS_SDIO_CLOCK_BYPASS	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_sdio.h	/^#define IS_SDIO_CLOCK_BYPASS(/;"	d
IS_SDIO_CLOCK_EDGE	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_sdio.h	/^#define IS_SDIO_CLOCK_EDGE(/;"	d
IS_SDIO_CLOCK_POWER_SAVE	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_sdio.h	/^#define IS_SDIO_CLOCK_POWER_SAVE(/;"	d
IS_SDIO_CMD_INDEX	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_sdio.h	/^#define IS_SDIO_CMD_INDEX(/;"	d
IS_SDIO_CPSM	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_sdio.h	/^#define IS_SDIO_CPSM(/;"	d
IS_SDIO_DATA_LENGTH	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_sdio.h	/^#define IS_SDIO_DATA_LENGTH(/;"	d
IS_SDIO_DPSM	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_sdio.h	/^#define IS_SDIO_DPSM(/;"	d
IS_SDIO_FLAG	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_sdio.h	/^#define IS_SDIO_FLAG(/;"	d
IS_SDIO_GET_IT	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_sdio.h	/^#define IS_SDIO_GET_IT(/;"	d
IS_SDIO_HARDWARE_FLOW_CONTROL	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_sdio.h	/^#define IS_SDIO_HARDWARE_FLOW_CONTROL(/;"	d
IS_SDIO_IT	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_sdio.h	/^#define IS_SDIO_IT(/;"	d
IS_SDIO_POWER_STATE	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_sdio.h	/^#define IS_SDIO_POWER_STATE(/;"	d
IS_SDIO_READWAIT_MODE	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_sdio.h	/^#define IS_SDIO_READWAIT_MODE(/;"	d
IS_SDIO_RESP	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_sdio.h	/^#define IS_SDIO_RESP(/;"	d
IS_SDIO_RESPONSE	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_sdio.h	/^#define IS_SDIO_RESPONSE(/;"	d
IS_SDIO_TRANSFER_DIR	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_sdio.h	/^#define IS_SDIO_TRANSFER_DIR(/;"	d
IS_SDIO_TRANSFER_MODE	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_sdio.h	/^#define IS_SDIO_TRANSFER_MODE(/;"	d
IS_SDIO_WAIT	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_sdio.h	/^#define IS_SDIO_WAIT(/;"	d
IS_SPI_23_PERIPH	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_spi.h	/^#define IS_SPI_23_PERIPH(/;"	d
IS_SPI_ALL_PERIPH	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_spi.h	/^#define IS_SPI_ALL_PERIPH(/;"	d
IS_SPI_BAUDRATE_PRESCALER	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_spi.h	/^#define IS_SPI_BAUDRATE_PRESCALER(/;"	d
IS_SPI_CPHA	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_spi.h	/^#define IS_SPI_CPHA(/;"	d
IS_SPI_CPOL	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_spi.h	/^#define IS_SPI_CPOL(/;"	d
IS_SPI_CRC	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_spi.h	/^#define IS_SPI_CRC(/;"	d
IS_SPI_CRC_POLYNOMIAL	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_spi.h	/^#define IS_SPI_CRC_POLYNOMIAL(/;"	d
IS_SPI_DATASIZE	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_spi.h	/^#define IS_SPI_DATASIZE(/;"	d
IS_SPI_DIRECTION	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_spi.h	/^#define IS_SPI_DIRECTION(/;"	d
IS_SPI_DIRECTION_MODE	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_spi.h	/^#define IS_SPI_DIRECTION_MODE(/;"	d
IS_SPI_FIRST_BIT	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_spi.h	/^#define IS_SPI_FIRST_BIT(/;"	d
IS_SPI_I2S_CLEAR_FLAG	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_spi.h	/^#define IS_SPI_I2S_CLEAR_FLAG(/;"	d
IS_SPI_I2S_CLEAR_IT	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_spi.h	/^#define IS_SPI_I2S_CLEAR_IT(/;"	d
IS_SPI_I2S_CONFIG_IT	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_spi.h	/^#define IS_SPI_I2S_CONFIG_IT(/;"	d
IS_SPI_I2S_DMAREQ	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_spi.h	/^#define IS_SPI_I2S_DMAREQ(/;"	d
IS_SPI_I2S_GET_FLAG	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_spi.h	/^#define IS_SPI_I2S_GET_FLAG(/;"	d
IS_SPI_I2S_GET_IT	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_spi.h	/^#define IS_SPI_I2S_GET_IT(/;"	d
IS_SPI_MODE	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_spi.h	/^#define IS_SPI_MODE(/;"	d
IS_SPI_NSS	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_spi.h	/^#define IS_SPI_NSS(/;"	d
IS_SPI_NSS_INTERNAL	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_spi.h	/^#define IS_SPI_NSS_INTERNAL(/;"	d
IS_SYSCFG_ETH_MEDIA_INTERFACE	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_syscfg.h	/^#define IS_SYSCFG_ETH_MEDIA_INTERFACE(/;"	d
IS_SYSCFG_MEMORY_REMAP_CONFING	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_syscfg.h	/^#define IS_SYSCFG_MEMORY_REMAP_CONFING(/;"	d
IS_SYSTICK_CLK_SOURCE	Libraries/STM32F2xx_StdPeriph_Driver/inc/misc.h	/^#define IS_SYSTICK_CLK_SOURCE(/;"	d
IS_TIM_ALL_PERIPH	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define IS_TIM_ALL_PERIPH(/;"	d
IS_TIM_AUTOMATIC_OUTPUT_STATE	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define IS_TIM_AUTOMATIC_OUTPUT_STATE(/;"	d
IS_TIM_BREAK_POLARITY	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define IS_TIM_BREAK_POLARITY(/;"	d
IS_TIM_BREAK_STATE	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define IS_TIM_BREAK_STATE(/;"	d
IS_TIM_CCX	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define IS_TIM_CCX(/;"	d
IS_TIM_CCXN	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define IS_TIM_CCXN(/;"	d
IS_TIM_CHANNEL	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define IS_TIM_CHANNEL(/;"	d
IS_TIM_CKD_DIV	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define IS_TIM_CKD_DIV(/;"	d
IS_TIM_COMPLEMENTARY_CHANNEL	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define IS_TIM_COMPLEMENTARY_CHANNEL(/;"	d
IS_TIM_COUNTER_MODE	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define IS_TIM_COUNTER_MODE(/;"	d
IS_TIM_DMA_BASE	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define IS_TIM_DMA_BASE(/;"	d
IS_TIM_DMA_LENGTH	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define IS_TIM_DMA_LENGTH(/;"	d
IS_TIM_DMA_SOURCE	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define IS_TIM_DMA_SOURCE(/;"	d
IS_TIM_ENCODER_MODE	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define IS_TIM_ENCODER_MODE(/;"	d
IS_TIM_EVENT_SOURCE	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define IS_TIM_EVENT_SOURCE(/;"	d
IS_TIM_EXT_FILTER	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define IS_TIM_EXT_FILTER(/;"	d
IS_TIM_EXT_POLARITY	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define IS_TIM_EXT_POLARITY(/;"	d
IS_TIM_EXT_PRESCALER	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define IS_TIM_EXT_PRESCALER(/;"	d
IS_TIM_FORCED_ACTION	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define IS_TIM_FORCED_ACTION(/;"	d
IS_TIM_GET_FLAG	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define IS_TIM_GET_FLAG(/;"	d
IS_TIM_GET_IT	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define IS_TIM_GET_IT(/;"	d
IS_TIM_IC_FILTER	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define IS_TIM_IC_FILTER(/;"	d
IS_TIM_IC_POLARITY	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define IS_TIM_IC_POLARITY(/;"	d
IS_TIM_IC_PRESCALER	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define IS_TIM_IC_PRESCALER(/;"	d
IS_TIM_IC_SELECTION	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define IS_TIM_IC_SELECTION(/;"	d
IS_TIM_INTERNAL_TRIGGER_SELECTION	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define IS_TIM_INTERNAL_TRIGGER_SELECTION(/;"	d
IS_TIM_IT	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define IS_TIM_IT(/;"	d
IS_TIM_LIST1_PERIPH	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define IS_TIM_LIST1_PERIPH(/;"	d
IS_TIM_LIST2_PERIPH	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define IS_TIM_LIST2_PERIPH(/;"	d
IS_TIM_LIST3_PERIPH	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define IS_TIM_LIST3_PERIPH(/;"	d
IS_TIM_LIST4_PERIPH	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define IS_TIM_LIST4_PERIPH(/;"	d
IS_TIM_LIST5_PERIPH	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define IS_TIM_LIST5_PERIPH(/;"	d
IS_TIM_LIST6_PERIPH	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define IS_TIM_LIST6_PERIPH(/;"	d
IS_TIM_LOCK_LEVEL	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define IS_TIM_LOCK_LEVEL(/;"	d
IS_TIM_MSM_STATE	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define IS_TIM_MSM_STATE(/;"	d
IS_TIM_OCCLEAR_STATE	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define IS_TIM_OCCLEAR_STATE(/;"	d
IS_TIM_OCFAST_STATE	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define IS_TIM_OCFAST_STATE(/;"	d
IS_TIM_OCIDLE_STATE	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define IS_TIM_OCIDLE_STATE(/;"	d
IS_TIM_OCM	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define IS_TIM_OCM(/;"	d
IS_TIM_OCNIDLE_STATE	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define IS_TIM_OCNIDLE_STATE(/;"	d
IS_TIM_OCN_POLARITY	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define IS_TIM_OCN_POLARITY(/;"	d
IS_TIM_OCPRELOAD_STATE	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define IS_TIM_OCPRELOAD_STATE(/;"	d
IS_TIM_OC_MODE	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define IS_TIM_OC_MODE(/;"	d
IS_TIM_OC_POLARITY	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define IS_TIM_OC_POLARITY(/;"	d
IS_TIM_OPM_MODE	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define IS_TIM_OPM_MODE(/;"	d
IS_TIM_OSSI_STATE	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define IS_TIM_OSSI_STATE(/;"	d
IS_TIM_OSSR_STATE	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define IS_TIM_OSSR_STATE(/;"	d
IS_TIM_OUTPUTN_STATE	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define IS_TIM_OUTPUTN_STATE(/;"	d
IS_TIM_OUTPUT_STATE	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define IS_TIM_OUTPUT_STATE(/;"	d
IS_TIM_PRESCALER_RELOAD	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define IS_TIM_PRESCALER_RELOAD(/;"	d
IS_TIM_PWMI_CHANNEL	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define IS_TIM_PWMI_CHANNEL(/;"	d
IS_TIM_REMAP	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define IS_TIM_REMAP(/;"	d
IS_TIM_SLAVE_MODE	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define IS_TIM_SLAVE_MODE(/;"	d
IS_TIM_TRGO_SOURCE	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define IS_TIM_TRGO_SOURCE(/;"	d
IS_TIM_TRIGGER_SELECTION	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define IS_TIM_TRIGGER_SELECTION(/;"	d
IS_TIM_UPDATE_SOURCE	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define IS_TIM_UPDATE_SOURCE(/;"	d
IS_USART_1236_PERIPH	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_usart.h	/^#define IS_USART_1236_PERIPH(/;"	d
IS_USART_ADDRESS	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_usart.h	/^#define IS_USART_ADDRESS(/;"	d
IS_USART_ALL_PERIPH	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_usart.h	/^#define IS_USART_ALL_PERIPH(/;"	d
IS_USART_BAUDRATE	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_usart.h	/^#define IS_USART_BAUDRATE(/;"	d
IS_USART_CLEAR_FLAG	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_usart.h	/^#define IS_USART_CLEAR_FLAG(/;"	d
IS_USART_CLEAR_IT	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_usart.h	/^#define IS_USART_CLEAR_IT(/;"	d
IS_USART_CLOCK	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_usart.h	/^#define IS_USART_CLOCK(/;"	d
IS_USART_CONFIG_IT	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_usart.h	/^#define IS_USART_CONFIG_IT(/;"	d
IS_USART_CPHA	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_usart.h	/^#define IS_USART_CPHA(/;"	d
IS_USART_CPOL	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_usart.h	/^#define IS_USART_CPOL(/;"	d
IS_USART_DATA	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_usart.h	/^#define IS_USART_DATA(/;"	d
IS_USART_DMAREQ	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_usart.h	/^#define IS_USART_DMAREQ(/;"	d
IS_USART_FLAG	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_usart.h	/^#define IS_USART_FLAG(/;"	d
IS_USART_GET_IT	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_usart.h	/^#define IS_USART_GET_IT(/;"	d
IS_USART_HARDWARE_FLOW_CONTROL	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_usart.h	/^#define IS_USART_HARDWARE_FLOW_CONTROL(/;"	d
IS_USART_IRDA_MODE	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_usart.h	/^#define IS_USART_IRDA_MODE(/;"	d
IS_USART_LASTBIT	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_usart.h	/^#define IS_USART_LASTBIT(/;"	d
IS_USART_LIN_BREAK_DETECT_LENGTH	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_usart.h	/^#define IS_USART_LIN_BREAK_DETECT_LENGTH(/;"	d
IS_USART_MODE	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_usart.h	/^#define IS_USART_MODE(/;"	d
IS_USART_PARITY	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_usart.h	/^#define IS_USART_PARITY(/;"	d
IS_USART_STOPBITS	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_usart.h	/^#define IS_USART_STOPBITS(/;"	d
IS_USART_WAKEUP	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_usart.h	/^#define IS_USART_WAKEUP(/;"	d
IS_USART_WORD_LENGTH	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_usart.h	/^#define IS_USART_WORD_LENGTH(/;"	d
IS_VOLTAGERANGE	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_flash.h	/^#define IS_VOLTAGERANGE(/;"	d
IS_WWDG_COUNTER	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_wwdg.h	/^#define IS_WWDG_COUNTER(/;"	d
IS_WWDG_PRESCALER	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_wwdg.h	/^#define IS_WWDG_PRESCALER(/;"	d
IS_WWDG_WINDOW_VALUE	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_wwdg.h	/^#define IS_WWDG_WINDOW_VALUE(/;"	d
IT	Libraries/CMSIS/Include/core_cm0.h	/^    uint32_t IT:2;                       \/*!< bit: 25..26  saved IT state   (read 0)          */;"	m	struct:__anon84a96930050a::__anon84a969300608	typeref:typename:uint32_t:2
IT	Libraries/CMSIS/Include/core_cm3.h	/^    uint32_t IT:2;                       \/*!< bit: 25..26  saved IT state   (read 0)          */;"	m	struct:__anon84a975f3050a::__anon84a975f30608	typeref:typename:uint32_t:2
IT	Libraries/CMSIS/Include/core_cm4.h	/^    uint32_t IT:2;                       \/*!< bit: 25..26  saved IT state   (read 0)          */;"	m	struct:__anon84a97a34050a::__anon84a97a340608	typeref:typename:uint32_t:2
ITEN_MASK	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_i2c.c	/^#define ITEN_MASK /;"	d	file:
ITM	Libraries/CMSIS/Include/core_cm3.h	/^#define ITM /;"	d
ITM	Libraries/CMSIS/Include/core_cm4.h	/^#define ITM /;"	d
ITM Debug Support in a Debugger	Libraries/CMSIS/Documentation/CMSIS_DebugSupport.htm	/^<h2><a name="ITM_DbgSup"><\/a>ITM Debug Support in a Debugger<\/h2>$/;"	i
ITM_BASE	Libraries/CMSIS/Include/core_cm3.h	/^#define ITM_BASE /;"	d
ITM_BASE	Libraries/CMSIS/Include/core_cm4.h	/^#define ITM_BASE /;"	d
ITM_CheckChar	Libraries/CMSIS/Documentation/CMSIS_DebugSupport.htm	/^<h3>ITM_CheckChar<\/h3>$/;"	j
ITM_CheckChar	Libraries/CMSIS/Include/core_cm3.h	/^static __INLINE int32_t ITM_CheckChar (void) {$/;"	f	typeref:typename:__INLINE int32_t
ITM_CheckChar	Libraries/CMSIS/Include/core_cm4.h	/^static __INLINE int32_t ITM_CheckChar (void) {$/;"	f	typeref:typename:__INLINE int32_t
ITM_DbgAcc	Libraries/CMSIS/Documentation/CMSIS_DebugSupport.htm	/^<h2><a name="ITM_DbgAcc"><\/a>Cortex-M3 \/ Cortex-M4 ITM Debug Access<\/h2>$/;"	a
ITM_DbgSup	Libraries/CMSIS/Documentation/CMSIS_DebugSupport.htm	/^<h2><a name="ITM_DbgSup"><\/a>ITM Debug Support in a Debugger<\/h2>$/;"	a
ITM_RXBUFFER_EMPTY	Libraries/CMSIS/Include/core_cm3.h	/^#define                 ITM_RXBUFFER_EMPTY /;"	d
ITM_RXBUFFER_EMPTY	Libraries/CMSIS/Include/core_cm4.h	/^#define                 ITM_RXBUFFER_EMPTY /;"	d
ITM_ReceiveChar	Libraries/CMSIS/Documentation/CMSIS_DebugSupport.htm	/^<h3>ITM_ReceiveChar<\/h3>$/;"	j
ITM_ReceiveChar	Libraries/CMSIS/Include/core_cm3.h	/^static __INLINE int32_t ITM_ReceiveChar (void) {$/;"	f	typeref:typename:__INLINE int32_t
ITM_ReceiveChar	Libraries/CMSIS/Include/core_cm4.h	/^static __INLINE int32_t ITM_ReceiveChar (void) {$/;"	f	typeref:typename:__INLINE int32_t
ITM_SendChar	Libraries/CMSIS/Documentation/CMSIS_DebugSupport.htm	/^<h3>ITM_SendChar<\/h3>$/;"	j
ITM_SendChar	Libraries/CMSIS/Include/core_cm3.h	/^static __INLINE uint32_t ITM_SendChar (uint32_t ch)$/;"	f	typeref:typename:__INLINE uint32_t
ITM_SendChar	Libraries/CMSIS/Include/core_cm4.h	/^static __INLINE uint32_t ITM_SendChar (uint32_t ch)$/;"	f	typeref:typename:__INLINE uint32_t
ITM_TCR_BUSY_Msk	Libraries/CMSIS/Include/core_cm3.h	/^#define ITM_TCR_BUSY_Msk /;"	d
ITM_TCR_BUSY_Msk	Libraries/CMSIS/Include/core_cm4.h	/^#define ITM_TCR_BUSY_Msk /;"	d
ITM_TCR_BUSY_Pos	Libraries/CMSIS/Include/core_cm3.h	/^#define ITM_TCR_BUSY_Pos /;"	d
ITM_TCR_BUSY_Pos	Libraries/CMSIS/Include/core_cm4.h	/^#define ITM_TCR_BUSY_Pos /;"	d
ITM_TCR_GTSFREQ_Msk	Libraries/CMSIS/Include/core_cm3.h	/^#define ITM_TCR_GTSFREQ_Msk /;"	d
ITM_TCR_GTSFREQ_Msk	Libraries/CMSIS/Include/core_cm4.h	/^#define ITM_TCR_GTSFREQ_Msk /;"	d
ITM_TCR_GTSFREQ_Pos	Libraries/CMSIS/Include/core_cm3.h	/^#define ITM_TCR_GTSFREQ_Pos /;"	d
ITM_TCR_GTSFREQ_Pos	Libraries/CMSIS/Include/core_cm4.h	/^#define ITM_TCR_GTSFREQ_Pos /;"	d
ITM_TCR_ITMENA_Msk	Libraries/CMSIS/Include/core_cm3.h	/^#define ITM_TCR_ITMENA_Msk /;"	d
ITM_TCR_ITMENA_Msk	Libraries/CMSIS/Include/core_cm4.h	/^#define ITM_TCR_ITMENA_Msk /;"	d
ITM_TCR_ITMENA_Pos	Libraries/CMSIS/Include/core_cm3.h	/^#define ITM_TCR_ITMENA_Pos /;"	d
ITM_TCR_ITMENA_Pos	Libraries/CMSIS/Include/core_cm4.h	/^#define ITM_TCR_ITMENA_Pos /;"	d
ITM_TCR_SWOENA_Msk	Libraries/CMSIS/Include/core_cm3.h	/^#define ITM_TCR_SWOENA_Msk /;"	d
ITM_TCR_SWOENA_Msk	Libraries/CMSIS/Include/core_cm4.h	/^#define ITM_TCR_SWOENA_Msk /;"	d
ITM_TCR_SWOENA_Pos	Libraries/CMSIS/Include/core_cm3.h	/^#define ITM_TCR_SWOENA_Pos /;"	d
ITM_TCR_SWOENA_Pos	Libraries/CMSIS/Include/core_cm4.h	/^#define ITM_TCR_SWOENA_Pos /;"	d
ITM_TCR_SYNCENA_Msk	Libraries/CMSIS/Include/core_cm3.h	/^#define ITM_TCR_SYNCENA_Msk /;"	d
ITM_TCR_SYNCENA_Msk	Libraries/CMSIS/Include/core_cm4.h	/^#define ITM_TCR_SYNCENA_Msk /;"	d
ITM_TCR_SYNCENA_Pos	Libraries/CMSIS/Include/core_cm3.h	/^#define ITM_TCR_SYNCENA_Pos /;"	d
ITM_TCR_SYNCENA_Pos	Libraries/CMSIS/Include/core_cm4.h	/^#define ITM_TCR_SYNCENA_Pos /;"	d
ITM_TCR_TSENA_Msk	Libraries/CMSIS/Include/core_cm3.h	/^#define ITM_TCR_TSENA_Msk /;"	d
ITM_TCR_TSENA_Msk	Libraries/CMSIS/Include/core_cm4.h	/^#define ITM_TCR_TSENA_Msk /;"	d
ITM_TCR_TSENA_Pos	Libraries/CMSIS/Include/core_cm3.h	/^#define ITM_TCR_TSENA_Pos /;"	d
ITM_TCR_TSENA_Pos	Libraries/CMSIS/Include/core_cm4.h	/^#define ITM_TCR_TSENA_Pos /;"	d
ITM_TCR_TSPrescale_Msk	Libraries/CMSIS/Include/core_cm3.h	/^#define ITM_TCR_TSPrescale_Msk /;"	d
ITM_TCR_TSPrescale_Msk	Libraries/CMSIS/Include/core_cm4.h	/^#define ITM_TCR_TSPrescale_Msk /;"	d
ITM_TCR_TSPrescale_Pos	Libraries/CMSIS/Include/core_cm3.h	/^#define ITM_TCR_TSPrescale_Pos /;"	d
ITM_TCR_TSPrescale_Pos	Libraries/CMSIS/Include/core_cm4.h	/^#define ITM_TCR_TSPrescale_Pos /;"	d
ITM_TCR_TXENA_Msk	Libraries/CMSIS/Include/core_cm3.h	/^#define ITM_TCR_TXENA_Msk /;"	d
ITM_TCR_TXENA_Msk	Libraries/CMSIS/Include/core_cm4.h	/^#define ITM_TCR_TXENA_Msk /;"	d
ITM_TCR_TXENA_Pos	Libraries/CMSIS/Include/core_cm3.h	/^#define ITM_TCR_TXENA_Pos /;"	d
ITM_TCR_TXENA_Pos	Libraries/CMSIS/Include/core_cm4.h	/^#define ITM_TCR_TXENA_Pos /;"	d
ITM_TCR_TraceBusID_Msk	Libraries/CMSIS/Include/core_cm3.h	/^#define ITM_TCR_TraceBusID_Msk /;"	d
ITM_TCR_TraceBusID_Msk	Libraries/CMSIS/Include/core_cm4.h	/^#define ITM_TCR_TraceBusID_Msk /;"	d
ITM_TCR_TraceBusID_Pos	Libraries/CMSIS/Include/core_cm3.h	/^#define ITM_TCR_TraceBusID_Pos /;"	d
ITM_TCR_TraceBusID_Pos	Libraries/CMSIS/Include/core_cm4.h	/^#define ITM_TCR_TraceBusID_Pos /;"	d
ITM_TPR_PRIVMASK_Msk	Libraries/CMSIS/Include/core_cm3.h	/^#define ITM_TPR_PRIVMASK_Msk /;"	d
ITM_TPR_PRIVMASK_Msk	Libraries/CMSIS/Include/core_cm4.h	/^#define ITM_TPR_PRIVMASK_Msk /;"	d
ITM_TPR_PRIVMASK_Pos	Libraries/CMSIS/Include/core_cm3.h	/^#define ITM_TPR_PRIVMASK_Pos /;"	d
ITM_TPR_PRIVMASK_Pos	Libraries/CMSIS/Include/core_cm4.h	/^#define ITM_TPR_PRIVMASK_Pos /;"	d
ITM_Type	Libraries/CMSIS/Include/core_cm3.h	/^} ITM_Type;$/;"	t	typeref:struct:__anon84a975f30d08
ITM_Type	Libraries/CMSIS/Include/core_cm4.h	/^} ITM_Type;$/;"	t	typeref:struct:__anon84a97a340d08
ITStatus	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^typedef enum {RESET = 0, SET = !RESET} FlagStatus, ITStatus;$/;"	t	typeref:enum:__anon3e8f98ce0103
IT_MASK	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_usart.c	/^#define IT_MASK /;"	d	file:
IV0LR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t IV0LR;  \/*!< CRYP initialization vector left-word  register 0, Address offset: /;"	m	struct:__anon3e8f98ce2408	typeref:typename:__IO uint32_t
IV0RR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t IV0RR;  \/*!< CRYP initialization vector right-word register 0, Address offset: /;"	m	struct:__anon3e8f98ce2408	typeref:typename:__IO uint32_t
IV1LR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t IV1LR;  \/*!< CRYP initialization vector left-word  register 1, Address offset: /;"	m	struct:__anon3e8f98ce2408	typeref:typename:__IO uint32_t
IV1RR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t IV1RR;  \/*!< CRYP initialization vector right-word register 1, Address offset: /;"	m	struct:__anon3e8f98ce2408	typeref:typename:__IO uint32_t
IWDG	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define IWDG /;"	d
IWDG_BASE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define IWDG_BASE /;"	d
IWDG_Enable	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_iwdg.c	/^void IWDG_Enable(void)$/;"	f	typeref:typename:void
IWDG_FLAG_PVU	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_iwdg.h	/^#define IWDG_FLAG_PVU /;"	d
IWDG_FLAG_RVU	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_iwdg.h	/^#define IWDG_FLAG_RVU /;"	d
IWDG_GetFlagStatus	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_iwdg.c	/^FlagStatus IWDG_GetFlagStatus(uint16_t IWDG_FLAG)$/;"	f	typeref:typename:FlagStatus
IWDG_KR_KEY	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  IWDG_KR_KEY /;"	d
IWDG_PR_PR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  IWDG_PR_PR /;"	d
IWDG_PR_PR_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  IWDG_PR_PR_0 /;"	d
IWDG_PR_PR_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  IWDG_PR_PR_1 /;"	d
IWDG_PR_PR_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  IWDG_PR_PR_2 /;"	d
IWDG_Prescaler_128	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_iwdg.h	/^#define IWDG_Prescaler_128 /;"	d
IWDG_Prescaler_16	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_iwdg.h	/^#define IWDG_Prescaler_16 /;"	d
IWDG_Prescaler_256	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_iwdg.h	/^#define IWDG_Prescaler_256 /;"	d
IWDG_Prescaler_32	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_iwdg.h	/^#define IWDG_Prescaler_32 /;"	d
IWDG_Prescaler_4	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_iwdg.h	/^#define IWDG_Prescaler_4 /;"	d
IWDG_Prescaler_64	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_iwdg.h	/^#define IWDG_Prescaler_64 /;"	d
IWDG_Prescaler_8	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_iwdg.h	/^#define IWDG_Prescaler_8 /;"	d
IWDG_RLR_RL	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  IWDG_RLR_RL /;"	d
IWDG_ReloadCounter	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_iwdg.c	/^void IWDG_ReloadCounter(void)$/;"	f	typeref:typename:void
IWDG_SR_PVU	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  IWDG_SR_PVU /;"	d
IWDG_SR_RVU	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  IWDG_SR_RVU /;"	d
IWDG_SetPrescaler	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_iwdg.c	/^void IWDG_SetPrescaler(uint8_t IWDG_Prescaler)$/;"	f	typeref:typename:void
IWDG_SetReload	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_iwdg.c	/^void IWDG_SetReload(uint16_t Reload)$/;"	f	typeref:typename:void
IWDG_TypeDef	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^} IWDG_TypeDef;$/;"	t	typeref:struct:__anon3e8f98ce1b08
IWDG_WriteAccessCmd	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_iwdg.c	/^void IWDG_WriteAccessCmd(uint16_t IWDG_WriteAccess)$/;"	f	typeref:typename:void
IWDG_WriteAccess_Disable	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_iwdg.h	/^#define IWDG_WriteAccess_Disable /;"	d
IWDG_WriteAccess_Enable	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_iwdg.h	/^#define IWDG_WriteAccess_Enable /;"	d
Infinite_Loop	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/TrueSTUDIO/startup_stm32f2xx.s	/^Infinite_Loop:$/;"	l
Infinite_Loop	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/gcc_ride7/startup_stm32f2xx.s	/^Infinite_Loop:$/;"	l
Is the System View Description limited to Cortex-M based devices ?	Libraries/CMSIS/Documentation/CMSIS_System_View_Description.htm	/^<h3>Is the System View Description limited to Cortex-M based devices ?<\/h3>$/;"	j
Is there any relation between the System View Description and the CMSIS standard?	Libraries/CMSIS/Documentation/CMSIS_System_View_Description.htm	/^standard?<\/h3>$/;"	j
IsCardProgramming	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.c	/^static SD_Error IsCardProgramming(uint8_t *pstatus)$/;"	f	typeref:typename:SD_Error	file:
IsCardProgramming	Libraries/SDIO_Driver/stm32_sdio_sd.c	/^static SD_Error IsCardProgramming(uint8_t *pstatus)$/;"	f	typeref:typename:SD_Error	file:
IsDBCS1	Libraries/fatfs/src/ff.c	/^#define IsDBCS1(/;"	d	file:
IsDBCS2	Libraries/fatfs/src/ff.c	/^#define IsDBCS2(/;"	d	file:
IsDigit	Libraries/fatfs/src/ff.c	/^#define IsDigit(/;"	d	file:
IsLower	Libraries/fatfs/src/ff.c	/^#define IsLower(/;"	d	file:
IsUpper	Libraries/fatfs/src/ff.c	/^#define IsUpper(/;"	d	file:
JDR1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t JDR1;   \/*!< ADC injected data register 1,                Address offset: 0x3C /;"	m	struct:__anon3e8f98ce0408	typeref:typename:__IO uint32_t
JDR2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t JDR2;   \/*!< ADC injected data register 2,                Address offset: 0x40 /;"	m	struct:__anon3e8f98ce0408	typeref:typename:__IO uint32_t
JDR3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t JDR3;   \/*!< ADC injected data register 3,                Address offset: 0x44 /;"	m	struct:__anon3e8f98ce0408	typeref:typename:__IO uint32_t
JDR4	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t JDR4;   \/*!< ADC injected data register 4,                Address offset: 0x48 /;"	m	struct:__anon3e8f98ce0408	typeref:typename:__IO uint32_t
JDR_OFFSET	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_adc.c	/^#define JDR_OFFSET /;"	d	file:
JOFR1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t JOFR1;  \/*!< ADC injected channel data offset register 1, Address offset: 0x14 /;"	m	struct:__anon3e8f98ce0408	typeref:typename:__IO uint32_t
JOFR2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t JOFR2;  \/*!< ADC injected channel data offset register 2, Address offset: 0x18 /;"	m	struct:__anon3e8f98ce0408	typeref:typename:__IO uint32_t
JOFR3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t JOFR3;  \/*!< ADC injected channel data offset register 3, Address offset: 0x1C /;"	m	struct:__anon3e8f98ce0408	typeref:typename:__IO uint32_t
JOFR4	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t JOFR4;  \/*!< ADC injected channel data offset register 4, Address offset: 0x20 /;"	m	struct:__anon3e8f98ce0408	typeref:typename:__IO uint32_t
JOYState_TypeDef	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval.h	/^} JOYState_TypeDef$/;"	t	typeref:enum:__anon333c485c0403
JOYState_TypeDef	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.h	/^} JOYState_TypeDef$/;"	t	typeref:enum:__anon013e87b80203
JOY_CENTER	Libraries/SDIO_Driver/example/Common/stm32_eval_legacy.h	/^#define JOY_CENTER /;"	d
JOY_DOWN	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval.h	/^  JOY_DOWN = 2,$/;"	e	enum:__anon333c485c0403
JOY_DOWN	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.h	/^  JOY_DOWN = 2,$/;"	e	enum:__anon013e87b80203
JOY_IO_DOWN	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.h	/^#define JOY_IO_DOWN /;"	d
JOY_IO_LEFT	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.h	/^#define JOY_IO_LEFT /;"	d
JOY_IO_NONE	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.h	/^#define JOY_IO_NONE /;"	d
JOY_IO_PINS	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.h	/^#define JOY_IO_PINS /;"	d
JOY_IO_RIGHT	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.h	/^#define JOY_IO_RIGHT /;"	d
JOY_IO_SEL	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.h	/^#define JOY_IO_SEL /;"	d
JOY_IO_UP	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.h	/^#define JOY_IO_UP /;"	d
JOY_LEFT	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval.h	/^  JOY_LEFT = 3,$/;"	e	enum:__anon333c485c0403
JOY_LEFT	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.h	/^  JOY_LEFT = 3,$/;"	e	enum:__anon013e87b80203
JOY_NONE	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval.h	/^  JOY_NONE = 0,$/;"	e	enum:__anon333c485c0403
JOY_NONE	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.h	/^  JOY_NONE = 0,$/;"	e	enum:__anon013e87b80203
JOY_RIGHT	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval.h	/^  JOY_RIGHT = 4,$/;"	e	enum:__anon333c485c0403
JOY_RIGHT	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.h	/^  JOY_RIGHT = 4,$/;"	e	enum:__anon013e87b80203
JOY_SEL	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval.h	/^  JOY_SEL = 1,$/;"	e	enum:__anon333c485c0403
JOY_SEL	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.h	/^  JOY_SEL = 1,$/;"	e	enum:__anon013e87b80203
JOY_State_TypeDef	Libraries/SDIO_Driver/example/Common/stm32_eval_legacy.h	/^#define JOY_State_TypeDef /;"	d
JOY_UP	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval.h	/^  JOY_UP = 5$/;"	e	enum:__anon333c485c0403
JOY_UP	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.h	/^  JOY_UP = 5$/;"	e	enum:__anon013e87b80203
JSQR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t JSQR;   \/*!< ADC injected sequence register,              Address offset: 0x38*/;"	m	struct:__anon3e8f98ce0408	typeref:typename:__IO uint32_t
JSQR_JL_RESET	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_adc.c	/^#define JSQR_JL_RESET /;"	d	file:
JSQR_JL_SET	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_adc.c	/^#define JSQR_JL_SET /;"	d	file:
JSQR_JSQ_SET	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_adc.c	/^#define JSQR_JSQ_SET /;"	d	file:
K0LR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t K0LR;   \/*!< CRYP key left  register 0,                        Address offset: /;"	m	struct:__anon3e8f98ce2408	typeref:typename:__IO uint32_t
K0RR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t K0RR;   \/*!< CRYP key right register 0,                        Address offset: /;"	m	struct:__anon3e8f98ce2408	typeref:typename:__IO uint32_t
K1LR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t K1LR;   \/*!< CRYP key left  register 1,                        Address offset: /;"	m	struct:__anon3e8f98ce2408	typeref:typename:__IO uint32_t
K1RR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t K1RR;   \/*!< CRYP key right register 1,                        Address offset: /;"	m	struct:__anon3e8f98ce2408	typeref:typename:__IO uint32_t
K2LR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t K2LR;   \/*!< CRYP key left  register 2,                        Address offset: /;"	m	struct:__anon3e8f98ce2408	typeref:typename:__IO uint32_t
K2RR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t K2RR;   \/*!< CRYP key right register 2,                        Address offset: /;"	m	struct:__anon3e8f98ce2408	typeref:typename:__IO uint32_t
K3LR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t K3LR;   \/*!< CRYP key left  register 3,                        Address offset: /;"	m	struct:__anon3e8f98ce2408	typeref:typename:__IO uint32_t
K3RR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t K3RR;   \/*!< CRYP key right register 3,                        Address offset: /;"	m	struct:__anon3e8f98ce2408	typeref:typename:__IO uint32_t
KEYR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t KEYR;     \/*!< FLASH key register,            Address offset: 0x04 *\/$/;"	m	struct:__anon3e8f98ce1208	typeref:typename:__IO uint32_t
KEY_BUTTON_EXTI_IRQn	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval.h	/^#define KEY_BUTTON_EXTI_IRQn /;"	d
KEY_BUTTON_EXTI_LINE	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval.h	/^#define KEY_BUTTON_EXTI_LINE /;"	d
KEY_BUTTON_EXTI_PIN_SOURCE	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval.h	/^#define KEY_BUTTON_EXTI_PIN_SOURCE /;"	d
KEY_BUTTON_EXTI_PORT_SOURCE	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval.h	/^#define KEY_BUTTON_EXTI_PORT_SOURCE /;"	d
KEY_BUTTON_GPIO_CLK	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval.h	/^#define KEY_BUTTON_GPIO_CLK /;"	d
KEY_BUTTON_GPIO_PORT	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval.h	/^#define KEY_BUTTON_GPIO_PORT /;"	d
KEY_BUTTON_PIN	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval.h	/^#define KEY_BUTTON_PIN /;"	d
KR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t KR;   \/*!< IWDG Key register,       Address offset: 0x00 *\/$/;"	m	struct:__anon3e8f98ce1b08	typeref:typename:__IO uint32_t
KR_KEY_ENABLE	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_iwdg.c	/^#define KR_KEY_ENABLE /;"	d	file:
KR_KEY_RELOAD	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_iwdg.c	/^#define KR_KEY_RELOAD /;"	d	file:
Kd	Libraries/CMSIS/Include/arm_math.h	/^    float32_t Kd;               \/**< The derivative gain. *\/$/;"	m	struct:__anon8f6bd1b10e08	typeref:typename:float32_t
Kd	Libraries/CMSIS/Include/arm_math.h	/^    q15_t Kd;           \/**< The derivative gain. *\/$/;"	m	struct:__anon8f6bd1b10c08	typeref:typename:q15_t
Kd	Libraries/CMSIS/Include/arm_math.h	/^    q31_t Kd;            \/**< The derivative gain. *\/$/;"	m	struct:__anon8f6bd1b10d08	typeref:typename:q31_t
Ki	Libraries/CMSIS/Include/arm_math.h	/^    float32_t Ki;               \/**< The integral gain. *\/$/;"	m	struct:__anon8f6bd1b10e08	typeref:typename:float32_t
Ki	Libraries/CMSIS/Include/arm_math.h	/^    q15_t Ki;           \/**< The integral gain. *\/$/;"	m	struct:__anon8f6bd1b10c08	typeref:typename:q15_t
Ki	Libraries/CMSIS/Include/arm_math.h	/^    q31_t Ki;            \/**< The integral gain. *\/$/;"	m	struct:__anon8f6bd1b10d08	typeref:typename:q31_t
Kp	Libraries/CMSIS/Include/arm_math.h	/^    float32_t Kp;               \/**< The proportional gain. *\/$/;"	m	struct:__anon8f6bd1b10e08	typeref:typename:float32_t
Kp	Libraries/CMSIS/Include/arm_math.h	/^    q15_t Kp;           \/**< The proportional gain. *\/$/;"	m	struct:__anon8f6bd1b10c08	typeref:typename:q15_t
Kp	Libraries/CMSIS/Include/arm_math.h	/^    q31_t Kp;            \/**< The proportional gain. *\/$/;"	m	struct:__anon8f6bd1b10d08	typeref:typename:q31_t
L	Libraries/CMSIS/Include/arm_math.h	/^    uint8_t L;                      \/**< upsample factor. *\/$/;"	m	struct:__anon8f6bd1b12008	typeref:typename:uint8_t
L	Libraries/CMSIS/Include/arm_math.h	/^    uint8_t L;                      \/**< upsample factor. *\/$/;"	m	struct:__anon8f6bd1b12108	typeref:typename:uint8_t
L	Libraries/CMSIS/Include/arm_math.h	/^    uint8_t L;                     \/**< upsample factor. *\/$/;"	m	struct:__anon8f6bd1b12208	typeref:typename:uint8_t
LCD	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.c	/^#define LCD /;"	d	file:
LCD_BASE	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.c	/^#define LCD_BASE /;"	d	file:
LCD_CACHE_DEPTH	Libraries/SDIO_Driver/example/Common/lcd_log.h	/^ #define     LCD_CACHE_DEPTH /;"	d
LCD_COLOR_BLACK	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.h	/^#define LCD_COLOR_BLACK /;"	d
LCD_COLOR_BLUE	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.h	/^#define LCD_COLOR_BLUE /;"	d
LCD_COLOR_BLUE2	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.h	/^#define LCD_COLOR_BLUE2 /;"	d
LCD_COLOR_CYAN	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.h	/^#define LCD_COLOR_CYAN /;"	d
LCD_COLOR_GREEN	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.h	/^#define LCD_COLOR_GREEN /;"	d
LCD_COLOR_GREY	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.h	/^#define LCD_COLOR_GREY /;"	d
LCD_COLOR_MAGENTA	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.h	/^#define LCD_COLOR_MAGENTA /;"	d
LCD_COLOR_RED	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.h	/^#define LCD_COLOR_RED /;"	d
LCD_COLOR_WHITE	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.h	/^#define LCD_COLOR_WHITE /;"	d
LCD_COLOR_YELLOW	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.h	/^#define LCD_COLOR_YELLOW /;"	d
LCD_CacheBuffer	Libraries/SDIO_Driver/example/Common/lcd_log.c	/^LCD_LOG_line LCD_CacheBuffer [LCD_CACHE_DEPTH]; $/;"	v	typeref:typename:LCD_LOG_line[]
LCD_CacheBuffer_xptr	Libraries/SDIO_Driver/example/Common/lcd_log.c	/^uint16_t LCD_CacheBuffer_xptr;$/;"	v	typeref:typename:uint16_t
LCD_CacheBuffer_yptr_bottom	Libraries/SDIO_Driver/example/Common/lcd_log.c	/^uint16_t LCD_CacheBuffer_yptr_bottom;$/;"	v	typeref:typename:uint16_t
LCD_CacheBuffer_yptr_bottom_bak	Libraries/SDIO_Driver/example/Common/lcd_log.c	/^uint16_t LCD_CacheBuffer_yptr_bottom_bak;$/;"	v	typeref:typename:uint16_t
LCD_CacheBuffer_yptr_invert	Libraries/SDIO_Driver/example/Common/lcd_log.c	/^FunctionalState LCD_CacheBuffer_yptr_invert;$/;"	v	typeref:typename:FunctionalState
LCD_CacheBuffer_yptr_top	Libraries/SDIO_Driver/example/Common/lcd_log.c	/^uint16_t LCD_CacheBuffer_yptr_top;$/;"	v	typeref:typename:uint16_t
LCD_CacheBuffer_yptr_top_bak	Libraries/SDIO_Driver/example/Common/lcd_log.c	/^uint16_t LCD_CacheBuffer_yptr_top_bak;$/;"	v	typeref:typename:uint16_t
LCD_Clear	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.c	/^void LCD_Clear(uint16_t Color)$/;"	f	typeref:typename:void
LCD_ClearLine	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.c	/^void LCD_ClearLine(uint16_t Line)$/;"	f	typeref:typename:void
LCD_ClosedPolyLine	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.c	/^void LCD_ClosedPolyLine(pPoint Points, uint16_t PointCount)$/;"	f	typeref:typename:void
LCD_ClosedPolyLineRelative	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.c	/^void LCD_ClosedPolyLineRelative(pPoint Points, uint16_t PointCount)$/;"	f	typeref:typename:void
LCD_CtrlLinesConfig	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.c	/^void LCD_CtrlLinesConfig(void)$/;"	f	typeref:typename:void
LCD_Currentfonts	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.c	/^static sFONT *LCD_Currentfonts;$/;"	v	typeref:typename:sFONT *	file:
LCD_DEFAULT_FONT	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.h	/^#define LCD_DEFAULT_FONT /;"	d
LCD_DIR_HORIZONTAL	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.h	/^#define LCD_DIR_HORIZONTAL /;"	d
LCD_DIR_VERTICAL	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.h	/^#define LCD_DIR_VERTICAL /;"	d
LCD_DbgLog	Libraries/SDIO_Driver/example/Common/lcd_log.h	/^#define  LCD_DbgLog(/;"	d
LCD_DeInit	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.c	/^void LCD_DeInit(void)$/;"	f	typeref:typename:void
LCD_DisplayChar	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.c	/^void LCD_DisplayChar(uint16_t Line, uint16_t Column, uint8_t Ascii)$/;"	f	typeref:typename:void
LCD_DisplayOff	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.c	/^void LCD_DisplayOff(void)$/;"	f	typeref:typename:void
LCD_DisplayOn	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.c	/^void LCD_DisplayOn(void)$/;"	f	typeref:typename:void
LCD_DisplayStringLine	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.c	/^void LCD_DisplayStringLine(uint16_t Line, uint8_t *ptr)$/;"	f	typeref:typename:void
LCD_DrawChar	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.c	/^void LCD_DrawChar(uint16_t Xpos, uint16_t Ypos, const uint16_t *c)$/;"	f	typeref:typename:void
LCD_DrawCircle	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.c	/^void LCD_DrawCircle(uint16_t Xpos, uint16_t Ypos, uint16_t Radius)$/;"	f	typeref:typename:void
LCD_DrawFullCircle	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.c	/^void LCD_DrawFullCircle(uint16_t Xpos, uint16_t Ypos, uint16_t Radius)$/;"	f	typeref:typename:void
LCD_DrawFullRect	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.c	/^void LCD_DrawFullRect(uint16_t Xpos, uint16_t Ypos, uint16_t Width, uint16_t Height)$/;"	f	typeref:typename:void
LCD_DrawLine	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.c	/^void LCD_DrawLine(uint16_t Xpos, uint16_t Ypos, uint16_t Length, uint8_t Direction)$/;"	f	typeref:typename:void
LCD_DrawMonoPict	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.c	/^void LCD_DrawMonoPict(const uint32_t *Pict)$/;"	f	typeref:typename:void
LCD_DrawRect	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.c	/^void LCD_DrawRect(uint16_t Xpos, uint16_t Ypos, uint8_t Height, uint16_t Width)$/;"	f	typeref:typename:void
LCD_DrawUniLine	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.c	/^void LCD_DrawUniLine(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2)$/;"	f	typeref:typename:void
LCD_ErrLog	Libraries/SDIO_Driver/example/Common/lcd_log.h	/^#define  LCD_ErrLog(/;"	d
LCD_FSMCConfig	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.c	/^void LCD_FSMCConfig(void)$/;"	f	typeref:typename:void
LCD_FillPolyLine	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.c	/^void LCD_FillPolyLine(pPoint Points, uint16_t PointCount)$/;"	f	typeref:typename:void
LCD_GetColors	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.c	/^void LCD_GetColors(__IO uint16_t *_TextColor, __IO uint16_t *_BackColor)$/;"	f	typeref:typename:void
LCD_GetFont	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.c	/^sFONT *LCD_GetFont(void)$/;"	f	typeref:typename:sFONT *
LCD_LINE_0	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.h	/^#define LCD_LINE_0 /;"	d
LCD_LINE_1	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.h	/^#define LCD_LINE_1 /;"	d
LCD_LINE_10	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.h	/^#define LCD_LINE_10 /;"	d
LCD_LINE_11	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.h	/^#define LCD_LINE_11 /;"	d
LCD_LINE_12	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.h	/^#define LCD_LINE_12 /;"	d
LCD_LINE_13	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.h	/^#define LCD_LINE_13 /;"	d
LCD_LINE_14	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.h	/^#define LCD_LINE_14 /;"	d
LCD_LINE_15	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.h	/^#define LCD_LINE_15 /;"	d
LCD_LINE_16	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.h	/^#define LCD_LINE_16 /;"	d
LCD_LINE_17	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.h	/^#define LCD_LINE_17 /;"	d
LCD_LINE_18	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.h	/^#define LCD_LINE_18 /;"	d
LCD_LINE_19	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.h	/^#define LCD_LINE_19 /;"	d
LCD_LINE_2	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.h	/^#define LCD_LINE_2 /;"	d
LCD_LINE_20	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.h	/^#define LCD_LINE_20 /;"	d
LCD_LINE_21	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.h	/^#define LCD_LINE_21 /;"	d
LCD_LINE_22	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.h	/^#define LCD_LINE_22 /;"	d
LCD_LINE_23	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.h	/^#define LCD_LINE_23 /;"	d
LCD_LINE_24	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.h	/^#define LCD_LINE_24 /;"	d
LCD_LINE_25	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.h	/^#define LCD_LINE_25 /;"	d
LCD_LINE_26	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.h	/^#define LCD_LINE_26 /;"	d
LCD_LINE_27	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.h	/^#define LCD_LINE_27 /;"	d
LCD_LINE_28	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.h	/^#define LCD_LINE_28 /;"	d
LCD_LINE_29	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.h	/^#define LCD_LINE_29 /;"	d
LCD_LINE_3	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.h	/^#define LCD_LINE_3 /;"	d
LCD_LINE_4	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.h	/^#define LCD_LINE_4 /;"	d
LCD_LINE_5	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.h	/^#define LCD_LINE_5 /;"	d
LCD_LINE_6	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.h	/^#define LCD_LINE_6 /;"	d
LCD_LINE_7	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.h	/^#define LCD_LINE_7 /;"	d
LCD_LINE_8	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.h	/^#define LCD_LINE_8 /;"	d
LCD_LINE_9	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.h	/^#define LCD_LINE_9 /;"	d
LCD_LOG_ClearTextZone	Libraries/SDIO_Driver/example/Common/lcd_log.c	/^void LCD_LOG_ClearTextZone(void)$/;"	f	typeref:typename:void
LCD_LOG_DEFAULT_COLOR	Libraries/SDIO_Driver/example/Common/lcd_log_conf_template.h	/^#define LCD_LOG_DEFAULT_COLOR /;"	d
LCD_LOG_DeInit	Libraries/SDIO_Driver/example/Common/lcd_log.c	/^void LCD_LOG_DeInit(void)$/;"	f	typeref:typename:void
LCD_LOG_Init	Libraries/SDIO_Driver/example/Common/lcd_log.c	/^void LCD_LOG_Init ( void)$/;"	f	typeref:typename:void
LCD_LOG_ScrollBack	Libraries/SDIO_Driver/example/Common/lcd_log.c	/^ErrorStatus LCD_LOG_ScrollBack (void)$/;"	f	typeref:typename:ErrorStatus
LCD_LOG_ScrollForward	Libraries/SDIO_Driver/example/Common/lcd_log.c	/^ErrorStatus LCD_LOG_ScrollForward (void)$/;"	f	typeref:typename:ErrorStatus
LCD_LOG_SetFooter	Libraries/SDIO_Driver/example/Common/lcd_log.c	/^void LCD_LOG_SetFooter(uint8_t *Status)$/;"	f	typeref:typename:void
LCD_LOG_SetHeader	Libraries/SDIO_Driver/example/Common/lcd_log.c	/^void LCD_LOG_SetHeader (uint8_t *Title)$/;"	f	typeref:typename:void
LCD_LOG_UpdateDisplay	Libraries/SDIO_Driver/example/Common/lcd_log.c	/^static void LCD_LOG_UpdateDisplay (void)$/;"	f	typeref:typename:void	file:
LCD_LOG_line	Libraries/SDIO_Driver/example/Common/lcd_log.h	/^}LCD_LOG_line;$/;"	t	typeref:struct:_LCD_LOG_line
LCD_LineColor	Libraries/SDIO_Driver/example/Common/lcd_log.c	/^uint16_t LCD_LineColor;$/;"	v	typeref:typename:uint16_t
LCD_Lock	Libraries/SDIO_Driver/example/Common/lcd_log.c	/^FunctionalState LCD_Lock;$/;"	v	typeref:typename:FunctionalState
LCD_PIXEL_HEIGHT	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.h	/^#define LCD_PIXEL_HEIGHT /;"	d
LCD_PIXEL_WIDTH	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.h	/^#define LCD_PIXEL_WIDTH /;"	d
LCD_PolyLine	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.c	/^void LCD_PolyLine(pPoint Points, uint16_t PointCount)$/;"	f	typeref:typename:void
LCD_PolyLineRelative	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.c	/^void LCD_PolyLineRelative(pPoint Points, uint16_t PointCount)$/;"	f	typeref:typename:void
LCD_PolyLineRelativeClosed	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.c	/^static void LCD_PolyLineRelativeClosed(pPoint Points, uint16_t PointCount, uint16_t Closed)$/;"	f	typeref:typename:void	file:
LCD_PowerOn	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.c	/^void LCD_PowerOn(void)$/;"	f	typeref:typename:void
LCD_RAM	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.c	/^  __IO uint16_t LCD_RAM;$/;"	m	struct:__anon016e38690108	typeref:typename:__IO uint16_t	file:
LCD_REG	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.c	/^  __IO uint16_t LCD_REG;$/;"	m	struct:__anon016e38690108	typeref:typename:__IO uint16_t	file:
LCD_REG_0	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.h	/^#define LCD_REG_0 /;"	d
LCD_REG_1	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.h	/^#define LCD_REG_1 /;"	d
LCD_REG_10	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.h	/^#define LCD_REG_10 /;"	d
LCD_REG_106	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.h	/^#define LCD_REG_106 /;"	d
LCD_REG_118	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.h	/^#define LCD_REG_118 /;"	d
LCD_REG_12	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.h	/^#define LCD_REG_12 /;"	d
LCD_REG_128	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.h	/^#define LCD_REG_128 /;"	d
LCD_REG_129	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.h	/^#define LCD_REG_129 /;"	d
LCD_REG_13	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.h	/^#define LCD_REG_13 /;"	d
LCD_REG_130	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.h	/^#define LCD_REG_130 /;"	d
LCD_REG_131	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.h	/^#define LCD_REG_131 /;"	d
LCD_REG_132	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.h	/^#define LCD_REG_132 /;"	d
LCD_REG_133	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.h	/^#define LCD_REG_133 /;"	d
LCD_REG_134	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.h	/^#define LCD_REG_134 /;"	d
LCD_REG_135	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.h	/^#define LCD_REG_135 /;"	d
LCD_REG_136	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.h	/^#define LCD_REG_136 /;"	d
LCD_REG_137	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.h	/^#define LCD_REG_137 /;"	d
LCD_REG_139	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.h	/^#define LCD_REG_139 /;"	d
LCD_REG_14	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.h	/^#define LCD_REG_14 /;"	d
LCD_REG_140	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.h	/^#define LCD_REG_140 /;"	d
LCD_REG_141	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.h	/^#define LCD_REG_141 /;"	d
LCD_REG_143	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.h	/^#define LCD_REG_143 /;"	d
LCD_REG_144	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.h	/^#define LCD_REG_144 /;"	d
LCD_REG_145	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.h	/^#define LCD_REG_145 /;"	d
LCD_REG_146	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.h	/^#define LCD_REG_146 /;"	d
LCD_REG_147	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.h	/^#define LCD_REG_147 /;"	d
LCD_REG_148	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.h	/^#define LCD_REG_148 /;"	d
LCD_REG_149	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.h	/^#define LCD_REG_149 /;"	d
LCD_REG_15	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.h	/^#define LCD_REG_15 /;"	d
LCD_REG_150	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.h	/^#define LCD_REG_150 /;"	d
LCD_REG_151	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.h	/^#define LCD_REG_151 /;"	d
LCD_REG_152	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.h	/^#define LCD_REG_152 /;"	d
LCD_REG_153	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.h	/^#define LCD_REG_153 /;"	d
LCD_REG_154	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.h	/^#define LCD_REG_154 /;"	d
LCD_REG_157	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.h	/^#define LCD_REG_157 /;"	d
LCD_REG_16	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.h	/^#define LCD_REG_16 /;"	d
LCD_REG_17	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.h	/^#define LCD_REG_17 /;"	d
LCD_REG_18	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.h	/^#define LCD_REG_18 /;"	d
LCD_REG_19	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.h	/^#define LCD_REG_19 /;"	d
LCD_REG_192	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.h	/^#define LCD_REG_192 /;"	d
LCD_REG_193	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.h	/^#define LCD_REG_193 /;"	d
LCD_REG_2	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.h	/^#define LCD_REG_2 /;"	d
LCD_REG_20	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.h	/^#define LCD_REG_20 /;"	d
LCD_REG_21	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.h	/^#define LCD_REG_21 /;"	d
LCD_REG_22	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.h	/^#define LCD_REG_22 /;"	d
LCD_REG_229	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.h	/^#define LCD_REG_229 /;"	d
LCD_REG_23	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.h	/^#define LCD_REG_23 /;"	d
LCD_REG_24	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.h	/^#define LCD_REG_24 /;"	d
LCD_REG_25	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.h	/^#define LCD_REG_25 /;"	d
LCD_REG_26	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.h	/^#define LCD_REG_26 /;"	d
LCD_REG_27	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.h	/^#define LCD_REG_27 /;"	d
LCD_REG_28	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.h	/^#define LCD_REG_28 /;"	d
LCD_REG_29	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.h	/^#define LCD_REG_29 /;"	d
LCD_REG_3	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.h	/^#define LCD_REG_3 /;"	d
LCD_REG_30	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.h	/^#define LCD_REG_30 /;"	d
LCD_REG_31	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.h	/^#define LCD_REG_31 /;"	d
LCD_REG_32	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.h	/^#define LCD_REG_32 /;"	d
LCD_REG_33	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.h	/^#define LCD_REG_33 /;"	d
LCD_REG_34	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.h	/^#define LCD_REG_34 /;"	d
LCD_REG_36	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.h	/^#define LCD_REG_36 /;"	d
LCD_REG_37	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.h	/^#define LCD_REG_37 /;"	d
LCD_REG_4	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.h	/^#define LCD_REG_4 /;"	d
LCD_REG_40	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.h	/^#define LCD_REG_40 /;"	d
LCD_REG_41	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.h	/^#define LCD_REG_41 /;"	d
LCD_REG_43	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.h	/^#define LCD_REG_43 /;"	d
LCD_REG_45	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.h	/^#define LCD_REG_45 /;"	d
LCD_REG_48	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.h	/^#define LCD_REG_48 /;"	d
LCD_REG_49	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.h	/^#define LCD_REG_49 /;"	d
LCD_REG_5	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.h	/^#define LCD_REG_5 /;"	d
LCD_REG_50	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.h	/^#define LCD_REG_50 /;"	d
LCD_REG_51	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.h	/^#define LCD_REG_51 /;"	d
LCD_REG_52	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.h	/^#define LCD_REG_52 /;"	d
LCD_REG_53	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.h	/^#define LCD_REG_53 /;"	d
LCD_REG_54	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.h	/^#define LCD_REG_54 /;"	d
LCD_REG_55	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.h	/^#define LCD_REG_55 /;"	d
LCD_REG_56	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.h	/^#define LCD_REG_56 /;"	d
LCD_REG_57	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.h	/^#define LCD_REG_57 /;"	d
LCD_REG_58	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.h	/^#define LCD_REG_58 /;"	d
LCD_REG_59	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.h	/^#define LCD_REG_59 /;"	d
LCD_REG_6	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.h	/^#define LCD_REG_6 /;"	d
LCD_REG_60	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.h	/^#define LCD_REG_60 /;"	d
LCD_REG_61	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.h	/^#define LCD_REG_61 /;"	d
LCD_REG_62	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.h	/^#define LCD_REG_62 /;"	d
LCD_REG_63	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.h	/^#define LCD_REG_63 /;"	d
LCD_REG_64	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.h	/^#define LCD_REG_64 /;"	d
LCD_REG_65	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.h	/^#define LCD_REG_65 /;"	d
LCD_REG_66	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.h	/^#define LCD_REG_66 /;"	d
LCD_REG_67	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.h	/^#define LCD_REG_67 /;"	d
LCD_REG_68	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.h	/^#define LCD_REG_68 /;"	d
LCD_REG_69	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.h	/^#define LCD_REG_69 /;"	d
LCD_REG_7	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.h	/^#define LCD_REG_7 /;"	d
LCD_REG_70	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.h	/^#define LCD_REG_70 /;"	d
LCD_REG_71	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.h	/^#define LCD_REG_71 /;"	d
LCD_REG_72	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.h	/^#define LCD_REG_72 /;"	d
LCD_REG_73	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.h	/^#define LCD_REG_73 /;"	d
LCD_REG_74	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.h	/^#define LCD_REG_74 /;"	d
LCD_REG_75	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.h	/^#define LCD_REG_75 /;"	d
LCD_REG_76	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.h	/^#define LCD_REG_76 /;"	d
LCD_REG_77	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.h	/^#define LCD_REG_77 /;"	d
LCD_REG_78	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.h	/^#define LCD_REG_78 /;"	d
LCD_REG_79	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.h	/^#define LCD_REG_79 /;"	d
LCD_REG_8	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.h	/^#define LCD_REG_8 /;"	d
LCD_REG_80	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.h	/^#define LCD_REG_80 /;"	d
LCD_REG_81	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.h	/^#define LCD_REG_81 /;"	d
LCD_REG_82	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.h	/^#define LCD_REG_82 /;"	d
LCD_REG_83	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.h	/^#define LCD_REG_83 /;"	d
LCD_REG_9	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.h	/^#define LCD_REG_9 /;"	d
LCD_REG_96	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.h	/^#define LCD_REG_96 /;"	d
LCD_REG_97	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.h	/^#define LCD_REG_97 /;"	d
LCD_RSNWR_GPIO_CLK	Libraries/SDIO_Driver/example/Common/stm32_eval_legacy.h	/^#define LCD_RSNWR_GPIO_CLK /;"	d
LCD_ReadRAM	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.c	/^uint16_t LCD_ReadRAM(void)$/;"	f	typeref:typename:uint16_t
LCD_ReadReg	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.c	/^uint16_t LCD_ReadReg(uint8_t LCD_Reg)$/;"	f	typeref:typename:uint16_t
LCD_SCROLL_ENABLED	Libraries/SDIO_Driver/example/Common/lcd_log_conf_template.h	/^#define LCD_SCROLL_ENABLED$/;"	d
LCD_SPI_GPIO_CLK	Libraries/SDIO_Driver/example/Common/stm32_eval_legacy.h	/^#define LCD_SPI_GPIO_CLK /;"	d
LCD_SPI_GPIO_PORT	Libraries/SDIO_Driver/example/Common/stm32_eval_legacy.h	/^#define LCD_SPI_GPIO_PORT /;"	d
LCD_ScrollActive	Libraries/SDIO_Driver/example/Common/lcd_log.c	/^FunctionalState LCD_ScrollActive;$/;"	v	typeref:typename:FunctionalState
LCD_ScrollBackStep	Libraries/SDIO_Driver/example/Common/lcd_log.c	/^uint16_t LCD_ScrollBackStep;$/;"	v	typeref:typename:uint16_t
LCD_Scrolled	Libraries/SDIO_Driver/example/Common/lcd_log.c	/^FunctionalState LCD_Scrolled;$/;"	v	typeref:typename:FunctionalState
LCD_SetBackColor	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.c	/^void LCD_SetBackColor(__IO uint16_t Color)$/;"	f	typeref:typename:void
LCD_SetColors	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.c	/^void LCD_SetColors(__IO uint16_t _TextColor, __IO uint16_t _BackColor)$/;"	f	typeref:typename:void
LCD_SetCursor	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.c	/^void LCD_SetCursor(uint16_t Xpos, uint16_t Ypos)$/;"	f	typeref:typename:void
LCD_SetDisplayWindow	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.c	/^void LCD_SetDisplayWindow(uint16_t Xpos, uint16_t Ypos, uint8_t Height, uint16_t Width)$/;"	f	typeref:typename:void
LCD_SetFont	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.c	/^void LCD_SetFont(sFONT *fonts)$/;"	f	typeref:typename:void
LCD_SetTextColor	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.c	/^void LCD_SetTextColor(__IO uint16_t Color)$/;"	f	typeref:typename:void
LCD_TypeDef	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.c	/^} LCD_TypeDef;$/;"	t	typeref:struct:__anon016e38690108	file:
LCD_UsrLog	Libraries/SDIO_Driver/example/Common/lcd_log.h	/^#define  LCD_UsrLog(/;"	d
LCD_WindowModeDisable	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.c	/^void LCD_WindowModeDisable(void)$/;"	f	typeref:typename:void
LCD_WriteBMP	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.c	/^void LCD_WriteBMP(uint32_t BmpAddress)$/;"	f	typeref:typename:void
LCD_WriteRAM	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.c	/^void LCD_WriteRAM(uint16_t RGB_Code)$/;"	f	typeref:typename:void
LCD_WriteRAM_Prepare	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.c	/^void LCD_WriteRAM_Prepare(void)$/;"	f	typeref:typename:void
LCD_WriteReg	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.c	/^void LCD_WriteReg(uint8_t LCD_Reg, uint16_t LCD_RegValue)$/;"	f	typeref:typename:void
LCKR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t LCKR;     \/*!< GPIO port configuration lock register, Address offset: 0x1C     /;"	m	struct:__anon3e8f98ce1808	typeref:typename:__IO uint32_t
LD2PD	Libraries/fatfs/src/ff.h	/^#define LD2PD(/;"	d
LD2PT	Libraries/fatfs/src/ff.h	/^#define LD2PT(/;"	d
LDIR_Attr	Libraries/fatfs/src/ff.c	/^#define	LDIR_Attr	/;"	d	file:
LDIR_Chksum	Libraries/fatfs/src/ff.c	/^#define	LDIR_Chksum	/;"	d	file:
LDIR_FstClusLO	Libraries/fatfs/src/ff.c	/^#define	LDIR_FstClusLO	/;"	d	file:
LDIR_Ord	Libraries/fatfs/src/ff.c	/^#define	LDIR_Ord	/;"	d	file:
LDIR_Type	Libraries/fatfs/src/ff.c	/^#define	LDIR_Type	/;"	d	file:
LDR	FreeRTOS/portable/IAR/AtmelSAM7S64/ISR_Support.h	/^	LDR		R1, =pxCurrentTCB$/;"	v
LDR	FreeRTOS/portable/IAR/AtmelSAM9XE/ISR_Support.h	/^	LDR		R1, =pxCurrentTCB$/;"	v
LDR	FreeRTOS/portable/IAR/LPC2000/ISR_Support.h	/^	LDR		R1, =pxCurrentTCB$/;"	v
LDR	FreeRTOS/portable/IAR/STR71x/ISR_Support.h	/^	LDR		R1, =pxCurrentTCB$/;"	v
LDR	FreeRTOS/portable/IAR/STR75x/ISR_Support.h	/^	LDR		R1, =pxCurrentTCB$/;"	v
LDR	FreeRTOS/portable/IAR/STR91x/ISR_Support.h	/^	LDR		R1, =pxCurrentTCB$/;"	v
LD_DWORD	Libraries/fatfs/src/ff.h	/^#define	LD_DWORD(/;"	d
LD_WORD	Libraries/fatfs/src/ff.h	/^#define	LD_WORD(/;"	d
LEAVE_FF	Libraries/fatfs/src/ff.c	/^#define	LEAVE_FF(/;"	d	file:
LEAVE_FF	Libraries/fatfs/src/ff.c	/^#define LEAVE_FF(/;"	d	file:
LED1	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval.h	/^  LED1 = 0,$/;"	e	enum:__anon333c485c0103
LED1_GPIO_CLK	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval.h	/^#define LED1_GPIO_CLK /;"	d
LED1_GPIO_PORT	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval.h	/^#define LED1_GPIO_PORT /;"	d
LED1_PIN	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval.h	/^#define LED1_PIN /;"	d
LED2	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval.h	/^  LED2 = 1,$/;"	e	enum:__anon333c485c0103
LED2_GPIO_CLK	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval.h	/^#define LED2_GPIO_CLK /;"	d
LED2_GPIO_PORT	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval.h	/^#define LED2_GPIO_PORT /;"	d
LED2_PIN	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval.h	/^#define LED2_PIN /;"	d
LED3	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval.h	/^  LED3 = 2,$/;"	e	enum:__anon333c485c0103
LED3_GPIO_CLK	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval.h	/^#define LED3_GPIO_CLK /;"	d
LED3_GPIO_PORT	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval.h	/^#define LED3_GPIO_PORT /;"	d
LED3_PIN	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval.h	/^#define LED3_PIN /;"	d
LED4	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval.h	/^  LED4 = 3$/;"	e	enum:__anon333c485c0103
LED4_GPIO_CLK	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval.h	/^#define LED4_GPIO_CLK /;"	d
LED4_GPIO_PORT	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval.h	/^#define LED4_GPIO_PORT /;"	d
LED4_PIN	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval.h	/^#define LED4_PIN /;"	d
LED_Off	Classes/LEDclass.cpp	/^   void LED_Off(void)$/;"	f	class:clsLED	typeref:typename:void	file:
LED_On	Classes/LEDclass.cpp	/^   void LED_On(void) \/\/on\/off led,$/;"	f	class:clsLED	typeref:typename:void	file:
LEDn	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval.h	/^#define LEDn /;"	d
LIFCR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t LIFCR;  \/*!< DMA low interrupt flag clear register,  Address offset: 0x08 *\/$/;"	m	struct:__anon3e8f98ce0f08	typeref:typename:__IO uint32_t
LINE	Libraries/SDIO_Driver/example/Common/fonts.h	/^#define LINE(/;"	d
LISR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t LISR;   \/*!< DMA low interrupt status register,      Address offset: 0x00 *\/$/;"	m	struct:__anon3e8f98ce0f08	typeref:typename:__IO uint32_t
LIST_H	FreeRTOS/include/list.h	/^#define LIST_H$/;"	d
LLE	Libraries/fatfs/src/ff.c	/^#define	LLE	/;"	d	file:
LOAD	Libraries/CMSIS/Include/core_cm0.h	/^  __IO uint32_t LOAD;                    \/*!< Offset: 0x004 (R\/W)  SysTick Reload Value Regist/;"	m	struct:__anon84a969300b08	typeref:typename:__IO uint32_t
LOAD	Libraries/CMSIS/Include/core_cm3.h	/^  __IO uint32_t LOAD;                    \/*!< Offset: 0x004 (R\/W)  SysTick Reload Value Regist/;"	m	struct:__anon84a975f30c08	typeref:typename:__IO uint32_t
LOAD	Libraries/CMSIS/Include/core_cm4.h	/^  __IO uint32_t LOAD;                    \/*!< Offset: 0x004 (R\/W)  SysTick Reload Value Regist/;"	m	struct:__anon84a97a340c08	typeref:typename:__IO uint32_t
LONG	Libraries/fatfs/src/integer.h	/^typedef long			LONG;$/;"	t	typeref:typename:long
LOWBOUNDADCDIAPAZONE	Classes/clsDiagnost.cpp	/^   static const uint16_t LOWBOUNDADCDIAPAZONE = 10000; $/;"	m	class:clsDiagnost	typeref:typename:const uint16_t	file:
LR	FreeRTOS/portable/IAR/AtmelSAM7S64/ISR_Support.h	/^	LDR		LR, [R0]$/;"	v
LR	FreeRTOS/portable/IAR/AtmelSAM7S64/ISR_Support.h	/^	MOV		LR, R0$/;"	v
LR	FreeRTOS/portable/IAR/AtmelSAM9XE/ISR_Support.h	/^	LDR		LR, [R0]$/;"	v
LR	FreeRTOS/portable/IAR/AtmelSAM9XE/ISR_Support.h	/^	MOV		LR, R0$/;"	v
LR	FreeRTOS/portable/IAR/LPC2000/ISR_Support.h	/^	LDR		LR, [R0]$/;"	v
LR	FreeRTOS/portable/IAR/LPC2000/ISR_Support.h	/^	MOV		LR, R0$/;"	v
LR	FreeRTOS/portable/IAR/STR71x/ISR_Support.h	/^	LDR		LR, [R0]$/;"	v
LR	FreeRTOS/portable/IAR/STR71x/ISR_Support.h	/^	MOV		LR, R0$/;"	v
LR	FreeRTOS/portable/IAR/STR75x/ISR_Support.h	/^	LDR		LR, [R0]$/;"	v
LR	FreeRTOS/portable/IAR/STR75x/ISR_Support.h	/^	MOV		LR, R0$/;"	v
LR	FreeRTOS/portable/IAR/STR91x/ISR_Support.h	/^	LDR		LR, [R0]$/;"	v
LR	FreeRTOS/portable/IAR/STR91x/ISR_Support.h	/^	MOV		LR, R0$/;"	v
LRField	FreeRTOS/portable/GCC/PPC405_Xilinx/portasm.S	/^.set	LRField,     PCField     + 4$/;"	d
LRField	FreeRTOS/portable/GCC/PPC440_Xilinx/portasm.S	/^.set	LRField,     PCField     + 4$/;"	d
LSION_BitNumber	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_rcc.c	/^#define LSION_BitNumber /;"	d	file:
LTR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t LTR;    \/*!< ADC watchdog lower threshold register,       Address offset: 0x28 /;"	m	struct:__anon3e8f98ce0408	typeref:typename:__IO uint32_t
LVI_DISABLED	FreeRTOS/portable/IAR/78K0R/portmacro.h	/^#define LVI_DISABLED /;"	d
LVI_DISABLED	FreeRTOS/portable/IAR/RL78/portmacro.h	/^#define LVI_DISABLED /;"	d
LVI_ENABLED	FreeRTOS/portable/IAR/78K0R/portmacro.h	/^#define LVI_ENABLED /;"	d
LVI_ENABLED	FreeRTOS/portable/IAR/RL78/portmacro.h	/^#define LVI_ENABLED /;"	d
Led_TypeDef	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval.h	/^} Led_TypeDef;$/;"	t	typeref:enum:__anon333c485c0103
LfnBuf	Libraries/fatfs/src/ff.c	/^static WCHAR LfnBuf[_MAX_LFN+1];$/;"	v	typeref:typename:WCHAR[]	file:
LfnOfs	Libraries/fatfs/src/ff.c	/^const BYTE LfnOfs[] = {1,3,5,7,9,14,16,18,20,22,24,28,30};	\/* Offset of LFN chars in the direct/;"	v	typeref:typename:const BYTE[]	file:
License	Libraries/CMSIS/Device/ST/STM32F2xx/Release_Notes.html	/^<h2 style="background: rgb(51, 102, 255) none repeat scroll 0% 50%; -moz-background-clip: initia/;"	a
License	Libraries/CMSIS/Device/ST/STM32F2xx/Release_Notes.html	/^<h2 style="background: rgb(51, 102, 255) none repeat scroll 0% 50%; -moz-background-clip: initia/;"	i
License	Libraries/SDIO_Driver/example/Common/Release_Notes.html	/^and <\/span><span style="font-size: 10pt; font-family: Verdana;">stm3210e_eval_fsmc_nand.h\/.c.</;"	a
License	Libraries/SDIO_Driver/example/Common/Release_Notes.html	/^and <\/span><span style="font-size: 10pt; font-family: Verdana;">stm3210e_eval_fsmc_nand.h\/.c.</;"	i
License	Libraries/SDIO_Driver/example/STM322xG_EVAL/Release_Notes.html	/^and <\/span><span style="font-size: 10pt; font-family: Verdana;">stm3210e_eval_fsmc_nand.h\/.c.</;"	a
License	Libraries/SDIO_Driver/example/STM322xG_EVAL/Release_Notes.html	/^and <\/span><span style="font-size: 10pt; font-family: Verdana;">stm3210e_eval_fsmc_nand.h\/.c.</;"	i
License	Libraries/STM32F2xx_StdPeriph_Driver/Release_Notes.html	/^    <h2 style="background: rgb(51, 102, 255) none repeat scroll 0% 50%; -moz-background-clip: in/;"	a
License	Libraries/STM32F2xx_StdPeriph_Driver/Release_Notes.html	/^    <h2 style="background: rgb(51, 102, 255) none repeat scroll 0% 50%; -moz-background-clip: in/;"	i
Limitations	Libraries/CMSIS/Documentation/CMSIS_History.htm	/^<h2><a name="1"><\/a>Limitations<\/h2>$/;"	i
Limits	Libraries/fatfs/doc/en/appnote.html	/^<h3>Limits<\/h3>$/;"	j
Line0	Libraries/SDIO_Driver/example/Common/stm32_eval_legacy.h	/^#define Line0 /;"	d
Line1	Libraries/SDIO_Driver/example/Common/stm32_eval_legacy.h	/^#define Line1 /;"	d
Line2	Libraries/SDIO_Driver/example/Common/stm32_eval_legacy.h	/^#define Line2 /;"	d
Line3	Libraries/SDIO_Driver/example/Common/stm32_eval_legacy.h	/^#define Line3 /;"	d
Line4	Libraries/SDIO_Driver/example/Common/stm32_eval_legacy.h	/^#define Line4 /;"	d
Line5	Libraries/SDIO_Driver/example/Common/stm32_eval_legacy.h	/^#define Line5 /;"	d
Line6	Libraries/SDIO_Driver/example/Common/stm32_eval_legacy.h	/^#define Line6 /;"	d
Line7	Libraries/SDIO_Driver/example/Common/stm32_eval_legacy.h	/^#define Line7 /;"	d
Line8	Libraries/SDIO_Driver/example/Common/stm32_eval_legacy.h	/^#define Line8 /;"	d
Line9	Libraries/SDIO_Driver/example/Common/stm32_eval_legacy.h	/^#define Line9 /;"	d
Long File Name	Libraries/fatfs/doc/en/appnote.html	/^<h3>Long File Name<\/h3>$/;"	j
LoopCopyDataInit	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/TrueSTUDIO/startup_stm32f2xx.s	/^LoopCopyDataInit:$/;"	l
LoopCopyDataInit	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/gcc_ride7/startup_stm32f2xx.s	/^LoopCopyDataInit:$/;"	l
LoopFillZerobss	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/TrueSTUDIO/startup_stm32f2xx.s	/^LoopFillZerobss:$/;"	l
LoopFillZerobss	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/gcc_ride7/startup_stm32f2xx.s	/^LoopFillZerobss:$/;"	l
M	Libraries/CMSIS/Include/arm_math.h	/^    uint8_t M;                          \/**< decimation factor. *\/$/;"	m	struct:__anon8f6bd1b11f08	typeref:typename:uint8_t
M	Libraries/CMSIS/Include/arm_math.h	/^    uint8_t M;                      \/**< decimation factor. *\/$/;"	m	struct:__anon8f6bd1b11d08	typeref:typename:uint8_t
M	Libraries/CMSIS/Include/arm_math.h	/^    uint8_t M;                  \/**< decimation factor. *\/$/;"	m	struct:__anon8f6bd1b11e08	typeref:typename:uint8_t
M0AR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t M0AR;   \/*!< DMA stream x memory 0 address register   *\/$/;"	m	struct:__anon3e8f98ce0e08	typeref:typename:__IO uint32_t
M1AR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t M1AR;   \/*!< DMA stream x memory 1 address register   *\/$/;"	m	struct:__anon3e8f98ce0e08	typeref:typename:__IO uint32_t
MACA0HR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t MACA0HR;$/;"	m	struct:__anon3e8f98ce1008	typeref:typename:__IO uint32_t
MACA0LR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t MACA0LR;$/;"	m	struct:__anon3e8f98ce1008	typeref:typename:__IO uint32_t
MACA1HR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t MACA1HR;$/;"	m	struct:__anon3e8f98ce1008	typeref:typename:__IO uint32_t
MACA1LR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t MACA1LR;$/;"	m	struct:__anon3e8f98ce1008	typeref:typename:__IO uint32_t
MACA2HR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t MACA2HR;$/;"	m	struct:__anon3e8f98ce1008	typeref:typename:__IO uint32_t
MACA2LR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t MACA2LR;$/;"	m	struct:__anon3e8f98ce1008	typeref:typename:__IO uint32_t
MACA3HR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t MACA3HR;$/;"	m	struct:__anon3e8f98ce1008	typeref:typename:__IO uint32_t
MACA3LR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t MACA3LR;               \/*   24 *\/$/;"	m	struct:__anon3e8f98ce1008	typeref:typename:__IO uint32_t
MACCR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t MACCR;$/;"	m	struct:__anon3e8f98ce1008	typeref:typename:__IO uint32_t
MACFCR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t MACFCR;$/;"	m	struct:__anon3e8f98ce1008	typeref:typename:__IO uint32_t
MACFFR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t MACFFR;$/;"	m	struct:__anon3e8f98ce1008	typeref:typename:__IO uint32_t
MACHTHR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t MACHTHR;$/;"	m	struct:__anon3e8f98ce1008	typeref:typename:__IO uint32_t
MACHTLR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t MACHTLR;$/;"	m	struct:__anon3e8f98ce1008	typeref:typename:__IO uint32_t
MACIMR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t MACIMR;$/;"	m	struct:__anon3e8f98ce1008	typeref:typename:__IO uint32_t
MACMIIAR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t MACMIIAR;$/;"	m	struct:__anon3e8f98ce1008	typeref:typename:__IO uint32_t
MACMIIDR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t MACMIIDR;$/;"	m	struct:__anon3e8f98ce1008	typeref:typename:__IO uint32_t
MACPMTCSR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t MACPMTCSR;$/;"	m	struct:__anon3e8f98ce1008	typeref:typename:__IO uint32_t
MACRO	FreeRTOS/portable/IAR/78K0R/ISR_Support.h	/^;   portRESTORE_CONTEXT MACRO$/;"	v	typeref:typename:portRESTORE_CONTEXT
MACRO	FreeRTOS/portable/IAR/78K0R/ISR_Support.h	/^;   portSAVE_CONTEXT MACRO$/;"	v	typeref:typename:portSAVE_CONTEXT
MACRO	FreeRTOS/portable/IAR/AtmelSAM7S64/ISR_Support.h	/^portSAVE_CONTEXT MACRO$/;"	v	typeref:typename:portSAVE_CONTEXT
MACRO	FreeRTOS/portable/IAR/AtmelSAM9XE/ISR_Support.h	/^portSAVE_CONTEXT MACRO$/;"	v	typeref:typename:portSAVE_CONTEXT
MACRO	FreeRTOS/portable/IAR/LPC2000/ISR_Support.h	/^portSAVE_CONTEXT MACRO$/;"	v	typeref:typename:portSAVE_CONTEXT
MACRO	FreeRTOS/portable/IAR/RL78/ISR_Support.h	/^;   portRESTORE_CONTEXT MACRO$/;"	v	typeref:typename:portRESTORE_CONTEXT
MACRO	FreeRTOS/portable/IAR/RL78/ISR_Support.h	/^;   portSAVE_CONTEXT MACRO$/;"	v	typeref:typename:portSAVE_CONTEXT
MACRO	FreeRTOS/portable/IAR/STR71x/ISR_Support.h	/^portSAVE_CONTEXT MACRO$/;"	v	typeref:typename:portSAVE_CONTEXT
MACRO	FreeRTOS/portable/IAR/STR75x/ISR_Support.h	/^portSAVE_CONTEXT MACRO$/;"	v	typeref:typename:portSAVE_CONTEXT
MACRO	FreeRTOS/portable/IAR/STR91x/ISR_Support.h	/^portSAVE_CONTEXT MACRO$/;"	v	typeref:typename:portSAVE_CONTEXT
MACRWUFFR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t MACRWUFFR;             \/*   11 *\/$/;"	m	struct:__anon3e8f98ce1008	typeref:typename:__IO uint32_t
MACSR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t MACSR;                 \/*   15 *\/$/;"	m	struct:__anon3e8f98ce1008	typeref:typename:__IO uint32_t
MACVLANTR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t MACVLANTR;             \/*    8 *\/$/;"	m	struct:__anon3e8f98ce1008	typeref:typename:__IO uint32_t
MASK	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t MASK;           \/*!< SDIO mask register,             Address offset: 0x3C *\/$/;"	m	struct:__anon3e8f98ce1f08	typeref:typename:__IO uint32_t
MAXDACINPUT	Classes/clsIsolineController.cpp	/^   static const uint16_t MAXDACINPUT = 4095;$/;"	m	class:clsIsolineController	typeref:typename:const uint16_t	file:
MAXHEARTRATEDEVIATION	Classes/clsEcgAnalizer.cpp	/^   static const uint16_t MAXHEARTRATEDEVIATION = 10;$/;"	m	class:clsEcgAnalizer	typeref:typename:const uint16_t	file:
MAXISOLINEDEVIATION	Classes/clsIsolineController.cpp	/^   static const uint16_t MAXISOLINEDEVIATION = 20;$/;"	m	class:clsIsolineController	typeref:typename:const uint16_t	file:
MAX_POLY_CORNERS	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.c	/^#define MAX_POLY_CORNERS /;"	d	file:
MAX_TIMEOUT	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_cryp.c	/^#define MAX_TIMEOUT /;"	d	file:
MBR_Table	Libraries/fatfs/src/ff.c	/^#define MBR_Table	/;"	d	file:
MCF_INTC0_ICR36	FreeRTOS/portable/GCC/MCF5235/port.c	/^#define MCF_INTC0_ICR36 /;"	d	file:
MCF_INTC0_ICRn_IL	FreeRTOS/portable/GCC/MCF5235/port.c	/^#define MCF_INTC0_ICRn_IL(/;"	d	file:
MCF_INTC0_ICRn_IP	FreeRTOS/portable/GCC/MCF5235/port.c	/^#define MCF_INTC0_ICRn_IP(/;"	d	file:
MCF_INTC0_IMRH	FreeRTOS/portable/GCC/MCF5235/port.c	/^#define MCF_INTC0_IMRH /;"	d	file:
MCF_INTC0_IMRH_INT_MASK36	FreeRTOS/portable/GCC/MCF5235/port.c	/^#define MCF_INTC0_IMRH_INT_MASK36 /;"	d	file:
MCF_INTC0_IMRH_MASKALL	FreeRTOS/portable/GCC/MCF5235/port.c	/^#define MCF_INTC0_IMRH_MASKALL /;"	d	file:
MCF_PIT_MODULUS_REGISTER	FreeRTOS/portable/GCC/MCF5235/port.c	/^#define MCF_PIT_MODULUS_REGISTER(/;"	d	file:
MCF_PIT_PCSR0	FreeRTOS/portable/GCC/MCF5235/port.c	/^#define MCF_PIT_PCSR0 /;"	d	file:
MCF_PIT_PCSR_EN	FreeRTOS/portable/GCC/MCF5235/port.c	/^#define MCF_PIT_PCSR_EN /;"	d	file:
MCF_PIT_PCSR_OVW	FreeRTOS/portable/GCC/MCF5235/port.c	/^#define MCF_PIT_PCSR_OVW /;"	d	file:
MCF_PIT_PCSR_PIE	FreeRTOS/portable/GCC/MCF5235/port.c	/^#define MCF_PIT_PCSR_PIE /;"	d	file:
MCF_PIT_PCSR_PIF	FreeRTOS/portable/GCC/MCF5235/port.c	/^#define MCF_PIT_PCSR_PIF /;"	d	file:
MCF_PIT_PCSR_PRE	FreeRTOS/portable/GCC/MCF5235/port.c	/^#define MCF_PIT_PCSR_PRE(/;"	d	file:
MCF_PIT_PCSR_RLD	FreeRTOS/portable/GCC/MCF5235/port.c	/^#define MCF_PIT_PCSR_RLD /;"	d	file:
MCF_PIT_PMR0	FreeRTOS/portable/GCC/MCF5235/port.c	/^#define MCF_PIT_PMR0 /;"	d	file:
MCF_PIT_PRESCALER	FreeRTOS/portable/GCC/MCF5235/port.c	/^#define MCF_PIT_PRESCALER /;"	d	file:
MCF_PIT_TIMER_TICKS	FreeRTOS/portable/GCC/MCF5235/port.c	/^#define MCF_PIT_TIMER_TICKS /;"	d	file:
MCR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t              MCR;                 \/*!< CAN master control register,         Add/;"	m	struct:__anon3e8f98ce0908	typeref:typename:__IO uint32_t
MCR_DBF	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_can.c	/^#define MCR_DBF /;"	d	file:
MC_AASR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 MC_AASR; 	\/\/ MC Abort Address Status Register$/;"	m	struct:_AT91S_MC	typeref:typename:AT91_REG
MC_AASR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 MC_AASR; 	\/\/ MC Abort Address Status Register$/;"	m	struct:_AT91S_MC	typeref:typename:AT91_REG
MC_AASR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 MC_AASR; 	\/\/ MC Abort Address Status Register$/;"	m	struct:_AT91S_MC	typeref:typename:AT91_REG
MC_AASR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define MC_AASR /;"	d
MC_AASR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 MC_AASR; 	\/\/ MC Abort Address Status Register$/;"	m	struct:_AT91S_MC	typeref:typename:AT91_REG
MC_AASR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define MC_AASR /;"	d
MC_AASR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 MC_AASR; 	\/\/ MC Abort Address Status Register$/;"	m	struct:_AT91S_MC	typeref:typename:AT91_REG
MC_AASR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define MC_AASR /;"	d
MC_ASR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 MC_ASR; 	\/\/ MC Abort Status Register$/;"	m	struct:_AT91S_MC	typeref:typename:AT91_REG
MC_ASR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 MC_ASR; 	\/\/ MC Abort Status Register$/;"	m	struct:_AT91S_MC	typeref:typename:AT91_REG
MC_ASR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 MC_ASR; 	\/\/ MC Abort Status Register$/;"	m	struct:_AT91S_MC	typeref:typename:AT91_REG
MC_ASR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define MC_ASR /;"	d
MC_ASR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 MC_ASR; 	\/\/ MC Abort Status Register$/;"	m	struct:_AT91S_MC	typeref:typename:AT91_REG
MC_ASR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define MC_ASR /;"	d
MC_ASR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 MC_ASR; 	\/\/ MC Abort Status Register$/;"	m	struct:_AT91S_MC	typeref:typename:AT91_REG
MC_ASR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define MC_ASR /;"	d
MC_FCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 MC_FCR; 	\/\/ MC Flash Command Register$/;"	m	struct:_AT91S_MC	typeref:typename:AT91_REG
MC_FCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 MC_FCR; 	\/\/ MC Flash Command Register$/;"	m	struct:_AT91S_MC	typeref:typename:AT91_REG
MC_FCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 MC_FCR; 	\/\/ MC Flash Command Register$/;"	m	struct:_AT91S_MC	typeref:typename:AT91_REG
MC_FCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define MC_FCR /;"	d
MC_FCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 MC_FCR; 	\/\/ MC Flash Command Register$/;"	m	struct:_AT91S_MC	typeref:typename:AT91_REG
MC_FCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define MC_FCR /;"	d
MC_FCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 MC_FCR; 	\/\/ MC Flash Command Register$/;"	m	struct:_AT91S_MC	typeref:typename:AT91_REG
MC_FCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define MC_FCR /;"	d
MC_FMR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 MC_FMR; 	\/\/ MC Flash Mode Register$/;"	m	struct:_AT91S_MC	typeref:typename:AT91_REG
MC_FMR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 MC_FMR; 	\/\/ MC Flash Mode Register$/;"	m	struct:_AT91S_MC	typeref:typename:AT91_REG
MC_FMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 MC_FMR; 	\/\/ MC Flash Mode Register$/;"	m	struct:_AT91S_MC	typeref:typename:AT91_REG
MC_FMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define MC_FMR /;"	d
MC_FMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 MC_FMR; 	\/\/ MC Flash Mode Register$/;"	m	struct:_AT91S_MC	typeref:typename:AT91_REG
MC_FMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define MC_FMR /;"	d
MC_FMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 MC_FMR; 	\/\/ MC Flash Mode Register$/;"	m	struct:_AT91S_MC	typeref:typename:AT91_REG
MC_FMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define MC_FMR /;"	d
MC_FSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 MC_FSR; 	\/\/ MC Flash Status Register$/;"	m	struct:_AT91S_MC	typeref:typename:AT91_REG
MC_FSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 MC_FSR; 	\/\/ MC Flash Status Register$/;"	m	struct:_AT91S_MC	typeref:typename:AT91_REG
MC_FSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 MC_FSR; 	\/\/ MC Flash Status Register$/;"	m	struct:_AT91S_MC	typeref:typename:AT91_REG
MC_FSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define MC_FSR /;"	d
MC_FSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 MC_FSR; 	\/\/ MC Flash Status Register$/;"	m	struct:_AT91S_MC	typeref:typename:AT91_REG
MC_FSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define MC_FSR /;"	d
MC_FSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 MC_FSR; 	\/\/ MC Flash Status Register$/;"	m	struct:_AT91S_MC	typeref:typename:AT91_REG
MC_FSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define MC_FSR /;"	d
MC_RCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 MC_RCR; 	\/\/ MC Remap Control Register$/;"	m	struct:_AT91S_MC	typeref:typename:AT91_REG
MC_RCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 MC_RCR; 	\/\/ MC Remap Control Register$/;"	m	struct:_AT91S_MC	typeref:typename:AT91_REG
MC_RCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 MC_RCR; 	\/\/ MC Remap Control Register$/;"	m	struct:_AT91S_MC	typeref:typename:AT91_REG
MC_RCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define MC_RCR /;"	d
MC_RCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 MC_RCR; 	\/\/ MC Remap Control Register$/;"	m	struct:_AT91S_MC	typeref:typename:AT91_REG
MC_RCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define MC_RCR /;"	d
MC_RCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 MC_RCR; 	\/\/ MC Remap Control Register$/;"	m	struct:_AT91S_MC	typeref:typename:AT91_REG
MC_RCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define MC_RCR /;"	d
MD5BUSY_TIMEOUT	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_hash_md5.c	/^#define MD5BUSY_TIMEOUT /;"	d	file:
MDL	FreeRTOS/portable/Softune/MB91460/port.c	/^	 ST MDL, @-R15								;Store MDL$/;"	v	typeref:typename:Store MDH ST
MEMRMP	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t MEMRMP;       \/*!< SYSCFG memory remap register,                      Address o/;"	m	struct:__anon3e8f98ce1908	typeref:typename:__IO uint32_t
MEMS_INT1_PIN	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.h	/^#define MEMS_INT1_PIN /;"	d
MEMS_INT2_PIN	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.h	/^#define MEMS_INT2_PIN /;"	d
MII_INT_PIN	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.h	/^#define MII_INT_PIN /;"	d
MII_RMII_SEL_BitNumber	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_syscfg.c	/^#define MII_RMII_SEL_BitNumber /;"	d	file:
MINIMALNUMBEROFSAMPLES	tasks/ecgAnalysisTask.cpp	/^#define MINIMALNUMBEROFSAMPLES /;"	d	file:
MIN_FAT16	Libraries/fatfs/src/ff.c	/^#define MIN_FAT16	/;"	d	file:
MIN_FAT32	Libraries/fatfs/src/ff.c	/^#define	MIN_FAT32	/;"	d	file:
MISR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t MISR;     \/*!< DCMI masked interrupt status register,         Address offset: 0/;"	m	struct:__anon3e8f98ce0d08	typeref:typename:__IO uint32_t
MISR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t MISR;   \/*!< CRYP masked interrupt status register,            Address offset: /;"	m	struct:__anon3e8f98ce2408	typeref:typename:__IO uint32_t
MMCCR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t MMCCR;                 \/*   65 *\/$/;"	m	struct:__anon3e8f98ce1008	typeref:typename:__IO uint32_t
MMCRFAECR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t MMCRFAECR;$/;"	m	struct:__anon3e8f98ce1008	typeref:typename:__IO uint32_t
MMCRFCECR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t MMCRFCECR;$/;"	m	struct:__anon3e8f98ce1008	typeref:typename:__IO uint32_t
MMCRGUFCR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t MMCRGUFCR;$/;"	m	struct:__anon3e8f98ce1008	typeref:typename:__IO uint32_t
MMCRIMR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t MMCRIMR;$/;"	m	struct:__anon3e8f98ce1008	typeref:typename:__IO uint32_t
MMCRIR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t MMCRIR;$/;"	m	struct:__anon3e8f98ce1008	typeref:typename:__IO uint32_t
MMCTGFCR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t MMCTGFCR;$/;"	m	struct:__anon3e8f98ce1008	typeref:typename:__IO uint32_t
MMCTGFMSCCR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t MMCTGFMSCCR;$/;"	m	struct:__anon3e8f98ce1008	typeref:typename:__IO uint32_t
MMCTGFSCCR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t MMCTGFSCCR;            \/*   84 *\/$/;"	m	struct:__anon3e8f98ce1008	typeref:typename:__IO uint32_t
MMCTIMR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t MMCTIMR;               \/*   69 *\/$/;"	m	struct:__anon3e8f98ce1008	typeref:typename:__IO uint32_t
MMCTIR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t MMCTIR;$/;"	m	struct:__anon3e8f98ce1008	typeref:typename:__IO uint32_t
MMC_GET_CID	Libraries/fatfs/src/diskio.h	/^#define MMC_GET_CID	/;"	d
MMC_GET_CSD	Libraries/fatfs/src/diskio.h	/^#define MMC_GET_CSD	/;"	d
MMC_GET_OCR	Libraries/fatfs/src/diskio.h	/^#define MMC_GET_OCR	/;"	d
MMC_GET_SDSTAT	Libraries/fatfs/src/diskio.h	/^#define MMC_GET_SDSTAT	/;"	d
MMC_GET_TYPE	Libraries/fatfs/src/diskio.h	/^#define MMC_GET_TYPE	/;"	d
MMFAR	Libraries/CMSIS/Include/core_cm3.h	/^  __IO uint32_t MMFAR;                   \/*!< Offset: 0x034 (R\/W)  MemManage Fault Address Reg/;"	m	struct:__anon84a975f30a08	typeref:typename:__IO uint32_t
MMFAR	Libraries/CMSIS/Include/core_cm4.h	/^  __IO uint32_t MMFAR;                   \/*!< Offset: 0x034 (R\/W)  MemManage Fault Address Reg/;"	m	struct:__anon84a97a340a08	typeref:typename:__IO uint32_t
MMFR	Libraries/CMSIS/Include/core_cm3.h	/^  __I  uint32_t MMFR[4];                 \/*!< Offset: 0x050 (R\/ )  Memory Model Feature Regist/;"	m	struct:__anon84a975f30a08	typeref:typename:__I uint32_t[4]
MMFR	Libraries/CMSIS/Include/core_cm4.h	/^  __I  uint32_t MMFR[4];                 \/*!< Offset: 0x050 (R\/ )  Memory Model Feature Regist/;"	m	struct:__anon84a97a340a08	typeref:typename:__I uint32_t[4]
MODER	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t MODER;    \/*!< GPIO port mode register,               Address offset: 0x00     /;"	m	struct:__anon3e8f98ce1808	typeref:typename:__IO uint32_t
MODE_DECRYPT	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_cryp.h	/^#define MODE_DECRYPT /;"	d
MODE_ENCRYPT	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_cryp.h	/^#define MODE_ENCRYPT /;"	d
MODIFY_REG	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define MODIFY_REG(/;"	d
MOVW	FreeRTOS/portable/IAR/78K0R/ISR_Support.h	/^	MOVW      AX, [HL]$/;"	v	typeref:typename:Restore the Stack pointer.MOVW AX[HL]MOVW SP
MOVW	FreeRTOS/portable/IAR/78K0R/ISR_Support.h	/^	MOVW      [HL], AX					$/;"	v	typeref:typename:Save the Stack pointer.MOVW AX MOVW SP[]
MOVW	FreeRTOS/portable/IAR/RL78/ISR_Support.h	/^	MOVW      AX, [HL]$/;"	v	typeref:typename:Restore the Stack pointer.MOVW AX[HL]MOVW SP
MOVW	FreeRTOS/portable/IAR/RL78/ISR_Support.h	/^	MOVW      [HL], AX					$/;"	v	typeref:typename:Save the Stack pointer.MOVW AX MOVW SP[]
MPU	Libraries/CMSIS/Include/core_cm3.h	/^  #define MPU /;"	d
MPU	Libraries/CMSIS/Include/core_cm4.h	/^  #define MPU /;"	d
MPU_BASE	Libraries/CMSIS/Include/core_cm3.h	/^  #define MPU_BASE /;"	d
MPU_BASE	Libraries/CMSIS/Include/core_cm4.h	/^  #define MPU_BASE /;"	d
MPU_CTRL_ENABLE_Msk	Libraries/CMSIS/Include/core_cm3.h	/^#define MPU_CTRL_ENABLE_Msk /;"	d
MPU_CTRL_ENABLE_Msk	Libraries/CMSIS/Include/core_cm4.h	/^#define MPU_CTRL_ENABLE_Msk /;"	d
MPU_CTRL_ENABLE_Pos	Libraries/CMSIS/Include/core_cm3.h	/^#define MPU_CTRL_ENABLE_Pos /;"	d
MPU_CTRL_ENABLE_Pos	Libraries/CMSIS/Include/core_cm4.h	/^#define MPU_CTRL_ENABLE_Pos /;"	d
MPU_CTRL_HFNMIENA_Msk	Libraries/CMSIS/Include/core_cm3.h	/^#define MPU_CTRL_HFNMIENA_Msk /;"	d
MPU_CTRL_HFNMIENA_Msk	Libraries/CMSIS/Include/core_cm4.h	/^#define MPU_CTRL_HFNMIENA_Msk /;"	d
MPU_CTRL_HFNMIENA_Pos	Libraries/CMSIS/Include/core_cm3.h	/^#define MPU_CTRL_HFNMIENA_Pos /;"	d
MPU_CTRL_HFNMIENA_Pos	Libraries/CMSIS/Include/core_cm4.h	/^#define MPU_CTRL_HFNMIENA_Pos /;"	d
MPU_CTRL_PRIVDEFENA_Msk	Libraries/CMSIS/Include/core_cm3.h	/^#define MPU_CTRL_PRIVDEFENA_Msk /;"	d
MPU_CTRL_PRIVDEFENA_Msk	Libraries/CMSIS/Include/core_cm4.h	/^#define MPU_CTRL_PRIVDEFENA_Msk /;"	d
MPU_CTRL_PRIVDEFENA_Pos	Libraries/CMSIS/Include/core_cm3.h	/^#define MPU_CTRL_PRIVDEFENA_Pos /;"	d
MPU_CTRL_PRIVDEFENA_Pos	Libraries/CMSIS/Include/core_cm4.h	/^#define MPU_CTRL_PRIVDEFENA_Pos /;"	d
MPU_RASR_ATTRS_Msk	Libraries/CMSIS/Include/core_cm3.h	/^#define MPU_RASR_ATTRS_Msk /;"	d
MPU_RASR_ATTRS_Msk	Libraries/CMSIS/Include/core_cm4.h	/^#define MPU_RASR_ATTRS_Msk /;"	d
MPU_RASR_ATTRS_Pos	Libraries/CMSIS/Include/core_cm3.h	/^#define MPU_RASR_ATTRS_Pos /;"	d
MPU_RASR_ATTRS_Pos	Libraries/CMSIS/Include/core_cm4.h	/^#define MPU_RASR_ATTRS_Pos /;"	d
MPU_RASR_ENABLE_Msk	Libraries/CMSIS/Include/core_cm3.h	/^#define MPU_RASR_ENABLE_Msk /;"	d
MPU_RASR_ENABLE_Msk	Libraries/CMSIS/Include/core_cm4.h	/^#define MPU_RASR_ENABLE_Msk /;"	d
MPU_RASR_ENABLE_Pos	Libraries/CMSIS/Include/core_cm3.h	/^#define MPU_RASR_ENABLE_Pos /;"	d
MPU_RASR_ENABLE_Pos	Libraries/CMSIS/Include/core_cm4.h	/^#define MPU_RASR_ENABLE_Pos /;"	d
MPU_RASR_SIZE_Msk	Libraries/CMSIS/Include/core_cm3.h	/^#define MPU_RASR_SIZE_Msk /;"	d
MPU_RASR_SIZE_Msk	Libraries/CMSIS/Include/core_cm4.h	/^#define MPU_RASR_SIZE_Msk /;"	d
MPU_RASR_SIZE_Pos	Libraries/CMSIS/Include/core_cm3.h	/^#define MPU_RASR_SIZE_Pos /;"	d
MPU_RASR_SIZE_Pos	Libraries/CMSIS/Include/core_cm4.h	/^#define MPU_RASR_SIZE_Pos /;"	d
MPU_RASR_SRD_Msk	Libraries/CMSIS/Include/core_cm3.h	/^#define MPU_RASR_SRD_Msk /;"	d
MPU_RASR_SRD_Msk	Libraries/CMSIS/Include/core_cm4.h	/^#define MPU_RASR_SRD_Msk /;"	d
MPU_RASR_SRD_Pos	Libraries/CMSIS/Include/core_cm3.h	/^#define MPU_RASR_SRD_Pos /;"	d
MPU_RASR_SRD_Pos	Libraries/CMSIS/Include/core_cm4.h	/^#define MPU_RASR_SRD_Pos /;"	d
MPU_RBAR_ADDR_Msk	Libraries/CMSIS/Include/core_cm3.h	/^#define MPU_RBAR_ADDR_Msk /;"	d
MPU_RBAR_ADDR_Msk	Libraries/CMSIS/Include/core_cm4.h	/^#define MPU_RBAR_ADDR_Msk /;"	d
MPU_RBAR_ADDR_Pos	Libraries/CMSIS/Include/core_cm3.h	/^#define MPU_RBAR_ADDR_Pos /;"	d
MPU_RBAR_ADDR_Pos	Libraries/CMSIS/Include/core_cm4.h	/^#define MPU_RBAR_ADDR_Pos /;"	d
MPU_RBAR_REGION_Msk	Libraries/CMSIS/Include/core_cm3.h	/^#define MPU_RBAR_REGION_Msk /;"	d
MPU_RBAR_REGION_Msk	Libraries/CMSIS/Include/core_cm4.h	/^#define MPU_RBAR_REGION_Msk /;"	d
MPU_RBAR_REGION_Pos	Libraries/CMSIS/Include/core_cm3.h	/^#define MPU_RBAR_REGION_Pos /;"	d
MPU_RBAR_REGION_Pos	Libraries/CMSIS/Include/core_cm4.h	/^#define MPU_RBAR_REGION_Pos /;"	d
MPU_RBAR_VALID_Msk	Libraries/CMSIS/Include/core_cm3.h	/^#define MPU_RBAR_VALID_Msk /;"	d
MPU_RBAR_VALID_Msk	Libraries/CMSIS/Include/core_cm4.h	/^#define MPU_RBAR_VALID_Msk /;"	d
MPU_RBAR_VALID_Pos	Libraries/CMSIS/Include/core_cm3.h	/^#define MPU_RBAR_VALID_Pos /;"	d
MPU_RBAR_VALID_Pos	Libraries/CMSIS/Include/core_cm4.h	/^#define MPU_RBAR_VALID_Pos /;"	d
MPU_REGION_REGISTERS	FreeRTOS/portable/GCC/ARM_CM3_MPU/portmacro.h	/^typedef struct MPU_REGION_REGISTERS$/;"	s
MPU_RNR_REGION_Msk	Libraries/CMSIS/Include/core_cm3.h	/^#define MPU_RNR_REGION_Msk /;"	d
MPU_RNR_REGION_Msk	Libraries/CMSIS/Include/core_cm4.h	/^#define MPU_RNR_REGION_Msk /;"	d
MPU_RNR_REGION_Pos	Libraries/CMSIS/Include/core_cm3.h	/^#define MPU_RNR_REGION_Pos /;"	d
MPU_RNR_REGION_Pos	Libraries/CMSIS/Include/core_cm4.h	/^#define MPU_RNR_REGION_Pos /;"	d
MPU_SETTINGS	FreeRTOS/portable/GCC/ARM_CM3_MPU/portmacro.h	/^typedef struct MPU_SETTINGS$/;"	s
MPU_SETTINGS	FreeRTOS/portable/GCC/TriCore_1782/portmacro.h	/^typedef struct MPU_SETTINGS { unsigned long ulNotUsed; } xMPU_SETTINGS;$/;"	s
MPU_TYPE_DREGION_Msk	Libraries/CMSIS/Include/core_cm3.h	/^#define MPU_TYPE_DREGION_Msk /;"	d
MPU_TYPE_DREGION_Msk	Libraries/CMSIS/Include/core_cm4.h	/^#define MPU_TYPE_DREGION_Msk /;"	d
MPU_TYPE_DREGION_Pos	Libraries/CMSIS/Include/core_cm3.h	/^#define MPU_TYPE_DREGION_Pos /;"	d
MPU_TYPE_DREGION_Pos	Libraries/CMSIS/Include/core_cm4.h	/^#define MPU_TYPE_DREGION_Pos /;"	d
MPU_TYPE_IREGION_Msk	Libraries/CMSIS/Include/core_cm3.h	/^#define MPU_TYPE_IREGION_Msk /;"	d
MPU_TYPE_IREGION_Msk	Libraries/CMSIS/Include/core_cm4.h	/^#define MPU_TYPE_IREGION_Msk /;"	d
MPU_TYPE_IREGION_Pos	Libraries/CMSIS/Include/core_cm3.h	/^#define MPU_TYPE_IREGION_Pos /;"	d
MPU_TYPE_IREGION_Pos	Libraries/CMSIS/Include/core_cm4.h	/^#define MPU_TYPE_IREGION_Pos /;"	d
MPU_TYPE_SEPARATE_Msk	Libraries/CMSIS/Include/core_cm3.h	/^#define MPU_TYPE_SEPARATE_Msk /;"	d
MPU_TYPE_SEPARATE_Msk	Libraries/CMSIS/Include/core_cm4.h	/^#define MPU_TYPE_SEPARATE_Msk /;"	d
MPU_TYPE_SEPARATE_Pos	Libraries/CMSIS/Include/core_cm3.h	/^#define MPU_TYPE_SEPARATE_Pos /;"	d
MPU_TYPE_SEPARATE_Pos	Libraries/CMSIS/Include/core_cm4.h	/^#define MPU_TYPE_SEPARATE_Pos /;"	d
MPU_Type	Libraries/CMSIS/Include/core_cm3.h	/^} MPU_Type;$/;"	t	typeref:struct:__anon84a975f30f08
MPU_Type	Libraries/CMSIS/Include/core_cm4.h	/^} MPU_Type;$/;"	t	typeref:struct:__anon84a97a340f08
MPU_WRAPPERS_H	FreeRTOS/include/mpu_wrappers.h	/^#define MPU_WRAPPERS_H$/;"	d
MPU_WRAPPERS_INCLUDED_FROM_API_FILE	FreeRTOS/portable/GCC/ARM_CM3_MPU/port.c	/^#define MPU_WRAPPERS_INCLUDED_FROM_API_FILE$/;"	d	file:
MPU_WRAPPERS_INCLUDED_FROM_API_FILE	FreeRTOS/portable/MemMang/heap_1.c	/^#define MPU_WRAPPERS_INCLUDED_FROM_API_FILE$/;"	d	file:
MPU_WRAPPERS_INCLUDED_FROM_API_FILE	FreeRTOS/portable/MemMang/heap_2.c	/^#define MPU_WRAPPERS_INCLUDED_FROM_API_FILE$/;"	d	file:
MPU_WRAPPERS_INCLUDED_FROM_API_FILE	FreeRTOS/portable/MemMang/heap_3.c	/^#define MPU_WRAPPERS_INCLUDED_FROM_API_FILE$/;"	d	file:
MPU_WRAPPERS_INCLUDED_FROM_API_FILE	FreeRTOS/portable/MemMang/heap_4.c	/^#define MPU_WRAPPERS_INCLUDED_FROM_API_FILE$/;"	d	file:
MPU_WRAPPERS_INCLUDED_FROM_API_FILE	FreeRTOS/queue.c	/^#define MPU_WRAPPERS_INCLUDED_FROM_API_FILE$/;"	d	file:
MPU_WRAPPERS_INCLUDED_FROM_API_FILE	FreeRTOS/tasks.c	/^#define MPU_WRAPPERS_INCLUDED_FROM_API_FILE$/;"	d	file:
MPU_WRAPPERS_INCLUDED_FROM_API_FILE	FreeRTOS/timers.c	/^#define MPU_WRAPPERS_INCLUDED_FROM_API_FILE$/;"	d	file:
MPU_pvPortMalloc	FreeRTOS/portable/GCC/ARM_CM3_MPU/port.c	/^void *MPU_pvPortMalloc( size_t xSize )$/;"	f	typeref:typename:void *
MPU_uxQueueMessagesWaiting	FreeRTOS/portable/GCC/ARM_CM3_MPU/port.c	/^unsigned portBASE_TYPE MPU_uxQueueMessagesWaiting( const xQueueHandle pxQueue )$/;"	f	typeref:typename:unsigned portBASE_TYPE
MPU_uxTaskGetNumberOfTasks	FreeRTOS/portable/GCC/ARM_CM3_MPU/port.c	/^unsigned portBASE_TYPE MPU_uxTaskGetNumberOfTasks( void )$/;"	f	typeref:typename:unsigned portBASE_TYPE
MPU_uxTaskGetStackHighWaterMark	FreeRTOS/portable/GCC/ARM_CM3_MPU/port.c	/^	unsigned portBASE_TYPE MPU_uxTaskGetStackHighWaterMark( xTaskHandle xTask )$/;"	f	typeref:typename:unsigned portBASE_TYPE
MPU_uxTaskPriorityGet	FreeRTOS/portable/GCC/ARM_CM3_MPU/port.c	/^	unsigned portBASE_TYPE MPU_uxTaskPriorityGet( xTaskHandle pxTask )$/;"	f	typeref:typename:unsigned portBASE_TYPE
MPU_vPortFree	FreeRTOS/portable/GCC/ARM_CM3_MPU/port.c	/^void MPU_vPortFree( void *pv )$/;"	f	typeref:typename:void
MPU_vPortInitialiseBlocks	FreeRTOS/portable/GCC/ARM_CM3_MPU/port.c	/^void MPU_vPortInitialiseBlocks( void )$/;"	f	typeref:typename:void
MPU_vQueueAddToRegistry	FreeRTOS/portable/GCC/ARM_CM3_MPU/port.c	/^	void MPU_vQueueAddToRegistry( xQueueHandle xQueue, signed char *pcName )$/;"	f	typeref:typename:void
MPU_vQueueDelete	FreeRTOS/portable/GCC/ARM_CM3_MPU/port.c	/^void MPU_vQueueDelete( xQueueHandle xQueue )$/;"	f	typeref:typename:void
MPU_vTaskAllocateMPURegions	FreeRTOS/portable/GCC/ARM_CM3_MPU/port.c	/^void MPU_vTaskAllocateMPURegions( xTaskHandle xTask, const xMemoryRegion * const xRegions )$/;"	f	typeref:typename:void
MPU_vTaskDelay	FreeRTOS/portable/GCC/ARM_CM3_MPU/port.c	/^	void MPU_vTaskDelay( portTickType xTicksToDelay )$/;"	f	typeref:typename:void
MPU_vTaskDelayUntil	FreeRTOS/portable/GCC/ARM_CM3_MPU/port.c	/^	void MPU_vTaskDelayUntil( portTickType * const pxPreviousWakeTime, portTickType xTimeIncrement /;"	f	typeref:typename:void
MPU_vTaskDelete	FreeRTOS/portable/GCC/ARM_CM3_MPU/port.c	/^	void MPU_vTaskDelete( xTaskHandle pxTaskToDelete )$/;"	f	typeref:typename:void
MPU_vTaskGetRunTimeStats	FreeRTOS/portable/GCC/ARM_CM3_MPU/port.c	/^	void MPU_vTaskGetRunTimeStats( signed char *pcWriteBuffer )$/;"	f	typeref:typename:void
MPU_vTaskList	FreeRTOS/portable/GCC/ARM_CM3_MPU/port.c	/^	void MPU_vTaskList( signed char *pcWriteBuffer )$/;"	f	typeref:typename:void
MPU_vTaskPrioritySet	FreeRTOS/portable/GCC/ARM_CM3_MPU/port.c	/^	void MPU_vTaskPrioritySet( xTaskHandle pxTask, unsigned portBASE_TYPE uxNewPriority )$/;"	f	typeref:typename:void
MPU_vTaskResume	FreeRTOS/portable/GCC/ARM_CM3_MPU/port.c	/^	void MPU_vTaskResume( xTaskHandle pxTaskToResume )$/;"	f	typeref:typename:void
MPU_vTaskSetApplicationTaskTag	FreeRTOS/portable/GCC/ARM_CM3_MPU/port.c	/^	void MPU_vTaskSetApplicationTaskTag( xTaskHandle xTask, pdTASK_HOOK_CODE pxTagValue )$/;"	f	typeref:typename:void
MPU_vTaskSuspend	FreeRTOS/portable/GCC/ARM_CM3_MPU/port.c	/^	void MPU_vTaskSuspend( xTaskHandle pxTaskToSuspend )$/;"	f	typeref:typename:void
MPU_vTaskSuspendAll	FreeRTOS/portable/GCC/ARM_CM3_MPU/port.c	/^void MPU_vTaskSuspendAll( void )$/;"	f	typeref:typename:void
MPU_xPortGetFreeHeapSize	FreeRTOS/portable/GCC/ARM_CM3_MPU/port.c	/^size_t MPU_xPortGetFreeHeapSize( void )$/;"	f	typeref:typename:size_t
MPU_xQueueAltGenericReceive	FreeRTOS/portable/GCC/ARM_CM3_MPU/port.c	/^	signed portBASE_TYPE MPU_xQueueAltGenericReceive( xQueueHandle pxQueue, void * const pvBuffer, /;"	f	typeref:typename:signed portBASE_TYPE
MPU_xQueueAltGenericSend	FreeRTOS/portable/GCC/ARM_CM3_MPU/port.c	/^	signed portBASE_TYPE MPU_xQueueAltGenericSend( xQueueHandle pxQueue, const void * const pvItemT/;"	f	typeref:typename:signed portBASE_TYPE
MPU_xQueueCreateCountingSemaphore	FreeRTOS/portable/GCC/ARM_CM3_MPU/port.c	/^	xQueueHandle MPU_xQueueCreateCountingSemaphore( unsigned portBASE_TYPE uxCountValue, unsigned p/;"	f	typeref:typename:xQueueHandle
MPU_xQueueCreateMutex	FreeRTOS/portable/GCC/ARM_CM3_MPU/port.c	/^	xQueueHandle MPU_xQueueCreateMutex( void )$/;"	f	typeref:typename:xQueueHandle
MPU_xQueueGenericCreate	FreeRTOS/portable/GCC/ARM_CM3_MPU/port.c	/^xQueueHandle MPU_xQueueGenericCreate( unsigned portBASE_TYPE uxQueueLength, unsigned portBASE_TY/;"	f	typeref:typename:xQueueHandle
MPU_xQueueGenericReceive	FreeRTOS/portable/GCC/ARM_CM3_MPU/port.c	/^signed portBASE_TYPE MPU_xQueueGenericReceive( xQueueHandle pxQueue, void * const pvBuffer, port/;"	f	typeref:typename:signed portBASE_TYPE
MPU_xQueueGenericSend	FreeRTOS/portable/GCC/ARM_CM3_MPU/port.c	/^signed portBASE_TYPE MPU_xQueueGenericSend( xQueueHandle xQueue, const void * const pvItemToQueu/;"	f	typeref:typename:signed portBASE_TYPE
MPU_xQueueGiveMutexRecursive	FreeRTOS/portable/GCC/ARM_CM3_MPU/port.c	/^	portBASE_TYPE MPU_xQueueGiveMutexRecursive( xQueueHandle xMutex )$/;"	f	typeref:typename:portBASE_TYPE
MPU_xQueueTakeMutexRecursive	FreeRTOS/portable/GCC/ARM_CM3_MPU/port.c	/^	portBASE_TYPE MPU_xQueueTakeMutexRecursive( xQueueHandle xMutex, portTickType xBlockTime )$/;"	f	typeref:typename:portBASE_TYPE
MPU_xTaskCallApplicationTaskHook	FreeRTOS/portable/GCC/ARM_CM3_MPU/port.c	/^	portBASE_TYPE MPU_xTaskCallApplicationTaskHook( xTaskHandle xTask, void *pvParameter )$/;"	f	typeref:typename:portBASE_TYPE
MPU_xTaskGenericCreate	FreeRTOS/portable/GCC/ARM_CM3_MPU/port.c	/^signed portBASE_TYPE MPU_xTaskGenericCreate( pdTASK_CODE pvTaskCode, const signed char * const p/;"	f	typeref:typename:signed portBASE_TYPE
MPU_xTaskGetApplicationTaskTag	FreeRTOS/portable/GCC/ARM_CM3_MPU/port.c	/^	pdTASK_HOOK_CODE MPU_xTaskGetApplicationTaskTag( xTaskHandle xTask )$/;"	f	typeref:typename:pdTASK_HOOK_CODE
MPU_xTaskGetCurrentTaskHandle	FreeRTOS/portable/GCC/ARM_CM3_MPU/port.c	/^	xTaskHandle MPU_xTaskGetCurrentTaskHandle( void )$/;"	f	typeref:typename:xTaskHandle
MPU_xTaskGetSchedulerState	FreeRTOS/portable/GCC/ARM_CM3_MPU/port.c	/^	portBASE_TYPE MPU_xTaskGetSchedulerState( void )$/;"	f	typeref:typename:portBASE_TYPE
MPU_xTaskGetTickCount	FreeRTOS/portable/GCC/ARM_CM3_MPU/port.c	/^portTickType MPU_xTaskGetTickCount( void )$/;"	f	typeref:typename:portTickType
MPU_xTaskIsTaskSuspended	FreeRTOS/portable/GCC/ARM_CM3_MPU/port.c	/^	signed portBASE_TYPE MPU_xTaskIsTaskSuspended( xTaskHandle xTask )$/;"	f	typeref:typename:signed portBASE_TYPE
MPU_xTaskResumeAll	FreeRTOS/portable/GCC/ARM_CM3_MPU/port.c	/^signed portBASE_TYPE MPU_xTaskResumeAll( void )$/;"	f	typeref:typename:signed portBASE_TYPE
MSR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t              MSR;                 \/*!< CAN master status register,          Add/;"	m	struct:__anon3e8f98ce0908	typeref:typename:__IO uint32_t
MSRField	FreeRTOS/portable/GCC/PPC405_Xilinx/portasm.S	/^.set	MSRField,    NextLRField + 4$/;"	d
MSRField	FreeRTOS/portable/GCC/PPC440_Xilinx/portasm.S	/^.set	MSRField,    NextLRField + 4$/;"	d
MULTI_BUFFER_SIZE	Libraries/SDIO_Driver/example/SDIO/uSDCard/main.c	/^#define MULTI_BUFFER_SIZE /;"	d	file:
MVFR0	Libraries/CMSIS/Include/core_cm4.h	/^  __I  uint32_t MVFR0;                   \/*!< Offset: 0x010 (R\/ )  Media and FP Feature Regist/;"	m	struct:__anon84a97a341008	typeref:typename:__I uint32_t
MVFR1	Libraries/CMSIS/Include/core_cm4.h	/^  __I  uint32_t MVFR1;                   \/*!< Offset: 0x014 (R\/ )  Media and FP Feature Regist/;"	m	struct:__anon84a97a341008	typeref:typename:__I uint32_t
Magenta	Libraries/SDIO_Driver/example/Common/stm32_eval_legacy.h	/^#define Magenta /;"	d
ManDeflECC	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^  __IO uint8_t  ManDeflECC;           \/*!< Manufacturer default ECC *\/$/;"	m	struct:__anon395a0ec00408	typeref:typename:__IO uint8_t
ManDeflECC	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^  __IO uint8_t  ManDeflECC;           \/*!< Manufacturer default ECC *\/$/;"	m	struct:__anon40942c0d0408	typeref:typename:__IO uint8_t
ManufactDate	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^  __IO uint16_t ManufactDate;         \/*!< Manufacturing Date *\/$/;"	m	struct:__anon395a0ec00508	typeref:typename:__IO uint16_t
ManufactDate	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^  __IO uint16_t ManufactDate;         \/*!< Manufacturing Date *\/$/;"	m	struct:__anon40942c0d0508	typeref:typename:__IO uint16_t
ManufacturerID	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^  __IO uint8_t  ManufacturerID;       \/*!< ManufacturerID *\/$/;"	m	struct:__anon395a0ec00508	typeref:typename:__IO uint8_t
ManufacturerID	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^  __IO uint8_t  ManufacturerID;       \/*!< ManufacturerID *\/$/;"	m	struct:__anon40942c0d0508	typeref:typename:__IO uint8_t
Manufacturer_ID	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_fsmc_onenand.h	/^  uint16_t Manufacturer_ID;$/;"	m	struct:__anonb8f0b6e60108	typeref:typename:uint16_t
MaxBusClkFrec	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^  __IO uint8_t  MaxBusClkFrec;        \/*!< Max. bus clock frequency *\/$/;"	m	struct:__anon395a0ec00408	typeref:typename:__IO uint8_t
MaxBusClkFrec	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^  __IO uint8_t  MaxBusClkFrec;        \/*!< Max. bus clock frequency *\/$/;"	m	struct:__anon40942c0d0408	typeref:typename:__IO uint8_t
MaxRdCurrentVDDMax	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^  __IO uint8_t  MaxRdCurrentVDDMax;   \/*!< Max. read current @ VDD max *\/$/;"	m	struct:__anon395a0ec00408	typeref:typename:__IO uint8_t
MaxRdCurrentVDDMax	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^  __IO uint8_t  MaxRdCurrentVDDMax;   \/*!< Max. read current @ VDD max *\/$/;"	m	struct:__anon40942c0d0408	typeref:typename:__IO uint8_t
MaxRdCurrentVDDMin	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^  __IO uint8_t  MaxRdCurrentVDDMin;   \/*!< Max. read current @ VDD min *\/$/;"	m	struct:__anon395a0ec00408	typeref:typename:__IO uint8_t
MaxRdCurrentVDDMin	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^  __IO uint8_t  MaxRdCurrentVDDMin;   \/*!< Max. read current @ VDD min *\/$/;"	m	struct:__anon40942c0d0408	typeref:typename:__IO uint8_t
MaxWrBlockLen	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^  __IO uint8_t  MaxWrBlockLen;        \/*!< Max. write data block length *\/$/;"	m	struct:__anon395a0ec00408	typeref:typename:__IO uint8_t
MaxWrBlockLen	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^  __IO uint8_t  MaxWrBlockLen;        \/*!< Max. write data block length *\/$/;"	m	struct:__anon40942c0d0408	typeref:typename:__IO uint8_t
MaxWrCurrentVDDMax	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^  __IO uint8_t  MaxWrCurrentVDDMax;   \/*!< Max. write current @ VDD max *\/$/;"	m	struct:__anon395a0ec00408	typeref:typename:__IO uint8_t
MaxWrCurrentVDDMax	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^  __IO uint8_t  MaxWrCurrentVDDMax;   \/*!< Max. write current @ VDD max *\/$/;"	m	struct:__anon40942c0d0408	typeref:typename:__IO uint8_t
MaxWrCurrentVDDMin	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^  __IO uint8_t  MaxWrCurrentVDDMin;   \/*!< Max. write current @ VDD min *\/$/;"	m	struct:__anon395a0ec00408	typeref:typename:__IO uint8_t
MaxWrCurrentVDDMin	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^  __IO uint8_t  MaxWrCurrentVDDMin;   \/*!< Max. write current @ VDD min *\/$/;"	m	struct:__anon40942c0d0408	typeref:typename:__IO uint8_t
MemManage_Handler	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/arm/startup_stm32f2xx.s	/^                PROC$/;"	l
MemManage_Handler	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/iar/startup_stm32f2xx.s	/^MemManage_Handler$/;"	l
MemManage_Handler	Libraries/SDIO_Driver/example/SDIO/uSDCard/stm32f2xx_it.c	/^void MemManage_Handler(void)$/;"	f	typeref:typename:void
MemManage_Handler	stm32f2xx_it.c	/^void MemManage_Handler(void)$/;"	f	typeref:typename:void
Memory Usage (R0.09a)	Libraries/fatfs/doc/en/appnote.html	/^<h3>Memory Usage (R0.09a)<\/h3>$/;"	j
MemoryManagement_IRQn	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  MemoryManagement_IRQn       = -12,    \/*!< 4 Cortex-M3 Memory Management Interrupt           /;"	e	enum:IRQn
Mode_EXTI	Libraries/SDIO_Driver/example/Common/stm32_eval_legacy.h	/^#define Mode_EXTI /;"	d
Mode_GPIO	Libraries/SDIO_Driver/example/Common/stm32_eval_legacy.h	/^#define Mode_GPIO /;"	d
Module Size Reduction	Libraries/fatfs/doc/en/appnote.html	/^<h3>Module Size Reduction<\/h3>$/;"	j
Motivation	Libraries/CMSIS/Documentation/CMSIS_System_View_Description.htm	/^<h2><a name="2"><\/a>Motivation<\/h2>$/;"	i
Multiplication	Libraries/CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h3><a name="Multiplication"><\/a>Multiplication<\/h3>$/;"	a
Multiplication	Libraries/CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h3><a name="Multiplication"><\/a>Multiplication<\/h3>$/;"	j
N	Libraries/CMSIS/Include/arm_math.h	/^    uint16_t N;                         \/**< length of the DCT4. *\/$/;"	m	struct:__anon8f6bd1b11a08	typeref:typename:uint16_t
N	Libraries/CMSIS/Include/arm_math.h	/^    uint16_t N;                         \/**< length of the DCT4. *\/$/;"	m	struct:__anon8f6bd1b11b08	typeref:typename:uint16_t
N	Libraries/CMSIS/Include/arm_math.h	/^    uint16_t N;                         \/**< length of the DCT4. *\/$/;"	m	struct:__anon8f6bd1b11c08	typeref:typename:uint16_t
N	Libraries/CMSIS/Include/core_cm0.h	/^    uint32_t N:1;                        \/*!< bit:     31  Negative condition code flag       */;"	m	struct:__anon84a96930010a::__anon84a969300208	typeref:typename:uint32_t:1
N	Libraries/CMSIS/Include/core_cm0.h	/^    uint32_t N:1;                        \/*!< bit:     31  Negative condition code flag       */;"	m	struct:__anon84a96930050a::__anon84a969300608	typeref:typename:uint32_t:1
N	Libraries/CMSIS/Include/core_cm3.h	/^    uint32_t N:1;                        \/*!< bit:     31  Negative condition code flag       */;"	m	struct:__anon84a975f3010a::__anon84a975f30208	typeref:typename:uint32_t:1
N	Libraries/CMSIS/Include/core_cm3.h	/^    uint32_t N:1;                        \/*!< bit:     31  Negative condition code flag       */;"	m	struct:__anon84a975f3050a::__anon84a975f30608	typeref:typename:uint32_t:1
N	Libraries/CMSIS/Include/core_cm4.h	/^    uint32_t N:1;                        \/*!< bit:     31  Negative condition code flag       */;"	m	struct:__anon84a97a34010a::__anon84a97a340208	typeref:typename:uint32_t:1
N	Libraries/CMSIS/Include/core_cm4.h	/^    uint32_t N:1;                        \/*!< bit:     31  Negative condition code flag       */;"	m	struct:__anon84a97a34050a::__anon84a97a340608	typeref:typename:uint32_t:1
NAME	main.cpp	/^char NAME[] = "accu_tester047";$/;"	v	typeref:typename:char[]
NDDE	Libraries/fatfs/src/ff.c	/^#define	NDDE	/;"	d	file:
NDTR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t NDTR;   \/*!< DMA stream x number of data register     *\/$/;"	m	struct:__anon3e8f98ce0e08	typeref:typename:__IO uint32_t
NIEN_BitNumber	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_sdio.c	/^#define NIEN_BitNumber /;"	d	file:
NMI_Handler	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/arm/startup_stm32f2xx.s	/^NMI_Handler     PROC$/;"	l
NMI_Handler	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/iar/startup_stm32f2xx.s	/^NMI_Handler$/;"	l
NMI_Handler	Libraries/SDIO_Driver/example/SDIO/uSDCard/stm32f2xx_it.c	/^void NMI_Handler(void)$/;"	f	typeref:typename:void
NMI_Handler	stm32f2xx_it.c	/^void NMI_Handler(void)$/;"	f	typeref:typename:void
NOFEDC	FreeRTOS/portable/WizC/PIC18/Install.bat	/^:NOFEDC$/;"	l
NS	Libraries/fatfs/src/ff.c	/^#define NS	/;"	d	file:
NSAC	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^  __IO uint8_t  NSAC;                 \/*!< Data read access-time 2 in CLK cycles *\/$/;"	m	struct:__anon395a0ec00408	typeref:typename:__IO uint8_t
NSAC	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^  __IO uint8_t  NSAC;                 \/*!< Data read access-time 2 in CLK cycles *\/$/;"	m	struct:__anon40942c0d0408	typeref:typename:__IO uint8_t
NS_BODY	Libraries/fatfs/src/ff.c	/^#define NS_BODY	/;"	d	file:
NS_DOT	Libraries/fatfs/src/ff.c	/^#define NS_DOT	/;"	d	file:
NS_EXT	Libraries/fatfs/src/ff.c	/^#define NS_EXT	/;"	d	file:
NS_LAST	Libraries/fatfs/src/ff.c	/^#define NS_LAST	/;"	d	file:
NS_LFN	Libraries/fatfs/src/ff.c	/^#define NS_LFN	/;"	d	file:
NS_LOSS	Libraries/fatfs/src/ff.c	/^#define NS_LOSS	/;"	d	file:
NULL	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.c	/^#define NULL /;"	d	file:
NULL	Libraries/SDIO_Driver/stm32_sdio_sd.c	/^#define NULL /;"	d	file:
NUMBER_OF_BLOCKS	Libraries/SDIO_Driver/example/SDIO/uSDCard/main.c	/^#define NUMBER_OF_BLOCKS /;"	d	file:
NVIC	Libraries/CMSIS/Include/core_cm0.h	/^#define NVIC /;"	d
NVIC	Libraries/CMSIS/Include/core_cm3.h	/^#define NVIC /;"	d
NVIC	Libraries/CMSIS/Include/core_cm4.h	/^#define NVIC /;"	d
NVIC Access Functions	Libraries/CMSIS/Documentation/CMSIS_Core.htm	/^<h3>NVIC Access Functions<\/h3>$/;"	j
NVIC_BASE	Libraries/CMSIS/Include/core_cm0.h	/^#define NVIC_BASE /;"	d
NVIC_BASE	Libraries/CMSIS/Include/core_cm3.h	/^#define NVIC_BASE /;"	d
NVIC_BASE	Libraries/CMSIS/Include/core_cm4.h	/^#define NVIC_BASE /;"	d
NVIC_ClearPendingIRQ	Libraries/CMSIS/Include/core_cm0.h	/^static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)$/;"	f	typeref:typename:__INLINE void
NVIC_ClearPendingIRQ	Libraries/CMSIS/Include/core_cm3.h	/^static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)$/;"	f	typeref:typename:__INLINE void
NVIC_ClearPendingIRQ	Libraries/CMSIS/Include/core_cm4.h	/^static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)$/;"	f	typeref:typename:__INLINE void
NVIC_Configuration	Classes/clsSdio.cpp	/^    void NVIC_Configuration(void) \/\/interrupts processing init$/;"	f	class:clsSdio	typeref:typename:void	file:
NVIC_Configuration	Libraries/SDIO_Driver/example/SDIO/uSDCard/main.c	/^void NVIC_Configuration(void)$/;"	f	typeref:typename:void
NVIC_DecodePriority	Libraries/CMSIS/Include/core_cm3.h	/^static __INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* p/;"	f	typeref:typename:__INLINE void
NVIC_DecodePriority	Libraries/CMSIS/Include/core_cm4.h	/^static __INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* p/;"	f	typeref:typename:__INLINE void
NVIC_DisableIRQ	Libraries/CMSIS/Include/core_cm0.h	/^static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)$/;"	f	typeref:typename:__INLINE void
NVIC_DisableIRQ	Libraries/CMSIS/Include/core_cm3.h	/^static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)$/;"	f	typeref:typename:__INLINE void
NVIC_DisableIRQ	Libraries/CMSIS/Include/core_cm4.h	/^static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)$/;"	f	typeref:typename:__INLINE void
NVIC_EnableIRQ	Libraries/CMSIS/Include/core_cm0.h	/^static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)$/;"	f	typeref:typename:__INLINE void
NVIC_EnableIRQ	Libraries/CMSIS/Include/core_cm3.h	/^static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)$/;"	f	typeref:typename:__INLINE void
NVIC_EnableIRQ	Libraries/CMSIS/Include/core_cm4.h	/^static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)$/;"	f	typeref:typename:__INLINE void
NVIC_EncodePriority	Libraries/CMSIS/Include/core_cm3.h	/^static __INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, /;"	f	typeref:typename:__INLINE uint32_t
NVIC_EncodePriority	Libraries/CMSIS/Include/core_cm4.h	/^static __INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, /;"	f	typeref:typename:__INLINE uint32_t
NVIC_GetActive	Libraries/CMSIS/Include/core_cm3.h	/^static __INLINE uint32_t NVIC_GetActive(IRQn_Type IRQn)$/;"	f	typeref:typename:__INLINE uint32_t
NVIC_GetActive	Libraries/CMSIS/Include/core_cm4.h	/^static __INLINE uint32_t NVIC_GetActive(IRQn_Type IRQn)$/;"	f	typeref:typename:__INLINE uint32_t
NVIC_GetPendingIRQ	Libraries/CMSIS/Include/core_cm0.h	/^static __INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)$/;"	f	typeref:typename:__INLINE uint32_t
NVIC_GetPendingIRQ	Libraries/CMSIS/Include/core_cm3.h	/^static __INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)$/;"	f	typeref:typename:__INLINE uint32_t
NVIC_GetPendingIRQ	Libraries/CMSIS/Include/core_cm4.h	/^static __INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)$/;"	f	typeref:typename:__INLINE uint32_t
NVIC_GetPriority	Libraries/CMSIS/Include/core_cm0.h	/^static __INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn)$/;"	f	typeref:typename:__INLINE uint32_t
NVIC_GetPriority	Libraries/CMSIS/Include/core_cm3.h	/^static __INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn)$/;"	f	typeref:typename:__INLINE uint32_t
NVIC_GetPriority	Libraries/CMSIS/Include/core_cm4.h	/^static __INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn)$/;"	f	typeref:typename:__INLINE uint32_t
NVIC_GetPriorityGrouping	Libraries/CMSIS/Include/core_cm3.h	/^static __INLINE uint32_t NVIC_GetPriorityGrouping(void)$/;"	f	typeref:typename:__INLINE uint32_t
NVIC_GetPriorityGrouping	Libraries/CMSIS/Include/core_cm4.h	/^static __INLINE uint32_t NVIC_GetPriorityGrouping(void)$/;"	f	typeref:typename:__INLINE uint32_t
NVIC_IRQChannel	Libraries/STM32F2xx_StdPeriph_Driver/inc/misc.h	/^  uint8_t NVIC_IRQChannel;                    \/*!< Specifies the IRQ channel to be enabled or d/;"	m	struct:__anonc75c76890108	typeref:typename:uint8_t
NVIC_IRQChannelCmd	Libraries/STM32F2xx_StdPeriph_Driver/inc/misc.h	/^  FunctionalState NVIC_IRQChannelCmd;         \/*!< Specifies whether the IRQ channel defined in/;"	m	struct:__anonc75c76890108	typeref:typename:FunctionalState
NVIC_IRQChannelPreemptionPriority	Libraries/STM32F2xx_StdPeriph_Driver/inc/misc.h	/^  uint8_t NVIC_IRQChannelPreemptionPriority;  \/*!< Specifies the pre-emption priority for the I/;"	m	struct:__anonc75c76890108	typeref:typename:uint8_t
NVIC_IRQChannelSubPriority	Libraries/STM32F2xx_StdPeriph_Driver/inc/misc.h	/^  uint8_t NVIC_IRQChannelSubPriority;         \/*!< Specifies the subpriority level for the IRQ /;"	m	struct:__anonc75c76890108	typeref:typename:uint8_t
NVIC_Init	Libraries/STM32F2xx_StdPeriph_Driver/src/misc.c	/^void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)$/;"	f	typeref:typename:void
NVIC_InitStructure	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval.c	/^NVIC_InitTypeDef   NVIC_InitStructure;$/;"	v	typeref:typename:NVIC_InitTypeDef
NVIC_InitTypeDef	Libraries/STM32F2xx_StdPeriph_Driver/inc/misc.h	/^} NVIC_InitTypeDef;$/;"	t	typeref:struct:__anonc75c76890108
NVIC_LP_SEVONPEND	Libraries/STM32F2xx_StdPeriph_Driver/inc/misc.h	/^#define NVIC_LP_SEVONPEND /;"	d
NVIC_LP_SLEEPDEEP	Libraries/STM32F2xx_StdPeriph_Driver/inc/misc.h	/^#define NVIC_LP_SLEEPDEEP /;"	d
NVIC_LP_SLEEPONEXIT	Libraries/STM32F2xx_StdPeriph_Driver/inc/misc.h	/^#define NVIC_LP_SLEEPONEXIT /;"	d
NVIC_PriorityGroupConfig	Libraries/STM32F2xx_StdPeriph_Driver/src/misc.c	/^void NVIC_PriorityGroupConfig(uint32_t NVIC_PriorityGroup)$/;"	f	typeref:typename:void
NVIC_PriorityGroup_0	Libraries/STM32F2xx_StdPeriph_Driver/inc/misc.h	/^#define NVIC_PriorityGroup_0 /;"	d
NVIC_PriorityGroup_1	Libraries/STM32F2xx_StdPeriph_Driver/inc/misc.h	/^#define NVIC_PriorityGroup_1 /;"	d
NVIC_PriorityGroup_2	Libraries/STM32F2xx_StdPeriph_Driver/inc/misc.h	/^#define NVIC_PriorityGroup_2 /;"	d
NVIC_PriorityGroup_3	Libraries/STM32F2xx_StdPeriph_Driver/inc/misc.h	/^#define NVIC_PriorityGroup_3 /;"	d
NVIC_PriorityGroup_4	Libraries/STM32F2xx_StdPeriph_Driver/inc/misc.h	/^#define NVIC_PriorityGroup_4 /;"	d
NVIC_STIR_INTID_Msk	Libraries/CMSIS/Include/core_cm3.h	/^#define NVIC_STIR_INTID_Msk /;"	d
NVIC_STIR_INTID_Msk	Libraries/CMSIS/Include/core_cm4.h	/^#define NVIC_STIR_INTID_Msk /;"	d
NVIC_STIR_INTID_Pos	Libraries/CMSIS/Include/core_cm3.h	/^#define NVIC_STIR_INTID_Pos /;"	d
NVIC_STIR_INTID_Pos	Libraries/CMSIS/Include/core_cm4.h	/^#define NVIC_STIR_INTID_Pos /;"	d
NVIC_SetPendingIRQ	Libraries/CMSIS/Include/core_cm0.h	/^static __INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)$/;"	f	typeref:typename:__INLINE void
NVIC_SetPendingIRQ	Libraries/CMSIS/Include/core_cm3.h	/^static __INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)$/;"	f	typeref:typename:__INLINE void
NVIC_SetPendingIRQ	Libraries/CMSIS/Include/core_cm4.h	/^static __INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)$/;"	f	typeref:typename:__INLINE void
NVIC_SetPriority	Libraries/CMSIS/Include/core_cm0.h	/^static __INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)$/;"	f	typeref:typename:__INLINE void
NVIC_SetPriority	Libraries/CMSIS/Include/core_cm3.h	/^static __INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)$/;"	f	typeref:typename:__INLINE void
NVIC_SetPriority	Libraries/CMSIS/Include/core_cm4.h	/^static __INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)$/;"	f	typeref:typename:__INLINE void
NVIC_SetPriorityGrouping	Libraries/CMSIS/Include/core_cm3.h	/^static __INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)$/;"	f	typeref:typename:__INLINE void
NVIC_SetPriorityGrouping	Libraries/CMSIS/Include/core_cm4.h	/^static __INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)$/;"	f	typeref:typename:__INLINE void
NVIC_SetVectorTable	Libraries/STM32F2xx_StdPeriph_Driver/src/misc.c	/^void NVIC_SetVectorTable(uint32_t NVIC_VectTab, uint32_t Offset)$/;"	f	typeref:typename:void
NVIC_SystemLPConfig	Libraries/STM32F2xx_StdPeriph_Driver/src/misc.c	/^void NVIC_SystemLPConfig(uint8_t LowPowerMode, FunctionalState NewState)$/;"	f	typeref:typename:void
NVIC_SystemReset	Libraries/CMSIS/Include/core_cm0.h	/^static __INLINE void NVIC_SystemReset(void)$/;"	f	typeref:typename:__INLINE void
NVIC_SystemReset	Libraries/CMSIS/Include/core_cm3.h	/^static __INLINE void NVIC_SystemReset(void)$/;"	f	typeref:typename:__INLINE void
NVIC_SystemReset	Libraries/CMSIS/Include/core_cm4.h	/^static __INLINE void NVIC_SystemReset(void)$/;"	f	typeref:typename:__INLINE void
NVIC_Type	Libraries/CMSIS/Include/core_cm0.h	/^}  NVIC_Type;$/;"	t	typeref:struct:__anon84a969300908
NVIC_Type	Libraries/CMSIS/Include/core_cm3.h	/^}  NVIC_Type;$/;"	t	typeref:struct:__anon84a975f30908
NVIC_Type	Libraries/CMSIS/Include/core_cm4.h	/^}  NVIC_Type;$/;"	t	typeref:struct:__anon84a97a340908
NVIC_VectTab_FLASH	Libraries/STM32F2xx_StdPeriph_Driver/inc/misc.h	/^#define NVIC_VectTab_FLASH /;"	d
NVIC_VectTab_RAM	Libraries/STM32F2xx_StdPeriph_Driver/inc/misc.h	/^#define NVIC_VectTab_RAM /;"	d
N_FATS	Libraries/fatfs/src/ff.c	/^#define N_FATS	/;"	d	file:
N_ROOTDIR	Libraries/fatfs/src/ff.c	/^#define N_ROOTDIR	/;"	d	file:
Nby2	Libraries/CMSIS/Include/arm_math.h	/^    uint16_t Nby2;                      \/**< half of the length of the DCT4. *\/$/;"	m	struct:__anon8f6bd1b11a08	typeref:typename:uint16_t
Nby2	Libraries/CMSIS/Include/arm_math.h	/^    uint16_t Nby2;                      \/**< half of the length of the DCT4. *\/$/;"	m	struct:__anon8f6bd1b11b08	typeref:typename:uint16_t
Nby2	Libraries/CMSIS/Include/arm_math.h	/^    uint16_t Nby2;                      \/**< half of the length of the DCT4. *\/$/;"	m	struct:__anon8f6bd1b11c08	typeref:typename:uint16_t
New naming for Core Support Files	Libraries/CMSIS/Documentation/CMSIS_History.htm	/^<h3>New naming for Core Support Files<\/h3>$/;"	j
NextLRField	FreeRTOS/portable/GCC/PPC405_Xilinx/portasm.S	/^.set	NextLRField, BChainField + 4$/;"	d
NextLRField	FreeRTOS/portable/GCC/PPC440_Xilinx/portasm.S	/^.set	NextLRField, BChainField + 4$/;"	d
NonMaskableInt_IRQn	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  NonMaskableInt_IRQn         = -14,    \/*!< 2 Non Maskable Interrupt                          /;"	e	enum:IRQn
OAR1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint16_t OAR1;       \/*!< I2C Own address register 1, Address offset: 0x08 *\/$/;"	m	struct:__anon3e8f98ce1a08	typeref:typename:__IO uint16_t
OAR2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint16_t OAR2;       \/*!< I2C Own address register 2, Address offset: 0x0C *\/$/;"	m	struct:__anon3e8f98ce1a08	typeref:typename:__IO uint16_t
OB_BOR_LEVEL1	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_flash.h	/^#define OB_BOR_LEVEL1 /;"	d
OB_BOR_LEVEL2	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_flash.h	/^#define OB_BOR_LEVEL2 /;"	d
OB_BOR_LEVEL3	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_flash.h	/^#define OB_BOR_LEVEL3 /;"	d
OB_BOR_OFF	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_flash.h	/^#define OB_BOR_OFF /;"	d
OB_IWDG_HW	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_flash.h	/^#define OB_IWDG_HW /;"	d
OB_IWDG_SW	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_flash.h	/^#define OB_IWDG_SW /;"	d
OB_RDP_Level_0	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_flash.h	/^#define OB_RDP_Level_0 /;"	d
OB_RDP_Level_1	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_flash.h	/^#define OB_RDP_Level_1 /;"	d
OB_STDBY_NoRST	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_flash.h	/^#define OB_STDBY_NoRST /;"	d
OB_STDBY_RST	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_flash.h	/^#define OB_STDBY_RST /;"	d
OB_STOP_NoRST	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_flash.h	/^#define OB_STOP_NoRST /;"	d
OB_STOP_RST	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_flash.h	/^#define OB_STOP_RST /;"	d
OB_WRP_Sector_0	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_flash.h	/^#define OB_WRP_Sector_0 /;"	d
OB_WRP_Sector_1	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_flash.h	/^#define OB_WRP_Sector_1 /;"	d
OB_WRP_Sector_10	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_flash.h	/^#define OB_WRP_Sector_10 /;"	d
OB_WRP_Sector_11	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_flash.h	/^#define OB_WRP_Sector_11 /;"	d
OB_WRP_Sector_2	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_flash.h	/^#define OB_WRP_Sector_2 /;"	d
OB_WRP_Sector_3	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_flash.h	/^#define OB_WRP_Sector_3 /;"	d
OB_WRP_Sector_4	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_flash.h	/^#define OB_WRP_Sector_4 /;"	d
OB_WRP_Sector_5	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_flash.h	/^#define OB_WRP_Sector_5 /;"	d
OB_WRP_Sector_6	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_flash.h	/^#define OB_WRP_Sector_6 /;"	d
OB_WRP_Sector_7	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_flash.h	/^#define OB_WRP_Sector_7 /;"	d
OB_WRP_Sector_8	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_flash.h	/^#define OB_WRP_Sector_8 /;"	d
OB_WRP_Sector_9	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_flash.h	/^#define OB_WRP_Sector_9 /;"	d
OB_WRP_Sector_All	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_flash.h	/^#define OB_WRP_Sector_All /;"	d
OCD_DISABLED	FreeRTOS/portable/IAR/78K0R/portmacro.h	/^#define OCD_DISABLED /;"	d
OCD_DISABLED	FreeRTOS/portable/IAR/RL78/portmacro.h	/^#define OCD_DISABLED /;"	d
OCD_ENABLED	FreeRTOS/portable/IAR/78K0R/portmacro.h	/^#define OCD_ENABLED /;"	d
OCD_ENABLED	FreeRTOS/portable/IAR/RL78/portmacro.h	/^#define OCD_ENABLED /;"	d
OCD_ENABLED_ERASE	FreeRTOS/portable/IAR/78K0R/portmacro.h	/^#define OCD_ENABLED_ERASE /;"	d
OCD_ENABLED_ERASE	FreeRTOS/portable/IAR/RL78/portmacro.h	/^#define OCD_ENABLED_ERASE /;"	d
ODR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t ODR;      \/*!< GPIO port output data register,        Address offset: 0x14     /;"	m	struct:__anon3e8f98ce1808	typeref:typename:__IO uint32_t
OEM_AppliID	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^  __IO uint16_t OEM_AppliID;          \/*!< OEM\/Application ID *\/$/;"	m	struct:__anon395a0ec00508	typeref:typename:__IO uint16_t
OEM_AppliID	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^  __IO uint16_t OEM_AppliID;          \/*!< OEM\/Application ID *\/$/;"	m	struct:__anon40942c0d0508	typeref:typename:__IO uint16_t
ONEMINUTE	Classes/clsEcgAnalizer.cpp	/^   static const uint16_t ONEMINUTE = 60000; \/\/(miliseconds)$/;"	m	class:clsEcgAnalizer	typeref:typename:const uint16_t	file:
ONENAND_BOOTPARTITION_ADDR	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_fsmc_onenand.c	/^#define ONENAND_BOOTPARTITION_ADDR /;"	d	file:
OPTCR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t OPTCR;    \/*!< FLASH option control register, Address offset: 0x14 *\/$/;"	m	struct:__anon3e8f98ce1208	typeref:typename:__IO uint32_t
OPTCR_BYTE0_ADDRESS	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_flash.h	/^#define OPTCR_BYTE0_ADDRESS /;"	d
OPTCR_BYTE1_ADDRESS	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_flash.h	/^#define OPTCR_BYTE1_ADDRESS /;"	d
OPTCR_BYTE2_ADDRESS	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_flash.h	/^#define OPTCR_BYTE2_ADDRESS /;"	d
OPTKEYR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t OPTKEYR;  \/*!< FLASH option key register,     Address offset: 0x08 *\/$/;"	m	struct:__anon3e8f98ce1208	typeref:typename:__IO uint32_t
OPT_BYTES_SIZE	FreeRTOS/portable/IAR/78K0R/portmacro.h	/^#define OPT_BYTES_SIZE /;"	d
OPT_BYTES_SIZE	FreeRTOS/portable/IAR/RL78/portmacro.h	/^#define OPT_BYTES_SIZE /;"	d
OR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint16_t OR;          \/*!< TIM option register,                 Address offset: 0x50 *\/$/;"	m	struct:__anon3e8f98ce2108	typeref:typename:__IO uint16_t
OSPEEDR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t OSPEEDR;  \/*!< GPIO port output speed register,       Address offset: 0x08     /;"	m	struct:__anon3e8f98ce1808	typeref:typename:__IO uint32_t
OTG_FS_IRQHandler	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/arm/startup_stm32f2xx.s	/^OTG_FS_IRQHandler                                                    $/;"	l
OTG_FS_IRQHandler	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/iar/startup_stm32f2xx.s	/^OTG_FS_IRQHandler  $/;"	l
OTG_FS_IRQn	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  OTG_FS_IRQn                 = 67,     \/*!< USB OTG FS global Interrupt                       /;"	e	enum:IRQn
OTG_FS_WKUP_IRQHandler	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/arm/startup_stm32f2xx.s	/^OTG_FS_WKUP_IRQHandler                                $/;"	l
OTG_FS_WKUP_IRQHandler	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/iar/startup_stm32f2xx.s	/^OTG_FS_WKUP_IRQHandler  $/;"	l
OTG_FS_WKUP_IRQn	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  OTG_FS_WKUP_IRQn            = 42,     \/*!< USB OTG FS Wakeup through EXTI line interrupt     /;"	e	enum:IRQn
OTG_HS_EP1_IN_IRQHandler	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/arm/startup_stm32f2xx.s	/^OTG_HS_EP1_IN_IRQHandler                            $/;"	l
OTG_HS_EP1_IN_IRQHandler	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/iar/startup_stm32f2xx.s	/^OTG_HS_EP1_IN_IRQHandler  $/;"	l
OTG_HS_EP1_IN_IRQn	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  OTG_HS_EP1_IN_IRQn          = 75,     \/*!< USB OTG HS End Point 1 In global interrupt        /;"	e	enum:IRQn
OTG_HS_EP1_OUT_IRQHandler	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/arm/startup_stm32f2xx.s	/^OTG_HS_EP1_OUT_IRQHandler                           $/;"	l
OTG_HS_EP1_OUT_IRQHandler	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/iar/startup_stm32f2xx.s	/^OTG_HS_EP1_OUT_IRQHandler  $/;"	l
OTG_HS_EP1_OUT_IRQn	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  OTG_HS_EP1_OUT_IRQn         = 74,     \/*!< USB OTG HS End Point 1 Out global interrupt       /;"	e	enum:IRQn
OTG_HS_IRQHandler	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/arm/startup_stm32f2xx.s	/^OTG_HS_IRQHandler                                                   $/;"	l
OTG_HS_IRQHandler	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/iar/startup_stm32f2xx.s	/^OTG_HS_IRQHandler  $/;"	l
OTG_HS_IRQn	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  OTG_HS_IRQn                 = 77,     \/*!< USB OTG HS global interrupt                       /;"	e	enum:IRQn
OTG_HS_WKUP_IRQHandler	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/arm/startup_stm32f2xx.s	/^OTG_HS_WKUP_IRQHandler                                $/;"	l
OTG_HS_WKUP_IRQHandler	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/iar/startup_stm32f2xx.s	/^OTG_HS_WKUP_IRQHandler  $/;"	l
OTG_HS_WKUP_IRQn	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  OTG_HS_WKUP_IRQn            = 76,     \/*!< USB OTG HS Wakeup through EXTI interrupt          /;"	e	enum:IRQn
OTYPER	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t OTYPER;   \/*!< GPIO port output type register,        Address offset: 0x04     /;"	m	struct:__anon3e8f98ce1808	typeref:typename:__IO uint32_t
OUTBUFFERLENGTH	Classes/UARTclass.cpp	/^   static const int OUTBUFFERLENGTH = 64;$/;"	m	class:clsUART	typeref:typename:const int	file:
OUTPUTBUFFERLENGTH	Classes/clsSdio.cpp	/^    static const int OUTPUTBUFFERLENGTH = 500;$/;"	m	class:clsSdio	typeref:typename:const int	file:
OUTPUT_DEVICE_AUTO	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_audio_codec.h	/^#define OUTPUT_DEVICE_AUTO /;"	d
OUTPUT_DEVICE_BOTH	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_audio_codec.h	/^#define OUTPUT_DEVICE_BOTH /;"	d
OUTPUT_DEVICE_HEADPHONE	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_audio_codec.h	/^#define OUTPUT_DEVICE_HEADPHONE /;"	d
OUTPUT_DEVICE_SPEAKER	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_audio_codec.h	/^#define OUTPUT_DEVICE_SPEAKER /;"	d
OneNAND_ADDRESS	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_fsmc_onenand.h	/^} OneNAND_ADDRESS; $/;"	t	typeref:struct:__anonb8f0b6e60308
OneNAND_AsynchronousRead	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_fsmc_onenand.c	/^void OneNAND_AsynchronousRead(uint16_t* pBuffer, OneNAND_ADDRESS Address, uint32_t NumHalfwordTo/;"	f	typeref:typename:void
OneNAND_CMD_ERASE	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_fsmc_onenand.h	/^#define OneNAND_CMD_ERASE /;"	d
OneNAND_CMD_LOAD	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_fsmc_onenand.h	/^#define OneNAND_CMD_LOAD /;"	d
OneNAND_CMD_PROGRAM	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_fsmc_onenand.h	/^#define OneNAND_CMD_PROGRAM /;"	d
OneNAND_CMD_READ_ID	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_fsmc_onenand.h	/^#define OneNAND_CMD_READ_ID /;"	d
OneNAND_CMD_RESET	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_fsmc_onenand.h	/^#define OneNAND_CMD_RESET /;"	d
OneNAND_CMD_UNLOCK	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_fsmc_onenand.h	/^#define OneNAND_CMD_UNLOCK /;"	d
OneNAND_DATA_RAM_0_0_ADD	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_fsmc_onenand.h	/^#define OneNAND_DATA_RAM_0_0_ADD /;"	d
OneNAND_DATA_RAM_0_0_REG	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_fsmc_onenand.h	/^#define OneNAND_DATA_RAM_0_0_REG /;"	d
OneNAND_DATA_RAM_0_1_ADD	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_fsmc_onenand.h	/^#define OneNAND_DATA_RAM_0_1_ADD /;"	d
OneNAND_DATA_RAM_0_1_REG	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_fsmc_onenand.h	/^#define OneNAND_DATA_RAM_0_1_REG /;"	d
OneNAND_DATA_RAM_0_2_ADD	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_fsmc_onenand.h	/^#define OneNAND_DATA_RAM_0_2_ADD /;"	d
OneNAND_DATA_RAM_0_2_REG	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_fsmc_onenand.h	/^#define OneNAND_DATA_RAM_0_2_REG /;"	d
OneNAND_DATA_RAM_0_3_ADD	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_fsmc_onenand.h	/^#define OneNAND_DATA_RAM_0_3_ADD /;"	d
OneNAND_DATA_RAM_0_3_REG	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_fsmc_onenand.h	/^#define OneNAND_DATA_RAM_0_3_REG /;"	d
OneNAND_DATA_RAM_1_0_ADD	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_fsmc_onenand.h	/^#define OneNAND_DATA_RAM_1_0_ADD /;"	d
OneNAND_DATA_RAM_1_0_REG	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_fsmc_onenand.h	/^#define OneNAND_DATA_RAM_1_0_REG /;"	d
OneNAND_DATA_RAM_1_1_ADD	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_fsmc_onenand.h	/^#define OneNAND_DATA_RAM_1_1_ADD /;"	d
OneNAND_DATA_RAM_1_1_REG	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_fsmc_onenand.h	/^#define OneNAND_DATA_RAM_1_1_REG /;"	d
OneNAND_DATA_RAM_1_2_ADD	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_fsmc_onenand.h	/^#define OneNAND_DATA_RAM_1_2_ADD /;"	d
OneNAND_DATA_RAM_1_2_REG	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_fsmc_onenand.h	/^#define OneNAND_DATA_RAM_1_2_REG /;"	d
OneNAND_DATA_RAM_1_3_ADD	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_fsmc_onenand.h	/^#define OneNAND_DATA_RAM_1_3_ADD /;"	d
OneNAND_DATA_RAM_1_3_REG	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_fsmc_onenand.h	/^#define OneNAND_DATA_RAM_1_3_REG /;"	d
OneNAND_ERROR	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_fsmc_onenand.h	/^  OneNAND_ERROR,$/;"	e	enum:__anonb8f0b6e60203
OneNAND_EraseBlock	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_fsmc_onenand.c	/^uint16_t OneNAND_EraseBlock(uint16_t BlockNumber)$/;"	f	typeref:typename:uint16_t
OneNAND_IDTypeDef	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_fsmc_onenand.h	/^}OneNAND_IDTypeDef;$/;"	t	typeref:struct:__anonb8f0b6e60108
OneNAND_Init	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_fsmc_onenand.c	/^void OneNAND_Init(void)$/;"	f	typeref:typename:void
OneNAND_ONGOING	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_fsmc_onenand.h	/^  OneNAND_ONGOING,$/;"	e	enum:__anonb8f0b6e60203
OneNAND_REG_AMOUNTOFBUFFERS	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_fsmc_onenand.h	/^#define OneNAND_REG_AMOUNTOFBUFFERS /;"	d
OneNAND_REG_BOOTBUFFERSIZE	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_fsmc_onenand.h	/^#define OneNAND_REG_BOOTBUFFERSIZE /;"	d
OneNAND_REG_COMMAND	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_fsmc_onenand.h	/^#define OneNAND_REG_COMMAND /;"	d
OneNAND_REG_CONTROLSTATUS	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_fsmc_onenand.h	/^#define OneNAND_REG_CONTROLSTATUS /;"	d
OneNAND_REG_DATABUFFERSIZE	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_fsmc_onenand.h	/^#define OneNAND_REG_DATABUFFERSIZE /;"	d
OneNAND_REG_DEVICEID	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_fsmc_onenand.h	/^#define OneNAND_REG_DEVICEID /;"	d
OneNAND_REG_INTERRUPT	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_fsmc_onenand.h	/^#define OneNAND_REG_INTERRUPT /;"	d
OneNAND_REG_MANUFACTERID	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_fsmc_onenand.h	/^#define OneNAND_REG_MANUFACTERID /;"	d
OneNAND_REG_STARTADDRESINT8_T	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_fsmc_onenand.h	/^#define OneNAND_REG_STARTADDRESINT8_T /;"	d
OneNAND_REG_STARTADDRESS1	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_fsmc_onenand.h	/^#define OneNAND_REG_STARTADDRESS1 /;"	d
OneNAND_REG_STARTADDRESS3	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_fsmc_onenand.h	/^#define OneNAND_REG_STARTADDRESS3 /;"	d
OneNAND_REG_STARTADDRESS4	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_fsmc_onenand.h	/^#define OneNAND_REG_STARTADDRESS4 /;"	d
OneNAND_REG_STARTBLOCKADDRESS	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_fsmc_onenand.h	/^#define OneNAND_REG_STARTBLOCKADDRESS /;"	d
OneNAND_REG_STARTBUFFER	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_fsmc_onenand.h	/^#define OneNAND_REG_STARTBUFFER /;"	d
OneNAND_REG_SYSTEMCONFIGURATION	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_fsmc_onenand.h	/^#define OneNAND_REG_SYSTEMCONFIGURATION /;"	d
OneNAND_REG_TECHNOLOGY	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_fsmc_onenand.h	/^#define OneNAND_REG_TECHNOLOGY /;"	d
OneNAND_REG_WRITEPROTECTIONSTATUS	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_fsmc_onenand.h	/^#define OneNAND_REG_WRITEPROTECTIONSTATUS /;"	d
OneNAND_ReadControllerStatus	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_fsmc_onenand.c	/^uint16_t OneNAND_ReadControllerStatus(void)$/;"	f	typeref:typename:uint16_t
OneNAND_ReadID	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_fsmc_onenand.c	/^void OneNAND_ReadID(OneNAND_IDTypeDef* OneNAND_ID)$/;"	f	typeref:typename:void
OneNAND_ReadStatus	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_fsmc_onenand.c	/^uint16_t OneNAND_ReadStatus(void)$/;"	f	typeref:typename:uint16_t
OneNAND_Reset	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_fsmc_onenand.c	/^void OneNAND_Reset(void)$/;"	f	typeref:typename:void
OneNAND_SUCCESS	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_fsmc_onenand.h	/^  OneNAND_SUCCESS = 0,$/;"	e	enum:__anonb8f0b6e60203
OneNAND_Status	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_fsmc_onenand.h	/^}OneNAND_Status;$/;"	t	typeref:enum:__anonb8f0b6e60203
OneNAND_SynchronousRead	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_fsmc_onenand.c	/^void OneNAND_SynchronousRead(uint16_t* pBuffer, OneNAND_ADDRESS Address, uint32_t NumHalfwordToR/;"	f	typeref:typename:void
OneNAND_TIMEOUT	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_fsmc_onenand.h	/^  OneNAND_TIMEOUT$/;"	e	enum:__anonb8f0b6e60203
OneNAND_UnlockBlock	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_fsmc_onenand.c	/^uint16_t OneNAND_UnlockBlock(uint16_t BlockNumber)$/;"	f	typeref:typename:uint16_t
OneNAND_WRITE	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_fsmc_onenand.c	/^#define OneNAND_WRITE(/;"	d	file:
OneNAND_WriteBuffer	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_fsmc_onenand.c	/^uint16_t OneNAND_WriteBuffer(uint16_t* pBuffer, OneNAND_ADDRESS Address, uint32_t NumHalfwordToW/;"	f	typeref:typename:uint16_t
Open Points	Libraries/CMSIS/Documentation/CMSIS_History.htm	/^<h2><a name="2"><\/a>Open Points<\/h2>$/;"	i
OutputDev	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_audio_codec.c	/^__IO uint8_t OutputDev = 0;$/;"	v	typeref:typename:__IO uint8_t
PAR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t PAR;    \/*!< DMA stream x peripheral address register *\/$/;"	m	struct:__anon3e8f98ce0e08	typeref:typename:__IO uint32_t
PARAM_ERROR	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.h	/^  PARAM_ERROR,$/;"	e	enum:__anon013e87b80303
PARTITION	Libraries/fatfs/src/ff.h	/^} PARTITION;$/;"	t	typeref:struct:__anon94583fed0108
PASSED	Libraries/SDIO_Driver/example/SDIO/uSDCard/main.c	/^typedef enum {FAILED = 0, PASSED = !FAILED} TestStatus;$/;"	e	enum:__anon8c803ffe0103	file:
PATT2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t PATT2;      \/*!< NAND Flash Attribute memory space timing register 2, Address o/;"	m	struct:__anon3e8f98ce1508	typeref:typename:__IO uint32_t
PATT3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t PATT3;      \/*!< NAND Flash Attribute memory space timing register 3, Address o/;"	m	struct:__anon3e8f98ce1608	typeref:typename:__IO uint32_t
PATT4	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t PATT4;      \/*!< PC Card  Attribute memory space timing register 4, Address off/;"	m	struct:__anon3e8f98ce1708	typeref:typename:__IO uint32_t
PCField	FreeRTOS/portable/GCC/PPC405_Xilinx/portasm.S	/^.set	PCField,     MSRField    + 4$/;"	d
PCField	FreeRTOS/portable/GCC/PPC440_Xilinx/portasm.S	/^.set	PCField,     MSRField    + 4$/;"	d
PCLK1_Frequency	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^  uint32_t PCLK1_Frequency;  \/*!<  PCLK1 clock frequency expressed in Hz *\/$/;"	m	struct:__anonb4b12cf50108	typeref:typename:uint32_t
PCLK2_Frequency	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^  uint32_t PCLK2_Frequency;  \/*!<  PCLK2 clock frequency expressed in Hz *\/$/;"	m	struct:__anonb4b12cf50108	typeref:typename:uint32_t
PCR2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t PCR2;       \/*!< NAND Flash control register 2,                       Address o/;"	m	struct:__anon3e8f98ce1508	typeref:typename:__IO uint32_t
PCR3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t PCR3;       \/*!< NAND Flash control register 3,                       Address o/;"	m	struct:__anon3e8f98ce1608	typeref:typename:__IO uint32_t
PCR4	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t PCR4;       \/*!< PC Card  control register 4,                       Address off/;"	m	struct:__anon3e8f98ce1708	typeref:typename:__IO uint32_t
PCR_ECCEN_RESET	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_fsmc.c	/^#define PCR_ECCEN_RESET /;"	d	file:
PCR_ECCEN_SET	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_fsmc.c	/^#define PCR_ECCEN_SET /;"	d	file:
PCR_MEMORYTYPE_NAND	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_fsmc.c	/^#define PCR_MEMORYTYPE_NAND /;"	d	file:
PCR_PBKEN_RESET	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_fsmc.c	/^#define PCR_PBKEN_RESET /;"	d	file:
PCR_PBKEN_SET	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_fsmc.c	/^#define PCR_PBKEN_SET /;"	d	file:
PDC_PTCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PDC_PTCR; 	\/\/ PDC Transfer Control Register$/;"	m	struct:_AT91S_PDC	typeref:typename:AT91_REG
PDC_PTCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PDC_PTCR; 	\/\/ PDC Transfer Control Register$/;"	m	struct:_AT91S_PDC	typeref:typename:AT91_REG
PDC_PTCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 PDC_PTCR; 	\/\/ PDC Transfer Control Register$/;"	m	struct:_AT91S_PDC	typeref:typename:AT91_REG
PDC_PTCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define PDC_PTCR /;"	d
PDC_PTCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PDC_PTCR; 	\/\/ PDC Transfer Control Register$/;"	m	struct:_AT91S_PDC	typeref:typename:AT91_REG
PDC_PTCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define PDC_PTCR /;"	d
PDC_PTCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PDC_PTCR; 	\/\/ PDC Transfer Control Register$/;"	m	struct:_AT91S_PDC	typeref:typename:AT91_REG
PDC_PTCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define PDC_PTCR /;"	d
PDC_PTSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PDC_PTSR; 	\/\/ PDC Transfer Status Register$/;"	m	struct:_AT91S_PDC	typeref:typename:AT91_REG
PDC_PTSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PDC_PTSR; 	\/\/ PDC Transfer Status Register$/;"	m	struct:_AT91S_PDC	typeref:typename:AT91_REG
PDC_PTSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 PDC_PTSR; 	\/\/ PDC Transfer Status Register$/;"	m	struct:_AT91S_PDC	typeref:typename:AT91_REG
PDC_PTSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define PDC_PTSR /;"	d
PDC_PTSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PDC_PTSR; 	\/\/ PDC Transfer Status Register$/;"	m	struct:_AT91S_PDC	typeref:typename:AT91_REG
PDC_PTSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define PDC_PTSR /;"	d
PDC_PTSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PDC_PTSR; 	\/\/ PDC Transfer Status Register$/;"	m	struct:_AT91S_PDC	typeref:typename:AT91_REG
PDC_PTSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define PDC_PTSR /;"	d
PDC_RCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PDC_RCR; 	\/\/ Receive Counter Register$/;"	m	struct:_AT91S_PDC	typeref:typename:AT91_REG
PDC_RCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PDC_RCR; 	\/\/ Receive Counter Register$/;"	m	struct:_AT91S_PDC	typeref:typename:AT91_REG
PDC_RCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 PDC_RCR; 	\/\/ Receive Counter Register$/;"	m	struct:_AT91S_PDC	typeref:typename:AT91_REG
PDC_RCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define PDC_RCR /;"	d
PDC_RCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PDC_RCR; 	\/\/ Receive Counter Register$/;"	m	struct:_AT91S_PDC	typeref:typename:AT91_REG
PDC_RCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define PDC_RCR /;"	d
PDC_RCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PDC_RCR; 	\/\/ Receive Counter Register$/;"	m	struct:_AT91S_PDC	typeref:typename:AT91_REG
PDC_RCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define PDC_RCR /;"	d
PDC_RNCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PDC_RNCR; 	\/\/ Receive Next Counter Register$/;"	m	struct:_AT91S_PDC	typeref:typename:AT91_REG
PDC_RNCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PDC_RNCR; 	\/\/ Receive Next Counter Register$/;"	m	struct:_AT91S_PDC	typeref:typename:AT91_REG
PDC_RNCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 PDC_RNCR; 	\/\/ Receive Next Counter Register$/;"	m	struct:_AT91S_PDC	typeref:typename:AT91_REG
PDC_RNCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define PDC_RNCR /;"	d
PDC_RNCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PDC_RNCR; 	\/\/ Receive Next Counter Register$/;"	m	struct:_AT91S_PDC	typeref:typename:AT91_REG
PDC_RNCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define PDC_RNCR /;"	d
PDC_RNCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PDC_RNCR; 	\/\/ Receive Next Counter Register$/;"	m	struct:_AT91S_PDC	typeref:typename:AT91_REG
PDC_RNCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define PDC_RNCR /;"	d
PDC_RNPR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PDC_RNPR; 	\/\/ Receive Next Pointer Register$/;"	m	struct:_AT91S_PDC	typeref:typename:AT91_REG
PDC_RNPR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PDC_RNPR; 	\/\/ Receive Next Pointer Register$/;"	m	struct:_AT91S_PDC	typeref:typename:AT91_REG
PDC_RNPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 PDC_RNPR; 	\/\/ Receive Next Pointer Register$/;"	m	struct:_AT91S_PDC	typeref:typename:AT91_REG
PDC_RNPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define PDC_RNPR /;"	d
PDC_RNPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PDC_RNPR; 	\/\/ Receive Next Pointer Register$/;"	m	struct:_AT91S_PDC	typeref:typename:AT91_REG
PDC_RNPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define PDC_RNPR /;"	d
PDC_RNPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PDC_RNPR; 	\/\/ Receive Next Pointer Register$/;"	m	struct:_AT91S_PDC	typeref:typename:AT91_REG
PDC_RNPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define PDC_RNPR /;"	d
PDC_RPR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PDC_RPR; 	\/\/ Receive Pointer Register$/;"	m	struct:_AT91S_PDC	typeref:typename:AT91_REG
PDC_RPR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PDC_RPR; 	\/\/ Receive Pointer Register$/;"	m	struct:_AT91S_PDC	typeref:typename:AT91_REG
PDC_RPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 PDC_RPR; 	\/\/ Receive Pointer Register$/;"	m	struct:_AT91S_PDC	typeref:typename:AT91_REG
PDC_RPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define PDC_RPR /;"	d
PDC_RPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PDC_RPR; 	\/\/ Receive Pointer Register$/;"	m	struct:_AT91S_PDC	typeref:typename:AT91_REG
PDC_RPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define PDC_RPR /;"	d
PDC_RPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PDC_RPR; 	\/\/ Receive Pointer Register$/;"	m	struct:_AT91S_PDC	typeref:typename:AT91_REG
PDC_RPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define PDC_RPR /;"	d
PDC_TCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PDC_TCR; 	\/\/ Transmit Counter Register$/;"	m	struct:_AT91S_PDC	typeref:typename:AT91_REG
PDC_TCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PDC_TCR; 	\/\/ Transmit Counter Register$/;"	m	struct:_AT91S_PDC	typeref:typename:AT91_REG
PDC_TCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 PDC_TCR; 	\/\/ Transmit Counter Register$/;"	m	struct:_AT91S_PDC	typeref:typename:AT91_REG
PDC_TCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define PDC_TCR /;"	d
PDC_TCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PDC_TCR; 	\/\/ Transmit Counter Register$/;"	m	struct:_AT91S_PDC	typeref:typename:AT91_REG
PDC_TCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define PDC_TCR /;"	d
PDC_TCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PDC_TCR; 	\/\/ Transmit Counter Register$/;"	m	struct:_AT91S_PDC	typeref:typename:AT91_REG
PDC_TCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define PDC_TCR /;"	d
PDC_TNCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PDC_TNCR; 	\/\/ Transmit Next Counter Register$/;"	m	struct:_AT91S_PDC	typeref:typename:AT91_REG
PDC_TNCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PDC_TNCR; 	\/\/ Transmit Next Counter Register$/;"	m	struct:_AT91S_PDC	typeref:typename:AT91_REG
PDC_TNCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 PDC_TNCR; 	\/\/ Transmit Next Counter Register$/;"	m	struct:_AT91S_PDC	typeref:typename:AT91_REG
PDC_TNCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define PDC_TNCR /;"	d
PDC_TNCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PDC_TNCR; 	\/\/ Transmit Next Counter Register$/;"	m	struct:_AT91S_PDC	typeref:typename:AT91_REG
PDC_TNCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define PDC_TNCR /;"	d
PDC_TNCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PDC_TNCR; 	\/\/ Transmit Next Counter Register$/;"	m	struct:_AT91S_PDC	typeref:typename:AT91_REG
PDC_TNCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define PDC_TNCR /;"	d
PDC_TNPR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PDC_TNPR; 	\/\/ Transmit Next Pointer Register$/;"	m	struct:_AT91S_PDC	typeref:typename:AT91_REG
PDC_TNPR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PDC_TNPR; 	\/\/ Transmit Next Pointer Register$/;"	m	struct:_AT91S_PDC	typeref:typename:AT91_REG
PDC_TNPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 PDC_TNPR; 	\/\/ Transmit Next Pointer Register$/;"	m	struct:_AT91S_PDC	typeref:typename:AT91_REG
PDC_TNPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define PDC_TNPR /;"	d
PDC_TNPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PDC_TNPR; 	\/\/ Transmit Next Pointer Register$/;"	m	struct:_AT91S_PDC	typeref:typename:AT91_REG
PDC_TNPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define PDC_TNPR /;"	d
PDC_TNPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PDC_TNPR; 	\/\/ Transmit Next Pointer Register$/;"	m	struct:_AT91S_PDC	typeref:typename:AT91_REG
PDC_TNPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define PDC_TNPR /;"	d
PDC_TPR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PDC_TPR; 	\/\/ Transmit Pointer Register$/;"	m	struct:_AT91S_PDC	typeref:typename:AT91_REG
PDC_TPR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PDC_TPR; 	\/\/ Transmit Pointer Register$/;"	m	struct:_AT91S_PDC	typeref:typename:AT91_REG
PDC_TPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 PDC_TPR; 	\/\/ Transmit Pointer Register$/;"	m	struct:_AT91S_PDC	typeref:typename:AT91_REG
PDC_TPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define PDC_TPR /;"	d
PDC_TPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PDC_TPR; 	\/\/ Transmit Pointer Register$/;"	m	struct:_AT91S_PDC	typeref:typename:AT91_REG
PDC_TPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define PDC_TPR /;"	d
PDC_TPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PDC_TPR; 	\/\/ Transmit Pointer Register$/;"	m	struct:_AT91S_PDC	typeref:typename:AT91_REG
PDC_TPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define PDC_TPR /;"	d
PERFORMANCE_MOVE	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^  __IO uint8_t PERFORMANCE_MOVE;$/;"	m	struct:__anon395a0ec00608	typeref:typename:__IO uint8_t
PERFORMANCE_MOVE	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^  __IO uint8_t PERFORMANCE_MOVE;$/;"	m	struct:__anon40942c0d0608	typeref:typename:__IO uint8_t
PERIPH_BASE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define PERIPH_BASE /;"	d
PERIPH_BB_BASE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define PERIPH_BB_BASE /;"	d
PFR	Libraries/CMSIS/Include/core_cm3.h	/^  __I  uint32_t PFR[2];                  \/*!< Offset: 0x040 (R\/ )  Processor Feature Register /;"	m	struct:__anon84a975f30a08	typeref:typename:__I uint32_t[2]
PFR	Libraries/CMSIS/Include/core_cm4.h	/^  __I  uint32_t PFR[2];                  \/*!< Offset: 0x040 (R\/ )  Processor Feature Register /;"	m	struct:__anon84a97a340a08	typeref:typename:__I uint32_t[2]
PI	Libraries/CMSIS/Include/arm_math.h	/^#define PI	/;"	d
PIO4	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t PIO4;       \/*!< PC Card  I\/O space timing register 4,              Address of/;"	m	struct:__anon3e8f98ce1708	typeref:typename:__IO uint32_t
PIOA_ABSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PIOA_ABSR; 	\/\/ AB Select Status Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOA_ABSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PIOA_ABSR; 	\/\/ AB Select Status Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOA_ABSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PIOA_ABSR; 	\/\/ AB Select Status Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOA_ABSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PIOA_ABSR; 	\/\/ AB Select Status Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOA_ASR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PIOA_ASR; 	\/\/ Select A Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOA_ASR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PIOA_ASR; 	\/\/ Select A Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOA_ASR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PIOA_ASR; 	\/\/ Select A Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOA_ASR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PIOA_ASR; 	\/\/ Select A Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOA_BSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PIOA_BSR; 	\/\/ Select B Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOA_BSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PIOA_BSR; 	\/\/ Select B Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOA_BSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PIOA_BSR; 	\/\/ Select B Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOA_BSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PIOA_BSR; 	\/\/ Select B Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOA_CODR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PIOA_CODR; 	\/\/ Clear Output Data Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOA_CODR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PIOA_CODR; 	\/\/ Clear Output Data Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOA_CODR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PIOA_CODR; 	\/\/ Clear Output Data Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOA_CODR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PIOA_CODR; 	\/\/ Clear Output Data Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOA_IDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PIOA_IDR; 	\/\/ Interrupt Disable Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOA_IDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PIOA_IDR; 	\/\/ Interrupt Disable Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOA_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PIOA_IDR; 	\/\/ Interrupt Disable Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOA_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PIOA_IDR; 	\/\/ Interrupt Disable Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOA_IER	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PIOA_IER; 	\/\/ Interrupt Enable Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOA_IER	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PIOA_IER; 	\/\/ Interrupt Enable Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOA_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PIOA_IER; 	\/\/ Interrupt Enable Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOA_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PIOA_IER; 	\/\/ Interrupt Enable Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOA_IFDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PIOA_IFDR; 	\/\/ Input Filter Disable Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOA_IFDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PIOA_IFDR; 	\/\/ Input Filter Disable Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOA_IFDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PIOA_IFDR; 	\/\/ Input Filter Disable Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOA_IFDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PIOA_IFDR; 	\/\/ Input Filter Disable Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOA_IFER	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PIOA_IFER; 	\/\/ Input Filter Enable Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOA_IFER	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PIOA_IFER; 	\/\/ Input Filter Enable Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOA_IFER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PIOA_IFER; 	\/\/ Input Filter Enable Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOA_IFER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PIOA_IFER; 	\/\/ Input Filter Enable Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOA_IFSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PIOA_IFSR; 	\/\/ Input Filter Status Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOA_IFSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PIOA_IFSR; 	\/\/ Input Filter Status Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOA_IFSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PIOA_IFSR; 	\/\/ Input Filter Status Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOA_IFSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PIOA_IFSR; 	\/\/ Input Filter Status Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOA_IMR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PIOA_IMR; 	\/\/ Interrupt Mask Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOA_IMR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PIOA_IMR; 	\/\/ Interrupt Mask Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOA_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PIOA_IMR; 	\/\/ Interrupt Mask Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOA_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PIOA_IMR; 	\/\/ Interrupt Mask Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOA_ISR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PIOA_ISR; 	\/\/ Interrupt Status Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOA_ISR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PIOA_ISR; 	\/\/ Interrupt Status Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOA_ISR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PIOA_ISR; 	\/\/ Interrupt Status Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOA_ISR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PIOA_ISR; 	\/\/ Interrupt Status Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOA_MDDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PIOA_MDDR; 	\/\/ Multi-driver Disable Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOA_MDDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PIOA_MDDR; 	\/\/ Multi-driver Disable Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOA_MDDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PIOA_MDDR; 	\/\/ Multi-driver Disable Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOA_MDDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PIOA_MDDR; 	\/\/ Multi-driver Disable Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOA_MDER	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PIOA_MDER; 	\/\/ Multi-driver Enable Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOA_MDER	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PIOA_MDER; 	\/\/ Multi-driver Enable Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOA_MDER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PIOA_MDER; 	\/\/ Multi-driver Enable Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOA_MDER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PIOA_MDER; 	\/\/ Multi-driver Enable Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOA_MDSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PIOA_MDSR; 	\/\/ Multi-driver Status Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOA_MDSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PIOA_MDSR; 	\/\/ Multi-driver Status Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOA_MDSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PIOA_MDSR; 	\/\/ Multi-driver Status Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOA_MDSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PIOA_MDSR; 	\/\/ Multi-driver Status Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOA_ODR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PIOA_ODR; 	\/\/ Output Disable Registerr$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOA_ODR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PIOA_ODR; 	\/\/ Output Disable Registerr$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOA_ODR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PIOA_ODR; 	\/\/ Output Disable Registerr$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOA_ODR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PIOA_ODR; 	\/\/ Output Disable Registerr$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOA_ODSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PIOA_ODSR; 	\/\/ Output Data Status Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOA_ODSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PIOA_ODSR; 	\/\/ Output Data Status Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOA_ODSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PIOA_ODSR; 	\/\/ Output Data Status Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOA_ODSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PIOA_ODSR; 	\/\/ Output Data Status Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOA_OER	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PIOA_OER; 	\/\/ Output Enable Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOA_OER	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PIOA_OER; 	\/\/ Output Enable Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOA_OER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PIOA_OER; 	\/\/ Output Enable Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOA_OER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PIOA_OER; 	\/\/ Output Enable Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOA_OSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PIOA_OSR; 	\/\/ Output Status Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOA_OSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PIOA_OSR; 	\/\/ Output Status Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOA_OSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PIOA_OSR; 	\/\/ Output Status Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOA_OSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PIOA_OSR; 	\/\/ Output Status Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOA_OWDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PIOA_OWDR; 	\/\/ Output Write Disable Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOA_OWDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PIOA_OWDR; 	\/\/ Output Write Disable Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOA_OWDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PIOA_OWDR; 	\/\/ Output Write Disable Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOA_OWDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PIOA_OWDR; 	\/\/ Output Write Disable Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOA_OWER	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PIOA_OWER; 	\/\/ Output Write Enable Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOA_OWER	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PIOA_OWER; 	\/\/ Output Write Enable Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOA_OWER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PIOA_OWER; 	\/\/ Output Write Enable Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOA_OWER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PIOA_OWER; 	\/\/ Output Write Enable Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOA_OWSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PIOA_OWSR; 	\/\/ Output Write Status Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOA_OWSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PIOA_OWSR; 	\/\/ Output Write Status Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOA_OWSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PIOA_OWSR; 	\/\/ Output Write Status Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOA_OWSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PIOA_OWSR; 	\/\/ Output Write Status Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOA_PDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PIOA_PDR; 	\/\/ PIO Disable Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOA_PDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PIOA_PDR; 	\/\/ PIO Disable Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOA_PDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PIOA_PDR; 	\/\/ PIO Disable Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOA_PDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PIOA_PDR; 	\/\/ PIO Disable Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOA_PDSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PIOA_PDSR; 	\/\/ Pin Data Status Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOA_PDSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PIOA_PDSR; 	\/\/ Pin Data Status Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOA_PDSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PIOA_PDSR; 	\/\/ Pin Data Status Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOA_PDSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PIOA_PDSR; 	\/\/ Pin Data Status Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOA_PER	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PIOA_PER; 	\/\/ PIO Enable Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOA_PER	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PIOA_PER; 	\/\/ PIO Enable Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOA_PER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PIOA_PER; 	\/\/ PIO Enable Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOA_PER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PIOA_PER; 	\/\/ PIO Enable Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOA_PPUDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PIOA_PPUDR; 	\/\/ Pull-up Disable Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOA_PPUDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PIOA_PPUDR; 	\/\/ Pull-up Disable Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOA_PPUDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PIOA_PPUDR; 	\/\/ Pull-up Disable Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOA_PPUDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PIOA_PPUDR; 	\/\/ Pull-up Disable Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOA_PPUER	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PIOA_PPUER; 	\/\/ Pull-up Enable Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOA_PPUER	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PIOA_PPUER; 	\/\/ Pull-up Enable Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOA_PPUER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PIOA_PPUER; 	\/\/ Pull-up Enable Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOA_PPUER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PIOA_PPUER; 	\/\/ Pull-up Enable Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOA_PPUSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PIOA_PPUSR; 	\/\/ Pull-up Status Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOA_PPUSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PIOA_PPUSR; 	\/\/ Pull-up Status Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOA_PPUSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PIOA_PPUSR; 	\/\/ Pull-up Status Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOA_PPUSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PIOA_PPUSR; 	\/\/ Pull-up Status Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOA_PSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PIOA_PSR; 	\/\/ PIO Status Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOA_PSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PIOA_PSR; 	\/\/ PIO Status Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOA_PSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PIOA_PSR; 	\/\/ PIO Status Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOA_PSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PIOA_PSR; 	\/\/ PIO Status Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOA_SODR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PIOA_SODR; 	\/\/ Set Output Data Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOA_SODR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PIOA_SODR; 	\/\/ Set Output Data Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOA_SODR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PIOA_SODR; 	\/\/ Set Output Data Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOA_SODR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PIOA_SODR; 	\/\/ Set Output Data Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOB_ABSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PIOB_ABSR; 	\/\/ AB Select Status Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOB_ABSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PIOB_ABSR; 	\/\/ AB Select Status Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOB_ABSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PIOB_ABSR; 	\/\/ AB Select Status Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOB_ABSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PIOB_ABSR; 	\/\/ AB Select Status Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOB_ASR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PIOB_ASR; 	\/\/ Select A Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOB_ASR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PIOB_ASR; 	\/\/ Select A Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOB_ASR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PIOB_ASR; 	\/\/ Select A Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOB_ASR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PIOB_ASR; 	\/\/ Select A Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOB_BSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PIOB_BSR; 	\/\/ Select B Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOB_BSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PIOB_BSR; 	\/\/ Select B Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOB_BSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PIOB_BSR; 	\/\/ Select B Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOB_BSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PIOB_BSR; 	\/\/ Select B Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOB_CODR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PIOB_CODR; 	\/\/ Clear Output Data Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOB_CODR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PIOB_CODR; 	\/\/ Clear Output Data Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOB_CODR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PIOB_CODR; 	\/\/ Clear Output Data Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOB_CODR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PIOB_CODR; 	\/\/ Clear Output Data Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOB_IDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PIOB_IDR; 	\/\/ Interrupt Disable Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOB_IDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PIOB_IDR; 	\/\/ Interrupt Disable Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOB_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PIOB_IDR; 	\/\/ Interrupt Disable Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOB_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PIOB_IDR; 	\/\/ Interrupt Disable Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOB_IER	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PIOB_IER; 	\/\/ Interrupt Enable Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOB_IER	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PIOB_IER; 	\/\/ Interrupt Enable Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOB_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PIOB_IER; 	\/\/ Interrupt Enable Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOB_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PIOB_IER; 	\/\/ Interrupt Enable Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOB_IFDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PIOB_IFDR; 	\/\/ Input Filter Disable Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOB_IFDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PIOB_IFDR; 	\/\/ Input Filter Disable Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOB_IFDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PIOB_IFDR; 	\/\/ Input Filter Disable Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOB_IFDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PIOB_IFDR; 	\/\/ Input Filter Disable Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOB_IFER	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PIOB_IFER; 	\/\/ Input Filter Enable Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOB_IFER	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PIOB_IFER; 	\/\/ Input Filter Enable Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOB_IFER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PIOB_IFER; 	\/\/ Input Filter Enable Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOB_IFER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PIOB_IFER; 	\/\/ Input Filter Enable Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOB_IFSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PIOB_IFSR; 	\/\/ Input Filter Status Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOB_IFSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PIOB_IFSR; 	\/\/ Input Filter Status Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOB_IFSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PIOB_IFSR; 	\/\/ Input Filter Status Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOB_IFSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PIOB_IFSR; 	\/\/ Input Filter Status Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOB_IMR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PIOB_IMR; 	\/\/ Interrupt Mask Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOB_IMR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PIOB_IMR; 	\/\/ Interrupt Mask Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOB_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PIOB_IMR; 	\/\/ Interrupt Mask Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOB_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PIOB_IMR; 	\/\/ Interrupt Mask Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOB_ISR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PIOB_ISR; 	\/\/ Interrupt Status Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOB_ISR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PIOB_ISR; 	\/\/ Interrupt Status Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOB_ISR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PIOB_ISR; 	\/\/ Interrupt Status Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOB_ISR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PIOB_ISR; 	\/\/ Interrupt Status Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOB_MDDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PIOB_MDDR; 	\/\/ Multi-driver Disable Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOB_MDDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PIOB_MDDR; 	\/\/ Multi-driver Disable Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOB_MDDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PIOB_MDDR; 	\/\/ Multi-driver Disable Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOB_MDDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PIOB_MDDR; 	\/\/ Multi-driver Disable Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOB_MDER	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PIOB_MDER; 	\/\/ Multi-driver Enable Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOB_MDER	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PIOB_MDER; 	\/\/ Multi-driver Enable Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOB_MDER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PIOB_MDER; 	\/\/ Multi-driver Enable Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOB_MDER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PIOB_MDER; 	\/\/ Multi-driver Enable Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOB_MDSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PIOB_MDSR; 	\/\/ Multi-driver Status Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOB_MDSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PIOB_MDSR; 	\/\/ Multi-driver Status Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOB_MDSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PIOB_MDSR; 	\/\/ Multi-driver Status Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOB_MDSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PIOB_MDSR; 	\/\/ Multi-driver Status Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOB_ODR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PIOB_ODR; 	\/\/ Output Disable Registerr$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOB_ODR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PIOB_ODR; 	\/\/ Output Disable Registerr$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOB_ODR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PIOB_ODR; 	\/\/ Output Disable Registerr$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOB_ODR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PIOB_ODR; 	\/\/ Output Disable Registerr$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOB_ODSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PIOB_ODSR; 	\/\/ Output Data Status Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOB_ODSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PIOB_ODSR; 	\/\/ Output Data Status Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOB_ODSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PIOB_ODSR; 	\/\/ Output Data Status Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOB_ODSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PIOB_ODSR; 	\/\/ Output Data Status Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOB_OER	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PIOB_OER; 	\/\/ Output Enable Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOB_OER	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PIOB_OER; 	\/\/ Output Enable Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOB_OER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PIOB_OER; 	\/\/ Output Enable Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOB_OER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PIOB_OER; 	\/\/ Output Enable Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOB_OSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PIOB_OSR; 	\/\/ Output Status Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOB_OSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PIOB_OSR; 	\/\/ Output Status Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOB_OSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PIOB_OSR; 	\/\/ Output Status Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOB_OSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PIOB_OSR; 	\/\/ Output Status Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOB_OWDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PIOB_OWDR; 	\/\/ Output Write Disable Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOB_OWDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PIOB_OWDR; 	\/\/ Output Write Disable Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOB_OWDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PIOB_OWDR; 	\/\/ Output Write Disable Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOB_OWDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PIOB_OWDR; 	\/\/ Output Write Disable Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOB_OWER	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PIOB_OWER; 	\/\/ Output Write Enable Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOB_OWER	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PIOB_OWER; 	\/\/ Output Write Enable Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOB_OWER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PIOB_OWER; 	\/\/ Output Write Enable Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOB_OWER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PIOB_OWER; 	\/\/ Output Write Enable Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOB_OWSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PIOB_OWSR; 	\/\/ Output Write Status Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOB_OWSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PIOB_OWSR; 	\/\/ Output Write Status Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOB_OWSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PIOB_OWSR; 	\/\/ Output Write Status Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOB_OWSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PIOB_OWSR; 	\/\/ Output Write Status Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOB_PDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PIOB_PDR; 	\/\/ PIO Disable Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOB_PDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PIOB_PDR; 	\/\/ PIO Disable Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOB_PDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PIOB_PDR; 	\/\/ PIO Disable Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOB_PDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PIOB_PDR; 	\/\/ PIO Disable Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOB_PDSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PIOB_PDSR; 	\/\/ Pin Data Status Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOB_PDSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PIOB_PDSR; 	\/\/ Pin Data Status Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOB_PDSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PIOB_PDSR; 	\/\/ Pin Data Status Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOB_PDSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PIOB_PDSR; 	\/\/ Pin Data Status Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOB_PER	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PIOB_PER; 	\/\/ PIO Enable Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOB_PER	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PIOB_PER; 	\/\/ PIO Enable Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOB_PER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PIOB_PER; 	\/\/ PIO Enable Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOB_PER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PIOB_PER; 	\/\/ PIO Enable Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOB_PPUDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PIOB_PPUDR; 	\/\/ Pull-up Disable Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOB_PPUDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PIOB_PPUDR; 	\/\/ Pull-up Disable Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOB_PPUDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PIOB_PPUDR; 	\/\/ Pull-up Disable Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOB_PPUDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PIOB_PPUDR; 	\/\/ Pull-up Disable Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOB_PPUER	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PIOB_PPUER; 	\/\/ Pull-up Enable Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOB_PPUER	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PIOB_PPUER; 	\/\/ Pull-up Enable Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOB_PPUER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PIOB_PPUER; 	\/\/ Pull-up Enable Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOB_PPUER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PIOB_PPUER; 	\/\/ Pull-up Enable Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOB_PPUSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PIOB_PPUSR; 	\/\/ Pull-up Status Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOB_PPUSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PIOB_PPUSR; 	\/\/ Pull-up Status Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOB_PPUSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PIOB_PPUSR; 	\/\/ Pull-up Status Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOB_PPUSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PIOB_PPUSR; 	\/\/ Pull-up Status Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOB_PSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PIOB_PSR; 	\/\/ PIO Status Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOB_PSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PIOB_PSR; 	\/\/ PIO Status Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOB_PSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PIOB_PSR; 	\/\/ PIO Status Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOB_PSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PIOB_PSR; 	\/\/ PIO Status Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOB_SODR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PIOB_SODR; 	\/\/ Set Output Data Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOB_SODR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PIOB_SODR; 	\/\/ Set Output Data Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOB_SODR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PIOB_SODR; 	\/\/ Set Output Data Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIOB_SODR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PIOB_SODR; 	\/\/ Set Output Data Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PIO_ABSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PIO_ABSR; 	\/\/ AB Select Status Register$/;"	m	struct:_AT91S_PIO	typeref:typename:AT91_REG
PIO_ABSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PIO_ABSR; 	\/\/ AB Select Status Register$/;"	m	struct:_AT91S_PIO	typeref:typename:AT91_REG
PIO_ABSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 PIO_ABSR; 	\/\/ AB Select Status Register$/;"	m	struct:_AT91S_PIO	typeref:typename:AT91_REG
PIO_ABSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define PIO_ABSR /;"	d
PIO_ABSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PIO_ABSR; 	\/\/ AB Select Status Register$/;"	m	struct:_AT91S_PIO	typeref:typename:AT91_REG
PIO_ABSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define PIO_ABSR /;"	d
PIO_ABSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PIO_ABSR; 	\/\/ AB Select Status Register$/;"	m	struct:_AT91S_PIO	typeref:typename:AT91_REG
PIO_ABSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define PIO_ABSR /;"	d
PIO_ASR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PIO_ASR; 	\/\/ Select A Register$/;"	m	struct:_AT91S_PIO	typeref:typename:AT91_REG
PIO_ASR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PIO_ASR; 	\/\/ Select A Register$/;"	m	struct:_AT91S_PIO	typeref:typename:AT91_REG
PIO_ASR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 PIO_ASR; 	\/\/ Select A Register$/;"	m	struct:_AT91S_PIO	typeref:typename:AT91_REG
PIO_ASR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define PIO_ASR /;"	d
PIO_ASR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PIO_ASR; 	\/\/ Select A Register$/;"	m	struct:_AT91S_PIO	typeref:typename:AT91_REG
PIO_ASR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define PIO_ASR /;"	d
PIO_ASR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PIO_ASR; 	\/\/ Select A Register$/;"	m	struct:_AT91S_PIO	typeref:typename:AT91_REG
PIO_ASR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define PIO_ASR /;"	d
PIO_BSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PIO_BSR; 	\/\/ Select B Register$/;"	m	struct:_AT91S_PIO	typeref:typename:AT91_REG
PIO_BSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PIO_BSR; 	\/\/ Select B Register$/;"	m	struct:_AT91S_PIO	typeref:typename:AT91_REG
PIO_BSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 PIO_BSR; 	\/\/ Select B Register$/;"	m	struct:_AT91S_PIO	typeref:typename:AT91_REG
PIO_BSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define PIO_BSR /;"	d
PIO_BSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PIO_BSR; 	\/\/ Select B Register$/;"	m	struct:_AT91S_PIO	typeref:typename:AT91_REG
PIO_BSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define PIO_BSR /;"	d
PIO_BSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PIO_BSR; 	\/\/ Select B Register$/;"	m	struct:_AT91S_PIO	typeref:typename:AT91_REG
PIO_BSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define PIO_BSR /;"	d
PIO_CODR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PIO_CODR; 	\/\/ Clear Output Data Register$/;"	m	struct:_AT91S_PIO	typeref:typename:AT91_REG
PIO_CODR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PIO_CODR; 	\/\/ Clear Output Data Register$/;"	m	struct:_AT91S_PIO	typeref:typename:AT91_REG
PIO_CODR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 PIO_CODR; 	\/\/ Clear Output Data Register$/;"	m	struct:_AT91S_PIO	typeref:typename:AT91_REG
PIO_CODR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define PIO_CODR /;"	d
PIO_CODR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PIO_CODR; 	\/\/ Clear Output Data Register$/;"	m	struct:_AT91S_PIO	typeref:typename:AT91_REG
PIO_CODR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define PIO_CODR /;"	d
PIO_CODR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PIO_CODR; 	\/\/ Clear Output Data Register$/;"	m	struct:_AT91S_PIO	typeref:typename:AT91_REG
PIO_CODR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define PIO_CODR /;"	d
PIO_IDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PIO_IDR; 	\/\/ Interrupt Disable Register$/;"	m	struct:_AT91S_PIO	typeref:typename:AT91_REG
PIO_IDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PIO_IDR; 	\/\/ Interrupt Disable Register$/;"	m	struct:_AT91S_PIO	typeref:typename:AT91_REG
PIO_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 PIO_IDR; 	\/\/ Interrupt Disable Register$/;"	m	struct:_AT91S_PIO	typeref:typename:AT91_REG
PIO_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define PIO_IDR /;"	d
PIO_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PIO_IDR; 	\/\/ Interrupt Disable Register$/;"	m	struct:_AT91S_PIO	typeref:typename:AT91_REG
PIO_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define PIO_IDR /;"	d
PIO_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PIO_IDR; 	\/\/ Interrupt Disable Register$/;"	m	struct:_AT91S_PIO	typeref:typename:AT91_REG
PIO_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define PIO_IDR /;"	d
PIO_IER	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PIO_IER; 	\/\/ Interrupt Enable Register$/;"	m	struct:_AT91S_PIO	typeref:typename:AT91_REG
PIO_IER	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PIO_IER; 	\/\/ Interrupt Enable Register$/;"	m	struct:_AT91S_PIO	typeref:typename:AT91_REG
PIO_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 PIO_IER; 	\/\/ Interrupt Enable Register$/;"	m	struct:_AT91S_PIO	typeref:typename:AT91_REG
PIO_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define PIO_IER /;"	d
PIO_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PIO_IER; 	\/\/ Interrupt Enable Register$/;"	m	struct:_AT91S_PIO	typeref:typename:AT91_REG
PIO_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define PIO_IER /;"	d
PIO_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PIO_IER; 	\/\/ Interrupt Enable Register$/;"	m	struct:_AT91S_PIO	typeref:typename:AT91_REG
PIO_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define PIO_IER /;"	d
PIO_IFDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PIO_IFDR; 	\/\/ Input Filter Disable Register$/;"	m	struct:_AT91S_PIO	typeref:typename:AT91_REG
PIO_IFDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PIO_IFDR; 	\/\/ Input Filter Disable Register$/;"	m	struct:_AT91S_PIO	typeref:typename:AT91_REG
PIO_IFDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 PIO_IFDR; 	\/\/ Input Filter Disable Register$/;"	m	struct:_AT91S_PIO	typeref:typename:AT91_REG
PIO_IFDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define PIO_IFDR /;"	d
PIO_IFDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PIO_IFDR; 	\/\/ Input Filter Disable Register$/;"	m	struct:_AT91S_PIO	typeref:typename:AT91_REG
PIO_IFDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define PIO_IFDR /;"	d
PIO_IFDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PIO_IFDR; 	\/\/ Input Filter Disable Register$/;"	m	struct:_AT91S_PIO	typeref:typename:AT91_REG
PIO_IFDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define PIO_IFDR /;"	d
PIO_IFER	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PIO_IFER; 	\/\/ Input Filter Enable Register$/;"	m	struct:_AT91S_PIO	typeref:typename:AT91_REG
PIO_IFER	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PIO_IFER; 	\/\/ Input Filter Enable Register$/;"	m	struct:_AT91S_PIO	typeref:typename:AT91_REG
PIO_IFER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 PIO_IFER; 	\/\/ Input Filter Enable Register$/;"	m	struct:_AT91S_PIO	typeref:typename:AT91_REG
PIO_IFER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define PIO_IFER /;"	d
PIO_IFER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PIO_IFER; 	\/\/ Input Filter Enable Register$/;"	m	struct:_AT91S_PIO	typeref:typename:AT91_REG
PIO_IFER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define PIO_IFER /;"	d
PIO_IFER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PIO_IFER; 	\/\/ Input Filter Enable Register$/;"	m	struct:_AT91S_PIO	typeref:typename:AT91_REG
PIO_IFER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define PIO_IFER /;"	d
PIO_IFSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PIO_IFSR; 	\/\/ Input Filter Status Register$/;"	m	struct:_AT91S_PIO	typeref:typename:AT91_REG
PIO_IFSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PIO_IFSR; 	\/\/ Input Filter Status Register$/;"	m	struct:_AT91S_PIO	typeref:typename:AT91_REG
PIO_IFSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 PIO_IFSR; 	\/\/ Input Filter Status Register$/;"	m	struct:_AT91S_PIO	typeref:typename:AT91_REG
PIO_IFSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define PIO_IFSR /;"	d
PIO_IFSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PIO_IFSR; 	\/\/ Input Filter Status Register$/;"	m	struct:_AT91S_PIO	typeref:typename:AT91_REG
PIO_IFSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define PIO_IFSR /;"	d
PIO_IFSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PIO_IFSR; 	\/\/ Input Filter Status Register$/;"	m	struct:_AT91S_PIO	typeref:typename:AT91_REG
PIO_IFSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define PIO_IFSR /;"	d
PIO_IMR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PIO_IMR; 	\/\/ Interrupt Mask Register$/;"	m	struct:_AT91S_PIO	typeref:typename:AT91_REG
PIO_IMR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PIO_IMR; 	\/\/ Interrupt Mask Register$/;"	m	struct:_AT91S_PIO	typeref:typename:AT91_REG
PIO_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 PIO_IMR; 	\/\/ Interrupt Mask Register$/;"	m	struct:_AT91S_PIO	typeref:typename:AT91_REG
PIO_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define PIO_IMR /;"	d
PIO_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PIO_IMR; 	\/\/ Interrupt Mask Register$/;"	m	struct:_AT91S_PIO	typeref:typename:AT91_REG
PIO_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define PIO_IMR /;"	d
PIO_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PIO_IMR; 	\/\/ Interrupt Mask Register$/;"	m	struct:_AT91S_PIO	typeref:typename:AT91_REG
PIO_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define PIO_IMR /;"	d
PIO_ISR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PIO_ISR; 	\/\/ Interrupt Status Register$/;"	m	struct:_AT91S_PIO	typeref:typename:AT91_REG
PIO_ISR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PIO_ISR; 	\/\/ Interrupt Status Register$/;"	m	struct:_AT91S_PIO	typeref:typename:AT91_REG
PIO_ISR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 PIO_ISR; 	\/\/ Interrupt Status Register$/;"	m	struct:_AT91S_PIO	typeref:typename:AT91_REG
PIO_ISR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define PIO_ISR /;"	d
PIO_ISR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PIO_ISR; 	\/\/ Interrupt Status Register$/;"	m	struct:_AT91S_PIO	typeref:typename:AT91_REG
PIO_ISR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define PIO_ISR /;"	d
PIO_ISR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PIO_ISR; 	\/\/ Interrupt Status Register$/;"	m	struct:_AT91S_PIO	typeref:typename:AT91_REG
PIO_ISR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define PIO_ISR /;"	d
PIO_MDDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PIO_MDDR; 	\/\/ Multi-driver Disable Register$/;"	m	struct:_AT91S_PIO	typeref:typename:AT91_REG
PIO_MDDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PIO_MDDR; 	\/\/ Multi-driver Disable Register$/;"	m	struct:_AT91S_PIO	typeref:typename:AT91_REG
PIO_MDDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 PIO_MDDR; 	\/\/ Multi-driver Disable Register$/;"	m	struct:_AT91S_PIO	typeref:typename:AT91_REG
PIO_MDDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define PIO_MDDR /;"	d
PIO_MDDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PIO_MDDR; 	\/\/ Multi-driver Disable Register$/;"	m	struct:_AT91S_PIO	typeref:typename:AT91_REG
PIO_MDDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define PIO_MDDR /;"	d
PIO_MDDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PIO_MDDR; 	\/\/ Multi-driver Disable Register$/;"	m	struct:_AT91S_PIO	typeref:typename:AT91_REG
PIO_MDDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define PIO_MDDR /;"	d
PIO_MDER	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PIO_MDER; 	\/\/ Multi-driver Enable Register$/;"	m	struct:_AT91S_PIO	typeref:typename:AT91_REG
PIO_MDER	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PIO_MDER; 	\/\/ Multi-driver Enable Register$/;"	m	struct:_AT91S_PIO	typeref:typename:AT91_REG
PIO_MDER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 PIO_MDER; 	\/\/ Multi-driver Enable Register$/;"	m	struct:_AT91S_PIO	typeref:typename:AT91_REG
PIO_MDER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define PIO_MDER /;"	d
PIO_MDER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PIO_MDER; 	\/\/ Multi-driver Enable Register$/;"	m	struct:_AT91S_PIO	typeref:typename:AT91_REG
PIO_MDER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define PIO_MDER /;"	d
PIO_MDER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PIO_MDER; 	\/\/ Multi-driver Enable Register$/;"	m	struct:_AT91S_PIO	typeref:typename:AT91_REG
PIO_MDER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define PIO_MDER /;"	d
PIO_MDSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PIO_MDSR; 	\/\/ Multi-driver Status Register$/;"	m	struct:_AT91S_PIO	typeref:typename:AT91_REG
PIO_MDSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PIO_MDSR; 	\/\/ Multi-driver Status Register$/;"	m	struct:_AT91S_PIO	typeref:typename:AT91_REG
PIO_MDSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 PIO_MDSR; 	\/\/ Multi-driver Status Register$/;"	m	struct:_AT91S_PIO	typeref:typename:AT91_REG
PIO_MDSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define PIO_MDSR /;"	d
PIO_MDSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PIO_MDSR; 	\/\/ Multi-driver Status Register$/;"	m	struct:_AT91S_PIO	typeref:typename:AT91_REG
PIO_MDSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define PIO_MDSR /;"	d
PIO_MDSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PIO_MDSR; 	\/\/ Multi-driver Status Register$/;"	m	struct:_AT91S_PIO	typeref:typename:AT91_REG
PIO_MDSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define PIO_MDSR /;"	d
PIO_ODR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PIO_ODR; 	\/\/ Output Disable Registerr$/;"	m	struct:_AT91S_PIO	typeref:typename:AT91_REG
PIO_ODR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PIO_ODR; 	\/\/ Output Disable Registerr$/;"	m	struct:_AT91S_PIO	typeref:typename:AT91_REG
PIO_ODR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 PIO_ODR; 	\/\/ Output Disable Registerr$/;"	m	struct:_AT91S_PIO	typeref:typename:AT91_REG
PIO_ODR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define PIO_ODR /;"	d
PIO_ODR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PIO_ODR; 	\/\/ Output Disable Registerr$/;"	m	struct:_AT91S_PIO	typeref:typename:AT91_REG
PIO_ODR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define PIO_ODR /;"	d
PIO_ODR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PIO_ODR; 	\/\/ Output Disable Registerr$/;"	m	struct:_AT91S_PIO	typeref:typename:AT91_REG
PIO_ODR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define PIO_ODR /;"	d
PIO_ODSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PIO_ODSR; 	\/\/ Output Data Status Register$/;"	m	struct:_AT91S_PIO	typeref:typename:AT91_REG
PIO_ODSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PIO_ODSR; 	\/\/ Output Data Status Register$/;"	m	struct:_AT91S_PIO	typeref:typename:AT91_REG
PIO_ODSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 PIO_ODSR; 	\/\/ Output Data Status Register$/;"	m	struct:_AT91S_PIO	typeref:typename:AT91_REG
PIO_ODSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define PIO_ODSR /;"	d
PIO_ODSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PIO_ODSR; 	\/\/ Output Data Status Register$/;"	m	struct:_AT91S_PIO	typeref:typename:AT91_REG
PIO_ODSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define PIO_ODSR /;"	d
PIO_ODSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PIO_ODSR; 	\/\/ Output Data Status Register$/;"	m	struct:_AT91S_PIO	typeref:typename:AT91_REG
PIO_ODSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define PIO_ODSR /;"	d
PIO_OER	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PIO_OER; 	\/\/ Output Enable Register$/;"	m	struct:_AT91S_PIO	typeref:typename:AT91_REG
PIO_OER	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PIO_OER; 	\/\/ Output Enable Register$/;"	m	struct:_AT91S_PIO	typeref:typename:AT91_REG
PIO_OER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 PIO_OER; 	\/\/ Output Enable Register$/;"	m	struct:_AT91S_PIO	typeref:typename:AT91_REG
PIO_OER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define PIO_OER /;"	d
PIO_OER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PIO_OER; 	\/\/ Output Enable Register$/;"	m	struct:_AT91S_PIO	typeref:typename:AT91_REG
PIO_OER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define PIO_OER /;"	d
PIO_OER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PIO_OER; 	\/\/ Output Enable Register$/;"	m	struct:_AT91S_PIO	typeref:typename:AT91_REG
PIO_OER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define PIO_OER /;"	d
PIO_OSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PIO_OSR; 	\/\/ Output Status Register$/;"	m	struct:_AT91S_PIO	typeref:typename:AT91_REG
PIO_OSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PIO_OSR; 	\/\/ Output Status Register$/;"	m	struct:_AT91S_PIO	typeref:typename:AT91_REG
PIO_OSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 PIO_OSR; 	\/\/ Output Status Register$/;"	m	struct:_AT91S_PIO	typeref:typename:AT91_REG
PIO_OSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define PIO_OSR /;"	d
PIO_OSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PIO_OSR; 	\/\/ Output Status Register$/;"	m	struct:_AT91S_PIO	typeref:typename:AT91_REG
PIO_OSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define PIO_OSR /;"	d
PIO_OSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PIO_OSR; 	\/\/ Output Status Register$/;"	m	struct:_AT91S_PIO	typeref:typename:AT91_REG
PIO_OSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define PIO_OSR /;"	d
PIO_OWDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PIO_OWDR; 	\/\/ Output Write Disable Register$/;"	m	struct:_AT91S_PIO	typeref:typename:AT91_REG
PIO_OWDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PIO_OWDR; 	\/\/ Output Write Disable Register$/;"	m	struct:_AT91S_PIO	typeref:typename:AT91_REG
PIO_OWDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 PIO_OWDR; 	\/\/ Output Write Disable Register$/;"	m	struct:_AT91S_PIO	typeref:typename:AT91_REG
PIO_OWDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define PIO_OWDR /;"	d
PIO_OWDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PIO_OWDR; 	\/\/ Output Write Disable Register$/;"	m	struct:_AT91S_PIO	typeref:typename:AT91_REG
PIO_OWDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define PIO_OWDR /;"	d
PIO_OWDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PIO_OWDR; 	\/\/ Output Write Disable Register$/;"	m	struct:_AT91S_PIO	typeref:typename:AT91_REG
PIO_OWDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define PIO_OWDR /;"	d
PIO_OWER	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PIO_OWER; 	\/\/ Output Write Enable Register$/;"	m	struct:_AT91S_PIO	typeref:typename:AT91_REG
PIO_OWER	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PIO_OWER; 	\/\/ Output Write Enable Register$/;"	m	struct:_AT91S_PIO	typeref:typename:AT91_REG
PIO_OWER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 PIO_OWER; 	\/\/ Output Write Enable Register$/;"	m	struct:_AT91S_PIO	typeref:typename:AT91_REG
PIO_OWER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define PIO_OWER /;"	d
PIO_OWER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PIO_OWER; 	\/\/ Output Write Enable Register$/;"	m	struct:_AT91S_PIO	typeref:typename:AT91_REG
PIO_OWER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define PIO_OWER /;"	d
PIO_OWER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PIO_OWER; 	\/\/ Output Write Enable Register$/;"	m	struct:_AT91S_PIO	typeref:typename:AT91_REG
PIO_OWER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define PIO_OWER /;"	d
PIO_OWSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PIO_OWSR; 	\/\/ Output Write Status Register$/;"	m	struct:_AT91S_PIO	typeref:typename:AT91_REG
PIO_OWSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PIO_OWSR; 	\/\/ Output Write Status Register$/;"	m	struct:_AT91S_PIO	typeref:typename:AT91_REG
PIO_OWSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 PIO_OWSR; 	\/\/ Output Write Status Register$/;"	m	struct:_AT91S_PIO	typeref:typename:AT91_REG
PIO_OWSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define PIO_OWSR /;"	d
PIO_OWSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PIO_OWSR; 	\/\/ Output Write Status Register$/;"	m	struct:_AT91S_PIO	typeref:typename:AT91_REG
PIO_OWSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define PIO_OWSR /;"	d
PIO_OWSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PIO_OWSR; 	\/\/ Output Write Status Register$/;"	m	struct:_AT91S_PIO	typeref:typename:AT91_REG
PIO_OWSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define PIO_OWSR /;"	d
PIO_PDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PIO_PDR; 	\/\/ PIO Disable Register$/;"	m	struct:_AT91S_PIO	typeref:typename:AT91_REG
PIO_PDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PIO_PDR; 	\/\/ PIO Disable Register$/;"	m	struct:_AT91S_PIO	typeref:typename:AT91_REG
PIO_PDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 PIO_PDR; 	\/\/ PIO Disable Register$/;"	m	struct:_AT91S_PIO	typeref:typename:AT91_REG
PIO_PDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define PIO_PDR /;"	d
PIO_PDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PIO_PDR; 	\/\/ PIO Disable Register$/;"	m	struct:_AT91S_PIO	typeref:typename:AT91_REG
PIO_PDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define PIO_PDR /;"	d
PIO_PDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PIO_PDR; 	\/\/ PIO Disable Register$/;"	m	struct:_AT91S_PIO	typeref:typename:AT91_REG
PIO_PDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define PIO_PDR /;"	d
PIO_PDSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PIO_PDSR; 	\/\/ Pin Data Status Register$/;"	m	struct:_AT91S_PIO	typeref:typename:AT91_REG
PIO_PDSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PIO_PDSR; 	\/\/ Pin Data Status Register$/;"	m	struct:_AT91S_PIO	typeref:typename:AT91_REG
PIO_PDSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 PIO_PDSR; 	\/\/ Pin Data Status Register$/;"	m	struct:_AT91S_PIO	typeref:typename:AT91_REG
PIO_PDSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define PIO_PDSR /;"	d
PIO_PDSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PIO_PDSR; 	\/\/ Pin Data Status Register$/;"	m	struct:_AT91S_PIO	typeref:typename:AT91_REG
PIO_PDSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define PIO_PDSR /;"	d
PIO_PDSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PIO_PDSR; 	\/\/ Pin Data Status Register$/;"	m	struct:_AT91S_PIO	typeref:typename:AT91_REG
PIO_PDSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define PIO_PDSR /;"	d
PIO_PER	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PIO_PER; 	\/\/ PIO Enable Register$/;"	m	struct:_AT91S_PIO	typeref:typename:AT91_REG
PIO_PER	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PIO_PER; 	\/\/ PIO Enable Register$/;"	m	struct:_AT91S_PIO	typeref:typename:AT91_REG
PIO_PER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 PIO_PER; 	\/\/ PIO Enable Register$/;"	m	struct:_AT91S_PIO	typeref:typename:AT91_REG
PIO_PER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define PIO_PER /;"	d
PIO_PER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PIO_PER; 	\/\/ PIO Enable Register$/;"	m	struct:_AT91S_PIO	typeref:typename:AT91_REG
PIO_PER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define PIO_PER /;"	d
PIO_PER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PIO_PER; 	\/\/ PIO Enable Register$/;"	m	struct:_AT91S_PIO	typeref:typename:AT91_REG
PIO_PER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define PIO_PER /;"	d
PIO_PPUDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PIO_PPUDR; 	\/\/ Pull-up Disable Register$/;"	m	struct:_AT91S_PIO	typeref:typename:AT91_REG
PIO_PPUDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PIO_PPUDR; 	\/\/ Pull-up Disable Register$/;"	m	struct:_AT91S_PIO	typeref:typename:AT91_REG
PIO_PPUDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 PIO_PPUDR; 	\/\/ Pull-up Disable Register$/;"	m	struct:_AT91S_PIO	typeref:typename:AT91_REG
PIO_PPUDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define PIO_PPUDR /;"	d
PIO_PPUDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PIO_PPUDR; 	\/\/ Pull-up Disable Register$/;"	m	struct:_AT91S_PIO	typeref:typename:AT91_REG
PIO_PPUDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define PIO_PPUDR /;"	d
PIO_PPUDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PIO_PPUDR; 	\/\/ Pull-up Disable Register$/;"	m	struct:_AT91S_PIO	typeref:typename:AT91_REG
PIO_PPUDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define PIO_PPUDR /;"	d
PIO_PPUER	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PIO_PPUER; 	\/\/ Pull-up Enable Register$/;"	m	struct:_AT91S_PIO	typeref:typename:AT91_REG
PIO_PPUER	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PIO_PPUER; 	\/\/ Pull-up Enable Register$/;"	m	struct:_AT91S_PIO	typeref:typename:AT91_REG
PIO_PPUER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 PIO_PPUER; 	\/\/ Pull-up Enable Register$/;"	m	struct:_AT91S_PIO	typeref:typename:AT91_REG
PIO_PPUER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define PIO_PPUER /;"	d
PIO_PPUER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PIO_PPUER; 	\/\/ Pull-up Enable Register$/;"	m	struct:_AT91S_PIO	typeref:typename:AT91_REG
PIO_PPUER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define PIO_PPUER /;"	d
PIO_PPUER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PIO_PPUER; 	\/\/ Pull-up Enable Register$/;"	m	struct:_AT91S_PIO	typeref:typename:AT91_REG
PIO_PPUER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define PIO_PPUER /;"	d
PIO_PPUSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PIO_PPUSR; 	\/\/ Pull-up Status Register$/;"	m	struct:_AT91S_PIO	typeref:typename:AT91_REG
PIO_PPUSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PIO_PPUSR; 	\/\/ Pull-up Status Register$/;"	m	struct:_AT91S_PIO	typeref:typename:AT91_REG
PIO_PPUSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 PIO_PPUSR; 	\/\/ Pad Pull-up Status Register$/;"	m	struct:_AT91S_PIO	typeref:typename:AT91_REG
PIO_PPUSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define PIO_PPUSR /;"	d
PIO_PPUSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PIO_PPUSR; 	\/\/ Pull-up Status Register$/;"	m	struct:_AT91S_PIO	typeref:typename:AT91_REG
PIO_PPUSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define PIO_PPUSR /;"	d
PIO_PPUSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PIO_PPUSR; 	\/\/ Pull-up Status Register$/;"	m	struct:_AT91S_PIO	typeref:typename:AT91_REG
PIO_PPUSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define PIO_PPUSR /;"	d
PIO_PSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PIO_PSR; 	\/\/ PIO Status Register$/;"	m	struct:_AT91S_PIO	typeref:typename:AT91_REG
PIO_PSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PIO_PSR; 	\/\/ PIO Status Register$/;"	m	struct:_AT91S_PIO	typeref:typename:AT91_REG
PIO_PSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 PIO_PSR; 	\/\/ PIO Status Register$/;"	m	struct:_AT91S_PIO	typeref:typename:AT91_REG
PIO_PSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define PIO_PSR /;"	d
PIO_PSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PIO_PSR; 	\/\/ PIO Status Register$/;"	m	struct:_AT91S_PIO	typeref:typename:AT91_REG
PIO_PSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define PIO_PSR /;"	d
PIO_PSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PIO_PSR; 	\/\/ PIO Status Register$/;"	m	struct:_AT91S_PIO	typeref:typename:AT91_REG
PIO_PSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define PIO_PSR /;"	d
PIO_SODR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PIO_SODR; 	\/\/ Set Output Data Register$/;"	m	struct:_AT91S_PIO	typeref:typename:AT91_REG
PIO_SODR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PIO_SODR; 	\/\/ Set Output Data Register$/;"	m	struct:_AT91S_PIO	typeref:typename:AT91_REG
PIO_SODR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 PIO_SODR; 	\/\/ Set Output Data Register$/;"	m	struct:_AT91S_PIO	typeref:typename:AT91_REG
PIO_SODR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define PIO_SODR /;"	d
PIO_SODR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PIO_SODR; 	\/\/ Set Output Data Register$/;"	m	struct:_AT91S_PIO	typeref:typename:AT91_REG
PIO_SODR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define PIO_SODR /;"	d
PIO_SODR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PIO_SODR; 	\/\/ Set Output Data Register$/;"	m	struct:_AT91S_PIO	typeref:typename:AT91_REG
PIO_SODR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define PIO_SODR /;"	d
PITC_PIIR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PITC_PIIR; 	\/\/ Period Interval Image Register$/;"	m	struct:_AT91S_PITC	typeref:typename:AT91_REG
PITC_PIIR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PITC_PIIR; 	\/\/ Period Interval Image Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PITC_PIIR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PITC_PIIR; 	\/\/ Period Interval Image Register$/;"	m	struct:_AT91S_PITC	typeref:typename:AT91_REG
PITC_PIIR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PITC_PIIR; 	\/\/ Period Interval Image Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PITC_PIIR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 PITC_PIIR; 	\/\/ Period Interval Image Register$/;"	m	struct:_AT91S_PITC	typeref:typename:AT91_REG
PITC_PIIR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define PITC_PIIR /;"	d
PITC_PIIR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PITC_PIIR; 	\/\/ Period Interval Image Register$/;"	m	struct:_AT91S_PITC	typeref:typename:AT91_REG
PITC_PIIR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PITC_PIIR; 	\/\/ Period Interval Image Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PITC_PIIR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define PITC_PIIR /;"	d
PITC_PIIR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PITC_PIIR; 	\/\/ Period Interval Image Register$/;"	m	struct:_AT91S_PITC	typeref:typename:AT91_REG
PITC_PIIR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PITC_PIIR; 	\/\/ Period Interval Image Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PITC_PIIR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define PITC_PIIR /;"	d
PITC_PIMR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PITC_PIMR; 	\/\/ Period Interval Mode Register$/;"	m	struct:_AT91S_PITC	typeref:typename:AT91_REG
PITC_PIMR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PITC_PIMR; 	\/\/ Period Interval Mode Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PITC_PIMR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PITC_PIMR; 	\/\/ Period Interval Mode Register$/;"	m	struct:_AT91S_PITC	typeref:typename:AT91_REG
PITC_PIMR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PITC_PIMR; 	\/\/ Period Interval Mode Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PITC_PIMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 PITC_PIMR; 	\/\/ Period Interval Mode Register$/;"	m	struct:_AT91S_PITC	typeref:typename:AT91_REG
PITC_PIMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define PITC_PIMR /;"	d
PITC_PIMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PITC_PIMR; 	\/\/ Period Interval Mode Register$/;"	m	struct:_AT91S_PITC	typeref:typename:AT91_REG
PITC_PIMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PITC_PIMR; 	\/\/ Period Interval Mode Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PITC_PIMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define PITC_PIMR /;"	d
PITC_PIMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PITC_PIMR; 	\/\/ Period Interval Mode Register$/;"	m	struct:_AT91S_PITC	typeref:typename:AT91_REG
PITC_PIMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PITC_PIMR; 	\/\/ Period Interval Mode Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PITC_PIMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define PITC_PIMR /;"	d
PITC_PISR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PITC_PISR; 	\/\/ Period Interval Status Register$/;"	m	struct:_AT91S_PITC	typeref:typename:AT91_REG
PITC_PISR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PITC_PISR; 	\/\/ Period Interval Status Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PITC_PISR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PITC_PISR; 	\/\/ Period Interval Status Register$/;"	m	struct:_AT91S_PITC	typeref:typename:AT91_REG
PITC_PISR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PITC_PISR; 	\/\/ Period Interval Status Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PITC_PISR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 PITC_PISR; 	\/\/ Period Interval Status Register$/;"	m	struct:_AT91S_PITC	typeref:typename:AT91_REG
PITC_PISR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define PITC_PISR /;"	d
PITC_PISR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PITC_PISR; 	\/\/ Period Interval Status Register$/;"	m	struct:_AT91S_PITC	typeref:typename:AT91_REG
PITC_PISR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PITC_PISR; 	\/\/ Period Interval Status Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PITC_PISR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define PITC_PISR /;"	d
PITC_PISR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PITC_PISR; 	\/\/ Period Interval Status Register$/;"	m	struct:_AT91S_PITC	typeref:typename:AT91_REG
PITC_PISR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PITC_PISR; 	\/\/ Period Interval Status Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PITC_PISR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define PITC_PISR /;"	d
PITC_PIVR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PITC_PIVR; 	\/\/ Period Interval Value Register$/;"	m	struct:_AT91S_PITC	typeref:typename:AT91_REG
PITC_PIVR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PITC_PIVR; 	\/\/ Period Interval Value Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PITC_PIVR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PITC_PIVR; 	\/\/ Period Interval Value Register$/;"	m	struct:_AT91S_PITC	typeref:typename:AT91_REG
PITC_PIVR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PITC_PIVR; 	\/\/ Period Interval Value Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PITC_PIVR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 PITC_PIVR; 	\/\/ Period Interval Value Register$/;"	m	struct:_AT91S_PITC	typeref:typename:AT91_REG
PITC_PIVR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define PITC_PIVR /;"	d
PITC_PIVR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PITC_PIVR; 	\/\/ Period Interval Value Register$/;"	m	struct:_AT91S_PITC	typeref:typename:AT91_REG
PITC_PIVR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PITC_PIVR; 	\/\/ Period Interval Value Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PITC_PIVR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define PITC_PIVR /;"	d
PITC_PIVR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PITC_PIVR; 	\/\/ Period Interval Value Register$/;"	m	struct:_AT91S_PITC	typeref:typename:AT91_REG
PITC_PIVR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PITC_PIVR; 	\/\/ Period Interval Value Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PITC_PIVR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define PITC_PIVR /;"	d
PLLCFGR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t PLLCFGR;       \/*!< RCC PLL configuration register,                            /;"	m	struct:__anon3e8f98ce1d08	typeref:typename:__IO uint32_t
PLLCFGR_PPLN_MASK	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_spi.c	/^#define PLLCFGR_PPLN_MASK /;"	d	file:
PLLCFGR_PPLR_MASK	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_spi.c	/^#define PLLCFGR_PPLR_MASK /;"	d	file:
PLLI2SCFGR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t PLLI2SCFGR;    \/*!< RCC PLLI2S configuration register,                         /;"	m	struct:__anon3e8f98ce1d08	typeref:typename:__IO uint32_t
PLLI2SON_BitNumber	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_rcc.c	/^#define PLLI2SON_BitNumber /;"	d	file:
PLLON_BitNumber	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_rcc.c	/^#define PLLON_BitNumber /;"	d	file:
PLL_M	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/system_stm32f2xx.c	/^#define PLL_M /;"	d	file:
PLL_M	Libraries/SDIO_Driver/example/SDIO/uSDCard/system_stm32f2xx.c	/^#define PLL_M /;"	d	file:
PLL_N	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/system_stm32f2xx.c	/^#define PLL_N /;"	d	file:
PLL_N	Libraries/SDIO_Driver/example/SDIO/uSDCard/system_stm32f2xx.c	/^#define PLL_N /;"	d	file:
PLL_P	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/system_stm32f2xx.c	/^#define PLL_P /;"	d	file:
PLL_P	Libraries/SDIO_Driver/example/SDIO/uSDCard/system_stm32f2xx.c	/^#define PLL_P /;"	d	file:
PLL_Q	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/system_stm32f2xx.c	/^#define PLL_Q /;"	d	file:
PLL_Q	Libraries/SDIO_Driver/example/SDIO/uSDCard/system_stm32f2xx.c	/^#define PLL_Q /;"	d	file:
PMC	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t PMC;          \/*!< SYSCFG peripheral mode configuration register,     Address o/;"	m	struct:__anon3e8f98ce1908	typeref:typename:__IO uint32_t
PMC_IDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PMC_IDR; 	\/\/ Interrupt Disable Register$/;"	m	struct:_AT91S_PMC	typeref:typename:AT91_REG
PMC_IDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PMC_IDR; 	\/\/ Interrupt Disable Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PMC_IDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PMC_IDR; 	\/\/ Interrupt Disable Register$/;"	m	struct:_AT91S_PMC	typeref:typename:AT91_REG
PMC_IDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PMC_IDR; 	\/\/ Interrupt Disable Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PMC_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 PMC_IDR; 	\/\/ Interrupt Disable Register$/;"	m	struct:_AT91S_PMC	typeref:typename:AT91_REG
PMC_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define PMC_IDR /;"	d
PMC_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PMC_IDR; 	\/\/ Interrupt Disable Register$/;"	m	struct:_AT91S_PMC	typeref:typename:AT91_REG
PMC_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PMC_IDR; 	\/\/ Interrupt Disable Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PMC_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define PMC_IDR /;"	d
PMC_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PMC_IDR; 	\/\/ Interrupt Disable Register$/;"	m	struct:_AT91S_PMC	typeref:typename:AT91_REG
PMC_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PMC_IDR; 	\/\/ Interrupt Disable Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PMC_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define PMC_IDR /;"	d
PMC_IER	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PMC_IER; 	\/\/ Interrupt Enable Register$/;"	m	struct:_AT91S_PMC	typeref:typename:AT91_REG
PMC_IER	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PMC_IER; 	\/\/ Interrupt Enable Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PMC_IER	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PMC_IER; 	\/\/ Interrupt Enable Register$/;"	m	struct:_AT91S_PMC	typeref:typename:AT91_REG
PMC_IER	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PMC_IER; 	\/\/ Interrupt Enable Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PMC_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 PMC_IER; 	\/\/ Interrupt Enable Register$/;"	m	struct:_AT91S_PMC	typeref:typename:AT91_REG
PMC_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define PMC_IER /;"	d
PMC_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PMC_IER; 	\/\/ Interrupt Enable Register$/;"	m	struct:_AT91S_PMC	typeref:typename:AT91_REG
PMC_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PMC_IER; 	\/\/ Interrupt Enable Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PMC_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define PMC_IER /;"	d
PMC_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PMC_IER; 	\/\/ Interrupt Enable Register$/;"	m	struct:_AT91S_PMC	typeref:typename:AT91_REG
PMC_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PMC_IER; 	\/\/ Interrupt Enable Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PMC_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define PMC_IER /;"	d
PMC_IMR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PMC_IMR; 	\/\/ Interrupt Mask Register$/;"	m	struct:_AT91S_PMC	typeref:typename:AT91_REG
PMC_IMR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PMC_IMR; 	\/\/ Interrupt Mask Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PMC_IMR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PMC_IMR; 	\/\/ Interrupt Mask Register$/;"	m	struct:_AT91S_PMC	typeref:typename:AT91_REG
PMC_IMR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PMC_IMR; 	\/\/ Interrupt Mask Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PMC_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 PMC_IMR; 	\/\/ Interrupt Mask Register$/;"	m	struct:_AT91S_PMC	typeref:typename:AT91_REG
PMC_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define PMC_IMR /;"	d
PMC_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PMC_IMR; 	\/\/ Interrupt Mask Register$/;"	m	struct:_AT91S_PMC	typeref:typename:AT91_REG
PMC_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PMC_IMR; 	\/\/ Interrupt Mask Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PMC_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define PMC_IMR /;"	d
PMC_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PMC_IMR; 	\/\/ Interrupt Mask Register$/;"	m	struct:_AT91S_PMC	typeref:typename:AT91_REG
PMC_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PMC_IMR; 	\/\/ Interrupt Mask Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PMC_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define PMC_IMR /;"	d
PMC_MCFR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PMC_MCFR; 	\/\/ Main Clock  Frequency Register$/;"	m	struct:_AT91S_PMC	typeref:typename:AT91_REG
PMC_MCFR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PMC_MCFR; 	\/\/ Main Clock  Frequency Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PMC_MCFR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PMC_MCFR; 	\/\/ Main Clock  Frequency Register$/;"	m	struct:_AT91S_PMC	typeref:typename:AT91_REG
PMC_MCFR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PMC_MCFR; 	\/\/ Main Clock  Frequency Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PMC_MCFR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 PMC_MCFR; 	\/\/ Main Clock  Frequency Register$/;"	m	struct:_AT91S_PMC	typeref:typename:AT91_REG
PMC_MCFR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define PMC_MCFR /;"	d
PMC_MCFR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PMC_MCFR; 	\/\/ Main Clock  Frequency Register$/;"	m	struct:_AT91S_PMC	typeref:typename:AT91_REG
PMC_MCFR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PMC_MCFR; 	\/\/ Main Clock  Frequency Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PMC_MCFR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define PMC_MCFR /;"	d
PMC_MCFR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PMC_MCFR; 	\/\/ Main Clock  Frequency Register$/;"	m	struct:_AT91S_PMC	typeref:typename:AT91_REG
PMC_MCFR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PMC_MCFR; 	\/\/ Main Clock  Frequency Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PMC_MCFR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define PMC_MCFR /;"	d
PMC_MCKR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PMC_MCKR; 	\/\/ Master Clock Register$/;"	m	struct:_AT91S_PMC	typeref:typename:AT91_REG
PMC_MCKR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PMC_MCKR; 	\/\/ Master Clock Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PMC_MCKR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PMC_MCKR; 	\/\/ Master Clock Register$/;"	m	struct:_AT91S_PMC	typeref:typename:AT91_REG
PMC_MCKR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PMC_MCKR; 	\/\/ Master Clock Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PMC_MCKR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 PMC_MCKR; 	\/\/ Master Clock Register$/;"	m	struct:_AT91S_PMC	typeref:typename:AT91_REG
PMC_MCKR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define PMC_MCKR /;"	d
PMC_MCKR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PMC_MCKR; 	\/\/ Master Clock Register$/;"	m	struct:_AT91S_PMC	typeref:typename:AT91_REG
PMC_MCKR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PMC_MCKR; 	\/\/ Master Clock Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PMC_MCKR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define PMC_MCKR /;"	d
PMC_MCKR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PMC_MCKR; 	\/\/ Master Clock Register$/;"	m	struct:_AT91S_PMC	typeref:typename:AT91_REG
PMC_MCKR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PMC_MCKR; 	\/\/ Master Clock Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PMC_MCKR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define PMC_MCKR /;"	d
PMC_MII_RMII_SEL_BB	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_syscfg.c	/^#define PMC_MII_RMII_SEL_BB /;"	d	file:
PMC_MOR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PMC_MOR; 	\/\/ Main Oscillator Register$/;"	m	struct:_AT91S_PMC	typeref:typename:AT91_REG
PMC_MOR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PMC_MOR; 	\/\/ Main Oscillator Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PMC_MOR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PMC_MOR; 	\/\/ Main Oscillator Register$/;"	m	struct:_AT91S_PMC	typeref:typename:AT91_REG
PMC_MOR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PMC_MOR; 	\/\/ Main Oscillator Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PMC_MOR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 PMC_MOR; 	\/\/ Main Oscillator Register$/;"	m	struct:_AT91S_PMC	typeref:typename:AT91_REG
PMC_MOR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define PMC_MOR /;"	d
PMC_MOR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PMC_MOR; 	\/\/ Main Oscillator Register$/;"	m	struct:_AT91S_PMC	typeref:typename:AT91_REG
PMC_MOR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PMC_MOR; 	\/\/ Main Oscillator Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PMC_MOR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define PMC_MOR /;"	d
PMC_MOR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PMC_MOR; 	\/\/ Main Oscillator Register$/;"	m	struct:_AT91S_PMC	typeref:typename:AT91_REG
PMC_MOR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PMC_MOR; 	\/\/ Main Oscillator Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PMC_MOR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define PMC_MOR /;"	d
PMC_OFFSET	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_syscfg.c	/^#define PMC_OFFSET /;"	d	file:
PMC_PCDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PMC_PCDR; 	\/\/ Peripheral Clock Disable Register$/;"	m	struct:_AT91S_PMC	typeref:typename:AT91_REG
PMC_PCDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PMC_PCDR; 	\/\/ Peripheral Clock Disable Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PMC_PCDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PMC_PCDR; 	\/\/ Peripheral Clock Disable Register$/;"	m	struct:_AT91S_PMC	typeref:typename:AT91_REG
PMC_PCDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PMC_PCDR; 	\/\/ Peripheral Clock Disable Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PMC_PCDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 PMC_PCDR; 	\/\/ Peripheral Clock Disable Register$/;"	m	struct:_AT91S_PMC	typeref:typename:AT91_REG
PMC_PCDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define PMC_PCDR /;"	d
PMC_PCDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PMC_PCDR; 	\/\/ Peripheral Clock Disable Register$/;"	m	struct:_AT91S_PMC	typeref:typename:AT91_REG
PMC_PCDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PMC_PCDR; 	\/\/ Peripheral Clock Disable Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PMC_PCDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define PMC_PCDR /;"	d
PMC_PCDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PMC_PCDR; 	\/\/ Peripheral Clock Disable Register$/;"	m	struct:_AT91S_PMC	typeref:typename:AT91_REG
PMC_PCDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PMC_PCDR; 	\/\/ Peripheral Clock Disable Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PMC_PCDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define PMC_PCDR /;"	d
PMC_PCER	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PMC_PCER; 	\/\/ Peripheral Clock Enable Register$/;"	m	struct:_AT91S_PMC	typeref:typename:AT91_REG
PMC_PCER	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PMC_PCER; 	\/\/ Peripheral Clock Enable Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PMC_PCER	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PMC_PCER; 	\/\/ Peripheral Clock Enable Register$/;"	m	struct:_AT91S_PMC	typeref:typename:AT91_REG
PMC_PCER	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PMC_PCER; 	\/\/ Peripheral Clock Enable Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PMC_PCER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 PMC_PCER; 	\/\/ Peripheral Clock Enable Register$/;"	m	struct:_AT91S_PMC	typeref:typename:AT91_REG
PMC_PCER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define PMC_PCER /;"	d
PMC_PCER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PMC_PCER; 	\/\/ Peripheral Clock Enable Register$/;"	m	struct:_AT91S_PMC	typeref:typename:AT91_REG
PMC_PCER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PMC_PCER; 	\/\/ Peripheral Clock Enable Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PMC_PCER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define PMC_PCER /;"	d
PMC_PCER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PMC_PCER; 	\/\/ Peripheral Clock Enable Register$/;"	m	struct:_AT91S_PMC	typeref:typename:AT91_REG
PMC_PCER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PMC_PCER; 	\/\/ Peripheral Clock Enable Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PMC_PCER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define PMC_PCER /;"	d
PMC_PCKR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PMC_PCKR[4]; 	\/\/ Programmable Clock Register$/;"	m	struct:_AT91S_PMC	typeref:typename:AT91_REG[4]
PMC_PCKR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PMC_PCKR[4]; 	\/\/ Programmable Clock Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG[4]
PMC_PCKR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PMC_PCKR[4]; 	\/\/ Programmable Clock Register$/;"	m	struct:_AT91S_PMC	typeref:typename:AT91_REG[4]
PMC_PCKR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PMC_PCKR[4]; 	\/\/ Programmable Clock Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG[4]
PMC_PCKR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 PMC_PCKR[8]; 	\/\/ Programmable Clock Register$/;"	m	struct:_AT91S_PMC	typeref:typename:AT91_REG[8]
PMC_PCKR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define PMC_PCKR /;"	d
PMC_PCKR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PMC_PCKR[4]; 	\/\/ Programmable Clock Register$/;"	m	struct:_AT91S_PMC	typeref:typename:AT91_REG[4]
PMC_PCKR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PMC_PCKR[4]; 	\/\/ Programmable Clock Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG[4]
PMC_PCKR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define PMC_PCKR /;"	d
PMC_PCKR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PMC_PCKR[4]; 	\/\/ Programmable Clock Register$/;"	m	struct:_AT91S_PMC	typeref:typename:AT91_REG[4]
PMC_PCKR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PMC_PCKR[4]; 	\/\/ Programmable Clock Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG[4]
PMC_PCKR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define PMC_PCKR /;"	d
PMC_PCSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PMC_PCSR; 	\/\/ Peripheral Clock Status Register$/;"	m	struct:_AT91S_PMC	typeref:typename:AT91_REG
PMC_PCSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PMC_PCSR; 	\/\/ Peripheral Clock Status Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PMC_PCSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PMC_PCSR; 	\/\/ Peripheral Clock Status Register$/;"	m	struct:_AT91S_PMC	typeref:typename:AT91_REG
PMC_PCSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PMC_PCSR; 	\/\/ Peripheral Clock Status Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PMC_PCSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 PMC_PCSR; 	\/\/ Peripheral Clock Status Register$/;"	m	struct:_AT91S_PMC	typeref:typename:AT91_REG
PMC_PCSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define PMC_PCSR /;"	d
PMC_PCSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PMC_PCSR; 	\/\/ Peripheral Clock Status Register$/;"	m	struct:_AT91S_PMC	typeref:typename:AT91_REG
PMC_PCSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PMC_PCSR; 	\/\/ Peripheral Clock Status Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PMC_PCSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define PMC_PCSR /;"	d
PMC_PCSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PMC_PCSR; 	\/\/ Peripheral Clock Status Register$/;"	m	struct:_AT91S_PMC	typeref:typename:AT91_REG
PMC_PCSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PMC_PCSR; 	\/\/ Peripheral Clock Status Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PMC_PCSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define PMC_PCSR /;"	d
PMC_PLLR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PMC_PLLR; 	\/\/ PLL Register$/;"	m	struct:_AT91S_PMC	typeref:typename:AT91_REG
PMC_PLLR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PMC_PLLR; 	\/\/ PLL Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PMC_PLLR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PMC_PLLR; 	\/\/ PLL Register$/;"	m	struct:_AT91S_PMC	typeref:typename:AT91_REG
PMC_PLLR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PMC_PLLR; 	\/\/ PLL Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PMC_PLLR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 PMC_PLLR; 	\/\/ PLL Register$/;"	m	struct:_AT91S_PMC	typeref:typename:AT91_REG
PMC_PLLR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define PMC_PLLR /;"	d
PMC_PLLR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PMC_PLLR; 	\/\/ PLL Register$/;"	m	struct:_AT91S_PMC	typeref:typename:AT91_REG
PMC_PLLR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PMC_PLLR; 	\/\/ PLL Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PMC_PLLR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define PMC_PLLR /;"	d
PMC_PLLR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PMC_PLLR; 	\/\/ PLL Register$/;"	m	struct:_AT91S_PMC	typeref:typename:AT91_REG
PMC_PLLR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PMC_PLLR; 	\/\/ PLL Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PMC_PLLR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define PMC_PLLR /;"	d
PMC_SCDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PMC_SCDR; 	\/\/ System Clock Disable Register$/;"	m	struct:_AT91S_PMC	typeref:typename:AT91_REG
PMC_SCDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PMC_SCDR; 	\/\/ System Clock Disable Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PMC_SCDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PMC_SCDR; 	\/\/ System Clock Disable Register$/;"	m	struct:_AT91S_PMC	typeref:typename:AT91_REG
PMC_SCDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PMC_SCDR; 	\/\/ System Clock Disable Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PMC_SCDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 PMC_SCDR; 	\/\/ System Clock Disable Register$/;"	m	struct:_AT91S_PMC	typeref:typename:AT91_REG
PMC_SCDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define PMC_SCDR /;"	d
PMC_SCDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PMC_SCDR; 	\/\/ System Clock Disable Register$/;"	m	struct:_AT91S_PMC	typeref:typename:AT91_REG
PMC_SCDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PMC_SCDR; 	\/\/ System Clock Disable Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PMC_SCDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define PMC_SCDR /;"	d
PMC_SCDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PMC_SCDR; 	\/\/ System Clock Disable Register$/;"	m	struct:_AT91S_PMC	typeref:typename:AT91_REG
PMC_SCDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PMC_SCDR; 	\/\/ System Clock Disable Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PMC_SCDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define PMC_SCDR /;"	d
PMC_SCER	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PMC_SCER; 	\/\/ System Clock Enable Register$/;"	m	struct:_AT91S_PMC	typeref:typename:AT91_REG
PMC_SCER	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PMC_SCER; 	\/\/ System Clock Enable Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PMC_SCER	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PMC_SCER; 	\/\/ System Clock Enable Register$/;"	m	struct:_AT91S_PMC	typeref:typename:AT91_REG
PMC_SCER	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PMC_SCER; 	\/\/ System Clock Enable Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PMC_SCER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 PMC_SCER; 	\/\/ System Clock Enable Register$/;"	m	struct:_AT91S_PMC	typeref:typename:AT91_REG
PMC_SCER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define PMC_SCER /;"	d
PMC_SCER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PMC_SCER; 	\/\/ System Clock Enable Register$/;"	m	struct:_AT91S_PMC	typeref:typename:AT91_REG
PMC_SCER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PMC_SCER; 	\/\/ System Clock Enable Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PMC_SCER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define PMC_SCER /;"	d
PMC_SCER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PMC_SCER; 	\/\/ System Clock Enable Register$/;"	m	struct:_AT91S_PMC	typeref:typename:AT91_REG
PMC_SCER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PMC_SCER; 	\/\/ System Clock Enable Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PMC_SCER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define PMC_SCER /;"	d
PMC_SCSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PMC_SCSR; 	\/\/ System Clock Status Register$/;"	m	struct:_AT91S_PMC	typeref:typename:AT91_REG
PMC_SCSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PMC_SCSR; 	\/\/ System Clock Status Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PMC_SCSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PMC_SCSR; 	\/\/ System Clock Status Register$/;"	m	struct:_AT91S_PMC	typeref:typename:AT91_REG
PMC_SCSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PMC_SCSR; 	\/\/ System Clock Status Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PMC_SCSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 PMC_SCSR; 	\/\/ System Clock Status Register$/;"	m	struct:_AT91S_PMC	typeref:typename:AT91_REG
PMC_SCSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define PMC_SCSR /;"	d
PMC_SCSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PMC_SCSR; 	\/\/ System Clock Status Register$/;"	m	struct:_AT91S_PMC	typeref:typename:AT91_REG
PMC_SCSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PMC_SCSR; 	\/\/ System Clock Status Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PMC_SCSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define PMC_SCSR /;"	d
PMC_SCSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PMC_SCSR; 	\/\/ System Clock Status Register$/;"	m	struct:_AT91S_PMC	typeref:typename:AT91_REG
PMC_SCSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PMC_SCSR; 	\/\/ System Clock Status Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PMC_SCSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define PMC_SCSR /;"	d
PMC_SR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PMC_SR; 	\/\/ Status Register$/;"	m	struct:_AT91S_PMC	typeref:typename:AT91_REG
PMC_SR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PMC_SR; 	\/\/ Status Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PMC_SR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PMC_SR; 	\/\/ Status Register$/;"	m	struct:_AT91S_PMC	typeref:typename:AT91_REG
PMC_SR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PMC_SR; 	\/\/ Status Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PMC_SR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 PMC_SR; 	\/\/ Status Register$/;"	m	struct:_AT91S_PMC	typeref:typename:AT91_REG
PMC_SR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define PMC_SR /;"	d
PMC_SR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PMC_SR; 	\/\/ Status Register$/;"	m	struct:_AT91S_PMC	typeref:typename:AT91_REG
PMC_SR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PMC_SR; 	\/\/ Status Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PMC_SR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define PMC_SR /;"	d
PMC_SR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PMC_SR; 	\/\/ Status Register$/;"	m	struct:_AT91S_PMC	typeref:typename:AT91_REG
PMC_SR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PMC_SR; 	\/\/ Status Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
PMC_SR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define PMC_SR /;"	d
PMEM2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t PMEM2;      \/*!< NAND Flash Common memory space timing register 2,    Address o/;"	m	struct:__anon3e8f98ce1508	typeref:typename:__IO uint32_t
PMEM3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t PMEM3;      \/*!< NAND Flash Common memory space timing register 3,    Address o/;"	m	struct:__anon3e8f98ce1608	typeref:typename:__IO uint32_t
PMEM4	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t PMEM4;      \/*!< PC Card  Common memory space timing register 4,    Address off/;"	m	struct:__anon3e8f98ce1708	typeref:typename:__IO uint32_t
POLY_X	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.c	/^#define POLY_X(/;"	d	file:
POLY_Y	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.c	/^#define POLY_Y(/;"	d	file:
PORT	Libraries/CMSIS/Include/core_cm3.h	/^  }  PORT [32];                          \/*!< Offset: 0x000 ( \/W)  ITM Stimulus Port Registers/;"	m	struct:__anon84a975f30d08	typeref:union:__anon84a975f30d08::__anon84a975f30e0a[32]
PORT	Libraries/CMSIS/Include/core_cm4.h	/^  }  PORT [32];                          \/*!< Offset: 0x000 ( \/W)  ITM Stimulus Port Registers/;"	m	struct:__anon84a97a340d08	typeref:union:__anon84a97a340d08::__anon84a97a340e0a[32]
PORTABLE_H	FreeRTOS/include/portable.h	/^#define PORTABLE_H$/;"	d
PORTASM_H	FreeRTOS/portable/IAR/MSP430/portasm.h	/^#define PORTASM_H$/;"	d
PORTMACRO_H	FreeRTOS/portable/BCC/16BitDOS/Flsh186/prtmacro.h	/^#define PORTMACRO_H$/;"	d
PORTMACRO_H	FreeRTOS/portable/BCC/16BitDOS/PC/prtmacro.h	/^#define PORTMACRO_H$/;"	d
PORTMACRO_H	FreeRTOS/portable/CCS/MSP430X/portmacro.h	/^#define PORTMACRO_H$/;"	d
PORTMACRO_H	FreeRTOS/portable/CodeWarrior/ColdFire_V1/portmacro.h	/^#define PORTMACRO_H$/;"	d
PORTMACRO_H	FreeRTOS/portable/CodeWarrior/ColdFire_V2/portmacro.h	/^#define PORTMACRO_H$/;"	d
PORTMACRO_H	FreeRTOS/portable/CodeWarrior/HCS12/portmacro.h	/^#define PORTMACRO_H$/;"	d
PORTMACRO_H	FreeRTOS/portable/GCC/ARM7_AT91FR40008/portmacro.h	/^#define PORTMACRO_H$/;"	d
PORTMACRO_H	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/portmacro.h	/^#define PORTMACRO_H$/;"	d
PORTMACRO_H	FreeRTOS/portable/GCC/ARM7_LPC2000/portmacro.h	/^#define PORTMACRO_H$/;"	d
PORTMACRO_H	FreeRTOS/portable/GCC/ARM7_LPC23xx/portmacro.h	/^#define PORTMACRO_H$/;"	d
PORTMACRO_H	FreeRTOS/portable/GCC/ARM_CM0/portmacro.h	/^#define PORTMACRO_H$/;"	d
PORTMACRO_H	FreeRTOS/portable/GCC/ARM_CM3/portmacro.h	/^#define PORTMACRO_H$/;"	d
PORTMACRO_H	FreeRTOS/portable/GCC/ARM_CM3_MPU/portmacro.h	/^#define PORTMACRO_H$/;"	d
PORTMACRO_H	FreeRTOS/portable/GCC/ARM_CM4F/portmacro.h	/^#define PORTMACRO_H$/;"	d
PORTMACRO_H	FreeRTOS/portable/GCC/ATMega323/portmacro.h	/^#define PORTMACRO_H$/;"	d
PORTMACRO_H	FreeRTOS/portable/GCC/AVR32_UC3/portmacro.h	/^#define PORTMACRO_H$/;"	d
PORTMACRO_H	FreeRTOS/portable/GCC/CORTUS_APS3/portmacro.h	/^#define PORTMACRO_H$/;"	d
PORTMACRO_H	FreeRTOS/portable/GCC/ColdFire_V2/portmacro.h	/^#define PORTMACRO_H$/;"	d
PORTMACRO_H	FreeRTOS/portable/GCC/H8S2329/portmacro.h	/^#define PORTMACRO_H$/;"	d
PORTMACRO_H	FreeRTOS/portable/GCC/HCS12/portmacro.h	/^#define PORTMACRO_H$/;"	d
PORTMACRO_H	FreeRTOS/portable/GCC/MCF5235/portmacro.h	/^#define PORTMACRO_H$/;"	d
PORTMACRO_H	FreeRTOS/portable/GCC/MSP430F449/portmacro.h	/^#define PORTMACRO_H$/;"	d
PORTMACRO_H	FreeRTOS/portable/GCC/MicroBlaze/portmacro.h	/^#define PORTMACRO_H$/;"	d
PORTMACRO_H	FreeRTOS/portable/GCC/MicroBlazeV8/portmacro.h	/^#define PORTMACRO_H$/;"	d
PORTMACRO_H	FreeRTOS/portable/GCC/NiosII/portmacro.h	/^#define PORTMACRO_H$/;"	d
PORTMACRO_H	FreeRTOS/portable/GCC/PPC405_Xilinx/portmacro.h	/^#define PORTMACRO_H$/;"	d
PORTMACRO_H	FreeRTOS/portable/GCC/PPC440_Xilinx/portmacro.h	/^#define PORTMACRO_H$/;"	d
PORTMACRO_H	FreeRTOS/portable/GCC/RX600/portmacro.h	/^#define PORTMACRO_H$/;"	d
PORTMACRO_H	FreeRTOS/portable/GCC/STR75x/portmacro.h	/^#define PORTMACRO_H$/;"	d
PORTMACRO_H	FreeRTOS/portable/GCC/TriCore_1782/portmacro.h	/^#define PORTMACRO_H$/;"	d
PORTMACRO_H	FreeRTOS/portable/IAR/78K0R/portmacro.h	/^#define PORTMACRO_H$/;"	d
PORTMACRO_H	FreeRTOS/portable/IAR/ARM_CM0/portmacro.h	/^#define PORTMACRO_H$/;"	d
PORTMACRO_H	FreeRTOS/portable/IAR/ARM_CM3/portmacro.h	/^#define PORTMACRO_H$/;"	d
PORTMACRO_H	FreeRTOS/portable/IAR/ARM_CM4F/portmacro.h	/^#define PORTMACRO_H$/;"	d
PORTMACRO_H	FreeRTOS/portable/IAR/ATMega323/portmacro.h	/^#define PORTMACRO_H$/;"	d
PORTMACRO_H	FreeRTOS/portable/IAR/AVR32_UC3/portmacro.h	/^#define PORTMACRO_H$/;"	d
PORTMACRO_H	FreeRTOS/portable/IAR/AtmelSAM7S64/portmacro.h	/^#define PORTMACRO_H$/;"	d
PORTMACRO_H	FreeRTOS/portable/IAR/AtmelSAM9XE/portmacro.h	/^#define PORTMACRO_H$/;"	d
PORTMACRO_H	FreeRTOS/portable/IAR/LPC2000/portmacro.h	/^#define PORTMACRO_H$/;"	d
PORTMACRO_H	FreeRTOS/portable/IAR/MSP430/portmacro.h	/^#define PORTMACRO_H$/;"	d
PORTMACRO_H	FreeRTOS/portable/IAR/MSP430X/portmacro.h	/^#define PORTMACRO_H$/;"	d
PORTMACRO_H	FreeRTOS/portable/IAR/RL78/portmacro.h	/^#define PORTMACRO_H$/;"	d
PORTMACRO_H	FreeRTOS/portable/IAR/RX600/portmacro.h	/^#define PORTMACRO_H$/;"	d
PORTMACRO_H	FreeRTOS/portable/IAR/STR71x/portmacro.h	/^#define PORTMACRO_H$/;"	d
PORTMACRO_H	FreeRTOS/portable/IAR/STR75x/portmacro.h	/^#define PORTMACRO_H$/;"	d
PORTMACRO_H	FreeRTOS/portable/IAR/STR91x/portmacro.h	/^#define PORTMACRO_H$/;"	d
PORTMACRO_H	FreeRTOS/portable/IAR/V850ES/portmacro.h	/^#define PORTMACRO_H$/;"	d
PORTMACRO_H	FreeRTOS/portable/MPLAB/PIC18F/portmacro.h	/^#define PORTMACRO_H$/;"	d
PORTMACRO_H	FreeRTOS/portable/MPLAB/PIC24_dsPIC/portmacro.h	/^#define PORTMACRO_H$/;"	d
PORTMACRO_H	FreeRTOS/portable/MPLAB/PIC32MX/portmacro.h	/^#define PORTMACRO_H$/;"	d
PORTMACRO_H	FreeRTOS/portable/MSVC-MingW/portmacro.h	/^#define PORTMACRO_H$/;"	d
PORTMACRO_H	FreeRTOS/portable/Paradigm/Tern_EE/large_untested/portmacro.h	/^#define PORTMACRO_H$/;"	d
PORTMACRO_H	FreeRTOS/portable/Paradigm/Tern_EE/small/portmacro.h	/^#define PORTMACRO_H$/;"	d
PORTMACRO_H	FreeRTOS/portable/RVDS/ARM7_LPC21xx/portmacro.h	/^#define PORTMACRO_H$/;"	d
PORTMACRO_H	FreeRTOS/portable/RVDS/ARM_CM3/portmacro.h	/^#define PORTMACRO_H$/;"	d
PORTMACRO_H	FreeRTOS/portable/RVDS/ARM_CM4F/portmacro.h	/^#define PORTMACRO_H$/;"	d
PORTMACRO_H	FreeRTOS/portable/Renesas/RX200/portmacro.h	/^#define PORTMACRO_H$/;"	d
PORTMACRO_H	FreeRTOS/portable/Renesas/RX600/portmacro.h	/^#define PORTMACRO_H$/;"	d
PORTMACRO_H	FreeRTOS/portable/Renesas/SH2A_FPU/portmacro.h	/^#define PORTMACRO_H$/;"	d
PORTMACRO_H	FreeRTOS/portable/Rowley/MSP430F449/portmacro.h	/^#define PORTMACRO_H$/;"	d
PORTMACRO_H	FreeRTOS/portable/SDCC/Cygnal/portmacro.h	/^#define PORTMACRO_H$/;"	d
PORTMACRO_H	FreeRTOS/portable/Softune/MB91460/portmacro.h	/^#define PORTMACRO_H$/;"	d
PORTMACRO_H	FreeRTOS/portable/Softune/MB96340/portmacro.h	/^#define PORTMACRO_H$/;"	d
PORTMACRO_H	FreeRTOS/portable/Tasking/ARM_CM4F/portmacro.h	/^#define PORTMACRO_H$/;"	d
PORTMACRO_H	FreeRTOS/portable/WizC/PIC18/portmacro.h	/^#define PORTMACRO_H$/;"	d
PORTMACRO_H	FreeRTOS/portable/oWatcom/16BitDOS/Flsh186/portmacro.h	/^#define PORTMACRO_H$/;"	d
PORTMACRO_H	FreeRTOS/portable/oWatcom/16BitDOS/PC/portmacro.h	/^#define PORTMACRO_H$/;"	d
PORT_ASM_H	FreeRTOS/portable/BCC/16BitDOS/common/portasm.h	/^#define PORT_ASM_H$/;"	d
PORT_ASM_H	FreeRTOS/portable/Paradigm/Tern_EE/small/portasm.h	/^#define PORT_ASM_H$/;"	d
PORT_ASM_H	FreeRTOS/portable/Rowley/MSP430F449/portasm.h	/^#define PORT_ASM_H$/;"	d
PORT_REGISTER_DUMP	FreeRTOS/portable/GCC/MicroBlazeV8/portmacro.h	/^typedef struct PORT_REGISTER_DUMP$/;"	s
POWER	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t POWER;          \/*!< SDIO power control register,    Address offset: 0x00 *\/$/;"	m	struct:__anon3e8f98ce1f08	typeref:typename:__IO uint32_t
POWEROFFINTERVAL	Classes/clsPowerController.cpp	/^   static const int POWEROFFINTERVAL = 2500; \/\/ miliseconds$/;"	m	class:clsPowerController	typeref:typename:const int	file:
POWERONINTERVAL	Classes/clsPowerController.cpp	/^   static const int POWERONINTERVAL = 2000; \/\/ miliseconds$/;"	m	class:clsPowerController	typeref:typename:const int	file:
PR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t PR;     \/*!< EXTI Pending register,                   Address offset: 0x14 *\/$/;"	m	struct:__anon3e8f98ce1108	typeref:typename:__IO uint32_t
PR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t PR;   \/*!< IWDG Prescaler register, Address offset: 0x04 *\/$/;"	m	struct:__anon3e8f98ce1b08	typeref:typename:__IO uint32_t
PRER	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t PRER;    \/*!< RTC prescaler register,                                   Address/;"	m	struct:__anon3e8f98ce1e08	typeref:typename:__IO uint32_t
PRIVILEGED_DATA	FreeRTOS/include/mpu_wrappers.h	/^		#define PRIVILEGED_DATA /;"	d
PRIVILEGED_DATA	FreeRTOS/include/mpu_wrappers.h	/^	#define PRIVILEGED_DATA$/;"	d
PRIVILEGED_FUNCTION	FreeRTOS/include/mpu_wrappers.h	/^		#define PRIVILEGED_FUNCTION /;"	d
PRIVILEGED_FUNCTION	FreeRTOS/include/mpu_wrappers.h	/^		#define PRIVILEGED_FUNCTION$/;"	d
PRIVILEGED_FUNCTION	FreeRTOS/include/mpu_wrappers.h	/^	#define PRIVILEGED_FUNCTION$/;"	d
PROJDEFS_H	FreeRTOS/include/projdefs.h	/^#define PROJDEFS_H$/;"	d
PSC	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint16_t PSC;         \/*!< TIM prescaler,                       Address offset: 0x28 *\/$/;"	m	struct:__anon3e8f98ce2108	typeref:typename:__IO uint16_t
PSRAM_Init	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_fsmc_psram.c	/^void PSRAM_Init(void)$/;"	f	typeref:typename:void
PSRAM_ReadBuffer	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_fsmc_psram.c	/^void PSRAM_ReadBuffer(uint16_t* pBuffer, uint32_t ReadAddr, uint32_t NumHalfwordToRead)$/;"	f	typeref:typename:void
PSRAM_WriteBuffer	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_fsmc_psram.c	/^void PSRAM_WriteBuffer(uint16_t* pBuffer, uint32_t WriteAddr, uint32_t NumHalfwordToWrite)$/;"	f	typeref:typename:void
PTPSSIR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t PTPSSIR;$/;"	m	struct:__anon3e8f98ce1008	typeref:typename:__IO uint32_t
PTPTSAR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t PTPTSAR;$/;"	m	struct:__anon3e8f98ce1008	typeref:typename:__IO uint32_t
PTPTSCR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t PTPTSCR;$/;"	m	struct:__anon3e8f98ce1008	typeref:typename:__IO uint32_t
PTPTSHR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t PTPTSHR;$/;"	m	struct:__anon3e8f98ce1008	typeref:typename:__IO uint32_t
PTPTSHUR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t PTPTSHUR;$/;"	m	struct:__anon3e8f98ce1008	typeref:typename:__IO uint32_t
PTPTSLR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t PTPTSLR;$/;"	m	struct:__anon3e8f98ce1008	typeref:typename:__IO uint32_t
PTPTSLUR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t PTPTSLUR;$/;"	m	struct:__anon3e8f98ce1008	typeref:typename:__IO uint32_t
PTPTSSR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t PTPTSSR;  \/* added for STM32F2xx *\/$/;"	m	struct:__anon3e8f98ce1008	typeref:typename:__IO uint32_t
PTPTTHR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t PTPTTHR;$/;"	m	struct:__anon3e8f98ce1008	typeref:typename:__IO uint32_t
PTPTTLR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t PTPTTLR;$/;"	m	struct:__anon3e8f98ce1008	typeref:typename:__IO uint32_t
PUPDR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t PUPDR;    \/*!< GPIO port pull-up\/pull-down register,  Address offset: 0x0C    /;"	m	struct:__anon3e8f98ce1808	typeref:typename:__IO uint32_t
PUTCHAR_PROTOTYPE	Libraries/SDIO_Driver/example/Common/lcd_log.h	/^#define PUTCHAR_PROTOTYPE /;"	d
PVDE_BitNumber	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_pwr.c	/^#define PVDE_BitNumber /;"	d	file:
PVD_IRQHandler	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/arm/startup_stm32f2xx.s	/^PVD_IRQHandler                                      $/;"	l
PVD_IRQHandler	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/iar/startup_stm32f2xx.s	/^PVD_IRQHandler  $/;"	l
PVD_IRQn	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  PVD_IRQn                    = 1,      \/*!< PVD through EXTI Line detection Interrupt         /;"	e	enum:IRQn
PWMC_CCNTR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PWMC_CCNTR; 	\/\/ Channel Counter Register$/;"	m	struct:_AT91S_PWMC_CH	typeref:typename:AT91_REG
PWMC_CCNTR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PWMC_CCNTR; 	\/\/ Channel Counter Register$/;"	m	struct:_AT91S_PWMC_CH	typeref:typename:AT91_REG
PWMC_CCNTR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 PWMC_CCNTR; 	\/\/ Channel Counter Register$/;"	m	struct:_AT91S_PWMC_CH	typeref:typename:AT91_REG
PWMC_CCNTR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define PWMC_CCNTR /;"	d
PWMC_CCNTR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PWMC_CCNTR; 	\/\/ Channel Counter Register$/;"	m	struct:_AT91S_PWMC_CH	typeref:typename:AT91_REG
PWMC_CCNTR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define PWMC_CCNTR /;"	d
PWMC_CCNTR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PWMC_CCNTR; 	\/\/ Channel Counter Register$/;"	m	struct:_AT91S_PWMC_CH	typeref:typename:AT91_REG
PWMC_CCNTR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define PWMC_CCNTR /;"	d
PWMC_CDTYR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PWMC_CDTYR; 	\/\/ Channel Duty Cycle Register$/;"	m	struct:_AT91S_PWMC_CH	typeref:typename:AT91_REG
PWMC_CDTYR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PWMC_CDTYR; 	\/\/ Channel Duty Cycle Register$/;"	m	struct:_AT91S_PWMC_CH	typeref:typename:AT91_REG
PWMC_CDTYR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 PWMC_CDTYR; 	\/\/ Channel Duty Cycle Register$/;"	m	struct:_AT91S_PWMC_CH	typeref:typename:AT91_REG
PWMC_CDTYR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define PWMC_CDTYR /;"	d
PWMC_CDTYR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PWMC_CDTYR; 	\/\/ Channel Duty Cycle Register$/;"	m	struct:_AT91S_PWMC_CH	typeref:typename:AT91_REG
PWMC_CDTYR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define PWMC_CDTYR /;"	d
PWMC_CDTYR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PWMC_CDTYR; 	\/\/ Channel Duty Cycle Register$/;"	m	struct:_AT91S_PWMC_CH	typeref:typename:AT91_REG
PWMC_CDTYR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define PWMC_CDTYR /;"	d
PWMC_CH	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91S_PWMC_CH	 PWMC_CH[4]; 	\/\/ PWMC Channel$/;"	m	struct:_AT91S_PWMC	typeref:typename:AT91S_PWMC_CH[4]
PWMC_CH	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91S_PWMC_CH	 PWMC_CH[4]; 	\/\/ PWMC Channel$/;"	m	struct:_AT91S_PWMC	typeref:typename:AT91S_PWMC_CH[4]
PWMC_CH	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91S_PWMC_CH	 PWMC_CH[32]; 	\/\/ PWMC Channel 0$/;"	m	struct:_AT91S_PWMC	typeref:typename:AT91S_PWMC_CH[32]
PWMC_CH	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define PWMC_CH /;"	d
PWMC_CH	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91S_PWMC_CH	 PWMC_CH[4]; 	\/\/ PWMC Channel$/;"	m	struct:_AT91S_PWMC	typeref:typename:AT91S_PWMC_CH[4]
PWMC_CH	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define PWMC_CH /;"	d
PWMC_CH	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91S_PWMC_CH	 PWMC_CH[4]; 	\/\/ PWMC Channel$/;"	m	struct:_AT91S_PWMC	typeref:typename:AT91S_PWMC_CH[4]
PWMC_CH	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define PWMC_CH /;"	d
PWMC_CMR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PWMC_CMR; 	\/\/ Channel Mode Register$/;"	m	struct:_AT91S_PWMC_CH	typeref:typename:AT91_REG
PWMC_CMR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PWMC_CMR; 	\/\/ Channel Mode Register$/;"	m	struct:_AT91S_PWMC_CH	typeref:typename:AT91_REG
PWMC_CMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 PWMC_CMR; 	\/\/ Channel Mode Register$/;"	m	struct:_AT91S_PWMC_CH	typeref:typename:AT91_REG
PWMC_CMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define PWMC_CMR /;"	d
PWMC_CMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PWMC_CMR; 	\/\/ Channel Mode Register$/;"	m	struct:_AT91S_PWMC_CH	typeref:typename:AT91_REG
PWMC_CMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define PWMC_CMR /;"	d
PWMC_CMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PWMC_CMR; 	\/\/ Channel Mode Register$/;"	m	struct:_AT91S_PWMC_CH	typeref:typename:AT91_REG
PWMC_CMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define PWMC_CMR /;"	d
PWMC_CPRDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PWMC_CPRDR; 	\/\/ Channel Period Register$/;"	m	struct:_AT91S_PWMC_CH	typeref:typename:AT91_REG
PWMC_CPRDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PWMC_CPRDR; 	\/\/ Channel Period Register$/;"	m	struct:_AT91S_PWMC_CH	typeref:typename:AT91_REG
PWMC_CPRDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 PWMC_CPRDR; 	\/\/ Channel Period Register$/;"	m	struct:_AT91S_PWMC_CH	typeref:typename:AT91_REG
PWMC_CPRDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define PWMC_CPRDR /;"	d
PWMC_CPRDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PWMC_CPRDR; 	\/\/ Channel Period Register$/;"	m	struct:_AT91S_PWMC_CH	typeref:typename:AT91_REG
PWMC_CPRDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define PWMC_CPRDR /;"	d
PWMC_CPRDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PWMC_CPRDR; 	\/\/ Channel Period Register$/;"	m	struct:_AT91S_PWMC_CH	typeref:typename:AT91_REG
PWMC_CPRDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define PWMC_CPRDR /;"	d
PWMC_CUPDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PWMC_CUPDR; 	\/\/ Channel Update Register$/;"	m	struct:_AT91S_PWMC_CH	typeref:typename:AT91_REG
PWMC_CUPDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PWMC_CUPDR; 	\/\/ Channel Update Register$/;"	m	struct:_AT91S_PWMC_CH	typeref:typename:AT91_REG
PWMC_CUPDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 PWMC_CUPDR; 	\/\/ Channel Update Register$/;"	m	struct:_AT91S_PWMC_CH	typeref:typename:AT91_REG
PWMC_CUPDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define PWMC_CUPDR /;"	d
PWMC_CUPDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PWMC_CUPDR; 	\/\/ Channel Update Register$/;"	m	struct:_AT91S_PWMC_CH	typeref:typename:AT91_REG
PWMC_CUPDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define PWMC_CUPDR /;"	d
PWMC_CUPDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PWMC_CUPDR; 	\/\/ Channel Update Register$/;"	m	struct:_AT91S_PWMC_CH	typeref:typename:AT91_REG
PWMC_CUPDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define PWMC_CUPDR /;"	d
PWMC_DIS	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PWMC_DIS; 	\/\/ PWMC Disable Register$/;"	m	struct:_AT91S_PWMC	typeref:typename:AT91_REG
PWMC_DIS	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PWMC_DIS; 	\/\/ PWMC Disable Register$/;"	m	struct:_AT91S_PWMC	typeref:typename:AT91_REG
PWMC_DIS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 PWMC_DIS; 	\/\/ PWMC Disable Register$/;"	m	struct:_AT91S_PWMC	typeref:typename:AT91_REG
PWMC_DIS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define PWMC_DIS /;"	d
PWMC_DIS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PWMC_DIS; 	\/\/ PWMC Disable Register$/;"	m	struct:_AT91S_PWMC	typeref:typename:AT91_REG
PWMC_DIS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define PWMC_DIS /;"	d
PWMC_DIS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PWMC_DIS; 	\/\/ PWMC Disable Register$/;"	m	struct:_AT91S_PWMC	typeref:typename:AT91_REG
PWMC_DIS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define PWMC_DIS /;"	d
PWMC_ENA	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PWMC_ENA; 	\/\/ PWMC Enable Register$/;"	m	struct:_AT91S_PWMC	typeref:typename:AT91_REG
PWMC_ENA	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PWMC_ENA; 	\/\/ PWMC Enable Register$/;"	m	struct:_AT91S_PWMC	typeref:typename:AT91_REG
PWMC_ENA	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 PWMC_ENA; 	\/\/ PWMC Enable Register$/;"	m	struct:_AT91S_PWMC	typeref:typename:AT91_REG
PWMC_ENA	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define PWMC_ENA /;"	d
PWMC_ENA	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PWMC_ENA; 	\/\/ PWMC Enable Register$/;"	m	struct:_AT91S_PWMC	typeref:typename:AT91_REG
PWMC_ENA	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define PWMC_ENA /;"	d
PWMC_ENA	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PWMC_ENA; 	\/\/ PWMC Enable Register$/;"	m	struct:_AT91S_PWMC	typeref:typename:AT91_REG
PWMC_ENA	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define PWMC_ENA /;"	d
PWMC_IDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PWMC_IDR; 	\/\/ PWMC Interrupt Disable Register$/;"	m	struct:_AT91S_PWMC	typeref:typename:AT91_REG
PWMC_IDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PWMC_IDR; 	\/\/ PWMC Interrupt Disable Register$/;"	m	struct:_AT91S_PWMC	typeref:typename:AT91_REG
PWMC_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 PWMC_IDR; 	\/\/ PWMC Interrupt Disable Register$/;"	m	struct:_AT91S_PWMC	typeref:typename:AT91_REG
PWMC_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define PWMC_IDR /;"	d
PWMC_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PWMC_IDR; 	\/\/ PWMC Interrupt Disable Register$/;"	m	struct:_AT91S_PWMC	typeref:typename:AT91_REG
PWMC_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define PWMC_IDR /;"	d
PWMC_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PWMC_IDR; 	\/\/ PWMC Interrupt Disable Register$/;"	m	struct:_AT91S_PWMC	typeref:typename:AT91_REG
PWMC_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define PWMC_IDR /;"	d
PWMC_IER	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PWMC_IER; 	\/\/ PWMC Interrupt Enable Register$/;"	m	struct:_AT91S_PWMC	typeref:typename:AT91_REG
PWMC_IER	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PWMC_IER; 	\/\/ PWMC Interrupt Enable Register$/;"	m	struct:_AT91S_PWMC	typeref:typename:AT91_REG
PWMC_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 PWMC_IER; 	\/\/ PWMC Interrupt Enable Register$/;"	m	struct:_AT91S_PWMC	typeref:typename:AT91_REG
PWMC_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define PWMC_IER /;"	d
PWMC_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PWMC_IER; 	\/\/ PWMC Interrupt Enable Register$/;"	m	struct:_AT91S_PWMC	typeref:typename:AT91_REG
PWMC_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define PWMC_IER /;"	d
PWMC_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PWMC_IER; 	\/\/ PWMC Interrupt Enable Register$/;"	m	struct:_AT91S_PWMC	typeref:typename:AT91_REG
PWMC_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define PWMC_IER /;"	d
PWMC_IMR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PWMC_IMR; 	\/\/ PWMC Interrupt Mask Register$/;"	m	struct:_AT91S_PWMC	typeref:typename:AT91_REG
PWMC_IMR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PWMC_IMR; 	\/\/ PWMC Interrupt Mask Register$/;"	m	struct:_AT91S_PWMC	typeref:typename:AT91_REG
PWMC_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 PWMC_IMR; 	\/\/ PWMC Interrupt Mask Register$/;"	m	struct:_AT91S_PWMC	typeref:typename:AT91_REG
PWMC_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define PWMC_IMR /;"	d
PWMC_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PWMC_IMR; 	\/\/ PWMC Interrupt Mask Register$/;"	m	struct:_AT91S_PWMC	typeref:typename:AT91_REG
PWMC_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define PWMC_IMR /;"	d
PWMC_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PWMC_IMR; 	\/\/ PWMC Interrupt Mask Register$/;"	m	struct:_AT91S_PWMC	typeref:typename:AT91_REG
PWMC_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define PWMC_IMR /;"	d
PWMC_ISR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PWMC_ISR; 	\/\/ PWMC Interrupt Status Register$/;"	m	struct:_AT91S_PWMC	typeref:typename:AT91_REG
PWMC_ISR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PWMC_ISR; 	\/\/ PWMC Interrupt Status Register$/;"	m	struct:_AT91S_PWMC	typeref:typename:AT91_REG
PWMC_ISR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 PWMC_ISR; 	\/\/ PWMC Interrupt Status Register$/;"	m	struct:_AT91S_PWMC	typeref:typename:AT91_REG
PWMC_ISR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define PWMC_ISR /;"	d
PWMC_ISR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PWMC_ISR; 	\/\/ PWMC Interrupt Status Register$/;"	m	struct:_AT91S_PWMC	typeref:typename:AT91_REG
PWMC_ISR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define PWMC_ISR /;"	d
PWMC_ISR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PWMC_ISR; 	\/\/ PWMC Interrupt Status Register$/;"	m	struct:_AT91S_PWMC	typeref:typename:AT91_REG
PWMC_ISR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define PWMC_ISR /;"	d
PWMC_MR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PWMC_MR; 	\/\/ PWMC Mode Register$/;"	m	struct:_AT91S_PWMC	typeref:typename:AT91_REG
PWMC_MR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PWMC_MR; 	\/\/ PWMC Mode Register$/;"	m	struct:_AT91S_PWMC	typeref:typename:AT91_REG
PWMC_MR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 PWMC_MR; 	\/\/ PWMC Mode Register$/;"	m	struct:_AT91S_PWMC	typeref:typename:AT91_REG
PWMC_MR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define PWMC_MR /;"	d
PWMC_MR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PWMC_MR; 	\/\/ PWMC Mode Register$/;"	m	struct:_AT91S_PWMC	typeref:typename:AT91_REG
PWMC_MR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define PWMC_MR /;"	d
PWMC_MR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PWMC_MR; 	\/\/ PWMC Mode Register$/;"	m	struct:_AT91S_PWMC	typeref:typename:AT91_REG
PWMC_MR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define PWMC_MR /;"	d
PWMC_Reserved	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PWMC_Reserved[3]; 	\/\/ Reserved$/;"	m	struct:_AT91S_PWMC_CH	typeref:typename:AT91_REG[3]
PWMC_Reserved	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PWMC_Reserved[3]; 	\/\/ Reserved$/;"	m	struct:_AT91S_PWMC_CH	typeref:typename:AT91_REG[3]
PWMC_Reserved	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 PWMC_Reserved[3]; 	\/\/ Reserved$/;"	m	struct:_AT91S_PWMC_CH	typeref:typename:AT91_REG[3]
PWMC_Reserved	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define PWMC_Reserved /;"	d
PWMC_Reserved	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PWMC_Reserved[3]; 	\/\/ Reserved$/;"	m	struct:_AT91S_PWMC_CH	typeref:typename:AT91_REG[3]
PWMC_Reserved	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define PWMC_Reserved /;"	d
PWMC_Reserved	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PWMC_Reserved[3]; 	\/\/ Reserved$/;"	m	struct:_AT91S_PWMC_CH	typeref:typename:AT91_REG[3]
PWMC_Reserved	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define PWMC_Reserved /;"	d
PWMC_SR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PWMC_SR; 	\/\/ PWMC Status Register$/;"	m	struct:_AT91S_PWMC	typeref:typename:AT91_REG
PWMC_SR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PWMC_SR; 	\/\/ PWMC Status Register$/;"	m	struct:_AT91S_PWMC	typeref:typename:AT91_REG
PWMC_SR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 PWMC_SR; 	\/\/ PWMC Status Register$/;"	m	struct:_AT91S_PWMC	typeref:typename:AT91_REG
PWMC_SR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define PWMC_SR /;"	d
PWMC_SR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PWMC_SR; 	\/\/ PWMC Status Register$/;"	m	struct:_AT91S_PWMC	typeref:typename:AT91_REG
PWMC_SR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define PWMC_SR /;"	d
PWMC_SR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PWMC_SR; 	\/\/ PWMC Status Register$/;"	m	struct:_AT91S_PWMC	typeref:typename:AT91_REG
PWMC_SR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define PWMC_SR /;"	d
PWMC_VR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PWMC_VR; 	\/\/ PWMC Version Register$/;"	m	struct:_AT91S_PWMC	typeref:typename:AT91_REG
PWMC_VR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PWMC_VR; 	\/\/ PWMC Version Register$/;"	m	struct:_AT91S_PWMC	typeref:typename:AT91_REG
PWMC_VR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 PWMC_VR; 	\/\/ PWMC Version Register$/;"	m	struct:_AT91S_PWMC	typeref:typename:AT91_REG
PWMC_VR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define PWMC_VR /;"	d
PWMC_VR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PWMC_VR; 	\/\/ PWMC Version Register$/;"	m	struct:_AT91S_PWMC	typeref:typename:AT91_REG
PWMC_VR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define PWMC_VR /;"	d
PWMC_VR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PWMC_VR; 	\/\/ PWMC Version Register$/;"	m	struct:_AT91S_PWMC	typeref:typename:AT91_REG
PWMC_VR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define PWMC_VR /;"	d
PWR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define PWR /;"	d
PWR_BASE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define PWR_BASE /;"	d
PWR_BackupAccessCmd	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_pwr.c	/^void PWR_BackupAccessCmd(FunctionalState NewState)$/;"	f	typeref:typename:void
PWR_BackupRegulatorCmd	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_pwr.c	/^void PWR_BackupRegulatorCmd(FunctionalState NewState)$/;"	f	typeref:typename:void
PWR_CR_CSBF	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  PWR_CR_CSBF /;"	d
PWR_CR_CWUF	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  PWR_CR_CWUF /;"	d
PWR_CR_DBP	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  PWR_CR_DBP /;"	d
PWR_CR_FPDS	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  PWR_CR_FPDS /;"	d
PWR_CR_LPDS	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  PWR_CR_LPDS /;"	d
PWR_CR_PDDS	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  PWR_CR_PDDS /;"	d
PWR_CR_PLS	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  PWR_CR_PLS /;"	d
PWR_CR_PLS_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  PWR_CR_PLS_0 /;"	d
PWR_CR_PLS_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  PWR_CR_PLS_1 /;"	d
PWR_CR_PLS_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  PWR_CR_PLS_2 /;"	d
PWR_CR_PLS_LEV0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  PWR_CR_PLS_LEV0 /;"	d
PWR_CR_PLS_LEV1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  PWR_CR_PLS_LEV1 /;"	d
PWR_CR_PLS_LEV2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  PWR_CR_PLS_LEV2 /;"	d
PWR_CR_PLS_LEV3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  PWR_CR_PLS_LEV3 /;"	d
PWR_CR_PLS_LEV4	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  PWR_CR_PLS_LEV4 /;"	d
PWR_CR_PLS_LEV5	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  PWR_CR_PLS_LEV5 /;"	d
PWR_CR_PLS_LEV6	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  PWR_CR_PLS_LEV6 /;"	d
PWR_CR_PLS_LEV7	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  PWR_CR_PLS_LEV7 /;"	d
PWR_CR_PVDE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  PWR_CR_PVDE /;"	d
PWR_CSR_BRE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  PWR_CSR_BRE /;"	d
PWR_CSR_BRR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  PWR_CSR_BRR /;"	d
PWR_CSR_EWUP	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  PWR_CSR_EWUP /;"	d
PWR_CSR_PVDO	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  PWR_CSR_PVDO /;"	d
PWR_CSR_SBF	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  PWR_CSR_SBF /;"	d
PWR_CSR_WUF	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  PWR_CSR_WUF /;"	d
PWR_ClearFlag	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_pwr.c	/^void PWR_ClearFlag(uint32_t PWR_FLAG)$/;"	f	typeref:typename:void
PWR_DeInit	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_pwr.c	/^void PWR_DeInit(void)$/;"	f	typeref:typename:void
PWR_EnterSTANDBYMode	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_pwr.c	/^void PWR_EnterSTANDBYMode(void)$/;"	f	typeref:typename:void
PWR_EnterSTOPMode	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_pwr.c	/^void PWR_EnterSTOPMode(uint32_t PWR_Regulator, uint8_t PWR_STOPEntry)$/;"	f	typeref:typename:void
PWR_FLAG_BRR	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_pwr.h	/^#define PWR_FLAG_BRR /;"	d
PWR_FLAG_PVDO	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_pwr.h	/^#define PWR_FLAG_PVDO /;"	d
PWR_FLAG_SB	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_pwr.h	/^#define PWR_FLAG_SB /;"	d
PWR_FLAG_WU	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_pwr.h	/^#define PWR_FLAG_WU /;"	d
PWR_FlashPowerDownCmd	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_pwr.c	/^void PWR_FlashPowerDownCmd(FunctionalState NewState)$/;"	f	typeref:typename:void
PWR_GetFlagStatus	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_pwr.c	/^FlagStatus PWR_GetFlagStatus(uint32_t PWR_FLAG)$/;"	f	typeref:typename:FlagStatus
PWR_OFFSET	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_pwr.c	/^#define PWR_OFFSET /;"	d	file:
PWR_PVDCmd	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_pwr.c	/^void PWR_PVDCmd(FunctionalState NewState)$/;"	f	typeref:typename:void
PWR_PVDLevelConfig	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_pwr.c	/^void PWR_PVDLevelConfig(uint32_t PWR_PVDLevel)$/;"	f	typeref:typename:void
PWR_PVDLevel_0	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_pwr.h	/^#define PWR_PVDLevel_0 /;"	d
PWR_PVDLevel_1	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_pwr.h	/^#define PWR_PVDLevel_1 /;"	d
PWR_PVDLevel_2	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_pwr.h	/^#define PWR_PVDLevel_2 /;"	d
PWR_PVDLevel_3	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_pwr.h	/^#define PWR_PVDLevel_3 /;"	d
PWR_PVDLevel_4	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_pwr.h	/^#define PWR_PVDLevel_4 /;"	d
PWR_PVDLevel_5	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_pwr.h	/^#define PWR_PVDLevel_5 /;"	d
PWR_PVDLevel_6	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_pwr.h	/^#define PWR_PVDLevel_6 /;"	d
PWR_PVDLevel_7	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_pwr.h	/^#define PWR_PVDLevel_7 /;"	d
PWR_PWRCTRL_MASK	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_sdio.c	/^#define PWR_PWRCTRL_MASK /;"	d	file:
PWR_Regulator_LowPower	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_pwr.h	/^#define PWR_Regulator_LowPower /;"	d
PWR_Regulator_ON	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_pwr.h	/^#define PWR_Regulator_ON /;"	d
PWR_STOPEntry_WFE	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_pwr.h	/^#define PWR_STOPEntry_WFE /;"	d
PWR_STOPEntry_WFI	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_pwr.h	/^#define PWR_STOPEntry_WFI /;"	d
PWR_TypeDef	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^} PWR_TypeDef;$/;"	t	typeref:struct:__anon3e8f98ce1c08
PWR_WakeUpPinCmd	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_pwr.c	/^void PWR_WakeUpPinCmd(FunctionalState NewState)$/;"	f	typeref:typename:void
Page	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_fsmc_onenand.h	/^  uint16_t Page;$/;"	m	struct:__anonb8f0b6e60308	typeref:typename:uint16_t
PartBlockRead	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^  __IO uint8_t  PartBlockRead;        \/*!< Partial blocks for read allowed *\/$/;"	m	struct:__anon395a0ec00408	typeref:typename:__IO uint8_t
PartBlockRead	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^  __IO uint8_t  PartBlockRead;        \/*!< Partial blocks for read allowed *\/$/;"	m	struct:__anon40942c0d0408	typeref:typename:__IO uint8_t
Path Names	Libraries/fatfs/doc/en/filename.html	/^<h1>Path Names<\/h1>$/;"	h
PendSV_Handler	FreeRTOS/portable/Tasking/ARM_CM4F/port_asm.asm	/^PendSV_Handler: .type func$/;"	l
PendSV_Handler	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/arm/startup_stm32f2xx.s	/^PendSV_Handler  PROC$/;"	l
PendSV_Handler	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/iar/startup_stm32f2xx.s	/^PendSV_Handler$/;"	l
PendSV_Handler	Libraries/SDIO_Driver/example/SDIO/uSDCard/stm32f2xx_it.c	/^void PendSV_Handler(void)$/;"	f	typeref:typename:void
PendSV_Handler	stm32f2xx_it.c	/^void PendSV_Handler(void)$/;"	f	typeref:typename:void
PendSV_IRQn	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  PendSV_IRQn                 = -2,     \/*!< 14 Cortex-M3 Pend SV Interrupt                    /;"	e	enum:IRQn
Performance Effective File Access	Libraries/fatfs/doc/en/appnote.html	/^<h3>Performance Effective File Access<\/h3>$/;"	j
PermWrProtect	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^  __IO uint8_t  PermWrProtect;        \/*!< Permanent write protection *\/$/;"	m	struct:__anon395a0ec00408	typeref:typename:__IO uint8_t
PermWrProtect	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^  __IO uint8_t  PermWrProtect;        \/*!< Permanent write protection *\/$/;"	m	struct:__anon40942c0d0408	typeref:typename:__IO uint8_t
Point	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.h	/^} Point, * pPoint;   $/;"	t	typeref:struct:__anon016e386e0108
Polarity_High	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.h	/^#define Polarity_High /;"	d
Polarity_Low	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.h	/^#define Polarity_Low /;"	d
ProdName1	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^  __IO uint32_t ProdName1;            \/*!< Product Name part1 *\/$/;"	m	struct:__anon395a0ec00508	typeref:typename:__IO uint32_t
ProdName1	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^  __IO uint32_t ProdName1;            \/*!< Product Name part1 *\/$/;"	m	struct:__anon40942c0d0508	typeref:typename:__IO uint32_t
ProdName2	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^  __IO uint8_t  ProdName2;            \/*!< Product Name part2*\/$/;"	m	struct:__anon395a0ec00508	typeref:typename:__IO uint8_t
ProdName2	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^  __IO uint8_t  ProdName2;            \/*!< Product Name part2*\/$/;"	m	struct:__anon40942c0d0508	typeref:typename:__IO uint8_t
ProdRev	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^  __IO uint8_t  ProdRev;              \/*!< Product Revision *\/$/;"	m	struct:__anon395a0ec00508	typeref:typename:__IO uint8_t
ProdRev	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^  __IO uint8_t  ProdRev;              \/*!< Product Revision *\/$/;"	m	struct:__anon40942c0d0508	typeref:typename:__IO uint8_t
ProdSN	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^  __IO uint32_t ProdSN;               \/*!< Product Serial Number *\/$/;"	m	struct:__anon395a0ec00508	typeref:typename:__IO uint32_t
ProdSN	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^  __IO uint32_t ProdSN;               \/*!< Product Serial Number *\/$/;"	m	struct:__anon40942c0d0508	typeref:typename:__IO uint32_t
PutPixel	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.c	/^static void PutPixel(int16_t x, int16_t y)$/;"	f	typeref:typename:void	file:
Q	Libraries/CMSIS/Include/core_cm0.h	/^    uint32_t Q:1;                        \/*!< bit:     27  Saturation condition flag          */;"	m	struct:__anon84a96930010a::__anon84a969300208	typeref:typename:uint32_t:1
Q	Libraries/CMSIS/Include/core_cm0.h	/^    uint32_t Q:1;                        \/*!< bit:     27  Saturation condition flag          */;"	m	struct:__anon84a96930050a::__anon84a969300608	typeref:typename:uint32_t:1
Q	Libraries/CMSIS/Include/core_cm3.h	/^    uint32_t Q:1;                        \/*!< bit:     27  Saturation condition flag          */;"	m	struct:__anon84a975f3010a::__anon84a975f30208	typeref:typename:uint32_t:1
Q	Libraries/CMSIS/Include/core_cm3.h	/^    uint32_t Q:1;                        \/*!< bit:     27  Saturation condition flag          */;"	m	struct:__anon84a975f3050a::__anon84a975f30608	typeref:typename:uint32_t:1
Q	Libraries/CMSIS/Include/core_cm4.h	/^    uint32_t Q:1;                        \/*!< bit:     27  Saturation condition flag          */;"	m	struct:__anon84a97a34010a::__anon84a97a340208	typeref:typename:uint32_t:1
Q	Libraries/CMSIS/Include/core_cm4.h	/^    uint32_t Q:1;                        \/*!< bit:     27  Saturation condition flag          */;"	m	struct:__anon84a97a34050a::__anon84a97a340608	typeref:typename:uint32_t:1
QRSSUSPENDPERIOD	Classes/clsEcgAnalizer.cpp	/^   static const uint16_t QRSSUSPENDPERIOD = 60;$/;"	m	class:clsEcgAnalizer	typeref:typename:const uint16_t	file:
QRSWINDOWLENGTH	Classes/clsEcgAnalizer.cpp	/^   static const uint16_t QRSWINDOWLENGTH = 15;$/;"	m	class:clsEcgAnalizer	typeref:typename:const uint16_t	file:
QUEUE_H	FreeRTOS/include/queue.h	/^#define QUEUE_H$/;"	d
QUEUE_REGISTRY_ITEM	FreeRTOS/queue.c	/^	typedef struct QUEUE_REGISTRY_ITEM$/;"	s	file:
Questions &amp; Answers	Libraries/CMSIS/Documentation/CMSIS_System_View_Description.htm	/^<h2><a name="6"><\/a>Questions &amp; Answers<\/h2>$/;"	i
QueueDefinition	FreeRTOS/queue.c	/^typedef struct QueueDefinition$/;"	s	file:
R0	FreeRTOS/portable/IAR/AtmelSAM7S64/ISR_Support.h	/^	MOV		LR, R0$/;"	v
R0	FreeRTOS/portable/IAR/AtmelSAM7S64/ISR_Support.h	/^	MSR		SPSR_cxsf, R0$/;"	v	typeref:typename:MSR
R0	FreeRTOS/portable/IAR/AtmelSAM9XE/ISR_Support.h	/^	MOV		LR, R0$/;"	v
R0	FreeRTOS/portable/IAR/AtmelSAM9XE/ISR_Support.h	/^	MSR		SPSR_cxsf, R0$/;"	v	typeref:typename:MSR
R0	FreeRTOS/portable/IAR/LPC2000/ISR_Support.h	/^	MOV		LR, R0$/;"	v
R0	FreeRTOS/portable/IAR/LPC2000/ISR_Support.h	/^	MSR		SPSR_cxsf, R0$/;"	v	typeref:typename:MSR
R0	FreeRTOS/portable/IAR/STR71x/ISR_Support.h	/^	MOV		LR, R0$/;"	v
R0	FreeRTOS/portable/IAR/STR71x/ISR_Support.h	/^	MSR		SPSR_cxsf, R0$/;"	v	typeref:typename:MSR
R0	FreeRTOS/portable/IAR/STR75x/ISR_Support.h	/^	MOV		LR, R0$/;"	v
R0	FreeRTOS/portable/IAR/STR75x/ISR_Support.h	/^	MSR		SPSR_cxsf, R0$/;"	v	typeref:typename:MSR
R0	FreeRTOS/portable/IAR/STR91x/ISR_Support.h	/^	MOV		LR, R0$/;"	v
R0	FreeRTOS/portable/IAR/STR91x/ISR_Support.h	/^	MSR		SPSR_cxsf, R0$/;"	v	typeref:typename:MSR
R0	FreeRTOS/portable/Softune/MB91460/port.c	/^	 ST R0,@-R15								;Store PC to User stack$/;"	v
R0	FreeRTOS/portable/Softune/MB91460/port.c	/^	 ST R0,@-R15								;Store PC to system stack$/;"	v
R0	FreeRTOS/portable/Softune/MB91460/port.c	/^	 ST R0,@-R15								;Store PS to User stack$/;"	v
R0	FreeRTOS/portable/Softune/MB91460/port.c	/^	 ST R0,@-R15								;Store PS to system stack$/;"	v
R0	Libraries/SDIO_Driver/example/Common/stm32_eval_legacy.h	/^#define R0 /;"	d
R1	FreeRTOS/portable/IAR/AtmelSAM7S64/ISR_Support.h	/^	LDR		R1, =pxCurrentTCB$/;"	v
R1	FreeRTOS/portable/IAR/AtmelSAM7S64/ISR_Support.h	/^	STR		R1, [R0]$/;"	v	typeref:typename:STR
R1	FreeRTOS/portable/IAR/AtmelSAM9XE/ISR_Support.h	/^	LDR		R1, =pxCurrentTCB$/;"	v
R1	FreeRTOS/portable/IAR/AtmelSAM9XE/ISR_Support.h	/^	STR		R1, [R0]$/;"	v	typeref:typename:STR
R1	FreeRTOS/portable/IAR/LPC2000/ISR_Support.h	/^	LDR		R1, =pxCurrentTCB$/;"	v
R1	FreeRTOS/portable/IAR/LPC2000/ISR_Support.h	/^	STR		R1, [R0]$/;"	v	typeref:typename:STR
R1	FreeRTOS/portable/IAR/STR71x/ISR_Support.h	/^	LDR		R1, =pxCurrentTCB$/;"	v
R1	FreeRTOS/portable/IAR/STR71x/ISR_Support.h	/^	STR		R1, [R0]$/;"	v	typeref:typename:STR
R1	FreeRTOS/portable/IAR/STR75x/ISR_Support.h	/^	LDR		R1, =pxCurrentTCB$/;"	v
R1	FreeRTOS/portable/IAR/STR75x/ISR_Support.h	/^	STR		R1, [R0]$/;"	v	typeref:typename:STR
R1	FreeRTOS/portable/IAR/STR91x/ISR_Support.h	/^	LDR		R1, =pxCurrentTCB$/;"	v
R1	FreeRTOS/portable/IAR/STR91x/ISR_Support.h	/^	STR		R1, [R0]$/;"	v	typeref:typename:STR
R1	Libraries/SDIO_Driver/example/Common/stm32_eval_legacy.h	/^#define R1 /;"	d
R10	Libraries/SDIO_Driver/example/Common/stm32_eval_legacy.h	/^#define R10 /;"	d
R106	Libraries/SDIO_Driver/example/Common/stm32_eval_legacy.h	/^#define R106 /;"	d
R118	Libraries/SDIO_Driver/example/Common/stm32_eval_legacy.h	/^#define R118 /;"	d
R12	FreeRTOS/portable/Softune/MB91460/port.c	/^	CALL32	 _vTaskIncrementTick,R12		;Increment Tick$/;"	v
R12	FreeRTOS/portable/Softune/MB91460/port.c	/^	CALL32	 _vTaskSwitchContext,R12		;Switch context if required$/;"	v
R12	FreeRTOS/portable/Softune/MB91460/port.c	/^	CALL32	 _vTaskSwitchContext,R12		;Switch context if required$/;"	v	typeref:typename:Increment Tick CALL32
R12	FreeRTOS/portable/Softune/MB91460/port.c	/^	CALL32	 _vTaskSwitchContext,R12		;Switch context if required$/;"	v	typeref:typename:Save context CALL32
R12	Libraries/SDIO_Driver/example/Common/stm32_eval_legacy.h	/^#define R12 /;"	d
R128	Libraries/SDIO_Driver/example/Common/stm32_eval_legacy.h	/^#define R128 /;"	d
R129	Libraries/SDIO_Driver/example/Common/stm32_eval_legacy.h	/^#define R129 /;"	d
R13	Libraries/SDIO_Driver/example/Common/stm32_eval_legacy.h	/^#define R13 /;"	d
R130	Libraries/SDIO_Driver/example/Common/stm32_eval_legacy.h	/^#define R130 /;"	d
R131	Libraries/SDIO_Driver/example/Common/stm32_eval_legacy.h	/^#define R131 /;"	d
R132	Libraries/SDIO_Driver/example/Common/stm32_eval_legacy.h	/^#define R132 /;"	d
R133	Libraries/SDIO_Driver/example/Common/stm32_eval_legacy.h	/^#define R133 /;"	d
R134	Libraries/SDIO_Driver/example/Common/stm32_eval_legacy.h	/^#define R134 /;"	d
R135	Libraries/SDIO_Driver/example/Common/stm32_eval_legacy.h	/^#define R135 /;"	d
R136	Libraries/SDIO_Driver/example/Common/stm32_eval_legacy.h	/^#define R136 /;"	d
R137	Libraries/SDIO_Driver/example/Common/stm32_eval_legacy.h	/^#define R137 /;"	d
R139	Libraries/SDIO_Driver/example/Common/stm32_eval_legacy.h	/^#define R139 /;"	d
R14	Libraries/SDIO_Driver/example/Common/stm32_eval_legacy.h	/^#define R14 /;"	d
R140	Libraries/SDIO_Driver/example/Common/stm32_eval_legacy.h	/^#define R140 /;"	d
R141	Libraries/SDIO_Driver/example/Common/stm32_eval_legacy.h	/^#define R141 /;"	d
R143	Libraries/SDIO_Driver/example/Common/stm32_eval_legacy.h	/^#define R143 /;"	d
R144	Libraries/SDIO_Driver/example/Common/stm32_eval_legacy.h	/^#define R144 /;"	d
R145	Libraries/SDIO_Driver/example/Common/stm32_eval_legacy.h	/^#define R145 /;"	d
R146	Libraries/SDIO_Driver/example/Common/stm32_eval_legacy.h	/^#define R146 /;"	d
R147	Libraries/SDIO_Driver/example/Common/stm32_eval_legacy.h	/^#define R147 /;"	d
R148	Libraries/SDIO_Driver/example/Common/stm32_eval_legacy.h	/^#define R148 /;"	d
R149	Libraries/SDIO_Driver/example/Common/stm32_eval_legacy.h	/^#define R149 /;"	d
R15	Libraries/SDIO_Driver/example/Common/stm32_eval_legacy.h	/^#define R15 /;"	d
R150	Libraries/SDIO_Driver/example/Common/stm32_eval_legacy.h	/^#define R150 /;"	d
R151	Libraries/SDIO_Driver/example/Common/stm32_eval_legacy.h	/^#define R151 /;"	d
R152	Libraries/SDIO_Driver/example/Common/stm32_eval_legacy.h	/^#define R152 /;"	d
R153	Libraries/SDIO_Driver/example/Common/stm32_eval_legacy.h	/^#define R153 /;"	d
R154	Libraries/SDIO_Driver/example/Common/stm32_eval_legacy.h	/^#define R154 /;"	d
R157	Libraries/SDIO_Driver/example/Common/stm32_eval_legacy.h	/^#define R157 /;"	d
R16	Libraries/SDIO_Driver/example/Common/stm32_eval_legacy.h	/^#define R16 /;"	d
R17	Libraries/SDIO_Driver/example/Common/stm32_eval_legacy.h	/^#define R17 /;"	d
R18	Libraries/SDIO_Driver/example/Common/stm32_eval_legacy.h	/^#define R18 /;"	d
R19	Libraries/SDIO_Driver/example/Common/stm32_eval_legacy.h	/^#define R19 /;"	d
R192	Libraries/SDIO_Driver/example/Common/stm32_eval_legacy.h	/^#define R192 /;"	d
R193	Libraries/SDIO_Driver/example/Common/stm32_eval_legacy.h	/^#define R193 /;"	d
R2	Libraries/SDIO_Driver/example/Common/stm32_eval_legacy.h	/^#define R2 /;"	d
R20	Libraries/SDIO_Driver/example/Common/stm32_eval_legacy.h	/^#define R20 /;"	d
R21	Libraries/SDIO_Driver/example/Common/stm32_eval_legacy.h	/^#define R21 /;"	d
R22	Libraries/SDIO_Driver/example/Common/stm32_eval_legacy.h	/^#define R22 /;"	d
R227	Libraries/SDIO_Driver/example/Common/stm32_eval_legacy.h	/^#define R227 /;"	d
R229	Libraries/SDIO_Driver/example/Common/stm32_eval_legacy.h	/^#define R229 /;"	d
R23	Libraries/SDIO_Driver/example/Common/stm32_eval_legacy.h	/^#define R23 /;"	d
R231	Libraries/SDIO_Driver/example/Common/stm32_eval_legacy.h	/^#define R231 /;"	d
R239	Libraries/SDIO_Driver/example/Common/stm32_eval_legacy.h	/^#define R239 /;"	d
R24	Libraries/SDIO_Driver/example/Common/stm32_eval_legacy.h	/^#define R24 /;"	d
R25	Libraries/SDIO_Driver/example/Common/stm32_eval_legacy.h	/^#define R25 /;"	d
R26	Libraries/SDIO_Driver/example/Common/stm32_eval_legacy.h	/^#define R26 /;"	d
R27	Libraries/SDIO_Driver/example/Common/stm32_eval_legacy.h	/^#define R27 /;"	d
R28	Libraries/SDIO_Driver/example/Common/stm32_eval_legacy.h	/^#define R28 /;"	d
R29	Libraries/SDIO_Driver/example/Common/stm32_eval_legacy.h	/^#define R29 /;"	d
R3	Libraries/SDIO_Driver/example/Common/stm32_eval_legacy.h	/^#define R3 /;"	d
R30	Libraries/SDIO_Driver/example/Common/stm32_eval_legacy.h	/^#define R30 /;"	d
R31	Libraries/SDIO_Driver/example/Common/stm32_eval_legacy.h	/^#define R31 /;"	d
R32	Libraries/SDIO_Driver/example/Common/stm32_eval_legacy.h	/^#define R32 /;"	d
R33	Libraries/SDIO_Driver/example/Common/stm32_eval_legacy.h	/^#define R33 /;"	d
R34	Libraries/SDIO_Driver/example/Common/stm32_eval_legacy.h	/^#define R34 /;"	d
R36	Libraries/SDIO_Driver/example/Common/stm32_eval_legacy.h	/^#define R36 /;"	d
R37	Libraries/SDIO_Driver/example/Common/stm32_eval_legacy.h	/^#define R37 /;"	d
R4	Libraries/SDIO_Driver/example/Common/stm32_eval_legacy.h	/^#define R4 /;"	d
R40	Libraries/SDIO_Driver/example/Common/stm32_eval_legacy.h	/^#define R40 /;"	d
R41	Libraries/SDIO_Driver/example/Common/stm32_eval_legacy.h	/^#define R41 /;"	d
R43	Libraries/SDIO_Driver/example/Common/stm32_eval_legacy.h	/^#define R43 /;"	d
R45	Libraries/SDIO_Driver/example/Common/stm32_eval_legacy.h	/^#define R45 /;"	d
R48	Libraries/SDIO_Driver/example/Common/stm32_eval_legacy.h	/^#define R48 /;"	d
R49	Libraries/SDIO_Driver/example/Common/stm32_eval_legacy.h	/^#define R49 /;"	d
R5	Libraries/SDIO_Driver/example/Common/stm32_eval_legacy.h	/^#define R5 /;"	d
R50	Libraries/SDIO_Driver/example/Common/stm32_eval_legacy.h	/^#define R50 /;"	d
R51	Libraries/SDIO_Driver/example/Common/stm32_eval_legacy.h	/^#define R51 /;"	d
R52	Libraries/SDIO_Driver/example/Common/stm32_eval_legacy.h	/^#define R52 /;"	d
R53	Libraries/SDIO_Driver/example/Common/stm32_eval_legacy.h	/^#define R53 /;"	d
R54	Libraries/SDIO_Driver/example/Common/stm32_eval_legacy.h	/^#define R54 /;"	d
R55	Libraries/SDIO_Driver/example/Common/stm32_eval_legacy.h	/^#define R55 /;"	d
R56	Libraries/SDIO_Driver/example/Common/stm32_eval_legacy.h	/^#define R56 /;"	d
R57	Libraries/SDIO_Driver/example/Common/stm32_eval_legacy.h	/^#define R57 /;"	d
R59	Libraries/SDIO_Driver/example/Common/stm32_eval_legacy.h	/^#define R59 /;"	d
R6	Libraries/SDIO_Driver/example/Common/stm32_eval_legacy.h	/^#define R6 /;"	d
R60	Libraries/SDIO_Driver/example/Common/stm32_eval_legacy.h	/^#define R60 /;"	d
R61	Libraries/SDIO_Driver/example/Common/stm32_eval_legacy.h	/^#define R61 /;"	d
R62	Libraries/SDIO_Driver/example/Common/stm32_eval_legacy.h	/^#define R62 /;"	d
R63	Libraries/SDIO_Driver/example/Common/stm32_eval_legacy.h	/^#define R63 /;"	d
R64	Libraries/SDIO_Driver/example/Common/stm32_eval_legacy.h	/^#define R64 /;"	d
R65	Libraries/SDIO_Driver/example/Common/stm32_eval_legacy.h	/^#define R65 /;"	d
R66	Libraries/SDIO_Driver/example/Common/stm32_eval_legacy.h	/^#define R66 /;"	d
R67	Libraries/SDIO_Driver/example/Common/stm32_eval_legacy.h	/^#define R67 /;"	d
R68	Libraries/SDIO_Driver/example/Common/stm32_eval_legacy.h	/^#define R68 /;"	d
R69	Libraries/SDIO_Driver/example/Common/stm32_eval_legacy.h	/^#define R69 /;"	d
R7	Libraries/SDIO_Driver/example/Common/stm32_eval_legacy.h	/^#define R7 /;"	d
R70	Libraries/SDIO_Driver/example/Common/stm32_eval_legacy.h	/^#define R70 /;"	d
R71	Libraries/SDIO_Driver/example/Common/stm32_eval_legacy.h	/^#define R71 /;"	d
R72	Libraries/SDIO_Driver/example/Common/stm32_eval_legacy.h	/^#define R72 /;"	d
R73	Libraries/SDIO_Driver/example/Common/stm32_eval_legacy.h	/^#define R73 /;"	d
R74	Libraries/SDIO_Driver/example/Common/stm32_eval_legacy.h	/^#define R74 /;"	d
R75	Libraries/SDIO_Driver/example/Common/stm32_eval_legacy.h	/^#define R75 /;"	d
R76	Libraries/SDIO_Driver/example/Common/stm32_eval_legacy.h	/^#define R76 /;"	d
R77	Libraries/SDIO_Driver/example/Common/stm32_eval_legacy.h	/^#define R77 /;"	d
R78	Libraries/SDIO_Driver/example/Common/stm32_eval_legacy.h	/^#define R78 /;"	d
R79	Libraries/SDIO_Driver/example/Common/stm32_eval_legacy.h	/^#define R79 /;"	d
R8	Libraries/SDIO_Driver/example/Common/stm32_eval_legacy.h	/^#define R8 /;"	d
R80	Libraries/SDIO_Driver/example/Common/stm32_eval_legacy.h	/^#define R80 /;"	d
R81	Libraries/SDIO_Driver/example/Common/stm32_eval_legacy.h	/^#define R81 /;"	d
R82	Libraries/SDIO_Driver/example/Common/stm32_eval_legacy.h	/^#define R82 /;"	d
R83	Libraries/SDIO_Driver/example/Common/stm32_eval_legacy.h	/^#define R83 /;"	d
R9	Libraries/SDIO_Driver/example/Common/stm32_eval_legacy.h	/^#define R9 /;"	d
R96	Libraries/SDIO_Driver/example/Common/stm32_eval_legacy.h	/^#define R96 /;"	d
R97	Libraries/SDIO_Driver/example/Common/stm32_eval_legacy.h	/^#define R97 /;"	d
RASR	Libraries/CMSIS/Include/core_cm3.h	/^  __IO uint32_t RASR;                    \/*!< Offset: 0x010 (R\/W)  MPU Region Attribute and Si/;"	m	struct:__anon84a975f30f08	typeref:typename:__IO uint32_t
RASR	Libraries/CMSIS/Include/core_cm4.h	/^  __IO uint32_t RASR;                    \/*!< Offset: 0x010 (R\/W)  MPU Region Attribute and Si/;"	m	struct:__anon84a97a340f08	typeref:typename:__IO uint32_t
RASR_A1	Libraries/CMSIS/Include/core_cm3.h	/^  __IO uint32_t RASR_A1;                 \/*!< Offset: 0x018 (R\/W)  MPU Alias 1 Region Attribut/;"	m	struct:__anon84a975f30f08	typeref:typename:__IO uint32_t
RASR_A1	Libraries/CMSIS/Include/core_cm4.h	/^  __IO uint32_t RASR_A1;                 \/*!< Offset: 0x018 (R\/W)  MPU Alias 1 Region Attribut/;"	m	struct:__anon84a97a340f08	typeref:typename:__IO uint32_t
RASR_A2	Libraries/CMSIS/Include/core_cm3.h	/^  __IO uint32_t RASR_A2;                 \/*!< Offset: 0x020 (R\/W)  MPU Alias 2 Region Attribut/;"	m	struct:__anon84a975f30f08	typeref:typename:__IO uint32_t
RASR_A2	Libraries/CMSIS/Include/core_cm4.h	/^  __IO uint32_t RASR_A2;                 \/*!< Offset: 0x020 (R\/W)  MPU Alias 2 Region Attribut/;"	m	struct:__anon84a97a340f08	typeref:typename:__IO uint32_t
RASR_A3	Libraries/CMSIS/Include/core_cm3.h	/^  __IO uint32_t RASR_A3;                 \/*!< Offset: 0x028 (R\/W)  MPU Alias 3 Region Attribut/;"	m	struct:__anon84a975f30f08	typeref:typename:__IO uint32_t
RASR_A3	Libraries/CMSIS/Include/core_cm4.h	/^  __IO uint32_t RASR_A3;                 \/*!< Offset: 0x028 (R\/W)  MPU Alias 3 Region Attribut/;"	m	struct:__anon84a97a340f08	typeref:typename:__IO uint32_t
RAddr	Classes/I2C1class.cpp	/^   uint8_t WAddr, RAddr;$/;"	m	class:clsI2C1	typeref:typename:uint8_t	file:
RBAR	Libraries/CMSIS/Include/core_cm3.h	/^  __IO uint32_t RBAR;                    \/*!< Offset: 0x00C (R\/W)  MPU Region Base Address Reg/;"	m	struct:__anon84a975f30f08	typeref:typename:__IO uint32_t
RBAR	Libraries/CMSIS/Include/core_cm4.h	/^  __IO uint32_t RBAR;                    \/*!< Offset: 0x00C (R\/W)  MPU Region Base Address Reg/;"	m	struct:__anon84a97a340f08	typeref:typename:__IO uint32_t
RBAR_A1	Libraries/CMSIS/Include/core_cm3.h	/^  __IO uint32_t RBAR_A1;                 \/*!< Offset: 0x014 (R\/W)  MPU Alias 1 Region Base Add/;"	m	struct:__anon84a975f30f08	typeref:typename:__IO uint32_t
RBAR_A1	Libraries/CMSIS/Include/core_cm4.h	/^  __IO uint32_t RBAR_A1;                 \/*!< Offset: 0x014 (R\/W)  MPU Alias 1 Region Base Add/;"	m	struct:__anon84a97a340f08	typeref:typename:__IO uint32_t
RBAR_A2	Libraries/CMSIS/Include/core_cm3.h	/^  __IO uint32_t RBAR_A2;                 \/*!< Offset: 0x01C (R\/W)  MPU Alias 2 Region Base Add/;"	m	struct:__anon84a975f30f08	typeref:typename:__IO uint32_t
RBAR_A2	Libraries/CMSIS/Include/core_cm4.h	/^  __IO uint32_t RBAR_A2;                 \/*!< Offset: 0x01C (R\/W)  MPU Alias 2 Region Base Add/;"	m	struct:__anon84a97a340f08	typeref:typename:__IO uint32_t
RBAR_A3	Libraries/CMSIS/Include/core_cm3.h	/^  __IO uint32_t RBAR_A3;                 \/*!< Offset: 0x024 (R\/W)  MPU Alias 3 Region Base Add/;"	m	struct:__anon84a975f30f08	typeref:typename:__IO uint32_t
RBAR_A3	Libraries/CMSIS/Include/core_cm4.h	/^  __IO uint32_t RBAR_A3;                 \/*!< Offset: 0x024 (R\/W)  MPU Alias 3 Region Base Add/;"	m	struct:__anon84a97a340f08	typeref:typename:__IO uint32_t
RCA	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.c	/^static uint32_t CSD_Tab[4], CID_Tab[4], RCA = 0;$/;"	v	typeref:typename:uint32_t[4][4]	file:
RCA	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^  uint16_t RCA;$/;"	m	struct:__anon395a0ec00708	typeref:typename:uint16_t
RCA	Libraries/SDIO_Driver/stm32_sdio_sd.c	/^static uint32_t CSD_Tab[4], CID_Tab[4], RCA = 0;$/;"	v	typeref:typename:uint32_t[4][4]	file:
RCA	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^  uint16_t RCA;$/;"	m	struct:__anon40942c0d0708	typeref:typename:uint16_t
RCC	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RCC /;"	d
RCC_AHB1ENR_BKPSRAMEN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_AHB1ENR_BKPSRAMEN /;"	d
RCC_AHB1ENR_CRCEN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_AHB1ENR_CRCEN /;"	d
RCC_AHB1ENR_DMA1EN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_AHB1ENR_DMA1EN /;"	d
RCC_AHB1ENR_DMA2EN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_AHB1ENR_DMA2EN /;"	d
RCC_AHB1ENR_ETHMACEN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_AHB1ENR_ETHMACEN /;"	d
RCC_AHB1ENR_ETHMACPTPEN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_AHB1ENR_ETHMACPTPEN /;"	d
RCC_AHB1ENR_ETHMACRXEN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_AHB1ENR_ETHMACRXEN /;"	d
RCC_AHB1ENR_ETHMACTXEN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_AHB1ENR_ETHMACTXEN /;"	d
RCC_AHB1ENR_GPIOAEN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_AHB1ENR_GPIOAEN /;"	d
RCC_AHB1ENR_GPIOBEN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_AHB1ENR_GPIOBEN /;"	d
RCC_AHB1ENR_GPIOCEN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_AHB1ENR_GPIOCEN /;"	d
RCC_AHB1ENR_GPIODEN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_AHB1ENR_GPIODEN /;"	d
RCC_AHB1ENR_GPIOEEN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_AHB1ENR_GPIOEEN /;"	d
RCC_AHB1ENR_GPIOFEN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_AHB1ENR_GPIOFEN /;"	d
RCC_AHB1ENR_GPIOGEN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_AHB1ENR_GPIOGEN /;"	d
RCC_AHB1ENR_GPIOHEN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_AHB1ENR_GPIOHEN /;"	d
RCC_AHB1ENR_GPIOIEN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_AHB1ENR_GPIOIEN /;"	d
RCC_AHB1ENR_OTGHSEN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_AHB1ENR_OTGHSEN /;"	d
RCC_AHB1ENR_OTGHSULPIEN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_AHB1ENR_OTGHSULPIEN /;"	d
RCC_AHB1LPENR_BKPSRAMLPEN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_AHB1LPENR_BKPSRAMLPEN /;"	d
RCC_AHB1LPENR_CRCLPEN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_AHB1LPENR_CRCLPEN /;"	d
RCC_AHB1LPENR_DMA1LPEN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_AHB1LPENR_DMA1LPEN /;"	d
RCC_AHB1LPENR_DMA2LPEN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_AHB1LPENR_DMA2LPEN /;"	d
RCC_AHB1LPENR_ETHMACLPEN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_AHB1LPENR_ETHMACLPEN /;"	d
RCC_AHB1LPENR_ETHMACPTPLPEN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_AHB1LPENR_ETHMACPTPLPEN /;"	d
RCC_AHB1LPENR_ETHMACRXLPEN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_AHB1LPENR_ETHMACRXLPEN /;"	d
RCC_AHB1LPENR_ETHMACTXLPEN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_AHB1LPENR_ETHMACTXLPEN /;"	d
RCC_AHB1LPENR_FLITFLPEN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_AHB1LPENR_FLITFLPEN /;"	d
RCC_AHB1LPENR_GPIOALPEN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_AHB1LPENR_GPIOALPEN /;"	d
RCC_AHB1LPENR_GPIOBLPEN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_AHB1LPENR_GPIOBLPEN /;"	d
RCC_AHB1LPENR_GPIOCLPEN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_AHB1LPENR_GPIOCLPEN /;"	d
RCC_AHB1LPENR_GPIODLPEN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_AHB1LPENR_GPIODLPEN /;"	d
RCC_AHB1LPENR_GPIOELPEN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_AHB1LPENR_GPIOELPEN /;"	d
RCC_AHB1LPENR_GPIOFLPEN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_AHB1LPENR_GPIOFLPEN /;"	d
RCC_AHB1LPENR_GPIOGLPEN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_AHB1LPENR_GPIOGLPEN /;"	d
RCC_AHB1LPENR_GPIOHLPEN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_AHB1LPENR_GPIOHLPEN /;"	d
RCC_AHB1LPENR_GPIOILPEN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_AHB1LPENR_GPIOILPEN /;"	d
RCC_AHB1LPENR_OTGHSLPEN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_AHB1LPENR_OTGHSLPEN /;"	d
RCC_AHB1LPENR_OTGHSULPILPEN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_AHB1LPENR_OTGHSULPILPEN /;"	d
RCC_AHB1LPENR_SRAM1LPEN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_AHB1LPENR_SRAM1LPEN /;"	d
RCC_AHB1LPENR_SRAM2LPEN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_AHB1LPENR_SRAM2LPEN /;"	d
RCC_AHB1PeriphClockCmd	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_rcc.c	/^void RCC_AHB1PeriphClockCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)$/;"	f	typeref:typename:void
RCC_AHB1PeriphClockLPModeCmd	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_rcc.c	/^void RCC_AHB1PeriphClockLPModeCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)$/;"	f	typeref:typename:void
RCC_AHB1PeriphResetCmd	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_rcc.c	/^void RCC_AHB1PeriphResetCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)$/;"	f	typeref:typename:void
RCC_AHB1Periph_BKPSRAM	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define RCC_AHB1Periph_BKPSRAM /;"	d
RCC_AHB1Periph_CRC	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define RCC_AHB1Periph_CRC /;"	d
RCC_AHB1Periph_DMA1	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define RCC_AHB1Periph_DMA1 /;"	d
RCC_AHB1Periph_DMA2	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define RCC_AHB1Periph_DMA2 /;"	d
RCC_AHB1Periph_ETH_MAC	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define RCC_AHB1Periph_ETH_MAC /;"	d
RCC_AHB1Periph_ETH_MAC_PTP	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define RCC_AHB1Periph_ETH_MAC_PTP /;"	d
RCC_AHB1Periph_ETH_MAC_Rx	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define RCC_AHB1Periph_ETH_MAC_Rx /;"	d
RCC_AHB1Periph_ETH_MAC_Tx	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define RCC_AHB1Periph_ETH_MAC_Tx /;"	d
RCC_AHB1Periph_FLITF	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define RCC_AHB1Periph_FLITF /;"	d
RCC_AHB1Periph_GPIOA	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define RCC_AHB1Periph_GPIOA /;"	d
RCC_AHB1Periph_GPIOB	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define RCC_AHB1Periph_GPIOB /;"	d
RCC_AHB1Periph_GPIOC	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define RCC_AHB1Periph_GPIOC /;"	d
RCC_AHB1Periph_GPIOD	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define RCC_AHB1Periph_GPIOD /;"	d
RCC_AHB1Periph_GPIOE	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define RCC_AHB1Periph_GPIOE /;"	d
RCC_AHB1Periph_GPIOF	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define RCC_AHB1Periph_GPIOF /;"	d
RCC_AHB1Periph_GPIOG	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define RCC_AHB1Periph_GPIOG /;"	d
RCC_AHB1Periph_GPIOH	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define RCC_AHB1Periph_GPIOH /;"	d
RCC_AHB1Periph_GPIOI	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define RCC_AHB1Periph_GPIOI /;"	d
RCC_AHB1Periph_OTG_HS	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define RCC_AHB1Periph_OTG_HS /;"	d
RCC_AHB1Periph_OTG_HS_ULPI	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define RCC_AHB1Periph_OTG_HS_ULPI /;"	d
RCC_AHB1Periph_SRAM1	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define RCC_AHB1Periph_SRAM1 /;"	d
RCC_AHB1Periph_SRAM2	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define RCC_AHB1Periph_SRAM2 /;"	d
RCC_AHB1RSTR_CRCRST	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_AHB1RSTR_CRCRST /;"	d
RCC_AHB1RSTR_DMA1RST	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_AHB1RSTR_DMA1RST /;"	d
RCC_AHB1RSTR_DMA2RST	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_AHB1RSTR_DMA2RST /;"	d
RCC_AHB1RSTR_ETHMACRST	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_AHB1RSTR_ETHMACRST /;"	d
RCC_AHB1RSTR_GPIOARST	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_AHB1RSTR_GPIOARST /;"	d
RCC_AHB1RSTR_GPIOBRST	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_AHB1RSTR_GPIOBRST /;"	d
RCC_AHB1RSTR_GPIOCRST	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_AHB1RSTR_GPIOCRST /;"	d
RCC_AHB1RSTR_GPIODRST	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_AHB1RSTR_GPIODRST /;"	d
RCC_AHB1RSTR_GPIOERST	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_AHB1RSTR_GPIOERST /;"	d
RCC_AHB1RSTR_GPIOFRST	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_AHB1RSTR_GPIOFRST /;"	d
RCC_AHB1RSTR_GPIOGRST	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_AHB1RSTR_GPIOGRST /;"	d
RCC_AHB1RSTR_GPIOHRST	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_AHB1RSTR_GPIOHRST /;"	d
RCC_AHB1RSTR_GPIOIRST	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_AHB1RSTR_GPIOIRST /;"	d
RCC_AHB1RSTR_OTGHRST	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_AHB1RSTR_OTGHRST /;"	d
RCC_AHB2ENR_CRYPEN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_AHB2ENR_CRYPEN /;"	d
RCC_AHB2ENR_DCMIEN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_AHB2ENR_DCMIEN /;"	d
RCC_AHB2ENR_HASHEN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_AHB2ENR_HASHEN /;"	d
RCC_AHB2ENR_OTGFSEN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_AHB2ENR_OTGFSEN /;"	d
RCC_AHB2ENR_RNGEN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_AHB2ENR_RNGEN /;"	d
RCC_AHB2LPENR_CRYPLPEN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_AHB2LPENR_CRYPLPEN /;"	d
RCC_AHB2LPENR_DCMILPEN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_AHB2LPENR_DCMILPEN /;"	d
RCC_AHB2LPENR_HASHLPEN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_AHB2LPENR_HASHLPEN /;"	d
RCC_AHB2LPENR_OTGFSLPEN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_AHB2LPENR_OTGFSLPEN /;"	d
RCC_AHB2LPENR_RNGLPEN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_AHB2LPENR_RNGLPEN /;"	d
RCC_AHB2PeriphClockCmd	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_rcc.c	/^void RCC_AHB2PeriphClockCmd(uint32_t RCC_AHB2Periph, FunctionalState NewState)$/;"	f	typeref:typename:void
RCC_AHB2PeriphClockLPModeCmd	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_rcc.c	/^void RCC_AHB2PeriphClockLPModeCmd(uint32_t RCC_AHB2Periph, FunctionalState NewState)$/;"	f	typeref:typename:void
RCC_AHB2PeriphResetCmd	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_rcc.c	/^void RCC_AHB2PeriphResetCmd(uint32_t RCC_AHB2Periph, FunctionalState NewState)$/;"	f	typeref:typename:void
RCC_AHB2Periph_CRYP	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define RCC_AHB2Periph_CRYP /;"	d
RCC_AHB2Periph_DCMI	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define RCC_AHB2Periph_DCMI /;"	d
RCC_AHB2Periph_HASH	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define RCC_AHB2Periph_HASH /;"	d
RCC_AHB2Periph_OTG_FS	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define RCC_AHB2Periph_OTG_FS /;"	d
RCC_AHB2Periph_RNG	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define RCC_AHB2Periph_RNG /;"	d
RCC_AHB2RSTR_CRYPRST	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_AHB2RSTR_CRYPRST /;"	d
RCC_AHB2RSTR_DCMIRST	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_AHB2RSTR_DCMIRST /;"	d
RCC_AHB2RSTR_HASHRST	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_AHB2RSTR_HASHRST /;"	d
RCC_AHB2RSTR_HSAHRST	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^ #define  RCC_AHB2RSTR_HSAHRST /;"	d
RCC_AHB2RSTR_OTGFSRST	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_AHB2RSTR_OTGFSRST /;"	d
RCC_AHB2RSTR_RNGRST	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_AHB2RSTR_RNGRST /;"	d
RCC_AHB3ENR_FSMCEN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_AHB3ENR_FSMCEN /;"	d
RCC_AHB3LPENR_FSMCLPEN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_AHB3LPENR_FSMCLPEN /;"	d
RCC_AHB3PeriphClockCmd	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_rcc.c	/^void RCC_AHB3PeriphClockCmd(uint32_t RCC_AHB3Periph, FunctionalState NewState)$/;"	f	typeref:typename:void
RCC_AHB3PeriphClockLPModeCmd	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_rcc.c	/^void RCC_AHB3PeriphClockLPModeCmd(uint32_t RCC_AHB3Periph, FunctionalState NewState)$/;"	f	typeref:typename:void
RCC_AHB3PeriphResetCmd	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_rcc.c	/^void RCC_AHB3PeriphResetCmd(uint32_t RCC_AHB3Periph, FunctionalState NewState)$/;"	f	typeref:typename:void
RCC_AHB3Periph_FSMC	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define RCC_AHB3Periph_FSMC /;"	d
RCC_AHB3RSTR_FSMCRST	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_AHB3RSTR_FSMCRST /;"	d
RCC_APB1ENR_CAN1EN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_APB1ENR_CAN1EN /;"	d
RCC_APB1ENR_CAN2EN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_APB1ENR_CAN2EN /;"	d
RCC_APB1ENR_DACEN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_APB1ENR_DACEN /;"	d
RCC_APB1ENR_I2C1EN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_APB1ENR_I2C1EN /;"	d
RCC_APB1ENR_I2C2EN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_APB1ENR_I2C2EN /;"	d
RCC_APB1ENR_I2C3EN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_APB1ENR_I2C3EN /;"	d
RCC_APB1ENR_PWREN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_APB1ENR_PWREN /;"	d
RCC_APB1ENR_SPI2EN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_APB1ENR_SPI2EN /;"	d
RCC_APB1ENR_SPI3EN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_APB1ENR_SPI3EN /;"	d
RCC_APB1ENR_TIM12EN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_APB1ENR_TIM12EN /;"	d
RCC_APB1ENR_TIM13EN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_APB1ENR_TIM13EN /;"	d
RCC_APB1ENR_TIM14EN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_APB1ENR_TIM14EN /;"	d
RCC_APB1ENR_TIM2EN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_APB1ENR_TIM2EN /;"	d
RCC_APB1ENR_TIM3EN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_APB1ENR_TIM3EN /;"	d
RCC_APB1ENR_TIM4EN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_APB1ENR_TIM4EN /;"	d
RCC_APB1ENR_TIM5EN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_APB1ENR_TIM5EN /;"	d
RCC_APB1ENR_TIM6EN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_APB1ENR_TIM6EN /;"	d
RCC_APB1ENR_TIM7EN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_APB1ENR_TIM7EN /;"	d
RCC_APB1ENR_UART4EN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_APB1ENR_UART4EN /;"	d
RCC_APB1ENR_UART5EN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_APB1ENR_UART5EN /;"	d
RCC_APB1ENR_USART2EN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_APB1ENR_USART2EN /;"	d
RCC_APB1ENR_USART3EN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_APB1ENR_USART3EN /;"	d
RCC_APB1ENR_WWDGEN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_APB1ENR_WWDGEN /;"	d
RCC_APB1LPENR_CAN1LPEN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_APB1LPENR_CAN1LPEN /;"	d
RCC_APB1LPENR_CAN2LPEN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_APB1LPENR_CAN2LPEN /;"	d
RCC_APB1LPENR_DACLPEN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_APB1LPENR_DACLPEN /;"	d
RCC_APB1LPENR_I2C1LPEN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_APB1LPENR_I2C1LPEN /;"	d
RCC_APB1LPENR_I2C2LPEN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_APB1LPENR_I2C2LPEN /;"	d
RCC_APB1LPENR_I2C3LPEN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_APB1LPENR_I2C3LPEN /;"	d
RCC_APB1LPENR_PWRLPEN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_APB1LPENR_PWRLPEN /;"	d
RCC_APB1LPENR_SPI2LPEN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_APB1LPENR_SPI2LPEN /;"	d
RCC_APB1LPENR_SPI3LPEN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_APB1LPENR_SPI3LPEN /;"	d
RCC_APB1LPENR_TIM12LPEN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_APB1LPENR_TIM12LPEN /;"	d
RCC_APB1LPENR_TIM13LPEN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_APB1LPENR_TIM13LPEN /;"	d
RCC_APB1LPENR_TIM14LPEN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_APB1LPENR_TIM14LPEN /;"	d
RCC_APB1LPENR_TIM2LPEN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_APB1LPENR_TIM2LPEN /;"	d
RCC_APB1LPENR_TIM3LPEN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_APB1LPENR_TIM3LPEN /;"	d
RCC_APB1LPENR_TIM4LPEN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_APB1LPENR_TIM4LPEN /;"	d
RCC_APB1LPENR_TIM5LPEN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_APB1LPENR_TIM5LPEN /;"	d
RCC_APB1LPENR_TIM6LPEN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_APB1LPENR_TIM6LPEN /;"	d
RCC_APB1LPENR_TIM7LPEN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_APB1LPENR_TIM7LPEN /;"	d
RCC_APB1LPENR_UART4LPEN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_APB1LPENR_UART4LPEN /;"	d
RCC_APB1LPENR_UART5LPEN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_APB1LPENR_UART5LPEN /;"	d
RCC_APB1LPENR_USART2LPEN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_APB1LPENR_USART2LPEN /;"	d
RCC_APB1LPENR_USART3LPEN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_APB1LPENR_USART3LPEN /;"	d
RCC_APB1LPENR_WWDGLPEN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_APB1LPENR_WWDGLPEN /;"	d
RCC_APB1PeriphClockCmd	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_rcc.c	/^void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)$/;"	f	typeref:typename:void
RCC_APB1PeriphClockLPModeCmd	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_rcc.c	/^void RCC_APB1PeriphClockLPModeCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)$/;"	f	typeref:typename:void
RCC_APB1PeriphResetCmd	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_rcc.c	/^void RCC_APB1PeriphResetCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)$/;"	f	typeref:typename:void
RCC_APB1Periph_CAN1	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define RCC_APB1Periph_CAN1 /;"	d
RCC_APB1Periph_CAN2	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define RCC_APB1Periph_CAN2 /;"	d
RCC_APB1Periph_DAC	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define RCC_APB1Periph_DAC /;"	d
RCC_APB1Periph_I2C1	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define RCC_APB1Periph_I2C1 /;"	d
RCC_APB1Periph_I2C2	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define RCC_APB1Periph_I2C2 /;"	d
RCC_APB1Periph_I2C3	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define RCC_APB1Periph_I2C3 /;"	d
RCC_APB1Periph_PWR	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define RCC_APB1Periph_PWR /;"	d
RCC_APB1Periph_SPI2	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define RCC_APB1Periph_SPI2 /;"	d
RCC_APB1Periph_SPI3	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define RCC_APB1Periph_SPI3 /;"	d
RCC_APB1Periph_TIM12	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define RCC_APB1Periph_TIM12 /;"	d
RCC_APB1Periph_TIM13	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define RCC_APB1Periph_TIM13 /;"	d
RCC_APB1Periph_TIM14	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define RCC_APB1Periph_TIM14 /;"	d
RCC_APB1Periph_TIM2	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define RCC_APB1Periph_TIM2 /;"	d
RCC_APB1Periph_TIM3	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define RCC_APB1Periph_TIM3 /;"	d
RCC_APB1Periph_TIM4	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define RCC_APB1Periph_TIM4 /;"	d
RCC_APB1Periph_TIM5	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define RCC_APB1Periph_TIM5 /;"	d
RCC_APB1Periph_TIM6	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define RCC_APB1Periph_TIM6 /;"	d
RCC_APB1Periph_TIM7	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define RCC_APB1Periph_TIM7 /;"	d
RCC_APB1Periph_UART4	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define RCC_APB1Periph_UART4 /;"	d
RCC_APB1Periph_UART5	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define RCC_APB1Periph_UART5 /;"	d
RCC_APB1Periph_USART2	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define RCC_APB1Periph_USART2 /;"	d
RCC_APB1Periph_USART3	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define RCC_APB1Periph_USART3 /;"	d
RCC_APB1Periph_WWDG	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define RCC_APB1Periph_WWDG /;"	d
RCC_APB1RSTR_CAN1RST	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_APB1RSTR_CAN1RST /;"	d
RCC_APB1RSTR_CAN2RST	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_APB1RSTR_CAN2RST /;"	d
RCC_APB1RSTR_DACRST	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_APB1RSTR_DACRST /;"	d
RCC_APB1RSTR_I2C1RST	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_APB1RSTR_I2C1RST /;"	d
RCC_APB1RSTR_I2C2RST	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_APB1RSTR_I2C2RST /;"	d
RCC_APB1RSTR_I2C3RST	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_APB1RSTR_I2C3RST /;"	d
RCC_APB1RSTR_PWRRST	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_APB1RSTR_PWRRST /;"	d
RCC_APB1RSTR_SPI2RST	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_APB1RSTR_SPI2RST /;"	d
RCC_APB1RSTR_SPI3RST	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_APB1RSTR_SPI3RST /;"	d
RCC_APB1RSTR_TIM12RST	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_APB1RSTR_TIM12RST /;"	d
RCC_APB1RSTR_TIM13RST	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_APB1RSTR_TIM13RST /;"	d
RCC_APB1RSTR_TIM14RST	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_APB1RSTR_TIM14RST /;"	d
RCC_APB1RSTR_TIM2RST	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_APB1RSTR_TIM2RST /;"	d
RCC_APB1RSTR_TIM3RST	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_APB1RSTR_TIM3RST /;"	d
RCC_APB1RSTR_TIM4RST	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_APB1RSTR_TIM4RST /;"	d
RCC_APB1RSTR_TIM5RST	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_APB1RSTR_TIM5RST /;"	d
RCC_APB1RSTR_TIM6RST	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_APB1RSTR_TIM6RST /;"	d
RCC_APB1RSTR_TIM7RST	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_APB1RSTR_TIM7RST /;"	d
RCC_APB1RSTR_UART4RST	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_APB1RSTR_UART4RST /;"	d
RCC_APB1RSTR_UART5RST	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_APB1RSTR_UART5RST /;"	d
RCC_APB1RSTR_USART2RST	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_APB1RSTR_USART2RST /;"	d
RCC_APB1RSTR_USART3RST	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_APB1RSTR_USART3RST /;"	d
RCC_APB1RSTR_WWDGEN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_APB1RSTR_WWDGEN /;"	d
RCC_APB2ENR_ADC1EN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_APB2ENR_ADC1EN /;"	d
RCC_APB2ENR_ADC2EN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_APB2ENR_ADC2EN /;"	d
RCC_APB2ENR_ADC3EN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_APB2ENR_ADC3EN /;"	d
RCC_APB2ENR_SDIOEN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_APB2ENR_SDIOEN /;"	d
RCC_APB2ENR_SPI1EN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_APB2ENR_SPI1EN /;"	d
RCC_APB2ENR_SYSCFGEN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_APB2ENR_SYSCFGEN /;"	d
RCC_APB2ENR_TIM10EN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_APB2ENR_TIM10EN /;"	d
RCC_APB2ENR_TIM11EN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_APB2ENR_TIM11EN /;"	d
RCC_APB2ENR_TIM1EN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_APB2ENR_TIM1EN /;"	d
RCC_APB2ENR_TIM8EN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_APB2ENR_TIM8EN /;"	d
RCC_APB2ENR_TIM9EN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_APB2ENR_TIM9EN /;"	d
RCC_APB2ENR_USART1EN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_APB2ENR_USART1EN /;"	d
RCC_APB2ENR_USART6EN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_APB2ENR_USART6EN /;"	d
RCC_APB2LPENR_ADC1LPEN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_APB2LPENR_ADC1LPEN /;"	d
RCC_APB2LPENR_ADC2PEN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_APB2LPENR_ADC2PEN /;"	d
RCC_APB2LPENR_ADC3LPEN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_APB2LPENR_ADC3LPEN /;"	d
RCC_APB2LPENR_SDIOLPEN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_APB2LPENR_SDIOLPEN /;"	d
RCC_APB2LPENR_SPI1LPEN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_APB2LPENR_SPI1LPEN /;"	d
RCC_APB2LPENR_SYSCFGLPEN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_APB2LPENR_SYSCFGLPEN /;"	d
RCC_APB2LPENR_TIM10LPEN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_APB2LPENR_TIM10LPEN /;"	d
RCC_APB2LPENR_TIM11LPEN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_APB2LPENR_TIM11LPEN /;"	d
RCC_APB2LPENR_TIM1LPEN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_APB2LPENR_TIM1LPEN /;"	d
RCC_APB2LPENR_TIM8LPEN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_APB2LPENR_TIM8LPEN /;"	d
RCC_APB2LPENR_TIM9LPEN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_APB2LPENR_TIM9LPEN /;"	d
RCC_APB2LPENR_USART1LPEN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_APB2LPENR_USART1LPEN /;"	d
RCC_APB2LPENR_USART6LPEN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_APB2LPENR_USART6LPEN /;"	d
RCC_APB2PeriphClockCmd	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_rcc.c	/^void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)$/;"	f	typeref:typename:void
RCC_APB2PeriphClockLPModeCmd	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_rcc.c	/^void RCC_APB2PeriphClockLPModeCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)$/;"	f	typeref:typename:void
RCC_APB2PeriphResetCmd	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_rcc.c	/^void RCC_APB2PeriphResetCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)$/;"	f	typeref:typename:void
RCC_APB2Periph_ADC	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define RCC_APB2Periph_ADC /;"	d
RCC_APB2Periph_ADC1	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define RCC_APB2Periph_ADC1 /;"	d
RCC_APB2Periph_ADC2	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define RCC_APB2Periph_ADC2 /;"	d
RCC_APB2Periph_ADC3	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define RCC_APB2Periph_ADC3 /;"	d
RCC_APB2Periph_SDIO	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define RCC_APB2Periph_SDIO /;"	d
RCC_APB2Periph_SPI1	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define RCC_APB2Periph_SPI1 /;"	d
RCC_APB2Periph_SYSCFG	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define RCC_APB2Periph_SYSCFG /;"	d
RCC_APB2Periph_TIM1	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define RCC_APB2Periph_TIM1 /;"	d
RCC_APB2Periph_TIM10	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define RCC_APB2Periph_TIM10 /;"	d
RCC_APB2Periph_TIM11	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define RCC_APB2Periph_TIM11 /;"	d
RCC_APB2Periph_TIM8	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define RCC_APB2Periph_TIM8 /;"	d
RCC_APB2Periph_TIM9	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define RCC_APB2Periph_TIM9 /;"	d
RCC_APB2Periph_USART1	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define RCC_APB2Periph_USART1 /;"	d
RCC_APB2Periph_USART6	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define RCC_APB2Periph_USART6 /;"	d
RCC_APB2RSTR_ADCRST	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_APB2RSTR_ADCRST /;"	d
RCC_APB2RSTR_SDIORST	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_APB2RSTR_SDIORST /;"	d
RCC_APB2RSTR_SPI1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_APB2RSTR_SPI1 /;"	d
RCC_APB2RSTR_SPI1RST	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_APB2RSTR_SPI1RST /;"	d
RCC_APB2RSTR_SYSCFGRST	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_APB2RSTR_SYSCFGRST /;"	d
RCC_APB2RSTR_TIM10RST	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_APB2RSTR_TIM10RST /;"	d
RCC_APB2RSTR_TIM11RST	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_APB2RSTR_TIM11RST /;"	d
RCC_APB2RSTR_TIM1RST	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_APB2RSTR_TIM1RST /;"	d
RCC_APB2RSTR_TIM8RST	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_APB2RSTR_TIM8RST /;"	d
RCC_APB2RSTR_TIM9RST	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_APB2RSTR_TIM9RST /;"	d
RCC_APB2RSTR_USART1RST	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_APB2RSTR_USART1RST /;"	d
RCC_APB2RSTR_USART6RST	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_APB2RSTR_USART6RST /;"	d
RCC_AdjustHSICalibrationValue	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_rcc.c	/^void RCC_AdjustHSICalibrationValue(uint8_t HSICalibrationValue)$/;"	f	typeref:typename:void
RCC_BASE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RCC_BASE /;"	d
RCC_BDCR_BDRST	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_BDCR_BDRST /;"	d
RCC_BDCR_LSEBYP	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_BDCR_LSEBYP /;"	d
RCC_BDCR_LSEON	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_BDCR_LSEON /;"	d
RCC_BDCR_LSERDY	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_BDCR_LSERDY /;"	d
RCC_BDCR_RTCEN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_BDCR_RTCEN /;"	d
RCC_BDCR_RTCSEL	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_BDCR_RTCSEL /;"	d
RCC_BDCR_RTCSEL_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_BDCR_RTCSEL_0 /;"	d
RCC_BDCR_RTCSEL_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_BDCR_RTCSEL_1 /;"	d
RCC_BackupResetCmd	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_rcc.c	/^void RCC_BackupResetCmd(FunctionalState NewState)$/;"	f	typeref:typename:void
RCC_CFGR_HPRE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_CFGR_HPRE /;"	d
RCC_CFGR_HPRE_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_CFGR_HPRE_0 /;"	d
RCC_CFGR_HPRE_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_CFGR_HPRE_1 /;"	d
RCC_CFGR_HPRE_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_CFGR_HPRE_2 /;"	d
RCC_CFGR_HPRE_3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_CFGR_HPRE_3 /;"	d
RCC_CFGR_HPRE_DIV1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_CFGR_HPRE_DIV1 /;"	d
RCC_CFGR_HPRE_DIV128	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_CFGR_HPRE_DIV128 /;"	d
RCC_CFGR_HPRE_DIV16	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_CFGR_HPRE_DIV16 /;"	d
RCC_CFGR_HPRE_DIV2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_CFGR_HPRE_DIV2 /;"	d
RCC_CFGR_HPRE_DIV256	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_CFGR_HPRE_DIV256 /;"	d
RCC_CFGR_HPRE_DIV4	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_CFGR_HPRE_DIV4 /;"	d
RCC_CFGR_HPRE_DIV512	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_CFGR_HPRE_DIV512 /;"	d
RCC_CFGR_HPRE_DIV64	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_CFGR_HPRE_DIV64 /;"	d
RCC_CFGR_HPRE_DIV8	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_CFGR_HPRE_DIV8 /;"	d
RCC_CFGR_I2SSRC	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_CFGR_I2SSRC /;"	d
RCC_CFGR_MCO1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_CFGR_MCO1 /;"	d
RCC_CFGR_MCO1PRE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_CFGR_MCO1PRE /;"	d
RCC_CFGR_MCO1PRE_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_CFGR_MCO1PRE_0 /;"	d
RCC_CFGR_MCO1PRE_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_CFGR_MCO1PRE_1 /;"	d
RCC_CFGR_MCO1PRE_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_CFGR_MCO1PRE_2 /;"	d
RCC_CFGR_MCO1_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_CFGR_MCO1_0 /;"	d
RCC_CFGR_MCO1_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_CFGR_MCO1_1 /;"	d
RCC_CFGR_MCO2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_CFGR_MCO2 /;"	d
RCC_CFGR_MCO2PRE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_CFGR_MCO2PRE /;"	d
RCC_CFGR_MCO2PRE_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_CFGR_MCO2PRE_0 /;"	d
RCC_CFGR_MCO2PRE_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_CFGR_MCO2PRE_1 /;"	d
RCC_CFGR_MCO2PRE_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_CFGR_MCO2PRE_2 /;"	d
RCC_CFGR_MCO2_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_CFGR_MCO2_0 /;"	d
RCC_CFGR_MCO2_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_CFGR_MCO2_1 /;"	d
RCC_CFGR_PPRE1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_CFGR_PPRE1 /;"	d
RCC_CFGR_PPRE1_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_CFGR_PPRE1_0 /;"	d
RCC_CFGR_PPRE1_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_CFGR_PPRE1_1 /;"	d
RCC_CFGR_PPRE1_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_CFGR_PPRE1_2 /;"	d
RCC_CFGR_PPRE1_DIV1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_CFGR_PPRE1_DIV1 /;"	d
RCC_CFGR_PPRE1_DIV16	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_CFGR_PPRE1_DIV16 /;"	d
RCC_CFGR_PPRE1_DIV2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_CFGR_PPRE1_DIV2 /;"	d
RCC_CFGR_PPRE1_DIV4	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_CFGR_PPRE1_DIV4 /;"	d
RCC_CFGR_PPRE1_DIV8	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_CFGR_PPRE1_DIV8 /;"	d
RCC_CFGR_PPRE2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_CFGR_PPRE2 /;"	d
RCC_CFGR_PPRE2_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_CFGR_PPRE2_0 /;"	d
RCC_CFGR_PPRE2_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_CFGR_PPRE2_1 /;"	d
RCC_CFGR_PPRE2_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_CFGR_PPRE2_2 /;"	d
RCC_CFGR_PPRE2_DIV1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_CFGR_PPRE2_DIV1 /;"	d
RCC_CFGR_PPRE2_DIV16	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_CFGR_PPRE2_DIV16 /;"	d
RCC_CFGR_PPRE2_DIV2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_CFGR_PPRE2_DIV2 /;"	d
RCC_CFGR_PPRE2_DIV4	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_CFGR_PPRE2_DIV4 /;"	d
RCC_CFGR_PPRE2_DIV8	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_CFGR_PPRE2_DIV8 /;"	d
RCC_CFGR_RTCPRE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_CFGR_RTCPRE /;"	d
RCC_CFGR_RTCPRE_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_CFGR_RTCPRE_0 /;"	d
RCC_CFGR_RTCPRE_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_CFGR_RTCPRE_1 /;"	d
RCC_CFGR_RTCPRE_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_CFGR_RTCPRE_2 /;"	d
RCC_CFGR_RTCPRE_3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_CFGR_RTCPRE_3 /;"	d
RCC_CFGR_RTCPRE_4	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_CFGR_RTCPRE_4 /;"	d
RCC_CFGR_SW	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_CFGR_SW /;"	d
RCC_CFGR_SWS	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_CFGR_SWS /;"	d
RCC_CFGR_SWS_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_CFGR_SWS_0 /;"	d
RCC_CFGR_SWS_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_CFGR_SWS_1 /;"	d
RCC_CFGR_SWS_HSE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_CFGR_SWS_HSE /;"	d
RCC_CFGR_SWS_HSI	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_CFGR_SWS_HSI /;"	d
RCC_CFGR_SWS_PLL	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_CFGR_SWS_PLL /;"	d
RCC_CFGR_SW_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_CFGR_SW_0 /;"	d
RCC_CFGR_SW_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_CFGR_SW_1 /;"	d
RCC_CFGR_SW_HSE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_CFGR_SW_HSE /;"	d
RCC_CFGR_SW_HSI	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_CFGR_SW_HSI /;"	d
RCC_CFGR_SW_PLL	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_CFGR_SW_PLL /;"	d
RCC_CIR_CSSC	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_CIR_CSSC /;"	d
RCC_CIR_CSSF	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_CIR_CSSF /;"	d
RCC_CIR_HSERDYC	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_CIR_HSERDYC /;"	d
RCC_CIR_HSERDYF	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_CIR_HSERDYF /;"	d
RCC_CIR_HSERDYIE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_CIR_HSERDYIE /;"	d
RCC_CIR_HSIRDYC	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_CIR_HSIRDYC /;"	d
RCC_CIR_HSIRDYF	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_CIR_HSIRDYF /;"	d
RCC_CIR_HSIRDYIE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_CIR_HSIRDYIE /;"	d
RCC_CIR_LSERDYC	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_CIR_LSERDYC /;"	d
RCC_CIR_LSERDYF	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_CIR_LSERDYF /;"	d
RCC_CIR_LSERDYIE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_CIR_LSERDYIE /;"	d
RCC_CIR_LSIRDYC	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_CIR_LSIRDYC /;"	d
RCC_CIR_LSIRDYF	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_CIR_LSIRDYF /;"	d
RCC_CIR_LSIRDYIE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_CIR_LSIRDYIE /;"	d
RCC_CIR_PLLI2SRDYC	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_CIR_PLLI2SRDYC /;"	d
RCC_CIR_PLLI2SRDYF	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_CIR_PLLI2SRDYF /;"	d
RCC_CIR_PLLI2SRDYIE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_CIR_PLLI2SRDYIE /;"	d
RCC_CIR_PLLRDYC	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_CIR_PLLRDYC /;"	d
RCC_CIR_PLLRDYF	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_CIR_PLLRDYF /;"	d
RCC_CIR_PLLRDYIE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_CIR_PLLRDYIE /;"	d
RCC_CR_CSSON	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_CR_CSSON /;"	d
RCC_CR_HSEBYP	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_CR_HSEBYP /;"	d
RCC_CR_HSEON	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_CR_HSEON /;"	d
RCC_CR_HSERDY	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_CR_HSERDY /;"	d
RCC_CR_HSICAL	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_CR_HSICAL /;"	d
RCC_CR_HSICAL_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_CR_HSICAL_0 /;"	d
RCC_CR_HSICAL_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_CR_HSICAL_1 /;"	d
RCC_CR_HSICAL_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_CR_HSICAL_2 /;"	d
RCC_CR_HSICAL_3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_CR_HSICAL_3 /;"	d
RCC_CR_HSICAL_4	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_CR_HSICAL_4 /;"	d
RCC_CR_HSICAL_5	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_CR_HSICAL_5 /;"	d
RCC_CR_HSICAL_6	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_CR_HSICAL_6 /;"	d
RCC_CR_HSICAL_7	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_CR_HSICAL_7 /;"	d
RCC_CR_HSION	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_CR_HSION /;"	d
RCC_CR_HSIRDY	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_CR_HSIRDY /;"	d
RCC_CR_HSITRIM	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_CR_HSITRIM /;"	d
RCC_CR_HSITRIM_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_CR_HSITRIM_0 /;"	d
RCC_CR_HSITRIM_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_CR_HSITRIM_1 /;"	d
RCC_CR_HSITRIM_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_CR_HSITRIM_2 /;"	d
RCC_CR_HSITRIM_3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_CR_HSITRIM_3 /;"	d
RCC_CR_HSITRIM_4	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_CR_HSITRIM_4 /;"	d
RCC_CR_PLLI2SON	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_CR_PLLI2SON /;"	d
RCC_CR_PLLI2SRDY	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_CR_PLLI2SRDY /;"	d
RCC_CR_PLLON	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_CR_PLLON /;"	d
RCC_CR_PLLRDY	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_CR_PLLRDY /;"	d
RCC_CSR_BORRSTF	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_CSR_BORRSTF /;"	d
RCC_CSR_LPWRRSTF	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_CSR_LPWRRSTF /;"	d
RCC_CSR_LSION	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_CSR_LSION /;"	d
RCC_CSR_LSIRDY	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_CSR_LSIRDY /;"	d
RCC_CSR_PADRSTF	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_CSR_PADRSTF /;"	d
RCC_CSR_PORRSTF	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_CSR_PORRSTF /;"	d
RCC_CSR_RMVF	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_CSR_RMVF /;"	d
RCC_CSR_SFTRSTF	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_CSR_SFTRSTF /;"	d
RCC_CSR_WDGRSTF	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_CSR_WDGRSTF /;"	d
RCC_CSR_WWDGRSTF	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_CSR_WWDGRSTF /;"	d
RCC_ClearFlag	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_rcc.c	/^void RCC_ClearFlag(void)$/;"	f	typeref:typename:void
RCC_ClearITPendingBit	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_rcc.c	/^void RCC_ClearITPendingBit(uint8_t RCC_IT)$/;"	f	typeref:typename:void
RCC_ClockSecuritySystemCmd	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_rcc.c	/^void RCC_ClockSecuritySystemCmd(FunctionalState NewState)$/;"	f	typeref:typename:void
RCC_ClocksTypeDef	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^}RCC_ClocksTypeDef;$/;"	t	typeref:struct:__anonb4b12cf50108
RCC_DeInit	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_rcc.c	/^void RCC_DeInit(void)$/;"	f	typeref:typename:void
RCC_FLAG_BORRST	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define RCC_FLAG_BORRST /;"	d
RCC_FLAG_HSERDY	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define RCC_FLAG_HSERDY /;"	d
RCC_FLAG_HSIRDY	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define RCC_FLAG_HSIRDY /;"	d
RCC_FLAG_IWDGRST	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define RCC_FLAG_IWDGRST /;"	d
RCC_FLAG_LPWRRST	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define RCC_FLAG_LPWRRST /;"	d
RCC_FLAG_LSERDY	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define RCC_FLAG_LSERDY /;"	d
RCC_FLAG_LSIRDY	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define RCC_FLAG_LSIRDY /;"	d
RCC_FLAG_PINRST	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define RCC_FLAG_PINRST /;"	d
RCC_FLAG_PLLI2SRDY	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define RCC_FLAG_PLLI2SRDY /;"	d
RCC_FLAG_PLLRDY	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define RCC_FLAG_PLLRDY /;"	d
RCC_FLAG_PORRST	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define RCC_FLAG_PORRST /;"	d
RCC_FLAG_SFTRST	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define RCC_FLAG_SFTRST /;"	d
RCC_FLAG_WWDGRST	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define RCC_FLAG_WWDGRST /;"	d
RCC_GetClocksFreq	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_rcc.c	/^void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)$/;"	f	typeref:typename:void
RCC_GetFlagStatus	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_rcc.c	/^FlagStatus RCC_GetFlagStatus(uint8_t RCC_FLAG)$/;"	f	typeref:typename:FlagStatus
RCC_GetITStatus	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_rcc.c	/^ITStatus RCC_GetITStatus(uint8_t RCC_IT)$/;"	f	typeref:typename:ITStatus
RCC_GetSYSCLKSource	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_rcc.c	/^uint8_t RCC_GetSYSCLKSource(void)$/;"	f	typeref:typename:uint8_t
RCC_HCLKConfig	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_rcc.c	/^void RCC_HCLKConfig(uint32_t RCC_SYSCLK)$/;"	f	typeref:typename:void
RCC_HCLK_Div1	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define RCC_HCLK_Div1 /;"	d
RCC_HCLK_Div16	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define RCC_HCLK_Div16 /;"	d
RCC_HCLK_Div2	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define RCC_HCLK_Div2 /;"	d
RCC_HCLK_Div4	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define RCC_HCLK_Div4 /;"	d
RCC_HCLK_Div8	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define RCC_HCLK_Div8 /;"	d
RCC_HSEConfig	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_rcc.c	/^void RCC_HSEConfig(uint8_t RCC_HSE)$/;"	f	typeref:typename:void
RCC_HSE_Bypass	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define RCC_HSE_Bypass /;"	d
RCC_HSE_OFF	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define RCC_HSE_OFF /;"	d
RCC_HSE_ON	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define RCC_HSE_ON /;"	d
RCC_HSICmd	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_rcc.c	/^void RCC_HSICmd(FunctionalState NewState)$/;"	f	typeref:typename:void
RCC_I2S2CLKSource_Ext	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define RCC_I2S2CLKSource_Ext /;"	d
RCC_I2S2CLKSource_PLLI2S	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define RCC_I2S2CLKSource_PLLI2S /;"	d
RCC_I2SCLKConfig	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_rcc.c	/^void RCC_I2SCLKConfig(uint32_t RCC_I2SCLKSource)$/;"	f	typeref:typename:void
RCC_IRQHandler	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/arm/startup_stm32f2xx.s	/^RCC_IRQHandler                                                            $/;"	l
RCC_IRQHandler	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/iar/startup_stm32f2xx.s	/^RCC_IRQHandler  $/;"	l
RCC_IRQn	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  RCC_IRQn                    = 5,      \/*!< RCC global Interrupt                              /;"	e	enum:IRQn
RCC_ITConfig	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_rcc.c	/^void RCC_ITConfig(uint8_t RCC_IT, FunctionalState NewState)$/;"	f	typeref:typename:void
RCC_IT_CSS	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define RCC_IT_CSS /;"	d
RCC_IT_HSERDY	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define RCC_IT_HSERDY /;"	d
RCC_IT_HSIRDY	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define RCC_IT_HSIRDY /;"	d
RCC_IT_LSERDY	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define RCC_IT_LSERDY /;"	d
RCC_IT_LSIRDY	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define RCC_IT_LSIRDY /;"	d
RCC_IT_PLLI2SRDY	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define RCC_IT_PLLI2SRDY /;"	d
RCC_IT_PLLRDY	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define RCC_IT_PLLRDY /;"	d
RCC_LSEConfig	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_rcc.c	/^void RCC_LSEConfig(uint8_t RCC_LSE)$/;"	f	typeref:typename:void
RCC_LSE_Bypass	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define RCC_LSE_Bypass /;"	d
RCC_LSE_OFF	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define RCC_LSE_OFF /;"	d
RCC_LSE_ON	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define RCC_LSE_ON /;"	d
RCC_LSICmd	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_rcc.c	/^void RCC_LSICmd(FunctionalState NewState)$/;"	f	typeref:typename:void
RCC_MCO1Config	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_rcc.c	/^void RCC_MCO1Config(uint32_t RCC_MCO1Source, uint32_t RCC_MCO1Div)$/;"	f	typeref:typename:void
RCC_MCO1Div_1	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define RCC_MCO1Div_1 /;"	d
RCC_MCO1Div_2	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define RCC_MCO1Div_2 /;"	d
RCC_MCO1Div_3	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define RCC_MCO1Div_3 /;"	d
RCC_MCO1Div_4	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define RCC_MCO1Div_4 /;"	d
RCC_MCO1Div_5	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define RCC_MCO1Div_5 /;"	d
RCC_MCO1Source_HSE	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define RCC_MCO1Source_HSE /;"	d
RCC_MCO1Source_HSI	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define RCC_MCO1Source_HSI /;"	d
RCC_MCO1Source_LSE	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define RCC_MCO1Source_LSE /;"	d
RCC_MCO1Source_PLLCLK	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define RCC_MCO1Source_PLLCLK /;"	d
RCC_MCO2Config	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_rcc.c	/^void RCC_MCO2Config(uint32_t RCC_MCO2Source, uint32_t RCC_MCO2Div)$/;"	f	typeref:typename:void
RCC_MCO2Div_1	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define RCC_MCO2Div_1 /;"	d
RCC_MCO2Div_2	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define RCC_MCO2Div_2 /;"	d
RCC_MCO2Div_3	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define RCC_MCO2Div_3 /;"	d
RCC_MCO2Div_4	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define RCC_MCO2Div_4 /;"	d
RCC_MCO2Div_5	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define RCC_MCO2Div_5 /;"	d
RCC_MCO2Source_HSE	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define RCC_MCO2Source_HSE /;"	d
RCC_MCO2Source_PLLCLK	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define RCC_MCO2Source_PLLCLK /;"	d
RCC_MCO2Source_PLLI2SCLK	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define RCC_MCO2Source_PLLI2SCLK /;"	d
RCC_MCO2Source_SYSCLK	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define RCC_MCO2Source_SYSCLK /;"	d
RCC_OFFSET	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_rcc.c	/^#define RCC_OFFSET /;"	d	file:
RCC_PCLK1Config	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_rcc.c	/^void RCC_PCLK1Config(uint32_t RCC_HCLK)$/;"	f	typeref:typename:void
RCC_PCLK2Config	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_rcc.c	/^void RCC_PCLK2Config(uint32_t RCC_HCLK)$/;"	f	typeref:typename:void
RCC_PLLCFGR_PLLM	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_PLLCFGR_PLLM /;"	d
RCC_PLLCFGR_PLLM_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_PLLCFGR_PLLM_0 /;"	d
RCC_PLLCFGR_PLLM_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_PLLCFGR_PLLM_1 /;"	d
RCC_PLLCFGR_PLLM_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_PLLCFGR_PLLM_2 /;"	d
RCC_PLLCFGR_PLLM_3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_PLLCFGR_PLLM_3 /;"	d
RCC_PLLCFGR_PLLM_4	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_PLLCFGR_PLLM_4 /;"	d
RCC_PLLCFGR_PLLM_5	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_PLLCFGR_PLLM_5 /;"	d
RCC_PLLCFGR_PLLN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_PLLCFGR_PLLN /;"	d
RCC_PLLCFGR_PLLN_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_PLLCFGR_PLLN_0 /;"	d
RCC_PLLCFGR_PLLN_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_PLLCFGR_PLLN_1 /;"	d
RCC_PLLCFGR_PLLN_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_PLLCFGR_PLLN_2 /;"	d
RCC_PLLCFGR_PLLN_3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_PLLCFGR_PLLN_3 /;"	d
RCC_PLLCFGR_PLLN_4	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_PLLCFGR_PLLN_4 /;"	d
RCC_PLLCFGR_PLLN_5	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_PLLCFGR_PLLN_5 /;"	d
RCC_PLLCFGR_PLLN_6	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_PLLCFGR_PLLN_6 /;"	d
RCC_PLLCFGR_PLLN_7	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_PLLCFGR_PLLN_7 /;"	d
RCC_PLLCFGR_PLLN_8	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_PLLCFGR_PLLN_8 /;"	d
RCC_PLLCFGR_PLLP	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_PLLCFGR_PLLP /;"	d
RCC_PLLCFGR_PLLP_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_PLLCFGR_PLLP_0 /;"	d
RCC_PLLCFGR_PLLP_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_PLLCFGR_PLLP_1 /;"	d
RCC_PLLCFGR_PLLQ	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_PLLCFGR_PLLQ /;"	d
RCC_PLLCFGR_PLLQ_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_PLLCFGR_PLLQ_0 /;"	d
RCC_PLLCFGR_PLLQ_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_PLLCFGR_PLLQ_1 /;"	d
RCC_PLLCFGR_PLLQ_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_PLLCFGR_PLLQ_2 /;"	d
RCC_PLLCFGR_PLLQ_3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_PLLCFGR_PLLQ_3 /;"	d
RCC_PLLCFGR_PLLSRC	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_PLLCFGR_PLLSRC /;"	d
RCC_PLLCFGR_PLLSRC_HSE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_PLLCFGR_PLLSRC_HSE /;"	d
RCC_PLLCFGR_PLLSRC_HSI	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_PLLCFGR_PLLSRC_HSI /;"	d
RCC_PLLCmd	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_rcc.c	/^void RCC_PLLCmd(FunctionalState NewState)$/;"	f	typeref:typename:void
RCC_PLLConfig	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_rcc.c	/^void RCC_PLLConfig(uint32_t RCC_PLLSource, uint32_t PLLM, uint32_t PLLN, uint32_t PLLP, uint32_t/;"	f	typeref:typename:void
RCC_PLLI2SCFGR_PLLI2SN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_PLLI2SCFGR_PLLI2SN /;"	d
RCC_PLLI2SCFGR_PLLI2SR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_PLLI2SCFGR_PLLI2SR /;"	d
RCC_PLLI2SCmd	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_rcc.c	/^void RCC_PLLI2SCmd(FunctionalState NewState)$/;"	f	typeref:typename:void
RCC_PLLI2SConfig	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_rcc.c	/^void RCC_PLLI2SConfig(uint32_t PLLI2SN, uint32_t PLLI2SR)$/;"	f	typeref:typename:void
RCC_PLLSource_HSE	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define RCC_PLLSource_HSE /;"	d
RCC_PLLSource_HSI	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define RCC_PLLSource_HSI /;"	d
RCC_RTCCLKCmd	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_rcc.c	/^void RCC_RTCCLKCmd(FunctionalState NewState)$/;"	f	typeref:typename:void
RCC_RTCCLKConfig	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_rcc.c	/^void RCC_RTCCLKConfig(uint32_t RCC_RTCCLKSource)$/;"	f	typeref:typename:void
RCC_RTCCLKSource_HSE_Div10	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define RCC_RTCCLKSource_HSE_Div10 /;"	d
RCC_RTCCLKSource_HSE_Div11	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define RCC_RTCCLKSource_HSE_Div11 /;"	d
RCC_RTCCLKSource_HSE_Div12	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define RCC_RTCCLKSource_HSE_Div12 /;"	d
RCC_RTCCLKSource_HSE_Div13	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define RCC_RTCCLKSource_HSE_Div13 /;"	d
RCC_RTCCLKSource_HSE_Div14	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define RCC_RTCCLKSource_HSE_Div14 /;"	d
RCC_RTCCLKSource_HSE_Div15	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define RCC_RTCCLKSource_HSE_Div15 /;"	d
RCC_RTCCLKSource_HSE_Div16	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define RCC_RTCCLKSource_HSE_Div16 /;"	d
RCC_RTCCLKSource_HSE_Div17	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define RCC_RTCCLKSource_HSE_Div17 /;"	d
RCC_RTCCLKSource_HSE_Div18	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define RCC_RTCCLKSource_HSE_Div18 /;"	d
RCC_RTCCLKSource_HSE_Div19	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define RCC_RTCCLKSource_HSE_Div19 /;"	d
RCC_RTCCLKSource_HSE_Div2	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define RCC_RTCCLKSource_HSE_Div2 /;"	d
RCC_RTCCLKSource_HSE_Div20	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define RCC_RTCCLKSource_HSE_Div20 /;"	d
RCC_RTCCLKSource_HSE_Div21	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define RCC_RTCCLKSource_HSE_Div21 /;"	d
RCC_RTCCLKSource_HSE_Div22	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define RCC_RTCCLKSource_HSE_Div22 /;"	d
RCC_RTCCLKSource_HSE_Div23	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define RCC_RTCCLKSource_HSE_Div23 /;"	d
RCC_RTCCLKSource_HSE_Div24	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define RCC_RTCCLKSource_HSE_Div24 /;"	d
RCC_RTCCLKSource_HSE_Div25	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define RCC_RTCCLKSource_HSE_Div25 /;"	d
RCC_RTCCLKSource_HSE_Div26	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define RCC_RTCCLKSource_HSE_Div26 /;"	d
RCC_RTCCLKSource_HSE_Div27	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define RCC_RTCCLKSource_HSE_Div27 /;"	d
RCC_RTCCLKSource_HSE_Div28	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define RCC_RTCCLKSource_HSE_Div28 /;"	d
RCC_RTCCLKSource_HSE_Div29	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define RCC_RTCCLKSource_HSE_Div29 /;"	d
RCC_RTCCLKSource_HSE_Div3	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define RCC_RTCCLKSource_HSE_Div3 /;"	d
RCC_RTCCLKSource_HSE_Div30	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define RCC_RTCCLKSource_HSE_Div30 /;"	d
RCC_RTCCLKSource_HSE_Div31	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define RCC_RTCCLKSource_HSE_Div31 /;"	d
RCC_RTCCLKSource_HSE_Div4	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define RCC_RTCCLKSource_HSE_Div4 /;"	d
RCC_RTCCLKSource_HSE_Div5	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define RCC_RTCCLKSource_HSE_Div5 /;"	d
RCC_RTCCLKSource_HSE_Div6	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define RCC_RTCCLKSource_HSE_Div6 /;"	d
RCC_RTCCLKSource_HSE_Div7	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define RCC_RTCCLKSource_HSE_Div7 /;"	d
RCC_RTCCLKSource_HSE_Div8	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define RCC_RTCCLKSource_HSE_Div8 /;"	d
RCC_RTCCLKSource_HSE_Div9	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define RCC_RTCCLKSource_HSE_Div9 /;"	d
RCC_RTCCLKSource_LSE	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define RCC_RTCCLKSource_LSE /;"	d
RCC_RTCCLKSource_LSI	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define RCC_RTCCLKSource_LSI /;"	d
RCC_SSCGR_INCSTEP	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_SSCGR_INCSTEP /;"	d
RCC_SSCGR_MODPER	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_SSCGR_MODPER /;"	d
RCC_SSCGR_SPREADSEL	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_SSCGR_SPREADSEL /;"	d
RCC_SSCGR_SSCGEN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  RCC_SSCGR_SSCGEN /;"	d
RCC_SYSCLKConfig	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_rcc.c	/^void RCC_SYSCLKConfig(uint32_t RCC_SYSCLKSource)$/;"	f	typeref:typename:void
RCC_SYSCLKSource_HSE	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define RCC_SYSCLKSource_HSE /;"	d
RCC_SYSCLKSource_HSI	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define RCC_SYSCLKSource_HSI /;"	d
RCC_SYSCLKSource_PLLCLK	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define RCC_SYSCLKSource_PLLCLK /;"	d
RCC_SYSCLK_Div1	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define RCC_SYSCLK_Div1 /;"	d
RCC_SYSCLK_Div128	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define RCC_SYSCLK_Div128 /;"	d
RCC_SYSCLK_Div16	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define RCC_SYSCLK_Div16 /;"	d
RCC_SYSCLK_Div2	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define RCC_SYSCLK_Div2 /;"	d
RCC_SYSCLK_Div256	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define RCC_SYSCLK_Div256 /;"	d
RCC_SYSCLK_Div4	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define RCC_SYSCLK_Div4 /;"	d
RCC_SYSCLK_Div512	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define RCC_SYSCLK_Div512 /;"	d
RCC_SYSCLK_Div64	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define RCC_SYSCLK_Div64 /;"	d
RCC_SYSCLK_Div8	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define RCC_SYSCLK_Div8 /;"	d
RCC_TypeDef	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^} RCC_TypeDef;$/;"	t	typeref:struct:__anon3e8f98ce1d08
RCC_WaitForHSEStartUp	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_rcc.c	/^ErrorStatus RCC_WaitForHSEStartUp(void)$/;"	f	typeref:typename:ErrorStatus
RCR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint16_t RCR;         \/*!< TIM repetition counter register,     Address offset: 0x30 *\/$/;"	m	struct:__anon3e8f98ce2108	typeref:typename:__IO uint16_t
RDHR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t RDHR; \/*!< CAN receive FIFO mailbox data high register *\/$/;"	m	struct:__anon3e8f98ce0708	typeref:typename:__IO uint32_t
RDLR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t RDLR; \/*!< CAN receive FIFO mailbox data low register *\/$/;"	m	struct:__anon3e8f98ce0708	typeref:typename:__IO uint32_t
RDP_KEY	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_flash.h	/^#define RDP_KEY /;"	d
RDTR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t RDTR; \/*!< CAN receive FIFO mailbox data length control and time stamp register/;"	m	struct:__anon3e8f98ce0708	typeref:typename:__IO uint32_t
READ_BIT	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define READ_BIT(/;"	d
READ_REG	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define READ_REG(/;"	d
RECREATIONPERIODLENGTH	Classes/clsDiagnost.cpp	/^   static const uint16_t RECREATIONPERIODLENGTH = 120; \/\/ in seconds$/;"	m	class:clsDiagnost	typeref:typename:const uint16_t	file:
REDMARKER	Classes/clsEcgAnalizer.cpp	/^   static const uint16_t REDMARKER = 2;$/;"	m	class:clsEcgAnalizer	typeref:typename:const uint16_t	file:
REGULARANDQUARANTINEBUFFERLENGTH	Classes/clsEcgAnalizer.cpp	/^   static const uint16_t REGULARANDQUARANTINEBUFFERLENGTH = 5;$/;"	m	class:clsEcgAnalizer	typeref:typename:const uint16_t	file:
RESERVED	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  uint32_t      RESERVED[2];  \/*!< Reserved, 0x18-0x1C                                         /;"	m	struct:__anon3e8f98ce1908	typeref:typename:uint32_t[2]
RESERVED	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  uint32_t  RESERVED[52];  \/*!< Reserved, 0x28-0xF4                                         *\/$/;"	m	struct:__anon3e8f98ce2508	typeref:typename:uint32_t[52]
RESERVED0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  uint16_t      RESERVED0;   \/*!< Reserved, 0x02                                            *\/$/;"	m	struct:__anon3e8f98ce2108	typeref:typename:uint16_t
RESERVED0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  uint16_t      RESERVED0;  \/*!< Reserved, 0x02                                                /;"	m	struct:__anon3e8f98ce2008	typeref:typename:uint16_t
RESERVED0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  uint16_t      RESERVED0;  \/*!< Reserved, 0x02                                                /;"	m	struct:__anon3e8f98ce2208	typeref:typename:uint16_t
RESERVED0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  uint16_t      RESERVED0;  \/*!< Reserved, 0x02                                   *\/$/;"	m	struct:__anon3e8f98ce1a08	typeref:typename:uint16_t
RESERVED0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  uint32_t                   RESERVED0[88];       \/*!< Reserved, 0x020 - 0x17F                 /;"	m	struct:__anon3e8f98ce0908	typeref:typename:uint32_t[88]
RESERVED0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  uint32_t      RESERVED0;     \/*!< Reserved, 0x1C                                             /;"	m	struct:__anon3e8f98ce1d08	typeref:typename:uint32_t
RESERVED0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  uint32_t      RESERVED0;  \/*!< Reserved, 0x70                                                /;"	m	struct:__anon3e8f98ce1508	typeref:typename:uint32_t
RESERVED0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  uint32_t      RESERVED0;  \/*!< Reserved, 0x90                                                /;"	m	struct:__anon3e8f98ce1608	typeref:typename:uint32_t
RESERVED0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  uint32_t      RESERVED0[2];   \/*!< Reserved, 0x40-0x44                                  *\/$/;"	m	struct:__anon3e8f98ce1f08	typeref:typename:uint32_t[2]
RESERVED0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  uint32_t      RESERVED0[2];$/;"	m	struct:__anon3e8f98ce1008	typeref:typename:uint32_t[2]
RESERVED0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  uint8_t       RESERVED0;  \/*!< Reserved, 0x05                                      *\/$/;"	m	struct:__anon3e8f98ce0a08	typeref:typename:uint8_t
RESERVED0	Libraries/CMSIS/Include/core_cm0.h	/^       uint32_t RESERVED0;$/;"	m	struct:__anon84a969300a08	typeref:typename:uint32_t
RESERVED0	Libraries/CMSIS/Include/core_cm0.h	/^       uint32_t RESERVED0[31];$/;"	m	struct:__anon84a969300908	typeref:typename:uint32_t[31]
RESERVED0	Libraries/CMSIS/Include/core_cm3.h	/^       uint32_t RESERVED0[1];$/;"	m	struct:__anon84a975f30b08	typeref:typename:uint32_t[1]
RESERVED0	Libraries/CMSIS/Include/core_cm3.h	/^       uint32_t RESERVED0[24];$/;"	m	struct:__anon84a975f30908	typeref:typename:uint32_t[24]
RESERVED0	Libraries/CMSIS/Include/core_cm3.h	/^       uint32_t RESERVED0[5];$/;"	m	struct:__anon84a975f30a08	typeref:typename:uint32_t[5]
RESERVED0	Libraries/CMSIS/Include/core_cm3.h	/^       uint32_t RESERVED0[864];$/;"	m	struct:__anon84a975f30d08	typeref:typename:uint32_t[864]
RESERVED0	Libraries/CMSIS/Include/core_cm4.h	/^       uint32_t RESERVED0[1];$/;"	m	struct:__anon84a97a340b08	typeref:typename:uint32_t[1]
RESERVED0	Libraries/CMSIS/Include/core_cm4.h	/^       uint32_t RESERVED0[1];$/;"	m	struct:__anon84a97a341008	typeref:typename:uint32_t[1]
RESERVED0	Libraries/CMSIS/Include/core_cm4.h	/^       uint32_t RESERVED0[24];$/;"	m	struct:__anon84a97a340908	typeref:typename:uint32_t[24]
RESERVED0	Libraries/CMSIS/Include/core_cm4.h	/^       uint32_t RESERVED0[5];$/;"	m	struct:__anon84a97a340a08	typeref:typename:uint32_t[5]
RESERVED0	Libraries/CMSIS/Include/core_cm4.h	/^       uint32_t RESERVED0[864];$/;"	m	struct:__anon84a97a340d08	typeref:typename:uint32_t[864]
RESERVED1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  uint16_t      RESERVED1;   \/*!< Reserved, 0x06                                            *\/$/;"	m	struct:__anon3e8f98ce2108	typeref:typename:uint16_t
RESERVED1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  uint16_t      RESERVED1;  \/*!< Reserved, 0x06                                                /;"	m	struct:__anon3e8f98ce2008	typeref:typename:uint16_t
RESERVED1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  uint16_t      RESERVED1;  \/*!< Reserved, 0x06                                                /;"	m	struct:__anon3e8f98ce2208	typeref:typename:uint16_t
RESERVED1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  uint16_t      RESERVED1;  \/*!< Reserved, 0x06                                      *\/$/;"	m	struct:__anon3e8f98ce0a08	typeref:typename:uint16_t
RESERVED1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  uint16_t      RESERVED1;  \/*!< Reserved, 0x06                                   *\/$/;"	m	struct:__anon3e8f98ce1a08	typeref:typename:uint16_t
RESERVED1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  uint32_t                   RESERVED1[12];       \/*!< Reserved, 0x1D0 - 0x1FF                 /;"	m	struct:__anon3e8f98ce0908	typeref:typename:uint32_t[12]
RESERVED1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  uint32_t      RESERVED1[13];  \/*!< Reserved, 0x4C-0x7C                                  *\/$/;"	m	struct:__anon3e8f98ce1f08	typeref:typename:uint32_t[13]
RESERVED1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  uint32_t      RESERVED1[2];  \/*!< Reserved, 0x28-0x2C                                        /;"	m	struct:__anon3e8f98ce1d08	typeref:typename:uint32_t[2]
RESERVED1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  uint32_t      RESERVED1[2];$/;"	m	struct:__anon3e8f98ce1008	typeref:typename:uint32_t[2]
RESERVED1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  uint32_t RESERVED1;    \/*!< Reserved, 0x28                                                   /;"	m	struct:__anon3e8f98ce1e08	typeref:typename:uint32_t
RESERVED1	Libraries/CMSIS/Include/core_cm0.h	/^       uint32_t RESERVED1;$/;"	m	struct:__anon84a969300a08	typeref:typename:uint32_t
RESERVED1	Libraries/CMSIS/Include/core_cm3.h	/^       uint32_t RESERVED1[15];$/;"	m	struct:__anon84a975f30d08	typeref:typename:uint32_t[15]
RESERVED1	Libraries/CMSIS/Include/core_cm3.h	/^       uint32_t RESERVED1[1];$/;"	m	struct:__anon84a975f30b08	typeref:typename:uint32_t[1]
RESERVED1	Libraries/CMSIS/Include/core_cm4.h	/^       uint32_t RESERVED1[15];$/;"	m	struct:__anon84a97a340d08	typeref:typename:uint32_t[15]
RESERVED10	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  uint16_t      RESERVED10;  \/*!< Reserved, 0x32                                            *\/$/;"	m	struct:__anon3e8f98ce2108	typeref:typename:uint16_t
RESERVED10	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  uint32_t      RESERVED10[8];$/;"	m	struct:__anon3e8f98ce1008	typeref:typename:uint32_t[8]
RESERVED11	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  uint16_t      RESERVED11;  \/*!< Reserved, 0x46                                            *\/$/;"	m	struct:__anon3e8f98ce2108	typeref:typename:uint16_t
RESERVED12	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  uint16_t      RESERVED12;  \/*!< Reserved, 0x4A                                            *\/$/;"	m	struct:__anon3e8f98ce2108	typeref:typename:uint16_t
RESERVED13	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  uint16_t      RESERVED13;  \/*!< Reserved, 0x4E                                            *\/$/;"	m	struct:__anon3e8f98ce2108	typeref:typename:uint16_t
RESERVED14	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  uint16_t      RESERVED14;  \/*!< Reserved, 0x52                                            *\/$/;"	m	struct:__anon3e8f98ce2108	typeref:typename:uint16_t
RESERVED2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  uint16_t      RESERVED2;   \/*!< Reserved, 0x0A                                            *\/$/;"	m	struct:__anon3e8f98ce2108	typeref:typename:uint16_t
RESERVED2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  uint16_t      RESERVED2;  \/*!< Reserved, 0x0A                                                /;"	m	struct:__anon3e8f98ce2008	typeref:typename:uint16_t
RESERVED2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  uint16_t      RESERVED2;  \/*!< Reserved, 0x0A                                                /;"	m	struct:__anon3e8f98ce2208	typeref:typename:uint16_t
RESERVED2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  uint16_t      RESERVED2;  \/*!< Reserved, 0x0A                                   *\/$/;"	m	struct:__anon3e8f98ce1a08	typeref:typename:uint16_t
RESERVED2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  uint32_t                   RESERVED2;           \/*!< Reserved, 0x208                         /;"	m	struct:__anon3e8f98ce0908	typeref:typename:uint32_t
RESERVED2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  uint32_t      RESERVED2;     \/*!< Reserved, 0x3C                                             /;"	m	struct:__anon3e8f98ce1d08	typeref:typename:uint32_t
RESERVED2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  uint32_t      RESERVED2[40];$/;"	m	struct:__anon3e8f98ce1008	typeref:typename:uint32_t[40]
RESERVED2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  uint32_t RESERVED2;    \/*!< Reserved, 0x2C                                                   /;"	m	struct:__anon3e8f98ce1e08	typeref:typename:uint32_t
RESERVED2	Libraries/CMSIS/Include/core_cm0.h	/^       uint32_t RESERVED2[31];$/;"	m	struct:__anon84a969300908	typeref:typename:uint32_t[31]
RESERVED2	Libraries/CMSIS/Include/core_cm3.h	/^       uint32_t RESERVED2[15];$/;"	m	struct:__anon84a975f30d08	typeref:typename:uint32_t[15]
RESERVED2	Libraries/CMSIS/Include/core_cm3.h	/^       uint32_t RESERVED2[24];$/;"	m	struct:__anon84a975f30908	typeref:typename:uint32_t[24]
RESERVED2	Libraries/CMSIS/Include/core_cm4.h	/^       uint32_t RESERVED2[15];$/;"	m	struct:__anon84a97a340d08	typeref:typename:uint32_t[15]
RESERVED2	Libraries/CMSIS/Include/core_cm4.h	/^       uint32_t RESERVED2[24];$/;"	m	struct:__anon84a97a340908	typeref:typename:uint32_t[24]
RESERVED3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  uint16_t      RESERVED3;   \/*!< Reserved, 0x0E                                            *\/$/;"	m	struct:__anon3e8f98ce2108	typeref:typename:uint16_t
RESERVED3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  uint16_t      RESERVED3;  \/*!< Reserved, 0x0E                                                /;"	m	struct:__anon3e8f98ce2008	typeref:typename:uint16_t
RESERVED3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  uint16_t      RESERVED3;  \/*!< Reserved, 0x0E                                                /;"	m	struct:__anon3e8f98ce2208	typeref:typename:uint16_t
RESERVED3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  uint16_t      RESERVED3;  \/*!< Reserved, 0x0E                                   *\/$/;"	m	struct:__anon3e8f98ce1a08	typeref:typename:uint16_t
RESERVED3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  uint32_t                   RESERVED3;           \/*!< Reserved, 0x210                         /;"	m	struct:__anon3e8f98ce0908	typeref:typename:uint32_t
RESERVED3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  uint32_t      RESERVED3[14];$/;"	m	struct:__anon3e8f98ce1008	typeref:typename:uint32_t[14]
RESERVED3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  uint32_t      RESERVED3[2];  \/*!< Reserved, 0x48-0x4C                                        /;"	m	struct:__anon3e8f98ce1d08	typeref:typename:uint32_t[2]
RESERVED3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  uint32_t RESERVED3;    \/*!< Reserved, 0x38                                                   /;"	m	struct:__anon3e8f98ce1e08	typeref:typename:uint32_t
RESERVED3	Libraries/CMSIS/Include/core_cm0.h	/^       uint32_t RESERVED3[31];$/;"	m	struct:__anon84a969300908	typeref:typename:uint32_t[31]
RESERVED3	Libraries/CMSIS/Include/core_cm3.h	/^       uint32_t RESERVED3[24];$/;"	m	struct:__anon84a975f30908	typeref:typename:uint32_t[24]
RESERVED3	Libraries/CMSIS/Include/core_cm4.h	/^       uint32_t RESERVED3[24];$/;"	m	struct:__anon84a97a340908	typeref:typename:uint32_t[24]
RESERVED4	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  uint16_t      RESERVED4;   \/*!< Reserved, 0x12                                            *\/$/;"	m	struct:__anon3e8f98ce2108	typeref:typename:uint16_t
RESERVED4	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  uint16_t      RESERVED4;  \/*!< Reserved, 0x12                                                /;"	m	struct:__anon3e8f98ce2008	typeref:typename:uint16_t
RESERVED4	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  uint16_t      RESERVED4;  \/*!< Reserved, 0x12                                                /;"	m	struct:__anon3e8f98ce2208	typeref:typename:uint16_t
RESERVED4	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  uint16_t      RESERVED4;  \/*!< Reserved, 0x12                                   *\/$/;"	m	struct:__anon3e8f98ce1a08	typeref:typename:uint16_t
RESERVED4	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  uint32_t                   RESERVED4;           \/*!< Reserved, 0x218                         /;"	m	struct:__anon3e8f98ce0908	typeref:typename:uint32_t
RESERVED4	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  uint32_t      RESERVED4;     \/*!< Reserved, 0x5C                                             /;"	m	struct:__anon3e8f98ce1d08	typeref:typename:uint32_t
RESERVED4	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  uint32_t      RESERVED4[5];$/;"	m	struct:__anon3e8f98ce1008	typeref:typename:uint32_t[5]
RESERVED4	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  uint32_t RESERVED4;    \/*!< Reserved, 0x3C                                                   /;"	m	struct:__anon3e8f98ce1e08	typeref:typename:uint32_t
RESERVED4	Libraries/CMSIS/Include/core_cm0.h	/^       uint32_t RESERVED4[64];$/;"	m	struct:__anon84a969300908	typeref:typename:uint32_t[64]
RESERVED4	Libraries/CMSIS/Include/core_cm3.h	/^       uint32_t RESERVED4[56];$/;"	m	struct:__anon84a975f30908	typeref:typename:uint32_t[56]
RESERVED4	Libraries/CMSIS/Include/core_cm4.h	/^       uint32_t RESERVED4[56];$/;"	m	struct:__anon84a97a340908	typeref:typename:uint32_t[56]
RESERVED5	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  uint16_t      RESERVED5;   \/*!< Reserved, 0x16                                            *\/$/;"	m	struct:__anon3e8f98ce2108	typeref:typename:uint16_t
RESERVED5	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  uint16_t      RESERVED5;  \/*!< Reserved, 0x16                                                /;"	m	struct:__anon3e8f98ce2008	typeref:typename:uint16_t
RESERVED5	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  uint16_t      RESERVED5;  \/*!< Reserved, 0x16                                                /;"	m	struct:__anon3e8f98ce2208	typeref:typename:uint16_t
RESERVED5	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  uint16_t      RESERVED5;  \/*!< Reserved, 0x16                                   *\/$/;"	m	struct:__anon3e8f98ce1a08	typeref:typename:uint16_t
RESERVED5	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  uint32_t                   RESERVED5[8];        \/*!< Reserved, 0x220-0x23F                   /;"	m	struct:__anon3e8f98ce0908	typeref:typename:uint32_t[8]
RESERVED5	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  uint32_t      RESERVED5[10];$/;"	m	struct:__anon3e8f98ce1008	typeref:typename:uint32_t[10]
RESERVED5	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  uint32_t      RESERVED5[2];  \/*!< Reserved, 0x68-0x6C                                        /;"	m	struct:__anon3e8f98ce1d08	typeref:typename:uint32_t[2]
RESERVED5	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  uint32_t RESERVED5;    \/*!< Reserved, 0x44                                                   /;"	m	struct:__anon3e8f98ce1e08	typeref:typename:uint32_t
RESERVED5	Libraries/CMSIS/Include/core_cm3.h	/^       uint32_t RESERVED5[644];$/;"	m	struct:__anon84a975f30908	typeref:typename:uint32_t[644]
RESERVED5	Libraries/CMSIS/Include/core_cm4.h	/^       uint32_t RESERVED5[644];$/;"	m	struct:__anon84a97a340908	typeref:typename:uint32_t[644]
RESERVED6	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  uint16_t      RESERVED6;   \/*!< Reserved, 0x1A                                            *\/$/;"	m	struct:__anon3e8f98ce2108	typeref:typename:uint16_t
RESERVED6	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  uint16_t      RESERVED6;  \/*!< Reserved, 0x1A                                                /;"	m	struct:__anon3e8f98ce2008	typeref:typename:uint16_t
RESERVED6	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  uint16_t      RESERVED6;  \/*!< Reserved, 0x1A                                                /;"	m	struct:__anon3e8f98ce2208	typeref:typename:uint16_t
RESERVED6	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  uint16_t      RESERVED6;  \/*!< Reserved, 0x1A                                   *\/$/;"	m	struct:__anon3e8f98ce1a08	typeref:typename:uint16_t
RESERVED6	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  uint32_t      RESERVED6[10];$/;"	m	struct:__anon3e8f98ce1008	typeref:typename:uint32_t[10]
RESERVED6	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  uint32_t      RESERVED6[2];  \/*!< Reserved, 0x78-0x7C                                        /;"	m	struct:__anon3e8f98ce1d08	typeref:typename:uint32_t[2]
RESERVED6	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  uint32_t RESERVED6;    \/*!< Reserved, 0x48                                                   /;"	m	struct:__anon3e8f98ce1e08	typeref:typename:uint32_t
RESERVED7	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  uint16_t      RESERVED7;   \/*!< Reserved, 0x1E                                            *\/$/;"	m	struct:__anon3e8f98ce2108	typeref:typename:uint16_t
RESERVED7	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  uint16_t      RESERVED7;  \/*!< Reserved, 0x1E                                                /;"	m	struct:__anon3e8f98ce2008	typeref:typename:uint16_t
RESERVED7	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  uint16_t      RESERVED7;  \/*!< Reserved, 0x1E                                   *\/$/;"	m	struct:__anon3e8f98ce1a08	typeref:typename:uint16_t
RESERVED7	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  uint32_t      RESERVED7[334];$/;"	m	struct:__anon3e8f98ce1008	typeref:typename:uint32_t[334]
RESERVED7	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  uint32_t RESERVED7;    \/*!< Reserved, 0x4C                                                   /;"	m	struct:__anon3e8f98ce1e08	typeref:typename:uint32_t
RESERVED8	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t RESERVED8;$/;"	m	struct:__anon3e8f98ce1008	typeref:typename:__IO uint32_t
RESERVED8	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  uint16_t      RESERVED8;   \/*!< Reserved, 0x22                                            *\/$/;"	m	struct:__anon3e8f98ce2108	typeref:typename:uint16_t
RESERVED8	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  uint16_t      RESERVED8;  \/*!< Reserved, 0x22                                                /;"	m	struct:__anon3e8f98ce2008	typeref:typename:uint16_t
RESERVED8	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  uint16_t      RESERVED8;  \/*!< Reserved, 0x22                                   *\/$/;"	m	struct:__anon3e8f98ce1a08	typeref:typename:uint16_t
RESERVED9	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  uint16_t      RESERVED9;   \/*!< Reserved, 0x2A                                            *\/$/;"	m	struct:__anon3e8f98ce2108	typeref:typename:uint16_t
RESERVED9	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  uint32_t      RESERVED9[565];$/;"	m	struct:__anon3e8f98ce1008	typeref:typename:uint32_t[565]
RESERVED_FF	FreeRTOS/portable/IAR/78K0R/portmacro.h	/^#define RESERVED_FF /;"	d
RESERVED_FF	FreeRTOS/portable/IAR/RL78/portmacro.h	/^#define RESERVED_FF /;"	d
RESERVED_MASK	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_dma.c	/^#define RESERVED_MASK /;"	d	file:
RESET	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^typedef enum {RESET = 0, SET = !RESET} FlagStatus, ITStatus;$/;"	e	enum:__anon3e8f98ce0103
RESET_READONLY	FreeRTOS/portable/WizC/PIC18/Install.bat	/^:RESET_READONLY$/;"	l
RESP1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __I uint32_t  RESP1;          \/*!< SDIO response 1 register,       Address offset: 0x14 *\/$/;"	m	struct:__anon3e8f98ce1f08	typeref:typename:__I uint32_t
RESP2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __I uint32_t  RESP2;          \/*!< SDIO response 2 register,       Address offset: 0x18 *\/$/;"	m	struct:__anon3e8f98ce1f08	typeref:typename:__I uint32_t
RESP3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __I uint32_t  RESP3;          \/*!< SDIO response 3 register,       Address offset: 0x1C *\/$/;"	m	struct:__anon3e8f98ce1f08	typeref:typename:__I uint32_t
RESP4	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __I uint32_t  RESP4;          \/*!< SDIO response 4 register,       Address offset: 0x20 *\/$/;"	m	struct:__anon3e8f98ce1f08	typeref:typename:__I uint32_t
RESPCMD	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __I uint32_t  RESPCMD;        \/*!< SDIO command response register, Address offset: 0x10 *\/$/;"	m	struct:__anon3e8f98ce1f08	typeref:typename:__I uint32_t
RES_ERROR	Libraries/fatfs/src/diskio.h	/^	RES_ERROR,		\/* 1: R\/W Error *\/$/;"	e	enum:__anon34f12a240103
RES_NOTRDY	Libraries/fatfs/src/diskio.h	/^	RES_NOTRDY,		\/* 3: Not Ready *\/$/;"	e	enum:__anon34f12a240103
RES_OK	Libraries/fatfs/src/diskio.h	/^	RES_OK = 0,		\/* 0: Successful *\/$/;"	e	enum:__anon34f12a240103
RES_PARERR	Libraries/fatfs/src/diskio.h	/^	RES_PARERR		\/* 4: Invalid Parameter *\/$/;"	e	enum:__anon34f12a240103
RES_WRPRT	Libraries/fatfs/src/diskio.h	/^	RES_WRPRT,		\/* 2: Write Protected *\/$/;"	e	enum:__anon34f12a240103
RF0R	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t              RF0R;                \/*!< CAN receive FIFO 0 register,         Add/;"	m	struct:__anon3e8f98ce0908	typeref:typename:__IO uint32_t
RF1R	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t              RF1R;                \/*!< CAN receive FIFO 1 register,         Add/;"	m	struct:__anon3e8f98ce0908	typeref:typename:__IO uint32_t
RIR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t RIR;  \/*!< CAN receive FIFO mailbox identifier register *\/$/;"	m	struct:__anon3e8f98ce0708	typeref:typename:__IO uint32_t
RISR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t RISR;     \/*!< DCMI raw interrupt status register,            Address offset: 0/;"	m	struct:__anon3e8f98ce0d08	typeref:typename:__IO uint32_t
RISR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t RISR;   \/*!< CRYP raw interrupt status register,               Address offset: /;"	m	struct:__anon3e8f98ce2408	typeref:typename:__IO uint32_t
RLEASTLENGTH	Classes/clsEcgAnalizer.cpp	/^   static const uint16_t RLEASTLENGTH = 2;$/;"	m	class:clsEcgAnalizer	typeref:typename:const uint16_t	file:
RLR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t RLR;  \/*!< IWDG Reload register,    Address offset: 0x08 *\/$/;"	m	struct:__anon3e8f98ce1b08	typeref:typename:__IO uint32_t
RMOSTLENGTH	Classes/clsEcgAnalizer.cpp	/^   static const uint16_t RMOSTLENGTH = 7;$/;"	m	class:clsEcgAnalizer	typeref:typename:const uint16_t	file:
RNG	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RNG /;"	d
RNG_BASE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RNG_BASE /;"	d
RNG_CR_IE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RNG_CR_IE /;"	d
RNG_CR_RNGEN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RNG_CR_RNGEN /;"	d
RNG_ClearFlag	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_rng.c	/^void RNG_ClearFlag(uint8_t RNG_FLAG)$/;"	f	typeref:typename:void
RNG_ClearITPendingBit	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_rng.c	/^void RNG_ClearITPendingBit(uint8_t RNG_IT)$/;"	f	typeref:typename:void
RNG_Cmd	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_rng.c	/^void RNG_Cmd(FunctionalState NewState)$/;"	f	typeref:typename:void
RNG_DeInit	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_rng.c	/^void RNG_DeInit(void)$/;"	f	typeref:typename:void
RNG_FLAG_CECS	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rng.h	/^#define RNG_FLAG_CECS /;"	d
RNG_FLAG_DRDY	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rng.h	/^#define RNG_FLAG_DRDY /;"	d
RNG_FLAG_SECS	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rng.h	/^#define RNG_FLAG_SECS /;"	d
RNG_GetFlagStatus	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_rng.c	/^FlagStatus RNG_GetFlagStatus(uint8_t RNG_FLAG)$/;"	f	typeref:typename:FlagStatus
RNG_GetITStatus	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_rng.c	/^ITStatus RNG_GetITStatus(uint8_t RNG_IT)$/;"	f	typeref:typename:ITStatus
RNG_GetRandomNumber	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_rng.c	/^uint32_t RNG_GetRandomNumber(void)$/;"	f	typeref:typename:uint32_t
RNG_ITConfig	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_rng.c	/^void RNG_ITConfig(FunctionalState NewState)$/;"	f	typeref:typename:void
RNG_IT_CEI	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rng.h	/^#define RNG_IT_CEI /;"	d
RNG_IT_SEI	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rng.h	/^#define RNG_IT_SEI /;"	d
RNG_SR_CECS	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RNG_SR_CECS /;"	d
RNG_SR_CEIS	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RNG_SR_CEIS /;"	d
RNG_SR_DRDY	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RNG_SR_DRDY /;"	d
RNG_SR_SECS	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RNG_SR_SECS /;"	d
RNG_SR_SEIS	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RNG_SR_SEIS /;"	d
RNG_TypeDef	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^} RNG_TypeDef;$/;"	t	typeref:struct:__anon3e8f98ce2608
RNR	Libraries/CMSIS/Include/core_cm3.h	/^  __IO uint32_t RNR;                     \/*!< Offset: 0x008 (R\/W)  MPU Region RNRber Register /;"	m	struct:__anon84a975f30f08	typeref:typename:__IO uint32_t
RNR	Libraries/CMSIS/Include/core_cm4.h	/^  __IO uint32_t RNR;                     \/*!< Offset: 0x008 (R\/W)  MPU Region RNRber Register /;"	m	struct:__anon84a97a340f08	typeref:typename:__IO uint32_t
ROUNDUP	FreeRTOS/portable/Softune/MB91460/__STD_LIB_sbrk.c	/^	#define ROUNDUP(/;"	d	file:
ROUNDUP	FreeRTOS/portable/Softune/MB96340/__STD_LIB_sbrk.c	/^	#define ROUNDUP(/;"	d	file:
RP	FreeRTOS/portable/Softune/MB91460/port.c	/^	 ST RP,@-R15								;Store RP$/;"	v
RRVECTORLENGTH	Classes/clsBayevsky.cpp	/^   static const int RRVECTORLENGTH = 600;$/;"	m	class:clsBayevsky	typeref:typename:const int	file:
RSERVED1	Libraries/CMSIS/Include/core_cm0.h	/^       uint32_t RSERVED1[31];$/;"	m	struct:__anon84a969300908	typeref:typename:uint32_t[31]
RSERVED1	Libraries/CMSIS/Include/core_cm3.h	/^       uint32_t RSERVED1[24];$/;"	m	struct:__anon84a975f30908	typeref:typename:uint32_t[24]
RSERVED1	Libraries/CMSIS/Include/core_cm4.h	/^       uint32_t RSERVED1[24];$/;"	m	struct:__anon84a97a340908	typeref:typename:uint32_t[24]
RSTC_RCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 RSTC_RCR; 	\/\/ Reset Control Register$/;"	m	struct:_AT91S_RSTC	typeref:typename:AT91_REG
RSTC_RCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 RSTC_RCR; 	\/\/ Reset Control Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
RSTC_RCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 RSTC_RCR; 	\/\/ Reset Control Register$/;"	m	struct:_AT91S_RSTC	typeref:typename:AT91_REG
RSTC_RCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 RSTC_RCR; 	\/\/ Reset Control Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
RSTC_RCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 RSTC_RCR; 	\/\/ Reset Control Register$/;"	m	struct:_AT91S_RSTC	typeref:typename:AT91_REG
RSTC_RCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define RSTC_RCR /;"	d
RSTC_RCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 RSTC_RCR; 	\/\/ Reset Control Register$/;"	m	struct:_AT91S_RSTC	typeref:typename:AT91_REG
RSTC_RCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 RSTC_RCR; 	\/\/ Reset Control Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
RSTC_RCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define RSTC_RCR /;"	d
RSTC_RCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 RSTC_RCR; 	\/\/ Reset Control Register$/;"	m	struct:_AT91S_RSTC	typeref:typename:AT91_REG
RSTC_RCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 RSTC_RCR; 	\/\/ Reset Control Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
RSTC_RCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define RSTC_RCR /;"	d
RSTC_RMR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 RSTC_RMR; 	\/\/ Reset Mode Register$/;"	m	struct:_AT91S_RSTC	typeref:typename:AT91_REG
RSTC_RMR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 RSTC_RMR; 	\/\/ Reset Mode Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
RSTC_RMR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 RSTC_RMR; 	\/\/ Reset Mode Register$/;"	m	struct:_AT91S_RSTC	typeref:typename:AT91_REG
RSTC_RMR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 RSTC_RMR; 	\/\/ Reset Mode Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
RSTC_RMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 RSTC_RMR; 	\/\/ Reset Mode Register$/;"	m	struct:_AT91S_RSTC	typeref:typename:AT91_REG
RSTC_RMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define RSTC_RMR /;"	d
RSTC_RMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 RSTC_RMR; 	\/\/ Reset Mode Register$/;"	m	struct:_AT91S_RSTC	typeref:typename:AT91_REG
RSTC_RMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 RSTC_RMR; 	\/\/ Reset Mode Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
RSTC_RMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define RSTC_RMR /;"	d
RSTC_RMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 RSTC_RMR; 	\/\/ Reset Mode Register$/;"	m	struct:_AT91S_RSTC	typeref:typename:AT91_REG
RSTC_RMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 RSTC_RMR; 	\/\/ Reset Mode Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
RSTC_RMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define RSTC_RMR /;"	d
RSTC_RSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 RSTC_RSR; 	\/\/ Reset Status Register$/;"	m	struct:_AT91S_RSTC	typeref:typename:AT91_REG
RSTC_RSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 RSTC_RSR; 	\/\/ Reset Status Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
RSTC_RSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 RSTC_RSR; 	\/\/ Reset Status Register$/;"	m	struct:_AT91S_RSTC	typeref:typename:AT91_REG
RSTC_RSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 RSTC_RSR; 	\/\/ Reset Status Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
RSTC_RSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 RSTC_RSR; 	\/\/ Reset Status Register$/;"	m	struct:_AT91S_RSTC	typeref:typename:AT91_REG
RSTC_RSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define RSTC_RSR /;"	d
RSTC_RSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 RSTC_RSR; 	\/\/ Reset Status Register$/;"	m	struct:_AT91S_RSTC	typeref:typename:AT91_REG
RSTC_RSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 RSTC_RSR; 	\/\/ Reset Status Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
RSTC_RSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define RSTC_RSR /;"	d
RSTC_RSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 RSTC_RSR; 	\/\/ Reset Status Register$/;"	m	struct:_AT91S_RSTC	typeref:typename:AT91_REG
RSTC_RSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 RSTC_RSR; 	\/\/ Reset Status Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
RSTC_RSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define RSTC_RSR /;"	d
RTC	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC /;"	d
RTCEN_BitNumber	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_rcc.c	/^#define RTCEN_BitNumber /;"	d	file:
RTC_ALRMAR_DT	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_ALRMAR_DT /;"	d
RTC_ALRMAR_DT_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_ALRMAR_DT_0 /;"	d
RTC_ALRMAR_DT_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_ALRMAR_DT_1 /;"	d
RTC_ALRMAR_DU	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_ALRMAR_DU /;"	d
RTC_ALRMAR_DU_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_ALRMAR_DU_0 /;"	d
RTC_ALRMAR_DU_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_ALRMAR_DU_1 /;"	d
RTC_ALRMAR_DU_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_ALRMAR_DU_2 /;"	d
RTC_ALRMAR_DU_3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_ALRMAR_DU_3 /;"	d
RTC_ALRMAR_HT	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_ALRMAR_HT /;"	d
RTC_ALRMAR_HT_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_ALRMAR_HT_0 /;"	d
RTC_ALRMAR_HT_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_ALRMAR_HT_1 /;"	d
RTC_ALRMAR_HU	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_ALRMAR_HU /;"	d
RTC_ALRMAR_HU_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_ALRMAR_HU_0 /;"	d
RTC_ALRMAR_HU_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_ALRMAR_HU_1 /;"	d
RTC_ALRMAR_HU_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_ALRMAR_HU_2 /;"	d
RTC_ALRMAR_HU_3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_ALRMAR_HU_3 /;"	d
RTC_ALRMAR_MNT	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_ALRMAR_MNT /;"	d
RTC_ALRMAR_MNT_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_ALRMAR_MNT_0 /;"	d
RTC_ALRMAR_MNT_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_ALRMAR_MNT_1 /;"	d
RTC_ALRMAR_MNT_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_ALRMAR_MNT_2 /;"	d
RTC_ALRMAR_MNU	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_ALRMAR_MNU /;"	d
RTC_ALRMAR_MNU_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_ALRMAR_MNU_0 /;"	d
RTC_ALRMAR_MNU_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_ALRMAR_MNU_1 /;"	d
RTC_ALRMAR_MNU_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_ALRMAR_MNU_2 /;"	d
RTC_ALRMAR_MNU_3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_ALRMAR_MNU_3 /;"	d
RTC_ALRMAR_MSK1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_ALRMAR_MSK1 /;"	d
RTC_ALRMAR_MSK2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_ALRMAR_MSK2 /;"	d
RTC_ALRMAR_MSK3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_ALRMAR_MSK3 /;"	d
RTC_ALRMAR_MSK4	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_ALRMAR_MSK4 /;"	d
RTC_ALRMAR_PM	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_ALRMAR_PM /;"	d
RTC_ALRMAR_ST	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_ALRMAR_ST /;"	d
RTC_ALRMAR_ST_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_ALRMAR_ST_0 /;"	d
RTC_ALRMAR_ST_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_ALRMAR_ST_1 /;"	d
RTC_ALRMAR_ST_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_ALRMAR_ST_2 /;"	d
RTC_ALRMAR_SU	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_ALRMAR_SU /;"	d
RTC_ALRMAR_SU_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_ALRMAR_SU_0 /;"	d
RTC_ALRMAR_SU_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_ALRMAR_SU_1 /;"	d
RTC_ALRMAR_SU_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_ALRMAR_SU_2 /;"	d
RTC_ALRMAR_SU_3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_ALRMAR_SU_3 /;"	d
RTC_ALRMAR_WDSEL	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_ALRMAR_WDSEL /;"	d
RTC_ALRMBR_DT	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_ALRMBR_DT /;"	d
RTC_ALRMBR_DT_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_ALRMBR_DT_0 /;"	d
RTC_ALRMBR_DT_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_ALRMBR_DT_1 /;"	d
RTC_ALRMBR_DU	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_ALRMBR_DU /;"	d
RTC_ALRMBR_DU_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_ALRMBR_DU_0 /;"	d
RTC_ALRMBR_DU_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_ALRMBR_DU_1 /;"	d
RTC_ALRMBR_DU_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_ALRMBR_DU_2 /;"	d
RTC_ALRMBR_DU_3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_ALRMBR_DU_3 /;"	d
RTC_ALRMBR_HT	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_ALRMBR_HT /;"	d
RTC_ALRMBR_HT_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_ALRMBR_HT_0 /;"	d
RTC_ALRMBR_HT_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_ALRMBR_HT_1 /;"	d
RTC_ALRMBR_HU	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_ALRMBR_HU /;"	d
RTC_ALRMBR_HU_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_ALRMBR_HU_0 /;"	d
RTC_ALRMBR_HU_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_ALRMBR_HU_1 /;"	d
RTC_ALRMBR_HU_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_ALRMBR_HU_2 /;"	d
RTC_ALRMBR_HU_3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_ALRMBR_HU_3 /;"	d
RTC_ALRMBR_MNT	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_ALRMBR_MNT /;"	d
RTC_ALRMBR_MNT_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_ALRMBR_MNT_0 /;"	d
RTC_ALRMBR_MNT_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_ALRMBR_MNT_1 /;"	d
RTC_ALRMBR_MNT_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_ALRMBR_MNT_2 /;"	d
RTC_ALRMBR_MNU	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_ALRMBR_MNU /;"	d
RTC_ALRMBR_MNU_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_ALRMBR_MNU_0 /;"	d
RTC_ALRMBR_MNU_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_ALRMBR_MNU_1 /;"	d
RTC_ALRMBR_MNU_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_ALRMBR_MNU_2 /;"	d
RTC_ALRMBR_MNU_3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_ALRMBR_MNU_3 /;"	d
RTC_ALRMBR_MSK1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_ALRMBR_MSK1 /;"	d
RTC_ALRMBR_MSK2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_ALRMBR_MSK2 /;"	d
RTC_ALRMBR_MSK3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_ALRMBR_MSK3 /;"	d
RTC_ALRMBR_MSK4	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_ALRMBR_MSK4 /;"	d
RTC_ALRMBR_PM	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_ALRMBR_PM /;"	d
RTC_ALRMBR_ST	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_ALRMBR_ST /;"	d
RTC_ALRMBR_ST_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_ALRMBR_ST_0 /;"	d
RTC_ALRMBR_ST_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_ALRMBR_ST_1 /;"	d
RTC_ALRMBR_ST_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_ALRMBR_ST_2 /;"	d
RTC_ALRMBR_SU	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_ALRMBR_SU /;"	d
RTC_ALRMBR_SU_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_ALRMBR_SU_0 /;"	d
RTC_ALRMBR_SU_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_ALRMBR_SU_1 /;"	d
RTC_ALRMBR_SU_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_ALRMBR_SU_2 /;"	d
RTC_ALRMBR_SU_3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_ALRMBR_SU_3 /;"	d
RTC_ALRMBR_WDSEL	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_ALRMBR_WDSEL /;"	d
RTC_AlarmCmd	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_rtc.c	/^ErrorStatus RTC_AlarmCmd(uint32_t RTC_Alarm, FunctionalState NewState)$/;"	f	typeref:typename:ErrorStatus
RTC_AlarmDateWeekDay	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rtc.h	/^  uint8_t RTC_AlarmDateWeekDay;      \/*!< Specifies the RTC Alarm Date\/WeekDay.$/;"	m	struct:__anonb4ba7f660408	typeref:typename:uint8_t
RTC_AlarmDateWeekDaySel	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rtc.h	/^  uint32_t RTC_AlarmDateWeekDaySel;  \/*!< Specifies the RTC Alarm is on Date or WeekDay.$/;"	m	struct:__anonb4ba7f660408	typeref:typename:uint32_t
RTC_AlarmDateWeekDaySel_Date	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rtc.h	/^#define RTC_AlarmDateWeekDaySel_Date /;"	d
RTC_AlarmDateWeekDaySel_WeekDay	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rtc.h	/^#define RTC_AlarmDateWeekDaySel_WeekDay /;"	d
RTC_AlarmMask	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rtc.h	/^  uint32_t RTC_AlarmMask;            \/*!< Specifies the RTC Alarm Masks.$/;"	m	struct:__anonb4ba7f660408	typeref:typename:uint32_t
RTC_AlarmMask_All	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rtc.h	/^#define RTC_AlarmMask_All /;"	d
RTC_AlarmMask_DateWeekDay	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rtc.h	/^#define RTC_AlarmMask_DateWeekDay /;"	d
RTC_AlarmMask_Hours	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rtc.h	/^#define RTC_AlarmMask_Hours /;"	d
RTC_AlarmMask_Minutes	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rtc.h	/^#define RTC_AlarmMask_Minutes /;"	d
RTC_AlarmMask_None	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rtc.h	/^#define RTC_AlarmMask_None /;"	d
RTC_AlarmMask_Seconds	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rtc.h	/^#define RTC_AlarmMask_Seconds /;"	d
RTC_AlarmStructInit	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_rtc.c	/^void RTC_AlarmStructInit(RTC_AlarmTypeDef* RTC_AlarmStruct)$/;"	f	typeref:typename:void
RTC_AlarmTime	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rtc.h	/^  RTC_TimeTypeDef RTC_AlarmTime;     \/*!< Specifies the RTC Alarm Time members. *\/$/;"	m	struct:__anonb4ba7f660408	typeref:typename:RTC_TimeTypeDef
RTC_AlarmTypeDef	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rtc.h	/^}RTC_AlarmTypeDef;$/;"	t	typeref:struct:__anonb4ba7f660408
RTC_Alarm_A	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rtc.h	/^#define RTC_Alarm_A /;"	d
RTC_Alarm_B	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rtc.h	/^#define RTC_Alarm_B /;"	d
RTC_Alarm_IRQHandler	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/arm/startup_stm32f2xx.s	/^RTC_Alarm_IRQHandler                            $/;"	l
RTC_Alarm_IRQHandler	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/iar/startup_stm32f2xx.s	/^RTC_Alarm_IRQHandler  $/;"	l
RTC_Alarm_IRQn	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  RTC_Alarm_IRQn              = 41,     \/*!< RTC Alarm (A and B) through EXTI Line Interrupt   /;"	e	enum:IRQn
RTC_AsynchPrediv	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rtc.h	/^  uint32_t RTC_AsynchPrediv; \/*!< Specifies the RTC Asynchronous Predivider value.$/;"	m	struct:__anonb4ba7f660108	typeref:typename:uint32_t
RTC_BASE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_BASE /;"	d
RTC_BKP0R	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_BKP0R /;"	d
RTC_BKP10R	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_BKP10R /;"	d
RTC_BKP11R	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_BKP11R /;"	d
RTC_BKP12R	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_BKP12R /;"	d
RTC_BKP13R	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_BKP13R /;"	d
RTC_BKP14R	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_BKP14R /;"	d
RTC_BKP15R	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_BKP15R /;"	d
RTC_BKP16R	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_BKP16R /;"	d
RTC_BKP17R	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_BKP17R /;"	d
RTC_BKP18R	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_BKP18R /;"	d
RTC_BKP19R	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_BKP19R /;"	d
RTC_BKP1R	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_BKP1R /;"	d
RTC_BKP2R	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_BKP2R /;"	d
RTC_BKP3R	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_BKP3R /;"	d
RTC_BKP4R	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_BKP4R /;"	d
RTC_BKP5R	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_BKP5R /;"	d
RTC_BKP6R	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_BKP6R /;"	d
RTC_BKP7R	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_BKP7R /;"	d
RTC_BKP8R	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_BKP8R /;"	d
RTC_BKP9R	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_BKP9R /;"	d
RTC_BKP_DR0	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rtc.h	/^#define RTC_BKP_DR0 /;"	d
RTC_BKP_DR1	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rtc.h	/^#define RTC_BKP_DR1 /;"	d
RTC_BKP_DR10	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rtc.h	/^#define RTC_BKP_DR10 /;"	d
RTC_BKP_DR11	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rtc.h	/^#define RTC_BKP_DR11 /;"	d
RTC_BKP_DR12	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rtc.h	/^#define RTC_BKP_DR12 /;"	d
RTC_BKP_DR13	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rtc.h	/^#define RTC_BKP_DR13 /;"	d
RTC_BKP_DR14	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rtc.h	/^#define RTC_BKP_DR14 /;"	d
RTC_BKP_DR15	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rtc.h	/^#define RTC_BKP_DR15 /;"	d
RTC_BKP_DR16	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rtc.h	/^#define RTC_BKP_DR16 /;"	d
RTC_BKP_DR17	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rtc.h	/^#define RTC_BKP_DR17 /;"	d
RTC_BKP_DR18	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rtc.h	/^#define RTC_BKP_DR18 /;"	d
RTC_BKP_DR19	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rtc.h	/^#define RTC_BKP_DR19 /;"	d
RTC_BKP_DR2	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rtc.h	/^#define RTC_BKP_DR2 /;"	d
RTC_BKP_DR3	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rtc.h	/^#define RTC_BKP_DR3 /;"	d
RTC_BKP_DR4	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rtc.h	/^#define RTC_BKP_DR4 /;"	d
RTC_BKP_DR5	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rtc.h	/^#define RTC_BKP_DR5 /;"	d
RTC_BKP_DR6	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rtc.h	/^#define RTC_BKP_DR6 /;"	d
RTC_BKP_DR7	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rtc.h	/^#define RTC_BKP_DR7 /;"	d
RTC_BKP_DR8	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rtc.h	/^#define RTC_BKP_DR8 /;"	d
RTC_BKP_DR9	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rtc.h	/^#define RTC_BKP_DR9 /;"	d
RTC_Bcd2ToByte	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_rtc.c	/^static uint8_t RTC_Bcd2ToByte(uint8_t Value)$/;"	f	typeref:typename:uint8_t	file:
RTC_ByteToBcd2	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_rtc.c	/^static uint8_t RTC_ByteToBcd2(uint8_t Value)$/;"	f	typeref:typename:uint8_t	file:
RTC_CALIBR_DC	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_CALIBR_DC /;"	d
RTC_CALIBR_DCS	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_CALIBR_DCS /;"	d
RTC_CR_ADD1H	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_CR_ADD1H /;"	d
RTC_CR_ALRAE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_CR_ALRAE /;"	d
RTC_CR_ALRAIE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_CR_ALRAIE /;"	d
RTC_CR_ALRBE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_CR_ALRBE /;"	d
RTC_CR_ALRBIE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_CR_ALRBIE /;"	d
RTC_CR_BCK	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_CR_BCK /;"	d
RTC_CR_COE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_CR_COE /;"	d
RTC_CR_DCE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_CR_DCE /;"	d
RTC_CR_FMT	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_CR_FMT /;"	d
RTC_CR_OSEL	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_CR_OSEL /;"	d
RTC_CR_OSEL_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_CR_OSEL_0 /;"	d
RTC_CR_OSEL_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_CR_OSEL_1 /;"	d
RTC_CR_POL	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_CR_POL /;"	d
RTC_CR_REFCKON	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_CR_REFCKON /;"	d
RTC_CR_SUB1H	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_CR_SUB1H /;"	d
RTC_CR_TSE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_CR_TSE /;"	d
RTC_CR_TSEDGE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_CR_TSEDGE /;"	d
RTC_CR_TSIE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_CR_TSIE /;"	d
RTC_CR_WUCKSEL	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_CR_WUCKSEL /;"	d
RTC_CR_WUCKSEL_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_CR_WUCKSEL_0 /;"	d
RTC_CR_WUCKSEL_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_CR_WUCKSEL_1 /;"	d
RTC_CR_WUCKSEL_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_CR_WUCKSEL_2 /;"	d
RTC_CR_WUTE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_CR_WUTE /;"	d
RTC_CR_WUTIE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_CR_WUTIE /;"	d
RTC_CalibOutputCmd	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_rtc.c	/^void RTC_CalibOutputCmd(FunctionalState NewState)$/;"	f	typeref:typename:void
RTC_CalibSign_Negative	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rtc.h	/^#define RTC_CalibSign_Negative /;"	d
RTC_CalibSign_Positive	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rtc.h	/^#define RTC_CalibSign_Positive /;"	d
RTC_ClearFlag	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_rtc.c	/^void RTC_ClearFlag(uint32_t RTC_FLAG)$/;"	f	typeref:typename:void
RTC_ClearITPendingBit	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_rtc.c	/^void RTC_ClearITPendingBit(uint32_t RTC_IT)$/;"	f	typeref:typename:void
RTC_CoarseCalibCmd	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_rtc.c	/^ErrorStatus RTC_CoarseCalibCmd(FunctionalState NewState)$/;"	f	typeref:typename:ErrorStatus
RTC_CoarseCalibConfig	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_rtc.c	/^ErrorStatus RTC_CoarseCalibConfig(uint32_t RTC_CalibSign, uint32_t Value)$/;"	f	typeref:typename:ErrorStatus
RTC_DR_DT	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_DR_DT /;"	d
RTC_DR_DT_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_DR_DT_0 /;"	d
RTC_DR_DT_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_DR_DT_1 /;"	d
RTC_DR_DU	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_DR_DU /;"	d
RTC_DR_DU_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_DR_DU_0 /;"	d
RTC_DR_DU_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_DR_DU_1 /;"	d
RTC_DR_DU_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_DR_DU_2 /;"	d
RTC_DR_DU_3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_DR_DU_3 /;"	d
RTC_DR_MT	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_DR_MT /;"	d
RTC_DR_MU	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_DR_MU /;"	d
RTC_DR_MU_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_DR_MU_0 /;"	d
RTC_DR_MU_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_DR_MU_1 /;"	d
RTC_DR_MU_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_DR_MU_2 /;"	d
RTC_DR_MU_3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_DR_MU_3 /;"	d
RTC_DR_RESERVED_MASK	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_rtc.c	/^#define RTC_DR_RESERVED_MASK /;"	d	file:
RTC_DR_WDU	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_DR_WDU /;"	d
RTC_DR_WDU_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_DR_WDU_0 /;"	d
RTC_DR_WDU_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_DR_WDU_1 /;"	d
RTC_DR_WDU_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_DR_WDU_2 /;"	d
RTC_DR_YT	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_DR_YT /;"	d
RTC_DR_YT_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_DR_YT_0 /;"	d
RTC_DR_YT_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_DR_YT_1 /;"	d
RTC_DR_YT_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_DR_YT_2 /;"	d
RTC_DR_YT_3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_DR_YT_3 /;"	d
RTC_DR_YU	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_DR_YU /;"	d
RTC_DR_YU_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_DR_YU_0 /;"	d
RTC_DR_YU_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_DR_YU_1 /;"	d
RTC_DR_YU_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_DR_YU_2 /;"	d
RTC_DR_YU_3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_DR_YU_3 /;"	d
RTC_Date	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rtc.h	/^  uint8_t RTC_Date;     \/*!< Specifies the RTC Date.$/;"	m	struct:__anonb4ba7f660308	typeref:typename:uint8_t
RTC_DateStructInit	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_rtc.c	/^void RTC_DateStructInit(RTC_DateTypeDef* RTC_DateStruct)$/;"	f	typeref:typename:void
RTC_DateTypeDef	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rtc.h	/^}RTC_DateTypeDef;$/;"	t	typeref:struct:__anonb4ba7f660308
RTC_DayLightSavingConfig	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_rtc.c	/^void RTC_DayLightSavingConfig(uint32_t RTC_DayLightSaving, uint32_t RTC_StoreOperation)$/;"	f	typeref:typename:void
RTC_DayLightSaving_ADD1H	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rtc.h	/^#define RTC_DayLightSaving_ADD1H /;"	d
RTC_DayLightSaving_SUB1H	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rtc.h	/^#define RTC_DayLightSaving_SUB1H /;"	d
RTC_DeInit	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_rtc.c	/^ErrorStatus RTC_DeInit(void)$/;"	f	typeref:typename:ErrorStatus
RTC_DigitalCalibCmd	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rtc.h	/^#define RTC_DigitalCalibCmd /;"	d
RTC_DigitalCalibConfig	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rtc.h	/^#define RTC_DigitalCalibConfig /;"	d
RTC_EnterInitMode	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_rtc.c	/^ErrorStatus RTC_EnterInitMode(void)$/;"	f	typeref:typename:ErrorStatus
RTC_ExitInitMode	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_rtc.c	/^void RTC_ExitInitMode(void)$/;"	f	typeref:typename:void
RTC_FLAGS_MASK	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_rtc.c	/^#define RTC_FLAGS_MASK /;"	d	file:
RTC_FLAG_ALRAF	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rtc.h	/^#define RTC_FLAG_ALRAF /;"	d
RTC_FLAG_ALRAWF	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rtc.h	/^#define RTC_FLAG_ALRAWF /;"	d
RTC_FLAG_ALRBF	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rtc.h	/^#define RTC_FLAG_ALRBF /;"	d
RTC_FLAG_ALRBWF	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rtc.h	/^#define RTC_FLAG_ALRBWF /;"	d
RTC_FLAG_INITF	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rtc.h	/^#define RTC_FLAG_INITF /;"	d
RTC_FLAG_INITS	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rtc.h	/^#define RTC_FLAG_INITS /;"	d
RTC_FLAG_RSF	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rtc.h	/^#define RTC_FLAG_RSF /;"	d
RTC_FLAG_TAMP1F	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rtc.h	/^#define RTC_FLAG_TAMP1F /;"	d
RTC_FLAG_TSF	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rtc.h	/^#define RTC_FLAG_TSF /;"	d
RTC_FLAG_TSOVF	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rtc.h	/^#define RTC_FLAG_TSOVF /;"	d
RTC_FLAG_WUTF	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rtc.h	/^#define RTC_FLAG_WUTF /;"	d
RTC_FLAG_WUTWF	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rtc.h	/^#define RTC_FLAG_WUTWF /;"	d
RTC_Format_BCD	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rtc.h	/^#define RTC_Format_BCD /;"	d
RTC_Format_BIN	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rtc.h	/^#define RTC_Format_BIN /;"	d
RTC_GetAlarm	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_rtc.c	/^void RTC_GetAlarm(uint32_t RTC_Format, uint32_t RTC_Alarm, RTC_AlarmTypeDef* RTC_AlarmStruct)$/;"	f	typeref:typename:void
RTC_GetDate	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_rtc.c	/^void RTC_GetDate(uint32_t RTC_Format, RTC_DateTypeDef* RTC_DateStruct)$/;"	f	typeref:typename:void
RTC_GetFlagStatus	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_rtc.c	/^FlagStatus RTC_GetFlagStatus(uint32_t RTC_FLAG)$/;"	f	typeref:typename:FlagStatus
RTC_GetITStatus	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_rtc.c	/^ITStatus RTC_GetITStatus(uint32_t RTC_IT)$/;"	f	typeref:typename:ITStatus
RTC_GetStoreOperation	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_rtc.c	/^uint32_t RTC_GetStoreOperation(void)$/;"	f	typeref:typename:uint32_t
RTC_GetTime	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_rtc.c	/^void RTC_GetTime(uint32_t RTC_Format, RTC_TimeTypeDef* RTC_TimeStruct)$/;"	f	typeref:typename:void
RTC_GetTimeStamp	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_rtc.c	/^void RTC_GetTimeStamp(uint32_t RTC_Format, RTC_TimeTypeDef* RTC_StampTimeStruct, $/;"	f	typeref:typename:void
RTC_GetWakeUpCounter	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_rtc.c	/^uint32_t RTC_GetWakeUpCounter(void)$/;"	f	typeref:typename:uint32_t
RTC_H12	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rtc.h	/^  uint8_t RTC_H12;      \/*!< Specifies the RTC AM\/PM Time.$/;"	m	struct:__anonb4ba7f660208	typeref:typename:uint8_t
RTC_H12_AM	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rtc.h	/^#define RTC_H12_AM /;"	d
RTC_H12_PM	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rtc.h	/^#define RTC_H12_PM /;"	d
RTC_HourFormat	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rtc.h	/^  uint32_t RTC_HourFormat;   \/*!< Specifies the RTC Hour Format.$/;"	m	struct:__anonb4ba7f660108	typeref:typename:uint32_t
RTC_HourFormat_12	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rtc.h	/^#define RTC_HourFormat_12 /;"	d
RTC_HourFormat_24	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rtc.h	/^#define RTC_HourFormat_24 /;"	d
RTC_Hours	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rtc.h	/^  uint8_t RTC_Hours;    \/*!< Specifies the RTC Time Hour.$/;"	m	struct:__anonb4ba7f660208	typeref:typename:uint8_t
RTC_INIT_MASK	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_rtc.c	/^#define RTC_INIT_MASK /;"	d	file:
RTC_ISR_ALRAF	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_ISR_ALRAF /;"	d
RTC_ISR_ALRAWF	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_ISR_ALRAWF /;"	d
RTC_ISR_ALRBF	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_ISR_ALRBF /;"	d
RTC_ISR_ALRBWF	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_ISR_ALRBWF /;"	d
RTC_ISR_INIT	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_ISR_INIT /;"	d
RTC_ISR_INITF	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_ISR_INITF /;"	d
RTC_ISR_INITS	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_ISR_INITS /;"	d
RTC_ISR_RSF	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_ISR_RSF /;"	d
RTC_ISR_TAMP1F	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_ISR_TAMP1F /;"	d
RTC_ISR_TSF	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_ISR_TSF /;"	d
RTC_ISR_TSOVF	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_ISR_TSOVF /;"	d
RTC_ISR_WUTF	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_ISR_WUTF /;"	d
RTC_ISR_WUTWF	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_ISR_WUTWF /;"	d
RTC_ITConfig	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_rtc.c	/^void RTC_ITConfig(uint32_t RTC_IT, FunctionalState NewState)$/;"	f	typeref:typename:void
RTC_IT_ALRA	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rtc.h	/^#define RTC_IT_ALRA /;"	d
RTC_IT_ALRB	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rtc.h	/^#define RTC_IT_ALRB /;"	d
RTC_IT_TAMP	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rtc.h	/^#define RTC_IT_TAMP /;"	d
RTC_IT_TAMP1	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rtc.h	/^#define RTC_IT_TAMP1 /;"	d
RTC_IT_TS	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rtc.h	/^#define RTC_IT_TS /;"	d
RTC_IT_WUT	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rtc.h	/^#define RTC_IT_WUT /;"	d
RTC_Init	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_rtc.c	/^ErrorStatus RTC_Init(RTC_InitTypeDef* RTC_InitStruct)$/;"	f	typeref:typename:ErrorStatus
RTC_InitTypeDef	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rtc.h	/^}RTC_InitTypeDef;$/;"	t	typeref:struct:__anonb4ba7f660108
RTC_Minutes	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rtc.h	/^  uint8_t RTC_Minutes;  \/*!< Specifies the RTC Time Minutes.$/;"	m	struct:__anonb4ba7f660208	typeref:typename:uint8_t
RTC_Month	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rtc.h	/^  uint8_t RTC_Month;   \/*!< Specifies the RTC Date Month (in BCD format).$/;"	m	struct:__anonb4ba7f660308	typeref:typename:uint8_t
RTC_Month_April	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rtc.h	/^#define RTC_Month_April /;"	d
RTC_Month_August	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rtc.h	/^#define RTC_Month_August /;"	d
RTC_Month_December	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rtc.h	/^#define RTC_Month_December /;"	d
RTC_Month_February	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rtc.h	/^#define RTC_Month_February /;"	d
RTC_Month_January	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rtc.h	/^#define RTC_Month_January /;"	d
RTC_Month_July	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rtc.h	/^#define RTC_Month_July /;"	d
RTC_Month_June	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rtc.h	/^#define RTC_Month_June /;"	d
RTC_Month_March	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rtc.h	/^#define RTC_Month_March /;"	d
RTC_Month_May	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rtc.h	/^#define RTC_Month_May /;"	d
RTC_Month_November	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rtc.h	/^#define RTC_Month_November /;"	d
RTC_Month_October	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rtc.h	/^#define RTC_Month_October /;"	d
RTC_Month_September	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rtc.h	/^#define RTC_Month_September /;"	d
RTC_OutputConfig	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_rtc.c	/^void RTC_OutputConfig(uint32_t RTC_Output, uint32_t RTC_OutputPolarity)$/;"	f	typeref:typename:void
RTC_OutputPolarity_High	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rtc.h	/^#define RTC_OutputPolarity_High /;"	d
RTC_OutputPolarity_Low	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rtc.h	/^#define RTC_OutputPolarity_Low /;"	d
RTC_OutputTypeConfig	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_rtc.c	/^void RTC_OutputTypeConfig(uint32_t RTC_OutputType)$/;"	f	typeref:typename:void
RTC_OutputType_OpenDrain	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rtc.h	/^#define RTC_OutputType_OpenDrain /;"	d
RTC_OutputType_PushPull	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rtc.h	/^#define RTC_OutputType_PushPull /;"	d
RTC_Output_AlarmA	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rtc.h	/^#define RTC_Output_AlarmA /;"	d
RTC_Output_AlarmB	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rtc.h	/^#define RTC_Output_AlarmB /;"	d
RTC_Output_Disable	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rtc.h	/^#define RTC_Output_Disable /;"	d
RTC_Output_WakeUp	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rtc.h	/^#define RTC_Output_WakeUp /;"	d
RTC_PRER_PREDIV_A	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_PRER_PREDIV_A /;"	d
RTC_PRER_PREDIV_S	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_PRER_PREDIV_S /;"	d
RTC_RSF_MASK	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_rtc.c	/^#define RTC_RSF_MASK /;"	d	file:
RTC_ReadBackupRegister	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_rtc.c	/^uint32_t RTC_ReadBackupRegister(uint32_t RTC_BKP_DR)$/;"	f	typeref:typename:uint32_t
RTC_RefClockCmd	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_rtc.c	/^ErrorStatus RTC_RefClockCmd(FunctionalState NewState)$/;"	f	typeref:typename:ErrorStatus
RTC_Seconds	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rtc.h	/^  uint8_t RTC_Seconds;  \/*!< Specifies the RTC Time Seconds.$/;"	m	struct:__anonb4ba7f660208	typeref:typename:uint8_t
RTC_SetAlarm	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_rtc.c	/^void RTC_SetAlarm(uint32_t RTC_Format, uint32_t RTC_Alarm, RTC_AlarmTypeDef* RTC_AlarmStruct)$/;"	f	typeref:typename:void
RTC_SetDate	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_rtc.c	/^ErrorStatus RTC_SetDate(uint32_t RTC_Format, RTC_DateTypeDef* RTC_DateStruct)$/;"	f	typeref:typename:ErrorStatus
RTC_SetTime	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_rtc.c	/^ErrorStatus RTC_SetTime(uint32_t RTC_Format, RTC_TimeTypeDef* RTC_TimeStruct)$/;"	f	typeref:typename:ErrorStatus
RTC_SetWakeUpCounter	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_rtc.c	/^void RTC_SetWakeUpCounter(uint32_t RTC_WakeUpCounter)$/;"	f	typeref:typename:void
RTC_StoreOperation_Reset	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rtc.h	/^#define RTC_StoreOperation_Reset /;"	d
RTC_StoreOperation_Set	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rtc.h	/^#define RTC_StoreOperation_Set /;"	d
RTC_StructInit	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_rtc.c	/^void RTC_StructInit(RTC_InitTypeDef* RTC_InitStruct)$/;"	f	typeref:typename:void
RTC_SynchPrediv	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rtc.h	/^  uint32_t RTC_SynchPrediv;  \/*!< Specifies the RTC Synchronous Predivider value.$/;"	m	struct:__anonb4ba7f660108	typeref:typename:uint32_t
RTC_TAFCR_ALARMOUTTYPE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_TAFCR_ALARMOUTTYPE /;"	d
RTC_TAFCR_TAMP1E	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_TAFCR_TAMP1E /;"	d
RTC_TAFCR_TAMP1TRG	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_TAFCR_TAMP1TRG /;"	d
RTC_TAFCR_TAMPIE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_TAFCR_TAMPIE /;"	d
RTC_TAFCR_TAMPINSEL	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_TAFCR_TAMPINSEL /;"	d
RTC_TAFCR_TSINSEL	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_TAFCR_TSINSEL /;"	d
RTC_TR_HT	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_TR_HT /;"	d
RTC_TR_HT_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_TR_HT_0 /;"	d
RTC_TR_HT_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_TR_HT_1 /;"	d
RTC_TR_HU	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_TR_HU /;"	d
RTC_TR_HU_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_TR_HU_0 /;"	d
RTC_TR_HU_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_TR_HU_1 /;"	d
RTC_TR_HU_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_TR_HU_2 /;"	d
RTC_TR_HU_3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_TR_HU_3 /;"	d
RTC_TR_MNT	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_TR_MNT /;"	d
RTC_TR_MNT_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_TR_MNT_0 /;"	d
RTC_TR_MNT_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_TR_MNT_1 /;"	d
RTC_TR_MNT_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_TR_MNT_2 /;"	d
RTC_TR_MNU	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_TR_MNU /;"	d
RTC_TR_MNU_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_TR_MNU_0 /;"	d
RTC_TR_MNU_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_TR_MNU_1 /;"	d
RTC_TR_MNU_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_TR_MNU_2 /;"	d
RTC_TR_MNU_3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_TR_MNU_3 /;"	d
RTC_TR_PM	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_TR_PM /;"	d
RTC_TR_RESERVED_MASK	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_rtc.c	/^#define RTC_TR_RESERVED_MASK /;"	d	file:
RTC_TR_ST	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_TR_ST /;"	d
RTC_TR_ST_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_TR_ST_0 /;"	d
RTC_TR_ST_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_TR_ST_1 /;"	d
RTC_TR_ST_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_TR_ST_2 /;"	d
RTC_TR_SU	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_TR_SU /;"	d
RTC_TR_SU_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_TR_SU_0 /;"	d
RTC_TR_SU_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_TR_SU_1 /;"	d
RTC_TR_SU_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_TR_SU_2 /;"	d
RTC_TR_SU_3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_TR_SU_3 /;"	d
RTC_TSDR_DT	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_TSDR_DT /;"	d
RTC_TSDR_DT_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_TSDR_DT_0 /;"	d
RTC_TSDR_DT_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_TSDR_DT_1 /;"	d
RTC_TSDR_DU	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_TSDR_DU /;"	d
RTC_TSDR_DU_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_TSDR_DU_0 /;"	d
RTC_TSDR_DU_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_TSDR_DU_1 /;"	d
RTC_TSDR_DU_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_TSDR_DU_2 /;"	d
RTC_TSDR_DU_3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_TSDR_DU_3 /;"	d
RTC_TSDR_MT	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_TSDR_MT /;"	d
RTC_TSDR_MU	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_TSDR_MU /;"	d
RTC_TSDR_MU_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_TSDR_MU_0 /;"	d
RTC_TSDR_MU_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_TSDR_MU_1 /;"	d
RTC_TSDR_MU_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_TSDR_MU_2 /;"	d
RTC_TSDR_MU_3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_TSDR_MU_3 /;"	d
RTC_TSDR_WDU	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_TSDR_WDU /;"	d
RTC_TSDR_WDU_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_TSDR_WDU_0 /;"	d
RTC_TSDR_WDU_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_TSDR_WDU_1 /;"	d
RTC_TSDR_WDU_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_TSDR_WDU_2 /;"	d
RTC_TSTR_HT	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_TSTR_HT /;"	d
RTC_TSTR_HT_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_TSTR_HT_0 /;"	d
RTC_TSTR_HT_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_TSTR_HT_1 /;"	d
RTC_TSTR_HU	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_TSTR_HU /;"	d
RTC_TSTR_HU_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_TSTR_HU_0 /;"	d
RTC_TSTR_HU_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_TSTR_HU_1 /;"	d
RTC_TSTR_HU_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_TSTR_HU_2 /;"	d
RTC_TSTR_HU_3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_TSTR_HU_3 /;"	d
RTC_TSTR_MNT	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_TSTR_MNT /;"	d
RTC_TSTR_MNT_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_TSTR_MNT_0 /;"	d
RTC_TSTR_MNT_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_TSTR_MNT_1 /;"	d
RTC_TSTR_MNT_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_TSTR_MNT_2 /;"	d
RTC_TSTR_MNU	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_TSTR_MNU /;"	d
RTC_TSTR_MNU_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_TSTR_MNU_0 /;"	d
RTC_TSTR_MNU_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_TSTR_MNU_1 /;"	d
RTC_TSTR_MNU_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_TSTR_MNU_2 /;"	d
RTC_TSTR_MNU_3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_TSTR_MNU_3 /;"	d
RTC_TSTR_PM	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_TSTR_PM /;"	d
RTC_TSTR_ST	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_TSTR_ST /;"	d
RTC_TSTR_ST_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_TSTR_ST_0 /;"	d
RTC_TSTR_ST_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_TSTR_ST_1 /;"	d
RTC_TSTR_ST_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_TSTR_ST_2 /;"	d
RTC_TSTR_SU	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_TSTR_SU /;"	d
RTC_TSTR_SU_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_TSTR_SU_0 /;"	d
RTC_TSTR_SU_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_TSTR_SU_1 /;"	d
RTC_TSTR_SU_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_TSTR_SU_2 /;"	d
RTC_TSTR_SU_3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_TSTR_SU_3 /;"	d
RTC_TamperCmd	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_rtc.c	/^void RTC_TamperCmd(uint32_t RTC_Tamper, FunctionalState NewState)$/;"	f	typeref:typename:void
RTC_TamperPinSelection	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_rtc.c	/^void RTC_TamperPinSelection(uint32_t RTC_TamperPin)$/;"	f	typeref:typename:void
RTC_TamperPin_PC13	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rtc.h	/^#define RTC_TamperPin_PC13 /;"	d
RTC_TamperPin_PI8	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rtc.h	/^#define RTC_TamperPin_PI8 /;"	d
RTC_TamperTriggerConfig	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_rtc.c	/^void RTC_TamperTriggerConfig(uint32_t RTC_Tamper, uint32_t RTC_TamperTrigger)$/;"	f	typeref:typename:void
RTC_TamperTrigger_FallingEdge	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rtc.h	/^#define RTC_TamperTrigger_FallingEdge /;"	d
RTC_TamperTrigger_RisingEdge	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rtc.h	/^#define RTC_TamperTrigger_RisingEdge /;"	d
RTC_Tamper_1	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rtc.h	/^#define RTC_Tamper_1 /;"	d
RTC_TimeStampCmd	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_rtc.c	/^void RTC_TimeStampCmd(uint32_t RTC_TimeStampEdge, FunctionalState NewState)$/;"	f	typeref:typename:void
RTC_TimeStampEdge_Falling	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rtc.h	/^#define RTC_TimeStampEdge_Falling /;"	d
RTC_TimeStampEdge_Rising	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rtc.h	/^#define RTC_TimeStampEdge_Rising /;"	d
RTC_TimeStampPinSelection	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_rtc.c	/^void RTC_TimeStampPinSelection(uint32_t RTC_TimeStampPin)$/;"	f	typeref:typename:void
RTC_TimeStampPin_PC13	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rtc.h	/^#define RTC_TimeStampPin_PC13 /;"	d
RTC_TimeStampPin_PI8	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rtc.h	/^#define RTC_TimeStampPin_PI8 /;"	d
RTC_TimeStructInit	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_rtc.c	/^void RTC_TimeStructInit(RTC_TimeTypeDef* RTC_TimeStruct)$/;"	f	typeref:typename:void
RTC_TimeTypeDef	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rtc.h	/^}RTC_TimeTypeDef; $/;"	t	typeref:struct:__anonb4ba7f660208
RTC_TypeDef	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^} RTC_TypeDef;$/;"	t	typeref:struct:__anon3e8f98ce1e08
RTC_WKUP_IRQHandler	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/arm/startup_stm32f2xx.s	/^RTC_WKUP_IRQHandler                                $/;"	l
RTC_WKUP_IRQHandler	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/iar/startup_stm32f2xx.s	/^RTC_WKUP_IRQHandler  $/;"	l
RTC_WKUP_IRQn	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  RTC_WKUP_IRQn               = 3,      \/*!< RTC Wakeup interrupt through the EXTI line        /;"	e	enum:IRQn
RTC_WPR_KEY	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_WPR_KEY /;"	d
RTC_WUTR_WUT	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define RTC_WUTR_WUT /;"	d
RTC_WaitForSynchro	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_rtc.c	/^ErrorStatus RTC_WaitForSynchro(void)$/;"	f	typeref:typename:ErrorStatus
RTC_WakeUpClockConfig	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_rtc.c	/^void RTC_WakeUpClockConfig(uint32_t RTC_WakeUpClock)$/;"	f	typeref:typename:void
RTC_WakeUpClock_CK_SPRE_16bits	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rtc.h	/^#define RTC_WakeUpClock_CK_SPRE_16bits /;"	d
RTC_WakeUpClock_CK_SPRE_17bits	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rtc.h	/^#define RTC_WakeUpClock_CK_SPRE_17bits /;"	d
RTC_WakeUpClock_RTCCLK_Div16	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rtc.h	/^#define RTC_WakeUpClock_RTCCLK_Div16 /;"	d
RTC_WakeUpClock_RTCCLK_Div2	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rtc.h	/^#define RTC_WakeUpClock_RTCCLK_Div2 /;"	d
RTC_WakeUpClock_RTCCLK_Div4	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rtc.h	/^#define RTC_WakeUpClock_RTCCLK_Div4 /;"	d
RTC_WakeUpClock_RTCCLK_Div8	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rtc.h	/^#define RTC_WakeUpClock_RTCCLK_Div8 /;"	d
RTC_WakeUpCmd	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_rtc.c	/^ErrorStatus RTC_WakeUpCmd(FunctionalState NewState)$/;"	f	typeref:typename:ErrorStatus
RTC_WeekDay	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rtc.h	/^  uint8_t RTC_WeekDay; \/*!< Specifies the RTC Date WeekDay.$/;"	m	struct:__anonb4ba7f660308	typeref:typename:uint8_t
RTC_Weekday_Friday	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rtc.h	/^#define	RTC_Weekday_Friday /;"	d
RTC_Weekday_Monday	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rtc.h	/^#define	RTC_Weekday_Monday /;"	d
RTC_Weekday_Saturday	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rtc.h	/^#define	RTC_Weekday_Saturday /;"	d
RTC_Weekday_Sunday	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rtc.h	/^#define	RTC_Weekday_Sunday /;"	d
RTC_Weekday_Thursday	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rtc.h	/^#define	RTC_Weekday_Thursday /;"	d
RTC_Weekday_Tuesday	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rtc.h	/^#define	RTC_Weekday_Tuesday /;"	d
RTC_Weekday_Wednesday	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rtc.h	/^#define	RTC_Weekday_Wednesday /;"	d
RTC_WriteBackupRegister	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_rtc.c	/^void RTC_WriteBackupRegister(uint32_t RTC_BKP_DR, uint32_t Data)$/;"	f	typeref:typename:void
RTC_WriteProtectionCmd	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_rtc.c	/^void RTC_WriteProtectionCmd(FunctionalState NewState)$/;"	f	typeref:typename:void
RTC_Year	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rtc.h	/^  uint8_t RTC_Year;     \/*!< Specifies the RTC Date Year.$/;"	m	struct:__anonb4ba7f660308	typeref:typename:uint8_t
RTR	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_can.h	/^  uint8_t RTR;     \/*!< Specifies the type of frame for the message that will $/;"	m	struct:__anonb3a0d36f0308	typeref:typename:uint8_t
RTR	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_can.h	/^  uint8_t RTR;     \/*!< Specifies the type of frame for the received message.$/;"	m	struct:__anonb3a0d36f0408	typeref:typename:uint8_t
RTSR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t RTSR;   \/*!< EXTI Rising trigger selection register,  Address offset: 0x08 *\/$/;"	m	struct:__anon3e8f98ce1108	typeref:typename:__IO uint32_t
RTTC_RTAR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 RTTC_RTAR; 	\/\/ Real-time Alarm Register$/;"	m	struct:_AT91S_RTTC	typeref:typename:AT91_REG
RTTC_RTAR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 RTTC_RTAR; 	\/\/ Real-time Alarm Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
RTTC_RTAR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 RTTC_RTAR; 	\/\/ Real-time Alarm Register$/;"	m	struct:_AT91S_RTTC	typeref:typename:AT91_REG
RTTC_RTAR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 RTTC_RTAR; 	\/\/ Real-time Alarm Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
RTTC_RTAR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 RTTC_RTAR; 	\/\/ Real-time Alarm Register$/;"	m	struct:_AT91S_RTTC	typeref:typename:AT91_REG
RTTC_RTAR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define RTTC_RTAR /;"	d
RTTC_RTAR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 RTTC_RTAR; 	\/\/ Real-time Alarm Register$/;"	m	struct:_AT91S_RTTC	typeref:typename:AT91_REG
RTTC_RTAR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 RTTC_RTAR; 	\/\/ Real-time Alarm Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
RTTC_RTAR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define RTTC_RTAR /;"	d
RTTC_RTAR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 RTTC_RTAR; 	\/\/ Real-time Alarm Register$/;"	m	struct:_AT91S_RTTC	typeref:typename:AT91_REG
RTTC_RTAR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 RTTC_RTAR; 	\/\/ Real-time Alarm Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
RTTC_RTAR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define RTTC_RTAR /;"	d
RTTC_RTMR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 RTTC_RTMR; 	\/\/ Real-time Mode Register$/;"	m	struct:_AT91S_RTTC	typeref:typename:AT91_REG
RTTC_RTMR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 RTTC_RTMR; 	\/\/ Real-time Mode Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
RTTC_RTMR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 RTTC_RTMR; 	\/\/ Real-time Mode Register$/;"	m	struct:_AT91S_RTTC	typeref:typename:AT91_REG
RTTC_RTMR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 RTTC_RTMR; 	\/\/ Real-time Mode Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
RTTC_RTMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 RTTC_RTMR; 	\/\/ Real-time Mode Register$/;"	m	struct:_AT91S_RTTC	typeref:typename:AT91_REG
RTTC_RTMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define RTTC_RTMR /;"	d
RTTC_RTMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 RTTC_RTMR; 	\/\/ Real-time Mode Register$/;"	m	struct:_AT91S_RTTC	typeref:typename:AT91_REG
RTTC_RTMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 RTTC_RTMR; 	\/\/ Real-time Mode Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
RTTC_RTMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define RTTC_RTMR /;"	d
RTTC_RTMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 RTTC_RTMR; 	\/\/ Real-time Mode Register$/;"	m	struct:_AT91S_RTTC	typeref:typename:AT91_REG
RTTC_RTMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 RTTC_RTMR; 	\/\/ Real-time Mode Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
RTTC_RTMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define RTTC_RTMR /;"	d
RTTC_RTSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 RTTC_RTSR; 	\/\/ Real-time Status Register$/;"	m	struct:_AT91S_RTTC	typeref:typename:AT91_REG
RTTC_RTSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 RTTC_RTSR; 	\/\/ Real-time Status Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
RTTC_RTSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 RTTC_RTSR; 	\/\/ Real-time Status Register$/;"	m	struct:_AT91S_RTTC	typeref:typename:AT91_REG
RTTC_RTSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 RTTC_RTSR; 	\/\/ Real-time Status Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
RTTC_RTSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 RTTC_RTSR; 	\/\/ Real-time Status Register$/;"	m	struct:_AT91S_RTTC	typeref:typename:AT91_REG
RTTC_RTSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define RTTC_RTSR /;"	d
RTTC_RTSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 RTTC_RTSR; 	\/\/ Real-time Status Register$/;"	m	struct:_AT91S_RTTC	typeref:typename:AT91_REG
RTTC_RTSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 RTTC_RTSR; 	\/\/ Real-time Status Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
RTTC_RTSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define RTTC_RTSR /;"	d
RTTC_RTSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 RTTC_RTSR; 	\/\/ Real-time Status Register$/;"	m	struct:_AT91S_RTTC	typeref:typename:AT91_REG
RTTC_RTSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 RTTC_RTSR; 	\/\/ Real-time Status Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
RTTC_RTSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define RTTC_RTSR /;"	d
RTTC_RTVR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 RTTC_RTVR; 	\/\/ Real-time Value Register$/;"	m	struct:_AT91S_RTTC	typeref:typename:AT91_REG
RTTC_RTVR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 RTTC_RTVR; 	\/\/ Real-time Value Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
RTTC_RTVR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 RTTC_RTVR; 	\/\/ Real-time Value Register$/;"	m	struct:_AT91S_RTTC	typeref:typename:AT91_REG
RTTC_RTVR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 RTTC_RTVR; 	\/\/ Real-time Value Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
RTTC_RTVR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 RTTC_RTVR; 	\/\/ Real-time Value Register$/;"	m	struct:_AT91S_RTTC	typeref:typename:AT91_REG
RTTC_RTVR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define RTTC_RTVR /;"	d
RTTC_RTVR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 RTTC_RTVR; 	\/\/ Real-time Value Register$/;"	m	struct:_AT91S_RTTC	typeref:typename:AT91_REG
RTTC_RTVR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 RTTC_RTVR; 	\/\/ Real-time Value Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
RTTC_RTVR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define RTTC_RTVR /;"	d
RTTC_RTVR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 RTTC_RTVR; 	\/\/ Real-time Value Register$/;"	m	struct:_AT91S_RTTC	typeref:typename:AT91_REG
RTTC_RTVR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 RTTC_RTVR; 	\/\/ Real-time Value Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
RTTC_RTVR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define RTTC_RTVR /;"	d
RWMOD_BitNumber	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_sdio.c	/^#define RWMOD_BitNumber /;"	d	file:
RWSTART_BitNumber	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_sdio.c	/^#define RWSTART_BitNumber /;"	d	file:
RWSTOP_BitNumber	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_sdio.c	/^#define RWSTOP_BitNumber /;"	d	file:
RXCRCR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint16_t RXCRCR;     \/*!< SPI RX CRC register (not used in I2S mode),         Address of/;"	m	struct:__anon3e8f98ce2008	typeref:typename:__IO uint16_t
RdBlockLen	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^  __IO uint8_t  RdBlockLen;           \/*!< Max. read data block length *\/$/;"	m	struct:__anon395a0ec00408	typeref:typename:__IO uint8_t
RdBlockLen	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^  __IO uint8_t  RdBlockLen;           \/*!< Max. read data block length *\/$/;"	m	struct:__anon40942c0d0408	typeref:typename:__IO uint8_t
RdBlockMisalign	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^  __IO uint8_t  RdBlockMisalign;      \/*!< Read block misalignment *\/$/;"	m	struct:__anon395a0ec00408	typeref:typename:__IO uint8_t
RdBlockMisalign	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^  __IO uint8_t  RdBlockMisalign;      \/*!< Read block misalignment *\/$/;"	m	struct:__anon40942c0d0408	typeref:typename:__IO uint8_t
Re-entrancy	Libraries/fatfs/doc/en/appnote.html	/^<h3>Re-entrancy<\/h3>$/;"	j
Recommendations	Libraries/CMSIS/Documentation/CMSIS_Core.htm	/^<h3>Recommendations<\/h3>$/;"	j
Red	Libraries/SDIO_Driver/example/Common/stm32_eval_legacy.h	/^#define Red /;"	d
Release Notes for STM32 Evaluation Board Common Drivers	Libraries/SDIO_Driver/example/Common/Release_Notes.html	/^Notes for STM32 Evaluation Board Common Drivers<\/span><span style="font-size: 20pt; font-family/;"	h
Release Notes for STM322xG_EVAL Evaluation Board Drivers	Libraries/SDIO_Driver/example/STM322xG_EVAL/Release_Notes.html	/^Notes for STM322xG_EVAL Evaluation Board Drivers<\/span><span style="font-size: 20pt; font-famil/;"	h
Release Notes for STM32F2xx CMSIS	Libraries/CMSIS/Device/ST/STM32F2xx/Release_Notes.html	/^Notes for STM32F2xx CMSIS<\/span><span style="font-size: 20pt; font-family: Verdana;"><o:p><\/o:/;"	h
Release Notes for STM32F2xx Standard Peripherals Library Drivers	Libraries/STM32F2xx_StdPeriph_Driver/Release_Notes.html	/^    Peripherals Library Drivers<\/span><span style="font-size: 20pt; font-family: &quot;Verdana&/;"	h
Removed CMSIS Middelware packages	Libraries/CMSIS/Documentation/CMSIS_History.htm	/^<h3>Removed CMSIS Middelware packages<\/h3>$/;"	j
Removed CMSIS core source files	Libraries/CMSIS/Documentation/CMSIS_History.htm	/^<h3>Removed CMSIS core source files<\/h3>$/;"	j
Requirements	Libraries/CMSIS/Documentation/CMSIS_System_View_Description.htm	/^<h2><a name="3"><\/a>Requirements<\/h2>$/;"	i
Reserved0	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 Reserved0[1]; 	\/\/ $/;"	m	struct:_AT91S_CKGR	typeref:typename:AT91_REG[1]
Reserved0	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 Reserved0[1]; 	\/\/ $/;"	m	struct:_AT91S_PIO	typeref:typename:AT91_REG[1]
Reserved0	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 Reserved0[1]; 	\/\/ $/;"	m	struct:_AT91S_PMC	typeref:typename:AT91_REG[1]
Reserved0	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 Reserved0[1]; 	\/\/ $/;"	m	struct:_AT91S_TWI	typeref:typename:AT91_REG[1]
Reserved0	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 Reserved0[1]; 	\/\/ $/;"	m	struct:_AT91S_UDP	typeref:typename:AT91_REG[1]
Reserved0	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 Reserved0[21]; 	\/\/ $/;"	m	struct:_AT91S_MC	typeref:typename:AT91_REG[21]
Reserved0	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 Reserved0[2]; 	\/\/ $/;"	m	struct:_AT91S_ADC	typeref:typename:AT91_REG[2]
Reserved0	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 Reserved0[2]; 	\/\/ $/;"	m	struct:_AT91S_AES	typeref:typename:AT91_REG[2]
Reserved0	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 Reserved0[2]; 	\/\/ $/;"	m	struct:_AT91S_AIC	typeref:typename:AT91_REG[2]
Reserved0	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 Reserved0[2]; 	\/\/ $/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG[2]
Reserved0	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 Reserved0[2]; 	\/\/ $/;"	m	struct:_AT91S_SSC	typeref:typename:AT91_REG[2]
Reserved0	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 Reserved0[2]; 	\/\/ $/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG[2]
Reserved0	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 Reserved0[2]; 	\/\/ $/;"	m	struct:_AT91S_TC	typeref:typename:AT91_REG[2]
Reserved0	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 Reserved0[2]; 	\/\/ $/;"	m	struct:_AT91S_TDES	typeref:typename:AT91_REG[2]
Reserved0	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 Reserved0[4]; 	\/\/ $/;"	m	struct:_AT91S_SPI	typeref:typename:AT91_REG[4]
Reserved0	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 Reserved0[4]; 	\/\/ $/;"	m	struct:_AT91S_TCB	typeref:typename:AT91_REG[4]
Reserved0	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 Reserved0[52]; 	\/\/ $/;"	m	struct:_AT91S_CAN	typeref:typename:AT91_REG[52]
Reserved0	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 Reserved0[55]; 	\/\/ $/;"	m	struct:_AT91S_PWMC	typeref:typename:AT91_REG[55]
Reserved0	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 Reserved0[5]; 	\/\/ $/;"	m	struct:_AT91S_USART	typeref:typename:AT91_REG[5]
Reserved0	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 Reserved0[7]; 	\/\/ $/;"	m	struct:_AT91S_DBGU	typeref:typename:AT91_REG[7]
Reserved0	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 Reserved0[1]; 	\/\/ $/;"	m	struct:_AT91S_CKGR	typeref:typename:AT91_REG[1]
Reserved0	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 Reserved0[1]; 	\/\/ $/;"	m	struct:_AT91S_PIO	typeref:typename:AT91_REG[1]
Reserved0	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 Reserved0[1]; 	\/\/ $/;"	m	struct:_AT91S_PMC	typeref:typename:AT91_REG[1]
Reserved0	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 Reserved0[1]; 	\/\/ $/;"	m	struct:_AT91S_TWI	typeref:typename:AT91_REG[1]
Reserved0	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 Reserved0[1]; 	\/\/ $/;"	m	struct:_AT91S_UDP	typeref:typename:AT91_REG[1]
Reserved0	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 Reserved0[21]; 	\/\/ $/;"	m	struct:_AT91S_MC	typeref:typename:AT91_REG[21]
Reserved0	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 Reserved0[2]; 	\/\/ $/;"	m	struct:_AT91S_ADC	typeref:typename:AT91_REG[2]
Reserved0	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 Reserved0[2]; 	\/\/ $/;"	m	struct:_AT91S_AES	typeref:typename:AT91_REG[2]
Reserved0	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 Reserved0[2]; 	\/\/ $/;"	m	struct:_AT91S_AIC	typeref:typename:AT91_REG[2]
Reserved0	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 Reserved0[2]; 	\/\/ $/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG[2]
Reserved0	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 Reserved0[2]; 	\/\/ $/;"	m	struct:_AT91S_SSC	typeref:typename:AT91_REG[2]
Reserved0	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 Reserved0[2]; 	\/\/ $/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG[2]
Reserved0	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 Reserved0[2]; 	\/\/ $/;"	m	struct:_AT91S_TC	typeref:typename:AT91_REG[2]
Reserved0	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 Reserved0[2]; 	\/\/ $/;"	m	struct:_AT91S_TDES	typeref:typename:AT91_REG[2]
Reserved0	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 Reserved0[4]; 	\/\/ $/;"	m	struct:_AT91S_SPI	typeref:typename:AT91_REG[4]
Reserved0	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 Reserved0[4]; 	\/\/ $/;"	m	struct:_AT91S_TCB	typeref:typename:AT91_REG[4]
Reserved0	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 Reserved0[52]; 	\/\/ $/;"	m	struct:_AT91S_CAN	typeref:typename:AT91_REG[52]
Reserved0	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 Reserved0[55]; 	\/\/ $/;"	m	struct:_AT91S_PWMC	typeref:typename:AT91_REG[55]
Reserved0	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 Reserved0[5]; 	\/\/ $/;"	m	struct:_AT91S_USART	typeref:typename:AT91_REG[5]
Reserved0	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 Reserved0[7]; 	\/\/ $/;"	m	struct:_AT91S_DBGU	typeref:typename:AT91_REG[7]
Reserved0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 Reserved0[1]; 	\/\/ $/;"	m	struct:_AT91S_CKGR	typeref:typename:AT91_REG[1]
Reserved0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 Reserved0[1]; 	\/\/ $/;"	m	struct:_AT91S_PIO	typeref:typename:AT91_REG[1]
Reserved0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 Reserved0[1]; 	\/\/ $/;"	m	struct:_AT91S_PMC	typeref:typename:AT91_REG[1]
Reserved0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 Reserved0[1]; 	\/\/ $/;"	m	struct:_AT91S_UDP	typeref:typename:AT91_REG[1]
Reserved0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 Reserved0[21]; 	\/\/ $/;"	m	struct:_AT91S_MC	typeref:typename:AT91_REG[21]
Reserved0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 Reserved0[2]; 	\/\/ $/;"	m	struct:_AT91S_ADC	typeref:typename:AT91_REG[2]
Reserved0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 Reserved0[2]; 	\/\/ $/;"	m	struct:_AT91S_AIC	typeref:typename:AT91_REG[2]
Reserved0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 Reserved0[2]; 	\/\/ $/;"	m	struct:_AT91S_SSC	typeref:typename:AT91_REG[2]
Reserved0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 Reserved0[2]; 	\/\/ $/;"	m	struct:_AT91S_SYSC	typeref:typename:AT91_REG[2]
Reserved0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 Reserved0[2]; 	\/\/ $/;"	m	struct:_AT91S_TC	typeref:typename:AT91_REG[2]
Reserved0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 Reserved0[3]; 	\/\/ $/;"	m	struct:_AT91S_TWI	typeref:typename:AT91_REG[3]
Reserved0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 Reserved0[4]; 	\/\/ $/;"	m	struct:_AT91S_SPI	typeref:typename:AT91_REG[4]
Reserved0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 Reserved0[4]; 	\/\/ $/;"	m	struct:_AT91S_TCB	typeref:typename:AT91_REG[4]
Reserved0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 Reserved0[55]; 	\/\/ $/;"	m	struct:_AT91S_PWMC	typeref:typename:AT91_REG[55]
Reserved0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 Reserved0[5]; 	\/\/ $/;"	m	struct:_AT91S_USART	typeref:typename:AT91_REG[5]
Reserved0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 Reserved0[7]; 	\/\/ $/;"	m	struct:_AT91S_DBGU	typeref:typename:AT91_REG[7]
Reserved0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 Reserved0[1]; 	\/\/ $/;"	m	struct:_AT91S_CKGR	typeref:typename:AT91_REG[1]
Reserved0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 Reserved0[1]; 	\/\/ $/;"	m	struct:_AT91S_PIO	typeref:typename:AT91_REG[1]
Reserved0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 Reserved0[1]; 	\/\/ $/;"	m	struct:_AT91S_PMC	typeref:typename:AT91_REG[1]
Reserved0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 Reserved0[1]; 	\/\/ $/;"	m	struct:_AT91S_TWI	typeref:typename:AT91_REG[1]
Reserved0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 Reserved0[1]; 	\/\/ $/;"	m	struct:_AT91S_UDP	typeref:typename:AT91_REG[1]
Reserved0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 Reserved0[21]; 	\/\/ $/;"	m	struct:_AT91S_MC	typeref:typename:AT91_REG[21]
Reserved0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 Reserved0[2]; 	\/\/ $/;"	m	struct:_AT91S_ADC	typeref:typename:AT91_REG[2]
Reserved0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 Reserved0[2]; 	\/\/ $/;"	m	struct:_AT91S_AES	typeref:typename:AT91_REG[2]
Reserved0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 Reserved0[2]; 	\/\/ $/;"	m	struct:_AT91S_AIC	typeref:typename:AT91_REG[2]
Reserved0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 Reserved0[2]; 	\/\/ $/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG[2]
Reserved0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 Reserved0[2]; 	\/\/ $/;"	m	struct:_AT91S_SSC	typeref:typename:AT91_REG[2]
Reserved0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 Reserved0[2]; 	\/\/ $/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG[2]
Reserved0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 Reserved0[2]; 	\/\/ $/;"	m	struct:_AT91S_TC	typeref:typename:AT91_REG[2]
Reserved0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 Reserved0[2]; 	\/\/ $/;"	m	struct:_AT91S_TDES	typeref:typename:AT91_REG[2]
Reserved0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 Reserved0[4]; 	\/\/ $/;"	m	struct:_AT91S_SPI	typeref:typename:AT91_REG[4]
Reserved0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 Reserved0[4]; 	\/\/ $/;"	m	struct:_AT91S_TCB	typeref:typename:AT91_REG[4]
Reserved0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 Reserved0[52]; 	\/\/ $/;"	m	struct:_AT91S_CAN	typeref:typename:AT91_REG[52]
Reserved0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 Reserved0[55]; 	\/\/ $/;"	m	struct:_AT91S_PWMC	typeref:typename:AT91_REG[55]
Reserved0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 Reserved0[5]; 	\/\/ $/;"	m	struct:_AT91S_USART	typeref:typename:AT91_REG[5]
Reserved0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 Reserved0[7]; 	\/\/ $/;"	m	struct:_AT91S_DBGU	typeref:typename:AT91_REG[7]
Reserved0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 Reserved0[1]; 	\/\/ $/;"	m	struct:_AT91S_CKGR	typeref:typename:AT91_REG[1]
Reserved0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 Reserved0[1]; 	\/\/ $/;"	m	struct:_AT91S_PIO	typeref:typename:AT91_REG[1]
Reserved0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 Reserved0[1]; 	\/\/ $/;"	m	struct:_AT91S_PMC	typeref:typename:AT91_REG[1]
Reserved0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 Reserved0[1]; 	\/\/ $/;"	m	struct:_AT91S_TWI	typeref:typename:AT91_REG[1]
Reserved0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 Reserved0[1]; 	\/\/ $/;"	m	struct:_AT91S_UDP	typeref:typename:AT91_REG[1]
Reserved0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 Reserved0[21]; 	\/\/ $/;"	m	struct:_AT91S_MC	typeref:typename:AT91_REG[21]
Reserved0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 Reserved0[2]; 	\/\/ $/;"	m	struct:_AT91S_ADC	typeref:typename:AT91_REG[2]
Reserved0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 Reserved0[2]; 	\/\/ $/;"	m	struct:_AT91S_AES	typeref:typename:AT91_REG[2]
Reserved0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 Reserved0[2]; 	\/\/ $/;"	m	struct:_AT91S_AIC	typeref:typename:AT91_REG[2]
Reserved0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 Reserved0[2]; 	\/\/ $/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG[2]
Reserved0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 Reserved0[2]; 	\/\/ $/;"	m	struct:_AT91S_SSC	typeref:typename:AT91_REG[2]
Reserved0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 Reserved0[2]; 	\/\/ $/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG[2]
Reserved0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 Reserved0[2]; 	\/\/ $/;"	m	struct:_AT91S_TC	typeref:typename:AT91_REG[2]
Reserved0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 Reserved0[2]; 	\/\/ $/;"	m	struct:_AT91S_TDES	typeref:typename:AT91_REG[2]
Reserved0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 Reserved0[4]; 	\/\/ $/;"	m	struct:_AT91S_SPI	typeref:typename:AT91_REG[4]
Reserved0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 Reserved0[4]; 	\/\/ $/;"	m	struct:_AT91S_TCB	typeref:typename:AT91_REG[4]
Reserved0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 Reserved0[52]; 	\/\/ $/;"	m	struct:_AT91S_CAN	typeref:typename:AT91_REG[52]
Reserved0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 Reserved0[55]; 	\/\/ $/;"	m	struct:_AT91S_PWMC	typeref:typename:AT91_REG[55]
Reserved0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 Reserved0[5]; 	\/\/ $/;"	m	struct:_AT91S_USART	typeref:typename:AT91_REG[5]
Reserved0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 Reserved0[7]; 	\/\/ $/;"	m	struct:_AT91S_DBGU	typeref:typename:AT91_REG[7]
Reserved1	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 Reserved1[13]; 	\/\/ $/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG[13]
Reserved1	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 Reserved1[1]; 	\/\/ $/;"	m	struct:_AT91S_AIC	typeref:typename:AT91_REG[1]
Reserved1	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 Reserved1[1]; 	\/\/ $/;"	m	struct:_AT91S_PIO	typeref:typename:AT91_REG[1]
Reserved1	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 Reserved1[1]; 	\/\/ $/;"	m	struct:_AT91S_PMC	typeref:typename:AT91_REG[1]
Reserved1	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 Reserved1[1]; 	\/\/ $/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG[1]
Reserved1	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 Reserved1[1]; 	\/\/ $/;"	m	struct:_AT91S_UDP	typeref:typename:AT91_REG[1]
Reserved1	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 Reserved1[1]; 	\/\/ $/;"	m	struct:_AT91S_USART	typeref:typename:AT91_REG[1]
Reserved1	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 Reserved1[2]; 	\/\/ $/;"	m	struct:_AT91S_SSC	typeref:typename:AT91_REG[2]
Reserved1	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 Reserved1[2]; 	\/\/ $/;"	m	struct:_AT91S_TDES	typeref:typename:AT91_REG[2]
Reserved1	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 Reserved1[3]; 	\/\/ $/;"	m	struct:_AT91S_TWI	typeref:typename:AT91_REG[3]
Reserved1	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 Reserved1[44]; 	\/\/ $/;"	m	struct:_AT91S_ADC	typeref:typename:AT91_REG[44]
Reserved1	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 Reserved1[45]; 	\/\/ $/;"	m	struct:_AT91S_DBGU	typeref:typename:AT91_REG[45]
Reserved1	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 Reserved1[48]; 	\/\/ $/;"	m	struct:_AT91S_SPI	typeref:typename:AT91_REG[48]
Reserved1	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 Reserved1[4]; 	\/\/ $/;"	m	struct:_AT91S_AES	typeref:typename:AT91_REG[4]
Reserved1	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 Reserved1[4]; 	\/\/ $/;"	m	struct:_AT91S_TCB	typeref:typename:AT91_REG[4]
Reserved1	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 Reserved1[64]; 	\/\/ $/;"	m	struct:_AT91S_CAN	typeref:typename:AT91_REG[64]
Reserved1	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 Reserved1[64]; 	\/\/ $/;"	m	struct:_AT91S_PWMC	typeref:typename:AT91_REG[64]
Reserved1	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 Reserved1[13]; 	\/\/ $/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG[13]
Reserved1	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 Reserved1[1]; 	\/\/ $/;"	m	struct:_AT91S_AIC	typeref:typename:AT91_REG[1]
Reserved1	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 Reserved1[1]; 	\/\/ $/;"	m	struct:_AT91S_PIO	typeref:typename:AT91_REG[1]
Reserved1	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 Reserved1[1]; 	\/\/ $/;"	m	struct:_AT91S_PMC	typeref:typename:AT91_REG[1]
Reserved1	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 Reserved1[1]; 	\/\/ $/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG[1]
Reserved1	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 Reserved1[1]; 	\/\/ $/;"	m	struct:_AT91S_UDP	typeref:typename:AT91_REG[1]
Reserved1	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 Reserved1[1]; 	\/\/ $/;"	m	struct:_AT91S_USART	typeref:typename:AT91_REG[1]
Reserved1	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 Reserved1[2]; 	\/\/ $/;"	m	struct:_AT91S_SSC	typeref:typename:AT91_REG[2]
Reserved1	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 Reserved1[2]; 	\/\/ $/;"	m	struct:_AT91S_TDES	typeref:typename:AT91_REG[2]
Reserved1	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 Reserved1[3]; 	\/\/ $/;"	m	struct:_AT91S_TWI	typeref:typename:AT91_REG[3]
Reserved1	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 Reserved1[44]; 	\/\/ $/;"	m	struct:_AT91S_ADC	typeref:typename:AT91_REG[44]
Reserved1	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 Reserved1[45]; 	\/\/ $/;"	m	struct:_AT91S_DBGU	typeref:typename:AT91_REG[45]
Reserved1	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 Reserved1[48]; 	\/\/ $/;"	m	struct:_AT91S_SPI	typeref:typename:AT91_REG[48]
Reserved1	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 Reserved1[4]; 	\/\/ $/;"	m	struct:_AT91S_AES	typeref:typename:AT91_REG[4]
Reserved1	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 Reserved1[4]; 	\/\/ $/;"	m	struct:_AT91S_TCB	typeref:typename:AT91_REG[4]
Reserved1	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 Reserved1[64]; 	\/\/ $/;"	m	struct:_AT91S_CAN	typeref:typename:AT91_REG[64]
Reserved1	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 Reserved1[64]; 	\/\/ $/;"	m	struct:_AT91S_PWMC	typeref:typename:AT91_REG[64]
Reserved1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 Reserved1[1]; 	\/\/ $/;"	m	struct:_AT91S_AIC	typeref:typename:AT91_REG[1]
Reserved1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 Reserved1[1]; 	\/\/ $/;"	m	struct:_AT91S_PIO	typeref:typename:AT91_REG[1]
Reserved1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 Reserved1[1]; 	\/\/ $/;"	m	struct:_AT91S_PMC	typeref:typename:AT91_REG[1]
Reserved1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 Reserved1[1]; 	\/\/ $/;"	m	struct:_AT91S_SYSC	typeref:typename:AT91_REG[1]
Reserved1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 Reserved1[1]; 	\/\/ $/;"	m	struct:_AT91S_UDP	typeref:typename:AT91_REG[1]
Reserved1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 Reserved1[2]; 	\/\/ $/;"	m	struct:_AT91S_SSC	typeref:typename:AT91_REG[2]
Reserved1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 Reserved1[44]; 	\/\/ $/;"	m	struct:_AT91S_ADC	typeref:typename:AT91_REG[44]
Reserved1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 Reserved1[44]; 	\/\/ $/;"	m	struct:_AT91S_USART	typeref:typename:AT91_REG[44]
Reserved1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 Reserved1[45]; 	\/\/ $/;"	m	struct:_AT91S_DBGU	typeref:typename:AT91_REG[45]
Reserved1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 Reserved1[48]; 	\/\/ $/;"	m	struct:_AT91S_SPI	typeref:typename:AT91_REG[48]
Reserved1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 Reserved1[4]; 	\/\/ $/;"	m	struct:_AT91S_TCB	typeref:typename:AT91_REG[4]
Reserved1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 Reserved1[64]; 	\/\/ $/;"	m	struct:_AT91S_PWMC	typeref:typename:AT91_REG[64]
Reserved1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 Reserved1[13]; 	\/\/ $/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG[13]
Reserved1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 Reserved1[1]; 	\/\/ $/;"	m	struct:_AT91S_AIC	typeref:typename:AT91_REG[1]
Reserved1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 Reserved1[1]; 	\/\/ $/;"	m	struct:_AT91S_PIO	typeref:typename:AT91_REG[1]
Reserved1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 Reserved1[1]; 	\/\/ $/;"	m	struct:_AT91S_PMC	typeref:typename:AT91_REG[1]
Reserved1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 Reserved1[1]; 	\/\/ $/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG[1]
Reserved1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 Reserved1[1]; 	\/\/ $/;"	m	struct:_AT91S_UDP	typeref:typename:AT91_REG[1]
Reserved1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 Reserved1[1]; 	\/\/ $/;"	m	struct:_AT91S_USART	typeref:typename:AT91_REG[1]
Reserved1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 Reserved1[2]; 	\/\/ $/;"	m	struct:_AT91S_SSC	typeref:typename:AT91_REG[2]
Reserved1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 Reserved1[2]; 	\/\/ $/;"	m	struct:_AT91S_TDES	typeref:typename:AT91_REG[2]
Reserved1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 Reserved1[3]; 	\/\/ $/;"	m	struct:_AT91S_TWI	typeref:typename:AT91_REG[3]
Reserved1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 Reserved1[44]; 	\/\/ $/;"	m	struct:_AT91S_ADC	typeref:typename:AT91_REG[44]
Reserved1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 Reserved1[45]; 	\/\/ $/;"	m	struct:_AT91S_DBGU	typeref:typename:AT91_REG[45]
Reserved1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 Reserved1[48]; 	\/\/ $/;"	m	struct:_AT91S_SPI	typeref:typename:AT91_REG[48]
Reserved1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 Reserved1[4]; 	\/\/ $/;"	m	struct:_AT91S_AES	typeref:typename:AT91_REG[4]
Reserved1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 Reserved1[4]; 	\/\/ $/;"	m	struct:_AT91S_TCB	typeref:typename:AT91_REG[4]
Reserved1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 Reserved1[64]; 	\/\/ $/;"	m	struct:_AT91S_CAN	typeref:typename:AT91_REG[64]
Reserved1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 Reserved1[64]; 	\/\/ $/;"	m	struct:_AT91S_PWMC	typeref:typename:AT91_REG[64]
Reserved1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 Reserved1[13]; 	\/\/ $/;"	m	struct:_AT91S_EMAC	typeref:typename:AT91_REG[13]
Reserved1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 Reserved1[1]; 	\/\/ $/;"	m	struct:_AT91S_AIC	typeref:typename:AT91_REG[1]
Reserved1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 Reserved1[1]; 	\/\/ $/;"	m	struct:_AT91S_PIO	typeref:typename:AT91_REG[1]
Reserved1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 Reserved1[1]; 	\/\/ $/;"	m	struct:_AT91S_PMC	typeref:typename:AT91_REG[1]
Reserved1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 Reserved1[1]; 	\/\/ $/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG[1]
Reserved1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 Reserved1[1]; 	\/\/ $/;"	m	struct:_AT91S_UDP	typeref:typename:AT91_REG[1]
Reserved1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 Reserved1[1]; 	\/\/ $/;"	m	struct:_AT91S_USART	typeref:typename:AT91_REG[1]
Reserved1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 Reserved1[2]; 	\/\/ $/;"	m	struct:_AT91S_SSC	typeref:typename:AT91_REG[2]
Reserved1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 Reserved1[2]; 	\/\/ $/;"	m	struct:_AT91S_TDES	typeref:typename:AT91_REG[2]
Reserved1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 Reserved1[3]; 	\/\/ $/;"	m	struct:_AT91S_TWI	typeref:typename:AT91_REG[3]
Reserved1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 Reserved1[44]; 	\/\/ $/;"	m	struct:_AT91S_ADC	typeref:typename:AT91_REG[44]
Reserved1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 Reserved1[45]; 	\/\/ $/;"	m	struct:_AT91S_DBGU	typeref:typename:AT91_REG[45]
Reserved1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 Reserved1[48]; 	\/\/ $/;"	m	struct:_AT91S_SPI	typeref:typename:AT91_REG[48]
Reserved1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 Reserved1[4]; 	\/\/ $/;"	m	struct:_AT91S_AES	typeref:typename:AT91_REG[4]
Reserved1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 Reserved1[4]; 	\/\/ $/;"	m	struct:_AT91S_TCB	typeref:typename:AT91_REG[4]
Reserved1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 Reserved1[64]; 	\/\/ $/;"	m	struct:_AT91S_CAN	typeref:typename:AT91_REG[64]
Reserved1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 Reserved1[64]; 	\/\/ $/;"	m	struct:_AT91S_PWMC	typeref:typename:AT91_REG[64]
Reserved1	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^  __IO uint8_t  Reserved1;            \/*!< Reserved *\/$/;"	m	struct:__anon395a0ec00408	typeref:typename:__IO uint8_t
Reserved1	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^  __IO uint8_t  Reserved1;            \/*!< Reserved1 *\/$/;"	m	struct:__anon395a0ec00508	typeref:typename:__IO uint8_t
Reserved1	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^  __IO uint8_t  Reserved1;            \/*!< Reserved *\/$/;"	m	struct:__anon40942c0d0408	typeref:typename:__IO uint8_t
Reserved1	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^  __IO uint8_t  Reserved1;            \/*!< Reserved1 *\/$/;"	m	struct:__anon40942c0d0508	typeref:typename:__IO uint8_t
Reserved10	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 Reserved10[1]; 	\/\/ $/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG[1]
Reserved10	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 Reserved10[1]; 	\/\/ $/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG[1]
Reserved10	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 Reserved10[1]; 	\/\/ $/;"	m	struct:_AT91S_SYSC	typeref:typename:AT91_REG[1]
Reserved10	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 Reserved10[1]; 	\/\/ $/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG[1]
Reserved10	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 Reserved10[1]; 	\/\/ $/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG[1]
Reserved11	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 Reserved11[9]; 	\/\/ $/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG[9]
Reserved11	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 Reserved11[9]; 	\/\/ $/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG[9]
Reserved11	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 Reserved11[9]; 	\/\/ $/;"	m	struct:_AT91S_SYSC	typeref:typename:AT91_REG[9]
Reserved11	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 Reserved11[9]; 	\/\/ $/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG[9]
Reserved11	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 Reserved11[9]; 	\/\/ $/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG[9]
Reserved12	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 Reserved12[85]; 	\/\/ $/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG[85]
Reserved12	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 Reserved12[85]; 	\/\/ $/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG[85]
Reserved12	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 Reserved12[469]; 	\/\/ $/;"	m	struct:_AT91S_SYSC	typeref:typename:AT91_REG[469]
Reserved12	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 Reserved12[85]; 	\/\/ $/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG[85]
Reserved12	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 Reserved12[85]; 	\/\/ $/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG[85]
Reserved13	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 Reserved13[1]; 	\/\/ $/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG[1]
Reserved13	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 Reserved13[1]; 	\/\/ $/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG[1]
Reserved13	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 Reserved13[1]; 	\/\/ $/;"	m	struct:_AT91S_SYSC	typeref:typename:AT91_REG[1]
Reserved13	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 Reserved13[1]; 	\/\/ $/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG[1]
Reserved13	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 Reserved13[1]; 	\/\/ $/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG[1]
Reserved14	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 Reserved14[1]; 	\/\/ $/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG[1]
Reserved14	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 Reserved14[1]; 	\/\/ $/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG[1]
Reserved14	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 Reserved14[1]; 	\/\/ $/;"	m	struct:_AT91S_SYSC	typeref:typename:AT91_REG[1]
Reserved14	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 Reserved14[1]; 	\/\/ $/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG[1]
Reserved14	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 Reserved14[1]; 	\/\/ $/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG[1]
Reserved15	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 Reserved15[1]; 	\/\/ $/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG[1]
Reserved15	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 Reserved15[1]; 	\/\/ $/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG[1]
Reserved15	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 Reserved15[1]; 	\/\/ $/;"	m	struct:_AT91S_SYSC	typeref:typename:AT91_REG[1]
Reserved15	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 Reserved15[1]; 	\/\/ $/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG[1]
Reserved15	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 Reserved15[1]; 	\/\/ $/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG[1]
Reserved16	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 Reserved16[1]; 	\/\/ $/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG[1]
Reserved16	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 Reserved16[1]; 	\/\/ $/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG[1]
Reserved16	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 Reserved16[3]; 	\/\/ $/;"	m	struct:_AT91S_SYSC	typeref:typename:AT91_REG[3]
Reserved16	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 Reserved16[1]; 	\/\/ $/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG[1]
Reserved16	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 Reserved16[1]; 	\/\/ $/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG[1]
Reserved17	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 Reserved17[1]; 	\/\/ $/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG[1]
Reserved17	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 Reserved17[1]; 	\/\/ $/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG[1]
Reserved17	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 Reserved17[36]; 	\/\/ $/;"	m	struct:_AT91S_SYSC	typeref:typename:AT91_REG[36]
Reserved17	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 Reserved17[1]; 	\/\/ $/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG[1]
Reserved17	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 Reserved17[1]; 	\/\/ $/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG[1]
Reserved18	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 Reserved18[9]; 	\/\/ $/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG[9]
Reserved18	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 Reserved18[9]; 	\/\/ $/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG[9]
Reserved18	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 Reserved18[5]; 	\/\/ $/;"	m	struct:_AT91S_SYSC	typeref:typename:AT91_REG[5]
Reserved18	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 Reserved18[9]; 	\/\/ $/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG[9]
Reserved18	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 Reserved18[9]; 	\/\/ $/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG[9]
Reserved19	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 Reserved19[341]; 	\/\/ $/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG[341]
Reserved19	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 Reserved19[341]; 	\/\/ $/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG[341]
Reserved19	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 Reserved19[5]; 	\/\/ $/;"	m	struct:_AT91S_SYSC	typeref:typename:AT91_REG[5]
Reserved19	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 Reserved19[341]; 	\/\/ $/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG[341]
Reserved19	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 Reserved19[341]; 	\/\/ $/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG[341]
Reserved2	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 Reserved2[1]; 	\/\/ $/;"	m	struct:_AT91S_PIO	typeref:typename:AT91_REG[1]
Reserved2	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 Reserved2[1]; 	\/\/ $/;"	m	struct:_AT91S_PMC	typeref:typename:AT91_REG[1]
Reserved2	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 Reserved2[1]; 	\/\/ $/;"	m	struct:_AT91S_UDP	typeref:typename:AT91_REG[1]
Reserved2	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 Reserved2[2]; 	\/\/ $/;"	m	struct:_AT91S_SSC	typeref:typename:AT91_REG[2]
Reserved2	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 Reserved2[2]; 	\/\/ $/;"	m	struct:_AT91S_TDES	typeref:typename:AT91_REG[2]
Reserved2	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 Reserved2[35]; 	\/\/ $/;"	m	struct:_AT91S_AES	typeref:typename:AT91_REG[35]
Reserved2	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 Reserved2[44]; 	\/\/ $/;"	m	struct:_AT91S_USART	typeref:typename:AT91_REG[44]
Reserved2	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 Reserved2[45]; 	\/\/ $/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG[45]
Reserved2	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 Reserved2[4]; 	\/\/ $/;"	m	struct:_AT91S_TCB	typeref:typename:AT91_REG[4]
Reserved2	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 Reserved2[1]; 	\/\/ $/;"	m	struct:_AT91S_PIO	typeref:typename:AT91_REG[1]
Reserved2	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 Reserved2[1]; 	\/\/ $/;"	m	struct:_AT91S_PMC	typeref:typename:AT91_REG[1]
Reserved2	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 Reserved2[1]; 	\/\/ $/;"	m	struct:_AT91S_UDP	typeref:typename:AT91_REG[1]
Reserved2	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 Reserved2[2]; 	\/\/ $/;"	m	struct:_AT91S_SSC	typeref:typename:AT91_REG[2]
Reserved2	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 Reserved2[2]; 	\/\/ $/;"	m	struct:_AT91S_TDES	typeref:typename:AT91_REG[2]
Reserved2	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 Reserved2[35]; 	\/\/ $/;"	m	struct:_AT91S_AES	typeref:typename:AT91_REG[35]
Reserved2	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 Reserved2[44]; 	\/\/ $/;"	m	struct:_AT91S_USART	typeref:typename:AT91_REG[44]
Reserved2	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 Reserved2[45]; 	\/\/ $/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG[45]
Reserved2	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 Reserved2[4]; 	\/\/ $/;"	m	struct:_AT91S_TCB	typeref:typename:AT91_REG[4]
Reserved2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 Reserved2[1]; 	\/\/ $/;"	m	struct:_AT91S_PIO	typeref:typename:AT91_REG[1]
Reserved2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 Reserved2[1]; 	\/\/ $/;"	m	struct:_AT91S_PMC	typeref:typename:AT91_REG[1]
Reserved2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 Reserved2[1]; 	\/\/ $/;"	m	struct:_AT91S_UDP	typeref:typename:AT91_REG[1]
Reserved2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 Reserved2[44]; 	\/\/ $/;"	m	struct:_AT91S_SSC	typeref:typename:AT91_REG[44]
Reserved2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 Reserved2[45]; 	\/\/ $/;"	m	struct:_AT91S_SYSC	typeref:typename:AT91_REG[45]
Reserved2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 Reserved2[4]; 	\/\/ $/;"	m	struct:_AT91S_TCB	typeref:typename:AT91_REG[4]
Reserved2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 Reserved2[1]; 	\/\/ $/;"	m	struct:_AT91S_PIO	typeref:typename:AT91_REG[1]
Reserved2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 Reserved2[1]; 	\/\/ $/;"	m	struct:_AT91S_PMC	typeref:typename:AT91_REG[1]
Reserved2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 Reserved2[1]; 	\/\/ $/;"	m	struct:_AT91S_UDP	typeref:typename:AT91_REG[1]
Reserved2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 Reserved2[2]; 	\/\/ $/;"	m	struct:_AT91S_SSC	typeref:typename:AT91_REG[2]
Reserved2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 Reserved2[2]; 	\/\/ $/;"	m	struct:_AT91S_TDES	typeref:typename:AT91_REG[2]
Reserved2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 Reserved2[35]; 	\/\/ $/;"	m	struct:_AT91S_AES	typeref:typename:AT91_REG[35]
Reserved2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 Reserved2[44]; 	\/\/ $/;"	m	struct:_AT91S_USART	typeref:typename:AT91_REG[44]
Reserved2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 Reserved2[45]; 	\/\/ $/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG[45]
Reserved2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 Reserved2[4]; 	\/\/ $/;"	m	struct:_AT91S_TCB	typeref:typename:AT91_REG[4]
Reserved2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 Reserved2[1]; 	\/\/ $/;"	m	struct:_AT91S_PIO	typeref:typename:AT91_REG[1]
Reserved2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 Reserved2[1]; 	\/\/ $/;"	m	struct:_AT91S_PMC	typeref:typename:AT91_REG[1]
Reserved2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 Reserved2[1]; 	\/\/ $/;"	m	struct:_AT91S_UDP	typeref:typename:AT91_REG[1]
Reserved2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 Reserved2[2]; 	\/\/ $/;"	m	struct:_AT91S_SSC	typeref:typename:AT91_REG[2]
Reserved2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 Reserved2[2]; 	\/\/ $/;"	m	struct:_AT91S_TDES	typeref:typename:AT91_REG[2]
Reserved2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 Reserved2[35]; 	\/\/ $/;"	m	struct:_AT91S_AES	typeref:typename:AT91_REG[35]
Reserved2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 Reserved2[44]; 	\/\/ $/;"	m	struct:_AT91S_USART	typeref:typename:AT91_REG[44]
Reserved2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 Reserved2[45]; 	\/\/ $/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG[45]
Reserved2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 Reserved2[4]; 	\/\/ $/;"	m	struct:_AT91S_TCB	typeref:typename:AT91_REG[4]
Reserved2	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^  __IO uint8_t  Reserved2;            \/*!< Reserved *\/$/;"	m	struct:__anon395a0ec00408	typeref:typename:__IO uint8_t
Reserved2	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^  __IO uint8_t  Reserved2;            \/*!< always 1 *\/$/;"	m	struct:__anon395a0ec00508	typeref:typename:__IO uint8_t
Reserved2	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^  __IO uint8_t  Reserved2;            \/*!< Reserved *\/$/;"	m	struct:__anon40942c0d0408	typeref:typename:__IO uint8_t
Reserved2	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^  __IO uint8_t  Reserved2;            \/*!< always 1 *\/$/;"	m	struct:__anon40942c0d0508	typeref:typename:__IO uint8_t
Reserved20	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 Reserved20[1]; 	\/\/ $/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG[1]
Reserved20	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 Reserved20[1]; 	\/\/ $/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG[1]
Reserved20	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 Reserved20[1]; 	\/\/ $/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG[1]
Reserved20	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 Reserved20[1]; 	\/\/ $/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG[1]
Reserved21	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 Reserved21[1]; 	\/\/ $/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG[1]
Reserved21	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 Reserved21[1]; 	\/\/ $/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG[1]
Reserved21	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 Reserved21[1]; 	\/\/ $/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG[1]
Reserved21	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 Reserved21[1]; 	\/\/ $/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG[1]
Reserved22	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 Reserved22[1]; 	\/\/ $/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG[1]
Reserved22	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 Reserved22[1]; 	\/\/ $/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG[1]
Reserved22	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 Reserved22[1]; 	\/\/ $/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG[1]
Reserved22	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 Reserved22[1]; 	\/\/ $/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG[1]
Reserved23	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 Reserved23[3]; 	\/\/ $/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG[3]
Reserved23	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 Reserved23[3]; 	\/\/ $/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG[3]
Reserved23	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 Reserved23[3]; 	\/\/ $/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG[3]
Reserved23	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 Reserved23[3]; 	\/\/ $/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG[3]
Reserved24	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 Reserved24[4]; 	\/\/ $/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG[4]
Reserved24	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 Reserved24[4]; 	\/\/ $/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG[4]
Reserved24	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 Reserved24[4]; 	\/\/ $/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG[4]
Reserved24	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 Reserved24[4]; 	\/\/ $/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG[4]
Reserved25	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 Reserved25[36]; 	\/\/ $/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG[36]
Reserved25	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 Reserved25[36]; 	\/\/ $/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG[36]
Reserved25	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 Reserved25[36]; 	\/\/ $/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG[36]
Reserved25	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 Reserved25[36]; 	\/\/ $/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG[36]
Reserved26	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 Reserved26[5]; 	\/\/ $/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG[5]
Reserved26	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 Reserved26[5]; 	\/\/ $/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG[5]
Reserved26	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 Reserved26[5]; 	\/\/ $/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG[5]
Reserved26	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 Reserved26[5]; 	\/\/ $/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG[5]
Reserved27	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 Reserved27[5]; 	\/\/ $/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG[5]
Reserved27	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 Reserved27[5]; 	\/\/ $/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG[5]
Reserved27	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 Reserved27[5]; 	\/\/ $/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG[5]
Reserved27	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 Reserved27[5]; 	\/\/ $/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG[5]
Reserved3	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 Reserved3[1]; 	\/\/ $/;"	m	struct:_AT91S_PIO	typeref:typename:AT91_REG[1]
Reserved3	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 Reserved3[2]; 	\/\/ $/;"	m	struct:_AT91S_TDES	typeref:typename:AT91_REG[2]
Reserved3	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 Reserved3[2]; 	\/\/ $/;"	m	struct:_AT91S_UDP	typeref:typename:AT91_REG[2]
Reserved3	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 Reserved3[3]; 	\/\/ $/;"	m	struct:_AT91S_PMC	typeref:typename:AT91_REG[3]
Reserved3	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 Reserved3[44]; 	\/\/ $/;"	m	struct:_AT91S_SSC	typeref:typename:AT91_REG[44]
Reserved3	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 Reserved3[7]; 	\/\/ $/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG[7]
Reserved3	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 Reserved3[1]; 	\/\/ $/;"	m	struct:_AT91S_PIO	typeref:typename:AT91_REG[1]
Reserved3	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 Reserved3[2]; 	\/\/ $/;"	m	struct:_AT91S_TDES	typeref:typename:AT91_REG[2]
Reserved3	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 Reserved3[2]; 	\/\/ $/;"	m	struct:_AT91S_UDP	typeref:typename:AT91_REG[2]
Reserved3	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 Reserved3[3]; 	\/\/ $/;"	m	struct:_AT91S_PMC	typeref:typename:AT91_REG[3]
Reserved3	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 Reserved3[44]; 	\/\/ $/;"	m	struct:_AT91S_SSC	typeref:typename:AT91_REG[44]
Reserved3	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 Reserved3[7]; 	\/\/ $/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG[7]
Reserved3	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 Reserved3[1]; 	\/\/ $/;"	m	struct:_AT91S_PIO	typeref:typename:AT91_REG[1]
Reserved3	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 Reserved3[3]; 	\/\/ $/;"	m	struct:_AT91S_PMC	typeref:typename:AT91_REG[3]
Reserved3	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 Reserved3[7]; 	\/\/ $/;"	m	struct:_AT91S_SYSC	typeref:typename:AT91_REG[7]
Reserved3	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 Reserved3[1]; 	\/\/ $/;"	m	struct:_AT91S_PIO	typeref:typename:AT91_REG[1]
Reserved3	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 Reserved3[2]; 	\/\/ $/;"	m	struct:_AT91S_TDES	typeref:typename:AT91_REG[2]
Reserved3	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 Reserved3[2]; 	\/\/ $/;"	m	struct:_AT91S_UDP	typeref:typename:AT91_REG[2]
Reserved3	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 Reserved3[3]; 	\/\/ $/;"	m	struct:_AT91S_PMC	typeref:typename:AT91_REG[3]
Reserved3	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 Reserved3[44]; 	\/\/ $/;"	m	struct:_AT91S_SSC	typeref:typename:AT91_REG[44]
Reserved3	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 Reserved3[7]; 	\/\/ $/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG[7]
Reserved3	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 Reserved3[1]; 	\/\/ $/;"	m	struct:_AT91S_PIO	typeref:typename:AT91_REG[1]
Reserved3	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 Reserved3[2]; 	\/\/ $/;"	m	struct:_AT91S_TDES	typeref:typename:AT91_REG[2]
Reserved3	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 Reserved3[2]; 	\/\/ $/;"	m	struct:_AT91S_UDP	typeref:typename:AT91_REG[2]
Reserved3	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 Reserved3[3]; 	\/\/ $/;"	m	struct:_AT91S_PMC	typeref:typename:AT91_REG[3]
Reserved3	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 Reserved3[44]; 	\/\/ $/;"	m	struct:_AT91S_SSC	typeref:typename:AT91_REG[44]
Reserved3	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 Reserved3[7]; 	\/\/ $/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG[7]
Reserved3	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^  __IO uint8_t  Reserved3;            \/*!< Reserded *\/$/;"	m	struct:__anon395a0ec00408	typeref:typename:__IO uint8_t
Reserved3	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^  __IO uint8_t  Reserved3;            \/*!< Reserded *\/$/;"	m	struct:__anon40942c0d0408	typeref:typename:__IO uint8_t
Reserved4	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 Reserved4[1]; 	\/\/ $/;"	m	struct:_AT91S_PIO	typeref:typename:AT91_REG[1]
Reserved4	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 Reserved4[37]; 	\/\/ $/;"	m	struct:_AT91S_TDES	typeref:typename:AT91_REG[37]
Reserved4	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 Reserved4[3]; 	\/\/ $/;"	m	struct:_AT91S_UDP	typeref:typename:AT91_REG[3]
Reserved4	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 Reserved4[45]; 	\/\/ $/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG[45]
Reserved4	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 Reserved4[4]; 	\/\/ $/;"	m	struct:_AT91S_PMC	typeref:typename:AT91_REG[4]
Reserved4	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 Reserved4[1]; 	\/\/ $/;"	m	struct:_AT91S_PIO	typeref:typename:AT91_REG[1]
Reserved4	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 Reserved4[37]; 	\/\/ $/;"	m	struct:_AT91S_TDES	typeref:typename:AT91_REG[37]
Reserved4	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 Reserved4[3]; 	\/\/ $/;"	m	struct:_AT91S_UDP	typeref:typename:AT91_REG[3]
Reserved4	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 Reserved4[45]; 	\/\/ $/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG[45]
Reserved4	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 Reserved4[4]; 	\/\/ $/;"	m	struct:_AT91S_PMC	typeref:typename:AT91_REG[4]
Reserved4	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 Reserved4[1]; 	\/\/ $/;"	m	struct:_AT91S_PIO	typeref:typename:AT91_REG[1]
Reserved4	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 Reserved4[45]; 	\/\/ $/;"	m	struct:_AT91S_SYSC	typeref:typename:AT91_REG[45]
Reserved4	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 Reserved4[1]; 	\/\/ $/;"	m	struct:_AT91S_PIO	typeref:typename:AT91_REG[1]
Reserved4	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 Reserved4[37]; 	\/\/ $/;"	m	struct:_AT91S_TDES	typeref:typename:AT91_REG[37]
Reserved4	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 Reserved4[3]; 	\/\/ $/;"	m	struct:_AT91S_UDP	typeref:typename:AT91_REG[3]
Reserved4	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 Reserved4[45]; 	\/\/ $/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG[45]
Reserved4	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 Reserved4[4]; 	\/\/ $/;"	m	struct:_AT91S_PMC	typeref:typename:AT91_REG[4]
Reserved4	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 Reserved4[1]; 	\/\/ $/;"	m	struct:_AT91S_PIO	typeref:typename:AT91_REG[1]
Reserved4	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 Reserved4[37]; 	\/\/ $/;"	m	struct:_AT91S_TDES	typeref:typename:AT91_REG[37]
Reserved4	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 Reserved4[3]; 	\/\/ $/;"	m	struct:_AT91S_UDP	typeref:typename:AT91_REG[3]
Reserved4	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 Reserved4[45]; 	\/\/ $/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG[45]
Reserved4	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 Reserved4[4]; 	\/\/ $/;"	m	struct:_AT91S_PMC	typeref:typename:AT91_REG[4]
Reserved4	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^  __IO uint8_t  Reserved4;            \/*!< always 1*\/$/;"	m	struct:__anon395a0ec00408	typeref:typename:__IO uint8_t
Reserved4	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^  __IO uint8_t  Reserved4;            \/*!< always 1*\/$/;"	m	struct:__anon40942c0d0408	typeref:typename:__IO uint8_t
Reserved5	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 Reserved5[54]; 	\/\/ $/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG[54]
Reserved5	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 Reserved5[9]; 	\/\/ $/;"	m	struct:_AT91S_PIO	typeref:typename:AT91_REG[9]
Reserved5	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 Reserved5[54]; 	\/\/ $/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG[54]
Reserved5	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 Reserved5[9]; 	\/\/ $/;"	m	struct:_AT91S_PIO	typeref:typename:AT91_REG[9]
Reserved5	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 Reserved5[54]; 	\/\/ $/;"	m	struct:_AT91S_SYSC	typeref:typename:AT91_REG[54]
Reserved5	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 Reserved5[9]; 	\/\/ $/;"	m	struct:_AT91S_PIO	typeref:typename:AT91_REG[9]
Reserved5	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 Reserved5[54]; 	\/\/ $/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG[54]
Reserved5	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 Reserved5[9]; 	\/\/ $/;"	m	struct:_AT91S_PIO	typeref:typename:AT91_REG[9]
Reserved5	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 Reserved5[54]; 	\/\/ $/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG[54]
Reserved5	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 Reserved5[9]; 	\/\/ $/;"	m	struct:_AT91S_PIO	typeref:typename:AT91_REG[9]
Reserved6	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 Reserved6[1]; 	\/\/ $/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG[1]
Reserved6	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 Reserved6[1]; 	\/\/ $/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG[1]
Reserved6	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 Reserved6[1]; 	\/\/ $/;"	m	struct:_AT91S_SYSC	typeref:typename:AT91_REG[1]
Reserved6	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 Reserved6[1]; 	\/\/ $/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG[1]
Reserved6	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 Reserved6[1]; 	\/\/ $/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG[1]
Reserved7	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 Reserved7[1]; 	\/\/ $/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG[1]
Reserved7	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 Reserved7[1]; 	\/\/ $/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG[1]
Reserved7	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 Reserved7[1]; 	\/\/ $/;"	m	struct:_AT91S_SYSC	typeref:typename:AT91_REG[1]
Reserved7	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 Reserved7[1]; 	\/\/ $/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG[1]
Reserved7	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 Reserved7[1]; 	\/\/ $/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG[1]
Reserved8	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 Reserved8[1]; 	\/\/ $/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG[1]
Reserved8	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 Reserved8[1]; 	\/\/ $/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG[1]
Reserved8	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 Reserved8[1]; 	\/\/ $/;"	m	struct:_AT91S_SYSC	typeref:typename:AT91_REG[1]
Reserved8	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 Reserved8[1]; 	\/\/ $/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG[1]
Reserved8	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 Reserved8[1]; 	\/\/ $/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG[1]
Reserved9	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 Reserved9[1]; 	\/\/ $/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG[1]
Reserved9	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 Reserved9[1]; 	\/\/ $/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG[1]
Reserved9	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 Reserved9[1]; 	\/\/ $/;"	m	struct:_AT91S_SYSC	typeref:typename:AT91_REG[1]
Reserved9	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 Reserved9[1]; 	\/\/ $/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG[1]
Reserved9	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 Reserved9[1]; 	\/\/ $/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG[1]
Reset_Handler	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/TrueSTUDIO/startup_stm32f2xx.s	/^Reset_Handler:  $/;"	l
Reset_Handler	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/arm/startup_stm32f2xx.s	/^Reset_Handler    PROC$/;"	l
Reset_Handler	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/gcc_ride7/startup_stm32f2xx.s	/^Reset_Handler:  $/;"	l
Reset_Handler	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/iar/startup_stm32f2xx.s	/^Reset_Handler$/;"	l
Resources	Libraries/fatfs/doc/00index_e.html	/^<h3>Resources<\/h3>$/;"	j
RestoreContext	FreeRTOS/portable/Softune/MB91460/port.c	/^	RestoreContext							;Restore context$/;"	v	typeref:typename:Disable Interrupts
Return Code of the File Functions	Libraries/fatfs/doc/en/rc.html	/^<h1>Return Code of the File Functions<\/h1>$/;"	h
Revision History	Libraries/CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h2>Revision History<\/h2>$/;"	i
RxBuffer	Classes/I2C1class.cpp	/^   uint8_t RxBuffer[6];$/;"	m	class:clsI2C1	typeref:typename:uint8_t[6]	file:
SAMPLELENGTH	Classes/clsRrHistogramm.cpp	/^   static const int SAMPLELENGTH = 128; \/\/ number of rr intervals we include in sample $/;"	m	class:clsRrHistogramm	typeref:typename:const int	file:
SAMPLESTOCUT	Classes/clsIsolineController.cpp	/^   static const uint16_t SAMPLESTOCUT =  5;$/;"	m	class:clsIsolineController	typeref:typename:const uint16_t	file:
SAMPLINGFREQUENCY	Classes/clsEcgAnalizer.cpp	/^   static const uint16_t SAMPLINGFREQUENCY = 242;$/;"	m	class:clsEcgAnalizer	typeref:typename:const uint16_t	file:
SAMPLINGINTERVAL	Classes/clsEcgAnalizer.cpp	/^   double SAMPLINGINTERVAL; \/\/(miliseconds)$/;"	m	class:clsEcgAnalizer	typeref:typename:double	file:
SCALLYield	FreeRTOS/portable/GCC/AVR32_UC3/port.c	/^__attribute__((__naked__)) void SCALLYield( void )$/;"	f	typeref:typename:void
SCALLYield	FreeRTOS/portable/IAR/AVR32_UC3/port.c	/^void SCALLYield( void )$/;"	f	typeref:typename:void
SCB	Libraries/CMSIS/Include/core_cm0.h	/^#define SCB /;"	d
SCB	Libraries/CMSIS/Include/core_cm3.h	/^#define SCB /;"	d
SCB	Libraries/CMSIS/Include/core_cm4.h	/^#define SCB /;"	d
SCB_AIRCR_ENDIANESS_Msk	Libraries/CMSIS/Include/core_cm0.h	/^#define SCB_AIRCR_ENDIANESS_Msk /;"	d
SCB_AIRCR_ENDIANESS_Msk	Libraries/CMSIS/Include/core_cm3.h	/^#define SCB_AIRCR_ENDIANESS_Msk /;"	d
SCB_AIRCR_ENDIANESS_Msk	Libraries/CMSIS/Include/core_cm4.h	/^#define SCB_AIRCR_ENDIANESS_Msk /;"	d
SCB_AIRCR_ENDIANESS_Pos	Libraries/CMSIS/Include/core_cm0.h	/^#define SCB_AIRCR_ENDIANESS_Pos /;"	d
SCB_AIRCR_ENDIANESS_Pos	Libraries/CMSIS/Include/core_cm3.h	/^#define SCB_AIRCR_ENDIANESS_Pos /;"	d
SCB_AIRCR_ENDIANESS_Pos	Libraries/CMSIS/Include/core_cm4.h	/^#define SCB_AIRCR_ENDIANESS_Pos /;"	d
SCB_AIRCR_PRIGROUP_Msk	Libraries/CMSIS/Include/core_cm3.h	/^#define SCB_AIRCR_PRIGROUP_Msk /;"	d
SCB_AIRCR_PRIGROUP_Msk	Libraries/CMSIS/Include/core_cm4.h	/^#define SCB_AIRCR_PRIGROUP_Msk /;"	d
SCB_AIRCR_PRIGROUP_Pos	Libraries/CMSIS/Include/core_cm3.h	/^#define SCB_AIRCR_PRIGROUP_Pos /;"	d
SCB_AIRCR_PRIGROUP_Pos	Libraries/CMSIS/Include/core_cm4.h	/^#define SCB_AIRCR_PRIGROUP_Pos /;"	d
SCB_AIRCR_SYSRESETREQ_Msk	Libraries/CMSIS/Include/core_cm0.h	/^#define SCB_AIRCR_SYSRESETREQ_Msk /;"	d
SCB_AIRCR_SYSRESETREQ_Msk	Libraries/CMSIS/Include/core_cm3.h	/^#define SCB_AIRCR_SYSRESETREQ_Msk /;"	d
SCB_AIRCR_SYSRESETREQ_Msk	Libraries/CMSIS/Include/core_cm4.h	/^#define SCB_AIRCR_SYSRESETREQ_Msk /;"	d
SCB_AIRCR_SYSRESETREQ_Pos	Libraries/CMSIS/Include/core_cm0.h	/^#define SCB_AIRCR_SYSRESETREQ_Pos /;"	d
SCB_AIRCR_SYSRESETREQ_Pos	Libraries/CMSIS/Include/core_cm3.h	/^#define SCB_AIRCR_SYSRESETREQ_Pos /;"	d
SCB_AIRCR_SYSRESETREQ_Pos	Libraries/CMSIS/Include/core_cm4.h	/^#define SCB_AIRCR_SYSRESETREQ_Pos /;"	d
SCB_AIRCR_VECTCLRACTIVE_Msk	Libraries/CMSIS/Include/core_cm0.h	/^#define SCB_AIRCR_VECTCLRACTIVE_Msk /;"	d
SCB_AIRCR_VECTCLRACTIVE_Msk	Libraries/CMSIS/Include/core_cm3.h	/^#define SCB_AIRCR_VECTCLRACTIVE_Msk /;"	d
SCB_AIRCR_VECTCLRACTIVE_Msk	Libraries/CMSIS/Include/core_cm4.h	/^#define SCB_AIRCR_VECTCLRACTIVE_Msk /;"	d
SCB_AIRCR_VECTCLRACTIVE_Pos	Libraries/CMSIS/Include/core_cm0.h	/^#define SCB_AIRCR_VECTCLRACTIVE_Pos /;"	d
SCB_AIRCR_VECTCLRACTIVE_Pos	Libraries/CMSIS/Include/core_cm3.h	/^#define SCB_AIRCR_VECTCLRACTIVE_Pos /;"	d
SCB_AIRCR_VECTCLRACTIVE_Pos	Libraries/CMSIS/Include/core_cm4.h	/^#define SCB_AIRCR_VECTCLRACTIVE_Pos /;"	d
SCB_AIRCR_VECTKEYSTAT_Msk	Libraries/CMSIS/Include/core_cm0.h	/^#define SCB_AIRCR_VECTKEYSTAT_Msk /;"	d
SCB_AIRCR_VECTKEYSTAT_Msk	Libraries/CMSIS/Include/core_cm3.h	/^#define SCB_AIRCR_VECTKEYSTAT_Msk /;"	d
SCB_AIRCR_VECTKEYSTAT_Msk	Libraries/CMSIS/Include/core_cm4.h	/^#define SCB_AIRCR_VECTKEYSTAT_Msk /;"	d
SCB_AIRCR_VECTKEYSTAT_Pos	Libraries/CMSIS/Include/core_cm0.h	/^#define SCB_AIRCR_VECTKEYSTAT_Pos /;"	d
SCB_AIRCR_VECTKEYSTAT_Pos	Libraries/CMSIS/Include/core_cm3.h	/^#define SCB_AIRCR_VECTKEYSTAT_Pos /;"	d
SCB_AIRCR_VECTKEYSTAT_Pos	Libraries/CMSIS/Include/core_cm4.h	/^#define SCB_AIRCR_VECTKEYSTAT_Pos /;"	d
SCB_AIRCR_VECTKEY_Msk	Libraries/CMSIS/Include/core_cm0.h	/^#define SCB_AIRCR_VECTKEY_Msk /;"	d
SCB_AIRCR_VECTKEY_Msk	Libraries/CMSIS/Include/core_cm3.h	/^#define SCB_AIRCR_VECTKEY_Msk /;"	d
SCB_AIRCR_VECTKEY_Msk	Libraries/CMSIS/Include/core_cm4.h	/^#define SCB_AIRCR_VECTKEY_Msk /;"	d
SCB_AIRCR_VECTKEY_Pos	Libraries/CMSIS/Include/core_cm0.h	/^#define SCB_AIRCR_VECTKEY_Pos /;"	d
SCB_AIRCR_VECTKEY_Pos	Libraries/CMSIS/Include/core_cm3.h	/^#define SCB_AIRCR_VECTKEY_Pos /;"	d
SCB_AIRCR_VECTKEY_Pos	Libraries/CMSIS/Include/core_cm4.h	/^#define SCB_AIRCR_VECTKEY_Pos /;"	d
SCB_AIRCR_VECTRESET_Msk	Libraries/CMSIS/Include/core_cm3.h	/^#define SCB_AIRCR_VECTRESET_Msk /;"	d
SCB_AIRCR_VECTRESET_Msk	Libraries/CMSIS/Include/core_cm4.h	/^#define SCB_AIRCR_VECTRESET_Msk /;"	d
SCB_AIRCR_VECTRESET_Pos	Libraries/CMSIS/Include/core_cm3.h	/^#define SCB_AIRCR_VECTRESET_Pos /;"	d
SCB_AIRCR_VECTRESET_Pos	Libraries/CMSIS/Include/core_cm4.h	/^#define SCB_AIRCR_VECTRESET_Pos /;"	d
SCB_BASE	Libraries/CMSIS/Include/core_cm0.h	/^#define SCB_BASE /;"	d
SCB_BASE	Libraries/CMSIS/Include/core_cm3.h	/^#define SCB_BASE /;"	d
SCB_BASE	Libraries/CMSIS/Include/core_cm4.h	/^#define SCB_BASE /;"	d
SCB_CCR_BFHFNMIGN_Msk	Libraries/CMSIS/Include/core_cm3.h	/^#define SCB_CCR_BFHFNMIGN_Msk /;"	d
SCB_CCR_BFHFNMIGN_Msk	Libraries/CMSIS/Include/core_cm4.h	/^#define SCB_CCR_BFHFNMIGN_Msk /;"	d
SCB_CCR_BFHFNMIGN_Pos	Libraries/CMSIS/Include/core_cm3.h	/^#define SCB_CCR_BFHFNMIGN_Pos /;"	d
SCB_CCR_BFHFNMIGN_Pos	Libraries/CMSIS/Include/core_cm4.h	/^#define SCB_CCR_BFHFNMIGN_Pos /;"	d
SCB_CCR_DIV_0_TRP_Msk	Libraries/CMSIS/Include/core_cm3.h	/^#define SCB_CCR_DIV_0_TRP_Msk /;"	d
SCB_CCR_DIV_0_TRP_Msk	Libraries/CMSIS/Include/core_cm4.h	/^#define SCB_CCR_DIV_0_TRP_Msk /;"	d
SCB_CCR_DIV_0_TRP_Pos	Libraries/CMSIS/Include/core_cm3.h	/^#define SCB_CCR_DIV_0_TRP_Pos /;"	d
SCB_CCR_DIV_0_TRP_Pos	Libraries/CMSIS/Include/core_cm4.h	/^#define SCB_CCR_DIV_0_TRP_Pos /;"	d
SCB_CCR_NONBASETHRDENA_Msk	Libraries/CMSIS/Include/core_cm3.h	/^#define SCB_CCR_NONBASETHRDENA_Msk /;"	d
SCB_CCR_NONBASETHRDENA_Msk	Libraries/CMSIS/Include/core_cm4.h	/^#define SCB_CCR_NONBASETHRDENA_Msk /;"	d
SCB_CCR_NONBASETHRDENA_Pos	Libraries/CMSIS/Include/core_cm3.h	/^#define SCB_CCR_NONBASETHRDENA_Pos /;"	d
SCB_CCR_NONBASETHRDENA_Pos	Libraries/CMSIS/Include/core_cm4.h	/^#define SCB_CCR_NONBASETHRDENA_Pos /;"	d
SCB_CCR_STKALIGN_Msk	Libraries/CMSIS/Include/core_cm0.h	/^#define SCB_CCR_STKALIGN_Msk /;"	d
SCB_CCR_STKALIGN_Msk	Libraries/CMSIS/Include/core_cm3.h	/^#define SCB_CCR_STKALIGN_Msk /;"	d
SCB_CCR_STKALIGN_Msk	Libraries/CMSIS/Include/core_cm4.h	/^#define SCB_CCR_STKALIGN_Msk /;"	d
SCB_CCR_STKALIGN_Pos	Libraries/CMSIS/Include/core_cm0.h	/^#define SCB_CCR_STKALIGN_Pos /;"	d
SCB_CCR_STKALIGN_Pos	Libraries/CMSIS/Include/core_cm3.h	/^#define SCB_CCR_STKALIGN_Pos /;"	d
SCB_CCR_STKALIGN_Pos	Libraries/CMSIS/Include/core_cm4.h	/^#define SCB_CCR_STKALIGN_Pos /;"	d
SCB_CCR_UNALIGN_TRP_Msk	Libraries/CMSIS/Include/core_cm0.h	/^#define SCB_CCR_UNALIGN_TRP_Msk /;"	d
SCB_CCR_UNALIGN_TRP_Msk	Libraries/CMSIS/Include/core_cm3.h	/^#define SCB_CCR_UNALIGN_TRP_Msk /;"	d
SCB_CCR_UNALIGN_TRP_Msk	Libraries/CMSIS/Include/core_cm4.h	/^#define SCB_CCR_UNALIGN_TRP_Msk /;"	d
SCB_CCR_UNALIGN_TRP_Pos	Libraries/CMSIS/Include/core_cm0.h	/^#define SCB_CCR_UNALIGN_TRP_Pos /;"	d
SCB_CCR_UNALIGN_TRP_Pos	Libraries/CMSIS/Include/core_cm3.h	/^#define SCB_CCR_UNALIGN_TRP_Pos /;"	d
SCB_CCR_UNALIGN_TRP_Pos	Libraries/CMSIS/Include/core_cm4.h	/^#define SCB_CCR_UNALIGN_TRP_Pos /;"	d
SCB_CCR_USERSETMPEND_Msk	Libraries/CMSIS/Include/core_cm3.h	/^#define SCB_CCR_USERSETMPEND_Msk /;"	d
SCB_CCR_USERSETMPEND_Msk	Libraries/CMSIS/Include/core_cm4.h	/^#define SCB_CCR_USERSETMPEND_Msk /;"	d
SCB_CCR_USERSETMPEND_Pos	Libraries/CMSIS/Include/core_cm3.h	/^#define SCB_CCR_USERSETMPEND_Pos /;"	d
SCB_CCR_USERSETMPEND_Pos	Libraries/CMSIS/Include/core_cm4.h	/^#define SCB_CCR_USERSETMPEND_Pos /;"	d
SCB_CFSR_BUSFAULTSR_Msk	Libraries/CMSIS/Include/core_cm3.h	/^#define SCB_CFSR_BUSFAULTSR_Msk /;"	d
SCB_CFSR_BUSFAULTSR_Msk	Libraries/CMSIS/Include/core_cm4.h	/^#define SCB_CFSR_BUSFAULTSR_Msk /;"	d
SCB_CFSR_BUSFAULTSR_Pos	Libraries/CMSIS/Include/core_cm3.h	/^#define SCB_CFSR_BUSFAULTSR_Pos /;"	d
SCB_CFSR_BUSFAULTSR_Pos	Libraries/CMSIS/Include/core_cm4.h	/^#define SCB_CFSR_BUSFAULTSR_Pos /;"	d
SCB_CFSR_MEMFAULTSR_Msk	Libraries/CMSIS/Include/core_cm3.h	/^#define SCB_CFSR_MEMFAULTSR_Msk /;"	d
SCB_CFSR_MEMFAULTSR_Msk	Libraries/CMSIS/Include/core_cm4.h	/^#define SCB_CFSR_MEMFAULTSR_Msk /;"	d
SCB_CFSR_MEMFAULTSR_Pos	Libraries/CMSIS/Include/core_cm3.h	/^#define SCB_CFSR_MEMFAULTSR_Pos /;"	d
SCB_CFSR_MEMFAULTSR_Pos	Libraries/CMSIS/Include/core_cm4.h	/^#define SCB_CFSR_MEMFAULTSR_Pos /;"	d
SCB_CFSR_USGFAULTSR_Msk	Libraries/CMSIS/Include/core_cm3.h	/^#define SCB_CFSR_USGFAULTSR_Msk /;"	d
SCB_CFSR_USGFAULTSR_Msk	Libraries/CMSIS/Include/core_cm4.h	/^#define SCB_CFSR_USGFAULTSR_Msk /;"	d
SCB_CFSR_USGFAULTSR_Pos	Libraries/CMSIS/Include/core_cm3.h	/^#define SCB_CFSR_USGFAULTSR_Pos /;"	d
SCB_CFSR_USGFAULTSR_Pos	Libraries/CMSIS/Include/core_cm4.h	/^#define SCB_CFSR_USGFAULTSR_Pos /;"	d
SCB_CPUID_ARCHITECTURE_Msk	Libraries/CMSIS/Include/core_cm0.h	/^#define SCB_CPUID_ARCHITECTURE_Msk /;"	d
SCB_CPUID_ARCHITECTURE_Msk	Libraries/CMSIS/Include/core_cm3.h	/^#define SCB_CPUID_ARCHITECTURE_Msk /;"	d
SCB_CPUID_ARCHITECTURE_Msk	Libraries/CMSIS/Include/core_cm4.h	/^#define SCB_CPUID_ARCHITECTURE_Msk /;"	d
SCB_CPUID_ARCHITECTURE_Pos	Libraries/CMSIS/Include/core_cm0.h	/^#define SCB_CPUID_ARCHITECTURE_Pos /;"	d
SCB_CPUID_ARCHITECTURE_Pos	Libraries/CMSIS/Include/core_cm3.h	/^#define SCB_CPUID_ARCHITECTURE_Pos /;"	d
SCB_CPUID_ARCHITECTURE_Pos	Libraries/CMSIS/Include/core_cm4.h	/^#define SCB_CPUID_ARCHITECTURE_Pos /;"	d
SCB_CPUID_IMPLEMENTER_Msk	Libraries/CMSIS/Include/core_cm0.h	/^#define SCB_CPUID_IMPLEMENTER_Msk /;"	d
SCB_CPUID_IMPLEMENTER_Msk	Libraries/CMSIS/Include/core_cm3.h	/^#define SCB_CPUID_IMPLEMENTER_Msk /;"	d
SCB_CPUID_IMPLEMENTER_Msk	Libraries/CMSIS/Include/core_cm4.h	/^#define SCB_CPUID_IMPLEMENTER_Msk /;"	d
SCB_CPUID_IMPLEMENTER_Pos	Libraries/CMSIS/Include/core_cm0.h	/^#define SCB_CPUID_IMPLEMENTER_Pos /;"	d
SCB_CPUID_IMPLEMENTER_Pos	Libraries/CMSIS/Include/core_cm3.h	/^#define SCB_CPUID_IMPLEMENTER_Pos /;"	d
SCB_CPUID_IMPLEMENTER_Pos	Libraries/CMSIS/Include/core_cm4.h	/^#define SCB_CPUID_IMPLEMENTER_Pos /;"	d
SCB_CPUID_PARTNO_Msk	Libraries/CMSIS/Include/core_cm0.h	/^#define SCB_CPUID_PARTNO_Msk /;"	d
SCB_CPUID_PARTNO_Msk	Libraries/CMSIS/Include/core_cm3.h	/^#define SCB_CPUID_PARTNO_Msk /;"	d
SCB_CPUID_PARTNO_Msk	Libraries/CMSIS/Include/core_cm4.h	/^#define SCB_CPUID_PARTNO_Msk /;"	d
SCB_CPUID_PARTNO_Pos	Libraries/CMSIS/Include/core_cm0.h	/^#define SCB_CPUID_PARTNO_Pos /;"	d
SCB_CPUID_PARTNO_Pos	Libraries/CMSIS/Include/core_cm3.h	/^#define SCB_CPUID_PARTNO_Pos /;"	d
SCB_CPUID_PARTNO_Pos	Libraries/CMSIS/Include/core_cm4.h	/^#define SCB_CPUID_PARTNO_Pos /;"	d
SCB_CPUID_REVISION_Msk	Libraries/CMSIS/Include/core_cm0.h	/^#define SCB_CPUID_REVISION_Msk /;"	d
SCB_CPUID_REVISION_Msk	Libraries/CMSIS/Include/core_cm3.h	/^#define SCB_CPUID_REVISION_Msk /;"	d
SCB_CPUID_REVISION_Msk	Libraries/CMSIS/Include/core_cm4.h	/^#define SCB_CPUID_REVISION_Msk /;"	d
SCB_CPUID_REVISION_Pos	Libraries/CMSIS/Include/core_cm0.h	/^#define SCB_CPUID_REVISION_Pos /;"	d
SCB_CPUID_REVISION_Pos	Libraries/CMSIS/Include/core_cm3.h	/^#define SCB_CPUID_REVISION_Pos /;"	d
SCB_CPUID_REVISION_Pos	Libraries/CMSIS/Include/core_cm4.h	/^#define SCB_CPUID_REVISION_Pos /;"	d
SCB_CPUID_VARIANT_Msk	Libraries/CMSIS/Include/core_cm0.h	/^#define SCB_CPUID_VARIANT_Msk /;"	d
SCB_CPUID_VARIANT_Msk	Libraries/CMSIS/Include/core_cm3.h	/^#define SCB_CPUID_VARIANT_Msk /;"	d
SCB_CPUID_VARIANT_Msk	Libraries/CMSIS/Include/core_cm4.h	/^#define SCB_CPUID_VARIANT_Msk /;"	d
SCB_CPUID_VARIANT_Pos	Libraries/CMSIS/Include/core_cm0.h	/^#define SCB_CPUID_VARIANT_Pos /;"	d
SCB_CPUID_VARIANT_Pos	Libraries/CMSIS/Include/core_cm3.h	/^#define SCB_CPUID_VARIANT_Pos /;"	d
SCB_CPUID_VARIANT_Pos	Libraries/CMSIS/Include/core_cm4.h	/^#define SCB_CPUID_VARIANT_Pos /;"	d
SCB_DFSR_BKPT_Msk	Libraries/CMSIS/Include/core_cm3.h	/^#define SCB_DFSR_BKPT_Msk /;"	d
SCB_DFSR_BKPT_Msk	Libraries/CMSIS/Include/core_cm4.h	/^#define SCB_DFSR_BKPT_Msk /;"	d
SCB_DFSR_BKPT_Pos	Libraries/CMSIS/Include/core_cm3.h	/^#define SCB_DFSR_BKPT_Pos /;"	d
SCB_DFSR_BKPT_Pos	Libraries/CMSIS/Include/core_cm4.h	/^#define SCB_DFSR_BKPT_Pos /;"	d
SCB_DFSR_DWTTRAP_Msk	Libraries/CMSIS/Include/core_cm3.h	/^#define SCB_DFSR_DWTTRAP_Msk /;"	d
SCB_DFSR_DWTTRAP_Msk	Libraries/CMSIS/Include/core_cm4.h	/^#define SCB_DFSR_DWTTRAP_Msk /;"	d
SCB_DFSR_DWTTRAP_Pos	Libraries/CMSIS/Include/core_cm3.h	/^#define SCB_DFSR_DWTTRAP_Pos /;"	d
SCB_DFSR_DWTTRAP_Pos	Libraries/CMSIS/Include/core_cm4.h	/^#define SCB_DFSR_DWTTRAP_Pos /;"	d
SCB_DFSR_EXTERNAL_Msk	Libraries/CMSIS/Include/core_cm3.h	/^#define SCB_DFSR_EXTERNAL_Msk /;"	d
SCB_DFSR_EXTERNAL_Msk	Libraries/CMSIS/Include/core_cm4.h	/^#define SCB_DFSR_EXTERNAL_Msk /;"	d
SCB_DFSR_EXTERNAL_Pos	Libraries/CMSIS/Include/core_cm3.h	/^#define SCB_DFSR_EXTERNAL_Pos /;"	d
SCB_DFSR_EXTERNAL_Pos	Libraries/CMSIS/Include/core_cm4.h	/^#define SCB_DFSR_EXTERNAL_Pos /;"	d
SCB_DFSR_HALTED_Msk	Libraries/CMSIS/Include/core_cm3.h	/^#define SCB_DFSR_HALTED_Msk /;"	d
SCB_DFSR_HALTED_Msk	Libraries/CMSIS/Include/core_cm4.h	/^#define SCB_DFSR_HALTED_Msk /;"	d
SCB_DFSR_HALTED_Pos	Libraries/CMSIS/Include/core_cm3.h	/^#define SCB_DFSR_HALTED_Pos /;"	d
SCB_DFSR_HALTED_Pos	Libraries/CMSIS/Include/core_cm4.h	/^#define SCB_DFSR_HALTED_Pos /;"	d
SCB_DFSR_VCATCH_Msk	Libraries/CMSIS/Include/core_cm3.h	/^#define SCB_DFSR_VCATCH_Msk /;"	d
SCB_DFSR_VCATCH_Msk	Libraries/CMSIS/Include/core_cm4.h	/^#define SCB_DFSR_VCATCH_Msk /;"	d
SCB_DFSR_VCATCH_Pos	Libraries/CMSIS/Include/core_cm3.h	/^#define SCB_DFSR_VCATCH_Pos /;"	d
SCB_DFSR_VCATCH_Pos	Libraries/CMSIS/Include/core_cm4.h	/^#define SCB_DFSR_VCATCH_Pos /;"	d
SCB_HFSR_DEBUGEVT_Msk	Libraries/CMSIS/Include/core_cm3.h	/^#define SCB_HFSR_DEBUGEVT_Msk /;"	d
SCB_HFSR_DEBUGEVT_Msk	Libraries/CMSIS/Include/core_cm4.h	/^#define SCB_HFSR_DEBUGEVT_Msk /;"	d
SCB_HFSR_DEBUGEVT_Pos	Libraries/CMSIS/Include/core_cm3.h	/^#define SCB_HFSR_DEBUGEVT_Pos /;"	d
SCB_HFSR_DEBUGEVT_Pos	Libraries/CMSIS/Include/core_cm4.h	/^#define SCB_HFSR_DEBUGEVT_Pos /;"	d
SCB_HFSR_FORCED_Msk	Libraries/CMSIS/Include/core_cm3.h	/^#define SCB_HFSR_FORCED_Msk /;"	d
SCB_HFSR_FORCED_Msk	Libraries/CMSIS/Include/core_cm4.h	/^#define SCB_HFSR_FORCED_Msk /;"	d
SCB_HFSR_FORCED_Pos	Libraries/CMSIS/Include/core_cm3.h	/^#define SCB_HFSR_FORCED_Pos /;"	d
SCB_HFSR_FORCED_Pos	Libraries/CMSIS/Include/core_cm4.h	/^#define SCB_HFSR_FORCED_Pos /;"	d
SCB_HFSR_VECTTBL_Msk	Libraries/CMSIS/Include/core_cm3.h	/^#define SCB_HFSR_VECTTBL_Msk /;"	d
SCB_HFSR_VECTTBL_Msk	Libraries/CMSIS/Include/core_cm4.h	/^#define SCB_HFSR_VECTTBL_Msk /;"	d
SCB_HFSR_VECTTBL_Pos	Libraries/CMSIS/Include/core_cm3.h	/^#define SCB_HFSR_VECTTBL_Pos /;"	d
SCB_HFSR_VECTTBL_Pos	Libraries/CMSIS/Include/core_cm4.h	/^#define SCB_HFSR_VECTTBL_Pos /;"	d
SCB_ICSR_ISRPENDING_Msk	Libraries/CMSIS/Include/core_cm0.h	/^#define SCB_ICSR_ISRPENDING_Msk /;"	d
SCB_ICSR_ISRPENDING_Msk	Libraries/CMSIS/Include/core_cm3.h	/^#define SCB_ICSR_ISRPENDING_Msk /;"	d
SCB_ICSR_ISRPENDING_Msk	Libraries/CMSIS/Include/core_cm4.h	/^#define SCB_ICSR_ISRPENDING_Msk /;"	d
SCB_ICSR_ISRPENDING_Pos	Libraries/CMSIS/Include/core_cm0.h	/^#define SCB_ICSR_ISRPENDING_Pos /;"	d
SCB_ICSR_ISRPENDING_Pos	Libraries/CMSIS/Include/core_cm3.h	/^#define SCB_ICSR_ISRPENDING_Pos /;"	d
SCB_ICSR_ISRPENDING_Pos	Libraries/CMSIS/Include/core_cm4.h	/^#define SCB_ICSR_ISRPENDING_Pos /;"	d
SCB_ICSR_ISRPREEMPT_Msk	Libraries/CMSIS/Include/core_cm0.h	/^#define SCB_ICSR_ISRPREEMPT_Msk /;"	d
SCB_ICSR_ISRPREEMPT_Msk	Libraries/CMSIS/Include/core_cm3.h	/^#define SCB_ICSR_ISRPREEMPT_Msk /;"	d
SCB_ICSR_ISRPREEMPT_Msk	Libraries/CMSIS/Include/core_cm4.h	/^#define SCB_ICSR_ISRPREEMPT_Msk /;"	d
SCB_ICSR_ISRPREEMPT_Pos	Libraries/CMSIS/Include/core_cm0.h	/^#define SCB_ICSR_ISRPREEMPT_Pos /;"	d
SCB_ICSR_ISRPREEMPT_Pos	Libraries/CMSIS/Include/core_cm3.h	/^#define SCB_ICSR_ISRPREEMPT_Pos /;"	d
SCB_ICSR_ISRPREEMPT_Pos	Libraries/CMSIS/Include/core_cm4.h	/^#define SCB_ICSR_ISRPREEMPT_Pos /;"	d
SCB_ICSR_NMIPENDSET_Msk	Libraries/CMSIS/Include/core_cm0.h	/^#define SCB_ICSR_NMIPENDSET_Msk /;"	d
SCB_ICSR_NMIPENDSET_Msk	Libraries/CMSIS/Include/core_cm3.h	/^#define SCB_ICSR_NMIPENDSET_Msk /;"	d
SCB_ICSR_NMIPENDSET_Msk	Libraries/CMSIS/Include/core_cm4.h	/^#define SCB_ICSR_NMIPENDSET_Msk /;"	d
SCB_ICSR_NMIPENDSET_Pos	Libraries/CMSIS/Include/core_cm0.h	/^#define SCB_ICSR_NMIPENDSET_Pos /;"	d
SCB_ICSR_NMIPENDSET_Pos	Libraries/CMSIS/Include/core_cm3.h	/^#define SCB_ICSR_NMIPENDSET_Pos /;"	d
SCB_ICSR_NMIPENDSET_Pos	Libraries/CMSIS/Include/core_cm4.h	/^#define SCB_ICSR_NMIPENDSET_Pos /;"	d
SCB_ICSR_PENDSTCLR_Msk	Libraries/CMSIS/Include/core_cm0.h	/^#define SCB_ICSR_PENDSTCLR_Msk /;"	d
SCB_ICSR_PENDSTCLR_Msk	Libraries/CMSIS/Include/core_cm3.h	/^#define SCB_ICSR_PENDSTCLR_Msk /;"	d
SCB_ICSR_PENDSTCLR_Msk	Libraries/CMSIS/Include/core_cm4.h	/^#define SCB_ICSR_PENDSTCLR_Msk /;"	d
SCB_ICSR_PENDSTCLR_Pos	Libraries/CMSIS/Include/core_cm0.h	/^#define SCB_ICSR_PENDSTCLR_Pos /;"	d
SCB_ICSR_PENDSTCLR_Pos	Libraries/CMSIS/Include/core_cm3.h	/^#define SCB_ICSR_PENDSTCLR_Pos /;"	d
SCB_ICSR_PENDSTCLR_Pos	Libraries/CMSIS/Include/core_cm4.h	/^#define SCB_ICSR_PENDSTCLR_Pos /;"	d
SCB_ICSR_PENDSTSET_Msk	Libraries/CMSIS/Include/core_cm0.h	/^#define SCB_ICSR_PENDSTSET_Msk /;"	d
SCB_ICSR_PENDSTSET_Msk	Libraries/CMSIS/Include/core_cm3.h	/^#define SCB_ICSR_PENDSTSET_Msk /;"	d
SCB_ICSR_PENDSTSET_Msk	Libraries/CMSIS/Include/core_cm4.h	/^#define SCB_ICSR_PENDSTSET_Msk /;"	d
SCB_ICSR_PENDSTSET_Pos	Libraries/CMSIS/Include/core_cm0.h	/^#define SCB_ICSR_PENDSTSET_Pos /;"	d
SCB_ICSR_PENDSTSET_Pos	Libraries/CMSIS/Include/core_cm3.h	/^#define SCB_ICSR_PENDSTSET_Pos /;"	d
SCB_ICSR_PENDSTSET_Pos	Libraries/CMSIS/Include/core_cm4.h	/^#define SCB_ICSR_PENDSTSET_Pos /;"	d
SCB_ICSR_PENDSVCLR_Msk	Libraries/CMSIS/Include/core_cm0.h	/^#define SCB_ICSR_PENDSVCLR_Msk /;"	d
SCB_ICSR_PENDSVCLR_Msk	Libraries/CMSIS/Include/core_cm3.h	/^#define SCB_ICSR_PENDSVCLR_Msk /;"	d
SCB_ICSR_PENDSVCLR_Msk	Libraries/CMSIS/Include/core_cm4.h	/^#define SCB_ICSR_PENDSVCLR_Msk /;"	d
SCB_ICSR_PENDSVCLR_Pos	Libraries/CMSIS/Include/core_cm0.h	/^#define SCB_ICSR_PENDSVCLR_Pos /;"	d
SCB_ICSR_PENDSVCLR_Pos	Libraries/CMSIS/Include/core_cm3.h	/^#define SCB_ICSR_PENDSVCLR_Pos /;"	d
SCB_ICSR_PENDSVCLR_Pos	Libraries/CMSIS/Include/core_cm4.h	/^#define SCB_ICSR_PENDSVCLR_Pos /;"	d
SCB_ICSR_PENDSVSET_Msk	Libraries/CMSIS/Include/core_cm0.h	/^#define SCB_ICSR_PENDSVSET_Msk /;"	d
SCB_ICSR_PENDSVSET_Msk	Libraries/CMSIS/Include/core_cm3.h	/^#define SCB_ICSR_PENDSVSET_Msk /;"	d
SCB_ICSR_PENDSVSET_Msk	Libraries/CMSIS/Include/core_cm4.h	/^#define SCB_ICSR_PENDSVSET_Msk /;"	d
SCB_ICSR_PENDSVSET_Pos	Libraries/CMSIS/Include/core_cm0.h	/^#define SCB_ICSR_PENDSVSET_Pos /;"	d
SCB_ICSR_PENDSVSET_Pos	Libraries/CMSIS/Include/core_cm3.h	/^#define SCB_ICSR_PENDSVSET_Pos /;"	d
SCB_ICSR_PENDSVSET_Pos	Libraries/CMSIS/Include/core_cm4.h	/^#define SCB_ICSR_PENDSVSET_Pos /;"	d
SCB_ICSR_RETTOBASE_Msk	Libraries/CMSIS/Include/core_cm3.h	/^#define SCB_ICSR_RETTOBASE_Msk /;"	d
SCB_ICSR_RETTOBASE_Msk	Libraries/CMSIS/Include/core_cm4.h	/^#define SCB_ICSR_RETTOBASE_Msk /;"	d
SCB_ICSR_RETTOBASE_Pos	Libraries/CMSIS/Include/core_cm3.h	/^#define SCB_ICSR_RETTOBASE_Pos /;"	d
SCB_ICSR_RETTOBASE_Pos	Libraries/CMSIS/Include/core_cm4.h	/^#define SCB_ICSR_RETTOBASE_Pos /;"	d
SCB_ICSR_VECTACTIVE_Msk	Libraries/CMSIS/Include/core_cm0.h	/^#define SCB_ICSR_VECTACTIVE_Msk /;"	d
SCB_ICSR_VECTACTIVE_Msk	Libraries/CMSIS/Include/core_cm3.h	/^#define SCB_ICSR_VECTACTIVE_Msk /;"	d
SCB_ICSR_VECTACTIVE_Msk	Libraries/CMSIS/Include/core_cm4.h	/^#define SCB_ICSR_VECTACTIVE_Msk /;"	d
SCB_ICSR_VECTACTIVE_Pos	Libraries/CMSIS/Include/core_cm0.h	/^#define SCB_ICSR_VECTACTIVE_Pos /;"	d
SCB_ICSR_VECTACTIVE_Pos	Libraries/CMSIS/Include/core_cm3.h	/^#define SCB_ICSR_VECTACTIVE_Pos /;"	d
SCB_ICSR_VECTACTIVE_Pos	Libraries/CMSIS/Include/core_cm4.h	/^#define SCB_ICSR_VECTACTIVE_Pos /;"	d
SCB_ICSR_VECTPENDING_Msk	Libraries/CMSIS/Include/core_cm0.h	/^#define SCB_ICSR_VECTPENDING_Msk /;"	d
SCB_ICSR_VECTPENDING_Msk	Libraries/CMSIS/Include/core_cm3.h	/^#define SCB_ICSR_VECTPENDING_Msk /;"	d
SCB_ICSR_VECTPENDING_Msk	Libraries/CMSIS/Include/core_cm4.h	/^#define SCB_ICSR_VECTPENDING_Msk /;"	d
SCB_ICSR_VECTPENDING_Pos	Libraries/CMSIS/Include/core_cm0.h	/^#define SCB_ICSR_VECTPENDING_Pos /;"	d
SCB_ICSR_VECTPENDING_Pos	Libraries/CMSIS/Include/core_cm3.h	/^#define SCB_ICSR_VECTPENDING_Pos /;"	d
SCB_ICSR_VECTPENDING_Pos	Libraries/CMSIS/Include/core_cm4.h	/^#define SCB_ICSR_VECTPENDING_Pos /;"	d
SCB_SCR_SEVONPEND_Msk	Libraries/CMSIS/Include/core_cm0.h	/^#define SCB_SCR_SEVONPEND_Msk /;"	d
SCB_SCR_SEVONPEND_Msk	Libraries/CMSIS/Include/core_cm3.h	/^#define SCB_SCR_SEVONPEND_Msk /;"	d
SCB_SCR_SEVONPEND_Msk	Libraries/CMSIS/Include/core_cm4.h	/^#define SCB_SCR_SEVONPEND_Msk /;"	d
SCB_SCR_SEVONPEND_Pos	Libraries/CMSIS/Include/core_cm0.h	/^#define SCB_SCR_SEVONPEND_Pos /;"	d
SCB_SCR_SEVONPEND_Pos	Libraries/CMSIS/Include/core_cm3.h	/^#define SCB_SCR_SEVONPEND_Pos /;"	d
SCB_SCR_SEVONPEND_Pos	Libraries/CMSIS/Include/core_cm4.h	/^#define SCB_SCR_SEVONPEND_Pos /;"	d
SCB_SCR_SLEEPDEEP_Msk	Libraries/CMSIS/Include/core_cm0.h	/^#define SCB_SCR_SLEEPDEEP_Msk /;"	d
SCB_SCR_SLEEPDEEP_Msk	Libraries/CMSIS/Include/core_cm3.h	/^#define SCB_SCR_SLEEPDEEP_Msk /;"	d
SCB_SCR_SLEEPDEEP_Msk	Libraries/CMSIS/Include/core_cm4.h	/^#define SCB_SCR_SLEEPDEEP_Msk /;"	d
SCB_SCR_SLEEPDEEP_Pos	Libraries/CMSIS/Include/core_cm0.h	/^#define SCB_SCR_SLEEPDEEP_Pos /;"	d
SCB_SCR_SLEEPDEEP_Pos	Libraries/CMSIS/Include/core_cm3.h	/^#define SCB_SCR_SLEEPDEEP_Pos /;"	d
SCB_SCR_SLEEPDEEP_Pos	Libraries/CMSIS/Include/core_cm4.h	/^#define SCB_SCR_SLEEPDEEP_Pos /;"	d
SCB_SCR_SLEEPONEXIT_Msk	Libraries/CMSIS/Include/core_cm0.h	/^#define SCB_SCR_SLEEPONEXIT_Msk /;"	d
SCB_SCR_SLEEPONEXIT_Msk	Libraries/CMSIS/Include/core_cm3.h	/^#define SCB_SCR_SLEEPONEXIT_Msk /;"	d
SCB_SCR_SLEEPONEXIT_Msk	Libraries/CMSIS/Include/core_cm4.h	/^#define SCB_SCR_SLEEPONEXIT_Msk /;"	d
SCB_SCR_SLEEPONEXIT_Pos	Libraries/CMSIS/Include/core_cm0.h	/^#define SCB_SCR_SLEEPONEXIT_Pos /;"	d
SCB_SCR_SLEEPONEXIT_Pos	Libraries/CMSIS/Include/core_cm3.h	/^#define SCB_SCR_SLEEPONEXIT_Pos /;"	d
SCB_SCR_SLEEPONEXIT_Pos	Libraries/CMSIS/Include/core_cm4.h	/^#define SCB_SCR_SLEEPONEXIT_Pos /;"	d
SCB_SHCSR_BUSFAULTACT_Msk	Libraries/CMSIS/Include/core_cm3.h	/^#define SCB_SHCSR_BUSFAULTACT_Msk /;"	d
SCB_SHCSR_BUSFAULTACT_Msk	Libraries/CMSIS/Include/core_cm4.h	/^#define SCB_SHCSR_BUSFAULTACT_Msk /;"	d
SCB_SHCSR_BUSFAULTACT_Pos	Libraries/CMSIS/Include/core_cm3.h	/^#define SCB_SHCSR_BUSFAULTACT_Pos /;"	d
SCB_SHCSR_BUSFAULTACT_Pos	Libraries/CMSIS/Include/core_cm4.h	/^#define SCB_SHCSR_BUSFAULTACT_Pos /;"	d
SCB_SHCSR_BUSFAULTENA_Msk	Libraries/CMSIS/Include/core_cm3.h	/^#define SCB_SHCSR_BUSFAULTENA_Msk /;"	d
SCB_SHCSR_BUSFAULTENA_Msk	Libraries/CMSIS/Include/core_cm4.h	/^#define SCB_SHCSR_BUSFAULTENA_Msk /;"	d
SCB_SHCSR_BUSFAULTENA_Pos	Libraries/CMSIS/Include/core_cm3.h	/^#define SCB_SHCSR_BUSFAULTENA_Pos /;"	d
SCB_SHCSR_BUSFAULTENA_Pos	Libraries/CMSIS/Include/core_cm4.h	/^#define SCB_SHCSR_BUSFAULTENA_Pos /;"	d
SCB_SHCSR_BUSFAULTPENDED_Msk	Libraries/CMSIS/Include/core_cm3.h	/^#define SCB_SHCSR_BUSFAULTPENDED_Msk /;"	d
SCB_SHCSR_BUSFAULTPENDED_Msk	Libraries/CMSIS/Include/core_cm4.h	/^#define SCB_SHCSR_BUSFAULTPENDED_Msk /;"	d
SCB_SHCSR_BUSFAULTPENDED_Pos	Libraries/CMSIS/Include/core_cm3.h	/^#define SCB_SHCSR_BUSFAULTPENDED_Pos /;"	d
SCB_SHCSR_BUSFAULTPENDED_Pos	Libraries/CMSIS/Include/core_cm4.h	/^#define SCB_SHCSR_BUSFAULTPENDED_Pos /;"	d
SCB_SHCSR_MEMFAULTACT_Msk	Libraries/CMSIS/Include/core_cm3.h	/^#define SCB_SHCSR_MEMFAULTACT_Msk /;"	d
SCB_SHCSR_MEMFAULTACT_Msk	Libraries/CMSIS/Include/core_cm4.h	/^#define SCB_SHCSR_MEMFAULTACT_Msk /;"	d
SCB_SHCSR_MEMFAULTACT_Pos	Libraries/CMSIS/Include/core_cm3.h	/^#define SCB_SHCSR_MEMFAULTACT_Pos /;"	d
SCB_SHCSR_MEMFAULTACT_Pos	Libraries/CMSIS/Include/core_cm4.h	/^#define SCB_SHCSR_MEMFAULTACT_Pos /;"	d
SCB_SHCSR_MEMFAULTENA_Msk	Libraries/CMSIS/Include/core_cm3.h	/^#define SCB_SHCSR_MEMFAULTENA_Msk /;"	d
SCB_SHCSR_MEMFAULTENA_Msk	Libraries/CMSIS/Include/core_cm4.h	/^#define SCB_SHCSR_MEMFAULTENA_Msk /;"	d
SCB_SHCSR_MEMFAULTENA_Pos	Libraries/CMSIS/Include/core_cm3.h	/^#define SCB_SHCSR_MEMFAULTENA_Pos /;"	d
SCB_SHCSR_MEMFAULTENA_Pos	Libraries/CMSIS/Include/core_cm4.h	/^#define SCB_SHCSR_MEMFAULTENA_Pos /;"	d
SCB_SHCSR_MEMFAULTPENDED_Msk	Libraries/CMSIS/Include/core_cm3.h	/^#define SCB_SHCSR_MEMFAULTPENDED_Msk /;"	d
SCB_SHCSR_MEMFAULTPENDED_Msk	Libraries/CMSIS/Include/core_cm4.h	/^#define SCB_SHCSR_MEMFAULTPENDED_Msk /;"	d
SCB_SHCSR_MEMFAULTPENDED_Pos	Libraries/CMSIS/Include/core_cm3.h	/^#define SCB_SHCSR_MEMFAULTPENDED_Pos /;"	d
SCB_SHCSR_MEMFAULTPENDED_Pos	Libraries/CMSIS/Include/core_cm4.h	/^#define SCB_SHCSR_MEMFAULTPENDED_Pos /;"	d
SCB_SHCSR_MONITORACT_Msk	Libraries/CMSIS/Include/core_cm3.h	/^#define SCB_SHCSR_MONITORACT_Msk /;"	d
SCB_SHCSR_MONITORACT_Msk	Libraries/CMSIS/Include/core_cm4.h	/^#define SCB_SHCSR_MONITORACT_Msk /;"	d
SCB_SHCSR_MONITORACT_Pos	Libraries/CMSIS/Include/core_cm3.h	/^#define SCB_SHCSR_MONITORACT_Pos /;"	d
SCB_SHCSR_MONITORACT_Pos	Libraries/CMSIS/Include/core_cm4.h	/^#define SCB_SHCSR_MONITORACT_Pos /;"	d
SCB_SHCSR_PENDSVACT_Msk	Libraries/CMSIS/Include/core_cm3.h	/^#define SCB_SHCSR_PENDSVACT_Msk /;"	d
SCB_SHCSR_PENDSVACT_Msk	Libraries/CMSIS/Include/core_cm4.h	/^#define SCB_SHCSR_PENDSVACT_Msk /;"	d
SCB_SHCSR_PENDSVACT_Pos	Libraries/CMSIS/Include/core_cm3.h	/^#define SCB_SHCSR_PENDSVACT_Pos /;"	d
SCB_SHCSR_PENDSVACT_Pos	Libraries/CMSIS/Include/core_cm4.h	/^#define SCB_SHCSR_PENDSVACT_Pos /;"	d
SCB_SHCSR_SVCALLACT_Msk	Libraries/CMSIS/Include/core_cm3.h	/^#define SCB_SHCSR_SVCALLACT_Msk /;"	d
SCB_SHCSR_SVCALLACT_Msk	Libraries/CMSIS/Include/core_cm4.h	/^#define SCB_SHCSR_SVCALLACT_Msk /;"	d
SCB_SHCSR_SVCALLACT_Pos	Libraries/CMSIS/Include/core_cm3.h	/^#define SCB_SHCSR_SVCALLACT_Pos /;"	d
SCB_SHCSR_SVCALLACT_Pos	Libraries/CMSIS/Include/core_cm4.h	/^#define SCB_SHCSR_SVCALLACT_Pos /;"	d
SCB_SHCSR_SVCALLPENDED_Msk	Libraries/CMSIS/Include/core_cm0.h	/^#define SCB_SHCSR_SVCALLPENDED_Msk /;"	d
SCB_SHCSR_SVCALLPENDED_Msk	Libraries/CMSIS/Include/core_cm3.h	/^#define SCB_SHCSR_SVCALLPENDED_Msk /;"	d
SCB_SHCSR_SVCALLPENDED_Msk	Libraries/CMSIS/Include/core_cm4.h	/^#define SCB_SHCSR_SVCALLPENDED_Msk /;"	d
SCB_SHCSR_SVCALLPENDED_Pos	Libraries/CMSIS/Include/core_cm0.h	/^#define SCB_SHCSR_SVCALLPENDED_Pos /;"	d
SCB_SHCSR_SVCALLPENDED_Pos	Libraries/CMSIS/Include/core_cm3.h	/^#define SCB_SHCSR_SVCALLPENDED_Pos /;"	d
SCB_SHCSR_SVCALLPENDED_Pos	Libraries/CMSIS/Include/core_cm4.h	/^#define SCB_SHCSR_SVCALLPENDED_Pos /;"	d
SCB_SHCSR_SYSTICKACT_Msk	Libraries/CMSIS/Include/core_cm3.h	/^#define SCB_SHCSR_SYSTICKACT_Msk /;"	d
SCB_SHCSR_SYSTICKACT_Msk	Libraries/CMSIS/Include/core_cm4.h	/^#define SCB_SHCSR_SYSTICKACT_Msk /;"	d
SCB_SHCSR_SYSTICKACT_Pos	Libraries/CMSIS/Include/core_cm3.h	/^#define SCB_SHCSR_SYSTICKACT_Pos /;"	d
SCB_SHCSR_SYSTICKACT_Pos	Libraries/CMSIS/Include/core_cm4.h	/^#define SCB_SHCSR_SYSTICKACT_Pos /;"	d
SCB_SHCSR_USGFAULTACT_Msk	Libraries/CMSIS/Include/core_cm3.h	/^#define SCB_SHCSR_USGFAULTACT_Msk /;"	d
SCB_SHCSR_USGFAULTACT_Msk	Libraries/CMSIS/Include/core_cm4.h	/^#define SCB_SHCSR_USGFAULTACT_Msk /;"	d
SCB_SHCSR_USGFAULTACT_Pos	Libraries/CMSIS/Include/core_cm3.h	/^#define SCB_SHCSR_USGFAULTACT_Pos /;"	d
SCB_SHCSR_USGFAULTACT_Pos	Libraries/CMSIS/Include/core_cm4.h	/^#define SCB_SHCSR_USGFAULTACT_Pos /;"	d
SCB_SHCSR_USGFAULTENA_Msk	Libraries/CMSIS/Include/core_cm3.h	/^#define SCB_SHCSR_USGFAULTENA_Msk /;"	d
SCB_SHCSR_USGFAULTENA_Msk	Libraries/CMSIS/Include/core_cm4.h	/^#define SCB_SHCSR_USGFAULTENA_Msk /;"	d
SCB_SHCSR_USGFAULTENA_Pos	Libraries/CMSIS/Include/core_cm3.h	/^#define SCB_SHCSR_USGFAULTENA_Pos /;"	d
SCB_SHCSR_USGFAULTENA_Pos	Libraries/CMSIS/Include/core_cm4.h	/^#define SCB_SHCSR_USGFAULTENA_Pos /;"	d
SCB_SHCSR_USGFAULTPENDED_Msk	Libraries/CMSIS/Include/core_cm3.h	/^#define SCB_SHCSR_USGFAULTPENDED_Msk /;"	d
SCB_SHCSR_USGFAULTPENDED_Msk	Libraries/CMSIS/Include/core_cm4.h	/^#define SCB_SHCSR_USGFAULTPENDED_Msk /;"	d
SCB_SHCSR_USGFAULTPENDED_Pos	Libraries/CMSIS/Include/core_cm3.h	/^#define SCB_SHCSR_USGFAULTPENDED_Pos /;"	d
SCB_SHCSR_USGFAULTPENDED_Pos	Libraries/CMSIS/Include/core_cm4.h	/^#define SCB_SHCSR_USGFAULTPENDED_Pos /;"	d
SCB_Type	Libraries/CMSIS/Include/core_cm0.h	/^} SCB_Type;$/;"	t	typeref:struct:__anon84a969300a08
SCB_Type	Libraries/CMSIS/Include/core_cm3.h	/^} SCB_Type;$/;"	t	typeref:struct:__anon84a975f30a08
SCB_Type	Libraries/CMSIS/Include/core_cm4.h	/^} SCB_Type;$/;"	t	typeref:struct:__anon84a97a340a08
SCB_VTOR_TBLOFF_Msk	Libraries/CMSIS/Include/core_cm3.h	/^#define SCB_VTOR_TBLOFF_Msk /;"	d
SCB_VTOR_TBLOFF_Msk	Libraries/CMSIS/Include/core_cm4.h	/^#define SCB_VTOR_TBLOFF_Msk /;"	d
SCB_VTOR_TBLOFF_Pos	Libraries/CMSIS/Include/core_cm3.h	/^#define SCB_VTOR_TBLOFF_Pos /;"	d
SCB_VTOR_TBLOFF_Pos	Libraries/CMSIS/Include/core_cm4.h	/^#define SCB_VTOR_TBLOFF_Pos /;"	d
SCR	Libraries/CMSIS/Include/core_cm0.h	/^  __IO uint32_t SCR;                     \/*!< Offset: 0x010 (R\/W)  System Control Register    /;"	m	struct:__anon84a969300a08	typeref:typename:__IO uint32_t
SCR	Libraries/CMSIS/Include/core_cm3.h	/^  __IO uint32_t SCR;                     \/*!< Offset: 0x010 (R\/W)  System Control Register    /;"	m	struct:__anon84a975f30a08	typeref:typename:__IO uint32_t
SCR	Libraries/CMSIS/Include/core_cm4.h	/^  __IO uint32_t SCR;                     \/*!< Offset: 0x010 (R\/W)  System Control Register    /;"	m	struct:__anon84a97a340a08	typeref:typename:__IO uint32_t
SCS_BASE	Libraries/CMSIS/Include/core_cm0.h	/^#define SCS_BASE /;"	d
SCS_BASE	Libraries/CMSIS/Include/core_cm3.h	/^#define SCS_BASE /;"	d
SCS_BASE	Libraries/CMSIS/Include/core_cm4.h	/^#define SCS_BASE /;"	d
SCnSCB	Libraries/CMSIS/Include/core_cm3.h	/^#define SCnSCB /;"	d
SCnSCB	Libraries/CMSIS/Include/core_cm4.h	/^#define SCnSCB /;"	d
SCnSCB_ACTLR_DISDEFWBUF_Msk	Libraries/CMSIS/Include/core_cm3.h	/^#define SCnSCB_ACTLR_DISDEFWBUF_Msk /;"	d
SCnSCB_ACTLR_DISDEFWBUF_Msk	Libraries/CMSIS/Include/core_cm4.h	/^#define SCnSCB_ACTLR_DISDEFWBUF_Msk /;"	d
SCnSCB_ACTLR_DISDEFWBUF_Pos	Libraries/CMSIS/Include/core_cm3.h	/^#define SCnSCB_ACTLR_DISDEFWBUF_Pos /;"	d
SCnSCB_ACTLR_DISDEFWBUF_Pos	Libraries/CMSIS/Include/core_cm4.h	/^#define SCnSCB_ACTLR_DISDEFWBUF_Pos /;"	d
SCnSCB_ACTLR_DISFOLD_Msk	Libraries/CMSIS/Include/core_cm3.h	/^#define SCnSCB_ACTLR_DISFOLD_Msk /;"	d
SCnSCB_ACTLR_DISFOLD_Msk	Libraries/CMSIS/Include/core_cm4.h	/^#define SCnSCB_ACTLR_DISFOLD_Msk /;"	d
SCnSCB_ACTLR_DISFOLD_Pos	Libraries/CMSIS/Include/core_cm3.h	/^#define SCnSCB_ACTLR_DISFOLD_Pos /;"	d
SCnSCB_ACTLR_DISFOLD_Pos	Libraries/CMSIS/Include/core_cm4.h	/^#define SCnSCB_ACTLR_DISFOLD_Pos /;"	d
SCnSCB_ACTLR_DISFPCA_Msk	Libraries/CMSIS/Include/core_cm4.h	/^#define SCnSCB_ACTLR_DISFPCA_Msk /;"	d
SCnSCB_ACTLR_DISFPCA_Pos	Libraries/CMSIS/Include/core_cm4.h	/^#define SCnSCB_ACTLR_DISFPCA_Pos /;"	d
SCnSCB_ACTLR_DISMCYCINT_Msk	Libraries/CMSIS/Include/core_cm3.h	/^#define SCnSCB_ACTLR_DISMCYCINT_Msk /;"	d
SCnSCB_ACTLR_DISMCYCINT_Msk	Libraries/CMSIS/Include/core_cm4.h	/^#define SCnSCB_ACTLR_DISMCYCINT_Msk /;"	d
SCnSCB_ACTLR_DISMCYCINT_Pos	Libraries/CMSIS/Include/core_cm3.h	/^#define SCnSCB_ACTLR_DISMCYCINT_Pos /;"	d
SCnSCB_ACTLR_DISMCYCINT_Pos	Libraries/CMSIS/Include/core_cm4.h	/^#define SCnSCB_ACTLR_DISMCYCINT_Pos /;"	d
SCnSCB_ACTLR_DISOOFP_Msk	Libraries/CMSIS/Include/core_cm4.h	/^#define SCnSCB_ACTLR_DISOOFP_Msk /;"	d
SCnSCB_ACTLR_DISOOFP_Pos	Libraries/CMSIS/Include/core_cm4.h	/^#define SCnSCB_ACTLR_DISOOFP_Pos /;"	d
SCnSCB_ICTR_INTLINESNUM_Msk	Libraries/CMSIS/Include/core_cm3.h	/^#define SCnSCB_ICTR_INTLINESNUM_Msk /;"	d
SCnSCB_ICTR_INTLINESNUM_Msk	Libraries/CMSIS/Include/core_cm4.h	/^#define SCnSCB_ICTR_INTLINESNUM_Msk /;"	d
SCnSCB_ICTR_INTLINESNUM_Pos	Libraries/CMSIS/Include/core_cm3.h	/^#define SCnSCB_ICTR_INTLINESNUM_Pos /;"	d
SCnSCB_ICTR_INTLINESNUM_Pos	Libraries/CMSIS/Include/core_cm4.h	/^#define SCnSCB_ICTR_INTLINESNUM_Pos /;"	d
SCnSCB_Type	Libraries/CMSIS/Include/core_cm3.h	/^} SCnSCB_Type;$/;"	t	typeref:struct:__anon84a975f30b08
SCnSCB_Type	Libraries/CMSIS/Include/core_cm4.h	/^} SCnSCB_Type;$/;"	t	typeref:struct:__anon84a97a340b08
SDCardInfo	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.c	/^SD_CardInfo SDCardInfo;$/;"	v	typeref:typename:SD_CardInfo
SDCardInfo	Libraries/SDIO_Driver/stm32_sdio_sd.c	/^SD_CardInfo SDCardInfo;$/;"	v	typeref:typename:SD_CardInfo
SDCardOperation	Libraries/SDIO_Driver/example/SDIO/uSDCard/main.c	/^__IO uint32_t SDCardOperation = SD_OPERATION_ERASE;$/;"	v	typeref:typename:__IO uint32_t
SDCardState	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^}SDCardState;$/;"	t	typeref:enum:__anon395a0ec00303
SDCardState	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^}SDCardState;$/;"	t	typeref:enum:__anon40942c0d0303
SDEnWideBus	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.c	/^static SD_Error SDEnWideBus(FunctionalState NewState)$/;"	f	typeref:typename:SD_Error	file:
SDEnWideBus	Libraries/SDIO_Driver/stm32_sdio_sd.c	/^static SD_Error SDEnWideBus(FunctionalState NewState)$/;"	f	typeref:typename:SD_Error	file:
SDIO	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define SDIO /;"	d
SDIOEN_BitNumber	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_sdio.c	/^#define SDIOEN_BitNumber /;"	d	file:
SDIOSUSPEND_BitNumber	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_sdio.c	/^#define SDIOSUSPEND_BitNumber /;"	d	file:
SDIOTIMEOUT	Libraries/fatfs/src/diskio.c	/^#define SDIOTIMEOUT /;"	d	file:
SDIO_ARG_CMDARG	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  SDIO_ARG_CMDARG /;"	d
SDIO_Argument	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_sdio.h	/^  uint32_t SDIO_Argument;  \/*!< Specifies the SDIO command argument which is sent$/;"	m	struct:__anon4d42646c0208	typeref:typename:uint32_t
SDIO_BASE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define SDIO_BASE /;"	d
SDIO_BusWide	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_sdio.h	/^  uint32_t SDIO_BusWide;              \/*!< Specifies the SDIO bus width.$/;"	m	struct:__anon4d42646c0108	typeref:typename:uint32_t
SDIO_BusWide_1b	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_sdio.h	/^#define SDIO_BusWide_1b /;"	d
SDIO_BusWide_4b	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_sdio.h	/^#define SDIO_BusWide_4b /;"	d
SDIO_BusWide_8b	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_sdio.h	/^#define SDIO_BusWide_8b /;"	d
SDIO_CEATAITCmd	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_sdio.c	/^void SDIO_CEATAITCmd(FunctionalState NewState)$/;"	f	typeref:typename:void
SDIO_CLKCR_BYPASS	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  SDIO_CLKCR_BYPASS /;"	d
SDIO_CLKCR_CLKDIV	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  SDIO_CLKCR_CLKDIV /;"	d
SDIO_CLKCR_CLKEN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  SDIO_CLKCR_CLKEN /;"	d
SDIO_CLKCR_HWFC_EN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  SDIO_CLKCR_HWFC_EN /;"	d
SDIO_CLKCR_NEGEDGE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  SDIO_CLKCR_NEGEDGE /;"	d
SDIO_CLKCR_PWRSAV	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  SDIO_CLKCR_PWRSAV /;"	d
SDIO_CLKCR_WIDBUS	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  SDIO_CLKCR_WIDBUS /;"	d
SDIO_CLKCR_WIDBUS_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  SDIO_CLKCR_WIDBUS_0 /;"	d
SDIO_CLKCR_WIDBUS_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  SDIO_CLKCR_WIDBUS_1 /;"	d
SDIO_CMD0TIMEOUT	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.c	/^#define SDIO_CMD0TIMEOUT /;"	d	file:
SDIO_CMD0TIMEOUT	Libraries/SDIO_Driver/stm32_sdio_sd.c	/^#define SDIO_CMD0TIMEOUT /;"	d	file:
SDIO_CMD_CEATACMD	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  SDIO_CMD_CEATACMD /;"	d
SDIO_CMD_CMDINDEX	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  SDIO_CMD_CMDINDEX /;"	d
SDIO_CMD_CPSMEN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  SDIO_CMD_CPSMEN /;"	d
SDIO_CMD_ENCMDCOMPL	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  SDIO_CMD_ENCMDCOMPL /;"	d
SDIO_CMD_NIEN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  SDIO_CMD_NIEN /;"	d
SDIO_CMD_SDIOSUSPEND	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  SDIO_CMD_SDIOSUSPEND /;"	d
SDIO_CMD_WAITINT	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  SDIO_CMD_WAITINT /;"	d
SDIO_CMD_WAITPEND	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  SDIO_CMD_WAITPEND /;"	d
SDIO_CMD_WAITRESP	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  SDIO_CMD_WAITRESP /;"	d
SDIO_CMD_WAITRESP_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  SDIO_CMD_WAITRESP_0 /;"	d
SDIO_CMD_WAITRESP_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  SDIO_CMD_WAITRESP_1 /;"	d
SDIO_CPSM	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_sdio.h	/^  uint32_t SDIO_CPSM;      \/*!< Specifies whether SDIO Command path state machine (CPSM)$/;"	m	struct:__anon4d42646c0208	typeref:typename:uint32_t
SDIO_CPSM_Disable	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_sdio.h	/^#define SDIO_CPSM_Disable /;"	d
SDIO_CPSM_Enable	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_sdio.h	/^#define SDIO_CPSM_Enable /;"	d
SDIO_ClearFlag	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_sdio.c	/^void SDIO_ClearFlag(uint32_t SDIO_FLAG)$/;"	f	typeref:typename:void
SDIO_ClearITPendingBit	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_sdio.c	/^void SDIO_ClearITPendingBit(uint32_t SDIO_IT)$/;"	f	typeref:typename:void
SDIO_ClockBypass	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_sdio.h	/^  uint32_t SDIO_ClockBypass;          \/*!< Specifies whether the SDIO Clock divider bypass is$/;"	m	struct:__anon4d42646c0108	typeref:typename:uint32_t
SDIO_ClockBypass_Disable	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_sdio.h	/^#define SDIO_ClockBypass_Disable /;"	d
SDIO_ClockBypass_Enable	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_sdio.h	/^#define SDIO_ClockBypass_Enable /;"	d
SDIO_ClockCmd	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_sdio.c	/^void SDIO_ClockCmd(FunctionalState NewState)$/;"	f	typeref:typename:void
SDIO_ClockDiv	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_sdio.h	/^  uint8_t SDIO_ClockDiv;              \/*!< Specifies the clock frequency of the SDIO controller/;"	m	struct:__anon4d42646c0108	typeref:typename:uint8_t
SDIO_ClockEdge	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_sdio.h	/^  uint32_t SDIO_ClockEdge;            \/*!< Specifies the clock transition on which the bit capt/;"	m	struct:__anon4d42646c0108	typeref:typename:uint32_t
SDIO_ClockEdge_Falling	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_sdio.h	/^#define SDIO_ClockEdge_Falling /;"	d
SDIO_ClockEdge_Rising	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_sdio.h	/^#define SDIO_ClockEdge_Rising /;"	d
SDIO_ClockPowerSave	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_sdio.h	/^  uint32_t SDIO_ClockPowerSave;       \/*!< Specifies whether SDIO Clock output is enabled or$/;"	m	struct:__anon4d42646c0108	typeref:typename:uint32_t
SDIO_ClockPowerSave_Disable	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_sdio.h	/^#define SDIO_ClockPowerSave_Disable /;"	d
SDIO_ClockPowerSave_Enable	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_sdio.h	/^#define SDIO_ClockPowerSave_Enable /;"	d
SDIO_CmdIndex	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_sdio.h	/^  uint32_t SDIO_CmdIndex;  \/*!< Specifies the SDIO command index. It must be lower than 0x40. */;"	m	struct:__anon4d42646c0208	typeref:typename:uint32_t
SDIO_CmdInitStructure	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.c	/^SDIO_CmdInitTypeDef SDIO_CmdInitStructure;$/;"	v	typeref:typename:SDIO_CmdInitTypeDef
SDIO_CmdInitStructure	Libraries/SDIO_Driver/stm32_sdio_sd.c	/^SDIO_CmdInitTypeDef SDIO_CmdInitStructure;$/;"	v	typeref:typename:SDIO_CmdInitTypeDef
SDIO_CmdInitTypeDef	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_sdio.h	/^} SDIO_CmdInitTypeDef;$/;"	t	typeref:struct:__anon4d42646c0208
SDIO_CmdStructInit	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_sdio.c	/^void SDIO_CmdStructInit(SDIO_CmdInitTypeDef* SDIO_CmdInitStruct)$/;"	f	typeref:typename:void
SDIO_CommandCompletionCmd	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_sdio.c	/^void SDIO_CommandCompletionCmd(FunctionalState NewState)$/;"	f	typeref:typename:void
SDIO_DCOUNT_DATACOUNT	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  SDIO_DCOUNT_DATACOUNT /;"	d
SDIO_DCTRL_DBLOCKSIZE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  SDIO_DCTRL_DBLOCKSIZE /;"	d
SDIO_DCTRL_DBLOCKSIZE_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  SDIO_DCTRL_DBLOCKSIZE_0 /;"	d
SDIO_DCTRL_DBLOCKSIZE_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  SDIO_DCTRL_DBLOCKSIZE_1 /;"	d
SDIO_DCTRL_DBLOCKSIZE_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  SDIO_DCTRL_DBLOCKSIZE_2 /;"	d
SDIO_DCTRL_DBLOCKSIZE_3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  SDIO_DCTRL_DBLOCKSIZE_3 /;"	d
SDIO_DCTRL_DMAEN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  SDIO_DCTRL_DMAEN /;"	d
SDIO_DCTRL_DTDIR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  SDIO_DCTRL_DTDIR /;"	d
SDIO_DCTRL_DTEN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  SDIO_DCTRL_DTEN /;"	d
SDIO_DCTRL_DTMODE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  SDIO_DCTRL_DTMODE /;"	d
SDIO_DCTRL_RWMOD	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  SDIO_DCTRL_RWMOD /;"	d
SDIO_DCTRL_RWSTART	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  SDIO_DCTRL_RWSTART /;"	d
SDIO_DCTRL_RWSTOP	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  SDIO_DCTRL_RWSTOP /;"	d
SDIO_DCTRL_SDIOEN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  SDIO_DCTRL_SDIOEN /;"	d
SDIO_DLEN_DATALENGTH	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  SDIO_DLEN_DATALENGTH /;"	d
SDIO_DMACmd	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_sdio.c	/^void SDIO_DMACmd(FunctionalState NewState)$/;"	f	typeref:typename:void
SDIO_DPSM	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_sdio.h	/^  uint32_t SDIO_DPSM;           \/*!< Specifies whether SDIO Data path state machine (DPSM)$/;"	m	struct:__anon4d42646c0308	typeref:typename:uint32_t
SDIO_DPSM_Disable	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_sdio.h	/^#define SDIO_DPSM_Disable /;"	d
SDIO_DPSM_Enable	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_sdio.h	/^#define SDIO_DPSM_Enable /;"	d
SDIO_DTIMER_DATATIME	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  SDIO_DTIMER_DATATIME /;"	d
SDIO_DataBlockSize	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_sdio.h	/^  uint32_t SDIO_DataBlockSize;  \/*!< Specifies the data block size for block transfer.$/;"	m	struct:__anon4d42646c0308	typeref:typename:uint32_t
SDIO_DataBlockSize_1024b	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_sdio.h	/^#define SDIO_DataBlockSize_1024b /;"	d
SDIO_DataBlockSize_128b	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_sdio.h	/^#define SDIO_DataBlockSize_128b /;"	d
SDIO_DataBlockSize_16384b	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_sdio.h	/^#define SDIO_DataBlockSize_16384b /;"	d
SDIO_DataBlockSize_16b	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_sdio.h	/^#define SDIO_DataBlockSize_16b /;"	d
SDIO_DataBlockSize_1b	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_sdio.h	/^#define SDIO_DataBlockSize_1b /;"	d
SDIO_DataBlockSize_2048b	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_sdio.h	/^#define SDIO_DataBlockSize_2048b /;"	d
SDIO_DataBlockSize_256b	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_sdio.h	/^#define SDIO_DataBlockSize_256b /;"	d
SDIO_DataBlockSize_2b	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_sdio.h	/^#define SDIO_DataBlockSize_2b /;"	d
SDIO_DataBlockSize_32b	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_sdio.h	/^#define SDIO_DataBlockSize_32b /;"	d
SDIO_DataBlockSize_4096b	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_sdio.h	/^#define SDIO_DataBlockSize_4096b /;"	d
SDIO_DataBlockSize_4b	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_sdio.h	/^#define SDIO_DataBlockSize_4b /;"	d
SDIO_DataBlockSize_512b	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_sdio.h	/^#define SDIO_DataBlockSize_512b /;"	d
SDIO_DataBlockSize_64b	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_sdio.h	/^#define SDIO_DataBlockSize_64b /;"	d
SDIO_DataBlockSize_8192b	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_sdio.h	/^#define SDIO_DataBlockSize_8192b /;"	d
SDIO_DataBlockSize_8b	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_sdio.h	/^#define SDIO_DataBlockSize_8b /;"	d
SDIO_DataConfig	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_sdio.c	/^void SDIO_DataConfig(SDIO_DataInitTypeDef* SDIO_DataInitStruct)$/;"	f	typeref:typename:void
SDIO_DataInitStructure	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.c	/^SDIO_DataInitTypeDef SDIO_DataInitStructure;$/;"	v	typeref:typename:SDIO_DataInitTypeDef
SDIO_DataInitStructure	Libraries/SDIO_Driver/stm32_sdio_sd.c	/^SDIO_DataInitTypeDef SDIO_DataInitStructure;$/;"	v	typeref:typename:SDIO_DataInitTypeDef
SDIO_DataInitTypeDef	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_sdio.h	/^} SDIO_DataInitTypeDef;$/;"	t	typeref:struct:__anon4d42646c0308
SDIO_DataLength	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_sdio.h	/^  uint32_t SDIO_DataLength;     \/*!< Specifies the number of data bytes to be transferred. *\/$/;"	m	struct:__anon4d42646c0308	typeref:typename:uint32_t
SDIO_DataStructInit	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_sdio.c	/^void SDIO_DataStructInit(SDIO_DataInitTypeDef* SDIO_DataInitStruct)$/;"	f	typeref:typename:void
SDIO_DataTimeOut	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_sdio.h	/^  uint32_t SDIO_DataTimeOut;    \/*!< Specifies the data timeout period in card bus clock period/;"	m	struct:__anon4d42646c0308	typeref:typename:uint32_t
SDIO_DeInit	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_sdio.c	/^void SDIO_DeInit(void)$/;"	f	typeref:typename:void
SDIO_FIFOCNT_FIFOCOUNT	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  SDIO_FIFOCNT_FIFOCOUNT /;"	d
SDIO_FIFO_ADDRESS	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval.h	/^#define SDIO_FIFO_ADDRESS /;"	d
SDIO_FIFO_ADDRESS	Libraries/SDIO_Driver/stm32_sdio_common.h	/^#define SDIO_FIFO_ADDRESS /;"	d
SDIO_FIFO_FIFODATA	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  SDIO_FIFO_FIFODATA /;"	d
SDIO_FLAG_CCRCFAIL	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_sdio.h	/^#define SDIO_FLAG_CCRCFAIL /;"	d
SDIO_FLAG_CEATAEND	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_sdio.h	/^#define SDIO_FLAG_CEATAEND /;"	d
SDIO_FLAG_CMDACT	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_sdio.h	/^#define SDIO_FLAG_CMDACT /;"	d
SDIO_FLAG_CMDREND	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_sdio.h	/^#define SDIO_FLAG_CMDREND /;"	d
SDIO_FLAG_CMDSENT	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_sdio.h	/^#define SDIO_FLAG_CMDSENT /;"	d
SDIO_FLAG_CTIMEOUT	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_sdio.h	/^#define SDIO_FLAG_CTIMEOUT /;"	d
SDIO_FLAG_DATAEND	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_sdio.h	/^#define SDIO_FLAG_DATAEND /;"	d
SDIO_FLAG_DBCKEND	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_sdio.h	/^#define SDIO_FLAG_DBCKEND /;"	d
SDIO_FLAG_DCRCFAIL	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_sdio.h	/^#define SDIO_FLAG_DCRCFAIL /;"	d
SDIO_FLAG_DTIMEOUT	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_sdio.h	/^#define SDIO_FLAG_DTIMEOUT /;"	d
SDIO_FLAG_RXACT	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_sdio.h	/^#define SDIO_FLAG_RXACT /;"	d
SDIO_FLAG_RXDAVL	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_sdio.h	/^#define SDIO_FLAG_RXDAVL /;"	d
SDIO_FLAG_RXFIFOE	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_sdio.h	/^#define SDIO_FLAG_RXFIFOE /;"	d
SDIO_FLAG_RXFIFOF	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_sdio.h	/^#define SDIO_FLAG_RXFIFOF /;"	d
SDIO_FLAG_RXFIFOHF	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_sdio.h	/^#define SDIO_FLAG_RXFIFOHF /;"	d
SDIO_FLAG_RXOVERR	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_sdio.h	/^#define SDIO_FLAG_RXOVERR /;"	d
SDIO_FLAG_SDIOIT	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_sdio.h	/^#define SDIO_FLAG_SDIOIT /;"	d
SDIO_FLAG_STBITERR	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_sdio.h	/^#define SDIO_FLAG_STBITERR /;"	d
SDIO_FLAG_TXACT	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_sdio.h	/^#define SDIO_FLAG_TXACT /;"	d
SDIO_FLAG_TXDAVL	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_sdio.h	/^#define SDIO_FLAG_TXDAVL /;"	d
SDIO_FLAG_TXFIFOE	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_sdio.h	/^#define SDIO_FLAG_TXFIFOE /;"	d
SDIO_FLAG_TXFIFOF	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_sdio.h	/^#define SDIO_FLAG_TXFIFOF /;"	d
SDIO_FLAG_TXFIFOHE	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_sdio.h	/^#define SDIO_FLAG_TXFIFOHE /;"	d
SDIO_FLAG_TXUNDERR	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_sdio.h	/^#define SDIO_FLAG_TXUNDERR /;"	d
SDIO_GetCommandResponse	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_sdio.c	/^uint8_t SDIO_GetCommandResponse(void)$/;"	f	typeref:typename:uint8_t
SDIO_GetDataCounter	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_sdio.c	/^uint32_t SDIO_GetDataCounter(void)$/;"	f	typeref:typename:uint32_t
SDIO_GetFIFOCount	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_sdio.c	/^uint32_t SDIO_GetFIFOCount(void)$/;"	f	typeref:typename:uint32_t
SDIO_GetFlagStatus	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_sdio.c	/^FlagStatus SDIO_GetFlagStatus(uint32_t SDIO_FLAG)$/;"	f	typeref:typename:FlagStatus
SDIO_GetITStatus	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_sdio.c	/^ITStatus SDIO_GetITStatus(uint32_t SDIO_IT)$/;"	f	typeref:typename:ITStatus
SDIO_GetPowerState	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_sdio.c	/^uint32_t SDIO_GetPowerState(void)$/;"	f	typeref:typename:uint32_t
SDIO_GetResponse	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_sdio.c	/^uint32_t SDIO_GetResponse(uint32_t SDIO_RESP)$/;"	f	typeref:typename:uint32_t
SDIO_HIGH_CAPACITY_MMC_CARD	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^#define SDIO_HIGH_CAPACITY_MMC_CARD /;"	d
SDIO_HIGH_CAPACITY_MMC_CARD	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^#define SDIO_HIGH_CAPACITY_MMC_CARD /;"	d
SDIO_HIGH_CAPACITY_SD_CARD	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^#define SDIO_HIGH_CAPACITY_SD_CARD /;"	d
SDIO_HIGH_CAPACITY_SD_CARD	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^#define SDIO_HIGH_CAPACITY_SD_CARD /;"	d
SDIO_HIGH_SPEED_MULTIMEDIA_CARD	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^#define SDIO_HIGH_SPEED_MULTIMEDIA_CARD /;"	d
SDIO_HIGH_SPEED_MULTIMEDIA_CARD	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^#define SDIO_HIGH_SPEED_MULTIMEDIA_CARD /;"	d
SDIO_HardwareFlowControl	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_sdio.h	/^  uint32_t SDIO_HardwareFlowControl;  \/*!< Specifies whether the SDIO hardware flow control is /;"	m	struct:__anon4d42646c0108	typeref:typename:uint32_t
SDIO_HardwareFlowControl_Disable	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_sdio.h	/^#define SDIO_HardwareFlowControl_Disable /;"	d
SDIO_HardwareFlowControl_Enable	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_sdio.h	/^#define SDIO_HardwareFlowControl_Enable /;"	d
SDIO_ICR_CCRCFAILC	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  SDIO_ICR_CCRCFAILC /;"	d
SDIO_ICR_CEATAENDC	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  SDIO_ICR_CEATAENDC /;"	d
SDIO_ICR_CMDRENDC	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  SDIO_ICR_CMDRENDC /;"	d
SDIO_ICR_CMDSENTC	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  SDIO_ICR_CMDSENTC /;"	d
SDIO_ICR_CTIMEOUTC	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  SDIO_ICR_CTIMEOUTC /;"	d
SDIO_ICR_DATAENDC	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  SDIO_ICR_DATAENDC /;"	d
SDIO_ICR_DBCKENDC	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  SDIO_ICR_DBCKENDC /;"	d
SDIO_ICR_DCRCFAILC	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  SDIO_ICR_DCRCFAILC /;"	d
SDIO_ICR_DTIMEOUTC	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  SDIO_ICR_DTIMEOUTC /;"	d
SDIO_ICR_RXOVERRC	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  SDIO_ICR_RXOVERRC /;"	d
SDIO_ICR_SDIOITC	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  SDIO_ICR_SDIOITC /;"	d
SDIO_ICR_STBITERRC	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  SDIO_ICR_STBITERRC /;"	d
SDIO_ICR_TXUNDERRC	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  SDIO_ICR_TXUNDERRC /;"	d
SDIO_INIT_CLK_DIV	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval.h	/^#define SDIO_INIT_CLK_DIV /;"	d
SDIO_INIT_CLK_DIV	Libraries/SDIO_Driver/stm32_sdio_common.h	/^#define SDIO_INIT_CLK_DIV /;"	d
SDIO_IRQHandler	Classes/clsSdio.cpp	/^extern "C" void SDIO_IRQHandler(void)$/;"	f	typeref:typename:void
SDIO_IRQHandler	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/arm/startup_stm32f2xx.s	/^SDIO_IRQHandler                                                            $/;"	l
SDIO_IRQHandler	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/iar/startup_stm32f2xx.s	/^SDIO_IRQHandler  $/;"	l
SDIO_IRQHandler	Libraries/SDIO_Driver/example/SDIO/uSDCard/stm32f2xx_it.c	/^void SDIO_IRQHandler(void)$/;"	f	typeref:typename:void
SDIO_IRQn	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  SDIO_IRQn                   = 49,     \/*!< SDIO global Interrupt                             /;"	e	enum:IRQn
SDIO_ITConfig	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_sdio.c	/^void SDIO_ITConfig(uint32_t SDIO_IT, FunctionalState NewState)$/;"	f	typeref:typename:void
SDIO_IT_CCRCFAIL	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_sdio.h	/^#define SDIO_IT_CCRCFAIL /;"	d
SDIO_IT_CEATAEND	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_sdio.h	/^#define SDIO_IT_CEATAEND /;"	d
SDIO_IT_CMDACT	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_sdio.h	/^#define SDIO_IT_CMDACT /;"	d
SDIO_IT_CMDREND	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_sdio.h	/^#define SDIO_IT_CMDREND /;"	d
SDIO_IT_CMDSENT	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_sdio.h	/^#define SDIO_IT_CMDSENT /;"	d
SDIO_IT_CTIMEOUT	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_sdio.h	/^#define SDIO_IT_CTIMEOUT /;"	d
SDIO_IT_DATAEND	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_sdio.h	/^#define SDIO_IT_DATAEND /;"	d
SDIO_IT_DBCKEND	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_sdio.h	/^#define SDIO_IT_DBCKEND /;"	d
SDIO_IT_DCRCFAIL	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_sdio.h	/^#define SDIO_IT_DCRCFAIL /;"	d
SDIO_IT_DTIMEOUT	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_sdio.h	/^#define SDIO_IT_DTIMEOUT /;"	d
SDIO_IT_RXACT	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_sdio.h	/^#define SDIO_IT_RXACT /;"	d
SDIO_IT_RXDAVL	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_sdio.h	/^#define SDIO_IT_RXDAVL /;"	d
SDIO_IT_RXFIFOE	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_sdio.h	/^#define SDIO_IT_RXFIFOE /;"	d
SDIO_IT_RXFIFOF	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_sdio.h	/^#define SDIO_IT_RXFIFOF /;"	d
SDIO_IT_RXFIFOHF	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_sdio.h	/^#define SDIO_IT_RXFIFOHF /;"	d
SDIO_IT_RXOVERR	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_sdio.h	/^#define SDIO_IT_RXOVERR /;"	d
SDIO_IT_SDIOIT	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_sdio.h	/^#define SDIO_IT_SDIOIT /;"	d
SDIO_IT_STBITERR	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_sdio.h	/^#define SDIO_IT_STBITERR /;"	d
SDIO_IT_TXACT	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_sdio.h	/^#define SDIO_IT_TXACT /;"	d
SDIO_IT_TXDAVL	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_sdio.h	/^#define SDIO_IT_TXDAVL /;"	d
SDIO_IT_TXFIFOE	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_sdio.h	/^#define SDIO_IT_TXFIFOE /;"	d
SDIO_IT_TXFIFOF	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_sdio.h	/^#define SDIO_IT_TXFIFOF /;"	d
SDIO_IT_TXFIFOHE	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_sdio.h	/^#define SDIO_IT_TXFIFOHE /;"	d
SDIO_IT_TXUNDERR	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_sdio.h	/^#define SDIO_IT_TXUNDERR /;"	d
SDIO_Init	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_sdio.c	/^void SDIO_Init(SDIO_InitTypeDef* SDIO_InitStruct)$/;"	f	typeref:typename:void
SDIO_InitStructure	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.c	/^SDIO_InitTypeDef SDIO_InitStructure;$/;"	v	typeref:typename:SDIO_InitTypeDef
SDIO_InitStructure	Libraries/SDIO_Driver/stm32_sdio_sd.c	/^SDIO_InitTypeDef SDIO_InitStructure;$/;"	v	typeref:typename:SDIO_InitTypeDef
SDIO_InitTypeDef	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_sdio.h	/^} SDIO_InitTypeDef;$/;"	t	typeref:struct:__anon4d42646c0108
SDIO_MASK_CCRCFAILIE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  SDIO_MASK_CCRCFAILIE /;"	d
SDIO_MASK_CEATAENDIE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  SDIO_MASK_CEATAENDIE /;"	d
SDIO_MASK_CMDACTIE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  SDIO_MASK_CMDACTIE /;"	d
SDIO_MASK_CMDRENDIE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  SDIO_MASK_CMDRENDIE /;"	d
SDIO_MASK_CMDSENTIE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  SDIO_MASK_CMDSENTIE /;"	d
SDIO_MASK_CTIMEOUTIE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  SDIO_MASK_CTIMEOUTIE /;"	d
SDIO_MASK_DATAENDIE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  SDIO_MASK_DATAENDIE /;"	d
SDIO_MASK_DBCKENDIE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  SDIO_MASK_DBCKENDIE /;"	d
SDIO_MASK_DCRCFAILIE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  SDIO_MASK_DCRCFAILIE /;"	d
SDIO_MASK_DTIMEOUTIE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  SDIO_MASK_DTIMEOUTIE /;"	d
SDIO_MASK_RXACTIE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  SDIO_MASK_RXACTIE /;"	d
SDIO_MASK_RXDAVLIE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  SDIO_MASK_RXDAVLIE /;"	d
SDIO_MASK_RXFIFOEIE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  SDIO_MASK_RXFIFOEIE /;"	d
SDIO_MASK_RXFIFOFIE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  SDIO_MASK_RXFIFOFIE /;"	d
SDIO_MASK_RXFIFOHFIE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  SDIO_MASK_RXFIFOHFIE /;"	d
SDIO_MASK_RXOVERRIE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  SDIO_MASK_RXOVERRIE /;"	d
SDIO_MASK_SDIOITIE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  SDIO_MASK_SDIOITIE /;"	d
SDIO_MASK_STBITERRIE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  SDIO_MASK_STBITERRIE /;"	d
SDIO_MASK_TXACTIE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  SDIO_MASK_TXACTIE /;"	d
SDIO_MASK_TXDAVLIE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  SDIO_MASK_TXDAVLIE /;"	d
SDIO_MASK_TXFIFOEIE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  SDIO_MASK_TXFIFOEIE /;"	d
SDIO_MASK_TXFIFOFIE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  SDIO_MASK_TXFIFOFIE /;"	d
SDIO_MASK_TXFIFOHEIE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  SDIO_MASK_TXFIFOHEIE /;"	d
SDIO_MASK_TXUNDERRIE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  SDIO_MASK_TXUNDERRIE /;"	d
SDIO_MULTIMEDIA_CARD	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^#define SDIO_MULTIMEDIA_CARD /;"	d
SDIO_MULTIMEDIA_CARD	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^#define SDIO_MULTIMEDIA_CARD /;"	d
SDIO_OFFSET	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_sdio.c	/^#define SDIO_OFFSET /;"	d	file:
SDIO_POWER_PWRCTRL	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  SDIO_POWER_PWRCTRL /;"	d
SDIO_POWER_PWRCTRL_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  SDIO_POWER_PWRCTRL_0 /;"	d
SDIO_POWER_PWRCTRL_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  SDIO_POWER_PWRCTRL_1 /;"	d
SDIO_PowerState_OFF	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_sdio.h	/^#define SDIO_PowerState_OFF /;"	d
SDIO_PowerState_ON	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_sdio.h	/^#define SDIO_PowerState_ON /;"	d
SDIO_RESP0_CARDSTATUS0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  SDIO_RESP0_CARDSTATUS0 /;"	d
SDIO_RESP1	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_sdio.h	/^#define SDIO_RESP1 /;"	d
SDIO_RESP1_CARDSTATUS1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  SDIO_RESP1_CARDSTATUS1 /;"	d
SDIO_RESP2	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_sdio.h	/^#define SDIO_RESP2 /;"	d
SDIO_RESP2_CARDSTATUS2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  SDIO_RESP2_CARDSTATUS2 /;"	d
SDIO_RESP3	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_sdio.h	/^#define SDIO_RESP3 /;"	d
SDIO_RESP3_CARDSTATUS3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  SDIO_RESP3_CARDSTATUS3 /;"	d
SDIO_RESP4	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_sdio.h	/^#define SDIO_RESP4 /;"	d
SDIO_RESP4_CARDSTATUS4	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  SDIO_RESP4_CARDSTATUS4 /;"	d
SDIO_RESPCMD_RESPCMD	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  SDIO_RESPCMD_RESPCMD /;"	d
SDIO_RESP_ADDR	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_sdio.c	/^#define SDIO_RESP_ADDR /;"	d	file:
SDIO_ReadData	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_sdio.c	/^uint32_t SDIO_ReadData(void)$/;"	f	typeref:typename:uint32_t
SDIO_ReadWaitMode_CLK	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_sdio.h	/^#define SDIO_ReadWaitMode_CLK /;"	d
SDIO_ReadWaitMode_DATA2	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_sdio.h	/^#define SDIO_ReadWaitMode_DATA2 /;"	d
SDIO_Response	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_sdio.h	/^  uint32_t SDIO_Response;  \/*!< Specifies the SDIO response type.$/;"	m	struct:__anon4d42646c0208	typeref:typename:uint32_t
SDIO_Response_Long	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_sdio.h	/^#define SDIO_Response_Long /;"	d
SDIO_Response_No	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_sdio.h	/^#define SDIO_Response_No /;"	d
SDIO_Response_Short	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_sdio.h	/^#define SDIO_Response_Short /;"	d
SDIO_SECURE_DIGITAL_IO_CARD	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^#define SDIO_SECURE_DIGITAL_IO_CARD /;"	d
SDIO_SECURE_DIGITAL_IO_CARD	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^#define SDIO_SECURE_DIGITAL_IO_CARD /;"	d
SDIO_SECURE_DIGITAL_IO_COMBO_CARD	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^#define SDIO_SECURE_DIGITAL_IO_COMBO_CARD /;"	d
SDIO_SECURE_DIGITAL_IO_COMBO_CARD	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^#define SDIO_SECURE_DIGITAL_IO_COMBO_CARD /;"	d
SDIO_SEND_IF_COND	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.c	/^#define SDIO_SEND_IF_COND /;"	d	file:
SDIO_SEND_IF_COND	Libraries/SDIO_Driver/stm32_sdio_sd.c	/^#define SDIO_SEND_IF_COND /;"	d	file:
SDIO_STATIC_FLAGS	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.c	/^#define SDIO_STATIC_FLAGS /;"	d	file:
SDIO_STATIC_FLAGS	Libraries/SDIO_Driver/stm32_sdio_sd.c	/^#define SDIO_STATIC_FLAGS /;"	d	file:
SDIO_STA_CCRCFAIL	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  SDIO_STA_CCRCFAIL /;"	d
SDIO_STA_CEATAEND	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  SDIO_STA_CEATAEND /;"	d
SDIO_STA_CMDACT	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  SDIO_STA_CMDACT /;"	d
SDIO_STA_CMDREND	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  SDIO_STA_CMDREND /;"	d
SDIO_STA_CMDSENT	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  SDIO_STA_CMDSENT /;"	d
SDIO_STA_CTIMEOUT	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  SDIO_STA_CTIMEOUT /;"	d
SDIO_STA_DATAEND	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  SDIO_STA_DATAEND /;"	d
SDIO_STA_DBCKEND	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  SDIO_STA_DBCKEND /;"	d
SDIO_STA_DCRCFAIL	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  SDIO_STA_DCRCFAIL /;"	d
SDIO_STA_DTIMEOUT	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  SDIO_STA_DTIMEOUT /;"	d
SDIO_STA_RXACT	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  SDIO_STA_RXACT /;"	d
SDIO_STA_RXDAVL	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  SDIO_STA_RXDAVL /;"	d
SDIO_STA_RXFIFOE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  SDIO_STA_RXFIFOE /;"	d
SDIO_STA_RXFIFOF	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  SDIO_STA_RXFIFOF /;"	d
SDIO_STA_RXFIFOHF	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  SDIO_STA_RXFIFOHF /;"	d
SDIO_STA_RXOVERR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  SDIO_STA_RXOVERR /;"	d
SDIO_STA_SDIOIT	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  SDIO_STA_SDIOIT /;"	d
SDIO_STA_STBITERR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  SDIO_STA_STBITERR /;"	d
SDIO_STA_TXACT	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  SDIO_STA_TXACT /;"	d
SDIO_STA_TXDAVL	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  SDIO_STA_TXDAVL /;"	d
SDIO_STA_TXFIFOE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  SDIO_STA_TXFIFOE /;"	d
SDIO_STA_TXFIFOF	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  SDIO_STA_TXFIFOF /;"	d
SDIO_STA_TXFIFOHE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  SDIO_STA_TXFIFOHE /;"	d
SDIO_STA_TXUNDERR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  SDIO_STA_TXUNDERR /;"	d
SDIO_STD_CAPACITY_SD_CARD_V1_1	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^#define SDIO_STD_CAPACITY_SD_CARD_V1_1 /;"	d
SDIO_STD_CAPACITY_SD_CARD_V1_1	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^#define SDIO_STD_CAPACITY_SD_CARD_V1_1 /;"	d
SDIO_STD_CAPACITY_SD_CARD_V2_0	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^#define SDIO_STD_CAPACITY_SD_CARD_V2_0 /;"	d
SDIO_STD_CAPACITY_SD_CARD_V2_0	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^#define SDIO_STD_CAPACITY_SD_CARD_V2_0 /;"	d
SDIO_SendCEATACmd	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_sdio.c	/^void SDIO_SendCEATACmd(FunctionalState NewState)$/;"	f	typeref:typename:void
SDIO_SendCommand	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_sdio.c	/^void SDIO_SendCommand(SDIO_CmdInitTypeDef *SDIO_CmdInitStruct)$/;"	f	typeref:typename:void
SDIO_SendSDIOSuspendCmd	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_sdio.c	/^void SDIO_SendSDIOSuspendCmd(FunctionalState NewState)$/;"	f	typeref:typename:void
SDIO_SetPowerState	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_sdio.c	/^void SDIO_SetPowerState(uint32_t SDIO_PowerState)$/;"	f	typeref:typename:void
SDIO_SetSDIOOperation	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_sdio.c	/^void SDIO_SetSDIOOperation(FunctionalState NewState)$/;"	f	typeref:typename:void
SDIO_SetSDIOReadWaitMode	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_sdio.c	/^void SDIO_SetSDIOReadWaitMode(uint32_t SDIO_ReadWaitMode)$/;"	f	typeref:typename:void
SDIO_StartSDIOReadWait	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_sdio.c	/^void SDIO_StartSDIOReadWait(FunctionalState NewState)$/;"	f	typeref:typename:void
SDIO_StopSDIOReadWait	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_sdio.c	/^void SDIO_StopSDIOReadWait(FunctionalState NewState)$/;"	f	typeref:typename:void
SDIO_StructInit	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_sdio.c	/^void SDIO_StructInit(SDIO_InitTypeDef* SDIO_InitStruct)$/;"	f	typeref:typename:void
SDIO_TRANSFER_CLK_DIV	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval.h	/^#define SDIO_TRANSFER_CLK_DIV /;"	d
SDIO_TRANSFER_CLK_DIV	Libraries/SDIO_Driver/stm32_sdio_common.h	/^#define SDIO_TRANSFER_CLK_DIV /;"	d
SDIO_TransferDir	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_sdio.h	/^  uint32_t SDIO_TransferDir;    \/*!< Specifies the data transfer direction, whether the transfe/;"	m	struct:__anon4d42646c0308	typeref:typename:uint32_t
SDIO_TransferDir_ToCard	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_sdio.h	/^#define SDIO_TransferDir_ToCard /;"	d
SDIO_TransferDir_ToSDIO	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_sdio.h	/^#define SDIO_TransferDir_ToSDIO /;"	d
SDIO_TransferMode	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_sdio.h	/^  uint32_t SDIO_TransferMode;   \/*!< Specifies whether data transfer is in stream or block mode/;"	m	struct:__anon4d42646c0308	typeref:typename:uint32_t
SDIO_TransferMode_Block	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_sdio.h	/^#define SDIO_TransferMode_Block /;"	d
SDIO_TransferMode_Stream	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_sdio.h	/^#define SDIO_TransferMode_Stream /;"	d
SDIO_TypeDef	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^} SDIO_TypeDef;$/;"	t	typeref:struct:__anon3e8f98ce1f08
SDIO_Wait	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_sdio.h	/^  uint32_t SDIO_Wait;      \/*!< Specifies whether SDIO wait-for-interrupt request is enabled or/;"	m	struct:__anon4d42646c0208	typeref:typename:uint32_t
SDIO_Wait_IT	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_sdio.h	/^#define SDIO_Wait_IT /;"	d
SDIO_Wait_No	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_sdio.h	/^#define SDIO_Wait_No /;"	d
SDIO_Wait_Pend	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_sdio.h	/^#define SDIO_Wait_Pend /;"	d
SDIO_WriteData	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_sdio.c	/^void SDIO_WriteData(uint32_t Data)$/;"	f	typeref:typename:void
SDSTATUS_Tab	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.c	/^static uint8_t SDSTATUS_Tab[16];$/;"	v	typeref:typename:uint8_t[16]	file:
SDSTATUS_Tab	Libraries/SDIO_Driver/stm32_sdio_sd.c	/^static uint8_t SDSTATUS_Tab[16];$/;"	v	typeref:typename:uint8_t[16]	file:
SDTransferState	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^} SDTransferState;$/;"	t	typeref:enum:__anon395a0ec00203
SDTransferState	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^} SDTransferState;$/;"	t	typeref:enum:__anon40942c0d0203
SD_0TO7BITS	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.c	/^#define SD_0TO7BITS /;"	d	file:
SD_0TO7BITS	Libraries/SDIO_Driver/stm32_sdio_sd.c	/^#define SD_0TO7BITS /;"	d	file:
SD_16TO23BITS	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.c	/^#define SD_16TO23BITS /;"	d	file:
SD_16TO23BITS	Libraries/SDIO_Driver/stm32_sdio_sd.c	/^#define SD_16TO23BITS /;"	d	file:
SD_24TO31BITS	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.c	/^#define SD_24TO31BITS /;"	d	file:
SD_24TO31BITS	Libraries/SDIO_Driver/stm32_sdio_sd.c	/^#define SD_24TO31BITS /;"	d	file:
SD_8TO15BITS	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.c	/^#define SD_8TO15BITS /;"	d	file:
SD_8TO15BITS	Libraries/SDIO_Driver/stm32_sdio_sd.c	/^#define SD_8TO15BITS /;"	d	file:
SD_ADDR_MISALIGNED	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^  SD_ADDR_MISALIGNED                 = (9), \/*!< Misaligned address *\/$/;"	e	enum:__anon395a0ec00103
SD_ADDR_MISALIGNED	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^  SD_ADDR_MISALIGNED                 = (9), \/*!< Misaligned address *\/$/;"	e	enum:__anon40942c0d0103
SD_ADDR_OUT_OF_RANGE	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^  SD_ADDR_OUT_OF_RANGE               = (28),$/;"	e	enum:__anon395a0ec00103
SD_ADDR_OUT_OF_RANGE	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^  SD_ADDR_OUT_OF_RANGE               = (28),$/;"	e	enum:__anon40942c0d0103
SD_AKE_SEQ_ERROR	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^  SD_AKE_SEQ_ERROR                   = (26), \/*!< Error in sequence of authentication. *\/$/;"	e	enum:__anon395a0ec00103
SD_AKE_SEQ_ERROR	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^  SD_AKE_SEQ_ERROR                   = (26), \/*!< Error in sequence of authentication. *\/$/;"	e	enum:__anon40942c0d0103
SD_ALLZERO	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.c	/^#define SD_ALLZERO /;"	d	file:
SD_ALLZERO	Libraries/SDIO_Driver/stm32_sdio_sd.c	/^#define SD_ALLZERO /;"	d	file:
SD_BAD_ERASE_PARAM	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^  SD_BAD_ERASE_PARAM                 = (12), \/*!< An Invalid selection for erase groups *\/$/;"	e	enum:__anon395a0ec00103
SD_BAD_ERASE_PARAM	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^  SD_BAD_ERASE_PARAM                 = (12), \/*!< An Invalid selection for erase groups *\/$/;"	e	enum:__anon40942c0d0103
SD_BLOCK_LEN_ERR	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^  SD_BLOCK_LEN_ERR                   = (10), \/*!< Transferred block length is not allowed for t/;"	e	enum:__anon395a0ec00103
SD_BLOCK_LEN_ERR	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^  SD_BLOCK_LEN_ERR                   = (10), \/*!< Transferred block length is not allowed for t/;"	e	enum:__anon40942c0d0103
SD_CARD_DISCONNECTED	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^  SD_CARD_DISCONNECTED           = ((uint32_t)0x00000008),$/;"	e	enum:__anon395a0ec00303
SD_CARD_DISCONNECTED	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^  SD_CARD_DISCONNECTED           = ((uint32_t)0x00000008),$/;"	e	enum:__anon40942c0d0303
SD_CARD_ECC_DISABLED	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^  SD_CARD_ECC_DISABLED               = (24), \/*!< Command has been executed without using inter/;"	e	enum:__anon395a0ec00103
SD_CARD_ECC_DISABLED	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^  SD_CARD_ECC_DISABLED               = (24), \/*!< Command has been executed without using inter/;"	e	enum:__anon40942c0d0103
SD_CARD_ECC_FAILED	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^  SD_CARD_ECC_FAILED                 = (17), \/*!< Card internal ECC was applied but failed to c/;"	e	enum:__anon395a0ec00103
SD_CARD_ECC_FAILED	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^  SD_CARD_ECC_FAILED                 = (17), \/*!< Card internal ECC was applied but failed to c/;"	e	enum:__anon40942c0d0103
SD_CARD_ERROR	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^  SD_CARD_ERROR                  = ((uint32_t)0x000000FF)$/;"	e	enum:__anon395a0ec00303
SD_CARD_ERROR	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^  SD_CARD_ERROR                  = ((uint32_t)0x000000FF)$/;"	e	enum:__anon40942c0d0303
SD_CARD_IDENTIFICATION	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^  SD_CARD_IDENTIFICATION         = ((uint32_t)0x00000002),$/;"	e	enum:__anon395a0ec00303
SD_CARD_IDENTIFICATION	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^  SD_CARD_IDENTIFICATION         = ((uint32_t)0x00000002),$/;"	e	enum:__anon40942c0d0303
SD_CARD_LOCKED	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.c	/^#define SD_CARD_LOCKED /;"	d	file:
SD_CARD_LOCKED	Libraries/SDIO_Driver/stm32_sdio_sd.c	/^#define SD_CARD_LOCKED /;"	d	file:
SD_CARD_PROGRAMMING	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^  SD_CARD_PROGRAMMING            = ((uint32_t)0x00000007),$/;"	e	enum:__anon395a0ec00303
SD_CARD_PROGRAMMING	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^  SD_CARD_PROGRAMMING            = ((uint32_t)0x00000007),$/;"	e	enum:__anon40942c0d0303
SD_CARD_READY	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^  SD_CARD_READY                  = ((uint32_t)0x00000001),$/;"	e	enum:__anon395a0ec00303
SD_CARD_READY	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^  SD_CARD_READY                  = ((uint32_t)0x00000001),$/;"	e	enum:__anon40942c0d0303
SD_CARD_RECEIVING	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^  SD_CARD_RECEIVING              = ((uint32_t)0x00000006),$/;"	e	enum:__anon395a0ec00303
SD_CARD_RECEIVING	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^  SD_CARD_RECEIVING              = ((uint32_t)0x00000006),$/;"	e	enum:__anon40942c0d0303
SD_CARD_SENDING	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^  SD_CARD_SENDING                = ((uint32_t)0x00000005),$/;"	e	enum:__anon395a0ec00303
SD_CARD_SENDING	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^  SD_CARD_SENDING                = ((uint32_t)0x00000005),$/;"	e	enum:__anon40942c0d0303
SD_CARD_STANDBY	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^  SD_CARD_STANDBY                = ((uint32_t)0x00000003),$/;"	e	enum:__anon395a0ec00303
SD_CARD_STANDBY	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^  SD_CARD_STANDBY                = ((uint32_t)0x00000003),$/;"	e	enum:__anon40942c0d0303
SD_CARD_TRANSFER	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^  SD_CARD_TRANSFER               = ((uint32_t)0x00000004),$/;"	e	enum:__anon395a0ec00303
SD_CARD_TRANSFER	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^  SD_CARD_TRANSFER               = ((uint32_t)0x00000004),$/;"	e	enum:__anon40942c0d0303
SD_CARD_TYPE	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^  __IO uint16_t SD_CARD_TYPE;$/;"	m	struct:__anon395a0ec00608	typeref:typename:__IO uint16_t
SD_CARD_TYPE	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^  __IO uint16_t SD_CARD_TYPE;$/;"	m	struct:__anon40942c0d0608	typeref:typename:__IO uint16_t
SD_CCCC_ERASE	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.c	/^#define SD_CCCC_ERASE /;"	d	file:
SD_CCCC_ERASE	Libraries/SDIO_Driver/stm32_sdio_sd.c	/^#define SD_CCCC_ERASE /;"	d	file:
SD_CCCC_LOCK_UNLOCK	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.c	/^#define SD_CCCC_LOCK_UNLOCK /;"	d	file:
SD_CCCC_LOCK_UNLOCK	Libraries/SDIO_Driver/stm32_sdio_sd.c	/^#define SD_CCCC_LOCK_UNLOCK /;"	d	file:
SD_CCCC_WRITE_PROT	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.c	/^#define SD_CCCC_WRITE_PROT /;"	d	file:
SD_CCCC_WRITE_PROT	Libraries/SDIO_Driver/stm32_sdio_sd.c	/^#define SD_CCCC_WRITE_PROT /;"	d	file:
SD_CC_ERROR	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^  SD_CC_ERROR                        = (18), \/*!< Internal card controller error *\/$/;"	e	enum:__anon395a0ec00103
SD_CC_ERROR	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^  SD_CC_ERROR                        = (18), \/*!< Internal card controller error *\/$/;"	e	enum:__anon40942c0d0103
SD_CHECK_PATTERN	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.c	/^#define SD_CHECK_PATTERN /;"	d	file:
SD_CHECK_PATTERN	Libraries/SDIO_Driver/stm32_sdio_sd.c	/^#define SD_CHECK_PATTERN /;"	d	file:
SD_CID	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^} SD_CID;$/;"	t	typeref:struct:__anon395a0ec00508
SD_CID	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^} SD_CID;$/;"	t	typeref:struct:__anon40942c0d0508
SD_CID_CSD_OVERWRITE	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^  SD_CID_CSD_OVERWRITE               = (22), \/*!< CID\/CSD overwrite error *\/$/;"	e	enum:__anon395a0ec00103
SD_CID_CSD_OVERWRITE	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^  SD_CID_CSD_OVERWRITE               = (22), \/*!< CID\/CSD overwrite error *\/$/;"	e	enum:__anon40942c0d0103
SD_CMD_ALL_SEND_CID	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^#define SD_CMD_ALL_SEND_CID /;"	d
SD_CMD_ALL_SEND_CID	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^#define SD_CMD_ALL_SEND_CID /;"	d
SD_CMD_APP_CMD	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^#define SD_CMD_APP_CMD /;"	d
SD_CMD_APP_CMD	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^#define SD_CMD_APP_CMD /;"	d
SD_CMD_APP_SD_SET_BUSWIDTH	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^#define SD_CMD_APP_SD_SET_BUSWIDTH /;"	d
SD_CMD_APP_SD_SET_BUSWIDTH	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^#define SD_CMD_APP_SD_SET_BUSWIDTH /;"	d
SD_CMD_CLR_WRITE_PROT	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^#define SD_CMD_CLR_WRITE_PROT /;"	d
SD_CMD_CLR_WRITE_PROT	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^#define SD_CMD_CLR_WRITE_PROT /;"	d
SD_CMD_CRC_FAIL	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^  SD_CMD_CRC_FAIL                    = (1), \/*!< Command response received (but CRC check faile/;"	e	enum:__anon395a0ec00103
SD_CMD_CRC_FAIL	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^  SD_CMD_CRC_FAIL                    = (1), \/*!< Command response received (but CRC check faile/;"	e	enum:__anon40942c0d0103
SD_CMD_ERASE	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^#define SD_CMD_ERASE /;"	d
SD_CMD_ERASE	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^#define SD_CMD_ERASE /;"	d
SD_CMD_ERASE_GRP_END	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^#define SD_CMD_ERASE_GRP_END /;"	d
SD_CMD_ERASE_GRP_END	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^#define SD_CMD_ERASE_GRP_END /;"	d
SD_CMD_ERASE_GRP_START	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^#define SD_CMD_ERASE_GRP_START /;"	d
SD_CMD_ERASE_GRP_START	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^#define SD_CMD_ERASE_GRP_START /;"	d
SD_CMD_FAST_IO	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^#define SD_CMD_FAST_IO /;"	d
SD_CMD_FAST_IO	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^#define SD_CMD_FAST_IO /;"	d
SD_CMD_GEN_CMD	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^#define SD_CMD_GEN_CMD /;"	d
SD_CMD_GEN_CMD	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^#define SD_CMD_GEN_CMD /;"	d
SD_CMD_GO_IDLE_STATE	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^#define SD_CMD_GO_IDLE_STATE /;"	d
SD_CMD_GO_IDLE_STATE	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^#define SD_CMD_GO_IDLE_STATE /;"	d
SD_CMD_GO_INACTIVE_STATE	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^#define SD_CMD_GO_INACTIVE_STATE /;"	d
SD_CMD_GO_INACTIVE_STATE	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^#define SD_CMD_GO_INACTIVE_STATE /;"	d
SD_CMD_GO_IRQ_STATE	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^#define SD_CMD_GO_IRQ_STATE /;"	d
SD_CMD_GO_IRQ_STATE	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^#define SD_CMD_GO_IRQ_STATE /;"	d
SD_CMD_HS_BUSTEST_READ	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^#define SD_CMD_HS_BUSTEST_READ /;"	d
SD_CMD_HS_BUSTEST_READ	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^#define SD_CMD_HS_BUSTEST_READ /;"	d
SD_CMD_HS_BUSTEST_WRITE	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^#define SD_CMD_HS_BUSTEST_WRITE /;"	d
SD_CMD_HS_BUSTEST_WRITE	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^#define SD_CMD_HS_BUSTEST_WRITE /;"	d
SD_CMD_HS_SEND_EXT_CSD	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^#define SD_CMD_HS_SEND_EXT_CSD /;"	d
SD_CMD_HS_SEND_EXT_CSD	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^#define SD_CMD_HS_SEND_EXT_CSD /;"	d
SD_CMD_HS_SWITCH	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^#define SD_CMD_HS_SWITCH /;"	d
SD_CMD_HS_SWITCH	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^#define SD_CMD_HS_SWITCH /;"	d
SD_CMD_LOCK_UNLOCK	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^#define SD_CMD_LOCK_UNLOCK /;"	d
SD_CMD_LOCK_UNLOCK	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^#define SD_CMD_LOCK_UNLOCK /;"	d
SD_CMD_NO_CMD	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^#define SD_CMD_NO_CMD /;"	d
SD_CMD_NO_CMD	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^#define SD_CMD_NO_CMD /;"	d
SD_CMD_OUT_OF_RANGE	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^  SD_CMD_OUT_OF_RANGE                = (8), \/*!< CMD's argument was out of range.*\/$/;"	e	enum:__anon395a0ec00103
SD_CMD_OUT_OF_RANGE	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^  SD_CMD_OUT_OF_RANGE                = (8), \/*!< CMD's argument was out of range.*\/$/;"	e	enum:__anon40942c0d0103
SD_CMD_PROG_CID	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^#define SD_CMD_PROG_CID /;"	d
SD_CMD_PROG_CID	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^#define SD_CMD_PROG_CID /;"	d
SD_CMD_PROG_CSD	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^#define SD_CMD_PROG_CSD /;"	d
SD_CMD_PROG_CSD	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^#define SD_CMD_PROG_CSD /;"	d
SD_CMD_READ_DAT_UNTIL_STOP	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^#define SD_CMD_READ_DAT_UNTIL_STOP /;"	d
SD_CMD_READ_DAT_UNTIL_STOP	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^#define SD_CMD_READ_DAT_UNTIL_STOP /;"	d
SD_CMD_READ_MULT_BLOCK	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^#define SD_CMD_READ_MULT_BLOCK /;"	d
SD_CMD_READ_MULT_BLOCK	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^#define SD_CMD_READ_MULT_BLOCK /;"	d
SD_CMD_READ_SINGLE_BLOCK	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^#define SD_CMD_READ_SINGLE_BLOCK /;"	d
SD_CMD_READ_SINGLE_BLOCK	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^#define SD_CMD_READ_SINGLE_BLOCK /;"	d
SD_CMD_RSP_TIMEOUT	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^  SD_CMD_RSP_TIMEOUT                 = (3), \/*!< Command response timeout *\/$/;"	e	enum:__anon395a0ec00103
SD_CMD_RSP_TIMEOUT	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^  SD_CMD_RSP_TIMEOUT                 = (3), \/*!< Command response timeout *\/$/;"	e	enum:__anon40942c0d0103
SD_CMD_SDIO_RW_DIRECT	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^#define SD_CMD_SDIO_RW_DIRECT /;"	d
SD_CMD_SDIO_RW_DIRECT	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^#define SD_CMD_SDIO_RW_DIRECT /;"	d
SD_CMD_SDIO_RW_EXTENDED	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^#define SD_CMD_SDIO_RW_EXTENDED /;"	d
SD_CMD_SDIO_RW_EXTENDED	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^#define SD_CMD_SDIO_RW_EXTENDED /;"	d
SD_CMD_SDIO_SEN_OP_COND	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^#define SD_CMD_SDIO_SEN_OP_COND /;"	d
SD_CMD_SDIO_SEN_OP_COND	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^#define SD_CMD_SDIO_SEN_OP_COND /;"	d
SD_CMD_SD_APP_CHANGE_SECURE_AREA	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^#define SD_CMD_SD_APP_CHANGE_SECURE_AREA /;"	d
SD_CMD_SD_APP_CHANGE_SECURE_AREA	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^#define SD_CMD_SD_APP_CHANGE_SECURE_AREA /;"	d
SD_CMD_SD_APP_GET_CER_RES1	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^#define SD_CMD_SD_APP_GET_CER_RES1 /;"	d
SD_CMD_SD_APP_GET_CER_RES1	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^#define SD_CMD_SD_APP_GET_CER_RES1 /;"	d
SD_CMD_SD_APP_GET_CER_RN2	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^#define SD_CMD_SD_APP_GET_CER_RN2 /;"	d
SD_CMD_SD_APP_GET_CER_RN2	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^#define SD_CMD_SD_APP_GET_CER_RN2 /;"	d
SD_CMD_SD_APP_GET_MID	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^#define SD_CMD_SD_APP_GET_MID /;"	d
SD_CMD_SD_APP_GET_MID	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^#define SD_CMD_SD_APP_GET_MID /;"	d
SD_CMD_SD_APP_GET_MKB	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^#define SD_CMD_SD_APP_GET_MKB /;"	d
SD_CMD_SD_APP_GET_MKB	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^#define SD_CMD_SD_APP_GET_MKB /;"	d
SD_CMD_SD_APP_OP_COND	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^#define SD_CMD_SD_APP_OP_COND /;"	d
SD_CMD_SD_APP_OP_COND	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^#define SD_CMD_SD_APP_OP_COND /;"	d
SD_CMD_SD_APP_SECURE_ERASE	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^#define SD_CMD_SD_APP_SECURE_ERASE /;"	d
SD_CMD_SD_APP_SECURE_ERASE	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^#define SD_CMD_SD_APP_SECURE_ERASE /;"	d
SD_CMD_SD_APP_SECURE_READ_MULTIPLE_BLOCK	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^#define SD_CMD_SD_APP_SECURE_READ_MULTIPLE_BLOCK /;"	d
SD_CMD_SD_APP_SECURE_READ_MULTIPLE_BLOCK	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^#define SD_CMD_SD_APP_SECURE_READ_MULTIPLE_BLOCK /;"	d
SD_CMD_SD_APP_SECURE_WRITE_MKB	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^#define SD_CMD_SD_APP_SECURE_WRITE_MKB /;"	d
SD_CMD_SD_APP_SECURE_WRITE_MKB	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^#define SD_CMD_SD_APP_SECURE_WRITE_MKB /;"	d
SD_CMD_SD_APP_SECURE_WRITE_MULTIPLE_BLOCK	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^#define SD_CMD_SD_APP_SECURE_WRITE_MULTIPLE_BLOCK /;"	d
SD_CMD_SD_APP_SECURE_WRITE_MULTIPLE_BLOCK	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^#define SD_CMD_SD_APP_SECURE_WRITE_MULTIPLE_BLOCK /;"	d
SD_CMD_SD_APP_SEND_NUM_WRITE_BLOCKS	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^#define SD_CMD_SD_APP_SEND_NUM_WRITE_BLOCKS /;"	d
SD_CMD_SD_APP_SEND_NUM_WRITE_BLOCKS	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^#define SD_CMD_SD_APP_SEND_NUM_WRITE_BLOCKS /;"	d
SD_CMD_SD_APP_SEND_SCR	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^#define SD_CMD_SD_APP_SEND_SCR /;"	d
SD_CMD_SD_APP_SEND_SCR	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^#define SD_CMD_SD_APP_SEND_SCR /;"	d
SD_CMD_SD_APP_SET_CER_RES2	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^#define SD_CMD_SD_APP_SET_CER_RES2 /;"	d
SD_CMD_SD_APP_SET_CER_RES2	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^#define SD_CMD_SD_APP_SET_CER_RES2 /;"	d
SD_CMD_SD_APP_SET_CER_RN1	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^#define SD_CMD_SD_APP_SET_CER_RN1 /;"	d
SD_CMD_SD_APP_SET_CER_RN1	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^#define SD_CMD_SD_APP_SET_CER_RN1 /;"	d
SD_CMD_SD_APP_SET_CLR_CARD_DETECT	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^#define SD_CMD_SD_APP_SET_CLR_CARD_DETECT /;"	d
SD_CMD_SD_APP_SET_CLR_CARD_DETECT	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^#define SD_CMD_SD_APP_SET_CLR_CARD_DETECT /;"	d
SD_CMD_SD_APP_STAUS	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^#define SD_CMD_SD_APP_STAUS /;"	d
SD_CMD_SD_APP_STAUS	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^#define SD_CMD_SD_APP_STAUS /;"	d
SD_CMD_SD_ERASE_GRP_END	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^#define SD_CMD_SD_ERASE_GRP_END /;"	d
SD_CMD_SD_ERASE_GRP_END	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^#define SD_CMD_SD_ERASE_GRP_END /;"	d
SD_CMD_SD_ERASE_GRP_START	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^#define SD_CMD_SD_ERASE_GRP_START /;"	d
SD_CMD_SD_ERASE_GRP_START	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^#define SD_CMD_SD_ERASE_GRP_START /;"	d
SD_CMD_SEL_DESEL_CARD	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^#define SD_CMD_SEL_DESEL_CARD /;"	d
SD_CMD_SEL_DESEL_CARD	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^#define SD_CMD_SEL_DESEL_CARD /;"	d
SD_CMD_SEND_CID	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^#define SD_CMD_SEND_CID /;"	d
SD_CMD_SEND_CID	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^#define SD_CMD_SEND_CID /;"	d
SD_CMD_SEND_CSD	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^#define SD_CMD_SEND_CSD /;"	d
SD_CMD_SEND_CSD	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^#define SD_CMD_SEND_CSD /;"	d
SD_CMD_SEND_OP_COND	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^#define SD_CMD_SEND_OP_COND /;"	d
SD_CMD_SEND_OP_COND	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^#define SD_CMD_SEND_OP_COND /;"	d
SD_CMD_SEND_STATUS	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^#define SD_CMD_SEND_STATUS /;"	d
SD_CMD_SEND_STATUS	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^#define SD_CMD_SEND_STATUS /;"	d
SD_CMD_SEND_WRITE_PROT	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^#define SD_CMD_SEND_WRITE_PROT /;"	d
SD_CMD_SEND_WRITE_PROT	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^#define SD_CMD_SEND_WRITE_PROT /;"	d
SD_CMD_SET_BLOCKLEN	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^#define SD_CMD_SET_BLOCKLEN /;"	d
SD_CMD_SET_BLOCKLEN	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^#define SD_CMD_SET_BLOCKLEN /;"	d
SD_CMD_SET_BLOCK_COUNT	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^#define SD_CMD_SET_BLOCK_COUNT /;"	d
SD_CMD_SET_BLOCK_COUNT	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^#define SD_CMD_SET_BLOCK_COUNT /;"	d
SD_CMD_SET_DSR	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^#define SD_CMD_SET_DSR /;"	d
SD_CMD_SET_DSR	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^#define SD_CMD_SET_DSR /;"	d
SD_CMD_SET_REL_ADDR	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^#define SD_CMD_SET_REL_ADDR /;"	d
SD_CMD_SET_REL_ADDR	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^#define SD_CMD_SET_REL_ADDR /;"	d
SD_CMD_SET_WRITE_PROT	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^#define SD_CMD_SET_WRITE_PROT /;"	d
SD_CMD_SET_WRITE_PROT	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^#define SD_CMD_SET_WRITE_PROT /;"	d
SD_CMD_STOP_TRANSMISSION	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^#define SD_CMD_STOP_TRANSMISSION /;"	d
SD_CMD_STOP_TRANSMISSION	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^#define SD_CMD_STOP_TRANSMISSION /;"	d
SD_CMD_WRITE_DAT_UNTIL_STOP	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^#define SD_CMD_WRITE_DAT_UNTIL_STOP /;"	d
SD_CMD_WRITE_DAT_UNTIL_STOP	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^#define SD_CMD_WRITE_DAT_UNTIL_STOP /;"	d
SD_CMD_WRITE_MULT_BLOCK	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^#define SD_CMD_WRITE_MULT_BLOCK /;"	d
SD_CMD_WRITE_MULT_BLOCK	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^#define SD_CMD_WRITE_MULT_BLOCK /;"	d
SD_CMD_WRITE_SINGLE_BLOCK	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^#define SD_CMD_WRITE_SINGLE_BLOCK /;"	d
SD_CMD_WRITE_SINGLE_BLOCK	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^#define SD_CMD_WRITE_SINGLE_BLOCK /;"	d
SD_COM_CRC_FAILED	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^  SD_COM_CRC_FAILED                  = (15), \/*!< CRC check of the previous command failed *\/$/;"	e	enum:__anon395a0ec00103
SD_COM_CRC_FAILED	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^  SD_COM_CRC_FAILED                  = (15), \/*!< CRC check of the previous command failed *\/$/;"	e	enum:__anon40942c0d0103
SD_CSD	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^} SD_CSD;$/;"	t	typeref:struct:__anon395a0ec00408
SD_CSD	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^} SD_CSD;$/;"	t	typeref:struct:__anon40942c0d0408
SD_CardInfo	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^} SD_CardInfo;$/;"	t	typeref:struct:__anon395a0ec00708
SD_CardInfo	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^} SD_CardInfo;$/;"	t	typeref:struct:__anon40942c0d0708
SD_CardStatus	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^} SD_CardStatus;$/;"	t	typeref:struct:__anon395a0ec00608
SD_CardStatus	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^} SD_CardStatus;$/;"	t	typeref:struct:__anon40942c0d0608
SD_DATATIMEOUT	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.c	/^#define SD_DATATIMEOUT /;"	d	file:
SD_DATATIMEOUT	Libraries/SDIO_Driver/stm32_sdio_sd.c	/^#define SD_DATATIMEOUT /;"	d	file:
SD_DATA_CRC_FAIL	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^  SD_DATA_CRC_FAIL                   = (2), \/*!< Data bock sent\/received (CRC check Failed) *\/$/;"	e	enum:__anon395a0ec00103
SD_DATA_CRC_FAIL	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^  SD_DATA_CRC_FAIL                   = (2), \/*!< Data bock sent\/received (CRC check Failed) *\/$/;"	e	enum:__anon40942c0d0103
SD_DATA_TIMEOUT	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^  SD_DATA_TIMEOUT                    = (4), \/*!< Data time out *\/$/;"	e	enum:__anon395a0ec00103
SD_DATA_TIMEOUT	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^  SD_DATA_TIMEOUT                    = (4), \/*!< Data time out *\/$/;"	e	enum:__anon40942c0d0103
SD_DETECT_GPIO_CLK	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval.h	/^#define SD_DETECT_GPIO_CLK /;"	d
SD_DETECT_GPIO_CLK	Libraries/SDIO_Driver/stm32_sdio_common.h	/^#define SD_DETECT_GPIO_CLK /;"	d
SD_DETECT_GPIO_PORT	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval.h	/^#define SD_DETECT_GPIO_PORT /;"	d
SD_DETECT_GPIO_PORT	Libraries/SDIO_Driver/stm32_sdio_common.h	/^#define SD_DETECT_GPIO_PORT /;"	d
SD_DETECT_PIN	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval.h	/^#define SD_DETECT_PIN /;"	d
SD_DETECT_PIN	Libraries/SDIO_Driver/stm32_sdio_common.h	/^#define SD_DETECT_PIN /;"	d
SD_DMA_MODE	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^#define SD_DMA_MODE /;"	d
SD_DMA_MODE	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^#define SD_DMA_MODE /;"	d
SD_DeInit	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.c	/^void SD_DeInit(void)$/;"	f	typeref:typename:void
SD_DeInit	Libraries/SDIO_Driver/stm32_sdio_sd.c	/^void SD_DeInit(void)$/;"	f	typeref:typename:void
SD_Detect	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.c	/^uint8_t SD_Detect(void)$/;"	f	typeref:typename:uint8_t
SD_Detect	Libraries/SDIO_Driver/stm32_sdio_sd.c	/^uint8_t SD_Detect(void)$/;"	f	typeref:typename:uint8_t
SD_ERASE_RESET	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^  SD_ERASE_RESET                     = (25), \/*!< Erase sequence was cleared before executing b/;"	e	enum:__anon395a0ec00103
SD_ERASE_RESET	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^  SD_ERASE_RESET                     = (25), \/*!< Erase sequence was cleared before executing b/;"	e	enum:__anon40942c0d0103
SD_ERASE_SEQ_ERR	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^  SD_ERASE_SEQ_ERR                   = (11), \/*!< An error in the sequence of erase command occ/;"	e	enum:__anon395a0ec00103
SD_ERASE_SEQ_ERR	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^  SD_ERASE_SEQ_ERR                   = (11), \/*!< An error in the sequence of erase command occ/;"	e	enum:__anon40942c0d0103
SD_ERROR	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^  SD_ERROR,  $/;"	e	enum:__anon395a0ec00103
SD_ERROR	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^  SD_ERROR,  $/;"	e	enum:__anon40942c0d0103
SD_EnableWideBusOperation	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.c	/^SD_Error SD_EnableWideBusOperation(uint32_t WideMode)$/;"	f	typeref:typename:SD_Error
SD_EnableWideBusOperation	Libraries/SDIO_Driver/stm32_sdio_sd.c	/^SD_Error SD_EnableWideBusOperation(uint32_t WideMode)$/;"	f	typeref:typename:SD_Error
SD_Erase	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.c	/^SD_Error SD_Erase(uint32_t startaddr, uint32_t endaddr)$/;"	f	typeref:typename:SD_Error
SD_Erase	Libraries/SDIO_Driver/stm32_sdio_sd.c	/^SD_Error SD_Erase(uint32_t startaddr, uint32_t endaddr)$/;"	f	typeref:typename:SD_Error
SD_EraseTest	Libraries/SDIO_Driver/example/SDIO/uSDCard/main.c	/^void SD_EraseTest(void)$/;"	f	typeref:typename:void
SD_Error	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^} SD_Error;$/;"	t	typeref:enum:__anon395a0ec00103
SD_Error	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^} SD_Error;$/;"	t	typeref:enum:__anon40942c0d0103
SD_GENERAL_UNKNOWN_ERROR	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^  SD_GENERAL_UNKNOWN_ERROR           = (19), \/*!< General or Unknown error *\/$/;"	e	enum:__anon395a0ec00103
SD_GENERAL_UNKNOWN_ERROR	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^  SD_GENERAL_UNKNOWN_ERROR           = (19), \/*!< General or Unknown error *\/$/;"	e	enum:__anon40942c0d0103
SD_GetCardInfo	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.c	/^SD_Error SD_GetCardInfo(SD_CardInfo *cardinfo)$/;"	f	typeref:typename:SD_Error
SD_GetCardInfo	Libraries/SDIO_Driver/stm32_sdio_sd.c	/^SD_Error SD_GetCardInfo(SD_CardInfo *cardinfo)$/;"	f	typeref:typename:SD_Error
SD_GetCardStatus	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.c	/^SD_Error SD_GetCardStatus(SD_CardStatus *cardstatus)$/;"	f	typeref:typename:SD_Error
SD_GetCardStatus	Libraries/SDIO_Driver/stm32_sdio_sd.c	/^SD_Error SD_GetCardStatus(SD_CardStatus *cardstatus)$/;"	f	typeref:typename:SD_Error
SD_GetState	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.c	/^SDCardState SD_GetState(void)$/;"	f	typeref:typename:SDCardState
SD_GetState	Libraries/SDIO_Driver/stm32_sdio_sd.c	/^SDCardState SD_GetState(void)$/;"	f	typeref:typename:SDCardState
SD_GetStatus	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.c	/^SDTransferState SD_GetStatus(void)$/;"	f	typeref:typename:SDTransferState
SD_GetStatus	Libraries/SDIO_Driver/stm32_sdio_sd.c	/^SDTransferState SD_GetStatus(void)$/;"	f	typeref:typename:SDTransferState
SD_GetTransferState	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.c	/^SDTransferState SD_GetTransferState(void)$/;"	f	typeref:typename:SDTransferState
SD_GetTransferState	Libraries/SDIO_Driver/stm32_sdio_sd.c	/^SDTransferState SD_GetTransferState(void)$/;"	f	typeref:typename:SDTransferState
SD_HALFFIFO	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.c	/^#define SD_HALFFIFO /;"	d	file:
SD_HALFFIFO	Libraries/SDIO_Driver/stm32_sdio_sd.c	/^#define SD_HALFFIFO /;"	d	file:
SD_HALFFIFOBYTES	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.c	/^#define SD_HALFFIFOBYTES /;"	d	file:
SD_HALFFIFOBYTES	Libraries/SDIO_Driver/stm32_sdio_sd.c	/^#define SD_HALFFIFOBYTES /;"	d	file:
SD_HIGH_CAPACITY	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.c	/^#define SD_HIGH_CAPACITY /;"	d	file:
SD_HIGH_CAPACITY	Libraries/SDIO_Driver/stm32_sdio_sd.c	/^#define SD_HIGH_CAPACITY /;"	d	file:
SD_ILLEGAL_CMD	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^  SD_ILLEGAL_CMD                     = (16), \/*!< Command is not legal for the card state *\/$/;"	e	enum:__anon395a0ec00103
SD_ILLEGAL_CMD	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^  SD_ILLEGAL_CMD                     = (16), \/*!< Command is not legal for the card state *\/$/;"	e	enum:__anon40942c0d0103
SD_INTERNAL_ERROR	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^  SD_INTERNAL_ERROR, $/;"	e	enum:__anon395a0ec00103
SD_INTERNAL_ERROR	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^  SD_INTERNAL_ERROR, $/;"	e	enum:__anon40942c0d0103
SD_INVALID_PARAMETER	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^  SD_INVALID_PARAMETER,  $/;"	e	enum:__anon395a0ec00103
SD_INVALID_PARAMETER	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^  SD_INVALID_PARAMETER,  $/;"	e	enum:__anon40942c0d0103
SD_INVALID_VOLTRANGE	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^  SD_INVALID_VOLTRANGE               = (27),$/;"	e	enum:__anon395a0ec00103
SD_INVALID_VOLTRANGE	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^  SD_INVALID_VOLTRANGE               = (27),$/;"	e	enum:__anon40942c0d0103
SD_Init	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.c	/^SD_Error SD_Init(void)$/;"	f	typeref:typename:SD_Error
SD_Init	Libraries/SDIO_Driver/stm32_sdio_sd.c	/^SD_Error SD_Init(void)$/;"	f	typeref:typename:SD_Error
SD_InitializeCards	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.c	/^SD_Error SD_InitializeCards(void)$/;"	f	typeref:typename:SD_Error
SD_InitializeCards	Libraries/SDIO_Driver/stm32_sdio_sd.c	/^SD_Error SD_InitializeCards(void)$/;"	f	typeref:typename:SD_Error
SD_LOCK_UNLOCK_FAILED	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^  SD_LOCK_UNLOCK_FAILED              = (14), \/*!< Sequence or password error has been detected /;"	e	enum:__anon395a0ec00103
SD_LOCK_UNLOCK_FAILED	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^  SD_LOCK_UNLOCK_FAILED              = (14), \/*!< Sequence or password error has been detected /;"	e	enum:__anon40942c0d0103
SD_LowLevel_DMA_RxConfig	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval.c	/^void SD_LowLevel_DMA_RxConfig(uint32_t *BufferDST, uint32_t BufferSize)$/;"	f	typeref:typename:void
SD_LowLevel_DMA_RxConfig	Libraries/SDIO_Driver/stm32_sdio_common.c	/^void SD_LowLevel_DMA_RxConfig(uint32_t *BufferDST, uint32_t BufferSize)$/;"	f	typeref:typename:void
SD_LowLevel_DMA_TxConfig	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval.c	/^void SD_LowLevel_DMA_TxConfig(uint32_t *BufferSRC, uint32_t BufferSize)$/;"	f	typeref:typename:void
SD_LowLevel_DMA_TxConfig	Libraries/SDIO_Driver/stm32_sdio_common.c	/^void SD_LowLevel_DMA_TxConfig(uint32_t *BufferSRC, uint32_t BufferSize)$/;"	f	typeref:typename:void
SD_LowLevel_DeInit	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval.c	/^void SD_LowLevel_DeInit(void)$/;"	f	typeref:typename:void
SD_LowLevel_DeInit	Libraries/SDIO_Driver/stm32_sdio_common.c	/^void SD_LowLevel_DeInit(void)$/;"	f	typeref:typename:void
SD_LowLevel_Init	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval.c	/^void SD_LowLevel_Init(void)$/;"	f	typeref:typename:void
SD_LowLevel_Init	Libraries/SDIO_Driver/stm32_sdio_common.c	/^void SD_LowLevel_Init(void)$/;"	f	typeref:typename:void
SD_MAX_DATA_LENGTH	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.c	/^#define SD_MAX_DATA_LENGTH /;"	d	file:
SD_MAX_DATA_LENGTH	Libraries/SDIO_Driver/stm32_sdio_sd.c	/^#define SD_MAX_DATA_LENGTH /;"	d	file:
SD_MAX_VOLT_TRIAL	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.c	/^#define SD_MAX_VOLT_TRIAL /;"	d	file:
SD_MAX_VOLT_TRIAL	Libraries/SDIO_Driver/stm32_sdio_sd.c	/^#define SD_MAX_VOLT_TRIAL /;"	d	file:
SD_MultiBlockTest	Libraries/SDIO_Driver/example/SDIO/uSDCard/main.c	/^void SD_MultiBlockTest(void)$/;"	f	typeref:typename:void
SD_NOT_CONFIGURED	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^  SD_NOT_CONFIGURED,$/;"	e	enum:__anon395a0ec00103
SD_NOT_CONFIGURED	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^  SD_NOT_CONFIGURED,$/;"	e	enum:__anon40942c0d0103
SD_NOT_PRESENT	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^#define SD_NOT_PRESENT /;"	d
SD_NOT_PRESENT	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^#define SD_NOT_PRESENT /;"	d
SD_OCR_ADDR_MISALIGNED	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.c	/^#define SD_OCR_ADDR_MISALIGNED /;"	d	file:
SD_OCR_ADDR_MISALIGNED	Libraries/SDIO_Driver/stm32_sdio_sd.c	/^#define SD_OCR_ADDR_MISALIGNED /;"	d	file:
SD_OCR_ADDR_OUT_OF_RANGE	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.c	/^#define SD_OCR_ADDR_OUT_OF_RANGE /;"	d	file:
SD_OCR_ADDR_OUT_OF_RANGE	Libraries/SDIO_Driver/stm32_sdio_sd.c	/^#define SD_OCR_ADDR_OUT_OF_RANGE /;"	d	file:
SD_OCR_AKE_SEQ_ERROR	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.c	/^#define SD_OCR_AKE_SEQ_ERROR /;"	d	file:
SD_OCR_AKE_SEQ_ERROR	Libraries/SDIO_Driver/stm32_sdio_sd.c	/^#define SD_OCR_AKE_SEQ_ERROR /;"	d	file:
SD_OCR_BAD_ERASE_PARAM	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.c	/^#define SD_OCR_BAD_ERASE_PARAM /;"	d	file:
SD_OCR_BAD_ERASE_PARAM	Libraries/SDIO_Driver/stm32_sdio_sd.c	/^#define SD_OCR_BAD_ERASE_PARAM /;"	d	file:
SD_OCR_BLOCK_LEN_ERR	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.c	/^#define SD_OCR_BLOCK_LEN_ERR /;"	d	file:
SD_OCR_BLOCK_LEN_ERR	Libraries/SDIO_Driver/stm32_sdio_sd.c	/^#define SD_OCR_BLOCK_LEN_ERR /;"	d	file:
SD_OCR_CARD_ECC_DISABLED	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.c	/^#define SD_OCR_CARD_ECC_DISABLED /;"	d	file:
SD_OCR_CARD_ECC_DISABLED	Libraries/SDIO_Driver/stm32_sdio_sd.c	/^#define SD_OCR_CARD_ECC_DISABLED /;"	d	file:
SD_OCR_CARD_ECC_FAILED	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.c	/^#define SD_OCR_CARD_ECC_FAILED /;"	d	file:
SD_OCR_CARD_ECC_FAILED	Libraries/SDIO_Driver/stm32_sdio_sd.c	/^#define SD_OCR_CARD_ECC_FAILED /;"	d	file:
SD_OCR_CC_ERROR	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.c	/^#define SD_OCR_CC_ERROR /;"	d	file:
SD_OCR_CC_ERROR	Libraries/SDIO_Driver/stm32_sdio_sd.c	/^#define SD_OCR_CC_ERROR /;"	d	file:
SD_OCR_CID_CSD_OVERWRIETE	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.c	/^#define SD_OCR_CID_CSD_OVERWRIETE /;"	d	file:
SD_OCR_CID_CSD_OVERWRIETE	Libraries/SDIO_Driver/stm32_sdio_sd.c	/^#define SD_OCR_CID_CSD_OVERWRIETE /;"	d	file:
SD_OCR_COM_CRC_FAILED	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.c	/^#define SD_OCR_COM_CRC_FAILED /;"	d	file:
SD_OCR_COM_CRC_FAILED	Libraries/SDIO_Driver/stm32_sdio_sd.c	/^#define SD_OCR_COM_CRC_FAILED /;"	d	file:
SD_OCR_ERASE_RESET	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.c	/^#define SD_OCR_ERASE_RESET /;"	d	file:
SD_OCR_ERASE_RESET	Libraries/SDIO_Driver/stm32_sdio_sd.c	/^#define SD_OCR_ERASE_RESET /;"	d	file:
SD_OCR_ERASE_SEQ_ERR	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.c	/^#define SD_OCR_ERASE_SEQ_ERR /;"	d	file:
SD_OCR_ERASE_SEQ_ERR	Libraries/SDIO_Driver/stm32_sdio_sd.c	/^#define SD_OCR_ERASE_SEQ_ERR /;"	d	file:
SD_OCR_ERRORBITS	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.c	/^#define SD_OCR_ERRORBITS /;"	d	file:
SD_OCR_ERRORBITS	Libraries/SDIO_Driver/stm32_sdio_sd.c	/^#define SD_OCR_ERRORBITS /;"	d	file:
SD_OCR_GENERAL_UNKNOWN_ERROR	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.c	/^#define SD_OCR_GENERAL_UNKNOWN_ERROR /;"	d	file:
SD_OCR_GENERAL_UNKNOWN_ERROR	Libraries/SDIO_Driver/stm32_sdio_sd.c	/^#define SD_OCR_GENERAL_UNKNOWN_ERROR /;"	d	file:
SD_OCR_ILLEGAL_CMD	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.c	/^#define SD_OCR_ILLEGAL_CMD /;"	d	file:
SD_OCR_ILLEGAL_CMD	Libraries/SDIO_Driver/stm32_sdio_sd.c	/^#define SD_OCR_ILLEGAL_CMD /;"	d	file:
SD_OCR_LOCK_UNLOCK_FAILED	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.c	/^#define SD_OCR_LOCK_UNLOCK_FAILED /;"	d	file:
SD_OCR_LOCK_UNLOCK_FAILED	Libraries/SDIO_Driver/stm32_sdio_sd.c	/^#define SD_OCR_LOCK_UNLOCK_FAILED /;"	d	file:
SD_OCR_STREAM_READ_UNDERRUN	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.c	/^#define SD_OCR_STREAM_READ_UNDERRUN /;"	d	file:
SD_OCR_STREAM_READ_UNDERRUN	Libraries/SDIO_Driver/stm32_sdio_sd.c	/^#define SD_OCR_STREAM_READ_UNDERRUN /;"	d	file:
SD_OCR_STREAM_WRITE_OVERRUN	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.c	/^#define SD_OCR_STREAM_WRITE_OVERRUN /;"	d	file:
SD_OCR_STREAM_WRITE_OVERRUN	Libraries/SDIO_Driver/stm32_sdio_sd.c	/^#define SD_OCR_STREAM_WRITE_OVERRUN /;"	d	file:
SD_OCR_WP_ERASE_SKIP	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.c	/^#define SD_OCR_WP_ERASE_SKIP /;"	d	file:
SD_OCR_WP_ERASE_SKIP	Libraries/SDIO_Driver/stm32_sdio_sd.c	/^#define SD_OCR_WP_ERASE_SKIP /;"	d	file:
SD_OCR_WRITE_PROT_VIOLATION	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.c	/^#define SD_OCR_WRITE_PROT_VIOLATION /;"	d	file:
SD_OCR_WRITE_PROT_VIOLATION	Libraries/SDIO_Driver/stm32_sdio_sd.c	/^#define SD_OCR_WRITE_PROT_VIOLATION /;"	d	file:
SD_OK	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^  SD_OK = 0 $/;"	e	enum:__anon395a0ec00103
SD_OK	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^  SD_OK = 0 $/;"	e	enum:__anon40942c0d0103
SD_OPERATION_BLOCK	Libraries/SDIO_Driver/example/SDIO/uSDCard/main.c	/^#define SD_OPERATION_BLOCK /;"	d	file:
SD_OPERATION_END	Libraries/SDIO_Driver/example/SDIO/uSDCard/main.c	/^#define SD_OPERATION_END /;"	d	file:
SD_OPERATION_ERASE	Libraries/SDIO_Driver/example/SDIO/uSDCard/main.c	/^#define SD_OPERATION_ERASE /;"	d	file:
SD_OPERATION_MULTI_BLOCK	Libraries/SDIO_Driver/example/SDIO/uSDCard/main.c	/^#define SD_OPERATION_MULTI_BLOCK /;"	d	file:
SD_PRESENT	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^#define SD_PRESENT /;"	d
SD_PRESENT	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^#define SD_PRESENT /;"	d
SD_PowerOFF	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.c	/^SD_Error SD_PowerOFF(void)$/;"	f	typeref:typename:SD_Error
SD_PowerOFF	Libraries/SDIO_Driver/stm32_sdio_sd.c	/^SD_Error SD_PowerOFF(void)$/;"	f	typeref:typename:SD_Error
SD_PowerON	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.c	/^SD_Error SD_PowerON(void)$/;"	f	typeref:typename:SD_Error
SD_PowerON	Libraries/SDIO_Driver/stm32_sdio_sd.c	/^SD_Error SD_PowerON(void)$/;"	f	typeref:typename:SD_Error
SD_ProcessDMAIRQ	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.c	/^void SD_ProcessDMAIRQ(void)$/;"	f	typeref:typename:void
SD_ProcessDMAIRQ	Libraries/SDIO_Driver/stm32_sdio_sd.c	/^void SD_ProcessDMAIRQ(void)$/;"	f	typeref:typename:void
SD_ProcessIRQSrc	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.c	/^SD_Error SD_ProcessIRQSrc(void)$/;"	f	typeref:typename:SD_Error
SD_ProcessIRQSrc	Libraries/SDIO_Driver/stm32_sdio_sd.c	/^SD_Error SD_ProcessIRQSrc(void)$/;"	f	typeref:typename:SD_Error
SD_R6_COM_CRC_FAILED	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.c	/^#define SD_R6_COM_CRC_FAILED /;"	d	file:
SD_R6_COM_CRC_FAILED	Libraries/SDIO_Driver/stm32_sdio_sd.c	/^#define SD_R6_COM_CRC_FAILED /;"	d	file:
SD_R6_GENERAL_UNKNOWN_ERROR	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.c	/^#define SD_R6_GENERAL_UNKNOWN_ERROR /;"	d	file:
SD_R6_GENERAL_UNKNOWN_ERROR	Libraries/SDIO_Driver/stm32_sdio_sd.c	/^#define SD_R6_GENERAL_UNKNOWN_ERROR /;"	d	file:
SD_R6_ILLEGAL_CMD	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.c	/^#define SD_R6_ILLEGAL_CMD /;"	d	file:
SD_R6_ILLEGAL_CMD	Libraries/SDIO_Driver/stm32_sdio_sd.c	/^#define SD_R6_ILLEGAL_CMD /;"	d	file:
SD_REQUEST_NOT_APPLICABLE	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^  SD_REQUEST_NOT_APPLICABLE, $/;"	e	enum:__anon395a0ec00103
SD_REQUEST_NOT_APPLICABLE	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^  SD_REQUEST_NOT_APPLICABLE, $/;"	e	enum:__anon40942c0d0103
SD_REQUEST_PENDING	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^  SD_REQUEST_PENDING, $/;"	e	enum:__anon395a0ec00103
SD_REQUEST_PENDING	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^  SD_REQUEST_PENDING, $/;"	e	enum:__anon40942c0d0103
SD_RX_OVERRUN	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^  SD_RX_OVERRUN                      = (6), \/*!< Receive FIFO over-run *\/$/;"	e	enum:__anon395a0ec00103
SD_RX_OVERRUN	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^  SD_RX_OVERRUN                      = (6), \/*!< Receive FIFO over-run *\/$/;"	e	enum:__anon40942c0d0103
SD_ReadBlock	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.c	/^SD_Error SD_ReadBlock(uint8_t *readbuff, uint32_t ReadAddr, uint16_t BlockSize)$/;"	f	typeref:typename:SD_Error
SD_ReadBlock	Libraries/SDIO_Driver/stm32_sdio_sd.c	/^SD_Error SD_ReadBlock(uint8_t *readbuff, uint32_t ReadAddr, uint16_t BlockSize)$/;"	f	typeref:typename:SD_Error
SD_ReadMultiBlocks	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.c	/^SD_Error SD_ReadMultiBlocks(uint8_t *readbuff, uint32_t ReadAddr, uint16_t BlockSize, uint32_t N/;"	f	typeref:typename:SD_Error
SD_ReadMultiBlocks	Libraries/SDIO_Driver/stm32_sdio_sd.c	/^SD_Error SD_ReadMultiBlocks(uint8_t *readbuff, uint32_t ReadAddr, uint16_t BlockSize, uint32_t N/;"	f	typeref:typename:SD_Error
SD_SDIO_DISABLED	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^  SD_SDIO_DISABLED                   = (30),$/;"	e	enum:__anon395a0ec00103
SD_SDIO_DISABLED	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^  SD_SDIO_DISABLED                   = (30),$/;"	e	enum:__anon40942c0d0103
SD_SDIO_DMA	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval.h	/^#define SD_SDIO_DMA /;"	d
SD_SDIO_DMA	Libraries/SDIO_Driver/stm32_sdio_common.h	/^#define SD_SDIO_DMA /;"	d
SD_SDIO_DMA_CHANNEL	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval.h	/^ #define SD_SDIO_DMA_CHANNEL /;"	d
SD_SDIO_DMA_CHANNEL	Libraries/SDIO_Driver/stm32_sdio_common.h	/^ #define SD_SDIO_DMA_CHANNEL /;"	d
SD_SDIO_DMA_CLK	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval.h	/^#define SD_SDIO_DMA_CLK /;"	d
SD_SDIO_DMA_CLK	Libraries/SDIO_Driver/stm32_sdio_common.h	/^#define SD_SDIO_DMA_CLK /;"	d
SD_SDIO_DMA_FLAG_DMEIF	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval.h	/^ #define SD_SDIO_DMA_FLAG_DMEIF /;"	d
SD_SDIO_DMA_FLAG_DMEIF	Libraries/SDIO_Driver/stm32_sdio_common.h	/^ #define SD_SDIO_DMA_FLAG_DMEIF /;"	d
SD_SDIO_DMA_FLAG_FEIF	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval.h	/^ #define SD_SDIO_DMA_FLAG_FEIF /;"	d
SD_SDIO_DMA_FLAG_FEIF	Libraries/SDIO_Driver/stm32_sdio_common.h	/^ #define SD_SDIO_DMA_FLAG_FEIF /;"	d
SD_SDIO_DMA_FLAG_HTIF	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval.h	/^ #define SD_SDIO_DMA_FLAG_HTIF /;"	d
SD_SDIO_DMA_FLAG_HTIF	Libraries/SDIO_Driver/stm32_sdio_common.h	/^ #define SD_SDIO_DMA_FLAG_HTIF /;"	d
SD_SDIO_DMA_FLAG_TCIF	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval.h	/^ #define SD_SDIO_DMA_FLAG_TCIF /;"	d
SD_SDIO_DMA_FLAG_TCIF	Libraries/SDIO_Driver/stm32_sdio_common.h	/^ #define SD_SDIO_DMA_FLAG_TCIF /;"	d
SD_SDIO_DMA_FLAG_TEIF	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval.h	/^ #define SD_SDIO_DMA_FLAG_TEIF /;"	d
SD_SDIO_DMA_FLAG_TEIF	Libraries/SDIO_Driver/stm32_sdio_common.h	/^ #define SD_SDIO_DMA_FLAG_TEIF /;"	d
SD_SDIO_DMA_IRQHANDLER	Classes/clsSdio.cpp	/^extern "C" void SD_SDIO_DMA_IRQHANDLER(void)$/;"	f	typeref:typename:void
SD_SDIO_DMA_IRQHANDLER	Libraries/SDIO_Driver/example/SDIO/uSDCard/stm32f2xx_it.c	/^void SD_SDIO_DMA_IRQHANDLER(void)$/;"	f	typeref:typename:void
SD_SDIO_DMA_IRQHANDLER	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval.h	/^ #define SD_SDIO_DMA_IRQHANDLER /;"	d
SD_SDIO_DMA_IRQHANDLER	Libraries/SDIO_Driver/stm32_sdio_common.h	/^ #define SD_SDIO_DMA_IRQHANDLER /;"	d
SD_SDIO_DMA_IRQn	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval.h	/^ #define SD_SDIO_DMA_IRQn /;"	d
SD_SDIO_DMA_IRQn	Libraries/SDIO_Driver/stm32_sdio_common.h	/^ #define SD_SDIO_DMA_IRQn /;"	d
SD_SDIO_DMA_STREAM	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval.h	/^ #define SD_SDIO_DMA_STREAM /;"	d
SD_SDIO_DMA_STREAM	Libraries/SDIO_Driver/stm32_sdio_common.h	/^ #define SD_SDIO_DMA_STREAM /;"	d
SD_SDIO_DMA_STREAM3	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval.h	/^#define SD_SDIO_DMA_STREAM3	/;"	d
SD_SDIO_DMA_STREAM3	Libraries/SDIO_Driver/stm32_sdio_common.h	/^#define SD_SDIO_DMA_STREAM3	/;"	d
SD_SDIO_FUNCTION_BUSY	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^  SD_SDIO_FUNCTION_BUSY              = (31),$/;"	e	enum:__anon395a0ec00103
SD_SDIO_FUNCTION_BUSY	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^  SD_SDIO_FUNCTION_BUSY              = (31),$/;"	e	enum:__anon40942c0d0103
SD_SDIO_FUNCTION_FAILED	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^  SD_SDIO_FUNCTION_FAILED            = (32),$/;"	e	enum:__anon395a0ec00103
SD_SDIO_FUNCTION_FAILED	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^  SD_SDIO_FUNCTION_FAILED            = (32),$/;"	e	enum:__anon40942c0d0103
SD_SDIO_UNKNOWN_FUNCTION	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^  SD_SDIO_UNKNOWN_FUNCTION           = (33),$/;"	e	enum:__anon395a0ec00103
SD_SDIO_UNKNOWN_FUNCTION	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^  SD_SDIO_UNKNOWN_FUNCTION           = (33),$/;"	e	enum:__anon40942c0d0103
SD_SINGLE_BUS_SUPPORT	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.c	/^#define SD_SINGLE_BUS_SUPPORT /;"	d	file:
SD_SINGLE_BUS_SUPPORT	Libraries/SDIO_Driver/stm32_sdio_sd.c	/^#define SD_SINGLE_BUS_SUPPORT /;"	d	file:
SD_START_BIT_ERR	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^  SD_START_BIT_ERR                   = (7), \/*!< Start bit not detected on all data signals in /;"	e	enum:__anon395a0ec00103
SD_START_BIT_ERR	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^  SD_START_BIT_ERR                   = (7), \/*!< Start bit not detected on all data signals in /;"	e	enum:__anon40942c0d0103
SD_STD_CAPACITY	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.c	/^#define SD_STD_CAPACITY /;"	d	file:
SD_STD_CAPACITY	Libraries/SDIO_Driver/stm32_sdio_sd.c	/^#define SD_STD_CAPACITY /;"	d	file:
SD_STREAM_READ_UNDERRUN	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^  SD_STREAM_READ_UNDERRUN            = (20), \/*!< The card could not sustain data transfer in s/;"	e	enum:__anon395a0ec00103
SD_STREAM_READ_UNDERRUN	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^  SD_STREAM_READ_UNDERRUN            = (20), \/*!< The card could not sustain data transfer in s/;"	e	enum:__anon40942c0d0103
SD_STREAM_WRITE_OVERRUN	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^  SD_STREAM_WRITE_OVERRUN            = (21), \/*!< The card could not sustain data programming i/;"	e	enum:__anon395a0ec00103
SD_STREAM_WRITE_OVERRUN	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^  SD_STREAM_WRITE_OVERRUN            = (21), \/*!< The card could not sustain data programming i/;"	e	enum:__anon40942c0d0103
SD_SWITCH_ERROR	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^  SD_SWITCH_ERROR                    = (29),$/;"	e	enum:__anon395a0ec00103
SD_SWITCH_ERROR	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^  SD_SWITCH_ERROR                    = (29),$/;"	e	enum:__anon40942c0d0103
SD_SelectDeselect	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.c	/^SD_Error SD_SelectDeselect(uint32_t addr)$/;"	f	typeref:typename:SD_Error
SD_SelectDeselect	Libraries/SDIO_Driver/stm32_sdio_sd.c	/^SD_Error SD_SelectDeselect(uint32_t addr)$/;"	f	typeref:typename:SD_Error
SD_SendSDStatus	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.c	/^SD_Error SD_SendSDStatus(uint32_t *psdstatus)$/;"	f	typeref:typename:SD_Error
SD_SendSDStatus	Libraries/SDIO_Driver/stm32_sdio_sd.c	/^SD_Error SD_SendSDStatus(uint32_t *psdstatus)$/;"	f	typeref:typename:SD_Error
SD_SendStatus	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.c	/^SD_Error SD_SendStatus(uint32_t *pcardstatus)$/;"	f	typeref:typename:SD_Error
SD_SendStatus	Libraries/SDIO_Driver/stm32_sdio_sd.c	/^SD_Error SD_SendStatus(uint32_t *pcardstatus)$/;"	f	typeref:typename:SD_Error
SD_SingleBlockTest	Libraries/SDIO_Driver/example/SDIO/uSDCard/main.c	/^void SD_SingleBlockTest(void)$/;"	f	typeref:typename:void
SD_StopTransfer	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.c	/^SD_Error SD_StopTransfer(void)$/;"	f	typeref:typename:SD_Error
SD_StopTransfer	Libraries/SDIO_Driver/stm32_sdio_sd.c	/^SD_Error SD_StopTransfer(void)$/;"	f	typeref:typename:SD_Error
SD_TRANSFER_BUSY	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^  SD_TRANSFER_BUSY = 1,$/;"	e	enum:__anon395a0ec00203
SD_TRANSFER_BUSY	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^  SD_TRANSFER_BUSY = 1,$/;"	e	enum:__anon40942c0d0203
SD_TRANSFER_ERROR	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^  SD_TRANSFER_ERROR$/;"	e	enum:__anon395a0ec00203
SD_TRANSFER_ERROR	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^  SD_TRANSFER_ERROR$/;"	e	enum:__anon40942c0d0203
SD_TRANSFER_OK	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^  SD_TRANSFER_OK  = 0,$/;"	e	enum:__anon395a0ec00203
SD_TRANSFER_OK	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^  SD_TRANSFER_OK  = 0,$/;"	e	enum:__anon40942c0d0203
SD_TX_UNDERRUN	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^  SD_TX_UNDERRUN                     = (5), \/*!< Transmit FIFO under-run *\/$/;"	e	enum:__anon395a0ec00103
SD_TX_UNDERRUN	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^  SD_TX_UNDERRUN                     = (5), \/*!< Transmit FIFO under-run *\/$/;"	e	enum:__anon40942c0d0103
SD_UNSUPPORTED_FEATURE	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^  SD_UNSUPPORTED_FEATURE,  $/;"	e	enum:__anon395a0ec00103
SD_UNSUPPORTED_FEATURE	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^  SD_UNSUPPORTED_FEATURE,  $/;"	e	enum:__anon40942c0d0103
SD_UNSUPPORTED_HW	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^  SD_UNSUPPORTED_HW,  $/;"	e	enum:__anon395a0ec00103
SD_UNSUPPORTED_HW	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^  SD_UNSUPPORTED_HW,  $/;"	e	enum:__anon40942c0d0103
SD_VOLTAGE_WINDOW_SD	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.c	/^#define SD_VOLTAGE_WINDOW_SD /;"	d	file:
SD_VOLTAGE_WINDOW_SD	Libraries/SDIO_Driver/stm32_sdio_sd.c	/^#define SD_VOLTAGE_WINDOW_SD /;"	d	file:
SD_WIDE_BUS_SUPPORT	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.c	/^#define SD_WIDE_BUS_SUPPORT /;"	d	file:
SD_WIDE_BUS_SUPPORT	Libraries/SDIO_Driver/stm32_sdio_sd.c	/^#define SD_WIDE_BUS_SUPPORT /;"	d	file:
SD_WP_ERASE_SKIP	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^  SD_WP_ERASE_SKIP                   = (23), \/*!< only partial address space was erased *\/$/;"	e	enum:__anon395a0ec00103
SD_WP_ERASE_SKIP	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^  SD_WP_ERASE_SKIP                   = (23), \/*!< only partial address space was erased *\/$/;"	e	enum:__anon40942c0d0103
SD_WRITE_PROT_VIOLATION	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^  SD_WRITE_PROT_VIOLATION            = (13), \/*!< Attempt to program a write protect block *\/$/;"	e	enum:__anon395a0ec00103
SD_WRITE_PROT_VIOLATION	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^  SD_WRITE_PROT_VIOLATION            = (13), \/*!< Attempt to program a write protect block *\/$/;"	e	enum:__anon40942c0d0103
SD_WaitReadOperation	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.c	/^SD_Error SD_WaitReadOperation(void)$/;"	f	typeref:typename:SD_Error
SD_WaitReadOperation	Libraries/SDIO_Driver/stm32_sdio_sd.c	/^SD_Error SD_WaitReadOperation(void)$/;"	f	typeref:typename:SD_Error
SD_WaitWriteOperation	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.c	/^SD_Error SD_WaitWriteOperation(void)$/;"	f	typeref:typename:SD_Error
SD_WaitWriteOperation	Libraries/SDIO_Driver/stm32_sdio_sd.c	/^SD_Error SD_WaitWriteOperation(void)$/;"	f	typeref:typename:SD_Error
SD_WriteBlock	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.c	/^SD_Error SD_WriteBlock(uint8_t *writebuff, uint32_t WriteAddr, uint16_t BlockSize)$/;"	f	typeref:typename:SD_Error
SD_WriteBlock	Libraries/SDIO_Driver/stm32_sdio_sd.c	/^SD_Error SD_WriteBlock(uint8_t *writebuff, uint32_t WriteAddr, uint16_t BlockSize)$/;"	f	typeref:typename:SD_Error
SD_WriteMultiBlocks	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.c	/^SD_Error SD_WriteMultiBlocks(uint8_t *writebuff, uint32_t WriteAddr, uint16_t BlockSize, uint32_/;"	f	typeref:typename:SD_Error
SD_WriteMultiBlocks	Libraries/SDIO_Driver/stm32_sdio_sd.c	/^SD_Error SD_WriteMultiBlocks(uint8_t *writebuff, uint32_t WriteAddr, uint16_t BlockSize, uint32_/;"	f	typeref:typename:SD_Error
SD_cid	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^  SD_CID SD_cid;$/;"	m	struct:__anon395a0ec00708	typeref:typename:SD_CID
SD_cid	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^  SD_CID SD_cid;$/;"	m	struct:__anon40942c0d0708	typeref:typename:SD_CID
SD_csd	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^  SD_CSD SD_csd;$/;"	m	struct:__anon395a0ec00708	typeref:typename:SD_CSD
SD_csd	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^  SD_CSD SD_csd;$/;"	m	struct:__anon40942c0d0708	typeref:typename:SD_CSD
SECTOR_MASK	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_flash.c	/^#define SECTOR_MASK /;"	d	file:
SECURED_MODE	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^  __IO uint8_t SECURED_MODE;$/;"	m	struct:__anon395a0ec00608	typeref:typename:__IO uint8_t
SECURED_MODE	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^  __IO uint8_t SECURED_MODE;$/;"	m	struct:__anon40942c0d0608	typeref:typename:__IO uint8_t
SECU_ID_SIZE	FreeRTOS/portable/IAR/78K0R/portmacro.h	/^#define SECU_ID_SIZE /;"	d
SECU_ID_SIZE	FreeRTOS/portable/IAR/RL78/portmacro.h	/^#define SECU_ID_SIZE /;"	d
SEMAPHORE_H	FreeRTOS/include/semphr.h	/^#define SEMAPHORE_H$/;"	d
SET	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^typedef enum {RESET = 0, SET = !RESET} FlagStatus, ITStatus;$/;"	e	enum:__anon3e8f98ce0103
SETNAME	main.cpp	/^#define SETNAME$/;"	d	file:
SET_BIT	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define SET_BIT(/;"	d
SET_READONLY	FreeRTOS/portable/WizC/PIC18/Install.bat	/^:SET_READONLY$/;"	l
SHA1BUSY_TIMEOUT	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_hash_sha1.c	/^#define SHA1BUSY_TIMEOUT /;"	d	file:
SHCSR	Libraries/CMSIS/Include/core_cm0.h	/^  __IO uint32_t SHCSR;                   \/*!< Offset: 0x024 (R\/W)  System Handler Control and /;"	m	struct:__anon84a969300a08	typeref:typename:__IO uint32_t
SHCSR	Libraries/CMSIS/Include/core_cm3.h	/^  __IO uint32_t SHCSR;                   \/*!< Offset: 0x024 (R\/W)  System Handler Control and /;"	m	struct:__anon84a975f30a08	typeref:typename:__IO uint32_t
SHCSR	Libraries/CMSIS/Include/core_cm4.h	/^  __IO uint32_t SHCSR;                   \/*!< Offset: 0x024 (R\/W)  System Handler Control and /;"	m	struct:__anon84a97a340a08	typeref:typename:__IO uint32_t
SHORT	Libraries/fatfs/src/integer.h	/^typedef short			SHORT;$/;"	t	typeref:typename:short
SHP	Libraries/CMSIS/Include/core_cm0.h	/^  __IO uint32_t SHP[2];                  \/*!< Offset: 0x01C (R\/W)  System Handlers Priority Re/;"	m	struct:__anon84a969300a08	typeref:typename:__IO uint32_t[2]
SHP	Libraries/CMSIS/Include/core_cm3.h	/^  __IO uint8_t  SHP[12];                 \/*!< Offset: 0x018 (R\/W)  System Handlers Priority Re/;"	m	struct:__anon84a975f30a08	typeref:typename:__IO uint8_t[12]
SHP	Libraries/CMSIS/Include/core_cm4.h	/^  __IO uint8_t  SHP[12];                 \/*!< Offset: 0x018 (R\/W)  System Handlers Priority Re/;"	m	struct:__anon84a97a340a08	typeref:typename:__IO uint8_t[12]
SIG_OUTPUT_COMPARE1A	FreeRTOS/portable/GCC/ATMega323/port.c	/^	void SIG_OUTPUT_COMPARE1A( void )$/;"	f	typeref:typename:void
SIG_OUTPUT_COMPARE1A	FreeRTOS/portable/IAR/ATMega323/port.c	/^	__interrupt void SIG_OUTPUT_COMPARE1A( void )$/;"	f	typeref:typename:__interrupt void
SIG_OUTPUT_COMPARE1A	FreeRTOS/portable/IAR/ATMega323/port.c	/^	__task void SIG_OUTPUT_COMPARE1A( void )$/;"	f	typeref:typename:__task void
SIZE_OF_PROTECTED_AREA	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^  __IO uint32_t SIZE_OF_PROTECTED_AREA;$/;"	m	struct:__anon395a0ec00608	typeref:typename:__IO uint32_t
SIZE_OF_PROTECTED_AREA	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^  __IO uint32_t SIZE_OF_PROTECTED_AREA;$/;"	m	struct:__anon40942c0d0608	typeref:typename:__IO uint32_t
SLAK_TIMEOUT	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_can.c	/^#define SLAK_TIMEOUT /;"	d	file:
SMCR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint16_t SMCR;        \/*!< TIM slave mode control register,     Address offset: 0x08 *\/$/;"	m	struct:__anon3e8f98ce2108	typeref:typename:__IO uint16_t
SMCR_ETR_MASK	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_tim.c	/^#define SMCR_ETR_MASK /;"	d	file:
SMPR1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t SMPR1;  \/*!< ADC sample time register 1,                  Address offset: 0x0C /;"	m	struct:__anon3e8f98ce0408	typeref:typename:__IO uint32_t
SMPR1_SMP_SET	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_adc.c	/^#define SMPR1_SMP_SET /;"	d	file:
SMPR2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t SMPR2;  \/*!< ADC sample time register 2,                  Address offset: 0x10 /;"	m	struct:__anon3e8f98ce0408	typeref:typename:__IO uint32_t
SMPR2_SMP_SET	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_adc.c	/^#define SMPR2_SMP_SET /;"	d	file:
SPEED_CLASS	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^  __IO uint8_t SPEED_CLASS;$/;"	m	struct:__anon395a0ec00608	typeref:typename:__IO uint8_t
SPEED_CLASS	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^  __IO uint8_t SPEED_CLASS;$/;"	m	struct:__anon40942c0d0608	typeref:typename:__IO uint8_t
SPI1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define SPI1 /;"	d
SPI1_BASE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define SPI1_BASE /;"	d
SPI1_IRQHandler	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/arm/startup_stm32f2xx.s	/^SPI1_IRQHandler                                                          $/;"	l
SPI1_IRQHandler	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/iar/startup_stm32f2xx.s	/^SPI1_IRQHandler  $/;"	l
SPI1_IRQn	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  SPI1_IRQn                   = 35,     \/*!< SPI1 global Interrupt                             /;"	e	enum:IRQn
SPI2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define SPI2 /;"	d
SPI2_BASE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define SPI2_BASE /;"	d
SPI2_IRQHandler	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/arm/startup_stm32f2xx.s	/^SPI2_IRQHandler                                                           $/;"	l
SPI2_IRQHandler	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/iar/startup_stm32f2xx.s	/^SPI2_IRQHandler  $/;"	l
SPI2_IRQn	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  SPI2_IRQn                   = 36,     \/*!< SPI2 global Interrupt                             /;"	e	enum:IRQn
SPI3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define SPI3 /;"	d
SPI3_BASE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define SPI3_BASE /;"	d
SPI3_IRQHandler	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/arm/startup_stm32f2xx.s	/^SPI3_IRQHandler                                                            $/;"	l
SPI3_IRQHandler	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/iar/startup_stm32f2xx.s	/^SPI3_IRQHandler  $/;"	l
SPI3_IRQn	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  SPI3_IRQn                   = 51,     \/*!< SPI3 global Interrupt                             /;"	e	enum:IRQn
SPI_BaudRatePrescaler	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_spi.h	/^  uint16_t SPI_BaudRatePrescaler;   \/*!< Specifies the Baud Rate prescaler value which will be$/;"	m	struct:__anonb4ca7fe90108	typeref:typename:uint16_t
SPI_BaudRatePrescaler_128	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_spi.h	/^#define SPI_BaudRatePrescaler_128 /;"	d
SPI_BaudRatePrescaler_16	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_spi.h	/^#define SPI_BaudRatePrescaler_16 /;"	d
SPI_BaudRatePrescaler_2	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_spi.h	/^#define SPI_BaudRatePrescaler_2 /;"	d
SPI_BaudRatePrescaler_256	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_spi.h	/^#define SPI_BaudRatePrescaler_256 /;"	d
SPI_BaudRatePrescaler_32	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_spi.h	/^#define SPI_BaudRatePrescaler_32 /;"	d
SPI_BaudRatePrescaler_4	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_spi.h	/^#define SPI_BaudRatePrescaler_4 /;"	d
SPI_BaudRatePrescaler_64	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_spi.h	/^#define SPI_BaudRatePrescaler_64 /;"	d
SPI_BaudRatePrescaler_8	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_spi.h	/^#define SPI_BaudRatePrescaler_8 /;"	d
SPI_BiDirectionalLineConfig	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_spi.c	/^void SPI_BiDirectionalLineConfig(SPI_TypeDef* SPIx, uint16_t SPI_Direction)$/;"	f	typeref:typename:void
SPI_CPHA	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_spi.h	/^  uint16_t SPI_CPHA;                \/*!< Specifies the clock active edge for the bit capture.$/;"	m	struct:__anonb4ca7fe90108	typeref:typename:uint16_t
SPI_CPHA_1Edge	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_spi.h	/^#define SPI_CPHA_1Edge /;"	d
SPI_CPHA_2Edge	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_spi.h	/^#define SPI_CPHA_2Edge /;"	d
SPI_CPOL	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_spi.h	/^  uint16_t SPI_CPOL;                \/*!< Specifies the serial clock steady state.$/;"	m	struct:__anonb4ca7fe90108	typeref:typename:uint16_t
SPI_CPOL_High	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_spi.h	/^#define SPI_CPOL_High /;"	d
SPI_CPOL_Low	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_spi.h	/^#define SPI_CPOL_Low /;"	d
SPI_CR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 SPI_CR; 	\/\/ Control Register$/;"	m	struct:_AT91S_SPI	typeref:typename:AT91_REG
SPI_CR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 SPI_CR; 	\/\/ Control Register$/;"	m	struct:_AT91S_SPI	typeref:typename:AT91_REG
SPI_CR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SPI_CR; 	\/\/ Control Register$/;"	m	struct:_AT91S_SPI	typeref:typename:AT91_REG
SPI_CR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define SPI_CR /;"	d
SPI_CR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 SPI_CR; 	\/\/ Control Register$/;"	m	struct:_AT91S_SPI	typeref:typename:AT91_REG
SPI_CR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define SPI_CR /;"	d
SPI_CR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 SPI_CR; 	\/\/ Control Register$/;"	m	struct:_AT91S_SPI	typeref:typename:AT91_REG
SPI_CR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define SPI_CR /;"	d
SPI_CR1_BIDIMODE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  SPI_CR1_BIDIMODE /;"	d
SPI_CR1_BIDIOE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  SPI_CR1_BIDIOE /;"	d
SPI_CR1_BR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  SPI_CR1_BR /;"	d
SPI_CR1_BR_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  SPI_CR1_BR_0 /;"	d
SPI_CR1_BR_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  SPI_CR1_BR_1 /;"	d
SPI_CR1_BR_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  SPI_CR1_BR_2 /;"	d
SPI_CR1_CPHA	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  SPI_CR1_CPHA /;"	d
SPI_CR1_CPOL	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  SPI_CR1_CPOL /;"	d
SPI_CR1_CRCEN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  SPI_CR1_CRCEN /;"	d
SPI_CR1_CRCNEXT	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  SPI_CR1_CRCNEXT /;"	d
SPI_CR1_DFF	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  SPI_CR1_DFF /;"	d
SPI_CR1_LSBFIRST	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  SPI_CR1_LSBFIRST /;"	d
SPI_CR1_MSTR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  SPI_CR1_MSTR /;"	d
SPI_CR1_RXONLY	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  SPI_CR1_RXONLY /;"	d
SPI_CR1_SPE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  SPI_CR1_SPE /;"	d
SPI_CR1_SSI	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  SPI_CR1_SSI /;"	d
SPI_CR1_SSM	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  SPI_CR1_SSM /;"	d
SPI_CR2_ERRIE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  SPI_CR2_ERRIE /;"	d
SPI_CR2_FRF	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_spi.c	/^#define SPI_CR2_FRF /;"	d	file:
SPI_CR2_RXDMAEN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  SPI_CR2_RXDMAEN /;"	d
SPI_CR2_RXNEIE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  SPI_CR2_RXNEIE /;"	d
SPI_CR2_SSOE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  SPI_CR2_SSOE /;"	d
SPI_CR2_TXDMAEN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  SPI_CR2_TXDMAEN /;"	d
SPI_CR2_TXEIE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  SPI_CR2_TXEIE /;"	d
SPI_CRCPR_CRCPOLY	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  SPI_CRCPR_CRCPOLY /;"	d
SPI_CRCPolynomial	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_spi.h	/^  uint16_t SPI_CRCPolynomial;       \/*!< Specifies the polynomial used for the CRC calculation./;"	m	struct:__anonb4ca7fe90108	typeref:typename:uint16_t
SPI_CRC_Rx	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_spi.h	/^#define SPI_CRC_Rx /;"	d
SPI_CRC_Tx	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_spi.h	/^#define SPI_CRC_Tx /;"	d
SPI_CSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 SPI_CSR[4]; 	\/\/ Chip Select Register$/;"	m	struct:_AT91S_SPI	typeref:typename:AT91_REG[4]
SPI_CSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 SPI_CSR[4]; 	\/\/ Chip Select Register$/;"	m	struct:_AT91S_SPI	typeref:typename:AT91_REG[4]
SPI_CSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SPI_CSR[4]; 	\/\/ Chip Select Register$/;"	m	struct:_AT91S_SPI	typeref:typename:AT91_REG[4]
SPI_CSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define SPI_CSR /;"	d
SPI_CSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 SPI_CSR[4]; 	\/\/ Chip Select Register$/;"	m	struct:_AT91S_SPI	typeref:typename:AT91_REG[4]
SPI_CSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define SPI_CSR /;"	d
SPI_CSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 SPI_CSR[4]; 	\/\/ Chip Select Register$/;"	m	struct:_AT91S_SPI	typeref:typename:AT91_REG[4]
SPI_CSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define SPI_CSR /;"	d
SPI_CalculateCRC	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_spi.c	/^void SPI_CalculateCRC(SPI_TypeDef* SPIx, FunctionalState NewState)$/;"	f	typeref:typename:void
SPI_ClearFlag	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_spi.h	/^#define SPI_ClearFlag /;"	d
SPI_ClearITPendingBit	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_spi.h	/^#define SPI_ClearITPendingBit /;"	d
SPI_Cmd	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_spi.c	/^void SPI_Cmd(SPI_TypeDef* SPIx, FunctionalState NewState)$/;"	f	typeref:typename:void
SPI_DMACmd	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_spi.h	/^#define SPI_DMACmd /;"	d
SPI_DMAReq_Rx	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_spi.h	/^#define SPI_DMAReq_Rx /;"	d
SPI_DMAReq_Tx	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_spi.h	/^#define SPI_DMAReq_Tx /;"	d
SPI_DR_DR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  SPI_DR_DR /;"	d
SPI_DataSize	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_spi.h	/^  uint16_t SPI_DataSize;            \/*!< Specifies the SPI data size.$/;"	m	struct:__anonb4ca7fe90108	typeref:typename:uint16_t
SPI_DataSizeConfig	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_spi.c	/^void SPI_DataSizeConfig(SPI_TypeDef* SPIx, uint16_t SPI_DataSize)$/;"	f	typeref:typename:void
SPI_DataSize_16b	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_spi.h	/^#define SPI_DataSize_16b /;"	d
SPI_DataSize_8b	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_spi.h	/^#define SPI_DataSize_8b /;"	d
SPI_DeInit	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_spi.h	/^#define SPI_DeInit /;"	d
SPI_Direction	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_spi.h	/^  uint16_t SPI_Direction;           \/*!< Specifies the SPI unidirectional or bidirectional data/;"	m	struct:__anonb4ca7fe90108	typeref:typename:uint16_t
SPI_Direction_1Line_Rx	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_spi.h	/^#define SPI_Direction_1Line_Rx /;"	d
SPI_Direction_1Line_Tx	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_spi.h	/^#define SPI_Direction_1Line_Tx /;"	d
SPI_Direction_2Lines_FullDuplex	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_spi.h	/^#define SPI_Direction_2Lines_FullDuplex /;"	d
SPI_Direction_2Lines_RxOnly	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_spi.h	/^#define SPI_Direction_2Lines_RxOnly /;"	d
SPI_Direction_Rx	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_spi.h	/^#define SPI_Direction_Rx /;"	d
SPI_Direction_Tx	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_spi.h	/^#define SPI_Direction_Tx /;"	d
SPI_FLAG_BSY	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_spi.h	/^#define SPI_FLAG_BSY /;"	d
SPI_FLAG_CRCERR	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_spi.h	/^#define SPI_FLAG_CRCERR /;"	d
SPI_FLAG_MODF	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_spi.h	/^#define SPI_FLAG_MODF /;"	d
SPI_FLAG_OVR	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_spi.h	/^#define SPI_FLAG_OVR /;"	d
SPI_FLAG_RXNE	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_spi.h	/^#define SPI_FLAG_RXNE /;"	d
SPI_FLAG_TXE	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_spi.h	/^#define SPI_FLAG_TXE /;"	d
SPI_FirstBit	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_spi.h	/^  uint16_t SPI_FirstBit;            \/*!< Specifies whether data transfers start from MSB or LSB/;"	m	struct:__anonb4ca7fe90108	typeref:typename:uint16_t
SPI_FirstBit_LSB	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_spi.h	/^#define SPI_FirstBit_LSB /;"	d
SPI_FirstBit_MSB	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_spi.h	/^#define SPI_FirstBit_MSB /;"	d
SPI_GetCRC	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_spi.c	/^uint16_t SPI_GetCRC(SPI_TypeDef* SPIx, uint8_t SPI_CRC)$/;"	f	typeref:typename:uint16_t
SPI_GetCRCPolynomial	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_spi.c	/^uint16_t SPI_GetCRCPolynomial(SPI_TypeDef* SPIx)$/;"	f	typeref:typename:uint16_t
SPI_GetFlagStatus	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_spi.h	/^#define SPI_GetFlagStatus /;"	d
SPI_GetITStatus	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_spi.h	/^#define SPI_GetITStatus /;"	d
SPI_I2SCFGR_CHLEN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  SPI_I2SCFGR_CHLEN /;"	d
SPI_I2SCFGR_CKPOL	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  SPI_I2SCFGR_CKPOL /;"	d
SPI_I2SCFGR_DATLEN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  SPI_I2SCFGR_DATLEN /;"	d
SPI_I2SCFGR_DATLEN_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  SPI_I2SCFGR_DATLEN_0 /;"	d
SPI_I2SCFGR_DATLEN_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  SPI_I2SCFGR_DATLEN_1 /;"	d
SPI_I2SCFGR_I2SCFG	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  SPI_I2SCFGR_I2SCFG /;"	d
SPI_I2SCFGR_I2SCFG_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  SPI_I2SCFGR_I2SCFG_0 /;"	d
SPI_I2SCFGR_I2SCFG_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  SPI_I2SCFGR_I2SCFG_1 /;"	d
SPI_I2SCFGR_I2SE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  SPI_I2SCFGR_I2SE /;"	d
SPI_I2SCFGR_I2SMOD	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  SPI_I2SCFGR_I2SMOD /;"	d
SPI_I2SCFGR_I2SSTD	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  SPI_I2SCFGR_I2SSTD /;"	d
SPI_I2SCFGR_I2SSTD_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  SPI_I2SCFGR_I2SSTD_0 /;"	d
SPI_I2SCFGR_I2SSTD_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  SPI_I2SCFGR_I2SSTD_1 /;"	d
SPI_I2SCFGR_PCMSYNC	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  SPI_I2SCFGR_PCMSYNC /;"	d
SPI_I2SPR_I2SDIV	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  SPI_I2SPR_I2SDIV /;"	d
SPI_I2SPR_MCKOE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  SPI_I2SPR_MCKOE /;"	d
SPI_I2SPR_ODD	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  SPI_I2SPR_ODD /;"	d
SPI_I2S_ClearFlag	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_spi.c	/^void SPI_I2S_ClearFlag(SPI_TypeDef* SPIx, uint16_t SPI_I2S_FLAG)$/;"	f	typeref:typename:void
SPI_I2S_ClearITPendingBit	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_spi.c	/^void SPI_I2S_ClearITPendingBit(SPI_TypeDef* SPIx, uint8_t SPI_I2S_IT)$/;"	f	typeref:typename:void
SPI_I2S_DMACmd	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_spi.c	/^void SPI_I2S_DMACmd(SPI_TypeDef* SPIx, uint16_t SPI_I2S_DMAReq, FunctionalState NewState)$/;"	f	typeref:typename:void
SPI_I2S_DMAReq_Rx	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_spi.h	/^#define SPI_I2S_DMAReq_Rx /;"	d
SPI_I2S_DMAReq_Tx	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_spi.h	/^#define SPI_I2S_DMAReq_Tx /;"	d
SPI_I2S_DeInit	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_spi.c	/^void SPI_I2S_DeInit(SPI_TypeDef* SPIx)$/;"	f	typeref:typename:void
SPI_I2S_FLAG_BSY	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_spi.h	/^#define SPI_I2S_FLAG_BSY /;"	d
SPI_I2S_FLAG_OVR	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_spi.h	/^#define SPI_I2S_FLAG_OVR /;"	d
SPI_I2S_FLAG_RXNE	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_spi.h	/^#define SPI_I2S_FLAG_RXNE /;"	d
SPI_I2S_FLAG_TIFRFE	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_spi.h	/^#define SPI_I2S_FLAG_TIFRFE /;"	d
SPI_I2S_FLAG_TXE	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_spi.h	/^#define SPI_I2S_FLAG_TXE /;"	d
SPI_I2S_GetFlagStatus	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_spi.c	/^FlagStatus SPI_I2S_GetFlagStatus(SPI_TypeDef* SPIx, uint16_t SPI_I2S_FLAG)$/;"	f	typeref:typename:FlagStatus
SPI_I2S_GetITStatus	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_spi.c	/^ITStatus SPI_I2S_GetITStatus(SPI_TypeDef* SPIx, uint8_t SPI_I2S_IT)$/;"	f	typeref:typename:ITStatus
SPI_I2S_ITConfig	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_spi.c	/^void SPI_I2S_ITConfig(SPI_TypeDef* SPIx, uint8_t SPI_I2S_IT, FunctionalState NewState)$/;"	f	typeref:typename:void
SPI_I2S_IT_ERR	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_spi.h	/^#define SPI_I2S_IT_ERR /;"	d
SPI_I2S_IT_OVR	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_spi.h	/^#define SPI_I2S_IT_OVR /;"	d
SPI_I2S_IT_RXNE	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_spi.h	/^#define SPI_I2S_IT_RXNE /;"	d
SPI_I2S_IT_TIFRFE	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_spi.h	/^#define SPI_I2S_IT_TIFRFE /;"	d
SPI_I2S_IT_TXE	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_spi.h	/^#define SPI_I2S_IT_TXE /;"	d
SPI_I2S_ReceiveData	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_spi.c	/^uint16_t SPI_I2S_ReceiveData(SPI_TypeDef* SPIx)$/;"	f	typeref:typename:uint16_t
SPI_I2S_SendData	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_spi.c	/^void SPI_I2S_SendData(SPI_TypeDef* SPIx, uint16_t Data)$/;"	f	typeref:typename:void
SPI_IDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 SPI_IDR; 	\/\/ Interrupt Disable Register$/;"	m	struct:_AT91S_SPI	typeref:typename:AT91_REG
SPI_IDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 SPI_IDR; 	\/\/ Interrupt Disable Register$/;"	m	struct:_AT91S_SPI	typeref:typename:AT91_REG
SPI_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SPI_IDR; 	\/\/ Interrupt Disable Register$/;"	m	struct:_AT91S_SPI	typeref:typename:AT91_REG
SPI_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define SPI_IDR /;"	d
SPI_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 SPI_IDR; 	\/\/ Interrupt Disable Register$/;"	m	struct:_AT91S_SPI	typeref:typename:AT91_REG
SPI_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define SPI_IDR /;"	d
SPI_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 SPI_IDR; 	\/\/ Interrupt Disable Register$/;"	m	struct:_AT91S_SPI	typeref:typename:AT91_REG
SPI_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define SPI_IDR /;"	d
SPI_IER	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 SPI_IER; 	\/\/ Interrupt Enable Register$/;"	m	struct:_AT91S_SPI	typeref:typename:AT91_REG
SPI_IER	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 SPI_IER; 	\/\/ Interrupt Enable Register$/;"	m	struct:_AT91S_SPI	typeref:typename:AT91_REG
SPI_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SPI_IER; 	\/\/ Interrupt Enable Register$/;"	m	struct:_AT91S_SPI	typeref:typename:AT91_REG
SPI_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define SPI_IER /;"	d
SPI_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 SPI_IER; 	\/\/ Interrupt Enable Register$/;"	m	struct:_AT91S_SPI	typeref:typename:AT91_REG
SPI_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define SPI_IER /;"	d
SPI_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 SPI_IER; 	\/\/ Interrupt Enable Register$/;"	m	struct:_AT91S_SPI	typeref:typename:AT91_REG
SPI_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define SPI_IER /;"	d
SPI_IMR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 SPI_IMR; 	\/\/ Interrupt Mask Register$/;"	m	struct:_AT91S_SPI	typeref:typename:AT91_REG
SPI_IMR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 SPI_IMR; 	\/\/ Interrupt Mask Register$/;"	m	struct:_AT91S_SPI	typeref:typename:AT91_REG
SPI_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SPI_IMR; 	\/\/ Interrupt Mask Register$/;"	m	struct:_AT91S_SPI	typeref:typename:AT91_REG
SPI_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define SPI_IMR /;"	d
SPI_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 SPI_IMR; 	\/\/ Interrupt Mask Register$/;"	m	struct:_AT91S_SPI	typeref:typename:AT91_REG
SPI_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define SPI_IMR /;"	d
SPI_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 SPI_IMR; 	\/\/ Interrupt Mask Register$/;"	m	struct:_AT91S_SPI	typeref:typename:AT91_REG
SPI_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define SPI_IMR /;"	d
SPI_ITConfig	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_spi.h	/^#define SPI_ITConfig /;"	d
SPI_IT_CRCERR	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_spi.h	/^#define SPI_IT_CRCERR /;"	d
SPI_IT_ERR	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_spi.h	/^#define SPI_IT_ERR /;"	d
SPI_IT_MODF	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_spi.h	/^#define SPI_IT_MODF /;"	d
SPI_IT_OVR	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_spi.h	/^#define SPI_IT_OVR /;"	d
SPI_IT_RXNE	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_spi.h	/^#define SPI_IT_RXNE /;"	d
SPI_IT_TXE	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_spi.h	/^#define SPI_IT_TXE /;"	d
SPI_Init	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_spi.c	/^void SPI_Init(SPI_TypeDef* SPIx, SPI_InitTypeDef* SPI_InitStruct)$/;"	f	typeref:typename:void
SPI_InitTypeDef	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_spi.h	/^}SPI_InitTypeDef;$/;"	t	typeref:struct:__anonb4ca7fe90108
SPI_MR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 SPI_MR; 	\/\/ Mode Register$/;"	m	struct:_AT91S_SPI	typeref:typename:AT91_REG
SPI_MR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 SPI_MR; 	\/\/ Mode Register$/;"	m	struct:_AT91S_SPI	typeref:typename:AT91_REG
SPI_MR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SPI_MR; 	\/\/ Mode Register$/;"	m	struct:_AT91S_SPI	typeref:typename:AT91_REG
SPI_MR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define SPI_MR /;"	d
SPI_MR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 SPI_MR; 	\/\/ Mode Register$/;"	m	struct:_AT91S_SPI	typeref:typename:AT91_REG
SPI_MR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define SPI_MR /;"	d
SPI_MR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 SPI_MR; 	\/\/ Mode Register$/;"	m	struct:_AT91S_SPI	typeref:typename:AT91_REG
SPI_MR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define SPI_MR /;"	d
SPI_Mode	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_spi.h	/^  uint16_t SPI_Mode;                \/*!< Specifies the SPI operating mode.$/;"	m	struct:__anonb4ca7fe90108	typeref:typename:uint16_t
SPI_Mode_Master	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_spi.h	/^#define SPI_Mode_Master /;"	d
SPI_Mode_Slave	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_spi.h	/^#define SPI_Mode_Slave /;"	d
SPI_NSS	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_spi.h	/^  uint16_t SPI_NSS;                 \/*!< Specifies whether the NSS signal is managed by$/;"	m	struct:__anonb4ca7fe90108	typeref:typename:uint16_t
SPI_NSSInternalSoft_Reset	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_spi.h	/^#define SPI_NSSInternalSoft_Reset /;"	d
SPI_NSSInternalSoft_Set	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_spi.h	/^#define SPI_NSSInternalSoft_Set /;"	d
SPI_NSSInternalSoftwareConfig	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_spi.c	/^void SPI_NSSInternalSoftwareConfig(SPI_TypeDef* SPIx, uint16_t SPI_NSSInternalSoft)$/;"	f	typeref:typename:void
SPI_NSS_Hard	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_spi.h	/^#define SPI_NSS_Hard /;"	d
SPI_NSS_Soft	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_spi.h	/^#define SPI_NSS_Soft /;"	d
SPI_PTCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 SPI_PTCR; 	\/\/ PDC Transfer Control Register$/;"	m	struct:_AT91S_SPI	typeref:typename:AT91_REG
SPI_PTCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 SPI_PTCR; 	\/\/ PDC Transfer Control Register$/;"	m	struct:_AT91S_SPI	typeref:typename:AT91_REG
SPI_PTCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SPI_PTCR; 	\/\/ PDC Transfer Control Register$/;"	m	struct:_AT91S_SPI	typeref:typename:AT91_REG
SPI_PTCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define SPI_PTCR /;"	d
SPI_PTCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 SPI_PTCR; 	\/\/ PDC Transfer Control Register$/;"	m	struct:_AT91S_SPI	typeref:typename:AT91_REG
SPI_PTCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define SPI_PTCR /;"	d
SPI_PTCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 SPI_PTCR; 	\/\/ PDC Transfer Control Register$/;"	m	struct:_AT91S_SPI	typeref:typename:AT91_REG
SPI_PTCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define SPI_PTCR /;"	d
SPI_PTSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 SPI_PTSR; 	\/\/ PDC Transfer Status Register$/;"	m	struct:_AT91S_SPI	typeref:typename:AT91_REG
SPI_PTSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 SPI_PTSR; 	\/\/ PDC Transfer Status Register$/;"	m	struct:_AT91S_SPI	typeref:typename:AT91_REG
SPI_PTSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SPI_PTSR; 	\/\/ PDC Transfer Status Register$/;"	m	struct:_AT91S_SPI	typeref:typename:AT91_REG
SPI_PTSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define SPI_PTSR /;"	d
SPI_PTSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 SPI_PTSR; 	\/\/ PDC Transfer Status Register$/;"	m	struct:_AT91S_SPI	typeref:typename:AT91_REG
SPI_PTSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define SPI_PTSR /;"	d
SPI_PTSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 SPI_PTSR; 	\/\/ PDC Transfer Status Register$/;"	m	struct:_AT91S_SPI	typeref:typename:AT91_REG
SPI_PTSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define SPI_PTSR /;"	d
SPI_RCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 SPI_RCR; 	\/\/ Receive Counter Register$/;"	m	struct:_AT91S_SPI	typeref:typename:AT91_REG
SPI_RCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 SPI_RCR; 	\/\/ Receive Counter Register$/;"	m	struct:_AT91S_SPI	typeref:typename:AT91_REG
SPI_RCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SPI_RCR; 	\/\/ Receive Counter Register$/;"	m	struct:_AT91S_SPI	typeref:typename:AT91_REG
SPI_RCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define SPI_RCR /;"	d
SPI_RCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 SPI_RCR; 	\/\/ Receive Counter Register$/;"	m	struct:_AT91S_SPI	typeref:typename:AT91_REG
SPI_RCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define SPI_RCR /;"	d
SPI_RCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 SPI_RCR; 	\/\/ Receive Counter Register$/;"	m	struct:_AT91S_SPI	typeref:typename:AT91_REG
SPI_RCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define SPI_RCR /;"	d
SPI_RDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 SPI_RDR; 	\/\/ Receive Data Register$/;"	m	struct:_AT91S_SPI	typeref:typename:AT91_REG
SPI_RDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 SPI_RDR; 	\/\/ Receive Data Register$/;"	m	struct:_AT91S_SPI	typeref:typename:AT91_REG
SPI_RDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SPI_RDR; 	\/\/ Receive Data Register$/;"	m	struct:_AT91S_SPI	typeref:typename:AT91_REG
SPI_RDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define SPI_RDR /;"	d
SPI_RDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 SPI_RDR; 	\/\/ Receive Data Register$/;"	m	struct:_AT91S_SPI	typeref:typename:AT91_REG
SPI_RDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define SPI_RDR /;"	d
SPI_RDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 SPI_RDR; 	\/\/ Receive Data Register$/;"	m	struct:_AT91S_SPI	typeref:typename:AT91_REG
SPI_RDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define SPI_RDR /;"	d
SPI_RNCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 SPI_RNCR; 	\/\/ Receive Next Counter Register$/;"	m	struct:_AT91S_SPI	typeref:typename:AT91_REG
SPI_RNCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 SPI_RNCR; 	\/\/ Receive Next Counter Register$/;"	m	struct:_AT91S_SPI	typeref:typename:AT91_REG
SPI_RNCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SPI_RNCR; 	\/\/ Receive Next Counter Register$/;"	m	struct:_AT91S_SPI	typeref:typename:AT91_REG
SPI_RNCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define SPI_RNCR /;"	d
SPI_RNCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 SPI_RNCR; 	\/\/ Receive Next Counter Register$/;"	m	struct:_AT91S_SPI	typeref:typename:AT91_REG
SPI_RNCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define SPI_RNCR /;"	d
SPI_RNCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 SPI_RNCR; 	\/\/ Receive Next Counter Register$/;"	m	struct:_AT91S_SPI	typeref:typename:AT91_REG
SPI_RNCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define SPI_RNCR /;"	d
SPI_RNPR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 SPI_RNPR; 	\/\/ Receive Next Pointer Register$/;"	m	struct:_AT91S_SPI	typeref:typename:AT91_REG
SPI_RNPR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 SPI_RNPR; 	\/\/ Receive Next Pointer Register$/;"	m	struct:_AT91S_SPI	typeref:typename:AT91_REG
SPI_RNPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SPI_RNPR; 	\/\/ Receive Next Pointer Register$/;"	m	struct:_AT91S_SPI	typeref:typename:AT91_REG
SPI_RNPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define SPI_RNPR /;"	d
SPI_RNPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 SPI_RNPR; 	\/\/ Receive Next Pointer Register$/;"	m	struct:_AT91S_SPI	typeref:typename:AT91_REG
SPI_RNPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define SPI_RNPR /;"	d
SPI_RNPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 SPI_RNPR; 	\/\/ Receive Next Pointer Register$/;"	m	struct:_AT91S_SPI	typeref:typename:AT91_REG
SPI_RNPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define SPI_RNPR /;"	d
SPI_RPR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 SPI_RPR; 	\/\/ Receive Pointer Register$/;"	m	struct:_AT91S_SPI	typeref:typename:AT91_REG
SPI_RPR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 SPI_RPR; 	\/\/ Receive Pointer Register$/;"	m	struct:_AT91S_SPI	typeref:typename:AT91_REG
SPI_RPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SPI_RPR; 	\/\/ Receive Pointer Register$/;"	m	struct:_AT91S_SPI	typeref:typename:AT91_REG
SPI_RPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define SPI_RPR /;"	d
SPI_RPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 SPI_RPR; 	\/\/ Receive Pointer Register$/;"	m	struct:_AT91S_SPI	typeref:typename:AT91_REG
SPI_RPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define SPI_RPR /;"	d
SPI_RPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 SPI_RPR; 	\/\/ Receive Pointer Register$/;"	m	struct:_AT91S_SPI	typeref:typename:AT91_REG
SPI_RPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define SPI_RPR /;"	d
SPI_RXCRCR_RXCRC	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  SPI_RXCRCR_RXCRC /;"	d
SPI_ReceiveData	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_spi.h	/^#define SPI_ReceiveData /;"	d
SPI_SR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 SPI_SR; 	\/\/ Status Register$/;"	m	struct:_AT91S_SPI	typeref:typename:AT91_REG
SPI_SR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 SPI_SR; 	\/\/ Status Register$/;"	m	struct:_AT91S_SPI	typeref:typename:AT91_REG
SPI_SR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SPI_SR; 	\/\/ Status Register$/;"	m	struct:_AT91S_SPI	typeref:typename:AT91_REG
SPI_SR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define SPI_SR /;"	d
SPI_SR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 SPI_SR; 	\/\/ Status Register$/;"	m	struct:_AT91S_SPI	typeref:typename:AT91_REG
SPI_SR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define SPI_SR /;"	d
SPI_SR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 SPI_SR; 	\/\/ Status Register$/;"	m	struct:_AT91S_SPI	typeref:typename:AT91_REG
SPI_SR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define SPI_SR /;"	d
SPI_SR_BSY	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  SPI_SR_BSY /;"	d
SPI_SR_CHSIDE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  SPI_SR_CHSIDE /;"	d
SPI_SR_CRCERR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  SPI_SR_CRCERR /;"	d
SPI_SR_MODF	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  SPI_SR_MODF /;"	d
SPI_SR_OVR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  SPI_SR_OVR /;"	d
SPI_SR_RXNE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  SPI_SR_RXNE /;"	d
SPI_SR_TIFRFE	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_spi.c	/^#define SPI_SR_TIFRFE /;"	d	file:
SPI_SR_TXE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  SPI_SR_TXE /;"	d
SPI_SR_UDR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  SPI_SR_UDR /;"	d
SPI_SSOutputCmd	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_spi.c	/^void SPI_SSOutputCmd(SPI_TypeDef* SPIx, FunctionalState NewState)$/;"	f	typeref:typename:void
SPI_SendData	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_spi.h	/^#define SPI_SendData /;"	d
SPI_StructInit	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_spi.c	/^void SPI_StructInit(SPI_InitTypeDef* SPI_InitStruct)$/;"	f	typeref:typename:void
SPI_TCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 SPI_TCR; 	\/\/ Transmit Counter Register$/;"	m	struct:_AT91S_SPI	typeref:typename:AT91_REG
SPI_TCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 SPI_TCR; 	\/\/ Transmit Counter Register$/;"	m	struct:_AT91S_SPI	typeref:typename:AT91_REG
SPI_TCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SPI_TCR; 	\/\/ Transmit Counter Register$/;"	m	struct:_AT91S_SPI	typeref:typename:AT91_REG
SPI_TCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define SPI_TCR /;"	d
SPI_TCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 SPI_TCR; 	\/\/ Transmit Counter Register$/;"	m	struct:_AT91S_SPI	typeref:typename:AT91_REG
SPI_TCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define SPI_TCR /;"	d
SPI_TCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 SPI_TCR; 	\/\/ Transmit Counter Register$/;"	m	struct:_AT91S_SPI	typeref:typename:AT91_REG
SPI_TCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define SPI_TCR /;"	d
SPI_TDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 SPI_TDR; 	\/\/ Transmit Data Register$/;"	m	struct:_AT91S_SPI	typeref:typename:AT91_REG
SPI_TDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 SPI_TDR; 	\/\/ Transmit Data Register$/;"	m	struct:_AT91S_SPI	typeref:typename:AT91_REG
SPI_TDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SPI_TDR; 	\/\/ Transmit Data Register$/;"	m	struct:_AT91S_SPI	typeref:typename:AT91_REG
SPI_TDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define SPI_TDR /;"	d
SPI_TDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 SPI_TDR; 	\/\/ Transmit Data Register$/;"	m	struct:_AT91S_SPI	typeref:typename:AT91_REG
SPI_TDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define SPI_TDR /;"	d
SPI_TDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 SPI_TDR; 	\/\/ Transmit Data Register$/;"	m	struct:_AT91S_SPI	typeref:typename:AT91_REG
SPI_TDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define SPI_TDR /;"	d
SPI_TIModeCmd	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_spi.c	/^void SPI_TIModeCmd(SPI_TypeDef* SPIx, FunctionalState NewState)$/;"	f	typeref:typename:void
SPI_TNCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 SPI_TNCR; 	\/\/ Transmit Next Counter Register$/;"	m	struct:_AT91S_SPI	typeref:typename:AT91_REG
SPI_TNCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 SPI_TNCR; 	\/\/ Transmit Next Counter Register$/;"	m	struct:_AT91S_SPI	typeref:typename:AT91_REG
SPI_TNCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SPI_TNCR; 	\/\/ Transmit Next Counter Register$/;"	m	struct:_AT91S_SPI	typeref:typename:AT91_REG
SPI_TNCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define SPI_TNCR /;"	d
SPI_TNCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 SPI_TNCR; 	\/\/ Transmit Next Counter Register$/;"	m	struct:_AT91S_SPI	typeref:typename:AT91_REG
SPI_TNCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define SPI_TNCR /;"	d
SPI_TNCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 SPI_TNCR; 	\/\/ Transmit Next Counter Register$/;"	m	struct:_AT91S_SPI	typeref:typename:AT91_REG
SPI_TNCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define SPI_TNCR /;"	d
SPI_TNPR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 SPI_TNPR; 	\/\/ Transmit Next Pointer Register$/;"	m	struct:_AT91S_SPI	typeref:typename:AT91_REG
SPI_TNPR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 SPI_TNPR; 	\/\/ Transmit Next Pointer Register$/;"	m	struct:_AT91S_SPI	typeref:typename:AT91_REG
SPI_TNPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SPI_TNPR; 	\/\/ Transmit Next Pointer Register$/;"	m	struct:_AT91S_SPI	typeref:typename:AT91_REG
SPI_TNPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define SPI_TNPR /;"	d
SPI_TNPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 SPI_TNPR; 	\/\/ Transmit Next Pointer Register$/;"	m	struct:_AT91S_SPI	typeref:typename:AT91_REG
SPI_TNPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define SPI_TNPR /;"	d
SPI_TNPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 SPI_TNPR; 	\/\/ Transmit Next Pointer Register$/;"	m	struct:_AT91S_SPI	typeref:typename:AT91_REG
SPI_TNPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define SPI_TNPR /;"	d
SPI_TPR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 SPI_TPR; 	\/\/ Transmit Pointer Register$/;"	m	struct:_AT91S_SPI	typeref:typename:AT91_REG
SPI_TPR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 SPI_TPR; 	\/\/ Transmit Pointer Register$/;"	m	struct:_AT91S_SPI	typeref:typename:AT91_REG
SPI_TPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SPI_TPR; 	\/\/ Transmit Pointer Register$/;"	m	struct:_AT91S_SPI	typeref:typename:AT91_REG
SPI_TPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define SPI_TPR /;"	d
SPI_TPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 SPI_TPR; 	\/\/ Transmit Pointer Register$/;"	m	struct:_AT91S_SPI	typeref:typename:AT91_REG
SPI_TPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define SPI_TPR /;"	d
SPI_TPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 SPI_TPR; 	\/\/ Transmit Pointer Register$/;"	m	struct:_AT91S_SPI	typeref:typename:AT91_REG
SPI_TPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define SPI_TPR /;"	d
SPI_TXCRCR_TXCRC	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  SPI_TXCRCR_TXCRC /;"	d
SPI_TransmitCRC	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_spi.c	/^void SPI_TransmitCRC(SPI_TypeDef* SPIx)$/;"	f	typeref:typename:void
SPI_TypeDef	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^} SPI_TypeDef;$/;"	t	typeref:struct:__anon3e8f98ce2008
SPSEL	Libraries/CMSIS/Include/core_cm0.h	/^    uint32_t SPSEL:1;                    \/*!< bit:      1  Stack to be used                   */;"	m	struct:__anon84a96930070a::__anon84a969300808	typeref:typename:uint32_t:1
SPSEL	Libraries/CMSIS/Include/core_cm3.h	/^    uint32_t SPSEL:1;                    \/*!< bit:      1  Stack to be used                   */;"	m	struct:__anon84a975f3070a::__anon84a975f30808	typeref:typename:uint32_t:1
SPSEL	Libraries/CMSIS/Include/core_cm4.h	/^    uint32_t SPSEL:1;                    \/*!< bit:      1  Stack to be used                   */;"	m	struct:__anon84a97a34070a::__anon84a97a340808	typeref:typename:uint32_t:1
SPSR_cxsf	FreeRTOS/portable/IAR/AtmelSAM7S64/ISR_Support.h	/^	MSR		SPSR_cxsf, R0$/;"	v	typeref:typename:MSR
SPSR_cxsf	FreeRTOS/portable/IAR/AtmelSAM9XE/ISR_Support.h	/^	MSR		SPSR_cxsf, R0$/;"	v	typeref:typename:MSR
SPSR_cxsf	FreeRTOS/portable/IAR/LPC2000/ISR_Support.h	/^	MSR		SPSR_cxsf, R0$/;"	v	typeref:typename:MSR
SPSR_cxsf	FreeRTOS/portable/IAR/STR71x/ISR_Support.h	/^	MSR		SPSR_cxsf, R0$/;"	v	typeref:typename:MSR
SPSR_cxsf	FreeRTOS/portable/IAR/STR75x/ISR_Support.h	/^	MSR		SPSR_cxsf, R0$/;"	v	typeref:typename:MSR
SPSR_cxsf	FreeRTOS/portable/IAR/STR91x/ISR_Support.h	/^	MSR		SPSR_cxsf, R0$/;"	v	typeref:typename:MSR
SQR1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t SQR1;   \/*!< ADC regular sequence register 1,             Address offset: 0x2C /;"	m	struct:__anon3e8f98ce0408	typeref:typename:__IO uint32_t
SQR1_L_RESET	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_adc.c	/^#define SQR1_L_RESET /;"	d	file:
SQR1_SQ_SET	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_adc.c	/^#define SQR1_SQ_SET /;"	d	file:
SQR2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t SQR2;   \/*!< ADC regular sequence register 2,             Address offset: 0x30 /;"	m	struct:__anon3e8f98ce0408	typeref:typename:__IO uint32_t
SQR2_SQ_SET	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_adc.c	/^#define SQR2_SQ_SET /;"	d	file:
SQR3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t SQR3;   \/*!< ADC regular sequence register 3,             Address offset: 0x34 /;"	m	struct:__anon3e8f98ce0408	typeref:typename:__IO uint32_t
SQR3_SQ_SET	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_adc.c	/^#define SQR3_SQ_SET /;"	d	file:
SR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint16_t SR;          \/*!< TIM status register,                 Address offset: 0x10 *\/$/;"	m	struct:__anon3e8f98ce2108	typeref:typename:__IO uint16_t
SR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint16_t SR;         \/*!< SPI status register,                                Address of/;"	m	struct:__anon3e8f98ce2008	typeref:typename:__IO uint16_t
SR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint16_t SR;         \/*!< USART Status register,                   Address offset: 0x00 /;"	m	struct:__anon3e8f98ce2208	typeref:typename:__IO uint16_t
SR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t SR;        \/*!< HASH status register,           Address offset: 0x24        *\/$/;"	m	struct:__anon3e8f98ce2508	typeref:typename:__IO uint32_t
SR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t SR;       \/*!< DAC status register,                                     Address/;"	m	struct:__anon3e8f98ce0b08	typeref:typename:__IO uint32_t
SR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t SR;       \/*!< DCMI status register,                          Address offset: 0/;"	m	struct:__anon3e8f98ce0d08	typeref:typename:__IO uint32_t
SR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t SR;       \/*!< FLASH status register,         Address offset: 0x0C *\/$/;"	m	struct:__anon3e8f98ce1208	typeref:typename:__IO uint32_t
SR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t SR;     \/*!< ADC status register,                         Address offset: 0x00 /;"	m	struct:__anon3e8f98ce0408	typeref:typename:__IO uint32_t
SR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t SR;     \/*!< CRYP status register,                             Address offset: /;"	m	struct:__anon3e8f98ce2408	typeref:typename:__IO uint32_t
SR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t SR;   \/*!< IWDG Status register,    Address offset: 0x0C *\/$/;"	m	struct:__anon3e8f98ce1b08	typeref:typename:__IO uint32_t
SR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t SR;   \/*!< WWDG Status register,        Address offset: 0x08 *\/$/;"	m	struct:__anon3e8f98ce2308	typeref:typename:__IO uint32_t
SR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t SR;  \/*!< RNG status register,  Address offset: 0x04 *\/$/;"	m	struct:__anon3e8f98ce2608	typeref:typename:__IO uint32_t
SR1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint16_t SR1;        \/*!< I2C Status register 1,      Address offset: 0x14 *\/$/;"	m	struct:__anon3e8f98ce1a08	typeref:typename:__IO uint16_t
SR2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint16_t SR2;        \/*!< I2C Status register 2,      Address offset: 0x18 *\/$/;"	m	struct:__anon3e8f98ce1a08	typeref:typename:__IO uint16_t
SR2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t SR2;        \/*!< NAND Flash FIFO status and interrupt register 2,     Address o/;"	m	struct:__anon3e8f98ce1508	typeref:typename:__IO uint32_t
SR3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t SR3;        \/*!< NAND Flash FIFO status and interrupt register 3,     Address o/;"	m	struct:__anon3e8f98ce1608	typeref:typename:__IO uint32_t
SR4	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t SR4;        \/*!< PC Card  FIFO status and interrupt register 4,     Address off/;"	m	struct:__anon3e8f98ce1708	typeref:typename:__IO uint32_t
SRAM_BASE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define SRAM_BASE /;"	d
SRAM_BB_BASE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define SRAM_BB_BASE /;"	d
SRAM_Init	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_fsmc_sram.c	/^void SRAM_Init(void)$/;"	f	typeref:typename:void
SRAM_ReadBuffer	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_fsmc_sram.c	/^void SRAM_ReadBuffer(uint16_t* pBuffer, uint32_t ReadAddr, uint32_t NumHalfwordToRead)$/;"	f	typeref:typename:void
SRAM_WriteBuffer	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_fsmc_sram.c	/^void SRAM_WriteBuffer(uint16_t* pBuffer, uint32_t WriteAddr, uint32_t NumHalfwordToWrite)$/;"	f	typeref:typename:void
SS	Libraries/fatfs/src/ff.c	/^#define	SS(/;"	d	file:
SSCGR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t SSCGR;         \/*!< RCC spread spectrum clock generation register,             /;"	m	struct:__anon3e8f98ce1d08	typeref:typename:__IO uint32_t
SSC_CMR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 SSC_CMR; 	\/\/ Clock Mode Register$/;"	m	struct:_AT91S_SSC	typeref:typename:AT91_REG
SSC_CMR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 SSC_CMR; 	\/\/ Clock Mode Register$/;"	m	struct:_AT91S_SSC	typeref:typename:AT91_REG
SSC_CMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SSC_CMR; 	\/\/ Clock Mode Register$/;"	m	struct:_AT91S_SSC	typeref:typename:AT91_REG
SSC_CMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define SSC_CMR /;"	d
SSC_CMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 SSC_CMR; 	\/\/ Clock Mode Register$/;"	m	struct:_AT91S_SSC	typeref:typename:AT91_REG
SSC_CMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define SSC_CMR /;"	d
SSC_CMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 SSC_CMR; 	\/\/ Clock Mode Register$/;"	m	struct:_AT91S_SSC	typeref:typename:AT91_REG
SSC_CMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define SSC_CMR /;"	d
SSC_CR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 SSC_CR; 	\/\/ Control Register$/;"	m	struct:_AT91S_SSC	typeref:typename:AT91_REG
SSC_CR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 SSC_CR; 	\/\/ Control Register$/;"	m	struct:_AT91S_SSC	typeref:typename:AT91_REG
SSC_CR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SSC_CR; 	\/\/ Control Register$/;"	m	struct:_AT91S_SSC	typeref:typename:AT91_REG
SSC_CR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define SSC_CR /;"	d
SSC_CR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 SSC_CR; 	\/\/ Control Register$/;"	m	struct:_AT91S_SSC	typeref:typename:AT91_REG
SSC_CR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define SSC_CR /;"	d
SSC_CR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 SSC_CR; 	\/\/ Control Register$/;"	m	struct:_AT91S_SSC	typeref:typename:AT91_REG
SSC_CR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define SSC_CR /;"	d
SSC_IDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 SSC_IDR; 	\/\/ Interrupt Disable Register$/;"	m	struct:_AT91S_SSC	typeref:typename:AT91_REG
SSC_IDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 SSC_IDR; 	\/\/ Interrupt Disable Register$/;"	m	struct:_AT91S_SSC	typeref:typename:AT91_REG
SSC_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SSC_IDR; 	\/\/ Interrupt Disable Register$/;"	m	struct:_AT91S_SSC	typeref:typename:AT91_REG
SSC_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define SSC_IDR /;"	d
SSC_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 SSC_IDR; 	\/\/ Interrupt Disable Register$/;"	m	struct:_AT91S_SSC	typeref:typename:AT91_REG
SSC_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define SSC_IDR /;"	d
SSC_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 SSC_IDR; 	\/\/ Interrupt Disable Register$/;"	m	struct:_AT91S_SSC	typeref:typename:AT91_REG
SSC_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define SSC_IDR /;"	d
SSC_IER	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 SSC_IER; 	\/\/ Interrupt Enable Register$/;"	m	struct:_AT91S_SSC	typeref:typename:AT91_REG
SSC_IER	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 SSC_IER; 	\/\/ Interrupt Enable Register$/;"	m	struct:_AT91S_SSC	typeref:typename:AT91_REG
SSC_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SSC_IER; 	\/\/ Interrupt Enable Register$/;"	m	struct:_AT91S_SSC	typeref:typename:AT91_REG
SSC_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define SSC_IER /;"	d
SSC_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 SSC_IER; 	\/\/ Interrupt Enable Register$/;"	m	struct:_AT91S_SSC	typeref:typename:AT91_REG
SSC_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define SSC_IER /;"	d
SSC_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 SSC_IER; 	\/\/ Interrupt Enable Register$/;"	m	struct:_AT91S_SSC	typeref:typename:AT91_REG
SSC_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define SSC_IER /;"	d
SSC_IMR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 SSC_IMR; 	\/\/ Interrupt Mask Register$/;"	m	struct:_AT91S_SSC	typeref:typename:AT91_REG
SSC_IMR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 SSC_IMR; 	\/\/ Interrupt Mask Register$/;"	m	struct:_AT91S_SSC	typeref:typename:AT91_REG
SSC_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SSC_IMR; 	\/\/ Interrupt Mask Register$/;"	m	struct:_AT91S_SSC	typeref:typename:AT91_REG
SSC_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define SSC_IMR /;"	d
SSC_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 SSC_IMR; 	\/\/ Interrupt Mask Register$/;"	m	struct:_AT91S_SSC	typeref:typename:AT91_REG
SSC_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define SSC_IMR /;"	d
SSC_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 SSC_IMR; 	\/\/ Interrupt Mask Register$/;"	m	struct:_AT91S_SSC	typeref:typename:AT91_REG
SSC_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define SSC_IMR /;"	d
SSC_PTCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 SSC_PTCR; 	\/\/ PDC Transfer Control Register$/;"	m	struct:_AT91S_SSC	typeref:typename:AT91_REG
SSC_PTCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 SSC_PTCR; 	\/\/ PDC Transfer Control Register$/;"	m	struct:_AT91S_SSC	typeref:typename:AT91_REG
SSC_PTCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SSC_PTCR; 	\/\/ PDC Transfer Control Register$/;"	m	struct:_AT91S_SSC	typeref:typename:AT91_REG
SSC_PTCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define SSC_PTCR /;"	d
SSC_PTCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 SSC_PTCR; 	\/\/ PDC Transfer Control Register$/;"	m	struct:_AT91S_SSC	typeref:typename:AT91_REG
SSC_PTCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define SSC_PTCR /;"	d
SSC_PTCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 SSC_PTCR; 	\/\/ PDC Transfer Control Register$/;"	m	struct:_AT91S_SSC	typeref:typename:AT91_REG
SSC_PTCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define SSC_PTCR /;"	d
SSC_PTSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 SSC_PTSR; 	\/\/ PDC Transfer Status Register$/;"	m	struct:_AT91S_SSC	typeref:typename:AT91_REG
SSC_PTSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 SSC_PTSR; 	\/\/ PDC Transfer Status Register$/;"	m	struct:_AT91S_SSC	typeref:typename:AT91_REG
SSC_PTSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SSC_PTSR; 	\/\/ PDC Transfer Status Register$/;"	m	struct:_AT91S_SSC	typeref:typename:AT91_REG
SSC_PTSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define SSC_PTSR /;"	d
SSC_PTSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 SSC_PTSR; 	\/\/ PDC Transfer Status Register$/;"	m	struct:_AT91S_SSC	typeref:typename:AT91_REG
SSC_PTSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define SSC_PTSR /;"	d
SSC_PTSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 SSC_PTSR; 	\/\/ PDC Transfer Status Register$/;"	m	struct:_AT91S_SSC	typeref:typename:AT91_REG
SSC_PTSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define SSC_PTSR /;"	d
SSC_RC0R	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SSC_RC0R; 	\/\/ Receive Compare 0 Register$/;"	m	struct:_AT91S_SSC	typeref:typename:AT91_REG
SSC_RC0R	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define SSC_RC0R /;"	d
SSC_RC1R	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SSC_RC1R; 	\/\/ Receive Compare 1 Register$/;"	m	struct:_AT91S_SSC	typeref:typename:AT91_REG
SSC_RC1R	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define SSC_RC1R /;"	d
SSC_RCMR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 SSC_RCMR; 	\/\/ Receive Clock ModeRegister$/;"	m	struct:_AT91S_SSC	typeref:typename:AT91_REG
SSC_RCMR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 SSC_RCMR; 	\/\/ Receive Clock ModeRegister$/;"	m	struct:_AT91S_SSC	typeref:typename:AT91_REG
SSC_RCMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SSC_RCMR; 	\/\/ Receive Clock ModeRegister$/;"	m	struct:_AT91S_SSC	typeref:typename:AT91_REG
SSC_RCMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define SSC_RCMR /;"	d
SSC_RCMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 SSC_RCMR; 	\/\/ Receive Clock ModeRegister$/;"	m	struct:_AT91S_SSC	typeref:typename:AT91_REG
SSC_RCMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define SSC_RCMR /;"	d
SSC_RCMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 SSC_RCMR; 	\/\/ Receive Clock ModeRegister$/;"	m	struct:_AT91S_SSC	typeref:typename:AT91_REG
SSC_RCMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define SSC_RCMR /;"	d
SSC_RCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 SSC_RCR; 	\/\/ Receive Counter Register$/;"	m	struct:_AT91S_SSC	typeref:typename:AT91_REG
SSC_RCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 SSC_RCR; 	\/\/ Receive Counter Register$/;"	m	struct:_AT91S_SSC	typeref:typename:AT91_REG
SSC_RCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SSC_RCR; 	\/\/ Receive Counter Register$/;"	m	struct:_AT91S_SSC	typeref:typename:AT91_REG
SSC_RCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define SSC_RCR /;"	d
SSC_RCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 SSC_RCR; 	\/\/ Receive Counter Register$/;"	m	struct:_AT91S_SSC	typeref:typename:AT91_REG
SSC_RCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define SSC_RCR /;"	d
SSC_RCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 SSC_RCR; 	\/\/ Receive Counter Register$/;"	m	struct:_AT91S_SSC	typeref:typename:AT91_REG
SSC_RCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define SSC_RCR /;"	d
SSC_RFMR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 SSC_RFMR; 	\/\/ Receive Frame Mode Register$/;"	m	struct:_AT91S_SSC	typeref:typename:AT91_REG
SSC_RFMR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 SSC_RFMR; 	\/\/ Receive Frame Mode Register$/;"	m	struct:_AT91S_SSC	typeref:typename:AT91_REG
SSC_RFMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SSC_RFMR; 	\/\/ Receive Frame Mode Register$/;"	m	struct:_AT91S_SSC	typeref:typename:AT91_REG
SSC_RFMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define SSC_RFMR /;"	d
SSC_RFMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 SSC_RFMR; 	\/\/ Receive Frame Mode Register$/;"	m	struct:_AT91S_SSC	typeref:typename:AT91_REG
SSC_RFMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define SSC_RFMR /;"	d
SSC_RFMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 SSC_RFMR; 	\/\/ Receive Frame Mode Register$/;"	m	struct:_AT91S_SSC	typeref:typename:AT91_REG
SSC_RFMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define SSC_RFMR /;"	d
SSC_RHR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 SSC_RHR; 	\/\/ Receive Holding Register$/;"	m	struct:_AT91S_SSC	typeref:typename:AT91_REG
SSC_RHR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 SSC_RHR; 	\/\/ Receive Holding Register$/;"	m	struct:_AT91S_SSC	typeref:typename:AT91_REG
SSC_RHR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SSC_RHR; 	\/\/ Receive Holding Register$/;"	m	struct:_AT91S_SSC	typeref:typename:AT91_REG
SSC_RHR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define SSC_RHR /;"	d
SSC_RHR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 SSC_RHR; 	\/\/ Receive Holding Register$/;"	m	struct:_AT91S_SSC	typeref:typename:AT91_REG
SSC_RHR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define SSC_RHR /;"	d
SSC_RHR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 SSC_RHR; 	\/\/ Receive Holding Register$/;"	m	struct:_AT91S_SSC	typeref:typename:AT91_REG
SSC_RHR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define SSC_RHR /;"	d
SSC_RNCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 SSC_RNCR; 	\/\/ Receive Next Counter Register$/;"	m	struct:_AT91S_SSC	typeref:typename:AT91_REG
SSC_RNCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 SSC_RNCR; 	\/\/ Receive Next Counter Register$/;"	m	struct:_AT91S_SSC	typeref:typename:AT91_REG
SSC_RNCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SSC_RNCR; 	\/\/ Receive Next Counter Register$/;"	m	struct:_AT91S_SSC	typeref:typename:AT91_REG
SSC_RNCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define SSC_RNCR /;"	d
SSC_RNCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 SSC_RNCR; 	\/\/ Receive Next Counter Register$/;"	m	struct:_AT91S_SSC	typeref:typename:AT91_REG
SSC_RNCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define SSC_RNCR /;"	d
SSC_RNCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 SSC_RNCR; 	\/\/ Receive Next Counter Register$/;"	m	struct:_AT91S_SSC	typeref:typename:AT91_REG
SSC_RNCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define SSC_RNCR /;"	d
SSC_RNPR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 SSC_RNPR; 	\/\/ Receive Next Pointer Register$/;"	m	struct:_AT91S_SSC	typeref:typename:AT91_REG
SSC_RNPR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 SSC_RNPR; 	\/\/ Receive Next Pointer Register$/;"	m	struct:_AT91S_SSC	typeref:typename:AT91_REG
SSC_RNPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SSC_RNPR; 	\/\/ Receive Next Pointer Register$/;"	m	struct:_AT91S_SSC	typeref:typename:AT91_REG
SSC_RNPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define SSC_RNPR /;"	d
SSC_RNPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 SSC_RNPR; 	\/\/ Receive Next Pointer Register$/;"	m	struct:_AT91S_SSC	typeref:typename:AT91_REG
SSC_RNPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define SSC_RNPR /;"	d
SSC_RNPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 SSC_RNPR; 	\/\/ Receive Next Pointer Register$/;"	m	struct:_AT91S_SSC	typeref:typename:AT91_REG
SSC_RNPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define SSC_RNPR /;"	d
SSC_RPR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 SSC_RPR; 	\/\/ Receive Pointer Register$/;"	m	struct:_AT91S_SSC	typeref:typename:AT91_REG
SSC_RPR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 SSC_RPR; 	\/\/ Receive Pointer Register$/;"	m	struct:_AT91S_SSC	typeref:typename:AT91_REG
SSC_RPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SSC_RPR; 	\/\/ Receive Pointer Register$/;"	m	struct:_AT91S_SSC	typeref:typename:AT91_REG
SSC_RPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define SSC_RPR /;"	d
SSC_RPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 SSC_RPR; 	\/\/ Receive Pointer Register$/;"	m	struct:_AT91S_SSC	typeref:typename:AT91_REG
SSC_RPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define SSC_RPR /;"	d
SSC_RPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 SSC_RPR; 	\/\/ Receive Pointer Register$/;"	m	struct:_AT91S_SSC	typeref:typename:AT91_REG
SSC_RPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define SSC_RPR /;"	d
SSC_RSHR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 SSC_RSHR; 	\/\/ Receive Sync Holding Register$/;"	m	struct:_AT91S_SSC	typeref:typename:AT91_REG
SSC_RSHR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 SSC_RSHR; 	\/\/ Receive Sync Holding Register$/;"	m	struct:_AT91S_SSC	typeref:typename:AT91_REG
SSC_RSHR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SSC_RSHR; 	\/\/ Receive Sync Holding Register$/;"	m	struct:_AT91S_SSC	typeref:typename:AT91_REG
SSC_RSHR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define SSC_RSHR /;"	d
SSC_RSHR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 SSC_RSHR; 	\/\/ Receive Sync Holding Register$/;"	m	struct:_AT91S_SSC	typeref:typename:AT91_REG
SSC_RSHR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define SSC_RSHR /;"	d
SSC_RSHR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 SSC_RSHR; 	\/\/ Receive Sync Holding Register$/;"	m	struct:_AT91S_SSC	typeref:typename:AT91_REG
SSC_RSHR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define SSC_RSHR /;"	d
SSC_SR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 SSC_SR; 	\/\/ Status Register$/;"	m	struct:_AT91S_SSC	typeref:typename:AT91_REG
SSC_SR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 SSC_SR; 	\/\/ Status Register$/;"	m	struct:_AT91S_SSC	typeref:typename:AT91_REG
SSC_SR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SSC_SR; 	\/\/ Status Register$/;"	m	struct:_AT91S_SSC	typeref:typename:AT91_REG
SSC_SR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define SSC_SR /;"	d
SSC_SR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 SSC_SR; 	\/\/ Status Register$/;"	m	struct:_AT91S_SSC	typeref:typename:AT91_REG
SSC_SR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define SSC_SR /;"	d
SSC_SR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 SSC_SR; 	\/\/ Status Register$/;"	m	struct:_AT91S_SSC	typeref:typename:AT91_REG
SSC_SR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define SSC_SR /;"	d
SSC_TCMR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 SSC_TCMR; 	\/\/ Transmit Clock Mode Register$/;"	m	struct:_AT91S_SSC	typeref:typename:AT91_REG
SSC_TCMR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 SSC_TCMR; 	\/\/ Transmit Clock Mode Register$/;"	m	struct:_AT91S_SSC	typeref:typename:AT91_REG
SSC_TCMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SSC_TCMR; 	\/\/ Transmit Clock Mode Register$/;"	m	struct:_AT91S_SSC	typeref:typename:AT91_REG
SSC_TCMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define SSC_TCMR /;"	d
SSC_TCMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 SSC_TCMR; 	\/\/ Transmit Clock Mode Register$/;"	m	struct:_AT91S_SSC	typeref:typename:AT91_REG
SSC_TCMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define SSC_TCMR /;"	d
SSC_TCMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 SSC_TCMR; 	\/\/ Transmit Clock Mode Register$/;"	m	struct:_AT91S_SSC	typeref:typename:AT91_REG
SSC_TCMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define SSC_TCMR /;"	d
SSC_TCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 SSC_TCR; 	\/\/ Transmit Counter Register$/;"	m	struct:_AT91S_SSC	typeref:typename:AT91_REG
SSC_TCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 SSC_TCR; 	\/\/ Transmit Counter Register$/;"	m	struct:_AT91S_SSC	typeref:typename:AT91_REG
SSC_TCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SSC_TCR; 	\/\/ Transmit Counter Register$/;"	m	struct:_AT91S_SSC	typeref:typename:AT91_REG
SSC_TCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define SSC_TCR /;"	d
SSC_TCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 SSC_TCR; 	\/\/ Transmit Counter Register$/;"	m	struct:_AT91S_SSC	typeref:typename:AT91_REG
SSC_TCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define SSC_TCR /;"	d
SSC_TCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 SSC_TCR; 	\/\/ Transmit Counter Register$/;"	m	struct:_AT91S_SSC	typeref:typename:AT91_REG
SSC_TCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define SSC_TCR /;"	d
SSC_TFMR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 SSC_TFMR; 	\/\/ Transmit Frame Mode Register$/;"	m	struct:_AT91S_SSC	typeref:typename:AT91_REG
SSC_TFMR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 SSC_TFMR; 	\/\/ Transmit Frame Mode Register$/;"	m	struct:_AT91S_SSC	typeref:typename:AT91_REG
SSC_TFMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SSC_TFMR; 	\/\/ Transmit Frame Mode Register$/;"	m	struct:_AT91S_SSC	typeref:typename:AT91_REG
SSC_TFMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define SSC_TFMR /;"	d
SSC_TFMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 SSC_TFMR; 	\/\/ Transmit Frame Mode Register$/;"	m	struct:_AT91S_SSC	typeref:typename:AT91_REG
SSC_TFMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define SSC_TFMR /;"	d
SSC_TFMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 SSC_TFMR; 	\/\/ Transmit Frame Mode Register$/;"	m	struct:_AT91S_SSC	typeref:typename:AT91_REG
SSC_TFMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define SSC_TFMR /;"	d
SSC_THR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 SSC_THR; 	\/\/ Transmit Holding Register$/;"	m	struct:_AT91S_SSC	typeref:typename:AT91_REG
SSC_THR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 SSC_THR; 	\/\/ Transmit Holding Register$/;"	m	struct:_AT91S_SSC	typeref:typename:AT91_REG
SSC_THR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SSC_THR; 	\/\/ Transmit Holding Register$/;"	m	struct:_AT91S_SSC	typeref:typename:AT91_REG
SSC_THR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define SSC_THR /;"	d
SSC_THR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 SSC_THR; 	\/\/ Transmit Holding Register$/;"	m	struct:_AT91S_SSC	typeref:typename:AT91_REG
SSC_THR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define SSC_THR /;"	d
SSC_THR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 SSC_THR; 	\/\/ Transmit Holding Register$/;"	m	struct:_AT91S_SSC	typeref:typename:AT91_REG
SSC_THR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define SSC_THR /;"	d
SSC_TNCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 SSC_TNCR; 	\/\/ Transmit Next Counter Register$/;"	m	struct:_AT91S_SSC	typeref:typename:AT91_REG
SSC_TNCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 SSC_TNCR; 	\/\/ Transmit Next Counter Register$/;"	m	struct:_AT91S_SSC	typeref:typename:AT91_REG
SSC_TNCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SSC_TNCR; 	\/\/ Transmit Next Counter Register$/;"	m	struct:_AT91S_SSC	typeref:typename:AT91_REG
SSC_TNCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define SSC_TNCR /;"	d
SSC_TNCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 SSC_TNCR; 	\/\/ Transmit Next Counter Register$/;"	m	struct:_AT91S_SSC	typeref:typename:AT91_REG
SSC_TNCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define SSC_TNCR /;"	d
SSC_TNCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 SSC_TNCR; 	\/\/ Transmit Next Counter Register$/;"	m	struct:_AT91S_SSC	typeref:typename:AT91_REG
SSC_TNCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define SSC_TNCR /;"	d
SSC_TNPR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 SSC_TNPR; 	\/\/ Transmit Next Pointer Register$/;"	m	struct:_AT91S_SSC	typeref:typename:AT91_REG
SSC_TNPR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 SSC_TNPR; 	\/\/ Transmit Next Pointer Register$/;"	m	struct:_AT91S_SSC	typeref:typename:AT91_REG
SSC_TNPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SSC_TNPR; 	\/\/ Transmit Next Pointer Register$/;"	m	struct:_AT91S_SSC	typeref:typename:AT91_REG
SSC_TNPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define SSC_TNPR /;"	d
SSC_TNPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 SSC_TNPR; 	\/\/ Transmit Next Pointer Register$/;"	m	struct:_AT91S_SSC	typeref:typename:AT91_REG
SSC_TNPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define SSC_TNPR /;"	d
SSC_TNPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 SSC_TNPR; 	\/\/ Transmit Next Pointer Register$/;"	m	struct:_AT91S_SSC	typeref:typename:AT91_REG
SSC_TNPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define SSC_TNPR /;"	d
SSC_TPR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 SSC_TPR; 	\/\/ Transmit Pointer Register$/;"	m	struct:_AT91S_SSC	typeref:typename:AT91_REG
SSC_TPR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 SSC_TPR; 	\/\/ Transmit Pointer Register$/;"	m	struct:_AT91S_SSC	typeref:typename:AT91_REG
SSC_TPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SSC_TPR; 	\/\/ Transmit Pointer Register$/;"	m	struct:_AT91S_SSC	typeref:typename:AT91_REG
SSC_TPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define SSC_TPR /;"	d
SSC_TPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 SSC_TPR; 	\/\/ Transmit Pointer Register$/;"	m	struct:_AT91S_SSC	typeref:typename:AT91_REG
SSC_TPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define SSC_TPR /;"	d
SSC_TPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 SSC_TPR; 	\/\/ Transmit Pointer Register$/;"	m	struct:_AT91S_SSC	typeref:typename:AT91_REG
SSC_TPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define SSC_TPR /;"	d
SSC_TSHR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 SSC_TSHR; 	\/\/ Transmit Sync Holding Register$/;"	m	struct:_AT91S_SSC	typeref:typename:AT91_REG
SSC_TSHR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 SSC_TSHR; 	\/\/ Transmit Sync Holding Register$/;"	m	struct:_AT91S_SSC	typeref:typename:AT91_REG
SSC_TSHR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SSC_TSHR; 	\/\/ Transmit Sync Holding Register$/;"	m	struct:_AT91S_SSC	typeref:typename:AT91_REG
SSC_TSHR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define SSC_TSHR /;"	d
SSC_TSHR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 SSC_TSHR; 	\/\/ Transmit Sync Holding Register$/;"	m	struct:_AT91S_SSC	typeref:typename:AT91_REG
SSC_TSHR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define SSC_TSHR /;"	d
SSC_TSHR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 SSC_TSHR; 	\/\/ Transmit Sync Holding Register$/;"	m	struct:_AT91S_SSC	typeref:typename:AT91_REG
SSC_TSHR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define SSC_TSHR /;"	d
STA	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __I uint32_t  STA;            \/*!< SDIO status register,           Address offset: 0x34 *\/$/;"	m	struct:__anon3e8f98ce1f08	typeref:typename:__I uint32_t
STACK_MACROS_H	FreeRTOS/include/StackMacros.h	/^#define STACK_MACROS_H$/;"	d
STANDARD_FORMAT	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^#define	STANDARD_FORMAT /;"	d
STANDARD_FORMAT	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^#define	STANDARD_FORMAT /;"	d
STANDARD_FORMAT	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^#define	STANDARD_FORMAT /;"	d
STATUSSTRINGLENGTH	tasks/diagnosticsTask.cpp	/^# define STATUSSTRINGLENGTH /;"	d	file:
STA_NODISK	Libraries/fatfs/src/diskio.h	/^#define STA_NODISK	/;"	d
STA_NOINIT	Libraries/fatfs/src/diskio.h	/^#define STA_NOINIT	/;"	d
STA_PROTECT	Libraries/fatfs/src/diskio.h	/^#define STA_PROTECT	/;"	d
STIR	Libraries/CMSIS/Include/core_cm3.h	/^  __O  uint32_t STIR;                    \/*!< Offset: 0xE00 ( \/W)  Software Trigger Interrupt /;"	m	struct:__anon84a975f30908	typeref:typename:__O uint32_t
STIR	Libraries/CMSIS/Include/core_cm4.h	/^  __O  uint32_t STIR;                    \/*!< Offset: 0xE00 ( \/W)  Software Trigger Interrupt /;"	m	struct:__anon84a97a340908	typeref:typename:__O uint32_t
STM32 Evaluation Board Common Drivers update History	Libraries/SDIO_Driver/example/Common/Release_Notes.html	/^            <h2 style="background: rgb(51, 102, 255) none repeat scroll 0% 50%; -moz-background-/;"	i
STM3220F_LCD_Init	Libraries/SDIO_Driver/example/Common/stm32_eval_legacy.h	/^#define STM3220F_LCD_Init /;"	d
STM322xG_EVAL Evaluation Board Drivers update History	Libraries/SDIO_Driver/example/STM322xG_EVAL/Release_Notes.html	/^            <h2 style="background: rgb(51, 102, 255) none repeat scroll 0% 50%; -moz-background-/;"	i
STM322xG_LCD_Init	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.c	/^void STM322xG_LCD_Init(void)$/;"	f	typeref:typename:void
STM32F2XX	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  #define STM32F2XX$/;"	d
STM32F2xx CMSIS update History	Libraries/CMSIS/Device/ST/STM32F2xx/Release_Notes.html	/^update History<\/span><\/h2><h3 style="background: rgb(51, 102, 255) none repeat scroll 0% 50%; /;"	i
STM32F2xx Standard Peripherals Library Drivers&nbsp; update History	Libraries/STM32F2xx_StdPeriph_Driver/Release_Notes.html	/^    Standard Peripherals Library Drivers&nbsp; update History<\/span><\/h2><h3 style="background/;"	i
STMPE811_ID	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.h	/^#define STMPE811_ID /;"	d
STM_EVAL_COMInit	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval.c	/^void STM_EVAL_COMInit(COM_TypeDef COM, USART_InitTypeDef* USART_InitStruct)$/;"	f	typeref:typename:void
STM_EVAL_LEDInit	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval.c	/^void STM_EVAL_LEDInit(Led_TypeDef Led)$/;"	f	typeref:typename:void
STM_EVAL_LEDOff	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval.c	/^void STM_EVAL_LEDOff(Led_TypeDef Led)$/;"	f	typeref:typename:void
STM_EVAL_LEDOn	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval.c	/^void STM_EVAL_LEDOn(Led_TypeDef Led)$/;"	f	typeref:typename:void
STM_EVAL_LEDToggle	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval.c	/^void STM_EVAL_LEDToggle(Led_TypeDef Led)$/;"	f	typeref:typename:void
STM_EVAL_PBGetState	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval.c	/^uint32_t STM_EVAL_PBGetState(Button_TypeDef Button)$/;"	f	typeref:typename:uint32_t
STM_EVAL_PBInit	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval.c	/^void STM_EVAL_PBInit(Button_TypeDef Button, ButtonMode_TypeDef Button_Mode)$/;"	f	typeref:typename:void
STR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t STR;       \/*!< HASH start register,            Address offset: 0x08        *\/$/;"	m	struct:__anon3e8f98ce2508	typeref:typename:__IO uint32_t
ST_DWORD	Libraries/fatfs/src/ff.h	/^#define	ST_DWORD(/;"	d
ST_WORD	Libraries/fatfs/src/ff.h	/^#define	ST_WORD(/;"	d
SUCCESS	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^typedef enum {ERROR = 0, SUCCESS = !ERROR} ErrorStatus;$/;"	e	enum:__anon3e8f98ce0303
SVC_Handler	FreeRTOS/portable/Tasking/ARM_CM4F/port_asm.asm	/^SVC_Handler: .type func$/;"	l
SVC_Handler	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/arm/startup_stm32f2xx.s	/^SVC_Handler     PROC$/;"	l
SVC_Handler	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/iar/startup_stm32f2xx.s	/^SVC_Handler$/;"	l
SVC_Handler	Libraries/SDIO_Driver/example/SDIO/uSDCard/stm32f2xx_it.c	/^void SVC_Handler(void)$/;"	f	typeref:typename:void
SVC_Handler	stm32f2xx_it.c	/^void SVC_Handler(void)$/;"	f	typeref:typename:void
SVCall_IRQn	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  SVCall_IRQn                 = -5,     \/*!< 11 Cortex-M3 SV Call Interrupt                    /;"	e	enum:IRQn
SWIER	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t SWIER;  \/*!< EXTI Software interrupt event register,  Address offset: 0x10 *\/$/;"	m	struct:__anon3e8f98ce1108	typeref:typename:__IO uint32_t
SWTRIGR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t SWTRIGR;  \/*!< DAC software trigger register,                           Address/;"	m	struct:__anon3e8f98ce0b08	typeref:typename:__IO uint32_t
SYNCHRO_TIMEOUT	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_rtc.c	/^#define SYNCHRO_TIMEOUT /;"	d	file:
SYSCFG	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define SYSCFG /;"	d
SYSCFG_BASE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define SYSCFG_BASE /;"	d
SYSCFG_CMPCR_CMP_PD	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define SYSCFG_CMPCR_CMP_PD /;"	d
SYSCFG_CMPCR_READY	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define SYSCFG_CMPCR_READY /;"	d
SYSCFG_CompensationCellCmd	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_syscfg.c	/^void SYSCFG_CompensationCellCmd(FunctionalState NewState)$/;"	f	typeref:typename:void
SYSCFG_DeInit	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_syscfg.c	/^void SYSCFG_DeInit(void)$/;"	f	typeref:typename:void
SYSCFG_ETH_MediaInterfaceConfig	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_syscfg.c	/^void SYSCFG_ETH_MediaInterfaceConfig(uint32_t SYSCFG_ETH_MediaInterface) $/;"	f	typeref:typename:void
SYSCFG_ETH_MediaInterface_MII	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_syscfg.h	/^#define SYSCFG_ETH_MediaInterface_MII /;"	d
SYSCFG_ETH_MediaInterface_RMII	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_syscfg.h	/^#define SYSCFG_ETH_MediaInterface_RMII /;"	d
SYSCFG_EXTICR1_EXTI0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define SYSCFG_EXTICR1_EXTI0 /;"	d
SYSCFG_EXTICR1_EXTI0_PA	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define SYSCFG_EXTICR1_EXTI0_PA /;"	d
SYSCFG_EXTICR1_EXTI0_PB	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define SYSCFG_EXTICR1_EXTI0_PB /;"	d
SYSCFG_EXTICR1_EXTI0_PC	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define SYSCFG_EXTICR1_EXTI0_PC /;"	d
SYSCFG_EXTICR1_EXTI0_PD	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define SYSCFG_EXTICR1_EXTI0_PD /;"	d
SYSCFG_EXTICR1_EXTI0_PE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define SYSCFG_EXTICR1_EXTI0_PE /;"	d
SYSCFG_EXTICR1_EXTI0_PF	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define SYSCFG_EXTICR1_EXTI0_PF /;"	d
SYSCFG_EXTICR1_EXTI0_PG	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define SYSCFG_EXTICR1_EXTI0_PG /;"	d
SYSCFG_EXTICR1_EXTI0_PH	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define SYSCFG_EXTICR1_EXTI0_PH /;"	d
SYSCFG_EXTICR1_EXTI0_PI	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define SYSCFG_EXTICR1_EXTI0_PI /;"	d
SYSCFG_EXTICR1_EXTI1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define SYSCFG_EXTICR1_EXTI1 /;"	d
SYSCFG_EXTICR1_EXTI1_PA	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define SYSCFG_EXTICR1_EXTI1_PA /;"	d
SYSCFG_EXTICR1_EXTI1_PB	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define SYSCFG_EXTICR1_EXTI1_PB /;"	d
SYSCFG_EXTICR1_EXTI1_PC	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define SYSCFG_EXTICR1_EXTI1_PC /;"	d
SYSCFG_EXTICR1_EXTI1_PD	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define SYSCFG_EXTICR1_EXTI1_PD /;"	d
SYSCFG_EXTICR1_EXTI1_PE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define SYSCFG_EXTICR1_EXTI1_PE /;"	d
SYSCFG_EXTICR1_EXTI1_PF	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define SYSCFG_EXTICR1_EXTI1_PF /;"	d
SYSCFG_EXTICR1_EXTI1_PG	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define SYSCFG_EXTICR1_EXTI1_PG /;"	d
SYSCFG_EXTICR1_EXTI1_PH	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define SYSCFG_EXTICR1_EXTI1_PH /;"	d
SYSCFG_EXTICR1_EXTI1_PI	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define SYSCFG_EXTICR1_EXTI1_PI /;"	d
SYSCFG_EXTICR1_EXTI2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define SYSCFG_EXTICR1_EXTI2 /;"	d
SYSCFG_EXTICR1_EXTI2_PA	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define SYSCFG_EXTICR1_EXTI2_PA /;"	d
SYSCFG_EXTICR1_EXTI2_PB	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define SYSCFG_EXTICR1_EXTI2_PB /;"	d
SYSCFG_EXTICR1_EXTI2_PC	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define SYSCFG_EXTICR1_EXTI2_PC /;"	d
SYSCFG_EXTICR1_EXTI2_PD	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define SYSCFG_EXTICR1_EXTI2_PD /;"	d
SYSCFG_EXTICR1_EXTI2_PE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define SYSCFG_EXTICR1_EXTI2_PE /;"	d
SYSCFG_EXTICR1_EXTI2_PF	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define SYSCFG_EXTICR1_EXTI2_PF /;"	d
SYSCFG_EXTICR1_EXTI2_PG	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define SYSCFG_EXTICR1_EXTI2_PG /;"	d
SYSCFG_EXTICR1_EXTI2_PH	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define SYSCFG_EXTICR1_EXTI2_PH /;"	d
SYSCFG_EXTICR1_EXTI2_PI	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define SYSCFG_EXTICR1_EXTI2_PI /;"	d
SYSCFG_EXTICR1_EXTI3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define SYSCFG_EXTICR1_EXTI3 /;"	d
SYSCFG_EXTICR1_EXTI3_PA	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define SYSCFG_EXTICR1_EXTI3_PA /;"	d
SYSCFG_EXTICR1_EXTI3_PB	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define SYSCFG_EXTICR1_EXTI3_PB /;"	d
SYSCFG_EXTICR1_EXTI3_PC	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define SYSCFG_EXTICR1_EXTI3_PC /;"	d
SYSCFG_EXTICR1_EXTI3_PD	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define SYSCFG_EXTICR1_EXTI3_PD /;"	d
SYSCFG_EXTICR1_EXTI3_PE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define SYSCFG_EXTICR1_EXTI3_PE /;"	d
SYSCFG_EXTICR1_EXTI3_PF	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define SYSCFG_EXTICR1_EXTI3_PF /;"	d
SYSCFG_EXTICR1_EXTI3_PG	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define SYSCFG_EXTICR1_EXTI3_PG /;"	d
SYSCFG_EXTICR1_EXTI3_PH	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define SYSCFG_EXTICR1_EXTI3_PH /;"	d
SYSCFG_EXTICR1_EXTI3_PI	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define SYSCFG_EXTICR1_EXTI3_PI /;"	d
SYSCFG_EXTICR2_EXTI4	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define SYSCFG_EXTICR2_EXTI4 /;"	d
SYSCFG_EXTICR2_EXTI4_PA	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define SYSCFG_EXTICR2_EXTI4_PA /;"	d
SYSCFG_EXTICR2_EXTI4_PB	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define SYSCFG_EXTICR2_EXTI4_PB /;"	d
SYSCFG_EXTICR2_EXTI4_PC	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define SYSCFG_EXTICR2_EXTI4_PC /;"	d
SYSCFG_EXTICR2_EXTI4_PD	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define SYSCFG_EXTICR2_EXTI4_PD /;"	d
SYSCFG_EXTICR2_EXTI4_PE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define SYSCFG_EXTICR2_EXTI4_PE /;"	d
SYSCFG_EXTICR2_EXTI4_PF	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define SYSCFG_EXTICR2_EXTI4_PF /;"	d
SYSCFG_EXTICR2_EXTI4_PG	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define SYSCFG_EXTICR2_EXTI4_PG /;"	d
SYSCFG_EXTICR2_EXTI4_PH	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define SYSCFG_EXTICR2_EXTI4_PH /;"	d
SYSCFG_EXTICR2_EXTI4_PI	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define SYSCFG_EXTICR2_EXTI4_PI /;"	d
SYSCFG_EXTICR2_EXTI5	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define SYSCFG_EXTICR2_EXTI5 /;"	d
SYSCFG_EXTICR2_EXTI5_PA	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define SYSCFG_EXTICR2_EXTI5_PA /;"	d
SYSCFG_EXTICR2_EXTI5_PB	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define SYSCFG_EXTICR2_EXTI5_PB /;"	d
SYSCFG_EXTICR2_EXTI5_PC	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define SYSCFG_EXTICR2_EXTI5_PC /;"	d
SYSCFG_EXTICR2_EXTI5_PD	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define SYSCFG_EXTICR2_EXTI5_PD /;"	d
SYSCFG_EXTICR2_EXTI5_PE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define SYSCFG_EXTICR2_EXTI5_PE /;"	d
SYSCFG_EXTICR2_EXTI5_PF	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define SYSCFG_EXTICR2_EXTI5_PF /;"	d
SYSCFG_EXTICR2_EXTI5_PG	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define SYSCFG_EXTICR2_EXTI5_PG /;"	d
SYSCFG_EXTICR2_EXTI5_PH	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define SYSCFG_EXTICR2_EXTI5_PH /;"	d
SYSCFG_EXTICR2_EXTI5_PI	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define SYSCFG_EXTICR2_EXTI5_PI /;"	d
SYSCFG_EXTICR2_EXTI6	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define SYSCFG_EXTICR2_EXTI6 /;"	d
SYSCFG_EXTICR2_EXTI6_PA	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define SYSCFG_EXTICR2_EXTI6_PA /;"	d
SYSCFG_EXTICR2_EXTI6_PB	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define SYSCFG_EXTICR2_EXTI6_PB /;"	d
SYSCFG_EXTICR2_EXTI6_PC	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define SYSCFG_EXTICR2_EXTI6_PC /;"	d
SYSCFG_EXTICR2_EXTI6_PD	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define SYSCFG_EXTICR2_EXTI6_PD /;"	d
SYSCFG_EXTICR2_EXTI6_PE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define SYSCFG_EXTICR2_EXTI6_PE /;"	d
SYSCFG_EXTICR2_EXTI6_PF	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define SYSCFG_EXTICR2_EXTI6_PF /;"	d
SYSCFG_EXTICR2_EXTI6_PG	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define SYSCFG_EXTICR2_EXTI6_PG /;"	d
SYSCFG_EXTICR2_EXTI6_PH	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define SYSCFG_EXTICR2_EXTI6_PH /;"	d
SYSCFG_EXTICR2_EXTI6_PI	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define SYSCFG_EXTICR2_EXTI6_PI /;"	d
SYSCFG_EXTICR2_EXTI7	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define SYSCFG_EXTICR2_EXTI7 /;"	d
SYSCFG_EXTICR2_EXTI7_PA	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define SYSCFG_EXTICR2_EXTI7_PA /;"	d
SYSCFG_EXTICR2_EXTI7_PB	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define SYSCFG_EXTICR2_EXTI7_PB /;"	d
SYSCFG_EXTICR2_EXTI7_PC	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define SYSCFG_EXTICR2_EXTI7_PC /;"	d
SYSCFG_EXTICR2_EXTI7_PD	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define SYSCFG_EXTICR2_EXTI7_PD /;"	d
SYSCFG_EXTICR2_EXTI7_PE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define SYSCFG_EXTICR2_EXTI7_PE /;"	d
SYSCFG_EXTICR2_EXTI7_PF	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define SYSCFG_EXTICR2_EXTI7_PF /;"	d
SYSCFG_EXTICR2_EXTI7_PG	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define SYSCFG_EXTICR2_EXTI7_PG /;"	d
SYSCFG_EXTICR2_EXTI7_PH	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define SYSCFG_EXTICR2_EXTI7_PH /;"	d
SYSCFG_EXTICR2_EXTI7_PI	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define SYSCFG_EXTICR2_EXTI7_PI /;"	d
SYSCFG_EXTICR3_EXTI10	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define SYSCFG_EXTICR3_EXTI10 /;"	d
SYSCFG_EXTICR3_EXTI10_PA	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define SYSCFG_EXTICR3_EXTI10_PA /;"	d
SYSCFG_EXTICR3_EXTI10_PB	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define SYSCFG_EXTICR3_EXTI10_PB /;"	d
SYSCFG_EXTICR3_EXTI10_PC	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define SYSCFG_EXTICR3_EXTI10_PC /;"	d
SYSCFG_EXTICR3_EXTI10_PD	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define SYSCFG_EXTICR3_EXTI10_PD /;"	d
SYSCFG_EXTICR3_EXTI10_PE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define SYSCFG_EXTICR3_EXTI10_PE /;"	d
SYSCFG_EXTICR3_EXTI10_PF	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define SYSCFG_EXTICR3_EXTI10_PF /;"	d
SYSCFG_EXTICR3_EXTI10_PG	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define SYSCFG_EXTICR3_EXTI10_PG /;"	d
SYSCFG_EXTICR3_EXTI10_PH	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define SYSCFG_EXTICR3_EXTI10_PH /;"	d
SYSCFG_EXTICR3_EXTI10_PI	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define SYSCFG_EXTICR3_EXTI10_PI /;"	d
SYSCFG_EXTICR3_EXTI11	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define SYSCFG_EXTICR3_EXTI11 /;"	d
SYSCFG_EXTICR3_EXTI11_PA	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define SYSCFG_EXTICR3_EXTI11_PA /;"	d
SYSCFG_EXTICR3_EXTI11_PB	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define SYSCFG_EXTICR3_EXTI11_PB /;"	d
SYSCFG_EXTICR3_EXTI11_PC	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define SYSCFG_EXTICR3_EXTI11_PC /;"	d
SYSCFG_EXTICR3_EXTI11_PD	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define SYSCFG_EXTICR3_EXTI11_PD /;"	d
SYSCFG_EXTICR3_EXTI11_PE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define SYSCFG_EXTICR3_EXTI11_PE /;"	d
SYSCFG_EXTICR3_EXTI11_PF	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define SYSCFG_EXTICR3_EXTI11_PF /;"	d
SYSCFG_EXTICR3_EXTI11_PG	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define SYSCFG_EXTICR3_EXTI11_PG /;"	d
SYSCFG_EXTICR3_EXTI11_PH	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define SYSCFG_EXTICR3_EXTI11_PH /;"	d
SYSCFG_EXTICR3_EXTI11_PI	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define SYSCFG_EXTICR3_EXTI11_PI /;"	d
SYSCFG_EXTICR3_EXTI12_PH	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define SYSCFG_EXTICR3_EXTI12_PH /;"	d
SYSCFG_EXTICR3_EXTI13_PH	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define SYSCFG_EXTICR3_EXTI13_PH /;"	d
SYSCFG_EXTICR3_EXTI14_PH	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define SYSCFG_EXTICR3_EXTI14_PH /;"	d
SYSCFG_EXTICR3_EXTI15_PH	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define SYSCFG_EXTICR3_EXTI15_PH /;"	d
SYSCFG_EXTICR3_EXTI8	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define SYSCFG_EXTICR3_EXTI8 /;"	d
SYSCFG_EXTICR3_EXTI8_PA	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define SYSCFG_EXTICR3_EXTI8_PA /;"	d
SYSCFG_EXTICR3_EXTI8_PB	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define SYSCFG_EXTICR3_EXTI8_PB /;"	d
SYSCFG_EXTICR3_EXTI8_PC	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define SYSCFG_EXTICR3_EXTI8_PC /;"	d
SYSCFG_EXTICR3_EXTI8_PD	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define SYSCFG_EXTICR3_EXTI8_PD /;"	d
SYSCFG_EXTICR3_EXTI8_PE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define SYSCFG_EXTICR3_EXTI8_PE /;"	d
SYSCFG_EXTICR3_EXTI8_PF	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define SYSCFG_EXTICR3_EXTI8_PF /;"	d
SYSCFG_EXTICR3_EXTI8_PG	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define SYSCFG_EXTICR3_EXTI8_PG /;"	d
SYSCFG_EXTICR3_EXTI8_PH	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define SYSCFG_EXTICR3_EXTI8_PH /;"	d
SYSCFG_EXTICR3_EXTI8_PI	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define SYSCFG_EXTICR3_EXTI8_PI /;"	d
SYSCFG_EXTICR3_EXTI9	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define SYSCFG_EXTICR3_EXTI9 /;"	d
SYSCFG_EXTICR3_EXTI9_PA	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define SYSCFG_EXTICR3_EXTI9_PA /;"	d
SYSCFG_EXTICR3_EXTI9_PB	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define SYSCFG_EXTICR3_EXTI9_PB /;"	d
SYSCFG_EXTICR3_EXTI9_PC	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define SYSCFG_EXTICR3_EXTI9_PC /;"	d
SYSCFG_EXTICR3_EXTI9_PD	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define SYSCFG_EXTICR3_EXTI9_PD /;"	d
SYSCFG_EXTICR3_EXTI9_PE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define SYSCFG_EXTICR3_EXTI9_PE /;"	d
SYSCFG_EXTICR3_EXTI9_PF	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define SYSCFG_EXTICR3_EXTI9_PF /;"	d
SYSCFG_EXTICR3_EXTI9_PG	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define SYSCFG_EXTICR3_EXTI9_PG /;"	d
SYSCFG_EXTICR3_EXTI9_PH	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define SYSCFG_EXTICR3_EXTI9_PH /;"	d
SYSCFG_EXTICR3_EXTI9_PI	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define SYSCFG_EXTICR3_EXTI9_PI /;"	d
SYSCFG_EXTICR4_EXTI12	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define SYSCFG_EXTICR4_EXTI12 /;"	d
SYSCFG_EXTICR4_EXTI12_PA	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define SYSCFG_EXTICR4_EXTI12_PA /;"	d
SYSCFG_EXTICR4_EXTI12_PB	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define SYSCFG_EXTICR4_EXTI12_PB /;"	d
SYSCFG_EXTICR4_EXTI12_PC	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define SYSCFG_EXTICR4_EXTI12_PC /;"	d
SYSCFG_EXTICR4_EXTI12_PD	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define SYSCFG_EXTICR4_EXTI12_PD /;"	d
SYSCFG_EXTICR4_EXTI12_PE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define SYSCFG_EXTICR4_EXTI12_PE /;"	d
SYSCFG_EXTICR4_EXTI12_PF	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define SYSCFG_EXTICR4_EXTI12_PF /;"	d
SYSCFG_EXTICR4_EXTI12_PG	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define SYSCFG_EXTICR4_EXTI12_PG /;"	d
SYSCFG_EXTICR4_EXTI13	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define SYSCFG_EXTICR4_EXTI13 /;"	d
SYSCFG_EXTICR4_EXTI13_PA	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define SYSCFG_EXTICR4_EXTI13_PA /;"	d
SYSCFG_EXTICR4_EXTI13_PB	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define SYSCFG_EXTICR4_EXTI13_PB /;"	d
SYSCFG_EXTICR4_EXTI13_PC	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define SYSCFG_EXTICR4_EXTI13_PC /;"	d
SYSCFG_EXTICR4_EXTI13_PD	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define SYSCFG_EXTICR4_EXTI13_PD /;"	d
SYSCFG_EXTICR4_EXTI13_PE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define SYSCFG_EXTICR4_EXTI13_PE /;"	d
SYSCFG_EXTICR4_EXTI13_PF	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define SYSCFG_EXTICR4_EXTI13_PF /;"	d
SYSCFG_EXTICR4_EXTI13_PG	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define SYSCFG_EXTICR4_EXTI13_PG /;"	d
SYSCFG_EXTICR4_EXTI14	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define SYSCFG_EXTICR4_EXTI14 /;"	d
SYSCFG_EXTICR4_EXTI14_PA	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define SYSCFG_EXTICR4_EXTI14_PA /;"	d
SYSCFG_EXTICR4_EXTI14_PB	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define SYSCFG_EXTICR4_EXTI14_PB /;"	d
SYSCFG_EXTICR4_EXTI14_PC	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define SYSCFG_EXTICR4_EXTI14_PC /;"	d
SYSCFG_EXTICR4_EXTI14_PD	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define SYSCFG_EXTICR4_EXTI14_PD /;"	d
SYSCFG_EXTICR4_EXTI14_PE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define SYSCFG_EXTICR4_EXTI14_PE /;"	d
SYSCFG_EXTICR4_EXTI14_PF	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define SYSCFG_EXTICR4_EXTI14_PF /;"	d
SYSCFG_EXTICR4_EXTI14_PG	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define SYSCFG_EXTICR4_EXTI14_PG /;"	d
SYSCFG_EXTICR4_EXTI15	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define SYSCFG_EXTICR4_EXTI15 /;"	d
SYSCFG_EXTICR4_EXTI15_PA	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define SYSCFG_EXTICR4_EXTI15_PA /;"	d
SYSCFG_EXTICR4_EXTI15_PB	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define SYSCFG_EXTICR4_EXTI15_PB /;"	d
SYSCFG_EXTICR4_EXTI15_PC	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define SYSCFG_EXTICR4_EXTI15_PC /;"	d
SYSCFG_EXTICR4_EXTI15_PD	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define SYSCFG_EXTICR4_EXTI15_PD /;"	d
SYSCFG_EXTICR4_EXTI15_PE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define SYSCFG_EXTICR4_EXTI15_PE /;"	d
SYSCFG_EXTICR4_EXTI15_PF	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define SYSCFG_EXTICR4_EXTI15_PF /;"	d
SYSCFG_EXTICR4_EXTI15_PG	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define SYSCFG_EXTICR4_EXTI15_PG /;"	d
SYSCFG_EXTILineConfig	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_syscfg.c	/^void SYSCFG_EXTILineConfig(uint8_t EXTI_PortSourceGPIOx, uint8_t EXTI_PinSourcex)$/;"	f	typeref:typename:void
SYSCFG_GetCompensationCellStatus	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_syscfg.c	/^FlagStatus SYSCFG_GetCompensationCellStatus(void)$/;"	f	typeref:typename:FlagStatus
SYSCFG_MEMRMP_MEM_MODE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define SYSCFG_MEMRMP_MEM_MODE /;"	d
SYSCFG_MEMRMP_MEM_MODE_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define SYSCFG_MEMRMP_MEM_MODE_0 /;"	d
SYSCFG_MEMRMP_MEM_MODE_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define SYSCFG_MEMRMP_MEM_MODE_1 /;"	d
SYSCFG_MemoryRemapConfig	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_syscfg.c	/^void SYSCFG_MemoryRemapConfig(uint8_t SYSCFG_MemoryRemap)$/;"	f	typeref:typename:void
SYSCFG_MemoryRemap_FSMC	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_syscfg.h	/^#define SYSCFG_MemoryRemap_FSMC /;"	d
SYSCFG_MemoryRemap_Flash	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_syscfg.h	/^#define SYSCFG_MemoryRemap_Flash /;"	d
SYSCFG_MemoryRemap_SRAM	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_syscfg.h	/^#define SYSCFG_MemoryRemap_SRAM /;"	d
SYSCFG_MemoryRemap_SystemFlash	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_syscfg.h	/^#define SYSCFG_MemoryRemap_SystemFlash /;"	d
SYSCFG_OFFSET	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_syscfg.c	/^#define SYSCFG_OFFSET /;"	d	file:
SYSCFG_PMC_MII_RMII	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define SYSCFG_PMC_MII_RMII /;"	d
SYSCFG_PMC_MII_RMII_SEL	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define SYSCFG_PMC_MII_RMII_SEL /;"	d
SYSCFG_TypeDef	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^} SYSCFG_TypeDef;$/;"	t	typeref:struct:__anon3e8f98ce1908
SYSCLK_Frequency	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^  uint32_t SYSCLK_Frequency; \/*!<  SYSCLK clock frequency expressed in Hz *\/$/;"	m	struct:__anonb4b12cf50108	typeref:typename:uint32_t
SYSC_AIC_CISR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_AIC_CISR; 	\/\/ Core Interrupt Status Register$/;"	m	struct:_AT91S_SYSC	typeref:typename:AT91_REG
SYSC_AIC_CISR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define SYSC_AIC_CISR /;"	d
SYSC_AIC_DCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_AIC_DCR; 	\/\/ Debug Control Register (Protect)$/;"	m	struct:_AT91S_SYSC	typeref:typename:AT91_REG
SYSC_AIC_DCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define SYSC_AIC_DCR /;"	d
SYSC_AIC_EOICR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_AIC_EOICR; 	\/\/ End of Interrupt Command Register$/;"	m	struct:_AT91S_SYSC	typeref:typename:AT91_REG
SYSC_AIC_EOICR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define SYSC_AIC_EOICR /;"	d
SYSC_AIC_FFDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_AIC_FFDR; 	\/\/ Fast Forcing Disable Register$/;"	m	struct:_AT91S_SYSC	typeref:typename:AT91_REG
SYSC_AIC_FFDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define SYSC_AIC_FFDR /;"	d
SYSC_AIC_FFER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_AIC_FFER; 	\/\/ Fast Forcing Enable Register$/;"	m	struct:_AT91S_SYSC	typeref:typename:AT91_REG
SYSC_AIC_FFER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define SYSC_AIC_FFER /;"	d
SYSC_AIC_FFSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_AIC_FFSR; 	\/\/ Fast Forcing Status Register$/;"	m	struct:_AT91S_SYSC	typeref:typename:AT91_REG
SYSC_AIC_FFSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define SYSC_AIC_FFSR /;"	d
SYSC_AIC_FVR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_AIC_FVR; 	\/\/ FIQ Vector Register$/;"	m	struct:_AT91S_SYSC	typeref:typename:AT91_REG
SYSC_AIC_FVR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define SYSC_AIC_FVR /;"	d
SYSC_AIC_ICCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_AIC_ICCR; 	\/\/ Interrupt Clear Command Register$/;"	m	struct:_AT91S_SYSC	typeref:typename:AT91_REG
SYSC_AIC_ICCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define SYSC_AIC_ICCR /;"	d
SYSC_AIC_IDCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_AIC_IDCR; 	\/\/ Interrupt Disable Command Register$/;"	m	struct:_AT91S_SYSC	typeref:typename:AT91_REG
SYSC_AIC_IDCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define SYSC_AIC_IDCR /;"	d
SYSC_AIC_IECR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_AIC_IECR; 	\/\/ Interrupt Enable Command Register$/;"	m	struct:_AT91S_SYSC	typeref:typename:AT91_REG
SYSC_AIC_IECR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define SYSC_AIC_IECR /;"	d
SYSC_AIC_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_AIC_IMR; 	\/\/ Interrupt Mask Register$/;"	m	struct:_AT91S_SYSC	typeref:typename:AT91_REG
SYSC_AIC_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define SYSC_AIC_IMR /;"	d
SYSC_AIC_IPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_AIC_IPR; 	\/\/ Interrupt Pending Register$/;"	m	struct:_AT91S_SYSC	typeref:typename:AT91_REG
SYSC_AIC_IPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define SYSC_AIC_IPR /;"	d
SYSC_AIC_ISCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_AIC_ISCR; 	\/\/ Interrupt Set Command Register$/;"	m	struct:_AT91S_SYSC	typeref:typename:AT91_REG
SYSC_AIC_ISCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define SYSC_AIC_ISCR /;"	d
SYSC_AIC_ISR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_AIC_ISR; 	\/\/ Interrupt Status Register$/;"	m	struct:_AT91S_SYSC	typeref:typename:AT91_REG
SYSC_AIC_ISR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define SYSC_AIC_ISR /;"	d
SYSC_AIC_IVR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_AIC_IVR; 	\/\/ IRQ Vector Register$/;"	m	struct:_AT91S_SYSC	typeref:typename:AT91_REG
SYSC_AIC_IVR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define SYSC_AIC_IVR /;"	d
SYSC_AIC_SMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_AIC_SMR[32]; 	\/\/ Source Mode Register$/;"	m	struct:_AT91S_SYSC	typeref:typename:AT91_REG[32]
SYSC_AIC_SMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define SYSC_AIC_SMR /;"	d
SYSC_AIC_SPU	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_AIC_SPU; 	\/\/ Spurious Vector Register$/;"	m	struct:_AT91S_SYSC	typeref:typename:AT91_REG
SYSC_AIC_SPU	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define SYSC_AIC_SPU /;"	d
SYSC_AIC_SVR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_AIC_SVR[32]; 	\/\/ Source Vector Register$/;"	m	struct:_AT91S_SYSC	typeref:typename:AT91_REG[32]
SYSC_AIC_SVR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define SYSC_AIC_SVR /;"	d
SYSC_DBGU_BRGR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_DBGU_BRGR; 	\/\/ Baud Rate Generator Register$/;"	m	struct:_AT91S_SYSC	typeref:typename:AT91_REG
SYSC_DBGU_BRGR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define SYSC_DBGU_BRGR /;"	d
SYSC_DBGU_C1R	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_DBGU_C1R; 	\/\/ Chip ID1 Register$/;"	m	struct:_AT91S_SYSC	typeref:typename:AT91_REG
SYSC_DBGU_C1R	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define SYSC_DBGU_C1R /;"	d
SYSC_DBGU_C2R	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_DBGU_C2R; 	\/\/ Chip ID2 Register$/;"	m	struct:_AT91S_SYSC	typeref:typename:AT91_REG
SYSC_DBGU_C2R	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define SYSC_DBGU_C2R /;"	d
SYSC_DBGU_CR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_DBGU_CR; 	\/\/ Control Register$/;"	m	struct:_AT91S_SYSC	typeref:typename:AT91_REG
SYSC_DBGU_CR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define SYSC_DBGU_CR /;"	d
SYSC_DBGU_CSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_DBGU_CSR; 	\/\/ Channel Status Register$/;"	m	struct:_AT91S_SYSC	typeref:typename:AT91_REG
SYSC_DBGU_CSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define SYSC_DBGU_CSR /;"	d
SYSC_DBGU_FNTR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_DBGU_FNTR; 	\/\/ Force NTRST Register$/;"	m	struct:_AT91S_SYSC	typeref:typename:AT91_REG
SYSC_DBGU_FNTR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define SYSC_DBGU_FNTR /;"	d
SYSC_DBGU_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_DBGU_IDR; 	\/\/ Interrupt Disable Register$/;"	m	struct:_AT91S_SYSC	typeref:typename:AT91_REG
SYSC_DBGU_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define SYSC_DBGU_IDR /;"	d
SYSC_DBGU_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_DBGU_IER; 	\/\/ Interrupt Enable Register$/;"	m	struct:_AT91S_SYSC	typeref:typename:AT91_REG
SYSC_DBGU_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define SYSC_DBGU_IER /;"	d
SYSC_DBGU_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_DBGU_IMR; 	\/\/ Interrupt Mask Register$/;"	m	struct:_AT91S_SYSC	typeref:typename:AT91_REG
SYSC_DBGU_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define SYSC_DBGU_IMR /;"	d
SYSC_DBGU_MR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_DBGU_MR; 	\/\/ Mode Register$/;"	m	struct:_AT91S_SYSC	typeref:typename:AT91_REG
SYSC_DBGU_MR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define SYSC_DBGU_MR /;"	d
SYSC_DBGU_PTCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_DBGU_PTCR; 	\/\/ PDC Transfer Control Register$/;"	m	struct:_AT91S_SYSC	typeref:typename:AT91_REG
SYSC_DBGU_PTCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define SYSC_DBGU_PTCR /;"	d
SYSC_DBGU_PTSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_DBGU_PTSR; 	\/\/ PDC Transfer Status Register$/;"	m	struct:_AT91S_SYSC	typeref:typename:AT91_REG
SYSC_DBGU_PTSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define SYSC_DBGU_PTSR /;"	d
SYSC_DBGU_RCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_DBGU_RCR; 	\/\/ Receive Counter Register$/;"	m	struct:_AT91S_SYSC	typeref:typename:AT91_REG
SYSC_DBGU_RCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define SYSC_DBGU_RCR /;"	d
SYSC_DBGU_RHR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_DBGU_RHR; 	\/\/ Receiver Holding Register$/;"	m	struct:_AT91S_SYSC	typeref:typename:AT91_REG
SYSC_DBGU_RHR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define SYSC_DBGU_RHR /;"	d
SYSC_DBGU_RNCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_DBGU_RNCR; 	\/\/ Receive Next Counter Register$/;"	m	struct:_AT91S_SYSC	typeref:typename:AT91_REG
SYSC_DBGU_RNCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define SYSC_DBGU_RNCR /;"	d
SYSC_DBGU_RNPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_DBGU_RNPR; 	\/\/ Receive Next Pointer Register$/;"	m	struct:_AT91S_SYSC	typeref:typename:AT91_REG
SYSC_DBGU_RNPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define SYSC_DBGU_RNPR /;"	d
SYSC_DBGU_RPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_DBGU_RPR; 	\/\/ Receive Pointer Register$/;"	m	struct:_AT91S_SYSC	typeref:typename:AT91_REG
SYSC_DBGU_RPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define SYSC_DBGU_RPR /;"	d
SYSC_DBGU_TCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_DBGU_TCR; 	\/\/ Transmit Counter Register$/;"	m	struct:_AT91S_SYSC	typeref:typename:AT91_REG
SYSC_DBGU_TCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define SYSC_DBGU_TCR /;"	d
SYSC_DBGU_THR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_DBGU_THR; 	\/\/ Transmitter Holding Register$/;"	m	struct:_AT91S_SYSC	typeref:typename:AT91_REG
SYSC_DBGU_THR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define SYSC_DBGU_THR /;"	d
SYSC_DBGU_TNCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_DBGU_TNCR; 	\/\/ Transmit Next Counter Register$/;"	m	struct:_AT91S_SYSC	typeref:typename:AT91_REG
SYSC_DBGU_TNCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define SYSC_DBGU_TNCR /;"	d
SYSC_DBGU_TNPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_DBGU_TNPR; 	\/\/ Transmit Next Pointer Register$/;"	m	struct:_AT91S_SYSC	typeref:typename:AT91_REG
SYSC_DBGU_TNPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define SYSC_DBGU_TNPR /;"	d
SYSC_DBGU_TPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_DBGU_TPR; 	\/\/ Transmit Pointer Register$/;"	m	struct:_AT91S_SYSC	typeref:typename:AT91_REG
SYSC_DBGU_TPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define SYSC_DBGU_TPR /;"	d
SYSC_PIOA_ABSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_PIOA_ABSR; 	\/\/ AB Select Status Register$/;"	m	struct:_AT91S_SYSC	typeref:typename:AT91_REG
SYSC_PIOA_ABSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define SYSC_PIOA_ABSR /;"	d
SYSC_PIOA_ASR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_PIOA_ASR; 	\/\/ Select A Register$/;"	m	struct:_AT91S_SYSC	typeref:typename:AT91_REG
SYSC_PIOA_ASR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define SYSC_PIOA_ASR /;"	d
SYSC_PIOA_BSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_PIOA_BSR; 	\/\/ Select B Register$/;"	m	struct:_AT91S_SYSC	typeref:typename:AT91_REG
SYSC_PIOA_BSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define SYSC_PIOA_BSR /;"	d
SYSC_PIOA_CODR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_PIOA_CODR; 	\/\/ Clear Output Data Register$/;"	m	struct:_AT91S_SYSC	typeref:typename:AT91_REG
SYSC_PIOA_CODR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define SYSC_PIOA_CODR /;"	d
SYSC_PIOA_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_PIOA_IDR; 	\/\/ Interrupt Disable Register$/;"	m	struct:_AT91S_SYSC	typeref:typename:AT91_REG
SYSC_PIOA_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define SYSC_PIOA_IDR /;"	d
SYSC_PIOA_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_PIOA_IER; 	\/\/ Interrupt Enable Register$/;"	m	struct:_AT91S_SYSC	typeref:typename:AT91_REG
SYSC_PIOA_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define SYSC_PIOA_IER /;"	d
SYSC_PIOA_IFDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_PIOA_IFDR; 	\/\/ Input Filter Disable Register$/;"	m	struct:_AT91S_SYSC	typeref:typename:AT91_REG
SYSC_PIOA_IFDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define SYSC_PIOA_IFDR /;"	d
SYSC_PIOA_IFER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_PIOA_IFER; 	\/\/ Input Filter Enable Register$/;"	m	struct:_AT91S_SYSC	typeref:typename:AT91_REG
SYSC_PIOA_IFER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define SYSC_PIOA_IFER /;"	d
SYSC_PIOA_IFSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_PIOA_IFSR; 	\/\/ Input Filter Status Register$/;"	m	struct:_AT91S_SYSC	typeref:typename:AT91_REG
SYSC_PIOA_IFSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define SYSC_PIOA_IFSR /;"	d
SYSC_PIOA_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_PIOA_IMR; 	\/\/ Interrupt Mask Register$/;"	m	struct:_AT91S_SYSC	typeref:typename:AT91_REG
SYSC_PIOA_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define SYSC_PIOA_IMR /;"	d
SYSC_PIOA_ISR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_PIOA_ISR; 	\/\/ Interrupt Status Register$/;"	m	struct:_AT91S_SYSC	typeref:typename:AT91_REG
SYSC_PIOA_ISR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define SYSC_PIOA_ISR /;"	d
SYSC_PIOA_MDDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_PIOA_MDDR; 	\/\/ Multi-driver Disable Register$/;"	m	struct:_AT91S_SYSC	typeref:typename:AT91_REG
SYSC_PIOA_MDDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define SYSC_PIOA_MDDR /;"	d
SYSC_PIOA_MDER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_PIOA_MDER; 	\/\/ Multi-driver Enable Register$/;"	m	struct:_AT91S_SYSC	typeref:typename:AT91_REG
SYSC_PIOA_MDER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define SYSC_PIOA_MDER /;"	d
SYSC_PIOA_MDSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_PIOA_MDSR; 	\/\/ Multi-driver Status Register$/;"	m	struct:_AT91S_SYSC	typeref:typename:AT91_REG
SYSC_PIOA_MDSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define SYSC_PIOA_MDSR /;"	d
SYSC_PIOA_ODR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_PIOA_ODR; 	\/\/ Output Disable Registerr$/;"	m	struct:_AT91S_SYSC	typeref:typename:AT91_REG
SYSC_PIOA_ODR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define SYSC_PIOA_ODR /;"	d
SYSC_PIOA_ODSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_PIOA_ODSR; 	\/\/ Output Data Status Register$/;"	m	struct:_AT91S_SYSC	typeref:typename:AT91_REG
SYSC_PIOA_ODSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define SYSC_PIOA_ODSR /;"	d
SYSC_PIOA_OER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_PIOA_OER; 	\/\/ Output Enable Register$/;"	m	struct:_AT91S_SYSC	typeref:typename:AT91_REG
SYSC_PIOA_OER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define SYSC_PIOA_OER /;"	d
SYSC_PIOA_OSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_PIOA_OSR; 	\/\/ Output Status Register$/;"	m	struct:_AT91S_SYSC	typeref:typename:AT91_REG
SYSC_PIOA_OSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define SYSC_PIOA_OSR /;"	d
SYSC_PIOA_OWDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_PIOA_OWDR; 	\/\/ Output Write Disable Register$/;"	m	struct:_AT91S_SYSC	typeref:typename:AT91_REG
SYSC_PIOA_OWDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define SYSC_PIOA_OWDR /;"	d
SYSC_PIOA_OWER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_PIOA_OWER; 	\/\/ Output Write Enable Register$/;"	m	struct:_AT91S_SYSC	typeref:typename:AT91_REG
SYSC_PIOA_OWER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define SYSC_PIOA_OWER /;"	d
SYSC_PIOA_OWSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_PIOA_OWSR; 	\/\/ Output Write Status Register$/;"	m	struct:_AT91S_SYSC	typeref:typename:AT91_REG
SYSC_PIOA_OWSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define SYSC_PIOA_OWSR /;"	d
SYSC_PIOA_PDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_PIOA_PDR; 	\/\/ PIO Disable Register$/;"	m	struct:_AT91S_SYSC	typeref:typename:AT91_REG
SYSC_PIOA_PDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define SYSC_PIOA_PDR /;"	d
SYSC_PIOA_PDSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_PIOA_PDSR; 	\/\/ Pin Data Status Register$/;"	m	struct:_AT91S_SYSC	typeref:typename:AT91_REG
SYSC_PIOA_PDSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define SYSC_PIOA_PDSR /;"	d
SYSC_PIOA_PER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_PIOA_PER; 	\/\/ PIO Enable Register$/;"	m	struct:_AT91S_SYSC	typeref:typename:AT91_REG
SYSC_PIOA_PER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define SYSC_PIOA_PER /;"	d
SYSC_PIOA_PPUDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_PIOA_PPUDR; 	\/\/ Pull-up Disable Register$/;"	m	struct:_AT91S_SYSC	typeref:typename:AT91_REG
SYSC_PIOA_PPUDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define SYSC_PIOA_PPUDR /;"	d
SYSC_PIOA_PPUER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_PIOA_PPUER; 	\/\/ Pull-up Enable Register$/;"	m	struct:_AT91S_SYSC	typeref:typename:AT91_REG
SYSC_PIOA_PPUER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define SYSC_PIOA_PPUER /;"	d
SYSC_PIOA_PPUSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_PIOA_PPUSR; 	\/\/ Pad Pull-up Status Register$/;"	m	struct:_AT91S_SYSC	typeref:typename:AT91_REG
SYSC_PIOA_PPUSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define SYSC_PIOA_PPUSR /;"	d
SYSC_PIOA_PSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_PIOA_PSR; 	\/\/ PIO Status Register$/;"	m	struct:_AT91S_SYSC	typeref:typename:AT91_REG
SYSC_PIOA_PSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define SYSC_PIOA_PSR /;"	d
SYSC_PIOA_SODR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_PIOA_SODR; 	\/\/ Set Output Data Register$/;"	m	struct:_AT91S_SYSC	typeref:typename:AT91_REG
SYSC_PIOA_SODR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define SYSC_PIOA_SODR /;"	d
SYSC_PITC_PIIR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_PITC_PIIR; 	\/\/ Period Interval Image Register$/;"	m	struct:_AT91S_SYSC	typeref:typename:AT91_REG
SYSC_PITC_PIIR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define SYSC_PITC_PIIR /;"	d
SYSC_PITC_PIMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_PITC_PIMR; 	\/\/ Period Interval Mode Register$/;"	m	struct:_AT91S_SYSC	typeref:typename:AT91_REG
SYSC_PITC_PIMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define SYSC_PITC_PIMR /;"	d
SYSC_PITC_PISR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_PITC_PISR; 	\/\/ Period Interval Status Register$/;"	m	struct:_AT91S_SYSC	typeref:typename:AT91_REG
SYSC_PITC_PISR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define SYSC_PITC_PISR /;"	d
SYSC_PITC_PIVR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_PITC_PIVR; 	\/\/ Period Interval Value Register$/;"	m	struct:_AT91S_SYSC	typeref:typename:AT91_REG
SYSC_PITC_PIVR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define SYSC_PITC_PIVR /;"	d
SYSC_PMC_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_PMC_IDR; 	\/\/ Interrupt Disable Register$/;"	m	struct:_AT91S_SYSC	typeref:typename:AT91_REG
SYSC_PMC_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define SYSC_PMC_IDR /;"	d
SYSC_PMC_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_PMC_IER; 	\/\/ Interrupt Enable Register$/;"	m	struct:_AT91S_SYSC	typeref:typename:AT91_REG
SYSC_PMC_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define SYSC_PMC_IER /;"	d
SYSC_PMC_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_PMC_IMR; 	\/\/ Interrupt Mask Register$/;"	m	struct:_AT91S_SYSC	typeref:typename:AT91_REG
SYSC_PMC_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define SYSC_PMC_IMR /;"	d
SYSC_PMC_MCFR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_PMC_MCFR; 	\/\/ Main Clock  Frequency Register$/;"	m	struct:_AT91S_SYSC	typeref:typename:AT91_REG
SYSC_PMC_MCFR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define SYSC_PMC_MCFR /;"	d
SYSC_PMC_MCKR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_PMC_MCKR; 	\/\/ Master Clock Register$/;"	m	struct:_AT91S_SYSC	typeref:typename:AT91_REG
SYSC_PMC_MCKR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define SYSC_PMC_MCKR /;"	d
SYSC_PMC_MOR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_PMC_MOR; 	\/\/ Main Oscillator Register$/;"	m	struct:_AT91S_SYSC	typeref:typename:AT91_REG
SYSC_PMC_MOR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define SYSC_PMC_MOR /;"	d
SYSC_PMC_PCDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_PMC_PCDR; 	\/\/ Peripheral Clock Disable Register$/;"	m	struct:_AT91S_SYSC	typeref:typename:AT91_REG
SYSC_PMC_PCDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define SYSC_PMC_PCDR /;"	d
SYSC_PMC_PCER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_PMC_PCER; 	\/\/ Peripheral Clock Enable Register$/;"	m	struct:_AT91S_SYSC	typeref:typename:AT91_REG
SYSC_PMC_PCER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define SYSC_PMC_PCER /;"	d
SYSC_PMC_PCKR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_PMC_PCKR[8]; 	\/\/ Programmable Clock Register$/;"	m	struct:_AT91S_SYSC	typeref:typename:AT91_REG[8]
SYSC_PMC_PCKR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define SYSC_PMC_PCKR /;"	d
SYSC_PMC_PCSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_PMC_PCSR; 	\/\/ Peripheral Clock Status Register$/;"	m	struct:_AT91S_SYSC	typeref:typename:AT91_REG
SYSC_PMC_PCSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define SYSC_PMC_PCSR /;"	d
SYSC_PMC_PLLR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_PMC_PLLR; 	\/\/ PLL Register$/;"	m	struct:_AT91S_SYSC	typeref:typename:AT91_REG
SYSC_PMC_PLLR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define SYSC_PMC_PLLR /;"	d
SYSC_PMC_SCDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_PMC_SCDR; 	\/\/ System Clock Disable Register$/;"	m	struct:_AT91S_SYSC	typeref:typename:AT91_REG
SYSC_PMC_SCDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define SYSC_PMC_SCDR /;"	d
SYSC_PMC_SCER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_PMC_SCER; 	\/\/ System Clock Enable Register$/;"	m	struct:_AT91S_SYSC	typeref:typename:AT91_REG
SYSC_PMC_SCER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define SYSC_PMC_SCER /;"	d
SYSC_PMC_SCSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_PMC_SCSR; 	\/\/ System Clock Status Register$/;"	m	struct:_AT91S_SYSC	typeref:typename:AT91_REG
SYSC_PMC_SCSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define SYSC_PMC_SCSR /;"	d
SYSC_PMC_SR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_PMC_SR; 	\/\/ Status Register$/;"	m	struct:_AT91S_SYSC	typeref:typename:AT91_REG
SYSC_PMC_SR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define SYSC_PMC_SR /;"	d
SYSC_RSTC_RCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_RSTC_RCR; 	\/\/ Reset Control Register$/;"	m	struct:_AT91S_SYSC	typeref:typename:AT91_REG
SYSC_RSTC_RCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define SYSC_RSTC_RCR /;"	d
SYSC_RSTC_RMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_RSTC_RMR; 	\/\/ Reset Mode Register$/;"	m	struct:_AT91S_SYSC	typeref:typename:AT91_REG
SYSC_RSTC_RMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define SYSC_RSTC_RMR /;"	d
SYSC_RSTC_RSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_RSTC_RSR; 	\/\/ Reset Status Register$/;"	m	struct:_AT91S_SYSC	typeref:typename:AT91_REG
SYSC_RSTC_RSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define SYSC_RSTC_RSR /;"	d
SYSC_RTTC_RTAR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_RTTC_RTAR; 	\/\/ Real-time Alarm Register$/;"	m	struct:_AT91S_SYSC	typeref:typename:AT91_REG
SYSC_RTTC_RTAR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define SYSC_RTTC_RTAR /;"	d
SYSC_RTTC_RTMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_RTTC_RTMR; 	\/\/ Real-time Mode Register$/;"	m	struct:_AT91S_SYSC	typeref:typename:AT91_REG
SYSC_RTTC_RTMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define SYSC_RTTC_RTMR /;"	d
SYSC_RTTC_RTSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_RTTC_RTSR; 	\/\/ Real-time Status Register$/;"	m	struct:_AT91S_SYSC	typeref:typename:AT91_REG
SYSC_RTTC_RTSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define SYSC_RTTC_RTSR /;"	d
SYSC_RTTC_RTVR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_RTTC_RTVR; 	\/\/ Real-time Value Register$/;"	m	struct:_AT91S_SYSC	typeref:typename:AT91_REG
SYSC_RTTC_RTVR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define SYSC_RTTC_RTVR /;"	d
SYSC_SYSC_VRPM	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_SYSC_VRPM; 	\/\/ Voltage Regulator Power Mode Register$/;"	m	struct:_AT91S_SYSC	typeref:typename:AT91_REG
SYSC_SYSC_VRPM	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define SYSC_SYSC_VRPM /;"	d
SYSC_WDTC_WDCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_WDTC_WDCR; 	\/\/ Watchdog Control Register$/;"	m	struct:_AT91S_SYSC	typeref:typename:AT91_REG
SYSC_WDTC_WDCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define SYSC_WDTC_WDCR /;"	d
SYSC_WDTC_WDMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_WDTC_WDMR; 	\/\/ Watchdog Mode Register$/;"	m	struct:_AT91S_SYSC	typeref:typename:AT91_REG
SYSC_WDTC_WDMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define SYSC_WDTC_WDMR /;"	d
SYSC_WDTC_WDSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_WDTC_WDSR; 	\/\/ Watchdog Status Register$/;"	m	struct:_AT91S_SYSC	typeref:typename:AT91_REG
SYSC_WDTC_WDSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define SYSC_WDTC_WDSR /;"	d
SZ_DIR	Libraries/fatfs/src/ff.c	/^#define	SZ_DIR	/;"	d	file:
SZ_PTE	Libraries/fatfs/src/ff.c	/^#define	SZ_PTE	/;"	d	file:
SaveContext	FreeRTOS/portable/Softune/MB91460/port.c	/^	SaveContext								;Save context$/;"	v	typeref:typename:Disable Interrupts
SetSysClock	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/system_stm32f2xx.c	/^static void SetSysClock(void)$/;"	f	typeref:typename:void	file:
SetSysClock	Libraries/SDIO_Driver/example/SDIO/uSDCard/system_stm32f2xx.c	/^static void SetSysClock(void)$/;"	f	typeref:typename:void	file:
Simplified folder structure for CMSIS include files	Libraries/CMSIS/Documentation/CMSIS_History.htm	/^<h3>Simplified folder structure for CMSIS include files<\/h3>$/;"	j
Stack_Mem	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/arm/startup_stm32f2xx.s	/^Stack_Mem       SPACE   Stack_Size$/;"	l
Stack_Size	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/arm/startup_stm32f2xx.s	/^Stack_Size      EQU     0x00000400$/;"	d
Status	Libraries/SDIO_Driver/example/SDIO/uSDCard/main.c	/^SD_Error Status = SD_OK;$/;"	v	typeref:typename:SD_Error
StdId	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_can.h	/^  uint32_t StdId;  \/*!< Specifies the standard identifier.$/;"	m	struct:__anonb3a0d36f0308	typeref:typename:uint32_t
StdId	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_can.h	/^  uint32_t StdId;  \/*!< Specifies the standard identifier.$/;"	m	struct:__anonb3a0d36f0408	typeref:typename:uint32_t
StopCondition	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.c	/^__IO uint32_t StopCondition = 0;$/;"	v	typeref:typename:__IO uint32_t
StopCondition	Libraries/SDIO_Driver/stm32_sdio_sd.c	/^__IO uint32_t StopCondition = 0;$/;"	v	typeref:typename:__IO uint32_t
Subtraction	Libraries/CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h3><a name="Subtraction"><\/a>Subtraction<\/h3>$/;"	a
Subtraction	Libraries/CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h3><a name="Subtraction"><\/a>Subtraction<\/h3>$/;"	j
SysSpecVersion	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^  __IO uint8_t  SysSpecVersion;       \/*!< System specification version *\/$/;"	m	struct:__anon395a0ec00408	typeref:typename:__IO uint8_t
SysSpecVersion	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^  __IO uint8_t  SysSpecVersion;       \/*!< System specification version *\/$/;"	m	struct:__anon40942c0d0408	typeref:typename:__IO uint8_t
SysTick	Libraries/CMSIS/Include/core_cm0.h	/^#define SysTick /;"	d
SysTick	Libraries/CMSIS/Include/core_cm3.h	/^#define SysTick /;"	d
SysTick	Libraries/CMSIS/Include/core_cm4.h	/^#define SysTick /;"	d
SysTick Configuration Function	Libraries/CMSIS/Documentation/CMSIS_Core.htm	/^<h3>SysTick Configuration Function<\/h3>$/;"	j
SysTick_BASE	Libraries/CMSIS/Include/core_cm0.h	/^#define SysTick_BASE /;"	d
SysTick_BASE	Libraries/CMSIS/Include/core_cm3.h	/^#define SysTick_BASE /;"	d
SysTick_BASE	Libraries/CMSIS/Include/core_cm4.h	/^#define SysTick_BASE /;"	d
SysTick_CALIB_NOREF_Msk	Libraries/CMSIS/Include/core_cm0.h	/^#define SysTick_CALIB_NOREF_Msk /;"	d
SysTick_CALIB_NOREF_Msk	Libraries/CMSIS/Include/core_cm3.h	/^#define SysTick_CALIB_NOREF_Msk /;"	d
SysTick_CALIB_NOREF_Msk	Libraries/CMSIS/Include/core_cm4.h	/^#define SysTick_CALIB_NOREF_Msk /;"	d
SysTick_CALIB_NOREF_Pos	Libraries/CMSIS/Include/core_cm0.h	/^#define SysTick_CALIB_NOREF_Pos /;"	d
SysTick_CALIB_NOREF_Pos	Libraries/CMSIS/Include/core_cm3.h	/^#define SysTick_CALIB_NOREF_Pos /;"	d
SysTick_CALIB_NOREF_Pos	Libraries/CMSIS/Include/core_cm4.h	/^#define SysTick_CALIB_NOREF_Pos /;"	d
SysTick_CALIB_SKEW_Msk	Libraries/CMSIS/Include/core_cm0.h	/^#define SysTick_CALIB_SKEW_Msk /;"	d
SysTick_CALIB_SKEW_Msk	Libraries/CMSIS/Include/core_cm3.h	/^#define SysTick_CALIB_SKEW_Msk /;"	d
SysTick_CALIB_SKEW_Msk	Libraries/CMSIS/Include/core_cm4.h	/^#define SysTick_CALIB_SKEW_Msk /;"	d
SysTick_CALIB_SKEW_Pos	Libraries/CMSIS/Include/core_cm0.h	/^#define SysTick_CALIB_SKEW_Pos /;"	d
SysTick_CALIB_SKEW_Pos	Libraries/CMSIS/Include/core_cm3.h	/^#define SysTick_CALIB_SKEW_Pos /;"	d
SysTick_CALIB_SKEW_Pos	Libraries/CMSIS/Include/core_cm4.h	/^#define SysTick_CALIB_SKEW_Pos /;"	d
SysTick_CALIB_TENMS_Msk	Libraries/CMSIS/Include/core_cm0.h	/^#define SysTick_CALIB_TENMS_Msk /;"	d
SysTick_CALIB_TENMS_Msk	Libraries/CMSIS/Include/core_cm3.h	/^#define SysTick_CALIB_TENMS_Msk /;"	d
SysTick_CALIB_TENMS_Msk	Libraries/CMSIS/Include/core_cm4.h	/^#define SysTick_CALIB_TENMS_Msk /;"	d
SysTick_CALIB_TENMS_Pos	Libraries/CMSIS/Include/core_cm0.h	/^#define SysTick_CALIB_TENMS_Pos /;"	d
SysTick_CALIB_TENMS_Pos	Libraries/CMSIS/Include/core_cm3.h	/^#define SysTick_CALIB_TENMS_Pos /;"	d
SysTick_CALIB_TENMS_Pos	Libraries/CMSIS/Include/core_cm4.h	/^#define SysTick_CALIB_TENMS_Pos /;"	d
SysTick_CLKSourceConfig	Libraries/STM32F2xx_StdPeriph_Driver/src/misc.c	/^void SysTick_CLKSourceConfig(uint32_t SysTick_CLKSource)$/;"	f	typeref:typename:void
SysTick_CLKSource_HCLK	Libraries/STM32F2xx_StdPeriph_Driver/inc/misc.h	/^#define SysTick_CLKSource_HCLK /;"	d
SysTick_CLKSource_HCLK_Div8	Libraries/STM32F2xx_StdPeriph_Driver/inc/misc.h	/^#define SysTick_CLKSource_HCLK_Div8 /;"	d
SysTick_CTRL_CLKSOURCE_Msk	Libraries/CMSIS/Include/core_cm0.h	/^#define SysTick_CTRL_CLKSOURCE_Msk /;"	d
SysTick_CTRL_CLKSOURCE_Msk	Libraries/CMSIS/Include/core_cm3.h	/^#define SysTick_CTRL_CLKSOURCE_Msk /;"	d
SysTick_CTRL_CLKSOURCE_Msk	Libraries/CMSIS/Include/core_cm4.h	/^#define SysTick_CTRL_CLKSOURCE_Msk /;"	d
SysTick_CTRL_CLKSOURCE_Pos	Libraries/CMSIS/Include/core_cm0.h	/^#define SysTick_CTRL_CLKSOURCE_Pos /;"	d
SysTick_CTRL_CLKSOURCE_Pos	Libraries/CMSIS/Include/core_cm3.h	/^#define SysTick_CTRL_CLKSOURCE_Pos /;"	d
SysTick_CTRL_CLKSOURCE_Pos	Libraries/CMSIS/Include/core_cm4.h	/^#define SysTick_CTRL_CLKSOURCE_Pos /;"	d
SysTick_CTRL_COUNTFLAG_Msk	Libraries/CMSIS/Include/core_cm0.h	/^#define SysTick_CTRL_COUNTFLAG_Msk /;"	d
SysTick_CTRL_COUNTFLAG_Msk	Libraries/CMSIS/Include/core_cm3.h	/^#define SysTick_CTRL_COUNTFLAG_Msk /;"	d
SysTick_CTRL_COUNTFLAG_Msk	Libraries/CMSIS/Include/core_cm4.h	/^#define SysTick_CTRL_COUNTFLAG_Msk /;"	d
SysTick_CTRL_COUNTFLAG_Pos	Libraries/CMSIS/Include/core_cm0.h	/^#define SysTick_CTRL_COUNTFLAG_Pos /;"	d
SysTick_CTRL_COUNTFLAG_Pos	Libraries/CMSIS/Include/core_cm3.h	/^#define SysTick_CTRL_COUNTFLAG_Pos /;"	d
SysTick_CTRL_COUNTFLAG_Pos	Libraries/CMSIS/Include/core_cm4.h	/^#define SysTick_CTRL_COUNTFLAG_Pos /;"	d
SysTick_CTRL_ENABLE_Msk	Libraries/CMSIS/Include/core_cm0.h	/^#define SysTick_CTRL_ENABLE_Msk /;"	d
SysTick_CTRL_ENABLE_Msk	Libraries/CMSIS/Include/core_cm3.h	/^#define SysTick_CTRL_ENABLE_Msk /;"	d
SysTick_CTRL_ENABLE_Msk	Libraries/CMSIS/Include/core_cm4.h	/^#define SysTick_CTRL_ENABLE_Msk /;"	d
SysTick_CTRL_ENABLE_Pos	Libraries/CMSIS/Include/core_cm0.h	/^#define SysTick_CTRL_ENABLE_Pos /;"	d
SysTick_CTRL_ENABLE_Pos	Libraries/CMSIS/Include/core_cm3.h	/^#define SysTick_CTRL_ENABLE_Pos /;"	d
SysTick_CTRL_ENABLE_Pos	Libraries/CMSIS/Include/core_cm4.h	/^#define SysTick_CTRL_ENABLE_Pos /;"	d
SysTick_CTRL_TICKINT_Msk	Libraries/CMSIS/Include/core_cm0.h	/^#define SysTick_CTRL_TICKINT_Msk /;"	d
SysTick_CTRL_TICKINT_Msk	Libraries/CMSIS/Include/core_cm3.h	/^#define SysTick_CTRL_TICKINT_Msk /;"	d
SysTick_CTRL_TICKINT_Msk	Libraries/CMSIS/Include/core_cm4.h	/^#define SysTick_CTRL_TICKINT_Msk /;"	d
SysTick_CTRL_TICKINT_Pos	Libraries/CMSIS/Include/core_cm0.h	/^#define SysTick_CTRL_TICKINT_Pos /;"	d
SysTick_CTRL_TICKINT_Pos	Libraries/CMSIS/Include/core_cm3.h	/^#define SysTick_CTRL_TICKINT_Pos /;"	d
SysTick_CTRL_TICKINT_Pos	Libraries/CMSIS/Include/core_cm4.h	/^#define SysTick_CTRL_TICKINT_Pos /;"	d
SysTick_Config	Libraries/CMSIS/Include/core_cm0.h	/^static __INLINE uint32_t SysTick_Config(uint32_t ticks)$/;"	f	typeref:typename:__INLINE uint32_t
SysTick_Config	Libraries/CMSIS/Include/core_cm3.h	/^static __INLINE uint32_t SysTick_Config(uint32_t ticks)$/;"	f	typeref:typename:__INLINE uint32_t
SysTick_Config	Libraries/CMSIS/Include/core_cm4.h	/^static __INLINE uint32_t SysTick_Config(uint32_t ticks)$/;"	f	typeref:typename:__INLINE uint32_t
SysTick_Handler	FreeRTOS/portable/Tasking/ARM_CM4F/port.c	/^void SysTick_Handler( void )$/;"	f	typeref:typename:void
SysTick_Handler	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/arm/startup_stm32f2xx.s	/^SysTick_Handler PROC$/;"	l
SysTick_Handler	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/iar/startup_stm32f2xx.s	/^SysTick_Handler$/;"	l
SysTick_Handler	Libraries/SDIO_Driver/example/SDIO/uSDCard/stm32f2xx_it.c	/^void SysTick_Handler(void)$/;"	f	typeref:typename:void
SysTick_Handler	stm32f2xx_it.c	/^void SysTick_Handler(void)$/;"	f	typeref:typename:void
SysTick_IRQn	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  SysTick_IRQn                = -1,     \/*!< 15 Cortex-M3 System Tick Interrupt                /;"	e	enum:IRQn
SysTick_LOAD_RELOAD_Msk	Libraries/CMSIS/Include/core_cm0.h	/^#define SysTick_LOAD_RELOAD_Msk /;"	d
SysTick_LOAD_RELOAD_Msk	Libraries/CMSIS/Include/core_cm3.h	/^#define SysTick_LOAD_RELOAD_Msk /;"	d
SysTick_LOAD_RELOAD_Msk	Libraries/CMSIS/Include/core_cm4.h	/^#define SysTick_LOAD_RELOAD_Msk /;"	d
SysTick_LOAD_RELOAD_Pos	Libraries/CMSIS/Include/core_cm0.h	/^#define SysTick_LOAD_RELOAD_Pos /;"	d
SysTick_LOAD_RELOAD_Pos	Libraries/CMSIS/Include/core_cm3.h	/^#define SysTick_LOAD_RELOAD_Pos /;"	d
SysTick_LOAD_RELOAD_Pos	Libraries/CMSIS/Include/core_cm4.h	/^#define SysTick_LOAD_RELOAD_Pos /;"	d
SysTick_Type	Libraries/CMSIS/Include/core_cm0.h	/^} SysTick_Type;$/;"	t	typeref:struct:__anon84a969300b08
SysTick_Type	Libraries/CMSIS/Include/core_cm3.h	/^} SysTick_Type;$/;"	t	typeref:struct:__anon84a975f30c08
SysTick_Type	Libraries/CMSIS/Include/core_cm4.h	/^} SysTick_Type;$/;"	t	typeref:struct:__anon84a97a340c08
SysTick_VAL_CURRENT_Msk	Libraries/CMSIS/Include/core_cm0.h	/^#define SysTick_VAL_CURRENT_Msk /;"	d
SysTick_VAL_CURRENT_Msk	Libraries/CMSIS/Include/core_cm3.h	/^#define SysTick_VAL_CURRENT_Msk /;"	d
SysTick_VAL_CURRENT_Msk	Libraries/CMSIS/Include/core_cm4.h	/^#define SysTick_VAL_CURRENT_Msk /;"	d
SysTick_VAL_CURRENT_Pos	Libraries/CMSIS/Include/core_cm0.h	/^#define SysTick_VAL_CURRENT_Pos /;"	d
SysTick_VAL_CURRENT_Pos	Libraries/CMSIS/Include/core_cm3.h	/^#define SysTick_VAL_CURRENT_Pos /;"	d
SysTick_VAL_CURRENT_Pos	Libraries/CMSIS/Include/core_cm4.h	/^#define SysTick_VAL_CURRENT_Pos /;"	d
SystemCoreClock	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/system_stm32f2xx.c	/^  uint32_t SystemCoreClock = 120000000;$/;"	v	typeref:typename:uint32_t
SystemCoreClock	Libraries/SDIO_Driver/example/SDIO/uSDCard/system_stm32f2xx.c	/^  uint32_t SystemCoreClock = 120000000;$/;"	v	typeref:typename:uint32_t
SystemCoreClockUpdate	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/system_stm32f2xx.c	/^void SystemCoreClockUpdate(void)$/;"	f	typeref:typename:void
SystemCoreClockUpdate	Libraries/SDIO_Driver/example/SDIO/uSDCard/system_stm32f2xx.c	/^void SystemCoreClockUpdate(void)$/;"	f	typeref:typename:void
SystemFrequency renamed to SystemCoreClock	Libraries/CMSIS/Documentation/CMSIS_History.htm	/^<h3>SystemFrequency renamed to SystemCoreClock<\/h3>$/;"	j
SystemInit	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/system_stm32f2xx.c	/^void SystemInit(void)$/;"	f	typeref:typename:void
SystemInit	Libraries/SDIO_Driver/example/SDIO/uSDCard/system_stm32f2xx.c	/^void SystemInit(void)$/;"	f	typeref:typename:void
SystemInit_ExtMemCtl	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/system_stm32f2xx.c	/^void SystemInit_ExtMemCtl(void)$/;"	f	typeref:typename:void
SystemInit_ExtMemCtl	Libraries/SDIO_Driver/example/SDIO/uSDCard/system_stm32f2xx.c	/^void SystemInit_ExtMemCtl(void)$/;"	f	typeref:typename:void
T	Libraries/CMSIS/Include/core_cm0.h	/^    uint32_t T:1;                        \/*!< bit:     24  Thumb bit        (read 0)          */;"	m	struct:__anon84a96930050a::__anon84a969300608	typeref:typename:uint32_t:1
T	Libraries/CMSIS/Include/core_cm3.h	/^    uint32_t T:1;                        \/*!< bit:     24  Thumb bit        (read 0)          */;"	m	struct:__anon84a975f3050a::__anon84a975f30608	typeref:typename:uint32_t:1
T	Libraries/CMSIS/Include/core_cm4.h	/^    uint32_t T:1;                        \/*!< bit:     24  Thumb bit        (read 0)          */;"	m	struct:__anon84a97a34050a::__anon84a97a340608	typeref:typename:uint32_t:1
T0IR	FreeRTOS/portable/RVDS/ARM7_LPC21xx/portASM.s	/^T0IR		EQU	0xE0004000$/;"	d
T0MATCHBIT	FreeRTOS/portable/RVDS/ARM7_LPC21xx/portASM.s	/^T0MATCHBIT	EQU	0x00000001$/;"	d
TAAC	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^  __IO uint8_t  TAAC;                 \/*!< Data read access-time 1 *\/$/;"	m	struct:__anon395a0ec00408	typeref:typename:__IO uint8_t
TAAC	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^  __IO uint8_t  TAAC;                 \/*!< Data read access-time 1 *\/$/;"	m	struct:__anon40942c0d0408	typeref:typename:__IO uint8_t
TABLE_SIZE	Libraries/CMSIS/Include/arm_math.h	/^#define TABLE_SIZE	/;"	d
TABLE_SPACING_Q15	Libraries/CMSIS/Include/arm_math.h	/^#define TABLE_SPACING_Q15	/;"	d
TABLE_SPACING_Q31	Libraries/CMSIS/Include/arm_math.h	/^#define TABLE_SPACING_Q31	/;"	d
TACHYTHRESHOLD	Classes/clsDiagnost.cpp	/^   static const uint16_t TACHYTHRESHOLD = 125;$/;"	m	class:clsDiagnost	typeref:typename:const uint16_t	file:
TAFCR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t TAFCR;   \/*!< RTC tamper and alternate function configuration register, Address/;"	m	struct:__anon3e8f98ce1e08	typeref:typename:__IO uint32_t
TAMPER_BUTTON_EXTI_IRQn	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval.h	/^#define TAMPER_BUTTON_EXTI_IRQn /;"	d
TAMPER_BUTTON_EXTI_LINE	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval.h	/^#define TAMPER_BUTTON_EXTI_LINE /;"	d
TAMPER_BUTTON_EXTI_PIN_SOURCE	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval.h	/^#define TAMPER_BUTTON_EXTI_PIN_SOURCE /;"	d
TAMPER_BUTTON_EXTI_PORT_SOURCE	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval.h	/^#define TAMPER_BUTTON_EXTI_PORT_SOURCE /;"	d
TAMPER_BUTTON_GPIO_CLK	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval.h	/^#define TAMPER_BUTTON_GPIO_CLK /;"	d
TAMPER_BUTTON_GPIO_PORT	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval.h	/^#define TAMPER_BUTTON_GPIO_PORT /;"	d
TAMPER_BUTTON_PIN	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval.h	/^#define TAMPER_BUTTON_PIN /;"	d
TAMP_STAMP_IRQHandler	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/arm/startup_stm32f2xx.s	/^TAMP_STAMP_IRQHandler                  $/;"	l
TAMP_STAMP_IRQHandler	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/iar/startup_stm32f2xx.s	/^TAMP_STAMP_IRQHandler  $/;"	l
TAMP_STAMP_IRQn	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  TAMP_STAMP_IRQn             = 2,      \/*!< Tamper and TimeStamp interrupts through the EXTI l/;"	e	enum:IRQn
TARGETISOLINELEVEL	Classes/clsIsolineController.cpp	/^   static const uint16_t TARGETISOLINELEVEL = 2048;$/;"	m	class:clsIsolineController	typeref:typename:const uint16_t	file:
TASK_DELAY_MIN	FreeRTOS/portable/GCC/AVR32_UC3/portmacro.h	/^#define TASK_DELAY_MIN(/;"	d
TASK_DELAY_MIN	FreeRTOS/portable/IAR/AVR32_UC3/portmacro.h	/^#define TASK_DELAY_MIN(/;"	d
TASK_DELAY_MS	FreeRTOS/portable/GCC/AVR32_UC3/portmacro.h	/^#define TASK_DELAY_MS(/;"	d
TASK_DELAY_MS	FreeRTOS/portable/IAR/AVR32_UC3/portmacro.h	/^#define TASK_DELAY_MS(/;"	d
TASK_DELAY_S	FreeRTOS/portable/GCC/AVR32_UC3/portmacro.h	/^#define TASK_DELAY_S(/;"	d
TASK_DELAY_S	FreeRTOS/portable/IAR/AVR32_UC3/portmacro.h	/^#define TASK_DELAY_S(/;"	d
TASK_H	FreeRTOS/include/task.h	/^#define TASK_H$/;"	d
TCB_BCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 TCB_BCR; 	\/\/ TC Block Control Register$/;"	m	struct:_AT91S_TCB	typeref:typename:AT91_REG
TCB_BCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 TCB_BCR; 	\/\/ TC Block Control Register$/;"	m	struct:_AT91S_TCB	typeref:typename:AT91_REG
TCB_BCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 TCB_BCR; 	\/\/ TC Block Control Register$/;"	m	struct:_AT91S_TCB	typeref:typename:AT91_REG
TCB_BCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define TCB_BCR /;"	d
TCB_BCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 TCB_BCR; 	\/\/ TC Block Control Register$/;"	m	struct:_AT91S_TCB	typeref:typename:AT91_REG
TCB_BCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define TCB_BCR /;"	d
TCB_BCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 TCB_BCR; 	\/\/ TC Block Control Register$/;"	m	struct:_AT91S_TCB	typeref:typename:AT91_REG
TCB_BCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define TCB_BCR /;"	d
TCB_BMR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 TCB_BMR; 	\/\/ TC Block Mode Register$/;"	m	struct:_AT91S_TCB	typeref:typename:AT91_REG
TCB_BMR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 TCB_BMR; 	\/\/ TC Block Mode Register$/;"	m	struct:_AT91S_TCB	typeref:typename:AT91_REG
TCB_BMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 TCB_BMR; 	\/\/ TC Block Mode Register$/;"	m	struct:_AT91S_TCB	typeref:typename:AT91_REG
TCB_BMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define TCB_BMR /;"	d
TCB_BMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 TCB_BMR; 	\/\/ TC Block Mode Register$/;"	m	struct:_AT91S_TCB	typeref:typename:AT91_REG
TCB_BMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define TCB_BMR /;"	d
TCB_BMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 TCB_BMR; 	\/\/ TC Block Mode Register$/;"	m	struct:_AT91S_TCB	typeref:typename:AT91_REG
TCB_BMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define TCB_BMR /;"	d
TCB_TC0	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91S_TC	 TCB_TC0; 	\/\/ TC Channel 0$/;"	m	struct:_AT91S_TCB	typeref:typename:AT91S_TC
TCB_TC0	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91S_TC	 TCB_TC0; 	\/\/ TC Channel 0$/;"	m	struct:_AT91S_TCB	typeref:typename:AT91S_TC
TCB_TC0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91S_TC	 TCB_TC0; 	\/\/ TC Channel 0$/;"	m	struct:_AT91S_TCB	typeref:typename:AT91S_TC
TCB_TC0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define TCB_TC0 /;"	d
TCB_TC0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91S_TC	 TCB_TC0; 	\/\/ TC Channel 0$/;"	m	struct:_AT91S_TCB	typeref:typename:AT91S_TC
TCB_TC0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define TCB_TC0 /;"	d
TCB_TC0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91S_TC	 TCB_TC0; 	\/\/ TC Channel 0$/;"	m	struct:_AT91S_TCB	typeref:typename:AT91S_TC
TCB_TC0	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define TCB_TC0 /;"	d
TCB_TC1	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91S_TC	 TCB_TC1; 	\/\/ TC Channel 1$/;"	m	struct:_AT91S_TCB	typeref:typename:AT91S_TC
TCB_TC1	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91S_TC	 TCB_TC1; 	\/\/ TC Channel 1$/;"	m	struct:_AT91S_TCB	typeref:typename:AT91S_TC
TCB_TC1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91S_TC	 TCB_TC1; 	\/\/ TC Channel 1$/;"	m	struct:_AT91S_TCB	typeref:typename:AT91S_TC
TCB_TC1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define TCB_TC1 /;"	d
TCB_TC1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91S_TC	 TCB_TC1; 	\/\/ TC Channel 1$/;"	m	struct:_AT91S_TCB	typeref:typename:AT91S_TC
TCB_TC1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define TCB_TC1 /;"	d
TCB_TC1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91S_TC	 TCB_TC1; 	\/\/ TC Channel 1$/;"	m	struct:_AT91S_TCB	typeref:typename:AT91S_TC
TCB_TC1	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define TCB_TC1 /;"	d
TCB_TC2	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91S_TC	 TCB_TC2; 	\/\/ TC Channel 2$/;"	m	struct:_AT91S_TCB	typeref:typename:AT91S_TC
TCB_TC2	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91S_TC	 TCB_TC2; 	\/\/ TC Channel 2$/;"	m	struct:_AT91S_TCB	typeref:typename:AT91S_TC
TCB_TC2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91S_TC	 TCB_TC2; 	\/\/ TC Channel 2$/;"	m	struct:_AT91S_TCB	typeref:typename:AT91S_TC
TCB_TC2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define TCB_TC2 /;"	d
TCB_TC2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91S_TC	 TCB_TC2; 	\/\/ TC Channel 2$/;"	m	struct:_AT91S_TCB	typeref:typename:AT91S_TC
TCB_TC2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define TCB_TC2 /;"	d
TCB_TC2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91S_TC	 TCB_TC2; 	\/\/ TC Channel 2$/;"	m	struct:_AT91S_TCB	typeref:typename:AT91S_TC
TCB_TC2	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define TCB_TC2 /;"	d
TCHAR	Libraries/fatfs/src/ff.h	/^typedef WCHAR TCHAR;$/;"	t	typeref:typename:WCHAR
TCHAR	Libraries/fatfs/src/ff.h	/^typedef char TCHAR;$/;"	t	typeref:typename:char
TCR	Libraries/CMSIS/Include/core_cm3.h	/^  __IO uint32_t TCR;                     \/*!< Offset: 0xE80 (R\/W)  ITM Trace Control Register /;"	m	struct:__anon84a975f30d08	typeref:typename:__IO uint32_t
TCR	Libraries/CMSIS/Include/core_cm4.h	/^  __IO uint32_t TCR;                     \/*!< Offset: 0xE80 (R\/W)  ITM Trace Control Register /;"	m	struct:__anon84a97a340d08	typeref:typename:__IO uint32_t
TC_CCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 TC_CCR; 	\/\/ Channel Control Register$/;"	m	struct:_AT91S_TC	typeref:typename:AT91_REG
TC_CCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 TC_CCR; 	\/\/ Channel Control Register$/;"	m	struct:_AT91S_TC	typeref:typename:AT91_REG
TC_CCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 TC_CCR; 	\/\/ Channel Control Register$/;"	m	struct:_AT91S_TC	typeref:typename:AT91_REG
TC_CCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define TC_CCR /;"	d
TC_CCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 TC_CCR; 	\/\/ Channel Control Register$/;"	m	struct:_AT91S_TC	typeref:typename:AT91_REG
TC_CCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define TC_CCR /;"	d
TC_CCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 TC_CCR; 	\/\/ Channel Control Register$/;"	m	struct:_AT91S_TC	typeref:typename:AT91_REG
TC_CCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define TC_CCR /;"	d
TC_CMR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 TC_CMR; 	\/\/ Channel Mode Register (Capture Mode \/ Waveform Mode)$/;"	m	struct:_AT91S_TC	typeref:typename:AT91_REG
TC_CMR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 TC_CMR; 	\/\/ Channel Mode Register (Capture Mode \/ Waveform Mode)$/;"	m	struct:_AT91S_TC	typeref:typename:AT91_REG
TC_CMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 TC_CMR; 	\/\/ Channel Mode Register (Capture Mode \/ Waveform Mode)$/;"	m	struct:_AT91S_TC	typeref:typename:AT91_REG
TC_CMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define TC_CMR /;"	d
TC_CMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 TC_CMR; 	\/\/ Channel Mode Register (Capture Mode \/ Waveform Mode)$/;"	m	struct:_AT91S_TC	typeref:typename:AT91_REG
TC_CMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define TC_CMR /;"	d
TC_CMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 TC_CMR; 	\/\/ Channel Mode Register (Capture Mode \/ Waveform Mode)$/;"	m	struct:_AT91S_TC	typeref:typename:AT91_REG
TC_CMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define TC_CMR /;"	d
TC_CV	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 TC_CV; 	\/\/ Counter Value$/;"	m	struct:_AT91S_TC	typeref:typename:AT91_REG
TC_CV	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 TC_CV; 	\/\/ Counter Value$/;"	m	struct:_AT91S_TC	typeref:typename:AT91_REG
TC_CV	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 TC_CV; 	\/\/ Counter Value$/;"	m	struct:_AT91S_TC	typeref:typename:AT91_REG
TC_CV	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define TC_CV /;"	d
TC_CV	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 TC_CV; 	\/\/ Counter Value$/;"	m	struct:_AT91S_TC	typeref:typename:AT91_REG
TC_CV	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define TC_CV /;"	d
TC_CV	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 TC_CV; 	\/\/ Counter Value$/;"	m	struct:_AT91S_TC	typeref:typename:AT91_REG
TC_CV	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define TC_CV /;"	d
TC_IDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 TC_IDR; 	\/\/ Interrupt Disable Register$/;"	m	struct:_AT91S_TC	typeref:typename:AT91_REG
TC_IDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 TC_IDR; 	\/\/ Interrupt Disable Register$/;"	m	struct:_AT91S_TC	typeref:typename:AT91_REG
TC_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 TC_IDR; 	\/\/ Interrupt Disable Register$/;"	m	struct:_AT91S_TC	typeref:typename:AT91_REG
TC_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define TC_IDR /;"	d
TC_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 TC_IDR; 	\/\/ Interrupt Disable Register$/;"	m	struct:_AT91S_TC	typeref:typename:AT91_REG
TC_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define TC_IDR /;"	d
TC_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 TC_IDR; 	\/\/ Interrupt Disable Register$/;"	m	struct:_AT91S_TC	typeref:typename:AT91_REG
TC_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define TC_IDR /;"	d
TC_IER	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 TC_IER; 	\/\/ Interrupt Enable Register$/;"	m	struct:_AT91S_TC	typeref:typename:AT91_REG
TC_IER	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 TC_IER; 	\/\/ Interrupt Enable Register$/;"	m	struct:_AT91S_TC	typeref:typename:AT91_REG
TC_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 TC_IER; 	\/\/ Interrupt Enable Register$/;"	m	struct:_AT91S_TC	typeref:typename:AT91_REG
TC_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define TC_IER /;"	d
TC_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 TC_IER; 	\/\/ Interrupt Enable Register$/;"	m	struct:_AT91S_TC	typeref:typename:AT91_REG
TC_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define TC_IER /;"	d
TC_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 TC_IER; 	\/\/ Interrupt Enable Register$/;"	m	struct:_AT91S_TC	typeref:typename:AT91_REG
TC_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define TC_IER /;"	d
TC_IMR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 TC_IMR; 	\/\/ Interrupt Mask Register$/;"	m	struct:_AT91S_TC	typeref:typename:AT91_REG
TC_IMR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 TC_IMR; 	\/\/ Interrupt Mask Register$/;"	m	struct:_AT91S_TC	typeref:typename:AT91_REG
TC_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 TC_IMR; 	\/\/ Interrupt Mask Register$/;"	m	struct:_AT91S_TC	typeref:typename:AT91_REG
TC_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define TC_IMR /;"	d
TC_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 TC_IMR; 	\/\/ Interrupt Mask Register$/;"	m	struct:_AT91S_TC	typeref:typename:AT91_REG
TC_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define TC_IMR /;"	d
TC_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 TC_IMR; 	\/\/ Interrupt Mask Register$/;"	m	struct:_AT91S_TC	typeref:typename:AT91_REG
TC_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define TC_IMR /;"	d
TC_RA	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 TC_RA; 	\/\/ Register A$/;"	m	struct:_AT91S_TC	typeref:typename:AT91_REG
TC_RA	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 TC_RA; 	\/\/ Register A$/;"	m	struct:_AT91S_TC	typeref:typename:AT91_REG
TC_RA	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 TC_RA; 	\/\/ Register A$/;"	m	struct:_AT91S_TC	typeref:typename:AT91_REG
TC_RA	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define TC_RA /;"	d
TC_RA	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 TC_RA; 	\/\/ Register A$/;"	m	struct:_AT91S_TC	typeref:typename:AT91_REG
TC_RA	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define TC_RA /;"	d
TC_RA	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 TC_RA; 	\/\/ Register A$/;"	m	struct:_AT91S_TC	typeref:typename:AT91_REG
TC_RA	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define TC_RA /;"	d
TC_RB	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 TC_RB; 	\/\/ Register B$/;"	m	struct:_AT91S_TC	typeref:typename:AT91_REG
TC_RB	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 TC_RB; 	\/\/ Register B$/;"	m	struct:_AT91S_TC	typeref:typename:AT91_REG
TC_RB	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 TC_RB; 	\/\/ Register B$/;"	m	struct:_AT91S_TC	typeref:typename:AT91_REG
TC_RB	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define TC_RB /;"	d
TC_RB	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 TC_RB; 	\/\/ Register B$/;"	m	struct:_AT91S_TC	typeref:typename:AT91_REG
TC_RB	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define TC_RB /;"	d
TC_RB	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 TC_RB; 	\/\/ Register B$/;"	m	struct:_AT91S_TC	typeref:typename:AT91_REG
TC_RB	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define TC_RB /;"	d
TC_RC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 TC_RC; 	\/\/ Register C$/;"	m	struct:_AT91S_TC	typeref:typename:AT91_REG
TC_RC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 TC_RC; 	\/\/ Register C$/;"	m	struct:_AT91S_TC	typeref:typename:AT91_REG
TC_RC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 TC_RC; 	\/\/ Register C$/;"	m	struct:_AT91S_TC	typeref:typename:AT91_REG
TC_RC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define TC_RC /;"	d
TC_RC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 TC_RC; 	\/\/ Register C$/;"	m	struct:_AT91S_TC	typeref:typename:AT91_REG
TC_RC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define TC_RC /;"	d
TC_RC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 TC_RC; 	\/\/ Register C$/;"	m	struct:_AT91S_TC	typeref:typename:AT91_REG
TC_RC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define TC_RC /;"	d
TC_SR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 TC_SR; 	\/\/ Status Register$/;"	m	struct:_AT91S_TC	typeref:typename:AT91_REG
TC_SR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 TC_SR; 	\/\/ Status Register$/;"	m	struct:_AT91S_TC	typeref:typename:AT91_REG
TC_SR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 TC_SR; 	\/\/ Status Register$/;"	m	struct:_AT91S_TC	typeref:typename:AT91_REG
TC_SR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define TC_SR /;"	d
TC_SR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 TC_SR; 	\/\/ Status Register$/;"	m	struct:_AT91S_TC	typeref:typename:AT91_REG
TC_SR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define TC_SR /;"	d
TC_SR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 TC_SR; 	\/\/ Status Register$/;"	m	struct:_AT91S_TC	typeref:typename:AT91_REG
TC_SR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define TC_SR /;"	d
TDESBUSY_TIMEOUT	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_cryp_tdes.c	/^#define TDESBUSY_TIMEOUT /;"	d	file:
TDES_CR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 TDES_CR; 	\/\/ Control Register$/;"	m	struct:_AT91S_TDES	typeref:typename:AT91_REG
TDES_CR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 TDES_CR; 	\/\/ Control Register$/;"	m	struct:_AT91S_TDES	typeref:typename:AT91_REG
TDES_CR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 TDES_CR; 	\/\/ Control Register$/;"	m	struct:_AT91S_TDES	typeref:typename:AT91_REG
TDES_CR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define TDES_CR /;"	d
TDES_CR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 TDES_CR; 	\/\/ Control Register$/;"	m	struct:_AT91S_TDES	typeref:typename:AT91_REG
TDES_CR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define TDES_CR /;"	d
TDES_IDATAxR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 TDES_IDATAxR[2]; 	\/\/ Input Data x Register$/;"	m	struct:_AT91S_TDES	typeref:typename:AT91_REG[2]
TDES_IDATAxR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 TDES_IDATAxR[2]; 	\/\/ Input Data x Register$/;"	m	struct:_AT91S_TDES	typeref:typename:AT91_REG[2]
TDES_IDATAxR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 TDES_IDATAxR[2]; 	\/\/ Input Data x Register$/;"	m	struct:_AT91S_TDES	typeref:typename:AT91_REG[2]
TDES_IDATAxR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define TDES_IDATAxR /;"	d
TDES_IDATAxR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 TDES_IDATAxR[2]; 	\/\/ Input Data x Register$/;"	m	struct:_AT91S_TDES	typeref:typename:AT91_REG[2]
TDES_IDATAxR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define TDES_IDATAxR /;"	d
TDES_IDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 TDES_IDR; 	\/\/ Interrupt Disable Register$/;"	m	struct:_AT91S_TDES	typeref:typename:AT91_REG
TDES_IDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 TDES_IDR; 	\/\/ Interrupt Disable Register$/;"	m	struct:_AT91S_TDES	typeref:typename:AT91_REG
TDES_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 TDES_IDR; 	\/\/ Interrupt Disable Register$/;"	m	struct:_AT91S_TDES	typeref:typename:AT91_REG
TDES_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define TDES_IDR /;"	d
TDES_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 TDES_IDR; 	\/\/ Interrupt Disable Register$/;"	m	struct:_AT91S_TDES	typeref:typename:AT91_REG
TDES_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define TDES_IDR /;"	d
TDES_IER	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 TDES_IER; 	\/\/ Interrupt Enable Register$/;"	m	struct:_AT91S_TDES	typeref:typename:AT91_REG
TDES_IER	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 TDES_IER; 	\/\/ Interrupt Enable Register$/;"	m	struct:_AT91S_TDES	typeref:typename:AT91_REG
TDES_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 TDES_IER; 	\/\/ Interrupt Enable Register$/;"	m	struct:_AT91S_TDES	typeref:typename:AT91_REG
TDES_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define TDES_IER /;"	d
TDES_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 TDES_IER; 	\/\/ Interrupt Enable Register$/;"	m	struct:_AT91S_TDES	typeref:typename:AT91_REG
TDES_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define TDES_IER /;"	d
TDES_IMR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 TDES_IMR; 	\/\/ Interrupt Mask Register$/;"	m	struct:_AT91S_TDES	typeref:typename:AT91_REG
TDES_IMR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 TDES_IMR; 	\/\/ Interrupt Mask Register$/;"	m	struct:_AT91S_TDES	typeref:typename:AT91_REG
TDES_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 TDES_IMR; 	\/\/ Interrupt Mask Register$/;"	m	struct:_AT91S_TDES	typeref:typename:AT91_REG
TDES_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define TDES_IMR /;"	d
TDES_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 TDES_IMR; 	\/\/ Interrupt Mask Register$/;"	m	struct:_AT91S_TDES	typeref:typename:AT91_REG
TDES_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define TDES_IMR /;"	d
TDES_ISR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 TDES_ISR; 	\/\/ Interrupt Status Register$/;"	m	struct:_AT91S_TDES	typeref:typename:AT91_REG
TDES_ISR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 TDES_ISR; 	\/\/ Interrupt Status Register$/;"	m	struct:_AT91S_TDES	typeref:typename:AT91_REG
TDES_ISR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 TDES_ISR; 	\/\/ Interrupt Status Register$/;"	m	struct:_AT91S_TDES	typeref:typename:AT91_REG
TDES_ISR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define TDES_ISR /;"	d
TDES_ISR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 TDES_ISR; 	\/\/ Interrupt Status Register$/;"	m	struct:_AT91S_TDES	typeref:typename:AT91_REG
TDES_ISR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define TDES_ISR /;"	d
TDES_IVxR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 TDES_IVxR[2]; 	\/\/ Initialization Vector x Register$/;"	m	struct:_AT91S_TDES	typeref:typename:AT91_REG[2]
TDES_IVxR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 TDES_IVxR[2]; 	\/\/ Initialization Vector x Register$/;"	m	struct:_AT91S_TDES	typeref:typename:AT91_REG[2]
TDES_IVxR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 TDES_IVxR[2]; 	\/\/ Initialization Vector x Register$/;"	m	struct:_AT91S_TDES	typeref:typename:AT91_REG[2]
TDES_IVxR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define TDES_IVxR /;"	d
TDES_IVxR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 TDES_IVxR[2]; 	\/\/ Initialization Vector x Register$/;"	m	struct:_AT91S_TDES	typeref:typename:AT91_REG[2]
TDES_IVxR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define TDES_IVxR /;"	d
TDES_KEY1WxR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 TDES_KEY1WxR[2]; 	\/\/ Key 1 Word x Register$/;"	m	struct:_AT91S_TDES	typeref:typename:AT91_REG[2]
TDES_KEY1WxR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 TDES_KEY1WxR[2]; 	\/\/ Key 1 Word x Register$/;"	m	struct:_AT91S_TDES	typeref:typename:AT91_REG[2]
TDES_KEY1WxR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 TDES_KEY1WxR[2]; 	\/\/ Key 1 Word x Register$/;"	m	struct:_AT91S_TDES	typeref:typename:AT91_REG[2]
TDES_KEY1WxR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define TDES_KEY1WxR /;"	d
TDES_KEY1WxR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 TDES_KEY1WxR[2]; 	\/\/ Key 1 Word x Register$/;"	m	struct:_AT91S_TDES	typeref:typename:AT91_REG[2]
TDES_KEY1WxR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define TDES_KEY1WxR /;"	d
TDES_KEY2WxR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 TDES_KEY2WxR[2]; 	\/\/ Key 2 Word x Register$/;"	m	struct:_AT91S_TDES	typeref:typename:AT91_REG[2]
TDES_KEY2WxR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 TDES_KEY2WxR[2]; 	\/\/ Key 2 Word x Register$/;"	m	struct:_AT91S_TDES	typeref:typename:AT91_REG[2]
TDES_KEY2WxR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 TDES_KEY2WxR[2]; 	\/\/ Key 2 Word x Register$/;"	m	struct:_AT91S_TDES	typeref:typename:AT91_REG[2]
TDES_KEY2WxR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define TDES_KEY2WxR /;"	d
TDES_KEY2WxR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 TDES_KEY2WxR[2]; 	\/\/ Key 2 Word x Register$/;"	m	struct:_AT91S_TDES	typeref:typename:AT91_REG[2]
TDES_KEY2WxR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define TDES_KEY2WxR /;"	d
TDES_KEY3WxR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 TDES_KEY3WxR[2]; 	\/\/ Key 3 Word x Register$/;"	m	struct:_AT91S_TDES	typeref:typename:AT91_REG[2]
TDES_KEY3WxR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 TDES_KEY3WxR[2]; 	\/\/ Key 3 Word x Register$/;"	m	struct:_AT91S_TDES	typeref:typename:AT91_REG[2]
TDES_KEY3WxR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 TDES_KEY3WxR[2]; 	\/\/ Key 3 Word x Register$/;"	m	struct:_AT91S_TDES	typeref:typename:AT91_REG[2]
TDES_KEY3WxR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define TDES_KEY3WxR /;"	d
TDES_KEY3WxR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 TDES_KEY3WxR[2]; 	\/\/ Key 3 Word x Register$/;"	m	struct:_AT91S_TDES	typeref:typename:AT91_REG[2]
TDES_KEY3WxR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define TDES_KEY3WxR /;"	d
TDES_MR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 TDES_MR; 	\/\/ Mode Register$/;"	m	struct:_AT91S_TDES	typeref:typename:AT91_REG
TDES_MR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 TDES_MR; 	\/\/ Mode Register$/;"	m	struct:_AT91S_TDES	typeref:typename:AT91_REG
TDES_MR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 TDES_MR; 	\/\/ Mode Register$/;"	m	struct:_AT91S_TDES	typeref:typename:AT91_REG
TDES_MR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define TDES_MR /;"	d
TDES_MR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 TDES_MR; 	\/\/ Mode Register$/;"	m	struct:_AT91S_TDES	typeref:typename:AT91_REG
TDES_MR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define TDES_MR /;"	d
TDES_ODATAxR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 TDES_ODATAxR[2]; 	\/\/ Output Data x Register$/;"	m	struct:_AT91S_TDES	typeref:typename:AT91_REG[2]
TDES_ODATAxR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 TDES_ODATAxR[2]; 	\/\/ Output Data x Register$/;"	m	struct:_AT91S_TDES	typeref:typename:AT91_REG[2]
TDES_ODATAxR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 TDES_ODATAxR[2]; 	\/\/ Output Data x Register$/;"	m	struct:_AT91S_TDES	typeref:typename:AT91_REG[2]
TDES_ODATAxR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define TDES_ODATAxR /;"	d
TDES_ODATAxR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 TDES_ODATAxR[2]; 	\/\/ Output Data x Register$/;"	m	struct:_AT91S_TDES	typeref:typename:AT91_REG[2]
TDES_ODATAxR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define TDES_ODATAxR /;"	d
TDES_PTCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 TDES_PTCR; 	\/\/ PDC Transfer Control Register$/;"	m	struct:_AT91S_TDES	typeref:typename:AT91_REG
TDES_PTCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 TDES_PTCR; 	\/\/ PDC Transfer Control Register$/;"	m	struct:_AT91S_TDES	typeref:typename:AT91_REG
TDES_PTCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 TDES_PTCR; 	\/\/ PDC Transfer Control Register$/;"	m	struct:_AT91S_TDES	typeref:typename:AT91_REG
TDES_PTCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define TDES_PTCR /;"	d
TDES_PTCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 TDES_PTCR; 	\/\/ PDC Transfer Control Register$/;"	m	struct:_AT91S_TDES	typeref:typename:AT91_REG
TDES_PTCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define TDES_PTCR /;"	d
TDES_PTSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 TDES_PTSR; 	\/\/ PDC Transfer Status Register$/;"	m	struct:_AT91S_TDES	typeref:typename:AT91_REG
TDES_PTSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 TDES_PTSR; 	\/\/ PDC Transfer Status Register$/;"	m	struct:_AT91S_TDES	typeref:typename:AT91_REG
TDES_PTSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 TDES_PTSR; 	\/\/ PDC Transfer Status Register$/;"	m	struct:_AT91S_TDES	typeref:typename:AT91_REG
TDES_PTSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define TDES_PTSR /;"	d
TDES_PTSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 TDES_PTSR; 	\/\/ PDC Transfer Status Register$/;"	m	struct:_AT91S_TDES	typeref:typename:AT91_REG
TDES_PTSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define TDES_PTSR /;"	d
TDES_RCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 TDES_RCR; 	\/\/ Receive Counter Register$/;"	m	struct:_AT91S_TDES	typeref:typename:AT91_REG
TDES_RCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 TDES_RCR; 	\/\/ Receive Counter Register$/;"	m	struct:_AT91S_TDES	typeref:typename:AT91_REG
TDES_RCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 TDES_RCR; 	\/\/ Receive Counter Register$/;"	m	struct:_AT91S_TDES	typeref:typename:AT91_REG
TDES_RCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define TDES_RCR /;"	d
TDES_RCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 TDES_RCR; 	\/\/ Receive Counter Register$/;"	m	struct:_AT91S_TDES	typeref:typename:AT91_REG
TDES_RCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define TDES_RCR /;"	d
TDES_RNCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 TDES_RNCR; 	\/\/ Receive Next Counter Register$/;"	m	struct:_AT91S_TDES	typeref:typename:AT91_REG
TDES_RNCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 TDES_RNCR; 	\/\/ Receive Next Counter Register$/;"	m	struct:_AT91S_TDES	typeref:typename:AT91_REG
TDES_RNCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 TDES_RNCR; 	\/\/ Receive Next Counter Register$/;"	m	struct:_AT91S_TDES	typeref:typename:AT91_REG
TDES_RNCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define TDES_RNCR /;"	d
TDES_RNCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 TDES_RNCR; 	\/\/ Receive Next Counter Register$/;"	m	struct:_AT91S_TDES	typeref:typename:AT91_REG
TDES_RNCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define TDES_RNCR /;"	d
TDES_RNPR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 TDES_RNPR; 	\/\/ Receive Next Pointer Register$/;"	m	struct:_AT91S_TDES	typeref:typename:AT91_REG
TDES_RNPR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 TDES_RNPR; 	\/\/ Receive Next Pointer Register$/;"	m	struct:_AT91S_TDES	typeref:typename:AT91_REG
TDES_RNPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 TDES_RNPR; 	\/\/ Receive Next Pointer Register$/;"	m	struct:_AT91S_TDES	typeref:typename:AT91_REG
TDES_RNPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define TDES_RNPR /;"	d
TDES_RNPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 TDES_RNPR; 	\/\/ Receive Next Pointer Register$/;"	m	struct:_AT91S_TDES	typeref:typename:AT91_REG
TDES_RNPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define TDES_RNPR /;"	d
TDES_RPR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 TDES_RPR; 	\/\/ Receive Pointer Register$/;"	m	struct:_AT91S_TDES	typeref:typename:AT91_REG
TDES_RPR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 TDES_RPR; 	\/\/ Receive Pointer Register$/;"	m	struct:_AT91S_TDES	typeref:typename:AT91_REG
TDES_RPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 TDES_RPR; 	\/\/ Receive Pointer Register$/;"	m	struct:_AT91S_TDES	typeref:typename:AT91_REG
TDES_RPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define TDES_RPR /;"	d
TDES_RPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 TDES_RPR; 	\/\/ Receive Pointer Register$/;"	m	struct:_AT91S_TDES	typeref:typename:AT91_REG
TDES_RPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define TDES_RPR /;"	d
TDES_TCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 TDES_TCR; 	\/\/ Transmit Counter Register$/;"	m	struct:_AT91S_TDES	typeref:typename:AT91_REG
TDES_TCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 TDES_TCR; 	\/\/ Transmit Counter Register$/;"	m	struct:_AT91S_TDES	typeref:typename:AT91_REG
TDES_TCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 TDES_TCR; 	\/\/ Transmit Counter Register$/;"	m	struct:_AT91S_TDES	typeref:typename:AT91_REG
TDES_TCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define TDES_TCR /;"	d
TDES_TCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 TDES_TCR; 	\/\/ Transmit Counter Register$/;"	m	struct:_AT91S_TDES	typeref:typename:AT91_REG
TDES_TCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define TDES_TCR /;"	d
TDES_TNCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 TDES_TNCR; 	\/\/ Transmit Next Counter Register$/;"	m	struct:_AT91S_TDES	typeref:typename:AT91_REG
TDES_TNCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 TDES_TNCR; 	\/\/ Transmit Next Counter Register$/;"	m	struct:_AT91S_TDES	typeref:typename:AT91_REG
TDES_TNCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 TDES_TNCR; 	\/\/ Transmit Next Counter Register$/;"	m	struct:_AT91S_TDES	typeref:typename:AT91_REG
TDES_TNCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define TDES_TNCR /;"	d
TDES_TNCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 TDES_TNCR; 	\/\/ Transmit Next Counter Register$/;"	m	struct:_AT91S_TDES	typeref:typename:AT91_REG
TDES_TNCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define TDES_TNCR /;"	d
TDES_TNPR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 TDES_TNPR; 	\/\/ Transmit Next Pointer Register$/;"	m	struct:_AT91S_TDES	typeref:typename:AT91_REG
TDES_TNPR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 TDES_TNPR; 	\/\/ Transmit Next Pointer Register$/;"	m	struct:_AT91S_TDES	typeref:typename:AT91_REG
TDES_TNPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 TDES_TNPR; 	\/\/ Transmit Next Pointer Register$/;"	m	struct:_AT91S_TDES	typeref:typename:AT91_REG
TDES_TNPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define TDES_TNPR /;"	d
TDES_TNPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 TDES_TNPR; 	\/\/ Transmit Next Pointer Register$/;"	m	struct:_AT91S_TDES	typeref:typename:AT91_REG
TDES_TNPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define TDES_TNPR /;"	d
TDES_TPR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 TDES_TPR; 	\/\/ Transmit Pointer Register$/;"	m	struct:_AT91S_TDES	typeref:typename:AT91_REG
TDES_TPR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 TDES_TPR; 	\/\/ Transmit Pointer Register$/;"	m	struct:_AT91S_TDES	typeref:typename:AT91_REG
TDES_TPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 TDES_TPR; 	\/\/ Transmit Pointer Register$/;"	m	struct:_AT91S_TDES	typeref:typename:AT91_REG
TDES_TPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define TDES_TPR /;"	d
TDES_TPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 TDES_TPR; 	\/\/ Transmit Pointer Register$/;"	m	struct:_AT91S_TDES	typeref:typename:AT91_REG
TDES_TPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define TDES_TPR /;"	d
TDES_VR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 TDES_VR; 	\/\/ TDES Version Register$/;"	m	struct:_AT91S_TDES	typeref:typename:AT91_REG
TDES_VR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 TDES_VR; 	\/\/ TDES Version Register$/;"	m	struct:_AT91S_TDES	typeref:typename:AT91_REG
TDES_VR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 TDES_VR; 	\/\/ TDES Version Register$/;"	m	struct:_AT91S_TDES	typeref:typename:AT91_REG
TDES_VR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define TDES_VR /;"	d
TDES_VR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 TDES_VR; 	\/\/ TDES Version Register$/;"	m	struct:_AT91S_TDES	typeref:typename:AT91_REG
TDES_VR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define TDES_VR /;"	d
TDHR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t TDHR; \/*!< CAN mailbox data high register *\/$/;"	m	struct:__anon3e8f98ce0608	typeref:typename:__IO uint32_t
TDLR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t TDLR; \/*!< CAN mailbox data low register *\/$/;"	m	struct:__anon3e8f98ce0608	typeref:typename:__IO uint32_t
TDTR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t TDTR; \/*!< CAN mailbox data length control and time stamp register *\/$/;"	m	struct:__anon3e8f98ce0608	typeref:typename:__IO uint32_t
TER	Libraries/CMSIS/Include/core_cm3.h	/^  __IO uint32_t TER;                     \/*!< Offset: 0xE00 (R\/W)  ITM Trace Enable Register  /;"	m	struct:__anon84a975f30d08	typeref:typename:__IO uint32_t
TER	Libraries/CMSIS/Include/core_cm4.h	/^  __IO uint32_t TER;                     \/*!< Offset: 0xE00 (R\/W)  ITM Trace Enable Register  /;"	m	struct:__anon84a97a340d08	typeref:typename:__IO uint32_t
THEMPERATURE2	main.cpp	/^#define THEMPERATURE2$/;"	d	file:
TI1_Config	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_tim.c	/^static void TI1_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,$/;"	f	typeref:typename:void	file:
TI2_Config	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_tim.c	/^static void TI2_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,$/;"	f	typeref:typename:void	file:
TI3_Config	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_tim.c	/^static void TI3_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,$/;"	f	typeref:typename:void	file:
TI4_Config	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_tim.c	/^static void TI4_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,$/;"	f	typeref:typename:void	file:
TIM1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define TIM1 /;"	d
TIM10	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define TIM10 /;"	d
TIM10_BASE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define TIM10_BASE /;"	d
TIM11	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define TIM11 /;"	d
TIM11_BASE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define TIM11_BASE /;"	d
TIM11_GPIO	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM11_GPIO /;"	d
TIM11_HSE	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM11_HSE /;"	d
TIM12	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define TIM12 /;"	d
TIM12_BASE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define TIM12_BASE /;"	d
TIM13	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define TIM13 /;"	d
TIM13_BASE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define TIM13_BASE /;"	d
TIM14	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define TIM14 /;"	d
TIM14_BASE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define TIM14_BASE /;"	d
TIM1_BASE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define TIM1_BASE /;"	d
TIM1_BRK_TIM9_IRQHandler	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/arm/startup_stm32f2xx.s	/^TIM1_BRK_TIM9_IRQHandler                        $/;"	l
TIM1_BRK_TIM9_IRQHandler	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/iar/startup_stm32f2xx.s	/^TIM1_BRK_TIM9_IRQHandler  $/;"	l
TIM1_BRK_TIM9_IRQn	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  TIM1_BRK_TIM9_IRQn          = 24,     \/*!< TIM1 Break interrupt and TIM9 global interrupt    /;"	e	enum:IRQn
TIM1_CC_IRQHandler	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/arm/startup_stm32f2xx.s	/^TIM1_CC_IRQHandler                                               $/;"	l
TIM1_CC_IRQHandler	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/iar/startup_stm32f2xx.s	/^TIM1_CC_IRQHandler  $/;"	l
TIM1_CC_IRQn	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  TIM1_CC_IRQn                = 27,     \/*!< TIM1 Capture Compare Interrupt                    /;"	e	enum:IRQn
TIM1_TRG_COM_TIM11_IRQHandler	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/arm/startup_stm32f2xx.s	/^TIM1_TRG_COM_TIM11_IRQHandler  $/;"	l
TIM1_TRG_COM_TIM11_IRQHandler	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/iar/startup_stm32f2xx.s	/^TIM1_TRG_COM_TIM11_IRQHandler  $/;"	l
TIM1_TRG_COM_TIM11_IRQn	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  TIM1_TRG_COM_TIM11_IRQn     = 26,     \/*!< TIM1 Trigger and Commutation Interrupt and TIM11 g/;"	e	enum:IRQn
TIM1_UP_TIM10_IRQHandler	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/arm/startup_stm32f2xx.s	/^TIM1_UP_TIM10_IRQHandler                      $/;"	l
TIM1_UP_TIM10_IRQHandler	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/iar/startup_stm32f2xx.s	/^TIM1_UP_TIM10_IRQHandler  $/;"	l
TIM1_UP_TIM10_IRQn	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  TIM1_UP_TIM10_IRQn          = 25,     \/*!< TIM1 Update Interrupt and TIM10 global interrupt  /;"	e	enum:IRQn
TIM2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define TIM2 /;"	d
TIM2_BASE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define TIM2_BASE /;"	d
TIM2_ETH_PTP	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM2_ETH_PTP /;"	d
TIM2_IRQHandler	Classes/clsTimer2.cpp	/^extern "C" void TIM2_IRQHandler(void)$/;"	f	typeref:typename:void
TIM2_IRQHandler	FreeRTOS/portable/IAR/STR91x/port.c	/^	void TIM2_IRQHandler( void )$/;"	f	typeref:typename:void
TIM2_IRQHandler	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/arm/startup_stm32f2xx.s	/^TIM2_IRQHandler                                                           $/;"	l
TIM2_IRQHandler	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/iar/startup_stm32f2xx.s	/^TIM2_IRQHandler  $/;"	l
TIM2_IRQn	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  TIM2_IRQn                   = 28,     \/*!< TIM2 global Interrupt                             /;"	e	enum:IRQn
TIM2_TIM8_TRGO	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM2_TIM8_TRGO /;"	d
TIM2_USBFS_SOF	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM2_USBFS_SOF /;"	d
TIM2_USBHS_SOF	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM2_USBHS_SOF /;"	d
TIM3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define TIM3 /;"	d
TIM3_BASE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define TIM3_BASE /;"	d
TIM3_IRQHandler	Classes/clsTimer3.cpp	/^extern "C" void TIM3_IRQHandler(void)$/;"	f	typeref:typename:void
TIM3_IRQHandler	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/arm/startup_stm32f2xx.s	/^TIM3_IRQHandler                                                           $/;"	l
TIM3_IRQHandler	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/iar/startup_stm32f2xx.s	/^TIM3_IRQHandler  $/;"	l
TIM3_IRQn	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  TIM3_IRQn                   = 29,     \/*!< TIM3 global Interrupt                             /;"	e	enum:IRQn
TIM4	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define TIM4 /;"	d
TIM4_BASE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define TIM4_BASE /;"	d
TIM4_IRQHandler	Classes/clsTimer4.cpp	/^extern "C" void TIM4_IRQHandler(void) \/\/timer 4 interrupt handler$/;"	f	typeref:typename:void
TIM4_IRQHandler	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/arm/startup_stm32f2xx.s	/^TIM4_IRQHandler                                                           $/;"	l
TIM4_IRQHandler	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/iar/startup_stm32f2xx.s	/^TIM4_IRQHandler  $/;"	l
TIM4_IRQn	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  TIM4_IRQn                   = 30,     \/*!< TIM4 global Interrupt                             /;"	e	enum:IRQn
TIM5	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define TIM5 /;"	d
TIM5_BASE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define TIM5_BASE /;"	d
TIM5_GPIO	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM5_GPIO /;"	d
TIM5_IRQHandler	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/arm/startup_stm32f2xx.s	/^TIM5_IRQHandler                                                            $/;"	l
TIM5_IRQHandler	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/iar/startup_stm32f2xx.s	/^TIM5_IRQHandler  $/;"	l
TIM5_IRQn	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  TIM5_IRQn                   = 50,     \/*!< TIM5 global Interrupt                             /;"	e	enum:IRQn
TIM5_LSE	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM5_LSE /;"	d
TIM5_LSI	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM5_LSI /;"	d
TIM5_RTC	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM5_RTC /;"	d
TIM6	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define TIM6 /;"	d
TIM6_BASE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define TIM6_BASE /;"	d
TIM6_DAC_IRQHandler	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/arm/startup_stm32f2xx.s	/^TIM6_DAC_IRQHandler                            $/;"	l
TIM6_DAC_IRQHandler	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/iar/startup_stm32f2xx.s	/^TIM6_DAC_IRQHandler  $/;"	l
TIM6_DAC_IRQn	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  TIM6_DAC_IRQn               = 54,     \/*!< TIM6 global and DAC1&2 underrun error  interrupts /;"	e	enum:IRQn
TIM7	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define TIM7 /;"	d
TIM7_BASE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define TIM7_BASE /;"	d
TIM7_IRQHandler	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/arm/startup_stm32f2xx.s	/^TIM7_IRQHandler                              $/;"	l
TIM7_IRQHandler	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/iar/startup_stm32f2xx.s	/^TIM7_IRQHandler  $/;"	l
TIM7_IRQn	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  TIM7_IRQn                   = 55,     \/*!< TIM7 global interrupt                             /;"	e	enum:IRQn
TIM8	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define TIM8 /;"	d
TIM8_BASE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define TIM8_BASE /;"	d
TIM8_BRK_TIM12_IRQHandler	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/arm/startup_stm32f2xx.s	/^TIM8_BRK_TIM12_IRQHandler                      $/;"	l
TIM8_BRK_TIM12_IRQHandler	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/iar/startup_stm32f2xx.s	/^TIM8_BRK_TIM12_IRQHandler  $/;"	l
TIM8_BRK_TIM12_IRQn	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  TIM8_BRK_TIM12_IRQn         = 43,     \/*!< TIM8 Break Interrupt and TIM12 global interrupt   /;"	e	enum:IRQn
TIM8_CC_IRQHandler	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/arm/startup_stm32f2xx.s	/^TIM8_CC_IRQHandler                                               $/;"	l
TIM8_CC_IRQHandler	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/iar/startup_stm32f2xx.s	/^TIM8_CC_IRQHandler  $/;"	l
TIM8_CC_IRQn	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  TIM8_CC_IRQn                = 46,     \/*!< TIM8 Capture Compare Interrupt                    /;"	e	enum:IRQn
TIM8_TRG_COM_TIM14_IRQHandler	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/arm/startup_stm32f2xx.s	/^TIM8_TRG_COM_TIM14_IRQHandler  $/;"	l
TIM8_TRG_COM_TIM14_IRQHandler	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/iar/startup_stm32f2xx.s	/^TIM8_TRG_COM_TIM14_IRQHandler  $/;"	l
TIM8_TRG_COM_TIM14_IRQn	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  TIM8_TRG_COM_TIM14_IRQn     = 45,     \/*!< TIM8 Trigger and Commutation Interrupt and TIM14 g/;"	e	enum:IRQn
TIM8_UP_TIM13_IRQHandler	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/arm/startup_stm32f2xx.s	/^TIM8_UP_TIM13_IRQHandler                       $/;"	l
TIM8_UP_TIM13_IRQHandler	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/iar/startup_stm32f2xx.s	/^TIM8_UP_TIM13_IRQHandler  $/;"	l
TIM8_UP_TIM13_IRQn	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  TIM8_UP_TIM13_IRQn          = 44,     \/*!< TIM8 Update Interrupt and TIM13 global interrupt  /;"	e	enum:IRQn
TIM9	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define TIM9 /;"	d
TIM9_BASE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define TIM9_BASE /;"	d
TIMEOUT_MAX	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.c	/^#define TIMEOUT_MAX /;"	d	file:
TIMERS_H	FreeRTOS/include/timers.h	/^#define TIMERS_H$/;"	d
TIM_ARRPreloadConfig	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_tim.c	/^void TIM_ARRPreloadConfig(TIM_TypeDef* TIMx, FunctionalState NewState)$/;"	f	typeref:typename:void
TIM_ARR_ARR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_ARR_ARR /;"	d
TIM_AutomaticOutput	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^  uint16_t TIM_AutomaticOutput;  \/*!< Specifies whether the TIM Automatic Output feature is ena/;"	m	struct:__anonb4d8d2c70408	typeref:typename:uint16_t
TIM_AutomaticOutput_Disable	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_AutomaticOutput_Disable /;"	d
TIM_AutomaticOutput_Enable	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_AutomaticOutput_Enable /;"	d
TIM_BDTRConfig	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_tim.c	/^void TIM_BDTRConfig(TIM_TypeDef* TIMx, TIM_BDTRInitTypeDef *TIM_BDTRInitStruct)$/;"	f	typeref:typename:void
TIM_BDTRInitTypeDef	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^} TIM_BDTRInitTypeDef;$/;"	t	typeref:struct:__anonb4d8d2c70408
TIM_BDTRStructInit	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_tim.c	/^void TIM_BDTRStructInit(TIM_BDTRInitTypeDef* TIM_BDTRInitStruct)$/;"	f	typeref:typename:void
TIM_BDTR_AOE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_BDTR_AOE /;"	d
TIM_BDTR_BKE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_BDTR_BKE /;"	d
TIM_BDTR_BKP	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_BDTR_BKP /;"	d
TIM_BDTR_DTG	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_BDTR_DTG /;"	d
TIM_BDTR_DTG_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_BDTR_DTG_0 /;"	d
TIM_BDTR_DTG_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_BDTR_DTG_1 /;"	d
TIM_BDTR_DTG_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_BDTR_DTG_2 /;"	d
TIM_BDTR_DTG_3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_BDTR_DTG_3 /;"	d
TIM_BDTR_DTG_4	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_BDTR_DTG_4 /;"	d
TIM_BDTR_DTG_5	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_BDTR_DTG_5 /;"	d
TIM_BDTR_DTG_6	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_BDTR_DTG_6 /;"	d
TIM_BDTR_DTG_7	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_BDTR_DTG_7 /;"	d
TIM_BDTR_LOCK	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_BDTR_LOCK /;"	d
TIM_BDTR_LOCK_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_BDTR_LOCK_0 /;"	d
TIM_BDTR_LOCK_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_BDTR_LOCK_1 /;"	d
TIM_BDTR_MOE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_BDTR_MOE /;"	d
TIM_BDTR_OSSI	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_BDTR_OSSI /;"	d
TIM_BDTR_OSSR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_BDTR_OSSR /;"	d
TIM_Break	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^  uint16_t TIM_Break;            \/*!< Specifies whether the TIM Break input is enabled or not. $/;"	m	struct:__anonb4d8d2c70408	typeref:typename:uint16_t
TIM_BreakPolarity	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^  uint16_t TIM_BreakPolarity;    \/*!< Specifies the TIM Break Input pin polarity.$/;"	m	struct:__anonb4d8d2c70408	typeref:typename:uint16_t
TIM_BreakPolarity_High	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_BreakPolarity_High /;"	d
TIM_BreakPolarity_Low	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_BreakPolarity_Low /;"	d
TIM_Break_Disable	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_Break_Disable /;"	d
TIM_Break_Enable	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_Break_Enable /;"	d
TIM_CCER_CC1E	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_CCER_CC1E /;"	d
TIM_CCER_CC1NE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_CCER_CC1NE /;"	d
TIM_CCER_CC1NP	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_CCER_CC1NP /;"	d
TIM_CCER_CC1P	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_CCER_CC1P /;"	d
TIM_CCER_CC2E	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_CCER_CC2E /;"	d
TIM_CCER_CC2NE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_CCER_CC2NE /;"	d
TIM_CCER_CC2NP	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_CCER_CC2NP /;"	d
TIM_CCER_CC2P	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_CCER_CC2P /;"	d
TIM_CCER_CC3E	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_CCER_CC3E /;"	d
TIM_CCER_CC3NE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_CCER_CC3NE /;"	d
TIM_CCER_CC3NP	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_CCER_CC3NP /;"	d
TIM_CCER_CC3P	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_CCER_CC3P /;"	d
TIM_CCER_CC4E	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_CCER_CC4E /;"	d
TIM_CCER_CC4NP	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_CCER_CC4NP /;"	d
TIM_CCER_CC4P	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_CCER_CC4P /;"	d
TIM_CCMR1_CC1S	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_CCMR1_CC1S /;"	d
TIM_CCMR1_CC1S_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_CCMR1_CC1S_0 /;"	d
TIM_CCMR1_CC1S_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_CCMR1_CC1S_1 /;"	d
TIM_CCMR1_CC2S	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_CCMR1_CC2S /;"	d
TIM_CCMR1_CC2S_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_CCMR1_CC2S_0 /;"	d
TIM_CCMR1_CC2S_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_CCMR1_CC2S_1 /;"	d
TIM_CCMR1_IC1F	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_CCMR1_IC1F /;"	d
TIM_CCMR1_IC1F_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_CCMR1_IC1F_0 /;"	d
TIM_CCMR1_IC1F_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_CCMR1_IC1F_1 /;"	d
TIM_CCMR1_IC1F_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_CCMR1_IC1F_2 /;"	d
TIM_CCMR1_IC1F_3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_CCMR1_IC1F_3 /;"	d
TIM_CCMR1_IC1PSC	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_CCMR1_IC1PSC /;"	d
TIM_CCMR1_IC1PSC_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_CCMR1_IC1PSC_0 /;"	d
TIM_CCMR1_IC1PSC_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_CCMR1_IC1PSC_1 /;"	d
TIM_CCMR1_IC2F	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_CCMR1_IC2F /;"	d
TIM_CCMR1_IC2F_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_CCMR1_IC2F_0 /;"	d
TIM_CCMR1_IC2F_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_CCMR1_IC2F_1 /;"	d
TIM_CCMR1_IC2F_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_CCMR1_IC2F_2 /;"	d
TIM_CCMR1_IC2F_3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_CCMR1_IC2F_3 /;"	d
TIM_CCMR1_IC2PSC	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_CCMR1_IC2PSC /;"	d
TIM_CCMR1_IC2PSC_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_CCMR1_IC2PSC_0 /;"	d
TIM_CCMR1_IC2PSC_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_CCMR1_IC2PSC_1 /;"	d
TIM_CCMR1_OC1CE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_CCMR1_OC1CE /;"	d
TIM_CCMR1_OC1FE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_CCMR1_OC1FE /;"	d
TIM_CCMR1_OC1M	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_CCMR1_OC1M /;"	d
TIM_CCMR1_OC1M_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_CCMR1_OC1M_0 /;"	d
TIM_CCMR1_OC1M_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_CCMR1_OC1M_1 /;"	d
TIM_CCMR1_OC1M_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_CCMR1_OC1M_2 /;"	d
TIM_CCMR1_OC1PE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_CCMR1_OC1PE /;"	d
TIM_CCMR1_OC2CE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_CCMR1_OC2CE /;"	d
TIM_CCMR1_OC2FE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_CCMR1_OC2FE /;"	d
TIM_CCMR1_OC2M	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_CCMR1_OC2M /;"	d
TIM_CCMR1_OC2M_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_CCMR1_OC2M_0 /;"	d
TIM_CCMR1_OC2M_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_CCMR1_OC2M_1 /;"	d
TIM_CCMR1_OC2M_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_CCMR1_OC2M_2 /;"	d
TIM_CCMR1_OC2PE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_CCMR1_OC2PE /;"	d
TIM_CCMR2_CC3S	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_CCMR2_CC3S /;"	d
TIM_CCMR2_CC3S_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_CCMR2_CC3S_0 /;"	d
TIM_CCMR2_CC3S_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_CCMR2_CC3S_1 /;"	d
TIM_CCMR2_CC4S	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_CCMR2_CC4S /;"	d
TIM_CCMR2_CC4S_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_CCMR2_CC4S_0 /;"	d
TIM_CCMR2_CC4S_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_CCMR2_CC4S_1 /;"	d
TIM_CCMR2_IC3F	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_CCMR2_IC3F /;"	d
TIM_CCMR2_IC3F_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_CCMR2_IC3F_0 /;"	d
TIM_CCMR2_IC3F_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_CCMR2_IC3F_1 /;"	d
TIM_CCMR2_IC3F_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_CCMR2_IC3F_2 /;"	d
TIM_CCMR2_IC3F_3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_CCMR2_IC3F_3 /;"	d
TIM_CCMR2_IC3PSC	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_CCMR2_IC3PSC /;"	d
TIM_CCMR2_IC3PSC_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_CCMR2_IC3PSC_0 /;"	d
TIM_CCMR2_IC3PSC_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_CCMR2_IC3PSC_1 /;"	d
TIM_CCMR2_IC4F	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_CCMR2_IC4F /;"	d
TIM_CCMR2_IC4F_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_CCMR2_IC4F_0 /;"	d
TIM_CCMR2_IC4F_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_CCMR2_IC4F_1 /;"	d
TIM_CCMR2_IC4F_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_CCMR2_IC4F_2 /;"	d
TIM_CCMR2_IC4F_3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_CCMR2_IC4F_3 /;"	d
TIM_CCMR2_IC4PSC	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_CCMR2_IC4PSC /;"	d
TIM_CCMR2_IC4PSC_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_CCMR2_IC4PSC_0 /;"	d
TIM_CCMR2_IC4PSC_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_CCMR2_IC4PSC_1 /;"	d
TIM_CCMR2_OC3CE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_CCMR2_OC3CE /;"	d
TIM_CCMR2_OC3FE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_CCMR2_OC3FE /;"	d
TIM_CCMR2_OC3M	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_CCMR2_OC3M /;"	d
TIM_CCMR2_OC3M_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_CCMR2_OC3M_0 /;"	d
TIM_CCMR2_OC3M_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_CCMR2_OC3M_1 /;"	d
TIM_CCMR2_OC3M_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_CCMR2_OC3M_2 /;"	d
TIM_CCMR2_OC3PE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_CCMR2_OC3PE /;"	d
TIM_CCMR2_OC4CE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_CCMR2_OC4CE /;"	d
TIM_CCMR2_OC4FE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_CCMR2_OC4FE /;"	d
TIM_CCMR2_OC4M	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_CCMR2_OC4M /;"	d
TIM_CCMR2_OC4M_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_CCMR2_OC4M_0 /;"	d
TIM_CCMR2_OC4M_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_CCMR2_OC4M_1 /;"	d
TIM_CCMR2_OC4M_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_CCMR2_OC4M_2 /;"	d
TIM_CCMR2_OC4PE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_CCMR2_OC4PE /;"	d
TIM_CCPreloadControl	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_tim.c	/^void TIM_CCPreloadControl(TIM_TypeDef* TIMx, FunctionalState NewState)$/;"	f	typeref:typename:void
TIM_CCR1_CCR1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_CCR1_CCR1 /;"	d
TIM_CCR2_CCR2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_CCR2_CCR2 /;"	d
TIM_CCR3_CCR3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_CCR3_CCR3 /;"	d
TIM_CCR4_CCR4	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_CCR4_CCR4 /;"	d
TIM_CCxCmd	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_tim.c	/^void TIM_CCxCmd(TIM_TypeDef* TIMx, uint16_t TIM_Channel, uint16_t TIM_CCx)$/;"	f	typeref:typename:void
TIM_CCxNCmd	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_tim.c	/^void TIM_CCxNCmd(TIM_TypeDef* TIMx, uint16_t TIM_Channel, uint16_t TIM_CCxN)$/;"	f	typeref:typename:void
TIM_CCxN_Disable	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_CCxN_Disable /;"	d
TIM_CCxN_Enable	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_CCxN_Enable /;"	d
TIM_CCx_Disable	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_CCx_Disable /;"	d
TIM_CCx_Enable	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_CCx_Enable /;"	d
TIM_CKD_DIV1	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_CKD_DIV1 /;"	d
TIM_CKD_DIV2	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_CKD_DIV2 /;"	d
TIM_CKD_DIV4	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_CKD_DIV4 /;"	d
TIM_CNT_CNT	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_CNT_CNT /;"	d
TIM_CR1_ARPE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_CR1_ARPE /;"	d
TIM_CR1_CEN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_CR1_CEN /;"	d
TIM_CR1_CKD	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_CR1_CKD /;"	d
TIM_CR1_CKD_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_CR1_CKD_0 /;"	d
TIM_CR1_CKD_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_CR1_CKD_1 /;"	d
TIM_CR1_CMS	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_CR1_CMS /;"	d
TIM_CR1_CMS_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_CR1_CMS_0 /;"	d
TIM_CR1_CMS_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_CR1_CMS_1 /;"	d
TIM_CR1_DIR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_CR1_DIR /;"	d
TIM_CR1_OPM	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_CR1_OPM /;"	d
TIM_CR1_UDIS	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_CR1_UDIS /;"	d
TIM_CR1_URS	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_CR1_URS /;"	d
TIM_CR2_CCDS	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_CR2_CCDS /;"	d
TIM_CR2_CCPC	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_CR2_CCPC /;"	d
TIM_CR2_CCUS	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_CR2_CCUS /;"	d
TIM_CR2_MMS	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_CR2_MMS /;"	d
TIM_CR2_MMS_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_CR2_MMS_0 /;"	d
TIM_CR2_MMS_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_CR2_MMS_1 /;"	d
TIM_CR2_MMS_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_CR2_MMS_2 /;"	d
TIM_CR2_OIS1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_CR2_OIS1 /;"	d
TIM_CR2_OIS1N	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_CR2_OIS1N /;"	d
TIM_CR2_OIS2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_CR2_OIS2 /;"	d
TIM_CR2_OIS2N	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_CR2_OIS2N /;"	d
TIM_CR2_OIS3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_CR2_OIS3 /;"	d
TIM_CR2_OIS3N	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_CR2_OIS3N /;"	d
TIM_CR2_OIS4	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_CR2_OIS4 /;"	d
TIM_CR2_TI1S	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_CR2_TI1S /;"	d
TIM_Channel	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^  uint16_t TIM_Channel;      \/*!< Specifies the TIM channel.$/;"	m	struct:__anonb4d8d2c70308	typeref:typename:uint16_t
TIM_Channel_1	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_Channel_1 /;"	d
TIM_Channel_2	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_Channel_2 /;"	d
TIM_Channel_3	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_Channel_3 /;"	d
TIM_Channel_4	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_Channel_4 /;"	d
TIM_ClearFlag	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_tim.c	/^void TIM_ClearFlag(TIM_TypeDef* TIMx, uint16_t TIM_FLAG)$/;"	f	typeref:typename:void
TIM_ClearITPendingBit	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_tim.c	/^void TIM_ClearITPendingBit(TIM_TypeDef* TIMx, uint16_t TIM_IT)$/;"	f	typeref:typename:void
TIM_ClearOC1Ref	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_tim.c	/^void TIM_ClearOC1Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear)$/;"	f	typeref:typename:void
TIM_ClearOC2Ref	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_tim.c	/^void TIM_ClearOC2Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear)$/;"	f	typeref:typename:void
TIM_ClearOC3Ref	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_tim.c	/^void TIM_ClearOC3Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear)$/;"	f	typeref:typename:void
TIM_ClearOC4Ref	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_tim.c	/^void TIM_ClearOC4Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear)$/;"	f	typeref:typename:void
TIM_ClockDivision	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^  uint16_t TIM_ClockDivision;     \/*!< Specifies the clock division.$/;"	m	struct:__anonb4d8d2c70108	typeref:typename:uint16_t
TIM_Cmd	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_tim.c	/^void TIM_Cmd(TIM_TypeDef* TIMx, FunctionalState NewState)$/;"	f	typeref:typename:void
TIM_CounterMode	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^  uint16_t TIM_CounterMode;       \/*!< Specifies the counter mode.$/;"	m	struct:__anonb4d8d2c70108	typeref:typename:uint16_t
TIM_CounterModeConfig	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_tim.c	/^void TIM_CounterModeConfig(TIM_TypeDef* TIMx, uint16_t TIM_CounterMode)$/;"	f	typeref:typename:void
TIM_CounterMode_CenterAligned1	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_CounterMode_CenterAligned1 /;"	d
TIM_CounterMode_CenterAligned2	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_CounterMode_CenterAligned2 /;"	d
TIM_CounterMode_CenterAligned3	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_CounterMode_CenterAligned3 /;"	d
TIM_CounterMode_Down	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_CounterMode_Down /;"	d
TIM_CounterMode_Up	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_CounterMode_Up /;"	d
TIM_CtrlPWMOutputs	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_tim.c	/^void TIM_CtrlPWMOutputs(TIM_TypeDef* TIMx, FunctionalState NewState)$/;"	f	typeref:typename:void
TIM_DCR_DBA	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_DCR_DBA /;"	d
TIM_DCR_DBA_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_DCR_DBA_0 /;"	d
TIM_DCR_DBA_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_DCR_DBA_1 /;"	d
TIM_DCR_DBA_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_DCR_DBA_2 /;"	d
TIM_DCR_DBA_3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_DCR_DBA_3 /;"	d
TIM_DCR_DBA_4	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_DCR_DBA_4 /;"	d
TIM_DCR_DBL	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_DCR_DBL /;"	d
TIM_DCR_DBL_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_DCR_DBL_0 /;"	d
TIM_DCR_DBL_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_DCR_DBL_1 /;"	d
TIM_DCR_DBL_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_DCR_DBL_2 /;"	d
TIM_DCR_DBL_3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_DCR_DBL_3 /;"	d
TIM_DCR_DBL_4	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_DCR_DBL_4 /;"	d
TIM_DIER_BIE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_DIER_BIE /;"	d
TIM_DIER_CC1DE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_DIER_CC1DE /;"	d
TIM_DIER_CC1IE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_DIER_CC1IE /;"	d
TIM_DIER_CC2DE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_DIER_CC2DE /;"	d
TIM_DIER_CC2IE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_DIER_CC2IE /;"	d
TIM_DIER_CC3DE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_DIER_CC3DE /;"	d
TIM_DIER_CC3IE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_DIER_CC3IE /;"	d
TIM_DIER_CC4DE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_DIER_CC4DE /;"	d
TIM_DIER_CC4IE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_DIER_CC4IE /;"	d
TIM_DIER_COMDE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_DIER_COMDE /;"	d
TIM_DIER_COMIE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_DIER_COMIE /;"	d
TIM_DIER_TDE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_DIER_TDE /;"	d
TIM_DIER_TIE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_DIER_TIE /;"	d
TIM_DIER_UDE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_DIER_UDE /;"	d
TIM_DIER_UIE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_DIER_UIE /;"	d
TIM_DMABase_ARR	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_DMABase_ARR /;"	d
TIM_DMABase_BDTR	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_DMABase_BDTR /;"	d
TIM_DMABase_CCER	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_DMABase_CCER /;"	d
TIM_DMABase_CCMR1	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_DMABase_CCMR1 /;"	d
TIM_DMABase_CCMR2	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_DMABase_CCMR2 /;"	d
TIM_DMABase_CCR1	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_DMABase_CCR1 /;"	d
TIM_DMABase_CCR2	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_DMABase_CCR2 /;"	d
TIM_DMABase_CCR3	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_DMABase_CCR3 /;"	d
TIM_DMABase_CCR4	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_DMABase_CCR4 /;"	d
TIM_DMABase_CNT	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_DMABase_CNT /;"	d
TIM_DMABase_CR1	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_DMABase_CR1 /;"	d
TIM_DMABase_CR2	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_DMABase_CR2 /;"	d
TIM_DMABase_DCR	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_DMABase_DCR /;"	d
TIM_DMABase_DIER	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_DMABase_DIER /;"	d
TIM_DMABase_EGR	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_DMABase_EGR /;"	d
TIM_DMABase_OR	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_DMABase_OR /;"	d
TIM_DMABase_PSC	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_DMABase_PSC /;"	d
TIM_DMABase_RCR	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_DMABase_RCR /;"	d
TIM_DMABase_SMCR	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_DMABase_SMCR /;"	d
TIM_DMABase_SR	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_DMABase_SR /;"	d
TIM_DMABurstLength_10Bytes	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_DMABurstLength_10Bytes /;"	d
TIM_DMABurstLength_10Transfers	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_DMABurstLength_10Transfers /;"	d
TIM_DMABurstLength_11Bytes	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_DMABurstLength_11Bytes /;"	d
TIM_DMABurstLength_11Transfers	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_DMABurstLength_11Transfers /;"	d
TIM_DMABurstLength_12Bytes	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_DMABurstLength_12Bytes /;"	d
TIM_DMABurstLength_12Transfers	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_DMABurstLength_12Transfers /;"	d
TIM_DMABurstLength_13Bytes	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_DMABurstLength_13Bytes /;"	d
TIM_DMABurstLength_13Transfers	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_DMABurstLength_13Transfers /;"	d
TIM_DMABurstLength_14Bytes	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_DMABurstLength_14Bytes /;"	d
TIM_DMABurstLength_14Transfers	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_DMABurstLength_14Transfers /;"	d
TIM_DMABurstLength_15Bytes	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_DMABurstLength_15Bytes /;"	d
TIM_DMABurstLength_15Transfers	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_DMABurstLength_15Transfers /;"	d
TIM_DMABurstLength_16Bytes	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_DMABurstLength_16Bytes /;"	d
TIM_DMABurstLength_16Transfers	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_DMABurstLength_16Transfers /;"	d
TIM_DMABurstLength_17Bytes	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_DMABurstLength_17Bytes /;"	d
TIM_DMABurstLength_17Transfers	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_DMABurstLength_17Transfers /;"	d
TIM_DMABurstLength_18Bytes	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_DMABurstLength_18Bytes /;"	d
TIM_DMABurstLength_18Transfers	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_DMABurstLength_18Transfers /;"	d
TIM_DMABurstLength_1Byte	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_DMABurstLength_1Byte /;"	d
TIM_DMABurstLength_1Transfer	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_DMABurstLength_1Transfer /;"	d
TIM_DMABurstLength_2Bytes	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_DMABurstLength_2Bytes /;"	d
TIM_DMABurstLength_2Transfers	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_DMABurstLength_2Transfers /;"	d
TIM_DMABurstLength_3Bytes	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_DMABurstLength_3Bytes /;"	d
TIM_DMABurstLength_3Transfers	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_DMABurstLength_3Transfers /;"	d
TIM_DMABurstLength_4Bytes	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_DMABurstLength_4Bytes /;"	d
TIM_DMABurstLength_4Transfers	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_DMABurstLength_4Transfers /;"	d
TIM_DMABurstLength_5Bytes	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_DMABurstLength_5Bytes /;"	d
TIM_DMABurstLength_5Transfers	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_DMABurstLength_5Transfers /;"	d
TIM_DMABurstLength_6Bytes	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_DMABurstLength_6Bytes /;"	d
TIM_DMABurstLength_6Transfers	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_DMABurstLength_6Transfers /;"	d
TIM_DMABurstLength_7Bytes	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_DMABurstLength_7Bytes /;"	d
TIM_DMABurstLength_7Transfers	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_DMABurstLength_7Transfers /;"	d
TIM_DMABurstLength_8Bytes	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_DMABurstLength_8Bytes /;"	d
TIM_DMABurstLength_8Transfers	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_DMABurstLength_8Transfers /;"	d
TIM_DMABurstLength_9Bytes	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_DMABurstLength_9Bytes /;"	d
TIM_DMABurstLength_9Transfers	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_DMABurstLength_9Transfers /;"	d
TIM_DMACmd	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_tim.c	/^void TIM_DMACmd(TIM_TypeDef* TIMx, uint16_t TIM_DMASource, FunctionalState NewState)$/;"	f	typeref:typename:void
TIM_DMAConfig	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_tim.c	/^void TIM_DMAConfig(TIM_TypeDef* TIMx, uint16_t TIM_DMABase, uint16_t TIM_DMABurstLength)$/;"	f	typeref:typename:void
TIM_DMAR_DMAB	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_DMAR_DMAB /;"	d
TIM_DMA_CC1	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_DMA_CC1 /;"	d
TIM_DMA_CC2	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_DMA_CC2 /;"	d
TIM_DMA_CC3	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_DMA_CC3 /;"	d
TIM_DMA_CC4	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_DMA_CC4 /;"	d
TIM_DMA_COM	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_DMA_COM /;"	d
TIM_DMA_Trigger	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_DMA_Trigger /;"	d
TIM_DMA_Update	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_DMA_Update /;"	d
TIM_DeInit	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_tim.c	/^void TIM_DeInit(TIM_TypeDef* TIMx)$/;"	f	typeref:typename:void
TIM_DeadTime	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^  uint16_t TIM_DeadTime;         \/*!< Specifies the delay time between the switching-off and th/;"	m	struct:__anonb4d8d2c70408	typeref:typename:uint16_t
TIM_EGR_BG	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_EGR_BG /;"	d
TIM_EGR_CC1G	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_EGR_CC1G /;"	d
TIM_EGR_CC2G	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_EGR_CC2G /;"	d
TIM_EGR_CC3G	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_EGR_CC3G /;"	d
TIM_EGR_CC4G	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_EGR_CC4G /;"	d
TIM_EGR_COMG	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_EGR_COMG /;"	d
TIM_EGR_TG	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_EGR_TG /;"	d
TIM_EGR_UG	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_EGR_UG /;"	d
TIM_ETRClockMode1Config	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_tim.c	/^void TIM_ETRClockMode1Config(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler,$/;"	f	typeref:typename:void
TIM_ETRClockMode2Config	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_tim.c	/^void TIM_ETRClockMode2Config(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler, $/;"	f	typeref:typename:void
TIM_ETRConfig	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_tim.c	/^void TIM_ETRConfig(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler,$/;"	f	typeref:typename:void
TIM_EncoderInterfaceConfig	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_tim.c	/^void TIM_EncoderInterfaceConfig(TIM_TypeDef* TIMx, uint16_t TIM_EncoderMode,$/;"	f	typeref:typename:void
TIM_EncoderMode_TI1	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_EncoderMode_TI1 /;"	d
TIM_EncoderMode_TI12	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_EncoderMode_TI12 /;"	d
TIM_EncoderMode_TI2	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_EncoderMode_TI2 /;"	d
TIM_EventSource_Break	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_EventSource_Break /;"	d
TIM_EventSource_CC1	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_EventSource_CC1 /;"	d
TIM_EventSource_CC2	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_EventSource_CC2 /;"	d
TIM_EventSource_CC3	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_EventSource_CC3 /;"	d
TIM_EventSource_CC4	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_EventSource_CC4 /;"	d
TIM_EventSource_COM	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_EventSource_COM /;"	d
TIM_EventSource_Trigger	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_EventSource_Trigger /;"	d
TIM_EventSource_Update	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_EventSource_Update /;"	d
TIM_ExtTRGPSC_DIV2	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_ExtTRGPSC_DIV2 /;"	d
TIM_ExtTRGPSC_DIV4	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_ExtTRGPSC_DIV4 /;"	d
TIM_ExtTRGPSC_DIV8	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_ExtTRGPSC_DIV8 /;"	d
TIM_ExtTRGPSC_OFF	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_ExtTRGPSC_OFF /;"	d
TIM_ExtTRGPolarity_Inverted	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_ExtTRGPolarity_Inverted /;"	d
TIM_ExtTRGPolarity_NonInverted	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_ExtTRGPolarity_NonInverted /;"	d
TIM_FLAG_Break	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_FLAG_Break /;"	d
TIM_FLAG_CC1	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_FLAG_CC1 /;"	d
TIM_FLAG_CC1OF	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_FLAG_CC1OF /;"	d
TIM_FLAG_CC2	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_FLAG_CC2 /;"	d
TIM_FLAG_CC2OF	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_FLAG_CC2OF /;"	d
TIM_FLAG_CC3	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_FLAG_CC3 /;"	d
TIM_FLAG_CC3OF	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_FLAG_CC3OF /;"	d
TIM_FLAG_CC4	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_FLAG_CC4 /;"	d
TIM_FLAG_CC4OF	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_FLAG_CC4OF /;"	d
TIM_FLAG_COM	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_FLAG_COM /;"	d
TIM_FLAG_Trigger	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_FLAG_Trigger /;"	d
TIM_FLAG_Update	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_FLAG_Update /;"	d
TIM_ForcedAction_Active	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_ForcedAction_Active /;"	d
TIM_ForcedAction_InActive	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_ForcedAction_InActive /;"	d
TIM_ForcedOC1Config	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_tim.c	/^void TIM_ForcedOC1Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction)$/;"	f	typeref:typename:void
TIM_ForcedOC2Config	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_tim.c	/^void TIM_ForcedOC2Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction)$/;"	f	typeref:typename:void
TIM_ForcedOC3Config	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_tim.c	/^void TIM_ForcedOC3Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction)$/;"	f	typeref:typename:void
TIM_ForcedOC4Config	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_tim.c	/^void TIM_ForcedOC4Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction)$/;"	f	typeref:typename:void
TIM_GenerateEvent	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_tim.c	/^void TIM_GenerateEvent(TIM_TypeDef* TIMx, uint16_t TIM_EventSource)$/;"	f	typeref:typename:void
TIM_GetCapture1	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_tim.c	/^uint32_t TIM_GetCapture1(TIM_TypeDef* TIMx)$/;"	f	typeref:typename:uint32_t
TIM_GetCapture2	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_tim.c	/^uint32_t TIM_GetCapture2(TIM_TypeDef* TIMx)$/;"	f	typeref:typename:uint32_t
TIM_GetCapture3	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_tim.c	/^uint32_t TIM_GetCapture3(TIM_TypeDef* TIMx)$/;"	f	typeref:typename:uint32_t
TIM_GetCapture4	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_tim.c	/^uint32_t TIM_GetCapture4(TIM_TypeDef* TIMx)$/;"	f	typeref:typename:uint32_t
TIM_GetCounter	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_tim.c	/^uint32_t TIM_GetCounter(TIM_TypeDef* TIMx)$/;"	f	typeref:typename:uint32_t
TIM_GetFlagStatus	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_tim.c	/^FlagStatus TIM_GetFlagStatus(TIM_TypeDef* TIMx, uint16_t TIM_FLAG)$/;"	f	typeref:typename:FlagStatus
TIM_GetITStatus	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_tim.c	/^ITStatus TIM_GetITStatus(TIM_TypeDef* TIMx, uint16_t TIM_IT)$/;"	f	typeref:typename:ITStatus
TIM_GetPrescaler	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_tim.c	/^uint16_t TIM_GetPrescaler(TIM_TypeDef* TIMx)$/;"	f	typeref:typename:uint16_t
TIM_ICFilter	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^  uint16_t TIM_ICFilter;     \/*!< Specifies the input capture filter.$/;"	m	struct:__anonb4d8d2c70308	typeref:typename:uint16_t
TIM_ICInit	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_tim.c	/^void TIM_ICInit(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct)$/;"	f	typeref:typename:void
TIM_ICInitTypeDef	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^} TIM_ICInitTypeDef;$/;"	t	typeref:struct:__anonb4d8d2c70308
TIM_ICPSC_DIV1	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_ICPSC_DIV1 /;"	d
TIM_ICPSC_DIV2	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_ICPSC_DIV2 /;"	d
TIM_ICPSC_DIV4	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_ICPSC_DIV4 /;"	d
TIM_ICPSC_DIV8	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_ICPSC_DIV8 /;"	d
TIM_ICPolarity	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^  uint16_t TIM_ICPolarity;   \/*!< Specifies the active edge of the input signal.$/;"	m	struct:__anonb4d8d2c70308	typeref:typename:uint16_t
TIM_ICPolarity_BothEdge	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define  TIM_ICPolarity_BothEdge /;"	d
TIM_ICPolarity_Falling	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define  TIM_ICPolarity_Falling /;"	d
TIM_ICPolarity_Rising	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define  TIM_ICPolarity_Rising /;"	d
TIM_ICPrescaler	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^  uint16_t TIM_ICPrescaler;  \/*!< Specifies the Input Capture Prescaler.$/;"	m	struct:__anonb4d8d2c70308	typeref:typename:uint16_t
TIM_ICSelection	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^  uint16_t TIM_ICSelection;  \/*!< Specifies the input.$/;"	m	struct:__anonb4d8d2c70308	typeref:typename:uint16_t
TIM_ICSelection_DirectTI	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_ICSelection_DirectTI /;"	d
TIM_ICSelection_IndirectTI	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_ICSelection_IndirectTI /;"	d
TIM_ICSelection_TRC	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_ICSelection_TRC /;"	d
TIM_ICStructInit	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_tim.c	/^void TIM_ICStructInit(TIM_ICInitTypeDef* TIM_ICInitStruct)$/;"	f	typeref:typename:void
TIM_ITConfig	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_tim.c	/^void TIM_ITConfig(TIM_TypeDef* TIMx, uint16_t TIM_IT, FunctionalState NewState)$/;"	f	typeref:typename:void
TIM_ITRxExternalClockConfig	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_tim.c	/^void TIM_ITRxExternalClockConfig(TIM_TypeDef* TIMx, uint16_t TIM_InputTriggerSource)$/;"	f	typeref:typename:void
TIM_IT_Break	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_IT_Break /;"	d
TIM_IT_CC1	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_IT_CC1 /;"	d
TIM_IT_CC2	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_IT_CC2 /;"	d
TIM_IT_CC3	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_IT_CC3 /;"	d
TIM_IT_CC4	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_IT_CC4 /;"	d
TIM_IT_COM	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_IT_COM /;"	d
TIM_IT_Trigger	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_IT_Trigger /;"	d
TIM_IT_Update	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_IT_Update /;"	d
TIM_InternalClockConfig	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_tim.c	/^void TIM_InternalClockConfig(TIM_TypeDef* TIMx)$/;"	f	typeref:typename:void
TIM_LOCKLevel	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^  uint16_t TIM_LOCKLevel;        \/*!< Specifies the LOCK level parameters.$/;"	m	struct:__anonb4d8d2c70408	typeref:typename:uint16_t
TIM_LOCKLevel_1	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_LOCKLevel_1 /;"	d
TIM_LOCKLevel_2	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_LOCKLevel_2 /;"	d
TIM_LOCKLevel_3	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_LOCKLevel_3 /;"	d
TIM_LOCKLevel_OFF	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_LOCKLevel_OFF /;"	d
TIM_MasterSlaveMode_Disable	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_MasterSlaveMode_Disable /;"	d
TIM_MasterSlaveMode_Enable	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_MasterSlaveMode_Enable /;"	d
TIM_OC1FastConfig	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_tim.c	/^void TIM_OC1FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast)$/;"	f	typeref:typename:void
TIM_OC1Init	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_tim.c	/^void TIM_OC1Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)$/;"	f	typeref:typename:void
TIM_OC1NPolarityConfig	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_tim.c	/^void TIM_OC1NPolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCNPolarity)$/;"	f	typeref:typename:void
TIM_OC1PolarityConfig	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_tim.c	/^void TIM_OC1PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity)$/;"	f	typeref:typename:void
TIM_OC1PreloadConfig	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_tim.c	/^void TIM_OC1PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)$/;"	f	typeref:typename:void
TIM_OC2FastConfig	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_tim.c	/^void TIM_OC2FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast)$/;"	f	typeref:typename:void
TIM_OC2Init	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_tim.c	/^void TIM_OC2Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)$/;"	f	typeref:typename:void
TIM_OC2NPolarityConfig	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_tim.c	/^void TIM_OC2NPolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCNPolarity)$/;"	f	typeref:typename:void
TIM_OC2PolarityConfig	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_tim.c	/^void TIM_OC2PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity)$/;"	f	typeref:typename:void
TIM_OC2PreloadConfig	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_tim.c	/^void TIM_OC2PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)$/;"	f	typeref:typename:void
TIM_OC3FastConfig	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_tim.c	/^void TIM_OC3FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast)$/;"	f	typeref:typename:void
TIM_OC3Init	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_tim.c	/^void TIM_OC3Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)$/;"	f	typeref:typename:void
TIM_OC3NPolarityConfig	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_tim.c	/^void TIM_OC3NPolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCNPolarity)$/;"	f	typeref:typename:void
TIM_OC3PolarityConfig	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_tim.c	/^void TIM_OC3PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity)$/;"	f	typeref:typename:void
TIM_OC3PreloadConfig	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_tim.c	/^void TIM_OC3PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)$/;"	f	typeref:typename:void
TIM_OC4FastConfig	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_tim.c	/^void TIM_OC4FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast)$/;"	f	typeref:typename:void
TIM_OC4Init	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_tim.c	/^void TIM_OC4Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)$/;"	f	typeref:typename:void
TIM_OC4PolarityConfig	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_tim.c	/^void TIM_OC4PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity)$/;"	f	typeref:typename:void
TIM_OC4PreloadConfig	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_tim.c	/^void TIM_OC4PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)$/;"	f	typeref:typename:void
TIM_OCClear_Disable	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_OCClear_Disable /;"	d
TIM_OCClear_Enable	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_OCClear_Enable /;"	d
TIM_OCFast_Disable	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_OCFast_Disable /;"	d
TIM_OCFast_Enable	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_OCFast_Enable /;"	d
TIM_OCIdleState	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^  uint16_t TIM_OCIdleState;   \/*!< Specifies the TIM Output Compare pin state during Idle state/;"	m	struct:__anonb4d8d2c70208	typeref:typename:uint16_t
TIM_OCIdleState_Reset	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_OCIdleState_Reset /;"	d
TIM_OCIdleState_Set	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_OCIdleState_Set /;"	d
TIM_OCInitTypeDef	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^} TIM_OCInitTypeDef;$/;"	t	typeref:struct:__anonb4d8d2c70208
TIM_OCMode	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^  uint16_t TIM_OCMode;        \/*!< Specifies the TIM mode.$/;"	m	struct:__anonb4d8d2c70208	typeref:typename:uint16_t
TIM_OCMode_Active	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_OCMode_Active /;"	d
TIM_OCMode_Inactive	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_OCMode_Inactive /;"	d
TIM_OCMode_PWM1	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_OCMode_PWM1 /;"	d
TIM_OCMode_PWM2	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_OCMode_PWM2 /;"	d
TIM_OCMode_Timing	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_OCMode_Timing /;"	d
TIM_OCMode_Toggle	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_OCMode_Toggle /;"	d
TIM_OCNIdleState	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^  uint16_t TIM_OCNIdleState;  \/*!< Specifies the TIM Output Compare pin state during Idle state/;"	m	struct:__anonb4d8d2c70208	typeref:typename:uint16_t
TIM_OCNIdleState_Reset	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_OCNIdleState_Reset /;"	d
TIM_OCNIdleState_Set	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_OCNIdleState_Set /;"	d
TIM_OCNPolarity	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^  uint16_t TIM_OCNPolarity;   \/*!< Specifies the complementary output polarity.$/;"	m	struct:__anonb4d8d2c70208	typeref:typename:uint16_t
TIM_OCNPolarity_High	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_OCNPolarity_High /;"	d
TIM_OCNPolarity_Low	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_OCNPolarity_Low /;"	d
TIM_OCPolarity	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^  uint16_t TIM_OCPolarity;    \/*!< Specifies the output polarity.$/;"	m	struct:__anonb4d8d2c70208	typeref:typename:uint16_t
TIM_OCPolarity_High	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_OCPolarity_High /;"	d
TIM_OCPolarity_Low	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_OCPolarity_Low /;"	d
TIM_OCPreload_Disable	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_OCPreload_Disable /;"	d
TIM_OCPreload_Enable	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_OCPreload_Enable /;"	d
TIM_OCStructInit	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_tim.c	/^void TIM_OCStructInit(TIM_OCInitTypeDef* TIM_OCInitStruct)$/;"	f	typeref:typename:void
TIM_OPMode_Repetitive	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_OPMode_Repetitive /;"	d
TIM_OPMode_Single	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_OPMode_Single /;"	d
TIM_OR_ITR1_RMP	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define TIM_OR_ITR1_RMP /;"	d
TIM_OR_ITR1_RMP_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define TIM_OR_ITR1_RMP_0 /;"	d
TIM_OR_ITR1_RMP_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define TIM_OR_ITR1_RMP_1 /;"	d
TIM_OR_TI4_RMP	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define TIM_OR_TI4_RMP /;"	d
TIM_OR_TI4_RMP_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define TIM_OR_TI4_RMP_0 /;"	d
TIM_OR_TI4_RMP_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define TIM_OR_TI4_RMP_1 /;"	d
TIM_OSSIState	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^  uint16_t TIM_OSSIState;        \/*!< Specifies the Off-State used in Idle state.$/;"	m	struct:__anonb4d8d2c70408	typeref:typename:uint16_t
TIM_OSSIState_Disable	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_OSSIState_Disable /;"	d
TIM_OSSIState_Enable	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_OSSIState_Enable /;"	d
TIM_OSSRState	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^  uint16_t TIM_OSSRState;        \/*!< Specifies the Off-State selection used in Run mode.$/;"	m	struct:__anonb4d8d2c70408	typeref:typename:uint16_t
TIM_OSSRState_Disable	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_OSSRState_Disable /;"	d
TIM_OSSRState_Enable	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_OSSRState_Enable /;"	d
TIM_OutputNState	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^  uint16_t TIM_OutputNState;  \/*!< Specifies the TIM complementary Output Compare state.$/;"	m	struct:__anonb4d8d2c70208	typeref:typename:uint16_t
TIM_OutputNState_Disable	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_OutputNState_Disable /;"	d
TIM_OutputNState_Enable	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_OutputNState_Enable /;"	d
TIM_OutputState	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^  uint16_t TIM_OutputState;   \/*!< Specifies the TIM Output Compare state.$/;"	m	struct:__anonb4d8d2c70208	typeref:typename:uint16_t
TIM_OutputState_Disable	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_OutputState_Disable /;"	d
TIM_OutputState_Enable	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_OutputState_Enable /;"	d
TIM_PSCReloadMode_Immediate	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_PSCReloadMode_Immediate /;"	d
TIM_PSCReloadMode_Update	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_PSCReloadMode_Update /;"	d
TIM_PSC_PSC	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_PSC_PSC /;"	d
TIM_PWMIConfig	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_tim.c	/^void TIM_PWMIConfig(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct)$/;"	f	typeref:typename:void
TIM_Period	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^  uint32_t TIM_Period;            \/*!< Specifies the period value to be loaded into the active$/;"	m	struct:__anonb4d8d2c70108	typeref:typename:uint32_t
TIM_Prescaler	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^  uint16_t TIM_Prescaler;         \/*!< Specifies the prescaler value used to divide the TIM clo/;"	m	struct:__anonb4d8d2c70108	typeref:typename:uint16_t
TIM_PrescalerConfig	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_tim.c	/^void TIM_PrescalerConfig(TIM_TypeDef* TIMx, uint16_t Prescaler, uint16_t TIM_PSCReloadMode)$/;"	f	typeref:typename:void
TIM_Pulse	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^  uint32_t TIM_Pulse;         \/*!< Specifies the pulse value to be loaded into the Capture Comp/;"	m	struct:__anonb4d8d2c70208	typeref:typename:uint32_t
TIM_RCR_REP	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_RCR_REP /;"	d
TIM_RemapConfig	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_tim.c	/^void TIM_RemapConfig(TIM_TypeDef* TIMx, uint16_t TIM_Remap)$/;"	f	typeref:typename:void
TIM_RepetitionCounter	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^  uint8_t TIM_RepetitionCounter;  \/*!< Specifies the repetition counter value. Each time the RC/;"	m	struct:__anonb4d8d2c70108	typeref:typename:uint8_t
TIM_SMCR_ECE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_SMCR_ECE /;"	d
TIM_SMCR_ETF	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_SMCR_ETF /;"	d
TIM_SMCR_ETF_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_SMCR_ETF_0 /;"	d
TIM_SMCR_ETF_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_SMCR_ETF_1 /;"	d
TIM_SMCR_ETF_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_SMCR_ETF_2 /;"	d
TIM_SMCR_ETF_3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_SMCR_ETF_3 /;"	d
TIM_SMCR_ETP	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_SMCR_ETP /;"	d
TIM_SMCR_ETPS	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_SMCR_ETPS /;"	d
TIM_SMCR_ETPS_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_SMCR_ETPS_0 /;"	d
TIM_SMCR_ETPS_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_SMCR_ETPS_1 /;"	d
TIM_SMCR_MSM	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_SMCR_MSM /;"	d
TIM_SMCR_SMS	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_SMCR_SMS /;"	d
TIM_SMCR_SMS_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_SMCR_SMS_0 /;"	d
TIM_SMCR_SMS_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_SMCR_SMS_1 /;"	d
TIM_SMCR_SMS_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_SMCR_SMS_2 /;"	d
TIM_SMCR_TS	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_SMCR_TS /;"	d
TIM_SMCR_TS_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_SMCR_TS_0 /;"	d
TIM_SMCR_TS_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_SMCR_TS_1 /;"	d
TIM_SMCR_TS_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_SMCR_TS_2 /;"	d
TIM_SR_BIF	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_SR_BIF /;"	d
TIM_SR_CC1IF	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_SR_CC1IF /;"	d
TIM_SR_CC1OF	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_SR_CC1OF /;"	d
TIM_SR_CC2IF	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_SR_CC2IF /;"	d
TIM_SR_CC2OF	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_SR_CC2OF /;"	d
TIM_SR_CC3IF	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_SR_CC3IF /;"	d
TIM_SR_CC3OF	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_SR_CC3OF /;"	d
TIM_SR_CC4IF	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_SR_CC4IF /;"	d
TIM_SR_CC4OF	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_SR_CC4OF /;"	d
TIM_SR_COMIF	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_SR_COMIF /;"	d
TIM_SR_TIF	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_SR_TIF /;"	d
TIM_SR_UIF	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  TIM_SR_UIF /;"	d
TIM_SelectCCDMA	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_tim.c	/^void TIM_SelectCCDMA(TIM_TypeDef* TIMx, FunctionalState NewState)$/;"	f	typeref:typename:void
TIM_SelectCOM	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_tim.c	/^void TIM_SelectCOM(TIM_TypeDef* TIMx, FunctionalState NewState)$/;"	f	typeref:typename:void
TIM_SelectHallSensor	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_tim.c	/^void TIM_SelectHallSensor(TIM_TypeDef* TIMx, FunctionalState NewState)$/;"	f	typeref:typename:void
TIM_SelectInputTrigger	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_tim.c	/^void TIM_SelectInputTrigger(TIM_TypeDef* TIMx, uint16_t TIM_InputTriggerSource)$/;"	f	typeref:typename:void
TIM_SelectMasterSlaveMode	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_tim.c	/^void TIM_SelectMasterSlaveMode(TIM_TypeDef* TIMx, uint16_t TIM_MasterSlaveMode)$/;"	f	typeref:typename:void
TIM_SelectOCxM	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_tim.c	/^void TIM_SelectOCxM(TIM_TypeDef* TIMx, uint16_t TIM_Channel, uint16_t TIM_OCMode)$/;"	f	typeref:typename:void
TIM_SelectOnePulseMode	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_tim.c	/^void TIM_SelectOnePulseMode(TIM_TypeDef* TIMx, uint16_t TIM_OPMode)$/;"	f	typeref:typename:void
TIM_SelectOutputTrigger	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_tim.c	/^void TIM_SelectOutputTrigger(TIM_TypeDef* TIMx, uint16_t TIM_TRGOSource)$/;"	f	typeref:typename:void
TIM_SelectSlaveMode	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_tim.c	/^void TIM_SelectSlaveMode(TIM_TypeDef* TIMx, uint16_t TIM_SlaveMode)$/;"	f	typeref:typename:void
TIM_SetAutoreload	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_tim.c	/^void TIM_SetAutoreload(TIM_TypeDef* TIMx, uint32_t Autoreload)$/;"	f	typeref:typename:void
TIM_SetClockDivision	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_tim.c	/^void TIM_SetClockDivision(TIM_TypeDef* TIMx, uint16_t TIM_CKD)$/;"	f	typeref:typename:void
TIM_SetCompare1	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_tim.c	/^void TIM_SetCompare1(TIM_TypeDef* TIMx, uint32_t Compare1)$/;"	f	typeref:typename:void
TIM_SetCompare2	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_tim.c	/^void TIM_SetCompare2(TIM_TypeDef* TIMx, uint32_t Compare2)$/;"	f	typeref:typename:void
TIM_SetCompare3	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_tim.c	/^void TIM_SetCompare3(TIM_TypeDef* TIMx, uint32_t Compare3)$/;"	f	typeref:typename:void
TIM_SetCompare4	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_tim.c	/^void TIM_SetCompare4(TIM_TypeDef* TIMx, uint32_t Compare4)$/;"	f	typeref:typename:void
TIM_SetCounter	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_tim.c	/^void TIM_SetCounter(TIM_TypeDef* TIMx, uint32_t Counter)$/;"	f	typeref:typename:void
TIM_SetIC1Prescaler	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_tim.c	/^void TIM_SetIC1Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)$/;"	f	typeref:typename:void
TIM_SetIC2Prescaler	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_tim.c	/^void TIM_SetIC2Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)$/;"	f	typeref:typename:void
TIM_SetIC3Prescaler	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_tim.c	/^void TIM_SetIC3Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)$/;"	f	typeref:typename:void
TIM_SetIC4Prescaler	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_tim.c	/^void TIM_SetIC4Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)$/;"	f	typeref:typename:void
TIM_SlaveMode_External1	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_SlaveMode_External1 /;"	d
TIM_SlaveMode_Gated	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_SlaveMode_Gated /;"	d
TIM_SlaveMode_Reset	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_SlaveMode_Reset /;"	d
TIM_SlaveMode_Trigger	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_SlaveMode_Trigger /;"	d
TIM_TIxExternalCLK1Source_TI1	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_TIxExternalCLK1Source_TI1 /;"	d
TIM_TIxExternalCLK1Source_TI1ED	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_TIxExternalCLK1Source_TI1ED /;"	d
TIM_TIxExternalCLK1Source_TI2	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_TIxExternalCLK1Source_TI2 /;"	d
TIM_TIxExternalClockConfig	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_tim.c	/^void TIM_TIxExternalClockConfig(TIM_TypeDef* TIMx, uint16_t TIM_TIxExternalCLKSource,$/;"	f	typeref:typename:void
TIM_TRGOSource_Enable	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_TRGOSource_Enable /;"	d
TIM_TRGOSource_OC1	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_TRGOSource_OC1 /;"	d
TIM_TRGOSource_OC1Ref	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_TRGOSource_OC1Ref /;"	d
TIM_TRGOSource_OC2Ref	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_TRGOSource_OC2Ref /;"	d
TIM_TRGOSource_OC3Ref	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_TRGOSource_OC3Ref /;"	d
TIM_TRGOSource_OC4Ref	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_TRGOSource_OC4Ref /;"	d
TIM_TRGOSource_Reset	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_TRGOSource_Reset /;"	d
TIM_TRGOSource_Update	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_TRGOSource_Update /;"	d
TIM_TS_ETRF	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_TS_ETRF /;"	d
TIM_TS_ITR0	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_TS_ITR0 /;"	d
TIM_TS_ITR1	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_TS_ITR1 /;"	d
TIM_TS_ITR2	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_TS_ITR2 /;"	d
TIM_TS_ITR3	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_TS_ITR3 /;"	d
TIM_TS_TI1FP1	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_TS_TI1FP1 /;"	d
TIM_TS_TI1F_ED	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_TS_TI1F_ED /;"	d
TIM_TS_TI2FP2	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_TS_TI2FP2 /;"	d
TIM_TimeBaseInit	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_tim.c	/^void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)$/;"	f	typeref:typename:void
TIM_TimeBaseInitTypeDef	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^} TIM_TimeBaseInitTypeDef; $/;"	t	typeref:struct:__anonb4d8d2c70108
TIM_TimeBaseStructInit	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_tim.c	/^void TIM_TimeBaseStructInit(TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)$/;"	f	typeref:typename:void
TIM_TypeDef	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^} TIM_TypeDef;$/;"	t	typeref:struct:__anon3e8f98ce2108
TIM_UpdateDisableConfig	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_tim.c	/^void TIM_UpdateDisableConfig(TIM_TypeDef* TIMx, FunctionalState NewState)$/;"	f	typeref:typename:void
TIM_UpdateRequestConfig	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_tim.c	/^void TIM_UpdateRequestConfig(TIM_TypeDef* TIMx, uint16_t TIM_UpdateSource)$/;"	f	typeref:typename:void
TIM_UpdateSource_Global	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_UpdateSource_Global /;"	d
TIM_UpdateSource_Regular	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define TIM_UpdateSource_Regular /;"	d
TIR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t TIR;  \/*!< CAN TX mailbox identifier register *\/$/;"	m	struct:__anon3e8f98ce0608	typeref:typename:__IO uint32_t
TMIDxR_TXRQ	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_can.c	/^#define TMIDxR_TXRQ /;"	d	file:
TOGGLE_LED	FreeRTOS/portable/IAR/STR91x/port.c	/^#define TOGGLE_LED(/;"	d	file:
TOUCH_IO_ALL	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.h	/^#define TOUCH_IO_ALL /;"	d
TOUCH_XD	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.h	/^#define TOUCH_XD /;"	d
TOUCH_XU	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.h	/^#define TOUCH_XU /;"	d
TOUCH_YD	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.h	/^#define TOUCH_YD /;"	d
TOUCH_YU	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.h	/^#define TOUCH_YU /;"	d
TPR	Libraries/CMSIS/Include/core_cm3.h	/^  __IO uint32_t TPR;                     \/*!< Offset: 0xE40 (R\/W)  ITM Trace Privilege Registe/;"	m	struct:__anon84a975f30d08	typeref:typename:__IO uint32_t
TPR	Libraries/CMSIS/Include/core_cm4.h	/^  __IO uint32_t TPR;                     \/*!< Offset: 0xE40 (R\/W)  ITM Trace Privilege Registe/;"	m	struct:__anon84a97a340d08	typeref:typename:__IO uint32_t
TR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t TR;      \/*!< RTC time register,                                        Address/;"	m	struct:__anon3e8f98ce1e08	typeref:typename:__IO uint32_t
TRANSFER_IT_ENABLE_MASK	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_dma.c	/^#define TRANSFER_IT_ENABLE_MASK /;"	d	file:
TRANSFER_IT_MASK	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_dma.c	/^#define TRANSFER_IT_MASK /;"	d	file:
TRISE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint16_t TRISE;      \/*!< I2C TRISE register,         Address offset: 0x20 *\/$/;"	m	struct:__anon3e8f98ce1a08	typeref:typename:__IO uint16_t
TSDR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t TSDR;    \/*!< RTC time stamp date register,                             Address/;"	m	struct:__anon3e8f98ce1e08	typeref:typename:__IO uint32_t
TSR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t              TSR;                 \/*!< CAN transmit status register,        Add/;"	m	struct:__anon3e8f98ce0908	typeref:typename:__IO uint32_t
TSTR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t TSTR;    \/*!< RTC time stamp time register,                             Address/;"	m	struct:__anon3e8f98ce1e08	typeref:typename:__IO uint32_t
TS_STATE	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.h	/^}TS_STATE; $/;"	t	typeref:struct:__anon013e87b80108
TS_State	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.c	/^TS_STATE TS_State;              \/*<! The global structure holding the TS state *\/$/;"	v	typeref:typename:TS_STATE
TWI_CR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 TWI_CR; 	\/\/ Control Register$/;"	m	struct:_AT91S_TWI	typeref:typename:AT91_REG
TWI_CR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 TWI_CR; 	\/\/ Control Register$/;"	m	struct:_AT91S_TWI	typeref:typename:AT91_REG
TWI_CR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 TWI_CR; 	\/\/ Control Register$/;"	m	struct:_AT91S_TWI	typeref:typename:AT91_REG
TWI_CR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define TWI_CR /;"	d
TWI_CR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 TWI_CR; 	\/\/ Control Register$/;"	m	struct:_AT91S_TWI	typeref:typename:AT91_REG
TWI_CR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define TWI_CR /;"	d
TWI_CR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 TWI_CR; 	\/\/ Control Register$/;"	m	struct:_AT91S_TWI	typeref:typename:AT91_REG
TWI_CR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define TWI_CR /;"	d
TWI_CWGR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 TWI_CWGR; 	\/\/ Clock Waveform Generator Register$/;"	m	struct:_AT91S_TWI	typeref:typename:AT91_REG
TWI_CWGR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 TWI_CWGR; 	\/\/ Clock Waveform Generator Register$/;"	m	struct:_AT91S_TWI	typeref:typename:AT91_REG
TWI_CWGR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 TWI_CWGR; 	\/\/ Clock Waveform Generator Register$/;"	m	struct:_AT91S_TWI	typeref:typename:AT91_REG
TWI_CWGR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define TWI_CWGR /;"	d
TWI_CWGR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 TWI_CWGR; 	\/\/ Clock Waveform Generator Register$/;"	m	struct:_AT91S_TWI	typeref:typename:AT91_REG
TWI_CWGR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define TWI_CWGR /;"	d
TWI_CWGR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 TWI_CWGR; 	\/\/ Clock Waveform Generator Register$/;"	m	struct:_AT91S_TWI	typeref:typename:AT91_REG
TWI_CWGR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define TWI_CWGR /;"	d
TWI_IADR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 TWI_IADR; 	\/\/ Internal Address Register$/;"	m	struct:_AT91S_TWI	typeref:typename:AT91_REG
TWI_IADR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 TWI_IADR; 	\/\/ Internal Address Register$/;"	m	struct:_AT91S_TWI	typeref:typename:AT91_REG
TWI_IADR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 TWI_IADR; 	\/\/ Internal Address Register$/;"	m	struct:_AT91S_TWI	typeref:typename:AT91_REG
TWI_IADR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define TWI_IADR /;"	d
TWI_IADR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 TWI_IADR; 	\/\/ Internal Address Register$/;"	m	struct:_AT91S_TWI	typeref:typename:AT91_REG
TWI_IADR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define TWI_IADR /;"	d
TWI_IADR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 TWI_IADR; 	\/\/ Internal Address Register$/;"	m	struct:_AT91S_TWI	typeref:typename:AT91_REG
TWI_IADR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define TWI_IADR /;"	d
TWI_IDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 TWI_IDR; 	\/\/ Interrupt Disable Register$/;"	m	struct:_AT91S_TWI	typeref:typename:AT91_REG
TWI_IDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 TWI_IDR; 	\/\/ Interrupt Disable Register$/;"	m	struct:_AT91S_TWI	typeref:typename:AT91_REG
TWI_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 TWI_IDR; 	\/\/ Interrupt Disable Register$/;"	m	struct:_AT91S_TWI	typeref:typename:AT91_REG
TWI_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define TWI_IDR /;"	d
TWI_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 TWI_IDR; 	\/\/ Interrupt Disable Register$/;"	m	struct:_AT91S_TWI	typeref:typename:AT91_REG
TWI_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define TWI_IDR /;"	d
TWI_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 TWI_IDR; 	\/\/ Interrupt Disable Register$/;"	m	struct:_AT91S_TWI	typeref:typename:AT91_REG
TWI_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define TWI_IDR /;"	d
TWI_IER	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 TWI_IER; 	\/\/ Interrupt Enable Register$/;"	m	struct:_AT91S_TWI	typeref:typename:AT91_REG
TWI_IER	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 TWI_IER; 	\/\/ Interrupt Enable Register$/;"	m	struct:_AT91S_TWI	typeref:typename:AT91_REG
TWI_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 TWI_IER; 	\/\/ Interrupt Enable Register$/;"	m	struct:_AT91S_TWI	typeref:typename:AT91_REG
TWI_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define TWI_IER /;"	d
TWI_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 TWI_IER; 	\/\/ Interrupt Enable Register$/;"	m	struct:_AT91S_TWI	typeref:typename:AT91_REG
TWI_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define TWI_IER /;"	d
TWI_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 TWI_IER; 	\/\/ Interrupt Enable Register$/;"	m	struct:_AT91S_TWI	typeref:typename:AT91_REG
TWI_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define TWI_IER /;"	d
TWI_IMR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 TWI_IMR; 	\/\/ Interrupt Mask Register$/;"	m	struct:_AT91S_TWI	typeref:typename:AT91_REG
TWI_IMR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 TWI_IMR; 	\/\/ Interrupt Mask Register$/;"	m	struct:_AT91S_TWI	typeref:typename:AT91_REG
TWI_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 TWI_IMR; 	\/\/ Interrupt Mask Register$/;"	m	struct:_AT91S_TWI	typeref:typename:AT91_REG
TWI_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define TWI_IMR /;"	d
TWI_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 TWI_IMR; 	\/\/ Interrupt Mask Register$/;"	m	struct:_AT91S_TWI	typeref:typename:AT91_REG
TWI_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define TWI_IMR /;"	d
TWI_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 TWI_IMR; 	\/\/ Interrupt Mask Register$/;"	m	struct:_AT91S_TWI	typeref:typename:AT91_REG
TWI_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define TWI_IMR /;"	d
TWI_MMR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 TWI_MMR; 	\/\/ Master Mode Register$/;"	m	struct:_AT91S_TWI	typeref:typename:AT91_REG
TWI_MMR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 TWI_MMR; 	\/\/ Master Mode Register$/;"	m	struct:_AT91S_TWI	typeref:typename:AT91_REG
TWI_MMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 TWI_MMR; 	\/\/ Master Mode Register$/;"	m	struct:_AT91S_TWI	typeref:typename:AT91_REG
TWI_MMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define TWI_MMR /;"	d
TWI_MMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 TWI_MMR; 	\/\/ Master Mode Register$/;"	m	struct:_AT91S_TWI	typeref:typename:AT91_REG
TWI_MMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define TWI_MMR /;"	d
TWI_MMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 TWI_MMR; 	\/\/ Master Mode Register$/;"	m	struct:_AT91S_TWI	typeref:typename:AT91_REG
TWI_MMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define TWI_MMR /;"	d
TWI_RHR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 TWI_RHR; 	\/\/ Receive Holding Register$/;"	m	struct:_AT91S_TWI	typeref:typename:AT91_REG
TWI_RHR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 TWI_RHR; 	\/\/ Receive Holding Register$/;"	m	struct:_AT91S_TWI	typeref:typename:AT91_REG
TWI_RHR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 TWI_RHR; 	\/\/ Receive Holding Register$/;"	m	struct:_AT91S_TWI	typeref:typename:AT91_REG
TWI_RHR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define TWI_RHR /;"	d
TWI_RHR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 TWI_RHR; 	\/\/ Receive Holding Register$/;"	m	struct:_AT91S_TWI	typeref:typename:AT91_REG
TWI_RHR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define TWI_RHR /;"	d
TWI_RHR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 TWI_RHR; 	\/\/ Receive Holding Register$/;"	m	struct:_AT91S_TWI	typeref:typename:AT91_REG
TWI_RHR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define TWI_RHR /;"	d
TWI_SMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 TWI_SMR; 	\/\/ Slave Mode Register$/;"	m	struct:_AT91S_TWI	typeref:typename:AT91_REG
TWI_SMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define TWI_SMR /;"	d
TWI_SR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 TWI_SR; 	\/\/ Status Register$/;"	m	struct:_AT91S_TWI	typeref:typename:AT91_REG
TWI_SR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 TWI_SR; 	\/\/ Status Register$/;"	m	struct:_AT91S_TWI	typeref:typename:AT91_REG
TWI_SR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 TWI_SR; 	\/\/ Status Register$/;"	m	struct:_AT91S_TWI	typeref:typename:AT91_REG
TWI_SR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define TWI_SR /;"	d
TWI_SR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 TWI_SR; 	\/\/ Status Register$/;"	m	struct:_AT91S_TWI	typeref:typename:AT91_REG
TWI_SR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define TWI_SR /;"	d
TWI_SR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 TWI_SR; 	\/\/ Status Register$/;"	m	struct:_AT91S_TWI	typeref:typename:AT91_REG
TWI_SR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define TWI_SR /;"	d
TWI_THR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 TWI_THR; 	\/\/ Transmit Holding Register$/;"	m	struct:_AT91S_TWI	typeref:typename:AT91_REG
TWI_THR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 TWI_THR; 	\/\/ Transmit Holding Register$/;"	m	struct:_AT91S_TWI	typeref:typename:AT91_REG
TWI_THR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 TWI_THR; 	\/\/ Transmit Holding Register$/;"	m	struct:_AT91S_TWI	typeref:typename:AT91_REG
TWI_THR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define TWI_THR /;"	d
TWI_THR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 TWI_THR; 	\/\/ Transmit Holding Register$/;"	m	struct:_AT91S_TWI	typeref:typename:AT91_REG
TWI_THR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define TWI_THR /;"	d
TWI_THR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 TWI_THR; 	\/\/ Transmit Holding Register$/;"	m	struct:_AT91S_TWI	typeref:typename:AT91_REG
TWI_THR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define TWI_THR /;"	d
TXCRCR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint16_t TXCRCR;     \/*!< SPI TX CRC register (not used in I2S mode),         Address of/;"	m	struct:__anon3e8f98ce2008	typeref:typename:__IO uint16_t
TYPE	Libraries/CMSIS/Include/core_cm3.h	/^  __I  uint32_t TYPE;                    \/*!< Offset: 0x000 (R\/ )  MPU Type Register          /;"	m	struct:__anon84a975f30f08	typeref:typename:__I uint32_t
TYPE	Libraries/CMSIS/Include/core_cm4.h	/^  __I  uint32_t TYPE;                    \/*!< Offset: 0x000 (R\/ )  MPU Type Register          /;"	m	struct:__anon84a97a340f08	typeref:typename:__I uint32_t
Tbl	Libraries/fatfs/src/option/ccsbcs.c	/^const WCHAR Tbl[] = {	\/*  CP1250(0x80-0xFF) to Unicode conversion table *\/$/;"	v	typeref:typename:const WCHAR[]	file:
Tbl	Libraries/fatfs/src/option/ccsbcs.c	/^const WCHAR Tbl[] = {	\/*  CP1251(0x80-0xFF) to Unicode conversion table *\/$/;"	v	typeref:typename:const WCHAR[]	file:
Tbl	Libraries/fatfs/src/option/ccsbcs.c	/^const WCHAR Tbl[] = {	\/*  CP1252(0x80-0xFF) to Unicode conversion table *\/$/;"	v	typeref:typename:const WCHAR[]	file:
Tbl	Libraries/fatfs/src/option/ccsbcs.c	/^const WCHAR Tbl[] = {	\/*  CP1253(0x80-0xFF) to Unicode conversion table *\/$/;"	v	typeref:typename:const WCHAR[]	file:
Tbl	Libraries/fatfs/src/option/ccsbcs.c	/^const WCHAR Tbl[] = {	\/*  CP1254(0x80-0xFF) to Unicode conversion table *\/$/;"	v	typeref:typename:const WCHAR[]	file:
Tbl	Libraries/fatfs/src/option/ccsbcs.c	/^const WCHAR Tbl[] = {	\/*  CP1255(0x80-0xFF) to Unicode conversion table *\/$/;"	v	typeref:typename:const WCHAR[]	file:
Tbl	Libraries/fatfs/src/option/ccsbcs.c	/^const WCHAR Tbl[] = {	\/*  CP437(0x80-0xFF) to Unicode conversion table *\/$/;"	v	typeref:typename:const WCHAR[]	file:
Tbl	Libraries/fatfs/src/option/ccsbcs.c	/^const WCHAR Tbl[] = {	\/*  CP720(0x80-0xFF) to Unicode conversion table *\/$/;"	v	typeref:typename:const WCHAR[]	file:
Tbl	Libraries/fatfs/src/option/ccsbcs.c	/^const WCHAR Tbl[] = {	\/*  CP737(0x80-0xFF) to Unicode conversion table *\/$/;"	v	typeref:typename:const WCHAR[]	file:
Tbl	Libraries/fatfs/src/option/ccsbcs.c	/^const WCHAR Tbl[] = {	\/*  CP775(0x80-0xFF) to Unicode conversion table *\/$/;"	v	typeref:typename:const WCHAR[]	file:
Tbl	Libraries/fatfs/src/option/ccsbcs.c	/^const WCHAR Tbl[] = {	\/*  CP850(0x80-0xFF) to Unicode conversion table *\/$/;"	v	typeref:typename:const WCHAR[]	file:
Tbl	Libraries/fatfs/src/option/ccsbcs.c	/^const WCHAR Tbl[] = {	\/*  CP852(0x80-0xFF) to Unicode conversion table *\/$/;"	v	typeref:typename:const WCHAR[]	file:
Tbl	Libraries/fatfs/src/option/ccsbcs.c	/^const WCHAR Tbl[] = {	\/*  CP855(0x80-0xFF) to Unicode conversion table *\/$/;"	v	typeref:typename:const WCHAR[]	file:
Tbl	Libraries/fatfs/src/option/ccsbcs.c	/^const WCHAR Tbl[] = {	\/*  CP857(0x80-0xFF) to Unicode conversion table *\/$/;"	v	typeref:typename:const WCHAR[]	file:
Tbl	Libraries/fatfs/src/option/ccsbcs.c	/^const WCHAR Tbl[] = {	\/*  CP858(0x80-0xFF) to Unicode conversion table *\/$/;"	v	typeref:typename:const WCHAR[]	file:
Tbl	Libraries/fatfs/src/option/ccsbcs.c	/^const WCHAR Tbl[] = {	\/*  CP862(0x80-0xFF) to Unicode conversion table *\/$/;"	v	typeref:typename:const WCHAR[]	file:
Tbl	Libraries/fatfs/src/option/ccsbcs.c	/^const WCHAR Tbl[] = {	\/*  CP866(0x80-0xFF) to Unicode conversion table *\/$/;"	v	typeref:typename:const WCHAR[]	file:
Tbl	Libraries/fatfs/src/option/ccsbcs.c	/^const WCHAR Tbl[] = {	\/*  CP874(0x80-0xFF) to Unicode conversion table *\/$/;"	v	typeref:typename:const WCHAR[]	file:
TempBuffer	Classes/I2C1class.cpp	/^   uint8_t TempBuffer;$/;"	m	class:clsI2C1	typeref:typename:uint8_t	file:
TempWrProtect	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^  __IO uint8_t  TempWrProtect;        \/*!< Temporary write protection *\/$/;"	m	struct:__anon395a0ec00408	typeref:typename:__IO uint8_t
TempWrProtect	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^  __IO uint8_t  TempWrProtect;        \/*!< Temporary write protection *\/$/;"	m	struct:__anon40942c0d0408	typeref:typename:__IO uint8_t
TestStatus	Libraries/SDIO_Driver/example/SDIO/uSDCard/main.c	/^typedef enum {FAILED = 0, PASSED = !FAILED} TestStatus;$/;"	t	typeref:enum:__anon8c803ffe0103	file:
TextColor	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.c	/^__IO uint16_t TextColor = 0x0000, BackColor = 0xFFFF;$/;"	v	typeref:typename:__IO uint16_t
Toolchain	Libraries/CMSIS/Documentation/CMSIS_History.htm	/^<h2><a name="Toolchain"><\/a>Used Toolchains<\/h2>$/;"	a
TouchDetected	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.h	/^  uint16_t TouchDetected;$/;"	m	struct:__anon013e87b80108	typeref:typename:uint16_t
TransferEnd	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.c	/^__IO uint32_t TransferEnd = 0, DMAEndOfTransfer = 0;$/;"	v	typeref:typename:__IO uint32_t
TransferEnd	Libraries/SDIO_Driver/stm32_sdio_sd.c	/^__IO uint32_t TransferEnd = 0, DMAEndOfTransfer = 0;$/;"	v	typeref:typename:__IO uint32_t
TransferError	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.c	/^__IO SD_Error TransferError = SD_OK;$/;"	v	typeref:typename:__IO SD_Error
TransferError	Libraries/SDIO_Driver/stm32_sdio_sd.c	/^__IO SD_Error TransferError = SD_OK;$/;"	v	typeref:typename:__IO SD_Error
TransferStatus1	Libraries/SDIO_Driver/example/SDIO/uSDCard/main.c	/^volatile TestStatus EraseStatus = FAILED, TransferStatus1 = FAILED, TransferStatus2 = FAILED;$/;"	v	typeref:typename:volatile TestStatus
TransferStatus2	Libraries/SDIO_Driver/example/SDIO/uSDCard/main.c	/^volatile TestStatus EraseStatus = FAILED, TransferStatus1 = FAILED, TransferStatus2 = FAILED;$/;"	v	typeref:typename:volatile TestStatus
Type_Edge	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.h	/^#define Type_Edge /;"	d
Type_Level	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.h	/^#define Type_Level /;"	d
UART4	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define UART4 /;"	d
UART4_BASE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define UART4_BASE /;"	d
UART4_IRQHandler	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/arm/startup_stm32f2xx.s	/^UART4_IRQHandler                                                          $/;"	l
UART4_IRQHandler	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/iar/startup_stm32f2xx.s	/^UART4_IRQHandler  $/;"	l
UART4_IRQn	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  UART4_IRQn                  = 52,     \/*!< UART4 global Interrupt                            /;"	e	enum:IRQn
UART5	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define UART5 /;"	d
UART5_BASE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define UART5_BASE /;"	d
UART5_IRQHandler	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/arm/startup_stm32f2xx.s	/^UART5_IRQHandler                                                          $/;"	l
UART5_IRQHandler	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/iar/startup_stm32f2xx.s	/^UART5_IRQHandler  $/;"	l
UART5_IRQn	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  UART5_IRQn                  = 53,     \/*!< UART5 global Interrupt                            /;"	e	enum:IRQn
UCHAR	Libraries/fatfs/src/integer.h	/^typedef unsigned char	UCHAR;$/;"	t	typeref:typename:unsigned char
UDP_CSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 UDP_CSR[6]; 	\/\/ Endpoint Control and Status Register$/;"	m	struct:_AT91S_UDP	typeref:typename:AT91_REG[6]
UDP_CSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 UDP_CSR[6]; 	\/\/ Endpoint Control and Status Register$/;"	m	struct:_AT91S_UDP	typeref:typename:AT91_REG[6]
UDP_CSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 UDP_CSR[8]; 	\/\/ Endpoint Control and Status Register$/;"	m	struct:_AT91S_UDP	typeref:typename:AT91_REG[8]
UDP_CSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define UDP_CSR /;"	d
UDP_CSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 UDP_CSR[6]; 	\/\/ Endpoint Control and Status Register$/;"	m	struct:_AT91S_UDP	typeref:typename:AT91_REG[6]
UDP_CSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define UDP_CSR /;"	d
UDP_CSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 UDP_CSR[6]; 	\/\/ Endpoint Control and Status Register$/;"	m	struct:_AT91S_UDP	typeref:typename:AT91_REG[6]
UDP_CSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define UDP_CSR /;"	d
UDP_FADDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 UDP_FADDR; 	\/\/ Function Address Register$/;"	m	struct:_AT91S_UDP	typeref:typename:AT91_REG
UDP_FADDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 UDP_FADDR; 	\/\/ Function Address Register$/;"	m	struct:_AT91S_UDP	typeref:typename:AT91_REG
UDP_FADDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 UDP_FADDR; 	\/\/ Function Address Register$/;"	m	struct:_AT91S_UDP	typeref:typename:AT91_REG
UDP_FADDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define UDP_FADDR /;"	d
UDP_FADDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 UDP_FADDR; 	\/\/ Function Address Register$/;"	m	struct:_AT91S_UDP	typeref:typename:AT91_REG
UDP_FADDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define UDP_FADDR /;"	d
UDP_FADDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 UDP_FADDR; 	\/\/ Function Address Register$/;"	m	struct:_AT91S_UDP	typeref:typename:AT91_REG
UDP_FADDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define UDP_FADDR /;"	d
UDP_FDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 UDP_FDR[6]; 	\/\/ Endpoint FIFO Data Register$/;"	m	struct:_AT91S_UDP	typeref:typename:AT91_REG[6]
UDP_FDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 UDP_FDR[6]; 	\/\/ Endpoint FIFO Data Register$/;"	m	struct:_AT91S_UDP	typeref:typename:AT91_REG[6]
UDP_FDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 UDP_FDR[8]; 	\/\/ Endpoint FIFO Data Register$/;"	m	struct:_AT91S_UDP	typeref:typename:AT91_REG[8]
UDP_FDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define UDP_FDR /;"	d
UDP_FDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 UDP_FDR[6]; 	\/\/ Endpoint FIFO Data Register$/;"	m	struct:_AT91S_UDP	typeref:typename:AT91_REG[6]
UDP_FDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define UDP_FDR /;"	d
UDP_FDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 UDP_FDR[6]; 	\/\/ Endpoint FIFO Data Register$/;"	m	struct:_AT91S_UDP	typeref:typename:AT91_REG[6]
UDP_FDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define UDP_FDR /;"	d
UDP_GLBSTATE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 UDP_GLBSTATE; 	\/\/ Global State Register$/;"	m	struct:_AT91S_UDP	typeref:typename:AT91_REG
UDP_GLBSTATE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 UDP_GLBSTATE; 	\/\/ Global State Register$/;"	m	struct:_AT91S_UDP	typeref:typename:AT91_REG
UDP_GLBSTATE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 UDP_GLBSTATE; 	\/\/ Global State Register$/;"	m	struct:_AT91S_UDP	typeref:typename:AT91_REG
UDP_GLBSTATE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define UDP_GLBSTATE /;"	d
UDP_GLBSTATE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 UDP_GLBSTATE; 	\/\/ Global State Register$/;"	m	struct:_AT91S_UDP	typeref:typename:AT91_REG
UDP_GLBSTATE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define UDP_GLBSTATE /;"	d
UDP_GLBSTATE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 UDP_GLBSTATE; 	\/\/ Global State Register$/;"	m	struct:_AT91S_UDP	typeref:typename:AT91_REG
UDP_GLBSTATE	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define UDP_GLBSTATE /;"	d
UDP_ICR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 UDP_ICR; 	\/\/ Interrupt Clear Register$/;"	m	struct:_AT91S_UDP	typeref:typename:AT91_REG
UDP_ICR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 UDP_ICR; 	\/\/ Interrupt Clear Register$/;"	m	struct:_AT91S_UDP	typeref:typename:AT91_REG
UDP_ICR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 UDP_ICR; 	\/\/ Interrupt Clear Register$/;"	m	struct:_AT91S_UDP	typeref:typename:AT91_REG
UDP_ICR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define UDP_ICR /;"	d
UDP_ICR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 UDP_ICR; 	\/\/ Interrupt Clear Register$/;"	m	struct:_AT91S_UDP	typeref:typename:AT91_REG
UDP_ICR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define UDP_ICR /;"	d
UDP_ICR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 UDP_ICR; 	\/\/ Interrupt Clear Register$/;"	m	struct:_AT91S_UDP	typeref:typename:AT91_REG
UDP_ICR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define UDP_ICR /;"	d
UDP_IDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 UDP_IDR; 	\/\/ Interrupt Disable Register$/;"	m	struct:_AT91S_UDP	typeref:typename:AT91_REG
UDP_IDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 UDP_IDR; 	\/\/ Interrupt Disable Register$/;"	m	struct:_AT91S_UDP	typeref:typename:AT91_REG
UDP_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 UDP_IDR; 	\/\/ Interrupt Disable Register$/;"	m	struct:_AT91S_UDP	typeref:typename:AT91_REG
UDP_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define UDP_IDR /;"	d
UDP_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 UDP_IDR; 	\/\/ Interrupt Disable Register$/;"	m	struct:_AT91S_UDP	typeref:typename:AT91_REG
UDP_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define UDP_IDR /;"	d
UDP_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 UDP_IDR; 	\/\/ Interrupt Disable Register$/;"	m	struct:_AT91S_UDP	typeref:typename:AT91_REG
UDP_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define UDP_IDR /;"	d
UDP_IER	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 UDP_IER; 	\/\/ Interrupt Enable Register$/;"	m	struct:_AT91S_UDP	typeref:typename:AT91_REG
UDP_IER	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 UDP_IER; 	\/\/ Interrupt Enable Register$/;"	m	struct:_AT91S_UDP	typeref:typename:AT91_REG
UDP_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 UDP_IER; 	\/\/ Interrupt Enable Register$/;"	m	struct:_AT91S_UDP	typeref:typename:AT91_REG
UDP_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define UDP_IER /;"	d
UDP_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 UDP_IER; 	\/\/ Interrupt Enable Register$/;"	m	struct:_AT91S_UDP	typeref:typename:AT91_REG
UDP_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define UDP_IER /;"	d
UDP_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 UDP_IER; 	\/\/ Interrupt Enable Register$/;"	m	struct:_AT91S_UDP	typeref:typename:AT91_REG
UDP_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define UDP_IER /;"	d
UDP_IMR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 UDP_IMR; 	\/\/ Interrupt Mask Register$/;"	m	struct:_AT91S_UDP	typeref:typename:AT91_REG
UDP_IMR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 UDP_IMR; 	\/\/ Interrupt Mask Register$/;"	m	struct:_AT91S_UDP	typeref:typename:AT91_REG
UDP_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 UDP_IMR; 	\/\/ Interrupt Mask Register$/;"	m	struct:_AT91S_UDP	typeref:typename:AT91_REG
UDP_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define UDP_IMR /;"	d
UDP_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 UDP_IMR; 	\/\/ Interrupt Mask Register$/;"	m	struct:_AT91S_UDP	typeref:typename:AT91_REG
UDP_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define UDP_IMR /;"	d
UDP_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 UDP_IMR; 	\/\/ Interrupt Mask Register$/;"	m	struct:_AT91S_UDP	typeref:typename:AT91_REG
UDP_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define UDP_IMR /;"	d
UDP_ISR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 UDP_ISR; 	\/\/ Interrupt Status Register$/;"	m	struct:_AT91S_UDP	typeref:typename:AT91_REG
UDP_ISR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 UDP_ISR; 	\/\/ Interrupt Status Register$/;"	m	struct:_AT91S_UDP	typeref:typename:AT91_REG
UDP_ISR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 UDP_ISR; 	\/\/ Interrupt Status Register$/;"	m	struct:_AT91S_UDP	typeref:typename:AT91_REG
UDP_ISR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define UDP_ISR /;"	d
UDP_ISR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 UDP_ISR; 	\/\/ Interrupt Status Register$/;"	m	struct:_AT91S_UDP	typeref:typename:AT91_REG
UDP_ISR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define UDP_ISR /;"	d
UDP_ISR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 UDP_ISR; 	\/\/ Interrupt Status Register$/;"	m	struct:_AT91S_UDP	typeref:typename:AT91_REG
UDP_ISR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define UDP_ISR /;"	d
UDP_NUM	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 UDP_NUM; 	\/\/ Frame Number Register$/;"	m	struct:_AT91S_UDP	typeref:typename:AT91_REG
UDP_NUM	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 UDP_NUM; 	\/\/ Frame Number Register$/;"	m	struct:_AT91S_UDP	typeref:typename:AT91_REG
UDP_NUM	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 UDP_NUM; 	\/\/ Frame Number Register$/;"	m	struct:_AT91S_UDP	typeref:typename:AT91_REG
UDP_NUM	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define UDP_NUM /;"	d
UDP_NUM	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 UDP_NUM; 	\/\/ Frame Number Register$/;"	m	struct:_AT91S_UDP	typeref:typename:AT91_REG
UDP_NUM	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define UDP_NUM /;"	d
UDP_NUM	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 UDP_NUM; 	\/\/ Frame Number Register$/;"	m	struct:_AT91S_UDP	typeref:typename:AT91_REG
UDP_NUM	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define UDP_NUM /;"	d
UDP_RSTEP	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 UDP_RSTEP; 	\/\/ Reset Endpoint Register$/;"	m	struct:_AT91S_UDP	typeref:typename:AT91_REG
UDP_RSTEP	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 UDP_RSTEP; 	\/\/ Reset Endpoint Register$/;"	m	struct:_AT91S_UDP	typeref:typename:AT91_REG
UDP_RSTEP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 UDP_RSTEP; 	\/\/ Reset Endpoint Register$/;"	m	struct:_AT91S_UDP	typeref:typename:AT91_REG
UDP_RSTEP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define UDP_RSTEP /;"	d
UDP_RSTEP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 UDP_RSTEP; 	\/\/ Reset Endpoint Register$/;"	m	struct:_AT91S_UDP	typeref:typename:AT91_REG
UDP_RSTEP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define UDP_RSTEP /;"	d
UDP_RSTEP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 UDP_RSTEP; 	\/\/ Reset Endpoint Register$/;"	m	struct:_AT91S_UDP	typeref:typename:AT91_REG
UDP_RSTEP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define UDP_RSTEP /;"	d
UDP_TXVC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 UDP_TXVC; 	\/\/ Transceiver Control Register$/;"	m	struct:_AT91S_UDP	typeref:typename:AT91_REG
UDP_TXVC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 UDP_TXVC; 	\/\/ Transceiver Control Register$/;"	m	struct:_AT91S_UDP	typeref:typename:AT91_REG
UDP_TXVC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 UDP_TXVC; 	\/\/ Transceiver Control Register$/;"	m	struct:_AT91S_UDP	typeref:typename:AT91_REG
UDP_TXVC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define UDP_TXVC /;"	d
UDP_TXVC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 UDP_TXVC; 	\/\/ Transceiver Control Register$/;"	m	struct:_AT91S_UDP	typeref:typename:AT91_REG
UDP_TXVC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define UDP_TXVC /;"	d
UINT	Libraries/fatfs/src/integer.h	/^typedef unsigned int	UINT;$/;"	t	typeref:typename:unsigned int
ULONG	Libraries/fatfs/src/integer.h	/^typedef unsigned long	ULONG;$/;"	t	typeref:typename:unsigned long
UPPERBOUNDADCDIAPAZONE	Classes/clsDiagnost.cpp	/^   static const uint16_t UPPERBOUNDADCDIAPAZONE = 50000; $/;"	m	class:clsDiagnost	typeref:typename:const uint16_t	file:
USART1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define USART1 /;"	d
USART1_BASE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define USART1_BASE /;"	d
USART1_IRQHandler	Classes/UARTclass.cpp	/^extern "C" void USART1_IRQHandler(void)$/;"	f	typeref:typename:void
USART1_IRQHandler	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/arm/startup_stm32f2xx.s	/^USART1_IRQHandler                                                       $/;"	l
USART1_IRQHandler	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/iar/startup_stm32f2xx.s	/^USART1_IRQHandler  $/;"	l
USART1_IRQn	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  USART1_IRQn                 = 37,     \/*!< USART1 global Interrupt                           /;"	e	enum:IRQn
USART2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define USART2 /;"	d
USART2_BASE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define USART2_BASE /;"	d
USART2_IRQHandler	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/arm/startup_stm32f2xx.s	/^USART2_IRQHandler                                                       $/;"	l
USART2_IRQHandler	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/iar/startup_stm32f2xx.s	/^USART2_IRQHandler  $/;"	l
USART2_IRQn	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  USART2_IRQn                 = 38,     \/*!< USART2 global Interrupt                           /;"	e	enum:IRQn
USART3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define USART3 /;"	d
USART3_BASE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define USART3_BASE /;"	d
USART3_IRQHandler	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/arm/startup_stm32f2xx.s	/^USART3_IRQHandler                                                      $/;"	l
USART3_IRQHandler	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/iar/startup_stm32f2xx.s	/^USART3_IRQHandler  $/;"	l
USART3_IRQn	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  USART3_IRQn                 = 39,     \/*!< USART3 global Interrupt                           /;"	e	enum:IRQn
USART6	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define USART6 /;"	d
USART6_BASE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define USART6_BASE /;"	d
USART6_IRQHandler	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/arm/startup_stm32f2xx.s	/^USART6_IRQHandler                                                        $/;"	l
USART6_IRQHandler	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/iar/startup_stm32f2xx.s	/^USART6_IRQHandler  $/;"	l
USART6_IRQn	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  USART6_IRQn                 = 71,     \/*!< USART6 global interrupt                           /;"	e	enum:IRQn
USART_BRR_DIV_Fraction	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  USART_BRR_DIV_Fraction /;"	d
USART_BRR_DIV_Mantissa	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  USART_BRR_DIV_Mantissa /;"	d
USART_BaudRate	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_usart.h	/^  uint32_t USART_BaudRate;            \/*!< This member configures the USART communication baud /;"	m	struct:__anonb1f2d0ac0108	typeref:typename:uint32_t
USART_CPHA	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_usart.h	/^  uint16_t USART_CPHA;    \/*!< Specifies the clock transition on which the bit capture is made.$/;"	m	struct:__anonb1f2d0ac0208	typeref:typename:uint16_t
USART_CPHA_1Edge	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_usart.h	/^#define USART_CPHA_1Edge /;"	d
USART_CPHA_2Edge	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_usart.h	/^#define USART_CPHA_2Edge /;"	d
USART_CPOL	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_usart.h	/^  uint16_t USART_CPOL;    \/*!< Specifies the steady state of the serial clock.$/;"	m	struct:__anonb1f2d0ac0208	typeref:typename:uint16_t
USART_CPOL_High	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_usart.h	/^#define USART_CPOL_High /;"	d
USART_CPOL_Low	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_usart.h	/^#define USART_CPOL_Low /;"	d
USART_CR1_IDLEIE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  USART_CR1_IDLEIE /;"	d
USART_CR1_M	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  USART_CR1_M /;"	d
USART_CR1_OVER8	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  USART_CR1_OVER8 /;"	d
USART_CR1_PCE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  USART_CR1_PCE /;"	d
USART_CR1_PEIE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  USART_CR1_PEIE /;"	d
USART_CR1_PS	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  USART_CR1_PS /;"	d
USART_CR1_RE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  USART_CR1_RE /;"	d
USART_CR1_RWU	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  USART_CR1_RWU /;"	d
USART_CR1_RXNEIE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  USART_CR1_RXNEIE /;"	d
USART_CR1_SBK	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  USART_CR1_SBK /;"	d
USART_CR1_TCIE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  USART_CR1_TCIE /;"	d
USART_CR1_TE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  USART_CR1_TE /;"	d
USART_CR1_TXEIE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  USART_CR1_TXEIE /;"	d
USART_CR1_UE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  USART_CR1_UE /;"	d
USART_CR1_WAKE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  USART_CR1_WAKE /;"	d
USART_CR2_ADD	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  USART_CR2_ADD /;"	d
USART_CR2_CLKEN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  USART_CR2_CLKEN /;"	d
USART_CR2_CPHA	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  USART_CR2_CPHA /;"	d
USART_CR2_CPOL	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  USART_CR2_CPOL /;"	d
USART_CR2_LBCL	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  USART_CR2_LBCL /;"	d
USART_CR2_LBDIE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  USART_CR2_LBDIE /;"	d
USART_CR2_LBDL	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  USART_CR2_LBDL /;"	d
USART_CR2_LINEN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  USART_CR2_LINEN /;"	d
USART_CR2_STOP	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  USART_CR2_STOP /;"	d
USART_CR2_STOP_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  USART_CR2_STOP_0 /;"	d
USART_CR2_STOP_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  USART_CR2_STOP_1 /;"	d
USART_CR3_CTSE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  USART_CR3_CTSE /;"	d
USART_CR3_CTSIE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  USART_CR3_CTSIE /;"	d
USART_CR3_DMAR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  USART_CR3_DMAR /;"	d
USART_CR3_DMAT	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  USART_CR3_DMAT /;"	d
USART_CR3_EIE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  USART_CR3_EIE /;"	d
USART_CR3_HDSEL	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  USART_CR3_HDSEL /;"	d
USART_CR3_IREN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  USART_CR3_IREN /;"	d
USART_CR3_IRLP	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  USART_CR3_IRLP /;"	d
USART_CR3_NACK	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  USART_CR3_NACK /;"	d
USART_CR3_ONEBIT	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  USART_CR3_ONEBIT /;"	d
USART_CR3_RTSE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  USART_CR3_RTSE /;"	d
USART_CR3_SCEN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  USART_CR3_SCEN /;"	d
USART_ClearFlag	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_usart.c	/^void USART_ClearFlag(USART_TypeDef* USARTx, uint16_t USART_FLAG)$/;"	f	typeref:typename:void
USART_ClearITPendingBit	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_usart.c	/^void USART_ClearITPendingBit(USART_TypeDef* USARTx, uint16_t USART_IT)$/;"	f	typeref:typename:void
USART_Clock	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_usart.h	/^  uint16_t USART_Clock;   \/*!< Specifies whether the USART clock is enabled or disabled.$/;"	m	struct:__anonb1f2d0ac0208	typeref:typename:uint16_t
USART_ClockInit	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_usart.c	/^void USART_ClockInit(USART_TypeDef* USARTx, USART_ClockInitTypeDef* USART_ClockInitStruct)$/;"	f	typeref:typename:void
USART_ClockInitTypeDef	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_usart.h	/^} USART_ClockInitTypeDef;$/;"	t	typeref:struct:__anonb1f2d0ac0208
USART_ClockStructInit	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_usart.c	/^void USART_ClockStructInit(USART_ClockInitTypeDef* USART_ClockInitStruct)$/;"	f	typeref:typename:void
USART_Clock_Disable	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_usart.h	/^#define USART_Clock_Disable /;"	d
USART_Clock_Enable	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_usart.h	/^#define USART_Clock_Enable /;"	d
USART_Cmd	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_usart.c	/^void USART_Cmd(USART_TypeDef* USARTx, FunctionalState NewState)$/;"	f	typeref:typename:void
USART_DMACmd	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_usart.c	/^void USART_DMACmd(USART_TypeDef* USARTx, uint16_t USART_DMAReq, FunctionalState NewState)$/;"	f	typeref:typename:void
USART_DMAReq_Rx	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_usart.h	/^#define USART_DMAReq_Rx /;"	d
USART_DMAReq_Tx	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_usart.h	/^#define USART_DMAReq_Tx /;"	d
USART_DR_DR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  USART_DR_DR /;"	d
USART_DeInit	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_usart.c	/^void USART_DeInit(USART_TypeDef* USARTx)$/;"	f	typeref:typename:void
USART_FLAG_CTS	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_usart.h	/^#define USART_FLAG_CTS /;"	d
USART_FLAG_FE	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_usart.h	/^#define USART_FLAG_FE /;"	d
USART_FLAG_IDLE	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_usart.h	/^#define USART_FLAG_IDLE /;"	d
USART_FLAG_LBD	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_usart.h	/^#define USART_FLAG_LBD /;"	d
USART_FLAG_NE	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_usart.h	/^#define USART_FLAG_NE /;"	d
USART_FLAG_ORE	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_usart.h	/^#define USART_FLAG_ORE /;"	d
USART_FLAG_PE	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_usart.h	/^#define USART_FLAG_PE /;"	d
USART_FLAG_RXNE	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_usart.h	/^#define USART_FLAG_RXNE /;"	d
USART_FLAG_TC	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_usart.h	/^#define USART_FLAG_TC /;"	d
USART_FLAG_TXE	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_usart.h	/^#define USART_FLAG_TXE /;"	d
USART_GTPR_GT	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  USART_GTPR_GT /;"	d
USART_GTPR_PSC	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  USART_GTPR_PSC /;"	d
USART_GTPR_PSC_0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  USART_GTPR_PSC_0 /;"	d
USART_GTPR_PSC_1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  USART_GTPR_PSC_1 /;"	d
USART_GTPR_PSC_2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  USART_GTPR_PSC_2 /;"	d
USART_GTPR_PSC_3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  USART_GTPR_PSC_3 /;"	d
USART_GTPR_PSC_4	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  USART_GTPR_PSC_4 /;"	d
USART_GTPR_PSC_5	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  USART_GTPR_PSC_5 /;"	d
USART_GTPR_PSC_6	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  USART_GTPR_PSC_6 /;"	d
USART_GTPR_PSC_7	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  USART_GTPR_PSC_7 /;"	d
USART_GetFlagStatus	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_usart.c	/^FlagStatus USART_GetFlagStatus(USART_TypeDef* USARTx, uint16_t USART_FLAG)$/;"	f	typeref:typename:FlagStatus
USART_GetITStatus	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_usart.c	/^ITStatus USART_GetITStatus(USART_TypeDef* USARTx, uint16_t USART_IT)$/;"	f	typeref:typename:ITStatus
USART_HalfDuplexCmd	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_usart.c	/^void USART_HalfDuplexCmd(USART_TypeDef* USARTx, FunctionalState NewState)$/;"	f	typeref:typename:void
USART_HardwareFlowControl	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_usart.h	/^  uint16_t USART_HardwareFlowControl; \/*!< Specifies wether the hardware flow control mode is e/;"	m	struct:__anonb1f2d0ac0108	typeref:typename:uint16_t
USART_HardwareFlowControl_CTS	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_usart.h	/^#define USART_HardwareFlowControl_CTS /;"	d
USART_HardwareFlowControl_None	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_usart.h	/^#define USART_HardwareFlowControl_None /;"	d
USART_HardwareFlowControl_RTS	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_usart.h	/^#define USART_HardwareFlowControl_RTS /;"	d
USART_HardwareFlowControl_RTS_CTS	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_usart.h	/^#define USART_HardwareFlowControl_RTS_CTS /;"	d
USART_ITConfig	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_usart.c	/^void USART_ITConfig(USART_TypeDef* USARTx, uint16_t USART_IT, FunctionalState NewState)$/;"	f	typeref:typename:void
USART_IT_CTS	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_usart.h	/^#define USART_IT_CTS /;"	d
USART_IT_ERR	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_usart.h	/^#define USART_IT_ERR /;"	d
USART_IT_FE	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_usart.h	/^#define USART_IT_FE /;"	d
USART_IT_IDLE	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_usart.h	/^#define USART_IT_IDLE /;"	d
USART_IT_LBD	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_usart.h	/^#define USART_IT_LBD /;"	d
USART_IT_NE	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_usart.h	/^#define USART_IT_NE /;"	d
USART_IT_ORE	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_usart.h	/^#define USART_IT_ORE /;"	d
USART_IT_ORE_ER	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_usart.h	/^#define USART_IT_ORE_ER /;"	d
USART_IT_ORE_RX	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_usart.h	/^#define USART_IT_ORE_RX /;"	d
USART_IT_PE	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_usart.h	/^#define USART_IT_PE /;"	d
USART_IT_RXNE	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_usart.h	/^#define USART_IT_RXNE /;"	d
USART_IT_TC	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_usart.h	/^#define USART_IT_TC /;"	d
USART_IT_TXE	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_usart.h	/^#define USART_IT_TXE /;"	d
USART_Init	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_usart.c	/^void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)$/;"	f	typeref:typename:void
USART_InitTypeDef	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_usart.h	/^} USART_InitTypeDef;$/;"	t	typeref:struct:__anonb1f2d0ac0108
USART_IrDACmd	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_usart.c	/^void USART_IrDACmd(USART_TypeDef* USARTx, FunctionalState NewState)$/;"	f	typeref:typename:void
USART_IrDAConfig	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_usart.c	/^void USART_IrDAConfig(USART_TypeDef* USARTx, uint16_t USART_IrDAMode)$/;"	f	typeref:typename:void
USART_IrDAMode_LowPower	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_usart.h	/^#define USART_IrDAMode_LowPower /;"	d
USART_IrDAMode_Normal	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_usart.h	/^#define USART_IrDAMode_Normal /;"	d
USART_LINBreakDetectLengthConfig	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_usart.c	/^void USART_LINBreakDetectLengthConfig(USART_TypeDef* USARTx, uint16_t USART_LINBreakDetectLength/;"	f	typeref:typename:void
USART_LINBreakDetectLength_10b	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_usart.h	/^#define USART_LINBreakDetectLength_10b /;"	d
USART_LINBreakDetectLength_11b	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_usart.h	/^#define USART_LINBreakDetectLength_11b /;"	d
USART_LINCmd	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_usart.c	/^void USART_LINCmd(USART_TypeDef* USARTx, FunctionalState NewState)$/;"	f	typeref:typename:void
USART_LastBit	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_usart.h	/^  uint16_t USART_LastBit; \/*!< Specifies whether the clock pulse corresponding to the last tran/;"	m	struct:__anonb1f2d0ac0208	typeref:typename:uint16_t
USART_LastBit_Disable	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_usart.h	/^#define USART_LastBit_Disable /;"	d
USART_LastBit_Enable	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_usart.h	/^#define USART_LastBit_Enable /;"	d
USART_Mode	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_usart.h	/^  uint16_t USART_Mode;                \/*!< Specifies wether the Receive or Transmit mode is ena/;"	m	struct:__anonb1f2d0ac0108	typeref:typename:uint16_t
USART_Mode_Rx	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_usart.h	/^#define USART_Mode_Rx /;"	d
USART_Mode_Tx	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_usart.h	/^#define USART_Mode_Tx /;"	d
USART_OneBitMethodCmd	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_usart.c	/^void USART_OneBitMethodCmd(USART_TypeDef* USARTx, FunctionalState NewState)$/;"	f	typeref:typename:void
USART_OverSampling8Cmd	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_usart.c	/^void USART_OverSampling8Cmd(USART_TypeDef* USARTx, FunctionalState NewState)$/;"	f	typeref:typename:void
USART_Parity	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_usart.h	/^  uint16_t USART_Parity;              \/*!< Specifies the parity mode.$/;"	m	struct:__anonb1f2d0ac0108	typeref:typename:uint16_t
USART_Parity_Even	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_usart.h	/^#define USART_Parity_Even /;"	d
USART_Parity_No	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_usart.h	/^#define USART_Parity_No /;"	d
USART_Parity_Odd	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_usart.h	/^#define USART_Parity_Odd /;"	d
USART_ReceiveData	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_usart.c	/^uint16_t USART_ReceiveData(USART_TypeDef* USARTx)$/;"	f	typeref:typename:uint16_t
USART_ReceiverWakeUpCmd	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_usart.c	/^void USART_ReceiverWakeUpCmd(USART_TypeDef* USARTx, FunctionalState NewState)$/;"	f	typeref:typename:void
USART_SR_CTS	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  USART_SR_CTS /;"	d
USART_SR_FE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  USART_SR_FE /;"	d
USART_SR_IDLE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  USART_SR_IDLE /;"	d
USART_SR_LBD	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  USART_SR_LBD /;"	d
USART_SR_NE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  USART_SR_NE /;"	d
USART_SR_ORE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  USART_SR_ORE /;"	d
USART_SR_PE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  USART_SR_PE /;"	d
USART_SR_RXNE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  USART_SR_RXNE /;"	d
USART_SR_TC	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  USART_SR_TC /;"	d
USART_SR_TXE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  USART_SR_TXE /;"	d
USART_SendBreak	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_usart.c	/^void USART_SendBreak(USART_TypeDef* USARTx)$/;"	f	typeref:typename:void
USART_SendData	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_usart.c	/^void USART_SendData(USART_TypeDef* USARTx, uint16_t Data)$/;"	f	typeref:typename:void
USART_SetAddress	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_usart.c	/^void USART_SetAddress(USART_TypeDef* USARTx, uint8_t USART_Address)$/;"	f	typeref:typename:void
USART_SetGuardTime	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_usart.c	/^void USART_SetGuardTime(USART_TypeDef* USARTx, uint8_t USART_GuardTime)$/;"	f	typeref:typename:void
USART_SetPrescaler	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_usart.c	/^void USART_SetPrescaler(USART_TypeDef* USARTx, uint8_t USART_Prescaler)$/;"	f	typeref:typename:void
USART_SmartCardCmd	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_usart.c	/^void USART_SmartCardCmd(USART_TypeDef* USARTx, FunctionalState NewState)$/;"	f	typeref:typename:void
USART_SmartCardNACKCmd	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_usart.c	/^void USART_SmartCardNACKCmd(USART_TypeDef* USARTx, FunctionalState NewState)$/;"	f	typeref:typename:void
USART_StopBits	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_usart.h	/^  uint16_t USART_StopBits;            \/*!< Specifies the number of stop bits transmitted.$/;"	m	struct:__anonb1f2d0ac0108	typeref:typename:uint16_t
USART_StopBits_0_5	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_usart.h	/^#define USART_StopBits_0_5 /;"	d
USART_StopBits_1	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_usart.h	/^#define USART_StopBits_1 /;"	d
USART_StopBits_1_5	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_usart.h	/^#define USART_StopBits_1_5 /;"	d
USART_StopBits_2	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_usart.h	/^#define USART_StopBits_2 /;"	d
USART_StructInit	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_usart.c	/^void USART_StructInit(USART_InitTypeDef* USART_InitStruct)$/;"	f	typeref:typename:void
USART_TypeDef	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^} USART_TypeDef;$/;"	t	typeref:struct:__anon3e8f98ce2208
USART_WakeUpConfig	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_usart.c	/^void USART_WakeUpConfig(USART_TypeDef* USARTx, uint16_t USART_WakeUp)$/;"	f	typeref:typename:void
USART_WakeUp_AddressMark	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_usart.h	/^#define USART_WakeUp_AddressMark /;"	d
USART_WakeUp_IdleLine	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_usart.h	/^#define USART_WakeUp_IdleLine /;"	d
USART_WordLength	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_usart.h	/^  uint16_t USART_WordLength;          \/*!< Specifies the number of data bits transmitted or rec/;"	m	struct:__anonb1f2d0ac0108	typeref:typename:uint16_t
USART_WordLength_8b	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_usart.h	/^#define USART_WordLength_8b /;"	d
USART_WordLength_9b	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_usart.h	/^#define USART_WordLength_9b /;"	d
USER_FLASH_END_ADDRESS	Libraries/Flash/flash_if.h	/^#define USER_FLASH_END_ADDRESS /;"	d
USER_FLASH_SIZE	Libraries/Flash/flash_if.h	/^#define USER_FLASH_SIZE /;"	d
USE_STM322xG_EVAL	Libraries/SDIO_Driver/example/Common/stm32_eval_legacy.h	/^  #define USE_STM322xG_EVAL$/;"	d
USE_STM322xG_EVAL	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval.h	/^ #define USE_STM322xG_EVAL$/;"	d
USHORT	Libraries/fatfs/src/integer.h	/^typedef unsigned short	USHORT;$/;"	t	typeref:typename:unsigned short
USPRG0Field	FreeRTOS/portable/GCC/PPC405_Xilinx/portasm.S	/^.set	USPRG0Field, CRField     + 4$/;"	d
USPRG0Field	FreeRTOS/portable/GCC/PPC440_Xilinx/portasm.S	/^.set	USPRG0Field, CRField     + 4$/;"	d
US_BRGR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 US_BRGR; 	\/\/ Baud Rate Generator Register$/;"	m	struct:_AT91S_USART	typeref:typename:AT91_REG
US_BRGR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 US_BRGR; 	\/\/ Baud Rate Generator Register$/;"	m	struct:_AT91S_USART	typeref:typename:AT91_REG
US_BRGR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 US_BRGR; 	\/\/ Baud Rate Generator Register$/;"	m	struct:_AT91S_USART	typeref:typename:AT91_REG
US_BRGR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define US_BRGR /;"	d
US_BRGR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 US_BRGR; 	\/\/ Baud Rate Generator Register$/;"	m	struct:_AT91S_USART	typeref:typename:AT91_REG
US_BRGR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define US_BRGR /;"	d
US_BRGR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 US_BRGR; 	\/\/ Baud Rate Generator Register$/;"	m	struct:_AT91S_USART	typeref:typename:AT91_REG
US_BRGR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define US_BRGR /;"	d
US_CR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 US_CR; 	\/\/ Control Register$/;"	m	struct:_AT91S_USART	typeref:typename:AT91_REG
US_CR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 US_CR; 	\/\/ Control Register$/;"	m	struct:_AT91S_USART	typeref:typename:AT91_REG
US_CR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 US_CR; 	\/\/ Control Register$/;"	m	struct:_AT91S_USART	typeref:typename:AT91_REG
US_CR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define US_CR /;"	d
US_CR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 US_CR; 	\/\/ Control Register$/;"	m	struct:_AT91S_USART	typeref:typename:AT91_REG
US_CR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define US_CR /;"	d
US_CR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 US_CR; 	\/\/ Control Register$/;"	m	struct:_AT91S_USART	typeref:typename:AT91_REG
US_CR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define US_CR /;"	d
US_CSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 US_CSR; 	\/\/ Channel Status Register$/;"	m	struct:_AT91S_USART	typeref:typename:AT91_REG
US_CSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 US_CSR; 	\/\/ Channel Status Register$/;"	m	struct:_AT91S_USART	typeref:typename:AT91_REG
US_CSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 US_CSR; 	\/\/ Channel Status Register$/;"	m	struct:_AT91S_USART	typeref:typename:AT91_REG
US_CSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define US_CSR /;"	d
US_CSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 US_CSR; 	\/\/ Channel Status Register$/;"	m	struct:_AT91S_USART	typeref:typename:AT91_REG
US_CSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define US_CSR /;"	d
US_CSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 US_CSR; 	\/\/ Channel Status Register$/;"	m	struct:_AT91S_USART	typeref:typename:AT91_REG
US_CSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define US_CSR /;"	d
US_FIDI	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 US_FIDI; 	\/\/ FI_DI_Ratio Register$/;"	m	struct:_AT91S_USART	typeref:typename:AT91_REG
US_FIDI	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 US_FIDI; 	\/\/ FI_DI_Ratio Register$/;"	m	struct:_AT91S_USART	typeref:typename:AT91_REG
US_FIDI	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 US_FIDI; 	\/\/ FI_DI_Ratio Register$/;"	m	struct:_AT91S_USART	typeref:typename:AT91_REG
US_FIDI	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define US_FIDI /;"	d
US_FIDI	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 US_FIDI; 	\/\/ FI_DI_Ratio Register$/;"	m	struct:_AT91S_USART	typeref:typename:AT91_REG
US_FIDI	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define US_FIDI /;"	d
US_FIDI	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 US_FIDI; 	\/\/ FI_DI_Ratio Register$/;"	m	struct:_AT91S_USART	typeref:typename:AT91_REG
US_FIDI	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define US_FIDI /;"	d
US_IDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 US_IDR; 	\/\/ Interrupt Disable Register$/;"	m	struct:_AT91S_USART	typeref:typename:AT91_REG
US_IDR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 US_IDR; 	\/\/ Interrupt Disable Register$/;"	m	struct:_AT91S_USART	typeref:typename:AT91_REG
US_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 US_IDR; 	\/\/ Interrupt Disable Register$/;"	m	struct:_AT91S_USART	typeref:typename:AT91_REG
US_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define US_IDR /;"	d
US_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 US_IDR; 	\/\/ Interrupt Disable Register$/;"	m	struct:_AT91S_USART	typeref:typename:AT91_REG
US_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define US_IDR /;"	d
US_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 US_IDR; 	\/\/ Interrupt Disable Register$/;"	m	struct:_AT91S_USART	typeref:typename:AT91_REG
US_IDR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define US_IDR /;"	d
US_IER	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 US_IER; 	\/\/ Interrupt Enable Register$/;"	m	struct:_AT91S_USART	typeref:typename:AT91_REG
US_IER	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 US_IER; 	\/\/ Interrupt Enable Register$/;"	m	struct:_AT91S_USART	typeref:typename:AT91_REG
US_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 US_IER; 	\/\/ Interrupt Enable Register$/;"	m	struct:_AT91S_USART	typeref:typename:AT91_REG
US_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define US_IER /;"	d
US_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 US_IER; 	\/\/ Interrupt Enable Register$/;"	m	struct:_AT91S_USART	typeref:typename:AT91_REG
US_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define US_IER /;"	d
US_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 US_IER; 	\/\/ Interrupt Enable Register$/;"	m	struct:_AT91S_USART	typeref:typename:AT91_REG
US_IER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define US_IER /;"	d
US_IF	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 US_IF; 	\/\/ IRDA_FILTER Register$/;"	m	struct:_AT91S_USART	typeref:typename:AT91_REG
US_IF	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 US_IF; 	\/\/ IRDA_FILTER Register$/;"	m	struct:_AT91S_USART	typeref:typename:AT91_REG
US_IF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 US_IF; 	\/\/ IRDA_FILTER Register$/;"	m	struct:_AT91S_USART	typeref:typename:AT91_REG
US_IF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define US_IF /;"	d
US_IF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 US_IF; 	\/\/ IRDA_FILTER Register$/;"	m	struct:_AT91S_USART	typeref:typename:AT91_REG
US_IF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define US_IF /;"	d
US_IF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 US_IF; 	\/\/ IRDA_FILTER Register$/;"	m	struct:_AT91S_USART	typeref:typename:AT91_REG
US_IF	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define US_IF /;"	d
US_IMR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 US_IMR; 	\/\/ Interrupt Mask Register$/;"	m	struct:_AT91S_USART	typeref:typename:AT91_REG
US_IMR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 US_IMR; 	\/\/ Interrupt Mask Register$/;"	m	struct:_AT91S_USART	typeref:typename:AT91_REG
US_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 US_IMR; 	\/\/ Interrupt Mask Register$/;"	m	struct:_AT91S_USART	typeref:typename:AT91_REG
US_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define US_IMR /;"	d
US_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 US_IMR; 	\/\/ Interrupt Mask Register$/;"	m	struct:_AT91S_USART	typeref:typename:AT91_REG
US_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define US_IMR /;"	d
US_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 US_IMR; 	\/\/ Interrupt Mask Register$/;"	m	struct:_AT91S_USART	typeref:typename:AT91_REG
US_IMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define US_IMR /;"	d
US_MR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 US_MR; 	\/\/ Mode Register$/;"	m	struct:_AT91S_USART	typeref:typename:AT91_REG
US_MR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 US_MR; 	\/\/ Mode Register$/;"	m	struct:_AT91S_USART	typeref:typename:AT91_REG
US_MR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 US_MR; 	\/\/ Mode Register$/;"	m	struct:_AT91S_USART	typeref:typename:AT91_REG
US_MR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define US_MR /;"	d
US_MR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 US_MR; 	\/\/ Mode Register$/;"	m	struct:_AT91S_USART	typeref:typename:AT91_REG
US_MR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define US_MR /;"	d
US_MR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 US_MR; 	\/\/ Mode Register$/;"	m	struct:_AT91S_USART	typeref:typename:AT91_REG
US_MR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define US_MR /;"	d
US_NER	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 US_NER; 	\/\/ Nb Errors Register$/;"	m	struct:_AT91S_USART	typeref:typename:AT91_REG
US_NER	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 US_NER; 	\/\/ Nb Errors Register$/;"	m	struct:_AT91S_USART	typeref:typename:AT91_REG
US_NER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 US_NER; 	\/\/ Nb Errors Register$/;"	m	struct:_AT91S_USART	typeref:typename:AT91_REG
US_NER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define US_NER /;"	d
US_NER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 US_NER; 	\/\/ Nb Errors Register$/;"	m	struct:_AT91S_USART	typeref:typename:AT91_REG
US_NER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define US_NER /;"	d
US_NER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 US_NER; 	\/\/ Nb Errors Register$/;"	m	struct:_AT91S_USART	typeref:typename:AT91_REG
US_NER	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define US_NER /;"	d
US_PTCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 US_PTCR; 	\/\/ PDC Transfer Control Register$/;"	m	struct:_AT91S_USART	typeref:typename:AT91_REG
US_PTCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 US_PTCR; 	\/\/ PDC Transfer Control Register$/;"	m	struct:_AT91S_USART	typeref:typename:AT91_REG
US_PTCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 US_PTCR; 	\/\/ PDC Transfer Control Register$/;"	m	struct:_AT91S_USART	typeref:typename:AT91_REG
US_PTCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define US_PTCR /;"	d
US_PTCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 US_PTCR; 	\/\/ PDC Transfer Control Register$/;"	m	struct:_AT91S_USART	typeref:typename:AT91_REG
US_PTCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define US_PTCR /;"	d
US_PTCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 US_PTCR; 	\/\/ PDC Transfer Control Register$/;"	m	struct:_AT91S_USART	typeref:typename:AT91_REG
US_PTCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define US_PTCR /;"	d
US_PTSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 US_PTSR; 	\/\/ PDC Transfer Status Register$/;"	m	struct:_AT91S_USART	typeref:typename:AT91_REG
US_PTSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 US_PTSR; 	\/\/ PDC Transfer Status Register$/;"	m	struct:_AT91S_USART	typeref:typename:AT91_REG
US_PTSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 US_PTSR; 	\/\/ PDC Transfer Status Register$/;"	m	struct:_AT91S_USART	typeref:typename:AT91_REG
US_PTSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define US_PTSR /;"	d
US_PTSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 US_PTSR; 	\/\/ PDC Transfer Status Register$/;"	m	struct:_AT91S_USART	typeref:typename:AT91_REG
US_PTSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define US_PTSR /;"	d
US_PTSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 US_PTSR; 	\/\/ PDC Transfer Status Register$/;"	m	struct:_AT91S_USART	typeref:typename:AT91_REG
US_PTSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define US_PTSR /;"	d
US_RCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 US_RCR; 	\/\/ Receive Counter Register$/;"	m	struct:_AT91S_USART	typeref:typename:AT91_REG
US_RCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 US_RCR; 	\/\/ Receive Counter Register$/;"	m	struct:_AT91S_USART	typeref:typename:AT91_REG
US_RCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 US_RCR; 	\/\/ Receive Counter Register$/;"	m	struct:_AT91S_USART	typeref:typename:AT91_REG
US_RCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define US_RCR /;"	d
US_RCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 US_RCR; 	\/\/ Receive Counter Register$/;"	m	struct:_AT91S_USART	typeref:typename:AT91_REG
US_RCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define US_RCR /;"	d
US_RCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 US_RCR; 	\/\/ Receive Counter Register$/;"	m	struct:_AT91S_USART	typeref:typename:AT91_REG
US_RCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define US_RCR /;"	d
US_RHR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 US_RHR; 	\/\/ Receiver Holding Register$/;"	m	struct:_AT91S_USART	typeref:typename:AT91_REG
US_RHR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 US_RHR; 	\/\/ Receiver Holding Register$/;"	m	struct:_AT91S_USART	typeref:typename:AT91_REG
US_RHR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 US_RHR; 	\/\/ Receiver Holding Register$/;"	m	struct:_AT91S_USART	typeref:typename:AT91_REG
US_RHR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define US_RHR /;"	d
US_RHR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 US_RHR; 	\/\/ Receiver Holding Register$/;"	m	struct:_AT91S_USART	typeref:typename:AT91_REG
US_RHR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define US_RHR /;"	d
US_RHR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 US_RHR; 	\/\/ Receiver Holding Register$/;"	m	struct:_AT91S_USART	typeref:typename:AT91_REG
US_RHR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define US_RHR /;"	d
US_RNCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 US_RNCR; 	\/\/ Receive Next Counter Register$/;"	m	struct:_AT91S_USART	typeref:typename:AT91_REG
US_RNCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 US_RNCR; 	\/\/ Receive Next Counter Register$/;"	m	struct:_AT91S_USART	typeref:typename:AT91_REG
US_RNCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 US_RNCR; 	\/\/ Receive Next Counter Register$/;"	m	struct:_AT91S_USART	typeref:typename:AT91_REG
US_RNCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define US_RNCR /;"	d
US_RNCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 US_RNCR; 	\/\/ Receive Next Counter Register$/;"	m	struct:_AT91S_USART	typeref:typename:AT91_REG
US_RNCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define US_RNCR /;"	d
US_RNCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 US_RNCR; 	\/\/ Receive Next Counter Register$/;"	m	struct:_AT91S_USART	typeref:typename:AT91_REG
US_RNCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define US_RNCR /;"	d
US_RNPR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 US_RNPR; 	\/\/ Receive Next Pointer Register$/;"	m	struct:_AT91S_USART	typeref:typename:AT91_REG
US_RNPR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 US_RNPR; 	\/\/ Receive Next Pointer Register$/;"	m	struct:_AT91S_USART	typeref:typename:AT91_REG
US_RNPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 US_RNPR; 	\/\/ Receive Next Pointer Register$/;"	m	struct:_AT91S_USART	typeref:typename:AT91_REG
US_RNPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define US_RNPR /;"	d
US_RNPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 US_RNPR; 	\/\/ Receive Next Pointer Register$/;"	m	struct:_AT91S_USART	typeref:typename:AT91_REG
US_RNPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define US_RNPR /;"	d
US_RNPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 US_RNPR; 	\/\/ Receive Next Pointer Register$/;"	m	struct:_AT91S_USART	typeref:typename:AT91_REG
US_RNPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define US_RNPR /;"	d
US_RPR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 US_RPR; 	\/\/ Receive Pointer Register$/;"	m	struct:_AT91S_USART	typeref:typename:AT91_REG
US_RPR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 US_RPR; 	\/\/ Receive Pointer Register$/;"	m	struct:_AT91S_USART	typeref:typename:AT91_REG
US_RPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 US_RPR; 	\/\/ Receive Pointer Register$/;"	m	struct:_AT91S_USART	typeref:typename:AT91_REG
US_RPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define US_RPR /;"	d
US_RPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 US_RPR; 	\/\/ Receive Pointer Register$/;"	m	struct:_AT91S_USART	typeref:typename:AT91_REG
US_RPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define US_RPR /;"	d
US_RPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 US_RPR; 	\/\/ Receive Pointer Register$/;"	m	struct:_AT91S_USART	typeref:typename:AT91_REG
US_RPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define US_RPR /;"	d
US_RTOR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 US_RTOR; 	\/\/ Receiver Time-out Register$/;"	m	struct:_AT91S_USART	typeref:typename:AT91_REG
US_RTOR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 US_RTOR; 	\/\/ Receiver Time-out Register$/;"	m	struct:_AT91S_USART	typeref:typename:AT91_REG
US_RTOR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 US_RTOR; 	\/\/ Receiver Time-out Register$/;"	m	struct:_AT91S_USART	typeref:typename:AT91_REG
US_RTOR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define US_RTOR /;"	d
US_RTOR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 US_RTOR; 	\/\/ Receiver Time-out Register$/;"	m	struct:_AT91S_USART	typeref:typename:AT91_REG
US_RTOR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define US_RTOR /;"	d
US_RTOR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 US_RTOR; 	\/\/ Receiver Time-out Register$/;"	m	struct:_AT91S_USART	typeref:typename:AT91_REG
US_RTOR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define US_RTOR /;"	d
US_TCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 US_TCR; 	\/\/ Transmit Counter Register$/;"	m	struct:_AT91S_USART	typeref:typename:AT91_REG
US_TCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 US_TCR; 	\/\/ Transmit Counter Register$/;"	m	struct:_AT91S_USART	typeref:typename:AT91_REG
US_TCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 US_TCR; 	\/\/ Transmit Counter Register$/;"	m	struct:_AT91S_USART	typeref:typename:AT91_REG
US_TCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define US_TCR /;"	d
US_TCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 US_TCR; 	\/\/ Transmit Counter Register$/;"	m	struct:_AT91S_USART	typeref:typename:AT91_REG
US_TCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define US_TCR /;"	d
US_TCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 US_TCR; 	\/\/ Transmit Counter Register$/;"	m	struct:_AT91S_USART	typeref:typename:AT91_REG
US_TCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define US_TCR /;"	d
US_THR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 US_THR; 	\/\/ Transmitter Holding Register$/;"	m	struct:_AT91S_USART	typeref:typename:AT91_REG
US_THR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 US_THR; 	\/\/ Transmitter Holding Register$/;"	m	struct:_AT91S_USART	typeref:typename:AT91_REG
US_THR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 US_THR; 	\/\/ Transmitter Holding Register$/;"	m	struct:_AT91S_USART	typeref:typename:AT91_REG
US_THR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define US_THR /;"	d
US_THR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 US_THR; 	\/\/ Transmitter Holding Register$/;"	m	struct:_AT91S_USART	typeref:typename:AT91_REG
US_THR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define US_THR /;"	d
US_THR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 US_THR; 	\/\/ Transmitter Holding Register$/;"	m	struct:_AT91S_USART	typeref:typename:AT91_REG
US_THR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define US_THR /;"	d
US_TNCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 US_TNCR; 	\/\/ Transmit Next Counter Register$/;"	m	struct:_AT91S_USART	typeref:typename:AT91_REG
US_TNCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 US_TNCR; 	\/\/ Transmit Next Counter Register$/;"	m	struct:_AT91S_USART	typeref:typename:AT91_REG
US_TNCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 US_TNCR; 	\/\/ Transmit Next Counter Register$/;"	m	struct:_AT91S_USART	typeref:typename:AT91_REG
US_TNCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define US_TNCR /;"	d
US_TNCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 US_TNCR; 	\/\/ Transmit Next Counter Register$/;"	m	struct:_AT91S_USART	typeref:typename:AT91_REG
US_TNCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define US_TNCR /;"	d
US_TNCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 US_TNCR; 	\/\/ Transmit Next Counter Register$/;"	m	struct:_AT91S_USART	typeref:typename:AT91_REG
US_TNCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define US_TNCR /;"	d
US_TNPR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 US_TNPR; 	\/\/ Transmit Next Pointer Register$/;"	m	struct:_AT91S_USART	typeref:typename:AT91_REG
US_TNPR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 US_TNPR; 	\/\/ Transmit Next Pointer Register$/;"	m	struct:_AT91S_USART	typeref:typename:AT91_REG
US_TNPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 US_TNPR; 	\/\/ Transmit Next Pointer Register$/;"	m	struct:_AT91S_USART	typeref:typename:AT91_REG
US_TNPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define US_TNPR /;"	d
US_TNPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 US_TNPR; 	\/\/ Transmit Next Pointer Register$/;"	m	struct:_AT91S_USART	typeref:typename:AT91_REG
US_TNPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define US_TNPR /;"	d
US_TNPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 US_TNPR; 	\/\/ Transmit Next Pointer Register$/;"	m	struct:_AT91S_USART	typeref:typename:AT91_REG
US_TNPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define US_TNPR /;"	d
US_TPR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 US_TPR; 	\/\/ Transmit Pointer Register$/;"	m	struct:_AT91S_USART	typeref:typename:AT91_REG
US_TPR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 US_TPR; 	\/\/ Transmit Pointer Register$/;"	m	struct:_AT91S_USART	typeref:typename:AT91_REG
US_TPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 US_TPR; 	\/\/ Transmit Pointer Register$/;"	m	struct:_AT91S_USART	typeref:typename:AT91_REG
US_TPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define US_TPR /;"	d
US_TPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 US_TPR; 	\/\/ Transmit Pointer Register$/;"	m	struct:_AT91S_USART	typeref:typename:AT91_REG
US_TPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define US_TPR /;"	d
US_TPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 US_TPR; 	\/\/ Transmit Pointer Register$/;"	m	struct:_AT91S_USART	typeref:typename:AT91_REG
US_TPR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define US_TPR /;"	d
US_TTGR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 US_TTGR; 	\/\/ Transmitter Time-guard Register$/;"	m	struct:_AT91S_USART	typeref:typename:AT91_REG
US_TTGR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 US_TTGR; 	\/\/ Transmitter Time-guard Register$/;"	m	struct:_AT91S_USART	typeref:typename:AT91_REG
US_TTGR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 US_TTGR; 	\/\/ Transmitter Time-guard Register$/;"	m	struct:_AT91S_USART	typeref:typename:AT91_REG
US_TTGR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define US_TTGR /;"	d
US_TTGR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 US_TTGR; 	\/\/ Transmitter Time-guard Register$/;"	m	struct:_AT91S_USART	typeref:typename:AT91_REG
US_TTGR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define US_TTGR /;"	d
US_TTGR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 US_TTGR; 	\/\/ Transmitter Time-guard Register$/;"	m	struct:_AT91S_USART	typeref:typename:AT91_REG
US_TTGR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define US_TTGR /;"	d
US_XXR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 US_XXR; 	\/\/ XON_XOFF Register$/;"	m	struct:_AT91S_USART	typeref:typename:AT91_REG
US_XXR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define US_XXR /;"	d
Unicode API	Libraries/fatfs/doc/en/appnote.html	/^<h3>Unicode API<\/h3>$/;"	j
Unicode API	Libraries/fatfs/doc/en/filename.html	/^<h3>Unicode API<\/h3>$/;"	j
Unicode API	Libraries/fatfs/doc/ja/filename.html	/^<h3>Unicode API<\/h3>$/;"	j
Unicode	Libraries/fatfs/doc/ja/appnote.html	/^<h3>Unicode<\/h3>$/;"	j
UsageFault_Handler	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/arm/startup_stm32f2xx.s	/^                PROC$/;"	l
UsageFault_Handler	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/iar/startup_stm32f2xx.s	/^UsageFault_Handler$/;"	l
UsageFault_Handler	Libraries/SDIO_Driver/example/SDIO/uSDCard/stm32f2xx_it.c	/^void UsageFault_Handler(void)$/;"	f	typeref:typename:void
UsageFault_Handler	stm32f2xx_it.c	/^void UsageFault_Handler(void)$/;"	f	typeref:typename:void
UsageFault_IRQn	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  UsageFault_IRQn             = -10,    \/*!< 6 Cortex-M3 Usage Fault Interrupt                 /;"	e	enum:IRQn
Used Toolchains	Libraries/CMSIS/Documentation/CMSIS_History.htm	/^<h2><a name="Toolchain"><\/a>Used Toolchains<\/h2>$/;"	i
V	Libraries/CMSIS/Include/core_cm0.h	/^    uint32_t V:1;                        \/*!< bit:     28  Overflow condition code flag       */;"	m	struct:__anon84a96930010a::__anon84a969300208	typeref:typename:uint32_t:1
V	Libraries/CMSIS/Include/core_cm0.h	/^    uint32_t V:1;                        \/*!< bit:     28  Overflow condition code flag       */;"	m	struct:__anon84a96930050a::__anon84a969300608	typeref:typename:uint32_t:1
V	Libraries/CMSIS/Include/core_cm3.h	/^    uint32_t V:1;                        \/*!< bit:     28  Overflow condition code flag       */;"	m	struct:__anon84a975f3010a::__anon84a975f30208	typeref:typename:uint32_t:1
V	Libraries/CMSIS/Include/core_cm3.h	/^    uint32_t V:1;                        \/*!< bit:     28  Overflow condition code flag       */;"	m	struct:__anon84a975f3050a::__anon84a975f30608	typeref:typename:uint32_t:1
V	Libraries/CMSIS/Include/core_cm4.h	/^    uint32_t V:1;                        \/*!< bit:     28  Overflow condition code flag       */;"	m	struct:__anon84a97a34010a::__anon84a97a340208	typeref:typename:uint32_t:1
V	Libraries/CMSIS/Include/core_cm4.h	/^    uint32_t V:1;                        \/*!< bit:     28  Overflow condition code flag       */;"	m	struct:__anon84a97a34050a::__anon84a97a340608	typeref:typename:uint32_t:1
V1.0.0 / 18-April-2011	Libraries/CMSIS/Device/ST/STM32F2xx/Release_Notes.html	/^these constants is now bracketed by &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;<span style=/;"	j
V1.0.0 / 18-April-2011	Libraries/STM32F2xx_StdPeriph_Driver/Release_Notes.html	/^<ul style="margin-top: 0cm;" type="square"><li class="MsoNormal" style="color: black; margin-top/;"	j
V1.0.0RC1 / 11-March-2011	Libraries/CMSIS/Device/ST/STM32F2xx/Release_Notes.html	/^<ul style="margin-top: 0cm;" type="square"><li class="MsoNormal" style="color: black; margin-top/;"	j
V1.0.0RC1 / 18-March-2011	Libraries/STM32F2xx_StdPeriph_Driver/Release_Notes.html	/^<ul style="margin-top: 0cm;" type="square"><li class="MsoNormal" style="color: black; margin-top/;"	j
V1.1.0 / 07-October-2011	Libraries/STM32F2xx_StdPeriph_Driver/Release_Notes.html	/^<ul style="margin-top: 0cm;" type="square"><li class="MsoNormal" style="color: black; margin-top/;"	j
V1.1.0 /&nbsp;23-September-2011	Libraries/CMSIS/Device/ST/STM32F2xx/Release_Notes.html	/^<ul style="margin-top: 0cm;" type="square"><li class="MsoNormal" style="color: black; margin-top/;"	j
V1.1.1 / 14-November-2011	Libraries/CMSIS/Device/ST/STM32F2xx/Release_Notes.html	/^<ul style="margin-top: 0cm;" type="square"><li class="MsoNormal" style="color: black; margin-top/;"	j
V1.1.1 / 28-December-2011	Libraries/STM32F2xx_StdPeriph_Driver/Release_Notes.html	/^value<\/span><\/li><\/ul><\/ul><h3 style="background: rgb(51, 102, 255) none repeat scroll 0% 50/;"	j
V1.1.2 / 05-March-2012	Libraries/STM32F2xx_StdPeriph_Driver/Release_Notes.html	/^    Standard Peripherals Library Drivers&nbsp; update History<\/span><\/h2><h3 style="background/;"	j
V1.1.2 / 28-December-2011	Libraries/CMSIS/Device/ST/STM32F2xx/Release_Notes.html	/^            <ul style="margin-top: 0cm;" type="square"><li class="MsoNormal" style="color: black/;"	j
V1.1.3 / 05-March-2012	Libraries/CMSIS/Device/ST/STM32F2xx/Release_Notes.html	/^update History<\/span><\/h2><h3 style="background: rgb(51, 102, 255) none repeat scroll 0% 50%; /;"	j
V4.4.0 / 31-December-2010	Libraries/SDIO_Driver/example/Common/Release_Notes.html	/^            <h3 style="background: rgb(51, 102, 255) none repeat scroll 0% 50%; -moz-background-/;"	j
V4.4.0 / 31-December-2010	Libraries/SDIO_Driver/example/STM322xG_EVAL/Release_Notes.html	/^            <h3 style="background: rgb(51, 102, 255) none repeat scroll 0% 50%; -moz-background-/;"	j
V4.5.0 / 07-March-2011	Libraries/SDIO_Driver/example/Common/Release_Notes.html	/^macros: LCD_ErrLog(),&nbsp;&nbsp;&nbsp; LCD_UsrLog() and LCD_DbgLog().<\/span><\/li><\/ul><\/ul>/;"	j
V4.5.0 / 07-March-2011	Libraries/SDIO_Driver/example/STM322xG_EVAL/Release_Notes.html	/^macros: LCD_ErrLog(),&nbsp;&nbsp;&nbsp; LCD_UsrLog() and LCD_DbgLog().<\/span><\/li><\/ul><\/ul>/;"	j
V4.6.0 / 11-March-2011	Libraries/SDIO_Driver/example/Common/Release_Notes.html	/^            <ul style="margin-top: 0cm;" type="square"><li class="MsoNormal"><span style="font-s/;"	j
V4.6.0 / 11-March-2011	Libraries/SDIO_Driver/example/STM322xG_EVAL/Release_Notes.html	/^            <ul style="margin-top: 0cm;" type="square"><li class="MsoNormal"><span style="font-s/;"	j
V4.6.1 / 18-April-2011	Libraries/SDIO_Driver/example/Common/Release_Notes.html	/^Expander drivers in the same application).<\/span><\/li><\/ul><\/ul><h3 style="background: rgb(5/;"	j
V4.6.1 / 18-April-2011	Libraries/SDIO_Driver/example/STM322xG_EVAL/Release_Notes.html	/^Expander drivers in the same application).<\/span><\/li><\/ul><\/ul><h3 style="background: rgb(5/;"	j
V4.6.2 /&nbsp;22-July-2011	Libraries/SDIO_Driver/example/Common/Release_Notes.html	/^folder you have to edit it and update the name of the LCD header file. For more details, refer t/;"	j
V4.6.2 /&nbsp;22-July-2011	Libraries/SDIO_Driver/example/STM322xG_EVAL/Release_Notes.html	/^folder you have to edit it and update the name of the LCD header file. For more details, refer t/;"	j
V5.0.0 / 07-October-2011	Libraries/SDIO_Driver/example/STM322xG_EVAL/Release_Notes.html	/^            <ul style="margin-top: 0cm;" type="square"><li class="MsoNormal"><span style="font-s/;"	j
V5.0.0 / 30-September-2011	Libraries/SDIO_Driver/example/Common/Release_Notes.html	/^<ul style="margin-top: 0cm;" type="square"><li class="MsoNormal" style="color: black; margin-top/;"	j
V5.0.1 / 14-November-2011	Libraries/SDIO_Driver/example/STM322xG_EVAL/Release_Notes.html	/^and Rx transfers, to allow user to change them from application level.<br><\/span><\/li><\/ul><\//;"	j
V5.0.1 / 28-December-2011	Libraries/SDIO_Driver/example/Common/Release_Notes.html	/^            <ul style="margin-top: 0cm;" type="square"><li class="MsoNormal" style="color: black/;"	j
V5.0.2 / 05-March-2012	Libraries/SDIO_Driver/example/Common/Release_Notes.html	/^            <h2 style="background: rgb(51, 102, 255) none repeat scroll 0% 50%; -moz-background-/;"	j
V5.0.2 / 28-December-2011	Libraries/SDIO_Driver/example/STM322xG_EVAL/Release_Notes.html	/^IOs.<\/span><\/li><\/ul><li class="MsoNormal" style="color: black; margin-top: 4.5pt; margin-bot/;"	j
V5.0.3 / 05-March-2012	Libraries/SDIO_Driver/example/STM322xG_EVAL/Release_Notes.html	/^            <h2 style="background: rgb(51, 102, 255) none repeat scroll 0% 50%; -moz-background-/;"	j
VAL	Libraries/CMSIS/Include/core_cm0.h	/^  __IO uint32_t VAL;                     \/*!< Offset: 0x008 (R\/W)  SysTick Current Value Regis/;"	m	struct:__anon84a969300b08	typeref:typename:__IO uint32_t
VAL	Libraries/CMSIS/Include/core_cm3.h	/^  __IO uint32_t VAL;                     \/*!< Offset: 0x008 (R\/W)  SysTick Current Value Regis/;"	m	struct:__anon84a975f30c08	typeref:typename:__IO uint32_t
VAL	Libraries/CMSIS/Include/core_cm4.h	/^  __IO uint32_t VAL;                     \/*!< Offset: 0x008 (R\/W)  SysTick Current Value Regis/;"	m	struct:__anon84a97a340c08	typeref:typename:__IO uint32_t
VBAT_DIV_PIN	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.h	/^#define VBAT_DIV_PIN /;"	d
VECT_TAB_OFFSET	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/system_stm32f2xx.c	/^#define VECT_TAB_OFFSET /;"	d	file:
VECT_TAB_OFFSET	Libraries/SDIO_Driver/example/SDIO/uSDCard/system_stm32f2xx.c	/^#define VECT_TAB_OFFSET /;"	d	file:
VERIFY_WRITTENDATA	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_audio_codec.h	/^#define VERIFY_WRITTENDATA /;"	d
VERSION	main.cpp	/^char VERSION[] = "008-012-047";$/;"	v	typeref:typename:char[]
VICVECTADDR	FreeRTOS/portable/RVDS/ARM7_LPC21xx/portASM.s	/^VICVECTADDR	EQU	0xFFFFF030$/;"	d
VOLUME_CONVERT	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_audio_codec.h	/^#define VOLUME_CONVERT(/;"	d
VPortYieldASM	FreeRTOS/portable/GCC/MicroBlaze/portasm.s	/^VPortYieldASM:$/;"	l
VPortYieldASM	FreeRTOS/portable/GCC/MicroBlazeV8/portasm.S	/^VPortYieldASM:$/;"	l
VREG_MR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 VREG_MR; 	\/\/ Voltage Regulator Mode Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
VREG_MR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 VREG_MR; 	\/\/ Voltage Regulator Mode Register$/;"	m	struct:_AT91S_VREG	typeref:typename:AT91_REG
VREG_MR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 VREG_MR; 	\/\/ Voltage Regulator Mode Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
VREG_MR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 VREG_MR; 	\/\/ Voltage Regulator Mode Register$/;"	m	struct:_AT91S_VREG	typeref:typename:AT91_REG
VREG_MR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 VREG_MR; 	\/\/ Voltage Regulator Mode Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
VREG_MR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 VREG_MR; 	\/\/ Voltage Regulator Mode Register$/;"	m	struct:_AT91S_VREG	typeref:typename:AT91_REG
VREG_MR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define VREG_MR /;"	d
VREG_MR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 VREG_MR; 	\/\/ Voltage Regulator Mode Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
VREG_MR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 VREG_MR; 	\/\/ Voltage Regulator Mode Register$/;"	m	struct:_AT91S_VREG	typeref:typename:AT91_REG
VREG_MR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define VREG_MR /;"	d
VTOR	Libraries/CMSIS/Include/core_cm3.h	/^  __IO uint32_t VTOR;                    \/*!< Offset: 0x008 (R\/W)  Vector Table Offset Registe/;"	m	struct:__anon84a975f30a08	typeref:typename:__IO uint32_t
VTOR	Libraries/CMSIS/Include/core_cm4.h	/^  __IO uint32_t VTOR;                    \/*!< Offset: 0x008 (R\/W)  Vector Table Offset Registe/;"	m	struct:__anon84a97a340a08	typeref:typename:__IO uint32_t
Vertical	Libraries/SDIO_Driver/example/Common/stm32_eval_legacy.h	/^#define Vertical /;"	d
VoltageRange_1	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_flash.h	/^#define VoltageRange_1 /;"	d
VoltageRange_2	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_flash.h	/^#define VoltageRange_2 /;"	d
VoltageRange_3	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_flash.h	/^#define VoltageRange_3 /;"	d
VoltageRange_4	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_flash.h	/^#define VoltageRange_4 /;"	d
WAKEUP_BUTTON_EXTI_IRQn	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval.h	/^#define WAKEUP_BUTTON_EXTI_IRQn /;"	d
WAKEUP_BUTTON_EXTI_LINE	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval.h	/^#define WAKEUP_BUTTON_EXTI_LINE /;"	d
WAKEUP_BUTTON_EXTI_PIN_SOURCE	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval.h	/^#define WAKEUP_BUTTON_EXTI_PIN_SOURCE /;"	d
WAKEUP_BUTTON_EXTI_PORT_SOURCE	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval.h	/^#define WAKEUP_BUTTON_EXTI_PORT_SOURCE /;"	d
WAKEUP_BUTTON_GPIO_CLK	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval.h	/^#define WAKEUP_BUTTON_GPIO_CLK /;"	d
WAKEUP_BUTTON_GPIO_PORT	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval.h	/^#define WAKEUP_BUTTON_GPIO_PORT /;"	d
WAKEUP_BUTTON_PIN	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval.h	/^#define WAKEUP_BUTTON_PIN /;"	d
WATCHDOG_DISABLED	FreeRTOS/portable/IAR/78K0R/portmacro.h	/^#define WATCHDOG_DISABLED /;"	d
WATCHDOG_DISABLED	FreeRTOS/portable/IAR/RL78/portmacro.h	/^#define WATCHDOG_DISABLED /;"	d
WAddr	Classes/I2C1class.cpp	/^   uint8_t WAddr, RAddr;$/;"	m	class:clsI2C1	typeref:typename:uint8_t	file:
WCHAR	Libraries/fatfs/src/integer.h	/^typedef unsigned short	WCHAR;$/;"	t	typeref:typename:unsigned short
WDG_IRQHandler	FreeRTOS/portable/IAR/STR91x/port.c	/^	void WDG_IRQHandler( void )$/;"	f	typeref:typename:void
WDTC_WDCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 WDTC_WDCR; 	\/\/ Watchdog Control Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
WDTC_WDCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 WDTC_WDCR; 	\/\/ Watchdog Control Register$/;"	m	struct:_AT91S_WDTC	typeref:typename:AT91_REG
WDTC_WDCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 WDTC_WDCR; 	\/\/ Watchdog Control Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
WDTC_WDCR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 WDTC_WDCR; 	\/\/ Watchdog Control Register$/;"	m	struct:_AT91S_WDTC	typeref:typename:AT91_REG
WDTC_WDCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 WDTC_WDCR; 	\/\/ Watchdog Control Register$/;"	m	struct:_AT91S_WDTC	typeref:typename:AT91_REG
WDTC_WDCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define WDTC_WDCR /;"	d
WDTC_WDCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 WDTC_WDCR; 	\/\/ Watchdog Control Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
WDTC_WDCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 WDTC_WDCR; 	\/\/ Watchdog Control Register$/;"	m	struct:_AT91S_WDTC	typeref:typename:AT91_REG
WDTC_WDCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define WDTC_WDCR /;"	d
WDTC_WDCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 WDTC_WDCR; 	\/\/ Watchdog Control Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
WDTC_WDCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 WDTC_WDCR; 	\/\/ Watchdog Control Register$/;"	m	struct:_AT91S_WDTC	typeref:typename:AT91_REG
WDTC_WDCR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define WDTC_WDCR /;"	d
WDTC_WDMR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 WDTC_WDMR; 	\/\/ Watchdog Mode Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
WDTC_WDMR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 WDTC_WDMR; 	\/\/ Watchdog Mode Register$/;"	m	struct:_AT91S_WDTC	typeref:typename:AT91_REG
WDTC_WDMR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 WDTC_WDMR; 	\/\/ Watchdog Mode Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
WDTC_WDMR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 WDTC_WDMR; 	\/\/ Watchdog Mode Register$/;"	m	struct:_AT91S_WDTC	typeref:typename:AT91_REG
WDTC_WDMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 WDTC_WDMR; 	\/\/ Watchdog Mode Register$/;"	m	struct:_AT91S_WDTC	typeref:typename:AT91_REG
WDTC_WDMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define WDTC_WDMR /;"	d
WDTC_WDMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 WDTC_WDMR; 	\/\/ Watchdog Mode Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
WDTC_WDMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 WDTC_WDMR; 	\/\/ Watchdog Mode Register$/;"	m	struct:_AT91S_WDTC	typeref:typename:AT91_REG
WDTC_WDMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define WDTC_WDMR /;"	d
WDTC_WDMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 WDTC_WDMR; 	\/\/ Watchdog Mode Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
WDTC_WDMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 WDTC_WDMR; 	\/\/ Watchdog Mode Register$/;"	m	struct:_AT91S_WDTC	typeref:typename:AT91_REG
WDTC_WDMR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define WDTC_WDMR /;"	d
WDTC_WDSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 WDTC_WDSR; 	\/\/ Watchdog Status Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
WDTC_WDSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 WDTC_WDSR; 	\/\/ Watchdog Status Register$/;"	m	struct:_AT91S_WDTC	typeref:typename:AT91_REG
WDTC_WDSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 WDTC_WDSR; 	\/\/ Watchdog Status Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
WDTC_WDSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 WDTC_WDSR; 	\/\/ Watchdog Status Register$/;"	m	struct:_AT91S_WDTC	typeref:typename:AT91_REG
WDTC_WDSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 WDTC_WDSR; 	\/\/ Watchdog Status Register$/;"	m	struct:_AT91S_WDTC	typeref:typename:AT91_REG
WDTC_WDSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	/^#define WDTC_WDSR /;"	d
WDTC_WDSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 WDTC_WDSR; 	\/\/ Watchdog Status Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
WDTC_WDSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 WDTC_WDSR; 	\/\/ Watchdog Status Register$/;"	m	struct:_AT91S_WDTC	typeref:typename:AT91_REG
WDTC_WDSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	/^#define WDTC_WDSR /;"	d
WDTC_WDSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 WDTC_WDSR; 	\/\/ Watchdog Status Register$/;"	m	struct:_AT91S_SYS	typeref:typename:AT91_REG
WDTC_WDSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 WDTC_WDSR; 	\/\/ Watchdog Status Register$/;"	m	struct:_AT91S_WDTC	typeref:typename:AT91_REG
WDTC_WDSR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	/^#define WDTC_WDSR /;"	d
WHITEMARKER	Classes/clsEcgAnalizer.cpp	/^   static const uint16_t WHITEMARKER = 1;$/;"	m	class:clsEcgAnalizer	typeref:typename:const uint16_t	file:
WIZC_FREERTOS_H	FreeRTOS/portable/WizC/PIC18/addFreeRTOS.h	/^#define WIZC_FREERTOS_H$/;"	d
WORD	Libraries/fatfs/src/integer.h	/^typedef unsigned short	WORD;$/;"	t	typeref:typename:unsigned short
WPR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t WPR;     \/*!< RTC write protection register,                            Address/;"	m	struct:__anon3e8f98ce1e08	typeref:typename:__IO uint32_t
WRITE_REG	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define WRITE_REG(/;"	d
WUTR	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  __IO uint32_t WUTR;    \/*!< RTC wakeup timer register,                                Address/;"	m	struct:__anon3e8f98ce1e08	typeref:typename:__IO uint32_t
WWDG	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define WWDG /;"	d
WWDG_BASE	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define WWDG_BASE /;"	d
WWDG_CFR_EWI	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  WWDG_CFR_EWI /;"	d
WWDG_CFR_W	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  WWDG_CFR_W /;"	d
WWDG_CFR_W0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  WWDG_CFR_W0 /;"	d
WWDG_CFR_W1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  WWDG_CFR_W1 /;"	d
WWDG_CFR_W2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  WWDG_CFR_W2 /;"	d
WWDG_CFR_W3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  WWDG_CFR_W3 /;"	d
WWDG_CFR_W4	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  WWDG_CFR_W4 /;"	d
WWDG_CFR_W5	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  WWDG_CFR_W5 /;"	d
WWDG_CFR_W6	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  WWDG_CFR_W6 /;"	d
WWDG_CFR_WDGTB	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  WWDG_CFR_WDGTB /;"	d
WWDG_CFR_WDGTB0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  WWDG_CFR_WDGTB0 /;"	d
WWDG_CFR_WDGTB1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  WWDG_CFR_WDGTB1 /;"	d
WWDG_CR_T	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  WWDG_CR_T /;"	d
WWDG_CR_T0	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  WWDG_CR_T0 /;"	d
WWDG_CR_T1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  WWDG_CR_T1 /;"	d
WWDG_CR_T2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  WWDG_CR_T2 /;"	d
WWDG_CR_T3	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  WWDG_CR_T3 /;"	d
WWDG_CR_T4	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  WWDG_CR_T4 /;"	d
WWDG_CR_T5	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  WWDG_CR_T5 /;"	d
WWDG_CR_T6	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  WWDG_CR_T6 /;"	d
WWDG_CR_WDGA	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  WWDG_CR_WDGA /;"	d
WWDG_ClearFlag	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_wwdg.c	/^void WWDG_ClearFlag(void)$/;"	f	typeref:typename:void
WWDG_DeInit	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_wwdg.c	/^void WWDG_DeInit(void)$/;"	f	typeref:typename:void
WWDG_Enable	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_wwdg.c	/^void WWDG_Enable(uint8_t Counter)$/;"	f	typeref:typename:void
WWDG_EnableIT	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_wwdg.c	/^void WWDG_EnableIT(void)$/;"	f	typeref:typename:void
WWDG_GetFlagStatus	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_wwdg.c	/^FlagStatus WWDG_GetFlagStatus(void)$/;"	f	typeref:typename:FlagStatus
WWDG_IRQHandler	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/arm/startup_stm32f2xx.s	/^WWDG_IRQHandler                                                       $/;"	l
WWDG_IRQHandler	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/iar/startup_stm32f2xx.s	/^WWDG_IRQHandler  $/;"	l
WWDG_IRQn	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  WWDG_IRQn                   = 0,      \/*!< Window WatchDog Interrupt                         /;"	e	enum:IRQn
WWDG_OFFSET	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_wwdg.c	/^#define WWDG_OFFSET /;"	d	file:
WWDG_Prescaler_1	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_wwdg.h	/^#define WWDG_Prescaler_1 /;"	d
WWDG_Prescaler_2	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_wwdg.h	/^#define WWDG_Prescaler_2 /;"	d
WWDG_Prescaler_4	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_wwdg.h	/^#define WWDG_Prescaler_4 /;"	d
WWDG_Prescaler_8	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_wwdg.h	/^#define WWDG_Prescaler_8 /;"	d
WWDG_SR_EWIF	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define  WWDG_SR_EWIF /;"	d
WWDG_SetCounter	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_wwdg.c	/^void WWDG_SetCounter(uint8_t Counter)$/;"	f	typeref:typename:void
WWDG_SetPrescaler	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_wwdg.c	/^void WWDG_SetPrescaler(uint32_t WWDG_Prescaler)$/;"	f	typeref:typename:void
WWDG_SetWindowValue	Libraries/STM32F2xx_StdPeriph_Driver/src/stm32f2xx_wwdg.c	/^void WWDG_SetWindowValue(uint8_t WindowValue)$/;"	f	typeref:typename:void
WWDG_TypeDef	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^} WWDG_TypeDef;$/;"	t	typeref:struct:__anon3e8f98ce2308
White	Libraries/SDIO_Driver/example/Common/stm32_eval_legacy.h	/^#define White /;"	d
Why does the format not provide constructs like macros and conditional statements?	Libraries/CMSIS/Documentation/CMSIS_System_View_Description.htm	/^conditional statements?<\/h3>$/;"	j
Width	Libraries/SDIO_Driver/example/Common/fonts.h	/^  uint16_t Width;$/;"	m	struct:_tFont	typeref:typename:uint16_t
WrBlockMisalign	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^  __IO uint8_t  WrBlockMisalign;      \/*!< Write block misalignment *\/$/;"	m	struct:__anon395a0ec00408	typeref:typename:__IO uint8_t
WrBlockMisalign	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^  __IO uint8_t  WrBlockMisalign;      \/*!< Write block misalignment *\/$/;"	m	struct:__anon40942c0d0408	typeref:typename:__IO uint8_t
WrProtectGrEnable	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^  __IO uint8_t  WrProtectGrEnable;    \/*!< Write protect group enable *\/$/;"	m	struct:__anon395a0ec00408	typeref:typename:__IO uint8_t
WrProtectGrEnable	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^  __IO uint8_t  WrProtectGrEnable;    \/*!< Write protect group enable *\/$/;"	m	struct:__anon40942c0d0408	typeref:typename:__IO uint8_t
WrProtectGrSize	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^  __IO uint8_t  WrProtectGrSize;      \/*!< Write protect group size *\/$/;"	m	struct:__anon395a0ec00408	typeref:typename:__IO uint8_t
WrProtectGrSize	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^  __IO uint8_t  WrProtectGrSize;      \/*!< Write protect group size *\/$/;"	m	struct:__anon40942c0d0408	typeref:typename:__IO uint8_t
WrSpeedFact	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^  __IO uint8_t  WrSpeedFact;          \/*!< Write speed factor *\/$/;"	m	struct:__anon395a0ec00408	typeref:typename:__IO uint8_t
WrSpeedFact	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^  __IO uint8_t  WrSpeedFact;          \/*!< Write speed factor *\/$/;"	m	struct:__anon40942c0d0408	typeref:typename:__IO uint8_t
WriteBlockPaPartial	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^  __IO uint8_t  WriteBlockPaPartial;  \/*!< Partial blocks for write allowed *\/$/;"	m	struct:__anon395a0ec00408	typeref:typename:__IO uint8_t
WriteBlockPaPartial	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^  __IO uint8_t  WriteBlockPaPartial;  \/*!< Partial blocks for write allowed *\/$/;"	m	struct:__anon40942c0d0408	typeref:typename:__IO uint8_t
X	FreeRTOS/portable/IAR/78K0R/ISR_Support.h	/^	XCH       A, X                  ; Restore the CS register.$/;"	v	typeref:typename:Restore the ES register.MOV A XCH
X	FreeRTOS/portable/IAR/RL78/ISR_Support.h	/^	XCH       A, X                  ; Restore the CS register.$/;"	v	typeref:typename:Restore the ES register.MOV A XCH
X	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.h	/^  uint16_t X;$/;"	m	struct:__anon013e87b80108	typeref:typename:uint16_t
X	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.h	/^  int16_t X;$/;"	m	struct:__anon016e386e0108	typeref:typename:int16_t
XERField	FreeRTOS/portable/GCC/PPC405_Xilinx/portasm.S	/^.set	XERField,    CTRField    + 4$/;"	d
XERField	FreeRTOS/portable/GCC/PPC440_Xilinx/portasm.S	/^.set	XERField,    CTRField    + 4$/;"	d
XWINDOW_MAX	Libraries/SDIO_Driver/example/Common/lcd_log_conf_template.h	/^#define XWINDOW_MAX /;"	d
Y	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.h	/^  uint16_t Y;$/;"	m	struct:__anon013e87b80108	typeref:typename:uint16_t
Y	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.h	/^  int16_t Y;$/;"	m	struct:__anon016e386e0108	typeref:typename:int16_t
YWINDOW_MIN	Libraries/SDIO_Driver/example/Common/lcd_log_conf_template.h	/^#define YWINDOW_MIN /;"	d
YWINDOW_SIZE	Libraries/SDIO_Driver/example/Common/lcd_log_conf_template.h	/^#define YWINDOW_SIZE /;"	d
Yellow	Libraries/SDIO_Driver/example/Common/stm32_eval_legacy.h	/^#define Yellow /;"	d
Z	Libraries/CMSIS/Include/core_cm0.h	/^    uint32_t Z:1;                        \/*!< bit:     30  Zero condition code flag           */;"	m	struct:__anon84a96930010a::__anon84a969300208	typeref:typename:uint32_t:1
Z	Libraries/CMSIS/Include/core_cm0.h	/^    uint32_t Z:1;                        \/*!< bit:     30  Zero condition code flag           */;"	m	struct:__anon84a96930050a::__anon84a969300608	typeref:typename:uint32_t:1
Z	Libraries/CMSIS/Include/core_cm3.h	/^    uint32_t Z:1;                        \/*!< bit:     30  Zero condition code flag           */;"	m	struct:__anon84a975f3010a::__anon84a975f30208	typeref:typename:uint32_t:1
Z	Libraries/CMSIS/Include/core_cm3.h	/^    uint32_t Z:1;                        \/*!< bit:     30  Zero condition code flag           */;"	m	struct:__anon84a975f3050a::__anon84a975f30608	typeref:typename:uint32_t:1
Z	Libraries/CMSIS/Include/core_cm4.h	/^    uint32_t Z:1;                        \/*!< bit:     30  Zero condition code flag           */;"	m	struct:__anon84a97a34010a::__anon84a97a340208	typeref:typename:uint32_t:1
Z	Libraries/CMSIS/Include/core_cm4.h	/^    uint32_t Z:1;                        \/*!< bit:     30  Zero condition code flag           */;"	m	struct:__anon84a97a34050a::__anon84a97a340608	typeref:typename:uint32_t:1
Z	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.h	/^  uint16_t Z;$/;"	m	struct:__anon013e87b80108	typeref:typename:uint16_t
_ARM_COMMON_TABLES_H	Libraries/CMSIS/Include/arm_common_tables.h	/^#define _ARM_COMMON_TABLES_H /;"	d
_ARM_MATH_H	Libraries/CMSIS/Include/arm_math.h	/^#define _ARM_MATH_H$/;"	d
_AT91S_ADC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^typedef struct _AT91S_ADC {$/;"	s
_AT91S_ADC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^typedef struct _AT91S_ADC {$/;"	s
_AT91S_ADC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^typedef struct _AT91S_ADC {$/;"	s
_AT91S_ADC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^typedef struct _AT91S_ADC {$/;"	s
_AT91S_ADC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^typedef struct _AT91S_ADC {$/;"	s
_AT91S_AES	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^typedef struct _AT91S_AES {$/;"	s
_AT91S_AES	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^typedef struct _AT91S_AES {$/;"	s
_AT91S_AES	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^typedef struct _AT91S_AES {$/;"	s
_AT91S_AES	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^typedef struct _AT91S_AES {$/;"	s
_AT91S_AIC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^typedef struct _AT91S_AIC {$/;"	s
_AT91S_AIC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^typedef struct _AT91S_AIC {$/;"	s
_AT91S_AIC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^typedef struct _AT91S_AIC {$/;"	s
_AT91S_AIC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^typedef struct _AT91S_AIC {$/;"	s
_AT91S_AIC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^typedef struct _AT91S_AIC {$/;"	s
_AT91S_CAN	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^typedef struct _AT91S_CAN {$/;"	s
_AT91S_CAN	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^typedef struct _AT91S_CAN {$/;"	s
_AT91S_CAN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^typedef struct _AT91S_CAN {$/;"	s
_AT91S_CAN	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^typedef struct _AT91S_CAN {$/;"	s
_AT91S_CAN_MB	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^typedef struct _AT91S_CAN_MB {$/;"	s
_AT91S_CAN_MB	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^typedef struct _AT91S_CAN_MB {$/;"	s
_AT91S_CAN_MB	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^typedef struct _AT91S_CAN_MB {$/;"	s
_AT91S_CAN_MB	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^typedef struct _AT91S_CAN_MB {$/;"	s
_AT91S_CKGR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^typedef struct _AT91S_CKGR {$/;"	s
_AT91S_CKGR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^typedef struct _AT91S_CKGR {$/;"	s
_AT91S_CKGR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^typedef struct _AT91S_CKGR {$/;"	s
_AT91S_CKGR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^typedef struct _AT91S_CKGR {$/;"	s
_AT91S_CKGR	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^typedef struct _AT91S_CKGR {$/;"	s
_AT91S_DBGU	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^typedef struct _AT91S_DBGU {$/;"	s
_AT91S_DBGU	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^typedef struct _AT91S_DBGU {$/;"	s
_AT91S_DBGU	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^typedef struct _AT91S_DBGU {$/;"	s
_AT91S_DBGU	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^typedef struct _AT91S_DBGU {$/;"	s
_AT91S_DBGU	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^typedef struct _AT91S_DBGU {$/;"	s
_AT91S_EMAC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^typedef struct _AT91S_EMAC {$/;"	s
_AT91S_EMAC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^typedef struct _AT91S_EMAC {$/;"	s
_AT91S_EMAC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^typedef struct _AT91S_EMAC {$/;"	s
_AT91S_EMAC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^typedef struct _AT91S_EMAC {$/;"	s
_AT91S_MC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^typedef struct _AT91S_MC {$/;"	s
_AT91S_MC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^typedef struct _AT91S_MC {$/;"	s
_AT91S_MC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^typedef struct _AT91S_MC {$/;"	s
_AT91S_MC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^typedef struct _AT91S_MC {$/;"	s
_AT91S_MC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^typedef struct _AT91S_MC {$/;"	s
_AT91S_PDC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^typedef struct _AT91S_PDC {$/;"	s
_AT91S_PDC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^typedef struct _AT91S_PDC {$/;"	s
_AT91S_PDC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^typedef struct _AT91S_PDC {$/;"	s
_AT91S_PDC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^typedef struct _AT91S_PDC {$/;"	s
_AT91S_PDC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^typedef struct _AT91S_PDC {$/;"	s
_AT91S_PIO	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^typedef struct _AT91S_PIO {$/;"	s
_AT91S_PIO	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^typedef struct _AT91S_PIO {$/;"	s
_AT91S_PIO	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^typedef struct _AT91S_PIO {$/;"	s
_AT91S_PIO	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^typedef struct _AT91S_PIO {$/;"	s
_AT91S_PIO	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^typedef struct _AT91S_PIO {$/;"	s
_AT91S_PITC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^typedef struct _AT91S_PITC {$/;"	s
_AT91S_PITC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^typedef struct _AT91S_PITC {$/;"	s
_AT91S_PITC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^typedef struct _AT91S_PITC {$/;"	s
_AT91S_PITC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^typedef struct _AT91S_PITC {$/;"	s
_AT91S_PITC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^typedef struct _AT91S_PITC {$/;"	s
_AT91S_PMC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^typedef struct _AT91S_PMC {$/;"	s
_AT91S_PMC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^typedef struct _AT91S_PMC {$/;"	s
_AT91S_PMC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^typedef struct _AT91S_PMC {$/;"	s
_AT91S_PMC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^typedef struct _AT91S_PMC {$/;"	s
_AT91S_PMC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^typedef struct _AT91S_PMC {$/;"	s
_AT91S_PWMC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^typedef struct _AT91S_PWMC {$/;"	s
_AT91S_PWMC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^typedef struct _AT91S_PWMC {$/;"	s
_AT91S_PWMC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^typedef struct _AT91S_PWMC {$/;"	s
_AT91S_PWMC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^typedef struct _AT91S_PWMC {$/;"	s
_AT91S_PWMC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^typedef struct _AT91S_PWMC {$/;"	s
_AT91S_PWMC_CH	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^typedef struct _AT91S_PWMC_CH {$/;"	s
_AT91S_PWMC_CH	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^typedef struct _AT91S_PWMC_CH {$/;"	s
_AT91S_PWMC_CH	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^typedef struct _AT91S_PWMC_CH {$/;"	s
_AT91S_PWMC_CH	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^typedef struct _AT91S_PWMC_CH {$/;"	s
_AT91S_PWMC_CH	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^typedef struct _AT91S_PWMC_CH {$/;"	s
_AT91S_RSTC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^typedef struct _AT91S_RSTC {$/;"	s
_AT91S_RSTC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^typedef struct _AT91S_RSTC {$/;"	s
_AT91S_RSTC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^typedef struct _AT91S_RSTC {$/;"	s
_AT91S_RSTC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^typedef struct _AT91S_RSTC {$/;"	s
_AT91S_RSTC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^typedef struct _AT91S_RSTC {$/;"	s
_AT91S_RTTC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^typedef struct _AT91S_RTTC {$/;"	s
_AT91S_RTTC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^typedef struct _AT91S_RTTC {$/;"	s
_AT91S_RTTC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^typedef struct _AT91S_RTTC {$/;"	s
_AT91S_RTTC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^typedef struct _AT91S_RTTC {$/;"	s
_AT91S_RTTC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^typedef struct _AT91S_RTTC {$/;"	s
_AT91S_SPI	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^typedef struct _AT91S_SPI {$/;"	s
_AT91S_SPI	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^typedef struct _AT91S_SPI {$/;"	s
_AT91S_SPI	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^typedef struct _AT91S_SPI {$/;"	s
_AT91S_SPI	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^typedef struct _AT91S_SPI {$/;"	s
_AT91S_SPI	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^typedef struct _AT91S_SPI {$/;"	s
_AT91S_SSC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^typedef struct _AT91S_SSC {$/;"	s
_AT91S_SSC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^typedef struct _AT91S_SSC {$/;"	s
_AT91S_SSC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^typedef struct _AT91S_SSC {$/;"	s
_AT91S_SSC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^typedef struct _AT91S_SSC {$/;"	s
_AT91S_SSC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^typedef struct _AT91S_SSC {$/;"	s
_AT91S_SYS	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^typedef struct _AT91S_SYS {$/;"	s
_AT91S_SYS	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^typedef struct _AT91S_SYS {$/;"	s
_AT91S_SYS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^typedef struct _AT91S_SYS {$/;"	s
_AT91S_SYS	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^typedef struct _AT91S_SYS {$/;"	s
_AT91S_SYSC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^typedef struct _AT91S_SYSC {$/;"	s
_AT91S_TC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^typedef struct _AT91S_TC {$/;"	s
_AT91S_TC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^typedef struct _AT91S_TC {$/;"	s
_AT91S_TC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^typedef struct _AT91S_TC {$/;"	s
_AT91S_TC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^typedef struct _AT91S_TC {$/;"	s
_AT91S_TC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^typedef struct _AT91S_TC {$/;"	s
_AT91S_TCB	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^typedef struct _AT91S_TCB {$/;"	s
_AT91S_TCB	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^typedef struct _AT91S_TCB {$/;"	s
_AT91S_TCB	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^typedef struct _AT91S_TCB {$/;"	s
_AT91S_TCB	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^typedef struct _AT91S_TCB {$/;"	s
_AT91S_TCB	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^typedef struct _AT91S_TCB {$/;"	s
_AT91S_TDES	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^typedef struct _AT91S_TDES {$/;"	s
_AT91S_TDES	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^typedef struct _AT91S_TDES {$/;"	s
_AT91S_TDES	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^typedef struct _AT91S_TDES {$/;"	s
_AT91S_TDES	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^typedef struct _AT91S_TDES {$/;"	s
_AT91S_TWI	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^typedef struct _AT91S_TWI {$/;"	s
_AT91S_TWI	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^typedef struct _AT91S_TWI {$/;"	s
_AT91S_TWI	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^typedef struct _AT91S_TWI {$/;"	s
_AT91S_TWI	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^typedef struct _AT91S_TWI {$/;"	s
_AT91S_TWI	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^typedef struct _AT91S_TWI {$/;"	s
_AT91S_UDP	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^typedef struct _AT91S_UDP {$/;"	s
_AT91S_UDP	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^typedef struct _AT91S_UDP {$/;"	s
_AT91S_UDP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^typedef struct _AT91S_UDP {$/;"	s
_AT91S_UDP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^typedef struct _AT91S_UDP {$/;"	s
_AT91S_UDP	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^typedef struct _AT91S_UDP {$/;"	s
_AT91S_USART	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^typedef struct _AT91S_USART {$/;"	s
_AT91S_USART	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^typedef struct _AT91S_USART {$/;"	s
_AT91S_USART	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^typedef struct _AT91S_USART {$/;"	s
_AT91S_USART	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^typedef struct _AT91S_USART {$/;"	s
_AT91S_USART	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^typedef struct _AT91S_USART {$/;"	s
_AT91S_VREG	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^typedef struct _AT91S_VREG {$/;"	s
_AT91S_VREG	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^typedef struct _AT91S_VREG {$/;"	s
_AT91S_VREG	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^typedef struct _AT91S_VREG {$/;"	s
_AT91S_VREG	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^typedef struct _AT91S_VREG {$/;"	s
_AT91S_WDTC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^typedef struct _AT91S_WDTC {$/;"	s
_AT91S_WDTC	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^typedef struct _AT91S_WDTC {$/;"	s
_AT91S_WDTC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^typedef struct _AT91S_WDTC {$/;"	s
_AT91S_WDTC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^typedef struct _AT91S_WDTC {$/;"	s
_AT91S_WDTC	FreeRTOS/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^typedef struct _AT91S_WDTC {$/;"	s
_BIT_SHIFT	Libraries/CMSIS/Include/core_cm0.h	/^#define _BIT_SHIFT(/;"	d
_CODE_PAGE	Libraries/fatfs/src/ffconf.h	/^#define _CODE_PAGE	/;"	d
_DF1E	Libraries/fatfs/src/ff.c	/^#define _DF1E	/;"	d	file:
_DF1S	Libraries/fatfs/src/ff.c	/^#define _DF1S	/;"	d	file:
_DF2E	Libraries/fatfs/src/ff.c	/^#define _DF2E	/;"	d	file:
_DF2S	Libraries/fatfs/src/ff.c	/^#define _DF2S	/;"	d	file:
_DISKIO_DEFINED	Libraries/fatfs/src/diskio.h	/^#define _DISKIO_DEFINED$/;"	d
_DS1E	Libraries/fatfs/src/ff.c	/^#define _DS1E	/;"	d	file:
_DS1S	Libraries/fatfs/src/ff.c	/^#define _DS1S	/;"	d	file:
_DS2E	Libraries/fatfs/src/ff.c	/^#define _DS2E	/;"	d	file:
_DS2S	Libraries/fatfs/src/ff.c	/^#define _DS2S	/;"	d	file:
_DS3E	Libraries/fatfs/src/ff.c	/^#define _DS3E	/;"	d	file:
_DS3S	Libraries/fatfs/src/ff.c	/^#define _DS3S	/;"	d	file:
_EXCVT	Libraries/fatfs/src/ff.c	/^#define _EXCVT /;"	d	file:
_FATFS	Libraries/fatfs/src/ff.h	/^#define _FATFS	/;"	d
_FFCONF	Libraries/fatfs/src/ffconf.h	/^#define _FFCONF /;"	d
_FREERTOS_DRIVERS_TICK_ISRTICK_C	FreeRTOS/portable/WizC/PIC18/Drivers/Tick/isrTick.c	/^#define _FREERTOS_DRIVERS_TICK_ISRTICK_C$/;"	d	file:
_FS_LOCK	Libraries/fatfs/src/ffconf.h	/^#define	_FS_LOCK	/;"	d
_FS_MINIMIZE	Libraries/fatfs/src/ffconf.h	/^#define _FS_MINIMIZE	/;"	d
_FS_READONLY	Libraries/fatfs/src/ffconf.h	/^#define _FS_READONLY	/;"	d
_FS_REENTRANT	Libraries/fatfs/src/ffconf.h	/^#define _FS_REENTRANT	/;"	d
_FS_RPATH	Libraries/fatfs/src/ffconf.h	/^#define _FS_RPATH	/;"	d
_FS_TIMEOUT	Libraries/fatfs/src/ffconf.h	/^#define _FS_TIMEOUT	/;"	d
_FS_TINY	Libraries/fatfs/src/ffconf.h	/^#define	_FS_TINY	/;"	d
_INTEGER	Libraries/fatfs/src/integer.h	/^#define _INTEGER$/;"	d
_IP_IDX	Libraries/CMSIS/Include/core_cm0.h	/^#define _IP_IDX(/;"	d
_LCD_LOG_line	Libraries/SDIO_Driver/example/Common/lcd_log.h	/^typedef struct _LCD_LOG_line$/;"	s
_LFN_UNICODE	Libraries/fatfs/src/ffconf.h	/^#define	_LFN_UNICODE	/;"	d
_MAX_LFN	Libraries/fatfs/src/ffconf.h	/^#define	_MAX_LFN	/;"	d
_MAX_SS	Libraries/fatfs/src/ffconf.h	/^#define	_MAX_SS	/;"	d
_MULTI_PARTITION	Libraries/fatfs/src/ffconf.h	/^#define	_MULTI_PARTITION	/;"	d
_Next	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/TASKING/cstart_thumb2.asm	/^_Next:$/;"	l
_SHP_IDX	Libraries/CMSIS/Include/core_cm0.h	/^#define _SHP_IDX(/;"	d
_START	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/TASKING/cstart_thumb2.asm	/^_START: $/;"	l
_SYNC_t	Libraries/fatfs/src/ffconf.h	/^#define	_SYNC_t	/;"	d
_T	Libraries/fatfs/src/ff.h	/^#define _T(/;"	d
_T1Interrupt	FreeRTOS/portable/MPLAB/PIC24_dsPIC/port.c	/^void __attribute__((__interrupt__, auto_psv)) _T1Interrupt( void )$/;"	f	typeref:typename:void
_TBLDEF	Libraries/fatfs/src/option/ccsbcs.c	/^#define _TBLDEF /;"	d	file:
_TEXT	Libraries/fatfs/src/ff.h	/^#define _TEXT(/;"	d
_TINY_TABLE	Libraries/fatfs/src/option/cc932.c	/^#define _TINY_TABLE	/;"	d	file:
_USE_ERASE	Libraries/fatfs/src/ffconf.h	/^#define	_USE_ERASE	/;"	d
_USE_FASTSEEK	Libraries/fatfs/src/ffconf.h	/^#define	_USE_FASTSEEK	/;"	d
_USE_FORWARD	Libraries/fatfs/src/ffconf.h	/^#define	_USE_FORWARD	/;"	d
_USE_IOCTL	Libraries/fatfs/src/diskio.h	/^#define _USE_IOCTL	/;"	d
_USE_LFN	Libraries/fatfs/src/ffconf.h	/^#define	_USE_LFN	/;"	d
_USE_MKFS	Libraries/fatfs/src/ffconf.h	/^#define	_USE_MKFS	/;"	d
_USE_STRFUNC	Libraries/fatfs/src/ffconf.h	/^#define	_USE_STRFUNC	/;"	d
_USE_WRITE	Libraries/fatfs/src/diskio.h	/^#define _USE_WRITE	/;"	d
_VOLUMES	Libraries/fatfs/src/ffconf.h	/^#define _VOLUMES	/;"	d
_WORD_ACCESS	Libraries/fatfs/src/ffconf.h	/^#define _WORD_ACCESS	/;"	d
__ASM	Libraries/CMSIS/Include/core_cm0.h	/^  #define __ASM /;"	d
__ASM	Libraries/CMSIS/Include/core_cm3.h	/^  #define __ASM /;"	d
__ASM	Libraries/CMSIS/Include/core_cm4.h	/^  #define __ASM /;"	d
__CLREX	Libraries/CMSIS/Include/core_cmInstr.h	/^#define __CLREX /;"	d
__CLREX	Libraries/CMSIS/Include/core_cmInstr.h	/^__attribute__( ( always_inline ) ) static __INLINE void __CLREX(void)$/;"	f	typeref:typename:__INLINE void
__CLZ	Libraries/CMSIS/Include/arm_math.h	/^  static __INLINE uint32_t __CLZ(q31_t data)$/;"	f	typeref:typename:__INLINE uint32_t
__CLZ	Libraries/CMSIS/Include/arm_math.h	/^#define __CLZ /;"	d
__CLZ	Libraries/CMSIS/Include/core_cmInstr.h	/^#define __CLZ /;"	d
__CLZ	Libraries/CMSIS/Include/core_cmInstr.h	/^__attribute__( ( always_inline ) ) static __INLINE uint8_t __CLZ(uint32_t value)$/;"	f	typeref:typename:__INLINE uint8_t
__CM0_CMSIS_VERSION	Libraries/CMSIS/Include/core_cm0.h	/^#define __CM0_CMSIS_VERSION /;"	d
__CM0_CMSIS_VERSION_MAIN	Libraries/CMSIS/Include/core_cm0.h	/^#define __CM0_CMSIS_VERSION_MAIN /;"	d
__CM0_CMSIS_VERSION_SUB	Libraries/CMSIS/Include/core_cm0.h	/^#define __CM0_CMSIS_VERSION_SUB /;"	d
__CM0_REV	Libraries/CMSIS/Include/core_cm0.h	/^    #define __CM0_REV /;"	d
__CM3_CMSIS_VERSION	Libraries/CMSIS/Include/core_cm3.h	/^#define __CM3_CMSIS_VERSION /;"	d
__CM3_CMSIS_VERSION_MAIN	Libraries/CMSIS/Include/core_cm3.h	/^#define __CM3_CMSIS_VERSION_MAIN /;"	d
__CM3_CMSIS_VERSION_SUB	Libraries/CMSIS/Include/core_cm3.h	/^#define __CM3_CMSIS_VERSION_SUB /;"	d
__CM3_REV	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define __CM3_REV /;"	d
__CM3_REV	Libraries/CMSIS/Include/core_cm3.h	/^    #define __CM3_REV /;"	d
__CM4_CMSIS_VERSION	Libraries/CMSIS/Include/core_cm4.h	/^#define __CM4_CMSIS_VERSION /;"	d
__CM4_CMSIS_VERSION_MAIN	Libraries/CMSIS/Include/core_cm4.h	/^#define __CM4_CMSIS_VERSION_MAIN /;"	d
__CM4_CMSIS_VERSION_SUB	Libraries/CMSIS/Include/core_cm4.h	/^#define __CM4_CMSIS_VERSION_SUB /;"	d
__CM4_REV	Libraries/CMSIS/Include/core_cm4.h	/^    #define __CM4_REV /;"	d
__CMSIS_GENERIC	Libraries/CMSIS/Include/arm_math.h	/^#define __CMSIS_GENERIC /;"	d
__CORE_CM0_H_DEPENDANT	Libraries/CMSIS/Include/core_cm0.h	/^#define __CORE_CM0_H_DEPENDANT$/;"	d
__CORE_CM0_H_GENERIC	Libraries/CMSIS/Include/core_cm0.h	/^#define __CORE_CM0_H_GENERIC$/;"	d
__CORE_CM3_H_DEPENDANT	Libraries/CMSIS/Include/core_cm3.h	/^#define __CORE_CM3_H_DEPENDANT$/;"	d
__CORE_CM3_H_GENERIC	Libraries/CMSIS/Include/core_cm3.h	/^#define __CORE_CM3_H_GENERIC$/;"	d
__CORE_CM4_H_DEPENDANT	Libraries/CMSIS/Include/core_cm4.h	/^#define __CORE_CM4_H_DEPENDANT$/;"	d
__CORE_CM4_H_GENERIC	Libraries/CMSIS/Include/core_cm4.h	/^#define __CORE_CM4_H_GENERIC$/;"	d
__CORE_CM4_SIMD_H	Libraries/CMSIS/Include/core_cm4_simd.h	/^#define __CORE_CM4_SIMD_H$/;"	d
__CORE_CMFUNC_H	Libraries/CMSIS/Include/core_cmFunc.h	/^#define __CORE_CMFUNC_H$/;"	d
__CORE_CMINSTR_H	Libraries/CMSIS/Include/core_cmInstr.h	/^#define __CORE_CMINSTR_H$/;"	d
__CORTEX_M	Libraries/CMSIS/Include/core_cm0.h	/^#define __CORTEX_M /;"	d
__CORTEX_M	Libraries/CMSIS/Include/core_cm3.h	/^#define __CORTEX_M /;"	d
__CORTEX_M	Libraries/CMSIS/Include/core_cm4.h	/^#define __CORTEX_M /;"	d
__DMB	Libraries/CMSIS/Include/core_cmInstr.h	/^#define __DMB(/;"	d
__DMB	Libraries/CMSIS/Include/core_cmInstr.h	/^__attribute__( ( always_inline ) ) static __INLINE void __DMB(void)$/;"	f	typeref:typename:__INLINE void
__DSB	Libraries/CMSIS/Include/core_cmInstr.h	/^#define __DSB(/;"	d
__DSB	Libraries/CMSIS/Include/core_cmInstr.h	/^__attribute__( ( always_inline ) ) static __INLINE void __DSB(void)$/;"	f	typeref:typename:__INLINE void
__FLASH_IF_H	Libraries/Flash/flash_if.h	/^#define __FLASH_IF_H$/;"	d
__FONTS_H	Libraries/SDIO_Driver/example/Common/fonts.h	/^#define __FONTS_H$/;"	d
__FPU_PRESENT	Libraries/CMSIS/Include/core_cm4.h	/^    #define __FPU_PRESENT /;"	d
__FPU_USED	Libraries/CMSIS/Include/core_cm0.h	/^#define __FPU_USED /;"	d
__FPU_USED	Libraries/CMSIS/Include/core_cm3.h	/^#define __FPU_USED /;"	d
__FPU_USED	Libraries/CMSIS/Include/core_cm4.h	/^      #define __FPU_USED /;"	d
__FreeRTOS_interrupt_handler	FreeRTOS/portable/GCC/MicroBlaze/portasm.s	/^__FreeRTOS_interrupt_handler:$/;"	l
__I	Libraries/CMSIS/Include/core_cm0.h	/^  #define   __I /;"	d
__I	Libraries/CMSIS/Include/core_cm3.h	/^  #define   __I /;"	d
__I	Libraries/CMSIS/Include/core_cm4.h	/^  #define   __I /;"	d
__INLINE	Libraries/CMSIS/Include/core_cm0.h	/^  #define __INLINE /;"	d
__INLINE	Libraries/CMSIS/Include/core_cm3.h	/^  #define __INLINE /;"	d
__INLINE	Libraries/CMSIS/Include/core_cm4.h	/^  #define __INLINE /;"	d
__IO	Libraries/CMSIS/Include/core_cm0.h	/^#define     __IO /;"	d
__IO	Libraries/CMSIS/Include/core_cm3.h	/^#define     __IO /;"	d
__IO	Libraries/CMSIS/Include/core_cm4.h	/^#define     __IO /;"	d
__ISB	Libraries/CMSIS/Include/core_cmInstr.h	/^#define __ISB(/;"	d
__ISB	Libraries/CMSIS/Include/core_cmInstr.h	/^__attribute__( ( always_inline ) ) static __INLINE void __ISB(void)$/;"	f	typeref:typename:__INLINE void
__LCD_LOG_CONF_H__	Libraries/SDIO_Driver/example/Common/lcd_log_conf_template.h	/^#define  __LCD_LOG_CONF_H__$/;"	d
__LCD_LOG_H__	Libraries/SDIO_Driver/example/Common/lcd_log.h	/^#define  __LCD_LOG_H__$/;"	d
__LDREXB	Libraries/CMSIS/Include/core_cmInstr.h	/^#define __LDREXB(/;"	d
__LDREXB	Libraries/CMSIS/Include/core_cmInstr.h	/^__attribute__( ( always_inline ) ) static __INLINE uint8_t __LDREXB(volatile uint8_t *addr)$/;"	f	typeref:typename:__INLINE uint8_t
__LDREXH	Libraries/CMSIS/Include/core_cmInstr.h	/^#define __LDREXH(/;"	d
__LDREXH	Libraries/CMSIS/Include/core_cmInstr.h	/^__attribute__( ( always_inline ) ) static __INLINE uint16_t __LDREXH(volatile uint16_t *addr)$/;"	f	typeref:typename:__INLINE uint16_t
__LDREXW	Libraries/CMSIS/Include/core_cmInstr.h	/^#define __LDREXW(/;"	d
__LDREXW	Libraries/CMSIS/Include/core_cmInstr.h	/^__attribute__( ( always_inline ) ) static __INLINE uint32_t __LDREXW(volatile uint32_t *addr)$/;"	f	typeref:typename:__INLINE uint32_t
__MAIN_H	main.h	/^#define __MAIN_H$/;"	d
__MISC_H	Libraries/STM32F2xx_StdPeriph_Driver/inc/misc.h	/^#define __MISC_H$/;"	d
__MPU_PRESENT	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define __MPU_PRESENT /;"	d
__MPU_PRESENT	Libraries/CMSIS/Include/core_cm3.h	/^    #define __MPU_PRESENT /;"	d
__MPU_PRESENT	Libraries/CMSIS/Include/core_cm4.h	/^    #define __MPU_PRESENT /;"	d
__NOP	Libraries/CMSIS/Include/core_cmInstr.h	/^#define __NOP /;"	d
__NOP	Libraries/CMSIS/Include/core_cmInstr.h	/^__attribute__( ( always_inline ) ) static __INLINE void __NOP(void)$/;"	f	typeref:typename:__INLINE void
__NVIC_PRIO_BITS	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define __NVIC_PRIO_BITS /;"	d
__NVIC_PRIO_BITS	Libraries/CMSIS/Include/core_cm0.h	/^    #define __NVIC_PRIO_BITS /;"	d
__NVIC_PRIO_BITS	Libraries/CMSIS/Include/core_cm3.h	/^    #define __NVIC_PRIO_BITS /;"	d
__NVIC_PRIO_BITS	Libraries/CMSIS/Include/core_cm4.h	/^    #define __NVIC_PRIO_BITS /;"	d
__O	Libraries/CMSIS/Include/core_cm0.h	/^#define     __O /;"	d
__O	Libraries/CMSIS/Include/core_cm3.h	/^#define     __O /;"	d
__O	Libraries/CMSIS/Include/core_cm4.h	/^#define     __O /;"	d
__PACKq7	Libraries/CMSIS/Include/arm_math.h	/^#define __PACKq7(/;"	d
__PKHBT	Libraries/CMSIS/Include/arm_math.h	/^#define __PKHBT(/;"	d
__PKHBT	Libraries/CMSIS/Include/core_cm4_simd.h	/^#define __PKHBT(/;"	d
__PKHTB	Libraries/CMSIS/Include/core_cm4_simd.h	/^#define __PKHTB(/;"	d
__QADD	Libraries/CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h3><a name="__QADD"><\/a>Function __QADD<\/h3>$/;"	a
__QADD	Libraries/CMSIS/Include/arm_math.h	/^  static __INLINE q31_t __QADD($/;"	f	typeref:typename:__INLINE q31_t
__QADD	Libraries/CMSIS/Include/core_cm4_simd.h	/^#define __QADD /;"	d
__QADD16	Libraries/CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h3><a name="__QADD16"><\/a>Function __QADD16<\/h3>$/;"	a
__QADD16	Libraries/CMSIS/Include/arm_math.h	/^  static __INLINE q31_t __QADD16($/;"	f	typeref:typename:__INLINE q31_t
__QADD16	Libraries/CMSIS/Include/core_cm4_simd.h	/^#define __QADD16 /;"	d
__QADD8	Libraries/CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h3><a name="__QADD8"><\/a>Function __QADD8<\/h3>$/;"	a
__QADD8	Libraries/CMSIS/Include/arm_math.h	/^  static __INLINE q31_t __QADD8($/;"	f	typeref:typename:__INLINE q31_t
__QADD8	Libraries/CMSIS/Include/core_cm4_simd.h	/^#define __QADD8 /;"	d
__QASX	Libraries/CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h3><a name="__QASX"><\/a>Function __QASX<\/h3>$/;"	a
__QASX	Libraries/CMSIS/Include/arm_math.h	/^  static __INLINE q31_t __QASX($/;"	f	typeref:typename:__INLINE q31_t
__QASX	Libraries/CMSIS/Include/core_cm4_simd.h	/^#define __QASX /;"	d
__QSAX	Libraries/CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h3><a name="__QSAX"><\/a>Function __QSAX<\/h3>$/;"	a
__QSAX	Libraries/CMSIS/Include/arm_math.h	/^  static __INLINE q31_t __QSAX($/;"	f	typeref:typename:__INLINE q31_t
__QSAX	Libraries/CMSIS/Include/core_cm4_simd.h	/^#define __QSAX /;"	d
__QSUB	Libraries/CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h3><a name="__QSUB"><\/a>Function __QSUB<\/h3>$/;"	a
__QSUB	Libraries/CMSIS/Include/arm_math.h	/^  static __INLINE q31_t __QSUB($/;"	f	typeref:typename:__INLINE q31_t
__QSUB	Libraries/CMSIS/Include/core_cm4_simd.h	/^#define __QSUB /;"	d
__QSUB16	Libraries/CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h3><a name="__QSUB16"><\/a>Function __QSUB16<\/h3>$/;"	a
__QSUB16	Libraries/CMSIS/Include/arm_math.h	/^  static __INLINE q31_t __QSUB16($/;"	f	typeref:typename:__INLINE q31_t
__QSUB16	Libraries/CMSIS/Include/core_cm4_simd.h	/^#define __QSUB16 /;"	d
__QSUB8	Libraries/CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h3><a name="__QSUB8"><\/a>Function __QSUB8<\/h3>$/;"	a
__QSUB8	Libraries/CMSIS/Include/arm_math.h	/^  static __INLINE q31_t __QSUB8($/;"	f	typeref:typename:__INLINE q31_t
__QSUB8	Libraries/CMSIS/Include/core_cm4_simd.h	/^#define __QSUB8 /;"	d
__RBIT	Libraries/CMSIS/Include/core_cmInstr.h	/^#define __RBIT /;"	d
__RBIT	Libraries/CMSIS/Include/core_cmInstr.h	/^__attribute__( ( always_inline ) ) static __INLINE uint32_t __RBIT(uint32_t value)$/;"	f	typeref:typename:__INLINE uint32_t
__REV	Libraries/CMSIS/Include/core_cmInstr.h	/^#define __REV /;"	d
__REV	Libraries/CMSIS/Include/core_cmInstr.h	/^__attribute__( ( always_inline ) ) static __INLINE uint32_t __REV(uint32_t value)$/;"	f	typeref:typename:__INLINE uint32_t
__REV16	Libraries/CMSIS/Include/core_cmInstr.h	/^__attribute__( ( always_inline ) ) static __INLINE uint32_t __REV16(uint32_t value)$/;"	f	typeref:typename:__INLINE uint32_t
__REV16	Libraries/CMSIS/Include/core_cmInstr.h	/^static __INLINE __ASM uint32_t __REV16(uint32_t value)$/;"	f	typeref:typename:__INLINE __ASM uint32_t
__REVSH	Libraries/CMSIS/Include/core_cmInstr.h	/^__attribute__( ( always_inline ) ) static __INLINE int32_t __REVSH(int32_t value)$/;"	f	typeref:typename:__INLINE int32_t
__REVSH	Libraries/CMSIS/Include/core_cmInstr.h	/^static __INLINE __ASM int32_t __REVSH(int32_t value)$/;"	f	typeref:typename:__INLINE __ASM int32_t
__SADD16	Libraries/CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h3><a name="__SADD16"><\/a>Function __SADD16<\/h3>$/;"	a
__SADD16	Libraries/CMSIS/Include/core_cm4_simd.h	/^#define __SADD16 /;"	d
__SADD8	Libraries/CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h3><a name="__SADD8"><\/a>Function __SADD8<\/h3>$/;"	a
__SADD8	Libraries/CMSIS/Include/core_cm4_simd.h	/^#define __SADD8 /;"	d
__SASX	Libraries/CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h3><a name="__SASX"><\/a>Function __SASX<\/h3>$/;"	a
__SASX	Libraries/CMSIS/Include/core_cm4_simd.h	/^#define __SASX /;"	d
__SEL	Libraries/CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h3><a name="__SEL"><\/a>Function __SEL<\/h3>$/;"	a
__SEL	Libraries/CMSIS/Include/core_cm4_simd.h	/^#define __SEL /;"	d
__SEV	Libraries/CMSIS/Include/core_cmInstr.h	/^#define __SEV /;"	d
__SEV	Libraries/CMSIS/Include/core_cmInstr.h	/^__attribute__( ( always_inline ) ) static __INLINE void __SEV(void)$/;"	f	typeref:typename:__INLINE void
__SHADD16	Libraries/CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h3><a name="__SHADD16"><\/a>Function __SHADD16<\/h3>$/;"	a
__SHADD16	Libraries/CMSIS/Include/arm_math.h	/^  static __INLINE q31_t __SHADD16($/;"	f	typeref:typename:__INLINE q31_t
__SHADD16	Libraries/CMSIS/Include/core_cm4_simd.h	/^#define __SHADD16 /;"	d
__SHADD8	Libraries/CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h3><a name="__SHADD8"><\/a>Function __SHADD8<\/h3>$/;"	a
__SHADD8	Libraries/CMSIS/Include/core_cm4_simd.h	/^#define __SHADD8 /;"	d
__SHASX	Libraries/CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h3><a name="__SHASX"><\/a>Function __SHASX<\/h3>$/;"	a
__SHASX	Libraries/CMSIS/Include/arm_math.h	/^  static __INLINE q31_t __SHASX($/;"	f	typeref:typename:__INLINE q31_t
__SHASX	Libraries/CMSIS/Include/core_cm4_simd.h	/^#define __SHASX /;"	d
__SHSAX	Libraries/CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h3><a name="__SHSAX"><\/a>Function __SHSAX<\/h3>$/;"	a
__SHSAX	Libraries/CMSIS/Include/arm_math.h	/^  static __INLINE q31_t __SHSAX($/;"	f	typeref:typename:__INLINE q31_t
__SHSAX	Libraries/CMSIS/Include/core_cm4_simd.h	/^#define __SHSAX /;"	d
__SHSUB16	Libraries/CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h3><a name="__SHSUB16"><\/a>Function __SHSUB16<\/h3>$/;"	a
__SHSUB16	Libraries/CMSIS/Include/arm_math.h	/^  static __INLINE q31_t __SHSUB16($/;"	f	typeref:typename:__INLINE q31_t
__SHSUB16	Libraries/CMSIS/Include/core_cm4_simd.h	/^#define __SHSUB16 /;"	d
__SHSUB8	Libraries/CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h3><a name="__SHSUB8"><\/a>Function __SHSUB8<\/h3>$/;"	a
__SHSUB8	Libraries/CMSIS/Include/core_cm4_simd.h	/^#define __SHSUB8 /;"	d
__SIMD32	Libraries/CMSIS/Include/arm_math.h	/^#define __SIMD32(/;"	d
__SMLAD	Libraries/CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h3><a name="__SMLAD"><\/a>Function __SMLAD<\/h3>$/;"	a
__SMLAD	Libraries/CMSIS/Include/arm_math.h	/^  static __INLINE q31_t __SMLAD($/;"	f	typeref:typename:__INLINE q31_t
__SMLAD	Libraries/CMSIS/Include/core_cm4_simd.h	/^#define __SMLAD /;"	d
__SMLADX	Libraries/CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h3><a name="__SMLADX"><\/a>Function __SMLADX<\/h3>$/;"	a
__SMLADX	Libraries/CMSIS/Include/arm_math.h	/^  static __INLINE q31_t __SMLADX($/;"	f	typeref:typename:__INLINE q31_t
__SMLADX	Libraries/CMSIS/Include/core_cm4_simd.h	/^#define __SMLADX /;"	d
__SMLALD	Libraries/CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h3><a name="__SMLALD"><\/a>Function __SMLALD<\/h3>$/;"	a
__SMLALD	Libraries/CMSIS/Include/arm_math.h	/^  static __INLINE q63_t __SMLALD($/;"	f	typeref:typename:__INLINE q63_t
__SMLALD	Libraries/CMSIS/Include/core_cm4_simd.h	/^#define __SMLALD /;"	d
__SMLALDX	Libraries/CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h3><a name="__SMLALDX"><\/a>Function __SMLALDX<\/h3>$/;"	a
__SMLALDX	Libraries/CMSIS/Include/arm_math.h	/^  static __INLINE q63_t __SMLALDX($/;"	f	typeref:typename:__INLINE q63_t
__SMLALDX	Libraries/CMSIS/Include/core_cm4_simd.h	/^#define __SMLALDX /;"	d
__SMLSD	Libraries/CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h3><a name="__SMLSD"><\/a>Function __SMLSD<\/h3>$/;"	a
__SMLSD	Libraries/CMSIS/Include/core_cm4_simd.h	/^#define __SMLSD /;"	d
__SMLSDX	Libraries/CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h3><a name="__SMLSDX"><\/a>Function __SMLSDX<\/h3>$/;"	a
__SMLSDX	Libraries/CMSIS/Include/arm_math.h	/^  static __INLINE q31_t __SMLSDX($/;"	f	typeref:typename:__INLINE q31_t
__SMLSDX	Libraries/CMSIS/Include/core_cm4_simd.h	/^#define __SMLSDX /;"	d
__SMLSLD	Libraries/CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h3><a name="__SMLSLD"><\/a>Function __SMLSLD<\/h3>$/;"	a
__SMLSLD	Libraries/CMSIS/Include/core_cm4_simd.h	/^#define __SMLSLD /;"	d
__SMLSLDX	Libraries/CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h3><a name="__SMLSLDX"><\/a>Function __SMLSLDX<\/h3>$/;"	a
__SMLSLDX	Libraries/CMSIS/Include/core_cm4_simd.h	/^#define __SMLSLDX /;"	d
__SMUAD	Libraries/CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h3><a name="__SMUAD"><\/a>Function __SMUAD<\/h3>$/;"	a
__SMUAD	Libraries/CMSIS/Include/arm_math.h	/^  static __INLINE q31_t __SMUAD($/;"	f	typeref:typename:__INLINE q31_t
__SMUAD	Libraries/CMSIS/Include/core_cm4_simd.h	/^#define __SMUAD /;"	d
__SMUADX	Libraries/CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h3><a name="__SMUADX"><\/a>Function __SMUADX<\/h3>$/;"	a
__SMUADX	Libraries/CMSIS/Include/arm_math.h	/^  static __INLINE q31_t __SMUADX($/;"	f	typeref:typename:__INLINE q31_t
__SMUADX	Libraries/CMSIS/Include/core_cm4_simd.h	/^#define __SMUADX /;"	d
__SMUSD	Libraries/CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h3><a name="__SMUSD"><\/a>Function __SMUSD<\/h3>$/;"	a
__SMUSD	Libraries/CMSIS/Include/arm_math.h	/^  static __INLINE q31_t __SMUSD($/;"	f	typeref:typename:__INLINE q31_t
__SMUSD	Libraries/CMSIS/Include/core_cm4_simd.h	/^#define __SMUSD /;"	d
__SMUSDX	Libraries/CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h3><a name="__SMUSDX"><\/a>Function __SMUSDX<\/h3>$/;"	a
__SMUSDX	Libraries/CMSIS/Include/arm_math.h	/^  static __INLINE q31_t __SMUSDX($/;"	f	typeref:typename:__INLINE q31_t
__SMUSDX	Libraries/CMSIS/Include/core_cm4_simd.h	/^#define __SMUSDX /;"	d
__SSAT	Libraries/CMSIS/Include/arm_math.h	/^  static __INLINE q31_t __SSAT($/;"	f	typeref:typename:__INLINE q31_t
__SSAT	Libraries/CMSIS/Include/core_cmInstr.h	/^#define __SSAT /;"	d
__SSAT	Libraries/CMSIS/Include/core_cmInstr.h	/^#define __SSAT(/;"	d
__SSAT16	Libraries/CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h3><a name="__SSAT16"><\/a>Function __SSAT16<\/h3>$/;"	a
__SSAT16	Libraries/CMSIS/Include/core_cm4_simd.h	/^#define __SSAT16 /;"	d
__SSAX	Libraries/CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h3><a name="__SSAX"><\/a>Function __SSAX<\/h3>$/;"	a
__SSAX	Libraries/CMSIS/Include/core_cm4_simd.h	/^#define __SSAX /;"	d
__SSUB16	Libraries/CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h3><a name="__SSUB16"><\/a>Function __SSUB16<\/h3>$/;"	a
__SSUB16	Libraries/CMSIS/Include/core_cm4_simd.h	/^#define __SSUB16 /;"	d
__SSUB8	Libraries/CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h3><a name="__SSUB8"><\/a>Function __SSUB8<\/h3>$/;"	a
__SSUB8	Libraries/CMSIS/Include/core_cm4_simd.h	/^#define __SSUB8 /;"	d
__STM322xG_EVAL_AUDIOCODEC_H	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_audio_codec.h	/^#define __STM322xG_EVAL_AUDIOCODEC_H$/;"	d
__STM322xG_EVAL_FSMC_ONENAND_H	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_fsmc_onenand.h	/^#define __STM322xG_EVAL_FSMC_ONENAND_H$/;"	d
__STM322xG_EVAL_FSMC_PSRAM_H	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_fsmc_psram.h	/^#define __STM322xG_EVAL_FSMC_PSRAM_H$/;"	d
__STM322xG_EVAL_FSMC_SRAM_H	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_fsmc_sram.h	/^#define __STM322xG_EVAL_FSMC_SRAM_H$/;"	d
__STM322xG_EVAL_H	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval.h	/^#define __STM322xG_EVAL_H$/;"	d
__STM322xG_EVAL_I2C_EE_H	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_i2c_ee.h	/^#define __STM322xG_EVAL_I2C_EE_H$/;"	d
__STM322xG_EVAL_IOE_H	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.h	/^#define __STM322xG_EVAL_IOE_H$/;"	d
__STM322xG_EVAL_LCD_H	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.h	/^#define __STM322xG_EVAL_LCD_H$/;"	d
__STM322xG_EVAL_SDIO_SD_H	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^#define __STM322xG_EVAL_SDIO_SD_H$/;"	d
__STM322xG_EVAL_SDIO_SD_H	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^#define __STM322xG_EVAL_SDIO_SD_H$/;"	d
__STM32F2XX_STDPERIPH_VERSION	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define __STM32F2XX_STDPERIPH_VERSION /;"	d
__STM32F2XX_STDPERIPH_VERSION_MAIN	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define __STM32F2XX_STDPERIPH_VERSION_MAIN /;"	d
__STM32F2XX_STDPERIPH_VERSION_RC	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define __STM32F2XX_STDPERIPH_VERSION_RC /;"	d
__STM32F2XX_STDPERIPH_VERSION_SUB1	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define __STM32F2XX_STDPERIPH_VERSION_SUB1 /;"	d
__STM32F2XX_STDPERIPH_VERSION_SUB2	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define __STM32F2XX_STDPERIPH_VERSION_SUB2 /;"	d
__STM32F2xx_ADC_H	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_adc.h	/^#define __STM32F2xx_ADC_H$/;"	d
__STM32F2xx_CAN_H	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_can.h	/^#define __STM32F2xx_CAN_H$/;"	d
__STM32F2xx_CONF_H	Libraries/SDIO_Driver/example/SDIO/uSDCard/stm32f2xx_conf.h	/^#define __STM32F2xx_CONF_H$/;"	d
__STM32F2xx_CONF_H	stm32f2xx_conf.h	/^#define __STM32F2xx_CONF_H$/;"	d
__STM32F2xx_CRC_H	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_crc.h	/^#define __STM32F2xx_CRC_H$/;"	d
__STM32F2xx_CRYP_H	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_cryp.h	/^#define __STM32F2xx_CRYP_H$/;"	d
__STM32F2xx_DAC_H	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dac.h	/^#define __STM32F2xx_DAC_H$/;"	d
__STM32F2xx_DBGMCU_H	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dbgmcu.h	/^#define __STM32F2xx_DBGMCU_H$/;"	d
__STM32F2xx_DCMI_H	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dcmi.h	/^#define __STM32F2xx_DCMI_H$/;"	d
__STM32F2xx_DMA_H	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dma.h	/^#define __STM32F2xx_DMA_H$/;"	d
__STM32F2xx_EXTI_H	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_exti.h	/^#define __STM32F2xx_EXTI_H$/;"	d
__STM32F2xx_FLASH_H	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_flash.h	/^#define __STM32F2xx_FLASH_H$/;"	d
__STM32F2xx_FSMC_H	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_fsmc.h	/^#define __STM32F2xx_FSMC_H$/;"	d
__STM32F2xx_GPIO_H	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_gpio.h	/^#define __STM32F2xx_GPIO_H$/;"	d
__STM32F2xx_H	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define __STM32F2xx_H$/;"	d
__STM32F2xx_HASH_H	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_hash.h	/^#define __STM32F2xx_HASH_H$/;"	d
__STM32F2xx_I2C_H	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_i2c.h	/^#define __STM32F2xx_I2C_H$/;"	d
__STM32F2xx_IT_H	Libraries/SDIO_Driver/example/SDIO/uSDCard/stm32f2xx_it.h	/^#define __STM32F2xx_IT_H$/;"	d
__STM32F2xx_IT_H	stm32f2xx_it.h	/^#define __STM32F2xx_IT_H$/;"	d
__STM32F2xx_IWDG_H	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_iwdg.h	/^#define __STM32F2xx_IWDG_H$/;"	d
__STM32F2xx_PWR_H	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_pwr.h	/^#define __STM32F2xx_PWR_H$/;"	d
__STM32F2xx_RCC_H	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^#define __STM32F2xx_RCC_H$/;"	d
__STM32F2xx_RNG_H	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rng.h	/^#define __STM32F2xx_RNG_H$/;"	d
__STM32F2xx_RTC_H	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rtc.h	/^#define __STM32F2xx_RTC_H$/;"	d
__STM32F2xx_SDIO_H	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_sdio.h	/^#define __STM32F2xx_SDIO_H$/;"	d
__STM32F2xx_SPI_H	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_spi.h	/^#define __STM32F2xx_SPI_H$/;"	d
__STM32F2xx_SYSCFG_H	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_syscfg.h	/^#define __STM32F2xx_SYSCFG_H$/;"	d
__STM32F2xx_TIM_H	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^#define __STM32F2xx_TIM_H$/;"	d
__STM32F2xx_USART_H	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_usart.h	/^#define __STM32F2xx_USART_H$/;"	d
__STM32F2xx_WWDG_H	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_wwdg.h	/^#define __STM32F2xx_WWDG_H$/;"	d
__STM32_EVAL_LEGACY_H	Libraries/SDIO_Driver/example/Common/stm32_eval_legacy.h	/^#define __STM32_EVAL_LEGACY_H$/;"	d
__STREXB	Libraries/CMSIS/Include/core_cmInstr.h	/^#define __STREXB(/;"	d
__STREXB	Libraries/CMSIS/Include/core_cmInstr.h	/^__attribute__( ( always_inline ) ) static __INLINE uint32_t __STREXB(uint8_t value, volatile uin/;"	f	typeref:typename:__INLINE uint32_t
__STREXH	Libraries/CMSIS/Include/core_cmInstr.h	/^#define __STREXH(/;"	d
__STREXH	Libraries/CMSIS/Include/core_cmInstr.h	/^__attribute__( ( always_inline ) ) static __INLINE uint32_t __STREXH(uint16_t value, volatile ui/;"	f	typeref:typename:__INLINE uint32_t
__STREXW	Libraries/CMSIS/Include/core_cmInstr.h	/^#define __STREXW(/;"	d
__STREXW	Libraries/CMSIS/Include/core_cmInstr.h	/^__attribute__( ( always_inline ) ) static __INLINE uint32_t __STREXW(uint32_t value, volatile ui/;"	f	typeref:typename:__INLINE uint32_t
__SXTAB16	Libraries/CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h3><a name="__SXTAB16"><\/a>Function __SXTAB16<\/h3>$/;"	a
__SXTAB16	Libraries/CMSIS/Include/core_cm4_simd.h	/^#define __SXTAB16 /;"	d
__SXTB16	Libraries/CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h3><a name="__SXTB16"><\/a>Function __SXTB16<\/h3>$/;"	a
__SXTB16	Libraries/CMSIS/Include/core_cm4_simd.h	/^#define __SXTB16 /;"	d
__SYSTEM_STM32F2XX_H	Libraries/CMSIS/Device/ST/STM32F2xx/Include/system_stm32f2xx.h	/^#define __SYSTEM_STM32F2XX_H$/;"	d
__UADD16	Libraries/CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h3><a name="__UADD16"><\/a>Function __UADD16<\/h3>$/;"	a
__UADD16	Libraries/CMSIS/Include/core_cm4_simd.h	/^#define __UADD16 /;"	d
__UADD8	Libraries/CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h3><a name="__UADD8"><\/a>Function __UADD8<\/h3>$/;"	a
__UADD8	Libraries/CMSIS/Include/core_cm4_simd.h	/^#define __UADD8 /;"	d
__UASX	Libraries/CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h3><a name="__UASX"><\/a>Function __UASX<\/h3>$/;"	a
__UASX	Libraries/CMSIS/Include/core_cm4_simd.h	/^#define __UASX /;"	d
__UHADD16	Libraries/CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h3><a name="__UHADD16"><\/a>Function __UHADD16<\/h3>$/;"	a
__UHADD16	Libraries/CMSIS/Include/core_cm4_simd.h	/^#define __UHADD16 /;"	d
__UHADD8	Libraries/CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h3><a name="__UHADD8"><\/a>Function __UHADD8<\/h3>$/;"	a
__UHADD8	Libraries/CMSIS/Include/core_cm4_simd.h	/^#define __UHADD8 /;"	d
__UHASX	Libraries/CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h3><a name="__UHASX"><\/a>Function __UHASX<\/h3>$/;"	a
__UHASX	Libraries/CMSIS/Include/core_cm4_simd.h	/^#define __UHASX /;"	d
__UHSAX	Libraries/CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h3><a name="__UHSAX"><\/a>Function __UHSAX<\/h3>$/;"	a
__UHSAX	Libraries/CMSIS/Include/core_cm4_simd.h	/^#define __UHSAX /;"	d
__UHSUB16	Libraries/CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h3><a name="__UHSUB16"><\/a>Function __UHSUB16<\/h3>$/;"	a
__UHSUB16	Libraries/CMSIS/Include/core_cm4_simd.h	/^#define __UHSUB16 /;"	d
__UHSUB8	Libraries/CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h3><a name="__UHSUB8"><\/a>Function __UHSUB8<\/h3>$/;"	a
__UHSUB8	Libraries/CMSIS/Include/core_cm4_simd.h	/^#define __UHSUB8 /;"	d
__UQADD16	Libraries/CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h3><a name="__UQADD16"><\/a>Function __UQADD16<\/h3>$/;"	a
__UQADD16	Libraries/CMSIS/Include/core_cm4_simd.h	/^#define __UQADD16 /;"	d
__UQADD8	Libraries/CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h3><a name="__UQADD8"><\/a>Function __UQADD8<\/h3>$/;"	a
__UQADD8	Libraries/CMSIS/Include/core_cm4_simd.h	/^#define __UQADD8 /;"	d
__UQASX	Libraries/CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h3><a name="__UQASX"><\/a>Function __UQASX<\/h3>$/;"	a
__UQASX	Libraries/CMSIS/Include/core_cm4_simd.h	/^#define __UQASX /;"	d
__UQSAX	Libraries/CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h3><a name="__UQSAX"><\/a>Function __UQSAX<\/h3>$/;"	a
__UQSAX	Libraries/CMSIS/Include/core_cm4_simd.h	/^#define __UQSAX /;"	d
__UQSUB16	Libraries/CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h3><a name="__UQSUB16"><\/a>Function __UQSUB16<\/h3>$/;"	a
__UQSUB16	Libraries/CMSIS/Include/core_cm4_simd.h	/^#define __UQSUB16 /;"	d
__UQSUB8	Libraries/CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h3><a name="__UQSUB8"><\/a>Function __UQSUB8<\/h3>$/;"	a
__UQSUB8	Libraries/CMSIS/Include/core_cm4_simd.h	/^#define __UQSUB8 /;"	d
__USAD8	Libraries/CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h3><a name="__USAD8"><\/a>Function __USAD8<\/h3>$/;"	a
__USAD8	Libraries/CMSIS/Include/core_cm4_simd.h	/^#define __USAD8 /;"	d
__USADA8	Libraries/CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h3><a name="__USADA8"><\/a>Function __USADA8<\/h3>$/;"	a
__USADA8	Libraries/CMSIS/Include/core_cm4_simd.h	/^#define __USADA8 /;"	d
__USAT	Libraries/CMSIS/Include/core_cmInstr.h	/^#define __USAT /;"	d
__USAT	Libraries/CMSIS/Include/core_cmInstr.h	/^#define __USAT(/;"	d
__USAT16	Libraries/CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h3><a name="__USAT16"><\/a>Function __USAT16<\/h3>$/;"	a
__USAT16	Libraries/CMSIS/Include/core_cm4_simd.h	/^#define __USAT16 /;"	d
__USAX	Libraries/CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h3><a name="__USAX"><\/a>Function __USAX<\/h3>$/;"	a
__USAX	Libraries/CMSIS/Include/core_cm4_simd.h	/^#define __USAX /;"	d
__USUB16	Libraries/CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h3><a name="__USUB16"><\/a>Function __USUB16<\/h3>$/;"	a
__USUB16	Libraries/CMSIS/Include/core_cm4_simd.h	/^#define __USUB16 /;"	d
__USUB8	Libraries/CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h3><a name="__USUB8"><\/a>Function __USUB8<\/h3>$/;"	a
__USUB8	Libraries/CMSIS/Include/core_cm4_simd.h	/^#define __USUB8 /;"	d
__UXTAB16	Libraries/CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h3><a name="__UXTAB16"><\/a>Function __UXTAB16<\/h3>$/;"	a
__UXTAB16	Libraries/CMSIS/Include/core_cm4_simd.h	/^#define __UXTAB16 /;"	d
__UXTB16	Libraries/CMSIS/Documentation/CMSIS_CM4_SIMD.htm	/^<h3><a name="__UXTB16"><\/a>Function __UXTB16<\/h3>$/;"	a
__UXTB16	Libraries/CMSIS/Include/core_cm4_simd.h	/^#define __UXTB16 /;"	d
__Vectors	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/arm/startup_stm32f2xx.s	/^__Vectors       DCD     __initial_sp               ; Top of Stack$/;"	l
__Vectors_End	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/arm/startup_stm32f2xx.s	/^__Vectors_End$/;"	l
__Vectors_Size	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/arm/startup_stm32f2xx.s	/^__Vectors_Size  EQU  __Vectors_End - __Vectors$/;"	d
__Vendor_SysTickConfig	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^#define __Vendor_SysTickConfig /;"	d
__Vendor_SysTickConfig	Libraries/CMSIS/Include/core_cm0.h	/^    #define __Vendor_SysTickConfig /;"	d
__Vendor_SysTickConfig	Libraries/CMSIS/Include/core_cm3.h	/^    #define __Vendor_SysTickConfig /;"	d
__Vendor_SysTickConfig	Libraries/CMSIS/Include/core_cm4.h	/^    #define __Vendor_SysTickConfig /;"	d
__WFE	Libraries/CMSIS/Include/core_cmInstr.h	/^#define __WFE /;"	d
__WFE	Libraries/CMSIS/Include/core_cmInstr.h	/^__attribute__( ( always_inline ) ) static __INLINE void __WFE(void)$/;"	f	typeref:typename:__INLINE void
__WFI	Libraries/CMSIS/Include/core_cmInstr.h	/^#define __WFI /;"	d
__WFI	Libraries/CMSIS/Include/core_cmInstr.h	/^__attribute__( ( always_inline ) ) static __INLINE void __WFI(void)$/;"	f	typeref:typename:__INLINE void
___interrupt_27	FreeRTOS/portable/IAR/RX600/port_asm.s	/^___interrupt_27:$/;"	l
__anon013e87b80108	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.h	/^{$/;"	s
__anon013e87b80203	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.h	/^{ $/;"	g
__anon013e87b80303	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.h	/^{$/;"	g
__anon013e87b80403	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.h	/^{$/;"	g
__anon013e87b80503	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.h	/^{$/;"	g
__anon016e38690108	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.c	/^{$/;"	s	file:
__anon016e386e0108	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.h	/^{$/;"	s
__anon1ef57e4b0103	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_flash.h	/^{ $/;"	g
__anon28f5fbbb0108	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_cryp.h	/^{$/;"	s
__anon28f5fbbb0208	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_cryp.h	/^{$/;"	s
__anon28f5fbbb0308	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_cryp.h	/^{$/;"	s
__anon28f5fbbb0408	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_cryp.h	/^{$/;"	s
__anon2a35027a0108	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dcmi.h	/^{$/;"	s
__anon2a35027a0208	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dcmi.h	/^{$/;"	s
__anon2a35027a0308	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dcmi.h	/^{$/;"	s
__anon2e0a04570103	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_exti.h	/^{$/;"	g
__anon2e0a04570203	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_exti.h	/^{$/;"	g
__anon2e0a04570308	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_exti.h	/^{$/;"	s
__anon3000c2460108	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_fsmc.h	/^{$/;"	s
__anon3000c2460208	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_fsmc.h	/^{$/;"	s
__anon3000c2460308	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_fsmc.h	/^{$/;"	s
__anon3000c2460408	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_fsmc.h	/^{$/;"	s
__anon3000c2460508	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_fsmc.h	/^{$/;"	s
__anon321da2ec0103	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_gpio.h	/^{ $/;"	g
__anon321da2ec0203	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_gpio.h	/^{ $/;"	g
__anon321da2ec0303	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_gpio.h	/^{ $/;"	g
__anon321da2ec0403	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_gpio.h	/^{ $/;"	g
__anon321da2ec0503	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_gpio.h	/^{ $/;"	g
__anon321da2ec0608	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_gpio.h	/^{$/;"	s
__anon333c485c0103	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval.h	/^{$/;"	g
__anon333c485c0203	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval.h	/^{  $/;"	g
__anon333c485c0303	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval.h	/^{  $/;"	g
__anon333c485c0403	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval.h	/^{ $/;"	g
__anon333c485c0503	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval.h	/^{$/;"	g
__anon3368ba010108	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_hash.h	/^{$/;"	s
__anon3368ba010208	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_hash.h	/^{$/;"	s
__anon3368ba010308	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_hash.h	/^{$/;"	s
__anon34f12a240103	Libraries/fatfs/src/diskio.h	/^typedef enum {$/;"	g
__anon395a0ec00103	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^{$/;"	g
__anon395a0ec00203	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^{$/;"	g
__anon395a0ec00303	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^{$/;"	g
__anon395a0ec00408	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^{$/;"	s
__anon395a0ec00508	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^{$/;"	s
__anon395a0ec00608	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^{$/;"	s
__anon395a0ec00708	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.h	/^{$/;"	s
__anon3e8f98ce0103	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^typedef enum {RESET = 0, SET = !RESET} FlagStatus, ITStatus;$/;"	g
__anon3e8f98ce0203	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^typedef enum {DISABLE = 0, ENABLE = !DISABLE} FunctionalState;$/;"	g
__anon3e8f98ce0303	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^typedef enum {ERROR = 0, SUCCESS = !ERROR} ErrorStatus;$/;"	g
__anon3e8f98ce0408	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^{$/;"	s
__anon3e8f98ce0508	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^{$/;"	s
__anon3e8f98ce0608	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^{$/;"	s
__anon3e8f98ce0708	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^{$/;"	s
__anon3e8f98ce0808	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^{$/;"	s
__anon3e8f98ce0908	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^{$/;"	s
__anon3e8f98ce0a08	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^{$/;"	s
__anon3e8f98ce0b08	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^{$/;"	s
__anon3e8f98ce0c08	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^{$/;"	s
__anon3e8f98ce0d08	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^{$/;"	s
__anon3e8f98ce0e08	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^{$/;"	s
__anon3e8f98ce0f08	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^{$/;"	s
__anon3e8f98ce1008	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^{$/;"	s
__anon3e8f98ce1108	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^{$/;"	s
__anon3e8f98ce1208	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^{$/;"	s
__anon3e8f98ce1308	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^{$/;"	s
__anon3e8f98ce1408	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^{$/;"	s
__anon3e8f98ce1508	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^{$/;"	s
__anon3e8f98ce1608	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^{$/;"	s
__anon3e8f98ce1708	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^{$/;"	s
__anon3e8f98ce1808	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^{$/;"	s
__anon3e8f98ce1908	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^{$/;"	s
__anon3e8f98ce1a08	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^{$/;"	s
__anon3e8f98ce1b08	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^{$/;"	s
__anon3e8f98ce1c08	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^{$/;"	s
__anon3e8f98ce1d08	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^{$/;"	s
__anon3e8f98ce1e08	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^{$/;"	s
__anon3e8f98ce1f08	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^{$/;"	s
__anon3e8f98ce2008	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^{$/;"	s
__anon3e8f98ce2108	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^{$/;"	s
__anon3e8f98ce2208	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^{$/;"	s
__anon3e8f98ce2308	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^{$/;"	s
__anon3e8f98ce2408	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^{$/;"	s
__anon3e8f98ce2508	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^{$/;"	s
__anon3e8f98ce2608	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^{$/;"	s
__anon40942c0d0103	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^{$/;"	g
__anon40942c0d0203	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^{$/;"	g
__anon40942c0d0303	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^{$/;"	g
__anon40942c0d0408	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^{$/;"	s
__anon40942c0d0508	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^{$/;"	s
__anon40942c0d0608	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^{$/;"	s
__anon40942c0d0708	Libraries/SDIO_Driver/stm32_sdio_sd.h	/^{$/;"	s
__anon4d42646c0108	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_sdio.h	/^{$/;"	s
__anon4d42646c0208	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_sdio.h	/^{$/;"	s
__anon4d42646c0308	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_sdio.h	/^{$/;"	s
__anon84a96930010a	Libraries/CMSIS/Include/core_cm0.h	/^{$/;"	u
__anon84a969300208	Libraries/CMSIS/Include/core_cm0.h	/^  {$/;"	s	union:__anon84a96930010a
__anon84a96930030a	Libraries/CMSIS/Include/core_cm0.h	/^{$/;"	u
__anon84a969300408	Libraries/CMSIS/Include/core_cm0.h	/^  {$/;"	s	union:__anon84a96930030a
__anon84a96930050a	Libraries/CMSIS/Include/core_cm0.h	/^{$/;"	u
__anon84a969300608	Libraries/CMSIS/Include/core_cm0.h	/^  {$/;"	s	union:__anon84a96930050a
__anon84a96930070a	Libraries/CMSIS/Include/core_cm0.h	/^{$/;"	u
__anon84a969300808	Libraries/CMSIS/Include/core_cm0.h	/^  {$/;"	s	union:__anon84a96930070a
__anon84a969300908	Libraries/CMSIS/Include/core_cm0.h	/^{$/;"	s
__anon84a969300a08	Libraries/CMSIS/Include/core_cm0.h	/^{$/;"	s
__anon84a969300b08	Libraries/CMSIS/Include/core_cm0.h	/^{$/;"	s
__anon84a975f3010a	Libraries/CMSIS/Include/core_cm3.h	/^{$/;"	u
__anon84a975f30208	Libraries/CMSIS/Include/core_cm3.h	/^  {$/;"	s	union:__anon84a975f3010a
__anon84a975f3030a	Libraries/CMSIS/Include/core_cm3.h	/^{$/;"	u
__anon84a975f30408	Libraries/CMSIS/Include/core_cm3.h	/^  {$/;"	s	union:__anon84a975f3030a
__anon84a975f3050a	Libraries/CMSIS/Include/core_cm3.h	/^{$/;"	u
__anon84a975f30608	Libraries/CMSIS/Include/core_cm3.h	/^  {$/;"	s	union:__anon84a975f3050a
__anon84a975f3070a	Libraries/CMSIS/Include/core_cm3.h	/^{$/;"	u
__anon84a975f30808	Libraries/CMSIS/Include/core_cm3.h	/^  {$/;"	s	union:__anon84a975f3070a
__anon84a975f30908	Libraries/CMSIS/Include/core_cm3.h	/^{$/;"	s
__anon84a975f30a08	Libraries/CMSIS/Include/core_cm3.h	/^{$/;"	s
__anon84a975f30b08	Libraries/CMSIS/Include/core_cm3.h	/^{$/;"	s
__anon84a975f30c08	Libraries/CMSIS/Include/core_cm3.h	/^{$/;"	s
__anon84a975f30d08	Libraries/CMSIS/Include/core_cm3.h	/^{$/;"	s
__anon84a975f30e0a	Libraries/CMSIS/Include/core_cm3.h	/^  {$/;"	u	struct:__anon84a975f30d08
__anon84a975f30f08	Libraries/CMSIS/Include/core_cm3.h	/^{$/;"	s
__anon84a975f31008	Libraries/CMSIS/Include/core_cm3.h	/^{$/;"	s
__anon84a97a34010a	Libraries/CMSIS/Include/core_cm4.h	/^{$/;"	u
__anon84a97a340208	Libraries/CMSIS/Include/core_cm4.h	/^  {$/;"	s	union:__anon84a97a34010a
__anon84a97a34030a	Libraries/CMSIS/Include/core_cm4.h	/^{$/;"	u
__anon84a97a340408	Libraries/CMSIS/Include/core_cm4.h	/^  {$/;"	s	union:__anon84a97a34030a
__anon84a97a34050a	Libraries/CMSIS/Include/core_cm4.h	/^{$/;"	u
__anon84a97a340608	Libraries/CMSIS/Include/core_cm4.h	/^  {$/;"	s	union:__anon84a97a34050a
__anon84a97a34070a	Libraries/CMSIS/Include/core_cm4.h	/^{$/;"	u
__anon84a97a340808	Libraries/CMSIS/Include/core_cm4.h	/^  {$/;"	s	union:__anon84a97a34070a
__anon84a97a340908	Libraries/CMSIS/Include/core_cm4.h	/^{$/;"	s
__anon84a97a340a08	Libraries/CMSIS/Include/core_cm4.h	/^{$/;"	s
__anon84a97a340b08	Libraries/CMSIS/Include/core_cm4.h	/^{$/;"	s
__anon84a97a340c08	Libraries/CMSIS/Include/core_cm4.h	/^{$/;"	s
__anon84a97a340d08	Libraries/CMSIS/Include/core_cm4.h	/^{$/;"	s
__anon84a97a340e0a	Libraries/CMSIS/Include/core_cm4.h	/^  {$/;"	u	struct:__anon84a97a340d08
__anon84a97a340f08	Libraries/CMSIS/Include/core_cm4.h	/^{$/;"	s
__anon84a97a341008	Libraries/CMSIS/Include/core_cm4.h	/^{$/;"	s
__anon84a97a341108	Libraries/CMSIS/Include/core_cm4.h	/^{$/;"	s
__anon8c803ffe0103	Libraries/SDIO_Driver/example/SDIO/uSDCard/main.c	/^typedef enum {FAILED = 0, PASSED = !FAILED} TestStatus;$/;"	g	file:
__anon8f6bd1b10103	Libraries/CMSIS/Include/arm_math.h	/^    {$/;"	g
__anon8f6bd1b10208	Libraries/CMSIS/Include/arm_math.h	/^  {$/;"	s
__anon8f6bd1b10308	Libraries/CMSIS/Include/arm_math.h	/^  {$/;"	s
__anon8f6bd1b10408	Libraries/CMSIS/Include/arm_math.h	/^  {$/;"	s
__anon8f6bd1b10508	Libraries/CMSIS/Include/arm_math.h	/^  {$/;"	s
__anon8f6bd1b10608	Libraries/CMSIS/Include/arm_math.h	/^  {$/;"	s
__anon8f6bd1b10708	Libraries/CMSIS/Include/arm_math.h	/^  {$/;"	s
__anon8f6bd1b10808	Libraries/CMSIS/Include/arm_math.h	/^  {$/;"	s
__anon8f6bd1b10908	Libraries/CMSIS/Include/arm_math.h	/^  {$/;"	s
__anon8f6bd1b10a08	Libraries/CMSIS/Include/arm_math.h	/^  {$/;"	s
__anon8f6bd1b10b08	Libraries/CMSIS/Include/arm_math.h	/^  {$/;"	s
__anon8f6bd1b10c08	Libraries/CMSIS/Include/arm_math.h	/^  {$/;"	s
__anon8f6bd1b10d08	Libraries/CMSIS/Include/arm_math.h	/^  {$/;"	s
__anon8f6bd1b10e08	Libraries/CMSIS/Include/arm_math.h	/^  {$/;"	s
__anon8f6bd1b10f08	Libraries/CMSIS/Include/arm_math.h	/^  {$/;"	s
__anon8f6bd1b11008	Libraries/CMSIS/Include/arm_math.h	/^  {$/;"	s
__anon8f6bd1b11108	Libraries/CMSIS/Include/arm_math.h	/^  {$/;"	s
__anon8f6bd1b11208	Libraries/CMSIS/Include/arm_math.h	/^  {$/;"	s
__anon8f6bd1b11308	Libraries/CMSIS/Include/arm_math.h	/^  {$/;"	s
__anon8f6bd1b11408	Libraries/CMSIS/Include/arm_math.h	/^  {$/;"	s
__anon8f6bd1b11508	Libraries/CMSIS/Include/arm_math.h	/^  {$/;"	s
__anon8f6bd1b11608	Libraries/CMSIS/Include/arm_math.h	/^  {$/;"	s
__anon8f6bd1b11708	Libraries/CMSIS/Include/arm_math.h	/^  {$/;"	s
__anon8f6bd1b11808	Libraries/CMSIS/Include/arm_math.h	/^  {$/;"	s
__anon8f6bd1b11908	Libraries/CMSIS/Include/arm_math.h	/^  {$/;"	s
__anon8f6bd1b11a08	Libraries/CMSIS/Include/arm_math.h	/^  {$/;"	s
__anon8f6bd1b11b08	Libraries/CMSIS/Include/arm_math.h	/^  {$/;"	s
__anon8f6bd1b11c08	Libraries/CMSIS/Include/arm_math.h	/^  {$/;"	s
__anon8f6bd1b11d08	Libraries/CMSIS/Include/arm_math.h	/^  {$/;"	s
__anon8f6bd1b11e08	Libraries/CMSIS/Include/arm_math.h	/^  {$/;"	s
__anon8f6bd1b11f08	Libraries/CMSIS/Include/arm_math.h	/^  {$/;"	s
__anon8f6bd1b12008	Libraries/CMSIS/Include/arm_math.h	/^  {$/;"	s
__anon8f6bd1b12108	Libraries/CMSIS/Include/arm_math.h	/^  {$/;"	s
__anon8f6bd1b12208	Libraries/CMSIS/Include/arm_math.h	/^  {$/;"	s
__anon8f6bd1b12308	Libraries/CMSIS/Include/arm_math.h	/^  {$/;"	s
__anon8f6bd1b12408	Libraries/CMSIS/Include/arm_math.h	/^  {$/;"	s
__anon8f6bd1b12508	Libraries/CMSIS/Include/arm_math.h	/^  {$/;"	s
__anon8f6bd1b12608	Libraries/CMSIS/Include/arm_math.h	/^  {$/;"	s
__anon8f6bd1b12708	Libraries/CMSIS/Include/arm_math.h	/^  {$/;"	s
__anon8f6bd1b12808	Libraries/CMSIS/Include/arm_math.h	/^  {$/;"	s
__anon8f6bd1b12908	Libraries/CMSIS/Include/arm_math.h	/^  {$/;"	s
__anon8f6bd1b12a08	Libraries/CMSIS/Include/arm_math.h	/^  {$/;"	s
__anon8f6bd1b12b08	Libraries/CMSIS/Include/arm_math.h	/^  {$/;"	s
__anon8f6bd1b12c08	Libraries/CMSIS/Include/arm_math.h	/^  {$/;"	s
__anon8f6bd1b12d08	Libraries/CMSIS/Include/arm_math.h	/^  {$/;"	s
__anon8f6bd1b12e08	Libraries/CMSIS/Include/arm_math.h	/^  {$/;"	s
__anon8f6bd1b12f08	Libraries/CMSIS/Include/arm_math.h	/^  {$/;"	s
__anon8f6bd1b13008	Libraries/CMSIS/Include/arm_math.h	/^  {$/;"	s
__anon8f6bd1b13108	Libraries/CMSIS/Include/arm_math.h	/^  {$/;"	s
__anon8f6bd1b13208	Libraries/CMSIS/Include/arm_math.h	/^  {$/;"	s
__anon8f6bd1b13308	Libraries/CMSIS/Include/arm_math.h	/^  {$/;"	s
__anon8f6bd1b13408	Libraries/CMSIS/Include/arm_math.h	/^  {$/;"	s
__anon94583fe80108	Libraries/fatfs/src/ff.c	/^typedef struct {$/;"	s	file:
__anon94583fed0108	Libraries/fatfs/src/ff.h	/^typedef struct {$/;"	s
__anon94583fed0208	Libraries/fatfs/src/ff.h	/^typedef struct {$/;"	s
__anon94583fed0308	Libraries/fatfs/src/ff.h	/^typedef struct {$/;"	s
__anon94583fed0408	Libraries/fatfs/src/ff.h	/^typedef struct {$/;"	s
__anon94583fed0508	Libraries/fatfs/src/ff.h	/^typedef struct {$/;"	s
__anon94583fed0603	Libraries/fatfs/src/ff.h	/^typedef enum {$/;"	g
__anonb1f2d0ac0108	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_usart.h	/^{$/;"	s
__anonb1f2d0ac0208	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_usart.h	/^{$/;"	s
__anonb37e18c50108	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_adc.h	/^{$/;"	s
__anonb37e18c50208	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_adc.h	/^{$/;"	s
__anonb3a0d36f0108	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_can.h	/^{$/;"	s
__anonb3a0d36f0208	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_can.h	/^{$/;"	s
__anonb3a0d36f0308	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_can.h	/^{$/;"	s
__anonb3a0d36f0408	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_can.h	/^{$/;"	s
__anonb3b2bd250108	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dac.h	/^{$/;"	s
__anonb3b9492f0108	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_dma.h	/^{$/;"	s
__anonb3f371db0108	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_i2c.h	/^{$/;"	s
__anonb4b12cf50108	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rcc.h	/^{$/;"	s
__anonb4ba7f660108	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rtc.h	/^{$/;"	s
__anonb4ba7f660208	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rtc.h	/^{$/;"	s
__anonb4ba7f660308	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rtc.h	/^{$/;"	s
__anonb4ba7f660408	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_rtc.h	/^{$/;"	s
__anonb4ca7fe90108	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_spi.h	/^{$/;"	s
__anonb4ca7fe90208	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_spi.h	/^{$/;"	s
__anonb4d8d2c70108	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^{$/;"	s
__anonb4d8d2c70208	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^{$/;"	s
__anonb4d8d2c70308	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^{$/;"	s
__anonb4d8d2c70408	Libraries/STM32F2xx_StdPeriph_Driver/inc/stm32f2xx_tim.h	/^{$/;"	s
__anonb8f0b6e60108	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_fsmc_onenand.h	/^{$/;"	s
__anonb8f0b6e60203	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_fsmc_onenand.h	/^{$/;"	g
__anonb8f0b6e60308	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_fsmc_onenand.h	/^{$/;"	s
__anonc0abbf730108	FreeRTOS/portable/MSVC-MingW/port.c	/^{$/;"	s	file:
__anonc75c76890108	Libraries/STM32F2xx_StdPeriph_Driver/inc/misc.h	/^{$/;"	s
__cs3_isr_interrupt_80	FreeRTOS/portable/GCC/ColdFire_V2/portasm.S	/^__cs3_isr_interrupt_80:$/;"	l
__disable_fault_irq	Libraries/CMSIS/Include/core_cmFunc.h	/^#define __disable_fault_irq /;"	d
__disable_fault_irq	Libraries/CMSIS/Include/core_cmFunc.h	/^__attribute__( ( always_inline ) ) static __INLINE void __disable_fault_irq(void)$/;"	f	typeref:typename:__INLINE void
__disable_irq	Libraries/CMSIS/Include/core_cmFunc.h	/^__attribute__( ( always_inline ) ) static __INLINE void __disable_irq(void)$/;"	f	typeref:typename:__INLINE void
__enable_fault_irq	Libraries/CMSIS/Include/core_cmFunc.h	/^#define __enable_fault_irq /;"	d
__enable_fault_irq	Libraries/CMSIS/Include/core_cmFunc.h	/^__attribute__( ( always_inline ) ) static __INLINE void __enable_fault_irq(void)$/;"	f	typeref:typename:__INLINE void
__enable_irq	Libraries/CMSIS/Include/core_cmFunc.h	/^__attribute__( ( always_inline ) ) static __INLINE void __enable_irq(void)$/;"	f	typeref:typename:__INLINE void
__get_APSR	Libraries/CMSIS/Include/core_cmFunc.h	/^__attribute__( ( always_inline ) ) static __INLINE uint32_t __get_APSR(void)$/;"	f	typeref:typename:__INLINE uint32_t
__get_APSR	Libraries/CMSIS/Include/core_cmFunc.h	/^static __INLINE uint32_t __get_APSR(void)$/;"	f	typeref:typename:__INLINE uint32_t
__get_BASEPRI	Libraries/CMSIS/Include/core_cmFunc.h	/^__attribute__( ( always_inline ) ) static __INLINE uint32_t __get_BASEPRI(void)$/;"	f	typeref:typename:__INLINE uint32_t
__get_BASEPRI	Libraries/CMSIS/Include/core_cmFunc.h	/^static __INLINE uint32_t  __get_BASEPRI(void)$/;"	f	typeref:typename:__INLINE uint32_t
__get_CONTROL	Libraries/CMSIS/Include/core_cmFunc.h	/^__attribute__( ( always_inline ) ) static __INLINE uint32_t __get_CONTROL(void)$/;"	f	typeref:typename:__INLINE uint32_t
__get_CONTROL	Libraries/CMSIS/Include/core_cmFunc.h	/^static __INLINE uint32_t __get_CONTROL(void)$/;"	f	typeref:typename:__INLINE uint32_t
__get_FAULTMASK	Libraries/CMSIS/Include/core_cmFunc.h	/^__attribute__( ( always_inline ) ) static __INLINE uint32_t __get_FAULTMASK(void)$/;"	f	typeref:typename:__INLINE uint32_t
__get_FAULTMASK	Libraries/CMSIS/Include/core_cmFunc.h	/^static __INLINE uint32_t __get_FAULTMASK(void)$/;"	f	typeref:typename:__INLINE uint32_t
__get_FPSCR	Libraries/CMSIS/Include/core_cmFunc.h	/^__attribute__( ( always_inline ) ) static __INLINE uint32_t __get_FPSCR(void)$/;"	f	typeref:typename:__INLINE uint32_t
__get_FPSCR	Libraries/CMSIS/Include/core_cmFunc.h	/^static __INLINE uint32_t __get_FPSCR(void)$/;"	f	typeref:typename:__INLINE uint32_t
__get_IPSR	Libraries/CMSIS/Include/core_cmFunc.h	/^__attribute__( ( always_inline ) ) static __INLINE uint32_t __get_IPSR(void)$/;"	f	typeref:typename:__INLINE uint32_t
__get_IPSR	Libraries/CMSIS/Include/core_cmFunc.h	/^static __INLINE uint32_t __get_IPSR(void)$/;"	f	typeref:typename:__INLINE uint32_t
__get_MSP	Libraries/CMSIS/Include/core_cmFunc.h	/^__attribute__( ( always_inline ) ) static __INLINE uint32_t __get_MSP(void)$/;"	f	typeref:typename:__INLINE uint32_t
__get_MSP	Libraries/CMSIS/Include/core_cmFunc.h	/^static __INLINE uint32_t __get_MSP(void)$/;"	f	typeref:typename:__INLINE uint32_t
__get_PRIMASK	Libraries/CMSIS/Include/core_cmFunc.h	/^__attribute__( ( always_inline ) ) static __INLINE uint32_t __get_PRIMASK(void)$/;"	f	typeref:typename:__INLINE uint32_t
__get_PRIMASK	Libraries/CMSIS/Include/core_cmFunc.h	/^static __INLINE uint32_t __get_PRIMASK(void)$/;"	f	typeref:typename:__INLINE uint32_t
__get_PSP	Libraries/CMSIS/Include/core_cmFunc.h	/^__attribute__( ( always_inline ) ) static __INLINE uint32_t __get_PSP(void)$/;"	f	typeref:typename:__INLINE uint32_t
__get_PSP	Libraries/CMSIS/Include/core_cmFunc.h	/^static __INLINE uint32_t __get_PSP(void)$/;"	f	typeref:typename:__INLINE uint32_t
__get_argcv	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/TASKING/cstart_thumb2.asm	/^__get_argcv:                    ; weak definition$/;"	l
__get_xPSR	Libraries/CMSIS/Include/core_cmFunc.h	/^__attribute__( ( always_inline ) ) static __INLINE uint32_t __get_xPSR(void)$/;"	f	typeref:typename:__INLINE uint32_t
__get_xPSR	Libraries/CMSIS/Include/core_cmFunc.h	/^static __INLINE uint32_t __get_xPSR(void)$/;"	f	typeref:typename:__INLINE uint32_t
__heap_base	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/arm/startup_stm32f2xx.s	/^__heap_base$/;"	l
__heap_limit	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/arm/startup_stm32f2xx.s	/^__heap_limit$/;"	l
__initial_sp	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/arm/startup_stm32f2xx.s	/^__initial_sp$/;"	l
__interrupt	FreeRTOS/portable/BCC/16BitDOS/Flsh186/port.c	/^static void ( __interrupt __far *pxOldSwitchISR )();$/;"	v	typeref:typename:void (__far * pxOldSwitchISR)()	file:
__interrupt	FreeRTOS/portable/BCC/16BitDOS/PC/port.c	/^static void ( __interrupt __far *pxOldSwitchISR )();		$/;"	v	typeref:typename:void (__far * pxOldSwitchISR)()	file:
__interrupt	FreeRTOS/portable/BCC/16BitDOS/PC/port.c	/^static void ( __interrupt __far *pxOldSwitchISRPlus1 )();	$/;"	v	typeref:typename:void (__far * pxOldSwitchISRPlus1)()	file:
__interrupt	FreeRTOS/portable/oWatcom/16BitDOS/Flsh186/port.c	/^static void ( __interrupt __far *pxOldSwitchISR )();$/;"	v	typeref:typename:void (__far * pxOldSwitchISR)()	file:
__interrupt	FreeRTOS/portable/oWatcom/16BitDOS/PC/port.c	/^static void ( __interrupt __far *pxOldSwitchISR )();		$/;"	v	typeref:typename:void (__far * pxOldSwitchISR)()	file:
__interrupt	FreeRTOS/portable/oWatcom/16BitDOS/PC/port.c	/^static void ( __interrupt __far *pxOldSwitchISRPlus1 )();	$/;"	v	typeref:typename:void (__far * pxOldSwitchISRPlus1)()	file:
__low_level_init	FreeRTOS/portable/IAR/AVR32_UC3/port.c	/^int __low_level_init(void)$/;"	f	typeref:typename:int
__malloc_lock	FreeRTOS/portable/GCC/AVR32_UC3/port.c	/^void __malloc_lock(struct _reent *ptr)$/;"	f	typeref:typename:void
__malloc_unlock	FreeRTOS/portable/GCC/AVR32_UC3/port.c	/^void __malloc_unlock(struct _reent *ptr)$/;"	f	typeref:typename:void
__read	FreeRTOS/portable/IAR/AVR32_UC3/read.c	/^size_t __read(int handle, unsigned char *buffer, size_t size)$/;"	f	typeref:typename:size_t
__set_BASEPRI	Libraries/CMSIS/Include/core_cmFunc.h	/^__attribute__( ( always_inline ) ) static __INLINE void __set_BASEPRI(uint32_t value)$/;"	f	typeref:typename:__INLINE void
__set_BASEPRI	Libraries/CMSIS/Include/core_cmFunc.h	/^static __INLINE void __set_BASEPRI(uint32_t basePri)$/;"	f	typeref:typename:__INLINE void
__set_CONTROL	Libraries/CMSIS/Include/core_cmFunc.h	/^__attribute__( ( always_inline ) ) static __INLINE void __set_CONTROL(uint32_t control)$/;"	f	typeref:typename:__INLINE void
__set_CONTROL	Libraries/CMSIS/Include/core_cmFunc.h	/^static __INLINE void __set_CONTROL(uint32_t control)$/;"	f	typeref:typename:__INLINE void
__set_FAULTMASK	Libraries/CMSIS/Include/core_cmFunc.h	/^__attribute__( ( always_inline ) ) static __INLINE void __set_FAULTMASK(uint32_t faultMask)$/;"	f	typeref:typename:__INLINE void
__set_FAULTMASK	Libraries/CMSIS/Include/core_cmFunc.h	/^static __INLINE void __set_FAULTMASK(uint32_t faultMask)$/;"	f	typeref:typename:__INLINE void
__set_FPSCR	Libraries/CMSIS/Include/core_cmFunc.h	/^__attribute__( ( always_inline ) ) static __INLINE void __set_FPSCR(uint32_t fpscr)$/;"	f	typeref:typename:__INLINE void
__set_FPSCR	Libraries/CMSIS/Include/core_cmFunc.h	/^static __INLINE void __set_FPSCR(uint32_t fpscr)$/;"	f	typeref:typename:__INLINE void
__set_MSP	Libraries/CMSIS/Include/core_cmFunc.h	/^__attribute__( ( always_inline ) ) static __INLINE void __set_MSP(uint32_t topOfMainStack)$/;"	f	typeref:typename:__INLINE void
__set_MSP	Libraries/CMSIS/Include/core_cmFunc.h	/^static __INLINE void __set_MSP(uint32_t topOfMainStack)$/;"	f	typeref:typename:__INLINE void
__set_PRIMASK	Libraries/CMSIS/Include/core_cmFunc.h	/^__attribute__( ( always_inline ) ) static __INLINE void __set_PRIMASK(uint32_t priMask)$/;"	f	typeref:typename:__INLINE void
__set_PRIMASK	Libraries/CMSIS/Include/core_cmFunc.h	/^static __INLINE void __set_PRIMASK(uint32_t priMask)$/;"	f	typeref:typename:__INLINE void
__set_PSP	Libraries/CMSIS/Include/core_cmFunc.h	/^__attribute__( ( always_inline ) ) static __INLINE void __set_PSP(uint32_t topOfProcStack)$/;"	f	typeref:typename:__INLINE void
__set_PSP	Libraries/CMSIS/Include/core_cmFunc.h	/^static __INLINE void __set_PSP(uint32_t topOfProcStack)$/;"	f	typeref:typename:__INLINE void
__user_initial_stackheap	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/arm/startup_stm32f2xx.s	/^__user_initial_stackheap$/;"	l
__vector_table	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/iar/startup_stm32f2xx.s	/^__vector_table$/;"	l
__write	FreeRTOS/portable/IAR/AVR32_UC3/write.c	/^size_t __write(int handle, const unsigned char *buffer, size_t size)$/;"	f	typeref:typename:size_t
_delay_	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.h	/^  #define _delay_ /;"	d
_delay_	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.h	/^  #define _delay_ /;"	d
_evba	FreeRTOS/portable/GCC/AVR32_UC3/exception.S	/^_evba:$/;"	l
_handle_Breakpoint	FreeRTOS/portable/GCC/AVR32_UC3/exception.S	/^_handle_Breakpoint:$/;"	l
_handle_Bus_Error_Data_Fetch	FreeRTOS/portable/GCC/AVR32_UC3/exception.S	/^_handle_Bus_Error_Data_Fetch:$/;"	l
_handle_Bus_Error_Instruction_Fetch	FreeRTOS/portable/GCC/AVR32_UC3/exception.S	/^_handle_Bus_Error_Instruction_Fetch:$/;"	l
_handle_Coprocessor_Absent	FreeRTOS/portable/GCC/AVR32_UC3/exception.S	/^_handle_Coprocessor_Absent:$/;"	l
_handle_DTLB_Miss_Read	FreeRTOS/portable/GCC/AVR32_UC3/exception.S	/^_handle_DTLB_Miss_Read:$/;"	l
_handle_DTLB_Miss_Write	FreeRTOS/portable/GCC/AVR32_UC3/exception.S	/^_handle_DTLB_Miss_Write:$/;"	l
_handle_DTLB_Modified	FreeRTOS/portable/GCC/AVR32_UC3/exception.S	/^_handle_DTLB_Modified:$/;"	l
_handle_DTLB_Protection_Read	FreeRTOS/portable/GCC/AVR32_UC3/exception.S	/^_handle_DTLB_Protection_Read:$/;"	l
_handle_DTLB_Protection_Write	FreeRTOS/portable/GCC/AVR32_UC3/exception.S	/^_handle_DTLB_Protection_Write:$/;"	l
_handle_Data_Address_Read	FreeRTOS/portable/GCC/AVR32_UC3/exception.S	/^_handle_Data_Address_Read:$/;"	l
_handle_Data_Address_Write	FreeRTOS/portable/GCC/AVR32_UC3/exception.S	/^_handle_Data_Address_Write:$/;"	l
_handle_Floating_Point	FreeRTOS/portable/GCC/AVR32_UC3/exception.S	/^_handle_Floating_Point:$/;"	l
_handle_ITLB_Miss	FreeRTOS/portable/GCC/AVR32_UC3/exception.S	/^_handle_ITLB_Miss:$/;"	l
_handle_ITLB_Protection	FreeRTOS/portable/GCC/AVR32_UC3/exception.S	/^_handle_ITLB_Protection:$/;"	l
_handle_Illegal_Opcode	FreeRTOS/portable/GCC/AVR32_UC3/exception.S	/^_handle_Illegal_Opcode:$/;"	l
_handle_Instruction_Address	FreeRTOS/portable/GCC/AVR32_UC3/exception.S	/^_handle_Instruction_Address:$/;"	l
_handle_NMI	FreeRTOS/portable/GCC/AVR32_UC3/exception.S	/^_handle_NMI:$/;"	l
_handle_Privilege_Violation	FreeRTOS/portable/GCC/AVR32_UC3/exception.S	/^_handle_Privilege_Violation:$/;"	l
_handle_Supervisor_Call	FreeRTOS/portable/GCC/AVR32_UC3/exception.S	/^_handle_Supervisor_Call:$/;"	l
_handle_TLB_Multiple_Hit	FreeRTOS/portable/GCC/AVR32_UC3/exception.S	/^_handle_TLB_Multiple_Hit:$/;"	l
_handle_Unimplemented_Instruction	FreeRTOS/portable/GCC/AVR32_UC3/exception.S	/^_handle_Unimplemented_Instruction:$/;"	l
_handle_Unrecoverable_Exception	FreeRTOS/portable/GCC/AVR32_UC3/exception.S	/^_handle_Unrecoverable_Exception:$/;"	l
_heep	FreeRTOS/portable/Softune/MB91460/__STD_LIB_sbrk.c	/^	static  _heep_t      _heep[ROUNDUP(configTOTAL_HEAP_SIZE)\/sizeof(_heep_t)];$/;"	v	typeref:typename:_heep_t[]	file:
_heep	FreeRTOS/portable/Softune/MB96340/__STD_LIB_sbrk.c	/^	static  _heep_t      _heep[ROUNDUP(configTOTAL_HEAP_SIZE)\/sizeof(_heep_t)];$/;"	v	typeref:typename:_heep_t[]	file:
_heep_size	FreeRTOS/portable/Softune/MB91460/__STD_LIB_sbrk.c	/^	#define              _heep_size /;"	d	file:
_heep_size	FreeRTOS/portable/Softune/MB96340/__STD_LIB_sbrk.c	/^	#define              _heep_size /;"	d	file:
_heep_t	FreeRTOS/portable/Softune/MB91460/__STD_LIB_sbrk.c	/^	typedef int          _heep_t;$/;"	t	typeref:typename:int	file:
_heep_t	FreeRTOS/portable/Softune/MB96340/__STD_LIB_sbrk.c	/^	typedef int          _heep_t;$/;"	t	typeref:typename:int	file:
_init_startup	FreeRTOS/portable/GCC/AVR32_UC3/port.c	/^void _init_startup(void)$/;"	f	typeref:typename:void
_int0	FreeRTOS/portable/GCC/AVR32_UC3/exception.S	/^_int0:$/;"	l
_int0_normal	FreeRTOS/portable/GCC/AVR32_UC3/exception.S	/^_int0_normal:$/;"	l
_int1	FreeRTOS/portable/GCC/AVR32_UC3/exception.S	/^_int1:$/;"	l
_int1_normal	FreeRTOS/portable/GCC/AVR32_UC3/exception.S	/^_int1_normal:$/;"	l
_int2	FreeRTOS/portable/GCC/AVR32_UC3/exception.S	/^_int2:$/;"	l
_int2_normal	FreeRTOS/portable/GCC/AVR32_UC3/exception.S	/^_int2_normal:$/;"	l
_int3	FreeRTOS/portable/GCC/AVR32_UC3/exception.S	/^_int3:$/;"	l
_int3_normal	FreeRTOS/portable/GCC/AVR32_UC3/exception.S	/^_int3_normal:$/;"	l
_interrupt_handler	FreeRTOS/portable/GCC/MicroBlazeV8/portasm.S	/^_interrupt_handler:$/;"	l
_mcf5xxx_wr_cacrx	FreeRTOS/portable/CodeWarrior/ColdFire_V1/portasm.S	/^_mcf5xxx_wr_cacrx:$/;"	l
_mcf5xxx_wr_cacrx	FreeRTOS/portable/CodeWarrior/ColdFire_V2/portasm.S	/^_mcf5xxx_wr_cacrx:$/;"	l
_prvStartFirstTask	FreeRTOS/portable/IAR/RX600/port_asm.s	/^_prvStartFirstTask:$/;"	l
_reserved0	Libraries/CMSIS/Include/core_cm0.h	/^    uint32_t _reserved0:15;              \/*!< bit:  9..23  Reserved                           */;"	m	struct:__anon84a96930050a::__anon84a969300608	typeref:typename:uint32_t:15
_reserved0	Libraries/CMSIS/Include/core_cm0.h	/^    uint32_t _reserved0:23;              \/*!< bit:  9..31  Reserved                           */;"	m	struct:__anon84a96930030a::__anon84a969300408	typeref:typename:uint32_t:23
_reserved0	Libraries/CMSIS/Include/core_cm0.h	/^    uint32_t _reserved0:27;              \/*!< bit:  0..26  Reserved                           */;"	m	struct:__anon84a96930010a::__anon84a969300208	typeref:typename:uint32_t:27
_reserved0	Libraries/CMSIS/Include/core_cm0.h	/^    uint32_t _reserved0:29;              \/*!< bit:  3..31  Reserved                           */;"	m	struct:__anon84a96930070a::__anon84a969300808	typeref:typename:uint32_t:29
_reserved0	Libraries/CMSIS/Include/core_cm0.h	/^    uint32_t _reserved0:7;               \/*!< bit:  9..15  Reserved                           */;"	m	struct:__anon84a96930050a::__anon84a969300608	typeref:typename:uint32_t:7
_reserved0	Libraries/CMSIS/Include/core_cm3.h	/^    uint32_t _reserved0:15;              \/*!< bit:  9..23  Reserved                           */;"	m	struct:__anon84a975f3050a::__anon84a975f30608	typeref:typename:uint32_t:15
_reserved0	Libraries/CMSIS/Include/core_cm3.h	/^    uint32_t _reserved0:23;              \/*!< bit:  9..31  Reserved                           */;"	m	struct:__anon84a975f3030a::__anon84a975f30408	typeref:typename:uint32_t:23
_reserved0	Libraries/CMSIS/Include/core_cm3.h	/^    uint32_t _reserved0:27;              \/*!< bit:  0..26  Reserved                           */;"	m	struct:__anon84a975f3010a::__anon84a975f30208	typeref:typename:uint32_t:27
_reserved0	Libraries/CMSIS/Include/core_cm3.h	/^    uint32_t _reserved0:29;              \/*!< bit:  3..31  Reserved                           */;"	m	struct:__anon84a975f3070a::__anon84a975f30808	typeref:typename:uint32_t:29
_reserved0	Libraries/CMSIS/Include/core_cm3.h	/^    uint32_t _reserved0:7;               \/*!< bit:  9..15  Reserved                           */;"	m	struct:__anon84a975f3050a::__anon84a975f30608	typeref:typename:uint32_t:7
_reserved0	Libraries/CMSIS/Include/core_cm4.h	/^    uint32_t _reserved0:15;              \/*!< bit:  9..23  Reserved                           */;"	m	struct:__anon84a97a34050a::__anon84a97a340608	typeref:typename:uint32_t:15
_reserved0	Libraries/CMSIS/Include/core_cm4.h	/^    uint32_t _reserved0:23;              \/*!< bit:  9..31  Reserved                           */;"	m	struct:__anon84a97a34030a::__anon84a97a340408	typeref:typename:uint32_t:23
_reserved0	Libraries/CMSIS/Include/core_cm4.h	/^    uint32_t _reserved0:27;              \/*!< bit:  0..26  Reserved                           */;"	m	struct:__anon84a97a34010a::__anon84a97a340208	typeref:typename:uint32_t:27
_reserved0	Libraries/CMSIS/Include/core_cm4.h	/^    uint32_t _reserved0:29;              \/*!< bit:  3..31  Reserved                           */;"	m	struct:__anon84a97a34070a::__anon84a97a340808	typeref:typename:uint32_t:29
_reserved0	Libraries/CMSIS/Include/core_cm4.h	/^    uint32_t _reserved0:7;               \/*!< bit:  9..15  Reserved                           */;"	m	struct:__anon84a97a34050a::__anon84a97a340608	typeref:typename:uint32_t:7
_reserved1	Libraries/CMSIS/Include/core_cm0.h	/^    uint32_t _reserved1:4;               \/*!< bit: 20..23  Reserved                           */;"	m	struct:__anon84a96930050a::__anon84a969300608	typeref:typename:uint32_t:4
_reserved1	Libraries/CMSIS/Include/core_cm3.h	/^    uint32_t _reserved1:4;               \/*!< bit: 20..23  Reserved                           */;"	m	struct:__anon84a975f3050a::__anon84a975f30608	typeref:typename:uint32_t:4
_reserved1	Libraries/CMSIS/Include/core_cm4.h	/^    uint32_t _reserved1:4;               \/*!< bit: 20..23  Reserved                           */;"	m	struct:__anon84a97a34050a::__anon84a97a340608	typeref:typename:uint32_t:4
_tFont	Libraries/SDIO_Driver/example/Common/fonts.h	/^typedef struct _tFont$/;"	s
_ulPortSetIPL	FreeRTOS/portable/CodeWarrior/ColdFire_V1/portasm.S	/^_ulPortSetIPL:$/;"	l
_ulPortSetIPL	FreeRTOS/portable/CodeWarrior/ColdFire_V2/portasm.S	/^_ulPortSetIPL:$/;"	l
_vPortStartFirstTask	FreeRTOS/portable/CodeWarrior/ColdFire_V1/portasm.S	/^_vPortStartFirstTask:$/;"	l
_vPortStartFirstTask	FreeRTOS/portable/CodeWarrior/ColdFire_V2/portasm.S	/^_vPortStartFirstTask:$/;"	l
_vPortYield	FreeRTOS/portable/MPLAB/PIC24_dsPIC/portasm_PIC24.S	/^_vPortYield:$/;"	l
_vPortYield	FreeRTOS/portable/MPLAB/PIC24_dsPIC/portasm_dsPIC.S	/^_vPortYield:$/;"	l
_vPortYieldISR	FreeRTOS/portable/CodeWarrior/ColdFire_V1/portasm.S	/^_vPortYieldISR:$/;"	l
_vPortYieldISR	FreeRTOS/portable/CodeWarrior/ColdFire_V2/portasm.S	/^_vPortYieldISR:$/;"	l
_vTaskIncrementTick	FreeRTOS/portable/Softune/MB91460/port.c	/^	CALL32	 _vTaskIncrementTick,R12		;Increment Tick$/;"	v
_vTaskSwitchContext	FreeRTOS/portable/Softune/MB91460/port.c	/^	CALL32	 _vTaskSwitchContext,R12		;Switch context if required$/;"	v
_vTaskSwitchContext	FreeRTOS/portable/Softune/MB91460/port.c	/^	CALL32	 _vTaskSwitchContext,R12		;Switch context if required$/;"	v	typeref:typename:Increment Tick CALL32
_vTaskSwitchContext	FreeRTOS/portable/Softune/MB91460/port.c	/^	CALL32	 _vTaskSwitchContext,R12		;Switch context if required$/;"	v	typeref:typename:Save context CALL32
_vTickISR	FreeRTOS/portable/Rowley/MSP430F449/portext.asm	/^_vTickISR:$/;"	l
a	Classes/clsPolyApproximator.cpp	/^   double a[4][5];$/;"	m	class:clsPolyApproximator	typeref:typename:double[4][5]	file:
a	main.cpp	/^double a[2];$/;"	v	typeref:typename:double[2]
a.imglnk img	Libraries/fatfs/doc/css_e.css	/^a.imglnk img {border: 1px solid;}$/;"	s
a.imglnk img	Libraries/fatfs/doc/css_j.css	/^a.imglnk img {border: 1px solid;}$/;"	s
a:active	Libraries/fatfs/doc/css_e.css	/^a:active {color: darkmagenta; overflow: hidden; outline:none; position: relative; top: 1px; left/;"	s
a:active	Libraries/fatfs/doc/css_j.css	/^a:active {color: darkmagenta; overflow: hidden; outline:none; position: relative; top: 1px; left/;"	s
a:hover	Libraries/fatfs/doc/css_e.css	/^a:hover {background-color: #a0ffff;}$/;"	s
a:hover	Libraries/fatfs/doc/css_j.css	/^a:hover {background-color: #a0ffff;}$/;"	s
a:link	Libraries/fatfs/doc/css_e.css	/^a:link {color: blue;}$/;"	s
a:link	Libraries/fatfs/doc/css_j.css	/^a:link {color: blue;}$/;"	s
a:visited	Libraries/fatfs/doc/css_e.css	/^a:visited {color: darkmagenta;}$/;"	s
a:visited	Libraries/fatfs/doc/css_j.css	/^a:visited {color: darkmagenta;}$/;"	s
abbr	Libraries/fatfs/doc/css_e.css	/^abbr {border-width: 1px;}$/;"	s
abbr	Libraries/fatfs/doc/css_j.css	/^abbr {border-width: 1px;}$/;"	s
abs	FreeRTOS/portable/IAR/STR91x/port.c	/^	#define abs(/;"	d	file:
abs	main.cpp	/^double abs(double value)$/;"	f	typeref:typename:double
accBuffer	Classes/clsCommon.cpp	/^   acceleration accBuffer[ACCBUFFERLEN];$/;"	m	class:clsCommon	typeref:typename:acceleration[]	file:
accBufferHead	Classes/clsCommon.cpp	/^   uint16_t accBufferHead;$/;"	m	class:clsCommon	typeref:typename:uint16_t	file:
accReadByte	Classes/clsSmb380.cpp	/^  uint8_t accReadByte(uint8_t addr) \/\/read one byte from smb380 at addr register$/;"	f	class:clsSmb380	typeref:typename:uint8_t	file:
accReadData	Classes/clsSmb380.cpp	/^   void accReadData() \/\/read acceleration and temperature$/;"	f	class:clsSmb380	typeref:typename:void	file:
accReadXyzRawData	Classes/clsSmb380.cpp	/^  void accReadXyzRawData(uint8_t *data) \/\/read smb380 xyz h and l registers to buffer$/;"	f	class:clsSmb380	typeref:typename:void	file:
accWriteByte	Classes/clsSmb380.cpp	/^  void accWriteByte(uint8_t data, uint8_t addr) \/\/write smb380 byte to addr register$/;"	f	class:clsSmb380	typeref:typename:void	file:
accWriteSettings	Classes/clsSmb380.cpp	/^   void accWriteSettings() \/\/write smb380 accelerometer settings method$/;"	f	class:clsSmb380	typeref:typename:void	file:
acceleration	Classes/clsCommon.cpp	/^   struct acceleration$/;"	s	class:clsCommon	file:
accumConnected	Classes/clsCommon.cpp	/^   int accumConnected;$/;"	m	class:clsCommon	typeref:typename:int	file:
activeBuffer	Classes/clsSdio.cpp	/^    uint8_t activeBuffer;      \/\/active buffer index$/;"	m	class:clsSdio	typeref:typename:uint8_t	file:
activeMode	Classes/clsIsolineController.cpp	/^   int activeMode;$/;"	m	class:clsIsolineController	typeref:typename:int	file:
ad7691Data	Classes/clsCommon.cpp	/^   uint32_t ad7691Data;$/;"	m	class:clsCommon	typeref:typename:uint32_t	file:
ad7792SpiReadDataTask	tasks/ad7792SpiReadDataTask.cpp	/^void ad7792SpiReadDataTask(void *pvParameters)$/;"	f	typeref:typename:void
adResponce	main.cpp	/^uint8_t adResponce;$/;"	v	typeref:typename:uint8_t
adc1	main.cpp	/^clsADC1 adc1;$/;"	v	typeref:typename:clsADC1
adc1Buffer	Classes/clsCommon.cpp	/^   uint16_t adc1Buffer[ADC1BUFFERLEN];$/;"	m	class:clsCommon	typeref:typename:uint16_t[]	file:
adc1Buffer	main.cpp	/^uint16_t adc1Buffer[ADC1BUFFERLEN];$/;"	v	typeref:typename:uint16_t[]
adc1BufferHead	Classes/clsCommon.cpp	/^   uint16_t adc1BufferHead;$/;"	m	class:clsCommon	typeref:typename:uint16_t	file:
adc1BufferHead	main.cpp	/^volatile int adc1BufferHead = 0;$/;"	v	typeref:typename:volatile int
adc1ConvValue	Classes/clsAdc1.cpp	/^   uint16_t adc1ConvValue;   $/;"	m	class:clsAdc1	typeref:typename:uint16_t	file:
adc1Task	tasks/adc1Task.cpp	/^void adc1Task(void *parameters)$/;"	f	typeref:typename:void
adcAbnormal	main.cpp	/^int adcAbnormal = 0;$/;"	v	typeref:typename:int
adcFault	main.cpp	/^int adcFault = 0;$/;"	v	typeref:typename:int
adcRangeTimer	Classes/clsDiagnost.cpp	/^   int adcRangeTimer;$/;"	m	class:clsDiagnost	typeref:typename:int	file:
addAccSamples	Classes/clsMovementDetector.cpp	/^   void addAccSamples(int x, int y, int z)$/;"	f	class:clsMovementDetector	typeref:typename:void	file:
addSample	Classes/clsEcgAnalizer.cpp	/^   void addSample(uint16_t sample, uint16_t isoline, uint16_t index)$/;"	f	class:clsEcgAnalizer	typeref:typename:void	file:
addSampleInBuffer	Classes/clsIsolineController.cpp	/^    void addSampleInBuffer(uint16_t sample)$/;"	f	class:clsIsolineController	typeref:typename:void	file:
ads8320Data	Classes/clsCommon.cpp	/^   uint32_t ads8320Data;$/;"	m	class:clsCommon	typeref:typename:uint32_t	file:
ads8320Delay	Classes/clsCommon.cpp	/^   portTickType ads8320Delay;$/;"	m	class:clsCommon	typeref:typename:portTickType	file:
ads8320DelayBase	Classes/clsCommon.cpp	/^   portTickType ads8320DelayBase;$/;"	m	class:clsCommon	typeref:typename:portTickType	file:
ads8320SpiReadDataTask	tasks/ads8320SpiReadDataTask.cpp	/^void ads8320SpiReadDataTask(void *pvParameters)$/;"	f	typeref:typename:void
ads8320SpiTask	tasks/ads8320SpiTask.cpp	/^void ads8320SpiTask(void *parameters)$/;"	f	typeref:typename:void
ads8320Task	tasks/ads8320Task.cpp	/^void ads8320Task(void *parameters)$/;"	f	typeref:typename:void
all_pc_low	Classes/clsGPIO.cpp	/^   void all_pc_low(void)$/;"	f	class:clsGPIO	typeref:typename:void	file:
alt_irq_register	FreeRTOS/portable/GCC/NiosII/port.c	/^int alt_irq_register( alt_u32 id, void* context, void (*handler)(void*, alt_u32) )$/;"	f	typeref:typename:int
approximation	Classes/clsPolyApproximator.cpp	/^   uint16_t approximation(uint16_t *y, int length)$/;"	f	class:clsPolyApproximator	typeref:typename:uint16_t	file:
arm_bilinear_interp_f32	Libraries/CMSIS/Include/arm_math.h	/^  static __INLINE float32_t arm_bilinear_interp_f32($/;"	f	typeref:typename:__INLINE float32_t
arm_bilinear_interp_instance_f32	Libraries/CMSIS/Include/arm_math.h	/^  } arm_bilinear_interp_instance_f32;$/;"	t	typeref:struct:__anon8f6bd1b11008
arm_bilinear_interp_instance_q15	Libraries/CMSIS/Include/arm_math.h	/^  } arm_bilinear_interp_instance_q15;$/;"	t	typeref:struct:__anon8f6bd1b11208
arm_bilinear_interp_instance_q31	Libraries/CMSIS/Include/arm_math.h	/^  } arm_bilinear_interp_instance_q31;$/;"	t	typeref:struct:__anon8f6bd1b11108
arm_bilinear_interp_instance_q7	Libraries/CMSIS/Include/arm_math.h	/^  } arm_bilinear_interp_instance_q7;$/;"	t	typeref:struct:__anon8f6bd1b11308
arm_bilinear_interp_q15	Libraries/CMSIS/Include/arm_math.h	/^  static __INLINE q15_t arm_bilinear_interp_q15($/;"	f	typeref:typename:__INLINE q15_t
arm_bilinear_interp_q31	Libraries/CMSIS/Include/arm_math.h	/^  static __INLINE q31_t arm_bilinear_interp_q31($/;"	f	typeref:typename:__INLINE q31_t
arm_bilinear_interp_q7	Libraries/CMSIS/Include/arm_math.h	/^  static __INLINE q7_t arm_bilinear_interp_q7($/;"	f	typeref:typename:__INLINE q7_t
arm_biquad_cas_df1_32x64_ins_q31	Libraries/CMSIS/Include/arm_math.h	/^  } arm_biquad_cas_df1_32x64_ins_q31;$/;"	t	typeref:struct:__anon8f6bd1b12308
arm_biquad_cascade_df2T_instance_f32	Libraries/CMSIS/Include/arm_math.h	/^  } arm_biquad_cascade_df2T_instance_f32;$/;"	t	typeref:struct:__anon8f6bd1b12408
arm_biquad_casd_df1_inst_f32	Libraries/CMSIS/Include/arm_math.h	/^  } arm_biquad_casd_df1_inst_f32;$/;"	t	typeref:struct:__anon8f6bd1b10808
arm_biquad_casd_df1_inst_q15	Libraries/CMSIS/Include/arm_math.h	/^  } arm_biquad_casd_df1_inst_q15;$/;"	t	typeref:struct:__anon8f6bd1b10608
arm_biquad_casd_df1_inst_q31	Libraries/CMSIS/Include/arm_math.h	/^  } arm_biquad_casd_df1_inst_q31;$/;"	t	typeref:struct:__anon8f6bd1b10708
arm_cfft_radix4_instance_f32	Libraries/CMSIS/Include/arm_math.h	/^  } arm_cfft_radix4_instance_f32;$/;"	t	typeref:struct:__anon8f6bd1b11608
arm_cfft_radix4_instance_q15	Libraries/CMSIS/Include/arm_math.h	/^  } arm_cfft_radix4_instance_q15;$/;"	t	typeref:struct:__anon8f6bd1b11408
arm_cfft_radix4_instance_q31	Libraries/CMSIS/Include/arm_math.h	/^  } arm_cfft_radix4_instance_q31;$/;"	t	typeref:struct:__anon8f6bd1b11508
arm_circularRead_f32	Libraries/CMSIS/Include/arm_math.h	/^  static __INLINE void arm_circularRead_f32($/;"	f	typeref:typename:__INLINE void
arm_circularRead_q15	Libraries/CMSIS/Include/arm_math.h	/^  static __INLINE void arm_circularRead_q15($/;"	f	typeref:typename:__INLINE void
arm_circularRead_q7	Libraries/CMSIS/Include/arm_math.h	/^  static __INLINE void arm_circularRead_q7($/;"	f	typeref:typename:__INLINE void
arm_circularWrite_f32	Libraries/CMSIS/Include/arm_math.h	/^  static __INLINE void arm_circularWrite_f32($/;"	f	typeref:typename:__INLINE void
arm_circularWrite_q15	Libraries/CMSIS/Include/arm_math.h	/^  static __INLINE void arm_circularWrite_q15($/;"	f	typeref:typename:__INLINE void
arm_circularWrite_q7	Libraries/CMSIS/Include/arm_math.h	/^  static __INLINE void arm_circularWrite_q7($/;"	f	typeref:typename:__INLINE void
arm_clarke_f32	Libraries/CMSIS/Include/arm_math.h	/^  static __INLINE void arm_clarke_f32($/;"	f	typeref:typename:__INLINE void
arm_clarke_q31	Libraries/CMSIS/Include/arm_math.h	/^  static __INLINE void arm_clarke_q31($/;"	f	typeref:typename:__INLINE void
arm_dct4_instance_f32	Libraries/CMSIS/Include/arm_math.h	/^  } arm_dct4_instance_f32;$/;"	t	typeref:struct:__anon8f6bd1b11a08
arm_dct4_instance_q15	Libraries/CMSIS/Include/arm_math.h	/^  } arm_dct4_instance_q15;$/;"	t	typeref:struct:__anon8f6bd1b11c08
arm_dct4_instance_q31	Libraries/CMSIS/Include/arm_math.h	/^  } arm_dct4_instance_q31;$/;"	t	typeref:struct:__anon8f6bd1b11b08
arm_fir_decimate_instance_f32	Libraries/CMSIS/Include/arm_math.h	/^  } arm_fir_decimate_instance_f32;$/;"	t	typeref:struct:__anon8f6bd1b11f08
arm_fir_decimate_instance_q15	Libraries/CMSIS/Include/arm_math.h	/^  } arm_fir_decimate_instance_q15;$/;"	t	typeref:struct:__anon8f6bd1b11d08
arm_fir_decimate_instance_q31	Libraries/CMSIS/Include/arm_math.h	/^  } arm_fir_decimate_instance_q31;$/;"	t	typeref:struct:__anon8f6bd1b11e08
arm_fir_instance_f32	Libraries/CMSIS/Include/arm_math.h	/^  } arm_fir_instance_f32;$/;"	t	typeref:struct:__anon8f6bd1b10508
arm_fir_instance_q15	Libraries/CMSIS/Include/arm_math.h	/^  } arm_fir_instance_q15;$/;"	t	typeref:struct:__anon8f6bd1b10308
arm_fir_instance_q31	Libraries/CMSIS/Include/arm_math.h	/^  } arm_fir_instance_q31;$/;"	t	typeref:struct:__anon8f6bd1b10408
arm_fir_instance_q7	Libraries/CMSIS/Include/arm_math.h	/^  } arm_fir_instance_q7;$/;"	t	typeref:struct:__anon8f6bd1b10208
arm_fir_interpolate_instance_f32	Libraries/CMSIS/Include/arm_math.h	/^  } arm_fir_interpolate_instance_f32;$/;"	t	typeref:struct:__anon8f6bd1b12208
arm_fir_interpolate_instance_q15	Libraries/CMSIS/Include/arm_math.h	/^  } arm_fir_interpolate_instance_q15;$/;"	t	typeref:struct:__anon8f6bd1b12008
arm_fir_interpolate_instance_q31	Libraries/CMSIS/Include/arm_math.h	/^  } arm_fir_interpolate_instance_q31;$/;"	t	typeref:struct:__anon8f6bd1b12108
arm_fir_lattice_instance_f32	Libraries/CMSIS/Include/arm_math.h	/^  } arm_fir_lattice_instance_f32;$/;"	t	typeref:struct:__anon8f6bd1b12708
arm_fir_lattice_instance_q15	Libraries/CMSIS/Include/arm_math.h	/^  } arm_fir_lattice_instance_q15;$/;"	t	typeref:struct:__anon8f6bd1b12508
arm_fir_lattice_instance_q31	Libraries/CMSIS/Include/arm_math.h	/^  } arm_fir_lattice_instance_q31;$/;"	t	typeref:struct:__anon8f6bd1b12608
arm_fir_sparse_instance_f32	Libraries/CMSIS/Include/arm_math.h	/^  } arm_fir_sparse_instance_f32;$/;"	t	typeref:struct:__anon8f6bd1b13108
arm_fir_sparse_instance_q15	Libraries/CMSIS/Include/arm_math.h	/^  } arm_fir_sparse_instance_q15;$/;"	t	typeref:struct:__anon8f6bd1b13308
arm_fir_sparse_instance_q31	Libraries/CMSIS/Include/arm_math.h	/^  } arm_fir_sparse_instance_q31;$/;"	t	typeref:struct:__anon8f6bd1b13208
arm_fir_sparse_instance_q7	Libraries/CMSIS/Include/arm_math.h	/^  } arm_fir_sparse_instance_q7;$/;"	t	typeref:struct:__anon8f6bd1b13408
arm_iir_lattice_instance_f32	Libraries/CMSIS/Include/arm_math.h	/^  } arm_iir_lattice_instance_f32;$/;"	t	typeref:struct:__anon8f6bd1b12a08
arm_iir_lattice_instance_q15	Libraries/CMSIS/Include/arm_math.h	/^  } arm_iir_lattice_instance_q15;$/;"	t	typeref:struct:__anon8f6bd1b12808
arm_iir_lattice_instance_q31	Libraries/CMSIS/Include/arm_math.h	/^  } arm_iir_lattice_instance_q31;$/;"	t	typeref:struct:__anon8f6bd1b12908
arm_inv_clarke_f32	Libraries/CMSIS/Include/arm_math.h	/^  static __INLINE void arm_inv_clarke_f32($/;"	f	typeref:typename:__INLINE void
arm_inv_clarke_q31	Libraries/CMSIS/Include/arm_math.h	/^  static __INLINE void arm_inv_clarke_q31($/;"	f	typeref:typename:__INLINE void
arm_inv_park_f32	Libraries/CMSIS/Include/arm_math.h	/^  static __INLINE void arm_inv_park_f32($/;"	f	typeref:typename:__INLINE void
arm_inv_park_q31	Libraries/CMSIS/Include/arm_math.h	/^  static __INLINE void arm_inv_park_q31($/;"	f	typeref:typename:__INLINE void
arm_linear_interp_f32	Libraries/CMSIS/Include/arm_math.h	/^  static __INLINE float32_t arm_linear_interp_f32($/;"	f	typeref:typename:__INLINE float32_t
arm_linear_interp_instance_f32	Libraries/CMSIS/Include/arm_math.h	/^  } arm_linear_interp_instance_f32;$/;"	t	typeref:struct:__anon8f6bd1b10f08
arm_linear_interp_q15	Libraries/CMSIS/Include/arm_math.h	/^  static __INLINE q15_t arm_linear_interp_q15(q15_t *pYData, q31_t x, uint32_t nValues)$/;"	f	typeref:typename:__INLINE q15_t
arm_linear_interp_q31	Libraries/CMSIS/Include/arm_math.h	/^  static __INLINE q31_t arm_linear_interp_q31(q31_t *pYData,$/;"	f	typeref:typename:__INLINE q31_t
arm_linear_interp_q7	Libraries/CMSIS/Include/arm_math.h	/^  static __INLINE q7_t arm_linear_interp_q7(q7_t *pYData, q31_t x,  uint32_t nValues)$/;"	f	typeref:typename:__INLINE q7_t
arm_lms_instance_f32	Libraries/CMSIS/Include/arm_math.h	/^  } arm_lms_instance_f32;$/;"	t	typeref:struct:__anon8f6bd1b12b08
arm_lms_instance_q15	Libraries/CMSIS/Include/arm_math.h	/^  } arm_lms_instance_q15;$/;"	t	typeref:struct:__anon8f6bd1b12c08
arm_lms_instance_q31	Libraries/CMSIS/Include/arm_math.h	/^  } arm_lms_instance_q31;$/;"	t	typeref:struct:__anon8f6bd1b12d08
arm_lms_norm_instance_f32	Libraries/CMSIS/Include/arm_math.h	/^  } arm_lms_norm_instance_f32;$/;"	t	typeref:struct:__anon8f6bd1b12e08
arm_lms_norm_instance_q15	Libraries/CMSIS/Include/arm_math.h	/^  } arm_lms_norm_instance_q15;$/;"	t	typeref:struct:__anon8f6bd1b13008
arm_lms_norm_instance_q31	Libraries/CMSIS/Include/arm_math.h	/^  } arm_lms_norm_instance_q31;$/;"	t	typeref:struct:__anon8f6bd1b12f08
arm_matrix_instance_f32	Libraries/CMSIS/Include/arm_math.h	/^  } arm_matrix_instance_f32;$/;"	t	typeref:struct:__anon8f6bd1b10908
arm_matrix_instance_q15	Libraries/CMSIS/Include/arm_math.h	/^  } arm_matrix_instance_q15;$/;"	t	typeref:struct:__anon8f6bd1b10a08
arm_matrix_instance_q31	Libraries/CMSIS/Include/arm_math.h	/^  } arm_matrix_instance_q31;$/;"	t	typeref:struct:__anon8f6bd1b10b08
arm_park_f32	Libraries/CMSIS/Include/arm_math.h	/^  static __INLINE void arm_park_f32($/;"	f	typeref:typename:__INLINE void
arm_park_q31	Libraries/CMSIS/Include/arm_math.h	/^  static __INLINE void arm_park_q31($/;"	f	typeref:typename:__INLINE void
arm_pid_f32	Libraries/CMSIS/Include/arm_math.h	/^  static __INLINE float32_t arm_pid_f32($/;"	f	typeref:typename:__INLINE float32_t
arm_pid_instance_f32	Libraries/CMSIS/Include/arm_math.h	/^  } arm_pid_instance_f32;$/;"	t	typeref:struct:__anon8f6bd1b10e08
arm_pid_instance_q15	Libraries/CMSIS/Include/arm_math.h	/^  } arm_pid_instance_q15;$/;"	t	typeref:struct:__anon8f6bd1b10c08
arm_pid_instance_q31	Libraries/CMSIS/Include/arm_math.h	/^  } arm_pid_instance_q31;$/;"	t	typeref:struct:__anon8f6bd1b10d08
arm_pid_q15	Libraries/CMSIS/Include/arm_math.h	/^  static __INLINE q15_t arm_pid_q15($/;"	f	typeref:typename:__INLINE q15_t
arm_pid_q31	Libraries/CMSIS/Include/arm_math.h	/^  static __INLINE q31_t arm_pid_q31($/;"	f	typeref:typename:__INLINE q31_t
arm_recip_q15	Libraries/CMSIS/Include/arm_math.h	/^  static __INLINE uint32_t arm_recip_q15($/;"	f	typeref:typename:__INLINE uint32_t
arm_recip_q31	Libraries/CMSIS/Include/arm_math.h	/^  static __INLINE uint32_t arm_recip_q31($/;"	f	typeref:typename:__INLINE uint32_t
arm_rfft_instance_f32	Libraries/CMSIS/Include/arm_math.h	/^  } arm_rfft_instance_f32;$/;"	t	typeref:struct:__anon8f6bd1b11908
arm_rfft_instance_q15	Libraries/CMSIS/Include/arm_math.h	/^  } arm_rfft_instance_q15;$/;"	t	typeref:struct:__anon8f6bd1b11708
arm_rfft_instance_q31	Libraries/CMSIS/Include/arm_math.h	/^  } arm_rfft_instance_q31;$/;"	t	typeref:struct:__anon8f6bd1b11808
arm_sqrt_f32	Libraries/CMSIS/Include/arm_math.h	/^  static __INLINE arm_status  arm_sqrt_f32($/;"	f	typeref:typename:__INLINE arm_status
arm_status	Libraries/CMSIS/Include/arm_math.h	/^    } arm_status;$/;"	t	typeref:enum:__anon8f6bd1b10103
assert_failed	Libraries/SDIO_Driver/example/SDIO/uSDCard/main.c	/^void assert_failed(uint8_t* file, uint32_t line)$/;"	f	typeref:typename:void
assert_param	Libraries/SDIO_Driver/example/SDIO/uSDCard/stm32f2xx_conf.h	/^  #define assert_param(/;"	d
assert_param	stm32f2xx_conf.h	/^  #define assert_param(/;"	d
asystolyShiftCounter	Classes/clsEcgAnalizer.cpp	/^    int asystolyShiftCounter;$/;"	m	class:clsEcgAnalizer	typeref:typename:int	file:
asystolyShiftCounterInc	Classes/clsEcgAnalizer.cpp	/^   void asystolyShiftCounterInc(void){ asystolyShiftCounter++; }$/;"	f	class:clsEcgAnalizer	typeref:typename:void	file:
averagingXbuffer	Classes/clsMovementDetector.cpp	/^   int averagingXbuffer[ACCELBUFFERLENGTH];	$/;"	m	class:clsMovementDetector	typeref:typename:int[]	file:
averagingYbuffer	Classes/clsMovementDetector.cpp	/^   int averagingYbuffer[ACCELBUFFERLENGTH];	$/;"	m	class:clsMovementDetector	typeref:typename:int[]	file:
averagingZbuffer	Classes/clsMovementDetector.cpp	/^   int averagingZbuffer[ACCELBUFFERLENGTH];$/;"	m	class:clsMovementDetector	typeref:typename:int[]	file:
b	Libraries/CMSIS/Include/core_cm0.h	/^  } b;                                   \/*!< Structure used for bit  access                  */;"	m	union:__anon84a96930010a	typeref:struct:__anon84a96930010a::__anon84a969300208
b	Libraries/CMSIS/Include/core_cm0.h	/^  } b;                                   \/*!< Structure used for bit  access                  */;"	m	union:__anon84a96930030a	typeref:struct:__anon84a96930030a::__anon84a969300408
b	Libraries/CMSIS/Include/core_cm0.h	/^  } b;                                   \/*!< Structure used for bit  access                  */;"	m	union:__anon84a96930050a	typeref:struct:__anon84a96930050a::__anon84a969300608
b	Libraries/CMSIS/Include/core_cm0.h	/^  } b;                                   \/*!< Structure used for bit  access                  */;"	m	union:__anon84a96930070a	typeref:struct:__anon84a96930070a::__anon84a969300808
b	Libraries/CMSIS/Include/core_cm3.h	/^  } b;                                   \/*!< Structure used for bit  access                  */;"	m	union:__anon84a975f3010a	typeref:struct:__anon84a975f3010a::__anon84a975f30208
b	Libraries/CMSIS/Include/core_cm3.h	/^  } b;                                   \/*!< Structure used for bit  access                  */;"	m	union:__anon84a975f3030a	typeref:struct:__anon84a975f3030a::__anon84a975f30408
b	Libraries/CMSIS/Include/core_cm3.h	/^  } b;                                   \/*!< Structure used for bit  access                  */;"	m	union:__anon84a975f3050a	typeref:struct:__anon84a975f3050a::__anon84a975f30608
b	Libraries/CMSIS/Include/core_cm3.h	/^  } b;                                   \/*!< Structure used for bit  access                  */;"	m	union:__anon84a975f3070a	typeref:struct:__anon84a975f3070a::__anon84a975f30808
b	Libraries/CMSIS/Include/core_cm4.h	/^  } b;                                   \/*!< Structure used for bit  access                  */;"	m	union:__anon84a97a34010a	typeref:struct:__anon84a97a34010a::__anon84a97a340208
b	Libraries/CMSIS/Include/core_cm4.h	/^  } b;                                   \/*!< Structure used for bit  access                  */;"	m	union:__anon84a97a34030a	typeref:struct:__anon84a97a34030a::__anon84a97a340408
b	Libraries/CMSIS/Include/core_cm4.h	/^  } b;                                   \/*!< Structure used for bit  access                  */;"	m	union:__anon84a97a34050a	typeref:struct:__anon84a97a34050a::__anon84a97a340608
b	Libraries/CMSIS/Include/core_cm4.h	/^  } b;                                   \/*!< Structure used for bit  access                  */;"	m	union:__anon84a97a34070a	typeref:struct:__anon84a97a34070a::__anon84a97a340808
badAdcRange	Classes/clsDiagnost.cpp	/^   int badAdcRange;$/;"	m	class:clsDiagnost	typeref:typename:int	file:
badAdcRangeFlag	Classes/clsDiagnost.cpp	/^   int badAdcRangeFlag;$/;"	m	class:clsDiagnost	typeref:typename:int	file:
badAdcRangeMarker	Classes/clsDiagnost.cpp	/^   long badAdcRangeMarker;$/;"	m	class:clsDiagnost	typeref:typename:long	file:
badIsoline	Classes/clsDiagnost.cpp	/^   int badIsoline;$/;"	m	class:clsDiagnost	typeref:typename:int	file:
baseIsoline	Classes/clsEcgAnalizer.cpp	/^    uint16_t baseIsoline;$/;"	m	class:clsEcgAnalizer	typeref:typename:uint16_t	file:
batteryCharge	Classes/clsCommon.cpp	/^   uint8_t batteryCharge; \/\/battery charge in percents$/;"	m	class:clsCommon	typeref:typename:uint8_t	file:
batteryTask	tasks/batteryTask.cpp	/^void batteryTask(void *pvParameters)$/;"	f	typeref:typename:void
bayevskyTask	tasks/bayevskyTask.cpp	/^void bayevskyTask(void *parameters)$/;"	f	typeref:typename:void
bin	Classes/clsRrHistogramm.cpp	/^   struct bin$/;"	s	class:clsRrHistogramm	file:
binAverage	Classes/clsRrHistogramm.cpp	/^      double binAverage;$/;"	m	struct:clsRrHistogramm::bin	typeref:typename:double	file:
binLowerBound	Classes/clsRrHistogramm.cpp	/^      int binLowerBound, binUpperBound;$/;"	m	struct:clsRrHistogramm::bin	typeref:typename:int	file:
binMaximum	Classes/clsRrHistogramm.cpp	/^      int binMinimum, binMaximum;$/;"	m	struct:clsRrHistogramm::bin	typeref:typename:int	file:
binMinimum	Classes/clsRrHistogramm.cpp	/^      int binMinimum, binMaximum;$/;"	m	struct:clsRrHistogramm::bin	typeref:typename:int	file:
binPointer	Classes/clsRrHistogramm.cpp	/^   bin *binPointer, *binPointerCurrent;$/;"	m	class:clsRrHistogramm	typeref:typename:bin *	file:
binPointerCurrent	Classes/clsRrHistogramm.cpp	/^   bin *binPointer, *binPointerCurrent;$/;"	m	class:clsRrHistogramm	typeref:typename:bin **	file:
binPointersArray	Classes/clsRrHistogramm.cpp	/^   bin *binPointersArray[80];$/;"	m	class:clsRrHistogramm	typeref:typename:bin * [80]	file:
binUpperBound	Classes/clsRrHistogramm.cpp	/^      int binLowerBound, binUpperBound;$/;"	m	struct:clsRrHistogramm::bin	typeref:typename:int	file:
bitRevFactor	Libraries/CMSIS/Include/arm_math.h	/^    uint16_t     bitRevFactor;         \/**< bit reversal modifier that supports different size /;"	m	struct:__anon8f6bd1b11608	typeref:typename:uint16_t
bitRevFactor	Libraries/CMSIS/Include/arm_math.h	/^    uint16_t    bitRevFactor;        \/**< bit reversal modifier that supports different size FF/;"	m	struct:__anon8f6bd1b11508	typeref:typename:uint16_t
bitRevFactor	Libraries/CMSIS/Include/arm_math.h	/^    uint16_t  bitRevFactor;          \/**< bit reversal modifier that supports different size FF/;"	m	struct:__anon8f6bd1b11408	typeref:typename:uint16_t
bitReverseFlag	Libraries/CMSIS/Include/arm_math.h	/^    uint8_t      bitReverseFlag;       \/**< flag that enables (bitReverseFlag=1) or disables (b/;"	m	struct:__anon8f6bd1b11608	typeref:typename:uint8_t
bitReverseFlag	Libraries/CMSIS/Include/arm_math.h	/^    uint8_t     bitReverseFlag;      \/**< flag that enables (bitReverseFlag=1) or disables (bit/;"	m	struct:__anon8f6bd1b11508	typeref:typename:uint8_t
bitReverseFlag	Libraries/CMSIS/Include/arm_math.h	/^    uint8_t   bitReverseFlag;        \/**< flag that enables (bitReverseFlag=1) or disables (bit/;"	m	struct:__anon8f6bd1b11408	typeref:typename:uint8_t
bitReverseFlagR	Libraries/CMSIS/Include/arm_math.h	/^	uint8_t  bitReverseFlagR;                   \/**< flag that enables (bitReverseFlagR=1) or disa/;"	m	struct:__anon8f6bd1b11808	typeref:typename:uint8_t
bitReverseFlagR	Libraries/CMSIS/Include/arm_math.h	/^	uint8_t  bitReverseFlagR;                 \/**< flag that enables (bitReverseFlagR=1) or disabl/;"	m	struct:__anon8f6bd1b11708	typeref:typename:uint8_t
bitReverseFlagR	Libraries/CMSIS/Include/arm_math.h	/^    uint8_t   bitReverseFlagR;                  \/**< flag that enables (bitReverseFlagR=1) or d/;"	m	struct:__anon8f6bd1b11908	typeref:typename:uint8_t
bluetooth_reset	Classes/clsGPIO.cpp	/^   void bluetooth_reset()$/;"	f	class:clsGPIO	typeref:typename:void	file:
bluetooth_silence	main.cpp	/^long bluetooth_silence = 0;$/;"	v	typeref:typename:long
body	Libraries/fatfs/doc/css_e.css	/^body {margin: 8px; background-color: #e0ffff; font-color: black; font-family: serif; line-height/;"	s
body	Libraries/fatfs/doc/css_j.css	/^body {margin: 8px; background-color: #e0ffff; font-color: black; font-family:"lr o", seri/;"	s
brk_siz	FreeRTOS/portable/Softune/MB91460/__STD_LIB_sbrk.c	/^	static  long         brk_siz  =  0;$/;"	v	typeref:typename:long	file:
brk_siz	FreeRTOS/portable/Softune/MB96340/__STD_LIB_sbrk.c	/^	static  long         brk_siz  =  0;$/;"	v	typeref:typename:long	file:
buf	Libraries/fatfs/src/ff.h	/^	BYTE	buf[_MAX_SS];	\/* File data read\/write buffer *\/$/;"	m	struct:__anon94583fed0308	typeref:typename:BYTE[]
buffer	Classes/clsFilter50Hz.cpp	/^   uint16_t buffer[localBufferLength];$/;"	m	class:clsFilter50Hz	typeref:typename:uint16_t[]	file:
buffer1	Classes/clsSdio.cpp	/^    char buffer1[OUTPUTBUFFERLENGTH];$/;"	m	class:clsSdio	typeref:typename:char[]	file:
buffer2	Classes/clsSdio.cpp	/^    char buffer2[OUTPUTBUFFERLENGTH];$/;"	m	class:clsSdio	typeref:typename:char[]	file:
bufferCounter	Classes/clsEcgAnalizer.cpp	/^    int bufferCounter;$/;"	m	class:clsEcgAnalizer	typeref:typename:int	file:
bufferHead	Classes/clsSdio.cpp	/^    uint16_t bufferHead;$/;"	m	class:clsSdio	typeref:typename:uint16_t	file:
bufferIndex	Classes/clsMovementDetector.cpp	/^   int bufferIndex;$/;"	m	class:clsMovementDetector	typeref:typename:int	file:
bufferPointer	Classes/clsIsolineController.cpp	/^   strBufferList *bufferPointer;$/;"	m	class:clsIsolineController	typeref:typename:strBufferList *	file:
c	Libraries/fatfs/src/option/ccsbcs.c	/^	WCHAR c;$/;"	v	typeref:typename:WCHAR
calculateAverage	Classes/clsEcgAnalizer.cpp	/^   int calculateAverage(int *array, int arrayLength)$/;"	f	class:clsEcgAnalizer	typeref:typename:int	file:
calculateNumberOfhistogrammBins	Classes/clsRrHistogramm.cpp	/^   void calculateNumberOfhistogrammBins(void)$/;"	f	class:clsRrHistogramm	typeref:typename:void	file:
call_scheduler	FreeRTOS/portable/GCC/NiosII/port_asm.S	/^call_scheduler:$/;"	l
cdir	Libraries/fatfs/src/ff.h	/^	DWORD	cdir;			\/* Current directory start cluster (0:root) *\/$/;"	m	struct:__anon94583fed0208	typeref:typename:DWORD
check_fs	Libraries/fatfs/src/ff.c	/^BYTE check_fs (	\/* 0:FAT-VBR, 1:Any BR but not FAT, 2:Not a BR, 3:Disk error *\/$/;"	f	typeref:typename:BYTE	file:
chk_chr	Libraries/fatfs/src/ff.c	/^int chk_chr (const char* str, int chr) {$/;"	f	typeref:typename:int	file:
chk_lock	Libraries/fatfs/src/ff.c	/^FRESULT chk_lock (	\/* Check if the file can be accessed *\/$/;"	f	typeref:typename:FRESULT	file:
chk_mounted	Libraries/fatfs/src/ff.c	/^FRESULT chk_mounted (	\/* FR_OK(0): successful, !=0: any error occurred *\/$/;"	f	typeref:typename:FRESULT	file:
clear	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/TASKING/cstart_thumb2.asm	/^clear:$/;"	l
clear_lock	Libraries/fatfs/src/ff.c	/^void clear_lock (	\/* Clear lock entries of the volume *\/$/;"	f	typeref:typename:void	file:
clip_q31_to_q15	Libraries/CMSIS/Include/arm_math.h	/^  static __INLINE q15_t clip_q31_to_q15($/;"	f	typeref:typename:__INLINE q15_t
clip_q31_to_q7	Libraries/CMSIS/Include/arm_math.h	/^  static __INLINE q7_t clip_q31_to_q7($/;"	f	typeref:typename:__INLINE q7_t
clip_q63_to_q15	Libraries/CMSIS/Include/arm_math.h	/^  static __INLINE q15_t clip_q63_to_q15($/;"	f	typeref:typename:__INLINE q15_t
clip_q63_to_q31	Libraries/CMSIS/Include/arm_math.h	/^  static __INLINE q31_t clip_q63_to_q31($/;"	f	typeref:typename:__INLINE q31_t
clmt_clust	Libraries/fatfs/src/ff.c	/^DWORD clmt_clust (	\/* <2:Error, >=2:Cluster number *\/$/;"	f	typeref:typename:DWORD	file:
closeFile	Classes/clsSdio.cpp	/^    void closeFile() \/\/file close proc @ power off$/;"	f	class:clsSdio	typeref:typename:void	file:
cls	Classes/clsTemplate.cpp	/^class cls...$/;"	c	file:
clsADC1	Classes/ADC1class.cpp	/^   clsADC1() \/\/Construct$/;"	f	class:clsADC1	file:
clsADC1	Classes/ADC1class.cpp	/^class clsADC1 $/;"	c	file:
clsADC2	Classes/ADC2class.cpp	/^   clsADC2() \/\/Construct$/;"	f	class:clsADC2	file:
clsADC2	Classes/ADC2class.cpp	/^class clsADC2 \/\/ADC2 class @ PC.0 pin \/w Software conversion$/;"	c	file:
clsAd7792	Classes/clsAd7792.cpp	/^class clsAd7792$/;"	c	file:
clsAdc1	Classes/clsAdc1.cpp	/^   clsAdc1() \/\/Construct$/;"	f	class:clsAdc1	file:
clsAdc1	Classes/clsAdc1.cpp	/^class clsAdc1 \/\/ADC1 class @ PA.1 pin \/w Software conversion for battery processing$/;"	c	file:
clsBayevsky	Classes/clsBayevsky.cpp	/^   clsBayevsky()$/;"	f	class:clsBayevsky	file:
clsBayevsky	Classes/clsBayevsky.cpp	/^class clsBayevsky$/;"	c	file:
clsCommon	Classes/clsCommon.cpp	/^   clsCommon()$/;"	f	class:clsCommon	file:
clsCommon	Classes/clsCommon.cpp	/^class clsCommon$/;"	c	file:
clsDAC1	Classes/DAC1class.cpp	/^   clsDAC1() \/\/ $/;"	f	class:clsDAC1	file:
clsDAC1	Classes/DAC1class.cpp	/^class clsDAC1 $/;"	c	file:
clsDacPower	Classes/clsDacPower.cpp	/^   clsDacPower()$/;"	f	class:clsDacPower	file:
clsDacPower	Classes/clsDacPower.cpp	/^class clsDacPower$/;"	c	file:
clsDiagnost	Classes/clsDiagnost.cpp	/^   clsDiagnost()$/;"	f	class:clsDiagnost	file:
clsDiagnost	Classes/clsDiagnost.cpp	/^class clsDiagnost$/;"	c	file:
clsEcgAnalizer	Classes/clsEcgAnalizer.cpp	/^   clsEcgAnalizer()$/;"	f	class:clsEcgAnalizer	file:
clsEcgAnalizer	Classes/clsEcgAnalizer.cpp	/^class clsEcgAnalizer$/;"	c	file:
clsFilter50Hz	Classes/clsFilter50Hz.cpp	/^   clsFilter50Hz()$/;"	f	class:clsFilter50Hz	file:
clsFilter50Hz	Classes/clsFilter50Hz.cpp	/^class clsFilter50Hz$/;"	c	file:
clsFlash	Classes/clsFlash.cpp	/^  clsFlash()$/;"	f	class:clsFlash	file:
clsFlash	Classes/clsFlash.cpp	/^class clsFlash$/;"	c	file:
clsGPIO	Classes/clsGPIO.cpp	/^   clsGPIO()$/;"	f	class:clsGPIO	file:
clsGPIO	Classes/clsGPIO.cpp	/^class clsGPIO$/;"	c	file:
clsI2C1	Classes/I2C1class.cpp	/^   clsI2C1() \/\/Construct$/;"	f	class:clsI2C1	file:
clsI2C1	Classes/I2C1class.cpp	/^class clsI2C1 \/\/I2C1 master class @ SCL=PB.6 and SDA=PB.7 pins \/w SMB380 accelerometer$/;"	c	file:
clsIsolineController	Classes/clsIsolineController.cpp	/^   clsIsolineController()$/;"	f	class:clsIsolineController	file:
clsIsolineController	Classes/clsIsolineController.cpp	/^class clsIsolineController$/;"	c	file:
clsLED	Classes/LEDclass.cpp	/^   clsLED() \/\/Construct$/;"	f	class:clsLED	file:
clsLED	Classes/LEDclass.cpp	/^class clsLED \/\/LED class @ PD.4&PD.5 pin$/;"	c	file:
clsMovementDetector	Classes/clsMovementDetector.cpp	/^   clsMovementDetector(clsUART *uartPointer)$/;"	f	class:clsMovementDetector	file:
clsMovementDetector	Classes/clsMovementDetector.cpp	/^class clsMovementDetector$/;"	c	file:
clsPolyApproximator	Classes/clsPolyApproximator.cpp	/^   clsPolyApproximator()$/;"	f	class:clsPolyApproximator	file:
clsPolyApproximator	Classes/clsPolyApproximator.cpp	/^class clsPolyApproximator$/;"	c	file:
clsPowerController	Classes/clsPowerController.cpp	/^   clsPowerController()$/;"	f	class:clsPowerController	file:
clsPowerController	Classes/clsPowerController.cpp	/^class clsPowerController$/;"	c	file:
clsRrHistogramm	Classes/clsRrHistogramm.cpp	/^   clsRrHistogramm()$/;"	f	class:clsRrHistogramm	file:
clsRrHistogramm	Classes/clsRrHistogramm.cpp	/^class clsRrHistogramm$/;"	c	file:
clsRtc	Classes/clsRtc.cpp	/^  clsRtc() $/;"	f	class:clsRtc	file:
clsRtc	Classes/clsRtc.cpp	/^class clsRtc \/\/UART5 class \/w DMA transmit, interrupt recieve$/;"	c	file:
clsSdio	Classes/clsSdio.cpp	/^    clsSdio() \/\/constructor, common class init$/;"	f	class:clsSdio	file:
clsSdio	Classes/clsSdio.cpp	/^class clsSdio$/;"	c	file:
clsSmb380	Classes/clsSmb380.cpp	/^   clsSmb380()$/;"	f	class:clsSmb380	file:
clsSmb380	Classes/clsSmb380.cpp	/^class clsSmb380$/;"	c	file:
clsSpi1	Classes/clsSpi1.cpp	/^      clsSpi1()$/;"	f	class:clsSpi1	file:
clsSpi1	Classes/clsSpi1.cpp	/^class clsSpi1 $/;"	c	file:
clsSpi2	Classes/clsSpi2.cpp	/^  clsSpi2()$/;"	f	class:clsSpi2	file:
clsSpi2	Classes/clsSpi2.cpp	/^class clsSpi2 \/\/smb380 accelerometer class via spi2 @PB.10, PC.2, PC.3, PB.13 pins$/;"	c	file:
clsThermometer	Classes/clsThermometer.cpp	/^   clsThermometer()$/;"	f	class:clsThermometer	file:
clsThermometer	Classes/clsThermometer.cpp	/^class clsThermometer$/;"	c	file:
clsTimer2	Classes/clsTimer2.cpp	/^   clsTimer2()$/;"	f	class:clsTimer2	file:
clsTimer2	Classes/clsTimer2.cpp	/^class clsTimer2$/;"	c	file:
clsTimer3	Classes/clsTimer3.cpp	/^   clsTimer3()$/;"	f	class:clsTimer3	file:
clsTimer3	Classes/clsTimer3.cpp	/^class clsTimer3$/;"	c	file:
clsTimer4	Classes/clsTimer4.cpp	/^  clsTimer4()$/;"	f	class:clsTimer4	file:
clsTimer4	Classes/clsTimer4.cpp	/^class clsTimer4$/;"	c	file:
clsUART	Classes/UARTclass.cpp	/^  clsUART() $/;"	f	class:clsUART	file:
clsUART	Classes/UARTclass.cpp	/^class clsUART \/\/UART1 class \/w DMA transmit, interrupt recieve$/;"	c	file:
clsWatchdog	Classes/clsWatchdog.cpp	/^    clsWatchdog()$/;"	f	class:clsWatchdog	file:
clsWatchdog	Classes/clsWatchdog.cpp	/^class clsWatchdog$/;"	c	file:
cltbl	Libraries/fatfs/src/ff.h	/^	DWORD*	cltbl;			\/* Pointer to the cluster link map table (null on file open) *\/$/;"	m	struct:__anon94583fed0308	typeref:typename:DWORD *
clu	Libraries/fatfs/src/ff.c	/^	DWORD clu;				\/* File ID 2, directory *\/$/;"	m	struct:__anon94583fe80108	typeref:typename:DWORD	file:
clust	Libraries/fatfs/src/ff.h	/^	DWORD	clust;			\/* Current cluster *\/$/;"	m	struct:__anon94583fed0408	typeref:typename:DWORD
clust	Libraries/fatfs/src/ff.h	/^	DWORD	clust;			\/* Current cluster of fpter *\/$/;"	m	struct:__anon94583fed0308	typeref:typename:DWORD
clust2sect	Libraries/fatfs/src/ff.c	/^DWORD clust2sect (	\/* !=0: Sector number, 0: Failed - invalid cluster# *\/$/;"	f	typeref:typename:DWORD
cmp_lfn	Libraries/fatfs/src/ff.c	/^int cmp_lfn (			\/* 1:Matched, 0:Not matched *\/$/;"	f	typeref:typename:int	file:
cmp_x	FreeRTOS/portable/IAR/MSP430X/data_model.h	/^	#define cmp_x /;"	d
code	Classes/clsThermometer.cpp	/^   uint8_t code[8];$/;"	m	class:clsThermometer	typeref:typename:uint8_t[8]	file:
color	Libraries/SDIO_Driver/example/Common/lcd_log.h	/^  uint16_t color;$/;"	m	struct:_LCD_LOG_line	typeref:typename:uint16_t
commandMode	Classes/clsCommon.cpp	/^   bool commandMode,sendStatus,sendSamples,sendMarkers,sendAccel; \/\/flags$/;"	m	class:clsCommon	typeref:typename:bool	file:
common	main.cpp	/^clsCommon common;$/;"	v	typeref:typename:clsCommon
computeIsoline	Classes/clsIsolineController.cpp	/^   uint16_t computeIsoline()$/;"	f	class:clsIsolineController	typeref:typename:uint16_t	file:
configASSERT	FreeRTOS/include/FreeRTOS.h	/^	#define configASSERT(/;"	d
configCHECK_FOR_STACK_OVERFLOW	FreeRTOS/include/FreeRTOS.h	/^	#define configCHECK_FOR_STACK_OVERFLOW /;"	d
configCPU_CLOCK_HZ	FreeRTOSConfig.h	/^#define configCPU_CLOCK_HZ	/;"	d
configGENERATE_RUN_TIME_STATS	FreeRTOS/include/FreeRTOS.h	/^	#define configGENERATE_RUN_TIME_STATS /;"	d
configIDLE_SHOULD_YIELD	FreeRTOS/include/FreeRTOS.h	/^	#define configIDLE_SHOULD_YIELD	/;"	d
configIDLE_SHOULD_YIELD	FreeRTOSConfig.h	/^#define configIDLE_SHOULD_YIELD	/;"	d
configKERNEL_INTERRUPT_PRIORITY	FreeRTOS/portable/GCC/ARM_CM3/port.c	/^	#define configKERNEL_INTERRUPT_PRIORITY /;"	d	file:
configKERNEL_INTERRUPT_PRIORITY	FreeRTOS/portable/IAR/ARM_CM0/port.c	/^	#define configKERNEL_INTERRUPT_PRIORITY /;"	d	file:
configKERNEL_INTERRUPT_PRIORITY	FreeRTOS/portable/IAR/ARM_CM0/portasm.s	/^	#define configKERNEL_INTERRUPT_PRIORITY /;"	d	file:
configKERNEL_INTERRUPT_PRIORITY	FreeRTOS/portable/IAR/ARM_CM3/port.c	/^	#define configKERNEL_INTERRUPT_PRIORITY /;"	d	file:
configKERNEL_INTERRUPT_PRIORITY	FreeRTOS/portable/IAR/ARM_CM3/portasm.s	/^	#define configKERNEL_INTERRUPT_PRIORITY /;"	d	file:
configKERNEL_INTERRUPT_PRIORITY	FreeRTOS/portable/MPLAB/PIC24_dsPIC/port.c	/^	#define configKERNEL_INTERRUPT_PRIORITY /;"	d	file:
configKERNEL_INTERRUPT_PRIORITY	FreeRTOS/portable/RVDS/ARM_CM3/port.c	/^	#define configKERNEL_INTERRUPT_PRIORITY /;"	d	file:
configKERNEL_INTERRUPT_PRIORITY	FreeRTOSConfig.h	/^#define configKERNEL_INTERRUPT_PRIORITY /;"	d
configLIBRARY_KERNEL_INTERRUPT_PRIORITY	FreeRTOSConfig.h	/^#define configLIBRARY_KERNEL_INTERRUPT_PRIORITY	/;"	d
configMAX_CO_ROUTINE_PRIORITIES	FreeRTOSConfig.h	/^#define configMAX_CO_ROUTINE_PRIORITIES /;"	d
configMAX_PRIORITIES	FreeRTOSConfig.h	/^#define configMAX_PRIORITIES	/;"	d
configMAX_SYSCALL_INTERRUPT_PRIORITY	FreeRTOSConfig.h	/^#define configMAX_SYSCALL_INTERRUPT_PRIORITY /;"	d
configMAX_TASK_NAME_LEN	FreeRTOS/include/FreeRTOS.h	/^	#define configMAX_TASK_NAME_LEN /;"	d
configMAX_TASK_NAME_LEN	FreeRTOSConfig.h	/^#define configMAX_TASK_NAME_LEN	/;"	d
configMINIMAL_STACK_SIZE	FreeRTOSConfig.h	/^#define configMINIMAL_STACK_SIZE	/;"	d
configQUEUE_REGISTRY_SIZE	FreeRTOS/include/FreeRTOS.h	/^	#define configQUEUE_REGISTRY_SIZE /;"	d
configTICK_RATE_HZ	FreeRTOSConfig.h	/^#define configTICK_RATE_HZ	/;"	d
configTICK_TC_IRQ	FreeRTOS/portable/GCC/AVR32_UC3/portmacro.h	/^#define configTICK_TC_IRQ /;"	d
configTICK_TC_IRQ	FreeRTOS/portable/IAR/AVR32_UC3/portmacro.h	/^#define configTICK_TC_IRQ /;"	d
configTOTAL_HEAP_SIZE	FreeRTOSConfig.h	/^#define configTOTAL_HEAP_SIZE	/;"	d
configUSE_16_BIT_TICKS	FreeRTOSConfig.h	/^#define configUSE_16_BIT_TICKS	/;"	d
configUSE_ALTERNATIVE_API	FreeRTOS/include/FreeRTOS.h	/^	#define configUSE_ALTERNATIVE_API /;"	d
configUSE_APPLICATION_TASK_TAG	FreeRTOS/include/FreeRTOS.h	/^	#define configUSE_APPLICATION_TASK_TAG /;"	d
configUSE_COUNTING_SEMAPHORES	FreeRTOS/include/FreeRTOS.h	/^	#define configUSE_COUNTING_SEMAPHORES /;"	d
configUSE_CO_ROUTINES	FreeRTOSConfig.h	/^#define configUSE_CO_ROUTINES /;"	d
configUSE_IDLE_HOOK	FreeRTOSConfig.h	/^#define configUSE_IDLE_HOOK	/;"	d
configUSE_MALLOC_FAILED_HOOK	FreeRTOS/include/FreeRTOS.h	/^	#define configUSE_MALLOC_FAILED_HOOK /;"	d
configUSE_MUTEXES	FreeRTOS/include/FreeRTOS.h	/^	#define configUSE_MUTEXES /;"	d
configUSE_MUTEXES	FreeRTOSConfig.h	/^#define configUSE_MUTEXES /;"	d
configUSE_PREEMPTION	FreeRTOSConfig.h	/^#define configUSE_PREEMPTION	/;"	d
configUSE_RECURSIVE_MUTEXES	FreeRTOS/include/FreeRTOS.h	/^	#define configUSE_RECURSIVE_MUTEXES /;"	d
configUSE_TICK_HOOK	FreeRTOSConfig.h	/^#define configUSE_TICK_HOOK	/;"	d
configUSE_TIMERS	FreeRTOS/include/FreeRTOS.h	/^	#define configUSE_TIMERS /;"	d
configUSE_TRACE_FACILITY	FreeRTOSConfig.h	/^#define configUSE_TRACE_FACILITY	/;"	d
configure9bit	Classes/clsThermometer.cpp	/^   inline void configure9bit(uint16_t GPIO_Pin)$/;"	f	class:clsThermometer	typeref:typename:void	file:
convertT	Classes/clsThermometer.cpp	/^   inline void convertT(uint16_t GPIO_Pin)$/;"	f	class:clsThermometer	typeref:typename:void	file:
convert_from_bytes_to_power_of_two	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_sdio_sd.c	/^uint8_t convert_from_bytes_to_power_of_two(uint16_t NumberOfBytes)$/;"	f	typeref:typename:uint8_t
convert_from_bytes_to_power_of_two	Libraries/SDIO_Driver/stm32_sdio_sd.c	/^uint8_t convert_from_bytes_to_power_of_two(uint16_t NumberOfBytes)$/;"	f	typeref:typename:uint8_t
copy	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/TASKING/cstart_thumb2.asm	/^copy:$/;"	l
corCRCB	FreeRTOS/include/croutine.h	/^} corCRCB; \/* Co-routine control block.  Note must be identical in size down to uxPriority with/;"	t	typeref:struct:corCoRoutineControlBlock
corCoRoutineControlBlock	FreeRTOS/include/croutine.h	/^typedef struct corCoRoutineControlBlock$/;"	s
corINITIAL_STATE	FreeRTOS/croutine.c	/^#define corINITIAL_STATE	/;"	d	file:
core_cm0.h	Libraries/CMSIS/Documentation/CMSIS_Core.htm	/^<h3>core_cm0.h<\/h3>$/;"	j
core_cm3.h	Libraries/CMSIS/Documentation/CMSIS_Core.htm	/^<h3>core_cm3.h<\/h3>$/;"	j
core_cm4.h, core_cm4_simd.h	Libraries/CMSIS/Documentation/CMSIS_Core.htm	/^<h3>core_cm4.h, core_cm4_simd.h<\/h3>$/;"	j
core_cmFunc.h and core_cmInstr.h	Libraries/CMSIS/Documentation/CMSIS_Core.htm	/^<h3>core_cmFunc.h and core_cmInstr.h<\/h3>$/;"	j
counter	main.cpp	/^int counter = 0;$/;"	v	typeref:typename:int
cploop	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/TASKING/cstart_thumb2.asm	/^cploop:$/;"	l
crCOROUTINE_CODE	FreeRTOS/include/croutine.h	/^typedef void (*crCOROUTINE_CODE)( xCoRoutineHandle, unsigned portBASE_TYPE );$/;"	t	typeref:typename:void (*)(xCoRoutineHandle,unsigned portBASE_TYPE)
crDELAY	FreeRTOS/include/croutine.h	/^#define crDELAY(/;"	d
crEND	FreeRTOS/include/croutine.h	/^#define crEND(/;"	d
crQUEUE_RECEIVE	FreeRTOS/include/croutine.h	/^#define crQUEUE_RECEIVE(/;"	d
crQUEUE_RECEIVE_FROM_ISR	FreeRTOS/include/croutine.h	/^#define crQUEUE_RECEIVE_FROM_ISR(/;"	d
crQUEUE_SEND	FreeRTOS/include/croutine.h	/^#define crQUEUE_SEND(/;"	d
crQUEUE_SEND_FROM_ISR	FreeRTOS/include/croutine.h	/^#define crQUEUE_SEND_FROM_ISR(/;"	d
crSET_STATE0	FreeRTOS/include/croutine.h	/^#define crSET_STATE0(/;"	d
crSET_STATE1	FreeRTOS/include/croutine.h	/^#define crSET_STATE1(/;"	d
crSTART	FreeRTOS/include/croutine.h	/^#define crSTART(/;"	d
create_chain	Libraries/fatfs/src/ff.c	/^DWORD create_chain (	\/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New clu/;"	f	typeref:typename:DWORD	file:
create_name	Libraries/fatfs/src/ff.c	/^FRESULT create_name ($/;"	f	typeref:typename:FRESULT	file:
csize	Libraries/fatfs/src/ff.h	/^	BYTE	csize;			\/* Sectors per cluster (1,2,4...128) *\/$/;"	m	struct:__anon94583fed0208	typeref:typename:BYTE
ctr	Libraries/fatfs/src/ff.c	/^	WORD ctr;				\/* File open counter, 0:none, 0x01..0xFF:read open count, 0x100:write mode *\/$/;"	m	struct:__anon94583fe80108	typeref:typename:WORD	file:
current	Classes/clsCommon.cpp	/^   uint16_t current;$/;"	m	class:clsCommon	typeref:typename:uint16_t	file:
currentIsoline	Classes/clsIsolineController.cpp	/^   uint16_t currentIsoline;$/;"	m	class:clsIsolineController	typeref:typename:uint16_t	file:
current_buffer	main.cpp	/^uint16_t current_buffer[CURRENT_BUF_LENGTH];$/;"	v	typeref:typename:uint16_t[]
current_buffer_index	main.cpp	/^int current_buffer_index = 0;$/;"	v	typeref:typename:int
current_input	main.cpp	/^char current_input[4];$/;"	v	typeref:typename:char[4]
cyclicBufferIndex	Classes/clsEcgAnalizer.cpp	/^    uint16_t cyclicBufferIndex;$/;"	m	class:clsEcgAnalizer	typeref:typename:uint16_t	file:
dDummy	FreeRTOS/portable/MemMang/heap_1.c	/^		volatile portDOUBLE dDummy;$/;"	m	union:xRTOS_HEAP	typeref:typename:volatile portDOUBLE	file:
dDummy	FreeRTOS/portable/MemMang/heap_2.c	/^		volatile portDOUBLE dDummy;$/;"	m	union:xRTOS_HEAP	typeref:typename:volatile portDOUBLE	file:
dDummy	FreeRTOS/portable/MemMang/heap_4.c	/^		volatile portDOUBLE dDummy;$/;"	m	union:xRTOS_HEAP	typeref:typename:volatile portDOUBLE	file:
dac1Task	tasks/dac1Task.cpp	/^void dac1Task(void *parameters)$/;"	f	typeref:typename:void
dacData	Classes/DAC1class.cpp	/^   uint16_t dacData;$/;"	m	class:clsDAC1	typeref:typename:uint16_t	file:
dacValue	Classes/clsDacPower.cpp	/^   uint16_t dacValue;$/;"	m	class:clsDacPower	typeref:typename:uint16_t	file:
data_buffer	main.cpp	/^uint32_t data_buffer[BUFFER_LENGTH];$/;"	v	typeref:typename:uint32_t[]
data_buffer_index	main.cpp	/^int data_buffer_index = 0;$/;"	v	typeref:typename:int
database	Libraries/fatfs/src/ff.h	/^	DWORD	database;		\/* Data start sector *\/$/;"	m	struct:__anon94583fed0208	typeref:typename:DWORD
dd	Libraries/fatfs/doc/css_e.css	/^dd {margin: 0 2em;}$/;"	s
dd	Libraries/fatfs/doc/css_j.css	/^dd {margin: 0 2em;}$/;"	s
dec_lock	Libraries/fatfs/src/ff.c	/^FRESULT dec_lock (	\/* Decrement file open counter *\/$/;"	f	typeref:typename:FRESULT	file:
definitions	FreeRTOS/portable/IAR/AtmelSAM7S64/ISR_Support.h	/^; Context save and restore macro definitions$/;"	v
definitions	FreeRTOS/portable/IAR/AtmelSAM9XE/ISR_Support.h	/^; Context save and restore macro definitions$/;"	v
definitions	FreeRTOS/portable/IAR/LPC2000/ISR_Support.h	/^; Context save and restore macro definitions$/;"	v
definitions	FreeRTOS/portable/IAR/STR71x/ISR_Support.h	/^; Context save and restore macro definitions$/;"	v
definitions	FreeRTOS/portable/IAR/STR75x/ISR_Support.h	/^; Context save and restore macro definitions$/;"	v
definitions	FreeRTOS/portable/IAR/STR91x/ISR_Support.h	/^; Context save and restore macro definitions$/;"	v
definitions	FreeRTOS/portable/IAR/V850ES/ISR_Support.h	/^; Context save and restore macro definitions$/;"	v
delay	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_ioe.c	/^static void delay(__IO uint32_t nCount)$/;"	f	typeref:typename:void	file:
delay	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.c	/^static void delay(__IO uint32_t nCount)$/;"	f	typeref:typename:void	file:
detectWalking	Classes/clsMovementDetector.cpp	/^   int detectWalking;$/;"	m	class:clsMovementDetector	typeref:typename:int	file:
device.h	Libraries/CMSIS/Documentation/CMSIS_Core.htm	/^<h3><em>device.h<\/em><\/h3>$/;"	j
diagnosticsTask	tasks/diagnosticsTask.cpp	/^void diagnosticsTask(void *parameters)$/;"	f	typeref:typename:void
dir	Libraries/fatfs/src/ff.h	/^	BYTE*	dir;			\/* Pointer to the current SFN entry in the win[] *\/$/;"	m	struct:__anon94583fed0408	typeref:typename:BYTE *
dir_find	Libraries/fatfs/src/ff.c	/^FRESULT dir_find ($/;"	f	typeref:typename:FRESULT	file:
dir_next	Libraries/fatfs/src/ff.c	/^FRESULT dir_next (	\/* FR_OK:Succeeded, FR_NO_FILE:End of table, FR_DENIED:EOT and could not str/;"	f	typeref:typename:FRESULT	file:
dir_ptr	Libraries/fatfs/src/ff.h	/^	BYTE*	dir_ptr;		\/* Pointer to the directory entry in the window *\/$/;"	m	struct:__anon94583fed0308	typeref:typename:BYTE *
dir_read	Libraries/fatfs/src/ff.c	/^FRESULT dir_read ($/;"	f	typeref:typename:FRESULT	file:
dir_register	Libraries/fatfs/src/ff.c	/^FRESULT dir_register (	\/* FR_OK:Successful, FR_DENIED:No free entry or too many SFN collision, /;"	f	typeref:typename:FRESULT	file:
dir_remove	Libraries/fatfs/src/ff.c	/^FRESULT dir_remove (	\/* FR_OK: Successful, FR_DISK_ERR: A disk error *\/$/;"	f	typeref:typename:FRESULT	file:
dir_sdi	Libraries/fatfs/src/ff.c	/^FRESULT dir_sdi ($/;"	f	typeref:typename:FRESULT	file:
dir_sect	Libraries/fatfs/src/ff.h	/^	DWORD	dir_sect;		\/* Sector containing the directory entry *\/$/;"	m	struct:__anon94583fed0308	typeref:typename:DWORD
dirbase	Libraries/fatfs/src/ff.h	/^	DWORD	dirbase;		\/* Root directory start sector (FAT32:Cluster#) *\/$/;"	m	struct:__anon94583fed0208	typeref:typename:DWORD
disk_initialize	Libraries/fatfs/doc/en/dinit.html	/^<h2>disk_initialize<\/h2>$/;"	i
disk_initialize	Libraries/fatfs/doc/ja/dinit.html	/^<h2>disk_initialize<\/h2>$/;"	i
disk_initialize	Libraries/fatfs/src/diskio.c	/^DSTATUS disk_initialize ($/;"	f	typeref:typename:DSTATUS
disk_ioctl	Libraries/fatfs/doc/en/dioctl.html	/^<h2>disk_ioctl<\/h2>$/;"	i
disk_ioctl	Libraries/fatfs/doc/ja/dioctl.html	/^<h2>disk_ioctl<\/h2>$/;"	i
disk_ioctl	Libraries/fatfs/src/diskio.c	/^DRESULT disk_ioctl ($/;"	f	typeref:typename:DRESULT
disk_read	Libraries/fatfs/doc/en/dread.html	/^<h2>disk_read<\/h2>$/;"	i
disk_read	Libraries/fatfs/doc/ja/dread.html	/^<h2>disk_read<\/h2>$/;"	i
disk_read	Libraries/fatfs/src/diskio.c	/^DRESULT disk_read ($/;"	f	typeref:typename:DRESULT
disk_status	Libraries/fatfs/doc/en/dstat.html	/^<h2>disk_status<\/h2>$/;"	i
disk_status	Libraries/fatfs/doc/ja/dstat.html	/^<h2>disk_status<\/h2>$/;"	i
disk_status	Libraries/fatfs/src/diskio.c	/^DSTATUS disk_status ($/;"	f	typeref:typename:DSTATUS
disk_write	Libraries/fatfs/doc/en/dwrite.html	/^<h2>disk_write<\/h2>$/;"	i
disk_write	Libraries/fatfs/doc/ja/dwrite.html	/^<h2>disk_write<\/h2>$/;"	i
disk_write	Libraries/fatfs/src/diskio.c	/^DRESULT disk_write ($/;"	f	typeref:typename:DRESULT
div.abst	Libraries/fatfs/doc/css_e.css	/^div.abst {font-family: sans-serif;}$/;"	c
div.abst	Libraries/fatfs/doc/css_j.css	/^div.abst {font-family: "lr oSVbN",sans-serif;}$/;"	c
div.para	Libraries/fatfs/doc/css_e.css	/^div.para {clear: both; font-family: serif;}$/;"	c
div.para	Libraries/fatfs/doc/css_j.css	/^div.para {clear: both; font-family: "lr o",serif;}$/;"	c
div.ret a	Libraries/fatfs/doc/css_e.css	/^div.ret a {font-family: monospace; }$/;"	s
div.ret a	Libraries/fatfs/doc/css_j.css	/^div.ret a {font-family: monospace; }$/;"	s
dl	Libraries/fatfs/doc/css_e.css	/^dl {margin: 0 1em;}$/;"	s
dl	Libraries/fatfs/doc/css_j.css	/^dl {margin: 0 1em;}$/;"	s
dl.par dt	Libraries/fatfs/doc/css_e.css	/^dl.par dt {margin: 0.5em 0 0 0 ; font-style: italic; }$/;"	s
dl.par dt	Libraries/fatfs/doc/css_j.css	/^dl.par dt {margin: 0.5em 0 0 0 ; font-style: italic; letter-spacing: 0;}$/;"	s
dl.ret dt	Libraries/fatfs/doc/css_e.css	/^dl.ret dt {margin: 0.5em 0 0 0 ; font-weight: bold;}$/;"	s
dl.ret dt	Libraries/fatfs/doc/css_j.css	/^dl.ret dt {margin: 0.5em 0 0 0 ; font-family: monospace; letter-spacing: 0; font-weight: bold;}$/;"	s
done	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/TASKING/cstart_thumb2.asm	/^done:   $/;"	l
drv	Libraries/fatfs/src/ff.h	/^	BYTE	drv;			\/* Physical drive number *\/$/;"	m	struct:__anon94583fed0208	typeref:typename:BYTE
dsect	Libraries/fatfs/src/ff.h	/^	DWORD	dsect;			\/* Current data sector of fpter *\/$/;"	m	struct:__anon94583fed0308	typeref:typename:DWORD
dt	Libraries/fatfs/doc/css_e.css	/^dt {font-family: monospace;}$/;"	s
dt	Libraries/fatfs/doc/css_j.css	/^dt {font-family: monospace;}$/;"	s
duration	main.cpp	/^int duration = 1;  \/\/ duration in seconds$/;"	v	typeref:typename:int
eBuffercmp	Libraries/SDIO_Driver/example/SDIO/uSDCard/main.c	/^TestStatus eBuffercmp(uint8_t* pBuffer, uint32_t BufferLength)$/;"	f	typeref:typename:TestStatus
ecgAnalysisTask	tasks/ecgAnalysisTask.cpp	/^void ecgAnalysisTask(void *parameters)$/;"	f	typeref:typename:void
em	Libraries/fatfs/doc/css_e.css	/^em {font-style: normal; font-weight: bold; margin: 0 0.1em;}$/;"	s
em	Libraries/fatfs/doc/css_j.css	/^em {font-style: normal; font-weight: bold; margin: 0 0.1em;}$/;"	s
emergencyMessage	Classes/UARTclass.cpp	/^   char emergencyMessage[64];$/;"	m	class:clsUART	typeref:typename:char[64]	file:
emptyTask	tasks/emptyTask.cpp	/^void emptyTask(void *parameters)$/;"	f	typeref:typename:void
energy	Libraries/CMSIS/Include/arm_math.h	/^    float32_t energy;    \/**< saves previous frame energy. *\/$/;"	m	struct:__anon8f6bd1b12e08	typeref:typename:float32_t
energy	Libraries/CMSIS/Include/arm_math.h	/^    q15_t energy;        \/**< saves previous frame energy. *\/$/;"	m	struct:__anon8f6bd1b13008	typeref:typename:q15_t
energy	Libraries/CMSIS/Include/arm_math.h	/^    q31_t energy;         \/**< saves previous frame energy. *\/$/;"	m	struct:__anon8f6bd1b12f08	typeref:typename:q31_t
enq_lock	Libraries/fatfs/src/ff.c	/^int enq_lock (void)	\/* Check if an entry is available for a new file *\/$/;"	f	typeref:typename:int	file:
ep	FreeRTOS/portable/IAR/V850ES/ISR_Support.h	/^    MOV     sp,ep							; set stack pointer to element pointer$/;"	v	typeref:typename:load stackpointer MOV
equal	Classes/clsFilter50Hz.cpp	/^   int less, greater, equal;$/;"	m	class:clsFilter50Hz	typeref:typename:int	file:
errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY	FreeRTOS/include/projdefs.h	/^#define errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY	/;"	d
errNO_TASK_TO_RUN	FreeRTOS/include/projdefs.h	/^#define errNO_TASK_TO_RUN	/;"	d
errQUEUE_BLOCKED	FreeRTOS/include/projdefs.h	/^#define errQUEUE_BLOCKED	/;"	d
errQUEUE_EMPTY	FreeRTOS/include/projdefs.h	/^#define errQUEUE_EMPTY	/;"	d
errQUEUE_FULL	FreeRTOS/include/projdefs.h	/^#define errQUEUE_FULL	/;"	d
errQUEUE_YIELD	FreeRTOS/include/projdefs.h	/^#define errQUEUE_YIELD	/;"	d
exit_from_yield	FreeRTOS/portable/GCC/MicroBlazeV8/portasm.S	/^exit_from_yield:$/;"	l
extraSample0	main.cpp	/^uint16_t extraSample0, extraSample1;$/;"	v	typeref:typename:uint16_t
extraSample1	main.cpp	/^uint16_t extraSample0, extraSample1;$/;"	v	typeref:typename:uint16_t
extraSampleCounter	main.cpp	/^int extraSampleCounter = 0;$/;"	v	typeref:typename:int
f_chdir	Libraries/fatfs/doc/en/chdir.html	/^<h2>f_chdir<\/h2>$/;"	i
f_chdir	Libraries/fatfs/doc/ja/chdir.html	/^<h2>f_chdir<\/h2>$/;"	i
f_chdir	Libraries/fatfs/src/ff.c	/^FRESULT f_chdir ($/;"	f	typeref:typename:FRESULT
f_chdrive	Libraries/fatfs/doc/en/chdrive.html	/^<h2>f_chdrive<\/h2>$/;"	i
f_chdrive	Libraries/fatfs/doc/ja/chdrive.html	/^<h2>f_chdrive<\/h2>$/;"	i
f_chdrive	Libraries/fatfs/src/ff.c	/^FRESULT f_chdrive ($/;"	f	typeref:typename:FRESULT
f_chmod	Libraries/fatfs/doc/en/chmod.html	/^<h2>f_chmod<\/h2>$/;"	i
f_chmod	Libraries/fatfs/doc/ja/chmod.html	/^<h2>f_chmod<\/h2>$/;"	i
f_chmod	Libraries/fatfs/src/ff.c	/^FRESULT f_chmod ($/;"	f	typeref:typename:FRESULT
f_close	Libraries/fatfs/doc/en/close.html	/^<h2>f_close<\/h2>$/;"	i
f_close	Libraries/fatfs/doc/ja/close.html	/^<h2>f_close<\/h2>$/;"	i
f_close	Libraries/fatfs/src/ff.c	/^FRESULT f_close ($/;"	f	typeref:typename:FRESULT
f_eof	Libraries/fatfs/doc/en/eof.html	/^<h2>f_eof<\/h2>$/;"	i
f_eof	Libraries/fatfs/doc/ja/eof.html	/^<h2>f_eof<\/h2>$/;"	i
f_eof	Libraries/fatfs/src/ff.h	/^#define f_eof(/;"	d
f_error	Libraries/fatfs/doc/en/error.html	/^<h2>f_error<\/h2>$/;"	i
f_error	Libraries/fatfs/doc/ja/error.html	/^<h2>f_error<\/h2>$/;"	i
f_error	Libraries/fatfs/src/ff.h	/^#define f_error(/;"	d
f_fdisk	Libraries/fatfs/doc/en/fdisk.html	/^<h2>f_fdisk<\/h2>$/;"	i
f_fdisk	Libraries/fatfs/doc/ja/fdisk.html	/^<h2>f_fdisk<\/h2>$/;"	i
f_fdisk	Libraries/fatfs/src/ff.c	/^FRESULT f_fdisk ($/;"	f	typeref:typename:FRESULT
f_forward	Libraries/fatfs/doc/en/forward.html	/^<h2>f_forward<\/h2>$/;"	i
f_forward	Libraries/fatfs/doc/ja/forward.html	/^<h2>f_forward<\/h2>$/;"	i
f_forward	Libraries/fatfs/src/ff.c	/^FRESULT f_forward ($/;"	f	typeref:typename:FRESULT
f_getcwd	Libraries/fatfs/doc/en/getcwd.html	/^<h2>f_getcwd<\/h2>$/;"	i
f_getcwd	Libraries/fatfs/doc/ja/getcwd.html	/^<h2>f_getcwd<\/h2>$/;"	i
f_getcwd	Libraries/fatfs/src/ff.c	/^FRESULT f_getcwd ($/;"	f	typeref:typename:FRESULT
f_getfree	Libraries/fatfs/doc/en/getfree.html	/^<h2>f_getfree<\/h2>$/;"	i
f_getfree	Libraries/fatfs/doc/ja/getfree.html	/^<h2>f_getfree<\/h2>$/;"	i
f_getfree	Libraries/fatfs/src/ff.c	/^FRESULT f_getfree ($/;"	f	typeref:typename:FRESULT
f_gets	Libraries/fatfs/doc/en/gets.html	/^<h2>f_gets<\/h2>$/;"	i
f_gets	Libraries/fatfs/doc/ja/gets.html	/^<h2>f_gets<\/h2>$/;"	i
f_gets	Libraries/fatfs/src/ff.c	/^TCHAR* f_gets ($/;"	f	typeref:typename:TCHAR *
f_lseek	Libraries/fatfs/doc/en/lseek.html	/^<h2>f_lseek<\/h2>$/;"	i
f_lseek	Libraries/fatfs/doc/ja/lseek.html	/^<h2>f_lseek<\/h2>$/;"	i
f_lseek	Libraries/fatfs/src/ff.c	/^FRESULT f_lseek ($/;"	f	typeref:typename:FRESULT
f_mkdir	Libraries/fatfs/doc/en/mkdir.html	/^<h2>f_mkdir<\/h2>$/;"	i
f_mkdir	Libraries/fatfs/doc/ja/mkdir.html	/^<h2>f_mkdir<\/h2>$/;"	i
f_mkdir	Libraries/fatfs/src/ff.c	/^FRESULT f_mkdir ($/;"	f	typeref:typename:FRESULT
f_mkfs	Libraries/fatfs/doc/en/mkfs.html	/^<h2>f_mkfs<\/h2>$/;"	i
f_mkfs	Libraries/fatfs/doc/ja/mkfs.html	/^<h2>f_mkfs<\/h2>$/;"	i
f_mkfs	Libraries/fatfs/src/ff.c	/^FRESULT f_mkfs ($/;"	f	typeref:typename:FRESULT
f_mount	Libraries/fatfs/doc/en/mount.html	/^<h2>f_mount<\/h2>$/;"	i
f_mount	Libraries/fatfs/doc/ja/mount.html	/^<h2>f_mount<\/h2>$/;"	i
f_mount	Libraries/fatfs/src/ff.c	/^FRESULT f_mount ($/;"	f	typeref:typename:FRESULT
f_open	Libraries/fatfs/doc/en/open.html	/^<h2>f_open<\/h2>$/;"	i
f_open	Libraries/fatfs/doc/ja/open.html	/^<h2>f_open<\/h2>$/;"	i
f_open	Libraries/fatfs/src/ff.c	/^FRESULT f_open ($/;"	f	typeref:typename:FRESULT
f_opendir	Libraries/fatfs/doc/en/opendir.html	/^<h2>f_opendir<\/h2>$/;"	i
f_opendir	Libraries/fatfs/doc/ja/opendir.html	/^<h2>f_opendir<\/h2>$/;"	i
f_opendir	Libraries/fatfs/src/ff.c	/^FRESULT f_opendir ($/;"	f	typeref:typename:FRESULT
f_printf	Libraries/fatfs/doc/en/printf.html	/^<h2>f_printf<\/h2>$/;"	i
f_printf	Libraries/fatfs/doc/ja/printf.html	/^<h2>f_printf<\/h2>$/;"	i
f_printf	Libraries/fatfs/src/ff.c	/^int f_printf ($/;"	f	typeref:typename:int
f_putc	Libraries/fatfs/doc/en/putc.html	/^<h2>f_putc<\/h2>$/;"	i
f_putc	Libraries/fatfs/doc/ja/putc.html	/^<h2>f_putc<\/h2>$/;"	i
f_putc	Libraries/fatfs/src/ff.c	/^int f_putc ($/;"	f	typeref:typename:int
f_puts	Libraries/fatfs/doc/en/puts.html	/^<h2>f_puts<\/h2>$/;"	i
f_puts	Libraries/fatfs/doc/ja/puts.html	/^<h2>f_puts<\/h2>$/;"	i
f_puts	Libraries/fatfs/src/ff.c	/^int f_puts ($/;"	f	typeref:typename:int
f_read	Libraries/fatfs/doc/en/read.html	/^<h2>f_read<\/h2>$/;"	i
f_read	Libraries/fatfs/doc/ja/read.html	/^<h2>f_read<\/h2>$/;"	i
f_read	Libraries/fatfs/src/ff.c	/^FRESULT f_read ($/;"	f	typeref:typename:FRESULT
f_readdir	Libraries/fatfs/doc/en/readdir.html	/^<h2>f_readdir<\/h2>$/;"	i
f_readdir	Libraries/fatfs/doc/ja/readdir.html	/^<h2>f_readdir<\/h2>$/;"	i
f_readdir	Libraries/fatfs/src/ff.c	/^FRESULT f_readdir ($/;"	f	typeref:typename:FRESULT
f_rename	Libraries/fatfs/doc/en/rename.html	/^<h2>f_rename<\/h2>$/;"	i
f_rename	Libraries/fatfs/doc/ja/rename.html	/^<h2>f_rename<\/h2>$/;"	i
f_rename	Libraries/fatfs/src/ff.c	/^FRESULT f_rename ($/;"	f	typeref:typename:FRESULT
f_setting	main.cpp	/^double f_setting = 10.0;$/;"	v	typeref:typename:double
f_size	Libraries/fatfs/doc/en/size.html	/^<h2>f_size<\/h2>$/;"	i
f_size	Libraries/fatfs/doc/ja/size.html	/^<h2>f_size<\/h2>$/;"	i
f_size	Libraries/fatfs/src/ff.h	/^#define f_size(/;"	d
f_stat	Libraries/fatfs/doc/en/stat.html	/^<h2>f_stat<\/h2>$/;"	i
f_stat	Libraries/fatfs/doc/ja/stat.html	/^<h2>f_stat<\/h2>$/;"	i
f_stat	Libraries/fatfs/src/ff.c	/^FRESULT f_stat ($/;"	f	typeref:typename:FRESULT
f_sync	Libraries/fatfs/doc/en/sync.html	/^<h2>f_sync<\/h2>$/;"	i
f_sync	Libraries/fatfs/doc/ja/sync.html	/^<h2>f_sync<\/h2>$/;"	i
f_sync	Libraries/fatfs/src/ff.c	/^FRESULT f_sync ($/;"	f	typeref:typename:FRESULT
f_tell	Libraries/fatfs/doc/en/tell.html	/^<h2>f_tell<\/h2>$/;"	i
f_tell	Libraries/fatfs/doc/ja/tell.html	/^<h2>f_tell<\/h2>$/;"	i
f_tell	Libraries/fatfs/src/ff.h	/^#define f_tell(/;"	d
f_truncate	Libraries/fatfs/doc/en/truncate.html	/^<h2>f_truncate<\/h2>$/;"	i
f_truncate	Libraries/fatfs/doc/ja/truncate.html	/^<h2>f_truncate<\/h2>$/;"	i
f_truncate	Libraries/fatfs/src/ff.c	/^FRESULT f_truncate ($/;"	f	typeref:typename:FRESULT
f_unlink	Libraries/fatfs/doc/en/unlink.html	/^<h2>f_unlink<\/h2>$/;"	i
f_unlink	Libraries/fatfs/doc/ja/unlink.html	/^<h2>f_unlink<\/h2>$/;"	i
f_unlink	Libraries/fatfs/src/ff.c	/^FRESULT f_unlink ($/;"	f	typeref:typename:FRESULT
f_utime	Libraries/fatfs/doc/en/utime.html	/^<h2>f_utime<\/h2>$/;"	i
f_utime	Libraries/fatfs/doc/ja/utime.html	/^<h2>f_utime<\/h2>$/;"	i
f_utime	Libraries/fatfs/src/ff.c	/^FRESULT f_utime ($/;"	f	typeref:typename:FRESULT
f_write	Libraries/fatfs/doc/en/write.html	/^<h2>f_write<\/h2>$/;"	i
f_write	Libraries/fatfs/doc/ja/write.html	/^<h2>f_write<\/h2>$/;"	i
f_write	Libraries/fatfs/src/ff.c	/^FRESULT f_write ($/;"	f	typeref:typename:FRESULT
fatbase	Libraries/fatfs/src/ff.h	/^	DWORD	fatbase;		\/* FAT start sector *\/$/;"	m	struct:__anon94583fed0208	typeref:typename:DWORD
fattrib	Libraries/fatfs/src/ff.h	/^	BYTE	fattrib;		\/* Attribute *\/$/;"	m	struct:__anon94583fed0508	typeref:typename:BYTE
fdate	Libraries/fatfs/src/ff.h	/^	WORD	fdate;			\/* Last modified date *\/$/;"	m	struct:__anon94583fed0508	typeref:typename:WORD
ff_convert	Libraries/fatfs/src/option/cc932.c	/^WCHAR ff_convert (	\/* Converted code, 0 means conversion error *\/$/;"	f	typeref:typename:WCHAR
ff_convert	Libraries/fatfs/src/option/cc936.c	/^WCHAR ff_convert (	\/* Converted code, 0 means conversion error *\/$/;"	f	typeref:typename:WCHAR
ff_convert	Libraries/fatfs/src/option/cc949.c	/^WCHAR ff_convert (	\/* Converted code, 0 means conversion error *\/$/;"	f	typeref:typename:WCHAR
ff_convert	Libraries/fatfs/src/option/cc950.c	/^WCHAR ff_convert (	\/* Converted code, 0 means conversion error *\/$/;"	f	typeref:typename:WCHAR
ff_cre_syncobj	Libraries/fatfs/src/option/syscall.c	/^int ff_cre_syncobj (	\/* TRUE:Function succeeded, FALSE:Could not create due to any error *\/$/;"	f	typeref:typename:int
ff_del_syncobj	Libraries/fatfs/src/option/syscall.c	/^int ff_del_syncobj (	\/* TRUE:Function succeeded, FALSE:Could not delete due to any error *\/$/;"	f	typeref:typename:int
ff_memalloc	Libraries/fatfs/src/option/syscall.c	/^void* ff_memalloc (	\/* Returns pointer to the allocated memory block *\/$/;"	f	typeref:typename:void *
ff_memfree	Libraries/fatfs/src/option/syscall.c	/^void ff_memfree($/;"	f	typeref:typename:void
ff_rel_grant	Libraries/fatfs/src/option/syscall.c	/^void ff_rel_grant ($/;"	f	typeref:typename:void
ff_req_grant	Libraries/fatfs/src/option/syscall.c	/^int ff_req_grant (	\/* TRUE:Got a grant to access the volume, FALSE:Could not get a grant *\/$/;"	f	typeref:typename:int
ff_wtoupper	Libraries/fatfs/src/option/cc932.c	/^WCHAR ff_wtoupper (	\/* Upper converted character *\/$/;"	f	typeref:typename:WCHAR
ff_wtoupper	Libraries/fatfs/src/option/cc936.c	/^WCHAR ff_wtoupper (	\/* Upper converted character *\/$/;"	f	typeref:typename:WCHAR
ff_wtoupper	Libraries/fatfs/src/option/cc949.c	/^WCHAR ff_wtoupper (	\/* Upper converted character *\/$/;"	f	typeref:typename:WCHAR
ff_wtoupper	Libraries/fatfs/src/option/cc950.c	/^WCHAR ff_wtoupper (	\/* Upper converted character *\/$/;"	f	typeref:typename:WCHAR
ff_wtoupper	Libraries/fatfs/src/option/ccsbcs.c	/^WCHAR ff_wtoupper (	\/* Upper converted character *\/$/;"	f	typeref:typename:WCHAR
fftLen	Libraries/CMSIS/Include/arm_math.h	/^    uint16_t     fftLen;               \/**< length of the FFT. *\/$/;"	m	struct:__anon8f6bd1b11608	typeref:typename:uint16_t
fftLen	Libraries/CMSIS/Include/arm_math.h	/^    uint16_t    fftLen;              \/**< length of the FFT. *\/$/;"	m	struct:__anon8f6bd1b11508	typeref:typename:uint16_t
fftLen	Libraries/CMSIS/Include/arm_math.h	/^    uint16_t  fftLen;                \/**< length of the FFT. *\/$/;"	m	struct:__anon8f6bd1b11408	typeref:typename:uint16_t
fftLenBy2	Libraries/CMSIS/Include/arm_math.h	/^    uint16_t  fftLenBy2;                        \/**< length of the complex FFT. *\/$/;"	m	struct:__anon8f6bd1b11908	typeref:typename:uint16_t
fftLenBy2	Libraries/CMSIS/Include/arm_math.h	/^    uint32_t fftLenBy2;                         \/**< length of the complex FFT. *\/$/;"	m	struct:__anon8f6bd1b11808	typeref:typename:uint32_t
fftLenBy2	Libraries/CMSIS/Include/arm_math.h	/^    uint32_t fftLenBy2;                       \/**< length of the complex FFT. *\/$/;"	m	struct:__anon8f6bd1b11708	typeref:typename:uint32_t
fftLenReal	Libraries/CMSIS/Include/arm_math.h	/^    uint32_t  fftLenReal;                       \/**< length of the real FFT. *\/$/;"	m	struct:__anon8f6bd1b11908	typeref:typename:uint32_t
fftLenReal	Libraries/CMSIS/Include/arm_math.h	/^    uint32_t fftLenReal;                        \/**< length of the real FFT. *\/$/;"	m	struct:__anon8f6bd1b11808	typeref:typename:uint32_t
fftLenReal	Libraries/CMSIS/Include/arm_math.h	/^    uint32_t fftLenReal;                      \/**< length of the real FFT. *\/$/;"	m	struct:__anon8f6bd1b11708	typeref:typename:uint32_t
fillBins	Classes/clsRrHistogramm.cpp	/^   void fillBins(int *rrvector, int vectorLength,int SAMPLELENGTH)$/;"	f	class:clsRrHistogramm	typeref:typename:void	file:
filter50HzTask	tasks/filter50HzTask.cpp	/^void filter50HzTask(void *pvParameters)$/;"	f	typeref:typename:void
filterBuffer	Classes/clsCommon.cpp	/^   uint16_t filterBuffer[ADC1BUFFERLEN];$/;"	m	class:clsCommon	typeref:typename:uint16_t[]	file:
filterBuffer	main.cpp	/^uint16_t filterBuffer[ADC1BUFFERLEN];$/;"	v	typeref:typename:uint16_t[]
filterBufferHead	Classes/clsCommon.cpp	/^   uint16_t filterBufferHead;$/;"	m	class:clsCommon	typeref:typename:uint16_t	file:
filterBufferHead	main.cpp	/^uint16_t filterBufferHead;$/;"	v	typeref:typename:uint16_t
filteredSample	Classes/clsFilter50Hz.cpp	/^   uint16_t filteredSample;$/;"	m	class:clsFilter50Hz	typeref:typename:uint16_t	file:
filtration	Classes/clsFilter50Hz.cpp	/^   void filtration(void)$/;"	f	class:clsFilter50Hz	typeref:typename:void	file:
findMaxMinInflection	Classes/clsFilter50Hz.cpp	/^   void findMaxMinInflection(void)$/;"	f	class:clsFilter50Hz	typeref:typename:void	file:
fit_lfn	Libraries/fatfs/src/ff.c	/^void fit_lfn ($/;"	f	typeref:typename:void	file:
flag	Libraries/fatfs/src/ff.h	/^	BYTE	flag;			\/* File status flags *\/$/;"	m	struct:__anon94583fed0308	typeref:typename:BYTE
float32_t	Libraries/CMSIS/Include/arm_math.h	/^  typedef float float32_t;$/;"	t	typeref:typename:float
float64_t	Libraries/CMSIS/Include/arm_math.h	/^  typedef double float64_t;$/;"	t	typeref:typename:double
fn	Libraries/fatfs/src/ff.h	/^	BYTE*	fn;				\/* Pointer to the SFN (in\/out) {file[8],ext[3],status[1]} *\/$/;"	m	struct:__anon94583fed0408	typeref:typename:BYTE *
fname	Libraries/fatfs/src/ff.h	/^	TCHAR	fname[13];		\/* Short file name (8.3 format) *\/$/;"	m	struct:__anon94583fed0508	typeref:typename:TCHAR[13]
follow_path	Libraries/fatfs/src/ff.c	/^FRESULT follow_path (	\/* FR_OK(0): successful, !=0: error code *\/$/;"	f	typeref:typename:FRESULT	file:
fptr	Libraries/fatfs/src/ff.h	/^	DWORD	fptr;			\/* File read\/write pointer (0ed on file open) *\/$/;"	m	struct:__anon94583fed0308	typeref:typename:DWORD
free_clust	Libraries/fatfs/src/ff.h	/^	DWORD	free_clust;		\/* Number of free clusters *\/$/;"	m	struct:__anon94583fed0208	typeref:typename:DWORD
frequencies	main.cpp	/^double frequencies[] = {0.1, 0.2, 0.5, 1.0, 2.0, 5.0, 10.0, 20.0, 50.0, 100.0, 200.0};$/;"	v	typeref:typename:double[]
frequency	Classes/clsCommon.cpp	/^   float frequency;$/;"	m	class:clsCommon	typeref:typename:float	file:
frequency_buffer_index	main.cpp	/^int frequency_buffer_index = 0;$/;"	v	typeref:typename:int
frequency_input	main.cpp	/^char frequency_input[7];$/;"	v	typeref:typename:char[7]
fs	Libraries/fatfs/src/ff.c	/^	FATFS *fs;				\/* File ID 1, volume (NULL:blank entry) *\/$/;"	m	struct:__anon94583fe80108	typeref:typename:FATFS *	file:
fs	Libraries/fatfs/src/ff.h	/^	FATFS*	fs;				\/* Pointer to the owner file system object *\/$/;"	m	struct:__anon94583fed0408	typeref:typename:FATFS *
fs	Libraries/fatfs/src/ff.h	/^	FATFS*	fs;				\/* Pointer to the related file system object *\/$/;"	m	struct:__anon94583fed0308	typeref:typename:FATFS *
fs_type	Libraries/fatfs/src/ff.h	/^	BYTE	fs_type;		\/* FAT sub-type (0:Not mounted) *\/$/;"	m	struct:__anon94583fed0208	typeref:typename:BYTE
fsi_flag	Libraries/fatfs/src/ff.h	/^	BYTE	fsi_flag;		\/* fsinfo dirty flag (1:must be written back) *\/$/;"	m	struct:__anon94583fed0208	typeref:typename:BYTE
fsi_sector	Libraries/fatfs/src/ff.h	/^	DWORD	fsi_sector;		\/* fsinfo sector (FAT32) *\/$/;"	m	struct:__anon94583fed0208	typeref:typename:DWORD
fsize	Libraries/fatfs/src/ff.h	/^	DWORD	fsize;			\/* File size *\/$/;"	m	struct:__anon94583fed0308	typeref:typename:DWORD
fsize	Libraries/fatfs/src/ff.h	/^	DWORD	fsize;			\/* File size *\/$/;"	m	struct:__anon94583fed0508	typeref:typename:DWORD
fsize	Libraries/fatfs/src/ff.h	/^	DWORD	fsize;			\/* Sectors per FAT *\/$/;"	m	struct:__anon94583fed0208	typeref:typename:DWORD
ftime	Libraries/fatfs/src/ff.h	/^	WORD	ftime;			\/* Last modified time *\/$/;"	m	struct:__anon94583fed0508	typeref:typename:WORD
g_pfnVectors	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/TrueSTUDIO/startup_stm32f2xx.s	/^g_pfnVectors:$/;"	l
g_pfnVectors	Libraries/CMSIS/Device/ST/STM32F2xx/Source/Templates/gcc_ride7/startup_stm32f2xx.s	/^g_pfnVectors:$/;"	l
gauss	Classes/clsPolyApproximator.cpp	/^   void gauss(int orderOfSystem, double *freeVector, double *solution)$/;"	f	class:clsPolyApproximator	typeref:typename:void	file:
gen_numname	Libraries/fatfs/src/ff.c	/^void gen_numname ($/;"	f	typeref:typename:void
getActiveBuffer	Classes/clsSdio.cpp	/^    char* getActiveBuffer()$/;"	f	class:clsSdio	typeref:typename:char *	file:
getAdc1Value	Classes/clsAdc1.cpp	/^   uint16_t getAdc1Value(void)$/;"	f	class:clsAdc1	typeref:typename:uint16_t	file:
getBadAdcRangeFlag	Classes/clsDiagnost.cpp	/^   int getBadAdcRangeFlag()$/;"	f	class:clsDiagnost	typeref:typename:int	file:
getBadAdcRangeMarker	Classes/clsDiagnost.cpp	/^   long getBadAdcRangeMarker()$/;"	f	class:clsDiagnost	typeref:typename:long	file:
getBatteryVoltagePercent	Classes/clsAdc1.cpp	/^   uint16_t getBatteryVoltagePercent(void)$/;"	f	class:clsAdc1	typeref:typename:uint16_t	file:
getBinAver	Classes/clsRrHistogramm.cpp	/^   double getBinAver(void *binPointer)$/;"	f	class:clsRrHistogramm	typeref:typename:double	file:
getBinLength	Classes/clsRrHistogramm.cpp	/^   int getBinLength(void *binPointer)$/;"	f	class:clsRrHistogramm	typeref:typename:int	file:
getBinLowerBound	Classes/clsRrHistogramm.cpp	/^   int getBinLowerBound(void *binPointer)$/;"	f	class:clsRrHistogramm	typeref:typename:int	file:
getBinMax	Classes/clsRrHistogramm.cpp	/^   int getBinMax(void *binPointer)$/;"	f	class:clsRrHistogramm	typeref:typename:int	file:
getBinMin	Classes/clsRrHistogramm.cpp	/^   int getBinMin(void *binPointer)$/;"	f	class:clsRrHistogramm	typeref:typename:int	file:
getBinPointerByIndex	Classes/clsRrHistogramm.cpp	/^   bin *getBinPointerByIndex(int index)$/;"	f	class:clsRrHistogramm	typeref:typename:bin *	file:
getBinSample	Classes/clsRrHistogramm.cpp	/^   int getBinSample(void *binPointer, int index)$/;"	f	class:clsRrHistogramm	typeref:typename:int	file:
getBinUpperBound	Classes/clsRrHistogramm.cpp	/^   int getBinUpperBound(void *binPointer)$/;"	f	class:clsRrHistogramm	typeref:typename:int	file:
getFatDateTime	Classes/clsRtc.cpp	/^  DWORD getFatDateTime()$/;"	f	class:clsRtc	typeref:typename:DWORD	file:
getFilteredSample	Classes/clsFilter50Hz.cpp	/^   uint16_t getFilteredSample()$/;"	f	class:clsFilter50Hz	typeref:typename:uint16_t	file:
getFreeSpace	Classes/clsSdio.cpp	/^    DWORD getFreeSpace()$/;"	f	class:clsSdio	typeref:typename:DWORD	file:
getHeartRate	Classes/clsEcgAnalizer.cpp	/^   int getHeartRate()$/;"	f	class:clsEcgAnalizer	typeref:typename:int	file:
getInterval	Classes/clsDiagnost.cpp	/^   long getInterval()$/;"	f	class:clsDiagnost	typeref:typename:long	file:
getIsoline	Classes/clsIsolineController.cpp	/^   uint16_t getIsoline(uint16_t newSample)$/;"	f	class:clsIsolineController	typeref:typename:uint16_t	file:
getLastDisplayedPulse	Classes/clsDiagnost.cpp	/^   int getLastDisplayedPulse()$/;"	f	class:clsDiagnost	typeref:typename:int	file:
getLastRR	Classes/clsEcgAnalizer.cpp	/^   int getLastRR(void)$/;"	f	class:clsEcgAnalizer	typeref:typename:int	file:
getLowerBound	Classes/clsRrHistogramm.cpp	/^   int getLowerBound(void)$/;"	f	class:clsRrHistogramm	typeref:typename:int	file:
getLowestBinPointer	Classes/clsRrHistogramm.cpp	/^   bin *getLowestBinPointer(void)$/;"	f	class:clsRrHistogramm	typeref:typename:bin *	file:
getMax	Classes/clsRrHistogramm.cpp	/^   int getMax(void)$/;"	f	class:clsRrHistogramm	typeref:typename:int	file:
getMin	Classes/clsRrHistogramm.cpp	/^   int getMin(void)$/;"	f	class:clsRrHistogramm	typeref:typename:int	file:
getNewRegularHeartRateReady	Classes/clsEcgAnalizer.cpp	/^   int getNewRegularHeartRateReady(void)$/;"	f	class:clsEcgAnalizer	typeref:typename:int	file:
getNoiceSpan	Classes/clsFilter50Hz.cpp	/^   uint16_t getNoiceSpan()$/;"	f	class:clsFilter50Hz	typeref:typename:uint16_t	file:
getNumberOfhistogrammBins	Classes/clsRrHistogramm.cpp	/^   int getNumberOfhistogrammBins(void)$/;"	f	class:clsRrHistogramm	typeref:typename:int	file:
getOutBufferTail	Classes/UARTclass.cpp	/^  int getOutBufferTail(void)$/;"	f	class:clsUART	typeref:typename:int	file:
getPassiveBuffer	Classes/clsSdio.cpp	/^    char* getPassiveBuffer()$/;"	f	class:clsSdio	typeref:typename:char *	file:
getPosition	Classes/clsMovementDetector.cpp	/^   int getPosition()$/;"	f	class:clsMovementDetector	typeref:typename:int	file:
getRRVECTORLENGTH	Classes/clsBayevsky.cpp	/^   int getRRVECTORLENGTH(void)$/;"	f	class:clsBayevsky	typeref:typename:int	file:
getRRbyIndex	Classes/clsBayevsky.cpp	/^   int getRRbyIndex(int index)$/;"	f	class:clsBayevsky	typeref:typename:int	file:
getRRvectorPointer	Classes/clsBayevsky.cpp	/^   int *getRRvectorPointer(void)$/;"	f	class:clsBayevsky	typeref:typename:int *	file:
getReadInProcess	Classes/clsSmb380.cpp	/^   bool getReadInProcess(){return readInProcess;}$/;"	f	class:clsSmb380	typeref:typename:bool	file:
getRunningStatus	Classes/clsMovementDetector.cpp	/^   int getRunningStatus()$/;"	f	class:clsMovementDetector	typeref:typename:int	file:
getSAMPLELENGTH	Classes/clsRrHistogramm.cpp	/^   int getSAMPLELENGTH(void)$/;"	f	class:clsRrHistogramm	typeref:typename:int	file:
getSamplingFrequency	Classes/clsEcgAnalizer.cpp	/^   uint16_t getSamplingFrequency()$/;"	f	class:clsEcgAnalizer	typeref:typename:uint16_t	file:
getStatus	Classes/clsDiagnost.cpp	/^   int getStatus()$/;"	f	class:clsDiagnost	typeref:typename:int	file:
getTachiThreshold	Classes/clsDiagnost.cpp	/^   int getTachiThreshold()$/;"	f	class:clsDiagnost	typeref:typename:int	file:
getTensionIndex	Classes/clsRrHistogramm.cpp	/^   double getTensionIndex(void)$/;"	f	class:clsRrHistogramm	typeref:typename:double	file:
getTimeSpan	Classes/clsFilter50Hz.cpp	/^   portTickType getTimeSpan()$/;"	f	class:clsFilter50Hz	typeref:typename:portTickType	file:
getTimeStamp	Classes/clsRtc.cpp	/^  char* getTimeStamp()$/;"	f	class:clsRtc	typeref:typename:char *	file:
getUpperBound	Classes/clsRrHistogramm.cpp	/^   int getUpperBound(void)$/;"	f	class:clsRrHistogramm	typeref:typename:int	file:
getWalkingStatus	Classes/clsMovementDetector.cpp	/^   int getWalkingStatus()$/;"	f	class:clsMovementDetector	typeref:typename:int	file:
get_fat	Libraries/fatfs/src/ff.c	/^DWORD get_fat (	\/* 0xFFFFFFFF:Disk error, 1:Internal error, Else:Cluster status *\/$/;"	f	typeref:typename:DWORD
get_fattime	Libraries/fatfs/doc/en/fattime.html	/^<h2>get_fattime<\/h2>$/;"	i
get_fattime	Libraries/fatfs/doc/ja/fattime.html	/^<h2>get_fattime<\/h2>$/;"	i
get_fattime	Libraries/fatfs/src/diskio.c	/^DWORD get_fattime ()$/;"	f	typeref:typename:DWORD
get_fileinfo	Libraries/fatfs/src/ff.c	/^void get_fileinfo (		\/* No return code *\/$/;"	f	typeref:typename:void	file:
get_voltage	main.cpp	/^void get_voltage()  \/\/ GETU$/;"	f	typeref:typename:void
get_voltage_and_temperature	main.cpp	/^void get_voltage_and_temperature()  \/\/ GETUT$/;"	f	typeref:typename:void
get_voltage_flag	main.cpp	/^int get_voltage_flag = 0;$/;"	v	typeref:typename:int
get_voltage_temperature_current	main.cpp	/^void get_voltage_temperature_current()  \/\/ GETUTI$/;"	f	typeref:typename:void
gpio	main.cpp	/^clsGPIO gpio;$/;"	v	typeref:typename:clsGPIO
greater	Classes/clsFilter50Hz.cpp	/^   int less, greater, equal;$/;"	m	class:clsFilter50Hz	typeref:typename:int	file:
h1	Libraries/fatfs/doc/css_e.css	/^h1 {line-height: 1em; font-size: 2em; font-family: sans-serif; padding: 0.3em 0 0.3em;}$/;"	s
h1	Libraries/fatfs/doc/css_j.css	/^h1 {line-height: 1em; font-size: 2em; font-family: sans-serif; padding: 0.3em 0 0.3em;}$/;"	s
h2	Libraries/fatfs/doc/css_e.css	/^h2 {font-size: 1.6em; font-family: sans-serif; background-color: #d8d8FF; padding: 0.2em 0.5em; /;"	s
h2	Libraries/fatfs/doc/css_j.css	/^h2 {font-size: 1.6em; font-family: "lr oSVbN",sans-serif; background-color: #d8d8FF; padd/;"	s
h3	Libraries/fatfs/doc/css_e.css	/^h3 {font-size: 1.5em; font-family: sans-serif; margin: 1.5em 0 0.5em;}$/;"	s
h3	Libraries/fatfs/doc/css_j.css	/^h3 {font-size: 1.5em; font-family: "lr oSVbN",sans-serif; margin: 1.5em 0 0.5em;}$/;"	s
h4	Libraries/fatfs/doc/css_e.css	/^h4 {font-size: 1.2em; font-family: sans-serif; margin: 1em 0 0.2em;}$/;"	s
h4	Libraries/fatfs/doc/css_j.css	/^h4 {font-size: 1.2em; font-family: "lr oSVbN",sans-serif; margin: 1em 0 0.2em;}$/;"	s
h5	Libraries/fatfs/doc/css_e.css	/^h5 {font-size: 1em; font-family: sans-serif; margin: 0.5em 0 0em;}$/;"	s
h5	Libraries/fatfs/doc/css_j.css	/^h5 {font-size: 1em; font-family: "lr oSVbN",sans-serif; margin: 0.5em 0 0em;}$/;"	s
heapMINIMUM_BLOCK_SIZE	FreeRTOS/portable/MemMang/heap_2.c	/^#define heapMINIMUM_BLOCK_SIZE	/;"	d	file:
heapMINIMUM_BLOCK_SIZE	FreeRTOS/portable/MemMang/heap_4.c	/^#define heapMINIMUM_BLOCK_SIZE	/;"	d	file:
heapSTRUCT_SIZE	FreeRTOS/portable/MemMang/heap_2.c	/^static const unsigned short  heapSTRUCT_SIZE	= ( sizeof( xBlockLink ) + portBYTE_ALIGNMENT - ( s/;"	v	typeref:typename:const unsigned short	file:
heapSTRUCT_SIZE	FreeRTOS/portable/MemMang/heap_4.c	/^static const unsigned short heapSTRUCT_SIZE	= ( sizeof( xBlockLink ) + portBYTE_ALIGNMENT - ( si/;"	v	typeref:typename:const unsigned short	file:
heartRate	Classes/clsCommon.cpp	/^   int heartRate;$/;"	m	class:clsCommon	typeref:typename:int	file:
heartRate	Classes/clsEcgAnalizer.cpp	/^    int heartRate;$/;"	m	class:clsEcgAnalizer	typeref:typename:int	file:
heartRate	Classes/clsRrHistogramm.cpp	/^   int heartRate;$/;"	m	class:clsRrHistogramm	typeref:typename:int	file:
heartRateCalculate	Classes/clsEcgAnalizer.cpp	/^   void heartRateCalculate(void)$/;"	f	class:clsEcgAnalizer	typeref:typename:void	file:
high	Classes/clsGPIO.cpp	/^   void high()$/;"	f	class:clsGPIO	typeref:typename:void	file:
highActivityThreshold	Classes/clsMovementDetector.cpp	/^   static const uint16_t highActivityThreshold = 300;$/;"	m	class:clsMovementDetector	typeref:typename:const uint16_t	file:
highMovementDetected	Classes/clsMovementDetector.cpp	/^   int highMovementDetected;$/;"	m	class:clsMovementDetector	typeref:typename:int	file:
high_pa1	Classes/clsGPIO.cpp	/^   void high_pa1(void)$/;"	f	class:clsGPIO	typeref:typename:void	file:
highestBin	Classes/clsRrHistogramm.cpp	/^   bin *lowestBin, *highestBin;$/;"	m	class:clsRrHistogramm	typeref:typename:bin **	file:
hr	Libraries/fatfs/doc/css_e.css	/^hr {border-width: 1px; margin: 1em;}$/;"	s
hr	Libraries/fatfs/doc/css_j.css	/^hr {border-width: 1px; margin: 1em;}$/;"	s
hr.hds	Libraries/fatfs/doc/css_e.css	/^hr.hds {clear: both; margin-bottom: 1em;}$/;"	c
hr.hds	Libraries/fatfs/doc/css_j.css	/^hr.hds {clear: both; margin-bottom: 1em;}$/;"	c
hw_irq_handler	FreeRTOS/portable/GCC/NiosII/port_asm.S	/^hw_irq_handler:$/;"	l
hw_irq_test	FreeRTOS/portable/GCC/NiosII/port_asm.S	/^hw_irq_test:$/;"	l
i_setting	Classes/clsCommon.cpp	/^   int i_setting;$/;"	m	class:clsCommon	typeref:typename:int	file:
id	Libraries/fatfs/src/ff.h	/^	WORD	id;				\/* File system mount ID *\/$/;"	m	struct:__anon94583fed0208	typeref:typename:WORD
id	Libraries/fatfs/src/ff.h	/^	WORD	id;				\/* File system mount ID of the related file system object *\/$/;"	m	struct:__anon94583fed0308	typeref:typename:WORD
id	Libraries/fatfs/src/ff.h	/^	WORD	id;				\/* Owner file system mount ID *\/$/;"	m	struct:__anon94583fed0408	typeref:typename:WORD
idx	Libraries/SDIO_Driver/example/Common/lcd_log.c	/^  uint32_t idx;$/;"	v	typeref:typename:uint32_t
idx	Libraries/fatfs/src/ff.c	/^	WORD idx;				\/* File ID 3, directory index *\/$/;"	m	struct:__anon94583fe80108	typeref:typename:WORD	file:
ifftFlag	Libraries/CMSIS/Include/arm_math.h	/^    uint8_t      ifftFlag;             \/**< flag that selects forward (ifftFlag=0) or inverse (/;"	m	struct:__anon8f6bd1b11608	typeref:typename:uint8_t
ifftFlag	Libraries/CMSIS/Include/arm_math.h	/^    uint8_t     ifftFlag;            \/**< flag that selects forward (ifftFlag=0) or inverse (if/;"	m	struct:__anon8f6bd1b11508	typeref:typename:uint8_t
ifftFlag	Libraries/CMSIS/Include/arm_math.h	/^    uint8_t   ifftFlag;              \/**< flag that selects forward (ifftFlag=0) or inverse (if/;"	m	struct:__anon8f6bd1b11408	typeref:typename:uint8_t
ifftFlagR	Libraries/CMSIS/Include/arm_math.h	/^    uint8_t   ifftFlagR;                        \/**< flag that selects forward (ifftFlagR=0) or/;"	m	struct:__anon8f6bd1b11908	typeref:typename:uint8_t
ifftFlagR	Libraries/CMSIS/Include/arm_math.h	/^    uint8_t  ifftFlagR;                         \/**< flag that selects forward (ifftFlagR=0) or/;"	m	struct:__anon8f6bd1b11808	typeref:typename:uint8_t
ifftFlagR	Libraries/CMSIS/Include/arm_math.h	/^    uint8_t  ifftFlagR;                       \/**< flag that selects forward (ifftFlagR=0) or i/;"	m	struct:__anon8f6bd1b11708	typeref:typename:uint8_t
inc_lock	Libraries/fatfs/src/ff.c	/^UINT inc_lock (	\/* Increment file open counter and returns its index (0:int error) *\/$/;"	f	typeref:typename:UINT	file:
index	Libraries/fatfs/src/ff.h	/^	WORD	index;			\/* Current read\/write index number *\/$/;"	m	struct:__anon94583fed0408	typeref:typename:WORD
inflectionFound	Classes/clsFilter50Hz.cpp	/^   int inflectionFound;$/;"	m	class:clsFilter50Hz	typeref:typename:int	file:
inflectionSuspect	Classes/clsFilter50Hz.cpp	/^   int inflectionSuspect;$/;"	m	class:clsFilter50Hz	typeref:typename:int	file:
initAdc1	Classes/clsAdc1.cpp	/^   void initAdc1()$/;"	f	class:clsAdc1	typeref:typename:void	file:
initOk	Classes/clsSdio.cpp	/^    bool initOk; \/\/sd card and fs init control value$/;"	m	class:clsSdio	typeref:typename:bool	file:
initSdCard	Classes/clsSdio.cpp	/^    uint8_t initSdCard() \/\/sd card init proc$/;"	f	class:clsSdio	typeref:typename:uint8_t	file:
initUartRecieve	Classes/UARTclass.cpp	/^  void initUartRecieve()$/;"	f	class:clsUART	typeref:typename:void	file:
init_timer	Classes/clsTimer2.cpp	/^   void init_timer(void)$/;"	f	class:clsTimer2	typeref:typename:void	file:
init_timer	Classes/clsTimer3.cpp	/^   void init_timer(void)$/;"	f	class:clsTimer3	typeref:typename:void	file:
inline	FreeRTOS/portable/RVDS/ARM7_LPC21xx/portmacro.h	/^#define inline$/;"	d
input_buffer	main.cpp	/^char input_buffer[INPUTBUFFERLENGTH];$/;"	v	typeref:typename:char[]
interrupt31_handler	FreeRTOS/portable/GCC/CORTUS_APS3/port.c	/^void interrupt31_handler( void )$/;"	f	typeref:typename:void
interrupt7_handler	FreeRTOS/portable/GCC/CORTUS_APS3/port.c	/^void interrupt7_handler( void )$/;"	f	typeref:typename:void
interval0	main.cpp	/^volatile portTickType interval0 = 0, interval1 = 0;$/;"	v	typeref:typename:volatile portTickType
interval1	main.cpp	/^volatile portTickType interval0 = 0, interval1 = 0;$/;"	v	typeref:typename:volatile portTickType
ipr_val	FreeRTOS/portable/GCC/AVR32_UC3/exception.S	/^ipr_val:$/;"	l
isWriting	Classes/clsSdio.cpp	/^    bool isWriting;$/;"	m	class:clsSdio	typeref:typename:bool	file:
isolineAdjustmentTask	tasks/isolineAdjustmentTask.cpp	/^void isolineAdjustmentTask(void *parameters)$/;"	f	typeref:typename:void
isolineWindow	Classes/clsEcgAnalizer.cpp	/^    uint16_t isolineWindow[QRSWINDOWLENGTH];$/;"	m	class:clsEcgAnalizer	typeref:typename:uint16_t[]	file:
lastDisplayedPulse	Classes/clsDiagnost.cpp	/^   int lastDisplayedPulse; \/\/ last normal value of pulse which was displayed$/;"	m	class:clsDiagnost	typeref:typename:int	file:
lastMax	Classes/clsFilter50Hz.cpp	/^   uint16_t lastMax, lastMin; $/;"	m	class:clsFilter50Hz	typeref:typename:uint16_t	file:
lastMaxPosition	Classes/clsFilter50Hz.cpp	/^   int lastMinPosition, lastMaxPosition;$/;"	m	class:clsFilter50Hz	typeref:typename:int	file:
lastMin	Classes/clsFilter50Hz.cpp	/^   uint16_t lastMax, lastMin; $/;"	m	class:clsFilter50Hz	typeref:typename:uint16_t	file:
lastMinPosition	Classes/clsFilter50Hz.cpp	/^   int lastMinPosition, lastMaxPosition;$/;"	m	class:clsFilter50Hz	typeref:typename:int	file:
lastPosition	Classes/clsMovementDetector.cpp	/^   int position, lastPosition;$/;"	m	class:clsMovementDetector	typeref:typename:int	file:
lastRunStepTimerMarker	Classes/clsMovementDetector.cpp	/^   long lastRunStepTimerMarker;	\/\/  	   (/;"	m	class:clsMovementDetector	typeref:typename:long	file:
lastStepTimerMarker	Classes/clsMovementDetector.cpp	/^   long lastStepTimerMarker;	\/\/  	   (/;"	m	class:clsMovementDetector	typeref:typename:long	file:
lastTachycardiaTuningMarker	Classes/clsDiagnost.cpp	/^   long lastTachycardiaTuningMarker;$/;"	m	class:clsDiagnost	typeref:typename:long	file:
last_I	Classes/clsCommon.cpp	/^   int last_I;$/;"	m	class:clsCommon	typeref:typename:int	file:
last_clust	Libraries/fatfs/src/ff.h	/^	DWORD	last_clust;		\/* Last allocated cluster *\/$/;"	m	struct:__anon94583fed0208	typeref:typename:DWORD
last_dU	Classes/clsCommon.cpp	/^   int last_dU;$/;"	m	class:clsCommon	typeref:typename:int	file:
ld_clust	Libraries/fatfs/src/ff.c	/^DWORD ld_clust ($/;"	f	typeref:typename:DWORD	file:
led	main.cpp	/^clsLED led;$/;"	v	typeref:typename:clsLED
ledBlinkTask	tasks/ledBlinkTask.cpp	/^void ledBlinkTask(void *parameters)$/;"	f	typeref:typename:void
length	Classes/clsCommon.cpp	/^   int length;$/;"	m	class:clsCommon	typeref:typename:int	file:
less	Classes/clsFilter50Hz.cpp	/^   int less, greater, equal;$/;"	m	class:clsFilter50Hz	typeref:typename:int	file:
lfn	Libraries/fatfs/src/ff.h	/^	WCHAR*	lfn;			\/* Pointer to the LFN working buffer *\/$/;"	m	struct:__anon94583fed0408	typeref:typename:WCHAR *
lfn_idx	Libraries/fatfs/src/ff.h	/^	WORD	lfn_idx;		\/* Last matched LFN index number (0xFFFF:No LFN) *\/$/;"	m	struct:__anon94583fed0408	typeref:typename:WORD
lfname	Libraries/fatfs/src/ff.h	/^	TCHAR*	lfname;			\/* Pointer to the LFN buffer *\/$/;"	m	struct:__anon94583fed0508	typeref:typename:TCHAR *
lfsize	Libraries/fatfs/src/ff.h	/^	UINT 	lfsize;			\/* Size of LFN buffer in TCHAR *\/$/;"	m	struct:__anon94583fed0508	typeref:typename:UINT
lib_AT91SAM7S64_H	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^#define lib_AT91SAM7S64_H$/;"	d
lib_AT91SAM7X128_H	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^#define lib_AT91SAM7X128_H$/;"	d
lib_AT91SAM7X256_H	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^#define lib_AT91SAM7X256_H$/;"	d
lib_AT91SAM7X256_H	FreeRTOS/portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^#define lib_AT91SAM7X256_H$/;"	d
line	Libraries/SDIO_Driver/example/Common/lcd_log.h	/^  uint8_t  line[XWINDOW_MAX];$/;"	m	struct:_LCD_LOG_line	typeref:typename:uint8_t[]
listCURRENT_LIST_LENGTH	FreeRTOS/include/list.h	/^#define listCURRENT_LIST_LENGTH(/;"	d
listGET_ITEM_VALUE_OF_HEAD_ENTRY	FreeRTOS/include/list.h	/^#define listGET_ITEM_VALUE_OF_HEAD_ENTRY(/;"	d
listGET_LIST_ITEM_OWNER	FreeRTOS/include/list.h	/^#define listGET_LIST_ITEM_OWNER(/;"	d
listGET_LIST_ITEM_VALUE	FreeRTOS/include/list.h	/^#define listGET_LIST_ITEM_VALUE(/;"	d
listGET_OWNER_OF_HEAD_ENTRY	FreeRTOS/include/list.h	/^#define listGET_OWNER_OF_HEAD_ENTRY(/;"	d
listGET_OWNER_OF_NEXT_ENTRY	FreeRTOS/include/list.h	/^#define listGET_OWNER_OF_NEXT_ENTRY(/;"	d
listIS_CONTAINED_WITHIN	FreeRTOS/include/list.h	/^#define listIS_CONTAINED_WITHIN(/;"	d
listLIST_IS_EMPTY	FreeRTOS/include/list.h	/^#define listLIST_IS_EMPTY(/;"	d
listLIST_IS_INITIALISED	FreeRTOS/include/list.h	/^#define listLIST_IS_INITIALISED(/;"	d
listSET_LIST_ITEM_OWNER	FreeRTOS/include/list.h	/^#define listSET_LIST_ITEM_OWNER(/;"	d
listSET_LIST_ITEM_VALUE	FreeRTOS/include/list.h	/^#define listSET_LIST_ITEM_VALUE(/;"	d
localBufferLength	Classes/clsFilter50Hz.cpp	/^   static const uint16_t localBufferLength = 20;$/;"	m	class:clsFilter50Hz	typeref:typename:const uint16_t	file:
localBufferReady	Classes/clsEcgAnalizer.cpp	/^    int localBufferReady;$/;"	m	class:clsEcgAnalizer	typeref:typename:int	file:
lock_fs	Libraries/fatfs/src/ff.c	/^int lock_fs ($/;"	f	typeref:typename:int	file:
lockid	Libraries/fatfs/src/ff.h	/^	UINT	lockid;			\/* File lock ID (index of file semaphore table Files[]) *\/$/;"	m	struct:__anon94583fed0308	typeref:typename:UINT
lookForMax	Classes/clsFilter50Hz.cpp	/^   int lookForMax;$/;"	m	class:clsFilter50Hz	typeref:typename:int	file:
lookForMin	Classes/clsFilter50Hz.cpp	/^   int lookForMin;$/;"	m	class:clsFilter50Hz	typeref:typename:int	file:
low	Classes/clsGPIO.cpp	/^   void low()$/;"	f	class:clsGPIO	typeref:typename:void	file:
lowActivityThreshold	Classes/clsMovementDetector.cpp	/^   static const uint16_t lowActivityThreshold = 90;$/;"	m	class:clsMovementDetector	typeref:typename:const uint16_t	file:
lowMovementDetected	Classes/clsMovementDetector.cpp	/^   int lowMovementDetected;$/;"	m	class:clsMovementDetector	typeref:typename:int	file:
low_pa1	Classes/clsGPIO.cpp	/^   void low_pa1(void)$/;"	f	class:clsGPIO	typeref:typename:void	file:
lowerBound	Classes/clsFilter50Hz.cpp	/^   uint16_t lowerBound[localBufferLength];$/;"	m	class:clsFilter50Hz	typeref:typename:uint16_t[]	file:
lowerBound	Classes/clsRrHistogramm.cpp	/^   int lowerBound, upperBound; \/\/ lower and upper bounds of histogramm bins $/;"	m	class:clsRrHistogramm	typeref:typename:int	file:
lowestBin	Classes/clsRrHistogramm.cpp	/^   bin *lowestBin, *highestBin;$/;"	m	class:clsRrHistogramm	typeref:typename:bin *	file:
lp	FreeRTOS/portable/IAR/V850ES/ISR_Support.h	/^    ld.w    0[sp],lp						; restore EIPSW from stack$/;"	v	typeref:typename:ld.w[]
lp	FreeRTOS/portable/IAR/V850ES/ISR_Support.h	/^    ld.w    4[sp],lp						; restore EIPC from stack$/;"	v
lp	FreeRTOS/portable/IAR/V850ES/ISR_Support.h	/^    ld.w    8[sp],lp						; restore LP from stack$/;"	v
lp	FreeRTOS/portable/IAR/V850ES/ISR_Support.h	/^    ldsr    lp,0$/;"	v
lp	FreeRTOS/portable/IAR/V850ES/ISR_Support.h	/^    ldsr    lp,1$/;"	v
lp	FreeRTOS/portable/IAR/V850ES/ISR_Support.h	/^    st.w    lp,8[sp]			; store LP to stack$/;"	v
main	Libraries/SDIO_Driver/example/SDIO/uSDCard/main.c	/^int main(void)$/;"	f	typeref:typename:int
main	main.cpp	/^int main()$/;"	f	typeref:typename:int
makeDiagnosis	Classes/clsDiagnost.cpp	/^   void makeDiagnosis(int pulse, int walkingDetected, int runningDetected, $/;"	f	class:clsDiagnost	typeref:typename:void	file:
marker	Classes/clsEcgAnalizer.cpp	/^   uint16_t marker(){return marks[0];}$/;"	f	class:clsEcgAnalizer	typeref:typename:uint16_t	file:
markerShift	Classes/clsEcgAnalizer.cpp	/^    int markerShift;$/;"	m	class:clsEcgAnalizer	typeref:typename:int	file:
marks	Classes/clsEcgAnalizer.cpp	/^    uint16_t marks[QRSWINDOWLENGTH];$/;"	m	class:clsEcgAnalizer	typeref:typename:uint16_t[]	file:
matchRom	Classes/clsThermometer.cpp	/^   inline void matchRom(uint16_t GPIO_Pin)$/;"	f	class:clsThermometer	typeref:typename:void	file:
max	Classes/clsRrHistogramm.cpp	/^   int max, min;        \/\/ minimal and maximal values of rr sample$/;"	m	class:clsRrHistogramm	typeref:typename:int	file:
maxArray	Classes/clsMovementDetector.cpp	/^   int maxArray(int* intArray, int arrayLength)$/;"	f	class:clsMovementDetector	typeref:typename:int	file:
maxDelay	Libraries/CMSIS/Include/arm_math.h	/^    uint16_t maxDelay;            \/**< maximum offset specified by the pTapDelay array. *\/$/;"	m	struct:__anon8f6bd1b13108	typeref:typename:uint16_t
maxDelay	Libraries/CMSIS/Include/arm_math.h	/^    uint16_t maxDelay;            \/**< maximum offset specified by the pTapDelay array. *\/$/;"	m	struct:__anon8f6bd1b13208	typeref:typename:uint16_t
maxDelay	Libraries/CMSIS/Include/arm_math.h	/^    uint16_t maxDelay;            \/**< maximum offset specified by the pTapDelay array. *\/$/;"	m	struct:__anon8f6bd1b13308	typeref:typename:uint16_t
maxDelay	Libraries/CMSIS/Include/arm_math.h	/^    uint16_t maxDelay;            \/**< maximum offset specified by the pTapDelay array. *\/$/;"	m	struct:__anon8f6bd1b13408	typeref:typename:uint16_t
maxFound	Classes/clsFilter50Hz.cpp	/^   int maxFound;$/;"	m	class:clsFilter50Hz	typeref:typename:int	file:
maxX	Classes/clsMovementDetector.cpp	/^   int maxX;$/;"	m	class:clsMovementDetector	typeref:typename:int	file:
maxY	Classes/clsMovementDetector.cpp	/^   int maxY;$/;"	m	class:clsMovementDetector	typeref:typename:int	file:
maxZ	Classes/clsMovementDetector.cpp	/^   int maxZ;$/;"	m	class:clsMovementDetector	typeref:typename:int	file:
mcf5xxx_wr_cacr	FreeRTOS/portable/GCC/ColdFire_V2/portasm.S	/^mcf5xxx_wr_cacr:$/;"	l
mcf5xxx_wr_cacrx	FreeRTOS/portable/CodeWarrior/ColdFire_V1/portasm.S	/^mcf5xxx_wr_cacrx:$/;"	l
mcf5xxx_wr_cacrx	FreeRTOS/portable/CodeWarrior/ColdFire_V2/portasm.S	/^mcf5xxx_wr_cacrx:$/;"	l
meanX	Classes/clsMovementDetector.cpp	/^   int meanX;$/;"	m	class:clsMovementDetector	typeref:typename:int	file:
meanXlevel	Classes/clsMovementDetector.cpp	/^   static const uint16_t meanXlevel = 127;$/;"	m	class:clsMovementDetector	typeref:typename:const uint16_t	file:
meanY	Classes/clsMovementDetector.cpp	/^   int meanY;$/;"	m	class:clsMovementDetector	typeref:typename:int	file:
meanZ	Classes/clsMovementDetector.cpp	/^   int meanZ;$/;"	m	class:clsMovementDetector	typeref:typename:int	file:
measure_and_save	main.cpp	/^void measure_and_save() \/\/ STARTTEST$/;"	f	typeref:typename:void
measure_and_save_flag	main.cpp	/^int measure_and_save_flag = 0;$/;"	v	typeref:typename:int
measure_current	main.cpp	/^void measure_current(int descriptor)$/;"	f	typeref:typename:void
measure_on	main.cpp	/^int measure_on = 0;$/;"	v	typeref:typename:int
measure_voltage_temperature	main.cpp	/^void measure_voltage_temperature()$/;"	f	typeref:typename:void
measure_voltage_temperature_flag	main.cpp	/^int measure_voltage_temperature_flag = 0;$/;"	v	typeref:typename:int
measurement_counter	main.cpp	/^int measurement_counter = 0;$/;"	v	typeref:typename:int
mem_cmp	Libraries/fatfs/src/ff.c	/^int mem_cmp (const void* dst, const void* src, UINT cnt) {$/;"	f	typeref:typename:int	file:
mem_cpy	Libraries/fatfs/src/ff.c	/^void mem_cpy (void* dst, const void* src, UINT cnt) {$/;"	f	typeref:typename:void	file:
mem_set	Libraries/fatfs/src/ff.c	/^void mem_set (void* dst, int val, UINT cnt) {$/;"	f	typeref:typename:void	file:
message	main.cpp	/^char message[64];$/;"	v	typeref:typename:char[64]
min	Classes/clsRrHistogramm.cpp	/^   int max, min;        \/\/ minimal and maximal values of rr sample$/;"	m	class:clsRrHistogramm	typeref:typename:int	file:
min	tasks/uartInputTask.cpp	/^float min(float a, float b)$/;"	f	typeref:typename:float
min	tasks/uartInputTask.cpp	/^uint16_t min(int a, int b)$/;"	f	typeref:typename:uint16_t
minArray	Classes/clsMovementDetector.cpp	/^   int minArray(int* intArray, int arrayLength)$/;"	f	class:clsMovementDetector	typeref:typename:int	file:
minFound	Classes/clsFilter50Hz.cpp	/^   int minFound;$/;"	m	class:clsFilter50Hz	typeref:typename:int	file:
minX	Classes/clsMovementDetector.cpp	/^   int minX;$/;"	m	class:clsMovementDetector	typeref:typename:int	file:
minY	Classes/clsMovementDetector.cpp	/^   int minY;$/;"	m	class:clsMovementDetector	typeref:typename:int	file:
minZ	Classes/clsMovementDetector.cpp	/^   int minZ;$/;"	m	class:clsMovementDetector	typeref:typename:int	file:
min_max_finding	Classes/clsRrHistogramm.cpp	/^   void min_max_finding(int *rrvector, int vectorLength,int SAMPLELENGTH)$/;"	f	class:clsRrHistogramm	typeref:typename:void	file:
mov_x	FreeRTOS/portable/IAR/MSP430X/data_model.h	/^	#define mov_x /;"	d
move_window	Libraries/fatfs/src/ff.c	/^FRESULT move_window ($/;"	f	typeref:typename:FRESULT	file:
movementDetection	Classes/clsMovementDetector.cpp	/^   void movementDetection(void)$/;"	f	class:clsMovementDetector	typeref:typename:void	file:
movementDetectionTask	tasks/movementDetectionTask.cpp	/^void movementDetectionTask(void *parameters)$/;"	f	typeref:typename:void
mu	Libraries/CMSIS/Include/arm_math.h	/^    float32_t mu;        \/**< step size that control filter coefficient updates. *\/$/;"	m	struct:__anon8f6bd1b12e08	typeref:typename:float32_t
mu	Libraries/CMSIS/Include/arm_math.h	/^    float32_t mu;        \/**< step size that controls filter coefficient updates. *\/$/;"	m	struct:__anon8f6bd1b12b08	typeref:typename:float32_t
mu	Libraries/CMSIS/Include/arm_math.h	/^    q15_t mu;            \/**< step size that controls filter coefficient updates. *\/$/;"	m	struct:__anon8f6bd1b12c08	typeref:typename:q15_t
mu	Libraries/CMSIS/Include/arm_math.h	/^    q15_t mu;            \/**< step size that controls filter coefficient updates. *\/$/;"	m	struct:__anon8f6bd1b13008	typeref:typename:q15_t
mu	Libraries/CMSIS/Include/arm_math.h	/^    q31_t mu;             \/**< step size that controls filter coefficient updates. *\/$/;"	m	struct:__anon8f6bd1b12f08	typeref:typename:q31_t
mu	Libraries/CMSIS/Include/arm_math.h	/^    q31_t mu;            \/**< step size that controls filter coefficient updates. *\/$/;"	m	struct:__anon8f6bd1b12d08	typeref:typename:q31_t
mult32x64	Libraries/CMSIS/Include/arm_math.h	/^  static __INLINE q63_t mult32x64($/;"	f	typeref:typename:__INLINE q63_t
nPRIV	Libraries/CMSIS/Include/core_cm0.h	/^    uint32_t nPRIV:1;                    \/*!< bit:      0  Execution privilege in Thread mode */;"	m	struct:__anon84a96930070a::__anon84a969300808	typeref:typename:uint32_t:1
nPRIV	Libraries/CMSIS/Include/core_cm3.h	/^    uint32_t nPRIV:1;                    \/*!< bit:      0  Execution privilege in Thread mode */;"	m	struct:__anon84a975f3070a::__anon84a975f30808	typeref:typename:uint32_t:1
nPRIV	Libraries/CMSIS/Include/core_cm4.h	/^    uint32_t nPRIV:1;                    \/*!< bit:      0  Execution privilege in Thread mode */;"	m	struct:__anon84a97a34070a::__anon84a97a340808	typeref:typename:uint32_t:1
nValues	Libraries/CMSIS/Include/arm_math.h	/^    uint32_t nValues;$/;"	m	struct:__anon8f6bd1b10f08	typeref:typename:uint32_t
n_fatent	Libraries/fatfs/src/ff.h	/^	DWORD	n_fatent;		\/* Number of FAT entries (= number of clusters + 2) *\/$/;"	m	struct:__anon94583fed0208	typeref:typename:DWORD
n_fats	Libraries/fatfs/src/ff.h	/^	BYTE	n_fats;			\/* Number of FAT copies (1,2) *\/$/;"	m	struct:__anon94583fed0208	typeref:typename:BYTE
n_rootdir	Libraries/fatfs/src/ff.h	/^	WORD	n_rootdir;		\/* Number of root directory entries (FAT12\/16) *\/$/;"	m	struct:__anon94583fed0208	typeref:typename:WORD
needForCharge	Classes/clsCommon.cpp	/^   int needForCharge;   \/\/ signals that charge level is below 80%$/;"	m	class:clsCommon	typeref:typename:int	file:
newRegularHeartRateReady	Classes/clsEcgAnalizer.cpp	/^    int newRegularHeartRateReady;$/;"	m	class:clsEcgAnalizer	typeref:typename:int	file:
newX	Classes/clsMovementDetector.cpp	/^   int newX;$/;"	m	class:clsMovementDetector	typeref:typename:int	file:
next	Classes/clsIsolineController.cpp	/^       strBufferList *next;$/;"	m	struct:clsIsolineController::strBufferList	typeref:typename:strBufferList *	file:
next	Classes/clsIsolineController.cpp	/^       strSortedBufferList *next;$/;"	m	struct:clsIsolineController::strSortedBufferList	typeref:typename:strSortedBufferList *	file:
noLocomotionDetected	Classes/clsMovementDetector.cpp	/^   int noLocomotionDetected;$/;"	m	class:clsMovementDetector	typeref:typename:int	file:
noLocomotionInterval	Classes/clsMovementDetector.cpp	/^   static const long noLocomotionInterval = 3;  \/\/  ()  , /;"	m	class:clsMovementDetector	typeref:typename:const long	file:
noLocomotionMarker	Classes/clsMovementDetector.cpp	/^   long noLocomotionMarker;	\/\/    $/;"	m	class:clsMovementDetector	typeref:typename:long	file:
noMovementThreshold	Classes/clsMovementDetector.cpp	/^   static const uint16_t noMovementThreshold = 3;$/;"	m	class:clsMovementDetector	typeref:typename:const uint16_t	file:
noWIZC	FreeRTOS/portable/WizC/PIC18/Install.bat	/^:noWIZC$/;"	l
noat	FreeRTOS/portable/GCC/NiosII/port_asm.S	/^.set noat$/;"	d
noat	FreeRTOS/portable/MPLAB/PIC32MX/port_asm.S	/^	.set 		noat$/;"	d
noiceSpan	Classes/clsFilter50Hz.cpp	/^   uint16_t noiceSpan;$/;"	m	class:clsFilter50Hz	typeref:typename:uint16_t	file:
nomips16	FreeRTOS/portable/MPLAB/PIC32MX/port_asm.S	/^	.set	nomips16$/;"	d
noreorder	FreeRTOS/portable/MPLAB/PIC32MX/port_asm.S	/^ 	.set		noreorder$/;"	d
noreorder	FreeRTOS/portable/MPLAB/PIC32MX/port_asm.S	/^ 	.set 	noreorder$/;"	d
normalize	Libraries/CMSIS/Include/arm_math.h	/^    float32_t normalize;                \/**< normalizing factor. *\/$/;"	m	struct:__anon8f6bd1b11a08	typeref:typename:float32_t
normalize	Libraries/CMSIS/Include/arm_math.h	/^    q15_t normalize;                    \/**< normalizing factor. *\/$/;"	m	struct:__anon8f6bd1b11c08	typeref:typename:q15_t
normalize	Libraries/CMSIS/Include/arm_math.h	/^    q31_t normalize;                    \/**< normalizing factor. *\/$/;"	m	struct:__anon8f6bd1b11b08	typeref:typename:q31_t
numCols	Libraries/CMSIS/Include/arm_math.h	/^    uint16_t numCols;	\/**< number of columns in the data table. *\/$/;"	m	struct:__anon8f6bd1b11008	typeref:typename:uint16_t
numCols	Libraries/CMSIS/Include/arm_math.h	/^    uint16_t numCols;	\/**< number of columns in the data table. *\/$/;"	m	struct:__anon8f6bd1b11108	typeref:typename:uint16_t
numCols	Libraries/CMSIS/Include/arm_math.h	/^    uint16_t numCols;	\/**< number of columns in the data table. *\/$/;"	m	struct:__anon8f6bd1b11208	typeref:typename:uint16_t
numCols	Libraries/CMSIS/Include/arm_math.h	/^    uint16_t numCols;	\/**< number of columns in the data table. *\/$/;"	m	struct:__anon8f6bd1b11308	typeref:typename:uint16_t
numCols	Libraries/CMSIS/Include/arm_math.h	/^    uint16_t numCols;     \/**< number of columns of the matrix.  *\/$/;"	m	struct:__anon8f6bd1b10908	typeref:typename:uint16_t
numCols	Libraries/CMSIS/Include/arm_math.h	/^    uint16_t numCols;     \/**< number of columns of the matrix.  *\/$/;"	m	struct:__anon8f6bd1b10a08	typeref:typename:uint16_t
numCols	Libraries/CMSIS/Include/arm_math.h	/^    uint16_t numCols;     \/**< number of columns of the matrix.  *\/$/;"	m	struct:__anon8f6bd1b10b08	typeref:typename:uint16_t
numRows	Libraries/CMSIS/Include/arm_math.h	/^    uint16_t numRows;	\/**< number of rows in the data table. *\/$/;"	m	struct:__anon8f6bd1b11008	typeref:typename:uint16_t
numRows	Libraries/CMSIS/Include/arm_math.h	/^    uint16_t numRows;	\/**< number of rows in the data table. *\/$/;"	m	struct:__anon8f6bd1b11108	typeref:typename:uint16_t
numRows	Libraries/CMSIS/Include/arm_math.h	/^    uint16_t numRows;	\/**< number of rows in the data table. *\/$/;"	m	struct:__anon8f6bd1b11208	typeref:typename:uint16_t
numRows	Libraries/CMSIS/Include/arm_math.h	/^    uint16_t numRows; 	\/**< number of rows in the data table. *\/$/;"	m	struct:__anon8f6bd1b11308	typeref:typename:uint16_t
numRows	Libraries/CMSIS/Include/arm_math.h	/^    uint16_t numRows;     \/**< number of rows of the matrix.     *\/$/;"	m	struct:__anon8f6bd1b10908	typeref:typename:uint16_t
numRows	Libraries/CMSIS/Include/arm_math.h	/^    uint16_t numRows;     \/**< number of rows of the matrix.     *\/$/;"	m	struct:__anon8f6bd1b10a08	typeref:typename:uint16_t
numRows	Libraries/CMSIS/Include/arm_math.h	/^    uint16_t numRows;     \/**< number of rows of the matrix.     *\/$/;"	m	struct:__anon8f6bd1b10b08	typeref:typename:uint16_t
numStages	Libraries/CMSIS/Include/arm_math.h	/^    int8_t numStages;         \/**< number of 2nd order stages in the filter.  Overall order is /;"	m	struct:__anon8f6bd1b10608	typeref:typename:int8_t
numStages	Libraries/CMSIS/Include/arm_math.h	/^    uint16_t numStages;                          \/**< number of filter stages. *\/$/;"	m	struct:__anon8f6bd1b12508	typeref:typename:uint16_t
numStages	Libraries/CMSIS/Include/arm_math.h	/^    uint16_t numStages;                          \/**< number of filter stages. *\/$/;"	m	struct:__anon8f6bd1b12608	typeref:typename:uint16_t
numStages	Libraries/CMSIS/Include/arm_math.h	/^    uint16_t numStages;                         \/**< number of stages in the filter. *\/$/;"	m	struct:__anon8f6bd1b12808	typeref:typename:uint16_t
numStages	Libraries/CMSIS/Include/arm_math.h	/^    uint16_t numStages;                         \/**< number of stages in the filter. *\/$/;"	m	struct:__anon8f6bd1b12908	typeref:typename:uint16_t
numStages	Libraries/CMSIS/Include/arm_math.h	/^    uint16_t numStages;                         \/**< number of stages in the filter. *\/$/;"	m	struct:__anon8f6bd1b12a08	typeref:typename:uint16_t
numStages	Libraries/CMSIS/Include/arm_math.h	/^    uint16_t numStages;                  \/**< number of filter stages. *\/$/;"	m	struct:__anon8f6bd1b12708	typeref:typename:uint16_t
numStages	Libraries/CMSIS/Include/arm_math.h	/^    uint32_t numStages;         \/**< number of 2nd order stages in the filter.  Overall order i/;"	m	struct:__anon8f6bd1b10808	typeref:typename:uint32_t
numStages	Libraries/CMSIS/Include/arm_math.h	/^    uint32_t numStages;      \/**< number of 2nd order stages in the filter.  Overall order is 2/;"	m	struct:__anon8f6bd1b10708	typeref:typename:uint32_t
numStages	Libraries/CMSIS/Include/arm_math.h	/^    uint8_t   numStages;       \/**< number of 2nd order stages in the filter.  Overall order is/;"	m	struct:__anon8f6bd1b12408	typeref:typename:uint8_t
numStages	Libraries/CMSIS/Include/arm_math.h	/^    uint8_t numStages;       \/**< number of 2nd order stages in the filter.  Overall order is 2/;"	m	struct:__anon8f6bd1b12308	typeref:typename:uint8_t
numTaps	Libraries/CMSIS/Include/arm_math.h	/^    uint16_t  numTaps;    \/**< number of coefficients in the filter. *\/$/;"	m	struct:__anon8f6bd1b12e08	typeref:typename:uint16_t
numTaps	Libraries/CMSIS/Include/arm_math.h	/^    uint16_t numTaps;                   \/**< number of coefficients in the filter. *\/$/;"	m	struct:__anon8f6bd1b11f08	typeref:typename:uint16_t
numTaps	Libraries/CMSIS/Include/arm_math.h	/^    uint16_t numTaps;               \/**< number of coefficients in the filter. *\/$/;"	m	struct:__anon8f6bd1b11d08	typeref:typename:uint16_t
numTaps	Libraries/CMSIS/Include/arm_math.h	/^    uint16_t numTaps;             \/**< number of coefficients in the filter. *\/$/;"	m	struct:__anon8f6bd1b13108	typeref:typename:uint16_t
numTaps	Libraries/CMSIS/Include/arm_math.h	/^    uint16_t numTaps;             \/**< number of coefficients in the filter. *\/$/;"	m	struct:__anon8f6bd1b13208	typeref:typename:uint16_t
numTaps	Libraries/CMSIS/Include/arm_math.h	/^    uint16_t numTaps;             \/**< number of coefficients in the filter. *\/$/;"	m	struct:__anon8f6bd1b13308	typeref:typename:uint16_t
numTaps	Libraries/CMSIS/Include/arm_math.h	/^    uint16_t numTaps;             \/**< number of coefficients in the filter. *\/$/;"	m	struct:__anon8f6bd1b13408	typeref:typename:uint16_t
numTaps	Libraries/CMSIS/Include/arm_math.h	/^    uint16_t numTaps;           \/**< number of coefficients in the filter. *\/$/;"	m	struct:__anon8f6bd1b11e08	typeref:typename:uint16_t
numTaps	Libraries/CMSIS/Include/arm_math.h	/^    uint16_t numTaps;         \/**< number of filter coefficients in the filter. *\/$/;"	m	struct:__anon8f6bd1b10308	typeref:typename:uint16_t
numTaps	Libraries/CMSIS/Include/arm_math.h	/^    uint16_t numTaps;         \/**< number of filter coefficients in the filter. *\/$/;"	m	struct:__anon8f6bd1b10408	typeref:typename:uint16_t
numTaps	Libraries/CMSIS/Include/arm_math.h	/^    uint16_t numTaps;        \/**< number of filter coefficients in the filter. *\/$/;"	m	struct:__anon8f6bd1b10208	typeref:typename:uint16_t
numTaps	Libraries/CMSIS/Include/arm_math.h	/^    uint16_t numTaps;     \/**< number of coefficients in the filter. *\/$/;"	m	struct:__anon8f6bd1b12f08	typeref:typename:uint16_t
numTaps	Libraries/CMSIS/Include/arm_math.h	/^    uint16_t numTaps;     \/**< number of filter coefficients in the filter. *\/$/;"	m	struct:__anon8f6bd1b10508	typeref:typename:uint16_t
numTaps	Libraries/CMSIS/Include/arm_math.h	/^    uint16_t numTaps;    \/**< Number of coefficients in the filter. *\/$/;"	m	struct:__anon8f6bd1b13008	typeref:typename:uint16_t
numTaps	Libraries/CMSIS/Include/arm_math.h	/^    uint16_t numTaps;    \/**< number of coefficients in the filter. *\/$/;"	m	struct:__anon8f6bd1b12b08	typeref:typename:uint16_t
numTaps	Libraries/CMSIS/Include/arm_math.h	/^    uint16_t numTaps;    \/**< number of coefficients in the filter. *\/$/;"	m	struct:__anon8f6bd1b12c08	typeref:typename:uint16_t
numTaps	Libraries/CMSIS/Include/arm_math.h	/^    uint16_t numTaps;    \/**< number of coefficients in the filter. *\/$/;"	m	struct:__anon8f6bd1b12d08	typeref:typename:uint16_t
numberOfCreatedBins	Classes/clsRrHistogramm.cpp	/^   int numberOfCreatedBins;$/;"	m	class:clsRrHistogramm	typeref:typename:int	file:
numberOfIntervals	Classes/clsRrHistogramm.cpp	/^      int numberOfIntervals;$/;"	m	struct:clsRrHistogramm::bin	typeref:typename:int	file:
numberOfRepeatingStatesToSwitch	Classes/clsDiagnost.cpp	/^   static const uint16_t numberOfRepeatingStatesToSwitch = 15;$/;"	m	class:clsDiagnost	typeref:typename:const uint16_t	file:
numberOfSamples	Classes/clsCommon.cpp	/^    int numberOfSamples;$/;"	m	class:clsCommon	typeref:typename:int	file:
numberOfStepsToDetect	Classes/clsMovementDetector.cpp	/^   static const uint16_t numberOfStepsToDetect = 3;$/;"	m	class:clsMovementDetector	typeref:typename:const uint16_t	file:
numberOfhistogrammBins	Classes/clsRrHistogramm.cpp	/^   int numberOfhistogrammBins;$/;"	m	class:clsRrHistogramm	typeref:typename:int	file:
number_of_pulses	Classes/clsCommon.cpp	/^   int number_of_pulses;$/;"	m	class:clsCommon	typeref:typename:int	file:
oem2uni	Libraries/fatfs/src/option/cc936.c	/^const WCHAR oem2uni[] = {$/;"	v	typeref:typename:const WCHAR[]	file:
oem2uni	Libraries/fatfs/src/option/cc949.c	/^const WCHAR oem2uni[] = {$/;"	v	typeref:typename:const WCHAR[]	file:
oem2uni	Libraries/fatfs/src/option/cc950.c	/^const WCHAR oem2uni[] = {$/;"	v	typeref:typename:const WCHAR[]	file:
offCurrent	Classes/clsDacPower.cpp	/^   void offCurrent(void)$/;"	f	class:clsDacPower	typeref:typename:void	file:
ol	Libraries/fatfs/doc/css_e.css	/^ol {margin: 0 2.5em;}$/;"	s
ol	Libraries/fatfs/doc/css_j.css	/^ol {margin: 0 2.5em;}$/;"	s
oldIsoline	Classes/clsEcgAnalizer.cpp	/^   uint16_t oldIsoline(){return isolineWindow[0];}$/;"	f	class:clsEcgAnalizer	typeref:typename:uint16_t	file:
oldRMarker	Classes/clsEcgAnalizer.cpp	/^    int oldRMarker;$/;"	m	class:clsEcgAnalizer	typeref:typename:int	file:
oldSample	Classes/clsEcgAnalizer.cpp	/^   uint16_t oldSample(){return qrsWindow[0];}$/;"	f	class:clsEcgAnalizer	typeref:typename:uint16_t	file:
onCurrent	Classes/clsDacPower.cpp	/^   void onCurrent(void)$/;"	f	class:clsDacPower	typeref:typename:void	file:
oneLedOff	Classes/LEDclass.cpp	/^   void oneLedOff(void)$/;"	f	class:clsLED	typeref:typename:void	file:
oneLedOn	Classes/LEDclass.cpp	/^   void oneLedOn(void)$/;"	f	class:clsLED	typeref:typename:void	file:
onebyfftLen	Libraries/CMSIS/Include/arm_math.h	/^	float32_t    onebyfftLen;          \/**< value of 1\/fftLen. *\/$/;"	m	struct:__anon8f6bd1b11608	typeref:typename:float32_t
openFile	Classes/clsSdio.cpp	/^    FRESULT openFile() \/\/main file open proc$/;"	f	class:clsSdio	typeref:typename:FRESULT	file:
outBufferTail	Classes/UARTclass.cpp	/^   int outBufferTail;$/;"	m	class:clsUART	typeref:typename:int	file:
outStringsBuffer	Classes/UARTclass.cpp	/^   char *outStringsBuffer[OUTBUFFERLENGTH];$/;"	m	class:clsUART	typeref:typename:char * []	file:
outb	FreeRTOS/portable/IAR/ATMega323/portmacro.h	/^	#define outb(/;"	d
outputDelay	Classes/clsCommon.cpp	/^   uint16_t outputDelay; \/\/output delay in seconds, for task delay = outputDelay*delay1000$/;"	m	class:clsCommon	typeref:typename:uint16_t	file:
outputFile	Classes/clsSdio.cpp	/^    FIL outputFile; \/\/file handler$/;"	m	class:clsSdio	typeref:typename:FIL	file:
outputFileName	Classes/clsSdio.cpp	/^    char outputFileName[32];$/;"	m	class:clsSdio	typeref:typename:char[32]	file:
p	Libraries/fatfs/doc/css_e.css	/^p {margin: 0 0 0.3em 1em;}$/;"	s
p	Libraries/fatfs/doc/css_j.css	/^p {text-indent: 1em; margin: 0 0 0.3em 0.5em;}$/;"	s
p.foot	Libraries/fatfs/doc/css_e.css	/^p.foot {clear: both; text-indent: 0; margin: 1em 0.5em 1em;}$/;"	c
p.foot	Libraries/fatfs/doc/css_j.css	/^p.foot {clear: both; text-indent: 0; margin: 1em 0.5em 1em;}$/;"	c
p.hdd	Libraries/fatfs/doc/css_e.css	/^p.hdd {float: right; text-align: right; margin-top: 0.5em;}$/;"	c
p.hdd	Libraries/fatfs/doc/css_j.css	/^p.hdd {float: right; text-align: right; margin-top: 0.5em;}$/;"	c
pBitRevTable	Libraries/CMSIS/Include/arm_math.h	/^    uint16_t     *pBitRevTable;        \/**< points to the bit reversal table. *\/$/;"	m	struct:__anon8f6bd1b11608	typeref:typename:uint16_t *
pBitRevTable	Libraries/CMSIS/Include/arm_math.h	/^    uint16_t    *pBitRevTable;       \/**< points to the bit reversal table. *\/$/;"	m	struct:__anon8f6bd1b11508	typeref:typename:uint16_t *
pBitRevTable	Libraries/CMSIS/Include/arm_math.h	/^    uint16_t  *pBitRevTable;         \/**< points to the bit reversal table. *\/$/;"	m	struct:__anon8f6bd1b11408	typeref:typename:uint16_t *
pCfft	Libraries/CMSIS/Include/arm_math.h	/^    arm_cfft_radix4_instance_f32 *pCfft;        \/**< points to the complex FFT instance. *\/$/;"	m	struct:__anon8f6bd1b11908	typeref:typename:arm_cfft_radix4_instance_f32 *
pCfft	Libraries/CMSIS/Include/arm_math.h	/^    arm_cfft_radix4_instance_f32 *pCfft; \/**< points to the complex FFT instance. *\/$/;"	m	struct:__anon8f6bd1b11a08	typeref:typename:arm_cfft_radix4_instance_f32 *
pCfft	Libraries/CMSIS/Include/arm_math.h	/^    arm_cfft_radix4_instance_q15 *pCfft;	  \/**< points to the complex FFT instance. *\/$/;"	m	struct:__anon8f6bd1b11708	typeref:typename:arm_cfft_radix4_instance_q15 *
pCfft	Libraries/CMSIS/Include/arm_math.h	/^    arm_cfft_radix4_instance_q15 *pCfft; \/**< points to the complex FFT instance. *\/$/;"	m	struct:__anon8f6bd1b11c08	typeref:typename:arm_cfft_radix4_instance_q15 *
pCfft	Libraries/CMSIS/Include/arm_math.h	/^    arm_cfft_radix4_instance_q31 *pCfft;        \/**< points to the complex FFT instance. *\/$/;"	m	struct:__anon8f6bd1b11808	typeref:typename:arm_cfft_radix4_instance_q31 *
pCfft	Libraries/CMSIS/Include/arm_math.h	/^    arm_cfft_radix4_instance_q31 *pCfft; \/**< points to the complex FFT instance. *\/$/;"	m	struct:__anon8f6bd1b11b08	typeref:typename:arm_cfft_radix4_instance_q31 *
pCoeffs	Libraries/CMSIS/Include/arm_math.h	/^    float32_t *pCoeffs;                  \/**< points to the coefficient array. The array is of /;"	m	struct:__anon8f6bd1b11f08	typeref:typename:float32_t *
pCoeffs	Libraries/CMSIS/Include/arm_math.h	/^    float32_t *pCoeffs;                  \/**< points to the coefficient array. The array is of /;"	m	struct:__anon8f6bd1b12708	typeref:typename:float32_t *
pCoeffs	Libraries/CMSIS/Include/arm_math.h	/^    float32_t *pCoeffs;             \/**< points to the coefficient array. The array is of lengt/;"	m	struct:__anon8f6bd1b12208	typeref:typename:float32_t *
pCoeffs	Libraries/CMSIS/Include/arm_math.h	/^    float32_t *pCoeffs;           \/**< points to the coefficient array. The array is of length /;"	m	struct:__anon8f6bd1b13108	typeref:typename:float32_t *
pCoeffs	Libraries/CMSIS/Include/arm_math.h	/^    float32_t *pCoeffs;         \/**< Points to the array of coefficients.  The array is of leng/;"	m	struct:__anon8f6bd1b10808	typeref:typename:float32_t *
pCoeffs	Libraries/CMSIS/Include/arm_math.h	/^    float32_t *pCoeffs;        \/**< points to the array of coefficients.  The array is of lengt/;"	m	struct:__anon8f6bd1b12408	typeref:typename:float32_t *
pCoeffs	Libraries/CMSIS/Include/arm_math.h	/^    float32_t *pCoeffs;   \/**< points to the coefficient array. The array is of length numTaps./;"	m	struct:__anon8f6bd1b10508	typeref:typename:float32_t *
pCoeffs	Libraries/CMSIS/Include/arm_math.h	/^    float32_t *pCoeffs;   \/**< points to the coefficient array. The array is of length numTaps./;"	m	struct:__anon8f6bd1b12e08	typeref:typename:float32_t *
pCoeffs	Libraries/CMSIS/Include/arm_math.h	/^    float32_t *pCoeffs;  \/**< points to the coefficient array. The array is of length numTaps. /;"	m	struct:__anon8f6bd1b12b08	typeref:typename:float32_t *
pCoeffs	Libraries/CMSIS/Include/arm_math.h	/^    q15_t *pCoeffs;                              \/**< points to the coefficient array. The arra/;"	m	struct:__anon8f6bd1b12508	typeref:typename:q15_t *
pCoeffs	Libraries/CMSIS/Include/arm_math.h	/^    q15_t *pCoeffs;                  \/**< points to the coefficient array. The array is of leng/;"	m	struct:__anon8f6bd1b11d08	typeref:typename:q15_t *
pCoeffs	Libraries/CMSIS/Include/arm_math.h	/^    q15_t *pCoeffs;                 \/**< points to the coefficient array. The array is of lengt/;"	m	struct:__anon8f6bd1b12008	typeref:typename:q15_t *
pCoeffs	Libraries/CMSIS/Include/arm_math.h	/^    q15_t *pCoeffs;               \/**< points to the coefficient array. The array is of length /;"	m	struct:__anon8f6bd1b13308	typeref:typename:q15_t *
pCoeffs	Libraries/CMSIS/Include/arm_math.h	/^    q15_t *pCoeffs;           \/**< Points to the array of coefficients.  The array is of length/;"	m	struct:__anon8f6bd1b10608	typeref:typename:q15_t *
pCoeffs	Libraries/CMSIS/Include/arm_math.h	/^    q15_t *pCoeffs;           \/**< points to the coefficient array. The array is of length numT/;"	m	struct:__anon8f6bd1b10308	typeref:typename:q15_t *
pCoeffs	Libraries/CMSIS/Include/arm_math.h	/^    q15_t *pCoeffs;       \/**< points to the coefficient array. The array is of length numTaps./;"	m	struct:__anon8f6bd1b13008	typeref:typename:q15_t *
pCoeffs	Libraries/CMSIS/Include/arm_math.h	/^    q15_t *pCoeffs;      \/**< points to the coefficient array. The array is of length numTaps. /;"	m	struct:__anon8f6bd1b12c08	typeref:typename:q15_t *
pCoeffs	Libraries/CMSIS/Include/arm_math.h	/^    q31_t *pCoeffs;                              \/**< points to the coefficient array. The arra/;"	m	struct:__anon8f6bd1b12608	typeref:typename:q31_t *
pCoeffs	Libraries/CMSIS/Include/arm_math.h	/^    q31_t *pCoeffs;                  \/**< points to the coefficient array. The array is of leng/;"	m	struct:__anon8f6bd1b12108	typeref:typename:q31_t *
pCoeffs	Libraries/CMSIS/Include/arm_math.h	/^    q31_t *pCoeffs;               \/**< points to the coefficient array. The array is of length /;"	m	struct:__anon8f6bd1b13208	typeref:typename:q31_t *
pCoeffs	Libraries/CMSIS/Include/arm_math.h	/^    q31_t *pCoeffs;              \/**< points to the coefficient array. The array is of length n/;"	m	struct:__anon8f6bd1b11e08	typeref:typename:q31_t *
pCoeffs	Libraries/CMSIS/Include/arm_math.h	/^    q31_t *pCoeffs;           \/**< points to the coefficient array. The array is of length numT/;"	m	struct:__anon8f6bd1b10408	typeref:typename:q31_t *
pCoeffs	Libraries/CMSIS/Include/arm_math.h	/^    q31_t *pCoeffs;          \/**< Points to the array of coefficients.  The array is of length /;"	m	struct:__anon8f6bd1b10708	typeref:typename:q31_t *
pCoeffs	Libraries/CMSIS/Include/arm_math.h	/^    q31_t *pCoeffs;          \/**< points to the array of coefficients.  The array is of length /;"	m	struct:__anon8f6bd1b12308	typeref:typename:q31_t *
pCoeffs	Libraries/CMSIS/Include/arm_math.h	/^    q31_t *pCoeffs;       \/**< points to the coefficient array. The array is of length numTaps./;"	m	struct:__anon8f6bd1b12f08	typeref:typename:q31_t *
pCoeffs	Libraries/CMSIS/Include/arm_math.h	/^    q31_t *pCoeffs;      \/**< points to the coefficient array. The array is of length numTaps. /;"	m	struct:__anon8f6bd1b12d08	typeref:typename:q31_t *
pCoeffs	Libraries/CMSIS/Include/arm_math.h	/^    q7_t *pCoeffs;                \/**< points to the coefficient array. The array is of length /;"	m	struct:__anon8f6bd1b13408	typeref:typename:q7_t *
pCoeffs	Libraries/CMSIS/Include/arm_math.h	/^    q7_t *pCoeffs;           \/**< points to the coefficient array. The array is of length numTa/;"	m	struct:__anon8f6bd1b10208	typeref:typename:q7_t *
pCosFactor	Libraries/CMSIS/Include/arm_math.h	/^    float32_t *pCosFactor;              \/**< points to the cosFactor table. *\/$/;"	m	struct:__anon8f6bd1b11a08	typeref:typename:float32_t *
pCosFactor	Libraries/CMSIS/Include/arm_math.h	/^    q15_t *pCosFactor;                  \/**< points to the cosFactor table. *\/$/;"	m	struct:__anon8f6bd1b11c08	typeref:typename:q15_t *
pCosFactor	Libraries/CMSIS/Include/arm_math.h	/^    q31_t *pCosFactor;                  \/**< points to the cosFactor table. *\/$/;"	m	struct:__anon8f6bd1b11b08	typeref:typename:q31_t *
pData	Libraries/CMSIS/Include/arm_math.h	/^    float32_t *pData;	\/**< points to the data table. *\/$/;"	m	struct:__anon8f6bd1b11008	typeref:typename:float32_t *
pData	Libraries/CMSIS/Include/arm_math.h	/^    float32_t *pData;     \/**< points to the data of the matrix. *\/$/;"	m	struct:__anon8f6bd1b10908	typeref:typename:float32_t *
pData	Libraries/CMSIS/Include/arm_math.h	/^    q15_t *pData;	\/**< points to the data table. *\/$/;"	m	struct:__anon8f6bd1b11208	typeref:typename:q15_t *
pData	Libraries/CMSIS/Include/arm_math.h	/^    q15_t *pData;         \/**< points to the data of the matrix. *\/$/;"	m	struct:__anon8f6bd1b10a08	typeref:typename:q15_t *
pData	Libraries/CMSIS/Include/arm_math.h	/^    q31_t *pData;	\/**< points to the data table. *\/$/;"	m	struct:__anon8f6bd1b11108	typeref:typename:q31_t *
pData	Libraries/CMSIS/Include/arm_math.h	/^    q31_t *pData;         \/**< points to the data of the matrix. *\/$/;"	m	struct:__anon8f6bd1b10b08	typeref:typename:q31_t *
pData	Libraries/CMSIS/Include/arm_math.h	/^    q7_t *pData;		\/**< points to the data table. *\/$/;"	m	struct:__anon8f6bd1b11308	typeref:typename:q7_t *
pPoint	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_lcd.h	/^} Point, * pPoint;   $/;"	t	typeref:struct:__anon016e386e0108 *
pRfft	Libraries/CMSIS/Include/arm_math.h	/^    arm_rfft_instance_f32 *pRfft;        \/**< points to the real FFT instance. *\/$/;"	m	struct:__anon8f6bd1b11a08	typeref:typename:arm_rfft_instance_f32 *
pRfft	Libraries/CMSIS/Include/arm_math.h	/^    arm_rfft_instance_q15 *pRfft;        \/**< points to the real FFT instance. *\/$/;"	m	struct:__anon8f6bd1b11c08	typeref:typename:arm_rfft_instance_q15 *
pRfft	Libraries/CMSIS/Include/arm_math.h	/^    arm_rfft_instance_q31 *pRfft;        \/**< points to the real FFT instance. *\/$/;"	m	struct:__anon8f6bd1b11b08	typeref:typename:arm_rfft_instance_q31 *
pState	Libraries/CMSIS/Include/arm_math.h	/^    float32_t *pState;                          \/**< points to the state variable array. The ar/;"	m	struct:__anon8f6bd1b12a08	typeref:typename:float32_t *
pState	Libraries/CMSIS/Include/arm_math.h	/^    float32_t *pState;                   \/**< points to the state variable array. The array is /;"	m	struct:__anon8f6bd1b11f08	typeref:typename:float32_t *
pState	Libraries/CMSIS/Include/arm_math.h	/^    float32_t *pState;                   \/**< points to the state variable array. The array is /;"	m	struct:__anon8f6bd1b12708	typeref:typename:float32_t *
pState	Libraries/CMSIS/Include/arm_math.h	/^    float32_t *pState;              \/**< points to the state variable array. The array is of le/;"	m	struct:__anon8f6bd1b12208	typeref:typename:float32_t *
pState	Libraries/CMSIS/Include/arm_math.h	/^    float32_t *pState;            \/**< points to the state buffer array. The array is of length/;"	m	struct:__anon8f6bd1b13108	typeref:typename:float32_t *
pState	Libraries/CMSIS/Include/arm_math.h	/^    float32_t *pState;          \/**< Points to the array of state coefficients.  The array is o/;"	m	struct:__anon8f6bd1b10808	typeref:typename:float32_t *
pState	Libraries/CMSIS/Include/arm_math.h	/^    float32_t *pState;         \/**< points to the array of state coefficients.  The array is of/;"	m	struct:__anon8f6bd1b12408	typeref:typename:float32_t *
pState	Libraries/CMSIS/Include/arm_math.h	/^    float32_t *pState;    \/**< points to the state variable array. The array is of length numTa/;"	m	struct:__anon8f6bd1b10508	typeref:typename:float32_t *
pState	Libraries/CMSIS/Include/arm_math.h	/^    float32_t *pState;    \/**< points to the state variable array. The array is of length numTa/;"	m	struct:__anon8f6bd1b12e08	typeref:typename:float32_t *
pState	Libraries/CMSIS/Include/arm_math.h	/^    float32_t *pState;   \/**< points to the state variable array. The array is of length numTap/;"	m	struct:__anon8f6bd1b12b08	typeref:typename:float32_t *
pState	Libraries/CMSIS/Include/arm_math.h	/^    q15_t *pState;                               \/**< points to the state variable array. The a/;"	m	struct:__anon8f6bd1b12508	typeref:typename:q15_t *
pState	Libraries/CMSIS/Include/arm_math.h	/^    q15_t *pState;                              \/**< points to the state variable array. The ar/;"	m	struct:__anon8f6bd1b12808	typeref:typename:q15_t *
pState	Libraries/CMSIS/Include/arm_math.h	/^    q15_t *pState;                   \/**< points to the state variable array. The array is of l/;"	m	struct:__anon8f6bd1b11d08	typeref:typename:q15_t *
pState	Libraries/CMSIS/Include/arm_math.h	/^    q15_t *pState;                  \/**< points to the state variable array. The array is of le/;"	m	struct:__anon8f6bd1b12008	typeref:typename:q15_t *
pState	Libraries/CMSIS/Include/arm_math.h	/^    q15_t *pState;                \/**< points to the state buffer array. The array is of length/;"	m	struct:__anon8f6bd1b13308	typeref:typename:q15_t *
pState	Libraries/CMSIS/Include/arm_math.h	/^    q15_t *pState;            \/**< Points to the array of state coefficients.  The array is of /;"	m	struct:__anon8f6bd1b10608	typeref:typename:q15_t *
pState	Libraries/CMSIS/Include/arm_math.h	/^    q15_t *pState;            \/**< points to the state variable array. The array is of length n/;"	m	struct:__anon8f6bd1b10308	typeref:typename:q15_t *
pState	Libraries/CMSIS/Include/arm_math.h	/^    q15_t *pState;        \/**< points to the state variable array. The array is of length numTa/;"	m	struct:__anon8f6bd1b13008	typeref:typename:q15_t *
pState	Libraries/CMSIS/Include/arm_math.h	/^    q15_t *pState;       \/**< points to the state variable array. The array is of length numTap/;"	m	struct:__anon8f6bd1b12c08	typeref:typename:q15_t *
pState	Libraries/CMSIS/Include/arm_math.h	/^    q31_t *pState;                               \/**< points to the state variable array. The a/;"	m	struct:__anon8f6bd1b12608	typeref:typename:q31_t *
pState	Libraries/CMSIS/Include/arm_math.h	/^    q31_t *pState;                              \/**< points to the state variable array. The ar/;"	m	struct:__anon8f6bd1b12908	typeref:typename:q31_t *
pState	Libraries/CMSIS/Include/arm_math.h	/^    q31_t *pState;                   \/**< points to the state variable array. The array is of l/;"	m	struct:__anon8f6bd1b12108	typeref:typename:q31_t *
pState	Libraries/CMSIS/Include/arm_math.h	/^    q31_t *pState;                \/**< points to the state buffer array. The array is of length/;"	m	struct:__anon8f6bd1b13208	typeref:typename:q31_t *
pState	Libraries/CMSIS/Include/arm_math.h	/^    q31_t *pState;               \/**< points to the state variable array. The array is of lengt/;"	m	struct:__anon8f6bd1b11e08	typeref:typename:q31_t *
pState	Libraries/CMSIS/Include/arm_math.h	/^    q31_t *pState;            \/**< points to the state variable array. The array is of length n/;"	m	struct:__anon8f6bd1b10408	typeref:typename:q31_t *
pState	Libraries/CMSIS/Include/arm_math.h	/^    q31_t *pState;           \/**< Points to the array of state coefficients.  The array is of l/;"	m	struct:__anon8f6bd1b10708	typeref:typename:q31_t *
pState	Libraries/CMSIS/Include/arm_math.h	/^    q31_t *pState;        \/**< points to the state variable array. The array is of length numTa/;"	m	struct:__anon8f6bd1b12f08	typeref:typename:q31_t *
pState	Libraries/CMSIS/Include/arm_math.h	/^    q31_t *pState;       \/**< points to the state variable array. The array is of length numTap/;"	m	struct:__anon8f6bd1b12d08	typeref:typename:q31_t *
pState	Libraries/CMSIS/Include/arm_math.h	/^    q63_t *pState;           \/**< points to the array of state coefficients.  The array is of l/;"	m	struct:__anon8f6bd1b12308	typeref:typename:q63_t *
pState	Libraries/CMSIS/Include/arm_math.h	/^    q7_t *pState;                 \/**< points to the state buffer array. The array is of length/;"	m	struct:__anon8f6bd1b13408	typeref:typename:q7_t *
pState	Libraries/CMSIS/Include/arm_math.h	/^    q7_t *pState;            \/**< points to the state variable array. The array is of length nu/;"	m	struct:__anon8f6bd1b10208	typeref:typename:q7_t *
pTapDelay	Libraries/CMSIS/Include/arm_math.h	/^    int32_t *pTapDelay;           \/**< points to the array of delay values.  The array is of le/;"	m	struct:__anon8f6bd1b13108	typeref:typename:int32_t *
pTapDelay	Libraries/CMSIS/Include/arm_math.h	/^    int32_t *pTapDelay;           \/**< points to the array of delay values.  The array is of le/;"	m	struct:__anon8f6bd1b13208	typeref:typename:int32_t *
pTapDelay	Libraries/CMSIS/Include/arm_math.h	/^    int32_t *pTapDelay;           \/**< points to the array of delay values.  The array is of le/;"	m	struct:__anon8f6bd1b13308	typeref:typename:int32_t *
pTapDelay	Libraries/CMSIS/Include/arm_math.h	/^    int32_t *pTapDelay;           \/**< points to the array of delay values.  The array is of le/;"	m	struct:__anon8f6bd1b13408	typeref:typename:int32_t *
pTwiddle	Libraries/CMSIS/Include/arm_math.h	/^    float32_t    *pTwiddle;            \/**< points to the twiddle factor table. *\/$/;"	m	struct:__anon8f6bd1b11608	typeref:typename:float32_t *
pTwiddle	Libraries/CMSIS/Include/arm_math.h	/^    float32_t *pTwiddle;                \/**< points to the twiddle factor table. *\/$/;"	m	struct:__anon8f6bd1b11a08	typeref:typename:float32_t *
pTwiddle	Libraries/CMSIS/Include/arm_math.h	/^    q15_t     *pTwiddle;             \/**< points to the twiddle factor table. *\/$/;"	m	struct:__anon8f6bd1b11408	typeref:typename:q15_t *
pTwiddle	Libraries/CMSIS/Include/arm_math.h	/^    q15_t *pTwiddle;                    \/**< points to the twiddle factor table. *\/$/;"	m	struct:__anon8f6bd1b11c08	typeref:typename:q15_t *
pTwiddle	Libraries/CMSIS/Include/arm_math.h	/^    q31_t       *pTwiddle;           \/**< points to the twiddle factor table. *\/$/;"	m	struct:__anon8f6bd1b11508	typeref:typename:q31_t *
pTwiddle	Libraries/CMSIS/Include/arm_math.h	/^    q31_t *pTwiddle;                    \/**< points to the twiddle factor table. *\/$/;"	m	struct:__anon8f6bd1b11b08	typeref:typename:q31_t *
pTwiddleAReal	Libraries/CMSIS/Include/arm_math.h	/^    float32_t *pTwiddleAReal;                   \/**< points to the real twiddle factor table. */;"	m	struct:__anon8f6bd1b11908	typeref:typename:float32_t *
pTwiddleAReal	Libraries/CMSIS/Include/arm_math.h	/^    q15_t    *pTwiddleAReal;                  \/**< points to the real twiddle factor table. *\/$/;"	m	struct:__anon8f6bd1b11708	typeref:typename:q15_t *
pTwiddleAReal	Libraries/CMSIS/Include/arm_math.h	/^    q31_t    *pTwiddleAReal;                    \/**< points to the real twiddle factor table. */;"	m	struct:__anon8f6bd1b11808	typeref:typename:q31_t *
pTwiddleBReal	Libraries/CMSIS/Include/arm_math.h	/^    float32_t *pTwiddleBReal;                   \/**< points to the imag twiddle factor table. */;"	m	struct:__anon8f6bd1b11908	typeref:typename:float32_t *
pTwiddleBReal	Libraries/CMSIS/Include/arm_math.h	/^    q15_t    *pTwiddleBReal;                  \/**< points to the imag twiddle factor table. *\/$/;"	m	struct:__anon8f6bd1b11708	typeref:typename:q15_t *
pTwiddleBReal	Libraries/CMSIS/Include/arm_math.h	/^    q31_t    *pTwiddleBReal;                    \/**< points to the imag twiddle factor table. */;"	m	struct:__anon8f6bd1b11808	typeref:typename:q31_t *
pYData	Libraries/CMSIS/Include/arm_math.h	/^    float32_t *pYData;          \/**< pointer to the table of Y values *\/$/;"	m	struct:__anon8f6bd1b10f08	typeref:typename:float32_t *
p_vSoftwareInterruptEntry	FreeRTOS/portable/Renesas/RX200/port.c	/^const portBASE_TYPE * p_vSoftwareInterruptEntry = &vSoftwareInterruptEntry;$/;"	v	typeref:typename:const portBASE_TYPE *
p_vSoftwareInterruptEntry	FreeRTOS/portable/Renesas/RX600/port.c	/^const portBASE_TYPE * p_vSoftwareInterruptEntry = &vSoftwareInterruptEntry;$/;"	v	typeref:typename:const portBASE_TYPE *
pad1	Libraries/fatfs/src/ff.h	/^	BYTE	pad1;$/;"	m	struct:__anon94583fed0308	typeref:typename:BYTE
pcCurrentTaskName	FreeRTOS/portable/GCC/MicroBlazeV8/portmacro.h	/^	signed char *pcCurrentTaskName;$/;"	m	struct:PORT_REGISTER_DUMP	typeref:typename:signed char *
pcExceptionCause	FreeRTOS/portable/GCC/MicroBlazeV8/portmacro.h	/^	signed char *pcExceptionCause;$/;"	m	struct:PORT_REGISTER_DUMP	typeref:typename:signed char *
pcHead	FreeRTOS/queue.c	/^	signed char *pcHead;				\/*< Points to the beginning of the queue storage area. *\/$/;"	m	struct:QueueDefinition	typeref:typename:signed char *	file:
pcName	FreeRTOS/include/task.h	/^	const signed char * const pcName;$/;"	m	struct:xTASK_PARAMTERS	typeref:typename:const signed char * const
pcQueueName	FreeRTOS/queue.c	/^		signed char *pcQueueName;$/;"	m	struct:QUEUE_REGISTRY_ITEM	typeref:typename:signed char *	file:
pcReadFrom	FreeRTOS/queue.c	/^	signed char *pcReadFrom;			\/*< Points to the last place that a queued item was read from. *\/$/;"	m	struct:QueueDefinition	typeref:typename:signed char *	file:
pcStatsString	FreeRTOS/tasks.c	/^	PRIVILEGED_DATA static char pcStatsString[ 50 ] ;$/;"	v	typeref:typename:PRIVILEGED_DATA char[50]	file:
pcTail	FreeRTOS/queue.c	/^	signed char *pcTail;				\/*< Points to the byte at the end of the queue storage area.  Once mor/;"	m	struct:QueueDefinition	typeref:typename:signed char *	file:
pcTaskGetTaskName	FreeRTOS/tasks.c	/^	signed char *pcTaskGetTaskName( xTaskHandle xTaskToQuery )$/;"	f	typeref:typename:signed char *
pcTaskName	FreeRTOS/tasks.c	/^	signed char				pcTaskName[ configMAX_TASK_NAME_LEN ];\/*< Descriptive name given to the task wh/;"	m	struct:tskTaskControlBlock	typeref:typename:signed char[]	file:
pcTimerName	FreeRTOS/timers.c	/^	const signed char		*pcTimerName;		\/*<< Text name.  This is not used by the kernel, it is inclu/;"	m	struct:tmrTimerControl	typeref:typename:const signed char *	file:
pcWriteTo	FreeRTOS/queue.c	/^	signed char *pcWriteTo;				\/*< Points to the free next place in the storage area. *\/$/;"	m	struct:QueueDefinition	typeref:typename:signed char *	file:
pd	Libraries/fatfs/src/ff.h	/^	BYTE pd;	\/* Physical drive number *\/$/;"	m	struct:__anon94583fed0108	typeref:typename:BYTE
pdFAIL	FreeRTOS/include/projdefs.h	/^#define pdFAIL	/;"	d
pdFALSE	FreeRTOS/include/projdefs.h	/^#define pdFALSE	/;"	d
pdPASS	FreeRTOS/include/projdefs.h	/^#define pdPASS	/;"	d
pdTASK_CODE	FreeRTOS/include/projdefs.h	/^typedef void (*pdTASK_CODE)( void * );$/;"	t	typeref:typename:void (*)(void *)
pdTASK_HOOK_CODE	FreeRTOS/include/FreeRTOS.h	/^typedef portBASE_TYPE (*pdTASK_HOOK_CODE)( void * );$/;"	t	typeref:typename:portBASE_TYPE (*)(void *)
pdTRUE	FreeRTOS/include/projdefs.h	/^#define pdTRUE	/;"	d
period	Classes/clsTimer2.cpp	/^   int period;$/;"	m	class:clsTimer2	typeref:typename:int	file:
period	Classes/clsTimer3.cpp	/^   int period;$/;"	m	class:clsTimer3	typeref:typename:int	file:
phaseLength	Libraries/CMSIS/Include/arm_math.h	/^    uint16_t phaseLength;           \/**< length of each polyphase filter component. *\/$/;"	m	struct:__anon8f6bd1b12008	typeref:typename:uint16_t
phaseLength	Libraries/CMSIS/Include/arm_math.h	/^    uint16_t phaseLength;           \/**< length of each polyphase filter component. *\/$/;"	m	struct:__anon8f6bd1b12108	typeref:typename:uint16_t
phaseLength	Libraries/CMSIS/Include/arm_math.h	/^    uint16_t phaseLength;          \/**< length of each polyphase filter component. *\/$/;"	m	struct:__anon8f6bd1b12208	typeref:typename:uint16_t
pick_lfn	Libraries/fatfs/src/ff.c	/^int pick_lfn (			\/* 1:Succeeded, 0:Buffer overflow *\/$/;"	f	typeref:typename:int	file:
pkCoeffs	Libraries/CMSIS/Include/arm_math.h	/^    float32_t *pkCoeffs;                        \/**< points to the reflection coefficient array/;"	m	struct:__anon8f6bd1b12a08	typeref:typename:float32_t *
pkCoeffs	Libraries/CMSIS/Include/arm_math.h	/^    q15_t *pkCoeffs;                            \/**< points to the reflection coefficient array/;"	m	struct:__anon8f6bd1b12808	typeref:typename:q15_t *
pkCoeffs	Libraries/CMSIS/Include/arm_math.h	/^    q31_t *pkCoeffs;                            \/**< points to the reflection coefficient array/;"	m	struct:__anon8f6bd1b12908	typeref:typename:q31_t *
plot_output	main.cpp	/^void plot_output(int output_slowly)$/;"	f	typeref:typename:void
pop_x	FreeRTOS/portable/IAR/MSP430X/data_model.h	/^	#define pop_x /;"	d
popm_x	FreeRTOS/portable/IAR/MSP430X/data_model.h	/^	#define popm_x /;"	d
port1MHz_IN_Hz	FreeRTOS/portable/IAR/AtmelSAM9XE/port.c	/^#define port1MHz_IN_Hz /;"	d	file:
port1SECOND_IN_uS	FreeRTOS/portable/IAR/AtmelSAM9XE/port.c	/^#define port1SECOND_IN_uS	/;"	d	file:
portACLK_FREQUENCY_HZ	FreeRTOS/portable/CCS/MSP430X/port.c	/^#define portACLK_FREQUENCY_HZ	/;"	d	file:
portACLK_FREQUENCY_HZ	FreeRTOS/portable/GCC/MSP430F449/port.c	/^#define portACLK_FREQUENCY_HZ	/;"	d	file:
portACLK_FREQUENCY_HZ	FreeRTOS/portable/IAR/MSP430/port.c	/^#define portACLK_FREQUENCY_HZ	/;"	d	file:
portACLK_FREQUENCY_HZ	FreeRTOS/portable/IAR/MSP430X/port.c	/^#define portACLK_FREQUENCY_HZ	/;"	d	file:
portACLK_FREQUENCY_HZ	FreeRTOS/portable/Rowley/MSP430F449/port.c	/^#define portACLK_FREQUENCY_HZ	/;"	d	file:
portADDRESS_TO_CSA	FreeRTOS/portable/GCC/TriCore_1782/portmacro.h	/^#define portADDRESS_TO_CSA(/;"	d
portALIGNMENT_ASSERT_pxCurrentTCB	FreeRTOS/include/FreeRTOS.h	/^	#define portALIGNMENT_ASSERT_pxCurrentTCB /;"	d
portALIGNMENT_ASSERT_pxCurrentTCB	FreeRTOS/portable/GCC/ARM_CM4F/portmacro.h	/^#define portALIGNMENT_ASSERT_pxCurrentTCB /;"	d
portALIGNMENT_ASSERT_pxCurrentTCB	FreeRTOS/portable/GCC/TriCore_1782/portmacro.h	/^#define portALIGNMENT_ASSERT_pxCurrentTCB /;"	d
portALIGNMENT_ASSERT_pxCurrentTCB	FreeRTOS/portable/IAR/ARM_CM4F/portmacro.h	/^#define portALIGNMENT_ASSERT_pxCurrentTCB /;"	d
portALIGNMENT_ASSERT_pxCurrentTCB	FreeRTOS/portable/RVDS/ARM_CM4F/portmacro.h	/^#define portALIGNMENT_ASSERT_pxCurrentTCB /;"	d
portALIGNMENT_ASSERT_pxCurrentTCB	FreeRTOS/portable/Tasking/ARM_CM4F/portmacro.h	/^#define portALIGNMENT_ASSERT_pxCurrentTCB /;"	d
portALL_IPL_BITS	FreeRTOS/portable/MPLAB/PIC32MX/portmacro.h	/^#define portALL_IPL_BITS	/;"	d
portAPU_PRESENT	FreeRTOS/portable/GCC/PPC405_Xilinx/port.c	/^	#define portAPU_PRESENT	/;"	d	file:
portAPU_PRESENT	FreeRTOS/portable/GCC/PPC440_Xilinx/port.c	/^	#define portAPU_PRESENT	/;"	d	file:
portASPEN_AND_LSPEN_BITS	FreeRTOS/portable/GCC/ARM_CM4F/port.c	/^#define portASPEN_AND_LSPEN_BITS	/;"	d	file:
portASPEN_AND_LSPEN_BITS	FreeRTOS/portable/IAR/ARM_CM4F/port.c	/^#define portASPEN_AND_LSPEN_BITS	/;"	d	file:
portASPEN_AND_LSPEN_BITS	FreeRTOS/portable/RVDS/ARM_CM4F/port.c	/^#define portASPEN_AND_LSPEN_BITS	/;"	d	file:
portASPEN_AND_LSPEN_BITS	FreeRTOS/portable/Tasking/ARM_CM4F/port.c	/^#define portASPEN_AND_LSPEN_BITS	/;"	d	file:
portASSERT_TRAP	FreeRTOS/portable/GCC/TriCore_1782/porttrap.c	/^#define portASSERT_TRAP	/;"	d	file:
portBASE_TYPE	FreeRTOS/portable/BCC/16BitDOS/Flsh186/prtmacro.h	/^#define portBASE_TYPE	/;"	d
portBASE_TYPE	FreeRTOS/portable/BCC/16BitDOS/PC/prtmacro.h	/^#define portBASE_TYPE	/;"	d
portBASE_TYPE	FreeRTOS/portable/CCS/MSP430X/portmacro.h	/^#define portBASE_TYPE	/;"	d
portBASE_TYPE	FreeRTOS/portable/CodeWarrior/ColdFire_V1/portmacro.h	/^#define portBASE_TYPE	/;"	d
portBASE_TYPE	FreeRTOS/portable/CodeWarrior/ColdFire_V2/portmacro.h	/^#define portBASE_TYPE	/;"	d
portBASE_TYPE	FreeRTOS/portable/CodeWarrior/HCS12/portmacro.h	/^#define portBASE_TYPE	/;"	d
portBASE_TYPE	FreeRTOS/portable/GCC/ARM7_AT91FR40008/portmacro.h	/^#define portBASE_TYPE	/;"	d
portBASE_TYPE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/portmacro.h	/^#define portBASE_TYPE	/;"	d
portBASE_TYPE	FreeRTOS/portable/GCC/ARM7_LPC2000/portmacro.h	/^#define portBASE_TYPE	/;"	d
portBASE_TYPE	FreeRTOS/portable/GCC/ARM7_LPC23xx/portmacro.h	/^#define portBASE_TYPE	/;"	d
portBASE_TYPE	FreeRTOS/portable/GCC/ARM_CM0/portmacro.h	/^#define portBASE_TYPE	/;"	d
portBASE_TYPE	FreeRTOS/portable/GCC/ARM_CM3/portmacro.h	/^#define portBASE_TYPE	/;"	d
portBASE_TYPE	FreeRTOS/portable/GCC/ARM_CM3_MPU/portmacro.h	/^#define portBASE_TYPE	/;"	d
portBASE_TYPE	FreeRTOS/portable/GCC/ARM_CM4F/portmacro.h	/^#define portBASE_TYPE	/;"	d
portBASE_TYPE	FreeRTOS/portable/GCC/ATMega323/portmacro.h	/^#define portBASE_TYPE	/;"	d
portBASE_TYPE	FreeRTOS/portable/GCC/AVR32_UC3/portmacro.h	/^#define portBASE_TYPE /;"	d
portBASE_TYPE	FreeRTOS/portable/GCC/CORTUS_APS3/portmacro.h	/^#define portBASE_TYPE	/;"	d
portBASE_TYPE	FreeRTOS/portable/GCC/ColdFire_V2/portmacro.h	/^#define portBASE_TYPE	/;"	d
portBASE_TYPE	FreeRTOS/portable/GCC/H8S2329/portmacro.h	/^#define portBASE_TYPE	/;"	d
portBASE_TYPE	FreeRTOS/portable/GCC/HCS12/portmacro.h	/^#define portBASE_TYPE	/;"	d
portBASE_TYPE	FreeRTOS/portable/GCC/MCF5235/portmacro.h	/^#define portBASE_TYPE /;"	d
portBASE_TYPE	FreeRTOS/portable/GCC/MSP430F449/portmacro.h	/^#define portBASE_TYPE	/;"	d
portBASE_TYPE	FreeRTOS/portable/GCC/MicroBlaze/portmacro.h	/^#define portBASE_TYPE	/;"	d
portBASE_TYPE	FreeRTOS/portable/GCC/MicroBlazeV8/portmacro.h	/^#define portBASE_TYPE	/;"	d
portBASE_TYPE	FreeRTOS/portable/GCC/NiosII/portmacro.h	/^#define portBASE_TYPE	/;"	d
portBASE_TYPE	FreeRTOS/portable/GCC/PPC405_Xilinx/portmacro.h	/^#define portBASE_TYPE	/;"	d
portBASE_TYPE	FreeRTOS/portable/GCC/PPC440_Xilinx/portmacro.h	/^#define portBASE_TYPE	/;"	d
portBASE_TYPE	FreeRTOS/portable/GCC/RX600/portmacro.h	/^#define portBASE_TYPE	/;"	d
portBASE_TYPE	FreeRTOS/portable/GCC/STR75x/portmacro.h	/^#define portBASE_TYPE	/;"	d
portBASE_TYPE	FreeRTOS/portable/GCC/TriCore_1782/portmacro.h	/^#define portBASE_TYPE	/;"	d
portBASE_TYPE	FreeRTOS/portable/IAR/78K0R/portmacro.h	/^#define portBASE_TYPE /;"	d
portBASE_TYPE	FreeRTOS/portable/IAR/ARM_CM0/portmacro.h	/^#define portBASE_TYPE	/;"	d
portBASE_TYPE	FreeRTOS/portable/IAR/ARM_CM3/portmacro.h	/^#define portBASE_TYPE	/;"	d
portBASE_TYPE	FreeRTOS/portable/IAR/ARM_CM4F/portmacro.h	/^#define portBASE_TYPE	/;"	d
portBASE_TYPE	FreeRTOS/portable/IAR/ATMega323/portmacro.h	/^#define portBASE_TYPE	/;"	d
portBASE_TYPE	FreeRTOS/portable/IAR/AVR32_UC3/portmacro.h	/^#define portBASE_TYPE /;"	d
portBASE_TYPE	FreeRTOS/portable/IAR/AtmelSAM7S64/portmacro.h	/^#define portBASE_TYPE	/;"	d
portBASE_TYPE	FreeRTOS/portable/IAR/AtmelSAM9XE/portmacro.h	/^#define portBASE_TYPE	/;"	d
portBASE_TYPE	FreeRTOS/portable/IAR/LPC2000/portmacro.h	/^#define portBASE_TYPE	/;"	d
portBASE_TYPE	FreeRTOS/portable/IAR/MSP430/portmacro.h	/^#define portBASE_TYPE	/;"	d
portBASE_TYPE	FreeRTOS/portable/IAR/MSP430X/portmacro.h	/^#define portBASE_TYPE	/;"	d
portBASE_TYPE	FreeRTOS/portable/IAR/RL78/portmacro.h	/^#define portBASE_TYPE /;"	d
portBASE_TYPE	FreeRTOS/portable/IAR/RX600/portmacro.h	/^#define portBASE_TYPE	/;"	d
portBASE_TYPE	FreeRTOS/portable/IAR/STR71x/portmacro.h	/^#define portBASE_TYPE	/;"	d
portBASE_TYPE	FreeRTOS/portable/IAR/STR75x/portmacro.h	/^#define portBASE_TYPE	/;"	d
portBASE_TYPE	FreeRTOS/portable/IAR/STR91x/portmacro.h	/^#define portBASE_TYPE	/;"	d
portBASE_TYPE	FreeRTOS/portable/IAR/V850ES/portmacro.h	/^#define portBASE_TYPE /;"	d
portBASE_TYPE	FreeRTOS/portable/MPLAB/PIC18F/portmacro.h	/^#define portBASE_TYPE	/;"	d
portBASE_TYPE	FreeRTOS/portable/MPLAB/PIC24_dsPIC/portmacro.h	/^#define portBASE_TYPE	/;"	d
portBASE_TYPE	FreeRTOS/portable/MPLAB/PIC32MX/portmacro.h	/^#define portBASE_TYPE	/;"	d
portBASE_TYPE	FreeRTOS/portable/MSVC-MingW/portmacro.h	/^#define portBASE_TYPE	/;"	d
portBASE_TYPE	FreeRTOS/portable/Paradigm/Tern_EE/large_untested/portmacro.h	/^#define portBASE_TYPE	/;"	d
portBASE_TYPE	FreeRTOS/portable/Paradigm/Tern_EE/small/portmacro.h	/^#define portBASE_TYPE	/;"	d
portBASE_TYPE	FreeRTOS/portable/RVDS/ARM7_LPC21xx/portmacro.h	/^#define portBASE_TYPE	/;"	d
portBASE_TYPE	FreeRTOS/portable/RVDS/ARM_CM3/portmacro.h	/^#define portBASE_TYPE	/;"	d
portBASE_TYPE	FreeRTOS/portable/RVDS/ARM_CM4F/portmacro.h	/^#define portBASE_TYPE	/;"	d
portBASE_TYPE	FreeRTOS/portable/Renesas/RX200/portmacro.h	/^#define portBASE_TYPE	/;"	d
portBASE_TYPE	FreeRTOS/portable/Renesas/RX600/portmacro.h	/^#define portBASE_TYPE	/;"	d
portBASE_TYPE	FreeRTOS/portable/Renesas/SH2A_FPU/portmacro.h	/^#define portBASE_TYPE	/;"	d
portBASE_TYPE	FreeRTOS/portable/Rowley/MSP430F449/portmacro.h	/^#define portBASE_TYPE	/;"	d
portBASE_TYPE	FreeRTOS/portable/SDCC/Cygnal/portmacro.h	/^#define portBASE_TYPE	/;"	d
portBASE_TYPE	FreeRTOS/portable/Softune/MB91460/portmacro.h	/^#define portBASE_TYPE	/;"	d
portBASE_TYPE	FreeRTOS/portable/Softune/MB96340/portmacro.h	/^#define portBASE_TYPE	/;"	d
portBASE_TYPE	FreeRTOS/portable/Tasking/ARM_CM4F/portmacro.h	/^#define portBASE_TYPE	/;"	d
portBASE_TYPE	FreeRTOS/portable/WizC/PIC18/portmacro.h	/^#define portBASE_TYPE	/;"	d
portBASE_TYPE	FreeRTOS/portable/oWatcom/16BitDOS/Flsh186/portmacro.h	/^#define portBASE_TYPE	/;"	d
portBASE_TYPE	FreeRTOS/portable/oWatcom/16BitDOS/PC/portmacro.h	/^#define portBASE_TYPE	/;"	d
portBIT_CLEAR	FreeRTOS/portable/MPLAB/PIC18F/port.c	/^#define portBIT_CLEAR	/;"	d	file:
portBIT_CLEAR	FreeRTOS/portable/WizC/PIC18/Drivers/Tick/Tick.c	/^#define portBIT_CLEAR	/;"	d	file:
portBIT_SET	FreeRTOS/portable/MPLAB/PIC18F/port.c	/^#define portBIT_SET	/;"	d	file:
portBIT_SET	FreeRTOS/portable/MPLAB/PIC24_dsPIC/port.c	/^#define portBIT_SET /;"	d	file:
portBIT_SET	FreeRTOS/portable/WizC/PIC18/Drivers/Tick/Tick.c	/^#define portBIT_SET	/;"	d	file:
portBYTES_USED_BY_RETURN_ADDRESS	FreeRTOS/portable/IAR/ATMega323/port.c	/^#define portBYTES_USED_BY_RETURN_ADDRESS	/;"	d	file:
portBYTE_ALIGNMENT	FreeRTOS/portable/BCC/16BitDOS/Flsh186/prtmacro.h	/^#define portBYTE_ALIGNMENT /;"	d
portBYTE_ALIGNMENT	FreeRTOS/portable/BCC/16BitDOS/PC/prtmacro.h	/^#define portBYTE_ALIGNMENT	/;"	d
portBYTE_ALIGNMENT	FreeRTOS/portable/CCS/MSP430X/portmacro.h	/^#define portBYTE_ALIGNMENT	/;"	d
portBYTE_ALIGNMENT	FreeRTOS/portable/CodeWarrior/ColdFire_V1/portmacro.h	/^#define portBYTE_ALIGNMENT	/;"	d
portBYTE_ALIGNMENT	FreeRTOS/portable/CodeWarrior/ColdFire_V2/portmacro.h	/^#define portBYTE_ALIGNMENT	/;"	d
portBYTE_ALIGNMENT	FreeRTOS/portable/CodeWarrior/HCS12/portmacro.h	/^#define portBYTE_ALIGNMENT	/;"	d
portBYTE_ALIGNMENT	FreeRTOS/portable/GCC/ARM7_AT91FR40008/portmacro.h	/^#define portBYTE_ALIGNMENT	/;"	d
portBYTE_ALIGNMENT	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/portmacro.h	/^#define portBYTE_ALIGNMENT	/;"	d
portBYTE_ALIGNMENT	FreeRTOS/portable/GCC/ARM7_LPC2000/portmacro.h	/^#define portBYTE_ALIGNMENT	/;"	d
portBYTE_ALIGNMENT	FreeRTOS/portable/GCC/ARM7_LPC23xx/portmacro.h	/^#define portBYTE_ALIGNMENT	/;"	d
portBYTE_ALIGNMENT	FreeRTOS/portable/GCC/ARM_CM0/portmacro.h	/^#define portBYTE_ALIGNMENT	/;"	d
portBYTE_ALIGNMENT	FreeRTOS/portable/GCC/ARM_CM3/portmacro.h	/^#define portBYTE_ALIGNMENT	/;"	d
portBYTE_ALIGNMENT	FreeRTOS/portable/GCC/ARM_CM3_MPU/portmacro.h	/^#define portBYTE_ALIGNMENT	/;"	d
portBYTE_ALIGNMENT	FreeRTOS/portable/GCC/ARM_CM4F/portmacro.h	/^#define portBYTE_ALIGNMENT	/;"	d
portBYTE_ALIGNMENT	FreeRTOS/portable/GCC/ATMega323/portmacro.h	/^#define portBYTE_ALIGNMENT	/;"	d
portBYTE_ALIGNMENT	FreeRTOS/portable/GCC/AVR32_UC3/portmacro.h	/^#define portBYTE_ALIGNMENT /;"	d
portBYTE_ALIGNMENT	FreeRTOS/portable/GCC/CORTUS_APS3/portmacro.h	/^#define portBYTE_ALIGNMENT	/;"	d
portBYTE_ALIGNMENT	FreeRTOS/portable/GCC/ColdFire_V2/portmacro.h	/^#define portBYTE_ALIGNMENT	/;"	d
portBYTE_ALIGNMENT	FreeRTOS/portable/GCC/H8S2329/portmacro.h	/^#define portBYTE_ALIGNMENT	/;"	d
portBYTE_ALIGNMENT	FreeRTOS/portable/GCC/HCS12/portmacro.h	/^#define portBYTE_ALIGNMENT	/;"	d
portBYTE_ALIGNMENT	FreeRTOS/portable/GCC/MCF5235/portmacro.h	/^#define portBYTE_ALIGNMENT /;"	d
portBYTE_ALIGNMENT	FreeRTOS/portable/GCC/MSP430F449/portmacro.h	/^#define portBYTE_ALIGNMENT	/;"	d
portBYTE_ALIGNMENT	FreeRTOS/portable/GCC/MicroBlaze/portmacro.h	/^#define portBYTE_ALIGNMENT	/;"	d
portBYTE_ALIGNMENT	FreeRTOS/portable/GCC/MicroBlazeV8/portmacro.h	/^#define portBYTE_ALIGNMENT	/;"	d
portBYTE_ALIGNMENT	FreeRTOS/portable/GCC/NiosII/portmacro.h	/^#define portBYTE_ALIGNMENT	/;"	d
portBYTE_ALIGNMENT	FreeRTOS/portable/GCC/PPC405_Xilinx/portmacro.h	/^#define portBYTE_ALIGNMENT	/;"	d
portBYTE_ALIGNMENT	FreeRTOS/portable/GCC/PPC440_Xilinx/portmacro.h	/^#define portBYTE_ALIGNMENT	/;"	d
portBYTE_ALIGNMENT	FreeRTOS/portable/GCC/RX600/portmacro.h	/^#define portBYTE_ALIGNMENT	/;"	d
portBYTE_ALIGNMENT	FreeRTOS/portable/GCC/STR75x/portmacro.h	/^#define portBYTE_ALIGNMENT	/;"	d
portBYTE_ALIGNMENT	FreeRTOS/portable/GCC/TriCore_1782/portmacro.h	/^#define portBYTE_ALIGNMENT	/;"	d
portBYTE_ALIGNMENT	FreeRTOS/portable/IAR/78K0R/portmacro.h	/^#define portBYTE_ALIGNMENT	/;"	d
portBYTE_ALIGNMENT	FreeRTOS/portable/IAR/ARM_CM0/portmacro.h	/^#define portBYTE_ALIGNMENT	/;"	d
portBYTE_ALIGNMENT	FreeRTOS/portable/IAR/ARM_CM3/portmacro.h	/^#define portBYTE_ALIGNMENT	/;"	d
portBYTE_ALIGNMENT	FreeRTOS/portable/IAR/ARM_CM4F/portmacro.h	/^#define portBYTE_ALIGNMENT	/;"	d
portBYTE_ALIGNMENT	FreeRTOS/portable/IAR/ATMega323/portmacro.h	/^#define portBYTE_ALIGNMENT	/;"	d
portBYTE_ALIGNMENT	FreeRTOS/portable/IAR/AVR32_UC3/portmacro.h	/^#define portBYTE_ALIGNMENT /;"	d
portBYTE_ALIGNMENT	FreeRTOS/portable/IAR/AtmelSAM7S64/portmacro.h	/^#define portBYTE_ALIGNMENT	/;"	d
portBYTE_ALIGNMENT	FreeRTOS/portable/IAR/AtmelSAM9XE/portmacro.h	/^#define portBYTE_ALIGNMENT	/;"	d
portBYTE_ALIGNMENT	FreeRTOS/portable/IAR/LPC2000/portmacro.h	/^#define portBYTE_ALIGNMENT	/;"	d
portBYTE_ALIGNMENT	FreeRTOS/portable/IAR/MSP430/portmacro.h	/^#define portBYTE_ALIGNMENT	/;"	d
portBYTE_ALIGNMENT	FreeRTOS/portable/IAR/MSP430X/portmacro.h	/^#define portBYTE_ALIGNMENT	/;"	d
portBYTE_ALIGNMENT	FreeRTOS/portable/IAR/RL78/portmacro.h	/^#define portBYTE_ALIGNMENT	/;"	d
portBYTE_ALIGNMENT	FreeRTOS/portable/IAR/RX600/portmacro.h	/^#define portBYTE_ALIGNMENT	/;"	d
portBYTE_ALIGNMENT	FreeRTOS/portable/IAR/STR71x/portmacro.h	/^#define portBYTE_ALIGNMENT	/;"	d
portBYTE_ALIGNMENT	FreeRTOS/portable/IAR/STR75x/portmacro.h	/^#define portBYTE_ALIGNMENT	/;"	d
portBYTE_ALIGNMENT	FreeRTOS/portable/IAR/STR91x/portmacro.h	/^#define portBYTE_ALIGNMENT	/;"	d
portBYTE_ALIGNMENT	FreeRTOS/portable/IAR/V850ES/portmacro.h	/^#define portBYTE_ALIGNMENT	/;"	d
portBYTE_ALIGNMENT	FreeRTOS/portable/MPLAB/PIC18F/portmacro.h	/^#define portBYTE_ALIGNMENT	/;"	d
portBYTE_ALIGNMENT	FreeRTOS/portable/MPLAB/PIC24_dsPIC/portmacro.h	/^#define portBYTE_ALIGNMENT	/;"	d
portBYTE_ALIGNMENT	FreeRTOS/portable/MPLAB/PIC32MX/portmacro.h	/^#define portBYTE_ALIGNMENT	/;"	d
portBYTE_ALIGNMENT	FreeRTOS/portable/MSVC-MingW/portmacro.h	/^#define portBYTE_ALIGNMENT	/;"	d
portBYTE_ALIGNMENT	FreeRTOS/portable/Paradigm/Tern_EE/large_untested/portmacro.h	/^#define portBYTE_ALIGNMENT	/;"	d
portBYTE_ALIGNMENT	FreeRTOS/portable/Paradigm/Tern_EE/small/portmacro.h	/^#define portBYTE_ALIGNMENT	/;"	d
portBYTE_ALIGNMENT	FreeRTOS/portable/RVDS/ARM7_LPC21xx/portmacro.h	/^#define portBYTE_ALIGNMENT	/;"	d
portBYTE_ALIGNMENT	FreeRTOS/portable/RVDS/ARM_CM3/portmacro.h	/^#define portBYTE_ALIGNMENT	/;"	d
portBYTE_ALIGNMENT	FreeRTOS/portable/RVDS/ARM_CM4F/portmacro.h	/^#define portBYTE_ALIGNMENT	/;"	d
portBYTE_ALIGNMENT	FreeRTOS/portable/Renesas/RX200/portmacro.h	/^#define portBYTE_ALIGNMENT	/;"	d
portBYTE_ALIGNMENT	FreeRTOS/portable/Renesas/RX600/portmacro.h	/^#define portBYTE_ALIGNMENT	/;"	d
portBYTE_ALIGNMENT	FreeRTOS/portable/Renesas/SH2A_FPU/portmacro.h	/^#define portBYTE_ALIGNMENT	/;"	d
portBYTE_ALIGNMENT	FreeRTOS/portable/Rowley/MSP430F449/portmacro.h	/^#define portBYTE_ALIGNMENT	/;"	d
portBYTE_ALIGNMENT	FreeRTOS/portable/SDCC/Cygnal/portmacro.h	/^#define portBYTE_ALIGNMENT	/;"	d
portBYTE_ALIGNMENT	FreeRTOS/portable/Softune/MB91460/portmacro.h	/^#define portBYTE_ALIGNMENT	/;"	d
portBYTE_ALIGNMENT	FreeRTOS/portable/Softune/MB96340/portmacro.h	/^#define portBYTE_ALIGNMENT	/;"	d
portBYTE_ALIGNMENT	FreeRTOS/portable/Tasking/ARM_CM4F/portmacro.h	/^#define portBYTE_ALIGNMENT	/;"	d
portBYTE_ALIGNMENT	FreeRTOS/portable/WizC/PIC18/portmacro.h	/^#define portBYTE_ALIGNMENT	/;"	d
portBYTE_ALIGNMENT	FreeRTOS/portable/oWatcom/16BitDOS/Flsh186/portmacro.h	/^#define portBYTE_ALIGNMENT /;"	d
portBYTE_ALIGNMENT	FreeRTOS/portable/oWatcom/16BitDOS/PC/portmacro.h	/^#define portBYTE_ALIGNMENT	/;"	d
portBYTE_ALIGNMENT_MASK	FreeRTOS/include/portable.h	/^	#define portBYTE_ALIGNMENT_MASK	/;"	d
portBYTE_ALIGNMENT_MASK	FreeRTOS/include/portable.h	/^	#define portBYTE_ALIGNMENT_MASK /;"	d
portCCPN_MASK	FreeRTOS/portable/GCC/TriCore_1782/portmacro.h	/^#define portCCPN_MASK	/;"	d
portCHAR	FreeRTOS/portable/BCC/16BitDOS/Flsh186/prtmacro.h	/^#define portCHAR	/;"	d
portCHAR	FreeRTOS/portable/BCC/16BitDOS/PC/prtmacro.h	/^#define portCHAR	/;"	d
portCHAR	FreeRTOS/portable/CCS/MSP430X/portmacro.h	/^#define portCHAR	/;"	d
portCHAR	FreeRTOS/portable/CodeWarrior/ColdFire_V1/portmacro.h	/^#define portCHAR	/;"	d
portCHAR	FreeRTOS/portable/CodeWarrior/ColdFire_V2/portmacro.h	/^#define portCHAR	/;"	d
portCHAR	FreeRTOS/portable/CodeWarrior/HCS12/portmacro.h	/^#define portCHAR	/;"	d
portCHAR	FreeRTOS/portable/GCC/ARM7_AT91FR40008/portmacro.h	/^#define portCHAR	/;"	d
portCHAR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/portmacro.h	/^#define portCHAR	/;"	d
portCHAR	FreeRTOS/portable/GCC/ARM7_LPC2000/portmacro.h	/^#define portCHAR	/;"	d
portCHAR	FreeRTOS/portable/GCC/ARM7_LPC23xx/portmacro.h	/^#define portCHAR	/;"	d
portCHAR	FreeRTOS/portable/GCC/ARM_CM0/portmacro.h	/^#define portCHAR	/;"	d
portCHAR	FreeRTOS/portable/GCC/ARM_CM3/portmacro.h	/^#define portCHAR	/;"	d
portCHAR	FreeRTOS/portable/GCC/ARM_CM3_MPU/portmacro.h	/^#define portCHAR	/;"	d
portCHAR	FreeRTOS/portable/GCC/ARM_CM4F/portmacro.h	/^#define portCHAR	/;"	d
portCHAR	FreeRTOS/portable/GCC/ATMega323/portmacro.h	/^#define portCHAR	/;"	d
portCHAR	FreeRTOS/portable/GCC/AVR32_UC3/portmacro.h	/^#define portCHAR /;"	d
portCHAR	FreeRTOS/portable/GCC/CORTUS_APS3/portmacro.h	/^#define portCHAR	/;"	d
portCHAR	FreeRTOS/portable/GCC/ColdFire_V2/portmacro.h	/^#define portCHAR	/;"	d
portCHAR	FreeRTOS/portable/GCC/H8S2329/portmacro.h	/^#define portCHAR	/;"	d
portCHAR	FreeRTOS/portable/GCC/HCS12/portmacro.h	/^#define portCHAR	/;"	d
portCHAR	FreeRTOS/portable/GCC/MCF5235/portmacro.h	/^#define portCHAR /;"	d
portCHAR	FreeRTOS/portable/GCC/MSP430F449/portmacro.h	/^#define portCHAR	/;"	d
portCHAR	FreeRTOS/portable/GCC/MicroBlaze/portmacro.h	/^#define portCHAR	/;"	d
portCHAR	FreeRTOS/portable/GCC/MicroBlazeV8/portmacro.h	/^#define portCHAR	/;"	d
portCHAR	FreeRTOS/portable/GCC/NiosII/portmacro.h	/^#define portCHAR	/;"	d
portCHAR	FreeRTOS/portable/GCC/PPC405_Xilinx/portmacro.h	/^#define portCHAR	/;"	d
portCHAR	FreeRTOS/portable/GCC/PPC440_Xilinx/portmacro.h	/^#define portCHAR	/;"	d
portCHAR	FreeRTOS/portable/GCC/RX600/portmacro.h	/^#define portCHAR	/;"	d
portCHAR	FreeRTOS/portable/GCC/STR75x/portmacro.h	/^#define portCHAR	/;"	d
portCHAR	FreeRTOS/portable/GCC/TriCore_1782/portmacro.h	/^#define portCHAR	/;"	d
portCHAR	FreeRTOS/portable/IAR/78K0R/portmacro.h	/^#define portCHAR /;"	d
portCHAR	FreeRTOS/portable/IAR/ARM_CM0/portmacro.h	/^#define portCHAR	/;"	d
portCHAR	FreeRTOS/portable/IAR/ARM_CM3/portmacro.h	/^#define portCHAR	/;"	d
portCHAR	FreeRTOS/portable/IAR/ARM_CM4F/portmacro.h	/^#define portCHAR	/;"	d
portCHAR	FreeRTOS/portable/IAR/ATMega323/portmacro.h	/^#define portCHAR	/;"	d
portCHAR	FreeRTOS/portable/IAR/AVR32_UC3/portmacro.h	/^#define portCHAR /;"	d
portCHAR	FreeRTOS/portable/IAR/AtmelSAM7S64/portmacro.h	/^#define portCHAR	/;"	d
portCHAR	FreeRTOS/portable/IAR/AtmelSAM9XE/portmacro.h	/^#define portCHAR	/;"	d
portCHAR	FreeRTOS/portable/IAR/LPC2000/portmacro.h	/^#define portCHAR	/;"	d
portCHAR	FreeRTOS/portable/IAR/MSP430/portmacro.h	/^#define portCHAR	/;"	d
portCHAR	FreeRTOS/portable/IAR/MSP430X/portmacro.h	/^#define portCHAR	/;"	d
portCHAR	FreeRTOS/portable/IAR/RL78/portmacro.h	/^#define portCHAR /;"	d
portCHAR	FreeRTOS/portable/IAR/RX600/portmacro.h	/^#define portCHAR	/;"	d
portCHAR	FreeRTOS/portable/IAR/STR71x/portmacro.h	/^#define portCHAR	/;"	d
portCHAR	FreeRTOS/portable/IAR/STR75x/portmacro.h	/^#define portCHAR	/;"	d
portCHAR	FreeRTOS/portable/IAR/STR91x/portmacro.h	/^#define portCHAR	/;"	d
portCHAR	FreeRTOS/portable/IAR/V850ES/portmacro.h	/^#define portCHAR /;"	d
portCHAR	FreeRTOS/portable/MPLAB/PIC18F/portmacro.h	/^#define portCHAR	/;"	d
portCHAR	FreeRTOS/portable/MPLAB/PIC24_dsPIC/portmacro.h	/^#define portCHAR	/;"	d
portCHAR	FreeRTOS/portable/MPLAB/PIC32MX/portmacro.h	/^#define portCHAR	/;"	d
portCHAR	FreeRTOS/portable/MSVC-MingW/portmacro.h	/^#define portCHAR	/;"	d
portCHAR	FreeRTOS/portable/Paradigm/Tern_EE/large_untested/portmacro.h	/^#define portCHAR	/;"	d
portCHAR	FreeRTOS/portable/Paradigm/Tern_EE/small/portmacro.h	/^#define portCHAR	/;"	d
portCHAR	FreeRTOS/portable/RVDS/ARM7_LPC21xx/portmacro.h	/^#define portCHAR	/;"	d
portCHAR	FreeRTOS/portable/RVDS/ARM_CM3/portmacro.h	/^#define portCHAR	/;"	d
portCHAR	FreeRTOS/portable/RVDS/ARM_CM4F/portmacro.h	/^#define portCHAR	/;"	d
portCHAR	FreeRTOS/portable/Renesas/RX200/portmacro.h	/^#define portCHAR	/;"	d
portCHAR	FreeRTOS/portable/Renesas/RX600/portmacro.h	/^#define portCHAR	/;"	d
portCHAR	FreeRTOS/portable/Renesas/SH2A_FPU/portmacro.h	/^#define portCHAR	/;"	d
portCHAR	FreeRTOS/portable/Rowley/MSP430F449/portmacro.h	/^#define portCHAR	/;"	d
portCHAR	FreeRTOS/portable/SDCC/Cygnal/portmacro.h	/^#define portCHAR	/;"	d
portCHAR	FreeRTOS/portable/Softune/MB91460/portmacro.h	/^#define portCHAR	/;"	d
portCHAR	FreeRTOS/portable/Softune/MB96340/portmacro.h	/^#define portCHAR	/;"	d
portCHAR	FreeRTOS/portable/Tasking/ARM_CM4F/portmacro.h	/^#define portCHAR	/;"	d
portCHAR	FreeRTOS/portable/WizC/PIC18/portmacro.h	/^#define portCHAR	/;"	d
portCHAR	FreeRTOS/portable/oWatcom/16BitDOS/Flsh186/portmacro.h	/^#define portCHAR /;"	d
portCHAR	FreeRTOS/portable/oWatcom/16BitDOS/PC/portmacro.h	/^#define portCHAR	/;"	d
portCLEAN_UP_TCB	FreeRTOS/include/FreeRTOS.h	/^	#define portCLEAN_UP_TCB(/;"	d
portCLEAN_UP_TCB	FreeRTOS/portable/GCC/TriCore_1782/portmacro.h	/^#define portCLEAN_UP_TCB(/;"	d
portCLEAN_UP_TCB	FreeRTOS/portable/MSVC-MingW/portmacro.h	/^#define portCLEAN_UP_TCB(/;"	d
portCLEAR_AIC_INTERRUPT	FreeRTOS/portable/GCC/ARM7_AT91FR40008/portISR.c	/^#define portCLEAR_AIC_INTERRUPT	/;"	d	file:
portCLEAR_COUNTER_ON_MATCH	FreeRTOS/portable/GCC/ATMega323/port.c	/^#define portCLEAR_COUNTER_ON_MATCH	/;"	d	file:
portCLEAR_COUNTER_ON_MATCH	FreeRTOS/portable/IAR/ATMega323/port.c	/^#define portCLEAR_COUNTER_ON_MATCH	/;"	d	file:
portCLEAR_EIC	FreeRTOS/portable/IAR/STR71x/portmacro.h	/^#define portCLEAR_EIC(/;"	d
portCLEAR_INTERRUPT	FreeRTOS/portable/Paradigm/Tern_EE/large_untested/port.c	/^#define portCLEAR_INTERRUPT /;"	d	file:
portCLEAR_INTERRUPT	FreeRTOS/portable/Paradigm/Tern_EE/small/port.c	/^#define portCLEAR_INTERRUPT /;"	d	file:
portCLEAR_INTERRUPT_FLAG	FreeRTOS/portable/SDCC/Cygnal/port.c	/^#define portCLEAR_INTERRUPT_FLAG(/;"	d	file:
portCLEAR_INTERRUPT_MASK	FreeRTOS/portable/GCC/ARM_CM0/portmacro.h	/^#define portCLEAR_INTERRUPT_MASK(/;"	d
portCLEAR_INTERRUPT_MASK	FreeRTOS/portable/GCC/ARM_CM3/portmacro.h	/^#define portCLEAR_INTERRUPT_MASK(/;"	d
portCLEAR_INTERRUPT_MASK	FreeRTOS/portable/GCC/ARM_CM3_MPU/portmacro.h	/^#define portCLEAR_INTERRUPT_MASK(/;"	d
portCLEAR_INTERRUPT_MASK	FreeRTOS/portable/GCC/ARM_CM4F/portmacro.h	/^#define portCLEAR_INTERRUPT_MASK(/;"	d
portCLEAR_INTERRUPT_MASK	FreeRTOS/portable/Tasking/ARM_CM4F/portmacro.h	/^#define portCLEAR_INTERRUPT_MASK(/;"	d
portCLEAR_INTERRUPT_MASK_FROM_ISR	FreeRTOS/include/FreeRTOS.h	/^	#define portCLEAR_INTERRUPT_MASK_FROM_ISR(/;"	d
portCLEAR_INTERRUPT_MASK_FROM_ISR	FreeRTOS/portable/CodeWarrior/ColdFire_V1/portmacro.h	/^#define portCLEAR_INTERRUPT_MASK_FROM_ISR(/;"	d
portCLEAR_INTERRUPT_MASK_FROM_ISR	FreeRTOS/portable/CodeWarrior/ColdFire_V2/portmacro.h	/^#define portCLEAR_INTERRUPT_MASK_FROM_ISR(/;"	d
portCLEAR_INTERRUPT_MASK_FROM_ISR	FreeRTOS/portable/GCC/ARM_CM0/portmacro.h	/^#define portCLEAR_INTERRUPT_MASK_FROM_ISR(/;"	d
portCLEAR_INTERRUPT_MASK_FROM_ISR	FreeRTOS/portable/GCC/ARM_CM3/portmacro.h	/^#define portCLEAR_INTERRUPT_MASK_FROM_ISR(/;"	d
portCLEAR_INTERRUPT_MASK_FROM_ISR	FreeRTOS/portable/GCC/ARM_CM3_MPU/portmacro.h	/^#define portCLEAR_INTERRUPT_MASK_FROM_ISR(/;"	d
portCLEAR_INTERRUPT_MASK_FROM_ISR	FreeRTOS/portable/GCC/ARM_CM4F/portmacro.h	/^#define portCLEAR_INTERRUPT_MASK_FROM_ISR(/;"	d
portCLEAR_INTERRUPT_MASK_FROM_ISR	FreeRTOS/portable/GCC/ColdFire_V2/portmacro.h	/^#define portCLEAR_INTERRUPT_MASK_FROM_ISR(/;"	d
portCLEAR_INTERRUPT_MASK_FROM_ISR	FreeRTOS/portable/GCC/RX600/portmacro.h	/^#define portCLEAR_INTERRUPT_MASK_FROM_ISR(/;"	d
portCLEAR_INTERRUPT_MASK_FROM_ISR	FreeRTOS/portable/GCC/TriCore_1782/portmacro.h	/^#define portCLEAR_INTERRUPT_MASK_FROM_ISR(/;"	d
portCLEAR_INTERRUPT_MASK_FROM_ISR	FreeRTOS/portable/IAR/ARM_CM0/portmacro.h	/^#define portCLEAR_INTERRUPT_MASK_FROM_ISR(/;"	d
portCLEAR_INTERRUPT_MASK_FROM_ISR	FreeRTOS/portable/IAR/ARM_CM3/portmacro.h	/^#define portCLEAR_INTERRUPT_MASK_FROM_ISR(/;"	d
portCLEAR_INTERRUPT_MASK_FROM_ISR	FreeRTOS/portable/IAR/ARM_CM4F/portmacro.h	/^#define portCLEAR_INTERRUPT_MASK_FROM_ISR(/;"	d
portCLEAR_INTERRUPT_MASK_FROM_ISR	FreeRTOS/portable/IAR/RX600/portmacro.h	/^#define portCLEAR_INTERRUPT_MASK_FROM_ISR(/;"	d
portCLEAR_INTERRUPT_MASK_FROM_ISR	FreeRTOS/portable/MPLAB/PIC32MX/portmacro.h	/^#define portCLEAR_INTERRUPT_MASK_FROM_ISR(/;"	d
portCLEAR_INTERRUPT_MASK_FROM_ISR	FreeRTOS/portable/RVDS/ARM_CM3/portmacro.h	/^#define portCLEAR_INTERRUPT_MASK_FROM_ISR(/;"	d
portCLEAR_INTERRUPT_MASK_FROM_ISR	FreeRTOS/portable/RVDS/ARM_CM4F/portmacro.h	/^#define portCLEAR_INTERRUPT_MASK_FROM_ISR(/;"	d
portCLEAR_INTERRUPT_MASK_FROM_ISR	FreeRTOS/portable/Renesas/RX200/portmacro.h	/^#define portCLEAR_INTERRUPT_MASK_FROM_ISR(/;"	d
portCLEAR_INTERRUPT_MASK_FROM_ISR	FreeRTOS/portable/Renesas/RX600/portmacro.h	/^#define portCLEAR_INTERRUPT_MASK_FROM_ISR(/;"	d
portCLEAR_INTERRUPT_MASK_FROM_ISR	FreeRTOS/portable/Tasking/ARM_CM4F/portmacro.h	/^#define portCLEAR_INTERRUPT_MASK_FROM_ISR(/;"	d
portCLEAR_ON_TGRA_COMPARE_MATCH	FreeRTOS/portable/GCC/H8S2329/port.c	/^#define portCLEAR_ON_TGRA_COMPARE_MATCH /;"	d	file:
portCLEAR_VIC_INTERRUPT	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/portISR.c	/^#define portCLEAR_VIC_INTERRUPT	/;"	d	file:
portCLEAR_VIC_INTERRUPT	FreeRTOS/portable/GCC/ARM7_LPC2000/portISR.c	/^#define portCLEAR_VIC_INTERRUPT	/;"	d	file:
portCLEAR_VIC_INTERRUPT	FreeRTOS/portable/GCC/ARM7_LPC23xx/portISR.c	/^#define portCLEAR_VIC_INTERRUPT	/;"	d	file:
portCLEAR_VIC_INTERRUPT	FreeRTOS/portable/IAR/LPC2000/port.c	/^#define portCLEAR_VIC_INTERRUPT	/;"	d	file:
portCLEAR_VIC_INTERRUPT	FreeRTOS/portable/RVDS/ARM7_LPC21xx/port.c	/^#define portCLEAR_VIC_INTERRUPT	/;"	d	file:
portCLOCK_DIV	FreeRTOS/portable/GCC/H8S2329/port.c	/^#define portCLOCK_DIV	/;"	d	file:
portCLOCK_DIVISOR	FreeRTOS/portable/SDCC/Cygnal/port.c	/^#define portCLOCK_DIVISOR	/;"	d	file:
portCLOCK_DIV_64	FreeRTOS/portable/GCC/H8S2329/port.c	/^#define portCLOCK_DIV_64	/;"	d	file:
portCLOCK_PRESCALER	FreeRTOS/portable/GCC/ATMega323/port.c	/^#define portCLOCK_PRESCALER	/;"	d	file:
portCLOCK_PRESCALER	FreeRTOS/portable/IAR/ATMega323/port.c	/^#define portCLOCK_PRESCALER	/;"	d	file:
portCM_TRAP	FreeRTOS/portable/GCC/TriCore_1782/porttrap.c	/^#define portCM_TRAP	/;"	d	file:
portCOMPACT	FreeRTOS/portable/Softune/MB96340/portmacro.h	/^#define portCOMPACT /;"	d
portCOMPARE_MATCH_A_INTERRUPT_ENABLE	FreeRTOS/portable/GCC/ATMega323/port.c	/^#define portCOMPARE_MATCH_A_INTERRUPT_ENABLE	/;"	d	file:
portCOMPARE_MATCH_A_INTERRUPT_ENABLE	FreeRTOS/portable/IAR/ATMega323/port.c	/^#define portCOMPARE_MATCH_A_INTERRUPT_ENABLE	/;"	d	file:
portCOMPILER_MANAGED_MEMORY_SIZE	FreeRTOS/portable/MPLAB/PIC18F/port.c	/^#define portCOMPILER_MANAGED_MEMORY_SIZE	/;"	d	file:
portCONFIGURE_TIMER_FOR_RUN_TIME_STATS	FreeRTOS/include/FreeRTOS.h	/^	#define portCONFIGURE_TIMER_FOR_RUN_TIME_STATS(/;"	d
portCONTEXT_SIZE	FreeRTOS/portable/GCC/MicroBlazeV8/portasm.S	/^	#define portCONTEXT_SIZE /;"	d	file:
portCONTEXT_SIZE	FreeRTOS/portable/MPLAB/PIC32MX/ISR_Support.h	/^#define portCONTEXT_SIZE /;"	d
portCOPY_STACK_TO_XRAM	FreeRTOS/portable/SDCC/Cygnal/port.c	/^#define portCOPY_STACK_TO_XRAM(/;"	d	file:
portCOPY_XRAM_TO_STACK	FreeRTOS/portable/SDCC/Cygnal/port.c	/^#define portCOPY_XRAM_TO_STACK(/;"	d	file:
portCOUNTER_0	FreeRTOS/portable/GCC/MicroBlaze/port.c	/^#define portCOUNTER_0 /;"	d	file:
portCRITICAL_INTERRUPT_ENABLE	FreeRTOS/portable/GCC/PPC405_Xilinx/port.c	/^#define portCRITICAL_INTERRUPT_ENABLE	/;"	d	file:
portCRITICAL_INTERRUPT_ENABLE	FreeRTOS/portable/GCC/PPC440_Xilinx/port.c	/^#define portCRITICAL_INTERRUPT_ENABLE	/;"	d	file:
portCRITICAL_NESTING_IN_TCB	FreeRTOS/include/FreeRTOS.h	/^	#define portCRITICAL_NESTING_IN_TCB /;"	d
portCRITICAL_NESTING_IN_TCB	FreeRTOS/portable/GCC/CORTUS_APS3/portmacro.h	/^#define portCRITICAL_NESTING_IN_TCB	/;"	d
portCRITICAL_NESTING_IN_TCB	FreeRTOS/portable/GCC/NiosII/portmacro.h	/^#define portCRITICAL_NESTING_IN_TCB	/;"	d
portCRITICAL_NESTING_IN_TCB	FreeRTOS/portable/GCC/PPC405_Xilinx/portmacro.h	/^#define portCRITICAL_NESTING_IN_TCB	/;"	d
portCRITICAL_NESTING_IN_TCB	FreeRTOS/portable/GCC/PPC440_Xilinx/portmacro.h	/^#define portCRITICAL_NESTING_IN_TCB	/;"	d
portCRITICAL_NESTING_IN_TCB	FreeRTOS/portable/GCC/RX600/portmacro.h	/^#define portCRITICAL_NESTING_IN_TCB /;"	d
portCRITICAL_NESTING_IN_TCB	FreeRTOS/portable/GCC/TriCore_1782/portmacro.h	/^#define portCRITICAL_NESTING_IN_TCB	/;"	d
portCRITICAL_NESTING_IN_TCB	FreeRTOS/portable/IAR/RX600/portmacro.h	/^#define portCRITICAL_NESTING_IN_TCB /;"	d
portCRITICAL_NESTING_IN_TCB	FreeRTOS/portable/MPLAB/PIC32MX/portmacro.h	/^#define portCRITICAL_NESTING_IN_TCB	/;"	d
portCRITICAL_NESTING_IN_TCB	FreeRTOS/portable/Renesas/RX200/portmacro.h	/^#define portCRITICAL_NESTING_IN_TCB /;"	d
portCRITICAL_NESTING_IN_TCB	FreeRTOS/portable/Renesas/RX600/portmacro.h	/^#define portCRITICAL_NESTING_IN_TCB /;"	d
portCRITICAL_NESTING_IN_TCB	FreeRTOS/portable/Renesas/SH2A_FPU/portmacro.h	/^#define portCRITICAL_NESTING_IN_TCB /;"	d
portCRITICAL_NESTING_OFFSET	FreeRTOS/portable/GCC/MicroBlazeV8/portasm.S	/^#define portCRITICAL_NESTING_OFFSET /;"	d	file:
portCSA_FCX_MASK	FreeRTOS/portable/GCC/TriCore_1782/port.c	/^#define portCSA_FCX_MASK	/;"	d	file:
portCSA_TO_ADDRESS	FreeRTOS/portable/GCC/TriCore_1782/portmacro.h	/^#define portCSA_TO_ADDRESS(/;"	d
portDBG_TRACE	FreeRTOS/portable/GCC/AVR32_UC3/portmacro.h	/^#define portDBG_TRACE(/;"	d
portDBG_TRACE	FreeRTOS/portable/IAR/AVR32_UC3/portmacro.h	/^	#define portDBG_TRACE(/;"	d
portDISABLE_INTERRUPTS	FreeRTOS/portable/BCC/16BitDOS/Flsh186/prtmacro.h	/^#define portDISABLE_INTERRUPTS(/;"	d
portDISABLE_INTERRUPTS	FreeRTOS/portable/BCC/16BitDOS/PC/prtmacro.h	/^#define portDISABLE_INTERRUPTS(/;"	d
portDISABLE_INTERRUPTS	FreeRTOS/portable/CCS/MSP430X/portmacro.h	/^#define portDISABLE_INTERRUPTS(/;"	d
portDISABLE_INTERRUPTS	FreeRTOS/portable/CodeWarrior/ColdFire_V1/portmacro.h	/^#define portDISABLE_INTERRUPTS(/;"	d
portDISABLE_INTERRUPTS	FreeRTOS/portable/CodeWarrior/ColdFire_V2/portmacro.h	/^#define portDISABLE_INTERRUPTS(/;"	d
portDISABLE_INTERRUPTS	FreeRTOS/portable/CodeWarrior/HCS12/portmacro.h	/^#define portDISABLE_INTERRUPTS(/;"	d
portDISABLE_INTERRUPTS	FreeRTOS/portable/GCC/ARM7_AT91FR40008/portmacro.h	/^	#define portDISABLE_INTERRUPTS(/;"	d
portDISABLE_INTERRUPTS	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/portmacro.h	/^	#define portDISABLE_INTERRUPTS(/;"	d
portDISABLE_INTERRUPTS	FreeRTOS/portable/GCC/ARM7_LPC2000/portmacro.h	/^	#define portDISABLE_INTERRUPTS(/;"	d
portDISABLE_INTERRUPTS	FreeRTOS/portable/GCC/ARM7_LPC23xx/portmacro.h	/^	#define portDISABLE_INTERRUPTS(/;"	d
portDISABLE_INTERRUPTS	FreeRTOS/portable/GCC/ARM_CM0/portmacro.h	/^#define portDISABLE_INTERRUPTS(/;"	d
portDISABLE_INTERRUPTS	FreeRTOS/portable/GCC/ARM_CM3/portmacro.h	/^#define portDISABLE_INTERRUPTS(/;"	d
portDISABLE_INTERRUPTS	FreeRTOS/portable/GCC/ARM_CM3_MPU/portmacro.h	/^#define portDISABLE_INTERRUPTS(/;"	d
portDISABLE_INTERRUPTS	FreeRTOS/portable/GCC/ARM_CM4F/portmacro.h	/^#define portDISABLE_INTERRUPTS(/;"	d
portDISABLE_INTERRUPTS	FreeRTOS/portable/GCC/ATMega323/portmacro.h	/^#define portDISABLE_INTERRUPTS(/;"	d
portDISABLE_INTERRUPTS	FreeRTOS/portable/GCC/AVR32_UC3/portmacro.h	/^#define portDISABLE_INTERRUPTS(/;"	d
portDISABLE_INTERRUPTS	FreeRTOS/portable/GCC/CORTUS_APS3/portmacro.h	/^#define portDISABLE_INTERRUPTS(/;"	d
portDISABLE_INTERRUPTS	FreeRTOS/portable/GCC/ColdFire_V2/portmacro.h	/^#define portDISABLE_INTERRUPTS(/;"	d
portDISABLE_INTERRUPTS	FreeRTOS/portable/GCC/H8S2329/portmacro.h	/^#define portDISABLE_INTERRUPTS(/;"	d
portDISABLE_INTERRUPTS	FreeRTOS/portable/GCC/HCS12/portmacro.h	/^#define portDISABLE_INTERRUPTS(/;"	d
portDISABLE_INTERRUPTS	FreeRTOS/portable/GCC/MCF5235/portmacro.h	/^#define portDISABLE_INTERRUPTS(/;"	d
portDISABLE_INTERRUPTS	FreeRTOS/portable/GCC/MSP430F449/portmacro.h	/^#define portDISABLE_INTERRUPTS(/;"	d
portDISABLE_INTERRUPTS	FreeRTOS/portable/GCC/MicroBlaze/portmacro.h	/^#define portDISABLE_INTERRUPTS(/;"	d
portDISABLE_INTERRUPTS	FreeRTOS/portable/GCC/MicroBlazeV8/portmacro.h	/^#define portDISABLE_INTERRUPTS(/;"	d
portDISABLE_INTERRUPTS	FreeRTOS/portable/GCC/NiosII/portmacro.h	/^#define portDISABLE_INTERRUPTS(/;"	d
portDISABLE_INTERRUPTS	FreeRTOS/portable/GCC/PPC405_Xilinx/portmacro.h	/^#define portDISABLE_INTERRUPTS(/;"	d
portDISABLE_INTERRUPTS	FreeRTOS/portable/GCC/PPC440_Xilinx/portmacro.h	/^#define portDISABLE_INTERRUPTS(/;"	d
portDISABLE_INTERRUPTS	FreeRTOS/portable/GCC/RX600/portmacro.h	/^#define portDISABLE_INTERRUPTS(/;"	d
portDISABLE_INTERRUPTS	FreeRTOS/portable/GCC/STR75x/portmacro.h	/^	#define portDISABLE_INTERRUPTS(/;"	d
portDISABLE_INTERRUPTS	FreeRTOS/portable/GCC/TriCore_1782/portmacro.h	/^#define portDISABLE_INTERRUPTS(/;"	d
portDISABLE_INTERRUPTS	FreeRTOS/portable/IAR/78K0R/portmacro.h	/^#define portDISABLE_INTERRUPTS(/;"	d
portDISABLE_INTERRUPTS	FreeRTOS/portable/IAR/ARM_CM0/portmacro.h	/^#define portDISABLE_INTERRUPTS(/;"	d
portDISABLE_INTERRUPTS	FreeRTOS/portable/IAR/ARM_CM3/portmacro.h	/^#define portDISABLE_INTERRUPTS(/;"	d
portDISABLE_INTERRUPTS	FreeRTOS/portable/IAR/ARM_CM4F/portmacro.h	/^#define portDISABLE_INTERRUPTS(/;"	d
portDISABLE_INTERRUPTS	FreeRTOS/portable/IAR/ATMega323/portmacro.h	/^#define portDISABLE_INTERRUPTS(/;"	d
portDISABLE_INTERRUPTS	FreeRTOS/portable/IAR/AVR32_UC3/portmacro.h	/^#define portDISABLE_INTERRUPTS(/;"	d
portDISABLE_INTERRUPTS	FreeRTOS/portable/IAR/AtmelSAM7S64/portmacro.h	/^#define portDISABLE_INTERRUPTS(/;"	d
portDISABLE_INTERRUPTS	FreeRTOS/portable/IAR/AtmelSAM9XE/portmacro.h	/^#define portDISABLE_INTERRUPTS(/;"	d
portDISABLE_INTERRUPTS	FreeRTOS/portable/IAR/LPC2000/portmacro.h	/^#define portDISABLE_INTERRUPTS(/;"	d
portDISABLE_INTERRUPTS	FreeRTOS/portable/IAR/MSP430/portmacro.h	/^#define portDISABLE_INTERRUPTS(/;"	d
portDISABLE_INTERRUPTS	FreeRTOS/portable/IAR/MSP430X/portmacro.h	/^#define portDISABLE_INTERRUPTS(/;"	d
portDISABLE_INTERRUPTS	FreeRTOS/portable/IAR/RL78/portmacro.h	/^#define portDISABLE_INTERRUPTS(/;"	d
portDISABLE_INTERRUPTS	FreeRTOS/portable/IAR/RX600/portmacro.h	/^#define portDISABLE_INTERRUPTS(/;"	d
portDISABLE_INTERRUPTS	FreeRTOS/portable/IAR/STR71x/portmacro.h	/^#define portDISABLE_INTERRUPTS(/;"	d
portDISABLE_INTERRUPTS	FreeRTOS/portable/IAR/STR75x/portmacro.h	/^#define portDISABLE_INTERRUPTS(/;"	d
portDISABLE_INTERRUPTS	FreeRTOS/portable/IAR/STR91x/portmacro.h	/^#define portDISABLE_INTERRUPTS(/;"	d
portDISABLE_INTERRUPTS	FreeRTOS/portable/IAR/V850ES/portmacro.h	/^#define portDISABLE_INTERRUPTS(/;"	d
portDISABLE_INTERRUPTS	FreeRTOS/portable/MPLAB/PIC18F/portmacro.h	/^#define portDISABLE_INTERRUPTS(/;"	d
portDISABLE_INTERRUPTS	FreeRTOS/portable/MPLAB/PIC24_dsPIC/portmacro.h	/^#define portDISABLE_INTERRUPTS(/;"	d
portDISABLE_INTERRUPTS	FreeRTOS/portable/MPLAB/PIC32MX/portmacro.h	/^#define portDISABLE_INTERRUPTS(/;"	d
portDISABLE_INTERRUPTS	FreeRTOS/portable/MSVC-MingW/portmacro.h	/^#define portDISABLE_INTERRUPTS(/;"	d
portDISABLE_INTERRUPTS	FreeRTOS/portable/Paradigm/Tern_EE/large_untested/portmacro.h	/^#define portDISABLE_INTERRUPTS(/;"	d
portDISABLE_INTERRUPTS	FreeRTOS/portable/Paradigm/Tern_EE/small/portmacro.h	/^#define portDISABLE_INTERRUPTS(/;"	d
portDISABLE_INTERRUPTS	FreeRTOS/portable/RVDS/ARM7_LPC21xx/portmacro.h	/^#define portDISABLE_INTERRUPTS(/;"	d
portDISABLE_INTERRUPTS	FreeRTOS/portable/RVDS/ARM_CM3/portmacro.h	/^#define portDISABLE_INTERRUPTS(/;"	d
portDISABLE_INTERRUPTS	FreeRTOS/portable/RVDS/ARM_CM4F/portmacro.h	/^#define portDISABLE_INTERRUPTS(/;"	d
portDISABLE_INTERRUPTS	FreeRTOS/portable/Renesas/RX200/portmacro.h	/^#define portDISABLE_INTERRUPTS(/;"	d
portDISABLE_INTERRUPTS	FreeRTOS/portable/Renesas/RX600/portmacro.h	/^#define portDISABLE_INTERRUPTS(/;"	d
portDISABLE_INTERRUPTS	FreeRTOS/portable/Renesas/SH2A_FPU/portmacro.h	/^#define portDISABLE_INTERRUPTS(/;"	d
portDISABLE_INTERRUPTS	FreeRTOS/portable/Rowley/MSP430F449/portmacro.h	/^#define portDISABLE_INTERRUPTS(/;"	d
portDISABLE_INTERRUPTS	FreeRTOS/portable/SDCC/Cygnal/portmacro.h	/^#define portDISABLE_INTERRUPTS(/;"	d
portDISABLE_INTERRUPTS	FreeRTOS/portable/Softune/MB91460/portmacro.h	/^#define portDISABLE_INTERRUPTS(/;"	d
portDISABLE_INTERRUPTS	FreeRTOS/portable/Softune/MB96340/portmacro.h	/^#define portDISABLE_INTERRUPTS(/;"	d
portDISABLE_INTERRUPTS	FreeRTOS/portable/Tasking/ARM_CM4F/portmacro.h	/^#define portDISABLE_INTERRUPTS(/;"	d
portDISABLE_INTERRUPTS	FreeRTOS/portable/WizC/PIC18/portmacro.h	/^#define portDISABLE_INTERRUPTS(/;"	d
portDISABLE_INTERRUPTS_FROM_KERNEL_ISR	FreeRTOS/portable/GCC/RX600/port.c	/^#define portDISABLE_INTERRUPTS_FROM_KERNEL_ISR(/;"	d	file:
portDOS_TICK_RATE	FreeRTOS/portable/BCC/16BitDOS/PC/prtmacro.h	/^#define portDOS_TICK_RATE	/;"	d
portDOS_TICK_RATE	FreeRTOS/portable/oWatcom/16BitDOS/PC/portmacro.h	/^#define portDOS_TICK_RATE	/;"	d
portDOUBLE	FreeRTOS/portable/BCC/16BitDOS/Flsh186/prtmacro.h	/^#define portDOUBLE	/;"	d
portDOUBLE	FreeRTOS/portable/BCC/16BitDOS/PC/prtmacro.h	/^#define portDOUBLE	/;"	d
portDOUBLE	FreeRTOS/portable/CCS/MSP430X/portmacro.h	/^#define portDOUBLE	/;"	d
portDOUBLE	FreeRTOS/portable/CodeWarrior/ColdFire_V1/portmacro.h	/^#define portDOUBLE	/;"	d
portDOUBLE	FreeRTOS/portable/CodeWarrior/ColdFire_V2/portmacro.h	/^#define portDOUBLE	/;"	d
portDOUBLE	FreeRTOS/portable/CodeWarrior/HCS12/portmacro.h	/^#define portDOUBLE	/;"	d
portDOUBLE	FreeRTOS/portable/GCC/ARM7_AT91FR40008/portmacro.h	/^#define portDOUBLE	/;"	d
portDOUBLE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/portmacro.h	/^#define portDOUBLE	/;"	d
portDOUBLE	FreeRTOS/portable/GCC/ARM7_LPC2000/portmacro.h	/^#define portDOUBLE	/;"	d
portDOUBLE	FreeRTOS/portable/GCC/ARM7_LPC23xx/portmacro.h	/^#define portDOUBLE	/;"	d
portDOUBLE	FreeRTOS/portable/GCC/ARM_CM0/portmacro.h	/^#define portDOUBLE	/;"	d
portDOUBLE	FreeRTOS/portable/GCC/ARM_CM3/portmacro.h	/^#define portDOUBLE	/;"	d
portDOUBLE	FreeRTOS/portable/GCC/ARM_CM3_MPU/portmacro.h	/^#define portDOUBLE	/;"	d
portDOUBLE	FreeRTOS/portable/GCC/ARM_CM4F/portmacro.h	/^#define portDOUBLE	/;"	d
portDOUBLE	FreeRTOS/portable/GCC/ATMega323/portmacro.h	/^#define portDOUBLE	/;"	d
portDOUBLE	FreeRTOS/portable/GCC/AVR32_UC3/portmacro.h	/^#define portDOUBLE /;"	d
portDOUBLE	FreeRTOS/portable/GCC/CORTUS_APS3/portmacro.h	/^#define portDOUBLE	/;"	d
portDOUBLE	FreeRTOS/portable/GCC/ColdFire_V2/portmacro.h	/^#define portDOUBLE	/;"	d
portDOUBLE	FreeRTOS/portable/GCC/H8S2329/portmacro.h	/^#define portDOUBLE	/;"	d
portDOUBLE	FreeRTOS/portable/GCC/HCS12/portmacro.h	/^#define portDOUBLE	/;"	d
portDOUBLE	FreeRTOS/portable/GCC/MCF5235/portmacro.h	/^#define portDOUBLE /;"	d
portDOUBLE	FreeRTOS/portable/GCC/MSP430F449/portmacro.h	/^#define portDOUBLE	/;"	d
portDOUBLE	FreeRTOS/portable/GCC/MicroBlaze/portmacro.h	/^#define portDOUBLE	/;"	d
portDOUBLE	FreeRTOS/portable/GCC/MicroBlazeV8/portmacro.h	/^#define portDOUBLE	/;"	d
portDOUBLE	FreeRTOS/portable/GCC/NiosII/portmacro.h	/^#define portDOUBLE	/;"	d
portDOUBLE	FreeRTOS/portable/GCC/PPC405_Xilinx/portmacro.h	/^#define portDOUBLE	/;"	d
portDOUBLE	FreeRTOS/portable/GCC/PPC440_Xilinx/portmacro.h	/^#define portDOUBLE	/;"	d
portDOUBLE	FreeRTOS/portable/GCC/RX600/portmacro.h	/^#define portDOUBLE	/;"	d
portDOUBLE	FreeRTOS/portable/GCC/STR75x/portmacro.h	/^#define portDOUBLE	/;"	d
portDOUBLE	FreeRTOS/portable/GCC/TriCore_1782/portmacro.h	/^#define portDOUBLE	/;"	d
portDOUBLE	FreeRTOS/portable/IAR/78K0R/portmacro.h	/^#define portDOUBLE /;"	d
portDOUBLE	FreeRTOS/portable/IAR/ARM_CM0/portmacro.h	/^#define portDOUBLE	/;"	d
portDOUBLE	FreeRTOS/portable/IAR/ARM_CM3/portmacro.h	/^#define portDOUBLE	/;"	d
portDOUBLE	FreeRTOS/portable/IAR/ARM_CM4F/portmacro.h	/^#define portDOUBLE	/;"	d
portDOUBLE	FreeRTOS/portable/IAR/ATMega323/portmacro.h	/^#define portDOUBLE	/;"	d
portDOUBLE	FreeRTOS/portable/IAR/AVR32_UC3/portmacro.h	/^#define portDOUBLE /;"	d
portDOUBLE	FreeRTOS/portable/IAR/AtmelSAM7S64/portmacro.h	/^#define portDOUBLE	/;"	d
portDOUBLE	FreeRTOS/portable/IAR/AtmelSAM9XE/portmacro.h	/^#define portDOUBLE	/;"	d
portDOUBLE	FreeRTOS/portable/IAR/LPC2000/portmacro.h	/^#define portDOUBLE	/;"	d
portDOUBLE	FreeRTOS/portable/IAR/MSP430/portmacro.h	/^#define portDOUBLE	/;"	d
portDOUBLE	FreeRTOS/portable/IAR/MSP430X/portmacro.h	/^#define portDOUBLE	/;"	d
portDOUBLE	FreeRTOS/portable/IAR/RL78/portmacro.h	/^#define portDOUBLE /;"	d
portDOUBLE	FreeRTOS/portable/IAR/RX600/portmacro.h	/^#define portDOUBLE	/;"	d
portDOUBLE	FreeRTOS/portable/IAR/STR71x/portmacro.h	/^#define portDOUBLE	/;"	d
portDOUBLE	FreeRTOS/portable/IAR/STR75x/portmacro.h	/^#define portDOUBLE	/;"	d
portDOUBLE	FreeRTOS/portable/IAR/STR91x/portmacro.h	/^#define portDOUBLE	/;"	d
portDOUBLE	FreeRTOS/portable/IAR/V850ES/portmacro.h	/^#define portDOUBLE /;"	d
portDOUBLE	FreeRTOS/portable/MPLAB/PIC18F/portmacro.h	/^#define portDOUBLE	/;"	d
portDOUBLE	FreeRTOS/portable/MPLAB/PIC24_dsPIC/portmacro.h	/^#define portDOUBLE	/;"	d
portDOUBLE	FreeRTOS/portable/MPLAB/PIC32MX/portmacro.h	/^#define portDOUBLE	/;"	d
portDOUBLE	FreeRTOS/portable/MSVC-MingW/portmacro.h	/^#define portDOUBLE	/;"	d
portDOUBLE	FreeRTOS/portable/Paradigm/Tern_EE/large_untested/portmacro.h	/^#define portDOUBLE	/;"	d
portDOUBLE	FreeRTOS/portable/Paradigm/Tern_EE/small/portmacro.h	/^#define portDOUBLE	/;"	d
portDOUBLE	FreeRTOS/portable/RVDS/ARM7_LPC21xx/portmacro.h	/^#define portDOUBLE	/;"	d
portDOUBLE	FreeRTOS/portable/RVDS/ARM_CM3/portmacro.h	/^#define portDOUBLE	/;"	d
portDOUBLE	FreeRTOS/portable/RVDS/ARM_CM4F/portmacro.h	/^#define portDOUBLE	/;"	d
portDOUBLE	FreeRTOS/portable/Renesas/RX200/portmacro.h	/^#define portDOUBLE	/;"	d
portDOUBLE	FreeRTOS/portable/Renesas/RX600/portmacro.h	/^#define portDOUBLE	/;"	d
portDOUBLE	FreeRTOS/portable/Renesas/SH2A_FPU/portmacro.h	/^#define portDOUBLE	/;"	d
portDOUBLE	FreeRTOS/portable/Rowley/MSP430F449/portmacro.h	/^#define portDOUBLE	/;"	d
portDOUBLE	FreeRTOS/portable/SDCC/Cygnal/portmacro.h	/^#define portDOUBLE	/;"	d
portDOUBLE	FreeRTOS/portable/Softune/MB91460/portmacro.h	/^#define portDOUBLE	/;"	d
portDOUBLE	FreeRTOS/portable/Softune/MB96340/portmacro.h	/^#define portDOUBLE	/;"	d
portDOUBLE	FreeRTOS/portable/Tasking/ARM_CM4F/portmacro.h	/^#define portDOUBLE	/;"	d
portDOUBLE	FreeRTOS/portable/WizC/PIC18/portmacro.h	/^#define portDOUBLE	/;"	d
portDOUBLE	FreeRTOS/portable/oWatcom/16BitDOS/Flsh186/portmacro.h	/^#define portDOUBLE /;"	d
portDOUBLE	FreeRTOS/portable/oWatcom/16BitDOS/PC/portmacro.h	/^#define portDOUBLE	/;"	d
portEIC_CICR_ADDR	FreeRTOS/portable/IAR/STR71x/portmacro.h	/^#define portEIC_CICR_ADDR	/;"	d
portEIC_IPR_ADDR	FreeRTOS/portable/IAR/STR71x/portmacro.h	/^#define portEIC_IPR_ADDR	/;"	d
portEIO_REGISTER	FreeRTOS/portable/Paradigm/Tern_EE/large_untested/port.c	/^#define portEIO_REGISTER /;"	d	file:
portEIO_REGISTER	FreeRTOS/portable/Paradigm/Tern_EE/small/port.c	/^#define portEIO_REGISTER /;"	d	file:
portENABLE_CPU_INTERRUPT	FreeRTOS/portable/GCC/TriCore_1782/port.c	/^#define portENABLE_CPU_INTERRUPT /;"	d	file:
portENABLE_INTERRUPTS	FreeRTOS/portable/BCC/16BitDOS/Flsh186/prtmacro.h	/^#define portENABLE_INTERRUPTS(/;"	d
portENABLE_INTERRUPTS	FreeRTOS/portable/BCC/16BitDOS/PC/prtmacro.h	/^#define portENABLE_INTERRUPTS(/;"	d
portENABLE_INTERRUPTS	FreeRTOS/portable/CCS/MSP430X/portmacro.h	/^#define portENABLE_INTERRUPTS(/;"	d
portENABLE_INTERRUPTS	FreeRTOS/portable/CodeWarrior/ColdFire_V1/portmacro.h	/^#define portENABLE_INTERRUPTS(/;"	d
portENABLE_INTERRUPTS	FreeRTOS/portable/CodeWarrior/ColdFire_V2/portmacro.h	/^#define portENABLE_INTERRUPTS(/;"	d
portENABLE_INTERRUPTS	FreeRTOS/portable/CodeWarrior/HCS12/portmacro.h	/^#define portENABLE_INTERRUPTS(/;"	d
portENABLE_INTERRUPTS	FreeRTOS/portable/GCC/ARM7_AT91FR40008/portmacro.h	/^	#define portENABLE_INTERRUPTS(/;"	d
portENABLE_INTERRUPTS	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/portmacro.h	/^	#define portENABLE_INTERRUPTS(/;"	d
portENABLE_INTERRUPTS	FreeRTOS/portable/GCC/ARM7_LPC2000/portmacro.h	/^	#define portENABLE_INTERRUPTS(/;"	d
portENABLE_INTERRUPTS	FreeRTOS/portable/GCC/ARM7_LPC23xx/portmacro.h	/^	#define portENABLE_INTERRUPTS(/;"	d
portENABLE_INTERRUPTS	FreeRTOS/portable/GCC/ARM_CM0/portmacro.h	/^#define portENABLE_INTERRUPTS(/;"	d
portENABLE_INTERRUPTS	FreeRTOS/portable/GCC/ARM_CM3/portmacro.h	/^#define portENABLE_INTERRUPTS(/;"	d
portENABLE_INTERRUPTS	FreeRTOS/portable/GCC/ARM_CM3_MPU/portmacro.h	/^#define portENABLE_INTERRUPTS(/;"	d
portENABLE_INTERRUPTS	FreeRTOS/portable/GCC/ARM_CM4F/portmacro.h	/^#define portENABLE_INTERRUPTS(/;"	d
portENABLE_INTERRUPTS	FreeRTOS/portable/GCC/ATMega323/portmacro.h	/^#define portENABLE_INTERRUPTS(/;"	d
portENABLE_INTERRUPTS	FreeRTOS/portable/GCC/AVR32_UC3/portmacro.h	/^#define portENABLE_INTERRUPTS(/;"	d
portENABLE_INTERRUPTS	FreeRTOS/portable/GCC/CORTUS_APS3/portmacro.h	/^#define portENABLE_INTERRUPTS(/;"	d
portENABLE_INTERRUPTS	FreeRTOS/portable/GCC/ColdFire_V2/portmacro.h	/^#define portENABLE_INTERRUPTS(/;"	d
portENABLE_INTERRUPTS	FreeRTOS/portable/GCC/H8S2329/portmacro.h	/^#define portENABLE_INTERRUPTS(/;"	d
portENABLE_INTERRUPTS	FreeRTOS/portable/GCC/HCS12/portmacro.h	/^#define portENABLE_INTERRUPTS(/;"	d
portENABLE_INTERRUPTS	FreeRTOS/portable/GCC/MCF5235/portmacro.h	/^#define portENABLE_INTERRUPTS(/;"	d
portENABLE_INTERRUPTS	FreeRTOS/portable/GCC/MSP430F449/portmacro.h	/^#define portENABLE_INTERRUPTS(/;"	d
portENABLE_INTERRUPTS	FreeRTOS/portable/GCC/MicroBlaze/portmacro.h	/^#define portENABLE_INTERRUPTS(/;"	d
portENABLE_INTERRUPTS	FreeRTOS/portable/GCC/MicroBlazeV8/portmacro.h	/^#define portENABLE_INTERRUPTS(/;"	d
portENABLE_INTERRUPTS	FreeRTOS/portable/GCC/NiosII/portmacro.h	/^#define portENABLE_INTERRUPTS(/;"	d
portENABLE_INTERRUPTS	FreeRTOS/portable/GCC/PPC405_Xilinx/portmacro.h	/^#define portENABLE_INTERRUPTS(/;"	d
portENABLE_INTERRUPTS	FreeRTOS/portable/GCC/PPC440_Xilinx/portmacro.h	/^#define portENABLE_INTERRUPTS(/;"	d
portENABLE_INTERRUPTS	FreeRTOS/portable/GCC/RX600/portmacro.h	/^#define portENABLE_INTERRUPTS(/;"	d
portENABLE_INTERRUPTS	FreeRTOS/portable/GCC/STR75x/portmacro.h	/^	#define portENABLE_INTERRUPTS(/;"	d
portENABLE_INTERRUPTS	FreeRTOS/portable/GCC/TriCore_1782/portmacro.h	/^#define portENABLE_INTERRUPTS(/;"	d
portENABLE_INTERRUPTS	FreeRTOS/portable/IAR/78K0R/portmacro.h	/^#define portENABLE_INTERRUPTS(/;"	d
portENABLE_INTERRUPTS	FreeRTOS/portable/IAR/ARM_CM0/portmacro.h	/^#define portENABLE_INTERRUPTS(/;"	d
portENABLE_INTERRUPTS	FreeRTOS/portable/IAR/ARM_CM3/portmacro.h	/^#define portENABLE_INTERRUPTS(/;"	d
portENABLE_INTERRUPTS	FreeRTOS/portable/IAR/ARM_CM4F/portmacro.h	/^#define portENABLE_INTERRUPTS(/;"	d
portENABLE_INTERRUPTS	FreeRTOS/portable/IAR/ATMega323/portmacro.h	/^#define portENABLE_INTERRUPTS(/;"	d
portENABLE_INTERRUPTS	FreeRTOS/portable/IAR/AVR32_UC3/portmacro.h	/^#define portENABLE_INTERRUPTS(/;"	d
portENABLE_INTERRUPTS	FreeRTOS/portable/IAR/AtmelSAM7S64/portmacro.h	/^#define portENABLE_INTERRUPTS(/;"	d
portENABLE_INTERRUPTS	FreeRTOS/portable/IAR/AtmelSAM9XE/portmacro.h	/^#define portENABLE_INTERRUPTS(/;"	d
portENABLE_INTERRUPTS	FreeRTOS/portable/IAR/LPC2000/portmacro.h	/^#define portENABLE_INTERRUPTS(/;"	d
portENABLE_INTERRUPTS	FreeRTOS/portable/IAR/MSP430/portmacro.h	/^#define portENABLE_INTERRUPTS(/;"	d
portENABLE_INTERRUPTS	FreeRTOS/portable/IAR/MSP430X/portmacro.h	/^#define portENABLE_INTERRUPTS(/;"	d
portENABLE_INTERRUPTS	FreeRTOS/portable/IAR/RL78/portmacro.h	/^#define portENABLE_INTERRUPTS(/;"	d
portENABLE_INTERRUPTS	FreeRTOS/portable/IAR/RX600/portmacro.h	/^#define portENABLE_INTERRUPTS(/;"	d
portENABLE_INTERRUPTS	FreeRTOS/portable/IAR/STR71x/portmacro.h	/^#define portENABLE_INTERRUPTS(/;"	d
portENABLE_INTERRUPTS	FreeRTOS/portable/IAR/STR75x/portmacro.h	/^#define portENABLE_INTERRUPTS(/;"	d
portENABLE_INTERRUPTS	FreeRTOS/portable/IAR/STR91x/portmacro.h	/^#define portENABLE_INTERRUPTS(/;"	d
portENABLE_INTERRUPTS	FreeRTOS/portable/IAR/V850ES/portmacro.h	/^#define portENABLE_INTERRUPTS(/;"	d
portENABLE_INTERRUPTS	FreeRTOS/portable/MPLAB/PIC18F/portmacro.h	/^#define portENABLE_INTERRUPTS(/;"	d
portENABLE_INTERRUPTS	FreeRTOS/portable/MPLAB/PIC24_dsPIC/portmacro.h	/^#define portENABLE_INTERRUPTS(/;"	d
portENABLE_INTERRUPTS	FreeRTOS/portable/MPLAB/PIC32MX/portmacro.h	/^#define portENABLE_INTERRUPTS(/;"	d
portENABLE_INTERRUPTS	FreeRTOS/portable/MSVC-MingW/portmacro.h	/^#define portENABLE_INTERRUPTS(/;"	d
portENABLE_INTERRUPTS	FreeRTOS/portable/Paradigm/Tern_EE/large_untested/portmacro.h	/^#define portENABLE_INTERRUPTS(/;"	d
portENABLE_INTERRUPTS	FreeRTOS/portable/Paradigm/Tern_EE/small/portmacro.h	/^#define portENABLE_INTERRUPTS(/;"	d
portENABLE_INTERRUPTS	FreeRTOS/portable/RVDS/ARM7_LPC21xx/portmacro.h	/^#define portENABLE_INTERRUPTS(/;"	d
portENABLE_INTERRUPTS	FreeRTOS/portable/RVDS/ARM_CM3/portmacro.h	/^#define portENABLE_INTERRUPTS(/;"	d
portENABLE_INTERRUPTS	FreeRTOS/portable/RVDS/ARM_CM4F/portmacro.h	/^#define portENABLE_INTERRUPTS(/;"	d
portENABLE_INTERRUPTS	FreeRTOS/portable/Renesas/RX200/portmacro.h	/^#define portENABLE_INTERRUPTS(/;"	d
portENABLE_INTERRUPTS	FreeRTOS/portable/Renesas/RX600/portmacro.h	/^#define portENABLE_INTERRUPTS(/;"	d
portENABLE_INTERRUPTS	FreeRTOS/portable/Renesas/SH2A_FPU/portmacro.h	/^#define portENABLE_INTERRUPTS(/;"	d
portENABLE_INTERRUPTS	FreeRTOS/portable/Rowley/MSP430F449/portmacro.h	/^#define portENABLE_INTERRUPTS(/;"	d
portENABLE_INTERRUPTS	FreeRTOS/portable/SDCC/Cygnal/portmacro.h	/^#define portENABLE_INTERRUPTS(/;"	d
portENABLE_INTERRUPTS	FreeRTOS/portable/Softune/MB91460/portmacro.h	/^#define portENABLE_INTERRUPTS(/;"	d
portENABLE_INTERRUPTS	FreeRTOS/portable/Softune/MB96340/portmacro.h	/^#define portENABLE_INTERRUPTS(/;"	d
portENABLE_INTERRUPTS	FreeRTOS/portable/Tasking/ARM_CM4F/portmacro.h	/^#define portENABLE_INTERRUPTS(/;"	d
portENABLE_INTERRUPTS	FreeRTOS/portable/WizC/PIC18/portmacro.h	/^#define portENABLE_INTERRUPTS(/;"	d
portENABLE_INTERRUPTS_FROM_KERNEL_ISR	FreeRTOS/portable/GCC/RX600/port.c	/^#define portENABLE_INTERRUPTS_FROM_KERNEL_ISR(/;"	d	file:
portENABLE_TIMER	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/port.c	/^#define portENABLE_TIMER	/;"	d	file:
portENABLE_TIMER	FreeRTOS/portable/GCC/ARM7_LPC2000/port.c	/^#define portENABLE_TIMER	/;"	d	file:
portENABLE_TIMER	FreeRTOS/portable/GCC/ARM7_LPC23xx/port.c	/^#define portENABLE_TIMER /;"	d	file:
portENABLE_TIMER	FreeRTOS/portable/IAR/LPC2000/port.c	/^#define portENABLE_TIMER	/;"	d	file:
portENABLE_TIMER	FreeRTOS/portable/Paradigm/Tern_EE/small/port.c	/^#define portENABLE_TIMER	/;"	d	file:
portENABLE_TIMER	FreeRTOS/portable/RVDS/ARM7_LPC21xx/port.c	/^#define portENABLE_TIMER	/;"	d	file:
portENABLE_TIMER	FreeRTOS/portable/SDCC/Cygnal/port.c	/^#define portENABLE_TIMER	/;"	d	file:
portENABLE_TIMER_AND_INTERRUPT	FreeRTOS/portable/Paradigm/Tern_EE/large_untested/port.c	/^#define portENABLE_TIMER_AND_INTERRUPT /;"	d	file:
portENABLE_TIMER_AND_INTERRUPT	FreeRTOS/portable/Paradigm/Tern_EE/small/port.c	/^#define portENABLE_TIMER_AND_INTERRUPT /;"	d	file:
portEND_SWITCHING_ISR	FreeRTOS/portable/CodeWarrior/ColdFire_V1/portmacro.h	/^#define portEND_SWITCHING_ISR(/;"	d
portEND_SWITCHING_ISR	FreeRTOS/portable/CodeWarrior/ColdFire_V2/portmacro.h	/^#define portEND_SWITCHING_ISR(/;"	d
portEND_SWITCHING_ISR	FreeRTOS/portable/GCC/ARM_CM0/portmacro.h	/^#define portEND_SWITCHING_ISR(/;"	d
portEND_SWITCHING_ISR	FreeRTOS/portable/GCC/ARM_CM3/portmacro.h	/^#define portEND_SWITCHING_ISR(/;"	d
portEND_SWITCHING_ISR	FreeRTOS/portable/GCC/ARM_CM3_MPU/portmacro.h	/^#define portEND_SWITCHING_ISR(/;"	d
portEND_SWITCHING_ISR	FreeRTOS/portable/GCC/ARM_CM4F/portmacro.h	/^#define portEND_SWITCHING_ISR(/;"	d
portEND_SWITCHING_ISR	FreeRTOS/portable/GCC/ColdFire_V2/portmacro.h	/^#define portEND_SWITCHING_ISR(/;"	d
portEND_SWITCHING_ISR	FreeRTOS/portable/GCC/NiosII/portmacro.h	/^#define portEND_SWITCHING_ISR(/;"	d
portEND_SWITCHING_ISR	FreeRTOS/portable/GCC/STR75x/portmacro.h	/^#define portEND_SWITCHING_ISR(/;"	d
portEND_SWITCHING_ISR	FreeRTOS/portable/IAR/ARM_CM0/portmacro.h	/^#define portEND_SWITCHING_ISR(/;"	d
portEND_SWITCHING_ISR	FreeRTOS/portable/IAR/ARM_CM3/portmacro.h	/^#define portEND_SWITCHING_ISR(/;"	d
portEND_SWITCHING_ISR	FreeRTOS/portable/IAR/ARM_CM4F/portmacro.h	/^#define portEND_SWITCHING_ISR(/;"	d
portEND_SWITCHING_ISR	FreeRTOS/portable/IAR/AtmelSAM7S64/portmacro.h	/^#define portEND_SWITCHING_ISR(/;"	d
portEND_SWITCHING_ISR	FreeRTOS/portable/IAR/AtmelSAM9XE/portmacro.h	/^#define portEND_SWITCHING_ISR(/;"	d
portEND_SWITCHING_ISR	FreeRTOS/portable/IAR/LPC2000/portmacro.h	/^#define portEND_SWITCHING_ISR(/;"	d
portEND_SWITCHING_ISR	FreeRTOS/portable/IAR/STR71x/portmacro.h	/^#define portEND_SWITCHING_ISR(/;"	d
portEND_SWITCHING_ISR	FreeRTOS/portable/IAR/STR75x/portmacro.h	/^#define portEND_SWITCHING_ISR(/;"	d
portEND_SWITCHING_ISR	FreeRTOS/portable/IAR/STR91x/portmacro.h	/^#define portEND_SWITCHING_ISR(/;"	d
portEND_SWITCHING_ISR	FreeRTOS/portable/MPLAB/PIC32MX/portmacro.h	/^#define portEND_SWITCHING_ISR(/;"	d
portEND_SWITCHING_ISR	FreeRTOS/portable/Paradigm/Tern_EE/small/portasm.h	/^#define portEND_SWITCHING_ISR(/;"	d
portEND_SWITCHING_ISR	FreeRTOS/portable/RVDS/ARM_CM3/portmacro.h	/^#define portEND_SWITCHING_ISR(/;"	d
portEND_SWITCHING_ISR	FreeRTOS/portable/RVDS/ARM_CM4F/portmacro.h	/^#define portEND_SWITCHING_ISR(/;"	d
portEND_SWITCHING_ISR	FreeRTOS/portable/Tasking/ARM_CM4F/portmacro.h	/^#define portEND_SWITCHING_ISR(/;"	d
portENTER_CRITICAL	FreeRTOS/portable/BCC/16BitDOS/Flsh186/prtmacro.h	/^#define portENTER_CRITICAL(/;"	d
portENTER_CRITICAL	FreeRTOS/portable/BCC/16BitDOS/PC/prtmacro.h	/^#define portENTER_CRITICAL(/;"	d
portENTER_CRITICAL	FreeRTOS/portable/CCS/MSP430X/portmacro.h	/^#define portENTER_CRITICAL(/;"	d
portENTER_CRITICAL	FreeRTOS/portable/CodeWarrior/ColdFire_V1/portmacro.h	/^#define portENTER_CRITICAL(/;"	d
portENTER_CRITICAL	FreeRTOS/portable/CodeWarrior/ColdFire_V2/portmacro.h	/^#define portENTER_CRITICAL(/;"	d
portENTER_CRITICAL	FreeRTOS/portable/CodeWarrior/HCS12/portmacro.h	/^#define portENTER_CRITICAL(/;"	d
portENTER_CRITICAL	FreeRTOS/portable/GCC/ARM7_AT91FR40008/portmacro.h	/^#define portENTER_CRITICAL(/;"	d
portENTER_CRITICAL	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/portmacro.h	/^#define portENTER_CRITICAL(/;"	d
portENTER_CRITICAL	FreeRTOS/portable/GCC/ARM7_LPC2000/portmacro.h	/^#define portENTER_CRITICAL(/;"	d
portENTER_CRITICAL	FreeRTOS/portable/GCC/ARM7_LPC23xx/portmacro.h	/^#define portENTER_CRITICAL(/;"	d
portENTER_CRITICAL	FreeRTOS/portable/GCC/ARM_CM0/portmacro.h	/^#define portENTER_CRITICAL(/;"	d
portENTER_CRITICAL	FreeRTOS/portable/GCC/ARM_CM3/portmacro.h	/^#define portENTER_CRITICAL(/;"	d
portENTER_CRITICAL	FreeRTOS/portable/GCC/ARM_CM3_MPU/portmacro.h	/^#define portENTER_CRITICAL(/;"	d
portENTER_CRITICAL	FreeRTOS/portable/GCC/ARM_CM4F/portmacro.h	/^#define portENTER_CRITICAL(/;"	d
portENTER_CRITICAL	FreeRTOS/portable/GCC/ATMega323/portmacro.h	/^#define portENTER_CRITICAL(/;"	d
portENTER_CRITICAL	FreeRTOS/portable/GCC/AVR32_UC3/portmacro.h	/^#define portENTER_CRITICAL(/;"	d
portENTER_CRITICAL	FreeRTOS/portable/GCC/CORTUS_APS3/portmacro.h	/^#define portENTER_CRITICAL(/;"	d
portENTER_CRITICAL	FreeRTOS/portable/GCC/ColdFire_V2/portmacro.h	/^#define portENTER_CRITICAL(/;"	d
portENTER_CRITICAL	FreeRTOS/portable/GCC/H8S2329/portmacro.h	/^#define portENTER_CRITICAL(/;"	d
portENTER_CRITICAL	FreeRTOS/portable/GCC/HCS12/portmacro.h	/^#define portENTER_CRITICAL(/;"	d
portENTER_CRITICAL	FreeRTOS/portable/GCC/MCF5235/portmacro.h	/^#define portENTER_CRITICAL(/;"	d
portENTER_CRITICAL	FreeRTOS/portable/GCC/MSP430F449/portmacro.h	/^#define portENTER_CRITICAL(/;"	d
portENTER_CRITICAL	FreeRTOS/portable/GCC/MicroBlaze/portmacro.h	/^#define portENTER_CRITICAL(/;"	d
portENTER_CRITICAL	FreeRTOS/portable/GCC/MicroBlazeV8/portmacro.h	/^#define portENTER_CRITICAL(/;"	d
portENTER_CRITICAL	FreeRTOS/portable/GCC/NiosII/portmacro.h	/^#define portENTER_CRITICAL(/;"	d
portENTER_CRITICAL	FreeRTOS/portable/GCC/PPC405_Xilinx/portmacro.h	/^#define portENTER_CRITICAL(/;"	d
portENTER_CRITICAL	FreeRTOS/portable/GCC/PPC440_Xilinx/portmacro.h	/^#define portENTER_CRITICAL(/;"	d
portENTER_CRITICAL	FreeRTOS/portable/GCC/RX600/portmacro.h	/^#define portENTER_CRITICAL(/;"	d
portENTER_CRITICAL	FreeRTOS/portable/GCC/STR75x/portmacro.h	/^#define portENTER_CRITICAL(/;"	d
portENTER_CRITICAL	FreeRTOS/portable/GCC/TriCore_1782/portmacro.h	/^#define portENTER_CRITICAL(/;"	d
portENTER_CRITICAL	FreeRTOS/portable/IAR/78K0R/portmacro.h	/^#define portENTER_CRITICAL(/;"	d
portENTER_CRITICAL	FreeRTOS/portable/IAR/ARM_CM0/portmacro.h	/^#define portENTER_CRITICAL(/;"	d
portENTER_CRITICAL	FreeRTOS/portable/IAR/ARM_CM3/portmacro.h	/^#define portENTER_CRITICAL(/;"	d
portENTER_CRITICAL	FreeRTOS/portable/IAR/ARM_CM4F/portmacro.h	/^#define portENTER_CRITICAL(/;"	d
portENTER_CRITICAL	FreeRTOS/portable/IAR/ATMega323/portmacro.h	/^#define portENTER_CRITICAL(/;"	d
portENTER_CRITICAL	FreeRTOS/portable/IAR/AVR32_UC3/portmacro.h	/^#define portENTER_CRITICAL(/;"	d
portENTER_CRITICAL	FreeRTOS/portable/IAR/AtmelSAM7S64/portmacro.h	/^#define portENTER_CRITICAL(/;"	d
portENTER_CRITICAL	FreeRTOS/portable/IAR/AtmelSAM9XE/portmacro.h	/^#define portENTER_CRITICAL(/;"	d
portENTER_CRITICAL	FreeRTOS/portable/IAR/LPC2000/portmacro.h	/^#define portENTER_CRITICAL(/;"	d
portENTER_CRITICAL	FreeRTOS/portable/IAR/MSP430/portmacro.h	/^#define portENTER_CRITICAL(/;"	d
portENTER_CRITICAL	FreeRTOS/portable/IAR/MSP430X/portmacro.h	/^#define portENTER_CRITICAL(/;"	d
portENTER_CRITICAL	FreeRTOS/portable/IAR/RL78/portmacro.h	/^#define portENTER_CRITICAL(/;"	d
portENTER_CRITICAL	FreeRTOS/portable/IAR/RX600/portmacro.h	/^#define portENTER_CRITICAL(/;"	d
portENTER_CRITICAL	FreeRTOS/portable/IAR/STR71x/portmacro.h	/^#define portENTER_CRITICAL(/;"	d
portENTER_CRITICAL	FreeRTOS/portable/IAR/STR75x/portmacro.h	/^#define portENTER_CRITICAL(/;"	d
portENTER_CRITICAL	FreeRTOS/portable/IAR/STR91x/portmacro.h	/^#define portENTER_CRITICAL(/;"	d
portENTER_CRITICAL	FreeRTOS/portable/IAR/V850ES/portmacro.h	/^#define portENTER_CRITICAL(/;"	d
portENTER_CRITICAL	FreeRTOS/portable/MPLAB/PIC18F/portmacro.h	/^#define portENTER_CRITICAL(/;"	d
portENTER_CRITICAL	FreeRTOS/portable/MPLAB/PIC24_dsPIC/portmacro.h	/^#define portENTER_CRITICAL(/;"	d
portENTER_CRITICAL	FreeRTOS/portable/MPLAB/PIC32MX/portmacro.h	/^#define portENTER_CRITICAL(/;"	d
portENTER_CRITICAL	FreeRTOS/portable/MSVC-MingW/portmacro.h	/^#define portENTER_CRITICAL(/;"	d
portENTER_CRITICAL	FreeRTOS/portable/Paradigm/Tern_EE/large_untested/portmacro.h	/^#define portENTER_CRITICAL(/;"	d
portENTER_CRITICAL	FreeRTOS/portable/Paradigm/Tern_EE/small/portmacro.h	/^#define portENTER_CRITICAL(/;"	d
portENTER_CRITICAL	FreeRTOS/portable/RVDS/ARM7_LPC21xx/portmacro.h	/^#define portENTER_CRITICAL(/;"	d
portENTER_CRITICAL	FreeRTOS/portable/RVDS/ARM_CM3/portmacro.h	/^#define portENTER_CRITICAL(/;"	d
portENTER_CRITICAL	FreeRTOS/portable/RVDS/ARM_CM4F/portmacro.h	/^#define portENTER_CRITICAL(/;"	d
portENTER_CRITICAL	FreeRTOS/portable/Renesas/RX200/portmacro.h	/^#define portENTER_CRITICAL(/;"	d
portENTER_CRITICAL	FreeRTOS/portable/Renesas/RX600/portmacro.h	/^#define portENTER_CRITICAL(/;"	d
portENTER_CRITICAL	FreeRTOS/portable/Renesas/SH2A_FPU/portmacro.h	/^#define portENTER_CRITICAL(/;"	d
portENTER_CRITICAL	FreeRTOS/portable/Rowley/MSP430F449/portmacro.h	/^#define portENTER_CRITICAL(/;"	d
portENTER_CRITICAL	FreeRTOS/portable/SDCC/Cygnal/portmacro.h	/^#define portENTER_CRITICAL(/;"	d
portENTER_CRITICAL	FreeRTOS/portable/Softune/MB91460/portmacro.h	/^#define portENTER_CRITICAL(/;"	d
portENTER_CRITICAL	FreeRTOS/portable/Softune/MB96340/portmacro.h	/^#define portENTER_CRITICAL(/;"	d
portENTER_CRITICAL	FreeRTOS/portable/Tasking/ARM_CM4F/portmacro.h	/^#define portENTER_CRITICAL(/;"	d
portENTER_CRITICAL	FreeRTOS/portable/WizC/PIC18/portmacro.h	/^#define portENTER_CRITICAL(/;"	d
portENTER_CRITICAL	FreeRTOS/portable/oWatcom/16BitDOS/PC/portmacro.h	/^#define portENTER_CRITICAL(/;"	d
portENTER_SWITCHING_ISR	FreeRTOS/portable/GCC/AVR32_UC3/portmacro.h	/^#define portENTER_SWITCHING_ISR(/;"	d
portENTER_SWITCHING_ISR	FreeRTOS/portable/GCC/H8S2329/portmacro.h	/^#define portENTER_SWITCHING_ISR(/;"	d
portENTER_SWITCHING_ISR	FreeRTOS/portable/GCC/MCF5235/portmacro.h	/^#define portENTER_SWITCHING_ISR(/;"	d
portENTER_SWITCHING_ISR	FreeRTOS/portable/IAR/AVR32_UC3/portmacro.h	/^#define portENTER_SWITCHING_ISR(/;"	d
portEPC_STACK_LOCATION	FreeRTOS/portable/MPLAB/PIC32MX/ISR_Support.h	/^#define portEPC_STACK_LOCATION	/;"	d
portEXIT_CRITICAL	FreeRTOS/portable/BCC/16BitDOS/Flsh186/prtmacro.h	/^#define portEXIT_CRITICAL(/;"	d
portEXIT_CRITICAL	FreeRTOS/portable/BCC/16BitDOS/PC/prtmacro.h	/^#define portEXIT_CRITICAL(/;"	d
portEXIT_CRITICAL	FreeRTOS/portable/CCS/MSP430X/portmacro.h	/^#define portEXIT_CRITICAL(/;"	d
portEXIT_CRITICAL	FreeRTOS/portable/CodeWarrior/ColdFire_V1/portmacro.h	/^#define portEXIT_CRITICAL(/;"	d
portEXIT_CRITICAL	FreeRTOS/portable/CodeWarrior/ColdFire_V2/portmacro.h	/^#define portEXIT_CRITICAL(/;"	d
portEXIT_CRITICAL	FreeRTOS/portable/CodeWarrior/HCS12/portmacro.h	/^#define  portEXIT_CRITICAL(/;"	d
portEXIT_CRITICAL	FreeRTOS/portable/GCC/ARM7_AT91FR40008/portmacro.h	/^#define portEXIT_CRITICAL(/;"	d
portEXIT_CRITICAL	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/portmacro.h	/^#define portEXIT_CRITICAL(/;"	d
portEXIT_CRITICAL	FreeRTOS/portable/GCC/ARM7_LPC2000/portmacro.h	/^#define portEXIT_CRITICAL(/;"	d
portEXIT_CRITICAL	FreeRTOS/portable/GCC/ARM7_LPC23xx/portmacro.h	/^#define portEXIT_CRITICAL(/;"	d
portEXIT_CRITICAL	FreeRTOS/portable/GCC/ARM_CM0/portmacro.h	/^#define portEXIT_CRITICAL(/;"	d
portEXIT_CRITICAL	FreeRTOS/portable/GCC/ARM_CM3/portmacro.h	/^#define portEXIT_CRITICAL(/;"	d
portEXIT_CRITICAL	FreeRTOS/portable/GCC/ARM_CM3_MPU/portmacro.h	/^#define portEXIT_CRITICAL(/;"	d
portEXIT_CRITICAL	FreeRTOS/portable/GCC/ARM_CM4F/portmacro.h	/^#define portEXIT_CRITICAL(/;"	d
portEXIT_CRITICAL	FreeRTOS/portable/GCC/ATMega323/portmacro.h	/^#define portEXIT_CRITICAL(/;"	d
portEXIT_CRITICAL	FreeRTOS/portable/GCC/AVR32_UC3/portmacro.h	/^#define portEXIT_CRITICAL(/;"	d
portEXIT_CRITICAL	FreeRTOS/portable/GCC/CORTUS_APS3/portmacro.h	/^#define portEXIT_CRITICAL(/;"	d
portEXIT_CRITICAL	FreeRTOS/portable/GCC/ColdFire_V2/portmacro.h	/^#define portEXIT_CRITICAL(/;"	d
portEXIT_CRITICAL	FreeRTOS/portable/GCC/H8S2329/portmacro.h	/^#define  portEXIT_CRITICAL(/;"	d
portEXIT_CRITICAL	FreeRTOS/portable/GCC/HCS12/portmacro.h	/^#define  portEXIT_CRITICAL(/;"	d
portEXIT_CRITICAL	FreeRTOS/portable/GCC/MCF5235/portmacro.h	/^#define portEXIT_CRITICAL(/;"	d
portEXIT_CRITICAL	FreeRTOS/portable/GCC/MSP430F449/portmacro.h	/^#define portEXIT_CRITICAL(/;"	d
portEXIT_CRITICAL	FreeRTOS/portable/GCC/MicroBlaze/portmacro.h	/^#define portEXIT_CRITICAL(/;"	d
portEXIT_CRITICAL	FreeRTOS/portable/GCC/MicroBlazeV8/portmacro.h	/^#define portEXIT_CRITICAL(/;"	d
portEXIT_CRITICAL	FreeRTOS/portable/GCC/NiosII/portmacro.h	/^#define portEXIT_CRITICAL(/;"	d
portEXIT_CRITICAL	FreeRTOS/portable/GCC/PPC405_Xilinx/portmacro.h	/^#define portEXIT_CRITICAL(/;"	d
portEXIT_CRITICAL	FreeRTOS/portable/GCC/PPC440_Xilinx/portmacro.h	/^#define portEXIT_CRITICAL(/;"	d
portEXIT_CRITICAL	FreeRTOS/portable/GCC/RX600/portmacro.h	/^#define portEXIT_CRITICAL(/;"	d
portEXIT_CRITICAL	FreeRTOS/portable/GCC/STR75x/portmacro.h	/^#define portEXIT_CRITICAL(/;"	d
portEXIT_CRITICAL	FreeRTOS/portable/GCC/TriCore_1782/portmacro.h	/^#define portEXIT_CRITICAL(/;"	d
portEXIT_CRITICAL	FreeRTOS/portable/IAR/78K0R/portmacro.h	/^#define portEXIT_CRITICAL(/;"	d
portEXIT_CRITICAL	FreeRTOS/portable/IAR/ARM_CM0/portmacro.h	/^#define portEXIT_CRITICAL(/;"	d
portEXIT_CRITICAL	FreeRTOS/portable/IAR/ARM_CM3/portmacro.h	/^#define portEXIT_CRITICAL(/;"	d
portEXIT_CRITICAL	FreeRTOS/portable/IAR/ARM_CM4F/portmacro.h	/^#define portEXIT_CRITICAL(/;"	d
portEXIT_CRITICAL	FreeRTOS/portable/IAR/ATMega323/portmacro.h	/^#define portEXIT_CRITICAL(/;"	d
portEXIT_CRITICAL	FreeRTOS/portable/IAR/AVR32_UC3/portmacro.h	/^#define portEXIT_CRITICAL(/;"	d
portEXIT_CRITICAL	FreeRTOS/portable/IAR/AtmelSAM7S64/portmacro.h	/^#define portEXIT_CRITICAL(/;"	d
portEXIT_CRITICAL	FreeRTOS/portable/IAR/AtmelSAM9XE/portmacro.h	/^#define portEXIT_CRITICAL(/;"	d
portEXIT_CRITICAL	FreeRTOS/portable/IAR/LPC2000/portmacro.h	/^#define portEXIT_CRITICAL(/;"	d
portEXIT_CRITICAL	FreeRTOS/portable/IAR/MSP430/portmacro.h	/^#define portEXIT_CRITICAL(/;"	d
portEXIT_CRITICAL	FreeRTOS/portable/IAR/MSP430X/portmacro.h	/^#define portEXIT_CRITICAL(/;"	d
portEXIT_CRITICAL	FreeRTOS/portable/IAR/RL78/portmacro.h	/^#define portEXIT_CRITICAL(/;"	d
portEXIT_CRITICAL	FreeRTOS/portable/IAR/RX600/portmacro.h	/^#define portEXIT_CRITICAL(/;"	d
portEXIT_CRITICAL	FreeRTOS/portable/IAR/STR71x/portmacro.h	/^#define portEXIT_CRITICAL(/;"	d
portEXIT_CRITICAL	FreeRTOS/portable/IAR/STR75x/portmacro.h	/^#define portEXIT_CRITICAL(/;"	d
portEXIT_CRITICAL	FreeRTOS/portable/IAR/STR91x/portmacro.h	/^#define portEXIT_CRITICAL(/;"	d
portEXIT_CRITICAL	FreeRTOS/portable/IAR/V850ES/portmacro.h	/^#define portEXIT_CRITICAL(/;"	d
portEXIT_CRITICAL	FreeRTOS/portable/MPLAB/PIC18F/portmacro.h	/^#define portEXIT_CRITICAL(/;"	d
portEXIT_CRITICAL	FreeRTOS/portable/MPLAB/PIC24_dsPIC/portmacro.h	/^#define portEXIT_CRITICAL(/;"	d
portEXIT_CRITICAL	FreeRTOS/portable/MPLAB/PIC32MX/portmacro.h	/^#define portEXIT_CRITICAL(/;"	d
portEXIT_CRITICAL	FreeRTOS/portable/MSVC-MingW/portmacro.h	/^#define portEXIT_CRITICAL(/;"	d
portEXIT_CRITICAL	FreeRTOS/portable/Paradigm/Tern_EE/large_untested/portmacro.h	/^#define portEXIT_CRITICAL(/;"	d
portEXIT_CRITICAL	FreeRTOS/portable/Paradigm/Tern_EE/small/portmacro.h	/^#define portEXIT_CRITICAL(/;"	d
portEXIT_CRITICAL	FreeRTOS/portable/RVDS/ARM7_LPC21xx/portmacro.h	/^#define portEXIT_CRITICAL(/;"	d
portEXIT_CRITICAL	FreeRTOS/portable/RVDS/ARM_CM3/portmacro.h	/^#define portEXIT_CRITICAL(/;"	d
portEXIT_CRITICAL	FreeRTOS/portable/RVDS/ARM_CM4F/portmacro.h	/^#define portEXIT_CRITICAL(/;"	d
portEXIT_CRITICAL	FreeRTOS/portable/Renesas/RX200/portmacro.h	/^#define portEXIT_CRITICAL(/;"	d
portEXIT_CRITICAL	FreeRTOS/portable/Renesas/RX600/portmacro.h	/^#define portEXIT_CRITICAL(/;"	d
portEXIT_CRITICAL	FreeRTOS/portable/Renesas/SH2A_FPU/portmacro.h	/^#define portEXIT_CRITICAL(/;"	d
portEXIT_CRITICAL	FreeRTOS/portable/Rowley/MSP430F449/portmacro.h	/^#define portEXIT_CRITICAL(/;"	d
portEXIT_CRITICAL	FreeRTOS/portable/SDCC/Cygnal/portmacro.h	/^#define portEXIT_CRITICAL(/;"	d
portEXIT_CRITICAL	FreeRTOS/portable/Softune/MB91460/portmacro.h	/^#define portEXIT_CRITICAL(/;"	d
portEXIT_CRITICAL	FreeRTOS/portable/Softune/MB96340/portmacro.h	/^#define portEXIT_CRITICAL(/;"	d
portEXIT_CRITICAL	FreeRTOS/portable/Tasking/ARM_CM4F/portmacro.h	/^#define portEXIT_CRITICAL(/;"	d
portEXIT_CRITICAL	FreeRTOS/portable/WizC/PIC18/portmacro.h	/^#define portEXIT_CRITICAL(/;"	d
portEXIT_SWITCHING_ISR	FreeRTOS/portable/GCC/AVR32_UC3/portmacro.h	/^#define portEXIT_SWITCHING_ISR(/;"	d
portEXIT_SWITCHING_ISR	FreeRTOS/portable/GCC/H8S2329/portmacro.h	/^#define portEXIT_SWITCHING_ISR(/;"	d
portEXIT_SWITCHING_ISR	FreeRTOS/portable/GCC/MCF5235/portmacro.h	/^#define portEXIT_SWITCHING_ISR(/;"	d
portEXIT_SWITCHING_ISR	FreeRTOS/portable/IAR/AVR32_UC3/portmacro.h	/^#define portEXIT_SWITCHING_ISR(/;"	d
portEXIT_SWITCHING_ISR	FreeRTOS/portable/RVDS/ARM7_LPC21xx/portmacro.h	/^#define portEXIT_SWITCHING_ISR(/;"	d
portEXL_BIT	FreeRTOS/portable/MPLAB/PIC32MX/port.c	/^#define portEXL_BIT	/;"	d	file:
portEXPECTED_MPU_TYPE_VALUE	FreeRTOS/portable/GCC/ARM_CM3_MPU/port.c	/^#define portEXPECTED_MPU_TYPE_VALUE	/;"	d	file:
portEXTERNAL_INTERRUPT_ENABLE	FreeRTOS/portable/GCC/PPC405_Xilinx/port.c	/^#define portEXTERNAL_INTERRUPT_ENABLE	/;"	d	file:
portEXTERNAL_INTERRUPT_ENABLE	FreeRTOS/portable/GCC/PPC440_Xilinx/port.c	/^#define portEXTERNAL_INTERRUPT_ENABLE	/;"	d	file:
portFCM_FPU_PRESENT	FreeRTOS/portable/GCC/PPC405_Xilinx/port.c	/^	#define portFCM_FPU_PRESENT	/;"	d	file:
portFCM_FPU_PRESENT	FreeRTOS/portable/GCC/PPC440_Xilinx/port.c	/^	#define portFCM_FPU_PRESENT	/;"	d	file:
portFIRST_CONFIGURABLE_REGION	FreeRTOS/portable/GCC/ARM_CM3_MPU/portmacro.h	/^#define portFIRST_CONFIGURABLE_REGION	/;"	d
portFIRST_CONTEXT	FreeRTOS/portable/BCC/16BitDOS/common/portasm.h	/^#define portFIRST_CONTEXT(/;"	d
portFIRST_CONTEXT	FreeRTOS/portable/Paradigm/Tern_EE/large_untested/portasm.h	/^#define portFIRST_CONTEXT(/;"	d
portFIRST_CONTEXT	FreeRTOS/portable/Paradigm/Tern_EE/small/portasm.h	/^#define portFIRST_CONTEXT(/;"	d
portFLAGS_INT_ENABLED	FreeRTOS/portable/CCS/MSP430X/port.c	/^#define portFLAGS_INT_ENABLED	/;"	d	file:
portFLAGS_INT_ENABLED	FreeRTOS/portable/GCC/ATMega323/port.c	/^#define portFLAGS_INT_ENABLED	/;"	d	file:
portFLAGS_INT_ENABLED	FreeRTOS/portable/GCC/MSP430F449/port.c	/^#define portFLAGS_INT_ENABLED	/;"	d	file:
portFLAGS_INT_ENABLED	FreeRTOS/portable/IAR/ATMega323/port.c	/^#define portFLAGS_INT_ENABLED	/;"	d	file:
portFLAGS_INT_ENABLED	FreeRTOS/portable/IAR/MSP430/port.c	/^#define portFLAGS_INT_ENABLED	/;"	d	file:
portFLAGS_INT_ENABLED	FreeRTOS/portable/IAR/MSP430X/port.c	/^#define portFLAGS_INT_ENABLED	/;"	d	file:
portFLAGS_INT_ENABLED	FreeRTOS/portable/Rowley/MSP430F449/port.c	/^#define portFLAGS_INT_ENABLED	/;"	d	file:
portFLOAT	FreeRTOS/portable/BCC/16BitDOS/Flsh186/prtmacro.h	/^#define portFLOAT	/;"	d
portFLOAT	FreeRTOS/portable/BCC/16BitDOS/PC/prtmacro.h	/^#define portFLOAT	/;"	d
portFLOAT	FreeRTOS/portable/CCS/MSP430X/portmacro.h	/^#define portFLOAT	/;"	d
portFLOAT	FreeRTOS/portable/CodeWarrior/ColdFire_V1/portmacro.h	/^#define portFLOAT	/;"	d
portFLOAT	FreeRTOS/portable/CodeWarrior/ColdFire_V2/portmacro.h	/^#define portFLOAT	/;"	d
portFLOAT	FreeRTOS/portable/CodeWarrior/HCS12/portmacro.h	/^#define portFLOAT	/;"	d
portFLOAT	FreeRTOS/portable/GCC/ARM7_AT91FR40008/portmacro.h	/^#define portFLOAT	/;"	d
portFLOAT	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/portmacro.h	/^#define portFLOAT	/;"	d
portFLOAT	FreeRTOS/portable/GCC/ARM7_LPC2000/portmacro.h	/^#define portFLOAT	/;"	d
portFLOAT	FreeRTOS/portable/GCC/ARM7_LPC23xx/portmacro.h	/^#define portFLOAT	/;"	d
portFLOAT	FreeRTOS/portable/GCC/ARM_CM0/portmacro.h	/^#define portFLOAT	/;"	d
portFLOAT	FreeRTOS/portable/GCC/ARM_CM3/portmacro.h	/^#define portFLOAT	/;"	d
portFLOAT	FreeRTOS/portable/GCC/ARM_CM3_MPU/portmacro.h	/^#define portFLOAT	/;"	d
portFLOAT	FreeRTOS/portable/GCC/ARM_CM4F/portmacro.h	/^#define portFLOAT	/;"	d
portFLOAT	FreeRTOS/portable/GCC/ATMega323/portmacro.h	/^#define portFLOAT	/;"	d
portFLOAT	FreeRTOS/portable/GCC/AVR32_UC3/portmacro.h	/^#define portFLOAT /;"	d
portFLOAT	FreeRTOS/portable/GCC/CORTUS_APS3/portmacro.h	/^#define portFLOAT	/;"	d
portFLOAT	FreeRTOS/portable/GCC/ColdFire_V2/portmacro.h	/^#define portFLOAT	/;"	d
portFLOAT	FreeRTOS/portable/GCC/H8S2329/portmacro.h	/^#define portFLOAT	/;"	d
portFLOAT	FreeRTOS/portable/GCC/HCS12/portmacro.h	/^#define portFLOAT	/;"	d
portFLOAT	FreeRTOS/portable/GCC/MCF5235/portmacro.h	/^#define portFLOAT /;"	d
portFLOAT	FreeRTOS/portable/GCC/MSP430F449/portmacro.h	/^#define portFLOAT	/;"	d
portFLOAT	FreeRTOS/portable/GCC/MicroBlaze/portmacro.h	/^#define portFLOAT	/;"	d
portFLOAT	FreeRTOS/portable/GCC/MicroBlazeV8/portmacro.h	/^#define portFLOAT	/;"	d
portFLOAT	FreeRTOS/portable/GCC/NiosII/portmacro.h	/^#define portFLOAT	/;"	d
portFLOAT	FreeRTOS/portable/GCC/PPC405_Xilinx/portmacro.h	/^#define portFLOAT	/;"	d
portFLOAT	FreeRTOS/portable/GCC/PPC440_Xilinx/portmacro.h	/^#define portFLOAT	/;"	d
portFLOAT	FreeRTOS/portable/GCC/RX600/portmacro.h	/^#define portFLOAT	/;"	d
portFLOAT	FreeRTOS/portable/GCC/STR75x/portmacro.h	/^#define portFLOAT	/;"	d
portFLOAT	FreeRTOS/portable/GCC/TriCore_1782/portmacro.h	/^#define portFLOAT	/;"	d
portFLOAT	FreeRTOS/portable/IAR/78K0R/portmacro.h	/^#define portFLOAT /;"	d
portFLOAT	FreeRTOS/portable/IAR/ARM_CM0/portmacro.h	/^#define portFLOAT	/;"	d
portFLOAT	FreeRTOS/portable/IAR/ARM_CM3/portmacro.h	/^#define portFLOAT	/;"	d
portFLOAT	FreeRTOS/portable/IAR/ARM_CM4F/portmacro.h	/^#define portFLOAT	/;"	d
portFLOAT	FreeRTOS/portable/IAR/ATMega323/portmacro.h	/^#define portFLOAT	/;"	d
portFLOAT	FreeRTOS/portable/IAR/AVR32_UC3/portmacro.h	/^#define portFLOAT /;"	d
portFLOAT	FreeRTOS/portable/IAR/AtmelSAM7S64/portmacro.h	/^#define portFLOAT	/;"	d
portFLOAT	FreeRTOS/portable/IAR/AtmelSAM9XE/portmacro.h	/^#define portFLOAT	/;"	d
portFLOAT	FreeRTOS/portable/IAR/LPC2000/portmacro.h	/^#define portFLOAT	/;"	d
portFLOAT	FreeRTOS/portable/IAR/MSP430/portmacro.h	/^#define portFLOAT	/;"	d
portFLOAT	FreeRTOS/portable/IAR/MSP430X/portmacro.h	/^#define portFLOAT	/;"	d
portFLOAT	FreeRTOS/portable/IAR/RL78/portmacro.h	/^#define portFLOAT /;"	d
portFLOAT	FreeRTOS/portable/IAR/RX600/portmacro.h	/^#define portFLOAT	/;"	d
portFLOAT	FreeRTOS/portable/IAR/STR71x/portmacro.h	/^#define portFLOAT	/;"	d
portFLOAT	FreeRTOS/portable/IAR/STR75x/portmacro.h	/^#define portFLOAT	/;"	d
portFLOAT	FreeRTOS/portable/IAR/STR91x/portmacro.h	/^#define portFLOAT	/;"	d
portFLOAT	FreeRTOS/portable/IAR/V850ES/portmacro.h	/^#define portFLOAT /;"	d
portFLOAT	FreeRTOS/portable/MPLAB/PIC18F/portmacro.h	/^#define portFLOAT	/;"	d
portFLOAT	FreeRTOS/portable/MPLAB/PIC24_dsPIC/portmacro.h	/^#define portFLOAT	/;"	d
portFLOAT	FreeRTOS/portable/MPLAB/PIC32MX/portmacro.h	/^#define portFLOAT	/;"	d
portFLOAT	FreeRTOS/portable/MSVC-MingW/portmacro.h	/^#define portFLOAT	/;"	d
portFLOAT	FreeRTOS/portable/Paradigm/Tern_EE/large_untested/portmacro.h	/^#define portFLOAT	/;"	d
portFLOAT	FreeRTOS/portable/Paradigm/Tern_EE/small/portmacro.h	/^#define portFLOAT	/;"	d
portFLOAT	FreeRTOS/portable/RVDS/ARM7_LPC21xx/portmacro.h	/^#define portFLOAT	/;"	d
portFLOAT	FreeRTOS/portable/RVDS/ARM_CM3/portmacro.h	/^#define portFLOAT	/;"	d
portFLOAT	FreeRTOS/portable/RVDS/ARM_CM4F/portmacro.h	/^#define portFLOAT	/;"	d
portFLOAT	FreeRTOS/portable/Renesas/RX200/portmacro.h	/^#define portFLOAT	/;"	d
portFLOAT	FreeRTOS/portable/Renesas/RX600/portmacro.h	/^#define portFLOAT	/;"	d
portFLOAT	FreeRTOS/portable/Renesas/SH2A_FPU/portmacro.h	/^#define portFLOAT	/;"	d
portFLOAT	FreeRTOS/portable/Rowley/MSP430F449/portmacro.h	/^#define portFLOAT	/;"	d
portFLOAT	FreeRTOS/portable/SDCC/Cygnal/portmacro.h	/^#define portFLOAT	/;"	d
portFLOAT	FreeRTOS/portable/Softune/MB91460/portmacro.h	/^#define portFLOAT	/;"	d
portFLOAT	FreeRTOS/portable/Softune/MB96340/portmacro.h	/^#define portFLOAT	/;"	d
portFLOAT	FreeRTOS/portable/Tasking/ARM_CM4F/portmacro.h	/^#define portFLOAT	/;"	d
portFLOAT	FreeRTOS/portable/WizC/PIC18/portmacro.h	/^#define portFLOAT	/;"	d
portFLOAT	FreeRTOS/portable/oWatcom/16BitDOS/Flsh186/portmacro.h	/^#define portFLOAT /;"	d
portFLOAT	FreeRTOS/portable/oWatcom/16BitDOS/PC/portmacro.h	/^#define portFLOAT	/;"	d
portFLOP_REGISTERS_TO_STORE	FreeRTOS/portable/Renesas/SH2A_FPU/port.c	/^#define portFLOP_REGISTERS_TO_STORE	/;"	d	file:
portFLOP_STORAGE_SIZE	FreeRTOS/portable/Renesas/SH2A_FPU/port.c	/^#define portFLOP_STORAGE_SIZE /;"	d	file:
portFPCCR	FreeRTOS/portable/GCC/ARM_CM4F/port.c	/^#define portFPCCR	/;"	d	file:
portFPCCR	FreeRTOS/portable/IAR/ARM_CM4F/port.c	/^#define portFPCCR	/;"	d	file:
portFPCCR	FreeRTOS/portable/RVDS/ARM_CM4F/port.c	/^#define portFPCCR	/;"	d	file:
portFPCCR	FreeRTOS/portable/Tasking/ARM_CM4F/port.c	/^#define portFPCCR	/;"	d	file:
portFSR_OFFSET	FreeRTOS/portable/GCC/MicroBlazeV8/portasm.S	/^#define portFSR_OFFSET /;"	d	file:
portGENERAL_PERIPHERALS_REGION	FreeRTOS/portable/GCC/ARM_CM3_MPU/portmacro.h	/^#define portGENERAL_PERIPHERALS_REGION	/;"	d
portGLOBAL_INTERRUPT_BIT	FreeRTOS/portable/SDCC/Cygnal/port.c	/^#define portGLOBAL_INTERRUPT_BIT	/;"	d	file:
portGLOBAL_INTERRUPT_FLAG	FreeRTOS/portable/MPLAB/PIC18F/port.c	/^#define portGLOBAL_INTERRUPT_FLAG	/;"	d	file:
portGLOBAL_INT_ENABLE_BIT	FreeRTOS/portable/MPLAB/PIC18F/portmacro.h	/^#define portGLOBAL_INT_ENABLE_BIT	/;"	d
portIE_BIT	FreeRTOS/portable/MPLAB/PIC32MX/port.c	/^#define portIE_BIT	/;"	d	file:
portIE_TRAP	FreeRTOS/portable/GCC/TriCore_1782/porttrap.c	/^#define portIE_TRAP	/;"	d	file:
portINITAL_INTERRUPT_STATE	FreeRTOS/portable/MPLAB/PIC18F/port.c	/^#define portINITAL_INTERRUPT_STATE	/;"	d	file:
portINITIAL_CCR	FreeRTOS/portable/GCC/H8S2329/port.c	/^#define portINITIAL_CCR	/;"	d	file:
portINITIAL_CONTROL_IF_PRIVILEGED	FreeRTOS/portable/GCC/ARM_CM3_MPU/port.c	/^#define portINITIAL_CONTROL_IF_PRIVILEGED	/;"	d	file:
portINITIAL_CONTROL_IF_UNPRIVILEGED	FreeRTOS/portable/GCC/ARM_CM3_MPU/port.c	/^#define portINITIAL_CONTROL_IF_UNPRIVILEGED	/;"	d	file:
portINITIAL_CRITICAL_NESTING	FreeRTOS/portable/CCS/MSP430X/port.c	/^#define portINITIAL_CRITICAL_NESTING	/;"	d	file:
portINITIAL_CRITICAL_NESTING	FreeRTOS/portable/GCC/MCF5235/port.c	/^#define portINITIAL_CRITICAL_NESTING /;"	d	file:
portINITIAL_CRITICAL_NESTING	FreeRTOS/portable/GCC/MSP430F449/port.c	/^#define portINITIAL_CRITICAL_NESTING	/;"	d	file:
portINITIAL_CRITICAL_NESTING	FreeRTOS/portable/IAR/78K0R/port.c	/^#define portINITIAL_CRITICAL_NESTING /;"	d	file:
portINITIAL_CRITICAL_NESTING	FreeRTOS/portable/IAR/MSP430/port.c	/^#define portINITIAL_CRITICAL_NESTING	/;"	d	file:
portINITIAL_CRITICAL_NESTING	FreeRTOS/portable/IAR/MSP430X/port.c	/^#define portINITIAL_CRITICAL_NESTING	/;"	d	file:
portINITIAL_CRITICAL_NESTING	FreeRTOS/portable/IAR/RL78/port.c	/^#define portINITIAL_CRITICAL_NESTING /;"	d	file:
portINITIAL_CRITICAL_NESTING	FreeRTOS/portable/IAR/V850ES/port.c	/^#define portINITIAL_CRITICAL_NESTING /;"	d	file:
portINITIAL_CRITICAL_NESTING	FreeRTOS/portable/Rowley/MSP430F449/port.c	/^#define portINITIAL_CRITICAL_NESTING	/;"	d	file:
portINITIAL_ESTATUS	FreeRTOS/portable/GCC/NiosII/port.c	/^#define portINITIAL_ESTATUS /;"	d	file:
portINITIAL_EXEC_RETURN	FreeRTOS/portable/GCC/ARM_CM4F/port.c	/^#define portINITIAL_EXEC_RETURN	/;"	d	file:
portINITIAL_EXEC_RETURN	FreeRTOS/portable/IAR/ARM_CM4F/port.c	/^#define portINITIAL_EXEC_RETURN	/;"	d	file:
portINITIAL_EXEC_RETURN	FreeRTOS/portable/RVDS/ARM_CM4F/port.c	/^#define portINITIAL_EXEC_RETURN	/;"	d	file:
portINITIAL_EXEC_RETURN	FreeRTOS/portable/Tasking/ARM_CM4F/port.c	/^#define portINITIAL_EXEC_RETURN	/;"	d	file:
portINITIAL_FORMAT_VECTOR	FreeRTOS/portable/CodeWarrior/ColdFire_V1/port.c	/^#define portINITIAL_FORMAT_VECTOR	/;"	d	file:
portINITIAL_FORMAT_VECTOR	FreeRTOS/portable/CodeWarrior/ColdFire_V2/port.c	/^#define portINITIAL_FORMAT_VECTOR	/;"	d	file:
portINITIAL_FORMAT_VECTOR	FreeRTOS/portable/GCC/ColdFire_V2/port.c	/^#define portINITIAL_FORMAT_VECTOR	/;"	d	file:
portINITIAL_FPSW	FreeRTOS/portable/GCC/RX600/port.c	/^#define portINITIAL_FPSW /;"	d	file:
portINITIAL_FPSW	FreeRTOS/portable/IAR/RX600/port.c	/^#define portINITIAL_FPSW	/;"	d	file:
portINITIAL_FPSW	FreeRTOS/portable/Renesas/RX600/port.c	/^#define portINITIAL_FPSW /;"	d	file:
portINITIAL_FSR	FreeRTOS/portable/GCC/MicroBlazeV8/port.c	/^#define portINITIAL_FSR	/;"	d	file:
portINITIAL_MSR	FreeRTOS/portable/GCC/PPC405_Xilinx/port.c	/^#define portINITIAL_MSR	/;"	d	file:
portINITIAL_MSR	FreeRTOS/portable/GCC/PPC440_Xilinx/port.c	/^#define portINITIAL_MSR	/;"	d	file:
portINITIAL_MSR_STATE	FreeRTOS/portable/GCC/MicroBlaze/port.c	/^#define portINITIAL_MSR_STATE	/;"	d	file:
portINITIAL_NESTING_VALUE	FreeRTOS/portable/GCC/MicroBlaze/port.c	/^#define portINITIAL_NESTING_VALUE	/;"	d	file:
portINITIAL_NESTING_VALUE	FreeRTOS/portable/GCC/MicroBlazeV8/port.c	/^#define portINITIAL_NESTING_VALUE	/;"	d	file:
portINITIAL_PCXI_UPPER_CONTEXT_WORD	FreeRTOS/portable/GCC/TriCore_1782/port.c	/^#define portINITIAL_PCXI_UPPER_CONTEXT_WORD	/;"	d	file:
portINITIAL_PRIVILEGED_PROGRAM_STATUS_WORD	FreeRTOS/portable/GCC/TriCore_1782/port.c	/^#define portINITIAL_PRIVILEGED_PROGRAM_STATUS_WORD	/;"	d	file:
portINITIAL_PSR	FreeRTOS/portable/GCC/CORTUS_APS3/port.c	/^#define portINITIAL_PSR	/;"	d	file:
portINITIAL_PSW	FreeRTOS/portable/GCC/RX600/port.c	/^#define portINITIAL_PSW /;"	d	file:
portINITIAL_PSW	FreeRTOS/portable/IAR/RX600/port.c	/^#define portINITIAL_PSW	/;"	d	file:
portINITIAL_PSW	FreeRTOS/portable/Renesas/RX200/port.c	/^#define portINITIAL_PSW /;"	d	file:
portINITIAL_PSW	FreeRTOS/portable/Renesas/RX600/port.c	/^#define portINITIAL_PSW /;"	d	file:
portINITIAL_PSW	FreeRTOS/portable/SDCC/Cygnal/port.c	/^#define portINITIAL_PSW	/;"	d	file:
portINITIAL_SPSR	FreeRTOS/portable/GCC/ARM7_AT91FR40008/port.c	/^#define portINITIAL_SPSR	/;"	d	file:
portINITIAL_SPSR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/port.c	/^#define portINITIAL_SPSR	/;"	d	file:
portINITIAL_SPSR	FreeRTOS/portable/GCC/ARM7_LPC2000/port.c	/^#define portINITIAL_SPSR	/;"	d	file:
portINITIAL_SPSR	FreeRTOS/portable/GCC/ARM7_LPC23xx/port.c	/^#define portINITIAL_SPSR	/;"	d	file:
portINITIAL_SPSR	FreeRTOS/portable/GCC/STR75x/port.c	/^#define portINITIAL_SPSR	/;"	d	file:
portINITIAL_SPSR	FreeRTOS/portable/IAR/AtmelSAM7S64/port.c	/^#define portINITIAL_SPSR	/;"	d	file:
portINITIAL_SPSR	FreeRTOS/portable/IAR/AtmelSAM9XE/port.c	/^#define portINITIAL_SPSR	/;"	d	file:
portINITIAL_SPSR	FreeRTOS/portable/IAR/LPC2000/port.c	/^#define portINITIAL_SPSR	/;"	d	file:
portINITIAL_SPSR	FreeRTOS/portable/IAR/STR71x/port.c	/^#define portINITIAL_SPSR	/;"	d	file:
portINITIAL_SPSR	FreeRTOS/portable/IAR/STR75x/port.c	/^#define portINITIAL_SPSR	/;"	d	file:
portINITIAL_SPSR	FreeRTOS/portable/IAR/STR91x/port.c	/^	#define portINITIAL_SPSR	/;"	d	file:
portINITIAL_SPSR	FreeRTOS/portable/IAR/STR91x/port.c	/^	#define portINITIAL_SPSR /;"	d	file:
portINITIAL_SPSR	FreeRTOS/portable/RVDS/ARM7_LPC21xx/port.c	/^#define portINITIAL_SPSR	/;"	d	file:
portINITIAL_SR	FreeRTOS/portable/GCC/AVR32_UC3/port.c	/^#define portINITIAL_SR /;"	d	file:
portINITIAL_SR	FreeRTOS/portable/IAR/AVR32_UC3/port.c	/^#define portINITIAL_SR /;"	d	file:
portINITIAL_SR	FreeRTOS/portable/MPLAB/PIC24_dsPIC/port.c	/^#define portINITIAL_SR	/;"	d	file:
portINITIAL_SR	FreeRTOS/portable/MPLAB/PIC32MX/port.c	/^#define portINITIAL_SR	/;"	d	file:
portINITIAL_SR	FreeRTOS/portable/Renesas/SH2A_FPU/port.c	/^#define portINITIAL_SR	/;"	d	file:
portINITIAL_STATUS_REGISTER	FreeRTOS/portable/CodeWarrior/ColdFire_V1/port.c	/^#define portINITIAL_STATUS_REGISTER	/;"	d	file:
portINITIAL_STATUS_REGISTER	FreeRTOS/portable/CodeWarrior/ColdFire_V2/port.c	/^#define portINITIAL_STATUS_REGISTER	/;"	d	file:
portINITIAL_STATUS_REGISTER	FreeRTOS/portable/GCC/ColdFire_V2/port.c	/^#define portINITIAL_STATUS_REGISTER	/;"	d	file:
portINITIAL_SW	FreeRTOS/portable/BCC/16BitDOS/Flsh186/prtmacro.h	/^#define portINITIAL_SW	/;"	d
portINITIAL_SW	FreeRTOS/portable/BCC/16BitDOS/PC/prtmacro.h	/^#define portINITIAL_SW	/;"	d
portINITIAL_SW	FreeRTOS/portable/Paradigm/Tern_EE/large_untested/portmacro.h	/^#define portINITIAL_SW	/;"	d
portINITIAL_SW	FreeRTOS/portable/Paradigm/Tern_EE/small/portmacro.h	/^#define portINITIAL_SW	/;"	d
portINITIAL_SW	FreeRTOS/portable/oWatcom/16BitDOS/Flsh186/portmacro.h	/^#define portINITIAL_SW /;"	d
portINITIAL_SW	FreeRTOS/portable/oWatcom/16BitDOS/PC/portmacro.h	/^#define portINITIAL_SW	/;"	d
portINITIAL_SYSCON	FreeRTOS/portable/GCC/TriCore_1782/port.c	/^#define portINITIAL_SYSCON	/;"	d	file:
portINITIAL_UNPRIVILEGED_PROGRAM_STATUS_WORD	FreeRTOS/portable/GCC/TriCore_1782/port.c	/^#define portINITIAL_UNPRIVILEGED_PROGRAM_STATUS_WORD	/;"	d	file:
portINITIAL_XPSR	FreeRTOS/portable/GCC/ARM_CM0/port.c	/^#define portINITIAL_XPSR	/;"	d	file:
portINITIAL_XPSR	FreeRTOS/portable/GCC/ARM_CM3/port.c	/^#define portINITIAL_XPSR	/;"	d	file:
portINITIAL_XPSR	FreeRTOS/portable/GCC/ARM_CM3_MPU/port.c	/^#define portINITIAL_XPSR	/;"	d	file:
portINITIAL_XPSR	FreeRTOS/portable/GCC/ARM_CM4F/port.c	/^#define portINITIAL_XPSR	/;"	d	file:
portINITIAL_XPSR	FreeRTOS/portable/IAR/ARM_CM0/port.c	/^#define portINITIAL_XPSR	/;"	d	file:
portINITIAL_XPSR	FreeRTOS/portable/IAR/ARM_CM3/port.c	/^#define portINITIAL_XPSR	/;"	d	file:
portINITIAL_XPSR	FreeRTOS/portable/IAR/ARM_CM4F/port.c	/^#define portINITIAL_XPSR	/;"	d	file:
portINITIAL_XPSR	FreeRTOS/portable/RVDS/ARM_CM3/port.c	/^#define portINITIAL_XPSR	/;"	d	file:
portINITIAL_XPSR	FreeRTOS/portable/RVDS/ARM_CM4F/port.c	/^#define portINITIAL_XPSR	/;"	d	file:
portINITIAL_XPSR	FreeRTOS/portable/Tasking/ARM_CM4F/port.c	/^#define portINITIAL_XPSR	/;"	d	file:
portINPUT_BYTE	FreeRTOS/portable/BCC/16BitDOS/Flsh186/prtmacro.h	/^#define portINPUT_BYTE(/;"	d
portINPUT_BYTE	FreeRTOS/portable/BCC/16BitDOS/PC/prtmacro.h	/^#define portINPUT_BYTE(/;"	d
portINPUT_BYTE	FreeRTOS/portable/Paradigm/Tern_EE/large_untested/portmacro.h	/^#define portINPUT_BYTE(/;"	d
portINPUT_BYTE	FreeRTOS/portable/Paradigm/Tern_EE/small/portmacro.h	/^#define portINPUT_BYTE(/;"	d
portINPUT_BYTE	FreeRTOS/portable/oWatcom/16BitDOS/Flsh186/portmacro.h	/^#define portINPUT_BYTE(/;"	d
portINPUT_BYTE	FreeRTOS/portable/oWatcom/16BitDOS/PC/portmacro.h	/^#define portINPUT_BYTE(/;"	d
portINPUT_WORD	FreeRTOS/portable/BCC/16BitDOS/Flsh186/prtmacro.h	/^#define portINPUT_WORD(/;"	d
portINPUT_WORD	FreeRTOS/portable/Paradigm/Tern_EE/large_untested/portmacro.h	/^#define portINPUT_WORD(/;"	d
portINPUT_WORD	FreeRTOS/portable/Paradigm/Tern_EE/small/portmacro.h	/^#define portINPUT_WORD(/;"	d
portINPUT_WORD	FreeRTOS/portable/oWatcom/16BitDOS/Flsh186/portmacro.h	/^#define portINPUT_WORD(/;"	d
portINSTRUCTION_SIZE	FreeRTOS/portable/GCC/ARM7_AT91FR40008/port.c	/^#define portINSTRUCTION_SIZE	/;"	d	file:
portINSTRUCTION_SIZE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/port.c	/^#define portINSTRUCTION_SIZE	/;"	d	file:
portINSTRUCTION_SIZE	FreeRTOS/portable/GCC/ARM7_LPC2000/port.c	/^#define portINSTRUCTION_SIZE	/;"	d	file:
portINSTRUCTION_SIZE	FreeRTOS/portable/GCC/ARM7_LPC23xx/port.c	/^#define portINSTRUCTION_SIZE	/;"	d	file:
portINSTRUCTION_SIZE	FreeRTOS/portable/GCC/AVR32_UC3/port.c	/^#define portINSTRUCTION_SIZE /;"	d	file:
portINSTRUCTION_SIZE	FreeRTOS/portable/GCC/STR75x/port.c	/^#define portINSTRUCTION_SIZE	/;"	d	file:
portINSTRUCTION_SIZE	FreeRTOS/portable/IAR/AVR32_UC3/port.c	/^#define portINSTRUCTION_SIZE /;"	d	file:
portINSTRUCTION_SIZE	FreeRTOS/portable/IAR/AtmelSAM7S64/port.c	/^#define portINSTRUCTION_SIZE	/;"	d	file:
portINSTRUCTION_SIZE	FreeRTOS/portable/IAR/AtmelSAM9XE/port.c	/^#define portINSTRUCTION_SIZE	/;"	d	file:
portINSTRUCTION_SIZE	FreeRTOS/portable/IAR/LPC2000/port.c	/^#define portINSTRUCTION_SIZE	/;"	d	file:
portINSTRUCTION_SIZE	FreeRTOS/portable/IAR/STR71x/port.c	/^#define portINSTRUCTION_SIZE	/;"	d	file:
portINSTRUCTION_SIZE	FreeRTOS/portable/IAR/STR75x/port.c	/^#define portINSTRUCTION_SIZE	/;"	d	file:
portINSTRUCTION_SIZE	FreeRTOS/portable/IAR/STR91x/port.c	/^#define portINSTRUCTION_SIZE	/;"	d	file:
portINSTRUCTION_SIZE	FreeRTOS/portable/RVDS/ARM7_LPC21xx/port.c	/^#define portINSTRUCTION_SIZE	/;"	d	file:
portINTERRUPTS_FORCED	FreeRTOS/portable/WizC/PIC18/portmacro.h	/^#define portINTERRUPTS_FORCED	/;"	d
portINTERRUPTS_INITIAL_STATE	FreeRTOS/portable/WizC/PIC18/portmacro.h	/^#define portINTERRUPTS_INITIAL_STATE	/;"	d
portINTERRUPTS_UNCHANGED	FreeRTOS/portable/MPLAB/PIC18F/port.c	/^#define portINTERRUPTS_UNCHANGED	/;"	d	file:
portINTERRUPTS_UNCHANGED	FreeRTOS/portable/WizC/PIC18/portmacro.h	/^#define portINTERRUPTS_UNCHANGED	/;"	d
portINTERRUPT_BITS	FreeRTOS/portable/MPLAB/PIC24_dsPIC/portmacro.h	/^#define portINTERRUPT_BITS	/;"	d
portINTERRUPT_ON_MATCH	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/port.c	/^#define portINTERRUPT_ON_MATCH	/;"	d	file:
portINTERRUPT_ON_MATCH	FreeRTOS/portable/GCC/ARM7_LPC2000/port.c	/^#define portINTERRUPT_ON_MATCH	/;"	d	file:
portINTERRUPT_ON_MATCH	FreeRTOS/portable/GCC/ARM7_LPC23xx/port.c	/^#define portINTERRUPT_ON_MATCH /;"	d	file:
portINTERRUPT_ON_MATCH	FreeRTOS/portable/IAR/LPC2000/port.c	/^#define portINTERRUPT_ON_MATCH	/;"	d	file:
portINTERRUPT_ON_MATCH	FreeRTOS/portable/RVDS/ARM7_LPC21xx/port.c	/^#define portINTERRUPT_ON_MATCH	/;"	d	file:
portINTERRUPT_TICK	FreeRTOS/portable/MSVC-MingW/portmacro.h	/^#define portINTERRUPT_TICK	/;"	d
portINTERRUPT_YIELD	FreeRTOS/portable/MSVC-MingW/portmacro.h	/^#define portINTERRUPT_YIELD	/;"	d
portINT_LEVEL_SENSITIVE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/port.c	/^#define portINT_LEVEL_SENSITIVE /;"	d	file:
portINT_LEVEL_SENSITIVE	FreeRTOS/portable/IAR/AtmelSAM7S64/port.c	/^#define portINT_LEVEL_SENSITIVE /;"	d	file:
portINT_LEVEL_SENSITIVE	FreeRTOS/portable/IAR/AtmelSAM9XE/port.c	/^#define portINT_LEVEL_SENSITIVE /;"	d	file:
portINT_LEVEL_SENSITIVE	FreeRTOS/portable/IAR/LPC2000/port.c	/^#define portINT_LEVEL_SENSITIVE /;"	d	file:
portIPL_MAX	FreeRTOS/portable/GCC/MCF5235/portmacro.h	/^#define portIPL_MAX /;"	d
portIPL_SHIFT	FreeRTOS/portable/MPLAB/PIC32MX/portmacro.h	/^#define portIPL_SHIFT	/;"	d
portIPT_TRAP	FreeRTOS/portable/GCC/TriCore_1782/porttrap.c	/^#define portIPT_TRAP	/;"	d	file:
portIRQ_TRAP_YIELD	FreeRTOS/portable/GCC/CORTUS_APS3/portmacro.h	/^#define portIRQ_TRAP_YIELD	/;"	d
portISR_HEAD	FreeRTOS/portable/GCC/HCS12/portmacro.h	/^#define portISR_HEAD(/;"	d
portISR_STACK_FILL_VALUE	FreeRTOS/portable/GCC/MicroBlaze/port.c	/^#define portISR_STACK_FILL_VALUE	/;"	d	file:
portISR_TAIL	FreeRTOS/portable/GCC/HCS12/portmacro.h	/^#define portISR_TAIL(/;"	d
portITU_SWINTR	FreeRTOS/portable/GCC/RX600/portmacro.h	/^#define portITU_SWINTR	/;"	d
portITU_SWINTR	FreeRTOS/portable/IAR/RX600/portmacro.h	/^#define portITU_SWINTR	/;"	d
portITU_SWINTR	FreeRTOS/portable/Renesas/RX200/portmacro.h	/^#define portITU_SWINTR	/;"	d
portITU_SWINTR	FreeRTOS/portable/Renesas/RX600/portmacro.h	/^#define portITU_SWINTR	/;"	d
portKERNEL_INTERRUPT_PRIORITY	FreeRTOS/portable/Renesas/SH2A_FPU/portmacro.h	/^#define portKERNEL_INTERRUPT_PRIORITY	/;"	d
portKERNEL_INTERRUPT_PRIORITY_LEVEL	FreeRTOS/portable/GCC/CORTUS_APS3/portmacro.h	/^#define portKERNEL_INTERRUPT_PRIORITY_LEVEL	/;"	d
portLARGE	FreeRTOS/portable/Softune/MB96340/portmacro.h	/^#define portLARGE /;"	d
portLAST_CONFIGURABLE_REGION	FreeRTOS/portable/GCC/ARM_CM3_MPU/portmacro.h	/^#define portLAST_CONFIGURABLE_REGION	/;"	d
portLONG	FreeRTOS/portable/BCC/16BitDOS/Flsh186/prtmacro.h	/^#define portLONG	/;"	d
portLONG	FreeRTOS/portable/BCC/16BitDOS/PC/prtmacro.h	/^#define portLONG	/;"	d
portLONG	FreeRTOS/portable/CCS/MSP430X/portmacro.h	/^#define portLONG	/;"	d
portLONG	FreeRTOS/portable/CodeWarrior/ColdFire_V1/portmacro.h	/^#define portLONG	/;"	d
portLONG	FreeRTOS/portable/CodeWarrior/ColdFire_V2/portmacro.h	/^#define portLONG	/;"	d
portLONG	FreeRTOS/portable/CodeWarrior/HCS12/portmacro.h	/^#define portLONG	/;"	d
portLONG	FreeRTOS/portable/GCC/ARM7_AT91FR40008/portmacro.h	/^#define portLONG	/;"	d
portLONG	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/portmacro.h	/^#define portLONG	/;"	d
portLONG	FreeRTOS/portable/GCC/ARM7_LPC2000/portmacro.h	/^#define portLONG	/;"	d
portLONG	FreeRTOS/portable/GCC/ARM7_LPC23xx/portmacro.h	/^#define portLONG	/;"	d
portLONG	FreeRTOS/portable/GCC/ARM_CM0/portmacro.h	/^#define portLONG	/;"	d
portLONG	FreeRTOS/portable/GCC/ARM_CM3/portmacro.h	/^#define portLONG	/;"	d
portLONG	FreeRTOS/portable/GCC/ARM_CM3_MPU/portmacro.h	/^#define portLONG	/;"	d
portLONG	FreeRTOS/portable/GCC/ARM_CM4F/portmacro.h	/^#define portLONG	/;"	d
portLONG	FreeRTOS/portable/GCC/ATMega323/portmacro.h	/^#define portLONG	/;"	d
portLONG	FreeRTOS/portable/GCC/AVR32_UC3/portmacro.h	/^#define portLONG /;"	d
portLONG	FreeRTOS/portable/GCC/CORTUS_APS3/portmacro.h	/^#define portLONG	/;"	d
portLONG	FreeRTOS/portable/GCC/ColdFire_V2/portmacro.h	/^#define portLONG	/;"	d
portLONG	FreeRTOS/portable/GCC/H8S2329/portmacro.h	/^#define portLONG	/;"	d
portLONG	FreeRTOS/portable/GCC/HCS12/portmacro.h	/^#define portLONG	/;"	d
portLONG	FreeRTOS/portable/GCC/MCF5235/portmacro.h	/^#define portLONG /;"	d
portLONG	FreeRTOS/portable/GCC/MSP430F449/portmacro.h	/^#define portLONG	/;"	d
portLONG	FreeRTOS/portable/GCC/MicroBlaze/portmacro.h	/^#define portLONG	/;"	d
portLONG	FreeRTOS/portable/GCC/MicroBlazeV8/portmacro.h	/^#define portLONG	/;"	d
portLONG	FreeRTOS/portable/GCC/NiosII/portmacro.h	/^#define portLONG	/;"	d
portLONG	FreeRTOS/portable/GCC/PPC405_Xilinx/portmacro.h	/^#define portLONG	/;"	d
portLONG	FreeRTOS/portable/GCC/PPC440_Xilinx/portmacro.h	/^#define portLONG	/;"	d
portLONG	FreeRTOS/portable/GCC/RX600/portmacro.h	/^#define portLONG	/;"	d
portLONG	FreeRTOS/portable/GCC/STR75x/portmacro.h	/^#define portLONG	/;"	d
portLONG	FreeRTOS/portable/GCC/TriCore_1782/portmacro.h	/^#define portLONG	/;"	d
portLONG	FreeRTOS/portable/IAR/78K0R/portmacro.h	/^#define portLONG /;"	d
portLONG	FreeRTOS/portable/IAR/ARM_CM0/portmacro.h	/^#define portLONG	/;"	d
portLONG	FreeRTOS/portable/IAR/ARM_CM3/portmacro.h	/^#define portLONG	/;"	d
portLONG	FreeRTOS/portable/IAR/ARM_CM4F/portmacro.h	/^#define portLONG	/;"	d
portLONG	FreeRTOS/portable/IAR/ATMega323/portmacro.h	/^#define portLONG	/;"	d
portLONG	FreeRTOS/portable/IAR/AVR32_UC3/portmacro.h	/^#define portLONG /;"	d
portLONG	FreeRTOS/portable/IAR/AtmelSAM7S64/portmacro.h	/^#define portLONG	/;"	d
portLONG	FreeRTOS/portable/IAR/AtmelSAM9XE/portmacro.h	/^#define portLONG	/;"	d
portLONG	FreeRTOS/portable/IAR/LPC2000/portmacro.h	/^#define portLONG	/;"	d
portLONG	FreeRTOS/portable/IAR/MSP430/portmacro.h	/^#define portLONG	/;"	d
portLONG	FreeRTOS/portable/IAR/MSP430X/portmacro.h	/^#define portLONG	/;"	d
portLONG	FreeRTOS/portable/IAR/RL78/portmacro.h	/^#define portLONG /;"	d
portLONG	FreeRTOS/portable/IAR/RX600/portmacro.h	/^#define portLONG	/;"	d
portLONG	FreeRTOS/portable/IAR/STR71x/portmacro.h	/^#define portLONG	/;"	d
portLONG	FreeRTOS/portable/IAR/STR75x/portmacro.h	/^#define portLONG	/;"	d
portLONG	FreeRTOS/portable/IAR/STR91x/portmacro.h	/^#define portLONG	/;"	d
portLONG	FreeRTOS/portable/IAR/V850ES/portmacro.h	/^#define portLONG /;"	d
portLONG	FreeRTOS/portable/MPLAB/PIC18F/portmacro.h	/^#define portLONG	/;"	d
portLONG	FreeRTOS/portable/MPLAB/PIC24_dsPIC/portmacro.h	/^#define portLONG	/;"	d
portLONG	FreeRTOS/portable/MPLAB/PIC32MX/portmacro.h	/^#define portLONG	/;"	d
portLONG	FreeRTOS/portable/MSVC-MingW/portmacro.h	/^#define portLONG	/;"	d
portLONG	FreeRTOS/portable/Paradigm/Tern_EE/large_untested/portmacro.h	/^#define portLONG	/;"	d
portLONG	FreeRTOS/portable/Paradigm/Tern_EE/small/portmacro.h	/^#define portLONG	/;"	d
portLONG	FreeRTOS/portable/RVDS/ARM7_LPC21xx/portmacro.h	/^#define portLONG	/;"	d
portLONG	FreeRTOS/portable/RVDS/ARM_CM3/portmacro.h	/^#define portLONG	/;"	d
portLONG	FreeRTOS/portable/RVDS/ARM_CM4F/portmacro.h	/^#define portLONG	/;"	d
portLONG	FreeRTOS/portable/Renesas/RX200/portmacro.h	/^#define portLONG	/;"	d
portLONG	FreeRTOS/portable/Renesas/RX600/portmacro.h	/^#define portLONG	/;"	d
portLONG	FreeRTOS/portable/Renesas/SH2A_FPU/portmacro.h	/^#define portLONG	/;"	d
portLONG	FreeRTOS/portable/Rowley/MSP430F449/portmacro.h	/^#define portLONG	/;"	d
portLONG	FreeRTOS/portable/SDCC/Cygnal/portmacro.h	/^#define portLONG	/;"	d
portLONG	FreeRTOS/portable/Softune/MB91460/portmacro.h	/^#define portLONG	/;"	d
portLONG	FreeRTOS/portable/Softune/MB96340/portmacro.h	/^#define portLONG	/;"	d
portLONG	FreeRTOS/portable/Tasking/ARM_CM4F/portmacro.h	/^#define portLONG	/;"	d
portLONG	FreeRTOS/portable/WizC/PIC18/portmacro.h	/^#define portLONG	/;"	d
portLONG	FreeRTOS/portable/oWatcom/16BitDOS/Flsh186/portmacro.h	/^#define portLONG /;"	d
portLONG	FreeRTOS/portable/oWatcom/16BitDOS/PC/portmacro.h	/^#define portLONG	/;"	d
portLU_PRINTF_SPECIFIER_REQUIRED	FreeRTOS/portable/CCS/MSP430X/portmacro.h	/^#define portLU_PRINTF_SPECIFIER_REQUIRED$/;"	d
portLU_PRINTF_SPECIFIER_REQUIRED	FreeRTOS/portable/IAR/MSP430X/portmacro.h	/^#define portLU_PRINTF_SPECIFIER_REQUIRED$/;"	d
portMACHINE_CHECK_ENABLE	FreeRTOS/portable/GCC/PPC405_Xilinx/port.c	/^#define portMACHINE_CHECK_ENABLE	/;"	d	file:
portMACHINE_CHECK_ENABLE	FreeRTOS/portable/GCC/PPC440_Xilinx/port.c	/^#define portMACHINE_CHECK_ENABLE	/;"	d	file:
portMAX_DELAY	FreeRTOS/portable/BCC/16BitDOS/Flsh186/prtmacro.h	/^	#define portMAX_DELAY /;"	d
portMAX_DELAY	FreeRTOS/portable/BCC/16BitDOS/PC/prtmacro.h	/^	#define portMAX_DELAY /;"	d
portMAX_DELAY	FreeRTOS/portable/CCS/MSP430X/portmacro.h	/^	#define portMAX_DELAY /;"	d
portMAX_DELAY	FreeRTOS/portable/CodeWarrior/ColdFire_V1/portmacro.h	/^	#define portMAX_DELAY /;"	d
portMAX_DELAY	FreeRTOS/portable/CodeWarrior/ColdFire_V2/portmacro.h	/^	#define portMAX_DELAY /;"	d
portMAX_DELAY	FreeRTOS/portable/CodeWarrior/HCS12/portmacro.h	/^	#define portMAX_DELAY /;"	d
portMAX_DELAY	FreeRTOS/portable/GCC/ARM7_AT91FR40008/portmacro.h	/^	#define portMAX_DELAY /;"	d
portMAX_DELAY	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/portmacro.h	/^	#define portMAX_DELAY /;"	d
portMAX_DELAY	FreeRTOS/portable/GCC/ARM7_LPC2000/portmacro.h	/^	#define portMAX_DELAY /;"	d
portMAX_DELAY	FreeRTOS/portable/GCC/ARM7_LPC23xx/portmacro.h	/^	#define portMAX_DELAY /;"	d
portMAX_DELAY	FreeRTOS/portable/GCC/ARM_CM0/portmacro.h	/^	#define portMAX_DELAY /;"	d
portMAX_DELAY	FreeRTOS/portable/GCC/ARM_CM3/portmacro.h	/^	#define portMAX_DELAY /;"	d
portMAX_DELAY	FreeRTOS/portable/GCC/ARM_CM3_MPU/portmacro.h	/^	#define portMAX_DELAY /;"	d
portMAX_DELAY	FreeRTOS/portable/GCC/ARM_CM4F/portmacro.h	/^	#define portMAX_DELAY /;"	d
portMAX_DELAY	FreeRTOS/portable/GCC/ATMega323/portmacro.h	/^	#define portMAX_DELAY /;"	d
portMAX_DELAY	FreeRTOS/portable/GCC/AVR32_UC3/portmacro.h	/^	#define portMAX_DELAY /;"	d
portMAX_DELAY	FreeRTOS/portable/GCC/CORTUS_APS3/portmacro.h	/^	#define portMAX_DELAY /;"	d
portMAX_DELAY	FreeRTOS/portable/GCC/ColdFire_V2/portmacro.h	/^	#define portMAX_DELAY /;"	d
portMAX_DELAY	FreeRTOS/portable/GCC/H8S2329/portmacro.h	/^	#define portMAX_DELAY /;"	d
portMAX_DELAY	FreeRTOS/portable/GCC/HCS12/portmacro.h	/^	#define portMAX_DELAY /;"	d
portMAX_DELAY	FreeRTOS/portable/GCC/MCF5235/portmacro.h	/^    #define portMAX_DELAY /;"	d
portMAX_DELAY	FreeRTOS/portable/GCC/MSP430F449/portmacro.h	/^	#define portMAX_DELAY /;"	d
portMAX_DELAY	FreeRTOS/portable/GCC/MicroBlaze/portmacro.h	/^	#define portMAX_DELAY /;"	d
portMAX_DELAY	FreeRTOS/portable/GCC/MicroBlazeV8/portmacro.h	/^	#define portMAX_DELAY /;"	d
portMAX_DELAY	FreeRTOS/portable/GCC/NiosII/portmacro.h	/^	#define portMAX_DELAY /;"	d
portMAX_DELAY	FreeRTOS/portable/GCC/PPC405_Xilinx/portmacro.h	/^	#define portMAX_DELAY /;"	d
portMAX_DELAY	FreeRTOS/portable/GCC/PPC440_Xilinx/portmacro.h	/^	#define portMAX_DELAY /;"	d
portMAX_DELAY	FreeRTOS/portable/GCC/RX600/portmacro.h	/^	#define portMAX_DELAY /;"	d
portMAX_DELAY	FreeRTOS/portable/GCC/STR75x/portmacro.h	/^	#define portMAX_DELAY /;"	d
portMAX_DELAY	FreeRTOS/portable/GCC/TriCore_1782/portmacro.h	/^	#define portMAX_DELAY /;"	d
portMAX_DELAY	FreeRTOS/portable/IAR/78K0R/portmacro.h	/^	#define portMAX_DELAY /;"	d
portMAX_DELAY	FreeRTOS/portable/IAR/ARM_CM0/portmacro.h	/^	#define portMAX_DELAY /;"	d
portMAX_DELAY	FreeRTOS/portable/IAR/ARM_CM3/portmacro.h	/^	#define portMAX_DELAY /;"	d
portMAX_DELAY	FreeRTOS/portable/IAR/ARM_CM4F/portmacro.h	/^	#define portMAX_DELAY /;"	d
portMAX_DELAY	FreeRTOS/portable/IAR/ATMega323/portmacro.h	/^	#define portMAX_DELAY /;"	d
portMAX_DELAY	FreeRTOS/portable/IAR/AVR32_UC3/portmacro.h	/^	#define portMAX_DELAY /;"	d
portMAX_DELAY	FreeRTOS/portable/IAR/AtmelSAM7S64/portmacro.h	/^	#define portMAX_DELAY /;"	d
portMAX_DELAY	FreeRTOS/portable/IAR/AtmelSAM9XE/portmacro.h	/^	#define portMAX_DELAY /;"	d
portMAX_DELAY	FreeRTOS/portable/IAR/LPC2000/portmacro.h	/^	#define portMAX_DELAY /;"	d
portMAX_DELAY	FreeRTOS/portable/IAR/MSP430/portmacro.h	/^	#define portMAX_DELAY /;"	d
portMAX_DELAY	FreeRTOS/portable/IAR/MSP430X/portmacro.h	/^	#define portMAX_DELAY /;"	d
portMAX_DELAY	FreeRTOS/portable/IAR/RL78/portmacro.h	/^	#define portMAX_DELAY /;"	d
portMAX_DELAY	FreeRTOS/portable/IAR/RX600/portmacro.h	/^	#define portMAX_DELAY /;"	d
portMAX_DELAY	FreeRTOS/portable/IAR/STR71x/portmacro.h	/^	#define portMAX_DELAY /;"	d
portMAX_DELAY	FreeRTOS/portable/IAR/STR75x/portmacro.h	/^	#define portMAX_DELAY /;"	d
portMAX_DELAY	FreeRTOS/portable/IAR/STR91x/portmacro.h	/^	#define portMAX_DELAY /;"	d
portMAX_DELAY	FreeRTOS/portable/IAR/V850ES/portmacro.h	/^	#define portMAX_DELAY /;"	d
portMAX_DELAY	FreeRTOS/portable/MPLAB/PIC18F/portmacro.h	/^	#define portMAX_DELAY /;"	d
portMAX_DELAY	FreeRTOS/portable/MPLAB/PIC24_dsPIC/portmacro.h	/^	#define portMAX_DELAY /;"	d
portMAX_DELAY	FreeRTOS/portable/MPLAB/PIC32MX/portmacro.h	/^	#define portMAX_DELAY /;"	d
portMAX_DELAY	FreeRTOS/portable/MSVC-MingW/portmacro.h	/^    #define portMAX_DELAY /;"	d
portMAX_DELAY	FreeRTOS/portable/Paradigm/Tern_EE/large_untested/portmacro.h	/^	#define portMAX_DELAY /;"	d
portMAX_DELAY	FreeRTOS/portable/Paradigm/Tern_EE/small/portmacro.h	/^	#define portMAX_DELAY /;"	d
portMAX_DELAY	FreeRTOS/portable/RVDS/ARM7_LPC21xx/portmacro.h	/^	#define portMAX_DELAY /;"	d
portMAX_DELAY	FreeRTOS/portable/RVDS/ARM_CM3/portmacro.h	/^	#define portMAX_DELAY /;"	d
portMAX_DELAY	FreeRTOS/portable/RVDS/ARM_CM4F/portmacro.h	/^	#define portMAX_DELAY /;"	d
portMAX_DELAY	FreeRTOS/portable/Renesas/RX200/portmacro.h	/^	#define portMAX_DELAY /;"	d
portMAX_DELAY	FreeRTOS/portable/Renesas/RX600/portmacro.h	/^	#define portMAX_DELAY /;"	d
portMAX_DELAY	FreeRTOS/portable/Renesas/SH2A_FPU/portmacro.h	/^	#define portMAX_DELAY /;"	d
portMAX_DELAY	FreeRTOS/portable/Rowley/MSP430F449/portmacro.h	/^	#define portMAX_DELAY /;"	d
portMAX_DELAY	FreeRTOS/portable/SDCC/Cygnal/portmacro.h	/^	#define portMAX_DELAY /;"	d
portMAX_DELAY	FreeRTOS/portable/Softune/MB91460/portmacro.h	/^	#define portMAX_DELAY /;"	d
portMAX_DELAY	FreeRTOS/portable/Softune/MB96340/portmacro.h	/^	#define portMAX_DELAY /;"	d
portMAX_DELAY	FreeRTOS/portable/Tasking/ARM_CM4F/portmacro.h	/^	#define portMAX_DELAY /;"	d
portMAX_DELAY	FreeRTOS/portable/WizC/PIC18/portmacro.h	/^	#define portMAX_DELAY /;"	d
portMAX_DELAY	FreeRTOS/portable/oWatcom/16BitDOS/Flsh186/portmacro.h	/^        #define portMAX_DELAY /;"	d
portMAX_DELAY	FreeRTOS/portable/oWatcom/16BitDOS/PC/portmacro.h	/^	#define portMAX_DELAY /;"	d
portMAX_INTERRUPTS	FreeRTOS/portable/MSVC-MingW/port.c	/^#define portMAX_INTERRUPTS	/;"	d	file:
portMAX_TIMER_VALUE	FreeRTOS/portable/SDCC/Cygnal/port.c	/^#define portMAX_TIMER_VALUE	/;"	d	file:
portMEDIUM	FreeRTOS/portable/Softune/MB96340/portmacro.h	/^#define portMEDIUM /;"	d
portMICROS_PER_SECOND	FreeRTOS/portable/IAR/STR71x/port.c	/^#define portMICROS_PER_SECOND /;"	d	file:
portMINIMAL_STACK_SIZE	FreeRTOS/portable/Softune/MB91460/portmacro.h	/^#define portMINIMAL_STACK_SIZE /;"	d
portMINIMAL_STACK_SIZE	FreeRTOS/portable/Softune/MB96340/portmacro.h	/^#define portMINIMAL_STACK_SIZE /;"	d
portMINIMAL_STACK_SIZE	FreeRTOS/portable/WizC/PIC18/portmacro.h	/^#define portMINIMAL_STACK_SIZE	/;"	d
portMINUS_CONTEXT_SIZE	FreeRTOS/portable/GCC/MicroBlazeV8/portasm.S	/^	#define portMINUS_CONTEXT_SIZE /;"	d	file:
portMIN_INTERRUPT_PRIORITY	FreeRTOS/portable/GCC/ARM_CM0/port.c	/^#define portMIN_INTERRUPT_PRIORITY	/;"	d	file:
portMIN_INTERRUPT_PRIORITY	FreeRTOS/portable/IAR/ARM_CM0/port.c	/^#define portMIN_INTERRUPT_PRIORITY	/;"	d	file:
portMMU_TRAP	FreeRTOS/portable/GCC/TriCore_1782/porttrap.c	/^#define portMMU_TRAP	/;"	d	file:
portMPU_BACKGROUND_ENABLE	FreeRTOS/portable/GCC/ARM_CM3_MPU/port.c	/^#define portMPU_BACKGROUND_ENABLE	/;"	d	file:
portMPU_CTRL	FreeRTOS/portable/GCC/ARM_CM3_MPU/port.c	/^#define portMPU_CTRL	/;"	d	file:
portMPU_ENABLE	FreeRTOS/portable/GCC/ARM_CM3_MPU/port.c	/^#define portMPU_ENABLE	/;"	d	file:
portMPU_REGION_ATTRIBUTE	FreeRTOS/portable/GCC/ARM_CM3_MPU/port.c	/^#define portMPU_REGION_ATTRIBUTE	/;"	d	file:
portMPU_REGION_BASE_ADDRESS	FreeRTOS/portable/GCC/ARM_CM3_MPU/port.c	/^#define portMPU_REGION_BASE_ADDRESS	/;"	d	file:
portMPU_REGION_CACHEABLE_BUFFERABLE	FreeRTOS/portable/GCC/ARM_CM3_MPU/portmacro.h	/^#define portMPU_REGION_CACHEABLE_BUFFERABLE	/;"	d
portMPU_REGION_ENABLE	FreeRTOS/portable/GCC/ARM_CM3_MPU/port.c	/^#define portMPU_REGION_ENABLE	/;"	d	file:
portMPU_REGION_EXECUTE_NEVER	FreeRTOS/portable/GCC/ARM_CM3_MPU/portmacro.h	/^#define portMPU_REGION_EXECUTE_NEVER	/;"	d
portMPU_REGION_PRIVILEGED_READ_ONLY	FreeRTOS/portable/GCC/ARM_CM3_MPU/portmacro.h	/^#define portMPU_REGION_PRIVILEGED_READ_ONLY	/;"	d
portMPU_REGION_PRIVILEGED_READ_WRITE	FreeRTOS/portable/GCC/ARM_CM3_MPU/portmacro.h	/^#define portMPU_REGION_PRIVILEGED_READ_WRITE	/;"	d
portMPU_REGION_READ_ONLY	FreeRTOS/portable/GCC/ARM_CM3_MPU/portmacro.h	/^#define portMPU_REGION_READ_ONLY	/;"	d
portMPU_REGION_READ_WRITE	FreeRTOS/portable/GCC/ARM_CM3_MPU/portmacro.h	/^#define portMPU_REGION_READ_WRITE	/;"	d
portMPU_REGION_VALID	FreeRTOS/portable/GCC/ARM_CM3_MPU/port.c	/^#define portMPU_REGION_VALID	/;"	d	file:
portMPU_TYPE	FreeRTOS/portable/GCC/ARM_CM3_MPU/port.c	/^#define portMPU_TYPE	/;"	d	file:
portMSR_IE	FreeRTOS/portable/GCC/MicroBlazeV8/port.c	/^#define portMSR_IE	/;"	d	file:
portMSR_OFFSET	FreeRTOS/portable/GCC/MicroBlazeV8/portasm.S	/^#define portMSR_OFFSET /;"	d	file:
portMSTP13	FreeRTOS/portable/GCC/H8S2329/port.c	/^#define portMSTP13	/;"	d	file:
portNMI_TRAP	FreeRTOS/portable/GCC/TriCore_1782/porttrap.c	/^#define portNMI_TRAP	/;"	d	file:
portNOP	FreeRTOS/portable/BCC/16BitDOS/Flsh186/prtmacro.h	/^#define portNOP(/;"	d
portNOP	FreeRTOS/portable/BCC/16BitDOS/PC/prtmacro.h	/^#define portNOP(/;"	d
portNOP	FreeRTOS/portable/CCS/MSP430X/portmacro.h	/^#define portNOP(/;"	d
portNOP	FreeRTOS/portable/CodeWarrior/ColdFire_V1/portmacro.h	/^#define portNOP(/;"	d
portNOP	FreeRTOS/portable/CodeWarrior/ColdFire_V2/portmacro.h	/^#define portNOP(/;"	d
portNOP	FreeRTOS/portable/CodeWarrior/HCS12/portmacro.h	/^#define portNOP(/;"	d
portNOP	FreeRTOS/portable/GCC/ARM7_AT91FR40008/portmacro.h	/^#define portNOP(/;"	d
portNOP	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/portmacro.h	/^#define portNOP(/;"	d
portNOP	FreeRTOS/portable/GCC/ARM7_LPC2000/portmacro.h	/^#define portNOP(/;"	d
portNOP	FreeRTOS/portable/GCC/ARM7_LPC23xx/portmacro.h	/^#define portNOP(/;"	d
portNOP	FreeRTOS/portable/GCC/ARM_CM0/portmacro.h	/^#define portNOP(/;"	d
portNOP	FreeRTOS/portable/GCC/ARM_CM3/portmacro.h	/^#define portNOP(/;"	d
portNOP	FreeRTOS/portable/GCC/ARM_CM3_MPU/portmacro.h	/^#define portNOP(/;"	d
portNOP	FreeRTOS/portable/GCC/ARM_CM4F/portmacro.h	/^#define portNOP(/;"	d
portNOP	FreeRTOS/portable/GCC/ATMega323/portmacro.h	/^#define portNOP(/;"	d
portNOP	FreeRTOS/portable/GCC/AVR32_UC3/portmacro.h	/^#define portNOP(/;"	d
portNOP	FreeRTOS/portable/GCC/CORTUS_APS3/portmacro.h	/^#define portNOP(/;"	d
portNOP	FreeRTOS/portable/GCC/ColdFire_V2/portmacro.h	/^#define portNOP(/;"	d
portNOP	FreeRTOS/portable/GCC/H8S2329/portmacro.h	/^#define portNOP(/;"	d
portNOP	FreeRTOS/portable/GCC/MCF5235/portmacro.h	/^#define portNOP(/;"	d
portNOP	FreeRTOS/portable/GCC/MSP430F449/portmacro.h	/^#define portNOP(/;"	d
portNOP	FreeRTOS/portable/GCC/MicroBlaze/portmacro.h	/^#define portNOP(/;"	d
portNOP	FreeRTOS/portable/GCC/MicroBlazeV8/portmacro.h	/^#define portNOP(/;"	d
portNOP	FreeRTOS/portable/GCC/NiosII/portmacro.h	/^#define portNOP(/;"	d
portNOP	FreeRTOS/portable/GCC/PPC405_Xilinx/portmacro.h	/^#define portNOP(/;"	d
portNOP	FreeRTOS/portable/GCC/PPC440_Xilinx/portmacro.h	/^#define portNOP(/;"	d
portNOP	FreeRTOS/portable/GCC/RX600/portmacro.h	/^#define portNOP(/;"	d
portNOP	FreeRTOS/portable/GCC/STR75x/portmacro.h	/^#define portNOP(/;"	d
portNOP	FreeRTOS/portable/GCC/TriCore_1782/portmacro.h	/^#define portNOP(/;"	d
portNOP	FreeRTOS/portable/IAR/78K0R/portmacro.h	/^#define portNOP(/;"	d
portNOP	FreeRTOS/portable/IAR/ARM_CM0/portmacro.h	/^#define portNOP(/;"	d
portNOP	FreeRTOS/portable/IAR/ARM_CM3/portmacro.h	/^#define portNOP(/;"	d
portNOP	FreeRTOS/portable/IAR/ARM_CM4F/portmacro.h	/^#define portNOP(/;"	d
portNOP	FreeRTOS/portable/IAR/ATMega323/portmacro.h	/^#define portNOP(/;"	d
portNOP	FreeRTOS/portable/IAR/AVR32_UC3/portmacro.h	/^#define portNOP(/;"	d
portNOP	FreeRTOS/portable/IAR/AtmelSAM7S64/portmacro.h	/^#define portNOP(/;"	d
portNOP	FreeRTOS/portable/IAR/AtmelSAM9XE/portmacro.h	/^#define portNOP(/;"	d
portNOP	FreeRTOS/portable/IAR/LPC2000/portmacro.h	/^#define portNOP(/;"	d
portNOP	FreeRTOS/portable/IAR/MSP430/portmacro.h	/^#define portNOP(/;"	d
portNOP	FreeRTOS/portable/IAR/MSP430X/portmacro.h	/^#define portNOP(/;"	d
portNOP	FreeRTOS/portable/IAR/RL78/portmacro.h	/^#define portNOP(/;"	d
portNOP	FreeRTOS/portable/IAR/RX600/portmacro.h	/^#define portNOP(/;"	d
portNOP	FreeRTOS/portable/IAR/STR71x/portmacro.h	/^#define portNOP(/;"	d
portNOP	FreeRTOS/portable/IAR/STR75x/portmacro.h	/^#define portNOP(/;"	d
portNOP	FreeRTOS/portable/IAR/STR91x/portmacro.h	/^#define portNOP(/;"	d
portNOP	FreeRTOS/portable/IAR/V850ES/portmacro.h	/^#define portNOP(/;"	d
portNOP	FreeRTOS/portable/MPLAB/PIC18F/portmacro.h	/^#define portNOP(/;"	d
portNOP	FreeRTOS/portable/MPLAB/PIC24_dsPIC/portmacro.h	/^#define portNOP(/;"	d
portNOP	FreeRTOS/portable/MPLAB/PIC32MX/portmacro.h	/^#define portNOP(/;"	d
portNOP	FreeRTOS/portable/Paradigm/Tern_EE/large_untested/portmacro.h	/^#define portNOP(/;"	d
portNOP	FreeRTOS/portable/Paradigm/Tern_EE/small/portmacro.h	/^#define portNOP(/;"	d
portNOP	FreeRTOS/portable/RVDS/ARM7_LPC21xx/portmacro.h	/^#define portNOP(/;"	d
portNOP	FreeRTOS/portable/RVDS/ARM_CM3/portmacro.h	/^#define portNOP(/;"	d
portNOP	FreeRTOS/portable/RVDS/ARM_CM4F/portmacro.h	/^#define portNOP(/;"	d
portNOP	FreeRTOS/portable/Renesas/RX200/portmacro.h	/^#define portNOP(/;"	d
portNOP	FreeRTOS/portable/Renesas/RX600/portmacro.h	/^#define portNOP(/;"	d
portNOP	FreeRTOS/portable/Renesas/SH2A_FPU/portmacro.h	/^#define portNOP(/;"	d
portNOP	FreeRTOS/portable/Rowley/MSP430F449/portmacro.h	/^#define portNOP(/;"	d
portNOP	FreeRTOS/portable/SDCC/Cygnal/portmacro.h	/^#define portNOP(/;"	d
portNOP	FreeRTOS/portable/Softune/MB91460/portmacro.h	/^#define portNOP(/;"	d
portNOP	FreeRTOS/portable/Softune/MB96340/portmacro.h	/^#define portNOP(/;"	d
portNOP	FreeRTOS/portable/Tasking/ARM_CM4F/portmacro.h	/^#define portNOP(/;"	d
portNOP	FreeRTOS/portable/WizC/PIC18/portmacro.h	/^#define portNOP(/;"	d
portNOP	FreeRTOS/portable/oWatcom/16BitDOS/Flsh186/portmacro.h	/^#define portNOP(/;"	d
portNOP	FreeRTOS/portable/oWatcom/16BitDOS/PC/portmacro.h	/^#define portNOP(/;"	d
portNO_CRITICAL_NESTING	FreeRTOS/portable/GCC/ARM7_AT91FR40008/portISR.c	/^#define portNO_CRITICAL_NESTING	/;"	d	file:
portNO_CRITICAL_NESTING	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/portISR.c	/^#define portNO_CRITICAL_NESTING	/;"	d	file:
portNO_CRITICAL_NESTING	FreeRTOS/portable/GCC/ARM7_LPC2000/portISR.c	/^#define portNO_CRITICAL_NESTING	/;"	d	file:
portNO_CRITICAL_NESTING	FreeRTOS/portable/GCC/ARM7_LPC23xx/portISR.c	/^#define portNO_CRITICAL_NESTING	/;"	d	file:
portNO_CRITICAL_NESTING	FreeRTOS/portable/GCC/AVR32_UC3/port.c	/^#define portNO_CRITICAL_NESTING /;"	d	file:
portNO_CRITICAL_NESTING	FreeRTOS/portable/GCC/MCF5235/port.c	/^#define portNO_CRITICAL_NESTING /;"	d	file:
portNO_CRITICAL_NESTING	FreeRTOS/portable/GCC/STR75x/port.c	/^#define portNO_CRITICAL_NESTING /;"	d	file:
portNO_CRITICAL_NESTING	FreeRTOS/portable/GCC/STR75x/portISR.c	/^#define portNO_CRITICAL_NESTING	/;"	d	file:
portNO_CRITICAL_NESTING	FreeRTOS/portable/IAR/ATMega323/port.c	/^#define portNO_CRITICAL_NESTING	/;"	d	file:
portNO_CRITICAL_NESTING	FreeRTOS/portable/IAR/AVR32_UC3/port.c	/^#define portNO_CRITICAL_NESTING /;"	d	file:
portNO_CRITICAL_NESTING	FreeRTOS/portable/IAR/AtmelSAM7S64/port.c	/^#define portNO_CRITICAL_NESTING /;"	d	file:
portNO_CRITICAL_NESTING	FreeRTOS/portable/IAR/AtmelSAM9XE/port.c	/^#define portNO_CRITICAL_NESTING /;"	d	file:
portNO_CRITICAL_NESTING	FreeRTOS/portable/IAR/LPC2000/port.c	/^#define portNO_CRITICAL_NESTING /;"	d	file:
portNO_CRITICAL_NESTING	FreeRTOS/portable/IAR/STR71x/port.c	/^#define portNO_CRITICAL_NESTING /;"	d	file:
portNO_CRITICAL_NESTING	FreeRTOS/portable/IAR/STR75x/port.c	/^#define portNO_CRITICAL_NESTING /;"	d	file:
portNO_CRITICAL_NESTING	FreeRTOS/portable/IAR/STR91x/port.c	/^#define portNO_CRITICAL_NESTING /;"	d	file:
portNO_CRITICAL_NESTING	FreeRTOS/portable/MSVC-MingW/port.c	/^#define portNO_CRITICAL_NESTING /;"	d	file:
portNO_CRITICAL_NESTING	FreeRTOS/portable/RVDS/ARM7_LPC21xx/port.c	/^#define portNO_CRITICAL_NESTING	/;"	d	file:
portNO_CRITICAL_SECTION_NESTING	FreeRTOS/portable/CCS/MSP430X/portmacro.h	/^#define portNO_CRITICAL_SECTION_NESTING	/;"	d
portNO_CRITICAL_SECTION_NESTING	FreeRTOS/portable/GCC/ARM7_AT91FR40008/port.c	/^#define portNO_CRITICAL_SECTION_NESTING	/;"	d	file:
portNO_CRITICAL_SECTION_NESTING	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/port.c	/^#define portNO_CRITICAL_SECTION_NESTING	/;"	d	file:
portNO_CRITICAL_SECTION_NESTING	FreeRTOS/portable/GCC/ARM7_LPC2000/port.c	/^#define portNO_CRITICAL_SECTION_NESTING	/;"	d	file:
portNO_CRITICAL_SECTION_NESTING	FreeRTOS/portable/GCC/ARM7_LPC23xx/port.c	/^#define portNO_CRITICAL_SECTION_NESTING	/;"	d	file:
portNO_CRITICAL_SECTION_NESTING	FreeRTOS/portable/GCC/MSP430F449/portmacro.h	/^#define portNO_CRITICAL_SECTION_NESTING	/;"	d
portNO_CRITICAL_SECTION_NESTING	FreeRTOS/portable/IAR/78K0R/portmacro.h	/^#define portNO_CRITICAL_SECTION_NESTING	/;"	d
portNO_CRITICAL_SECTION_NESTING	FreeRTOS/portable/IAR/MSP430/portmacro.h	/^#define portNO_CRITICAL_SECTION_NESTING	/;"	d
portNO_CRITICAL_SECTION_NESTING	FreeRTOS/portable/IAR/MSP430X/portmacro.h	/^#define portNO_CRITICAL_SECTION_NESTING	/;"	d
portNO_CRITICAL_SECTION_NESTING	FreeRTOS/portable/IAR/RL78/portmacro.h	/^#define portNO_CRITICAL_SECTION_NESTING	/;"	d
portNO_CRITICAL_SECTION_NESTING	FreeRTOS/portable/IAR/V850ES/portmacro.h	/^#define portNO_CRITICAL_SECTION_NESTING	/;"	d
portNO_CRITICAL_SECTION_NESTING	FreeRTOS/portable/RVDS/ARM7_LPC21xx/port.c	/^#define portNO_CRITICAL_SECTION_NESTING	/;"	d	file:
portNO_CRITICAL_SECTION_NESTING	FreeRTOS/portable/Rowley/MSP430F449/portmacro.h	/^#define portNO_CRITICAL_SECTION_NESTING	/;"	d
portNO_CRITICAL_SECTION_NESTING	FreeRTOS/portable/WizC/PIC18/portmacro.h	/^#define portNO_CRITICAL_SECTION_NESTING	/;"	d
portNO_FLOP_REGISTERS_TO_SAVE	FreeRTOS/portable/GCC/PPC405_Xilinx/portmacro.h	/^#define portNO_FLOP_REGISTERS_TO_SAVE /;"	d
portNO_FLOP_REGISTERS_TO_SAVE	FreeRTOS/portable/GCC/PPC440_Xilinx/portmacro.h	/^#define portNO_FLOP_REGISTERS_TO_SAVE /;"	d
portNUM_CONFIGURABLE_REGIONS	FreeRTOS/include/portable.h	/^	#define portNUM_CONFIGURABLE_REGIONS /;"	d
portNUM_CONFIGURABLE_REGIONS	FreeRTOS/portable/GCC/ARM_CM3_MPU/portmacro.h	/^#define portNUM_CONFIGURABLE_REGIONS	/;"	d
portNUM_WORDS_IN_CSA	FreeRTOS/portable/GCC/TriCore_1782/port.c	/^#define portNUM_WORDS_IN_CSA	/;"	d	file:
portNVIC_INT_CTRL	FreeRTOS/portable/GCC/ARM_CM0/port.c	/^#define portNVIC_INT_CTRL	/;"	d	file:
portNVIC_INT_CTRL	FreeRTOS/portable/GCC/ARM_CM3/port.c	/^#define portNVIC_INT_CTRL	/;"	d	file:
portNVIC_INT_CTRL	FreeRTOS/portable/GCC/ARM_CM3_MPU/portmacro.h	/^#define portNVIC_INT_CTRL	/;"	d
portNVIC_INT_CTRL	FreeRTOS/portable/GCC/ARM_CM4F/port.c	/^#define portNVIC_INT_CTRL	/;"	d	file:
portNVIC_INT_CTRL	FreeRTOS/portable/IAR/ARM_CM0/port.c	/^#define portNVIC_INT_CTRL	/;"	d	file:
portNVIC_INT_CTRL	FreeRTOS/portable/IAR/ARM_CM3/port.c	/^#define portNVIC_INT_CTRL	/;"	d	file:
portNVIC_INT_CTRL	FreeRTOS/portable/IAR/ARM_CM4F/port.c	/^#define portNVIC_INT_CTRL	/;"	d	file:
portNVIC_INT_CTRL	FreeRTOS/portable/RVDS/ARM_CM3/port.c	/^#define portNVIC_INT_CTRL	/;"	d	file:
portNVIC_INT_CTRL	FreeRTOS/portable/RVDS/ARM_CM4F/port.c	/^#define portNVIC_INT_CTRL	/;"	d	file:
portNVIC_INT_CTRL	FreeRTOS/portable/Tasking/ARM_CM4F/port.c	/^#define portNVIC_INT_CTRL	/;"	d	file:
portNVIC_MEM_FAULT_ENABLE	FreeRTOS/portable/GCC/ARM_CM3_MPU/port.c	/^#define portNVIC_MEM_FAULT_ENABLE	/;"	d	file:
portNVIC_PENDSVSET	FreeRTOS/portable/GCC/ARM_CM0/port.c	/^#define portNVIC_PENDSVSET	/;"	d	file:
portNVIC_PENDSVSET	FreeRTOS/portable/GCC/ARM_CM3/port.c	/^#define portNVIC_PENDSVSET	/;"	d	file:
portNVIC_PENDSVSET	FreeRTOS/portable/GCC/ARM_CM3_MPU/portmacro.h	/^#define portNVIC_PENDSVSET	/;"	d
portNVIC_PENDSVSET	FreeRTOS/portable/GCC/ARM_CM4F/port.c	/^#define portNVIC_PENDSVSET	/;"	d	file:
portNVIC_PENDSVSET	FreeRTOS/portable/IAR/ARM_CM0/port.c	/^#define portNVIC_PENDSVSET	/;"	d	file:
portNVIC_PENDSVSET	FreeRTOS/portable/IAR/ARM_CM3/port.c	/^#define portNVIC_PENDSVSET	/;"	d	file:
portNVIC_PENDSVSET	FreeRTOS/portable/IAR/ARM_CM4F/port.c	/^#define portNVIC_PENDSVSET	/;"	d	file:
portNVIC_PENDSVSET	FreeRTOS/portable/RVDS/ARM_CM3/port.c	/^#define portNVIC_PENDSVSET	/;"	d	file:
portNVIC_PENDSVSET	FreeRTOS/portable/RVDS/ARM_CM4F/port.c	/^#define portNVIC_PENDSVSET	/;"	d	file:
portNVIC_PENDSVSET	FreeRTOS/portable/Tasking/ARM_CM4F/port.c	/^#define portNVIC_PENDSVSET	/;"	d	file:
portNVIC_PENDSV_PRI	FreeRTOS/portable/GCC/ARM_CM0/port.c	/^#define portNVIC_PENDSV_PRI	/;"	d	file:
portNVIC_PENDSV_PRI	FreeRTOS/portable/GCC/ARM_CM3/port.c	/^#define portNVIC_PENDSV_PRI	/;"	d	file:
portNVIC_PENDSV_PRI	FreeRTOS/portable/GCC/ARM_CM3_MPU/port.c	/^#define portNVIC_PENDSV_PRI	/;"	d	file:
portNVIC_PENDSV_PRI	FreeRTOS/portable/GCC/ARM_CM4F/port.c	/^#define portNVIC_PENDSV_PRI	/;"	d	file:
portNVIC_PENDSV_PRI	FreeRTOS/portable/IAR/ARM_CM0/port.c	/^#define portNVIC_PENDSV_PRI	/;"	d	file:
portNVIC_PENDSV_PRI	FreeRTOS/portable/IAR/ARM_CM3/port.c	/^#define portNVIC_PENDSV_PRI	/;"	d	file:
portNVIC_PENDSV_PRI	FreeRTOS/portable/IAR/ARM_CM4F/port.c	/^#define portNVIC_PENDSV_PRI	/;"	d	file:
portNVIC_PENDSV_PRI	FreeRTOS/portable/RVDS/ARM_CM3/port.c	/^#define portNVIC_PENDSV_PRI	/;"	d	file:
portNVIC_PENDSV_PRI	FreeRTOS/portable/RVDS/ARM_CM4F/port.c	/^#define portNVIC_PENDSV_PRI	/;"	d	file:
portNVIC_PENDSV_PRI	FreeRTOS/portable/Tasking/ARM_CM4F/port.c	/^#define portNVIC_PENDSV_PRI	/;"	d	file:
portNVIC_SVC_PRI	FreeRTOS/portable/GCC/ARM_CM3_MPU/port.c	/^#define portNVIC_SVC_PRI	/;"	d	file:
portNVIC_SYSPRI1	FreeRTOS/portable/GCC/ARM_CM3_MPU/port.c	/^#define portNVIC_SYSPRI1	/;"	d	file:
portNVIC_SYSPRI2	FreeRTOS/portable/GCC/ARM_CM0/port.c	/^#define portNVIC_SYSPRI2	/;"	d	file:
portNVIC_SYSPRI2	FreeRTOS/portable/GCC/ARM_CM3/port.c	/^#define portNVIC_SYSPRI2	/;"	d	file:
portNVIC_SYSPRI2	FreeRTOS/portable/GCC/ARM_CM3_MPU/port.c	/^#define portNVIC_SYSPRI2	/;"	d	file:
portNVIC_SYSPRI2	FreeRTOS/portable/GCC/ARM_CM4F/port.c	/^#define portNVIC_SYSPRI2	/;"	d	file:
portNVIC_SYSPRI2	FreeRTOS/portable/IAR/ARM_CM0/port.c	/^#define portNVIC_SYSPRI2	/;"	d	file:
portNVIC_SYSPRI2	FreeRTOS/portable/IAR/ARM_CM3/port.c	/^#define portNVIC_SYSPRI2	/;"	d	file:
portNVIC_SYSPRI2	FreeRTOS/portable/IAR/ARM_CM4F/port.c	/^#define portNVIC_SYSPRI2	/;"	d	file:
portNVIC_SYSPRI2	FreeRTOS/portable/RVDS/ARM_CM3/port.c	/^#define portNVIC_SYSPRI2	/;"	d	file:
portNVIC_SYSPRI2	FreeRTOS/portable/RVDS/ARM_CM4F/port.c	/^#define portNVIC_SYSPRI2	/;"	d	file:
portNVIC_SYSPRI2	FreeRTOS/portable/Tasking/ARM_CM4F/port.c	/^#define portNVIC_SYSPRI2	/;"	d	file:
portNVIC_SYSTICK_CLK	FreeRTOS/portable/GCC/ARM_CM0/port.c	/^#define portNVIC_SYSTICK_CLK	/;"	d	file:
portNVIC_SYSTICK_CLK	FreeRTOS/portable/GCC/ARM_CM3/port.c	/^#define portNVIC_SYSTICK_CLK	/;"	d	file:
portNVIC_SYSTICK_CLK	FreeRTOS/portable/GCC/ARM_CM3_MPU/port.c	/^#define portNVIC_SYSTICK_CLK	/;"	d	file:
portNVIC_SYSTICK_CLK	FreeRTOS/portable/GCC/ARM_CM4F/port.c	/^#define portNVIC_SYSTICK_CLK	/;"	d	file:
portNVIC_SYSTICK_CLK	FreeRTOS/portable/IAR/ARM_CM0/port.c	/^#define portNVIC_SYSTICK_CLK	/;"	d	file:
portNVIC_SYSTICK_CLK	FreeRTOS/portable/IAR/ARM_CM3/port.c	/^#define portNVIC_SYSTICK_CLK	/;"	d	file:
portNVIC_SYSTICK_CLK	FreeRTOS/portable/IAR/ARM_CM4F/port.c	/^#define portNVIC_SYSTICK_CLK	/;"	d	file:
portNVIC_SYSTICK_CLK	FreeRTOS/portable/RVDS/ARM_CM3/port.c	/^#define portNVIC_SYSTICK_CLK	/;"	d	file:
portNVIC_SYSTICK_CLK	FreeRTOS/portable/RVDS/ARM_CM4F/port.c	/^#define portNVIC_SYSTICK_CLK	/;"	d	file:
portNVIC_SYSTICK_CLK	FreeRTOS/portable/Tasking/ARM_CM4F/port.c	/^#define portNVIC_SYSTICK_CLK	/;"	d	file:
portNVIC_SYSTICK_CTRL	FreeRTOS/portable/GCC/ARM_CM0/port.c	/^#define portNVIC_SYSTICK_CTRL	/;"	d	file:
portNVIC_SYSTICK_CTRL	FreeRTOS/portable/GCC/ARM_CM3/port.c	/^#define portNVIC_SYSTICK_CTRL	/;"	d	file:
portNVIC_SYSTICK_CTRL	FreeRTOS/portable/GCC/ARM_CM3_MPU/port.c	/^#define portNVIC_SYSTICK_CTRL	/;"	d	file:
portNVIC_SYSTICK_CTRL	FreeRTOS/portable/GCC/ARM_CM4F/port.c	/^#define portNVIC_SYSTICK_CTRL	/;"	d	file:
portNVIC_SYSTICK_CTRL	FreeRTOS/portable/IAR/ARM_CM0/port.c	/^#define portNVIC_SYSTICK_CTRL	/;"	d	file:
portNVIC_SYSTICK_CTRL	FreeRTOS/portable/IAR/ARM_CM3/port.c	/^#define portNVIC_SYSTICK_CTRL	/;"	d	file:
portNVIC_SYSTICK_CTRL	FreeRTOS/portable/IAR/ARM_CM4F/port.c	/^#define portNVIC_SYSTICK_CTRL	/;"	d	file:
portNVIC_SYSTICK_CTRL	FreeRTOS/portable/RVDS/ARM_CM3/port.c	/^#define portNVIC_SYSTICK_CTRL	/;"	d	file:
portNVIC_SYSTICK_CTRL	FreeRTOS/portable/RVDS/ARM_CM4F/port.c	/^#define portNVIC_SYSTICK_CTRL	/;"	d	file:
portNVIC_SYSTICK_CTRL	FreeRTOS/portable/Tasking/ARM_CM4F/port.c	/^#define portNVIC_SYSTICK_CTRL	/;"	d	file:
portNVIC_SYSTICK_ENABLE	FreeRTOS/portable/GCC/ARM_CM0/port.c	/^#define portNVIC_SYSTICK_ENABLE	/;"	d	file:
portNVIC_SYSTICK_ENABLE	FreeRTOS/portable/GCC/ARM_CM3/port.c	/^#define portNVIC_SYSTICK_ENABLE	/;"	d	file:
portNVIC_SYSTICK_ENABLE	FreeRTOS/portable/GCC/ARM_CM3_MPU/port.c	/^#define portNVIC_SYSTICK_ENABLE	/;"	d	file:
portNVIC_SYSTICK_ENABLE	FreeRTOS/portable/GCC/ARM_CM4F/port.c	/^#define portNVIC_SYSTICK_ENABLE	/;"	d	file:
portNVIC_SYSTICK_ENABLE	FreeRTOS/portable/IAR/ARM_CM0/port.c	/^#define portNVIC_SYSTICK_ENABLE	/;"	d	file:
portNVIC_SYSTICK_ENABLE	FreeRTOS/portable/IAR/ARM_CM3/port.c	/^#define portNVIC_SYSTICK_ENABLE	/;"	d	file:
portNVIC_SYSTICK_ENABLE	FreeRTOS/portable/IAR/ARM_CM4F/port.c	/^#define portNVIC_SYSTICK_ENABLE	/;"	d	file:
portNVIC_SYSTICK_ENABLE	FreeRTOS/portable/RVDS/ARM_CM3/port.c	/^#define portNVIC_SYSTICK_ENABLE	/;"	d	file:
portNVIC_SYSTICK_ENABLE	FreeRTOS/portable/RVDS/ARM_CM4F/port.c	/^#define portNVIC_SYSTICK_ENABLE	/;"	d	file:
portNVIC_SYSTICK_ENABLE	FreeRTOS/portable/Tasking/ARM_CM4F/port.c	/^#define portNVIC_SYSTICK_ENABLE	/;"	d	file:
portNVIC_SYSTICK_INT	FreeRTOS/portable/GCC/ARM_CM0/port.c	/^#define portNVIC_SYSTICK_INT	/;"	d	file:
portNVIC_SYSTICK_INT	FreeRTOS/portable/GCC/ARM_CM3/port.c	/^#define portNVIC_SYSTICK_INT	/;"	d	file:
portNVIC_SYSTICK_INT	FreeRTOS/portable/GCC/ARM_CM3_MPU/port.c	/^#define portNVIC_SYSTICK_INT	/;"	d	file:
portNVIC_SYSTICK_INT	FreeRTOS/portable/GCC/ARM_CM4F/port.c	/^#define portNVIC_SYSTICK_INT	/;"	d	file:
portNVIC_SYSTICK_INT	FreeRTOS/portable/IAR/ARM_CM0/port.c	/^#define portNVIC_SYSTICK_INT	/;"	d	file:
portNVIC_SYSTICK_INT	FreeRTOS/portable/IAR/ARM_CM3/port.c	/^#define portNVIC_SYSTICK_INT	/;"	d	file:
portNVIC_SYSTICK_INT	FreeRTOS/portable/IAR/ARM_CM4F/port.c	/^#define portNVIC_SYSTICK_INT	/;"	d	file:
portNVIC_SYSTICK_INT	FreeRTOS/portable/RVDS/ARM_CM3/port.c	/^#define portNVIC_SYSTICK_INT	/;"	d	file:
portNVIC_SYSTICK_INT	FreeRTOS/portable/RVDS/ARM_CM4F/port.c	/^#define portNVIC_SYSTICK_INT	/;"	d	file:
portNVIC_SYSTICK_INT	FreeRTOS/portable/Tasking/ARM_CM4F/port.c	/^#define portNVIC_SYSTICK_INT	/;"	d	file:
portNVIC_SYSTICK_LOAD	FreeRTOS/portable/GCC/ARM_CM0/port.c	/^#define portNVIC_SYSTICK_LOAD	/;"	d	file:
portNVIC_SYSTICK_LOAD	FreeRTOS/portable/GCC/ARM_CM3/port.c	/^#define portNVIC_SYSTICK_LOAD	/;"	d	file:
portNVIC_SYSTICK_LOAD	FreeRTOS/portable/GCC/ARM_CM3_MPU/port.c	/^#define portNVIC_SYSTICK_LOAD	/;"	d	file:
portNVIC_SYSTICK_LOAD	FreeRTOS/portable/GCC/ARM_CM4F/port.c	/^#define portNVIC_SYSTICK_LOAD	/;"	d	file:
portNVIC_SYSTICK_LOAD	FreeRTOS/portable/IAR/ARM_CM0/port.c	/^#define portNVIC_SYSTICK_LOAD	/;"	d	file:
portNVIC_SYSTICK_LOAD	FreeRTOS/portable/IAR/ARM_CM3/port.c	/^#define portNVIC_SYSTICK_LOAD	/;"	d	file:
portNVIC_SYSTICK_LOAD	FreeRTOS/portable/IAR/ARM_CM4F/port.c	/^#define portNVIC_SYSTICK_LOAD	/;"	d	file:
portNVIC_SYSTICK_LOAD	FreeRTOS/portable/RVDS/ARM_CM3/port.c	/^#define portNVIC_SYSTICK_LOAD	/;"	d	file:
portNVIC_SYSTICK_LOAD	FreeRTOS/portable/RVDS/ARM_CM4F/port.c	/^#define portNVIC_SYSTICK_LOAD	/;"	d	file:
portNVIC_SYSTICK_LOAD	FreeRTOS/portable/Tasking/ARM_CM4F/port.c	/^#define portNVIC_SYSTICK_LOAD	/;"	d	file:
portNVIC_SYSTICK_PRI	FreeRTOS/portable/GCC/ARM_CM0/port.c	/^#define portNVIC_SYSTICK_PRI	/;"	d	file:
portNVIC_SYSTICK_PRI	FreeRTOS/portable/GCC/ARM_CM3/port.c	/^#define portNVIC_SYSTICK_PRI	/;"	d	file:
portNVIC_SYSTICK_PRI	FreeRTOS/portable/GCC/ARM_CM3_MPU/port.c	/^#define portNVIC_SYSTICK_PRI	/;"	d	file:
portNVIC_SYSTICK_PRI	FreeRTOS/portable/GCC/ARM_CM4F/port.c	/^#define portNVIC_SYSTICK_PRI	/;"	d	file:
portNVIC_SYSTICK_PRI	FreeRTOS/portable/IAR/ARM_CM0/port.c	/^#define portNVIC_SYSTICK_PRI	/;"	d	file:
portNVIC_SYSTICK_PRI	FreeRTOS/portable/IAR/ARM_CM3/port.c	/^#define portNVIC_SYSTICK_PRI	/;"	d	file:
portNVIC_SYSTICK_PRI	FreeRTOS/portable/IAR/ARM_CM4F/port.c	/^#define portNVIC_SYSTICK_PRI	/;"	d	file:
portNVIC_SYSTICK_PRI	FreeRTOS/portable/RVDS/ARM_CM3/port.c	/^#define portNVIC_SYSTICK_PRI	/;"	d	file:
portNVIC_SYSTICK_PRI	FreeRTOS/portable/RVDS/ARM_CM4F/port.c	/^#define portNVIC_SYSTICK_PRI	/;"	d	file:
portNVIC_SYSTICK_PRI	FreeRTOS/portable/Tasking/ARM_CM4F/port.c	/^#define portNVIC_SYSTICK_PRI	/;"	d	file:
portNVIC_SYS_CTRL_STATE	FreeRTOS/portable/GCC/ARM_CM3_MPU/port.c	/^#define portNVIC_SYS_CTRL_STATE	/;"	d	file:
portOFFSET_TO_PC	FreeRTOS/portable/GCC/ARM_CM3_MPU/port.c	/^#define portOFFSET_TO_PC	/;"	d	file:
portOUTPUT_BYTE	FreeRTOS/portable/BCC/16BitDOS/Flsh186/prtmacro.h	/^#define portOUTPUT_BYTE(/;"	d
portOUTPUT_BYTE	FreeRTOS/portable/BCC/16BitDOS/PC/prtmacro.h	/^#define portOUTPUT_BYTE(/;"	d
portOUTPUT_BYTE	FreeRTOS/portable/Paradigm/Tern_EE/large_untested/portmacro.h	/^#define portOUTPUT_BYTE(/;"	d
portOUTPUT_BYTE	FreeRTOS/portable/Paradigm/Tern_EE/small/portmacro.h	/^#define portOUTPUT_BYTE(/;"	d
portOUTPUT_BYTE	FreeRTOS/portable/oWatcom/16BitDOS/Flsh186/portmacro.h	/^#define portOUTPUT_BYTE(/;"	d
portOUTPUT_BYTE	FreeRTOS/portable/oWatcom/16BitDOS/PC/portmacro.h	/^#define portOUTPUT_BYTE(/;"	d
portOUTPUT_WORD	FreeRTOS/portable/BCC/16BitDOS/Flsh186/prtmacro.h	/^#define portOUTPUT_WORD(/;"	d
portOUTPUT_WORD	FreeRTOS/portable/Paradigm/Tern_EE/large_untested/portmacro.h	/^#define portOUTPUT_WORD(/;"	d
portOUTPUT_WORD	FreeRTOS/portable/Paradigm/Tern_EE/small/portmacro.h	/^#define portOUTPUT_WORD(/;"	d
portOUTPUT_WORD	FreeRTOS/portable/oWatcom/16BitDOS/Flsh186/portmacro.h	/^#define portOUTPUT_WORD(/;"	d
portPERIPHERALS_END_ADDRESS	FreeRTOS/portable/GCC/ARM_CM3_MPU/port.c	/^#define portPERIPHERALS_END_ADDRESS	/;"	d	file:
portPERIPHERALS_START_ADDRESS	FreeRTOS/portable/GCC/ARM_CM3_MPU/port.c	/^#define portPERIPHERALS_START_ADDRESS	/;"	d	file:
portPIT_CLOCK_DIVISOR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/port.c	/^#define portPIT_CLOCK_DIVISOR	/;"	d	file:
portPIT_CLOCK_DIVISOR	FreeRTOS/portable/IAR/AtmelSAM7S64/port.c	/^#define portPIT_CLOCK_DIVISOR	/;"	d	file:
portPIT_CLOCK_DIVISOR	FreeRTOS/portable/IAR/LPC2000/port.c	/^#define portPIT_CLOCK_DIVISOR	/;"	d	file:
portPIT_COUNTER_VALUE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/port.c	/^#define portPIT_COUNTER_VALUE	/;"	d	file:
portPIT_COUNTER_VALUE	FreeRTOS/portable/IAR/AtmelSAM7S64/port.c	/^#define portPIT_COUNTER_VALUE	/;"	d	file:
portPIT_COUNTER_VALUE	FreeRTOS/portable/IAR/LPC2000/port.c	/^#define portPIT_COUNTER_VALUE	/;"	d	file:
portPIT_ENABLE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/port.c	/^#define portPIT_ENABLE /;"	d	file:
portPIT_ENABLE	FreeRTOS/portable/IAR/AtmelSAM7S64/port.c	/^#define portPIT_ENABLE /;"	d	file:
portPIT_ENABLE	FreeRTOS/portable/IAR/AtmelSAM9XE/port.c	/^#define portPIT_ENABLE /;"	d	file:
portPIT_ENABLE	FreeRTOS/portable/IAR/LPC2000/port.c	/^#define portPIT_ENABLE /;"	d	file:
portPIT_INT_ENABLE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/port.c	/^#define portPIT_INT_ENABLE /;"	d	file:
portPIT_INT_ENABLE	FreeRTOS/portable/IAR/AtmelSAM7S64/port.c	/^#define portPIT_INT_ENABLE /;"	d	file:
portPIT_INT_ENABLE	FreeRTOS/portable/IAR/AtmelSAM9XE/port.c	/^#define portPIT_INT_ENABLE /;"	d	file:
portPIT_INT_ENABLE	FreeRTOS/portable/IAR/LPC2000/port.c	/^#define portPIT_INT_ENABLE /;"	d	file:
portPOINTER_SIZE_TYPE	FreeRTOS/include/FreeRTOS.h	/^	#define portPOINTER_SIZE_TYPE /;"	d
portPOINTER_SIZE_TYPE	FreeRTOS/portable/IAR/RL78/portmacro.h	/^	#define portPOINTER_SIZE_TYPE /;"	d
portPRESCALE	FreeRTOS/portable/GCC/STR75x/port.c	/^#define portPRESCALE /;"	d	file:
portPRESCALE	FreeRTOS/portable/IAR/STR75x/port.c	/^#define portPRESCALE /;"	d	file:
portPRESCALE_64	FreeRTOS/portable/GCC/ATMega323/port.c	/^#define portPRESCALE_64	/;"	d	file:
portPRESCALE_64	FreeRTOS/portable/IAR/ATMega323/port.c	/^#define portPRESCALE_64	/;"	d	file:
portPRESCALE_VALUE	FreeRTOS/portable/CodeWarrior/ColdFire_V1/port.c	/^#define portPRESCALE_VALUE	/;"	d	file:
portPRESCALE_VALUE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/port.c	/^#define portPRESCALE_VALUE	/;"	d	file:
portPRESCALE_VALUE	FreeRTOS/portable/GCC/ARM7_LPC2000/port.c	/^#define portPRESCALE_VALUE	/;"	d	file:
portPRESCALE_VALUE	FreeRTOS/portable/GCC/ARM7_LPC23xx/port.c	/^#define portPRESCALE_VALUE /;"	d	file:
portPRESCALE_VALUE	FreeRTOS/portable/IAR/LPC2000/port.c	/^#define portPRESCALE_VALUE	/;"	d	file:
portPRESCALE_VALUE	FreeRTOS/portable/Paradigm/Tern_EE/small/port.c	/^#define portPRESCALE_VALUE /;"	d	file:
portPRESCALE_VALUE	FreeRTOS/portable/RVDS/ARM7_LPC21xx/port.c	/^#define portPRESCALE_VALUE	/;"	d	file:
portPRIVILEGED_EXECUTION_START_ADDRESS	FreeRTOS/portable/GCC/ARM_CM3_MPU/port.c	/^#define portPRIVILEGED_EXECUTION_START_ADDRESS	/;"	d	file:
portPRIVILEGED_FLASH_REGION	FreeRTOS/portable/GCC/ARM_CM3_MPU/portmacro.h	/^#define portPRIVILEGED_FLASH_REGION	/;"	d
portPRIVILEGED_RAM_REGION	FreeRTOS/portable/GCC/ARM_CM3_MPU/portmacro.h	/^#define portPRIVILEGED_RAM_REGION	/;"	d
portPRIVILEGE_BIT	FreeRTOS/include/FreeRTOS.h	/^	#define portPRIVILEGE_BIT /;"	d
portPRIVILEGE_BIT	FreeRTOS/portable/GCC/ARM_CM3_MPU/portmacro.h	/^#define portPRIVILEGE_BIT	/;"	d
portPRIVILEGE_BIT	FreeRTOS/portable/GCC/TriCore_1782/portmacro.h	/^#define portPRIVILEGE_BIT	/;"	d
portPSW	FreeRTOS/portable/IAR/78K0R/port.c	/^#define portPSW	/;"	d	file:
portPSW	FreeRTOS/portable/IAR/RL78/port.c	/^#define portPSW	/;"	d	file:
portPSW	FreeRTOS/portable/IAR/V850ES/port.c	/^#define portPSW	/;"	d	file:
portR10_OFFSET	FreeRTOS/portable/GCC/MicroBlazeV8/portasm.S	/^#define portR10_OFFSET	/;"	d	file:
portR11_OFFSET	FreeRTOS/portable/GCC/MicroBlazeV8/portasm.S	/^#define portR11_OFFSET	/;"	d	file:
portR12_OFFSET	FreeRTOS/portable/GCC/MicroBlazeV8/portasm.S	/^#define portR12_OFFSET	/;"	d	file:
portR13_OFFSET	FreeRTOS/portable/GCC/MicroBlazeV8/portasm.S	/^#define portR13_OFFSET	/;"	d	file:
portR14_OFFSET	FreeRTOS/portable/GCC/MicroBlazeV8/portasm.S	/^#define portR14_OFFSET	/;"	d	file:
portR15_OFFSET	FreeRTOS/portable/GCC/MicroBlazeV8/portasm.S	/^#define portR15_OFFSET	/;"	d	file:
portR16_OFFSET	FreeRTOS/portable/GCC/MicroBlazeV8/portasm.S	/^#define portR16_OFFSET	/;"	d	file:
portR17_OFFSET	FreeRTOS/portable/GCC/MicroBlazeV8/portasm.S	/^#define portR17_OFFSET	/;"	d	file:
portR18_OFFSET	FreeRTOS/portable/GCC/MicroBlazeV8/portasm.S	/^#define portR18_OFFSET	/;"	d	file:
portR19_OFFSET	FreeRTOS/portable/GCC/MicroBlazeV8/portasm.S	/^#define portR19_OFFSET	/;"	d	file:
portR20_OFFSET	FreeRTOS/portable/GCC/MicroBlazeV8/portasm.S	/^#define portR20_OFFSET	/;"	d	file:
portR21_OFFSET	FreeRTOS/portable/GCC/MicroBlazeV8/portasm.S	/^#define portR21_OFFSET	/;"	d	file:
portR22_OFFSET	FreeRTOS/portable/GCC/MicroBlazeV8/portasm.S	/^#define portR22_OFFSET	/;"	d	file:
portR23_OFFSET	FreeRTOS/portable/GCC/MicroBlazeV8/portasm.S	/^#define portR23_OFFSET	/;"	d	file:
portR24_OFFSET	FreeRTOS/portable/GCC/MicroBlazeV8/portasm.S	/^#define portR24_OFFSET	/;"	d	file:
portR25_OFFSET	FreeRTOS/portable/GCC/MicroBlazeV8/portasm.S	/^#define portR25_OFFSET	/;"	d	file:
portR26_OFFSET	FreeRTOS/portable/GCC/MicroBlazeV8/portasm.S	/^#define portR26_OFFSET	/;"	d	file:
portR27_OFFSET	FreeRTOS/portable/GCC/MicroBlazeV8/portasm.S	/^#define portR27_OFFSET	/;"	d	file:
portR28_OFFSET	FreeRTOS/portable/GCC/MicroBlazeV8/portasm.S	/^#define portR28_OFFSET	/;"	d	file:
portR29_OFFSET	FreeRTOS/portable/GCC/MicroBlazeV8/portasm.S	/^#define portR29_OFFSET	/;"	d	file:
portR2_OFFSET	FreeRTOS/portable/GCC/MicroBlazeV8/portasm.S	/^#define portR2_OFFSET	/;"	d	file:
portR30_OFFSET	FreeRTOS/portable/GCC/MicroBlazeV8/portasm.S	/^#define portR30_OFFSET	/;"	d	file:
portR31_OFFSET	FreeRTOS/portable/GCC/MicroBlazeV8/portasm.S	/^#define portR31_OFFSET	/;"	d	file:
portR3_OFFSET	FreeRTOS/portable/GCC/MicroBlazeV8/portasm.S	/^#define portR3_OFFSET	/;"	d	file:
portR4_OFFSET	FreeRTOS/portable/GCC/MicroBlazeV8/portasm.S	/^#define portR4_OFFSET	/;"	d	file:
portR5_OFFSET	FreeRTOS/portable/GCC/MicroBlazeV8/portasm.S	/^#define portR5_OFFSET	/;"	d	file:
portR6_OFFSET	FreeRTOS/portable/GCC/MicroBlazeV8/portasm.S	/^#define portR6_OFFSET	/;"	d	file:
portR7_OFFSET	FreeRTOS/portable/GCC/MicroBlazeV8/portasm.S	/^#define portR7_OFFSET	/;"	d	file:
portR8_OFFSET	FreeRTOS/portable/GCC/MicroBlazeV8/portasm.S	/^#define portR8_OFFSET	/;"	d	file:
portR9_OFFSET	FreeRTOS/portable/GCC/MicroBlazeV8/portasm.S	/^#define portR9_OFFSET	/;"	d	file:
portREMOVE_STATIC_QUALIFIER	FreeRTOS/portable/MPLAB/PIC18F/portmacro.h	/^	#define portREMOVE_STATIC_QUALIFIER$/;"	d
portREMOVE_STATIC_QUALIFIER	FreeRTOS/portable/MPLAB/PIC24_dsPIC/portmacro.h	/^	#define portREMOVE_STATIC_QUALIFIER$/;"	d
portREMOVE_STATIC_QUALIFIER	FreeRTOS/portable/MPLAB/PIC32MX/portmacro.h	/^	#define portREMOVE_STATIC_QUALIFIER$/;"	d
portRESET_COUNT_ON_MATCH	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/port.c	/^#define portRESET_COUNT_ON_MATCH	/;"	d	file:
portRESET_COUNT_ON_MATCH	FreeRTOS/portable/GCC/ARM7_LPC2000/port.c	/^#define portRESET_COUNT_ON_MATCH	/;"	d	file:
portRESET_COUNT_ON_MATCH	FreeRTOS/portable/GCC/ARM7_LPC23xx/port.c	/^#define portRESET_COUNT_ON_MATCH /;"	d	file:
portRESET_COUNT_ON_MATCH	FreeRTOS/portable/IAR/LPC2000/port.c	/^#define portRESET_COUNT_ON_MATCH	/;"	d	file:
portRESET_COUNT_ON_MATCH	FreeRTOS/portable/RVDS/ARM7_LPC21xx/port.c	/^#define portRESET_COUNT_ON_MATCH	/;"	d	file:
portRESET_PIC	FreeRTOS/portable/BCC/16BitDOS/Flsh186/port.c	/^#define portRESET_PIC(/;"	d	file:
portRESET_PIC	FreeRTOS/portable/oWatcom/16BitDOS/Flsh186/port.c	/^#define portRESET_PIC(/;"	d	file:
portRESET_PRIVILEGE	FreeRTOS/portable/GCC/ARM_CM3_MPU/port.c	/^#define portRESET_PRIVILEGE(/;"	d	file:
portRESTORE_CONTEXT	FreeRTOS/portable/CCS/MSP430X/portext.asm	/^portRESTORE_CONTEXT .macro$/;"	l
portRESTORE_CONTEXT	FreeRTOS/portable/CodeWarrior/ColdFire_V1/portasm.S	/^.macro portRESTORE_CONTEXT$/;"	m
portRESTORE_CONTEXT	FreeRTOS/portable/CodeWarrior/ColdFire_V2/port.c	/^#define portRESTORE_CONTEXT(/;"	d	file:
portRESTORE_CONTEXT	FreeRTOS/portable/CodeWarrior/ColdFire_V2/portasm.S	/^.macro portRESTORE_CONTEXT$/;"	m
portRESTORE_CONTEXT	FreeRTOS/portable/CodeWarrior/HCS12/portmacro.h	/^	#define portRESTORE_CONTEXT(/;"	d
portRESTORE_CONTEXT	FreeRTOS/portable/GCC/ARM7_AT91FR40008/portmacro.h	/^#define portRESTORE_CONTEXT(/;"	d
portRESTORE_CONTEXT	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/portmacro.h	/^#define portRESTORE_CONTEXT(/;"	d
portRESTORE_CONTEXT	FreeRTOS/portable/GCC/ARM7_LPC2000/portmacro.h	/^#define portRESTORE_CONTEXT(/;"	d
portRESTORE_CONTEXT	FreeRTOS/portable/GCC/ARM7_LPC23xx/portmacro.h	/^#define portRESTORE_CONTEXT(/;"	d
portRESTORE_CONTEXT	FreeRTOS/portable/GCC/ATMega323/port.c	/^#define portRESTORE_CONTEXT(/;"	d	file:
portRESTORE_CONTEXT	FreeRTOS/portable/GCC/AVR32_UC3/portmacro.h	/^#define portRESTORE_CONTEXT(/;"	d
portRESTORE_CONTEXT	FreeRTOS/portable/GCC/CORTUS_APS3/portmacro.h	/^#define portRESTORE_CONTEXT(/;"	d
portRESTORE_CONTEXT	FreeRTOS/portable/GCC/ColdFire_V2/portasm.S	/^.macro portRESTORE_CONTEXT$/;"	m
portRESTORE_CONTEXT	FreeRTOS/portable/GCC/HCS12/portmacro.h	/^	#define portRESTORE_CONTEXT(/;"	d
portRESTORE_CONTEXT	FreeRTOS/portable/GCC/MCF5235/portmacro.h	/^#define portRESTORE_CONTEXT(/;"	d
portRESTORE_CONTEXT	FreeRTOS/portable/GCC/MSP430F449/port.c	/^#define portRESTORE_CONTEXT(/;"	d	file:
portRESTORE_CONTEXT	FreeRTOS/portable/GCC/MicroBlaze/portasm.s	/^.macro portRESTORE_CONTEXT$/;"	m
portRESTORE_CONTEXT	FreeRTOS/portable/GCC/MicroBlazeV8/portasm.S	/^.macro portRESTORE_CONTEXT$/;"	m
portRESTORE_CONTEXT	FreeRTOS/portable/IAR/AVR32_UC3/portmacro.h	/^#define portRESTORE_CONTEXT(/;"	d
portRESTORE_CONTEXT	FreeRTOS/portable/MPLAB/PIC18F/port.c	/^#define portRESTORE_CONTEXT(/;"	d	file:
portRESTORE_CONTEXT	FreeRTOS/portable/MPLAB/PIC24_dsPIC/port.c	/^	#define portRESTORE_CONTEXT(/;"	d	file:
portRESTORE_CONTEXT	FreeRTOS/portable/SDCC/Cygnal/port.c	/^#define portRESTORE_CONTEXT(/;"	d	file:
portRESTORE_CONTEXT	FreeRTOS/portable/Softune/MB96340/port.c	/^	#define portRESTORE_CONTEXT(/;"	d	file:
portRESTORE_CONTEXT	FreeRTOS/portable/WizC/PIC18/portmacro.h	/^#define portRESTORE_CONTEXT(/;"	d
portRESTORE_CONTEXT_OS_INT	FreeRTOS/portable/GCC/AVR32_UC3/portmacro.h	/^#define portRESTORE_CONTEXT_OS_INT(/;"	d
portRESTORE_CONTEXT_OS_INT	FreeRTOS/portable/IAR/AVR32_UC3/portmacro.h	/^#define portRESTORE_CONTEXT_OS_INT(/;"	d
portRESTORE_CONTEXT_SCALL	FreeRTOS/portable/GCC/AVR32_UC3/portmacro.h	/^#define portRESTORE_CONTEXT_SCALL(/;"	d
portRESTORE_CONTEXT_SCALL	FreeRTOS/portable/IAR/AVR32_UC3/portmacro.h	/^#define portRESTORE_CONTEXT_SCALL(/;"	d
portRESTORE_FIRST_TASK_PRIORITY_LEVEL	FreeRTOS/portable/GCC/TriCore_1782/portmacro.h	/^#define portRESTORE_FIRST_TASK_PRIORITY_LEVEL	/;"	d
portRESTORE_PSW_MASK	FreeRTOS/portable/GCC/TriCore_1782/port.c	/^#define portRESTORE_PSW_MASK	/;"	d	file:
portRESTORE_STACK_POINTER	FreeRTOS/portable/GCC/H8S2329/portmacro.h	/^#define	portRESTORE_STACK_POINTER(/;"	d
portRESTORE_STACK_POINTER_AND_LR	FreeRTOS/portable/GCC/PPC405_Xilinx/portasm.S	/^.macro portRESTORE_STACK_POINTER_AND_LR$/;"	m
portRESTORE_STACK_POINTER_AND_LR	FreeRTOS/portable/GCC/PPC440_Xilinx/portasm.S	/^.macro portRESTORE_STACK_POINTER_AND_LR$/;"	m
portRTC_CLOCK_HZ	FreeRTOS/portable/CodeWarrior/ColdFire_V1/port.c	/^#define portRTC_CLOCK_HZ	/;"	d	file:
portSAVE_CONTEXT	FreeRTOS/portable/CCS/MSP430X/portext.asm	/^portSAVE_CONTEXT .macro$/;"	l
portSAVE_CONTEXT	FreeRTOS/portable/CodeWarrior/ColdFire_V1/portasm.S	/^.macro portSAVE_CONTEXT$/;"	m
portSAVE_CONTEXT	FreeRTOS/portable/CodeWarrior/ColdFire_V2/port.c	/^#define portSAVE_CONTEXT(/;"	d	file:
portSAVE_CONTEXT	FreeRTOS/portable/CodeWarrior/ColdFire_V2/portasm.S	/^.macro portSAVE_CONTEXT$/;"	m
portSAVE_CONTEXT	FreeRTOS/portable/CodeWarrior/HCS12/portmacro.h	/^	#define portSAVE_CONTEXT(/;"	d
portSAVE_CONTEXT	FreeRTOS/portable/GCC/ARM7_AT91FR40008/portmacro.h	/^#define portSAVE_CONTEXT(/;"	d
portSAVE_CONTEXT	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/portmacro.h	/^#define portSAVE_CONTEXT(/;"	d
portSAVE_CONTEXT	FreeRTOS/portable/GCC/ARM7_LPC2000/portmacro.h	/^#define portSAVE_CONTEXT(/;"	d
portSAVE_CONTEXT	FreeRTOS/portable/GCC/ARM7_LPC23xx/portmacro.h	/^#define portSAVE_CONTEXT(/;"	d
portSAVE_CONTEXT	FreeRTOS/portable/GCC/ATMega323/port.c	/^#define portSAVE_CONTEXT(/;"	d	file:
portSAVE_CONTEXT	FreeRTOS/portable/GCC/CORTUS_APS3/portmacro.h	/^#define portSAVE_CONTEXT(/;"	d
portSAVE_CONTEXT	FreeRTOS/portable/GCC/ColdFire_V2/portasm.S	/^.macro portSAVE_CONTEXT$/;"	m
portSAVE_CONTEXT	FreeRTOS/portable/GCC/HCS12/portmacro.h	/^	#define portSAVE_CONTEXT(/;"	d
portSAVE_CONTEXT	FreeRTOS/portable/GCC/MCF5235/portmacro.h	/^#define portSAVE_CONTEXT(/;"	d
portSAVE_CONTEXT	FreeRTOS/portable/GCC/MSP430F449/port.c	/^#define portSAVE_CONTEXT(/;"	d	file:
portSAVE_CONTEXT	FreeRTOS/portable/GCC/MicroBlaze/portasm.s	/^.macro portSAVE_CONTEXT$/;"	m
portSAVE_CONTEXT	FreeRTOS/portable/GCC/MicroBlazeV8/portasm.S	/^.macro portSAVE_CONTEXT$/;"	m
portSAVE_CONTEXT	FreeRTOS/portable/MPLAB/PIC18F/port.c	/^#define	portSAVE_CONTEXT(/;"	d	file:
portSAVE_CONTEXT	FreeRTOS/portable/SDCC/Cygnal/port.c	/^#define portSAVE_CONTEXT(/;"	d	file:
portSAVE_CONTEXT	FreeRTOS/portable/Softune/MB96340/port.c	/^	#define portSAVE_CONTEXT(/;"	d	file:
portSAVE_CONTEXT	FreeRTOS/portable/WizC/PIC18/portmacro.h	/^#define	portSAVE_CONTEXT(/;"	d
portSAVE_CONTEXT_OS_INT	FreeRTOS/portable/GCC/AVR32_UC3/portmacro.h	/^#define portSAVE_CONTEXT_OS_INT(/;"	d
portSAVE_CONTEXT_OS_INT	FreeRTOS/portable/IAR/AVR32_UC3/portmacro.h	/^#define portSAVE_CONTEXT_OS_INT(/;"	d
portSAVE_CONTEXT_SCALL	FreeRTOS/portable/GCC/AVR32_UC3/portmacro.h	/^#define portSAVE_CONTEXT_SCALL(/;"	d
portSAVE_CONTEXT_SCALL	FreeRTOS/portable/IAR/AVR32_UC3/portmacro.h	/^#define portSAVE_CONTEXT_SCALL(/;"	d
portSAVE_STACK_POINTER	FreeRTOS/portable/GCC/H8S2329/portmacro.h	/^#define portSAVE_STACK_POINTER(/;"	d
portSAVE_STACK_POINTER_AND_LR	FreeRTOS/portable/GCC/PPC405_Xilinx/portasm.S	/^.macro portSAVE_STACK_POINTER_AND_LR$/;"	m
portSAVE_STACK_POINTER_AND_LR	FreeRTOS/portable/GCC/PPC440_Xilinx/portasm.S	/^.macro portSAVE_STACK_POINTER_AND_LR$/;"	m
portSBP_TRAP	FreeRTOS/portable/GCC/TriCore_1782/porttrap.c	/^#define portSBP_TRAP	/;"	d	file:
portSETUP_TCB	FreeRTOS/include/FreeRTOS.h	/^	#define portSETUP_TCB(/;"	d
portSET_INTERRUPT_MASK	FreeRTOS/portable/GCC/ARM_CM0/portmacro.h	/^#define portSET_INTERRUPT_MASK(/;"	d
portSET_INTERRUPT_MASK	FreeRTOS/portable/GCC/ARM_CM3/portmacro.h	/^#define portSET_INTERRUPT_MASK(/;"	d
portSET_INTERRUPT_MASK	FreeRTOS/portable/GCC/ARM_CM3_MPU/portmacro.h	/^#define portSET_INTERRUPT_MASK(/;"	d
portSET_INTERRUPT_MASK	FreeRTOS/portable/GCC/ARM_CM4F/portmacro.h	/^#define portSET_INTERRUPT_MASK(/;"	d
portSET_INTERRUPT_MASK	FreeRTOS/portable/Tasking/ARM_CM4F/portmacro.h	/^#define portSET_INTERRUPT_MASK(/;"	d
portSET_INTERRUPT_MASK_FROM_ISR	FreeRTOS/include/FreeRTOS.h	/^	#define portSET_INTERRUPT_MASK_FROM_ISR(/;"	d
portSET_INTERRUPT_MASK_FROM_ISR	FreeRTOS/portable/CodeWarrior/ColdFire_V1/portmacro.h	/^#define portSET_INTERRUPT_MASK_FROM_ISR(/;"	d
portSET_INTERRUPT_MASK_FROM_ISR	FreeRTOS/portable/CodeWarrior/ColdFire_V2/portmacro.h	/^#define portSET_INTERRUPT_MASK_FROM_ISR(/;"	d
portSET_INTERRUPT_MASK_FROM_ISR	FreeRTOS/portable/GCC/ARM_CM0/portmacro.h	/^#define portSET_INTERRUPT_MASK_FROM_ISR(/;"	d
portSET_INTERRUPT_MASK_FROM_ISR	FreeRTOS/portable/GCC/ARM_CM3/portmacro.h	/^#define portSET_INTERRUPT_MASK_FROM_ISR(/;"	d
portSET_INTERRUPT_MASK_FROM_ISR	FreeRTOS/portable/GCC/ARM_CM3_MPU/portmacro.h	/^#define portSET_INTERRUPT_MASK_FROM_ISR(/;"	d
portSET_INTERRUPT_MASK_FROM_ISR	FreeRTOS/portable/GCC/ARM_CM4F/portmacro.h	/^#define portSET_INTERRUPT_MASK_FROM_ISR(/;"	d
portSET_INTERRUPT_MASK_FROM_ISR	FreeRTOS/portable/GCC/ColdFire_V2/portmacro.h	/^#define portSET_INTERRUPT_MASK_FROM_ISR(/;"	d
portSET_INTERRUPT_MASK_FROM_ISR	FreeRTOS/portable/GCC/RX600/portmacro.h	/^#define portSET_INTERRUPT_MASK_FROM_ISR(/;"	d
portSET_INTERRUPT_MASK_FROM_ISR	FreeRTOS/portable/GCC/TriCore_1782/portmacro.h	/^#define portSET_INTERRUPT_MASK_FROM_ISR(/;"	d
portSET_INTERRUPT_MASK_FROM_ISR	FreeRTOS/portable/IAR/ARM_CM0/portmacro.h	/^#define portSET_INTERRUPT_MASK_FROM_ISR(/;"	d
portSET_INTERRUPT_MASK_FROM_ISR	FreeRTOS/portable/IAR/ARM_CM3/portmacro.h	/^#define portSET_INTERRUPT_MASK_FROM_ISR(/;"	d
portSET_INTERRUPT_MASK_FROM_ISR	FreeRTOS/portable/IAR/ARM_CM4F/portmacro.h	/^#define portSET_INTERRUPT_MASK_FROM_ISR(/;"	d
portSET_INTERRUPT_MASK_FROM_ISR	FreeRTOS/portable/IAR/RX600/portmacro.h	/^#define portSET_INTERRUPT_MASK_FROM_ISR(/;"	d
portSET_INTERRUPT_MASK_FROM_ISR	FreeRTOS/portable/MPLAB/PIC32MX/portmacro.h	/^#define portSET_INTERRUPT_MASK_FROM_ISR(/;"	d
portSET_INTERRUPT_MASK_FROM_ISR	FreeRTOS/portable/RVDS/ARM_CM3/portmacro.h	/^#define portSET_INTERRUPT_MASK_FROM_ISR(/;"	d
portSET_INTERRUPT_MASK_FROM_ISR	FreeRTOS/portable/RVDS/ARM_CM4F/portmacro.h	/^#define portSET_INTERRUPT_MASK_FROM_ISR(/;"	d
portSET_INTERRUPT_MASK_FROM_ISR	FreeRTOS/portable/Renesas/RX200/portmacro.h	/^#define portSET_INTERRUPT_MASK_FROM_ISR(/;"	d
portSET_INTERRUPT_MASK_FROM_ISR	FreeRTOS/portable/Renesas/RX600/portmacro.h	/^#define portSET_INTERRUPT_MASK_FROM_ISR(/;"	d
portSET_INTERRUPT_MASK_FROM_ISR	FreeRTOS/portable/Tasking/ARM_CM4F/portmacro.h	/^#define portSET_INTERRUPT_MASK_FROM_ISR(/;"	d
portSET_IPL	FreeRTOS/portable/GCC/MCF5235/portmacro.h	/^#define portSET_IPL(/;"	d
portSHORT	FreeRTOS/portable/BCC/16BitDOS/Flsh186/prtmacro.h	/^#define portSHORT	/;"	d
portSHORT	FreeRTOS/portable/BCC/16BitDOS/PC/prtmacro.h	/^#define portSHORT	/;"	d
portSHORT	FreeRTOS/portable/CCS/MSP430X/portmacro.h	/^#define portSHORT	/;"	d
portSHORT	FreeRTOS/portable/CodeWarrior/ColdFire_V1/portmacro.h	/^#define portSHORT	/;"	d
portSHORT	FreeRTOS/portable/CodeWarrior/ColdFire_V2/portmacro.h	/^#define portSHORT	/;"	d
portSHORT	FreeRTOS/portable/CodeWarrior/HCS12/portmacro.h	/^#define portSHORT	/;"	d
portSHORT	FreeRTOS/portable/GCC/ARM7_AT91FR40008/portmacro.h	/^#define portSHORT	/;"	d
portSHORT	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/portmacro.h	/^#define portSHORT	/;"	d
portSHORT	FreeRTOS/portable/GCC/ARM7_LPC2000/portmacro.h	/^#define portSHORT	/;"	d
portSHORT	FreeRTOS/portable/GCC/ARM7_LPC23xx/portmacro.h	/^#define portSHORT	/;"	d
portSHORT	FreeRTOS/portable/GCC/ARM_CM0/portmacro.h	/^#define portSHORT	/;"	d
portSHORT	FreeRTOS/portable/GCC/ARM_CM3/portmacro.h	/^#define portSHORT	/;"	d
portSHORT	FreeRTOS/portable/GCC/ARM_CM3_MPU/portmacro.h	/^#define portSHORT	/;"	d
portSHORT	FreeRTOS/portable/GCC/ARM_CM4F/portmacro.h	/^#define portSHORT	/;"	d
portSHORT	FreeRTOS/portable/GCC/ATMega323/portmacro.h	/^#define portSHORT	/;"	d
portSHORT	FreeRTOS/portable/GCC/AVR32_UC3/portmacro.h	/^#define portSHORT /;"	d
portSHORT	FreeRTOS/portable/GCC/CORTUS_APS3/portmacro.h	/^#define portSHORT	/;"	d
portSHORT	FreeRTOS/portable/GCC/ColdFire_V2/portmacro.h	/^#define portSHORT	/;"	d
portSHORT	FreeRTOS/portable/GCC/H8S2329/portmacro.h	/^#define portSHORT	/;"	d
portSHORT	FreeRTOS/portable/GCC/HCS12/portmacro.h	/^#define portSHORT	/;"	d
portSHORT	FreeRTOS/portable/GCC/MCF5235/portmacro.h	/^#define portSHORT /;"	d
portSHORT	FreeRTOS/portable/GCC/MSP430F449/portmacro.h	/^#define portSHORT	/;"	d
portSHORT	FreeRTOS/portable/GCC/MicroBlaze/portmacro.h	/^#define portSHORT	/;"	d
portSHORT	FreeRTOS/portable/GCC/MicroBlazeV8/portmacro.h	/^#define portSHORT	/;"	d
portSHORT	FreeRTOS/portable/GCC/NiosII/portmacro.h	/^#define portSHORT	/;"	d
portSHORT	FreeRTOS/portable/GCC/PPC405_Xilinx/portmacro.h	/^#define portSHORT	/;"	d
portSHORT	FreeRTOS/portable/GCC/PPC440_Xilinx/portmacro.h	/^#define portSHORT	/;"	d
portSHORT	FreeRTOS/portable/GCC/RX600/portmacro.h	/^#define portSHORT	/;"	d
portSHORT	FreeRTOS/portable/GCC/STR75x/portmacro.h	/^#define portSHORT	/;"	d
portSHORT	FreeRTOS/portable/GCC/TriCore_1782/portmacro.h	/^#define portSHORT	/;"	d
portSHORT	FreeRTOS/portable/IAR/78K0R/portmacro.h	/^#define portSHORT /;"	d
portSHORT	FreeRTOS/portable/IAR/ARM_CM0/portmacro.h	/^#define portSHORT	/;"	d
portSHORT	FreeRTOS/portable/IAR/ARM_CM3/portmacro.h	/^#define portSHORT	/;"	d
portSHORT	FreeRTOS/portable/IAR/ARM_CM4F/portmacro.h	/^#define portSHORT	/;"	d
portSHORT	FreeRTOS/portable/IAR/ATMega323/portmacro.h	/^#define portSHORT	/;"	d
portSHORT	FreeRTOS/portable/IAR/AVR32_UC3/portmacro.h	/^#define portSHORT /;"	d
portSHORT	FreeRTOS/portable/IAR/AtmelSAM7S64/portmacro.h	/^#define portSHORT	/;"	d
portSHORT	FreeRTOS/portable/IAR/AtmelSAM9XE/portmacro.h	/^#define portSHORT	/;"	d
portSHORT	FreeRTOS/portable/IAR/LPC2000/portmacro.h	/^#define portSHORT	/;"	d
portSHORT	FreeRTOS/portable/IAR/MSP430/portmacro.h	/^#define portSHORT	/;"	d
portSHORT	FreeRTOS/portable/IAR/MSP430X/portmacro.h	/^#define portSHORT	/;"	d
portSHORT	FreeRTOS/portable/IAR/RL78/portmacro.h	/^#define portSHORT /;"	d
portSHORT	FreeRTOS/portable/IAR/RX600/portmacro.h	/^#define portSHORT	/;"	d
portSHORT	FreeRTOS/portable/IAR/STR71x/portmacro.h	/^#define portSHORT	/;"	d
portSHORT	FreeRTOS/portable/IAR/STR75x/portmacro.h	/^#define portSHORT	/;"	d
portSHORT	FreeRTOS/portable/IAR/STR91x/portmacro.h	/^#define portSHORT	/;"	d
portSHORT	FreeRTOS/portable/IAR/V850ES/portmacro.h	/^#define portSHORT /;"	d
portSHORT	FreeRTOS/portable/MPLAB/PIC18F/portmacro.h	/^#define portSHORT	/;"	d
portSHORT	FreeRTOS/portable/MPLAB/PIC24_dsPIC/portmacro.h	/^#define portSHORT	/;"	d
portSHORT	FreeRTOS/portable/MPLAB/PIC32MX/portmacro.h	/^#define portSHORT	/;"	d
portSHORT	FreeRTOS/portable/MSVC-MingW/portmacro.h	/^#define portSHORT	/;"	d
portSHORT	FreeRTOS/portable/Paradigm/Tern_EE/large_untested/portmacro.h	/^#define portSHORT	/;"	d
portSHORT	FreeRTOS/portable/Paradigm/Tern_EE/small/portmacro.h	/^#define portSHORT	/;"	d
portSHORT	FreeRTOS/portable/RVDS/ARM7_LPC21xx/portmacro.h	/^#define portSHORT	/;"	d
portSHORT	FreeRTOS/portable/RVDS/ARM_CM3/portmacro.h	/^#define portSHORT	/;"	d
portSHORT	FreeRTOS/portable/RVDS/ARM_CM4F/portmacro.h	/^#define portSHORT	/;"	d
portSHORT	FreeRTOS/portable/Renesas/RX200/portmacro.h	/^#define portSHORT	/;"	d
portSHORT	FreeRTOS/portable/Renesas/RX600/portmacro.h	/^#define portSHORT	/;"	d
portSHORT	FreeRTOS/portable/Renesas/SH2A_FPU/portmacro.h	/^#define portSHORT	/;"	d
portSHORT	FreeRTOS/portable/Rowley/MSP430F449/portmacro.h	/^#define portSHORT	/;"	d
portSHORT	FreeRTOS/portable/SDCC/Cygnal/portmacro.h	/^#define portSHORT	/;"	d
portSHORT	FreeRTOS/portable/Softune/MB91460/portmacro.h	/^#define portSHORT	/;"	d
portSHORT	FreeRTOS/portable/Softune/MB96340/portmacro.h	/^#define portSHORT	/;"	d
portSHORT	FreeRTOS/portable/Tasking/ARM_CM4F/portmacro.h	/^#define portSHORT	/;"	d
portSHORT	FreeRTOS/portable/WizC/PIC18/portmacro.h	/^#define portSHORT	/;"	d
portSHORT	FreeRTOS/portable/oWatcom/16BitDOS/Flsh186/portmacro.h	/^#define portSHORT /;"	d
portSHORT	FreeRTOS/portable/oWatcom/16BitDOS/PC/portmacro.h	/^#define portSHORT	/;"	d
portSMALL	FreeRTOS/portable/Softune/MB96340/portmacro.h	/^#define portSMALL /;"	d
portSTACK_CALLRETURN_ENTRY_SIZE	FreeRTOS/portable/WizC/PIC18/port.c	/^	#define portSTACK_CALLRETURN_ENTRY_SIZE	/;"	d	file:
portSTACK_FSR_BYTES	FreeRTOS/portable/WizC/PIC18/port.c	/^	#define portSTACK_FSR_BYTES	/;"	d	file:
portSTACK_GROWTH	FreeRTOS/portable/BCC/16BitDOS/Flsh186/prtmacro.h	/^#define portSTACK_GROWTH	/;"	d
portSTACK_GROWTH	FreeRTOS/portable/BCC/16BitDOS/PC/prtmacro.h	/^#define portSTACK_GROWTH	/;"	d
portSTACK_GROWTH	FreeRTOS/portable/CCS/MSP430X/portmacro.h	/^#define portSTACK_GROWTH	/;"	d
portSTACK_GROWTH	FreeRTOS/portable/CodeWarrior/ColdFire_V1/portmacro.h	/^#define portSTACK_GROWTH	/;"	d
portSTACK_GROWTH	FreeRTOS/portable/CodeWarrior/ColdFire_V2/portmacro.h	/^#define portSTACK_GROWTH	/;"	d
portSTACK_GROWTH	FreeRTOS/portable/CodeWarrior/HCS12/portmacro.h	/^#define portSTACK_GROWTH	/;"	d
portSTACK_GROWTH	FreeRTOS/portable/GCC/ARM7_AT91FR40008/portmacro.h	/^#define portSTACK_GROWTH	/;"	d
portSTACK_GROWTH	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/portmacro.h	/^#define portSTACK_GROWTH	/;"	d
portSTACK_GROWTH	FreeRTOS/portable/GCC/ARM7_LPC2000/portmacro.h	/^#define portSTACK_GROWTH	/;"	d
portSTACK_GROWTH	FreeRTOS/portable/GCC/ARM7_LPC23xx/portmacro.h	/^#define portSTACK_GROWTH	/;"	d
portSTACK_GROWTH	FreeRTOS/portable/GCC/ARM_CM0/portmacro.h	/^#define portSTACK_GROWTH	/;"	d
portSTACK_GROWTH	FreeRTOS/portable/GCC/ARM_CM3/portmacro.h	/^#define portSTACK_GROWTH	/;"	d
portSTACK_GROWTH	FreeRTOS/portable/GCC/ARM_CM3_MPU/portmacro.h	/^#define portSTACK_GROWTH	/;"	d
portSTACK_GROWTH	FreeRTOS/portable/GCC/ARM_CM4F/portmacro.h	/^#define portSTACK_GROWTH	/;"	d
portSTACK_GROWTH	FreeRTOS/portable/GCC/ATMega323/portmacro.h	/^#define portSTACK_GROWTH	/;"	d
portSTACK_GROWTH	FreeRTOS/portable/GCC/AVR32_UC3/portmacro.h	/^#define portSTACK_GROWTH /;"	d
portSTACK_GROWTH	FreeRTOS/portable/GCC/CORTUS_APS3/portmacro.h	/^#define portSTACK_GROWTH	/;"	d
portSTACK_GROWTH	FreeRTOS/portable/GCC/ColdFire_V2/portmacro.h	/^#define portSTACK_GROWTH	/;"	d
portSTACK_GROWTH	FreeRTOS/portable/GCC/H8S2329/portmacro.h	/^#define portSTACK_GROWTH	/;"	d
portSTACK_GROWTH	FreeRTOS/portable/GCC/HCS12/portmacro.h	/^#define portSTACK_GROWTH	/;"	d
portSTACK_GROWTH	FreeRTOS/portable/GCC/MCF5235/portmacro.h	/^#define portSTACK_GROWTH /;"	d
portSTACK_GROWTH	FreeRTOS/portable/GCC/MSP430F449/portmacro.h	/^#define portSTACK_GROWTH	/;"	d
portSTACK_GROWTH	FreeRTOS/portable/GCC/MicroBlaze/portmacro.h	/^#define portSTACK_GROWTH	/;"	d
portSTACK_GROWTH	FreeRTOS/portable/GCC/MicroBlazeV8/portmacro.h	/^#define portSTACK_GROWTH	/;"	d
portSTACK_GROWTH	FreeRTOS/portable/GCC/NiosII/portmacro.h	/^#define portSTACK_GROWTH	/;"	d
portSTACK_GROWTH	FreeRTOS/portable/GCC/PPC405_Xilinx/portmacro.h	/^#define portSTACK_GROWTH	/;"	d
portSTACK_GROWTH	FreeRTOS/portable/GCC/PPC440_Xilinx/portmacro.h	/^#define portSTACK_GROWTH	/;"	d
portSTACK_GROWTH	FreeRTOS/portable/GCC/RX600/portmacro.h	/^#define portSTACK_GROWTH	/;"	d
portSTACK_GROWTH	FreeRTOS/portable/GCC/STR75x/portmacro.h	/^#define portSTACK_GROWTH	/;"	d
portSTACK_GROWTH	FreeRTOS/portable/GCC/TriCore_1782/portmacro.h	/^#define portSTACK_GROWTH	/;"	d
portSTACK_GROWTH	FreeRTOS/portable/IAR/78K0R/portmacro.h	/^#define portSTACK_GROWTH	/;"	d
portSTACK_GROWTH	FreeRTOS/portable/IAR/ARM_CM0/portmacro.h	/^#define portSTACK_GROWTH	/;"	d
portSTACK_GROWTH	FreeRTOS/portable/IAR/ARM_CM3/portmacro.h	/^#define portSTACK_GROWTH	/;"	d
portSTACK_GROWTH	FreeRTOS/portable/IAR/ARM_CM4F/portmacro.h	/^#define portSTACK_GROWTH	/;"	d
portSTACK_GROWTH	FreeRTOS/portable/IAR/ATMega323/portmacro.h	/^#define portSTACK_GROWTH	/;"	d
portSTACK_GROWTH	FreeRTOS/portable/IAR/AVR32_UC3/portmacro.h	/^#define portSTACK_GROWTH /;"	d
portSTACK_GROWTH	FreeRTOS/portable/IAR/AtmelSAM7S64/portmacro.h	/^#define portSTACK_GROWTH	/;"	d
portSTACK_GROWTH	FreeRTOS/portable/IAR/AtmelSAM9XE/portmacro.h	/^#define portSTACK_GROWTH	/;"	d
portSTACK_GROWTH	FreeRTOS/portable/IAR/LPC2000/portmacro.h	/^#define portSTACK_GROWTH	/;"	d
portSTACK_GROWTH	FreeRTOS/portable/IAR/MSP430/portmacro.h	/^#define portSTACK_GROWTH	/;"	d
portSTACK_GROWTH	FreeRTOS/portable/IAR/MSP430X/portmacro.h	/^#define portSTACK_GROWTH	/;"	d
portSTACK_GROWTH	FreeRTOS/portable/IAR/RL78/portmacro.h	/^#define portSTACK_GROWTH	/;"	d
portSTACK_GROWTH	FreeRTOS/portable/IAR/RX600/portmacro.h	/^#define portSTACK_GROWTH	/;"	d
portSTACK_GROWTH	FreeRTOS/portable/IAR/STR71x/portmacro.h	/^#define portSTACK_GROWTH	/;"	d
portSTACK_GROWTH	FreeRTOS/portable/IAR/STR75x/portmacro.h	/^#define portSTACK_GROWTH	/;"	d
portSTACK_GROWTH	FreeRTOS/portable/IAR/STR91x/portmacro.h	/^#define portSTACK_GROWTH	/;"	d
portSTACK_GROWTH	FreeRTOS/portable/IAR/V850ES/portmacro.h	/^#define portSTACK_GROWTH	/;"	d
portSTACK_GROWTH	FreeRTOS/portable/MPLAB/PIC18F/portmacro.h	/^#define portSTACK_GROWTH	/;"	d
portSTACK_GROWTH	FreeRTOS/portable/MPLAB/PIC24_dsPIC/portmacro.h	/^#define portSTACK_GROWTH	/;"	d
portSTACK_GROWTH	FreeRTOS/portable/MPLAB/PIC32MX/portmacro.h	/^#define portSTACK_GROWTH	/;"	d
portSTACK_GROWTH	FreeRTOS/portable/MSVC-MingW/portmacro.h	/^#define portSTACK_GROWTH	/;"	d
portSTACK_GROWTH	FreeRTOS/portable/Paradigm/Tern_EE/large_untested/portmacro.h	/^#define portSTACK_GROWTH	/;"	d
portSTACK_GROWTH	FreeRTOS/portable/Paradigm/Tern_EE/small/portmacro.h	/^#define portSTACK_GROWTH	/;"	d
portSTACK_GROWTH	FreeRTOS/portable/RVDS/ARM7_LPC21xx/portmacro.h	/^#define portSTACK_GROWTH	/;"	d
portSTACK_GROWTH	FreeRTOS/portable/RVDS/ARM_CM3/portmacro.h	/^#define portSTACK_GROWTH	/;"	d
portSTACK_GROWTH	FreeRTOS/portable/RVDS/ARM_CM4F/portmacro.h	/^#define portSTACK_GROWTH	/;"	d
portSTACK_GROWTH	FreeRTOS/portable/Renesas/RX200/portmacro.h	/^#define portSTACK_GROWTH	/;"	d
portSTACK_GROWTH	FreeRTOS/portable/Renesas/RX600/portmacro.h	/^#define portSTACK_GROWTH	/;"	d
portSTACK_GROWTH	FreeRTOS/portable/Renesas/SH2A_FPU/portmacro.h	/^#define portSTACK_GROWTH	/;"	d
portSTACK_GROWTH	FreeRTOS/portable/Rowley/MSP430F449/portmacro.h	/^#define portSTACK_GROWTH	/;"	d
portSTACK_GROWTH	FreeRTOS/portable/SDCC/Cygnal/portmacro.h	/^#define portSTACK_GROWTH	/;"	d
portSTACK_GROWTH	FreeRTOS/portable/Softune/MB91460/portmacro.h	/^#define portSTACK_GROWTH	/;"	d
portSTACK_GROWTH	FreeRTOS/portable/Softune/MB96340/portmacro.h	/^#define portSTACK_GROWTH	/;"	d
portSTACK_GROWTH	FreeRTOS/portable/Tasking/ARM_CM4F/portmacro.h	/^#define portSTACK_GROWTH	/;"	d
portSTACK_GROWTH	FreeRTOS/portable/WizC/PIC18/portmacro.h	/^#define portSTACK_GROWTH	/;"	d
portSTACK_GROWTH	FreeRTOS/portable/oWatcom/16BitDOS/Flsh186/portmacro.h	/^#define portSTACK_GROWTH /;"	d
portSTACK_GROWTH	FreeRTOS/portable/oWatcom/16BitDOS/PC/portmacro.h	/^#define portSTACK_GROWTH	/;"	d
portSTACK_MINIMAL_CALLRETURN_DEPTH	FreeRTOS/portable/WizC/PIC18/port.c	/^#define portSTACK_MINIMAL_CALLRETURN_DEPTH	/;"	d	file:
portSTACK_OTHER_BYTES	FreeRTOS/portable/WizC/PIC18/port.c	/^#define portSTACK_OTHER_BYTES	/;"	d	file:
portSTACK_REGION	FreeRTOS/portable/GCC/ARM_CM3_MPU/portmacro.h	/^#define portSTACK_REGION	/;"	d
portSTACK_TYPE	FreeRTOS/portable/BCC/16BitDOS/Flsh186/prtmacro.h	/^#define portSTACK_TYPE	/;"	d
portSTACK_TYPE	FreeRTOS/portable/BCC/16BitDOS/PC/prtmacro.h	/^#define portSTACK_TYPE	/;"	d
portSTACK_TYPE	FreeRTOS/portable/CCS/MSP430X/portmacro.h	/^	#define portSTACK_TYPE /;"	d
portSTACK_TYPE	FreeRTOS/portable/CodeWarrior/ColdFire_V1/portmacro.h	/^#define portSTACK_TYPE	/;"	d
portSTACK_TYPE	FreeRTOS/portable/CodeWarrior/ColdFire_V2/portmacro.h	/^#define portSTACK_TYPE	/;"	d
portSTACK_TYPE	FreeRTOS/portable/CodeWarrior/HCS12/portmacro.h	/^#define portSTACK_TYPE	/;"	d
portSTACK_TYPE	FreeRTOS/portable/GCC/ARM7_AT91FR40008/portmacro.h	/^#define portSTACK_TYPE	/;"	d
portSTACK_TYPE	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/portmacro.h	/^#define portSTACK_TYPE	/;"	d
portSTACK_TYPE	FreeRTOS/portable/GCC/ARM7_LPC2000/portmacro.h	/^#define portSTACK_TYPE	/;"	d
portSTACK_TYPE	FreeRTOS/portable/GCC/ARM7_LPC23xx/portmacro.h	/^#define portSTACK_TYPE	/;"	d
portSTACK_TYPE	FreeRTOS/portable/GCC/ARM_CM0/portmacro.h	/^#define portSTACK_TYPE	/;"	d
portSTACK_TYPE	FreeRTOS/portable/GCC/ARM_CM3/portmacro.h	/^#define portSTACK_TYPE	/;"	d
portSTACK_TYPE	FreeRTOS/portable/GCC/ARM_CM3_MPU/portmacro.h	/^#define portSTACK_TYPE	/;"	d
portSTACK_TYPE	FreeRTOS/portable/GCC/ARM_CM4F/portmacro.h	/^#define portSTACK_TYPE	/;"	d
portSTACK_TYPE	FreeRTOS/portable/GCC/ATMega323/portmacro.h	/^#define portSTACK_TYPE	/;"	d
portSTACK_TYPE	FreeRTOS/portable/GCC/AVR32_UC3/portmacro.h	/^#define portSTACK_TYPE /;"	d
portSTACK_TYPE	FreeRTOS/portable/GCC/CORTUS_APS3/portmacro.h	/^#define portSTACK_TYPE	/;"	d
portSTACK_TYPE	FreeRTOS/portable/GCC/ColdFire_V2/portmacro.h	/^#define portSTACK_TYPE	/;"	d
portSTACK_TYPE	FreeRTOS/portable/GCC/H8S2329/portmacro.h	/^#define portSTACK_TYPE	/;"	d
portSTACK_TYPE	FreeRTOS/portable/GCC/HCS12/portmacro.h	/^#define portSTACK_TYPE	/;"	d
portSTACK_TYPE	FreeRTOS/portable/GCC/MCF5235/portmacro.h	/^#define portSTACK_TYPE /;"	d
portSTACK_TYPE	FreeRTOS/portable/GCC/MSP430F449/portmacro.h	/^#define portSTACK_TYPE	/;"	d
portSTACK_TYPE	FreeRTOS/portable/GCC/MicroBlaze/portmacro.h	/^#define portSTACK_TYPE	/;"	d
portSTACK_TYPE	FreeRTOS/portable/GCC/MicroBlazeV8/portmacro.h	/^#define portSTACK_TYPE	/;"	d
portSTACK_TYPE	FreeRTOS/portable/GCC/NiosII/portmacro.h	/^#define portSTACK_TYPE	/;"	d
portSTACK_TYPE	FreeRTOS/portable/GCC/PPC405_Xilinx/portmacro.h	/^#define portSTACK_TYPE	/;"	d
portSTACK_TYPE	FreeRTOS/portable/GCC/PPC440_Xilinx/portmacro.h	/^#define portSTACK_TYPE	/;"	d
portSTACK_TYPE	FreeRTOS/portable/GCC/RX600/portmacro.h	/^#define portSTACK_TYPE	/;"	d
portSTACK_TYPE	FreeRTOS/portable/GCC/STR75x/portmacro.h	/^#define portSTACK_TYPE	/;"	d
portSTACK_TYPE	FreeRTOS/portable/GCC/TriCore_1782/portmacro.h	/^#define portSTACK_TYPE	/;"	d
portSTACK_TYPE	FreeRTOS/portable/IAR/78K0R/portmacro.h	/^#define portSTACK_TYPE /;"	d
portSTACK_TYPE	FreeRTOS/portable/IAR/ARM_CM0/portmacro.h	/^#define portSTACK_TYPE	/;"	d
portSTACK_TYPE	FreeRTOS/portable/IAR/ARM_CM3/portmacro.h	/^#define portSTACK_TYPE	/;"	d
portSTACK_TYPE	FreeRTOS/portable/IAR/ARM_CM4F/portmacro.h	/^#define portSTACK_TYPE	/;"	d
portSTACK_TYPE	FreeRTOS/portable/IAR/ATMega323/portmacro.h	/^#define portSTACK_TYPE	/;"	d
portSTACK_TYPE	FreeRTOS/portable/IAR/AVR32_UC3/portmacro.h	/^#define portSTACK_TYPE /;"	d
portSTACK_TYPE	FreeRTOS/portable/IAR/AtmelSAM7S64/portmacro.h	/^#define portSTACK_TYPE	/;"	d
portSTACK_TYPE	FreeRTOS/portable/IAR/AtmelSAM9XE/portmacro.h	/^#define portSTACK_TYPE	/;"	d
portSTACK_TYPE	FreeRTOS/portable/IAR/LPC2000/portmacro.h	/^#define portSTACK_TYPE	/;"	d
portSTACK_TYPE	FreeRTOS/portable/IAR/MSP430/portmacro.h	/^#define portSTACK_TYPE	/;"	d
portSTACK_TYPE	FreeRTOS/portable/IAR/MSP430X/portmacro.h	/^	#define portSTACK_TYPE /;"	d
portSTACK_TYPE	FreeRTOS/portable/IAR/RL78/portmacro.h	/^#define portSTACK_TYPE /;"	d
portSTACK_TYPE	FreeRTOS/portable/IAR/RX600/portmacro.h	/^#define portSTACK_TYPE	/;"	d
portSTACK_TYPE	FreeRTOS/portable/IAR/STR71x/portmacro.h	/^#define portSTACK_TYPE	/;"	d
portSTACK_TYPE	FreeRTOS/portable/IAR/STR75x/portmacro.h	/^#define portSTACK_TYPE	/;"	d
portSTACK_TYPE	FreeRTOS/portable/IAR/STR91x/portmacro.h	/^#define portSTACK_TYPE	/;"	d
portSTACK_TYPE	FreeRTOS/portable/IAR/V850ES/portmacro.h	/^#define portSTACK_TYPE /;"	d
portSTACK_TYPE	FreeRTOS/portable/MPLAB/PIC18F/portmacro.h	/^#define portSTACK_TYPE	/;"	d
portSTACK_TYPE	FreeRTOS/portable/MPLAB/PIC24_dsPIC/portmacro.h	/^#define portSTACK_TYPE	/;"	d
portSTACK_TYPE	FreeRTOS/portable/MPLAB/PIC32MX/portmacro.h	/^#define portSTACK_TYPE	/;"	d
portSTACK_TYPE	FreeRTOS/portable/MSVC-MingW/portmacro.h	/^#define portSTACK_TYPE	/;"	d
portSTACK_TYPE	FreeRTOS/portable/Paradigm/Tern_EE/large_untested/portmacro.h	/^#define portSTACK_TYPE	/;"	d
portSTACK_TYPE	FreeRTOS/portable/Paradigm/Tern_EE/small/portmacro.h	/^#define portSTACK_TYPE	/;"	d
portSTACK_TYPE	FreeRTOS/portable/RVDS/ARM7_LPC21xx/portmacro.h	/^#define portSTACK_TYPE	/;"	d
portSTACK_TYPE	FreeRTOS/portable/RVDS/ARM_CM3/portmacro.h	/^#define portSTACK_TYPE	/;"	d
portSTACK_TYPE	FreeRTOS/portable/RVDS/ARM_CM4F/portmacro.h	/^#define portSTACK_TYPE	/;"	d
portSTACK_TYPE	FreeRTOS/portable/Renesas/RX200/portmacro.h	/^#define portSTACK_TYPE	/;"	d
portSTACK_TYPE	FreeRTOS/portable/Renesas/RX600/portmacro.h	/^#define portSTACK_TYPE	/;"	d
portSTACK_TYPE	FreeRTOS/portable/Renesas/SH2A_FPU/portmacro.h	/^#define portSTACK_TYPE	/;"	d
portSTACK_TYPE	FreeRTOS/portable/Rowley/MSP430F449/portmacro.h	/^#define portSTACK_TYPE	/;"	d
portSTACK_TYPE	FreeRTOS/portable/SDCC/Cygnal/portmacro.h	/^#define portSTACK_TYPE	/;"	d
portSTACK_TYPE	FreeRTOS/portable/Softune/MB91460/portmacro.h	/^#define portSTACK_TYPE	/;"	d
portSTACK_TYPE	FreeRTOS/portable/Softune/MB96340/portmacro.h	/^#define portSTACK_TYPE	/;"	d
portSTACK_TYPE	FreeRTOS/portable/Tasking/ARM_CM4F/portmacro.h	/^#define portSTACK_TYPE	/;"	d
portSTACK_TYPE	FreeRTOS/portable/WizC/PIC18/portmacro.h	/^#define portSTACK_TYPE	/;"	d
portSTACK_TYPE	FreeRTOS/portable/oWatcom/16BitDOS/Flsh186/portmacro.h	/^#define portSTACK_TYPE /;"	d
portSTACK_TYPE	FreeRTOS/portable/oWatcom/16BitDOS/PC/portmacro.h	/^#define portSTACK_TYPE	/;"	d
portSTART_SCHEDULER_TRAP_NO	FreeRTOS/portable/Renesas/SH2A_FPU/portmacro.h	/^#define portSTART_SCHEDULER_TRAP_NO	/;"	d
portSTATUS_STACK_LOCATION	FreeRTOS/portable/MPLAB/PIC32MX/ISR_Support.h	/^#define portSTATUS_STACK_LOCATION /;"	d
portSVC_RAISE_PRIVILEGE	FreeRTOS/portable/GCC/ARM_CM3_MPU/portmacro.h	/^#define portSVC_RAISE_PRIVILEGE	/;"	d
portSVC_START_SCHEDULER	FreeRTOS/portable/GCC/ARM_CM3_MPU/portmacro.h	/^#define portSVC_START_SCHEDULER	/;"	d
portSVC_YIELD	FreeRTOS/portable/GCC/ARM_CM3_MPU/portmacro.h	/^#define portSVC_YIELD	/;"	d
portSW0_BIT	FreeRTOS/portable/MPLAB/PIC32MX/portmacro.h	/^#define portSW0_BIT	/;"	d
portSWITCH_CONTEXT	FreeRTOS/portable/BCC/16BitDOS/common/portasm.h	/^#define portSWITCH_CONTEXT(/;"	d
portSWITCH_CONTEXT	FreeRTOS/portable/Paradigm/Tern_EE/large_untested/portasm.h	/^#define portSWITCH_CONTEXT(/;"	d
portSWITCH_INT_NUMBER	FreeRTOS/portable/BCC/16BitDOS/Flsh186/prtmacro.h	/^#define portSWITCH_INT_NUMBER /;"	d
portSWITCH_INT_NUMBER	FreeRTOS/portable/BCC/16BitDOS/PC/prtmacro.h	/^#define portSWITCH_INT_NUMBER /;"	d
portSWITCH_INT_NUMBER	FreeRTOS/portable/Paradigm/Tern_EE/large_untested/portmacro.h	/^#define portSWITCH_INT_NUMBER /;"	d
portSWITCH_INT_NUMBER	FreeRTOS/portable/Paradigm/Tern_EE/small/portmacro.h	/^#define portSWITCH_INT_NUMBER /;"	d
portSWITCH_INT_NUMBER	FreeRTOS/portable/oWatcom/16BitDOS/Flsh186/portmacro.h	/^#define portSWITCH_INT_NUMBER /;"	d
portSWITCH_INT_NUMBER	FreeRTOS/portable/oWatcom/16BitDOS/PC/portmacro.h	/^#define portSWITCH_INT_NUMBER /;"	d
portSWITCH_TO_USER_MODE	FreeRTOS/portable/GCC/ARM_CM3_MPU/portmacro.h	/^#define portSWITCH_TO_USER_MODE(/;"	d
portSYSCALL_RAISE_PRIORITY	FreeRTOS/portable/GCC/TriCore_1782/portmacro.h	/^#define portSYSCALL_RAISE_PRIORITY	/;"	d
portSYSCALL_TASK_YIELD	FreeRTOS/portable/GCC/TriCore_1782/portmacro.h	/^#define portSYSCALL_TASK_YIELD	/;"	d
portSYSCALL_TRAP	FreeRTOS/portable/GCC/TriCore_1782/port.c	/^#define portSYSCALL_TRAP	/;"	d	file:
portSYSTEM_INTERRUPT_PRIORITY_LEVEL	FreeRTOS/portable/GCC/CORTUS_APS3/portmacro.h	/^#define portSYSTEM_INTERRUPT_PRIORITY_LEVEL	/;"	d
portSYSTEM_PROGRAM_STATUS_WORD	FreeRTOS/portable/GCC/TriCore_1782/port.c	/^#define portSYSTEM_PROGRAM_STATUS_WORD	/;"	d	file:
portSetupTick	FreeRTOS/portable/WizC/PIC18/Drivers/Tick/Tick.c	/^void portSetupTick( void )$/;"	f	typeref:typename:void
portTASK_FUNCTION	FreeRTOS/portable/BCC/16BitDOS/Flsh186/prtmacro.h	/^#define portTASK_FUNCTION(/;"	d
portTASK_FUNCTION	FreeRTOS/portable/BCC/16BitDOS/PC/prtmacro.h	/^#define portTASK_FUNCTION(/;"	d
portTASK_FUNCTION	FreeRTOS/portable/CCS/MSP430X/portmacro.h	/^#define portTASK_FUNCTION(/;"	d
portTASK_FUNCTION	FreeRTOS/portable/CodeWarrior/ColdFire_V1/portmacro.h	/^#define portTASK_FUNCTION(/;"	d
portTASK_FUNCTION	FreeRTOS/portable/CodeWarrior/ColdFire_V2/portmacro.h	/^#define portTASK_FUNCTION(/;"	d
portTASK_FUNCTION	FreeRTOS/portable/CodeWarrior/HCS12/portmacro.h	/^#define portTASK_FUNCTION(/;"	d
portTASK_FUNCTION	FreeRTOS/portable/GCC/ARM7_AT91FR40008/portmacro.h	/^#define portTASK_FUNCTION(/;"	d
portTASK_FUNCTION	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/portmacro.h	/^#define portTASK_FUNCTION(/;"	d
portTASK_FUNCTION	FreeRTOS/portable/GCC/ARM7_LPC2000/portmacro.h	/^#define portTASK_FUNCTION(/;"	d
portTASK_FUNCTION	FreeRTOS/portable/GCC/ARM7_LPC23xx/portmacro.h	/^#define portTASK_FUNCTION(/;"	d
portTASK_FUNCTION	FreeRTOS/portable/GCC/ARM_CM0/portmacro.h	/^#define portTASK_FUNCTION(/;"	d
portTASK_FUNCTION	FreeRTOS/portable/GCC/ARM_CM3/portmacro.h	/^#define portTASK_FUNCTION(/;"	d
portTASK_FUNCTION	FreeRTOS/portable/GCC/ARM_CM3_MPU/portmacro.h	/^#define portTASK_FUNCTION(/;"	d
portTASK_FUNCTION	FreeRTOS/portable/GCC/ARM_CM4F/portmacro.h	/^#define portTASK_FUNCTION(/;"	d
portTASK_FUNCTION	FreeRTOS/portable/GCC/ATMega323/portmacro.h	/^#define portTASK_FUNCTION(/;"	d
portTASK_FUNCTION	FreeRTOS/portable/GCC/AVR32_UC3/portmacro.h	/^#define portTASK_FUNCTION(/;"	d
portTASK_FUNCTION	FreeRTOS/portable/GCC/CORTUS_APS3/portmacro.h	/^#define portTASK_FUNCTION(/;"	d
portTASK_FUNCTION	FreeRTOS/portable/GCC/ColdFire_V2/portmacro.h	/^#define portTASK_FUNCTION(/;"	d
portTASK_FUNCTION	FreeRTOS/portable/GCC/H8S2329/portmacro.h	/^#define portTASK_FUNCTION(/;"	d
portTASK_FUNCTION	FreeRTOS/portable/GCC/HCS12/portmacro.h	/^#define portTASK_FUNCTION(/;"	d
portTASK_FUNCTION	FreeRTOS/portable/GCC/MCF5235/portmacro.h	/^#define portTASK_FUNCTION(/;"	d
portTASK_FUNCTION	FreeRTOS/portable/GCC/MSP430F449/portmacro.h	/^#define portTASK_FUNCTION(/;"	d
portTASK_FUNCTION	FreeRTOS/portable/GCC/MicroBlaze/portmacro.h	/^#define portTASK_FUNCTION(/;"	d
portTASK_FUNCTION	FreeRTOS/portable/GCC/MicroBlazeV8/portmacro.h	/^#define portTASK_FUNCTION(/;"	d
portTASK_FUNCTION	FreeRTOS/portable/GCC/NiosII/portmacro.h	/^#define portTASK_FUNCTION(/;"	d
portTASK_FUNCTION	FreeRTOS/portable/GCC/PPC405_Xilinx/portmacro.h	/^#define portTASK_FUNCTION(/;"	d
portTASK_FUNCTION	FreeRTOS/portable/GCC/PPC440_Xilinx/portmacro.h	/^#define portTASK_FUNCTION(/;"	d
portTASK_FUNCTION	FreeRTOS/portable/GCC/RX600/portmacro.h	/^#define portTASK_FUNCTION(/;"	d
portTASK_FUNCTION	FreeRTOS/portable/GCC/STR75x/portmacro.h	/^#define portTASK_FUNCTION(/;"	d
portTASK_FUNCTION	FreeRTOS/portable/GCC/TriCore_1782/portmacro.h	/^#define portTASK_FUNCTION(/;"	d
portTASK_FUNCTION	FreeRTOS/portable/IAR/78K0R/portmacro.h	/^#define portTASK_FUNCTION(/;"	d
portTASK_FUNCTION	FreeRTOS/portable/IAR/ARM_CM0/portmacro.h	/^#define portTASK_FUNCTION(/;"	d
portTASK_FUNCTION	FreeRTOS/portable/IAR/ARM_CM3/portmacro.h	/^#define portTASK_FUNCTION(/;"	d
portTASK_FUNCTION	FreeRTOS/portable/IAR/ARM_CM4F/portmacro.h	/^#define portTASK_FUNCTION(/;"	d
portTASK_FUNCTION	FreeRTOS/portable/IAR/ATMega323/portmacro.h	/^#define portTASK_FUNCTION(/;"	d
portTASK_FUNCTION	FreeRTOS/portable/IAR/AVR32_UC3/portmacro.h	/^#define portTASK_FUNCTION(/;"	d
portTASK_FUNCTION	FreeRTOS/portable/IAR/AtmelSAM7S64/portmacro.h	/^#define portTASK_FUNCTION(/;"	d
portTASK_FUNCTION	FreeRTOS/portable/IAR/AtmelSAM9XE/portmacro.h	/^#define portTASK_FUNCTION(/;"	d
portTASK_FUNCTION	FreeRTOS/portable/IAR/LPC2000/portmacro.h	/^#define portTASK_FUNCTION(/;"	d
portTASK_FUNCTION	FreeRTOS/portable/IAR/MSP430/portmacro.h	/^#define portTASK_FUNCTION(/;"	d
portTASK_FUNCTION	FreeRTOS/portable/IAR/MSP430X/portmacro.h	/^#define portTASK_FUNCTION(/;"	d
portTASK_FUNCTION	FreeRTOS/portable/IAR/RL78/portmacro.h	/^#define portTASK_FUNCTION(/;"	d
portTASK_FUNCTION	FreeRTOS/portable/IAR/RX600/portmacro.h	/^#define portTASK_FUNCTION(/;"	d
portTASK_FUNCTION	FreeRTOS/portable/IAR/STR71x/portmacro.h	/^#define portTASK_FUNCTION(/;"	d
portTASK_FUNCTION	FreeRTOS/portable/IAR/STR75x/portmacro.h	/^#define portTASK_FUNCTION(/;"	d
portTASK_FUNCTION	FreeRTOS/portable/IAR/STR91x/portmacro.h	/^#define portTASK_FUNCTION(/;"	d
portTASK_FUNCTION	FreeRTOS/portable/IAR/V850ES/portmacro.h	/^#define portTASK_FUNCTION(/;"	d
portTASK_FUNCTION	FreeRTOS/portable/MPLAB/PIC18F/portmacro.h	/^#define portTASK_FUNCTION(/;"	d
portTASK_FUNCTION	FreeRTOS/portable/MPLAB/PIC24_dsPIC/portmacro.h	/^#define portTASK_FUNCTION(/;"	d
portTASK_FUNCTION	FreeRTOS/portable/MPLAB/PIC32MX/portmacro.h	/^#define portTASK_FUNCTION(/;"	d
portTASK_FUNCTION	FreeRTOS/portable/MSVC-MingW/portmacro.h	/^#define portTASK_FUNCTION(/;"	d
portTASK_FUNCTION	FreeRTOS/portable/Paradigm/Tern_EE/large_untested/portmacro.h	/^#define portTASK_FUNCTION(/;"	d
portTASK_FUNCTION	FreeRTOS/portable/Paradigm/Tern_EE/small/portmacro.h	/^#define portTASK_FUNCTION(/;"	d
portTASK_FUNCTION	FreeRTOS/portable/RVDS/ARM7_LPC21xx/portmacro.h	/^#define portTASK_FUNCTION(/;"	d
portTASK_FUNCTION	FreeRTOS/portable/RVDS/ARM_CM3/portmacro.h	/^#define portTASK_FUNCTION(/;"	d
portTASK_FUNCTION	FreeRTOS/portable/RVDS/ARM_CM4F/portmacro.h	/^#define portTASK_FUNCTION(/;"	d
portTASK_FUNCTION	FreeRTOS/portable/Renesas/RX200/portmacro.h	/^#define portTASK_FUNCTION(/;"	d
portTASK_FUNCTION	FreeRTOS/portable/Renesas/RX600/portmacro.h	/^#define portTASK_FUNCTION(/;"	d
portTASK_FUNCTION	FreeRTOS/portable/Renesas/SH2A_FPU/portmacro.h	/^#define portTASK_FUNCTION(/;"	d
portTASK_FUNCTION	FreeRTOS/portable/Rowley/MSP430F449/portmacro.h	/^#define portTASK_FUNCTION(/;"	d
portTASK_FUNCTION	FreeRTOS/portable/SDCC/Cygnal/portmacro.h	/^#define portTASK_FUNCTION(/;"	d
portTASK_FUNCTION	FreeRTOS/portable/Softune/MB91460/portmacro.h	/^#define portTASK_FUNCTION(/;"	d
portTASK_FUNCTION	FreeRTOS/portable/Softune/MB96340/portmacro.h	/^#define portTASK_FUNCTION(/;"	d
portTASK_FUNCTION	FreeRTOS/portable/Tasking/ARM_CM4F/portmacro.h	/^#define portTASK_FUNCTION(/;"	d
portTASK_FUNCTION	FreeRTOS/portable/WizC/PIC18/portmacro.h	/^#define portTASK_FUNCTION(/;"	d
portTASK_FUNCTION	FreeRTOS/portable/oWatcom/16BitDOS/Flsh186/portmacro.h	/^#define portTASK_FUNCTION(/;"	d
portTASK_FUNCTION	FreeRTOS/portable/oWatcom/16BitDOS/PC/portmacro.h	/^#define portTASK_FUNCTION(/;"	d
portTASK_FUNCTION	FreeRTOS/tasks.c	/^static portTASK_FUNCTION( prvIdleTask, pvParameters )$/;"	f	file:
portTASK_FUNCTION_PROTO	FreeRTOS/portable/BCC/16BitDOS/Flsh186/prtmacro.h	/^#define portTASK_FUNCTION_PROTO(/;"	d
portTASK_FUNCTION_PROTO	FreeRTOS/portable/BCC/16BitDOS/PC/prtmacro.h	/^#define portTASK_FUNCTION_PROTO(/;"	d
portTASK_FUNCTION_PROTO	FreeRTOS/portable/CCS/MSP430X/portmacro.h	/^#define portTASK_FUNCTION_PROTO(/;"	d
portTASK_FUNCTION_PROTO	FreeRTOS/portable/CodeWarrior/ColdFire_V1/portmacro.h	/^#define portTASK_FUNCTION_PROTO(/;"	d
portTASK_FUNCTION_PROTO	FreeRTOS/portable/CodeWarrior/ColdFire_V2/portmacro.h	/^#define portTASK_FUNCTION_PROTO(/;"	d
portTASK_FUNCTION_PROTO	FreeRTOS/portable/CodeWarrior/HCS12/portmacro.h	/^#define portTASK_FUNCTION_PROTO(/;"	d
portTASK_FUNCTION_PROTO	FreeRTOS/portable/GCC/ARM7_AT91FR40008/portmacro.h	/^#define portTASK_FUNCTION_PROTO(/;"	d
portTASK_FUNCTION_PROTO	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/portmacro.h	/^#define portTASK_FUNCTION_PROTO(/;"	d
portTASK_FUNCTION_PROTO	FreeRTOS/portable/GCC/ARM7_LPC2000/portmacro.h	/^#define portTASK_FUNCTION_PROTO(/;"	d
portTASK_FUNCTION_PROTO	FreeRTOS/portable/GCC/ARM7_LPC23xx/portmacro.h	/^#define portTASK_FUNCTION_PROTO(/;"	d
portTASK_FUNCTION_PROTO	FreeRTOS/portable/GCC/ARM_CM0/portmacro.h	/^#define portTASK_FUNCTION_PROTO(/;"	d
portTASK_FUNCTION_PROTO	FreeRTOS/portable/GCC/ARM_CM3/portmacro.h	/^#define portTASK_FUNCTION_PROTO(/;"	d
portTASK_FUNCTION_PROTO	FreeRTOS/portable/GCC/ARM_CM3_MPU/portmacro.h	/^#define portTASK_FUNCTION_PROTO(/;"	d
portTASK_FUNCTION_PROTO	FreeRTOS/portable/GCC/ARM_CM4F/portmacro.h	/^#define portTASK_FUNCTION_PROTO(/;"	d
portTASK_FUNCTION_PROTO	FreeRTOS/portable/GCC/ATMega323/portmacro.h	/^#define portTASK_FUNCTION_PROTO(/;"	d
portTASK_FUNCTION_PROTO	FreeRTOS/portable/GCC/AVR32_UC3/portmacro.h	/^#define portTASK_FUNCTION_PROTO(/;"	d
portTASK_FUNCTION_PROTO	FreeRTOS/portable/GCC/CORTUS_APS3/portmacro.h	/^#define portTASK_FUNCTION_PROTO(/;"	d
portTASK_FUNCTION_PROTO	FreeRTOS/portable/GCC/ColdFire_V2/portmacro.h	/^#define portTASK_FUNCTION_PROTO(/;"	d
portTASK_FUNCTION_PROTO	FreeRTOS/portable/GCC/H8S2329/portmacro.h	/^#define portTASK_FUNCTION_PROTO(/;"	d
portTASK_FUNCTION_PROTO	FreeRTOS/portable/GCC/HCS12/portmacro.h	/^#define portTASK_FUNCTION_PROTO(/;"	d
portTASK_FUNCTION_PROTO	FreeRTOS/portable/GCC/MCF5235/portmacro.h	/^#define portTASK_FUNCTION_PROTO(/;"	d
portTASK_FUNCTION_PROTO	FreeRTOS/portable/GCC/MSP430F449/portmacro.h	/^#define portTASK_FUNCTION_PROTO(/;"	d
portTASK_FUNCTION_PROTO	FreeRTOS/portable/GCC/MicroBlaze/portmacro.h	/^#define portTASK_FUNCTION_PROTO(/;"	d
portTASK_FUNCTION_PROTO	FreeRTOS/portable/GCC/MicroBlazeV8/portmacro.h	/^#define portTASK_FUNCTION_PROTO(/;"	d
portTASK_FUNCTION_PROTO	FreeRTOS/portable/GCC/NiosII/portmacro.h	/^#define portTASK_FUNCTION_PROTO(/;"	d
portTASK_FUNCTION_PROTO	FreeRTOS/portable/GCC/PPC405_Xilinx/portmacro.h	/^#define portTASK_FUNCTION_PROTO(/;"	d
portTASK_FUNCTION_PROTO	FreeRTOS/portable/GCC/PPC440_Xilinx/portmacro.h	/^#define portTASK_FUNCTION_PROTO(/;"	d
portTASK_FUNCTION_PROTO	FreeRTOS/portable/GCC/RX600/portmacro.h	/^#define portTASK_FUNCTION_PROTO(/;"	d
portTASK_FUNCTION_PROTO	FreeRTOS/portable/GCC/STR75x/portmacro.h	/^#define portTASK_FUNCTION_PROTO(/;"	d
portTASK_FUNCTION_PROTO	FreeRTOS/portable/GCC/TriCore_1782/portmacro.h	/^#define portTASK_FUNCTION_PROTO(/;"	d
portTASK_FUNCTION_PROTO	FreeRTOS/portable/IAR/78K0R/portmacro.h	/^#define portTASK_FUNCTION_PROTO(/;"	d
portTASK_FUNCTION_PROTO	FreeRTOS/portable/IAR/ARM_CM0/portmacro.h	/^#define portTASK_FUNCTION_PROTO(/;"	d
portTASK_FUNCTION_PROTO	FreeRTOS/portable/IAR/ARM_CM3/portmacro.h	/^#define portTASK_FUNCTION_PROTO(/;"	d
portTASK_FUNCTION_PROTO	FreeRTOS/portable/IAR/ARM_CM4F/portmacro.h	/^#define portTASK_FUNCTION_PROTO(/;"	d
portTASK_FUNCTION_PROTO	FreeRTOS/portable/IAR/ATMega323/portmacro.h	/^#define portTASK_FUNCTION_PROTO(/;"	d
portTASK_FUNCTION_PROTO	FreeRTOS/portable/IAR/AVR32_UC3/portmacro.h	/^#define portTASK_FUNCTION_PROTO(/;"	d
portTASK_FUNCTION_PROTO	FreeRTOS/portable/IAR/AtmelSAM7S64/portmacro.h	/^#define portTASK_FUNCTION_PROTO(/;"	d
portTASK_FUNCTION_PROTO	FreeRTOS/portable/IAR/AtmelSAM9XE/portmacro.h	/^#define portTASK_FUNCTION_PROTO(/;"	d
portTASK_FUNCTION_PROTO	FreeRTOS/portable/IAR/LPC2000/portmacro.h	/^#define portTASK_FUNCTION_PROTO(/;"	d
portTASK_FUNCTION_PROTO	FreeRTOS/portable/IAR/MSP430/portmacro.h	/^#define portTASK_FUNCTION_PROTO(/;"	d
portTASK_FUNCTION_PROTO	FreeRTOS/portable/IAR/MSP430X/portmacro.h	/^#define portTASK_FUNCTION_PROTO(/;"	d
portTASK_FUNCTION_PROTO	FreeRTOS/portable/IAR/RL78/portmacro.h	/^#define portTASK_FUNCTION_PROTO(/;"	d
portTASK_FUNCTION_PROTO	FreeRTOS/portable/IAR/RX600/portmacro.h	/^#define portTASK_FUNCTION_PROTO(/;"	d
portTASK_FUNCTION_PROTO	FreeRTOS/portable/IAR/STR71x/portmacro.h	/^#define portTASK_FUNCTION_PROTO(/;"	d
portTASK_FUNCTION_PROTO	FreeRTOS/portable/IAR/STR75x/portmacro.h	/^#define portTASK_FUNCTION_PROTO(/;"	d
portTASK_FUNCTION_PROTO	FreeRTOS/portable/IAR/STR91x/portmacro.h	/^#define portTASK_FUNCTION_PROTO(/;"	d
portTASK_FUNCTION_PROTO	FreeRTOS/portable/IAR/V850ES/portmacro.h	/^#define portTASK_FUNCTION_PROTO(/;"	d
portTASK_FUNCTION_PROTO	FreeRTOS/portable/MPLAB/PIC18F/portmacro.h	/^#define portTASK_FUNCTION_PROTO(/;"	d
portTASK_FUNCTION_PROTO	FreeRTOS/portable/MPLAB/PIC24_dsPIC/portmacro.h	/^#define portTASK_FUNCTION_PROTO(/;"	d
portTASK_FUNCTION_PROTO	FreeRTOS/portable/MPLAB/PIC32MX/portmacro.h	/^#define portTASK_FUNCTION_PROTO(/;"	d
portTASK_FUNCTION_PROTO	FreeRTOS/portable/MSVC-MingW/portmacro.h	/^#define portTASK_FUNCTION_PROTO(/;"	d
portTASK_FUNCTION_PROTO	FreeRTOS/portable/Paradigm/Tern_EE/large_untested/portmacro.h	/^#define portTASK_FUNCTION_PROTO(/;"	d
portTASK_FUNCTION_PROTO	FreeRTOS/portable/Paradigm/Tern_EE/small/portmacro.h	/^#define portTASK_FUNCTION_PROTO(/;"	d
portTASK_FUNCTION_PROTO	FreeRTOS/portable/RVDS/ARM7_LPC21xx/portmacro.h	/^#define portTASK_FUNCTION_PROTO(/;"	d
portTASK_FUNCTION_PROTO	FreeRTOS/portable/RVDS/ARM_CM3/portmacro.h	/^#define portTASK_FUNCTION_PROTO(/;"	d
portTASK_FUNCTION_PROTO	FreeRTOS/portable/RVDS/ARM_CM4F/portmacro.h	/^#define portTASK_FUNCTION_PROTO(/;"	d
portTASK_FUNCTION_PROTO	FreeRTOS/portable/Renesas/RX200/portmacro.h	/^#define portTASK_FUNCTION_PROTO(/;"	d
portTASK_FUNCTION_PROTO	FreeRTOS/portable/Renesas/RX600/portmacro.h	/^#define portTASK_FUNCTION_PROTO(/;"	d
portTASK_FUNCTION_PROTO	FreeRTOS/portable/Renesas/SH2A_FPU/portmacro.h	/^#define portTASK_FUNCTION_PROTO(/;"	d
portTASK_FUNCTION_PROTO	FreeRTOS/portable/Rowley/MSP430F449/portmacro.h	/^#define portTASK_FUNCTION_PROTO(/;"	d
portTASK_FUNCTION_PROTO	FreeRTOS/portable/SDCC/Cygnal/portmacro.h	/^#define portTASK_FUNCTION_PROTO(/;"	d
portTASK_FUNCTION_PROTO	FreeRTOS/portable/Softune/MB91460/portmacro.h	/^#define portTASK_FUNCTION_PROTO(/;"	d
portTASK_FUNCTION_PROTO	FreeRTOS/portable/Softune/MB96340/portmacro.h	/^#define portTASK_FUNCTION_PROTO(/;"	d
portTASK_FUNCTION_PROTO	FreeRTOS/portable/Tasking/ARM_CM4F/portmacro.h	/^#define portTASK_FUNCTION_PROTO(/;"	d
portTASK_FUNCTION_PROTO	FreeRTOS/portable/WizC/PIC18/portmacro.h	/^#define portTASK_FUNCTION_PROTO	/;"	d
portTASK_FUNCTION_PROTO	FreeRTOS/portable/oWatcom/16BitDOS/Flsh186/portmacro.h	/^#define portTASK_FUNCTION_PROTO(/;"	d
portTASK_FUNCTION_PROTO	FreeRTOS/portable/oWatcom/16BitDOS/PC/portmacro.h	/^#define portTASK_FUNCTION_PROTO(/;"	d
portTASK_SWITCH_FROM_ISR	FreeRTOS/portable/CodeWarrior/HCS12/portmacro.h	/^#define portTASK_SWITCH_FROM_ISR(/;"	d
portTASK_SWITCH_FROM_ISR	FreeRTOS/portable/GCC/HCS12/portmacro.h	/^#define portTASK_SWITCH_FROM_ISR(/;"	d
portTGRA_INTERRUPT_ENABLE	FreeRTOS/portable/GCC/H8S2329/port.c	/^#define portTGRA_INTERRUPT_ENABLE	/;"	d	file:
portTHUMB_MODE_BIT	FreeRTOS/portable/GCC/ARM7_AT91FR40008/port.c	/^#define portTHUMB_MODE_BIT	/;"	d	file:
portTHUMB_MODE_BIT	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/port.c	/^#define portTHUMB_MODE_BIT	/;"	d	file:
portTHUMB_MODE_BIT	FreeRTOS/portable/GCC/ARM7_LPC2000/port.c	/^#define portTHUMB_MODE_BIT	/;"	d	file:
portTHUMB_MODE_BIT	FreeRTOS/portable/GCC/ARM7_LPC23xx/port.c	/^#define portTHUMB_MODE_BIT	/;"	d	file:
portTHUMB_MODE_BIT	FreeRTOS/portable/GCC/STR75x/port.c	/^#define portTHUMB_MODE_BIT	/;"	d	file:
portTHUMB_MODE_BIT	FreeRTOS/portable/IAR/AtmelSAM7S64/port.c	/^#define portTHUMB_MODE_BIT	/;"	d	file:
portTHUMB_MODE_BIT	FreeRTOS/portable/IAR/AtmelSAM9XE/port.c	/^#define portTHUMB_MODE_BIT	/;"	d	file:
portTHUMB_MODE_BIT	FreeRTOS/portable/IAR/LPC2000/port.c	/^#define portTHUMB_MODE_BIT	/;"	d	file:
portTHUMB_MODE_BIT	FreeRTOS/portable/IAR/STR71x/port.c	/^#define portTHUMB_MODE_BIT	/;"	d	file:
portTHUMB_MODE_BIT	FreeRTOS/portable/RVDS/ARM7_LPC21xx/port.c	/^#define portTHUMB_MODE_BIT	/;"	d	file:
portTICKS_PER_DOS_TICK	FreeRTOS/portable/BCC/16BitDOS/PC/prtmacro.h	/^#define portTICKS_PER_DOS_TICK	/;"	d
portTICKS_PER_DOS_TICK	FreeRTOS/portable/oWatcom/16BitDOS/PC/portmacro.h	/^#define portTICKS_PER_DOS_TICK	/;"	d
portTICK_PRIORITY_6	FreeRTOS/portable/GCC/ARM7_AT91FR40008/port.c	/^#define portTICK_PRIORITY_6	/;"	d	file:
portTICK_RATE_MS	FreeRTOS/portable/BCC/16BitDOS/Flsh186/prtmacro.h	/^#define portTICK_RATE_MS	/;"	d
portTICK_RATE_MS	FreeRTOS/portable/BCC/16BitDOS/PC/prtmacro.h	/^#define portTICK_RATE_MS	/;"	d
portTICK_RATE_MS	FreeRTOS/portable/CCS/MSP430X/portmacro.h	/^#define portTICK_RATE_MS	/;"	d
portTICK_RATE_MS	FreeRTOS/portable/CodeWarrior/ColdFire_V1/portmacro.h	/^#define portTICK_RATE_MS	/;"	d
portTICK_RATE_MS	FreeRTOS/portable/CodeWarrior/ColdFire_V2/portmacro.h	/^#define portTICK_RATE_MS	/;"	d
portTICK_RATE_MS	FreeRTOS/portable/CodeWarrior/HCS12/portmacro.h	/^#define portTICK_RATE_MS	/;"	d
portTICK_RATE_MS	FreeRTOS/portable/GCC/ARM7_AT91FR40008/portmacro.h	/^#define portTICK_RATE_MS	/;"	d
portTICK_RATE_MS	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/portmacro.h	/^#define portTICK_RATE_MS	/;"	d
portTICK_RATE_MS	FreeRTOS/portable/GCC/ARM7_LPC2000/portmacro.h	/^#define portTICK_RATE_MS	/;"	d
portTICK_RATE_MS	FreeRTOS/portable/GCC/ARM7_LPC23xx/portmacro.h	/^#define portTICK_RATE_MS	/;"	d
portTICK_RATE_MS	FreeRTOS/portable/GCC/ARM_CM0/portmacro.h	/^#define portTICK_RATE_MS	/;"	d
portTICK_RATE_MS	FreeRTOS/portable/GCC/ARM_CM3/portmacro.h	/^#define portTICK_RATE_MS	/;"	d
portTICK_RATE_MS	FreeRTOS/portable/GCC/ARM_CM3_MPU/portmacro.h	/^#define portTICK_RATE_MS	/;"	d
portTICK_RATE_MS	FreeRTOS/portable/GCC/ARM_CM4F/portmacro.h	/^#define portTICK_RATE_MS	/;"	d
portTICK_RATE_MS	FreeRTOS/portable/GCC/ATMega323/portmacro.h	/^#define portTICK_RATE_MS	/;"	d
portTICK_RATE_MS	FreeRTOS/portable/GCC/AVR32_UC3/portmacro.h	/^#define portTICK_RATE_MS /;"	d
portTICK_RATE_MS	FreeRTOS/portable/GCC/CORTUS_APS3/portmacro.h	/^#define portTICK_RATE_MS	/;"	d
portTICK_RATE_MS	FreeRTOS/portable/GCC/ColdFire_V2/portmacro.h	/^#define portTICK_RATE_MS	/;"	d
portTICK_RATE_MS	FreeRTOS/portable/GCC/H8S2329/portmacro.h	/^#define portTICK_RATE_MS	/;"	d
portTICK_RATE_MS	FreeRTOS/portable/GCC/HCS12/portmacro.h	/^#define portTICK_RATE_MS	/;"	d
portTICK_RATE_MS	FreeRTOS/portable/GCC/MCF5235/portmacro.h	/^#define portTICK_RATE_MS /;"	d
portTICK_RATE_MS	FreeRTOS/portable/GCC/MSP430F449/portmacro.h	/^#define portTICK_RATE_MS	/;"	d
portTICK_RATE_MS	FreeRTOS/portable/GCC/MicroBlaze/portmacro.h	/^#define portTICK_RATE_MS	/;"	d
portTICK_RATE_MS	FreeRTOS/portable/GCC/MicroBlazeV8/portmacro.h	/^#define portTICK_RATE_MS	/;"	d
portTICK_RATE_MS	FreeRTOS/portable/GCC/NiosII/portmacro.h	/^#define portTICK_RATE_MS	/;"	d
portTICK_RATE_MS	FreeRTOS/portable/GCC/PPC405_Xilinx/portmacro.h	/^#define portTICK_RATE_MS	/;"	d
portTICK_RATE_MS	FreeRTOS/portable/GCC/PPC440_Xilinx/portmacro.h	/^#define portTICK_RATE_MS	/;"	d
portTICK_RATE_MS	FreeRTOS/portable/GCC/RX600/portmacro.h	/^#define portTICK_RATE_MS	/;"	d
portTICK_RATE_MS	FreeRTOS/portable/GCC/STR75x/portmacro.h	/^#define portTICK_RATE_MS	/;"	d
portTICK_RATE_MS	FreeRTOS/portable/GCC/TriCore_1782/portmacro.h	/^#define portTICK_RATE_MS	/;"	d
portTICK_RATE_MS	FreeRTOS/portable/IAR/78K0R/portmacro.h	/^#define portTICK_RATE_MS	/;"	d
portTICK_RATE_MS	FreeRTOS/portable/IAR/ARM_CM0/portmacro.h	/^#define portTICK_RATE_MS	/;"	d
portTICK_RATE_MS	FreeRTOS/portable/IAR/ARM_CM3/portmacro.h	/^#define portTICK_RATE_MS	/;"	d
portTICK_RATE_MS	FreeRTOS/portable/IAR/ARM_CM4F/portmacro.h	/^#define portTICK_RATE_MS	/;"	d
portTICK_RATE_MS	FreeRTOS/portable/IAR/ATMega323/portmacro.h	/^#define portTICK_RATE_MS	/;"	d
portTICK_RATE_MS	FreeRTOS/portable/IAR/AVR32_UC3/portmacro.h	/^#define portTICK_RATE_MS /;"	d
portTICK_RATE_MS	FreeRTOS/portable/IAR/AtmelSAM7S64/portmacro.h	/^#define portTICK_RATE_MS	/;"	d
portTICK_RATE_MS	FreeRTOS/portable/IAR/AtmelSAM9XE/portmacro.h	/^#define portTICK_RATE_MS	/;"	d
portTICK_RATE_MS	FreeRTOS/portable/IAR/LPC2000/portmacro.h	/^#define portTICK_RATE_MS	/;"	d
portTICK_RATE_MS	FreeRTOS/portable/IAR/MSP430/portmacro.h	/^#define portTICK_RATE_MS	/;"	d
portTICK_RATE_MS	FreeRTOS/portable/IAR/MSP430X/portmacro.h	/^#define portTICK_RATE_MS	/;"	d
portTICK_RATE_MS	FreeRTOS/portable/IAR/RL78/portmacro.h	/^#define portTICK_RATE_MS	/;"	d
portTICK_RATE_MS	FreeRTOS/portable/IAR/RX600/portmacro.h	/^#define portTICK_RATE_MS	/;"	d
portTICK_RATE_MS	FreeRTOS/portable/IAR/STR71x/portmacro.h	/^#define portTICK_RATE_MS	/;"	d
portTICK_RATE_MS	FreeRTOS/portable/IAR/STR75x/portmacro.h	/^#define portTICK_RATE_MS	/;"	d
portTICK_RATE_MS	FreeRTOS/portable/IAR/STR91x/portmacro.h	/^#define portTICK_RATE_MS	/;"	d
portTICK_RATE_MS	FreeRTOS/portable/IAR/V850ES/portmacro.h	/^#define portTICK_RATE_MS	/;"	d
portTICK_RATE_MS	FreeRTOS/portable/MPLAB/PIC18F/portmacro.h	/^#define portTICK_RATE_MS	/;"	d
portTICK_RATE_MS	FreeRTOS/portable/MPLAB/PIC24_dsPIC/portmacro.h	/^#define portTICK_RATE_MS	/;"	d
portTICK_RATE_MS	FreeRTOS/portable/MPLAB/PIC32MX/portmacro.h	/^#define portTICK_RATE_MS	/;"	d
portTICK_RATE_MS	FreeRTOS/portable/MSVC-MingW/portmacro.h	/^#define portTICK_RATE_MS	/;"	d
portTICK_RATE_MS	FreeRTOS/portable/Paradigm/Tern_EE/large_untested/portmacro.h	/^#define portTICK_RATE_MS	/;"	d
portTICK_RATE_MS	FreeRTOS/portable/Paradigm/Tern_EE/small/portmacro.h	/^#define portTICK_RATE_MS	/;"	d
portTICK_RATE_MS	FreeRTOS/portable/RVDS/ARM7_LPC21xx/portmacro.h	/^#define portTICK_RATE_MS	/;"	d
portTICK_RATE_MS	FreeRTOS/portable/RVDS/ARM_CM3/portmacro.h	/^#define portTICK_RATE_MS	/;"	d
portTICK_RATE_MS	FreeRTOS/portable/RVDS/ARM_CM4F/portmacro.h	/^#define portTICK_RATE_MS	/;"	d
portTICK_RATE_MS	FreeRTOS/portable/Renesas/RX200/portmacro.h	/^#define portTICK_RATE_MS	/;"	d
portTICK_RATE_MS	FreeRTOS/portable/Renesas/RX600/portmacro.h	/^#define portTICK_RATE_MS	/;"	d
portTICK_RATE_MS	FreeRTOS/portable/Renesas/SH2A_FPU/portmacro.h	/^#define portTICK_RATE_MS	/;"	d
portTICK_RATE_MS	FreeRTOS/portable/Rowley/MSP430F449/portmacro.h	/^#define portTICK_RATE_MS	/;"	d
portTICK_RATE_MS	FreeRTOS/portable/SDCC/Cygnal/portmacro.h	/^#define portTICK_RATE_MS	/;"	d
portTICK_RATE_MS	FreeRTOS/portable/Softune/MB91460/portmacro.h	/^#define portTICK_RATE_MS	/;"	d
portTICK_RATE_MS	FreeRTOS/portable/Softune/MB96340/portmacro.h	/^#define portTICK_RATE_MS	/;"	d
portTICK_RATE_MS	FreeRTOS/portable/Tasking/ARM_CM4F/portmacro.h	/^#define portTICK_RATE_MS	/;"	d
portTICK_RATE_MS	FreeRTOS/portable/WizC/PIC18/portmacro.h	/^#define portTICK_RATE_MS	/;"	d
portTICK_RATE_MS	FreeRTOS/portable/oWatcom/16BitDOS/Flsh186/portmacro.h	/^#define portTICK_RATE_MS /;"	d
portTICK_RATE_MS	FreeRTOS/portable/oWatcom/16BitDOS/PC/portmacro.h	/^#define portTICK_RATE_MS /;"	d
portTIMER_0_CONTROL_REGISTER	FreeRTOS/portable/BCC/16BitDOS/Flsh186/port.c	/^#define portTIMER_0_CONTROL_REGISTER	/;"	d	file:
portTIMER_0_CONTROL_REGISTER	FreeRTOS/portable/oWatcom/16BitDOS/Flsh186/port.c	/^#define portTIMER_0_CONTROL_REGISTER	/;"	d	file:
portTIMER_1_CONTROL_REGISTER	FreeRTOS/portable/BCC/16BitDOS/Flsh186/port.c	/^#define portTIMER_1_CONTROL_REGISTER	/;"	d	file:
portTIMER_1_CONTROL_REGISTER	FreeRTOS/portable/oWatcom/16BitDOS/Flsh186/port.c	/^#define portTIMER_1_CONTROL_REGISTER	/;"	d	file:
portTIMER_2_INTERRUPT_ENABLE	FreeRTOS/portable/SDCC/Cygnal/port.c	/^#define portTIMER_2_INTERRUPT_ENABLE	/;"	d	file:
portTIMER_AIC_CHANNEL	FreeRTOS/portable/GCC/ARM7_AT91FR40008/portmacro.h	/^#define portTIMER_AIC_CHANNEL	/;"	d
portTIMER_CHANNEL	FreeRTOS/portable/GCC/H8S2329/port.c	/^#define portTIMER_CHANNEL	/;"	d	file:
portTIMER_CLK_ENABLE_BIT	FreeRTOS/portable/GCC/ARM7_AT91FR40008/portmacro.h	/^#define portTIMER_CLK_ENABLE_BIT	/;"	d
portTIMER_COMPARE	FreeRTOS/portable/Paradigm/Tern_EE/large_untested/port.c	/^#define portTIMER_COMPARE /;"	d	file:
portTIMER_COMPARE	FreeRTOS/portable/Paradigm/Tern_EE/small/port.c	/^#define portTIMER_COMPARE /;"	d	file:
portTIMER_COMPARE_BASE	FreeRTOS/portable/WizC/PIC18/Drivers/Tick/Tick.c	/^#define	portTIMER_COMPARE_BASE	/;"	d	file:
portTIMER_COMPARE_PS0	FreeRTOS/portable/WizC/PIC18/Drivers/Tick/Tick.c	/^	#define portTIMER_COMPARE_PS0	/;"	d	file:
portTIMER_COMPARE_PS1	FreeRTOS/portable/WizC/PIC18/Drivers/Tick/Tick.c	/^	#define portTIMER_COMPARE_PS1	/;"	d	file:
portTIMER_COMPARE_VALUE	FreeRTOS/portable/WizC/PIC18/Drivers/Tick/Tick.c	/^	#define	portTIMER_COMPARE_VALUE	/;"	d	file:
portTIMER_EOI_TYPE	FreeRTOS/portable/BCC/16BitDOS/Flsh186/port.c	/^#define portTIMER_EOI_TYPE	/;"	d	file:
portTIMER_EOI_TYPE	FreeRTOS/portable/oWatcom/16BitDOS/Flsh186/port.c	/^#define portTIMER_EOI_TYPE	/;"	d	file:
portTIMER_FOSC_SCALE	FreeRTOS/portable/MPLAB/PIC18F/port.c	/^#define portTIMER_FOSC_SCALE	/;"	d	file:
portTIMER_INTERRUPT_ENABLE	FreeRTOS/portable/BCC/16BitDOS/Flsh186/port.c	/^#define portTIMER_INTERRUPT_ENABLE	/;"	d	file:
portTIMER_INTERRUPT_ENABLE	FreeRTOS/portable/oWatcom/16BitDOS/Flsh186/port.c	/^#define portTIMER_INTERRUPT_ENABLE	/;"	d	file:
portTIMER_INT_NUMBER	FreeRTOS/portable/BCC/16BitDOS/Flsh186/port.c	/^#define portTIMER_INT_NUMBER	/;"	d	file:
portTIMER_INT_NUMBER	FreeRTOS/portable/BCC/16BitDOS/PC/port.c	/^#define portTIMER_INT_NUMBER	/;"	d	file:
portTIMER_INT_NUMBER	FreeRTOS/portable/oWatcom/16BitDOS/Flsh186/port.c	/^#define portTIMER_INT_NUMBER	/;"	d	file:
portTIMER_INT_NUMBER	FreeRTOS/portable/oWatcom/16BitDOS/PC/port.c	/^#define portTIMER_INT_NUMBER	/;"	d	file:
portTIMER_MATCH_ISR_BIT	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/portISR.c	/^#define portTIMER_MATCH_ISR_BIT	/;"	d	file:
portTIMER_MATCH_ISR_BIT	FreeRTOS/portable/GCC/ARM7_LPC2000/portISR.c	/^#define portTIMER_MATCH_ISR_BIT	/;"	d	file:
portTIMER_MATCH_ISR_BIT	FreeRTOS/portable/GCC/ARM7_LPC23xx/portISR.c	/^#define portTIMER_MATCH_ISR_BIT	/;"	d	file:
portTIMER_MATCH_ISR_BIT	FreeRTOS/portable/IAR/LPC2000/port.c	/^#define portTIMER_MATCH_ISR_BIT	/;"	d	file:
portTIMER_MATCH_ISR_BIT	FreeRTOS/portable/RVDS/ARM7_LPC21xx/port.c	/^#define portTIMER_MATCH_ISR_BIT	/;"	d	file:
portTIMER_PRESCALE	FreeRTOS/portable/MPLAB/PIC24_dsPIC/port.c	/^#define portTIMER_PRESCALE /;"	d	file:
portTIMER_PRESCALE	FreeRTOS/portable/MPLAB/PIC32MX/port.c	/^#define portTIMER_PRESCALE /;"	d	file:
portTIMER_REG_BASE_PTR	FreeRTOS/portable/GCC/ARM7_AT91FR40008/portmacro.h	/^#define portTIMER_REG_BASE_PTR	/;"	d
portTIMER_VIC_CHANNEL	FreeRTOS/portable/GCC/ARM7_LPC2000/port.c	/^#define portTIMER_VIC_CHANNEL	/;"	d	file:
portTIMER_VIC_CHANNEL	FreeRTOS/portable/GCC/ARM7_LPC23xx/port.c	/^#define portTIMER_VIC_CHANNEL /;"	d	file:
portTIMER_VIC_CHANNEL	FreeRTOS/portable/IAR/LPC2000/port.c	/^#define portTIMER_VIC_CHANNEL	/;"	d	file:
portTIMER_VIC_CHANNEL	FreeRTOS/portable/RVDS/ARM7_LPC21xx/port.c	/^#define portTIMER_VIC_CHANNEL	/;"	d	file:
portTIMER_VIC_CHANNEL_BIT	FreeRTOS/portable/GCC/ARM7_LPC2000/port.c	/^#define portTIMER_VIC_CHANNEL_BIT	/;"	d	file:
portTIMER_VIC_CHANNEL_BIT	FreeRTOS/portable/GCC/ARM7_LPC23xx/port.c	/^#define portTIMER_VIC_CHANNEL_BIT /;"	d	file:
portTIMER_VIC_CHANNEL_BIT	FreeRTOS/portable/IAR/LPC2000/port.c	/^#define portTIMER_VIC_CHANNEL_BIT	/;"	d	file:
portTIMER_VIC_CHANNEL_BIT	FreeRTOS/portable/RVDS/ARM7_LPC21xx/port.c	/^#define portTIMER_VIC_CHANNEL_BIT	/;"	d	file:
portTIMER_VIC_ENABLE	FreeRTOS/portable/GCC/ARM7_LPC2000/port.c	/^#define portTIMER_VIC_ENABLE	/;"	d	file:
portTIMER_VIC_ENABLE	FreeRTOS/portable/GCC/ARM7_LPC23xx/port.c	/^#define portTIMER_VIC_ENABLE /;"	d	file:
portTIMER_VIC_ENABLE	FreeRTOS/portable/IAR/LPC2000/port.c	/^#define portTIMER_VIC_ENABLE	/;"	d	file:
portTIMER_VIC_ENABLE	FreeRTOS/portable/RVDS/ARM7_LPC21xx/port.c	/^#define portTIMER_VIC_ENABLE	/;"	d	file:
portTIN_ASSERT_ARITHMETIC_OVERFLOW	FreeRTOS/portable/GCC/TriCore_1782/porttrap.c	/^#define portTIN_ASSERT_ARITHMETIC_OVERFLOW	/;"	d	file:
portTIN_ASSERT_STICKY_ARITHMETIC_OVERFLOW	FreeRTOS/portable/GCC/TriCore_1782/porttrap.c	/^#define portTIN_ASSERT_STICKY_ARITHMETIC_OVERFLOW	/;"	d	file:
portTIN_CM_CALL_DEPTH_OVERFLOW	FreeRTOS/portable/GCC/TriCore_1782/porttrap.c	/^#define portTIN_CM_CALL_DEPTH_OVERFLOW	/;"	d	file:
portTIN_CM_CALL_DEPTH_UNDEFLOW	FreeRTOS/portable/GCC/TriCore_1782/porttrap.c	/^#define portTIN_CM_CALL_DEPTH_UNDEFLOW	/;"	d	file:
portTIN_CM_CALL_STACK_UNDERFLOW	FreeRTOS/portable/GCC/TriCore_1782/porttrap.c	/^#define portTIN_CM_CALL_STACK_UNDERFLOW	/;"	d	file:
portTIN_CM_CONTEXT_TYPE	FreeRTOS/portable/GCC/TriCore_1782/porttrap.c	/^#define portTIN_CM_CONTEXT_TYPE	/;"	d	file:
portTIN_CM_FREE_CONTEXT_LIST_DEPLETION	FreeRTOS/portable/GCC/TriCore_1782/porttrap.c	/^#define portTIN_CM_FREE_CONTEXT_LIST_DEPLETION	/;"	d	file:
portTIN_CM_FREE_CONTEXT_LIST_UNDERFLOW	FreeRTOS/portable/GCC/TriCore_1782/porttrap.c	/^#define portTIN_CM_FREE_CONTEXT_LIST_UNDERFLOW	/;"	d	file:
portTIN_CM_NESTING_ERROR	FreeRTOS/portable/GCC/TriCore_1782/porttrap.c	/^#define portTIN_CM_NESTING_ERROR	/;"	d	file:
portTIN_IE_DATA_ADDRESS_ALIGNMENT	FreeRTOS/portable/GCC/TriCore_1782/porttrap.c	/^#define portTIN_IE_DATA_ADDRESS_ALIGNMENT	/;"	d	file:
portTIN_IE_ILLEGAL_OPCODE	FreeRTOS/portable/GCC/TriCore_1782/porttrap.c	/^#define portTIN_IE_ILLEGAL_OPCODE	/;"	d	file:
portTIN_IE_INVALID_LOCAL_MEMORY_ADDRESS	FreeRTOS/portable/GCC/TriCore_1782/porttrap.c	/^#define portTIN_IE_INVALID_LOCAL_MEMORY_ADDRESS	/;"	d	file:
portTIN_IE_INVALID_OPERAND	FreeRTOS/portable/GCC/TriCore_1782/porttrap.c	/^#define portTIN_IE_INVALID_OPERAND	/;"	d	file:
portTIN_IE_UNIMPLEMENTED_OPCODE	FreeRTOS/portable/GCC/TriCore_1782/porttrap.c	/^#define portTIN_IE_UNIMPLEMENTED_OPCODE	/;"	d	file:
portTIN_IPT_MEMORY_PROTECTION_EXECUTION	FreeRTOS/portable/GCC/TriCore_1782/porttrap.c	/^#define portTIN_IPT_MEMORY_PROTECTION_EXECUTION	/;"	d	file:
portTIN_IPT_MEMORY_PROTECTION_GLOBAL_REGISTER_WRITE_PROTECTION	FreeRTOS/portable/GCC/TriCore_1782/porttrap.c	/^#define portTIN_IPT_MEMORY_PROTECTION_GLOBAL_REGISTER_WRITE_PROTECTION	/;"	d	file:
portTIN_IPT_MEMORY_PROTECTION_NULL_ADDRESS	FreeRTOS/portable/GCC/TriCore_1782/porttrap.c	/^#define portTIN_IPT_MEMORY_PROTECTION_NULL_ADDRESS	/;"	d	file:
portTIN_IPT_MEMORY_PROTECTION_PERIPHERAL_ACCESS	FreeRTOS/portable/GCC/TriCore_1782/porttrap.c	/^#define portTIN_IPT_MEMORY_PROTECTION_PERIPHERAL_ACCESS	/;"	d	file:
portTIN_IPT_MEMORY_PROTECTION_READ	FreeRTOS/portable/GCC/TriCore_1782/porttrap.c	/^#define portTIN_IPT_MEMORY_PROTECTION_READ	/;"	d	file:
portTIN_IPT_MEMORY_PROTECTION_WRITE	FreeRTOS/portable/GCC/TriCore_1782/porttrap.c	/^#define portTIN_IPT_MEMORY_PROTECTION_WRITE	/;"	d	file:
portTIN_IPT_PRIVILIGED_INSTRUCTION	FreeRTOS/portable/GCC/TriCore_1782/porttrap.c	/^#define portTIN_IPT_PRIVILIGED_INSTRUCTION	/;"	d	file:
portTIN_MMU_VIRTUAL_ADDRESS_FILL	FreeRTOS/portable/GCC/TriCore_1782/porttrap.c	/^#define portTIN_MMU_VIRTUAL_ADDRESS_FILL	/;"	d	file:
portTIN_MMU_VIRTUAL_ADDRESS_PROTECTION	FreeRTOS/portable/GCC/TriCore_1782/porttrap.c	/^#define portTIN_MMU_VIRTUAL_ADDRESS_PROTECTION	/;"	d	file:
portTIN_NMI_NON_MASKABLE_INTERRUPT	FreeRTOS/portable/GCC/TriCore_1782/porttrap.c	/^#define portTIN_NMI_NON_MASKABLE_INTERRUPT	/;"	d	file:
portTIN_SBP_COPROCESSOR_TRAP_ASYNCHRONOUS_ERROR	FreeRTOS/portable/GCC/TriCore_1782/porttrap.c	/^#define portTIN_SBP_COPROCESSOR_TRAP_ASYNCHRONOUS_ERROR	/;"	d	file:
portTIN_SBP_DATA_ACCESS_ASYNCHRONOUS_ERROR	FreeRTOS/portable/GCC/TriCore_1782/porttrap.c	/^#define portTIN_SBP_DATA_ACCESS_ASYNCHRONOUS_ERROR	/;"	d	file:
portTIN_SBP_DATA_ACCESS_SYNCHRONOUS_ERROR	FreeRTOS/portable/GCC/TriCore_1782/porttrap.c	/^#define portTIN_SBP_DATA_ACCESS_SYNCHRONOUS_ERROR	/;"	d	file:
portTIN_SBP_DATA_MEMORY_INTEGRITY_ERROR	FreeRTOS/portable/GCC/TriCore_1782/porttrap.c	/^#define portTIN_SBP_DATA_MEMORY_INTEGRITY_ERROR	/;"	d	file:
portTIN_SBP_PROGRAM_FETCH_SYNCHRONOUS_ERROR	FreeRTOS/portable/GCC/TriCore_1782/porttrap.c	/^#define portTIN_SBP_PROGRAM_FETCH_SYNCHRONOUS_ERROR	/;"	d	file:
portTIN_SBP_PROGRAM_MEMORY_INTEGRITY_ERROR	FreeRTOS/portable/GCC/TriCore_1782/porttrap.c	/^#define portTIN_SBP_PROGRAM_MEMORY_INTEGRITY_ERROR	/;"	d	file:
portTOTAL_NUM_REGIONS	FreeRTOS/portable/GCC/ARM_CM3_MPU/portmacro.h	/^#define portTOTAL_NUM_REGIONS	/;"	d
portTRAP_YIELD	FreeRTOS/portable/GCC/MCF5235/portmacro.h	/^#define portTRAP_YIELD /;"	d
portTickType	FreeRTOS/portable/BCC/16BitDOS/Flsh186/prtmacro.h	/^	typedef unsigned portLONG portTickType;$/;"	t	typeref:typename:unsigned portLONG
portTickType	FreeRTOS/portable/BCC/16BitDOS/Flsh186/prtmacro.h	/^	typedef unsigned portSHORT portTickType;$/;"	t	typeref:typename:unsigned portSHORT
portTickType	FreeRTOS/portable/BCC/16BitDOS/PC/prtmacro.h	/^	typedef unsigned portLONG portTickType;$/;"	t	typeref:typename:unsigned portLONG
portTickType	FreeRTOS/portable/BCC/16BitDOS/PC/prtmacro.h	/^	typedef unsigned portSHORT portTickType;$/;"	t	typeref:typename:unsigned portSHORT
portTickType	FreeRTOS/portable/CCS/MSP430X/portmacro.h	/^	typedef unsigned portLONG portTickType;$/;"	t	typeref:typename:unsigned portLONG
portTickType	FreeRTOS/portable/CCS/MSP430X/portmacro.h	/^	typedef unsigned portSHORT portTickType;$/;"	t	typeref:typename:unsigned portSHORT
portTickType	FreeRTOS/portable/CodeWarrior/ColdFire_V1/portmacro.h	/^	typedef unsigned portSHORT portTickType;$/;"	t	typeref:typename:unsigned portSHORT
portTickType	FreeRTOS/portable/CodeWarrior/ColdFire_V2/portmacro.h	/^	typedef unsigned portSHORT portTickType;$/;"	t	typeref:typename:unsigned portSHORT
portTickType	FreeRTOS/portable/CodeWarrior/HCS12/portmacro.h	/^	typedef unsigned portLONG portTickType;$/;"	t	typeref:typename:unsigned portLONG
portTickType	FreeRTOS/portable/CodeWarrior/HCS12/portmacro.h	/^	typedef unsigned portSHORT portTickType;$/;"	t	typeref:typename:unsigned portSHORT
portTickType	FreeRTOS/portable/GCC/ARM7_AT91FR40008/portmacro.h	/^	typedef unsigned portSHORT portTickType;$/;"	t	typeref:typename:unsigned portSHORT
portTickType	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/portmacro.h	/^	typedef unsigned portSHORT portTickType;$/;"	t	typeref:typename:unsigned portSHORT
portTickType	FreeRTOS/portable/GCC/ARM7_LPC2000/portmacro.h	/^	typedef unsigned portSHORT portTickType;$/;"	t	typeref:typename:unsigned portSHORT
portTickType	FreeRTOS/portable/GCC/ARM7_LPC23xx/portmacro.h	/^	typedef unsigned portSHORT portTickType;$/;"	t	typeref:typename:unsigned portSHORT
portTickType	FreeRTOS/portable/GCC/ARM_CM0/portmacro.h	/^	typedef unsigned portSHORT portTickType;$/;"	t	typeref:typename:unsigned portSHORT
portTickType	FreeRTOS/portable/GCC/ARM_CM3/portmacro.h	/^	typedef unsigned portSHORT portTickType;$/;"	t	typeref:typename:unsigned portSHORT
portTickType	FreeRTOS/portable/GCC/ARM_CM3_MPU/portmacro.h	/^	typedef unsigned portSHORT portTickType;$/;"	t	typeref:typename:unsigned portSHORT
portTickType	FreeRTOS/portable/GCC/ARM_CM4F/portmacro.h	/^	typedef unsigned portSHORT portTickType;$/;"	t	typeref:typename:unsigned portSHORT
portTickType	FreeRTOS/portable/GCC/ATMega323/portmacro.h	/^	typedef unsigned portSHORT portTickType;$/;"	t	typeref:typename:unsigned portSHORT
portTickType	FreeRTOS/portable/GCC/AVR32_UC3/portmacro.h	/^	typedef unsigned portSHORT portTickType;$/;"	t	typeref:typename:unsigned portSHORT
portTickType	FreeRTOS/portable/GCC/CORTUS_APS3/portmacro.h	/^	typedef unsigned portSHORT portTickType;$/;"	t	typeref:typename:unsigned portSHORT
portTickType	FreeRTOS/portable/GCC/ColdFire_V2/portmacro.h	/^	typedef unsigned portSHORT portTickType;$/;"	t	typeref:typename:unsigned portSHORT
portTickType	FreeRTOS/portable/GCC/H8S2329/portmacro.h	/^	typedef unsigned portSHORT portTickType;$/;"	t	typeref:typename:unsigned portSHORT
portTickType	FreeRTOS/portable/GCC/HCS12/portmacro.h	/^	typedef unsigned portSHORT portTickType;$/;"	t	typeref:typename:unsigned portSHORT
portTickType	FreeRTOS/portable/GCC/MCF5235/portmacro.h	/^    typedef unsigned portSHORT portTickType;$/;"	t	typeref:typename:unsigned portSHORT
portTickType	FreeRTOS/portable/GCC/MSP430F449/portmacro.h	/^	typedef unsigned portSHORT portTickType;$/;"	t	typeref:typename:unsigned portSHORT
portTickType	FreeRTOS/portable/GCC/MicroBlaze/portmacro.h	/^	typedef unsigned portSHORT portTickType;$/;"	t	typeref:typename:unsigned portSHORT
portTickType	FreeRTOS/portable/GCC/MicroBlazeV8/portmacro.h	/^	typedef unsigned portSHORT portTickType;$/;"	t	typeref:typename:unsigned portSHORT
portTickType	FreeRTOS/portable/GCC/NiosII/portmacro.h	/^	typedef unsigned portSHORT portTickType;$/;"	t	typeref:typename:unsigned portSHORT
portTickType	FreeRTOS/portable/GCC/PPC405_Xilinx/portmacro.h	/^	typedef unsigned portSHORT portTickType;$/;"	t	typeref:typename:unsigned portSHORT
portTickType	FreeRTOS/portable/GCC/PPC440_Xilinx/portmacro.h	/^	typedef unsigned portSHORT portTickType;$/;"	t	typeref:typename:unsigned portSHORT
portTickType	FreeRTOS/portable/GCC/RX600/portmacro.h	/^	typedef unsigned portSHORT portTickType;$/;"	t	typeref:typename:unsigned portSHORT
portTickType	FreeRTOS/portable/GCC/STR75x/portmacro.h	/^	typedef unsigned portSHORT portTickType;$/;"	t	typeref:typename:unsigned portSHORT
portTickType	FreeRTOS/portable/GCC/TriCore_1782/portmacro.h	/^	typedef unsigned portSHORT portTickType;$/;"	t	typeref:typename:unsigned portSHORT
portTickType	FreeRTOS/portable/IAR/78K0R/portmacro.h	/^	typedef unsigned int portTickType;$/;"	t	typeref:typename:unsigned int
portTickType	FreeRTOS/portable/IAR/ARM_CM0/portmacro.h	/^	typedef unsigned portSHORT portTickType;$/;"	t	typeref:typename:unsigned portSHORT
portTickType	FreeRTOS/portable/IAR/ARM_CM3/portmacro.h	/^	typedef unsigned portSHORT portTickType;$/;"	t	typeref:typename:unsigned portSHORT
portTickType	FreeRTOS/portable/IAR/ARM_CM4F/portmacro.h	/^	typedef unsigned portSHORT portTickType;$/;"	t	typeref:typename:unsigned portSHORT
portTickType	FreeRTOS/portable/IAR/ATMega323/portmacro.h	/^	typedef unsigned portSHORT portTickType;$/;"	t	typeref:typename:unsigned portSHORT
portTickType	FreeRTOS/portable/IAR/AVR32_UC3/portmacro.h	/^  typedef unsigned portSHORT portTickType;$/;"	t	typeref:typename:unsigned portSHORT
portTickType	FreeRTOS/portable/IAR/AtmelSAM7S64/portmacro.h	/^	typedef unsigned portSHORT portTickType;$/;"	t	typeref:typename:unsigned portSHORT
portTickType	FreeRTOS/portable/IAR/AtmelSAM9XE/portmacro.h	/^	typedef unsigned portSHORT portTickType;$/;"	t	typeref:typename:unsigned portSHORT
portTickType	FreeRTOS/portable/IAR/LPC2000/portmacro.h	/^	typedef unsigned portSHORT portTickType;$/;"	t	typeref:typename:unsigned portSHORT
portTickType	FreeRTOS/portable/IAR/MSP430/portmacro.h	/^	typedef unsigned portLONG portTickType;$/;"	t	typeref:typename:unsigned portLONG
portTickType	FreeRTOS/portable/IAR/MSP430/portmacro.h	/^	typedef unsigned portSHORT portTickType;$/;"	t	typeref:typename:unsigned portSHORT
portTickType	FreeRTOS/portable/IAR/MSP430X/portmacro.h	/^	typedef unsigned portLONG portTickType;$/;"	t	typeref:typename:unsigned portLONG
portTickType	FreeRTOS/portable/IAR/MSP430X/portmacro.h	/^	typedef unsigned portSHORT portTickType;$/;"	t	typeref:typename:unsigned portSHORT
portTickType	FreeRTOS/portable/IAR/RL78/portmacro.h	/^	typedef unsigned int portTickType;$/;"	t	typeref:typename:unsigned int
portTickType	FreeRTOS/portable/IAR/RX600/portmacro.h	/^	typedef unsigned portSHORT portTickType;$/;"	t	typeref:typename:unsigned portSHORT
portTickType	FreeRTOS/portable/IAR/STR71x/portmacro.h	/^	typedef unsigned portSHORT portTickType;$/;"	t	typeref:typename:unsigned portSHORT
portTickType	FreeRTOS/portable/IAR/STR75x/portmacro.h	/^	typedef unsigned portSHORT portTickType;$/;"	t	typeref:typename:unsigned portSHORT
portTickType	FreeRTOS/portable/IAR/STR91x/portmacro.h	/^	typedef unsigned portSHORT portTickType;$/;"	t	typeref:typename:unsigned portSHORT
portTickType	FreeRTOS/portable/IAR/V850ES/portmacro.h	/^	typedef unsigned portSHORT portTickType;$/;"	t	typeref:typename:unsigned portSHORT
portTickType	FreeRTOS/portable/MPLAB/PIC18F/portmacro.h	/^	typedef unsigned portLONG portTickType;$/;"	t	typeref:typename:unsigned portLONG
portTickType	FreeRTOS/portable/MPLAB/PIC18F/portmacro.h	/^	typedef unsigned portSHORT portTickType;$/;"	t	typeref:typename:unsigned portSHORT
portTickType	FreeRTOS/portable/MPLAB/PIC24_dsPIC/portmacro.h	/^	typedef unsigned portSHORT portTickType;$/;"	t	typeref:typename:unsigned portSHORT
portTickType	FreeRTOS/portable/MPLAB/PIC32MX/portmacro.h	/^	typedef unsigned portSHORT portTickType;$/;"	t	typeref:typename:unsigned portSHORT
portTickType	FreeRTOS/portable/MSVC-MingW/portmacro.h	/^    typedef unsigned portLONG portTickType;$/;"	t	typeref:typename:unsigned portLONG
portTickType	FreeRTOS/portable/MSVC-MingW/portmacro.h	/^    typedef unsigned portSHORT portTickType;$/;"	t	typeref:typename:unsigned portSHORT
portTickType	FreeRTOS/portable/Paradigm/Tern_EE/large_untested/portmacro.h	/^	typedef unsigned portSHORT portTickType;$/;"	t	typeref:typename:unsigned portSHORT
portTickType	FreeRTOS/portable/Paradigm/Tern_EE/small/portmacro.h	/^	typedef unsigned portLONG portTickType;$/;"	t	typeref:typename:unsigned portLONG
portTickType	FreeRTOS/portable/Paradigm/Tern_EE/small/portmacro.h	/^	typedef unsigned portSHORT portTickType;$/;"	t	typeref:typename:unsigned portSHORT
portTickType	FreeRTOS/portable/RVDS/ARM7_LPC21xx/portmacro.h	/^	typedef unsigned portSHORT portTickType;$/;"	t	typeref:typename:unsigned portSHORT
portTickType	FreeRTOS/portable/RVDS/ARM_CM3/portmacro.h	/^	typedef unsigned portSHORT portTickType;$/;"	t	typeref:typename:unsigned portSHORT
portTickType	FreeRTOS/portable/RVDS/ARM_CM4F/portmacro.h	/^	typedef unsigned portSHORT portTickType;$/;"	t	typeref:typename:unsigned portSHORT
portTickType	FreeRTOS/portable/Renesas/RX200/portmacro.h	/^	typedef unsigned portSHORT portTickType;$/;"	t	typeref:typename:unsigned portSHORT
portTickType	FreeRTOS/portable/Renesas/RX600/portmacro.h	/^	typedef unsigned portSHORT portTickType;$/;"	t	typeref:typename:unsigned portSHORT
portTickType	FreeRTOS/portable/Renesas/SH2A_FPU/portmacro.h	/^	typedef unsigned portSHORT portTickType;$/;"	t	typeref:typename:unsigned portSHORT
portTickType	FreeRTOS/portable/Rowley/MSP430F449/portmacro.h	/^	typedef unsigned portLONG portTickType;$/;"	t	typeref:typename:unsigned portLONG
portTickType	FreeRTOS/portable/Rowley/MSP430F449/portmacro.h	/^	typedef unsigned portSHORT portTickType;$/;"	t	typeref:typename:unsigned portSHORT
portTickType	FreeRTOS/portable/SDCC/Cygnal/portmacro.h	/^	typedef unsigned portLONG portTickType;$/;"	t	typeref:typename:unsigned portLONG
portTickType	FreeRTOS/portable/SDCC/Cygnal/portmacro.h	/^	typedef unsigned portSHORT portTickType;$/;"	t	typeref:typename:unsigned portSHORT
portTickType	FreeRTOS/portable/Softune/MB91460/portmacro.h	/^	typedef unsigned portLONG portTickType;$/;"	t	typeref:typename:unsigned portLONG
portTickType	FreeRTOS/portable/Softune/MB91460/portmacro.h	/^	typedef unsigned portSHORT portTickType;$/;"	t	typeref:typename:unsigned portSHORT
portTickType	FreeRTOS/portable/Softune/MB96340/portmacro.h	/^	typedef unsigned portLONG portTickType;$/;"	t	typeref:typename:unsigned portLONG
portTickType	FreeRTOS/portable/Softune/MB96340/portmacro.h	/^	typedef unsigned portSHORT portTickType;$/;"	t	typeref:typename:unsigned portSHORT
portTickType	FreeRTOS/portable/Tasking/ARM_CM4F/portmacro.h	/^	typedef unsigned portSHORT portTickType;$/;"	t	typeref:typename:unsigned portSHORT
portTickType	FreeRTOS/portable/WizC/PIC18/portmacro.h	/^	typedef unsigned portLONG portTickType;$/;"	t	typeref:typename:unsigned portLONG
portTickType	FreeRTOS/portable/WizC/PIC18/portmacro.h	/^	typedef unsigned portSHORT portTickType;$/;"	t	typeref:typename:unsigned portSHORT
portTickType	FreeRTOS/portable/oWatcom/16BitDOS/Flsh186/portmacro.h	/^        typedef unsigned portSHORT portTickType;$/;"	t	typeref:typename:unsigned portSHORT
portTickType	FreeRTOS/portable/oWatcom/16BitDOS/PC/portmacro.h	/^	typedef unsigned portSHORT portTickType;$/;"	t	typeref:typename:unsigned portSHORT
portUNPRIVILEGED_FLASH_REGION	FreeRTOS/portable/GCC/ARM_CM3_MPU/portmacro.h	/^#define portUNPRIVILEGED_FLASH_REGION	/;"	d
portUNUSED_PR_BITS	FreeRTOS/portable/MPLAB/PIC24_dsPIC/port.c	/^#define portUNUSED_PR_BITS	/;"	d	file:
portUSING_MPU_WRAPPERS	FreeRTOS/include/mpu_wrappers.h	/^	#define portUSING_MPU_WRAPPERS /;"	d
portUSING_MPU_WRAPPERS	FreeRTOS/portable/GCC/ARM_CM3_MPU/portmacro.h	/^#define portUSING_MPU_WRAPPERS	/;"	d
portVECTOR_SYSCALL	FreeRTOS/portable/GCC/MCF5235/port.c	/^#define portVECTOR_SYSCALL /;"	d	file:
portVECTOR_TABLE	FreeRTOS/portable/GCC/MCF5235/port.c	/^#define portVECTOR_TABLE /;"	d	file:
portVECTOR_TIMER	FreeRTOS/portable/GCC/MCF5235/port.c	/^#define portVECTOR_TIMER /;"	d	file:
portYIELD	FreeRTOS/portable/BCC/16BitDOS/Flsh186/prtmacro.h	/^#define portYIELD(/;"	d
portYIELD	FreeRTOS/portable/BCC/16BitDOS/PC/prtmacro.h	/^#define portYIELD(/;"	d
portYIELD	FreeRTOS/portable/CCS/MSP430X/portmacro.h	/^#define portYIELD(/;"	d
portYIELD	FreeRTOS/portable/CodeWarrior/ColdFire_V1/portmacro.h	/^#define portYIELD(/;"	d
portYIELD	FreeRTOS/portable/CodeWarrior/ColdFire_V2/portmacro.h	/^#define portYIELD(/;"	d
portYIELD	FreeRTOS/portable/CodeWarrior/HCS12/portmacro.h	/^#define portYIELD(/;"	d
portYIELD	FreeRTOS/portable/GCC/ARM7_AT91FR40008/portmacro.h	/^#define portYIELD(/;"	d
portYIELD	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/portmacro.h	/^#define portYIELD(/;"	d
portYIELD	FreeRTOS/portable/GCC/ARM7_LPC2000/portmacro.h	/^#define portYIELD(/;"	d
portYIELD	FreeRTOS/portable/GCC/ARM7_LPC23xx/portmacro.h	/^#define portYIELD(/;"	d
portYIELD	FreeRTOS/portable/GCC/ARM_CM0/portmacro.h	/^#define portYIELD(/;"	d
portYIELD	FreeRTOS/portable/GCC/ARM_CM3/portmacro.h	/^#define portYIELD(/;"	d
portYIELD	FreeRTOS/portable/GCC/ARM_CM3_MPU/portmacro.h	/^#define portYIELD(/;"	d
portYIELD	FreeRTOS/portable/GCC/ARM_CM4F/portmacro.h	/^#define portYIELD(/;"	d
portYIELD	FreeRTOS/portable/GCC/ATMega323/portmacro.h	/^#define portYIELD(/;"	d
portYIELD	FreeRTOS/portable/GCC/AVR32_UC3/portmacro.h	/^#define portYIELD(/;"	d
portYIELD	FreeRTOS/portable/GCC/CORTUS_APS3/portmacro.h	/^#define portYIELD(/;"	d
portYIELD	FreeRTOS/portable/GCC/ColdFire_V2/portmacro.h	/^#define portYIELD(/;"	d
portYIELD	FreeRTOS/portable/GCC/H8S2329/portmacro.h	/^#define portYIELD(/;"	d
portYIELD	FreeRTOS/portable/GCC/HCS12/portmacro.h	/^#define portYIELD(/;"	d
portYIELD	FreeRTOS/portable/GCC/MCF5235/portmacro.h	/^#define portYIELD(/;"	d
portYIELD	FreeRTOS/portable/GCC/MSP430F449/portmacro.h	/^#define portYIELD(/;"	d
portYIELD	FreeRTOS/portable/GCC/MicroBlaze/portmacro.h	/^#define portYIELD(/;"	d
portYIELD	FreeRTOS/portable/GCC/MicroBlazeV8/portmacro.h	/^#define portYIELD(/;"	d
portYIELD	FreeRTOS/portable/GCC/NiosII/portmacro.h	/^#define portYIELD(/;"	d
portYIELD	FreeRTOS/portable/GCC/PPC405_Xilinx/portmacro.h	/^#define portYIELD(/;"	d
portYIELD	FreeRTOS/portable/GCC/PPC440_Xilinx/portmacro.h	/^#define portYIELD(/;"	d
portYIELD	FreeRTOS/portable/GCC/RX600/portmacro.h	/^#define portYIELD(/;"	d
portYIELD	FreeRTOS/portable/GCC/STR75x/portmacro.h	/^#define portYIELD(/;"	d
portYIELD	FreeRTOS/portable/GCC/TriCore_1782/portmacro.h	/^#define portYIELD(/;"	d
portYIELD	FreeRTOS/portable/IAR/78K0R/portmacro.h	/^#define portYIELD(/;"	d
portYIELD	FreeRTOS/portable/IAR/ARM_CM0/portmacro.h	/^#define portYIELD(/;"	d
portYIELD	FreeRTOS/portable/IAR/ARM_CM3/portmacro.h	/^#define portYIELD(/;"	d
portYIELD	FreeRTOS/portable/IAR/ARM_CM4F/portmacro.h	/^#define portYIELD(/;"	d
portYIELD	FreeRTOS/portable/IAR/ATMega323/portmacro.h	/^#define portYIELD(/;"	d
portYIELD	FreeRTOS/portable/IAR/AVR32_UC3/portmacro.h	/^#define portYIELD(/;"	d
portYIELD	FreeRTOS/portable/IAR/AtmelSAM7S64/portmacro.h	/^#define portYIELD(/;"	d
portYIELD	FreeRTOS/portable/IAR/AtmelSAM9XE/portmacro.h	/^#define portYIELD(/;"	d
portYIELD	FreeRTOS/portable/IAR/LPC2000/portmacro.h	/^#define portYIELD(/;"	d
portYIELD	FreeRTOS/portable/IAR/MSP430/portmacro.h	/^#define portYIELD(/;"	d
portYIELD	FreeRTOS/portable/IAR/MSP430X/portmacro.h	/^#define portYIELD(/;"	d
portYIELD	FreeRTOS/portable/IAR/RL78/portmacro.h	/^#define portYIELD(/;"	d
portYIELD	FreeRTOS/portable/IAR/RX600/portmacro.h	/^#define portYIELD(/;"	d
portYIELD	FreeRTOS/portable/IAR/STR71x/portmacro.h	/^#define portYIELD(/;"	d
portYIELD	FreeRTOS/portable/IAR/STR75x/portmacro.h	/^#define portYIELD(/;"	d
portYIELD	FreeRTOS/portable/IAR/STR91x/portmacro.h	/^#define portYIELD(/;"	d
portYIELD	FreeRTOS/portable/IAR/V850ES/portmacro.h	/^#define portYIELD(/;"	d
portYIELD	FreeRTOS/portable/MPLAB/PIC18F/portmacro.h	/^#define portYIELD(/;"	d
portYIELD	FreeRTOS/portable/MPLAB/PIC24_dsPIC/portmacro.h	/^#define portYIELD(/;"	d
portYIELD	FreeRTOS/portable/MPLAB/PIC32MX/portmacro.h	/^#define portYIELD(/;"	d
portYIELD	FreeRTOS/portable/MSVC-MingW/portmacro.h	/^#define portYIELD(/;"	d
portYIELD	FreeRTOS/portable/Paradigm/Tern_EE/large_untested/portmacro.h	/^#define portYIELD(/;"	d
portYIELD	FreeRTOS/portable/Paradigm/Tern_EE/small/portmacro.h	/^#define portYIELD(/;"	d
portYIELD	FreeRTOS/portable/RVDS/ARM7_LPC21xx/portmacro.h	/^#define portYIELD(/;"	d
portYIELD	FreeRTOS/portable/RVDS/ARM_CM3/portmacro.h	/^#define portYIELD(/;"	d
portYIELD	FreeRTOS/portable/RVDS/ARM_CM4F/portmacro.h	/^#define portYIELD(/;"	d
portYIELD	FreeRTOS/portable/Renesas/RX200/portmacro.h	/^#define portYIELD(/;"	d
portYIELD	FreeRTOS/portable/Renesas/RX600/portmacro.h	/^#define portYIELD(/;"	d
portYIELD	FreeRTOS/portable/Renesas/SH2A_FPU/portmacro.h	/^#define portYIELD(/;"	d
portYIELD	FreeRTOS/portable/Rowley/MSP430F449/portmacro.h	/^#define portYIELD(/;"	d
portYIELD	FreeRTOS/portable/SDCC/Cygnal/portmacro.h	/^#define portYIELD(/;"	d
portYIELD	FreeRTOS/portable/Softune/MB91460/portmacro.h	/^#define portYIELD(/;"	d
portYIELD	FreeRTOS/portable/Softune/MB96340/portmacro.h	/^#define portYIELD(/;"	d
portYIELD	FreeRTOS/portable/Tasking/ARM_CM4F/portmacro.h	/^#define portYIELD(/;"	d
portYIELD	FreeRTOS/portable/WizC/PIC18/portmacro.h	/^#define portYIELD(/;"	d
portYIELD	FreeRTOS/portable/oWatcom/16BitDOS/Flsh186/portmacro.h	/^#define portYIELD(/;"	d
portYIELD	FreeRTOS/portable/oWatcom/16BitDOS/PC/portmacro.h	/^#define portYIELD(/;"	d
portYIELD_FROM_ISR	FreeRTOS/portable/CCS/MSP430X/portmacro.h	/^#define portYIELD_FROM_ISR(/;"	d
portYIELD_FROM_ISR	FreeRTOS/portable/GCC/ARM7_AT91FR40008/portmacro.h	/^#define portYIELD_FROM_ISR(/;"	d
portYIELD_FROM_ISR	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/portmacro.h	/^#define portYIELD_FROM_ISR(/;"	d
portYIELD_FROM_ISR	FreeRTOS/portable/GCC/ARM7_LPC2000/portmacro.h	/^#define portYIELD_FROM_ISR(/;"	d
portYIELD_FROM_ISR	FreeRTOS/portable/GCC/ARM7_LPC23xx/portmacro.h	/^#define portYIELD_FROM_ISR(/;"	d
portYIELD_FROM_ISR	FreeRTOS/portable/GCC/CORTUS_APS3/portmacro.h	/^#define portYIELD_FROM_ISR(/;"	d
portYIELD_FROM_ISR	FreeRTOS/portable/GCC/MicroBlaze/portmacro.h	/^#define portYIELD_FROM_ISR(/;"	d
portYIELD_FROM_ISR	FreeRTOS/portable/GCC/MicroBlazeV8/portmacro.h	/^#define portYIELD_FROM_ISR(/;"	d
portYIELD_FROM_ISR	FreeRTOS/portable/GCC/PPC405_Xilinx/portmacro.h	/^#define portYIELD_FROM_ISR(/;"	d
portYIELD_FROM_ISR	FreeRTOS/portable/GCC/PPC440_Xilinx/portmacro.h	/^#define portYIELD_FROM_ISR(/;"	d
portYIELD_FROM_ISR	FreeRTOS/portable/GCC/RX600/portmacro.h	/^#define portYIELD_FROM_ISR(/;"	d
portYIELD_FROM_ISR	FreeRTOS/portable/GCC/TriCore_1782/portmacro.h	/^#define portYIELD_FROM_ISR(/;"	d
portYIELD_FROM_ISR	FreeRTOS/portable/IAR/78K0R/portmacro.h	/^#define portYIELD_FROM_ISR(/;"	d
portYIELD_FROM_ISR	FreeRTOS/portable/IAR/MSP430/portmacro.h	/^#define portYIELD_FROM_ISR(/;"	d
portYIELD_FROM_ISR	FreeRTOS/portable/IAR/MSP430X/portmacro.h	/^#define portYIELD_FROM_ISR(/;"	d
portYIELD_FROM_ISR	FreeRTOS/portable/IAR/RL78/portmacro.h	/^#define portYIELD_FROM_ISR(/;"	d
portYIELD_FROM_ISR	FreeRTOS/portable/IAR/RX600/portmacro.h	/^#define portYIELD_FROM_ISR(/;"	d
portYIELD_FROM_ISR	FreeRTOS/portable/IAR/V850ES/portmacro.h	/^#define portYIELD_FROM_ISR(/;"	d
portYIELD_FROM_ISR	FreeRTOS/portable/Renesas/RX200/portmacro.h	/^#define portYIELD_FROM_ISR(/;"	d
portYIELD_FROM_ISR	FreeRTOS/portable/Renesas/RX600/portmacro.h	/^#define portYIELD_FROM_ISR(/;"	d
portYIELD_FROM_ISR	FreeRTOS/portable/Renesas/SH2A_FPU/portmacro.h	/^#define portYIELD_FROM_ISR(/;"	d
portYIELD_FROM_ISR	FreeRTOS/portable/Rowley/MSP430F449/portmacro.h	/^#define portYIELD_FROM_ISR(/;"	d
portYIELD_FROM_ISR	FreeRTOS/portable/Softune/MB91460/portmacro.h	/^#define portYIELD_FROM_ISR(/;"	d
portYIELD_FROM_ISR	FreeRTOS/portable/Softune/MB96340/portmacro.h	/^#define portYIELD_FROM_ISR(/;"	d
portYIELD_TRAP_NO	FreeRTOS/portable/Renesas/SH2A_FPU/portmacro.h	/^#define portYIELD_TRAP_NO	/;"	d
portYIELD_WITHIN_API	FreeRTOS/include/FreeRTOS.h	/^	#define portYIELD_WITHIN_API /;"	d
portYIELD_WITHIN_API	FreeRTOS/portable/GCC/ARM_CM3_MPU/portmacro.h	/^#define portYIELD_WITHIN_API(/;"	d
portexASM_HANDLER_STACK_FRAME_SIZE	FreeRTOS/portable/GCC/MicroBlazeV8/port_exceptions.c	/^#define portexASM_HANDLER_STACK_FRAME_SIZE /;"	d	file:
portexINSTRUCTION_SIZE	FreeRTOS/portable/GCC/MicroBlazeV8/port_exceptions.c	/^#define portexINSTRUCTION_SIZE	/;"	d	file:
portexMSR_STACK_OFFSET	FreeRTOS/portable/GCC/MicroBlazeV8/port_exceptions.c	/^#define portexMSR_STACK_OFFSET	/;"	d	file:
portexR10_STACK_OFFSET	FreeRTOS/portable/GCC/MicroBlazeV8/port_exceptions.c	/^#define portexR10_STACK_OFFSET	/;"	d	file:
portexR11_STACK_OFFSET	FreeRTOS/portable/GCC/MicroBlazeV8/port_exceptions.c	/^#define portexR11_STACK_OFFSET	/;"	d	file:
portexR12_STACK_OFFSET	FreeRTOS/portable/GCC/MicroBlazeV8/port_exceptions.c	/^#define portexR12_STACK_OFFSET	/;"	d	file:
portexR15_STACK_OFFSET	FreeRTOS/portable/GCC/MicroBlazeV8/port_exceptions.c	/^#define portexR15_STACK_OFFSET	/;"	d	file:
portexR18_STACK_OFFSET	FreeRTOS/portable/GCC/MicroBlazeV8/port_exceptions.c	/^#define portexR18_STACK_OFFSET /;"	d	file:
portexR19_STACK_OFFSET	FreeRTOS/portable/GCC/MicroBlazeV8/port_exceptions.c	/^#define portexR19_STACK_OFFSET /;"	d	file:
portexR3_STACK_OFFSET	FreeRTOS/portable/GCC/MicroBlazeV8/port_exceptions.c	/^#define portexR3_STACK_OFFSET	/;"	d	file:
portexR4_STACK_OFFSET	FreeRTOS/portable/GCC/MicroBlazeV8/port_exceptions.c	/^#define portexR4_STACK_OFFSET	/;"	d	file:
portexR5_STACK_OFFSET	FreeRTOS/portable/GCC/MicroBlazeV8/port_exceptions.c	/^#define portexR5_STACK_OFFSET	/;"	d	file:
portexR6_STACK_OFFSET	FreeRTOS/portable/GCC/MicroBlazeV8/port_exceptions.c	/^#define portexR6_STACK_OFFSET	/;"	d	file:
portexR7_STACK_OFFSET	FreeRTOS/portable/GCC/MicroBlazeV8/port_exceptions.c	/^#define portexR7_STACK_OFFSET	/;"	d	file:
portexR8_STACK_OFFSET	FreeRTOS/portable/GCC/MicroBlazeV8/port_exceptions.c	/^#define portexR8_STACK_OFFSET	/;"	d	file:
portexR9_STACK_OFFSET	FreeRTOS/portable/GCC/MicroBlazeV8/port_exceptions.c	/^#define portexR9_STACK_OFFSET	/;"	d	file:
position	Classes/clsMovementDetector.cpp	/^   int position, lastPosition;$/;"	m	class:clsMovementDetector	typeref:typename:int	file:
postShift	Libraries/CMSIS/Include/arm_math.h	/^    int8_t postShift;         \/**< Additional shift, in bits, applied to each output sample. *\/$/;"	m	struct:__anon8f6bd1b10608	typeref:typename:int8_t
postShift	Libraries/CMSIS/Include/arm_math.h	/^    uint32_t postShift;  \/**< bit shift applied to coefficients. *\/$/;"	m	struct:__anon8f6bd1b12c08	typeref:typename:uint32_t
postShift	Libraries/CMSIS/Include/arm_math.h	/^    uint32_t postShift;  \/**< bit shift applied to coefficients. *\/$/;"	m	struct:__anon8f6bd1b12d08	typeref:typename:uint32_t
postShift	Libraries/CMSIS/Include/arm_math.h	/^    uint8_t postShift;       \/**< Additional shift, in bits, applied to each output sample. *\/$/;"	m	struct:__anon8f6bd1b10708	typeref:typename:uint8_t
postShift	Libraries/CMSIS/Include/arm_math.h	/^    uint8_t postShift;       \/**< additional shift, in bits, applied to each output sample. *\/$/;"	m	struct:__anon8f6bd1b12308	typeref:typename:uint8_t
postShift	Libraries/CMSIS/Include/arm_math.h	/^    uint8_t postShift;    \/**< bit shift applied to coefficients. *\/$/;"	m	struct:__anon8f6bd1b12f08	typeref:typename:uint8_t
postShift	Libraries/CMSIS/Include/arm_math.h	/^    uint8_t postShift;   \/**< bit shift applied to coefficients. *\/$/;"	m	struct:__anon8f6bd1b13008	typeref:typename:uint8_t
powerControlTask	tasks/powerControlTask.cpp	/^void powerControlTask(void *parameters)$/;"	f	typeref:typename:void
powerOffInterval	Classes/clsPowerController.cpp	/^   int powerOffInterval()$/;"	f	class:clsPowerController	typeref:typename:int	file:
powerOffProcedure	tasks/powerControlTask.cpp	/^void powerOffProcedure()$/;"	f	typeref:typename:void
powerOn	Classes/clsPowerController.cpp	/^   int powerOn;$/;"	m	class:clsPowerController	typeref:typename:int	file:
powerOnInterval	Classes/clsPowerController.cpp	/^   int powerOnInterval()$/;"	f	class:clsPowerController	typeref:typename:int	file:
powerOnProcedure	tasks/powerControlTask.cpp	/^void powerOnProcedure()$/;"	f	typeref:typename:void
pre	Libraries/fatfs/doc/css_e.css	/^pre {border: 1px dashed gray; margin: 0.5em 1em; padding: 0.5em; line-height: 1.2em; font-family/;"	s
pre	Libraries/fatfs/doc/css_j.css	/^pre {border: 1px dashed gray; margin: 0.5em 1em; padding: 0.5em; line-height: 1.2em; letter-spac/;"	s
pre em	Libraries/fatfs/doc/css_e.css	/^pre em {font-style: italic; font-weight: normal;}$/;"	s
pre em	Libraries/fatfs/doc/css_j.css	/^pre em {font-style: italic; font-weight: normal;}$/;"	s
pre span.c	Libraries/fatfs/doc/css_e.css	/^pre span.c {color: green;}$/;"	c
pre span.c	Libraries/fatfs/doc/css_j.css	/^pre span.c {color: green;}$/;"	c
pre span.k	Libraries/fatfs/doc/css_e.css	/^pre span.k {color: blue;}$/;"	c
pre span.k	Libraries/fatfs/doc/css_j.css	/^pre span.k {color: blue;}$/;"	c
prepare	FreeRTOS/portable/IAR/V850ES/ISR_Support.h	/^    prepare {r20,r21,r22,r23,r24,r25,r26,r27,r28,r29,r30},76,sp ; save general purpose registers$/;"	v	typeref:typename:store EIPSW to stack
previous	Classes/clsIsolineController.cpp	/^       strSortedBufferList *previous;$/;"	m	struct:clsIsolineController::strSortedBufferList	typeref:typename:strSortedBufferList *	file:
previousSample	Classes/clsFilter50Hz.cpp	/^   uint16_t previousSample;$/;"	m	class:clsFilter50Hz	typeref:typename:uint16_t	file:
previousState	Classes/clsDiagnost.cpp	/^   int state, previousState;$/;"	m	class:clsDiagnost	typeref:typename:int	file:
processCommand	Classes/UARTclass.cpp	/^  bool processCommand(char *command, int *val) \/\/process command, get command and value var$/;"	f	class:clsUART	typeref:typename:bool	file:
profInterval0	main.cpp	/^volatile portTickType profInterval0 = 0, profInterval1 = 0;$/;"	v	typeref:typename:volatile portTickType
profInterval1	main.cpp	/^volatile portTickType profInterval0 = 0, profInterval1 = 0;$/;"	v	typeref:typename:volatile portTickType
profTick0	main.cpp	/^volatile portTickType profTick0, profTick1, profTick2, profTick3;$/;"	v	typeref:typename:volatile portTickType
profTick1	main.cpp	/^volatile portTickType profTick0, profTick1, profTick2, profTick3;$/;"	v	typeref:typename:volatile portTickType
profTick2	main.cpp	/^volatile portTickType profTick0, profTick1, profTick2, profTick3;$/;"	v	typeref:typename:volatile portTickType
profTick3	main.cpp	/^volatile portTickType profTick0, profTick1, profTick2, profTick3;$/;"	v	typeref:typename:volatile portTickType
prvAddCoRoutineToReadyQueue	FreeRTOS/croutine.c	/^#define prvAddCoRoutineToReadyQueue(/;"	d	file:
prvAddCurrentTaskToDelayedList	FreeRTOS/tasks.c	/^static void prvAddCurrentTaskToDelayedList( portTickType xTimeToWake )$/;"	f	typeref:typename:void	file:
prvAddTaskToReadyQueue	FreeRTOS/tasks.c	/^#define prvAddTaskToReadyQueue(/;"	d	file:
prvAllocateTCBAndStack	FreeRTOS/tasks.c	/^static tskTCB *prvAllocateTCBAndStack( unsigned short usStackDepth, portSTACK_TYPE *puxStackBuff/;"	f	typeref:typename:tskTCB *	file:
prvCheckDelayedList	FreeRTOS/croutine.c	/^static void prvCheckDelayedList( void )$/;"	f	typeref:typename:void	file:
prvCheckDelayedTasks	FreeRTOS/tasks.c	/^#define prvCheckDelayedTasks(/;"	d	file:
prvCheckForValidListAndQueue	FreeRTOS/timers.c	/^static void prvCheckForValidListAndQueue( void )$/;"	f	typeref:typename:void	file:
prvCheckPendingReadyList	FreeRTOS/croutine.c	/^static void prvCheckPendingReadyList( void )$/;"	f	typeref:typename:void	file:
prvCheckTasksWaitingTermination	FreeRTOS/tasks.c	/^static void prvCheckTasksWaitingTermination( void )$/;"	f	typeref:typename:void	file:
prvClearTcInt	FreeRTOS/portable/GCC/AVR32_UC3/port.c	/^	__attribute__((__noinline__)) static void prvClearTcInt(void)$/;"	f	typeref:typename:void	file:
prvClearTcInt	FreeRTOS/portable/IAR/AVR32_UC3/port.c	/^	static void prvClearTcInt(void)$/;"	f	typeref:typename:void	file:
prvCopyDataFromQueue	FreeRTOS/queue.c	/^static void prvCopyDataFromQueue( xQUEUE * const pxQueue, const void *pvBuffer )$/;"	f	typeref:typename:void	file:
prvCopyDataToQueue	FreeRTOS/queue.c	/^static void prvCopyDataToQueue( xQUEUE *pxQueue, const void *pvItemToQueue, portBASE_TYPE xPosit/;"	f	typeref:typename:void	file:
prvDefaultHandler	FreeRTOS/portable/IAR/STR91x/port.c	/^static void prvDefaultHandler( void )$/;"	f	typeref:typename:void	file:
prvDeleteTCB	FreeRTOS/tasks.c	/^	static void prvDeleteTCB( tskTCB *pxTCB )$/;"	f	typeref:typename:void	file:
prvDummyISR	FreeRTOS/portable/Paradigm/Tern_EE/large_untested/port.c	/^static void __interrupt __far prvDummyISR( void )$/;"	f	typeref:typename:void __interrupt __far	file:
prvEnableVFP	FreeRTOS/portable/RVDS/ARM_CM4F/port.c	/^__asm void prvEnableVFP( void )$/;"	f	typeref:typename:__asm void
prvEnsureInterruptControllerIsInitialised	FreeRTOS/portable/GCC/MicroBlazeV8/port.c	/^static long prvEnsureInterruptControllerIsInitialised( void )$/;"	f	typeref:typename:long	file:
prvExitFunction	FreeRTOS/portable/BCC/16BitDOS/Flsh186/port.c	/^static void prvExitFunction( void )$/;"	f	typeref:typename:void	file:
prvExitFunction	FreeRTOS/portable/BCC/16BitDOS/PC/port.c	/^static void prvExitFunction( void )$/;"	f	typeref:typename:void	file:
prvExitFunction	FreeRTOS/portable/oWatcom/16BitDOS/Flsh186/port.c	/^static void prvExitFunction( void )$/;"	f	typeref:typename:void	file:
prvExitFunction	FreeRTOS/portable/oWatcom/16BitDOS/PC/port.c	/^static void prvExitFunction( void )$/;"	f	typeref:typename:void	file:
prvFindFactors	FreeRTOS/portable/IAR/STR91x/port.c	/^	static void prvFindFactors(u32 n, u16 *a, u32 *b)$/;"	f	typeref:typename:void	file:
prvFindFactors	FreeRTOS/portable/IAR/STR91x/port.c	/^	static void prvFindFactors(u32 n, u8 *a, u16 *b)$/;"	f	typeref:typename:void	file:
prvGenerateRunTimeStatsForTasksInList	FreeRTOS/tasks.c	/^	static void prvGenerateRunTimeStatsForTasksInList( const signed char *pcWriteBuffer, xList *pxL/;"	f	typeref:typename:void	file:
prvGetMPURegionSizeSetting	FreeRTOS/portable/GCC/ARM_CM3_MPU/port.c	/^static unsigned long prvGetMPURegionSizeSetting( unsigned long ulActualSizeInBytes )$/;"	f	typeref:typename:unsigned long	file:
prvGetNextExpireTime	FreeRTOS/timers.c	/^static portTickType prvGetNextExpireTime( portBASE_TYPE *pxListWasEmpty )$/;"	f	typeref:typename:portTickType	file:
prvGetTCBFromHandle	FreeRTOS/tasks.c	/^#define prvGetTCBFromHandle(/;"	d	file:
prvHeapInit	FreeRTOS/portable/MemMang/heap_2.c	/^#define prvHeapInit(/;"	d	file:
prvHeapInit	FreeRTOS/portable/MemMang/heap_4.c	/^static void prvHeapInit( void )$/;"	f	typeref:typename:void	file:
prvInitialiseCoRoutineLists	FreeRTOS/croutine.c	/^static void prvInitialiseCoRoutineLists( void )$/;"	f	typeref:typename:void	file:
prvInitialiseInterruptController	FreeRTOS/portable/GCC/MicroBlazeV8/port.c	/^static long prvInitialiseInterruptController( void )$/;"	f	typeref:typename:long	file:
prvInitialiseTCBVariables	FreeRTOS/tasks.c	/^static void prvInitialiseTCBVariables( tskTCB *pxTCB, const signed char * const pcName, unsigned/;"	f	typeref:typename:void	file:
prvInitialiseTaskLists	FreeRTOS/tasks.c	/^static void prvInitialiseTaskLists( void )$/;"	f	typeref:typename:void	file:
prvInsertBlockIntoFreeList	FreeRTOS/portable/MemMang/heap_2.c	/^#define prvInsertBlockIntoFreeList(/;"	d	file:
prvInsertBlockIntoFreeList	FreeRTOS/portable/MemMang/heap_4.c	/^static void prvInsertBlockIntoFreeList( xBlockLink *pxBlockToInsert )$/;"	f	typeref:typename:void	file:
prvInsertTimerInActiveList	FreeRTOS/timers.c	/^static portBASE_TYPE prvInsertTimerInActiveList( xTIMER *pxTimer, portTickType xNextExpiryTime, /;"	f	typeref:typename:portBASE_TYPE	file:
prvInterruptYield	FreeRTOS/portable/GCC/TriCore_1782/port.c	/^static void prvInterruptYield( int iId )$/;"	f	typeref:typename:void	file:
prvIsQueueEmpty	FreeRTOS/queue.c	/^static signed portBASE_TYPE prvIsQueueEmpty( const xQueueHandle pxQueue )$/;"	f	typeref:typename:signed portBASE_TYPE	file:
prvIsQueueFull	FreeRTOS/queue.c	/^static signed portBASE_TYPE prvIsQueueFull( const xQueueHandle pxQueue )$/;"	f	typeref:typename:signed portBASE_TYPE	file:
prvListTaskWithinSingleList	FreeRTOS/tasks.c	/^	static void prvListTaskWithinSingleList( const signed char *pcWriteBuffer, xList *pxList, signe/;"	f	typeref:typename:void	file:
prvLockQueue	FreeRTOS/queue.c	/^#define prvLockQueue(/;"	d	file:
prvLowInterrupt	FreeRTOS/portable/MPLAB/PIC18F/port.c	/^static void prvLowInterrupt( void )$/;"	f	typeref:typename:void	file:
prvNonPreemptiveTick	FreeRTOS/portable/BCC/16BitDOS/Flsh186/port.c	/^	static void __interrupt __far prvNonPreemptiveTick( void )$/;"	f	typeref:typename:void __interrupt __far	file:
prvNonPreemptiveTick	FreeRTOS/portable/BCC/16BitDOS/PC/port.c	/^	static void __interrupt __far prvNonPreemptiveTick( void )$/;"	f	typeref:typename:void __interrupt __far	file:
prvNonPreemptiveTick	FreeRTOS/portable/Paradigm/Tern_EE/large_untested/port.c	/^	static void __interrupt __far prvNonPreemptiveTick( void )$/;"	f	typeref:typename:void __interrupt __far	file:
prvNonPreemptiveTick	FreeRTOS/portable/Paradigm/Tern_EE/small/port.c	/^	static void __interrupt __far prvNonPreemptiveTick( void )$/;"	f	typeref:typename:void __interrupt __far	file:
prvNonPreemptiveTick	FreeRTOS/portable/oWatcom/16BitDOS/Flsh186/port.c	/^	static void __interrupt __far prvNonPreemptiveTick( void )$/;"	f	typeref:typename:void __interrupt __far	file:
prvNonPreemptiveTick	FreeRTOS/portable/oWatcom/16BitDOS/PC/port.c	/^	static void __interrupt __far prvNonPreemptiveTick( void )$/;"	f	typeref:typename:void __interrupt __far	file:
prvPortPreemptiveTick	FreeRTOS/portable/GCC/MCF5235/port.c	/^prvPortPreemptiveTick ( void )$/;"	f	typeref:typename:void	file:
prvPortPreemptiveTick	FreeRTOS/portable/GCC/MCF5235/port.c	/^prvPortPreemptiveTick( void )$/;"	f	typeref:typename:void	file:
prvPortResetPIC	FreeRTOS/portable/BCC/16BitDOS/PC/port.c	/^static void prvPortResetPIC( void )$/;"	f	typeref:typename:void	file:
prvPortResetPIC	FreeRTOS/portable/oWatcom/16BitDOS/PC/port.c	/^static void prvPortResetPIC( void )$/;"	f	typeref:typename:void	file:
prvPortStartFirstTask	FreeRTOS/portable/GCC/ARM_CM3/port.c	/^static void prvPortStartFirstTask( void )$/;"	f	typeref:typename:void	file:
prvPortYield	FreeRTOS/portable/GCC/MCF5235/port.c	/^prvPortYield( void )$/;"	f	typeref:typename:void	file:
prvPreemptiveTick	FreeRTOS/portable/BCC/16BitDOS/Flsh186/port.c	/^	static void __interrupt __far prvPreemptiveTick( void )$/;"	f	typeref:typename:void __interrupt __far	file:
prvPreemptiveTick	FreeRTOS/portable/BCC/16BitDOS/PC/port.c	/^	static void __interrupt __far prvPreemptiveTick( void )$/;"	f	typeref:typename:void __interrupt __far	file:
prvPreemptiveTick	FreeRTOS/portable/Paradigm/Tern_EE/large_untested/port.c	/^	static void __interrupt __far prvPreemptiveTick( void )$/;"	f	typeref:typename:void __interrupt __far	file:
prvPreemptiveTick	FreeRTOS/portable/Paradigm/Tern_EE/small/port.c	/^	static void __interrupt __far prvPreemptiveTick( void )$/;"	f	typeref:typename:void __interrupt __far	file:
prvPreemptiveTick	FreeRTOS/portable/oWatcom/16BitDOS/Flsh186/port.c	/^	static void __interrupt __far prvPreemptiveTick( void )$/;"	f	typeref:typename:void __interrupt __far	file:
prvPreemptiveTick	FreeRTOS/portable/oWatcom/16BitDOS/PC/port.c	/^	static void __interrupt __far prvPreemptiveTick( void )$/;"	f	typeref:typename:void __interrupt __far	file:
prvProcessExpiredTimer	FreeRTOS/timers.c	/^static void prvProcessExpiredTimer( portTickType xNextExpireTime, portTickType xTimeNow )$/;"	f	typeref:typename:void	file:
prvProcessReceivedCommands	FreeRTOS/timers.c	/^static void	prvProcessReceivedCommands( void )$/;"	f	typeref:typename:void	file:
prvProcessSimulatedInterrupts	FreeRTOS/portable/MSVC-MingW/port.c	/^static void prvProcessSimulatedInterrupts( void )$/;"	f	typeref:typename:void	file:
prvProcessTick	FreeRTOS/portable/GCC/CORTUS_APS3/port.c	/^static void prvProcessTick( void )$/;"	f	typeref:typename:void	file:
prvProcessTickInterrupt	FreeRTOS/portable/MSVC-MingW/port.c	/^static unsigned long prvProcessTickInterrupt( void )$/;"	f	typeref:typename:unsigned long	file:
prvProcessTimerOrBlockTask	FreeRTOS/timers.c	/^static void prvProcessTimerOrBlockTask( portTickType xNextExpireTime, portBASE_TYPE xListWasEmpt/;"	f	typeref:typename:void	file:
prvProcessYieldInterrupt	FreeRTOS/portable/MSVC-MingW/port.c	/^static unsigned long prvProcessYieldInterrupt( void )$/;"	f	typeref:typename:unsigned long	file:
prvRLT0_TICKISR	FreeRTOS/portable/Softune/MB96340/port.c	/^	__interrupt void prvRLT0_TICKISR( void )$/;"	f	typeref:typename:__interrupt void
prvRLT0_TICKISR	FreeRTOS/portable/Softune/MB96340/port.c	/^	__nosavereg __interrupt void prvRLT0_TICKISR( void )$/;"	f	typeref:typename:__nosavereg __interrupt void
prvRaisePrivilege	FreeRTOS/portable/GCC/ARM_CM3_MPU/port.c	/^static portBASE_TYPE prvRaisePrivilege( void )$/;"	f	typeref:typename:portBASE_TYPE	file:
prvReadGp	FreeRTOS/portable/GCC/NiosII/port.c	/^static void prvReadGp( unsigned long *ulValue )$/;"	f	typeref:typename:void	file:
prvRestoreContextOfFirstTask	FreeRTOS/portable/GCC/ARM_CM3_MPU/port.c	/^static void prvRestoreContextOfFirstTask( void )$/;"	f	typeref:typename:void	file:
prvSVCHandler	FreeRTOS/portable/GCC/ARM_CM3_MPU/port.c	/^static void prvSVCHandler(	unsigned long *pulParam )$/;"	f	typeref:typename:void	file:
prvSampleTimeNow	FreeRTOS/timers.c	/^static portTickType prvSampleTimeNow( portBASE_TYPE *pxTimerListsWereSwitched )$/;"	f	typeref:typename:portTickType	file:
prvScheduleFirstTick	FreeRTOS/portable/GCC/AVR32_UC3/port.c	/^	static void prvScheduleFirstTick(void)$/;"	f	typeref:typename:void	file:
prvScheduleFirstTick	FreeRTOS/portable/IAR/AVR32_UC3/port.c	/^	static void prvScheduleFirstTick(void)$/;"	f	typeref:typename:void	file:
prvScheduleNextTick	FreeRTOS/portable/GCC/AVR32_UC3/port.c	/^	__attribute__((__noinline__)) static void prvScheduleNextTick(void)$/;"	f	typeref:typename:void	file:
prvScheduleNextTick	FreeRTOS/portable/IAR/AVR32_UC3/port.c	/^	static void prvScheduleNextTick(void)$/;"	f	typeref:typename:void	file:
prvSetTickFrequency	FreeRTOS/portable/BCC/16BitDOS/Flsh186/port.c	/^static void prvSetTickFrequency( unsigned long ulTickRateHz )$/;"	f	typeref:typename:void	file:
prvSetTickFrequency	FreeRTOS/portable/BCC/16BitDOS/PC/port.c	/^static void prvSetTickFrequency( unsigned long ulTickRateHz )$/;"	f	typeref:typename:void	file:
prvSetTickFrequency	FreeRTOS/portable/oWatcom/16BitDOS/Flsh186/port.c	/^static void prvSetTickFrequency( unsigned long ulTickRateHz )$/;"	f	typeref:typename:void	file:
prvSetTickFrequency	FreeRTOS/portable/oWatcom/16BitDOS/PC/port.c	/^static void prvSetTickFrequency( unsigned long ulTickRateHz )$/;"	f	typeref:typename:void	file:
prvSetTickFrequencyDefault	FreeRTOS/portable/BCC/16BitDOS/PC/port.c	/^static void prvSetTickFrequencyDefault( void )$/;"	f	typeref:typename:void	file:
prvSetTickFrequencyDefault	FreeRTOS/portable/oWatcom/16BitDOS/PC/port.c	/^static void prvSetTickFrequencyDefault( void )$/;"	f	typeref:typename:void	file:
prvSetupMPU	FreeRTOS/portable/GCC/ARM_CM3_MPU/port.c	/^static void prvSetupMPU( void )$/;"	f	typeref:typename:void	file:
prvSetupRLT0Interrupt	FreeRTOS/portable/Softune/MB96340/port.c	/^static void prvSetupRLT0Interrupt( void )$/;"	f	typeref:typename:void	file:
prvSetupTimerInterrupt	FreeRTOS/portable/CodeWarrior/ColdFire_V1/port.c	/^static void prvSetupTimerInterrupt( void )$/;"	f	typeref:typename:void	file:
prvSetupTimerInterrupt	FreeRTOS/portable/CodeWarrior/HCS12/port.c	/^static void prvSetupTimerInterrupt( void )$/;"	f	typeref:typename:void	file:
prvSetupTimerInterrupt	FreeRTOS/portable/GCC/ARM7_AT91FR40008/port.c	/^static void prvSetupTimerInterrupt( void )$/;"	f	typeref:typename:void	file:
prvSetupTimerInterrupt	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/port.c	/^static void prvSetupTimerInterrupt( void )$/;"	f	typeref:typename:void	file:
prvSetupTimerInterrupt	FreeRTOS/portable/GCC/ARM7_LPC2000/port.c	/^static void prvSetupTimerInterrupt( void )$/;"	f	typeref:typename:void	file:
prvSetupTimerInterrupt	FreeRTOS/portable/GCC/ARM7_LPC23xx/port.c	/^static void prvSetupTimerInterrupt( void )$/;"	f	typeref:typename:void	file:
prvSetupTimerInterrupt	FreeRTOS/portable/GCC/ARM_CM0/port.c	/^void prvSetupTimerInterrupt( void )$/;"	f	typeref:typename:void
prvSetupTimerInterrupt	FreeRTOS/portable/GCC/ARM_CM3/port.c	/^void prvSetupTimerInterrupt( void )$/;"	f	typeref:typename:void
prvSetupTimerInterrupt	FreeRTOS/portable/GCC/ARM_CM3_MPU/port.c	/^static void prvSetupTimerInterrupt( void )$/;"	f	typeref:typename:void	file:
prvSetupTimerInterrupt	FreeRTOS/portable/GCC/ARM_CM4F/port.c	/^void prvSetupTimerInterrupt( void )$/;"	f	typeref:typename:void
prvSetupTimerInterrupt	FreeRTOS/portable/GCC/ATMega323/port.c	/^static void prvSetupTimerInterrupt( void )$/;"	f	typeref:typename:void	file:
prvSetupTimerInterrupt	FreeRTOS/portable/GCC/AVR32_UC3/port.c	/^static void prvSetupTimerInterrupt(void)$/;"	f	typeref:typename:void	file:
prvSetupTimerInterrupt	FreeRTOS/portable/GCC/CORTUS_APS3/port.c	/^static void prvSetupTimerInterrupt( void )$/;"	f	typeref:typename:void	file:
prvSetupTimerInterrupt	FreeRTOS/portable/GCC/H8S2329/port.c	/^static void prvSetupTimerInterrupt( void )$/;"	f	typeref:typename:void	file:
prvSetupTimerInterrupt	FreeRTOS/portable/GCC/HCS12/port.c	/^static void prvSetupTimerInterrupt( void )$/;"	f	typeref:typename:void	file:
prvSetupTimerInterrupt	FreeRTOS/portable/GCC/MSP430F449/port.c	/^static void prvSetupTimerInterrupt( void )$/;"	f	typeref:typename:void	file:
prvSetupTimerInterrupt	FreeRTOS/portable/GCC/MicroBlaze/port.c	/^static void prvSetupTimerInterrupt( void )$/;"	f	typeref:typename:void	file:
prvSetupTimerInterrupt	FreeRTOS/portable/GCC/NiosII/port.c	/^void prvSetupTimerInterrupt( void )$/;"	f	typeref:typename:void
prvSetupTimerInterrupt	FreeRTOS/portable/GCC/PPC405_Xilinx/port.c	/^static void prvSetupTimerInterrupt( void )$/;"	f	typeref:typename:void	file:
prvSetupTimerInterrupt	FreeRTOS/portable/GCC/PPC440_Xilinx/port.c	/^static void prvSetupTimerInterrupt( void )$/;"	f	typeref:typename:void	file:
prvSetupTimerInterrupt	FreeRTOS/portable/GCC/STR75x/port.c	/^static void prvSetupTimerInterrupt( void )$/;"	f	typeref:typename:void	file:
prvSetupTimerInterrupt	FreeRTOS/portable/GCC/TriCore_1782/port.c	/^static void prvSetupTimerInterrupt( void )$/;"	f	typeref:typename:void	file:
prvSetupTimerInterrupt	FreeRTOS/portable/IAR/78K0R/port.c	/^static void prvSetupTimerInterrupt( void )$/;"	f	typeref:typename:void	file:
prvSetupTimerInterrupt	FreeRTOS/portable/IAR/ARM_CM0/port.c	/^static void prvSetupTimerInterrupt( void )$/;"	f	typeref:typename:void	file:
prvSetupTimerInterrupt	FreeRTOS/portable/IAR/ARM_CM3/port.c	/^void prvSetupTimerInterrupt( void )$/;"	f	typeref:typename:void
prvSetupTimerInterrupt	FreeRTOS/portable/IAR/ARM_CM4F/port.c	/^void prvSetupTimerInterrupt( void )$/;"	f	typeref:typename:void
prvSetupTimerInterrupt	FreeRTOS/portable/IAR/ATMega323/port.c	/^static void prvSetupTimerInterrupt( void )$/;"	f	typeref:typename:void	file:
prvSetupTimerInterrupt	FreeRTOS/portable/IAR/AVR32_UC3/port.c	/^static void prvSetupTimerInterrupt(void)$/;"	f	typeref:typename:void	file:
prvSetupTimerInterrupt	FreeRTOS/portable/IAR/AtmelSAM7S64/port.c	/^static void prvSetupTimerInterrupt( void )$/;"	f	typeref:typename:void	file:
prvSetupTimerInterrupt	FreeRTOS/portable/IAR/AtmelSAM9XE/port.c	/^static void prvSetupTimerInterrupt( void )$/;"	f	typeref:typename:void	file:
prvSetupTimerInterrupt	FreeRTOS/portable/IAR/LPC2000/port.c	/^static void prvSetupTimerInterrupt( void )$/;"	f	typeref:typename:void	file:
prvSetupTimerInterrupt	FreeRTOS/portable/IAR/RL78/port.c	/^static void prvSetupTimerInterrupt( void )$/;"	f	typeref:typename:void	file:
prvSetupTimerInterrupt	FreeRTOS/portable/IAR/STR71x/port.c	/^static void prvSetupTimerInterrupt( void )$/;"	f	typeref:typename:void	file:
prvSetupTimerInterrupt	FreeRTOS/portable/IAR/STR75x/port.c	/^static void prvSetupTimerInterrupt( void )$/;"	f	typeref:typename:void	file:
prvSetupTimerInterrupt	FreeRTOS/portable/IAR/STR91x/port.c	/^	static void prvSetupTimerInterrupt( void )$/;"	f	typeref:typename:void	file:
prvSetupTimerInterrupt	FreeRTOS/portable/IAR/V850ES/port.c	/^static void prvSetupTimerInterrupt( void )$/;"	f	typeref:typename:void	file:
prvSetupTimerInterrupt	FreeRTOS/portable/MPLAB/PIC24_dsPIC/port.c	/^static void prvSetupTimerInterrupt( void )$/;"	f	typeref:typename:void	file:
prvSetupTimerInterrupt	FreeRTOS/portable/MPLAB/PIC32MX/port.c	/^void prvSetupTimerInterrupt( void )$/;"	f	typeref:typename:void
prvSetupTimerInterrupt	FreeRTOS/portable/Paradigm/Tern_EE/large_untested/port.c	/^static void prvSetupTimerInterrupt( void )$/;"	f	typeref:typename:void	file:
prvSetupTimerInterrupt	FreeRTOS/portable/Paradigm/Tern_EE/small/port.c	/^static void prvSetupTimerInterrupt( void )$/;"	f	typeref:typename:void	file:
prvSetupTimerInterrupt	FreeRTOS/portable/RVDS/ARM7_LPC21xx/port.c	/^static void prvSetupTimerInterrupt( void )$/;"	f	typeref:typename:void	file:
prvSetupTimerInterrupt	FreeRTOS/portable/RVDS/ARM_CM3/port.c	/^void prvSetupTimerInterrupt( void )$/;"	f	typeref:typename:void
prvSetupTimerInterrupt	FreeRTOS/portable/RVDS/ARM_CM4F/port.c	/^void prvSetupTimerInterrupt( void )$/;"	f	typeref:typename:void
prvSetupTimerInterrupt	FreeRTOS/portable/Rowley/MSP430F449/port.c	/^void prvSetupTimerInterrupt( void )$/;"	f	typeref:typename:void
prvSetupTimerInterrupt	FreeRTOS/portable/SDCC/Cygnal/port.c	/^static void prvSetupTimerInterrupt( void )$/;"	f	typeref:typename:void	file:
prvSetupTimerInterrupt	FreeRTOS/portable/Softune/MB91460/port.c	/^static void prvSetupTimerInterrupt( void )$/;"	f	typeref:typename:void	file:
prvSetupTimerInterrupt	FreeRTOS/portable/Tasking/ARM_CM4F/port.c	/^void prvSetupTimerInterrupt( void )$/;"	f	typeref:typename:void
prvSimulatedPeripheralTimer	FreeRTOS/portable/MSVC-MingW/port.c	/^static DWORD WINAPI prvSimulatedPeripheralTimer( LPVOID lpParameter )$/;"	f	typeref:typename:DWORD WINAPI	file:
prvStartFirstTask	FreeRTOS/portable/GCC/RX600/port.c	/^static void prvStartFirstTask( void )$/;"	f	typeref:typename:void	file:
prvStartFirstTask	FreeRTOS/portable/RVDS/ARM_CM4F/port.c	/^__asm void prvStartFirstTask( void )$/;"	f	typeref:typename:__asm void
prvStartFirstTask	FreeRTOS/portable/Renesas/RX200/port.c	/^static void prvStartFirstTask( void )$/;"	f	typeref:typename:void	file:
prvStartFirstTask	FreeRTOS/portable/Renesas/RX600/port.c	/^static void prvStartFirstTask( void )$/;"	f	typeref:typename:void	file:
prvSwitchTimerLists	FreeRTOS/timers.c	/^static void prvSwitchTimerLists( portTickType xLastTime )$/;"	f	typeref:typename:void	file:
prvSystemTickHandler	FreeRTOS/portable/GCC/TriCore_1782/port.c	/^static void prvSystemTickHandler( int iArg )$/;"	f	typeref:typename:void	file:
prvTickISR	FreeRTOS/portable/GCC/MSP430F449/port.c	/^	interrupt (TIMERA0_VECTOR) prvTickISR( void )$/;"	f	typeref:typename:TIMERA0_VECTOR
prvTimerTask	FreeRTOS/timers.c	/^static void prvTimerTask( void *pvParameters )$/;"	f	typeref:typename:void	file:
prvTrapYield	FreeRTOS/portable/GCC/TriCore_1782/port.c	/^static void prvTrapYield( int iTrapIdentification )$/;"	f	typeref:typename:void	file:
prvUnlockQueue	FreeRTOS/queue.c	/^static void prvUnlockQueue( xQueueHandle pxQueue )$/;"	f	typeref:typename:void	file:
prvYieldHandler	FreeRTOS/portable/Renesas/RX200/port.c	/^static void prvYieldHandler( void )$/;"	f	typeref:typename:void	file:
prvYieldHandler	FreeRTOS/portable/Renesas/RX600/port.c	/^static void prvYieldHandler( void )$/;"	f	typeref:typename:void	file:
prvYieldProcessor	FreeRTOS/portable/BCC/16BitDOS/Flsh186/port.c	/^static void __interrupt __far prvYieldProcessor( void )$/;"	f	typeref:typename:void __interrupt __far	file:
prvYieldProcessor	FreeRTOS/portable/BCC/16BitDOS/PC/port.c	/^static void __interrupt __far prvYieldProcessor( void )$/;"	f	typeref:typename:void __interrupt __far	file:
prvYieldProcessor	FreeRTOS/portable/Paradigm/Tern_EE/large_untested/port.c	/^static void __interrupt __far prvYieldProcessor( void )$/;"	f	typeref:typename:void __interrupt __far	file:
prvYieldProcessor	FreeRTOS/portable/Paradigm/Tern_EE/small/port.c	/^static void __interrupt __far prvYieldProcessor( void )$/;"	f	typeref:typename:void __interrupt __far	file:
prvYieldProcessor	FreeRTOS/portable/oWatcom/16BitDOS/Flsh186/port.c	/^static void __interrupt __far prvYieldProcessor( void )$/;"	f	typeref:typename:void __interrupt __far	file:
prvYieldProcessor	FreeRTOS/portable/oWatcom/16BitDOS/PC/port.c	/^static void __interrupt __far prvYieldProcessor( void )$/;"	f	typeref:typename:void __interrupt __far	file:
pt	Libraries/fatfs/src/ff.h	/^	BYTE pt;	\/* Partition: 0:Auto detect, 1-4:Forced partition) *\/$/;"	m	struct:__anon94583fed0108	typeref:typename:BYTE
pulISRStack	FreeRTOS/portable/GCC/MicroBlaze/port.c	/^unsigned long *pulISRStack;$/;"	v	typeref:typename:unsigned long *
pulISRStack	FreeRTOS/portable/GCC/MicroBlazeV8/port.c	/^unsigned long *pulISRStack;$/;"	v	typeref:typename:unsigned long *
pulStackPointerOnFunctionEntry	FreeRTOS/portable/GCC/MicroBlazeV8/port_exceptions.c	/^unsigned long *pulStackPointerOnFunctionEntry = NULL;$/;"	v	typeref:typename:unsigned long *
pulseDownCounter	Classes/clsCommon.cpp	/^   int pulseDownCounter;$/;"	m	class:clsCommon	typeref:typename:int	file:
pulseOn	Classes/clsCommon.cpp	/^   int pulseOn;$/;"	m	class:clsCommon	typeref:typename:int	file:
pulseTim2Period	Classes/clsCommon.cpp	/^   int pulseTim2Period;$/;"	m	class:clsCommon	typeref:typename:int	file:
push_x	FreeRTOS/portable/IAR/MSP430X/data_model.h	/^	#define push_x /;"	d
pushm_x	FreeRTOS/portable/IAR/MSP430X/data_model.h	/^	#define pushm_x /;"	d
put_fat	Libraries/fatfs/src/ff.c	/^FRESULT put_fat ($/;"	f	typeref:typename:FRESULT
puxStackBuffer	FreeRTOS/include/task.h	/^	portSTACK_TYPE *puxStackBuffer;$/;"	m	struct:xTASK_PARAMTERS	typeref:typename:portSTACK_TYPE *
pvBaseAddress	FreeRTOS/include/task.h	/^	void *pvBaseAddress;$/;"	m	struct:xMEMORY_REGION	typeref:typename:void *
pvCoeffs	Libraries/CMSIS/Include/arm_math.h	/^    float32_t *pvCoeffs;                        \/**< points to the ladder coefficient array. Th/;"	m	struct:__anon8f6bd1b12a08	typeref:typename:float32_t *
pvCoeffs	Libraries/CMSIS/Include/arm_math.h	/^    q15_t *pvCoeffs;                            \/**< points to the ladder coefficient array. Th/;"	m	struct:__anon8f6bd1b12808	typeref:typename:q15_t *
pvCoeffs	Libraries/CMSIS/Include/arm_math.h	/^    q31_t *pvCoeffs;                            \/**< points to the ladder coefficient array. Th/;"	m	struct:__anon8f6bd1b12908	typeref:typename:q31_t *
pvContainer	FreeRTOS/include/list.h	/^	void * pvContainer;						\/*< Pointer to the list in which this list item is placed (if any). */;"	m	struct:xLIST_ITEM	typeref:typename:void *
pvInterruptEvent	FreeRTOS/portable/MSVC-MingW/port.c	/^static void *pvInterruptEvent = NULL;$/;"	v	typeref:typename:void *	file:
pvInterruptEventMutex	FreeRTOS/portable/MSVC-MingW/port.c	/^static void *pvInterruptEventMutex = NULL;$/;"	v	typeref:typename:void *	file:
pvOwner	FreeRTOS/include/list.h	/^	void * pvOwner;							\/*< Pointer to the object (normally a TCB) that contains the list item. /;"	m	struct:xLIST_ITEM	typeref:typename:void *
pvParameters	FreeRTOS/include/task.h	/^	void *pvParameters;$/;"	m	struct:xTASK_PARAMTERS	typeref:typename:void *
pvPortMalloc	FreeRTOS/include/mpu_wrappers.h	/^		#define pvPortMalloc	/;"	d
pvPortMalloc	FreeRTOS/portable/MemMang/heap_1.c	/^void *pvPortMalloc( size_t xWantedSize )$/;"	f	typeref:typename:void *
pvPortMalloc	FreeRTOS/portable/MemMang/heap_2.c	/^void *pvPortMalloc( size_t xWantedSize )$/;"	f	typeref:typename:void *
pvPortMalloc	FreeRTOS/portable/MemMang/heap_3.c	/^void *pvPortMalloc( size_t xWantedSize )$/;"	f	typeref:typename:void *
pvPortMalloc	FreeRTOS/portable/MemMang/heap_4.c	/^void *pvPortMalloc( size_t xWantedSize )$/;"	f	typeref:typename:void *
pvPortMalloc	FreeRTOS/portable/WizC/PIC18/port.c	/^void *pvPortMalloc( unsigned short usWantedSize )$/;"	f	typeref:typename:void *
pvPortMallocAligned	FreeRTOS/include/FreeRTOS.h	/^	#define pvPortMallocAligned(/;"	d
pvPortRealloc	FreeRTOS/portable/GCC/AVR32_UC3/port.c	/^void *pvPortRealloc( void *pv, size_t xWantedSize )$/;"	f	typeref:typename:void *
pvPortRealloc	FreeRTOS/portable/IAR/AVR32_UC3/port.c	/^void *pvPortRealloc( void *pv, size_t xWantedSize )$/;"	f	typeref:typename:void *
pvTaskCode	FreeRTOS/include/task.h	/^	pdTASK_CODE pvTaskCode;$/;"	m	struct:xTASK_PARAMTERS	typeref:typename:pdTASK_CODE
pvThread	FreeRTOS/portable/MSVC-MingW/port.c	/^	void *pvThread;$/;"	m	struct:__anonc0abbf730108	typeref:typename:void *	file:
pvTimerGetTimerID	FreeRTOS/timers.c	/^void *pvTimerGetTimerID( xTimerHandle xTimer )$/;"	f	typeref:typename:void *
pvTimerID	FreeRTOS/timers.c	/^	void 					*pvTimerID;			\/*<< An ID to identify the timer.  This allows the timer to be identif/;"	m	struct:tmrTimerControl	typeref:typename:void *	file:
pxCallbackFunction	FreeRTOS/timers.c	/^	tmrTIMER_CALLBACK		pxCallbackFunction;	\/*<< The function that will be called when the timer ex/;"	m	struct:tmrTimerControl	typeref:typename:tmrTIMER_CALLBACK	file:
pxCoRoutineFunction	FreeRTOS/include/croutine.h	/^	crCOROUTINE_CODE 		pxCoRoutineFunction;$/;"	m	struct:corCoRoutineControlBlock	typeref:typename:crCOROUTINE_CODE
pxCurrentCoRoutine	FreeRTOS/croutine.c	/^corCRCB * pxCurrentCoRoutine = NULL;$/;"	v	typeref:typename:corCRCB *
pxCurrentTCB	FreeRTOS/portable/IAR/78K0R/ISR_Support.h	/^	MOVW      AX, pxCurrentTCB 	    ; Save the Stack pointer.$/;"	v	typeref:typename:Save the usCriticalNesting value.PUSH AX MOVW
pxCurrentTCB	FreeRTOS/portable/IAR/RL78/ISR_Support.h	/^	MOVW      AX, pxCurrentTCB 	    ; Save the Stack pointer.$/;"	v	typeref:typename:Save the usCriticalNesting value.PUSH AX MOVW
pxCurrentTCB	FreeRTOS/tasks.c	/^PRIVILEGED_DATA tskTCB * volatile pxCurrentTCB = NULL;$/;"	v	typeref:typename:PRIVILEGED_DATA tskTCB * volatile
pxCurrentTimerList	FreeRTOS/timers.c	/^PRIVILEGED_DATA static xList *pxCurrentTimerList;$/;"	v	typeref:typename:PRIVILEGED_DATA xList *	file:
pxDelayedCoRoutineList	FreeRTOS/croutine.c	/^static xList * pxDelayedCoRoutineList;									\/*< Points to the delayed co-routine list curren/;"	v	typeref:typename:xList *	file:
pxDelayedTaskList	FreeRTOS/tasks.c	/^PRIVILEGED_DATA static xList * volatile pxDelayedTaskList ;				\/*< Points to the delayed task l/;"	v	typeref:typename:PRIVILEGED_DATA xList * volatile	file:
pxEnd	FreeRTOS/portable/MemMang/heap_4.c	/^static xBlockLink xStart, *pxEnd = NULL;$/;"	v	typeref:typename:xBlockLink *	file:
pxEndOfStack	FreeRTOS/tasks.c	/^		portSTACK_TYPE *pxEndOfStack;			\/*< Used for stack overflow checking on architectures where t/;"	m	struct:tskTaskControlBlock	typeref:typename:portSTACK_TYPE *	file:
pxISR	FreeRTOS/include/portable.h	/^	typedef void ( __interrupt __far *pxISR )();$/;"	t	typeref:typename:void (__interrupt __far *)()
pxISR	FreeRTOS/include/portable.h	/^    typedef void ( __interrupt __far *pxISR )();$/;"	t	typeref:typename:void (__interrupt __far *)()
pxISR	FreeRTOS/portable/Paradigm/Tern_EE/small/portmacro.h	/^typedef void ( __interrupt __far *pxISR )();$/;"	t	typeref:typename:void (__interrupt __far *)()
pxIndex	FreeRTOS/include/list.h	/^	volatile xListItem * pxIndex;			\/*< Used to walk through the list.  Points to the last item re/;"	m	struct:xLIST	typeref:typename:volatile xListItem *
pxMutexHolder	FreeRTOS/queue.c	/^#define pxMutexHolder	/;"	d	file:
pxNext	FreeRTOS/include/list.h	/^	volatile struct xLIST_ITEM * pxNext;	\/*< Pointer to the next xListItem in the list. *\/$/;"	m	struct:xLIST_ITEM	typeref:typename:volatile struct xLIST_ITEM *
pxNext	FreeRTOS/include/list.h	/^	volatile struct xLIST_ITEM *pxNext;$/;"	m	struct:xMINI_LIST_ITEM	typeref:typename:volatile struct xLIST_ITEM *
pxNextFreeBlock	FreeRTOS/portable/MemMang/heap_2.c	/^	struct A_BLOCK_LINK *pxNextFreeBlock;	\/*<< The next free block in the list. *\/$/;"	m	struct:A_BLOCK_LINK	typeref:struct:A_BLOCK_LINK *	file:
pxNextFreeBlock	FreeRTOS/portable/MemMang/heap_4.c	/^	struct A_BLOCK_LINK *pxNextFreeBlock;	\/*<< The next free block in the list. *\/$/;"	m	struct:A_BLOCK_LINK	typeref:struct:A_BLOCK_LINK *	file:
pxOverflowDelayedCoRoutineList	FreeRTOS/croutine.c	/^static xList * pxOverflowDelayedCoRoutineList;							\/*< Points to the delayed co-routine list /;"	v	typeref:typename:xList *	file:
pxOverflowDelayedTaskList	FreeRTOS/tasks.c	/^PRIVILEGED_DATA static xList * volatile pxOverflowDelayedTaskList;		\/*< Points to the delayed t/;"	v	typeref:typename:PRIVILEGED_DATA xList * volatile	file:
pxOverflowTimerList	FreeRTOS/timers.c	/^PRIVILEGED_DATA static xList *pxOverflowTimerList;$/;"	v	typeref:typename:PRIVILEGED_DATA xList *	file:
pxPortInitialiseStack	FreeRTOS/portable/BCC/16BitDOS/common/portcomn.c	/^portSTACK_TYPE *pxPortInitialiseStack( portSTACK_TYPE *pxTopOfStack, pdTASK_CODE pxCode, void *p/;"	f	typeref:typename:portSTACK_TYPE *
pxPortInitialiseStack	FreeRTOS/portable/CCS/MSP430X/port.c	/^portSTACK_TYPE *pxPortInitialiseStack( portSTACK_TYPE *pxTopOfStack, pdTASK_CODE pxCode, void *p/;"	f	typeref:typename:portSTACK_TYPE *
pxPortInitialiseStack	FreeRTOS/portable/CodeWarrior/ColdFire_V1/port.c	/^portSTACK_TYPE *pxPortInitialiseStack( portSTACK_TYPE * pxTopOfStack, pdTASK_CODE pxCode, void */;"	f	typeref:typename:portSTACK_TYPE *
pxPortInitialiseStack	FreeRTOS/portable/CodeWarrior/ColdFire_V2/port.c	/^portSTACK_TYPE *pxPortInitialiseStack( portSTACK_TYPE * pxTopOfStack, pdTASK_CODE pxCode, void */;"	f	typeref:typename:portSTACK_TYPE *
pxPortInitialiseStack	FreeRTOS/portable/CodeWarrior/HCS12/port.c	/^portSTACK_TYPE *pxPortInitialiseStack( portSTACK_TYPE *pxTopOfStack, pdTASK_CODE pxCode, void *p/;"	f	typeref:typename:portSTACK_TYPE *
pxPortInitialiseStack	FreeRTOS/portable/GCC/ARM7_AT91FR40008/port.c	/^portSTACK_TYPE *pxPortInitialiseStack( portSTACK_TYPE *pxTopOfStack, pdTASK_CODE pxCode, void *p/;"	f	typeref:typename:portSTACK_TYPE *
pxPortInitialiseStack	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/port.c	/^portSTACK_TYPE *pxPortInitialiseStack( portSTACK_TYPE *pxTopOfStack, pdTASK_CODE pxCode, void *p/;"	f	typeref:typename:portSTACK_TYPE *
pxPortInitialiseStack	FreeRTOS/portable/GCC/ARM7_LPC2000/port.c	/^portSTACK_TYPE *pxPortInitialiseStack( portSTACK_TYPE *pxTopOfStack, pdTASK_CODE pxCode, void *p/;"	f	typeref:typename:portSTACK_TYPE *
pxPortInitialiseStack	FreeRTOS/portable/GCC/ARM7_LPC23xx/port.c	/^portSTACK_TYPE *pxPortInitialiseStack( portSTACK_TYPE *pxTopOfStack, pdTASK_CODE pxCode, void *p/;"	f	typeref:typename:portSTACK_TYPE *
pxPortInitialiseStack	FreeRTOS/portable/GCC/ARM_CM0/port.c	/^portSTACK_TYPE *pxPortInitialiseStack( portSTACK_TYPE *pxTopOfStack, pdTASK_CODE pxCode, void *p/;"	f	typeref:typename:portSTACK_TYPE *
pxPortInitialiseStack	FreeRTOS/portable/GCC/ARM_CM3/port.c	/^portSTACK_TYPE *pxPortInitialiseStack( portSTACK_TYPE *pxTopOfStack, pdTASK_CODE pxCode, void *p/;"	f	typeref:typename:portSTACK_TYPE *
pxPortInitialiseStack	FreeRTOS/portable/GCC/ARM_CM3_MPU/port.c	/^portSTACK_TYPE *pxPortInitialiseStack( portSTACK_TYPE *pxTopOfStack, pdTASK_CODE pxCode, void *p/;"	f	typeref:typename:portSTACK_TYPE *
pxPortInitialiseStack	FreeRTOS/portable/GCC/ARM_CM4F/port.c	/^portSTACK_TYPE *pxPortInitialiseStack( portSTACK_TYPE *pxTopOfStack, pdTASK_CODE pxCode, void *p/;"	f	typeref:typename:portSTACK_TYPE *
pxPortInitialiseStack	FreeRTOS/portable/GCC/ATMega323/port.c	/^portSTACK_TYPE *pxPortInitialiseStack( portSTACK_TYPE *pxTopOfStack, pdTASK_CODE pxCode, void *p/;"	f	typeref:typename:portSTACK_TYPE *
pxPortInitialiseStack	FreeRTOS/portable/GCC/AVR32_UC3/port.c	/^portSTACK_TYPE *pxPortInitialiseStack( portSTACK_TYPE *pxTopOfStack, pdTASK_CODE pxCode, void *p/;"	f	typeref:typename:portSTACK_TYPE *
pxPortInitialiseStack	FreeRTOS/portable/GCC/CORTUS_APS3/port.c	/^portSTACK_TYPE *pxPortInitialiseStack( portSTACK_TYPE * pxTopOfStack, pdTASK_CODE pxCode, void */;"	f	typeref:typename:portSTACK_TYPE *
pxPortInitialiseStack	FreeRTOS/portable/GCC/ColdFire_V2/port.c	/^portSTACK_TYPE *pxPortInitialiseStack( portSTACK_TYPE * pxTopOfStack, pdTASK_CODE pxCode, void */;"	f	typeref:typename:portSTACK_TYPE *
pxPortInitialiseStack	FreeRTOS/portable/GCC/H8S2329/port.c	/^portSTACK_TYPE *pxPortInitialiseStack( portSTACK_TYPE *pxTopOfStack, pdTASK_CODE pxCode, void *p/;"	f	typeref:typename:portSTACK_TYPE *
pxPortInitialiseStack	FreeRTOS/portable/GCC/HCS12/port.c	/^portSTACK_TYPE *pxPortInitialiseStack( portSTACK_TYPE *pxTopOfStack, pdTASK_CODE pxCode, void *p/;"	f	typeref:typename:portSTACK_TYPE *
pxPortInitialiseStack	FreeRTOS/portable/GCC/MCF5235/port.c	/^pxPortInitialiseStack( portSTACK_TYPE * pxTopOfStack, pdTASK_CODE pxCode,$/;"	f	typeref:typename:portSTACK_TYPE *
pxPortInitialiseStack	FreeRTOS/portable/GCC/MSP430F449/port.c	/^portSTACK_TYPE *pxPortInitialiseStack( portSTACK_TYPE *pxTopOfStack, pdTASK_CODE pxCode, void *p/;"	f	typeref:typename:portSTACK_TYPE *
pxPortInitialiseStack	FreeRTOS/portable/GCC/MicroBlaze/port.c	/^portSTACK_TYPE *pxPortInitialiseStack( portSTACK_TYPE *pxTopOfStack, pdTASK_CODE pxCode, void *p/;"	f	typeref:typename:portSTACK_TYPE *
pxPortInitialiseStack	FreeRTOS/portable/GCC/MicroBlazeV8/port.c	/^portSTACK_TYPE *pxPortInitialiseStack( portSTACK_TYPE *pxTopOfStack, pdTASK_CODE pxCode, void *p/;"	f	typeref:typename:portSTACK_TYPE *
pxPortInitialiseStack	FreeRTOS/portable/GCC/NiosII/port.c	/^portSTACK_TYPE *pxPortInitialiseStack( portSTACK_TYPE *pxTopOfStack, pdTASK_CODE pxCode, void *p/;"	f	typeref:typename:portSTACK_TYPE *
pxPortInitialiseStack	FreeRTOS/portable/GCC/PPC405_Xilinx/port.c	/^portSTACK_TYPE *pxPortInitialiseStack( portSTACK_TYPE *pxTopOfStack, pdTASK_CODE pxCode, void *p/;"	f	typeref:typename:portSTACK_TYPE *
pxPortInitialiseStack	FreeRTOS/portable/GCC/PPC440_Xilinx/port.c	/^portSTACK_TYPE *pxPortInitialiseStack( portSTACK_TYPE *pxTopOfStack, pdTASK_CODE pxCode, void *p/;"	f	typeref:typename:portSTACK_TYPE *
pxPortInitialiseStack	FreeRTOS/portable/GCC/RX600/port.c	/^portSTACK_TYPE *pxPortInitialiseStack( portSTACK_TYPE *pxTopOfStack, pdTASK_CODE pxCode, void *p/;"	f	typeref:typename:portSTACK_TYPE *
pxPortInitialiseStack	FreeRTOS/portable/GCC/STR75x/port.c	/^portSTACK_TYPE *pxPortInitialiseStack( portSTACK_TYPE *pxTopOfStack, pdTASK_CODE pxCode, void *p/;"	f	typeref:typename:portSTACK_TYPE *
pxPortInitialiseStack	FreeRTOS/portable/GCC/TriCore_1782/port.c	/^portSTACK_TYPE *pxPortInitialiseStack( portSTACK_TYPE * pxTopOfStack, pdTASK_CODE pxCode, void */;"	f	typeref:typename:portSTACK_TYPE *
pxPortInitialiseStack	FreeRTOS/portable/IAR/78K0R/port.c	/^portSTACK_TYPE *pxPortInitialiseStack( portSTACK_TYPE *pxTopOfStack, pdTASK_CODE pxCode, void *p/;"	f	typeref:typename:portSTACK_TYPE *
pxPortInitialiseStack	FreeRTOS/portable/IAR/ARM_CM0/port.c	/^portSTACK_TYPE *pxPortInitialiseStack( portSTACK_TYPE *pxTopOfStack, pdTASK_CODE pxCode, void *p/;"	f	typeref:typename:portSTACK_TYPE *
pxPortInitialiseStack	FreeRTOS/portable/IAR/ARM_CM3/port.c	/^portSTACK_TYPE *pxPortInitialiseStack( portSTACK_TYPE *pxTopOfStack, pdTASK_CODE pxCode, void *p/;"	f	typeref:typename:portSTACK_TYPE *
pxPortInitialiseStack	FreeRTOS/portable/IAR/ARM_CM4F/port.c	/^portSTACK_TYPE *pxPortInitialiseStack( portSTACK_TYPE *pxTopOfStack, pdTASK_CODE pxCode, void *p/;"	f	typeref:typename:portSTACK_TYPE *
pxPortInitialiseStack	FreeRTOS/portable/IAR/ATMega323/port.c	/^portSTACK_TYPE *pxPortInitialiseStack( portSTACK_TYPE *pxTopOfStack, pdTASK_CODE pxCode, void *p/;"	f	typeref:typename:portSTACK_TYPE *
pxPortInitialiseStack	FreeRTOS/portable/IAR/AVR32_UC3/port.c	/^portSTACK_TYPE *pxPortInitialiseStack( portSTACK_TYPE *pxTopOfStack, pdTASK_CODE pxCode, void *p/;"	f	typeref:typename:portSTACK_TYPE *
pxPortInitialiseStack	FreeRTOS/portable/IAR/AtmelSAM7S64/port.c	/^portSTACK_TYPE *pxPortInitialiseStack( portSTACK_TYPE *pxTopOfStack, pdTASK_CODE pxCode, void *p/;"	f	typeref:typename:portSTACK_TYPE *
pxPortInitialiseStack	FreeRTOS/portable/IAR/AtmelSAM9XE/port.c	/^portSTACK_TYPE *pxPortInitialiseStack( portSTACK_TYPE *pxTopOfStack, pdTASK_CODE pxCode, void *p/;"	f	typeref:typename:portSTACK_TYPE *
pxPortInitialiseStack	FreeRTOS/portable/IAR/LPC2000/port.c	/^portSTACK_TYPE *pxPortInitialiseStack( portSTACK_TYPE *pxTopOfStack, pdTASK_CODE pxCode, void *p/;"	f	typeref:typename:portSTACK_TYPE *
pxPortInitialiseStack	FreeRTOS/portable/IAR/MSP430/port.c	/^portSTACK_TYPE *pxPortInitialiseStack( portSTACK_TYPE *pxTopOfStack, pdTASK_CODE pxCode, void *p/;"	f	typeref:typename:portSTACK_TYPE *
pxPortInitialiseStack	FreeRTOS/portable/IAR/MSP430X/port.c	/^portSTACK_TYPE *pxPortInitialiseStack( portSTACK_TYPE *pxTopOfStack, pdTASK_CODE pxCode, void *p/;"	f	typeref:typename:portSTACK_TYPE *
pxPortInitialiseStack	FreeRTOS/portable/IAR/RL78/port.c	/^portSTACK_TYPE *pxPortInitialiseStack( portSTACK_TYPE *pxTopOfStack, pdTASK_CODE pxCode, void *p/;"	f	typeref:typename:portSTACK_TYPE *
pxPortInitialiseStack	FreeRTOS/portable/IAR/RX600/port.c	/^portSTACK_TYPE *pxPortInitialiseStack( portSTACK_TYPE *pxTopOfStack, pdTASK_CODE pxCode, void *p/;"	f	typeref:typename:portSTACK_TYPE *
pxPortInitialiseStack	FreeRTOS/portable/IAR/STR71x/port.c	/^portSTACK_TYPE *pxPortInitialiseStack( portSTACK_TYPE *pxTopOfStack, pdTASK_CODE pxCode, void *p/;"	f	typeref:typename:portSTACK_TYPE *
pxPortInitialiseStack	FreeRTOS/portable/IAR/STR75x/port.c	/^portSTACK_TYPE *pxPortInitialiseStack( portSTACK_TYPE *pxTopOfStack, pdTASK_CODE pxCode, void *p/;"	f	typeref:typename:portSTACK_TYPE *
pxPortInitialiseStack	FreeRTOS/portable/IAR/STR91x/port.c	/^portSTACK_TYPE *pxPortInitialiseStack( portSTACK_TYPE *pxTopOfStack, pdTASK_CODE pxCode, void *p/;"	f	typeref:typename:portSTACK_TYPE *
pxPortInitialiseStack	FreeRTOS/portable/IAR/V850ES/port.c	/^portSTACK_TYPE *pxPortInitialiseStack( portSTACK_TYPE *pxTopOfStack, pdTASK_CODE pxCode, void *p/;"	f	typeref:typename:portSTACK_TYPE *
pxPortInitialiseStack	FreeRTOS/portable/MPLAB/PIC18F/port.c	/^portSTACK_TYPE *pxPortInitialiseStack( portSTACK_TYPE *pxTopOfStack, pdTASK_CODE pxCode, void *p/;"	f	typeref:typename:portSTACK_TYPE *
pxPortInitialiseStack	FreeRTOS/portable/MPLAB/PIC24_dsPIC/port.c	/^portSTACK_TYPE *pxPortInitialiseStack( portSTACK_TYPE *pxTopOfStack, pdTASK_CODE pxCode, void *p/;"	f	typeref:typename:portSTACK_TYPE *
pxPortInitialiseStack	FreeRTOS/portable/MPLAB/PIC32MX/port.c	/^portSTACK_TYPE *pxPortInitialiseStack( portSTACK_TYPE *pxTopOfStack, pdTASK_CODE pxCode, void *p/;"	f	typeref:typename:portSTACK_TYPE *
pxPortInitialiseStack	FreeRTOS/portable/MSVC-MingW/port.c	/^portSTACK_TYPE *pxPortInitialiseStack( portSTACK_TYPE *pxTopOfStack, pdTASK_CODE pxCode, void *p/;"	f	typeref:typename:portSTACK_TYPE *
pxPortInitialiseStack	FreeRTOS/portable/Paradigm/Tern_EE/large_untested/port.c	/^portSTACK_TYPE *pxPortInitialiseStack( portSTACK_TYPE *pxTopOfStack, pdTASK_CODE pxCode, void *p/;"	f	typeref:typename:portSTACK_TYPE *
pxPortInitialiseStack	FreeRTOS/portable/Paradigm/Tern_EE/small/port.c	/^portSTACK_TYPE *pxPortInitialiseStack( portSTACK_TYPE *pxTopOfStack, pdTASK_CODE pxCode, void *p/;"	f	typeref:typename:portSTACK_TYPE *
pxPortInitialiseStack	FreeRTOS/portable/RVDS/ARM7_LPC21xx/port.c	/^portSTACK_TYPE *pxPortInitialiseStack( portSTACK_TYPE *pxTopOfStack, pdTASK_CODE pxCode, void *p/;"	f	typeref:typename:portSTACK_TYPE *
pxPortInitialiseStack	FreeRTOS/portable/RVDS/ARM_CM3/port.c	/^portSTACK_TYPE *pxPortInitialiseStack( portSTACK_TYPE *pxTopOfStack, pdTASK_CODE pxCode, void *p/;"	f	typeref:typename:portSTACK_TYPE *
pxPortInitialiseStack	FreeRTOS/portable/RVDS/ARM_CM4F/port.c	/^portSTACK_TYPE *pxPortInitialiseStack( portSTACK_TYPE *pxTopOfStack, pdTASK_CODE pxCode, void *p/;"	f	typeref:typename:portSTACK_TYPE *
pxPortInitialiseStack	FreeRTOS/portable/Renesas/RX200/port.c	/^portSTACK_TYPE *pxPortInitialiseStack( portSTACK_TYPE *pxTopOfStack, pdTASK_CODE pxCode, void *p/;"	f	typeref:typename:portSTACK_TYPE *
pxPortInitialiseStack	FreeRTOS/portable/Renesas/RX600/port.c	/^portSTACK_TYPE *pxPortInitialiseStack( portSTACK_TYPE *pxTopOfStack, pdTASK_CODE pxCode, void *p/;"	f	typeref:typename:portSTACK_TYPE *
pxPortInitialiseStack	FreeRTOS/portable/Renesas/SH2A_FPU/port.c	/^portSTACK_TYPE *pxPortInitialiseStack( portSTACK_TYPE *pxTopOfStack, pdTASK_CODE pxCode, void *p/;"	f	typeref:typename:portSTACK_TYPE *
pxPortInitialiseStack	FreeRTOS/portable/Rowley/MSP430F449/port.c	/^portSTACK_TYPE *pxPortInitialiseStack( portSTACK_TYPE *pxTopOfStack, pdTASK_CODE pxCode, void *p/;"	f	typeref:typename:portSTACK_TYPE *
pxPortInitialiseStack	FreeRTOS/portable/SDCC/Cygnal/port.c	/^portSTACK_TYPE *pxPortInitialiseStack( portSTACK_TYPE *pxTopOfStack, pdTASK_CODE pxCode, void *p/;"	f	typeref:typename:portSTACK_TYPE *
pxPortInitialiseStack	FreeRTOS/portable/Softune/MB91460/port.c	/^portSTACK_TYPE *pxPortInitialiseStack( portSTACK_TYPE *pxTopOfStack, pdTASK_CODE pxCode, void *p/;"	f	typeref:typename:portSTACK_TYPE *
pxPortInitialiseStack	FreeRTOS/portable/Tasking/ARM_CM4F/port.c	/^portSTACK_TYPE *pxPortInitialiseStack( portSTACK_TYPE *pxTopOfStack, pdTASK_CODE pxCode, void *p/;"	f	typeref:typename:portSTACK_TYPE *
pxPortInitialiseStack	FreeRTOS/portable/WizC/PIC18/port.c	/^portSTACK_TYPE *pxPortInitialiseStack( portSTACK_TYPE *pxTopOfStack, pdTASK_CODE pxCode, void *p/;"	f	typeref:typename:portSTACK_TYPE *
pxPortInitialiseStack	FreeRTOS/portable/oWatcom/16BitDOS/common/portcomn.c	/^portSTACK_TYPE *pxPortInitialiseStack( portSTACK_TYPE *pxTopOfStack, pdTASK_CODE pxCode, void *p/;"	f	typeref:typename:portSTACK_TYPE *
pxPrevious	FreeRTOS/include/list.h	/^	volatile struct xLIST_ITEM * pxPrevious;\/*< Pointer to the previous xListItem in the list. *\/$/;"	m	struct:xLIST_ITEM	typeref:typename:volatile struct xLIST_ITEM *
pxPrevious	FreeRTOS/include/list.h	/^	volatile struct xLIST_ITEM *pxPrevious;$/;"	m	struct:xMINI_LIST_ITEM	typeref:typename:volatile struct xLIST_ITEM *
pxRAMStack	FreeRTOS/portable/SDCC/Cygnal/port.c	/^data static portSTACK_TYPE * data pxRAMStack;$/;"	v	typeref:typename:data portSTACK_TYPE * data	file:
pxReadyCoRoutineLists	FreeRTOS/croutine.c	/^static xList pxReadyCoRoutineLists[ configMAX_CO_ROUTINE_PRIORITIES ];	\/*< Prioritised ready co/;"	v	typeref:typename:xList[]	file:
pxReadyTasksLists	FreeRTOS/tasks.c	/^PRIVILEGED_DATA static xList pxReadyTasksLists[ configMAX_PRIORITIES ];	\/*< Prioritised ready t/;"	v	typeref:typename:PRIVILEGED_DATA xList[]	file:
pxStack	FreeRTOS/tasks.c	/^	portSTACK_TYPE			*pxStack;			\/*< Points to the start of the stack. *\/$/;"	m	struct:tskTaskControlBlock	typeref:typename:portSTACK_TYPE *	file:
pxTaskTag	FreeRTOS/tasks.c	/^		pdTASK_HOOK_CODE pxTaskTag;$/;"	m	struct:tskTaskControlBlock	typeref:typename:pdTASK_HOOK_CODE	file:
pxTimer	FreeRTOS/timers.c	/^	xTIMER *				pxTimer;			\/*<< The timer to which the command will be applied. *\/$/;"	m	struct:tmrTimerQueueMessage	typeref:typename:xTIMER *	file:
pxTopOfStack	FreeRTOS/tasks.c	/^	volatile portSTACK_TYPE	*pxTopOfStack;		\/*< Points to the location of the last item placed on /;"	m	struct:tskTaskControlBlock	typeref:typename:volatile portSTACK_TYPE *	file:
pxXRAMStack	FreeRTOS/portable/SDCC/Cygnal/port.c	/^xdata static portSTACK_TYPE * data pxXRAMStack;$/;"	v	typeref:typename:xdata portSTACK_TYPE * data	file:
q15_t	Libraries/CMSIS/Include/arm_math.h	/^  typedef int16_t q15_t;$/;"	t	typeref:typename:int16_t
q31_t	Libraries/CMSIS/Include/arm_math.h	/^  typedef int32_t q31_t;$/;"	t	typeref:typename:int32_t
q63_t	Libraries/CMSIS/Include/arm_math.h	/^  typedef int64_t q63_t;$/;"	t	typeref:typename:int64_t
q7_t	Libraries/CMSIS/Include/arm_math.h	/^  typedef int8_t q7_t;$/;"	t	typeref:typename:int8_t
qrsDetect	Classes/clsEcgAnalizer.cpp	/^   void qrsDetect(void)$/;"	f	class:clsEcgAnalizer	typeref:typename:void	file:
qrsSuspend	main.cpp	/^int qrsSuspend = 0;$/;"	v	typeref:typename:int
qrsSuspendMarker	main.cpp	/^int qrsSuspendMarker = 0;$/;"	v	typeref:typename:int
qrsWindow	Classes/clsEcgAnalizer.cpp	/^    uint16_t qrsWindow[QRSWINDOWLENGTH];$/;"	m	class:clsEcgAnalizer	typeref:typename:uint16_t[]	file:
quarantineAverage	Classes/clsEcgAnalizer.cpp	/^    int quarantineAverage;$/;"	m	class:clsEcgAnalizer	typeref:typename:int	file:
quarantineHeartRateBuffer	Classes/clsEcgAnalizer.cpp	/^    int quarantineHeartRateBuffer[REGULARANDQUARANTINEBUFFERLENGTH];$/;"	m	class:clsEcgAnalizer	typeref:typename:int[]	file:
queueDONT_BLOCK	FreeRTOS/queue.c	/^#define queueDONT_BLOCK	/;"	d	file:
queueERRONEOUS_UNBLOCK	FreeRTOS/queue.c	/^#define queueERRONEOUS_UNBLOCK	/;"	d	file:
queueLOCKED_UNMODIFIED	FreeRTOS/queue.c	/^#define queueLOCKED_UNMODIFIED	/;"	d	file:
queueMUTEX_GIVE_BLOCK_TIME	FreeRTOS/queue.c	/^#define queueMUTEX_GIVE_BLOCK_TIME	/;"	d	file:
queueQUEUE_IS_MUTEX	FreeRTOS/queue.c	/^#define queueQUEUE_IS_MUTEX	/;"	d	file:
queueQUEUE_TYPE_BASE	FreeRTOS/include/queue.h	/^#define queueQUEUE_TYPE_BASE	/;"	d
queueQUEUE_TYPE_BASE	FreeRTOS/queue.c	/^#define queueQUEUE_TYPE_BASE	/;"	d	file:
queueQUEUE_TYPE_BINARY_SEMAPHORE	FreeRTOS/include/queue.h	/^#define queueQUEUE_TYPE_BINARY_SEMAPHORE	/;"	d
queueQUEUE_TYPE_BINARY_SEMAPHORE	FreeRTOS/queue.c	/^#define queueQUEUE_TYPE_BINARY_SEMAPHORE	/;"	d	file:
queueQUEUE_TYPE_COUNTING_SEMAPHORE	FreeRTOS/include/queue.h	/^#define queueQUEUE_TYPE_COUNTING_SEMAPHORE	/;"	d
queueQUEUE_TYPE_COUNTING_SEMAPHORE	FreeRTOS/queue.c	/^#define queueQUEUE_TYPE_COUNTING_SEMAPHORE	/;"	d	file:
queueQUEUE_TYPE_MUTEX	FreeRTOS/include/queue.h	/^#define queueQUEUE_TYPE_MUTEX /;"	d
queueQUEUE_TYPE_MUTEX	FreeRTOS/queue.c	/^#define queueQUEUE_TYPE_MUTEX /;"	d	file:
queueQUEUE_TYPE_RECURSIVE_MUTEX	FreeRTOS/include/queue.h	/^#define queueQUEUE_TYPE_RECURSIVE_MUTEX	/;"	d
queueQUEUE_TYPE_RECURSIVE_MUTEX	FreeRTOS/queue.c	/^#define queueQUEUE_TYPE_RECURSIVE_MUTEX	/;"	d	file:
queueSEMAPHORE_QUEUE_ITEM_LENGTH	FreeRTOS/queue.c	/^#define queueSEMAPHORE_QUEUE_ITEM_LENGTH /;"	d	file:
queueSEND_TO_BACK	FreeRTOS/include/queue.h	/^#define	queueSEND_TO_BACK	/;"	d
queueSEND_TO_BACK	FreeRTOS/queue.c	/^#define	queueSEND_TO_BACK	/;"	d	file:
queueSEND_TO_FRONT	FreeRTOS/include/queue.h	/^#define	queueSEND_TO_FRONT	/;"	d
queueSEND_TO_FRONT	FreeRTOS/queue.c	/^#define	queueSEND_TO_FRONT	/;"	d	file:
queueUNLOCKED	FreeRTOS/queue.c	/^#define queueUNLOCKED	/;"	d	file:
r0	FreeRTOS/portable/IAR/V850ES/ISR_Support.h	/^    MOVHI   hi1(pxCurrentTCB),r0,r1			; get Stackpointer address$/;"	v
r0	FreeRTOS/portable/IAR/V850ES/ISR_Support.h	/^    MOVHI   hi1(pxCurrentTCB),r0,r1			; save SP to top of current TCB$/;"	v
r0	FreeRTOS/portable/IAR/V850ES/ISR_Support.h	/^    MOVHI   hi1(usCriticalNesting),r0,r2$/;"	v
r0Field	FreeRTOS/portable/GCC/PPC405_Xilinx/portasm.S	/^.set	r0Field,     USPRG0Field + 4$/;"	d
r0Field	FreeRTOS/portable/GCC/PPC440_Xilinx/portasm.S	/^.set	r0Field,     USPRG0Field + 4$/;"	d
r1	FreeRTOS/portable/IAR/V850ES/ISR_Support.h	/^    MOVHI   hi1(pxCurrentTCB),r0,r1			; get Stackpointer address$/;"	v
r1	FreeRTOS/portable/IAR/V850ES/ISR_Support.h	/^    MOVHI   hi1(pxCurrentTCB),r0,r1			; save SP to top of current TCB$/;"	v
r1	FreeRTOS/portable/IAR/V850ES/ISR_Support.h	/^    sld.w   0[ep],r1						; load usCriticalNesting value from stack$/;"	v
r1	FreeRTOS/portable/IAR/V850ES/ISR_Support.h	/^    sld.w   4[ep],r1						; restore general purpose registers$/;"	v
r1	FreeRTOS/portable/IAR/V850ES/ISR_Support.h	/^    st.w    r1,lw1(usCriticalNesting)[r2]$/;"	v
r19	FreeRTOS/portable/IAR/V850ES/ISR_Support.h	/^    sst.w   r19,72[ep]$/;"	v
r2	FreeRTOS/portable/IAR/V850ES/ISR_Support.h	/^    sst.w   r2,0[ep]$/;"	v
r2Field	FreeRTOS/portable/GCC/PPC405_Xilinx/portasm.S	/^.set	r2Field,     r0Field     + 4$/;"	d
r2Field	FreeRTOS/portable/GCC/PPC440_Xilinx/portasm.S	/^.set	r2Field,     r0Field     + 4$/;"	d
r3r31Field	FreeRTOS/portable/GCC/PPC405_Xilinx/portasm.S	/^.set	r3r31Field,  r2Field     + 4$/;"	d
r3r31Field	FreeRTOS/portable/GCC/PPC440_Xilinx/portasm.S	/^.set	r3r31Field,  r2Field     + 4$/;"	d
rFinish	Classes/clsEcgAnalizer.cpp	/^    int rFinish;$/;"	m	class:clsEcgAnalizer	typeref:typename:int	file:
rMarker	Classes/clsEcgAnalizer.cpp	/^    int rMarker;$/;"	m	class:clsEcgAnalizer	typeref:typename:int	file:
rMaxIndex	Classes/clsEcgAnalizer.cpp	/^    int rMaxIndex;$/;"	m	class:clsEcgAnalizer	typeref:typename:int	file:
rStart	Classes/clsEcgAnalizer.cpp	/^    int rStart;$/;"	m	class:clsEcgAnalizer	typeref:typename:int	file:
rawSample	Classes/clsFilter50Hz.cpp	/^   uint16_t rawSample;$/;"	m	class:clsFilter50Hz	typeref:typename:uint16_t	file:
read1bit	Classes/clsThermometer.cpp	/^   inline uint16_t read1bit(uint16_t GPIO_Pin)$/;"	f	class:clsThermometer	typeref:typename:uint16_t	file:
read2bytes	Classes/clsThermometer.cpp	/^   inline uint16_t read2bytes(uint16_t GPIO_Pin)$/;"	f	class:clsThermometer	typeref:typename:uint16_t	file:
readAd7691	main.cpp	/^void readAd7691(void)$/;"	f	typeref:typename:void
readAds8320	main.cpp	/^void readAds8320(void)$/;"	f	typeref:typename:void
readAds8320	tasks/ads8320Task.cpp	/^void readAds8320(void)$/;"	f	typeref:typename:void
readByte	Classes/clsThermometer.cpp	/^   inline uint8_t readByte(uint16_t GPIO_Pin)$/;"	f	class:clsThermometer	typeref:typename:uint8_t	file:
readCode	Classes/clsThermometer.cpp	/^   inline void readCode(uint8_t *code, uint16_t GPIO_Pin)$/;"	f	class:clsThermometer	typeref:typename:void	file:
readInProcess	Classes/clsSmb380.cpp	/^bool readInProcess;$/;"	m	class:clsSmb380	typeref:typename:bool	file:
readMode	Classes/clsAd7792.cpp	/^   int readMode(void)$/;"	f	class:clsAd7792	typeref:typename:int	file:
readRom	Classes/clsThermometer.cpp	/^   inline void readRom(uint16_t GPIO_Pin)$/;"	f	class:clsThermometer	typeref:typename:void	file:
readT	Classes/clsThermometer.cpp	/^   inline uint16_t readT(uint16_t GPIO_Pin)$/;"	f	class:clsThermometer	typeref:typename:uint16_t	file:
readThemperature	Classes/clsThermometer.cpp	/^   float readThemperature(int thermo_sensor)$/;"	f	class:clsThermometer	typeref:typename:float	file:
recipTable	Libraries/CMSIS/Include/arm_math.h	/^    q15_t *recipTable;   \/**< Points to the reciprocal initial value table. *\/$/;"	m	struct:__anon8f6bd1b13008	typeref:typename:q15_t *
recipTable	Libraries/CMSIS/Include/arm_math.h	/^    q31_t *recipTable;    \/**< points to the reciprocal initial value table. *\/$/;"	m	struct:__anon8f6bd1b12f08	typeref:typename:q31_t *
recreationPeriodPending	Classes/clsDiagnost.cpp	/^   int recreationPeriodPending;$/;"	m	class:clsDiagnost	typeref:typename:int	file:
recreationPeriodTimer	Classes/clsDiagnost.cpp	/^   int recreationPeriodTimer;$/;"	m	class:clsDiagnost	typeref:typename:int	file:
recreationRatio	Classes/clsDiagnost.cpp	/^   double recreationRatio;      \/\/     $/;"	m	class:clsDiagnost	typeref:typename:double	file:
recreationRatio1	Classes/clsDiagnost.cpp	/^   double recreationRatio1;     \/\/     ([  ]\//;"	m	class:clsDiagnost	typeref:typename:double	file:
recreationRatio2	Classes/clsDiagnost.cpp	/^   double recreationRatio2;	\/\/     ([  ]\/) /;"	m	class:clsDiagnost	typeref:typename:double	file:
recreationRatio3	Classes/clsDiagnost.cpp	/^   double recreationRatio3;	\/\/     ([  ]\/) /;"	m	class:clsDiagnost	typeref:typename:double	file:
redCounter	Classes/clsDiagnost.cpp	/^   int redCounter;$/;"	m	class:clsDiagnost	typeref:typename:int	file:
register	FreeRTOS/portable/RVDS/ARM7_LPC21xx/portmacro.h	/^#define register$/;"	d
register	FreeRTOS/portable/WizC/PIC18/portmacro.h	/^#define register$/;"	d
registers	FreeRTOS/portable/IAR/78K0R/ISR_Support.h	/^;   Saves the context of the general purpose registers, CS and ES (only in far $/;"	v
registers	FreeRTOS/portable/IAR/RL78/ISR_Support.h	/^;   Saves the context of the general purpose registers, CS and ES (only in far $/;"	v
regularAverage	Classes/clsEcgAnalizer.cpp	/^    int regularAverage;$/;"	m	class:clsEcgAnalizer	typeref:typename:int	file:
regularHeartRateBuffer	Classes/clsEcgAnalizer.cpp	/^    int regularHeartRateBuffer[REGULARANDQUARANTINEBUFFERLENGTH];$/;"	m	class:clsEcgAnalizer	typeref:typename:int[]	file:
reload	Classes/clsWatchdog.cpp	/^  void reload()$/;"	f	class:clsWatchdog	typeref:typename:void	file:
removeFile	Classes/clsSdio.cpp	/^  void removeFile(uint16_t num)$/;"	f	class:clsSdio	typeref:typename:void	file:
remove_chain	Libraries/fatfs/src/ff.c	/^FRESULT remove_chain ($/;"	f	typeref:typename:FRESULT	file:
reset	Classes/clsAd7792.cpp	/^   void reset(void)$/;"	f	class:clsAd7792	typeref:typename:void	file:
reset	Classes/clsThermometer.cpp	/^   inline void reset(uint16_t GPIO_Pin)$/;"	f	class:clsThermometer	typeref:typename:void	file:
resetBadAdcRangeFlag	Classes/clsDiagnost.cpp	/^   void resetBadAdcRangeFlag()$/;"	f	class:clsDiagnost	typeref:typename:void	file:
resetBuffers	Classes/clsSdio.cpp	/^    void resetBuffers()$/;"	f	class:clsSdio	typeref:typename:void	file:
resetNewRegularHeartRateReady	Classes/clsEcgAnalizer.cpp	/^   void resetNewRegularHeartRateReady(void)$/;"	f	class:clsEcgAnalizer	typeref:typename:void	file:
resistors_gpios	Classes/clsCommon.cpp	/^   uint16_t resistors_gpios;$/;"	m	class:clsCommon	typeref:typename:uint16_t	file:
restore	FreeRTOS/portable/IAR/78K0R/ISR_Support.h	/^;   Restores the task Stack Pointer then use this to restore usCriticalNesting,$/;"	v
restore	FreeRTOS/portable/IAR/RL78/ISR_Support.h	/^;   Restores the task Stack Pointer then use this to restore usCriticalNesting,$/;"	v
restore_context	FreeRTOS/portable/GCC/NiosII/port_asm.S	/^restore_context:$/;"	l
restore_sp_from_pxCurrentTCB	FreeRTOS/portable/GCC/NiosII/port_asm.S	/^restore_sp_from_pxCurrentTCB:$/;"	l
rrVector	Classes/clsBayevsky.cpp	/^   int rrVector[RRVECTORLENGTH];$/;"	m	class:clsBayevsky	typeref:typename:int[]	file:
runStepCounter	Classes/clsMovementDetector.cpp	/^   int runStepCounter;		\/\/    $/;"	m	class:clsMovementDetector	typeref:typename:int	file:
runStepDetected	Classes/clsMovementDetector.cpp	/^   int runStepDetected;$/;"	m	class:clsMovementDetector	typeref:typename:int	file:
runStepInterval	Classes/clsMovementDetector.cpp	/^   static const long runStepInterval = 60;	\/\/      (  /;"	m	class:clsMovementDetector	typeref:typename:const long	file:
runThreshold	Classes/clsMovementDetector.cpp	/^   static const uint16_t runThreshold = 200;$/;"	m	class:clsMovementDetector	typeref:typename:const uint16_t	file:
runningDetected	Classes/clsMovementDetector.cpp	/^   int runningDetected;$/;"	m	class:clsMovementDetector	typeref:typename:int	file:
s16	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^typedef int16_t s16;$/;"	t	typeref:typename:int16_t
s32	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^typedef int32_t  s32;$/;"	t	typeref:typename:int32_t
s8	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^typedef int8_t  s8;$/;"	t	typeref:typename:int8_t
sDOSTickCounter	FreeRTOS/portable/BCC/16BitDOS/PC/port.c	/^static short sDOSTickCounter;$/;"	v	typeref:typename:short	file:
sDOSTickCounter	FreeRTOS/portable/oWatcom/16BitDOS/PC/port.c	/^static short sDOSTickCounter;							$/;"	v	typeref:typename:short	file:
sEEAddress	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_i2c_ee.c	/^__IO uint16_t  sEEAddress = 0;   $/;"	v	typeref:typename:__IO uint16_t
sEEDMA_InitStructure	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval.c	/^DMA_InitTypeDef    sEEDMA_InitStructure; $/;"	v	typeref:typename:DMA_InitTypeDef
sEEDataNum	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_i2c_ee.c	/^__IO uint8_t   sEEDataNum;$/;"	v	typeref:typename:__IO uint8_t
sEEDataReadPointer	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_i2c_ee.c	/^__IO uint16_t* sEEDataReadPointer;   $/;"	v	typeref:typename:__IO uint16_t *
sEEDataWritePointer	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_i2c_ee.c	/^__IO uint8_t*  sEEDataWritePointer;  $/;"	v	typeref:typename:__IO uint8_t *
sEETimeout	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_i2c_ee.c	/^__IO uint32_t  sEETimeout = sEE_LONG_TIMEOUT;   $/;"	v	typeref:typename:__IO uint32_t
sEE_DIRECTION_RX	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval.h	/^#define sEE_DIRECTION_RX /;"	d
sEE_DIRECTION_TX	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval.h	/^#define sEE_DIRECTION_TX /;"	d
sEE_DeInit	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_i2c_ee.c	/^void sEE_DeInit(void)$/;"	f	typeref:typename:void
sEE_FAIL	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_i2c_ee.h	/^#define sEE_FAIL /;"	d
sEE_FLAG_TIMEOUT	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_i2c_ee.h	/^#define sEE_FLAG_TIMEOUT /;"	d
sEE_HW_ADDRESS	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_i2c_ee.h	/^ #define sEE_HW_ADDRESS /;"	d
sEE_I2C	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval.h	/^#define sEE_I2C /;"	d
sEE_I2C_CLK	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval.h	/^#define sEE_I2C_CLK /;"	d
sEE_I2C_DMA	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval.h	/^#define sEE_I2C_DMA /;"	d
sEE_I2C_DMA_CHANNEL	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval.h	/^#define sEE_I2C_DMA_CHANNEL /;"	d
sEE_I2C_DMA_CLK	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval.h	/^#define sEE_I2C_DMA_CLK /;"	d
sEE_I2C_DMA_PREPRIO	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval.h	/^#define sEE_I2C_DMA_PREPRIO /;"	d
sEE_I2C_DMA_RX_IRQHandler	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval.h	/^#define sEE_I2C_DMA_RX_IRQHandler /;"	d
sEE_I2C_DMA_RX_IRQHandler	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_i2c_ee.c	/^void sEE_I2C_DMA_RX_IRQHandler(void)$/;"	f	typeref:typename:void
sEE_I2C_DMA_RX_IRQn	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval.h	/^#define sEE_I2C_DMA_RX_IRQn /;"	d
sEE_I2C_DMA_STREAM_RX	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval.h	/^#define sEE_I2C_DMA_STREAM_RX /;"	d
sEE_I2C_DMA_STREAM_TX	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval.h	/^#define sEE_I2C_DMA_STREAM_TX /;"	d
sEE_I2C_DMA_SUBPRIO	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval.h	/^#define sEE_I2C_DMA_SUBPRIO /;"	d
sEE_I2C_DMA_TX_IRQHandler	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval.h	/^#define sEE_I2C_DMA_TX_IRQHandler /;"	d
sEE_I2C_DMA_TX_IRQHandler	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_i2c_ee.c	/^void sEE_I2C_DMA_TX_IRQHandler(void)$/;"	f	typeref:typename:void
sEE_I2C_DMA_TX_IRQn	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval.h	/^#define sEE_I2C_DMA_TX_IRQn /;"	d
sEE_I2C_DR_Address	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval.h	/^#define sEE_I2C_DR_Address /;"	d
sEE_I2C_SCL_AF	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval.h	/^#define sEE_I2C_SCL_AF /;"	d
sEE_I2C_SCL_GPIO_CLK	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval.h	/^#define sEE_I2C_SCL_GPIO_CLK /;"	d
sEE_I2C_SCL_GPIO_PORT	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval.h	/^#define sEE_I2C_SCL_GPIO_PORT /;"	d
sEE_I2C_SCL_PIN	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval.h	/^#define sEE_I2C_SCL_PIN /;"	d
sEE_I2C_SCL_SOURCE	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval.h	/^#define sEE_I2C_SCL_SOURCE /;"	d
sEE_I2C_SDA_AF	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval.h	/^#define sEE_I2C_SDA_AF /;"	d
sEE_I2C_SDA_GPIO_CLK	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval.h	/^#define sEE_I2C_SDA_GPIO_CLK /;"	d
sEE_I2C_SDA_GPIO_PORT	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval.h	/^#define sEE_I2C_SDA_GPIO_PORT /;"	d
sEE_I2C_SDA_PIN	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval.h	/^#define sEE_I2C_SDA_PIN /;"	d
sEE_I2C_SDA_SOURCE	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval.h	/^#define sEE_I2C_SDA_SOURCE /;"	d
sEE_Init	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_i2c_ee.c	/^void sEE_Init(void)$/;"	f	typeref:typename:void
sEE_LONG_TIMEOUT	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_i2c_ee.h	/^#define sEE_LONG_TIMEOUT /;"	d
sEE_LowLevel_DMAConfig	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval.c	/^void sEE_LowLevel_DMAConfig(uint32_t pBuffer, uint32_t BufferSize, uint32_t Direction)$/;"	f	typeref:typename:void
sEE_LowLevel_DeInit	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval.c	/^void sEE_LowLevel_DeInit(void)$/;"	f	typeref:typename:void
sEE_LowLevel_Init	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval.c	/^void sEE_LowLevel_Init(void)$/;"	f	typeref:typename:void
sEE_M24C64_32	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval.h	/^#define sEE_M24C64_32$/;"	d
sEE_M24C64_32	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_i2c_ee.h	/^#define sEE_M24C64_32 /;"	d
sEE_MAX_TRIALS_NUMBER	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_i2c_ee.h	/^#define sEE_MAX_TRIALS_NUMBER /;"	d
sEE_OK	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_i2c_ee.h	/^#define sEE_OK /;"	d
sEE_PAGESIZE	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_i2c_ee.h	/^ #define sEE_PAGESIZE /;"	d
sEE_RX_DMA_FLAG_DMEIF	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval.h	/^#define sEE_RX_DMA_FLAG_DMEIF /;"	d
sEE_RX_DMA_FLAG_FEIF	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval.h	/^#define sEE_RX_DMA_FLAG_FEIF /;"	d
sEE_RX_DMA_FLAG_HTIF	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval.h	/^#define sEE_RX_DMA_FLAG_HTIF /;"	d
sEE_RX_DMA_FLAG_TCIF	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval.h	/^#define sEE_RX_DMA_FLAG_TCIF /;"	d
sEE_RX_DMA_FLAG_TEIF	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval.h	/^#define sEE_RX_DMA_FLAG_TEIF /;"	d
sEE_ReadBuffer	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_i2c_ee.c	/^uint32_t sEE_ReadBuffer(uint8_t* pBuffer, uint16_t ReadAddr, uint16_t* NumByteToRead)$/;"	f	typeref:typename:uint32_t
sEE_STATE_BUSY	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_i2c_ee.h	/^#define sEE_STATE_BUSY /;"	d
sEE_STATE_ERROR	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_i2c_ee.h	/^#define sEE_STATE_ERROR /;"	d
sEE_STATE_READY	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_i2c_ee.h	/^#define sEE_STATE_READY /;"	d
sEE_TIMEOUT_UserCallback	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_i2c_ee.c	/^uint32_t sEE_TIMEOUT_UserCallback(void)$/;"	f	typeref:typename:uint32_t
sEE_TIME_CONST	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval.h	/^#define sEE_TIME_CONST /;"	d
sEE_TX_DMA_FLAG_DMEIF	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval.h	/^#define sEE_TX_DMA_FLAG_DMEIF /;"	d
sEE_TX_DMA_FLAG_FEIF	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval.h	/^#define sEE_TX_DMA_FLAG_FEIF /;"	d
sEE_TX_DMA_FLAG_HTIF	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval.h	/^#define sEE_TX_DMA_FLAG_HTIF /;"	d
sEE_TX_DMA_FLAG_TCIF	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval.h	/^#define sEE_TX_DMA_FLAG_TCIF /;"	d
sEE_TX_DMA_FLAG_TEIF	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval.h	/^#define sEE_TX_DMA_FLAG_TEIF /;"	d
sEE_USE_DMA	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval.h	/^#define sEE_USE_DMA$/;"	d
sEE_WaitEepromStandbyState	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_i2c_ee.c	/^uint32_t sEE_WaitEepromStandbyState(void)      $/;"	f	typeref:typename:uint32_t
sEE_WriteBuffer	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_i2c_ee.c	/^void sEE_WriteBuffer(uint8_t* pBuffer, uint16_t WriteAddr, uint16_t NumByteToWrite)$/;"	f	typeref:typename:void
sEE_WritePage	Libraries/SDIO_Driver/example/STM322xG_EVAL/stm322xg_eval_i2c_ee.c	/^uint32_t sEE_WritePage(uint8_t* pBuffer, uint16_t WriteAddr, uint8_t* NumByteToWrite)$/;"	f	typeref:typename:uint32_t
sFIFOMailBox	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  CAN_FIFOMailBox_TypeDef    sFIFOMailBox[2];     \/*!< CAN FIFO MailBox,                    Add/;"	m	struct:__anon3e8f98ce0908	typeref:typename:CAN_FIFOMailBox_TypeDef[2]
sFONT	Libraries/SDIO_Driver/example/Common/fonts.h	/^} sFONT;$/;"	t	typeref:struct:_tFont
sFilterRegister	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  CAN_FilterRegister_TypeDef sFilterRegister[28]; \/*!< CAN Filter Register,                 Add/;"	m	struct:__anon3e8f98ce0908	typeref:typename:CAN_FilterRegister_TypeDef[28]
sSchedulerRunning	FreeRTOS/portable/oWatcom/16BitDOS/Flsh186/port.c	/^static short sSchedulerRunning = pdFALSE;$/;"	v	typeref:typename:short	file:
sSchedulerRunning	FreeRTOS/portable/oWatcom/16BitDOS/PC/port.c	/^static short sSchedulerRunning = pdFALSE;				$/;"	v	typeref:typename:short	file:
sTxMailBox	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^  CAN_TxMailBox_TypeDef      sTxMailBox[3];       \/*!< CAN Tx MailBox,                      Add/;"	m	struct:__anon3e8f98ce0908	typeref:typename:CAN_TxMailBox_TypeDef[3]
s_nPulseLength	FreeRTOS/portable/IAR/STR91x/port.c	/^	static u16 s_nPulseLength;$/;"	v	typeref:typename:u16	file:
sample	Classes/clsIsolineController.cpp	/^       uint16_t sample;$/;"	m	struct:clsIsolineController::strBufferList	typeref:typename:uint16_t	file:
sample	Classes/clsIsolineController.cpp	/^       uint16_t sample;$/;"	m	struct:clsIsolineController::strSortedBufferList	typeref:typename:uint16_t	file:
sampleTxtBuffer	Classes/clsMovementDetector.cpp	/^   char sampleTxtBuffer[24];$/;"	m	class:clsMovementDetector	typeref:typename:char[24]	file:
samplesBuffer	Classes/clsIsolineController.cpp	/^   strBufferList *samplesBuffer;$/;"	m	class:clsIsolineController	typeref:typename:strBufferList *	file:
samplesBufferTail	Classes/clsIsolineController.cpp	/^   strBufferList *samplesBufferTail;$/;"	m	class:clsIsolineController	typeref:typename:strBufferList *	file:
samplesCounter	Classes/clsCommon.cpp	/^   int samplesCounter;$/;"	m	class:clsCommon	typeref:typename:int	file:
samplesVector	Classes/clsRrHistogramm.cpp	/^      int samplesVector[SAMPLELENGTH];$/;"	m	struct:clsRrHistogramm::bin	typeref:typename:int[]	file:
samples_in_one_pulse	main.cpp	/^int samples_in_one_pulse = 100;$/;"	v	typeref:typename:int
saveNewRR	Classes/clsBayevsky.cpp	/^   void saveNewRR(int rrInterval)$/;"	f	class:clsBayevsky	typeref:typename:void	file:
save_context	FreeRTOS/portable/GCC/NiosII/port_asm.S	/^save_context:$/;"	l
save_sp_to_pxCurrentTCB	FreeRTOS/portable/GCC/NiosII/port_asm.S	/^save_sp_to_pxCurrentTCB:$/;"	l
sbrk	FreeRTOS/portable/Softune/MB91460/__STD_LIB_sbrk.c	/^	extern  char  *sbrk(int  size)$/;"	f	typeref:typename:char *
sbrk	FreeRTOS/portable/Softune/MB96340/__STD_LIB_sbrk.c	/^	extern  char  *sbrk(int  size)$/;"	f	typeref:typename:char *
sc16	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^typedef const int16_t sc16;  \/*!< Read Only *\/$/;"	t	typeref:typename:const int16_t
sc32	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^typedef const int32_t sc32;  \/*!< Read Only *\/$/;"	t	typeref:typename:const int32_t
sc8	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^typedef const int8_t sc8;   \/*!< Read Only *\/$/;"	t	typeref:typename:const int8_t
scheduler	FreeRTOS/portable/IAR/78K0R/ISR_Support.h	/^; Variables used by scheduler$/;"	v	typeref:typename:Variables used by
scheduler	FreeRTOS/portable/IAR/RL78/ISR_Support.h	/^; Variables used by scheduler$/;"	v	typeref:typename:Variables used by
sclust	Libraries/fatfs/src/ff.h	/^	DWORD	sclust;			\/* File data start cluster (0:no data cluster, always 0 when fsize is 0) *\/$/;"	m	struct:__anon94583fed0308	typeref:typename:DWORD
sclust	Libraries/fatfs/src/ff.h	/^	DWORD	sclust;			\/* Table start cluster (0:Root dir) *\/$/;"	m	struct:__anon94583fed0408	typeref:typename:DWORD
sdCardTask	tasks/sdCardTask.cpp	/^void sdCardTask(void *pvParameters)$/;"	f	typeref:typename:void
sect	Libraries/fatfs/src/ff.h	/^	DWORD	sect;			\/* Current sector *\/$/;"	m	struct:__anon94583fed0408	typeref:typename:DWORD
semBINARY_SEMAPHORE_QUEUE_LENGTH	FreeRTOS/include/semphr.h	/^#define semBINARY_SEMAPHORE_QUEUE_LENGTH	/;"	d
semGIVE_BLOCK_TIME	FreeRTOS/include/semphr.h	/^#define semGIVE_BLOCK_TIME	/;"	d
semSEMAPHORE_QUEUE_ITEM_LENGTH	FreeRTOS/include/semphr.h	/^#define semSEMAPHORE_QUEUE_ITEM_LENGTH	/;"	d
sendAccel	Classes/clsCommon.cpp	/^   bool commandMode,sendStatus,sendSamples,sendMarkers,sendAccel; \/\/flags$/;"	m	class:clsCommon	typeref:typename:bool	file:
sendBytes	Classes/UARTclass.cpp	/^  void sendBytes(char *buff,uint16_t len) \/\/send buffer to uart1 with no freertos processing v/;"	f	class:clsUART	typeref:typename:void	file:
sendMarkers	Classes/clsCommon.cpp	/^   bool commandMode,sendStatus,sendSamples,sendMarkers,sendAccel; \/\/flags$/;"	m	class:clsCommon	typeref:typename:bool	file:
sendSamples	Classes/clsCommon.cpp	/^   bool commandMode,sendStatus,sendSamples,sendMarkers,sendAccel; \/\/flags$/;"	m	class:clsCommon	typeref:typename:bool	file:
sendStatus	Classes/clsCommon.cpp	/^   bool commandMode,sendStatus,sendSamples,sendMarkers,sendAccel; \/\/flags$/;"	m	class:clsCommon	typeref:typename:bool	file:
setBadAdcRangeFlag	Classes/clsDiagnost.cpp	/^   void setBadAdcRangeFlag()$/;"	f	class:clsDiagnost	typeref:typename:void	file:
setBadAdcRangeMarker	Classes/clsDiagnost.cpp	/^   void setBadAdcRangeMarker(long timer)$/;"	f	class:clsDiagnost	typeref:typename:void	file:
setCsToHigh	Classes/clsSmb380.cpp	/^  void setCsToHigh()$/;"	f	class:clsSmb380	typeref:typename:void	file:
setCsToLow	Classes/clsSmb380.cpp	/^void setCsToLow()$/;"	f	class:clsSmb380	typeref:typename:void	file:
setDacValue	Classes/clsDacPower.cpp	/^   void setDacValue(uint16_t value)$/;"	f	class:clsDacPower	typeref:typename:void	file:
setData	Classes/DAC1class.cpp	/^   void setData(uint16_t Data) \/\/    ( 0  4095 *Vref)$/;"	f	class:clsDAC1	typeref:typename:void	file:
setDate	Classes/clsRtc.cpp	/^  ErrorStatus setDate(uint8_t day,uint8_t month,uint8_t year)$/;"	f	class:clsRtc	typeref:typename:ErrorStatus	file:
setDateTime	Classes/clsRtc.cpp	/^  ErrorStatus setDateTime(uint8_t day, uint8_t month, uint8_t year, uint8_t hour, uint8_t minute/;"	f	class:clsRtc	typeref:typename:ErrorStatus	file:
setInterval	Classes/clsDiagnost.cpp	/^   void setInterval(long interval)$/;"	f	class:clsDiagnost	typeref:typename:void	file:
setLastDisplayedPulse	Classes/clsDiagnost.cpp	/^   void setLastDisplayedPulse(int pulse)$/;"	f	class:clsDiagnost	typeref:typename:void	file:
setPeriod	Classes/clsTimer2.cpp	/^   void setPeriod(int PERIOD)$/;"	f	class:clsTimer2	typeref:typename:void	file:
setPeriod	Classes/clsTimer3.cpp	/^   void setPeriod(int PERIOD)$/;"	f	class:clsTimer3	typeref:typename:void	file:
setTime	Classes/clsRtc.cpp	/^  ErrorStatus setTime(uint8_t hour,uint8_t minute,uint8_t second)$/;"	f	class:clsRtc	typeref:typename:ErrorStatus	file:
set_fattime	Libraries/fatfs/src/diskio.c	/^void set_fattime (DWORD t)$/;"	f	typeref:typename:void
shiftBuffers	Classes/clsFilter50Hz.cpp	/^   void shiftBuffers(void)$/;"	f	class:clsFilter50Hz	typeref:typename:void	file:
short_plot_output_flag	main.cpp	/^int short_plot_output_flag = 0;$/;"	v	typeref:typename:int
sjis2uni	Libraries/fatfs/src/option/cc932.c	/^const WCHAR sjis2uni[] = {$/;"	v	typeref:typename:const WCHAR[]	file:
skipRom	Classes/clsThermometer.cpp	/^   inline void skipRom(uint16_t GPIO_Pin)$/;"	f	class:clsThermometer	typeref:typename:void	file:
sleep_flag	main.cpp	/^int sleep_flag = 1;$/;"	v	typeref:typename:int
small	Libraries/fatfs/doc/css_e.css	/^small {font-size: 80%;}$/;"	s
small	Libraries/fatfs/doc/css_j.css	/^small {font-size: 80%;}$/;"	s
sobj	Libraries/fatfs/src/ff.h	/^	_SYNC_t	sobj;			\/* Identifier of sync object *\/$/;"	m	struct:__anon94583fed0208	typeref:typename:_SYNC_t
soft_exceptions	FreeRTOS/portable/GCC/NiosII/port_asm.S	/^soft_exceptions:$/;"	l
someFunction	Classes/clsAd7792.cpp	/^   void someFunction(void)$/;"	f	class:clsAd7792	typeref:typename:void	file:
someFunction	Classes/clsBayevsky.cpp	/^   void someFunction(void)$/;"	f	class:clsBayevsky	typeref:typename:void	file:
someFunction	Classes/clsDacPower.cpp	/^   void someFunction(void)$/;"	f	class:clsDacPower	typeref:typename:void	file:
someFunction	Classes/clsGPIO.cpp	/^   void someFunction(void)$/;"	f	class:clsGPIO	typeref:typename:void	file:
someFunction	Classes/clsPolyApproximator.cpp	/^   void someFunction(void)$/;"	f	class:clsPolyApproximator	typeref:typename:void	file:
someFunction	Classes/clsPowerController.cpp	/^   void someFunction(void)$/;"	f	class:clsPowerController	typeref:typename:void	file:
someFunction	Classes/clsRrHistogramm.cpp	/^   void someFunction(void)$/;"	f	class:clsRrHistogramm	typeref:typename:void	file:
someFunction	Classes/clsTemplate.cpp	/^   void someFunction(void)$/;"	f	class:cls	typeref:typename:void	file:
someFunction	Classes/clsThermometer.cpp	/^   void someFunction(void)$/;"	f	class:clsThermometer	typeref:typename:void	file:
someMethod	Classes/clsFilter50Hz.cpp	/^   void someMethod(void)$/;"	f	class:clsFilter50Hz	typeref:typename:void	file:
someMethod	Classes/clsMovementDetector.cpp	/^   void someMethod(void)$/;"	f	class:clsMovementDetector	typeref:typename:void	file:
someMethod	Classes/clsTimer2.cpp	/^   void someMethod(void)$/;"	f	class:clsTimer2	typeref:typename:void	file:
someMethod	Classes/clsTimer3.cpp	/^   void someMethod(void)$/;"	f	class:clsTimer3	typeref:typename:void	file:
sorted	Classes/clsIsolineController.cpp	/^       strSortedBufferList *sorted;$/;"	m	struct:clsIsolineController::strBufferList	typeref:typename:strSortedBufferList *	file:
sortedBuffer	Classes/clsIsolineController.cpp	/^   strSortedBufferList *sortedBuffer;  $/;"	m	class:clsIsolineController	typeref:typename:strSortedBufferList *	file:
sortedBufferPointer	Classes/clsIsolineController.cpp	/^   strSortedBufferList *sortedBufferPointer;$/;"	m	class:clsIsolineController	typeref:typename:strSortedBufferList *	file:
sp	FreeRTOS/portable/IAR/V850ES/ISR_Support.h	/^    MOV     sp,ep							; set stack pointer to element pointer$/;"	v	typeref:typename:load stackpointer MOV
sp	FreeRTOS/portable/IAR/V850ES/ISR_Support.h	/^    MOV     sp,r1$/;"	v
sp	FreeRTOS/portable/IAR/V850ES/ISR_Support.h	/^    ld.w    0[r1],sp						; load stackpointer$/;"	v
sp	FreeRTOS/portable/IAR/V850ES/ISR_Support.h	/^    st.w    sp,0[r2]$/;"	v
spanX	Classes/clsMovementDetector.cpp	/^   int spanX;$/;"	m	class:clsMovementDetector	typeref:typename:int	file:
spanY	Classes/clsMovementDetector.cpp	/^   int spanY;$/;"	m	class:clsMovementDetector	typeref:typename:int	file:
spanZ	Classes/clsMovementDetector.cpp	/^   int spanZ;$/;"	m	class:clsMovementDetector	typeref:typename:int	file:
spi1	main.cpp	/^clsSpi1 spi1;$/;"	v	typeref:typename:clsSpi1
ssize	Libraries/fatfs/src/ff.h	/^	WORD	ssize;			\/* Bytes per sector (512, 1024, 2048 or 4096) *\/$/;"	m	struct:__anon94583fed0208	typeref:typename:WORD
st_clust	Libraries/fatfs/src/ff.c	/^void st_clust ($/;"	f	typeref:typename:void	file:
stack	FreeRTOS/portable/IAR/78K0R/ISR_Support.h	/^;   of the active Task onto the task stack$/;"	v
stack	FreeRTOS/portable/IAR/78K0R/ISR_Support.h	/^;   of the selected task from the task stack$/;"	v
stack	FreeRTOS/portable/IAR/RL78/ISR_Support.h	/^;   of the active Task onto the task stack$/;"	v
stack	FreeRTOS/portable/IAR/RL78/ISR_Support.h	/^;   of the selected task from the task stack$/;"	v
start	Classes/clsWatchdog.cpp	/^  void start()$/;"	f	class:clsWatchdog	typeref:typename:void	file:
startPulse	Classes/clsDacPower.cpp	/^   void startPulse(void)$/;"	f	class:clsDacPower	typeref:typename:void	file:
startPulse	Classes/clsDiagnost.cpp	/^   int startPulse;$/;"	m	class:clsDiagnost	typeref:typename:int	file:
startPulseAdd	Classes/clsDiagnost.cpp	/^   static const uint16_t startPulseAdd = 5;             \/\/ add to start pullse$/;"	m	class:clsDiagnost	typeref:typename:const uint16_t	file:
startTimer	Classes/clsTimer2.cpp	/^   void startTimer(void)$/;"	f	class:clsTimer2	typeref:typename:void	file:
startTimer	Classes/clsTimer3.cpp	/^   void startTimer(void)$/;"	f	class:clsTimer3	typeref:typename:void	file:
startTimer4	Classes/clsTimer4.cpp	/^  void startTimer4(void)$/;"	f	class:clsTimer4	typeref:typename:void	file:
start_plot_output_flag	main.cpp	/^int start_plot_output_flag = 0;$/;"	v	typeref:typename:int
start_slowly_plot_output_flag	main.cpp	/^int start_slowly_plot_output_flag = 0;$/;"	v	typeref:typename:int
started	Classes/clsTimer2.cpp	/^   int started;$/;"	m	class:clsTimer2	typeref:typename:int	file:
startup_device	Libraries/CMSIS/Documentation/CMSIS_Core.htm	/^<h3>startup_<em>device<\/em><\/h3>$/;"	j
state	Classes/clsDiagnost.cpp	/^   int state, previousState;$/;"	m	class:clsDiagnost	typeref:typename:int	file:
state	Libraries/CMSIS/Include/arm_math.h	/^    float32_t state[3];    \/**< The state array of length 3. *\/$/;"	m	struct:__anon8f6bd1b10e08	typeref:typename:float32_t[3]
state	Libraries/CMSIS/Include/arm_math.h	/^    q15_t state[3];       \/**< The state array of length 3. *\/$/;"	m	struct:__anon8f6bd1b10c08	typeref:typename:q15_t[3]
state	Libraries/CMSIS/Include/arm_math.h	/^    q31_t state[3];      \/**< The state array of length 3. *\/$/;"	m	struct:__anon8f6bd1b10d08	typeref:typename:q31_t[3]
stateIndex	Libraries/CMSIS/Include/arm_math.h	/^    uint16_t stateIndex;          \/**< state buffer index.  Points to the oldest sample in the /;"	m	struct:__anon8f6bd1b13108	typeref:typename:uint16_t
stateIndex	Libraries/CMSIS/Include/arm_math.h	/^    uint16_t stateIndex;          \/**< state buffer index.  Points to the oldest sample in the /;"	m	struct:__anon8f6bd1b13208	typeref:typename:uint16_t
stateIndex	Libraries/CMSIS/Include/arm_math.h	/^    uint16_t stateIndex;          \/**< state buffer index.  Points to the oldest sample in the /;"	m	struct:__anon8f6bd1b13308	typeref:typename:uint16_t
stateIndex	Libraries/CMSIS/Include/arm_math.h	/^    uint16_t stateIndex;          \/**< state buffer index.  Points to the oldest sample in the /;"	m	struct:__anon8f6bd1b13408	typeref:typename:uint16_t
static	FreeRTOS/croutine.c	/^	#define static$/;"	d	file:
static	FreeRTOS/tasks.c	/^	#define static$/;"	d	file:
status	Classes/clsDiagnost.cpp	/^   int status;$/;"	m	class:clsDiagnost	typeref:typename:int	file:
stdio_usart_base	FreeRTOS/portable/IAR/AVR32_UC3/write.c	/^__no_init volatile avr32_usart_t *volatile stdio_usart_base;$/;"	v	typeref:typename:_STD_BEGIN __no_init volatile avr32_usart_t * volatile
stepInterval	Classes/clsMovementDetector.cpp	/^   static const long stepInterval = 80;	        \/\/    (  /;"	m	class:clsMovementDetector	typeref:typename:const long	file:
stopPulse	Classes/clsDacPower.cpp	/^   void stopPulse(void)$/;"	f	class:clsDacPower	typeref:typename:void	file:
stopTimer	Classes/clsTimer2.cpp	/^   void stopTimer(void)$/;"	f	class:clsTimer2	typeref:typename:void	file:
stopTimer	Classes/clsTimer3.cpp	/^   void stopTimer(void)$/;"	f	class:clsTimer3	typeref:typename:void	file:
strBufferList	Classes/clsIsolineController.cpp	/^   struct strBufferList$/;"	s	class:clsIsolineController	file:
strSortedBufferList	Classes/clsIsolineController.cpp	/^   struct strSortedBufferList$/;"	s	class:clsIsolineController	file:
strcount	Classes/clsSdio.cpp	/^    uint32_t strcount;$/;"	m	class:clsSdio	typeref:typename:uint32_t	file:
strong	Libraries/fatfs/doc/css_e.css	/^strong {}$/;"	s
strong	Libraries/fatfs/doc/css_j.css	/^strong {}$/;"	s
sum_sfn	Libraries/fatfs/src/ff.c	/^BYTE sum_sfn ($/;"	f	typeref:typename:BYTE	file:
swapBuffers	Classes/clsSdio.cpp	/^    void swapBuffers() \/\/swap active buffer$/;"	f	class:clsSdio	typeref:typename:void	file:
sync	Libraries/fatfs/src/ff.c	/^FRESULT sync (	\/* FR_OK: successful, FR_DISK_ERR: failed *\/$/;"	f	typeref:typename:FRESULT	file:
systemTime	Libraries/fatfs/src/diskio.c	/^DWORD systemTime = ((2013UL-1980) << 25)       \/\/ Year = 2013$/;"	v	typeref:typename:DWORD
system_device.c	Libraries/CMSIS/Documentation/CMSIS_Core.htm	/^<h3><a name="4"><\/a>system_<em>device<\/em>.c<\/h3>$/;"	j
table	Libraries/SDIO_Driver/example/Common/fonts.h	/^  const uint16_t *table;$/;"	m	struct:_tFont	typeref:typename:const uint16_t *
table	Libraries/fatfs/doc/css_e.css	/^table {margin: 0.5em 1em; border-collapse: collapse; border: 2px solid black; }$/;"	s
table	Libraries/fatfs/doc/css_j.css	/^table {margin: 0.5em 1em; border-collapse: collapse; border: 2px solid black; letter-spacing: 0;/;"	s
table caption	Libraries/fatfs/doc/css_e.css	/^table caption {font-family: sans-serif; font-weight: bold;}$/;"	s
table caption	Libraries/fatfs/doc/css_j.css	/^table caption {font-family: sans-serif; font-weight: bold;}$/;"	s
table.lst td:first-child	Libraries/fatfs/doc/css_e.css	/^table.lst td:first-child {font-family: monospace;}$/;"	s
table.lst td:first-child	Libraries/fatfs/doc/css_j.css	/^table.lst td:first-child {font-family: monospace; white-space: nowrap;}$/;"	s
table.lst2 td	Libraries/fatfs/doc/css_e.css	/^table.lst2 td {font-family: monospace;}$/;"	s
table.lst2 td	Libraries/fatfs/doc/css_j.css	/^table.lst2 td {font-family: monospace; white-space: nowrap;}$/;"	s
tachiThreshold	Classes/clsDiagnost.cpp	/^   int tachiThreshold;$/;"	m	class:clsDiagnost	typeref:typename:int	file:
tachycardiaThresholdTuned	Classes/clsDiagnost.cpp	/^   int tachycardiaThresholdTuned;$/;"	m	class:clsDiagnost	typeref:typename:int	file:
taskDISABLE_INTERRUPTS	FreeRTOS/include/task.h	/^#define taskDISABLE_INTERRUPTS(/;"	d
taskENABLE_INTERRUPTS	FreeRTOS/include/task.h	/^#define taskENABLE_INTERRUPTS(/;"	d
taskENTER_CRITICAL	FreeRTOS/include/task.h	/^#define taskENTER_CRITICAL(/;"	d
taskEXIT_CRITICAL	FreeRTOS/include/task.h	/^#define taskEXIT_CRITICAL(/;"	d
taskFIRST_CHECK_FOR_STACK_OVERFLOW	FreeRTOS/include/StackMacros.h	/^	#define taskFIRST_CHECK_FOR_STACK_OVERFLOW(/;"	d
taskSCHEDULER_NOT_STARTED	FreeRTOS/include/task.h	/^#define taskSCHEDULER_NOT_STARTED	/;"	d
taskSCHEDULER_RUNNING	FreeRTOS/include/task.h	/^#define taskSCHEDULER_RUNNING	/;"	d
taskSCHEDULER_SUSPENDED	FreeRTOS/include/task.h	/^#define taskSCHEDULER_SUSPENDED	/;"	d
taskSECOND_CHECK_FOR_STACK_OVERFLOW	FreeRTOS/include/StackMacros.h	/^	#define taskSECOND_CHECK_FOR_STACK_OVERFLOW(/;"	d
taskYIELD	FreeRTOS/include/task.h	/^#define taskYIELD(/;"	d
task_switch_not_requested	FreeRTOS/portable/GCC/MicroBlazeV8/portasm.S	/^task_switch_not_requested:$/;"	l
td	Libraries/fatfs/doc/css_e.css	/^td {background-color: white; border: 1px solid black; padding: 0 3px; vertical-align: top; line-/;"	s
td	Libraries/fatfs/doc/css_j.css	/^td {background-color: white; border: 1px solid black; padding: 0 3px; vertical-align: top; line-/;"	s
temperature2_message	main.cpp	/^char temperature2_message[21];$/;"	v	typeref:typename:char[21]
temperature_message	main.cpp	/^char temperature_message[21];$/;"	v	typeref:typename:char[21]
tensionIndex	Classes/clsRrHistogramm.cpp	/^   double tensionIndex;$/;"	m	class:clsRrHistogramm	typeref:typename:double	file:
testFlag	main.cpp	/^int testFlag=0; $/;"	v	typeref:typename:int
test_temperature2_message	main.cpp	/^char test_temperature2_message[21];$/;"	v	typeref:typename:char[21]
test_temperature_message	main.cpp	/^char test_temperature_message[21];$/;"	v	typeref:typename:char[21]
test_voltage_message	main.cpp	/^char test_voltage_message[21];$/;"	v	typeref:typename:char[21]
th	Libraries/fatfs/doc/css_e.css	/^th {background-color: white; border-style: solid; border-width: 1px 1px 2px; border-color: black/;"	s
th	Libraries/fatfs/doc/css_j.css	/^th {background-color: white; border-style: solid; border-width: 1px 1px 2px; border-color: black/;"	s
thermoData	Classes/clsThermometer.cpp	/^   int16_t thermoData;$/;"	m	class:clsThermometer	typeref:typename:int16_t	file:
thermometer	main.cpp	/^clsThermometer thermometer;$/;"	v	typeref:typename:clsThermometer
tickCounter0	main.cpp	/^volatile portTickType tickCounter0, tickCounter1, tickCounter2, tickCounter3;$/;"	v	typeref:typename:volatile portTickType
tickCounter1	main.cpp	/^volatile portTickType tickCounter0, tickCounter1, tickCounter2, tickCounter3;$/;"	v	typeref:typename:volatile portTickType
tickCounter2	main.cpp	/^volatile portTickType tickCounter0, tickCounter1, tickCounter2, tickCounter3;$/;"	v	typeref:typename:volatile portTickType
tickCounter3	main.cpp	/^volatile portTickType tickCounter0, tickCounter1, tickCounter2, tickCounter3;$/;"	v	typeref:typename:volatile portTickType
tickMarkerMax1	Classes/clsFilter50Hz.cpp	/^   portTickType tickMarkerMax1; \/\/ time markers of local maxs and mins$/;"	m	class:clsFilter50Hz	typeref:typename:portTickType	file:
tickMarkerMax2	Classes/clsFilter50Hz.cpp	/^   portTickType tickMarkerMax2;$/;"	m	class:clsFilter50Hz	typeref:typename:portTickType	file:
tickMarkerMax3	Classes/clsFilter50Hz.cpp	/^   portTickType tickMarkerMax3;$/;"	m	class:clsFilter50Hz	typeref:typename:portTickType	file:
tickMarkerMin1	Classes/clsFilter50Hz.cpp	/^   portTickType tickMarkerMin1;$/;"	m	class:clsFilter50Hz	typeref:typename:portTickType	file:
tickMarkerMin2	Classes/clsFilter50Hz.cpp	/^   portTickType tickMarkerMin2;$/;"	m	class:clsFilter50Hz	typeref:typename:portTickType	file:
tickMarkerMin3	Classes/clsFilter50Hz.cpp	/^   portTickType tickMarkerMin3;$/;"	m	class:clsFilter50Hz	typeref:typename:portTickType	file:
timeSpan	Classes/clsFilter50Hz.cpp	/^   portTickType timeSpan;$/;"	m	class:clsFilter50Hz	typeref:typename:portTickType	file:
timeToGetStartPulse	Classes/clsDiagnost.cpp	/^   static const uint16_t timeToGetStartPulse = 20;      \/\/ time (seconds) to set start pulse a/;"	m	class:clsDiagnost	typeref:typename:const uint16_t	file:
timeoutFlag	main.cpp	/^int timeoutFlag;$/;"	v	typeref:typename:int
timeoutInCounter	main.cpp	/^volatile portTickType timeoutInCounter, timeoutOutCounter;$/;"	v	typeref:typename:volatile portTickType
timeoutInterval	main.cpp	/^volatile portTickType timeoutInterval = 0;$/;"	v	typeref:typename:volatile portTickType
timeoutOutCounter	main.cpp	/^volatile portTickType timeoutInCounter, timeoutOutCounter;$/;"	v	typeref:typename:volatile portTickType
timer2	main.cpp	/^clsTimer2 timer2;$/;"	v	typeref:typename:clsTimer2
timer2Tick	Classes/clsCommon.cpp	/^   int timer2Tick;$/;"	m	class:clsCommon	typeref:typename:int	file:
timer2_interrupt_service	Classes/clsTimer2.cpp	/^void timer2_interrupt_service()$/;"	f	typeref:typename:void
timer3	main.cpp	/^clsTimer3 timer3;$/;"	v	typeref:typename:clsTimer3
timer3IsrBypass	main.cpp	/^int timer3IsrBypass = 0;$/;"	v	typeref:typename:int
timer3SeqInterrupted	main.cpp	/^int timer3SeqInterrupted = 1;$/;"	v	typeref:typename:int
timer3UpdateIsrTask	tasks/timer3UpdateIsrTask.cpp	/^void timer3UpdateIsrTask(void *pvParameters)$/;"	f	typeref:typename:void
timer3_counter	main.cpp	/^long timer3_counter = 0;$/;"	v	typeref:typename:long
timer3_interrupt_service	Classes/clsTimer3.cpp	/^void timer3_interrupt_service()$/;"	f	typeref:typename:void
timerInterval	main.cpp	/^volatile portTickType timerInterval = 0;$/;"	v	typeref:typename:volatile portTickType
timerTickCounter0	main.cpp	/^volatile portTickType timerTickCounter0 = 0, timerTickCounter1 = 0;$/;"	v	typeref:typename:volatile portTickType
timerTickCounter1	main.cpp	/^volatile portTickType timerTickCounter0 = 0, timerTickCounter1 = 0;$/;"	v	typeref:typename:volatile portTickType
tmrCOMMAND_CHANGE_PERIOD	FreeRTOS/include/timers.h	/^#define tmrCOMMAND_CHANGE_PERIOD	/;"	d
tmrCOMMAND_DELETE	FreeRTOS/include/timers.h	/^#define tmrCOMMAND_DELETE	/;"	d
tmrCOMMAND_START	FreeRTOS/include/timers.h	/^#define tmrCOMMAND_START	/;"	d
tmrCOMMAND_STOP	FreeRTOS/include/timers.h	/^#define tmrCOMMAND_STOP	/;"	d
tmrNO_DELAY	FreeRTOS/timers.c	/^#define tmrNO_DELAY	/;"	d	file:
tmrTIMER_CALLBACK	FreeRTOS/include/timers.h	/^typedef void (*tmrTIMER_CALLBACK)( xTimerHandle xTimer );$/;"	t	typeref:typename:void (*)(xTimerHandle xTimer)
tmrTimerControl	FreeRTOS/timers.c	/^typedef struct tmrTimerControl$/;"	s	file:
tmrTimerQueueMessage	FreeRTOS/timers.c	/^typedef struct tmrTimerQueueMessage$/;"	s	file:
toggleLed	Classes/LEDclass.cpp	/^   void toggleLed()$/;"	f	class:clsLED	typeref:typename:void	file:
tr.lst3 td	Libraries/fatfs/doc/css_e.css	/^tr.lst3 td { border-width: 2px 1px 1px; }$/;"	s
tr.lst3 td	Libraries/fatfs/doc/css_j.css	/^tr.lst3 td {border-width: 2px 1px 1px; }$/;"	s
traceBLOCKING_ON_QUEUE_RECEIVE	FreeRTOS/include/FreeRTOS.h	/^	#define traceBLOCKING_ON_QUEUE_RECEIVE(/;"	d
traceBLOCKING_ON_QUEUE_SEND	FreeRTOS/include/FreeRTOS.h	/^	#define traceBLOCKING_ON_QUEUE_SEND(/;"	d
traceCREATE_COUNTING_SEMAPHORE	FreeRTOS/include/FreeRTOS.h	/^	#define traceCREATE_COUNTING_SEMAPHORE(/;"	d
traceCREATE_COUNTING_SEMAPHORE_FAILED	FreeRTOS/include/FreeRTOS.h	/^	#define traceCREATE_COUNTING_SEMAPHORE_FAILED(/;"	d
traceCREATE_MUTEX	FreeRTOS/include/FreeRTOS.h	/^	#define traceCREATE_MUTEX(/;"	d
traceCREATE_MUTEX_FAILED	FreeRTOS/include/FreeRTOS.h	/^	#define traceCREATE_MUTEX_FAILED(/;"	d
traceEND	FreeRTOS/include/FreeRTOS.h	/^	#define traceEND(/;"	d
traceGIVE_MUTEX_RECURSIVE	FreeRTOS/include/FreeRTOS.h	/^	#define traceGIVE_MUTEX_RECURSIVE(/;"	d
traceGIVE_MUTEX_RECURSIVE_FAILED	FreeRTOS/include/FreeRTOS.h	/^	#define traceGIVE_MUTEX_RECURSIVE_FAILED(/;"	d
traceMOVED_TASK_TO_READY_STATE	FreeRTOS/include/FreeRTOS.h	/^	#define traceMOVED_TASK_TO_READY_STATE(/;"	d
traceQUEUE_CREATE	FreeRTOS/include/FreeRTOS.h	/^	#define traceQUEUE_CREATE(/;"	d
traceQUEUE_CREATE_FAILED	FreeRTOS/include/FreeRTOS.h	/^	#define traceQUEUE_CREATE_FAILED(/;"	d
traceQUEUE_DELETE	FreeRTOS/include/FreeRTOS.h	/^	#define traceQUEUE_DELETE(/;"	d
traceQUEUE_PEEK	FreeRTOS/include/FreeRTOS.h	/^	#define traceQUEUE_PEEK(/;"	d
traceQUEUE_RECEIVE	FreeRTOS/include/FreeRTOS.h	/^	#define traceQUEUE_RECEIVE(/;"	d
traceQUEUE_RECEIVE_FAILED	FreeRTOS/include/FreeRTOS.h	/^	#define traceQUEUE_RECEIVE_FAILED(/;"	d
traceQUEUE_RECEIVE_FROM_ISR	FreeRTOS/include/FreeRTOS.h	/^	#define traceQUEUE_RECEIVE_FROM_ISR(/;"	d
traceQUEUE_RECEIVE_FROM_ISR_FAILED	FreeRTOS/include/FreeRTOS.h	/^	#define traceQUEUE_RECEIVE_FROM_ISR_FAILED(/;"	d
traceQUEUE_SEND	FreeRTOS/include/FreeRTOS.h	/^	#define traceQUEUE_SEND(/;"	d
traceQUEUE_SEND_FAILED	FreeRTOS/include/FreeRTOS.h	/^	#define traceQUEUE_SEND_FAILED(/;"	d
traceQUEUE_SEND_FROM_ISR	FreeRTOS/include/FreeRTOS.h	/^	#define traceQUEUE_SEND_FROM_ISR(/;"	d
traceQUEUE_SEND_FROM_ISR_FAILED	FreeRTOS/include/FreeRTOS.h	/^	#define traceQUEUE_SEND_FROM_ISR_FAILED(/;"	d
traceSTART	FreeRTOS/include/FreeRTOS.h	/^	#define traceSTART(/;"	d
traceTAKE_MUTEX_RECURSIVE	FreeRTOS/include/FreeRTOS.h	/^	#define traceTAKE_MUTEX_RECURSIVE(/;"	d
traceTAKE_MUTEX_RECURSIVE_FAILED	FreeRTOS/include/FreeRTOS.h	/^	#define traceTAKE_MUTEX_RECURSIVE_FAILED(/;"	d
traceTASK_CREATE	FreeRTOS/include/FreeRTOS.h	/^	#define traceTASK_CREATE(/;"	d
traceTASK_CREATE_FAILED	FreeRTOS/include/FreeRTOS.h	/^	#define traceTASK_CREATE_FAILED(/;"	d
traceTASK_DELAY	FreeRTOS/include/FreeRTOS.h	/^	#define traceTASK_DELAY(/;"	d
traceTASK_DELAY_UNTIL	FreeRTOS/include/FreeRTOS.h	/^	#define traceTASK_DELAY_UNTIL(/;"	d
traceTASK_DELETE	FreeRTOS/include/FreeRTOS.h	/^	#define traceTASK_DELETE(/;"	d
traceTASK_INCREMENT_TICK	FreeRTOS/include/FreeRTOS.h	/^	#define traceTASK_INCREMENT_TICK(/;"	d
traceTASK_PRIORITY_DISINHERIT	FreeRTOS/include/FreeRTOS.h	/^	#define traceTASK_PRIORITY_DISINHERIT(/;"	d
traceTASK_PRIORITY_INHERIT	FreeRTOS/include/FreeRTOS.h	/^	#define traceTASK_PRIORITY_INHERIT(/;"	d
traceTASK_PRIORITY_SET	FreeRTOS/include/FreeRTOS.h	/^	#define traceTASK_PRIORITY_SET(/;"	d
traceTASK_RESUME	FreeRTOS/include/FreeRTOS.h	/^	#define traceTASK_RESUME(/;"	d
traceTASK_RESUME_FROM_ISR	FreeRTOS/include/FreeRTOS.h	/^	#define traceTASK_RESUME_FROM_ISR(/;"	d
traceTASK_SUSPEND	FreeRTOS/include/FreeRTOS.h	/^	#define traceTASK_SUSPEND(/;"	d
traceTASK_SWITCHED_IN	FreeRTOS/include/FreeRTOS.h	/^	#define traceTASK_SWITCHED_IN(/;"	d
traceTASK_SWITCHED_IN	FreeRTOS/portable/GCC/PPC405_Xilinx/FPU_Macros.h	/^#define traceTASK_SWITCHED_IN(/;"	d
traceTASK_SWITCHED_IN	FreeRTOS/portable/GCC/PPC440_Xilinx/FPU_Macros.h	/^#define traceTASK_SWITCHED_IN(/;"	d
traceTASK_SWITCHED_IN	FreeRTOS/portable/Renesas/SH2A_FPU/portmacro.h	/^#define traceTASK_SWITCHED_IN(/;"	d
traceTASK_SWITCHED_OUT	FreeRTOS/include/FreeRTOS.h	/^	#define traceTASK_SWITCHED_OUT(/;"	d
traceTASK_SWITCHED_OUT	FreeRTOS/portable/GCC/PPC405_Xilinx/FPU_Macros.h	/^#define traceTASK_SWITCHED_OUT(/;"	d
traceTASK_SWITCHED_OUT	FreeRTOS/portable/GCC/PPC440_Xilinx/FPU_Macros.h	/^#define traceTASK_SWITCHED_OUT(/;"	d
traceTASK_SWITCHED_OUT	FreeRTOS/portable/Renesas/SH2A_FPU/portmacro.h	/^#define traceTASK_SWITCHED_OUT(/;"	d
traceTIMER_COMMAND_RECEIVED	FreeRTOS/include/FreeRTOS.h	/^	#define traceTIMER_COMMAND_RECEIVED(/;"	d
traceTIMER_COMMAND_SEND	FreeRTOS/include/FreeRTOS.h	/^	#define traceTIMER_COMMAND_SEND(/;"	d
traceTIMER_CREATE	FreeRTOS/include/FreeRTOS.h	/^	#define traceTIMER_CREATE(/;"	d
traceTIMER_CREATE_FAILED	FreeRTOS/include/FreeRTOS.h	/^	#define traceTIMER_CREATE_FAILED(/;"	d
traceTIMER_EXPIRED	FreeRTOS/include/FreeRTOS.h	/^	#define traceTIMER_EXPIRED(/;"	d
transmitByte	Classes/UARTclass.cpp	/^  void transmitByte(char data)$/;"	f	class:clsUART	typeref:typename:void	file:
transmitMessage	Classes/UARTclass.cpp	/^  void transmitMessage(char *message)$/;"	f	class:clsUART	typeref:typename:void	file:
tskBLOCKED_CHAR	FreeRTOS/tasks.c	/^#define tskBLOCKED_CHAR	/;"	d	file:
tskDELETED_CHAR	FreeRTOS/tasks.c	/^#define tskDELETED_CHAR	/;"	d	file:
tskIDLE_PRIORITY	FreeRTOS/include/task.h	/^#define tskIDLE_PRIORITY	/;"	d
tskIDLE_STACK_SIZE	FreeRTOS/tasks.c	/^#define tskIDLE_STACK_SIZE	/;"	d	file:
tskKERNEL_VERSION_NUMBER	FreeRTOS/include/task.h	/^#define tskKERNEL_VERSION_NUMBER /;"	d
tskREADY_CHAR	FreeRTOS/tasks.c	/^#define tskREADY_CHAR	/;"	d	file:
tskSTACK_FILL_BYTE	FreeRTOS/tasks.c	/^#define tskSTACK_FILL_BYTE	/;"	d	file:
tskSUSPENDED_CHAR	FreeRTOS/tasks.c	/^#define tskSUSPENDED_CHAR	/;"	d	file:
tskTCB	FreeRTOS/portable/BCC/16BitDOS/common/portasm.h	/^typedef void tskTCB;$/;"	t	typeref:typename:void
tskTCB	FreeRTOS/portable/CCS/MSP430X/port.c	/^typedef void tskTCB;$/;"	t	typeref:typename:void	file:
tskTCB	FreeRTOS/portable/GCC/ATMega323/port.c	/^typedef void tskTCB;$/;"	t	typeref:typename:void	file:
tskTCB	FreeRTOS/portable/GCC/MSP430F449/port.c	/^typedef void tskTCB;$/;"	t	typeref:typename:void	file:
tskTCB	FreeRTOS/portable/IAR/78K0R/port.c	/^typedef void tskTCB;$/;"	t	typeref:typename:void	file:
tskTCB	FreeRTOS/portable/IAR/MSP430/port.c	/^typedef void tskTCB;$/;"	t	typeref:typename:void	file:
tskTCB	FreeRTOS/portable/IAR/MSP430X/port.c	/^typedef void tskTCB;$/;"	t	typeref:typename:void	file:
tskTCB	FreeRTOS/portable/IAR/RL78/port.c	/^typedef void tskTCB;$/;"	t	typeref:typename:void	file:
tskTCB	FreeRTOS/portable/IAR/V850ES/port.c	/^typedef void tskTCB;$/;"	t	typeref:typename:void	file:
tskTCB	FreeRTOS/portable/MPLAB/PIC18F/port.c	/^typedef void tskTCB;$/;"	t	typeref:typename:void	file:
tskTCB	FreeRTOS/portable/Paradigm/Tern_EE/large_untested/portasm.h	/^typedef void tskTCB;$/;"	t	typeref:typename:void
tskTCB	FreeRTOS/portable/Paradigm/Tern_EE/small/portasm.h	/^typedef void tskTCB;$/;"	t	typeref:typename:void
tskTCB	FreeRTOS/portable/Rowley/MSP430F449/port.c	/^typedef void tskTCB;$/;"	t	typeref:typename:void	file:
tskTCB	FreeRTOS/portable/SDCC/Cygnal/port.c	/^typedef void tskTCB;$/;"	t	typeref:typename:void	file:
tskTCB	FreeRTOS/portable/Softune/MB91460/port.c	/^typedef void tskTCB;$/;"	t	typeref:typename:void	file:
tskTCB	FreeRTOS/portable/Softune/MB96340/port.c	/^typedef void tskTCB;$/;"	t	typeref:typename:void	file:
tskTCB	FreeRTOS/portable/WizC/PIC18/port.c	/^typedef void tskTCB;$/;"	t	typeref:typename:void	file:
tskTCB	FreeRTOS/portable/oWatcom/16BitDOS/common/portasm.h	/^typedef void tskTCB;$/;"	t	typeref:typename:void
tskTCB	FreeRTOS/tasks.c	/^} tskTCB;$/;"	t	typeref:struct:tskTaskControlBlock	file:
tskTaskControlBlock	FreeRTOS/tasks.c	/^typedef struct tskTaskControlBlock$/;"	s	file:
tt	Libraries/fatfs/doc/css_e.css	/^tt {margin: 0 0.2em; font-family: monospace; }$/;"	s
tt	Libraries/fatfs/doc/css_j.css	/^tt {margin: 0 0.2em; letter-spacing: 0; font-family: monospace; }$/;"	s
tuneDac	Classes/DAC1class.cpp	/^   void tuneDac(void)$/;"	f	class:clsDAC1	typeref:typename:void	file:
tuningInterval	Classes/clsDiagnost.cpp	/^   static const uint16_t tuningInterval = 10;           \/\/ floating tachicardia tuning interva/;"	m	class:clsDiagnost	typeref:typename:const uint16_t	file:
twidCoefModifier	Libraries/CMSIS/Include/arm_math.h	/^    uint16_t     twidCoefModifier;     \/**< twiddle coefficient modifier that supports differen/;"	m	struct:__anon8f6bd1b11608	typeref:typename:uint16_t
twidCoefModifier	Libraries/CMSIS/Include/arm_math.h	/^    uint16_t    twidCoefModifier;    \/**< twiddle coefficient modifier that supports different /;"	m	struct:__anon8f6bd1b11508	typeref:typename:uint16_t
twidCoefModifier	Libraries/CMSIS/Include/arm_math.h	/^    uint16_t  twidCoefModifier;      \/**< twiddle coefficient modifier that supports different /;"	m	struct:__anon8f6bd1b11408	typeref:typename:uint16_t
twidCoefRModifier	Libraries/CMSIS/Include/arm_math.h	/^	uint32_t  twidCoefRModifier;                \/**< twiddle coefficient modifier that supports di/;"	m	struct:__anon8f6bd1b11908	typeref:typename:uint32_t
twidCoefRModifier	Libraries/CMSIS/Include/arm_math.h	/^    uint32_t twidCoefRModifier;                 \/**< twiddle coefficient modifier that supports/;"	m	struct:__anon8f6bd1b11808	typeref:typename:uint32_t
twidCoefRModifier	Libraries/CMSIS/Include/arm_math.h	/^    uint32_t twidCoefRModifier;               \/**< twiddle coefficient modifier that supports d/;"	m	struct:__anon8f6bd1b11708	typeref:typename:uint32_t
u16	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^typedef uint16_t u16;$/;"	t	typeref:typename:uint16_t
u16	Libraries/CMSIS/Include/core_cm3.h	/^    __O  uint16_t   u16;                 \/*!< Offset: 0x000 ( \/W)  ITM Stimulus Port 16-bit   /;"	m	union:__anon84a975f30d08::__anon84a975f30e0a	typeref:typename:__O uint16_t
u16	Libraries/CMSIS/Include/core_cm4.h	/^    __O  uint16_t   u16;                 \/*!< Offset: 0x000 ( \/W)  ITM Stimulus Port 16-bit   /;"	m	union:__anon84a97a340d08::__anon84a97a340e0a	typeref:typename:__O uint16_t
u32	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^typedef uint32_t  u32;$/;"	t	typeref:typename:uint32_t
u32	Libraries/CMSIS/Include/core_cm3.h	/^    __O  uint32_t   u32;                 \/*!< Offset: 0x000 ( \/W)  ITM Stimulus Port 32-bit   /;"	m	union:__anon84a975f30d08::__anon84a975f30e0a	typeref:typename:__O uint32_t
u32	Libraries/CMSIS/Include/core_cm4.h	/^    __O  uint32_t   u32;                 \/*!< Offset: 0x000 ( \/W)  ITM Stimulus Port 32-bit   /;"	m	union:__anon84a97a340d08::__anon84a97a340e0a	typeref:typename:__O uint32_t
u8	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^typedef uint8_t  u8;$/;"	t	typeref:typename:uint8_t
u8	Libraries/CMSIS/Include/core_cm3.h	/^    __O  uint8_t    u8;                  \/*!< Offset: 0x000 ( \/W)  ITM Stimulus Port 8-bit    /;"	m	union:__anon84a975f30d08::__anon84a975f30e0a	typeref:typename:__O uint8_t
u8	Libraries/CMSIS/Include/core_cm4.h	/^    __O  uint8_t    u8;                  \/*!< Offset: 0x000 ( \/W)  ITM Stimulus Port 8-bit    /;"	m	union:__anon84a97a340d08::__anon84a97a340e0a	typeref:typename:__O uint8_t
uart	Classes/clsMovementDetector.cpp	/^   clsUART *uart;$/;"	m	class:clsMovementDetector	typeref:typename:clsUART *	file:
uart	main.cpp	/^clsUART uart;$/;"	v	typeref:typename:clsUART
uart1_receive_interrupt_service	main.cpp	/^void uart1_receive_interrupt_service(char r)$/;"	f	typeref:typename:void
uartInputTask	tasks/uartInputTask.cpp	/^void uartInputTask(void *pvParameters)$/;"	f	typeref:typename:void
uartOutTask	tasks/uartOutTask.cpp	/^void uartOutTask(void *parameters)$/;"	f	typeref:typename:void
uartOutputInProcess	main.cpp	/^volatile int uartOutputInProcess;$/;"	v	typeref:typename:volatile int
uartRecieveBuffer	Classes/clsCommon.cpp	/^   char uartRecieveBuffer[INBUFFERLENGTH];$/;"	m	class:clsCommon	typeref:typename:char[]	file:
uartRecieveBufferHead	Classes/clsCommon.cpp	/^   int uartRecieveBufferHead;$/;"	m	class:clsCommon	typeref:typename:int	file:
uc16	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^typedef const uint16_t uc16;  \/*!< Read Only *\/$/;"	t	typeref:typename:const uint16_t
uc32	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^typedef const uint32_t uc32;  \/*!< Read Only *\/$/;"	t	typeref:typename:const uint32_t
uc8	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^typedef const uint8_t uc8;   \/*!< Read Only *\/$/;"	t	typeref:typename:const uint8_t
ucCriticalNesting	FreeRTOS/portable/WizC/PIC18/port.c	/^register unsigned char ucCriticalNesting = 0x7F;$/;"	v	typeref:typename:register unsigned char
ucHeap	FreeRTOS/portable/MemMang/heap_1.c	/^	unsigned char ucHeap[ configTOTAL_HEAP_SIZE ];$/;"	m	union:xRTOS_HEAP	typeref:typename:unsigned char[]	file:
ucHeap	FreeRTOS/portable/MemMang/heap_2.c	/^	unsigned char ucHeap[ configTOTAL_HEAP_SIZE ];$/;"	m	union:xRTOS_HEAP	typeref:typename:unsigned char[]	file:
ucHeap	FreeRTOS/portable/MemMang/heap_4.c	/^	unsigned char ucHeap[ configTOTAL_HEAP_SIZE ];$/;"	m	union:xRTOS_HEAP	typeref:typename:unsigned char[]	file:
ucQueueGetQueueNumber	FreeRTOS/queue.c	/^	unsigned char ucQueueGetQueueNumber( xQueueHandle pxQueue )$/;"	f	typeref:typename:unsigned char
ucQueueGetQueueType	FreeRTOS/queue.c	/^	unsigned char ucQueueGetQueueType( xQueueHandle pxQueue )$/;"	f	typeref:typename:unsigned char
ucQueueNumber	FreeRTOS/queue.c	/^		unsigned char ucQueueNumber;$/;"	m	struct:QueueDefinition	typeref:typename:unsigned char	file:
ucQueueType	FreeRTOS/queue.c	/^		unsigned char ucQueueType;$/;"	m	struct:QueueDefinition	typeref:typename:unsigned char	file:
ucStackBytes	FreeRTOS/portable/SDCC/Cygnal/port.c	/^data static unsigned char ucStackBytes;$/;"	v	typeref:typename:data unsigned char	file:
ul	Libraries/fatfs/doc/css_e.css	/^ul {margin: 0 2em;}$/;"	s
ul	Libraries/fatfs/doc/css_j.css	/^ul {margin: 0 2em;}$/;"	s
ul.flat li	Libraries/fatfs/doc/css_e.css	/^ul.flat li {list-style-type: none; margin: 0;}$/;"	s
ul.flat li	Libraries/fatfs/doc/css_j.css	/^ul.flat li {list-style-type: none; margin: 0;}$/;"	s
ulCompareMatchValue	FreeRTOS/portable/GCC/TriCore_1782/port.c	/^static const unsigned long ulCompareMatchValue = ( configPERIPHERAL_CLOCK_HZ \/ configTICK_RATE_/;"	v	typeref:typename:const unsigned long	file:
ulCriticalNesting	FreeRTOS/portable/CodeWarrior/ColdFire_V1/port.c	/^static unsigned long ulCriticalNesting = 0x9999UL;$/;"	v	typeref:typename:unsigned long	file:
ulCriticalNesting	FreeRTOS/portable/CodeWarrior/ColdFire_V2/port.c	/^static unsigned long ulCriticalNesting = 0x9999UL;$/;"	v	typeref:typename:unsigned long	file:
ulCriticalNesting	FreeRTOS/portable/GCC/ARM7_AT91FR40008/portISR.c	/^volatile unsigned long ulCriticalNesting = 9999UL;$/;"	v	typeref:typename:volatile unsigned long
ulCriticalNesting	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/portISR.c	/^volatile unsigned long ulCriticalNesting = 9999UL;$/;"	v	typeref:typename:volatile unsigned long
ulCriticalNesting	FreeRTOS/portable/GCC/ARM7_LPC2000/portISR.c	/^volatile unsigned long ulCriticalNesting = 9999UL;$/;"	v	typeref:typename:volatile unsigned long
ulCriticalNesting	FreeRTOS/portable/GCC/ARM7_LPC23xx/portISR.c	/^volatile unsigned portLONG ulCriticalNesting = 9999UL;$/;"	v	typeref:typename:volatile unsigned portLONG
ulCriticalNesting	FreeRTOS/portable/GCC/AVR32_UC3/port.c	/^volatile unsigned long ulCriticalNesting = 9999UL;$/;"	v	typeref:typename:volatile unsigned long
ulCriticalNesting	FreeRTOS/portable/GCC/ColdFire_V2/port.c	/^static unsigned long ulCriticalNesting = 0x9999UL;$/;"	v	typeref:typename:unsigned long	file:
ulCriticalNesting	FreeRTOS/portable/GCC/MCF5235/port.c	/^volatile unsigned long              ulCriticalNesting = portINITIAL_CRITICAL_NESTING;$/;"	v	typeref:typename:volatile unsigned long
ulCriticalNesting	FreeRTOS/portable/GCC/STR75x/portISR.c	/^volatile unsigned long ulCriticalNesting = 9999UL;$/;"	v	typeref:typename:volatile unsigned long
ulCriticalNesting	FreeRTOS/portable/IAR/AVR32_UC3/port.c	/^volatile unsigned long ulCriticalNesting = 9999UL;$/;"	v	typeref:typename:volatile unsigned long
ulCriticalNesting	FreeRTOS/portable/IAR/AtmelSAM7S64/ISR_Support.h	/^	EXTERN ulCriticalNesting$/;"	v	typeref:typename:EXTERN pxCurrentTCB EXTERN
ulCriticalNesting	FreeRTOS/portable/IAR/AtmelSAM7S64/port.c	/^unsigned long ulCriticalNesting = ( unsigned long ) 9999;$/;"	v	typeref:typename:unsigned long
ulCriticalNesting	FreeRTOS/portable/IAR/AtmelSAM9XE/ISR_Support.h	/^	EXTERN ulCriticalNesting$/;"	v	typeref:typename:EXTERN pxCurrentTCB EXTERN
ulCriticalNesting	FreeRTOS/portable/IAR/AtmelSAM9XE/port.c	/^unsigned long ulCriticalNesting = ( unsigned long ) 9999;$/;"	v	typeref:typename:unsigned long
ulCriticalNesting	FreeRTOS/portable/IAR/LPC2000/ISR_Support.h	/^	EXTERN ulCriticalNesting$/;"	v	typeref:typename:EXTERN pxCurrentTCB EXTERN
ulCriticalNesting	FreeRTOS/portable/IAR/LPC2000/port.c	/^unsigned long ulCriticalNesting = ( unsigned long ) 9999;$/;"	v	typeref:typename:unsigned long
ulCriticalNesting	FreeRTOS/portable/IAR/STR71x/ISR_Support.h	/^	EXTERN ulCriticalNesting$/;"	v	typeref:typename:EXTERN pxCurrentTCB EXTERN
ulCriticalNesting	FreeRTOS/portable/IAR/STR71x/port.c	/^unsigned long ulCriticalNesting = ( unsigned long ) 9999;$/;"	v	typeref:typename:unsigned long
ulCriticalNesting	FreeRTOS/portable/IAR/STR75x/ISR_Support.h	/^	EXTERN ulCriticalNesting$/;"	v	typeref:typename:EXTERN pxCurrentTCB EXTERN
ulCriticalNesting	FreeRTOS/portable/IAR/STR75x/port.c	/^unsigned long ulCriticalNesting = ( unsigned long ) 9999;$/;"	v	typeref:typename:unsigned long
ulCriticalNesting	FreeRTOS/portable/IAR/STR91x/ISR_Support.h	/^	EXTERN ulCriticalNesting$/;"	v	typeref:typename:EXTERN pxCurrentTCB EXTERN
ulCriticalNesting	FreeRTOS/portable/IAR/STR91x/port.c	/^unsigned long ulCriticalNesting = ( unsigned long ) 9999;$/;"	v	typeref:typename:unsigned long
ulCriticalNesting	FreeRTOS/portable/MSVC-MingW/port.c	/^static unsigned long ulCriticalNesting = 9999UL;$/;"	v	typeref:typename:unsigned long	file:
ulCriticalNesting	FreeRTOS/portable/RVDS/ARM7_LPC21xx/port.c	/^volatile unsigned portLONG ulCriticalNesting = 9999UL;$/;"	v	typeref:typename:volatile unsigned portLONG
ulCriticalNesting	FreeRTOS/portable/Tasking/ARM_CM4F/port.c	/^static unsigned long ulCriticalNesting = 0xaaaaaaaaUL;$/;"	v	typeref:typename:unsigned long	file:
ulEAR	FreeRTOS/portable/GCC/MicroBlazeV8/portmacro.h	/^	unsigned long ulEAR;$/;"	m	struct:PORT_REGISTER_DUMP	typeref:typename:unsigned long
ulEDR	FreeRTOS/portable/GCC/MicroBlazeV8/portmacro.h	/^	unsigned long ulEDR;$/;"	m	struct:PORT_REGISTER_DUMP	typeref:typename:unsigned long
ulESR	FreeRTOS/portable/GCC/MicroBlazeV8/portmacro.h	/^	unsigned long ulESR;$/;"	m	struct:PORT_REGISTER_DUMP	typeref:typename:unsigned long
ulFSR	FreeRTOS/portable/GCC/MicroBlazeV8/portmacro.h	/^	unsigned long ulFSR;$/;"	m	struct:PORT_REGISTER_DUMP	typeref:typename:unsigned long
ulIsrHandler	FreeRTOS/portable/MSVC-MingW/port.c	/^static unsigned long (*ulIsrHandler[ portMAX_INTERRUPTS ])( void ) = { 0 };$/;"	v	typeref:typename:unsigned long (* [portMAX_INTERRUPTS])(void)	file:
ulKernelPriority	FreeRTOS/portable/GCC/ARM_CM3/port.c	/^const unsigned long ulKernelPriority = configKERNEL_INTERRUPT_PRIORITY;$/;"	v	typeref:typename:const unsigned long
ulKernelPriority	FreeRTOS/portable/GCC/ARM_CM4F/port.c	/^const unsigned long ulKernelPriority = configKERNEL_INTERRUPT_PRIORITY;$/;"	v	typeref:typename:const unsigned long
ulKernelPriority	FreeRTOS/portable/Tasking/ARM_CM4F/port.c	/^const unsigned long ulKernelPriority = configKERNEL_INTERRUPT_PRIORITY;$/;"	v	typeref:typename:const unsigned long
ulLengthInBytes	FreeRTOS/include/task.h	/^	unsigned long ulLengthInBytes;$/;"	m	struct:xMEMORY_REGION	typeref:typename:unsigned long
ulMSR	FreeRTOS/portable/GCC/MicroBlazeV8/portmacro.h	/^	unsigned long ulMSR;$/;"	m	struct:PORT_REGISTER_DUMP	typeref:typename:unsigned long
ulMaxSyscallInterruptPriorityConst	FreeRTOS/portable/Tasking/ARM_CM4F/port.c	/^const unsigned long ulMaxSyscallInterruptPriorityConst = configMAX_SYSCALL_INTERRUPT_PRIORITY;$/;"	v	typeref:typename:const unsigned long
ulNotUsed	FreeRTOS/portable/GCC/TriCore_1782/portmacro.h	/^typedef struct MPU_SETTINGS { unsigned long ulNotUsed; } xMPU_SETTINGS;$/;"	m	struct:MPU_SETTINGS	typeref:typename:unsigned long
ulPC	FreeRTOS/portable/GCC/MicroBlazeV8/portmacro.h	/^	unsigned long ulPC;$/;"	m	struct:PORT_REGISTER_DUMP	typeref:typename:unsigned long
ulParameters	FreeRTOS/include/task.h	/^	unsigned long ulParameters;$/;"	m	struct:xMEMORY_REGION	typeref:typename:unsigned long
ulPendingInterrupts	FreeRTOS/portable/MSVC-MingW/port.c	/^static volatile unsigned long ulPendingInterrupts = 0UL;$/;"	v	typeref:typename:volatile unsigned long	file:
ulPortGetIPL	FreeRTOS/portable/GCC/RX600/port.c	/^unsigned long ulPortGetIPL( void )$/;"	f	typeref:typename:unsigned long
ulPortSetIPL	FreeRTOS/portable/CodeWarrior/ColdFire_V1/portasm.S	/^ulPortSetIPL:$/;"	l
ulPortSetIPL	FreeRTOS/portable/CodeWarrior/ColdFire_V2/portasm.S	/^ulPortSetIPL:$/;"	l
ulPortSetIPL	FreeRTOS/portable/GCC/ColdFire_V2/portasm.S	/^ulPortSetIPL:$/;"	l
ulR10	FreeRTOS/portable/GCC/MicroBlazeV8/portmacro.h	/^	unsigned long ulR10;$/;"	m	struct:PORT_REGISTER_DUMP	typeref:typename:unsigned long
ulR11	FreeRTOS/portable/GCC/MicroBlazeV8/portmacro.h	/^	unsigned long ulR11;$/;"	m	struct:PORT_REGISTER_DUMP	typeref:typename:unsigned long
ulR12	FreeRTOS/portable/GCC/MicroBlazeV8/portmacro.h	/^	unsigned long ulR12;$/;"	m	struct:PORT_REGISTER_DUMP	typeref:typename:unsigned long
ulR13_read_write_small_data_area	FreeRTOS/portable/GCC/MicroBlazeV8/portmacro.h	/^	unsigned long ulR13_read_write_small_data_area;$/;"	m	struct:PORT_REGISTER_DUMP	typeref:typename:unsigned long
ulR14_return_address_from_interrupt	FreeRTOS/portable/GCC/MicroBlazeV8/portmacro.h	/^	unsigned long ulR14_return_address_from_interrupt;$/;"	m	struct:PORT_REGISTER_DUMP	typeref:typename:unsigned long
ulR15_return_address_from_subroutine	FreeRTOS/portable/GCC/MicroBlazeV8/portmacro.h	/^	unsigned long ulR15_return_address_from_subroutine;$/;"	m	struct:PORT_REGISTER_DUMP	typeref:typename:unsigned long
ulR16_return_address_from_trap	FreeRTOS/portable/GCC/MicroBlazeV8/portmacro.h	/^	unsigned long ulR16_return_address_from_trap;$/;"	m	struct:PORT_REGISTER_DUMP	typeref:typename:unsigned long
ulR17_return_address_from_exceptions	FreeRTOS/portable/GCC/MicroBlazeV8/portmacro.h	/^	unsigned long ulR17_return_address_from_exceptions; \/* The exception entry code will copy the /;"	m	struct:PORT_REGISTER_DUMP	typeref:typename:unsigned long
ulR18	FreeRTOS/portable/GCC/MicroBlazeV8/portmacro.h	/^	unsigned long ulR18;$/;"	m	struct:PORT_REGISTER_DUMP	typeref:typename:unsigned long
ulR19	FreeRTOS/portable/GCC/MicroBlazeV8/portmacro.h	/^	unsigned long ulR19;$/;"	m	struct:PORT_REGISTER_DUMP	typeref:typename:unsigned long
ulR1_SP	FreeRTOS/portable/GCC/MicroBlazeV8/portmacro.h	/^	unsigned long ulR1_SP;$/;"	m	struct:PORT_REGISTER_DUMP	typeref:typename:unsigned long
ulR20	FreeRTOS/portable/GCC/MicroBlazeV8/portmacro.h	/^	unsigned long ulR20;$/;"	m	struct:PORT_REGISTER_DUMP	typeref:typename:unsigned long
ulR21	FreeRTOS/portable/GCC/MicroBlazeV8/portmacro.h	/^	unsigned long ulR21;$/;"	m	struct:PORT_REGISTER_DUMP	typeref:typename:unsigned long
ulR22	FreeRTOS/portable/GCC/MicroBlazeV8/portmacro.h	/^	unsigned long ulR22;$/;"	m	struct:PORT_REGISTER_DUMP	typeref:typename:unsigned long
ulR23	FreeRTOS/portable/GCC/MicroBlazeV8/portmacro.h	/^	unsigned long ulR23;$/;"	m	struct:PORT_REGISTER_DUMP	typeref:typename:unsigned long
ulR24	FreeRTOS/portable/GCC/MicroBlazeV8/portmacro.h	/^	unsigned long ulR24;$/;"	m	struct:PORT_REGISTER_DUMP	typeref:typename:unsigned long
ulR25	FreeRTOS/portable/GCC/MicroBlazeV8/portmacro.h	/^	unsigned long ulR25;$/;"	m	struct:PORT_REGISTER_DUMP	typeref:typename:unsigned long
ulR26	FreeRTOS/portable/GCC/MicroBlazeV8/portmacro.h	/^	unsigned long ulR26;$/;"	m	struct:PORT_REGISTER_DUMP	typeref:typename:unsigned long
ulR27	FreeRTOS/portable/GCC/MicroBlazeV8/portmacro.h	/^	unsigned long ulR27;$/;"	m	struct:PORT_REGISTER_DUMP	typeref:typename:unsigned long
ulR28	FreeRTOS/portable/GCC/MicroBlazeV8/portmacro.h	/^	unsigned long ulR28;$/;"	m	struct:PORT_REGISTER_DUMP	typeref:typename:unsigned long
ulR29	FreeRTOS/portable/GCC/MicroBlazeV8/portmacro.h	/^	unsigned long ulR29;$/;"	m	struct:PORT_REGISTER_DUMP	typeref:typename:unsigned long
ulR2_small_data_area	FreeRTOS/portable/GCC/MicroBlazeV8/portmacro.h	/^	unsigned long ulR2_small_data_area;$/;"	m	struct:PORT_REGISTER_DUMP	typeref:typename:unsigned long
ulR3	FreeRTOS/portable/GCC/MicroBlazeV8/portmacro.h	/^	unsigned long ulR3;$/;"	m	struct:PORT_REGISTER_DUMP	typeref:typename:unsigned long
ulR30	FreeRTOS/portable/GCC/MicroBlazeV8/portmacro.h	/^	unsigned long ulR30;$/;"	m	struct:PORT_REGISTER_DUMP	typeref:typename:unsigned long
ulR31	FreeRTOS/portable/GCC/MicroBlazeV8/portmacro.h	/^	unsigned long ulR31;$/;"	m	struct:PORT_REGISTER_DUMP	typeref:typename:unsigned long
ulR4	FreeRTOS/portable/GCC/MicroBlazeV8/portmacro.h	/^	unsigned long ulR4;$/;"	m	struct:PORT_REGISTER_DUMP	typeref:typename:unsigned long
ulR5	FreeRTOS/portable/GCC/MicroBlazeV8/portmacro.h	/^	unsigned long ulR5;$/;"	m	struct:PORT_REGISTER_DUMP	typeref:typename:unsigned long
ulR6	FreeRTOS/portable/GCC/MicroBlazeV8/portmacro.h	/^	unsigned long ulR6;$/;"	m	struct:PORT_REGISTER_DUMP	typeref:typename:unsigned long
ulR7	FreeRTOS/portable/GCC/MicroBlazeV8/portmacro.h	/^	unsigned long ulR7;$/;"	m	struct:PORT_REGISTER_DUMP	typeref:typename:unsigned long
ulR8	FreeRTOS/portable/GCC/MicroBlazeV8/portmacro.h	/^	unsigned long ulR8;$/;"	m	struct:PORT_REGISTER_DUMP	typeref:typename:unsigned long
ulR9	FreeRTOS/portable/GCC/MicroBlazeV8/portmacro.h	/^	unsigned long ulR9;$/;"	m	struct:PORT_REGISTER_DUMP	typeref:typename:unsigned long
ulRegionAttribute	FreeRTOS/portable/GCC/ARM_CM3_MPU/portmacro.h	/^	unsigned portLONG ulRegionAttribute;$/;"	m	struct:MPU_REGION_REGISTERS	typeref:typename:unsigned portLONG
ulRegionBaseAddress	FreeRTOS/portable/GCC/ARM_CM3_MPU/portmacro.h	/^	unsigned portLONG ulRegionBaseAddress;$/;"	m	struct:MPU_REGION_REGISTERS	typeref:typename:unsigned portLONG
ulRunTimeCounter	FreeRTOS/tasks.c	/^		unsigned long ulRunTimeCounter;		\/*< Used for calculating how much CPU time each task is util/;"	m	struct:tskTaskControlBlock	typeref:typename:unsigned long	file:
ulTaskSwitchRequested	FreeRTOS/portable/GCC/MicroBlazeV8/port.c	/^volatile unsigned long ulTaskSwitchRequested = 0UL;$/;"	v	typeref:typename:volatile unsigned long
ulTaskSwitchedInTime	FreeRTOS/tasks.c	/^	PRIVILEGED_DATA static unsigned long ulTaskSwitchedInTime = 0UL;	\/*< Holds the value of a time/;"	v	typeref:typename:PRIVILEGED_DATA unsigned long	file:
uni2oem	Libraries/fatfs/src/option/cc936.c	/^const WCHAR uni2oem[] = {$/;"	v	typeref:typename:const WCHAR[]	file:
uni2oem	Libraries/fatfs/src/option/cc949.c	/^const WCHAR uni2oem[] = {$/;"	v	typeref:typename:const WCHAR[]	file:
uni2oem	Libraries/fatfs/src/option/cc950.c	/^const WCHAR uni2oem[] = {$/;"	v	typeref:typename:const WCHAR[]	file:
uni2sjis	Libraries/fatfs/src/option/cc932.c	/^const WCHAR uni2sjis[] = {$/;"	v	typeref:typename:const WCHAR[]	file:
unlock_fs	Libraries/fatfs/src/ff.c	/^void unlock_fs ($/;"	f	typeref:typename:void	file:
updateSample	Classes/clsFilter50Hz.cpp	/^   void updateSample(uint16_t newSample)$/;"	f	class:clsFilter50Hz	typeref:typename:void	file:
upperBound	Classes/clsFilter50Hz.cpp	/^   uint16_t upperBound[localBufferLength];$/;"	m	class:clsFilter50Hz	typeref:typename:uint16_t[]	file:
upperBound	Classes/clsRrHistogramm.cpp	/^   int lowerBound, upperBound; \/\/ lower and upper bounds of histogramm bins $/;"	m	class:clsRrHistogramm	typeref:typename:int	file:
usCalcMinStackSize	FreeRTOS/portable/WizC/PIC18/port.c	/^unsigned short usCalcMinStackSize		= 0;$/;"	v	typeref:typename:unsigned short
usCriticalNesting	FreeRTOS/portable/CCS/MSP430X/port.c	/^volatile unsigned short usCriticalNesting = portINITIAL_CRITICAL_NESTING;$/;"	v	typeref:typename:volatile unsigned short
usCriticalNesting	FreeRTOS/portable/GCC/MSP430F449/port.c	/^volatile unsigned short usCriticalNesting = portINITIAL_CRITICAL_NESTING;$/;"	v	typeref:typename:volatile unsigned short
usCriticalNesting	FreeRTOS/portable/IAR/78K0R/ISR_Support.h	/^	MOVW      AX, usCriticalNesting ; Save the usCriticalNesting value.$/;"	v
usCriticalNesting	FreeRTOS/portable/IAR/78K0R/ISR_Support.h	/^	MOVW      usCriticalNesting, AX$/;"	v	typeref:typename:Restore usCriticalNesting value.MOVW
usCriticalNesting	FreeRTOS/portable/IAR/78K0R/ISR_Support.h	/^;   Restores the task Stack Pointer then use this to restore usCriticalNesting,$/;"	v
usCriticalNesting	FreeRTOS/portable/IAR/78K0R/port.c	/^volatile unsigned short usCriticalNesting = portINITIAL_CRITICAL_NESTING;$/;"	v	typeref:typename:volatile unsigned short
usCriticalNesting	FreeRTOS/portable/IAR/MSP430/port.c	/^volatile unsigned short usCriticalNesting = portINITIAL_CRITICAL_NESTING;$/;"	v	typeref:typename:volatile unsigned short
usCriticalNesting	FreeRTOS/portable/IAR/MSP430X/port.c	/^volatile unsigned short usCriticalNesting = portINITIAL_CRITICAL_NESTING;$/;"	v	typeref:typename:volatile unsigned short
usCriticalNesting	FreeRTOS/portable/IAR/RL78/ISR_Support.h	/^	MOVW      AX, usCriticalNesting ; Save the usCriticalNesting value.$/;"	v
usCriticalNesting	FreeRTOS/portable/IAR/RL78/ISR_Support.h	/^	MOVW      usCriticalNesting, AX$/;"	v	typeref:typename:Restore usCriticalNesting value.MOVW
usCriticalNesting	FreeRTOS/portable/IAR/RL78/ISR_Support.h	/^;   Restores the task Stack Pointer then use this to restore usCriticalNesting,$/;"	v
usCriticalNesting	FreeRTOS/portable/IAR/RL78/port.c	/^volatile unsigned short usCriticalNesting = portINITIAL_CRITICAL_NESTING;$/;"	v	typeref:typename:volatile unsigned short
usCriticalNesting	FreeRTOS/portable/IAR/V850ES/ISR_Support.h	/^	EXTERN usCriticalNesting$/;"	v	typeref:typename:EXTERN pxCurrentTCB EXTERN
usCriticalNesting	FreeRTOS/portable/IAR/V850ES/ISR_Support.h	/^    st.w    r1,lw1(usCriticalNesting)[r2]$/;"	v
usCriticalNesting	FreeRTOS/portable/IAR/V850ES/port.c	/^volatile portSTACK_TYPE usCriticalNesting = portINITIAL_CRITICAL_NESTING;$/;"	v	typeref:typename:volatile portSTACK_TYPE
usCriticalNesting	FreeRTOS/portable/Rowley/MSP430F449/port.c	/^volatile unsigned short usCriticalNesting = portINITIAL_CRITICAL_NESTING;$/;"	v	typeref:typename:volatile unsigned short
usPortCALCULATE_MINIMAL_STACK_SIZE	FreeRTOS/portable/WizC/PIC18/port.c	/^unsigned short usPortCALCULATE_MINIMAL_STACK_SIZE( void )$/;"	f	typeref:typename:unsigned short
usStackDepth	FreeRTOS/include/task.h	/^	unsigned short usStackDepth;$/;"	m	struct:xTASK_PARAMTERS	typeref:typename:unsigned short
usTaskCheckFreeStackSpace	FreeRTOS/tasks.c	/^	static unsigned short usTaskCheckFreeStackSpace( const unsigned char * pucStackByte )$/;"	f	typeref:typename:unsigned short	file:
uxAutoReload	FreeRTOS/timers.c	/^	unsigned portBASE_TYPE	uxAutoReload;		\/*<< Set to pdTRUE if the timer should be automatically /;"	m	struct:tmrTimerControl	typeref:typename:unsigned portBASE_TYPE	file:
uxBasePriority	FreeRTOS/tasks.c	/^		unsigned portBASE_TYPE uxBasePriority;	\/*< The priority last assigned to the task - used by t/;"	m	struct:tskTaskControlBlock	typeref:typename:unsigned portBASE_TYPE	file:
uxCriticalNesting	FreeRTOS/portable/CodeWarrior/HCS12/port.c	/^volatile unsigned portBASE_TYPE uxCriticalNesting = 0xff;$/;"	v	typeref:typename:volatile unsigned portBASE_TYPE
uxCriticalNesting	FreeRTOS/portable/GCC/ARM_CM0/port.c	/^static unsigned portBASE_TYPE uxCriticalNesting = 0xaaaaaaaa;$/;"	v	typeref:typename:unsigned portBASE_TYPE	file:
uxCriticalNesting	FreeRTOS/portable/GCC/ARM_CM3/port.c	/^static unsigned portBASE_TYPE uxCriticalNesting = 0xaaaaaaaa;$/;"	v	typeref:typename:unsigned portBASE_TYPE	file:
uxCriticalNesting	FreeRTOS/portable/GCC/ARM_CM3_MPU/port.c	/^static unsigned portBASE_TYPE uxCriticalNesting = 0xaaaaaaaa;$/;"	v	typeref:typename:unsigned portBASE_TYPE	file:
uxCriticalNesting	FreeRTOS/portable/GCC/ARM_CM4F/port.c	/^static unsigned portBASE_TYPE uxCriticalNesting = 0xaaaaaaaa;$/;"	v	typeref:typename:unsigned portBASE_TYPE	file:
uxCriticalNesting	FreeRTOS/portable/GCC/HCS12/port.c	/^volatile unsigned portBASE_TYPE uxCriticalNesting = 0x80;  \/\/ un-initialized$/;"	v	typeref:typename:volatile unsigned portBASE_TYPE
uxCriticalNesting	FreeRTOS/portable/GCC/MicroBlaze/port.c	/^volatile unsigned portBASE_TYPE uxCriticalNesting = portINITIAL_NESTING_VALUE;$/;"	v	typeref:typename:volatile unsigned portBASE_TYPE
uxCriticalNesting	FreeRTOS/portable/GCC/MicroBlazeV8/port.c	/^volatile unsigned portBASE_TYPE uxCriticalNesting = portINITIAL_NESTING_VALUE;$/;"	v	typeref:typename:volatile unsigned portBASE_TYPE
uxCriticalNesting	FreeRTOS/portable/IAR/ARM_CM0/port.c	/^static unsigned portBASE_TYPE uxCriticalNesting = 0xaaaaaaaa;$/;"	v	typeref:typename:unsigned portBASE_TYPE	file:
uxCriticalNesting	FreeRTOS/portable/IAR/ARM_CM3/port.c	/^static unsigned portBASE_TYPE uxCriticalNesting = 0xaaaaaaaa;$/;"	v	typeref:typename:unsigned portBASE_TYPE	file:
uxCriticalNesting	FreeRTOS/portable/IAR/ARM_CM4F/port.c	/^static unsigned portBASE_TYPE uxCriticalNesting = 0xaaaaaaaa;$/;"	v	typeref:typename:unsigned portBASE_TYPE	file:
uxCriticalNesting	FreeRTOS/portable/IAR/ATMega323/port.c	/^unsigned portBASE_TYPE uxCriticalNesting = 0x50;$/;"	v	typeref:typename:unsigned portBASE_TYPE
uxCriticalNesting	FreeRTOS/portable/MPLAB/PIC24_dsPIC/port.c	/^unsigned portBASE_TYPE uxCriticalNesting = 0xef;$/;"	v	typeref:typename:unsigned portBASE_TYPE
uxCriticalNesting	FreeRTOS/portable/RVDS/ARM_CM3/port.c	/^static unsigned portBASE_TYPE uxCriticalNesting = 0xaaaaaaaa;$/;"	v	typeref:typename:unsigned portBASE_TYPE	file:
uxCriticalNesting	FreeRTOS/portable/RVDS/ARM_CM4F/port.c	/^static unsigned portBASE_TYPE uxCriticalNesting = 0xaaaaaaaa;$/;"	v	typeref:typename:unsigned portBASE_TYPE	file:
uxCriticalNesting	FreeRTOS/tasks.c	/^		unsigned portBASE_TYPE uxCriticalNesting;$/;"	m	struct:tskTaskControlBlock	typeref:typename:unsigned portBASE_TYPE	file:
uxCurrentNumberOfTasks	FreeRTOS/tasks.c	/^PRIVILEGED_DATA static volatile unsigned portBASE_TYPE uxCurrentNumberOfTasks 	= ( unsigned port/;"	v	typeref:typename:PRIVILEGED_DATA volatile unsigned portBASE_TYPE	file:
uxIndex	FreeRTOS/include/croutine.h	/^	unsigned portBASE_TYPE 	uxIndex;			\/*< Used to distinguish between co-routines when multiple c/;"	m	struct:corCoRoutineControlBlock	typeref:typename:unsigned portBASE_TYPE
uxInterruptNesting	FreeRTOS/portable/MPLAB/PIC32MX/port.c	/^volatile unsigned portBASE_TYPE uxInterruptNesting = 0x01;$/;"	v	typeref:typename:volatile unsigned portBASE_TYPE
uxItemSize	FreeRTOS/queue.c	/^	unsigned portBASE_TYPE uxItemSize;		\/*< The size of each items that the queue will hold. *\/$/;"	m	struct:QueueDefinition	typeref:typename:unsigned portBASE_TYPE	file:
uxLength	FreeRTOS/queue.c	/^	unsigned portBASE_TYPE uxLength;		\/*< The length of the queue defined as the number of items i/;"	m	struct:QueueDefinition	typeref:typename:unsigned portBASE_TYPE	file:
uxMessagesWaiting	FreeRTOS/queue.c	/^	volatile unsigned portBASE_TYPE uxMessagesWaiting;\/*< The number of items currently in the que/;"	m	struct:QueueDefinition	typeref:typename:volatile unsigned portBASE_TYPE	file:
uxMissedTicks	FreeRTOS/tasks.c	/^PRIVILEGED_DATA static volatile unsigned portBASE_TYPE uxMissedTicks 			= ( unsigned portBASE_TY/;"	v	typeref:typename:PRIVILEGED_DATA volatile unsigned portBASE_TYPE	file:
uxNumberOfItems	FreeRTOS/include/list.h	/^	volatile unsigned portBASE_TYPE uxNumberOfItems;$/;"	m	struct:xLIST	typeref:typename:volatile unsigned portBASE_TYPE
uxPortSetInterruptMaskFromISR	FreeRTOS/portable/GCC/TriCore_1782/port.c	/^unsigned long uxPortSetInterruptMaskFromISR( void )$/;"	f	typeref:typename:unsigned long
uxPortSetInterruptMaskFromISR	FreeRTOS/portable/MPLAB/PIC32MX/port.c	/^unsigned portBASE_TYPE uxPortSetInterruptMaskFromISR( void )$/;"	f	typeref:typename:unsigned portBASE_TYPE
uxPriority	FreeRTOS/include/croutine.h	/^	unsigned portBASE_TYPE 	uxPriority;			\/*< The priority of the co-routine in relation to other /;"	m	struct:corCoRoutineControlBlock	typeref:typename:unsigned portBASE_TYPE
uxPriority	FreeRTOS/include/task.h	/^	unsigned portBASE_TYPE uxPriority;$/;"	m	struct:xTASK_PARAMTERS	typeref:typename:unsigned portBASE_TYPE
uxPriority	FreeRTOS/tasks.c	/^	unsigned portBASE_TYPE	uxPriority;			\/*< The priority of the task where 0 is the lowest priori/;"	m	struct:tskTaskControlBlock	typeref:typename:unsigned portBASE_TYPE	file:
uxQueueMessagesWaiting	FreeRTOS/include/mpu_wrappers.h	/^		#define uxQueueMessagesWaiting	/;"	d
uxQueueMessagesWaiting	FreeRTOS/queue.c	/^unsigned portBASE_TYPE uxQueueMessagesWaiting( const xQueueHandle pxQueue )$/;"	f	typeref:typename:unsigned portBASE_TYPE
uxQueueMessagesWaitingFromISR	FreeRTOS/queue.c	/^unsigned portBASE_TYPE uxQueueMessagesWaitingFromISR( const xQueueHandle pxQueue )$/;"	f	typeref:typename:unsigned portBASE_TYPE
uxQueueType	FreeRTOS/queue.c	/^#define uxQueueType	/;"	d	file:
uxRecursiveCallCount	FreeRTOS/queue.c	/^#define uxRecursiveCallCount	/;"	d	file:
uxSavedTaskStackPointer	FreeRTOS/portable/MPLAB/PIC32MX/port.c	/^unsigned portBASE_TYPE uxSavedTaskStackPointer = 0;$/;"	v	typeref:typename:unsigned portBASE_TYPE
uxSchedulerSuspended	FreeRTOS/tasks.c	/^PRIVILEGED_DATA static volatile unsigned portBASE_TYPE uxSchedulerSuspended	 	= ( unsigned portB/;"	v	typeref:typename:PRIVILEGED_DATA volatile unsigned portBASE_TYPE	file:
uxState	FreeRTOS/include/croutine.h	/^	unsigned short 		uxState;			\/*< Used internally by the co-routine implementation. *\/$/;"	m	struct:corCoRoutineControlBlock	typeref:typename:unsigned short
uxTCBNumber	FreeRTOS/tasks.c	/^		unsigned portBASE_TYPE	uxTCBNumber;	\/*< This stores a number that increments each time a TCB /;"	m	struct:tskTaskControlBlock	typeref:typename:unsigned portBASE_TYPE	file:
uxTaskGetNumberOfTasks	FreeRTOS/include/mpu_wrappers.h	/^		#define uxTaskGetNumberOfTasks	/;"	d
uxTaskGetNumberOfTasks	FreeRTOS/tasks.c	/^unsigned portBASE_TYPE uxTaskGetNumberOfTasks( void )$/;"	f	typeref:typename:unsigned portBASE_TYPE
uxTaskGetStackHighWaterMark	FreeRTOS/include/mpu_wrappers.h	/^		#define uxTaskGetStackHighWaterMark	/;"	d
uxTaskGetStackHighWaterMark	FreeRTOS/tasks.c	/^	unsigned portBASE_TYPE uxTaskGetStackHighWaterMark( xTaskHandle xTask )$/;"	f	typeref:typename:unsigned portBASE_TYPE
uxTaskGetTaskNumber	FreeRTOS/tasks.c	/^	unsigned portBASE_TYPE uxTaskGetTaskNumber( xTaskHandle xTask )$/;"	f	typeref:typename:unsigned portBASE_TYPE
uxTaskNumber	FreeRTOS/tasks.c	/^		unsigned portBASE_TYPE  uxTaskNumber;	\/*< This stores a number specifically for use by third /;"	m	struct:tskTaskControlBlock	typeref:typename:unsigned portBASE_TYPE	file:
uxTaskNumber	FreeRTOS/tasks.c	/^PRIVILEGED_DATA static unsigned portBASE_TYPE uxTaskNumber 						= ( unsigned portBASE_TYPE ) 0U/;"	v	typeref:typename:PRIVILEGED_DATA unsigned portBASE_TYPE	file:
uxTaskPriorityGet	FreeRTOS/include/mpu_wrappers.h	/^		#define uxTaskPriorityGet	/;"	d
uxTaskPriorityGet	FreeRTOS/tasks.c	/^	unsigned portBASE_TYPE uxTaskPriorityGet( xTaskHandle pxTask )$/;"	f	typeref:typename:unsigned portBASE_TYPE
uxTasksDeleted	FreeRTOS/tasks.c	/^	PRIVILEGED_DATA static volatile unsigned portBASE_TYPE uxTasksDeleted = ( unsigned portBASE_TYP/;"	v	typeref:typename:PRIVILEGED_DATA volatile unsigned portBASE_TYPE	file:
uxTopCoRoutineReadyPriority	FreeRTOS/croutine.c	/^static unsigned portBASE_TYPE uxTopCoRoutineReadyPriority = 0;$/;"	v	typeref:typename:unsigned portBASE_TYPE	file:
uxTopReadyPriority	FreeRTOS/tasks.c	/^PRIVILEGED_DATA static volatile unsigned portBASE_TYPE uxTopReadyPriority 		= tskIDLE_PRIORITY;$/;"	v	typeref:typename:PRIVILEGED_DATA volatile unsigned portBASE_TYPE	file:
uxTopUsedPriority	FreeRTOS/tasks.c	/^PRIVILEGED_DATA static unsigned portBASE_TYPE uxTopUsedPriority	 				= tskIDLE_PRIORITY;$/;"	v	typeref:typename:PRIVILEGED_DATA unsigned portBASE_TYPE	file:
v	main.cpp	/^double v[2];$/;"	v	typeref:typename:double[2]
vApplicationExceptionRegisterDump	FreeRTOS/portable/GCC/MicroBlazeV8/port_exceptions.c	/^void vApplicationExceptionRegisterDump( xPortRegisterDump *xRegisterDump )$/;"	f	typeref:typename:void
vAssertionTrap	FreeRTOS/portable/GCC/TriCore_1782/porttrap.c	/^void vAssertionTrap( int iTrapIdentification )$/;"	f	typeref:typename:void
vCoRoutineAddToDelayedList	FreeRTOS/croutine.c	/^void vCoRoutineAddToDelayedList( portTickType xTicksToDelay, xList *pxEventList )$/;"	f	typeref:typename:void
vCoRoutineSchedule	FreeRTOS/croutine.c	/^void vCoRoutineSchedule( void )$/;"	f	typeref:typename:void
vContextManagementTrap	FreeRTOS/portable/GCC/TriCore_1782/porttrap.c	/^void vContextManagementTrap( int iTrapIdentification )$/;"	f	typeref:typename:void
vInstructionErrorTrap	FreeRTOS/portable/GCC/TriCore_1782/porttrap.c	/^void vInstructionErrorTrap( int iTrapIdentification )$/;"	f	typeref:typename:void
vInternalProtectionTrap	FreeRTOS/portable/GCC/TriCore_1782/porttrap.c	/^void vInternalProtectionTrap( int iTrapIdentification )$/;"	f	typeref:typename:void
vListInitialise	FreeRTOS/list.c	/^void vListInitialise( xList *pxList )$/;"	f	typeref:typename:void
vListInitialiseItem	FreeRTOS/list.c	/^void vListInitialiseItem( xListItem *pxItem )$/;"	f	typeref:typename:void
vListInsert	FreeRTOS/list.c	/^void vListInsert( xList *pxList, xListItem *pxNewListItem )$/;"	f	typeref:typename:void
vListInsertEnd	FreeRTOS/list.c	/^void vListInsertEnd( xList *pxList, xListItem *pxNewListItem )$/;"	f	typeref:typename:void
vListRemove	FreeRTOS/list.c	/^void vListRemove( xListItem *pxItemToRemove )$/;"	f	typeref:typename:void
vMMUTrap	FreeRTOS/portable/GCC/TriCore_1782/porttrap.c	/^void vMMUTrap( int iTrapIdentification )$/;"	f	typeref:typename:void
vNonMaskableInterruptTrap	FreeRTOS/portable/GCC/TriCore_1782/porttrap.c	/^void vNonMaskableInterruptTrap( int iTrapIdentification )$/;"	f	typeref:typename:void
vNonPreemptiveTick	FreeRTOS/portable/GCC/ARM7_AT91FR40008/portISR.c	/^	void vNonPreemptiveTick( void )$/;"	f	typeref:typename:void
vNonPreemptiveTick	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/portISR.c	/^	void vNonPreemptiveTick( void )$/;"	f	typeref:typename:void
vNonPreemptiveTick	FreeRTOS/portable/GCC/ARM7_LPC23xx/portISR.c	/^	void vNonPreemptiveTick( void )$/;"	f	typeref:typename:void
vNonPreemptiveTick	FreeRTOS/portable/RVDS/ARM7_LPC21xx/port.c	/^	void vNonPreemptiveTick( void ) __irq$/;"	f	typeref:typename:void
vPortClearInterruptMask	FreeRTOS/portable/IAR/ARM_CM3/portasm.s	/^vPortClearInterruptMask:$/;"	l
vPortClearInterruptMask	FreeRTOS/portable/IAR/ARM_CM4F/portasm.s	/^vPortClearInterruptMask:$/;"	l
vPortClearInterruptMask	FreeRTOS/portable/RVDS/ARM_CM3/port.c	/^__asm void vPortClearInterruptMask( void )$/;"	f	typeref:typename:__asm void
vPortClearInterruptMask	FreeRTOS/portable/RVDS/ARM_CM4F/port.c	/^__asm void vPortClearInterruptMask( void )$/;"	f	typeref:typename:__asm void
vPortClearInterruptMaskFromISR	FreeRTOS/portable/MPLAB/PIC32MX/port.c	/^void vPortClearInterruptMaskFromISR( unsigned portBASE_TYPE uxSavedStatusRegister )$/;"	f	typeref:typename:void
vPortCooperativeTickISR	FreeRTOS/portable/CCS/MSP430X/portext.asm	/^vPortCooperativeTickISR: .asmfunc$/;"	l
vPortDeleteThread	FreeRTOS/portable/MSVC-MingW/port.c	/^void vPortDeleteThread( void *pvTaskToDelete )$/;"	f	typeref:typename:void
vPortDisableInterrupt	FreeRTOS/portable/GCC/MicroBlazeV8/port.c	/^void vPortDisableInterrupt( unsigned char ucInterruptID )$/;"	f	typeref:typename:void
vPortDisableInterruptsFromThumb	FreeRTOS/portable/GCC/ARM7_AT91FR40008/portISR.c	/^	void vPortDisableInterruptsFromThumb( void )$/;"	f	typeref:typename:void
vPortDisableInterruptsFromThumb	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/portISR.c	/^void vPortDisableInterruptsFromThumb( void )$/;"	f	typeref:typename:void
vPortDisableInterruptsFromThumb	FreeRTOS/portable/GCC/ARM7_LPC2000/portISR.c	/^	void vPortDisableInterruptsFromThumb( void )$/;"	f	typeref:typename:void
vPortDisableInterruptsFromThumb	FreeRTOS/portable/GCC/ARM7_LPC23xx/portISR.c	/^	void vPortDisableInterruptsFromThumb( void )$/;"	f	typeref:typename:void
vPortDisableInterruptsFromThumb	FreeRTOS/portable/GCC/STR75x/portISR.c	/^	void vPortDisableInterruptsFromThumb( void )$/;"	f	typeref:typename:void
vPortEnableInterrupt	FreeRTOS/portable/GCC/MicroBlazeV8/port.c	/^void vPortEnableInterrupt( unsigned char ucInterruptID )$/;"	f	typeref:typename:void
vPortEnableInterruptsFromThumb	FreeRTOS/portable/GCC/ARM7_AT91FR40008/portISR.c	/^	void vPortEnableInterruptsFromThumb( void )$/;"	f	typeref:typename:void
vPortEnableInterruptsFromThumb	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/portISR.c	/^void vPortEnableInterruptsFromThumb( void )$/;"	f	typeref:typename:void
vPortEnableInterruptsFromThumb	FreeRTOS/portable/GCC/ARM7_LPC2000/portISR.c	/^	void vPortEnableInterruptsFromThumb( void )$/;"	f	typeref:typename:void
vPortEnableInterruptsFromThumb	FreeRTOS/portable/GCC/ARM7_LPC23xx/portISR.c	/^	void vPortEnableInterruptsFromThumb( void )$/;"	f	typeref:typename:void
vPortEnableInterruptsFromThumb	FreeRTOS/portable/GCC/STR75x/portISR.c	/^	void vPortEnableInterruptsFromThumb( void )$/;"	f	typeref:typename:void
vPortEnableVFP	FreeRTOS/portable/GCC/ARM_CM4F/port.c	/^static void vPortEnableVFP( void )$/;"	f	typeref:typename:void	file:
vPortEnableVFP	FreeRTOS/portable/IAR/ARM_CM4F/portasm.s	/^vPortEnableVFP:$/;"	l
vPortEnableVFP	FreeRTOS/portable/Tasking/ARM_CM4F/port_asm.asm	/^vPortEnableVFP .type func$/;"	l
vPortEndScheduler	FreeRTOS/portable/BCC/16BitDOS/Flsh186/port.c	/^void vPortEndScheduler( void )$/;"	f	typeref:typename:void
vPortEndScheduler	FreeRTOS/portable/BCC/16BitDOS/PC/port.c	/^void vPortEndScheduler( void )$/;"	f	typeref:typename:void
vPortEndScheduler	FreeRTOS/portable/CCS/MSP430X/port.c	/^void vPortEndScheduler( void )$/;"	f	typeref:typename:void
vPortEndScheduler	FreeRTOS/portable/CodeWarrior/ColdFire_V1/port.c	/^void vPortEndScheduler( void )$/;"	f	typeref:typename:void
vPortEndScheduler	FreeRTOS/portable/CodeWarrior/ColdFire_V2/port.c	/^void vPortEndScheduler( void )$/;"	f	typeref:typename:void
vPortEndScheduler	FreeRTOS/portable/CodeWarrior/HCS12/port.c	/^void vPortEndScheduler( void )$/;"	f	typeref:typename:void
vPortEndScheduler	FreeRTOS/portable/GCC/ARM7_AT91FR40008/port.c	/^void vPortEndScheduler( void )$/;"	f	typeref:typename:void
vPortEndScheduler	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/port.c	/^void vPortEndScheduler( void )$/;"	f	typeref:typename:void
vPortEndScheduler	FreeRTOS/portable/GCC/ARM7_LPC2000/port.c	/^void vPortEndScheduler( void )$/;"	f	typeref:typename:void
vPortEndScheduler	FreeRTOS/portable/GCC/ARM7_LPC23xx/port.c	/^void vPortEndScheduler( void )$/;"	f	typeref:typename:void
vPortEndScheduler	FreeRTOS/portable/GCC/ARM_CM0/port.c	/^void vPortEndScheduler( void )$/;"	f	typeref:typename:void
vPortEndScheduler	FreeRTOS/portable/GCC/ARM_CM3/port.c	/^void vPortEndScheduler( void )$/;"	f	typeref:typename:void
vPortEndScheduler	FreeRTOS/portable/GCC/ARM_CM3_MPU/port.c	/^void vPortEndScheduler( void )$/;"	f	typeref:typename:void
vPortEndScheduler	FreeRTOS/portable/GCC/ARM_CM4F/port.c	/^void vPortEndScheduler( void )$/;"	f	typeref:typename:void
vPortEndScheduler	FreeRTOS/portable/GCC/ATMega323/port.c	/^void vPortEndScheduler( void )$/;"	f	typeref:typename:void
vPortEndScheduler	FreeRTOS/portable/GCC/AVR32_UC3/port.c	/^void vPortEndScheduler( void )$/;"	f	typeref:typename:void
vPortEndScheduler	FreeRTOS/portable/GCC/CORTUS_APS3/port.c	/^void vPortEndScheduler( void )$/;"	f	typeref:typename:void
vPortEndScheduler	FreeRTOS/portable/GCC/ColdFire_V2/port.c	/^void vPortEndScheduler( void )$/;"	f	typeref:typename:void
vPortEndScheduler	FreeRTOS/portable/GCC/H8S2329/port.c	/^void vPortEndScheduler( void )$/;"	f	typeref:typename:void
vPortEndScheduler	FreeRTOS/portable/GCC/HCS12/port.c	/^void vPortEndScheduler( void )$/;"	f	typeref:typename:void
vPortEndScheduler	FreeRTOS/portable/GCC/MCF5235/port.c	/^vPortEndScheduler( void )$/;"	f	typeref:typename:void
vPortEndScheduler	FreeRTOS/portable/GCC/MSP430F449/port.c	/^void vPortEndScheduler( void )$/;"	f	typeref:typename:void
vPortEndScheduler	FreeRTOS/portable/GCC/MicroBlaze/port.c	/^void vPortEndScheduler( void )$/;"	f	typeref:typename:void
vPortEndScheduler	FreeRTOS/portable/GCC/MicroBlazeV8/port.c	/^void vPortEndScheduler( void )$/;"	f	typeref:typename:void
vPortEndScheduler	FreeRTOS/portable/GCC/NiosII/port.c	/^void vPortEndScheduler( void )$/;"	f	typeref:typename:void
vPortEndScheduler	FreeRTOS/portable/GCC/PPC405_Xilinx/port.c	/^void vPortEndScheduler( void )$/;"	f	typeref:typename:void
vPortEndScheduler	FreeRTOS/portable/GCC/PPC440_Xilinx/port.c	/^void vPortEndScheduler( void )$/;"	f	typeref:typename:void
vPortEndScheduler	FreeRTOS/portable/GCC/RX600/port.c	/^void vPortEndScheduler( void )$/;"	f	typeref:typename:void
vPortEndScheduler	FreeRTOS/portable/GCC/STR75x/port.c	/^void vPortEndScheduler( void )$/;"	f	typeref:typename:void
vPortEndScheduler	FreeRTOS/portable/GCC/TriCore_1782/port.c	/^void vPortEndScheduler( void )$/;"	f	typeref:typename:void
vPortEndScheduler	FreeRTOS/portable/IAR/78K0R/port.c	/^void vPortEndScheduler( void )$/;"	f	typeref:typename:void
vPortEndScheduler	FreeRTOS/portable/IAR/ARM_CM0/port.c	/^void vPortEndScheduler( void )$/;"	f	typeref:typename:void
vPortEndScheduler	FreeRTOS/portable/IAR/ARM_CM3/port.c	/^void vPortEndScheduler( void )$/;"	f	typeref:typename:void
vPortEndScheduler	FreeRTOS/portable/IAR/ARM_CM4F/port.c	/^void vPortEndScheduler( void )$/;"	f	typeref:typename:void
vPortEndScheduler	FreeRTOS/portable/IAR/ATMega323/port.c	/^void vPortEndScheduler( void )$/;"	f	typeref:typename:void
vPortEndScheduler	FreeRTOS/portable/IAR/AVR32_UC3/port.c	/^void vPortEndScheduler( void )$/;"	f	typeref:typename:void
vPortEndScheduler	FreeRTOS/portable/IAR/AtmelSAM7S64/port.c	/^void vPortEndScheduler( void )$/;"	f	typeref:typename:void
vPortEndScheduler	FreeRTOS/portable/IAR/AtmelSAM9XE/port.c	/^void vPortEndScheduler( void )$/;"	f	typeref:typename:void
vPortEndScheduler	FreeRTOS/portable/IAR/LPC2000/port.c	/^void vPortEndScheduler( void )$/;"	f	typeref:typename:void
vPortEndScheduler	FreeRTOS/portable/IAR/MSP430/port.c	/^void vPortEndScheduler( void )$/;"	f	typeref:typename:void
vPortEndScheduler	FreeRTOS/portable/IAR/MSP430X/port.c	/^void vPortEndScheduler( void )$/;"	f	typeref:typename:void
vPortEndScheduler	FreeRTOS/portable/IAR/RL78/port.c	/^void vPortEndScheduler( void )$/;"	f	typeref:typename:void
vPortEndScheduler	FreeRTOS/portable/IAR/RX600/port.c	/^void vPortEndScheduler( void )$/;"	f	typeref:typename:void
vPortEndScheduler	FreeRTOS/portable/IAR/STR71x/port.c	/^void vPortEndScheduler( void )$/;"	f	typeref:typename:void
vPortEndScheduler	FreeRTOS/portable/IAR/STR75x/port.c	/^void vPortEndScheduler( void )$/;"	f	typeref:typename:void
vPortEndScheduler	FreeRTOS/portable/IAR/STR91x/port.c	/^void vPortEndScheduler( void )$/;"	f	typeref:typename:void
vPortEndScheduler	FreeRTOS/portable/IAR/V850ES/port.c	/^void vPortEndScheduler( void )$/;"	f	typeref:typename:void
vPortEndScheduler	FreeRTOS/portable/MPLAB/PIC18F/port.c	/^void vPortEndScheduler( void )$/;"	f	typeref:typename:void
vPortEndScheduler	FreeRTOS/portable/MPLAB/PIC24_dsPIC/port.c	/^void vPortEndScheduler( void )$/;"	f	typeref:typename:void
vPortEndScheduler	FreeRTOS/portable/MPLAB/PIC32MX/port.c	/^void vPortEndScheduler(void)$/;"	f	typeref:typename:void
vPortEndScheduler	FreeRTOS/portable/MSVC-MingW/port.c	/^void vPortEndScheduler( void )$/;"	f	typeref:typename:void
vPortEndScheduler	FreeRTOS/portable/Paradigm/Tern_EE/large_untested/port.c	/^void vPortEndScheduler( void )$/;"	f	typeref:typename:void
vPortEndScheduler	FreeRTOS/portable/Paradigm/Tern_EE/small/port.c	/^void vPortEndScheduler( void )$/;"	f	typeref:typename:void
vPortEndScheduler	FreeRTOS/portable/RVDS/ARM7_LPC21xx/port.c	/^void vPortEndScheduler( void )$/;"	f	typeref:typename:void
vPortEndScheduler	FreeRTOS/portable/RVDS/ARM_CM3/port.c	/^void vPortEndScheduler( void )$/;"	f	typeref:typename:void
vPortEndScheduler	FreeRTOS/portable/RVDS/ARM_CM4F/port.c	/^void vPortEndScheduler( void )$/;"	f	typeref:typename:void
vPortEndScheduler	FreeRTOS/portable/Renesas/RX200/port.c	/^void vPortEndScheduler( void )$/;"	f	typeref:typename:void
vPortEndScheduler	FreeRTOS/portable/Renesas/RX600/port.c	/^void vPortEndScheduler( void )$/;"	f	typeref:typename:void
vPortEndScheduler	FreeRTOS/portable/Renesas/SH2A_FPU/port.c	/^void vPortEndScheduler( void )$/;"	f	typeref:typename:void
vPortEndScheduler	FreeRTOS/portable/Rowley/MSP430F449/port.c	/^void vPortEndScheduler( void )$/;"	f	typeref:typename:void
vPortEndScheduler	FreeRTOS/portable/SDCC/Cygnal/port.c	/^void vPortEndScheduler( void )$/;"	f	typeref:typename:void
vPortEndScheduler	FreeRTOS/portable/Softune/MB91460/port.c	/^void vPortEndScheduler( void )$/;"	f	typeref:typename:void
vPortEndScheduler	FreeRTOS/portable/Softune/MB96340/port.c	/^void vPortEndScheduler( void )$/;"	f	typeref:typename:void
vPortEndScheduler	FreeRTOS/portable/Tasking/ARM_CM4F/port.c	/^void vPortEndScheduler( void )$/;"	f	typeref:typename:void
vPortEndScheduler	FreeRTOS/portable/WizC/PIC18/port.c	/^void vPortEndScheduler( void )$/;"	f	typeref:typename:void
vPortEndScheduler	FreeRTOS/portable/oWatcom/16BitDOS/Flsh186/port.c	/^void vPortEndScheduler( void )$/;"	f	typeref:typename:void
vPortEndScheduler	FreeRTOS/portable/oWatcom/16BitDOS/PC/port.c	/^void vPortEndScheduler( void )$/;"	f	typeref:typename:void
vPortEnterCritical	FreeRTOS/portable/CodeWarrior/ColdFire_V1/port.c	/^void vPortEnterCritical( void )$/;"	f	typeref:typename:void
vPortEnterCritical	FreeRTOS/portable/CodeWarrior/ColdFire_V2/port.c	/^void vPortEnterCritical( void )$/;"	f	typeref:typename:void
vPortEnterCritical	FreeRTOS/portable/GCC/ARM7_AT91FR40008/portISR.c	/^void vPortEnterCritical( void )$/;"	f	typeref:typename:void
vPortEnterCritical	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/portISR.c	/^void vPortEnterCritical( void )$/;"	f	typeref:typename:void
vPortEnterCritical	FreeRTOS/portable/GCC/ARM7_LPC2000/portISR.c	/^void vPortEnterCritical( void )$/;"	f	typeref:typename:void
vPortEnterCritical	FreeRTOS/portable/GCC/ARM7_LPC23xx/portISR.c	/^void vPortEnterCritical( void )$/;"	f	typeref:typename:void
vPortEnterCritical	FreeRTOS/portable/GCC/ARM_CM0/port.c	/^void vPortEnterCritical( void )$/;"	f	typeref:typename:void
vPortEnterCritical	FreeRTOS/portable/GCC/ARM_CM3/port.c	/^void vPortEnterCritical( void )$/;"	f	typeref:typename:void
vPortEnterCritical	FreeRTOS/portable/GCC/ARM_CM3_MPU/port.c	/^void vPortEnterCritical( void )$/;"	f	typeref:typename:void
vPortEnterCritical	FreeRTOS/portable/GCC/ARM_CM4F/port.c	/^void vPortEnterCritical( void )$/;"	f	typeref:typename:void
vPortEnterCritical	FreeRTOS/portable/GCC/AVR32_UC3/port.c	/^__attribute__((__noinline__)) void vPortEnterCritical( void )$/;"	f	typeref:typename:void
vPortEnterCritical	FreeRTOS/portable/GCC/ColdFire_V2/port.c	/^void vPortEnterCritical( void )$/;"	f	typeref:typename:void
vPortEnterCritical	FreeRTOS/portable/GCC/MCF5235/port.c	/^vPortEnterCritical()$/;"	f	typeref:typename:void
vPortEnterCritical	FreeRTOS/portable/GCC/STR75x/portISR.c	/^void vPortEnterCritical( void )$/;"	f	typeref:typename:void
vPortEnterCritical	FreeRTOS/portable/IAR/ARM_CM0/port.c	/^void vPortEnterCritical( void )$/;"	f	typeref:typename:void
vPortEnterCritical	FreeRTOS/portable/IAR/ARM_CM3/port.c	/^void vPortEnterCritical( void )$/;"	f	typeref:typename:void
vPortEnterCritical	FreeRTOS/portable/IAR/ARM_CM4F/port.c	/^void vPortEnterCritical( void )$/;"	f	typeref:typename:void
vPortEnterCritical	FreeRTOS/portable/IAR/ATMega323/port.c	/^void vPortEnterCritical( void )$/;"	f	typeref:typename:void
vPortEnterCritical	FreeRTOS/portable/IAR/AVR32_UC3/port.c	/^void vPortEnterCritical( void )$/;"	f	typeref:typename:void
vPortEnterCritical	FreeRTOS/portable/IAR/AtmelSAM7S64/port.c	/^void vPortEnterCritical( void )$/;"	f	typeref:typename:void
vPortEnterCritical	FreeRTOS/portable/IAR/AtmelSAM9XE/port.c	/^void vPortEnterCritical( void )$/;"	f	typeref:typename:void
vPortEnterCritical	FreeRTOS/portable/IAR/LPC2000/port.c	/^void vPortEnterCritical( void )$/;"	f	typeref:typename:void
vPortEnterCritical	FreeRTOS/portable/IAR/STR71x/port.c	/^__arm __interwork void vPortEnterCritical( void )$/;"	f	typeref:typename:__arm __interwork void
vPortEnterCritical	FreeRTOS/portable/IAR/STR75x/port.c	/^__arm __interwork void vPortEnterCritical( void )$/;"	f	typeref:typename:__arm __interwork void
vPortEnterCritical	FreeRTOS/portable/IAR/STR91x/port.c	/^__arm __interwork void vPortEnterCritical( void )$/;"	f	typeref:typename:__arm __interwork void
vPortEnterCritical	FreeRTOS/portable/MPLAB/PIC24_dsPIC/port.c	/^void vPortEnterCritical( void )$/;"	f	typeref:typename:void
vPortEnterCritical	FreeRTOS/portable/MSVC-MingW/port.c	/^void vPortEnterCritical( void )$/;"	f	typeref:typename:void
vPortEnterCritical	FreeRTOS/portable/RVDS/ARM7_LPC21xx/port.c	/^void vPortEnterCritical( void )$/;"	f	typeref:typename:void
vPortEnterCritical	FreeRTOS/portable/RVDS/ARM_CM3/port.c	/^void vPortEnterCritical( void )$/;"	f	typeref:typename:void
vPortEnterCritical	FreeRTOS/portable/RVDS/ARM_CM4F/port.c	/^void vPortEnterCritical( void )$/;"	f	typeref:typename:void
vPortEnterCritical	FreeRTOS/portable/Tasking/ARM_CM4F/port.c	/^void vPortEnterCritical( void )$/;"	f	typeref:typename:void
vPortExceptionHandler	FreeRTOS/portable/GCC/MicroBlazeV8/port_exceptions.c	/^void vPortExceptionHandler( void *pvExceptionID )$/;"	f	typeref:typename:void
vPortExceptionHandlerEntry	FreeRTOS/portable/GCC/MicroBlazeV8/portasm.S	/^vPortExceptionHandlerEntry:$/;"	l
vPortExceptionsInstallHandlers	FreeRTOS/portable/GCC/MicroBlazeV8/port_exceptions.c	/^void vPortExceptionsInstallHandlers( void )$/;"	f	typeref:typename:void
vPortExitCritical	FreeRTOS/portable/CodeWarrior/ColdFire_V1/port.c	/^void vPortExitCritical( void )$/;"	f	typeref:typename:void
vPortExitCritical	FreeRTOS/portable/CodeWarrior/ColdFire_V2/port.c	/^void vPortExitCritical( void )$/;"	f	typeref:typename:void
vPortExitCritical	FreeRTOS/portable/GCC/ARM7_AT91FR40008/portISR.c	/^void vPortExitCritical( void )$/;"	f	typeref:typename:void
vPortExitCritical	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/portISR.c	/^void vPortExitCritical( void )$/;"	f	typeref:typename:void
vPortExitCritical	FreeRTOS/portable/GCC/ARM7_LPC2000/portISR.c	/^void vPortExitCritical( void )$/;"	f	typeref:typename:void
vPortExitCritical	FreeRTOS/portable/GCC/ARM7_LPC23xx/portISR.c	/^void vPortExitCritical( void )$/;"	f	typeref:typename:void
vPortExitCritical	FreeRTOS/portable/GCC/ARM_CM0/port.c	/^void vPortExitCritical( void )$/;"	f	typeref:typename:void
vPortExitCritical	FreeRTOS/portable/GCC/ARM_CM3/port.c	/^void vPortExitCritical( void )$/;"	f	typeref:typename:void
vPortExitCritical	FreeRTOS/portable/GCC/ARM_CM3_MPU/port.c	/^void vPortExitCritical( void )$/;"	f	typeref:typename:void
vPortExitCritical	FreeRTOS/portable/GCC/ARM_CM4F/port.c	/^void vPortExitCritical( void )$/;"	f	typeref:typename:void
vPortExitCritical	FreeRTOS/portable/GCC/AVR32_UC3/port.c	/^__attribute__((__noinline__)) void vPortExitCritical( void )$/;"	f	typeref:typename:void
vPortExitCritical	FreeRTOS/portable/GCC/ColdFire_V2/port.c	/^void vPortExitCritical( void )$/;"	f	typeref:typename:void
vPortExitCritical	FreeRTOS/portable/GCC/MCF5235/port.c	/^vPortExitCritical()$/;"	f	typeref:typename:void
vPortExitCritical	FreeRTOS/portable/GCC/STR75x/portISR.c	/^void vPortExitCritical( void )$/;"	f	typeref:typename:void
vPortExitCritical	FreeRTOS/portable/IAR/ARM_CM0/port.c	/^void vPortExitCritical( void )$/;"	f	typeref:typename:void
vPortExitCritical	FreeRTOS/portable/IAR/ARM_CM3/port.c	/^void vPortExitCritical( void )$/;"	f	typeref:typename:void
vPortExitCritical	FreeRTOS/portable/IAR/ARM_CM4F/port.c	/^void vPortExitCritical( void )$/;"	f	typeref:typename:void
vPortExitCritical	FreeRTOS/portable/IAR/ATMega323/port.c	/^void vPortExitCritical( void )$/;"	f	typeref:typename:void
vPortExitCritical	FreeRTOS/portable/IAR/AVR32_UC3/port.c	/^void vPortExitCritical( void )$/;"	f	typeref:typename:void
vPortExitCritical	FreeRTOS/portable/IAR/AtmelSAM7S64/port.c	/^void vPortExitCritical( void )$/;"	f	typeref:typename:void
vPortExitCritical	FreeRTOS/portable/IAR/AtmelSAM9XE/port.c	/^void vPortExitCritical( void )$/;"	f	typeref:typename:void
vPortExitCritical	FreeRTOS/portable/IAR/LPC2000/port.c	/^void vPortExitCritical( void )$/;"	f	typeref:typename:void
vPortExitCritical	FreeRTOS/portable/IAR/STR71x/port.c	/^__arm __interwork void vPortExitCritical( void )$/;"	f	typeref:typename:__arm __interwork void
vPortExitCritical	FreeRTOS/portable/IAR/STR75x/port.c	/^__arm __interwork void vPortExitCritical( void )$/;"	f	typeref:typename:__arm __interwork void
vPortExitCritical	FreeRTOS/portable/IAR/STR91x/port.c	/^__arm __interwork void vPortExitCritical( void )$/;"	f	typeref:typename:__arm __interwork void
vPortExitCritical	FreeRTOS/portable/MPLAB/PIC24_dsPIC/port.c	/^void vPortExitCritical( void )$/;"	f	typeref:typename:void
vPortExitCritical	FreeRTOS/portable/MSVC-MingW/port.c	/^void vPortExitCritical( void )$/;"	f	typeref:typename:void
vPortExitCritical	FreeRTOS/portable/RVDS/ARM7_LPC21xx/port.c	/^void vPortExitCritical( void )$/;"	f	typeref:typename:void
vPortExitCritical	FreeRTOS/portable/RVDS/ARM_CM3/port.c	/^void vPortExitCritical( void )$/;"	f	typeref:typename:void
vPortExitCritical	FreeRTOS/portable/RVDS/ARM_CM4F/port.c	/^void vPortExitCritical( void )$/;"	f	typeref:typename:void
vPortExitCritical	FreeRTOS/portable/Tasking/ARM_CM4F/port.c	/^void vPortExitCritical( void )$/;"	f	typeref:typename:void
vPortFree	FreeRTOS/include/mpu_wrappers.h	/^		#define vPortFree	/;"	d
vPortFree	FreeRTOS/portable/MemMang/heap_1.c	/^void vPortFree( void *pv )$/;"	f	typeref:typename:void
vPortFree	FreeRTOS/portable/MemMang/heap_2.c	/^void vPortFree( void *pv )$/;"	f	typeref:typename:void
vPortFree	FreeRTOS/portable/MemMang/heap_3.c	/^void vPortFree( void *pv )$/;"	f	typeref:typename:void
vPortFree	FreeRTOS/portable/MemMang/heap_4.c	/^void vPortFree( void *pv )$/;"	f	typeref:typename:void
vPortFree	FreeRTOS/portable/WizC/PIC18/port.c	/^void vPortFree( void *pv )$/;"	f	typeref:typename:void
vPortFreeAligned	FreeRTOS/include/FreeRTOS.h	/^	#define vPortFreeAligned(/;"	d
vPortGenerateSimulatedInterrupt	FreeRTOS/portable/MSVC-MingW/port.c	/^void vPortGenerateSimulatedInterrupt( unsigned long ulInterruptNumber )$/;"	f	typeref:typename:void
vPortISRHandler	FreeRTOS/portable/GCC/PPC405_Xilinx/port.c	/^void vPortISRHandler( void *pvNullDoNotUse )$/;"	f	typeref:typename:void
vPortISRHandler	FreeRTOS/portable/GCC/PPC440_Xilinx/port.c	/^void vPortISRHandler( void *pvNullDoNotUse )$/;"	f	typeref:typename:void
vPortISRStartFirstTask	FreeRTOS/portable/GCC/ARM7_AT91FR40008/portISR.c	/^void vPortISRStartFirstTask( void )$/;"	f	typeref:typename:void
vPortISRStartFirstTask	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/portISR.c	/^void vPortISRStartFirstTask( void )$/;"	f	typeref:typename:void
vPortISRStartFirstTask	FreeRTOS/portable/GCC/ARM7_LPC2000/portISR.c	/^void vPortISRStartFirstTask( void )$/;"	f	typeref:typename:void
vPortISRStartFirstTask	FreeRTOS/portable/GCC/ARM7_LPC23xx/portISR.c	/^void vPortISRStartFirstTask( void )$/;"	f	typeref:typename:void
vPortISRStartFirstTask	FreeRTOS/portable/GCC/STR75x/portISR.c	/^void vPortISRStartFirstTask( void )$/;"	f	typeref:typename:void
vPortISRWrapper	FreeRTOS/portable/GCC/PPC405_Xilinx/portasm.S	/^vPortISRWrapper:$/;"	l
vPortISRWrapper	FreeRTOS/portable/GCC/PPC440_Xilinx/portasm.S	/^vPortISRWrapper:$/;"	l
vPortIncrementTick	FreeRTOS/portable/MPLAB/PIC32MX/port.c	/^void vPortIncrementTick( void )$/;"	f	typeref:typename:void
vPortInitialiseBlocks	FreeRTOS/include/mpu_wrappers.h	/^		#define vPortInitialiseBlocks	/;"	d
vPortInitialiseBlocks	FreeRTOS/portable/MemMang/heap_1.c	/^void vPortInitialiseBlocks( void )$/;"	f	typeref:typename:void
vPortInitialiseBlocks	FreeRTOS/portable/MemMang/heap_2.c	/^void vPortInitialiseBlocks( void )$/;"	f	typeref:typename:void
vPortInitialiseBlocks	FreeRTOS/portable/MemMang/heap_4.c	/^void vPortInitialiseBlocks( void )$/;"	f	typeref:typename:void
vPortNonPreemptiveTick	FreeRTOS/portable/IAR/AtmelSAM7S64/port.c	/^	static __arm __irq void vPortNonPreemptiveTick( void )$/;"	f	typeref:typename:__arm __irq void	file:
vPortNonPreemptiveTick	FreeRTOS/portable/IAR/LPC2000/port.c	/^	static __arm __irq void vPortNonPreemptiveTick( void )$/;"	f	typeref:typename:__arm __irq void	file:
vPortNonPreemptiveTick	FreeRTOS/portable/IAR/STR71x/port.c	/^__arm __irq void vPortNonPreemptiveTick( void )$/;"	f	typeref:typename:__arm __irq void
vPortPreemptiveTick	FreeRTOS/portable/IAR/LPC2000/port.c	/^	void vPortPreemptiveTick( void )$/;"	f	typeref:typename:void
vPortPreemptiveTick	FreeRTOS/portable/IAR/STR71x/port.c	/^void vPortPreemptiveTick( void )$/;"	f	typeref:typename:void
vPortPreemptiveTick	FreeRTOS/portable/IAR/STR75x/port.c	/^__arm void vPortPreemptiveTick( void )$/;"	f	typeref:typename:__arm void
vPortPreemptiveTickISR	FreeRTOS/portable/CCS/MSP430X/portext.asm	/^vPortPreemptiveTickISR: .asmfunc$/;"	l
vPortReclaimCSA	FreeRTOS/portable/GCC/TriCore_1782/port.c	/^void vPortReclaimCSA( unsigned long *pxTCB )$/;"	f	typeref:typename:void
vPortRestoreFPURegisters	FreeRTOS/portable/GCC/PPC405_Xilinx/portasm.S	/^vPortRestoreFPURegisters:$/;"	l
vPortRestoreFPURegisters	FreeRTOS/portable/GCC/PPC440_Xilinx/portasm.S	/^vPortRestoreFPURegisters:$/;"	l
vPortSVCHandler	FreeRTOS/portable/GCC/ARM_CM0/port.c	/^void vPortSVCHandler( void )$/;"	f	typeref:typename:void
vPortSVCHandler	FreeRTOS/portable/GCC/ARM_CM3/port.c	/^void vPortSVCHandler( void )$/;"	f	typeref:typename:void
vPortSVCHandler	FreeRTOS/portable/GCC/ARM_CM3_MPU/port.c	/^void vPortSVCHandler( void )$/;"	f	typeref:typename:void
vPortSVCHandler	FreeRTOS/portable/GCC/ARM_CM4F/port.c	/^void vPortSVCHandler( void )$/;"	f	typeref:typename:void
vPortSVCHandler	FreeRTOS/portable/IAR/ARM_CM4F/portasm.s	/^vPortSVCHandler:$/;"	l
vPortSVCHandler	FreeRTOS/portable/RVDS/ARM_CM3/port.c	/^__asm void vPortSVCHandler( void )$/;"	f	typeref:typename:__asm void
vPortSVCHandler	FreeRTOS/portable/RVDS/ARM_CM4F/port.c	/^__asm void vPortSVCHandler( void )$/;"	f	typeref:typename:__asm void
vPortSaveFPURegisters	FreeRTOS/portable/GCC/PPC405_Xilinx/portasm.S	/^vPortSaveFPURegisters:$/;"	l
vPortSaveFPURegisters	FreeRTOS/portable/GCC/PPC440_Xilinx/portasm.S	/^vPortSaveFPURegisters:$/;"	l
vPortSetIPL	FreeRTOS/portable/GCC/RX600/port.c	/^void vPortSetIPL( unsigned long ulNewIPL )$/;"	f	typeref:typename:void
vPortSetInterruptHandler	FreeRTOS/portable/MSVC-MingW/port.c	/^void vPortSetInterruptHandler( unsigned long ulInterruptNumber, unsigned long (*pvHandler)( void/;"	f	typeref:typename:void
vPortSetInterruptMask	FreeRTOS/portable/IAR/ARM_CM3/portasm.s	/^vPortSetInterruptMask:$/;"	l
vPortSetInterruptMask	FreeRTOS/portable/IAR/ARM_CM4F/portasm.s	/^vPortSetInterruptMask:$/;"	l
vPortSetInterruptMask	FreeRTOS/portable/RVDS/ARM_CM3/port.c	/^__asm void vPortSetInterruptMask( void )$/;"	f	typeref:typename:__asm void
vPortSetInterruptMask	FreeRTOS/portable/RVDS/ARM_CM4F/port.c	/^__asm void vPortSetInterruptMask( void )$/;"	f	typeref:typename:__asm void
vPortSetupInterruptController	FreeRTOS/portable/GCC/PPC405_Xilinx/port.c	/^void vPortSetupInterruptController( void )$/;"	f	typeref:typename:void
vPortSetupInterruptController	FreeRTOS/portable/GCC/PPC440_Xilinx/port.c	/^void vPortSetupInterruptController( void )$/;"	f	typeref:typename:void
vPortSetupTimerInterrupt	FreeRTOS/portable/CCS/MSP430X/port.c	/^void vPortSetupTimerInterrupt( void )$/;"	f	typeref:typename:void
vPortSetupTimerInterrupt	FreeRTOS/portable/IAR/MSP430/port.c	/^void vPortSetupTimerInterrupt( void )$/;"	f	typeref:typename:void
vPortSetupTimerInterrupt	FreeRTOS/portable/IAR/MSP430X/port.c	/^void vPortSetupTimerInterrupt( void )$/;"	f	typeref:typename:void
vPortStartFirstTask	FreeRTOS/portable/CodeWarrior/ColdFire_V1/portasm.S	/^vPortStartFirstTask:$/;"	l
vPortStartFirstTask	FreeRTOS/portable/CodeWarrior/ColdFire_V2/portasm.S	/^vPortStartFirstTask:$/;"	l
vPortStartFirstTask	FreeRTOS/portable/GCC/ARM_CM0/port.c	/^void vPortStartFirstTask( void )$/;"	f	typeref:typename:void
vPortStartFirstTask	FreeRTOS/portable/GCC/ARM_CM4F/port.c	/^static void vPortStartFirstTask( void )$/;"	f	typeref:typename:void	file:
vPortStartFirstTask	FreeRTOS/portable/GCC/ColdFire_V2/portasm.S	/^vPortStartFirstTask:$/;"	l
vPortStartFirstTask	FreeRTOS/portable/GCC/MicroBlazeV8/portasm.S	/^vPortStartFirstTask:$/;"	l
vPortStartFirstTask	FreeRTOS/portable/GCC/PPC405_Xilinx/portasm.S	/^vPortStartFirstTask:$/;"	l
vPortStartFirstTask	FreeRTOS/portable/GCC/PPC440_Xilinx/portasm.S	/^vPortStartFirstTask:$/;"	l
vPortStartFirstTask	FreeRTOS/portable/IAR/ARM_CM0/portasm.s	/^vPortStartFirstTask$/;"	l
vPortStartFirstTask	FreeRTOS/portable/IAR/ARM_CM3/portasm.s	/^vPortStartFirstTask$/;"	l
vPortStartFirstTask	FreeRTOS/portable/IAR/ARM_CM4F/portasm.s	/^vPortStartFirstTask:$/;"	l
vPortStartFirstTask	FreeRTOS/portable/MPLAB/PIC32MX/port_asm.S	/^vPortStartFirstTask:$/;"	l
vPortStartFirstTask	FreeRTOS/portable/RVDS/ARM7_LPC21xx/portASM.s	/^vPortStartFirstTask$/;"	l
vPortStartFirstTask	FreeRTOS/portable/RVDS/ARM_CM3/port.c	/^__asm void vPortStartFirstTask( void )$/;"	f	typeref:typename:__asm void
vPortStartFirstTask	FreeRTOS/portable/Tasking/ARM_CM4F/port_asm.asm	/^vPortStartFirstTask .type func$/;"	l
vPortStoreTaskMPUSettings	FreeRTOS/portable/GCC/ARM_CM3_MPU/port.c	/^void vPortStoreTaskMPUSettings( xMPU_SETTINGS *xMPUSettings, const struct xMEMORY_REGION * const/;"	f	typeref:typename:void
vPortSysTickHandler	FreeRTOS/portable/GCC/NiosII/port.c	/^void vPortSysTickHandler( void * context, alt_u32 id )$/;"	f	typeref:typename:void
vPortTickISR	FreeRTOS/portable/CodeWarrior/ColdFire_V1/port.c	/^void interrupt VectorNumber_Vrtc vPortTickISR( void )$/;"	f	typeref:typename:void interrupt VectorNumber_Vrtc
vPortTickISR	FreeRTOS/portable/GCC/MicroBlazeV8/port.c	/^void vPortTickISR( void *pvUnused )$/;"	f	typeref:typename:void
vPortTickISR	FreeRTOS/portable/GCC/PPC405_Xilinx/portasm.S	/^vPortTickISR:$/;"	l
vPortTickISR	FreeRTOS/portable/GCC/PPC440_Xilinx/portasm.S	/^vPortTickISR:$/;"	l
vPortTickISR	FreeRTOS/portable/GCC/STR75x/portISR.c	/^void vPortTickISR( void )$/;"	f	typeref:typename:void
vPortTickISR	FreeRTOS/portable/IAR/AtmelSAM9XE/port.c	/^static __arm void vPortTickISR( void )$/;"	f	typeref:typename:__arm void	file:
vPortTickInterrupt	FreeRTOS/portable/CodeWarrior/HCS12/port.c	/^void interrupt vPortTickInterrupt( void )$/;"	f	typeref:typename:void interrupt
vPortTickInterrupt	FreeRTOS/portable/GCC/HCS12/port.c	/^void vPortTickInterrupt( void )$/;"	f	typeref:typename:void
vPortYield	FreeRTOS/portable/CCS/MSP430X/portext.asm	/^vPortYield: .asmfunc$/;"	l
vPortYield	FreeRTOS/portable/CodeWarrior/HCS12/port.c	/^void interrupt vPortYield( void )$/;"	f	typeref:typename:void interrupt
vPortYield	FreeRTOS/portable/GCC/ATMega323/port.c	/^void vPortYield( void )$/;"	f	typeref:typename:void
vPortYield	FreeRTOS/portable/GCC/H8S2329/port.c	/^void vPortYield( void )$/;"	f	typeref:typename:void
vPortYield	FreeRTOS/portable/GCC/HCS12/port.c	/^void vPortYield( void )$/;"	f	typeref:typename:void
vPortYield	FreeRTOS/portable/GCC/MSP430F449/port.c	/^void vPortYield( void )$/;"	f	typeref:typename:void
vPortYield	FreeRTOS/portable/GCC/MicroBlaze/port.c	/^void vPortYield( void )$/;"	f	typeref:typename:void
vPortYield	FreeRTOS/portable/GCC/MicroBlazeV8/port.c	/^void vPortYield( void )$/;"	f	typeref:typename:void
vPortYield	FreeRTOS/portable/GCC/PPC405_Xilinx/portasm.S	/^vPortYield:$/;"	l
vPortYield	FreeRTOS/portable/GCC/PPC440_Xilinx/portasm.S	/^vPortYield:$/;"	l
vPortYield	FreeRTOS/portable/MPLAB/PIC18F/port.c	/^void vPortYield( void )$/;"	f	typeref:typename:void
vPortYield	FreeRTOS/portable/RVDS/ARM7_LPC21xx/portASM.s	/^vPortYield$/;"	l
vPortYield	FreeRTOS/portable/Renesas/SH2A_FPU/port.c	/^void vPortYield( void )$/;"	f	typeref:typename:void
vPortYield	FreeRTOS/portable/SDCC/Cygnal/port.c	/^void vPortYield( void ) _naked$/;"	f	typeref:typename:void
vPortYield	FreeRTOS/portable/Softune/MB96340/port.c	/^__nosavereg __interrupt void vPortYield( void )$/;"	f	typeref:typename:__nosavereg __interrupt void
vPortYield	FreeRTOS/portable/WizC/PIC18/port.c	/^void vPortYield( void )$/;"	f	typeref:typename:void
vPortYieldDelayed	FreeRTOS/portable/Softune/MB96340/port.c	/^__nosavereg __interrupt void vPortYieldDelayed( void )$/;"	f	typeref:typename:__nosavereg __interrupt void
vPortYieldFromISR	FreeRTOS/portable/GCC/ARM_CM0/port.c	/^void vPortYieldFromISR( void )$/;"	f	typeref:typename:void
vPortYieldFromISR	FreeRTOS/portable/GCC/ARM_CM3/port.c	/^void vPortYieldFromISR( void )$/;"	f	typeref:typename:void
vPortYieldFromISR	FreeRTOS/portable/GCC/ARM_CM4F/port.c	/^void vPortYieldFromISR( void )$/;"	f	typeref:typename:void
vPortYieldFromISR	FreeRTOS/portable/IAR/ARM_CM0/port.c	/^void vPortYieldFromISR( void )$/;"	f	typeref:typename:void
vPortYieldFromISR	FreeRTOS/portable/IAR/ARM_CM3/port.c	/^void vPortYieldFromISR( void )$/;"	f	typeref:typename:void
vPortYieldFromISR	FreeRTOS/portable/IAR/ARM_CM4F/port.c	/^void vPortYieldFromISR( void )$/;"	f	typeref:typename:void
vPortYieldFromISR	FreeRTOS/portable/RVDS/ARM_CM3/port.c	/^void vPortYieldFromISR( void )$/;"	f	typeref:typename:void
vPortYieldFromISR	FreeRTOS/portable/RVDS/ARM_CM4F/port.c	/^void vPortYieldFromISR( void )$/;"	f	typeref:typename:void
vPortYieldFromISR	FreeRTOS/portable/Tasking/ARM_CM4F/port.c	/^void vPortYieldFromISR( void )$/;"	f	typeref:typename:void
vPortYieldFromTick	FreeRTOS/portable/GCC/ATMega323/port.c	/^void vPortYieldFromTick( void )$/;"	f	typeref:typename:void
vPortYieldHandler	FreeRTOS/portable/CodeWarrior/ColdFire_V1/port.c	/^void vPortYieldHandler( void )$/;"	f	typeref:typename:void
vPortYieldHandler	FreeRTOS/portable/CodeWarrior/ColdFire_V2/port.c	/^void vPortYieldHandler( void )$/;"	f	typeref:typename:void
vPortYieldHandler	FreeRTOS/portable/GCC/ColdFire_V2/port.c	/^void vPortYieldHandler( void )$/;"	f	typeref:typename:void
vPortYieldISR	FreeRTOS/portable/CodeWarrior/ColdFire_V1/portasm.S	/^vPortYieldISR:$/;"	l
vPortYieldISR	FreeRTOS/portable/CodeWarrior/ColdFire_V2/portasm.S	/^vPortYieldISR:$/;"	l
vPortYieldISR	FreeRTOS/portable/MPLAB/PIC32MX/port_asm.S	/^vPortYieldISR:$/;"	l
vPortYieldProcessor	FreeRTOS/portable/GCC/ARM7_AT91FR40008/portISR.c	/^void vPortYieldProcessor( void )$/;"	f	typeref:typename:void
vPortYieldProcessor	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/portISR.c	/^void vPortYieldProcessor( void )$/;"	f	typeref:typename:void
vPortYieldProcessor	FreeRTOS/portable/GCC/ARM7_LPC2000/portISR.c	/^void vPortYieldProcessor( void )$/;"	f	typeref:typename:void
vPortYieldProcessor	FreeRTOS/portable/GCC/ARM7_LPC23xx/portISR.c	/^void vPortYieldProcessor( void )$/;"	f	typeref:typename:void
vPortYieldProcessor	FreeRTOS/portable/RVDS/ARM7_LPC21xx/portASM.s	/^vPortYieldProcessor$/;"	l
vPreemptiveTick	FreeRTOS/portable/GCC/ARM7_AT91FR40008/portISR.c	/^	void vPreemptiveTick( void )$/;"	f	typeref:typename:void
vPreemptiveTick	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/portISR.c	/^	void vPreemptiveTick( void )$/;"	f	typeref:typename:void
vPreemptiveTick	FreeRTOS/portable/GCC/ARM7_LPC23xx/portISR.c	/^	void vPreemptiveTick( void )$/;"	f	typeref:typename:void
vPreemptiveTick	FreeRTOS/portable/RVDS/ARM7_LPC21xx/portASM.s	/^vPreemptiveTick$/;"	l
vQueueAddToRegistry	FreeRTOS/include/FreeRTOS.h	/^	#define vQueueAddToRegistry(/;"	d
vQueueAddToRegistry	FreeRTOS/include/mpu_wrappers.h	/^			#define vQueueAddToRegistry	/;"	d
vQueueAddToRegistry	FreeRTOS/queue.c	/^	void vQueueAddToRegistry( xQueueHandle xQueue, signed char *pcQueueName )$/;"	f	typeref:typename:void
vQueueDelete	FreeRTOS/include/mpu_wrappers.h	/^		#define vQueueDelete	/;"	d
vQueueDelete	FreeRTOS/queue.c	/^void vQueueDelete( xQueueHandle pxQueue )$/;"	f	typeref:typename:void
vQueueSetQueueNumber	FreeRTOS/queue.c	/^	void vQueueSetQueueNumber( xQueueHandle pxQueue, unsigned char ucQueueNumber )$/;"	f	typeref:typename:void
vQueueUnregisterQueue	FreeRTOS/include/FreeRTOS.h	/^	#define vQueueUnregisterQueue(/;"	d
vQueueUnregisterQueue	FreeRTOS/include/mpu_wrappers.h	/^			#define vQueueUnregisterQueue	/;"	d
vQueueUnregisterQueue	FreeRTOS/queue.c	/^	static void vQueueUnregisterQueue( xQueueHandle xQueue )$/;"	f	typeref:typename:void	file:
vQueueWaitForMessageRestricted	FreeRTOS/queue.c	/^	void vQueueWaitForMessageRestricted( xQueueHandle pxQueue, portTickType xTicksToWait )$/;"	f	typeref:typename:void
vSemaphoreCreateBinary	FreeRTOS/include/semphr.h	/^#define vSemaphoreCreateBinary(/;"	d
vSemaphoreDelete	FreeRTOS/include/semphr.h	/^#define vSemaphoreDelete(/;"	d
vSetMSP	FreeRTOS/portable/IAR/ARM_CM0/portasm.s	/^vSetMSP$/;"	l
vSetMSP	FreeRTOS/portable/IAR/ARM_CM3/portasm.s	/^vSetMSP$/;"	l
vSoftwareInterruptISR	FreeRTOS/portable/GCC/RX600/port.c	/^void vSoftwareInterruptISR( void )$/;"	f	typeref:typename:void
vSoftwareInterruptISR	FreeRTOS/portable/Renesas/RX200/port.c	/^void vSoftwareInterruptISR( void )$/;"	f	typeref:typename:void
vSoftwareInterruptISR	FreeRTOS/portable/Renesas/RX600/port.c	/^void vSoftwareInterruptISR( void )$/;"	f	typeref:typename:void
vStartFirstTask	FreeRTOS/portable/GCC/MicroBlaze/portasm.s	/^vStartFirstTask:$/;"	l
vSystemBusAndPeripheralsTrap	FreeRTOS/portable/GCC/TriCore_1782/porttrap.c	/^void vSystemBusAndPeripheralsTrap( int iTrapIdentification )$/;"	f	typeref:typename:void
vT1InterruptHandler	FreeRTOS/portable/MPLAB/PIC32MX/port_asm.S	/^vT1InterruptHandler:$/;"	l
vTaskAllocateMPURegions	FreeRTOS/include/mpu_wrappers.h	/^		#define vTaskAllocateMPURegions	/;"	d
vTaskAllocateMPURegions	FreeRTOS/tasks.c	/^	void vTaskAllocateMPURegions( xTaskHandle xTaskToModify, const xMemoryRegion * const xRegions )$/;"	f	typeref:typename:void
vTaskDelay	FreeRTOS/include/mpu_wrappers.h	/^		#define vTaskDelay	/;"	d
vTaskDelay	FreeRTOS/tasks.c	/^	void vTaskDelay( portTickType xTicksToDelay )$/;"	f	typeref:typename:void
vTaskDelayUntil	FreeRTOS/include/mpu_wrappers.h	/^		#define vTaskDelayUntil	/;"	d
vTaskDelayUntil	FreeRTOS/tasks.c	/^	void vTaskDelayUntil( portTickType * const pxPreviousWakeTime, portTickType xTimeIncrement )$/;"	f	typeref:typename:void
vTaskDelete	FreeRTOS/include/mpu_wrappers.h	/^		#define vTaskDelete	/;"	d
vTaskDelete	FreeRTOS/tasks.c	/^	void vTaskDelete( xTaskHandle pxTaskToDelete )$/;"	f	typeref:typename:void
vTaskEndScheduler	FreeRTOS/tasks.c	/^void vTaskEndScheduler( void )$/;"	f	typeref:typename:void
vTaskEnterCritical	FreeRTOS/tasks.c	/^	void vTaskEnterCritical( void )$/;"	f	typeref:typename:void
vTaskExitCritical	FreeRTOS/tasks.c	/^void vTaskExitCritical( void )$/;"	f	typeref:typename:void
vTaskGetRunTimeStats	FreeRTOS/include/mpu_wrappers.h	/^		#define vTaskGetRunTimeStats	/;"	d
vTaskGetRunTimeStats	FreeRTOS/tasks.c	/^	void vTaskGetRunTimeStats( signed char *pcWriteBuffer )$/;"	f	typeref:typename:void
vTaskISRHandler	FreeRTOS/portable/GCC/MicroBlaze/port.c	/^void vTaskISRHandler( void )$/;"	f	typeref:typename:void
vTaskIncrementTick	FreeRTOS/tasks.c	/^void vTaskIncrementTick( void )$/;"	f	typeref:typename:void
vTaskList	FreeRTOS/include/mpu_wrappers.h	/^		#define vTaskList	/;"	d
vTaskList	FreeRTOS/tasks.c	/^	void vTaskList( signed char *pcWriteBuffer )$/;"	f	typeref:typename:void
vTaskMissedYield	FreeRTOS/tasks.c	/^void vTaskMissedYield( void )$/;"	f	typeref:typename:void
vTaskPlaceOnEventList	FreeRTOS/tasks.c	/^void vTaskPlaceOnEventList( const xList * const pxEventList, portTickType xTicksToWait )$/;"	f	typeref:typename:void
vTaskPlaceOnEventListRestricted	FreeRTOS/tasks.c	/^	void vTaskPlaceOnEventListRestricted( const xList * const pxEventList, portTickType xTicksToWai/;"	f	typeref:typename:void
vTaskPriorityDisinherit	FreeRTOS/tasks.c	/^	void vTaskPriorityDisinherit( xTaskHandle * const pxMutexHolder )$/;"	f	typeref:typename:void
vTaskPriorityInherit	FreeRTOS/tasks.c	/^	void vTaskPriorityInherit( xTaskHandle * const pxMutexHolder )$/;"	f	typeref:typename:void
vTaskPrioritySet	FreeRTOS/include/mpu_wrappers.h	/^		#define vTaskPrioritySet	/;"	d
vTaskPrioritySet	FreeRTOS/tasks.c	/^	void vTaskPrioritySet( xTaskHandle pxTask, unsigned portBASE_TYPE uxNewPriority )$/;"	f	typeref:typename:void
vTaskResume	FreeRTOS/include/mpu_wrappers.h	/^		#define vTaskResume	/;"	d
vTaskResume	FreeRTOS/tasks.c	/^	void vTaskResume( xTaskHandle pxTaskToResume )$/;"	f	typeref:typename:void
vTaskSetApplicationTaskTag	FreeRTOS/include/mpu_wrappers.h	/^		#define vTaskSetApplicationTaskTag	/;"	d
vTaskSetApplicationTaskTag	FreeRTOS/tasks.c	/^	void vTaskSetApplicationTaskTag( xTaskHandle xTask, pdTASK_HOOK_CODE pxHookFunction )$/;"	f	typeref:typename:void
vTaskSetTaskNumber	FreeRTOS/tasks.c	/^	void vTaskSetTaskNumber( xTaskHandle xTask, unsigned portBASE_TYPE uxHandle )$/;"	f	typeref:typename:void
vTaskSetTimeOutState	FreeRTOS/tasks.c	/^void vTaskSetTimeOutState( xTimeOutType * const pxTimeOut )$/;"	f	typeref:typename:void
vTaskStartScheduler	FreeRTOS/tasks.c	/^void vTaskStartScheduler( void )$/;"	f	typeref:typename:void
vTaskSuspend	FreeRTOS/include/mpu_wrappers.h	/^		#define vTaskSuspend	/;"	d
vTaskSuspend	FreeRTOS/tasks.c	/^	void vTaskSuspend( xTaskHandle pxTaskToSuspend )$/;"	f	typeref:typename:void
vTaskSuspendAll	FreeRTOS/include/mpu_wrappers.h	/^		#define vTaskSuspendAll	/;"	d
vTaskSuspendAll	FreeRTOS/tasks.c	/^void vTaskSuspendAll( void )$/;"	f	typeref:typename:void
vTaskSwitchContext	FreeRTOS/tasks.c	/^void vTaskSwitchContext( void )$/;"	f	typeref:typename:void
vTick	FreeRTOS/portable/GCC/AVR32_UC3/port.c	/^__attribute__((__naked__)) static void vTick( void )$/;"	f	typeref:typename:void	file:
vTick	FreeRTOS/portable/IAR/AVR32_UC3/port.c	/^static void vTick( void )$/;"	f	typeref:typename:void	file:
vTickISR	FreeRTOS/portable/GCC/ARM7_LPC2000/portISR.c	/^void vTickISR( void )$/;"	f	typeref:typename:void
vTickISR	FreeRTOS/portable/GCC/H8S2329/port.c	/^	void vTickISR( void )$/;"	f	typeref:typename:void
vTickISR	FreeRTOS/portable/GCC/MicroBlaze/port.c	/^void vTickISR( void *pvBaseAddress )$/;"	f	typeref:typename:void
vTickISR	FreeRTOS/portable/GCC/RX600/port.c	/^void vTickISR( void )$/;"	f	typeref:typename:void
vTickISR	FreeRTOS/portable/IAR/RX600/port.c	/^__interrupt void vTickISR( void )$/;"	f	typeref:typename:__interrupt void
vTickISR	FreeRTOS/portable/Renesas/RX200/port.c	/^void vTickISR( void )$/;"	f	typeref:typename:void
vTickISR	FreeRTOS/portable/Renesas/RX600/port.c	/^void vTickISR( void )$/;"	f	typeref:typename:void
vTickISREntry	FreeRTOS/portable/CCS/MSP430X/port.c	/^interrupt void vTickISREntry( void )$/;"	f	typeref:typename:interrupt void
vTickISREntry	FreeRTOS/portable/IAR/MSP430X/port.c	/^__interrupt __raw void vTickISREntry( void )$/;"	f	typeref:typename:__interrupt __raw void
vTimer2ISR	FreeRTOS/portable/SDCC/Cygnal/port.c	/^	void vTimer2ISR( void ) interrupt 5 _naked$/;"	f	typeref:typename:void
vTimer2ISR	FreeRTOS/portable/SDCC/Cygnal/port.c	/^	void vTimer2ISR( void ) interrupt 5$/;"	f	typeref:typename:void
vTrapInstallHandlers	FreeRTOS/portable/GCC/TriCore_1782/porttrap.c	/^void vTrapInstallHandlers( void )$/;"	f	typeref:typename:void
validate	Libraries/fatfs/src/ff.c	/^FRESULT validate (	\/* FR_OK(0): The object is valid, !=0: Invalid *\/$/;"	f	typeref:typename:FRESULT	file:
volatile	FreeRTOS/portable/WizC/PIC18/portmacro.h	/^#define volatile$/;"	d
voltage_and_temperature_flag	main.cpp	/^int voltage_and_temperature_flag = 0;$/;"	v	typeref:typename:int
voltage_message	main.cpp	/^char voltage_message[21];$/;"	v	typeref:typename:char[21]
voltage_temperature_current_flag	main.cpp	/^int voltage_temperature_current_flag = 0;$/;"	v	typeref:typename:int
vs16	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^typedef __IO int16_t  vs16;$/;"	t	typeref:typename:__IO int16_t
vs32	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^typedef __IO int32_t  vs32;$/;"	t	typeref:typename:__IO int32_t
vs8	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^typedef __IO int8_t   vs8;$/;"	t	typeref:typename:__IO int8_t
vsc16	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^typedef __I int16_t vsc16;  \/*!< Read Only *\/$/;"	t	typeref:typename:__I int16_t
vsc32	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^typedef __I int32_t vsc32;  \/*!< Read Only *\/$/;"	t	typeref:typename:__I int32_t
vsc8	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^typedef __I int8_t vsc8;   \/*!< Read Only *\/$/;"	t	typeref:typename:__I int8_t
vu16	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^typedef __IO uint16_t vu16;$/;"	t	typeref:typename:__IO uint16_t
vu32	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^typedef __IO uint32_t  vu32;$/;"	t	typeref:typename:__IO uint32_t
vu8	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^typedef __IO uint8_t  vu8;$/;"	t	typeref:typename:__IO uint8_t
vuc16	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^typedef __I uint16_t vuc16;  \/*!< Read Only *\/$/;"	t	typeref:typename:__I uint16_t
vuc32	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^typedef __I uint32_t vuc32;  \/*!< Read Only *\/$/;"	t	typeref:typename:__I uint32_t
vuc8	Libraries/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h	/^typedef __I uint8_t vuc8;   \/*!< Read Only *\/$/;"	t	typeref:typename:__I uint8_t
vuint16	FreeRTOS/portable/GCC/MCF5235/port.c	/^typedef volatile unsigned short vuint16;$/;"	t	typeref:typename:volatile unsigned short	file:
vuint32	FreeRTOS/portable/GCC/MCF5235/port.c	/^typedef volatile unsigned long vuint32;$/;"	t	typeref:typename:volatile unsigned long	file:
vuint8	FreeRTOS/portable/GCC/MCF5235/port.c	/^typedef volatile unsigned char vuint8;$/;"	t	typeref:typename:volatile unsigned char	file:
w	Libraries/CMSIS/Include/core_cm0.h	/^  uint32_t w;                            \/*!< Type      used for word access                  */;"	m	union:__anon84a96930010a	typeref:typename:uint32_t
w	Libraries/CMSIS/Include/core_cm0.h	/^  uint32_t w;                            \/*!< Type      used for word access                  */;"	m	union:__anon84a96930030a	typeref:typename:uint32_t
w	Libraries/CMSIS/Include/core_cm0.h	/^  uint32_t w;                            \/*!< Type      used for word access                  */;"	m	union:__anon84a96930050a	typeref:typename:uint32_t
w	Libraries/CMSIS/Include/core_cm0.h	/^  uint32_t w;                            \/*!< Type      used for word access                  */;"	m	union:__anon84a96930070a	typeref:typename:uint32_t
w	Libraries/CMSIS/Include/core_cm3.h	/^  uint32_t w;                            \/*!< Type      used for word access                  */;"	m	union:__anon84a975f3010a	typeref:typename:uint32_t
w	Libraries/CMSIS/Include/core_cm3.h	/^  uint32_t w;                            \/*!< Type      used for word access                  */;"	m	union:__anon84a975f3030a	typeref:typename:uint32_t
w	Libraries/CMSIS/Include/core_cm3.h	/^  uint32_t w;                            \/*!< Type      used for word access                  */;"	m	union:__anon84a975f3050a	typeref:typename:uint32_t
w	Libraries/CMSIS/Include/core_cm3.h	/^  uint32_t w;                            \/*!< Type      used for word access                  */;"	m	union:__anon84a975f3070a	typeref:typename:uint32_t
w	Libraries/CMSIS/Include/core_cm4.h	/^  uint32_t w;                            \/*!< Type      used for word access                  */;"	m	union:__anon84a97a34010a	typeref:typename:uint32_t
w	Libraries/CMSIS/Include/core_cm4.h	/^  uint32_t w;                            \/*!< Type      used for word access                  */;"	m	union:__anon84a97a34030a	typeref:typename:uint32_t
w	Libraries/CMSIS/Include/core_cm4.h	/^  uint32_t w;                            \/*!< Type      used for word access                  */;"	m	union:__anon84a97a34050a	typeref:typename:uint32_t
w	Libraries/CMSIS/Include/core_cm4.h	/^  uint32_t w;                            \/*!< Type      used for word access                  */;"	m	union:__anon84a97a34070a	typeref:typename:uint32_t
waitForFlag	Classes/clsSmb380.cpp	/^  void waitForFlag(uint16_t flag) \/\/wait for flag method$/;"	f	class:clsSmb380	typeref:typename:void	file:
walkStepCounter	Classes/clsMovementDetector.cpp	/^   int walkStepCounter;		\/\/    $/;"	m	class:clsMovementDetector	typeref:typename:int	file:
walkStepDetected	Classes/clsMovementDetector.cpp	/^   int walkStepDetected;$/;"	m	class:clsMovementDetector	typeref:typename:int	file:
walkThreshold	Classes/clsMovementDetector.cpp	/^   static const uint16_t walkThreshold = 30;$/;"	m	class:clsMovementDetector	typeref:typename:const uint16_t	file:
walkingDetected	Classes/clsMovementDetector.cpp	/^   int walkingDetected;$/;"	m	class:clsMovementDetector	typeref:typename:int	file:
walkingRunningStopMarker	Classes/clsDiagnost.cpp	/^   long walkingRunningStopMarker;$/;"	m	class:clsDiagnost	typeref:typename:long	file:
watchdog	main.cpp	/^clsWatchdog watchdog;$/;"	v	typeref:typename:clsWatchdog
wflag	Libraries/fatfs/src/ff.h	/^	BYTE	wflag;			\/* win[] dirty flag (1:must be written back) *\/$/;"	m	struct:__anon94583fed0208	typeref:typename:BYTE
win	Libraries/fatfs/src/ff.h	/^	BYTE	win[_MAX_SS];	\/* Disk access window for Directory, FAT (and Data on tiny cfg) *\/$/;"	m	struct:__anon94583fed0208	typeref:typename:BYTE[]
winsect	Libraries/fatfs/src/ff.h	/^	DWORD	winsect;		\/* Current sector appearing in the win[] *\/$/;"	m	struct:__anon94583fed0208	typeref:typename:DWORD
working_frequency	main.cpp	/^double working_frequency = 10.0; \/\/ frequency in Hertc$/;"	v	typeref:typename:double
write0	Classes/clsThermometer.cpp	/^   inline void write0(uint16_t GPIO_Pin)$/;"	f	class:clsThermometer	typeref:typename:void	file:
write1	Classes/clsThermometer.cpp	/^   inline void write1(uint16_t GPIO_Pin)$/;"	f	class:clsThermometer	typeref:typename:void	file:
writeByte	Classes/clsThermometer.cpp	/^   inline void writeByte(uint8_t data, uint16_t GPIO_Pin)$/;"	f	class:clsThermometer	typeref:typename:void	file:
writeCode	Classes/clsThermometer.cpp	/^   inline void writeCode(uint8_t *code, uint16_t GPIO_Pin)$/;"	f	class:clsThermometer	typeref:typename:void	file:
writeIap	Classes/clsFlash.cpp	/^  void writeIap()$/;"	f	class:clsFlash	typeref:typename:void	file:
writePowerOffErr	Classes/clsFlash.cpp	/^  void writePowerOffErr()$/;"	f	class:clsFlash	typeref:typename:void	file:
writePowerOffOk	Classes/clsFlash.cpp	/^  void writePowerOffOk()$/;"	f	class:clsFlash	typeref:typename:void	file:
writeStringToBuffer	Classes/clsSdio.cpp	/^    void writeStringToBuffer(char *str) \/\/write message do active buffer$/;"	f	class:clsSdio	typeref:typename:void	file:
writeToFile	Classes/clsSdio.cpp	/^    void writeToFile()$/;"	f	class:clsSdio	typeref:typename:void	file:
x	Classes/clsCommon.cpp	/^      int x;$/;"	m	struct:clsCommon::acceleration	typeref:typename:int	file:
x0	Libraries/CMSIS/Include/arm_math.h	/^    float32_t x0;        \/**< saves previous input sample. *\/$/;"	m	struct:__anon8f6bd1b12e08	typeref:typename:float32_t
x0	Libraries/CMSIS/Include/arm_math.h	/^    q15_t x0;            \/**< saves previous input sample. *\/$/;"	m	struct:__anon8f6bd1b13008	typeref:typename:q15_t
x0	Libraries/CMSIS/Include/arm_math.h	/^    q31_t x0;             \/**< saves previous input sample. *\/$/;"	m	struct:__anon8f6bd1b12f08	typeref:typename:q31_t
x1	Libraries/CMSIS/Include/arm_math.h	/^    float32_t x1;$/;"	m	struct:__anon8f6bd1b10f08	typeref:typename:float32_t
xActiveTimerList1	FreeRTOS/timers.c	/^PRIVILEGED_DATA static xList xActiveTimerList1;$/;"	v	typeref:typename:PRIVILEGED_DATA xList	file:
xActiveTimerList2	FreeRTOS/timers.c	/^PRIVILEGED_DATA static xList xActiveTimerList2;$/;"	v	typeref:typename:PRIVILEGED_DATA xList	file:
xBankedStartScheduler	FreeRTOS/portable/CodeWarrior/HCS12/port.c	/^static portBASE_TYPE xBankedStartScheduler( void )$/;"	f	typeref:typename:portBASE_TYPE	file:
xBlockLink	FreeRTOS/portable/MemMang/heap_2.c	/^} xBlockLink;$/;"	t	typeref:struct:A_BLOCK_LINK	file:
xBlockLink	FreeRTOS/portable/MemMang/heap_4.c	/^} xBlockLink;$/;"	t	typeref:struct:A_BLOCK_LINK	file:
xBlockSize	FreeRTOS/portable/MemMang/heap_2.c	/^	size_t xBlockSize;						\/*<< The size of the free block. *\/$/;"	m	struct:A_BLOCK_LINK	typeref:typename:size_t	file:
xBlockSize	FreeRTOS/portable/MemMang/heap_4.c	/^	size_t xBlockSize;						\/*<< The size of the free block. *\/$/;"	m	struct:A_BLOCK_LINK	typeref:typename:size_t	file:
xCoRoutineCreate	FreeRTOS/croutine.c	/^signed portBASE_TYPE xCoRoutineCreate( crCOROUTINE_CODE pxCoRoutineCode, unsigned portBASE_TYPE /;"	f	typeref:typename:signed portBASE_TYPE
xCoRoutineHandle	FreeRTOS/include/croutine.h	/^typedef void * xCoRoutineHandle;$/;"	t	typeref:typename:void *
xCoRoutineRemoveFromEventList	FreeRTOS/croutine.c	/^signed portBASE_TYPE xCoRoutineRemoveFromEventList( const xList *pxEventList )$/;"	f	typeref:typename:signed portBASE_TYPE
xCoRoutineTickCount	FreeRTOS/croutine.c	/^static portTickType xCoRoutineTickCount = 0, xLastTickCount = 0, xPassedTicks = 0;$/;"	v	typeref:typename:portTickType	file:
xCurrentTaskHandle	FreeRTOS/portable/GCC/MicroBlazeV8/portmacro.h	/^	void * xCurrentTaskHandle;$/;"	m	struct:PORT_REGISTER_DUMP	typeref:typename:void *
xDelayedCoRoutineList1	FreeRTOS/croutine.c	/^static xList xDelayedCoRoutineList1;									\/*< Delayed co-routines. *\/$/;"	v	typeref:typename:xList	file:
xDelayedCoRoutineList2	FreeRTOS/croutine.c	/^static xList xDelayedCoRoutineList2;									\/*< Delayed co-routines (two lists are used - one /;"	v	typeref:typename:xList	file:
xDelayedTaskList1	FreeRTOS/tasks.c	/^PRIVILEGED_DATA static xList xDelayedTaskList1;							\/*< Delayed tasks. *\/$/;"	v	typeref:typename:PRIVILEGED_DATA xList	file:
xDelayedTaskList2	FreeRTOS/tasks.c	/^PRIVILEGED_DATA static xList xDelayedTaskList2;							\/*< Delayed tasks (two lists are used - o/;"	v	typeref:typename:PRIVILEGED_DATA xList	file:
xEnd	FreeRTOS/portable/MemMang/heap_2.c	/^static xBlockLink xStart, xEnd;$/;"	v	typeref:typename:xBlockLink	file:
xEventListItem	FreeRTOS/include/croutine.h	/^	xListItem				xEventListItem;		\/*< List item used to place the CRCB in event lists. *\/$/;"	m	struct:corCoRoutineControlBlock	typeref:typename:xListItem
xEventListItem	FreeRTOS/tasks.c	/^	xListItem				xEventListItem;		\/*< List item used to place the TCB in event lists. *\/$/;"	m	struct:tskTaskControlBlock	typeref:typename:xListItem	file:
xFreeBytesRemaining	FreeRTOS/portable/MemMang/heap_2.c	/^static size_t xFreeBytesRemaining = configTOTAL_HEAP_SIZE;$/;"	v	typeref:typename:size_t	file:
xFreeBytesRemaining	FreeRTOS/portable/MemMang/heap_4.c	/^static size_t xFreeBytesRemaining = ( ( size_t ) configTOTAL_HEAP_SIZE ) & ( ( size_t ) ~portBYT/;"	v	typeref:typename:size_t	file:
xGenericListItem	FreeRTOS/include/croutine.h	/^	xListItem				xGenericListItem;	\/*< List item used to place the CRCB in ready and blocked queue/;"	m	struct:corCoRoutineControlBlock	typeref:typename:xListItem
xGenericListItem	FreeRTOS/tasks.c	/^	xListItem				xGenericListItem;	\/*< List item used to place the TCB in ready and blocked queues/;"	m	struct:tskTaskControlBlock	typeref:typename:xListItem	file:
xHandle	FreeRTOS/queue.c	/^		xQueueHandle xHandle;$/;"	m	struct:QUEUE_REGISTRY_ITEM	typeref:typename:xQueueHandle	file:
xHeap	FreeRTOS/portable/MemMang/heap_1.c	/^} xHeap;$/;"	v	typeref:union:xRTOS_HEAP
xHeap	FreeRTOS/portable/MemMang/heap_2.c	/^} xHeap;$/;"	v	typeref:union:xRTOS_HEAP
xHeap	FreeRTOS/portable/MemMang/heap_4.c	/^} xHeap;$/;"	v	typeref:union:xRTOS_HEAP
xISRStack	FreeRTOS/portable/MPLAB/PIC32MX/port.c	/^portSTACK_TYPE xISRStack[ configISR_STACK_SIZE ] = { 0 };$/;"	v	typeref:typename:portSTACK_TYPE[]
xISRStackTop	FreeRTOS/portable/MPLAB/PIC32MX/port.c	/^const portSTACK_TYPE * const xISRStackTop = &( xISRStack[ configISR_STACK_SIZE - 7 ] );$/;"	v	typeref:typename:const portSTACK_TYPE * const
xIdleTaskHandle	FreeRTOS/tasks.c	/^	PRIVILEGED_DATA static xTaskHandle xIdleTaskHandle = NULL;$/;"	v	typeref:typename:PRIVILEGED_DATA xTaskHandle	file:
xIntegral	Classes/clsMovementDetector.cpp	/^   int xIntegral;$/;"	m	class:clsMovementDetector	typeref:typename:int	file:
xInterruptController	FreeRTOS/portable/GCC/PPC405_Xilinx/port.c	/^static XIntc xInterruptController;$/;"	v	typeref:typename:XIntc	file:
xInterruptController	FreeRTOS/portable/GCC/PPC440_Xilinx/port.c	/^static XIntc xInterruptController;$/;"	v	typeref:typename:XIntc	file:
xInterruptControllerInstance	FreeRTOS/portable/GCC/MicroBlazeV8/port.c	/^static XIntc xInterruptControllerInstance;$/;"	v	typeref:typename:XIntc	file:
xItemValue	FreeRTOS/include/list.h	/^	portTickType xItemValue;				\/*< The value being listed.  In most cases this is used to sort th/;"	m	struct:xLIST_ITEM	typeref:typename:portTickType
xItemValue	FreeRTOS/include/list.h	/^	portTickType xItemValue;$/;"	m	struct:xMINI_LIST_ITEM	typeref:typename:portTickType
xJumpBuf	FreeRTOS/portable/BCC/16BitDOS/Flsh186/port.c	/^static jmp_buf xJumpBuf;$/;"	v	typeref:typename:jmp_buf	file:
xJumpBuf	FreeRTOS/portable/BCC/16BitDOS/PC/port.c	/^static jmp_buf xJumpBuf;$/;"	v	typeref:typename:jmp_buf	file:
xJumpBuf	FreeRTOS/portable/oWatcom/16BitDOS/Flsh186/port.c	/^static jmp_buf xJumpBuf;$/;"	v	typeref:typename:jmp_buf	file:
xJumpBuf	FreeRTOS/portable/oWatcom/16BitDOS/PC/port.c	/^static jmp_buf xJumpBuf;$/;"	v	typeref:typename:jmp_buf	file:
xLIST	FreeRTOS/include/list.h	/^typedef struct xLIST$/;"	s
xLIST_ITEM	FreeRTOS/include/list.h	/^struct xLIST_ITEM$/;"	s
xLastTickCount	FreeRTOS/croutine.c	/^static portTickType xCoRoutineTickCount = 0, xLastTickCount = 0, xPassedTicks = 0;$/;"	v	typeref:typename:portTickType	file:
xList	FreeRTOS/include/list.h	/^} xList;$/;"	t	typeref:struct:xLIST
xListEnd	FreeRTOS/include/list.h	/^	volatile xMiniListItem xListEnd;		\/*< List item that contains the maximum possible item value /;"	m	struct:xLIST	typeref:typename:volatile xMiniListItem
xListItem	FreeRTOS/include/list.h	/^typedef struct xLIST_ITEM xListItem;		\/* For some reason lint wants this as two separate defini/;"	t	typeref:struct:xLIST_ITEM
xMEMORY_REGION	FreeRTOS/include/task.h	/^typedef struct xMEMORY_REGION$/;"	s
xMINI_LIST_ITEM	FreeRTOS/include/list.h	/^struct xMINI_LIST_ITEM$/;"	s
xMPUSettings	FreeRTOS/tasks.c	/^		xMPU_SETTINGS xMPUSettings;				\/*< The MPU settings are defined as part of the port layer.  T/;"	m	struct:tskTaskControlBlock	typeref:typename:xMPU_SETTINGS	file:
xMPU_REGION_REGISTERS	FreeRTOS/portable/GCC/ARM_CM3_MPU/portmacro.h	/^} xMPU_REGION_REGISTERS;$/;"	t	typeref:struct:MPU_REGION_REGISTERS
xMPU_SETTINGS	FreeRTOS/portable/GCC/ARM_CM3_MPU/portmacro.h	/^} xMPU_SETTINGS;$/;"	t	typeref:struct:MPU_SETTINGS
xMPU_SETTINGS	FreeRTOS/portable/GCC/TriCore_1782/portmacro.h	/^typedef struct MPU_SETTINGS { unsigned long ulNotUsed; } xMPU_SETTINGS;$/;"	t	typeref:struct:MPU_SETTINGS
xMemoryRegion	FreeRTOS/include/task.h	/^} xMemoryRegion;$/;"	t	typeref:struct:xMEMORY_REGION
xMessageID	FreeRTOS/timers.c	/^	portBASE_TYPE			xMessageID;			\/*<< The command being sent to the timer service task. *\/$/;"	m	struct:tmrTimerQueueMessage	typeref:typename:portBASE_TYPE	file:
xMessageValue	FreeRTOS/timers.c	/^	portTickType			xMessageValue;		\/*<< An optional value used by a subset of commands, for exampl/;"	m	struct:tmrTimerQueueMessage	typeref:typename:portTickType	file:
xMiniListItem	FreeRTOS/include/list.h	/^typedef struct xMINI_LIST_ITEM xMiniListItem;$/;"	t	typeref:struct:xMINI_LIST_ITEM
xMissedYield	FreeRTOS/tasks.c	/^PRIVILEGED_DATA static volatile portBASE_TYPE xMissedYield 						= ( portBASE_TYPE ) pdFALSE;$/;"	v	typeref:typename:PRIVILEGED_DATA volatile portBASE_TYPE	file:
xNextFreeByte	FreeRTOS/portable/MemMang/heap_1.c	/^static size_t xNextFreeByte = ( size_t ) 0;$/;"	v	typeref:typename:size_t	file:
xNextTaskUnblockTime	FreeRTOS/tasks.c	/^PRIVILEGED_DATA static portTickType xNextTaskUnblockTime						= ( portTickType ) portMAX_DELAY;$/;"	v	typeref:typename:PRIVILEGED_DATA portTickType	file:
xNumOfOverflows	FreeRTOS/tasks.c	/^PRIVILEGED_DATA static volatile portBASE_TYPE xNumOfOverflows 					= ( portBASE_TYPE ) 0;$/;"	v	typeref:typename:PRIVILEGED_DATA volatile portBASE_TYPE	file:
xOverflowCount	FreeRTOS/include/task.h	/^	portBASE_TYPE xOverflowCount;$/;"	m	struct:xTIME_OUT	typeref:typename:portBASE_TYPE
xPSR_Type	Libraries/CMSIS/Include/core_cm0.h	/^} xPSR_Type;$/;"	t	typeref:union:__anon84a96930050a
xPSR_Type	Libraries/CMSIS/Include/core_cm3.h	/^} xPSR_Type;$/;"	t	typeref:union:__anon84a975f3050a
xPSR_Type	Libraries/CMSIS/Include/core_cm4.h	/^} xPSR_Type;$/;"	t	typeref:union:__anon84a97a34050a
xPassedTicks	FreeRTOS/croutine.c	/^static portTickType xCoRoutineTickCount = 0, xLastTickCount = 0, xPassedTicks = 0;$/;"	v	typeref:typename:portTickType	file:
xPendingReadyCoRoutineList	FreeRTOS/croutine.c	/^static xList xPendingReadyCoRoutineList;											\/*< Holds co-routines that have been readied/;"	v	typeref:typename:xList	file:
xPendingReadyList	FreeRTOS/tasks.c	/^PRIVILEGED_DATA static xList xPendingReadyList;							\/*< Tasks that have been readied while th/;"	v	typeref:typename:PRIVILEGED_DATA xList	file:
xPortGetFreeHeapSize	FreeRTOS/include/mpu_wrappers.h	/^		#define xPortGetFreeHeapSize	/;"	d
xPortGetFreeHeapSize	FreeRTOS/portable/MemMang/heap_1.c	/^size_t xPortGetFreeHeapSize( void )$/;"	f	typeref:typename:size_t
xPortGetFreeHeapSize	FreeRTOS/portable/MemMang/heap_2.c	/^size_t xPortGetFreeHeapSize( void )$/;"	f	typeref:typename:size_t
xPortGetFreeHeapSize	FreeRTOS/portable/MemMang/heap_4.c	/^size_t xPortGetFreeHeapSize( void )$/;"	f	typeref:typename:size_t
xPortInstallInterruptHandler	FreeRTOS/portable/GCC/MicroBlazeV8/port.c	/^portBASE_TYPE xPortInstallInterruptHandler( unsigned char ucInterruptID, XInterruptHandler pxHan/;"	f	typeref:typename:portBASE_TYPE
xPortInstallInterruptHandler	FreeRTOS/portable/GCC/PPC405_Xilinx/port.c	/^portBASE_TYPE xPortInstallInterruptHandler( unsigned char ucInterruptID, XInterruptHandler pxHan/;"	f	typeref:typename:portBASE_TYPE
xPortInstallInterruptHandler	FreeRTOS/portable/GCC/PPC440_Xilinx/port.c	/^portBASE_TYPE xPortInstallInterruptHandler( unsigned char ucInterruptID, XInterruptHandler pxHan/;"	f	typeref:typename:portBASE_TYPE
xPortPendSVHandler	FreeRTOS/portable/GCC/ARM_CM0/port.c	/^void xPortPendSVHandler( void )$/;"	f	typeref:typename:void
xPortPendSVHandler	FreeRTOS/portable/GCC/ARM_CM3/port.c	/^void xPortPendSVHandler( void )$/;"	f	typeref:typename:void
xPortPendSVHandler	FreeRTOS/portable/GCC/ARM_CM3_MPU/port.c	/^void xPortPendSVHandler( void )$/;"	f	typeref:typename:void
xPortPendSVHandler	FreeRTOS/portable/GCC/ARM_CM4F/port.c	/^void xPortPendSVHandler( void )$/;"	f	typeref:typename:void
xPortPendSVHandler	FreeRTOS/portable/IAR/ARM_CM0/portasm.s	/^xPortPendSVHandler:$/;"	l
xPortPendSVHandler	FreeRTOS/portable/IAR/ARM_CM3/portasm.s	/^xPortPendSVHandler:$/;"	l
xPortPendSVHandler	FreeRTOS/portable/IAR/ARM_CM4F/portasm.s	/^xPortPendSVHandler:$/;"	l
xPortPendSVHandler	FreeRTOS/portable/RVDS/ARM_CM3/port.c	/^__asm void xPortPendSVHandler( void )$/;"	f	typeref:typename:__asm void
xPortPendSVHandler	FreeRTOS/portable/RVDS/ARM_CM4F/port.c	/^__asm void xPortPendSVHandler( void )$/;"	f	typeref:typename:__asm void
xPortRegisterDump	FreeRTOS/portable/GCC/MicroBlazeV8/portmacro.h	/^} xPortRegisterDump;$/;"	t	typeref:struct:PORT_REGISTER_DUMP
xPortStartScheduler	FreeRTOS/portable/BCC/16BitDOS/Flsh186/port.c	/^portBASE_TYPE xPortStartScheduler( void )$/;"	f	typeref:typename:portBASE_TYPE
xPortStartScheduler	FreeRTOS/portable/BCC/16BitDOS/PC/port.c	/^portBASE_TYPE xPortStartScheduler( void )$/;"	f	typeref:typename:portBASE_TYPE
xPortStartScheduler	FreeRTOS/portable/CCS/MSP430X/portext.asm	/^xPortStartScheduler: .asmfunc$/;"	l
xPortStartScheduler	FreeRTOS/portable/CodeWarrior/ColdFire_V1/port.c	/^portBASE_TYPE xPortStartScheduler( void )$/;"	f	typeref:typename:portBASE_TYPE
xPortStartScheduler	FreeRTOS/portable/CodeWarrior/ColdFire_V2/port.c	/^portBASE_TYPE xPortStartScheduler( void )$/;"	f	typeref:typename:portBASE_TYPE
xPortStartScheduler	FreeRTOS/portable/CodeWarrior/HCS12/port.c	/^portBASE_TYPE xPortStartScheduler( void )$/;"	f	typeref:typename:portBASE_TYPE
xPortStartScheduler	FreeRTOS/portable/GCC/ARM7_AT91FR40008/port.c	/^portBASE_TYPE xPortStartScheduler( void )$/;"	f	typeref:typename:portBASE_TYPE
xPortStartScheduler	FreeRTOS/portable/GCC/ARM7_AT91SAM7S/port.c	/^portBASE_TYPE xPortStartScheduler( void )$/;"	f	typeref:typename:portBASE_TYPE
xPortStartScheduler	FreeRTOS/portable/GCC/ARM7_LPC2000/port.c	/^portBASE_TYPE xPortStartScheduler( void )$/;"	f	typeref:typename:portBASE_TYPE
xPortStartScheduler	FreeRTOS/portable/GCC/ARM7_LPC23xx/port.c	/^portBASE_TYPE xPortStartScheduler( void )$/;"	f	typeref:typename:portBASE_TYPE
xPortStartScheduler	FreeRTOS/portable/GCC/ARM_CM0/port.c	/^portBASE_TYPE xPortStartScheduler( void )$/;"	f	typeref:typename:portBASE_TYPE
xPortStartScheduler	FreeRTOS/portable/GCC/ARM_CM3/port.c	/^portBASE_TYPE xPortStartScheduler( void )$/;"	f	typeref:typename:portBASE_TYPE
xPortStartScheduler	FreeRTOS/portable/GCC/ARM_CM3_MPU/port.c	/^portBASE_TYPE xPortStartScheduler( void )$/;"	f	typeref:typename:portBASE_TYPE
xPortStartScheduler	FreeRTOS/portable/GCC/ARM_CM4F/port.c	/^portBASE_TYPE xPortStartScheduler( void )$/;"	f	typeref:typename:portBASE_TYPE
xPortStartScheduler	FreeRTOS/portable/GCC/ATMega323/port.c	/^portBASE_TYPE xPortStartScheduler( void )$/;"	f	typeref:typename:portBASE_TYPE
xPortStartScheduler	FreeRTOS/portable/GCC/AVR32_UC3/port.c	/^portBASE_TYPE xPortStartScheduler( void )$/;"	f	typeref:typename:portBASE_TYPE
xPortStartScheduler	FreeRTOS/portable/GCC/CORTUS_APS3/port.c	/^portBASE_TYPE xPortStartScheduler( void )$/;"	f	typeref:typename:portBASE_TYPE
xPortStartScheduler	FreeRTOS/portable/GCC/ColdFire_V2/port.c	/^portBASE_TYPE xPortStartScheduler( void )$/;"	f	typeref:typename:portBASE_TYPE
xPortStartScheduler	FreeRTOS/portable/GCC/H8S2329/port.c	/^portBASE_TYPE xPortStartScheduler( void )$/;"	f	typeref:typename:portBASE_TYPE
xPortStartScheduler	FreeRTOS/portable/GCC/HCS12/port.c	/^portBASE_TYPE xPortStartScheduler( void )$/;"	f	typeref:typename:portBASE_TYPE
xPortStartScheduler	FreeRTOS/portable/GCC/MCF5235/port.c	/^xPortStartScheduler( void )$/;"	f	typeref:typename:portBASE_TYPE
xPortStartScheduler	FreeRTOS/portable/GCC/MSP430F449/port.c	/^portBASE_TYPE xPortStartScheduler( void )$/;"	f	typeref:typename:portBASE_TYPE
xPortStartScheduler	FreeRTOS/portable/GCC/MicroBlaze/port.c	/^portBASE_TYPE xPortStartScheduler( void )$/;"	f	typeref:typename:portBASE_TYPE
xPortStartScheduler	FreeRTOS/portable/GCC/MicroBlazeV8/port.c	/^portBASE_TYPE xPortStartScheduler( void )$/;"	f	typeref:typename:portBASE_TYPE
xPortStartScheduler	FreeRTOS/portable/GCC/NiosII/port.c	/^portBASE_TYPE xPortStartScheduler( void )$/;"	f	typeref:typename:portBASE_TYPE
xPortStartScheduler	FreeRTOS/portable/GCC/PPC405_Xilinx/port.c	/^portBASE_TYPE xPortStartScheduler( void )$/;"	f	typeref:typename:portBASE_TYPE
xPortStartScheduler	FreeRTOS/portable/GCC/PPC440_Xilinx/port.c	/^portBASE_TYPE xPortStartScheduler( void )$/;"	f	typeref:typename:portBASE_TYPE
xPortStartScheduler	FreeRTOS/portable/GCC/RX600/port.c	/^portBASE_TYPE xPortStartScheduler( void )$/;"	f	typeref:typename:portBASE_TYPE
xPortStartScheduler	FreeRTOS/portable/GCC/STR75x/port.c	/^portBASE_TYPE xPortStartScheduler( void )$/;"	f	typeref:typename:portBASE_TYPE
xPortStartScheduler	FreeRTOS/portable/GCC/TriCore_1782/port.c	/^long xPortStartScheduler( void )$/;"	f	typeref:typename:long
xPortStartScheduler	FreeRTOS/portable/IAR/78K0R/port.c	/^portBASE_TYPE xPortStartScheduler( void )$/;"	f	typeref:typename:portBASE_TYPE
xPortStartScheduler	FreeRTOS/portable/IAR/ARM_CM0/port.c	/^portBASE_TYPE xPortStartScheduler( void )$/;"	f	typeref:typename:portBASE_TYPE
xPortStartScheduler	FreeRTOS/portable/IAR/ARM_CM3/port.c	/^portBASE_TYPE xPortStartScheduler( void )$/;"	f	typeref:typename:portBASE_TYPE
xPortStartScheduler	FreeRTOS/portable/IAR/ARM_CM4F/port.c	/^portBASE_TYPE xPortStartScheduler( void )$/;"	f	typeref:typename:portBASE_TYPE
xPortStartScheduler	FreeRTOS/portable/IAR/ATMega323/port.c	/^portBASE_TYPE xPortStartScheduler( void )$/;"	f	typeref:typename:portBASE_TYPE
xPortStartScheduler	FreeRTOS/portable/IAR/AVR32_UC3/port.c	/^portBASE_TYPE xPortStartScheduler( void )$/;"	f	typeref:typename:portBASE_TYPE
xPortStartScheduler	FreeRTOS/portable/IAR/AtmelSAM7S64/port.c	/^portBASE_TYPE xPortStartScheduler( void )$/;"	f	typeref:typename:portBASE_TYPE
xPortStartScheduler	FreeRTOS/portable/IAR/AtmelSAM9XE/port.c	/^portBASE_TYPE xPortStartScheduler( void )$/;"	f	typeref:typename:portBASE_TYPE
xPortStartScheduler	FreeRTOS/portable/IAR/LPC2000/port.c	/^portBASE_TYPE xPortStartScheduler( void )$/;"	f	typeref:typename:portBASE_TYPE
xPortStartScheduler	FreeRTOS/portable/IAR/RL78/port.c	/^portBASE_TYPE xPortStartScheduler( void )$/;"	f	typeref:typename:portBASE_TYPE
xPortStartScheduler	FreeRTOS/portable/IAR/RX600/port.c	/^portBASE_TYPE xPortStartScheduler( void )$/;"	f	typeref:typename:portBASE_TYPE
xPortStartScheduler	FreeRTOS/portable/IAR/STR71x/port.c	/^portBASE_TYPE xPortStartScheduler( void )$/;"	f	typeref:typename:portBASE_TYPE
xPortStartScheduler	FreeRTOS/portable/IAR/STR75x/port.c	/^portBASE_TYPE xPortStartScheduler( void )$/;"	f	typeref:typename:portBASE_TYPE
xPortStartScheduler	FreeRTOS/portable/IAR/STR91x/port.c	/^portBASE_TYPE xPortStartScheduler( void )$/;"	f	typeref:typename:portBASE_TYPE
xPortStartScheduler	FreeRTOS/portable/IAR/V850ES/port.c	/^portBASE_TYPE xPortStartScheduler( void )$/;"	f	typeref:typename:portBASE_TYPE
xPortStartScheduler	FreeRTOS/portable/MPLAB/PIC18F/port.c	/^portBASE_TYPE xPortStartScheduler( void )$/;"	f	typeref:typename:portBASE_TYPE
xPortStartScheduler	FreeRTOS/portable/MPLAB/PIC24_dsPIC/port.c	/^portBASE_TYPE xPortStartScheduler( void )$/;"	f	typeref:typename:portBASE_TYPE
xPortStartScheduler	FreeRTOS/portable/MPLAB/PIC32MX/port.c	/^portBASE_TYPE xPortStartScheduler( void )$/;"	f	typeref:typename:portBASE_TYPE
xPortStartScheduler	FreeRTOS/portable/MSVC-MingW/port.c	/^portBASE_TYPE xPortStartScheduler( void )$/;"	f	typeref:typename:portBASE_TYPE
xPortStartScheduler	FreeRTOS/portable/Paradigm/Tern_EE/large_untested/port.c	/^portBASE_TYPE xPortStartScheduler( void )$/;"	f	typeref:typename:portBASE_TYPE
xPortStartScheduler	FreeRTOS/portable/Paradigm/Tern_EE/small/port.c	/^portBASE_TYPE xPortStartScheduler( void )$/;"	f	typeref:typename:portBASE_TYPE
xPortStartScheduler	FreeRTOS/portable/RVDS/ARM7_LPC21xx/port.c	/^portBASE_TYPE xPortStartScheduler( void )$/;"	f	typeref:typename:portBASE_TYPE
xPortStartScheduler	FreeRTOS/portable/RVDS/ARM_CM3/port.c	/^portBASE_TYPE xPortStartScheduler( void )$/;"	f	typeref:typename:portBASE_TYPE
xPortStartScheduler	FreeRTOS/portable/RVDS/ARM_CM4F/port.c	/^portBASE_TYPE xPortStartScheduler( void )$/;"	f	typeref:typename:portBASE_TYPE
xPortStartScheduler	FreeRTOS/portable/Renesas/RX200/port.c	/^portBASE_TYPE xPortStartScheduler( void )$/;"	f	typeref:typename:portBASE_TYPE
xPortStartScheduler	FreeRTOS/portable/Renesas/RX600/port.c	/^portBASE_TYPE xPortStartScheduler( void )$/;"	f	typeref:typename:portBASE_TYPE
xPortStartScheduler	FreeRTOS/portable/Renesas/SH2A_FPU/port.c	/^portBASE_TYPE xPortStartScheduler( void )$/;"	f	typeref:typename:portBASE_TYPE
xPortStartScheduler	FreeRTOS/portable/SDCC/Cygnal/port.c	/^portBASE_TYPE xPortStartScheduler( void )$/;"	f	typeref:typename:portBASE_TYPE
xPortStartScheduler	FreeRTOS/portable/Softune/MB91460/port.c	/^portBASE_TYPE xPortStartScheduler( void )$/;"	f	typeref:typename:portBASE_TYPE
xPortStartScheduler	FreeRTOS/portable/Softune/MB96340/port.c	/^portBASE_TYPE xPortStartScheduler( void )$/;"	f	typeref:typename:portBASE_TYPE
xPortStartScheduler	FreeRTOS/portable/Tasking/ARM_CM4F/port.c	/^portBASE_TYPE xPortStartScheduler( void )$/;"	f	typeref:typename:portBASE_TYPE
xPortStartScheduler	FreeRTOS/portable/WizC/PIC18/port.c	/^portBASE_TYPE xPortStartScheduler( void )$/;"	f	typeref:typename:portBASE_TYPE
xPortStartScheduler	FreeRTOS/portable/oWatcom/16BitDOS/Flsh186/port.c	/^portBASE_TYPE xPortStartScheduler( void )$/;"	f	typeref:typename:portBASE_TYPE
xPortStartScheduler	FreeRTOS/portable/oWatcom/16BitDOS/PC/port.c	/^portBASE_TYPE xPortStartScheduler( void )$/;"	f	typeref:typename:portBASE_TYPE
xPortSysTickHandler	FreeRTOS/portable/GCC/ARM_CM0/port.c	/^void xPortSysTickHandler( void )$/;"	f	typeref:typename:void
xPortSysTickHandler	FreeRTOS/portable/GCC/ARM_CM3/port.c	/^void xPortSysTickHandler( void )$/;"	f	typeref:typename:void
xPortSysTickHandler	FreeRTOS/portable/GCC/ARM_CM3_MPU/port.c	/^void xPortSysTickHandler( void )$/;"	f	typeref:typename:void
xPortSysTickHandler	FreeRTOS/portable/GCC/ARM_CM4F/port.c	/^void xPortSysTickHandler( void )$/;"	f	typeref:typename:void
xPortSysTickHandler	FreeRTOS/portable/IAR/ARM_CM0/port.c	/^void xPortSysTickHandler( void )$/;"	f	typeref:typename:void
xPortSysTickHandler	FreeRTOS/portable/IAR/ARM_CM3/port.c	/^void xPortSysTickHandler( void )$/;"	f	typeref:typename:void
xPortSysTickHandler	FreeRTOS/portable/IAR/ARM_CM4F/port.c	/^void xPortSysTickHandler( void )$/;"	f	typeref:typename:void
xPortSysTickHandler	FreeRTOS/portable/RVDS/ARM_CM3/port.c	/^void xPortSysTickHandler( void )$/;"	f	typeref:typename:void
xPortSysTickHandler	FreeRTOS/portable/RVDS/ARM_CM4F/port.c	/^void xPortSysTickHandler( void )$/;"	f	typeref:typename:void
xPortUsesFloatingPoint	FreeRTOS/portable/Renesas/SH2A_FPU/port.c	/^portBASE_TYPE xPortUsesFloatingPoint( xTaskHandle xTask )$/;"	f	typeref:typename:portBASE_TYPE
xQUEUE	FreeRTOS/queue.c	/^} xQUEUE;$/;"	t	typeref:struct:QueueDefinition	file:
xQueueAltGenericReceive	FreeRTOS/include/mpu_wrappers.h	/^		#define xQueueAltGenericReceive	/;"	d
xQueueAltGenericReceive	FreeRTOS/queue.c	/^	signed portBASE_TYPE xQueueAltGenericReceive( xQueueHandle pxQueue, void * const pvBuffer, port/;"	f	typeref:typename:signed portBASE_TYPE
xQueueAltGenericSend	FreeRTOS/include/mpu_wrappers.h	/^		#define xQueueAltGenericSend	/;"	d
xQueueAltGenericSend	FreeRTOS/queue.c	/^	signed portBASE_TYPE xQueueAltGenericSend( xQueueHandle pxQueue, const void * const pvItemToQue/;"	f	typeref:typename:signed portBASE_TYPE
xQueueAltPeek	FreeRTOS/include/queue.h	/^#define xQueueAltPeek(/;"	d
xQueueAltReceive	FreeRTOS/include/queue.h	/^#define xQueueAltReceive(/;"	d
xQueueAltSendToBack	FreeRTOS/include/queue.h	/^#define xQueueAltSendToBack(/;"	d
xQueueAltSendToFront	FreeRTOS/include/queue.h	/^#define xQueueAltSendToFront(/;"	d
xQueueCRReceive	FreeRTOS/queue.c	/^signed portBASE_TYPE xQueueCRReceive( xQueueHandle pxQueue, void *pvBuffer, portTickType xTicksT/;"	f	typeref:typename:signed portBASE_TYPE
xQueueCRReceiveFromISR	FreeRTOS/queue.c	/^signed portBASE_TYPE xQueueCRReceiveFromISR( xQueueHandle pxQueue, void *pvBuffer, signed portBA/;"	f	typeref:typename:signed portBASE_TYPE
xQueueCRSend	FreeRTOS/queue.c	/^signed portBASE_TYPE xQueueCRSend( xQueueHandle pxQueue, const void *pvItemToQueue, portTickType/;"	f	typeref:typename:signed portBASE_TYPE
xQueueCRSendFromISR	FreeRTOS/queue.c	/^signed portBASE_TYPE xQueueCRSendFromISR( xQueueHandle pxQueue, const void *pvItemToQueue, signe/;"	f	typeref:typename:signed portBASE_TYPE
xQueueCreate	FreeRTOS/include/queue.h	/^#define xQueueCreate(/;"	d
xQueueCreateCountingSemaphore	FreeRTOS/include/mpu_wrappers.h	/^		#define xQueueCreateCountingSemaphore	/;"	d
xQueueCreateCountingSemaphore	FreeRTOS/queue.c	/^	xQueueHandle xQueueCreateCountingSemaphore( unsigned portBASE_TYPE uxCountValue, unsigned portB/;"	f	typeref:typename:xQueueHandle
xQueueCreateMutex	FreeRTOS/include/mpu_wrappers.h	/^		#define xQueueCreateMutex	/;"	d
xQueueCreateMutex	FreeRTOS/queue.c	/^	xQueueHandle xQueueCreateMutex( unsigned char ucQueueType )$/;"	f	typeref:typename:xQueueHandle
xQueueGenericCreate	FreeRTOS/include/mpu_wrappers.h	/^		#define xQueueGenericCreate	/;"	d
xQueueGenericCreate	FreeRTOS/queue.c	/^xQueueHandle xQueueGenericCreate( unsigned portBASE_TYPE uxQueueLength, unsigned portBASE_TYPE u/;"	f	typeref:typename:xQueueHandle
xQueueGenericReceive	FreeRTOS/include/mpu_wrappers.h	/^		#define xQueueGenericReceive	/;"	d
xQueueGenericReceive	FreeRTOS/queue.c	/^signed portBASE_TYPE xQueueGenericReceive( xQueueHandle pxQueue, void * const pvBuffer, portTick/;"	f	typeref:typename:signed portBASE_TYPE
xQueueGenericReset	FreeRTOS/queue.c	/^portBASE_TYPE xQueueGenericReset( xQueueHandle pxQueue, portBASE_TYPE xNewQueue )$/;"	f	typeref:typename:portBASE_TYPE
xQueueGenericSend	FreeRTOS/include/mpu_wrappers.h	/^		#define xQueueGenericSend	/;"	d
xQueueGenericSend	FreeRTOS/queue.c	/^signed portBASE_TYPE xQueueGenericSend( xQueueHandle pxQueue, const void * const pvItemToQueue, /;"	f	typeref:typename:signed portBASE_TYPE
xQueueGenericSendFromISR	FreeRTOS/queue.c	/^signed portBASE_TYPE xQueueGenericSendFromISR( xQueueHandle pxQueue, const void * const pvItemTo/;"	f	typeref:typename:signed portBASE_TYPE
xQueueGetMutexHolder	FreeRTOS/queue.c	/^	void* xQueueGetMutexHolder( xQueueHandle xSemaphore )$/;"	f	typeref:typename:void *
xQueueGiveMutexRecursive	FreeRTOS/include/mpu_wrappers.h	/^		#define xQueueGiveMutexRecursive	/;"	d
xQueueGiveMutexRecursive	FreeRTOS/queue.c	/^	portBASE_TYPE xQueueGiveMutexRecursive( xQueueHandle pxMutex )$/;"	f	typeref:typename:portBASE_TYPE
xQueueHandle	FreeRTOS/include/queue.h	/^typedef void * xQueueHandle;$/;"	t	typeref:typename:void *
xQueueHandle	FreeRTOS/queue.c	/^typedef xQUEUE * xQueueHandle;$/;"	t	typeref:typename:xQUEUE *	file:
xQueueIsQueueEmptyFromISR	FreeRTOS/queue.c	/^signed portBASE_TYPE xQueueIsQueueEmptyFromISR( const xQueueHandle pxQueue )$/;"	f	typeref:typename:signed portBASE_TYPE
xQueueIsQueueFullFromISR	FreeRTOS/queue.c	/^signed portBASE_TYPE xQueueIsQueueFullFromISR( const xQueueHandle pxQueue )$/;"	f	typeref:typename:signed portBASE_TYPE
xQueuePeek	FreeRTOS/include/queue.h	/^#define xQueuePeek(/;"	d
xQueueReceive	FreeRTOS/include/queue.h	/^#define xQueueReceive(/;"	d
xQueueReceiveFromISR	FreeRTOS/queue.c	/^signed portBASE_TYPE xQueueReceiveFromISR( xQueueHandle pxQueue, void * const pvBuffer, signed p/;"	f	typeref:typename:signed portBASE_TYPE
xQueueRegistry	FreeRTOS/queue.c	/^	xQueueRegistryItem xQueueRegistry[ configQUEUE_REGISTRY_SIZE ];$/;"	v	typeref:typename:xQueueRegistryItem[]
xQueueRegistryItem	FreeRTOS/queue.c	/^	} xQueueRegistryItem;$/;"	t	typeref:struct:QUEUE_REGISTRY_ITEM	file:
xQueueReset	FreeRTOS/include/queue.h	/^#define xQueueReset(/;"	d
xQueueSend	FreeRTOS/include/queue.h	/^#define xQueueSend(/;"	d
xQueueSendFromISR	FreeRTOS/include/queue.h	/^#define xQueueSendFromISR(/;"	d
xQueueSendToBack	FreeRTOS/include/queue.h	/^#define xQueueSendToBack(/;"	d
xQueueSendToBackFromISR	FreeRTOS/include/queue.h	/^#define xQueueSendToBackFromISR(/;"	d
xQueueSendToFront	FreeRTOS/include/queue.h	/^#define xQueueSendToFront(/;"	d
xQueueSendToFrontFromISR	FreeRTOS/include/queue.h	/^#define xQueueSendToFrontFromISR(/;"	d
xQueueTakeMutexRecursive	FreeRTOS/include/mpu_wrappers.h	/^		#define xQueueTakeMutexRecursive	/;"	d
xQueueTakeMutexRecursive	FreeRTOS/queue.c	/^	portBASE_TYPE xQueueTakeMutexRecursive( xQueueHandle pxMutex, portTickType xBlockTime )$/;"	f	typeref:typename:portBASE_TYPE
xRTOS_HEAP	FreeRTOS/portable/MemMang/heap_1.c	/^static union xRTOS_HEAP$/;"	u	file:
xRTOS_HEAP	FreeRTOS/portable/MemMang/heap_2.c	/^static union xRTOS_HEAP$/;"	u	file:
xRTOS_HEAP	FreeRTOS/portable/MemMang/heap_4.c	/^static union xRTOS_HEAP$/;"	u	file:
xRegion	FreeRTOS/portable/GCC/ARM_CM3_MPU/portmacro.h	/^	xMPU_REGION_REGISTERS xRegion[ portTOTAL_NUM_REGIONS ];$/;"	m	struct:MPU_SETTINGS	typeref:typename:xMPU_REGION_REGISTERS[]
xRegions	FreeRTOS/include/task.h	/^	xMemoryRegion xRegions[ portNUM_CONFIGURABLE_REGIONS ];$/;"	m	struct:xTASK_PARAMTERS	typeref:typename:xMemoryRegion[]
xRegisterDump	FreeRTOS/portable/GCC/MicroBlazeV8/port_exceptions.c	/^static xPortRegisterDump xRegisterDump;$/;"	v	typeref:typename:xPortRegisterDump	file:
xRxLock	FreeRTOS/queue.c	/^	volatile signed portBASE_TYPE xRxLock;	\/*< Stores the number of items received from the queue /;"	m	struct:QueueDefinition	typeref:typename:volatile signed portBASE_TYPE	file:
xSchedulerRunning	FreeRTOS/portable/BCC/16BitDOS/Flsh186/port.c	/^static portBASE_TYPE xSchedulerRunning = pdFALSE;$/;"	v	typeref:typename:portBASE_TYPE	file:
xSchedulerRunning	FreeRTOS/portable/BCC/16BitDOS/PC/port.c	/^static portBASE_TYPE xSchedulerRunning = pdFALSE;				$/;"	v	typeref:typename:portBASE_TYPE	file:
xSchedulerRunning	FreeRTOS/tasks.c	/^PRIVILEGED_DATA static volatile signed portBASE_TYPE xSchedulerRunning 			= pdFALSE;$/;"	v	typeref:typename:PRIVILEGED_DATA volatile signed portBASE_TYPE	file:
xSemaphoreAltGive	FreeRTOS/include/semphr.h	/^#define xSemaphoreAltGive(/;"	d
xSemaphoreAltTake	FreeRTOS/include/semphr.h	/^#define xSemaphoreAltTake(/;"	d
xSemaphoreCreateCounting	FreeRTOS/include/semphr.h	/^#define xSemaphoreCreateCounting(/;"	d
xSemaphoreCreateMutex	FreeRTOS/include/semphr.h	/^#define xSemaphoreCreateMutex(/;"	d
xSemaphoreCreateRecursiveMutex	FreeRTOS/include/semphr.h	/^#define xSemaphoreCreateRecursiveMutex(/;"	d
xSemaphoreGetMutexHolder	FreeRTOS/include/semphr.h	/^#define xSemaphoreGetMutexHolder(/;"	d
xSemaphoreGive	FreeRTOS/include/semphr.h	/^#define xSemaphoreGive(/;"	d
xSemaphoreGiveFromISR	FreeRTOS/include/semphr.h	/^#define xSemaphoreGiveFromISR(/;"	d
xSemaphoreGiveRecursive	FreeRTOS/include/semphr.h	/^#define xSemaphoreGiveRecursive(/;"	d
xSemaphoreHandle	FreeRTOS/include/semphr.h	/^typedef xQueueHandle xSemaphoreHandle;$/;"	t	typeref:typename:xQueueHandle
xSemaphoreTake	FreeRTOS/include/semphr.h	/^#define xSemaphoreTake(/;"	d
xSemaphoreTakeFromISR	FreeRTOS/include/semphr.h	/^#define xSemaphoreTakeFromISR(/;"	d
xSemaphoreTakeRecursive	FreeRTOS/include/semphr.h	/^#define xSemaphoreTakeRecursive(/;"	d
xSpacing	Libraries/CMSIS/Include/arm_math.h	/^    float32_t xSpacing;$/;"	m	struct:__anon8f6bd1b10f08	typeref:typename:float32_t
xStart	FreeRTOS/portable/MemMang/heap_2.c	/^static xBlockLink xStart, xEnd;$/;"	v	typeref:typename:xBlockLink	file:
xStart	FreeRTOS/portable/MemMang/heap_4.c	/^static xBlockLink xStart, *pxEnd = NULL;$/;"	v	typeref:typename:xBlockLink	file:
xStartSchedulerNear	FreeRTOS/portable/GCC/HCS12/port.c	/^portBASE_TYPE xStartSchedulerNear( void )$/;"	f	typeref:typename:portBASE_TYPE
xSuspendedTaskList	FreeRTOS/tasks.c	/^	PRIVILEGED_DATA static xList xSuspendedTaskList;					\/*< Tasks that are currently suspended. */;"	v	typeref:typename:PRIVILEGED_DATA xList	file:
xTASK_PARAMTERS	FreeRTOS/include/task.h	/^typedef struct xTASK_PARAMTERS$/;"	s
xTIMER	FreeRTOS/timers.c	/^} xTIMER;$/;"	t	typeref:struct:tmrTimerControl	file:
xTIMER_MESSAGE	FreeRTOS/timers.c	/^} xTIMER_MESSAGE;$/;"	t	typeref:struct:tmrTimerQueueMessage	file:
xTIME_OUT	FreeRTOS/include/task.h	/^typedef struct xTIME_OUT$/;"	s
xTaskCallApplicationTaskHook	FreeRTOS/include/mpu_wrappers.h	/^		#define xTaskCallApplicationTaskHook	/;"	d
xTaskCallApplicationTaskHook	FreeRTOS/tasks.c	/^	portBASE_TYPE xTaskCallApplicationTaskHook( xTaskHandle xTask, void *pvParameter )$/;"	f	typeref:typename:portBASE_TYPE
xTaskCheckForTimeOut	FreeRTOS/tasks.c	/^portBASE_TYPE xTaskCheckForTimeOut( xTimeOutType * const pxTimeOut, portTickType * const pxTicks/;"	f	typeref:typename:portBASE_TYPE
xTaskCreate	FreeRTOS/include/task.h	/^#define xTaskCreate(/;"	d
xTaskCreateRestricted	FreeRTOS/include/task.h	/^#define xTaskCreateRestricted(/;"	d
xTaskGenericCreate	FreeRTOS/include/mpu_wrappers.h	/^		#define xTaskGenericCreate	/;"	d
xTaskGenericCreate	FreeRTOS/tasks.c	/^signed portBASE_TYPE xTaskGenericCreate( pdTASK_CODE pxTaskCode, const signed char * const pcNam/;"	f	typeref:typename:signed portBASE_TYPE
xTaskGetApplicationTaskTag	FreeRTOS/include/mpu_wrappers.h	/^		#define xTaskGetApplicationTaskTag	/;"	d
xTaskGetApplicationTaskTag	FreeRTOS/tasks.c	/^	pdTASK_HOOK_CODE xTaskGetApplicationTaskTag( xTaskHandle xTask )$/;"	f	typeref:typename:pdTASK_HOOK_CODE
xTaskGetCurrentTaskHandle	FreeRTOS/include/mpu_wrappers.h	/^		#define xTaskGetCurrentTaskHandle	/;"	d
xTaskGetCurrentTaskHandle	FreeRTOS/tasks.c	/^	xTaskHandle xTaskGetCurrentTaskHandle( void )$/;"	f	typeref:typename:xTaskHandle
xTaskGetIdleTaskHandle	FreeRTOS/tasks.c	/^	xTaskHandle xTaskGetIdleTaskHandle( void )$/;"	f	typeref:typename:xTaskHandle
xTaskGetSchedulerState	FreeRTOS/include/mpu_wrappers.h	/^		#define xTaskGetSchedulerState	/;"	d
xTaskGetSchedulerState	FreeRTOS/tasks.c	/^	portBASE_TYPE xTaskGetSchedulerState( void )$/;"	f	typeref:typename:portBASE_TYPE
xTaskGetTickCount	FreeRTOS/include/mpu_wrappers.h	/^		#define xTaskGetTickCount	/;"	d
xTaskGetTickCount	FreeRTOS/tasks.c	/^portTickType xTaskGetTickCount( void )$/;"	f	typeref:typename:portTickType
xTaskGetTickCountFromISR	FreeRTOS/tasks.c	/^portTickType xTaskGetTickCountFromISR( void )$/;"	f	typeref:typename:portTickType
xTaskHandle	FreeRTOS/include/task.h	/^typedef void * xTaskHandle;$/;"	t	typeref:typename:void *
xTaskIsTaskSuspended	FreeRTOS/include/mpu_wrappers.h	/^		#define xTaskIsTaskSuspended	/;"	d
xTaskIsTaskSuspended	FreeRTOS/tasks.c	/^	signed portBASE_TYPE xTaskIsTaskSuspended( xTaskHandle xTask )$/;"	f	typeref:typename:signed portBASE_TYPE
xTaskParameters	FreeRTOS/include/task.h	/^} xTaskParameters;$/;"	t	typeref:struct:xTASK_PARAMTERS
xTaskRemoveFromEventList	FreeRTOS/tasks.c	/^signed portBASE_TYPE xTaskRemoveFromEventList( const xList * const pxEventList )$/;"	f	typeref:typename:signed portBASE_TYPE
xTaskResumeAll	FreeRTOS/include/mpu_wrappers.h	/^		#define xTaskResumeAll	/;"	d
xTaskResumeAll	FreeRTOS/tasks.c	/^signed portBASE_TYPE xTaskResumeAll( void )$/;"	f	typeref:typename:signed portBASE_TYPE
xTaskResumeFromISR	FreeRTOS/tasks.c	/^	portBASE_TYPE xTaskResumeFromISR( xTaskHandle pxTaskToResume )$/;"	f	typeref:typename:portBASE_TYPE
xTasksWaitingTermination	FreeRTOS/tasks.c	/^	PRIVILEGED_DATA static xList xTasksWaitingTermination;				\/*< Tasks that have been deleted - b/;"	v	typeref:typename:PRIVILEGED_DATA xList	file:
xTasksWaitingToReceive	FreeRTOS/queue.c	/^	xList xTasksWaitingToReceive;			\/*< List of tasks that are blocked waiting to read from this q/;"	m	struct:QueueDefinition	typeref:typename:xList	file:
xTasksWaitingToSend	FreeRTOS/queue.c	/^	xList xTasksWaitingToSend;				\/*< List of tasks that are blocked waiting to post onto this que/;"	m	struct:QueueDefinition	typeref:typename:xList	file:
xThreadState	FreeRTOS/portable/MSVC-MingW/port.c	/^} xThreadState;$/;"	t	typeref:struct:__anonc0abbf730108	file:
xTickCount	FreeRTOS/tasks.c	/^PRIVILEGED_DATA static volatile portTickType xTickCount 						= ( portTickType ) 0U;$/;"	v	typeref:typename:PRIVILEGED_DATA volatile portTickType	file:
xTimeOnEntering	FreeRTOS/include/task.h	/^	portTickType  xTimeOnEntering;$/;"	m	struct:xTIME_OUT	typeref:typename:portTickType
xTimeOutType	FreeRTOS/include/task.h	/^} xTimeOutType;$/;"	t	typeref:struct:xTIME_OUT
xTimerChangePeriod	FreeRTOS/include/timers.h	/^ #define xTimerChangePeriod(/;"	d
xTimerChangePeriodFromISR	FreeRTOS/include/timers.h	/^#define xTimerChangePeriodFromISR(/;"	d
xTimerCreate	FreeRTOS/timers.c	/^xTimerHandle xTimerCreate( const signed char *pcTimerName, portTickType xTimerPeriodInTicks, uns/;"	f	typeref:typename:xTimerHandle
xTimerCreateTimerTask	FreeRTOS/timers.c	/^portBASE_TYPE xTimerCreateTimerTask( void )$/;"	f	typeref:typename:portBASE_TYPE
xTimerDelete	FreeRTOS/include/timers.h	/^#define xTimerDelete(/;"	d
xTimerGenericCommand	FreeRTOS/timers.c	/^portBASE_TYPE xTimerGenericCommand( xTimerHandle xTimer, portBASE_TYPE xCommandID, portTickType /;"	f	typeref:typename:portBASE_TYPE
xTimerGetTimerDaemonTaskHandle	FreeRTOS/timers.c	/^	xTaskHandle xTimerGetTimerDaemonTaskHandle( void )$/;"	f	typeref:typename:xTaskHandle
xTimerHandle	FreeRTOS/include/timers.h	/^typedef void * xTimerHandle;$/;"	t	typeref:typename:void *
xTimerIsTimerActive	FreeRTOS/timers.c	/^portBASE_TYPE xTimerIsTimerActive( xTimerHandle xTimer )$/;"	f	typeref:typename:portBASE_TYPE
xTimerListItem	FreeRTOS/timers.c	/^	xListItem				xTimerListItem;		\/*<< Standard linked list item as used by all kernel features fo/;"	m	struct:tmrTimerControl	typeref:typename:xListItem	file:
xTimerPeriodInTicks	FreeRTOS/timers.c	/^	portTickType			xTimerPeriodInTicks;\/*<< How quickly and often the timer expires. *\/$/;"	m	struct:tmrTimerControl	typeref:typename:portTickType	file:
xTimerQueue	FreeRTOS/timers.c	/^PRIVILEGED_DATA static xQueueHandle xTimerQueue = NULL;$/;"	v	typeref:typename:PRIVILEGED_DATA xQueueHandle	file:
xTimerReset	FreeRTOS/include/timers.h	/^#define xTimerReset(/;"	d
xTimerResetFromISR	FreeRTOS/include/timers.h	/^#define xTimerResetFromISR(/;"	d
xTimerStart	FreeRTOS/include/timers.h	/^#define xTimerStart(/;"	d
xTimerStartFromISR	FreeRTOS/include/timers.h	/^#define xTimerStartFromISR(/;"	d
xTimerStop	FreeRTOS/include/timers.h	/^#define xTimerStop(/;"	d
xTimerStopFromISR	FreeRTOS/include/timers.h	/^#define xTimerStopFromISR(/;"	d
xTimerTaskHandle	FreeRTOS/timers.c	/^	PRIVILEGED_DATA static xTaskHandle xTimerTaskHandle = NULL;$/;"	v	typeref:typename:PRIVILEGED_DATA xTaskHandle	file:
xTotalHeapSize	FreeRTOS/portable/MemMang/heap_4.c	/^static const size_t xTotalHeapSize = ( ( size_t ) configTOTAL_HEAP_SIZE ) & ( ( size_t ) ~portBY/;"	v	typeref:typename:const size_t	file:
xTxLock	FreeRTOS/queue.c	/^	volatile signed portBASE_TYPE xTxLock;	\/*< Stores the number of items transmitted to the queue/;"	m	struct:QueueDefinition	typeref:typename:volatile signed portBASE_TYPE	file:
y	Classes/clsCommon.cpp	/^      int y;$/;"	m	struct:clsCommon::acceleration	typeref:typename:int	file:
y	main.cpp	/^uint16_t y[4];$/;"	v	typeref:typename:uint16_t[4]
yIntegral	Classes/clsMovementDetector.cpp	/^   int yIntegral;$/;"	m	class:clsMovementDetector	typeref:typename:int	file:
yellowCounter	Classes/clsDiagnost.cpp	/^   int yellowCounter;$/;"	m	class:clsDiagnost	typeref:typename:int	file:
yy	main.cpp	/^double yy[4];$/;"	v	typeref:typename:double[4]
z	Classes/clsCommon.cpp	/^      int z;$/;"	m	struct:clsCommon::acceleration	typeref:typename:int	file:
zIntegral	Classes/clsMovementDetector.cpp	/^   int zIntegral;$/;"	m	class:clsMovementDetector	typeref:typename:int	file:
CEC^[tF[X	Libraries/fatfs/doc/00index_j.html	/^<h3>CEC^[tF[X<\/h3>$/;"	j
	Libraries/fatfs/doc/00index_j.html	/^<h3><\/h3>$/;"	j
CEC^[tF[X	Libraries/fatfs/doc/00index_j.html	/^<h3>CEC^[tF[X<\/h3>$/;"	j
	Libraries/fatfs/doc/ja/appnote.html	/^<h3><\/h3>$/;"	j
	Libraries/fatfs/doc/ja/filename.html	/^<h1><\/h1>$/;"	h
	Libraries/fatfs/doc/ja/filename.html	/^<h3><\/h3>$/;"	j
	Libraries/fatfs/doc/ja/rc.html	/^<h1><\/h1>$/;"	h
	Libraries/fatfs/doc/ja/appnote.html	/^<h3><\/h3>$/;"	j
	Libraries/fatfs/doc/ja/appnote.html	/^<h3><\/h3>$/;"	j
	Libraries/fatfs/doc/ja/appnote.html	/^<h3><\/h3>$/;"	j
	Libraries/fatfs/doc/ja/appnote.html	/^<h3><\/h3>$/;"	j
	Libraries/fatfs/doc/ja/appnote.html	/^<h3><\/h3>$/;"	j
	Libraries/fatfs/doc/ja/appnote.html	/^<h3><\/h3>$/;"	j
	Libraries/fatfs/doc/ja/appnote.html	/^<h3><\/h3>$/;"	j
	Libraries/fatfs/doc/ja/appnote.html	/^<h3><\/h3>$/;"	j
()()	Libraries/fatfs/doc/ja/filename.html	/^<h3>()()<\/h3>$/;"	j
	Libraries/fatfs/doc/ja/appnote.html	/^<h3><\/h3>$/;"	j
	Libraries/fatfs/doc/ja/appnote.html	/^<h3><\/h3>$/;"	j
