Timing Violation Report Max Delay Analysis

SmartTime Version 
Microsemi Corporation - Microsemi Libero Software Release  (Version 12.700.0.21)
Date: Fri Sep 20 17:27:34 2019


Design: top
Family: PolarFire
Die: MPF300TS
Package: FCG1152
Temperature Range: -40 - 100 C
Voltage Range: 1.0185 - 1.0815 V
Speed Grade: -1
Design State: Post-Layout
Data source: Production
Operating Conditions: slow_lv_ht
Scenario for Timing Analysis: timing_analysis


Path 1
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/qm_active_index[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/rowaddr_act[1]:EN
  Delay (ns):              3.256
  Slack (ns):              2.599
  Arrival (ns):            9.714
  Required (ns):          12.313

Path 2
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/qm_active_index[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/rowaddr_act[2]:EN
  Delay (ns):              3.256
  Slack (ns):              2.599
  Arrival (ns):            9.714
  Required (ns):          12.313

Path 3
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/qm_active_index[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/rowaddr_act[9]:EN
  Delay (ns):              3.256
  Slack (ns):              2.599
  Arrival (ns):            9.714
  Required (ns):          12.313

Path 4
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/qm_active_index[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/rowaddr_act[1]:EN
  Delay (ns):              3.251
  Slack (ns):              2.604
  Arrival (ns):            9.709
  Required (ns):          12.313

Path 5
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/qm_active_index[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/rowaddr_act[2]:EN
  Delay (ns):              3.251
  Slack (ns):              2.604
  Arrival (ns):            9.709
  Required (ns):          12.313

Path 6
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/qm_active_index[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/rowaddr_act[9]:EN
  Delay (ns):              3.251
  Slack (ns):              2.604
  Arrival (ns):            9.709
  Required (ns):          12.313

Path 7
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/qm_active_index[3]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/rowaddr_act[1]:EN
  Delay (ns):              3.218
  Slack (ns):              2.637
  Arrival (ns):            9.676
  Required (ns):          12.313

Path 8
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/qm_active_index[3]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/rowaddr_act[2]:EN
  Delay (ns):              3.218
  Slack (ns):              2.637
  Arrival (ns):            9.676
  Required (ns):          12.313

Path 9
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/qm_active_index[3]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/rowaddr_act[9]:EN
  Delay (ns):              3.218
  Slack (ns):              2.637
  Arrival (ns):            9.676
  Required (ns):          12.313

Path 10
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/init_sm[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/rowaddr_act[1]:EN
  Delay (ns):              3.108
  Slack (ns):              2.669
  Arrival (ns):            9.594
  Required (ns):          12.263

Path 11
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/init_sm[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/rowaddr_act[2]:EN
  Delay (ns):              3.108
  Slack (ns):              2.669
  Arrival (ns):            9.594
  Required (ns):          12.263

Path 12
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/init_sm[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/rowaddr_act[9]:EN
  Delay (ns):              3.108
  Slack (ns):              2.669
  Arrival (ns):            9.594
  Required (ns):          12.263

Path 13
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/init_sm[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/rowaddr_act[1]:EN
  Delay (ns):              3.104
  Slack (ns):              2.673
  Arrival (ns):            9.590
  Required (ns):          12.263

Path 14
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/init_sm[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/rowaddr_act[2]:EN
  Delay (ns):              3.104
  Slack (ns):              2.673
  Arrival (ns):            9.590
  Required (ns):          12.263

Path 15
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/init_sm[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/rowaddr_act[9]:EN
  Delay (ns):              3.104
  Slack (ns):              2.673
  Arrival (ns):            9.590
  Required (ns):          12.263

Path 16
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_184/back_burst_cnt[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_184/back_burst:EN
  Delay (ns):              3.160
  Slack (ns):              2.677
  Arrival (ns):            9.612
  Required (ns):          12.289

Path 17
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/qm_active_index[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/rowaddr_act[1]:EN
  Delay (ns):              3.172
  Slack (ns):              2.683
  Arrival (ns):            9.630
  Required (ns):          12.313

Path 18
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/qm_active_index[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/rowaddr_act[2]:EN
  Delay (ns):              3.172
  Slack (ns):              2.683
  Arrival (ns):            9.630
  Required (ns):          12.313

Path 19
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/qm_active_index[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/rowaddr_act[9]:EN
  Delay (ns):              3.172
  Slack (ns):              2.683
  Arrival (ns):            9.630
  Required (ns):          12.313

Path 20
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/init_sm[4]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/rowaddr_act[1]:EN
  Delay (ns):              3.083
  Slack (ns):              2.694
  Arrival (ns):            9.569
  Required (ns):          12.263

Path 21
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/init_sm[4]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/rowaddr_act[2]:EN
  Delay (ns):              3.083
  Slack (ns):              2.694
  Arrival (ns):            9.569
  Required (ns):          12.263

Path 22
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/init_sm[4]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/rowaddr_act[9]:EN
  Delay (ns):              3.083
  Slack (ns):              2.694
  Arrival (ns):            9.569
  Required (ns):          12.263

Path 23
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/qm_active_index[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/rowaddr_act[11]:EN
  Delay (ns):              3.132
  Slack (ns):              2.723
  Arrival (ns):            9.590
  Required (ns):          12.313

Path 24
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/qm_active_index[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/rowaddr_act[6]:EN
  Delay (ns):              3.132
  Slack (ns):              2.723
  Arrival (ns):            9.590
  Required (ns):          12.313

Path 25
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/qm_active_index[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/rowaddr_act[13]:EN
  Delay (ns):              3.131
  Slack (ns):              2.724
  Arrival (ns):            9.589
  Required (ns):          12.313

Path 26
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/qm_active_index[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/rowaddr_act[11]:EN
  Delay (ns):              3.127
  Slack (ns):              2.728
  Arrival (ns):            9.585
  Required (ns):          12.313

Path 27
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/qm_active_index[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/rowaddr_act[6]:EN
  Delay (ns):              3.127
  Slack (ns):              2.728
  Arrival (ns):            9.585
  Required (ns):          12.313

Path 28
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/qm_active_index[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/rowaddr_act[13]:EN
  Delay (ns):              3.126
  Slack (ns):              2.729
  Arrival (ns):            9.584
  Required (ns):          12.313

Path 29
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/init_sm[4]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/nwl_timer2[11]:D
  Delay (ns):              3.235
  Slack (ns):              2.729
  Arrival (ns):            9.721
  Required (ns):          12.450

Path 30
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/init_sm[3]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/rowaddr_act[1]:EN
  Delay (ns):              3.037
  Slack (ns):              2.738
  Arrival (ns):            9.525
  Required (ns):          12.263

Path 31
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/init_sm[3]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/rowaddr_act[2]:EN
  Delay (ns):              3.037
  Slack (ns):              2.738
  Arrival (ns):            9.525
  Required (ns):          12.263

Path 32
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/init_sm[3]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/rowaddr_act[9]:EN
  Delay (ns):              3.037
  Slack (ns):              2.738
  Arrival (ns):            9.525
  Required (ns):          12.263

Path 33
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/init_sm[4]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/nwl_timer2[14]:D
  Delay (ns):              3.209
  Slack (ns):              2.738
  Arrival (ns):            9.695
  Required (ns):          12.433

Path 34
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/qm_active_index[3]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/rowaddr_act[11]:EN
  Delay (ns):              3.094
  Slack (ns):              2.761
  Arrival (ns):            9.552
  Required (ns):          12.313

Path 35
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/qm_active_index[3]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/rowaddr_act[6]:EN
  Delay (ns):              3.094
  Slack (ns):              2.761
  Arrival (ns):            9.552
  Required (ns):          12.313

Path 36
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/qm_active_index[3]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/rowaddr_act[13]:EN
  Delay (ns):              3.093
  Slack (ns):              2.762
  Arrival (ns):            9.551
  Required (ns):          12.313

Path 37
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_184/back_burst_cnt[7]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_184/back_burst:EN
  Delay (ns):              3.073
  Slack (ns):              2.766
  Arrival (ns):            9.523
  Required (ns):          12.289

Path 38
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_184/MSC_i_188/burst_xfer_active:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/MSC_i_206/baaddr_in_reg[1]:EN
  Delay (ns):              3.028
  Slack (ns):              2.772
  Arrival (ns):            9.492
  Required (ns):          12.264

Path 39
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_184/back_burst_cnt[4]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_184/back_burst:EN
  Delay (ns):              3.066
  Slack (ns):              2.772
  Arrival (ns):            9.517
  Required (ns):          12.289

Path 40
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/init_sm[4]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/nwl_timer2[15]:D
  Delay (ns):              3.175
  Slack (ns):              2.772
  Arrival (ns):            9.661
  Required (ns):          12.433

Path 41
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/init_sm[4]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/nwl_timer2[7]:D
  Delay (ns):              3.182
  Slack (ns):              2.782
  Arrival (ns):            9.668
  Required (ns):          12.450

Path 42
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_184/back_burst_cnt[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_184/back_burst:EN
  Delay (ns):              3.054
  Slack (ns):              2.784
  Arrival (ns):            9.505
  Required (ns):          12.289

Path 43
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_226/MSC_i_227/cal_init_mr_addr_1[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/rowaddr_act[1]:EN
  Delay (ns):              2.988
  Slack (ns):              2.786
  Arrival (ns):            9.477
  Required (ns):          12.263

Path 44
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_226/MSC_i_227/cal_init_mr_addr_1[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/rowaddr_act[2]:EN
  Delay (ns):              2.988
  Slack (ns):              2.786
  Arrival (ns):            9.477
  Required (ns):          12.263

Path 45
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_226/MSC_i_227/cal_init_mr_addr_1[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/rowaddr_act[9]:EN
  Delay (ns):              2.988
  Slack (ns):              2.786
  Arrival (ns):            9.477
  Required (ns):          12.263

Path 46
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/MSC_i_209/rw_req_reg[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/rowaddr_act[1]:EN
  Delay (ns):              3.070
  Slack (ns):              2.786
  Arrival (ns):            9.527
  Required (ns):          12.313

Path 47
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/MSC_i_209/rw_req_reg[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/rowaddr_act[2]:EN
  Delay (ns):              3.070
  Slack (ns):              2.786
  Arrival (ns):            9.527
  Required (ns):          12.313

Path 48
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/MSC_i_209/rw_req_reg[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/rowaddr_act[9]:EN
  Delay (ns):              3.070
  Slack (ns):              2.786
  Arrival (ns):            9.527
  Required (ns):          12.313

Path 49
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/init_sm[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/rowaddr_act[1]:EN
  Delay (ns):              2.986
  Slack (ns):              2.791
  Arrival (ns):            9.472
  Required (ns):          12.263

Path 50
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/init_sm[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/rowaddr_act[2]:EN
  Delay (ns):              2.986
  Slack (ns):              2.791
  Arrival (ns):            9.472
  Required (ns):          12.263

Path 51
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/init_sm[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/rowaddr_act[9]:EN
  Delay (ns):              2.986
  Slack (ns):              2.791
  Arrival (ns):            9.472
  Required (ns):          12.263

Path 52
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/init_sm[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/rowaddr_act[11]:EN
  Delay (ns):              2.984
  Slack (ns):              2.793
  Arrival (ns):            9.470
  Required (ns):          12.263

Path 53
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/init_sm[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/rowaddr_act[6]:EN
  Delay (ns):              2.984
  Slack (ns):              2.793
  Arrival (ns):            9.470
  Required (ns):          12.263

Path 54
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/init_sm[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/rowaddr_act[13]:EN
  Delay (ns):              2.983
  Slack (ns):              2.794
  Arrival (ns):            9.469
  Required (ns):          12.263

Path 55
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/init_sm[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/rowaddr_act[11]:EN
  Delay (ns):              2.980
  Slack (ns):              2.797
  Arrival (ns):            9.466
  Required (ns):          12.263

Path 56
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/init_sm[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/rowaddr_act[6]:EN
  Delay (ns):              2.980
  Slack (ns):              2.797
  Arrival (ns):            9.466
  Required (ns):          12.263

Path 57
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/init_sm[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/rowaddr_act[13]:EN
  Delay (ns):              2.979
  Slack (ns):              2.798
  Arrival (ns):            9.465
  Required (ns):          12.263

Path 58
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_184/back_burst_cnt[6]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_184/back_burst:EN
  Delay (ns):              3.036
  Slack (ns):              2.803
  Arrival (ns):            9.486
  Required (ns):          12.289

Path 59
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/qm_active_index[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/rowaddr_act[11]:EN
  Delay (ns):              3.048
  Slack (ns):              2.807
  Arrival (ns):            9.506
  Required (ns):          12.313

Path 60
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/qm_active_index[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/rowaddr_act[6]:EN
  Delay (ns):              3.048
  Slack (ns):              2.807
  Arrival (ns):            9.506
  Required (ns):          12.313

Path 61
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/qm_active_index[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/rowaddr_act[13]:EN
  Delay (ns):              3.047
  Slack (ns):              2.808
  Arrival (ns):            9.505
  Required (ns):          12.313

Path 62
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_184/back_burst_cnt[8]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_184/back_burst:EN
  Delay (ns):              3.030
  Slack (ns):              2.809
  Arrival (ns):            9.480
  Required (ns):          12.289

Path 63
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/init_sm[4]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/nwl_timer2[17]:D
  Delay (ns):              3.147
  Slack (ns):              2.811
  Arrival (ns):            9.633
  Required (ns):          12.444

Path 64
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/init_sm[4]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/nwl_timer2[19]:D
  Delay (ns):              3.148
  Slack (ns):              2.811
  Arrival (ns):            9.634
  Required (ns):          12.445

Path 65
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_73/MSC_i_74/MSC_i_75/rd_addr[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/rd_data_asm_fifo_wr_data[61]:D
  Delay (ns):              3.108
  Slack (ns):              2.814
  Arrival (ns):            9.540
  Required (ns):          12.354

Path 66
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_184/back_burst_cnt[3]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_184/back_burst:EN
  Delay (ns):              3.022
  Slack (ns):              2.816
  Arrival (ns):            9.473
  Required (ns):          12.289

Path 67
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_73/MSC_i_74/MSC_i_75/rd_addr[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/rd_data_asm_fifo_wr_data[44]:D
  Delay (ns):              3.106
  Slack (ns):              2.816
  Arrival (ns):            9.538
  Required (ns):          12.354

Path 68
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/init_sm[4]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/nwl_timer2[4]:D
  Delay (ns):              3.130
  Slack (ns):              2.817
  Arrival (ns):            9.616
  Required (ns):          12.433

Path 69
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/init_sm[4]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/rowaddr_act[11]:EN
  Delay (ns):              2.959
  Slack (ns):              2.818
  Arrival (ns):            9.445
  Required (ns):          12.263

Path 70
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/init_sm[4]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/rowaddr_act[6]:EN
  Delay (ns):              2.959
  Slack (ns):              2.818
  Arrival (ns):            9.445
  Required (ns):          12.263

Path 71
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/init_sm[4]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/rowaddr_act[13]:EN
  Delay (ns):              2.958
  Slack (ns):              2.819
  Arrival (ns):            9.444
  Required (ns):          12.263

Path 72
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_226/MSC_i_227/cal_init_mr_addr_1[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/rowaddr_act[1]:EN
  Delay (ns):              2.953
  Slack (ns):              2.822
  Arrival (ns):            9.441
  Required (ns):          12.263

Path 73
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_226/MSC_i_227/cal_init_mr_addr_1[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/rowaddr_act[2]:EN
  Delay (ns):              2.953
  Slack (ns):              2.822
  Arrival (ns):            9.441
  Required (ns):          12.263

Path 74
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_226/MSC_i_227/cal_init_mr_addr_1[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/rowaddr_act[9]:EN
  Delay (ns):              2.953
  Slack (ns):              2.822
  Arrival (ns):            9.441
  Required (ns):          12.263

Path 75
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/init_sm[4]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/nwl_timer2[5]:D
  Delay (ns):              3.060
  Slack (ns):              2.824
  Arrival (ns):            9.546
  Required (ns):          12.370

Path 76
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/init_sm[4]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/nwl_timer2[18]:D
  Delay (ns):              3.111
  Slack (ns):              2.836
  Arrival (ns):            9.597
  Required (ns):          12.433

Path 77
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_184/MSC_i_188/burst_xfer_active:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/MSC_i_206/rw_bank_sel[0]:EN
  Delay (ns):              2.945
  Slack (ns):              2.838
  Arrival (ns):            9.409
  Required (ns):          12.247

Path 78
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/init_sm[4]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/nwl_timer2[10]:D
  Delay (ns):              3.125
  Slack (ns):              2.839
  Arrival (ns):            9.611
  Required (ns):          12.450

Path 79
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.cdc_AWChan/CDC_rdCtrl_inst/empty:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_cmd_wrap_flag:EN
  Delay (ns):              2.924
  Slack (ns):              2.841
  Arrival (ns):            9.370
  Required (ns):          12.211

Path 80
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_184/MSC_i_188/burst_xfer_active:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/MSC_i_209/coladdr_in_reg[5]:EN
  Delay (ns):              2.960
  Slack (ns):              2.843
  Arrival (ns):            9.424
  Required (ns):          12.267

Path 81
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_184/MSC_i_188/burst_xfer_active:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/MSC_i_209/coladdr_in_reg[6]:EN
  Delay (ns):              2.959
  Slack (ns):              2.843
  Arrival (ns):            9.423
  Required (ns):          12.266

Path 82
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_184/MSC_i_188/burst_xfer_active:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/MSC_i_209/rowaddr_in_reg[10]:EN
  Delay (ns):              2.959
  Slack (ns):              2.844
  Arrival (ns):            9.423
  Required (ns):          12.267

Path 83
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/init_sm[4]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/nwl_timer2[8]:D
  Delay (ns):              3.118
  Slack (ns):              2.846
  Arrival (ns):            9.604
  Required (ns):          12.450

Path 84
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/init_sm[4]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/nwl_timer2[13]:D
  Delay (ns):              3.100
  Slack (ns):              2.847
  Arrival (ns):            9.586
  Required (ns):          12.433

Path 85
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/init_sm[4]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/nwl_timer2[16]:D
  Delay (ns):              3.110
  Slack (ns):              2.848
  Arrival (ns):            9.596
  Required (ns):          12.444

Path 86
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/init_sm[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/mpr_mode_cs[1]:EN
  Delay (ns):              2.899
  Slack (ns):              2.849
  Arrival (ns):            9.385
  Required (ns):          12.234

Path 87
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/init_sm[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/mpr_mode_cs[4]:EN
  Delay (ns):              2.899
  Slack (ns):              2.849
  Arrival (ns):            9.385
  Required (ns):          12.234

Path 88
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/init_sm[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/mpr_mode_cs[1]:EN
  Delay (ns):              2.894
  Slack (ns):              2.854
  Arrival (ns):            9.380
  Required (ns):          12.234

Path 89
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/init_sm[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/mpr_mode_cs[4]:EN
  Delay (ns):              2.894
  Slack (ns):              2.854
  Arrival (ns):            9.380
  Required (ns):          12.234

Path 90
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/init_sm[5]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/rowaddr_act[1]:EN
  Delay (ns):              2.926
  Slack (ns):              2.855
  Arrival (ns):            9.408
  Required (ns):          12.263

Path 91
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/init_sm[5]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/rowaddr_act[2]:EN
  Delay (ns):              2.926
  Slack (ns):              2.855
  Arrival (ns):            9.408
  Required (ns):          12.263

Path 92
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/init_sm[5]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/rowaddr_act[9]:EN
  Delay (ns):              2.926
  Slack (ns):              2.855
  Arrival (ns):            9.408
  Required (ns):          12.263

Path 93
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_184/MSC_i_188/burst_xfer_active:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/MSC_i_209/coladdr_in_reg[3]:EN
  Delay (ns):              2.942
  Slack (ns):              2.860
  Arrival (ns):            9.406
  Required (ns):          12.266

Path 94
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_184/MSC_i_188/burst_xfer_active:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/MSC_i_209/coladdr_in_reg[8]:EN
  Delay (ns):              2.942
  Slack (ns):              2.860
  Arrival (ns):            9.406
  Required (ns):          12.266

Path 95
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/init_sm[4]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/nwl_timer2[3]:D
  Delay (ns):              3.104
  Slack (ns):              2.860
  Arrival (ns):            9.590
  Required (ns):          12.450

Path 96
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/init_sm[3]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/rowaddr_act[11]:EN
  Delay (ns):              2.913
  Slack (ns):              2.862
  Arrival (ns):            9.401
  Required (ns):          12.263

Path 97
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/init_sm[3]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/rowaddr_act[6]:EN
  Delay (ns):              2.913
  Slack (ns):              2.862
  Arrival (ns):            9.401
  Required (ns):          12.263

Path 98
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/init_sm[3]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/rowaddr_act[13]:EN
  Delay (ns):              2.912
  Slack (ns):              2.863
  Arrival (ns):            9.400
  Required (ns):          12.263

Path 99
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/init_sm[4]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/nwl_timer2[9]:D
  Delay (ns):              3.019
  Slack (ns):              2.865
  Arrival (ns):            9.505
  Required (ns):          12.370

Path 100
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/qm_active_index[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/rowaddr_act[10]:EN
  Delay (ns):              2.996
  Slack (ns):              2.868
  Arrival (ns):            9.454
  Required (ns):          12.322

