\doxysubsubsection{Configuration\+\_\+section\+\_\+for\+\_\+\+CMSIS}
\label{group___configuration__section__for___c_m_s_i_s}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}
\doxysubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \textbf{ \+\_\+\+\_\+\+CM4\+\_\+\+REV}~0x0001
\begin{DoxyCompactList}\small\item\em Configuration of the Cortex-\/\+M4 Processor and Core Peripherals. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+MPU\+\_\+\+PRESENT}~1
\item 
\#define \textbf{ \+\_\+\+\_\+\+NVIC\+\_\+\+PRIO\+\_\+\+BITS}~4
\item 
\#define \textbf{ \+\_\+\+\_\+\+Vendor\+\_\+\+Sys\+Tick\+Config}~0
\item 
\#define \textbf{ \+\_\+\+\_\+\+FPU\+\_\+\+PRESENT}~1
\end{DoxyCompactItemize}
\doxysubsubsubsubsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
typedef enum \textbf{ IRQn} \textbf{ IRQn\+\_\+\+Type}
\begin{DoxyCompactList}\small\item\em STM32\+F4\+XX Interrupt Number Definition, according to the selected device in \doxyref{Library\+\_\+configuration\+\_\+section}{p.}{group___library__configuration__section}. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsubsubsubsection*{Enumerations}
\begin{DoxyCompactItemize}
\item 
enum \textbf{ IRQn} \{ \newline
\textbf{ Non\+Maskable\+Int\+\_\+\+IRQn} = -\/14
, \textbf{ Memory\+Management\+\_\+\+IRQn} = -\/12
, \textbf{ Bus\+Fault\+\_\+\+IRQn} = -\/11
, \textbf{ Usage\+Fault\+\_\+\+IRQn} = -\/10
, \newline
\textbf{ SVCall\+\_\+\+IRQn} = -\/5
, \textbf{ Debug\+Monitor\+\_\+\+IRQn} = -\/4
, \textbf{ Pend\+SV\+\_\+\+IRQn} = -\/2
, \textbf{ Sys\+Tick\+\_\+\+IRQn} = -\/1
, \newline
\textbf{ WWDG\+\_\+\+IRQn} = 0
, \textbf{ PVD\+\_\+\+IRQn} = 1
, \textbf{ TAMP\+\_\+\+STAMP\+\_\+\+IRQn} = 2
, \textbf{ RTC\+\_\+\+WKUP\+\_\+\+IRQn} = 3
, \newline
\textbf{ FLASH\+\_\+\+IRQn} = 4
, \textbf{ RCC\+\_\+\+IRQn} = 5
, \textbf{ EXTI0\+\_\+\+IRQn} = 6
, \textbf{ EXTI1\+\_\+\+IRQn} = 7
, \newline
\textbf{ EXTI2\+\_\+\+IRQn} = 8
, \textbf{ EXTI3\+\_\+\+IRQn} = 9
, \textbf{ EXTI4\+\_\+\+IRQn} = 10
, \textbf{ DMA1\+\_\+\+Stream0\+\_\+\+IRQn} = 11
, \newline
\textbf{ DMA1\+\_\+\+Stream1\+\_\+\+IRQn} = 12
, \textbf{ DMA1\+\_\+\+Stream2\+\_\+\+IRQn} = 13
, \textbf{ DMA1\+\_\+\+Stream3\+\_\+\+IRQn} = 14
, \textbf{ DMA1\+\_\+\+Stream4\+\_\+\+IRQn} = 15
, \newline
\textbf{ DMA1\+\_\+\+Stream5\+\_\+\+IRQn} = 16
, \textbf{ DMA1\+\_\+\+Stream6\+\_\+\+IRQn} = 17
, \textbf{ ADC\+\_\+\+IRQn} = 18
, \textbf{ CAN1\+\_\+\+TX\+\_\+\+IRQn} = 19
, \newline
\textbf{ CAN1\+\_\+\+RX0\+\_\+\+IRQn} = 20
, \textbf{ CAN1\+\_\+\+RX1\+\_\+\+IRQn} = 21
, \textbf{ CAN1\+\_\+\+SCE\+\_\+\+IRQn} = 22
, \textbf{ EXTI9\+\_\+5\+\_\+\+IRQn} = 23
, \newline
\textbf{ TIM1\+\_\+\+BRK\+\_\+\+TIM9\+\_\+\+IRQn} = 24
, \textbf{ TIM1\+\_\+\+UP\+\_\+\+TIM10\+\_\+\+IRQn} = 25
, \textbf{ TIM1\+\_\+\+TRG\+\_\+\+COM\+\_\+\+TIM11\+\_\+\+IRQn} = 26
, \textbf{ TIM1\+\_\+\+CC\+\_\+\+IRQn} = 27
, \newline
\textbf{ TIM2\+\_\+\+IRQn} = 28
, \textbf{ TIM3\+\_\+\+IRQn} = 29
, \textbf{ TIM4\+\_\+\+IRQn} = 30
, \textbf{ I2\+C1\+\_\+\+EV\+\_\+\+IRQn} = 31
, \newline
\textbf{ I2\+C1\+\_\+\+ER\+\_\+\+IRQn} = 32
, \textbf{ I2\+C2\+\_\+\+EV\+\_\+\+IRQn} = 33
, \textbf{ I2\+C2\+\_\+\+ER\+\_\+\+IRQn} = 34
, \textbf{ SPI1\+\_\+\+IRQn} = 35
, \newline
\textbf{ SPI2\+\_\+\+IRQn} = 36
, \textbf{ USART1\+\_\+\+IRQn} = 37
, \textbf{ USART2\+\_\+\+IRQn} = 38
, \textbf{ USART3\+\_\+\+IRQn} = 39
, \newline
\textbf{ EXTI15\+\_\+10\+\_\+\+IRQn} = 40
, \textbf{ RTC\+\_\+\+Alarm\+\_\+\+IRQn} = 41
, \textbf{ OTG\+\_\+\+FS\+\_\+\+WKUP\+\_\+\+IRQn} = 42
, \textbf{ TIM8\+\_\+\+BRK\+\_\+\+TIM12\+\_\+\+IRQn} = 43
, \newline
\textbf{ TIM8\+\_\+\+UP\+\_\+\+TIM13\+\_\+\+IRQn} = 44
, \textbf{ TIM8\+\_\+\+TRG\+\_\+\+COM\+\_\+\+TIM14\+\_\+\+IRQn} = 45
, \textbf{ TIM8\+\_\+\+CC\+\_\+\+IRQn} = 46
, \textbf{ DMA1\+\_\+\+Stream7\+\_\+\+IRQn} = 47
, \newline
\textbf{ FSMC\+\_\+\+IRQn} = 48
, \textbf{ SDIO\+\_\+\+IRQn} = 49
, \textbf{ TIM5\+\_\+\+IRQn} = 50
, \textbf{ SPI3\+\_\+\+IRQn} = 51
, \newline
\textbf{ UART4\+\_\+\+IRQn} = 52
, \textbf{ UART5\+\_\+\+IRQn} = 53
, \textbf{ TIM6\+\_\+\+DAC\+\_\+\+IRQn} = 54
, \textbf{ TIM7\+\_\+\+IRQn} = 55
, \newline
\textbf{ DMA2\+\_\+\+Stream0\+\_\+\+IRQn} = 56
, \textbf{ DMA2\+\_\+\+Stream1\+\_\+\+IRQn} = 57
, \textbf{ DMA2\+\_\+\+Stream2\+\_\+\+IRQn} = 58
, \textbf{ DMA2\+\_\+\+Stream3\+\_\+\+IRQn} = 59
, \newline
\textbf{ DMA2\+\_\+\+Stream4\+\_\+\+IRQn} = 60
, \textbf{ ETH\+\_\+\+IRQn} = 61
, \textbf{ ETH\+\_\+\+WKUP\+\_\+\+IRQn} = 62
, \textbf{ CAN2\+\_\+\+TX\+\_\+\+IRQn} = 63
, \newline
\textbf{ CAN2\+\_\+\+RX0\+\_\+\+IRQn} = 64
, \textbf{ CAN2\+\_\+\+RX1\+\_\+\+IRQn} = 65
, \textbf{ CAN2\+\_\+\+SCE\+\_\+\+IRQn} = 66
, \textbf{ OTG\+\_\+\+FS\+\_\+\+IRQn} = 67
, \newline
\textbf{ DMA2\+\_\+\+Stream5\+\_\+\+IRQn} = 68
, \textbf{ DMA2\+\_\+\+Stream6\+\_\+\+IRQn} = 69
, \textbf{ DMA2\+\_\+\+Stream7\+\_\+\+IRQn} = 70
, \textbf{ USART6\+\_\+\+IRQn} = 71
, \newline
\textbf{ I2\+C3\+\_\+\+EV\+\_\+\+IRQn} = 72
, \textbf{ I2\+C3\+\_\+\+ER\+\_\+\+IRQn} = 73
, \textbf{ OTG\+\_\+\+HS\+\_\+\+EP1\+\_\+\+OUT\+\_\+\+IRQn} = 74
, \textbf{ OTG\+\_\+\+HS\+\_\+\+EP1\+\_\+\+IN\+\_\+\+IRQn} = 75
, \newline
\textbf{ OTG\+\_\+\+HS\+\_\+\+WKUP\+\_\+\+IRQn} = 76
, \textbf{ OTG\+\_\+\+HS\+\_\+\+IRQn} = 77
, \textbf{ DCMI\+\_\+\+IRQn} = 78
, \textbf{ CRYP\+\_\+\+IRQn} = 79
, \newline
\textbf{ HASH\+\_\+\+RNG\+\_\+\+IRQn} = 80
, \textbf{ FPU\+\_\+\+IRQn} = 81
 \}
\begin{DoxyCompactList}\small\item\em STM32\+F4\+XX Interrupt Number Definition, according to the selected device in \doxyref{Library\+\_\+configuration\+\_\+section}{p.}{group___library__configuration__section}. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsubsubsection{Detailed Description}


\doxysubsubsubsection{Macro Definition Documentation}
\label{group___configuration__section__for___c_m_s_i_s_ga45a97e4bb8b6ce7c334acc5f45ace3ba} 
\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!\_\_CM4\_REV@{\_\_CM4\_REV}}
\index{\_\_CM4\_REV@{\_\_CM4\_REV}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}
\doxysubsubsubsubsection{\_\_CM4\_REV}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+CM4\+\_\+\+REV~0x0001}



Configuration of the Cortex-\/\+M4 Processor and Core Peripherals. 

Core revision r0p1 ~\newline
 \label{group___configuration__section__for___c_m_s_i_s_gac1ba8a48ca926bddc88be9bfd7d42641} 
\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!\_\_FPU\_PRESENT@{\_\_FPU\_PRESENT}}
\index{\_\_FPU\_PRESENT@{\_\_FPU\_PRESENT}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}
\doxysubsubsubsubsection{\_\_FPU\_PRESENT}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+FPU\+\_\+\+PRESENT~1}

FPU present ~\newline
 \label{group___configuration__section__for___c_m_s_i_s_ga4127d1b31aaf336fab3d7329d117f448} 
\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!\_\_MPU\_PRESENT@{\_\_MPU\_PRESENT}}
\index{\_\_MPU\_PRESENT@{\_\_MPU\_PRESENT}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}
\doxysubsubsubsubsection{\_\_MPU\_PRESENT}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+MPU\+\_\+\+PRESENT~1}

STM32\+F4\+XX provides an MPU ~\newline
 \label{group___configuration__section__for___c_m_s_i_s_gae3fe3587d5100c787e02102ce3944460} 
\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!\_\_NVIC\_PRIO\_BITS@{\_\_NVIC\_PRIO\_BITS}}
\index{\_\_NVIC\_PRIO\_BITS@{\_\_NVIC\_PRIO\_BITS}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}
\doxysubsubsubsubsection{\_\_NVIC\_PRIO\_BITS}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+NVIC\+\_\+\+PRIO\+\_\+\+BITS~4}

STM32\+F4\+XX uses 4 Bits for the Priority Levels \label{group___configuration__section__for___c_m_s_i_s_gab58771b4ec03f9bdddc84770f7c95c68} 
\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!\_\_Vendor\_SysTickConfig@{\_\_Vendor\_SysTickConfig}}
\index{\_\_Vendor\_SysTickConfig@{\_\_Vendor\_SysTickConfig}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}
\doxysubsubsubsubsection{\_\_Vendor\_SysTickConfig}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+Vendor\+\_\+\+Sys\+Tick\+Config~0}

Set to 1 if different Sys\+Tick Config is used ~\newline
 

\doxysubsubsubsection{Typedef Documentation}
\label{group___configuration__section__for___c_m_s_i_s_ga4a0206df9604302e0741c1aa4ca1ded3} 
\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!IRQn\_Type@{IRQn\_Type}}
\index{IRQn\_Type@{IRQn\_Type}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}
\doxysubsubsubsubsection{IRQn\_Type}
{\footnotesize\ttfamily typedef enum \textbf{ IRQn} \textbf{ IRQn\+\_\+\+Type}}



STM32\+F4\+XX Interrupt Number Definition, according to the selected device in \doxyref{Library\+\_\+configuration\+\_\+section}{p.}{group___library__configuration__section}. 



\doxysubsubsubsection{Enumeration Type Documentation}
\label{group___configuration__section__for___c_m_s_i_s_ga666eb0caeb12ec0e281415592ae89083} 
\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!IRQn@{IRQn}}
\index{IRQn@{IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}
\doxysubsubsubsubsection{IRQn}
{\footnotesize\ttfamily enum \textbf{ IRQn}}



STM32\+F4\+XX Interrupt Number Definition, according to the selected device in \doxyref{Library\+\_\+configuration\+\_\+section}{p.}{group___library__configuration__section}. 

\begin{DoxyEnumFields}{Enumerator}
\raisebox{\heightof{T}}[0pt][0pt]{\index{NonMaskableInt\_IRQn@{NonMaskableInt\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!NonMaskableInt\_IRQn@{NonMaskableInt\_IRQn}}}\label{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30} 
Non\+Maskable\+Int\+\_\+\+IRQn&2 Non Maskable Interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{MemoryManagement\_IRQn@{MemoryManagement\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!MemoryManagement\_IRQn@{MemoryManagement\_IRQn}}}\label{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a33ff1cf7098de65d61b6354fee6cd5aa} 
Memory\+Management\+\_\+\+IRQn&4 Cortex-\/\+M4 Memory Management Interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{BusFault\_IRQn@{BusFault\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!BusFault\_IRQn@{BusFault\_IRQn}}}\label{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a8693500eff174f16119e96234fee73af} 
Bus\+Fault\+\_\+\+IRQn&5 Cortex-\/\+M4 Bus Fault Interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{UsageFault\_IRQn@{UsageFault\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!UsageFault\_IRQn@{UsageFault\_IRQn}}}\label{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a6895237c9443601ac832efa635dd8bbf} 
Usage\+Fault\+\_\+\+IRQn&6 Cortex-\/\+M4 Usage Fault Interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SVCall\_IRQn@{SVCall\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!SVCall\_IRQn@{SVCall\_IRQn}}}\label{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237} 
SVCall\+\_\+\+IRQn&11 Cortex-\/\+M4 SV Call Interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{DebugMonitor\_IRQn@{DebugMonitor\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!DebugMonitor\_IRQn@{DebugMonitor\_IRQn}}}\label{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a8e033fcef7aed98a31c60a7de206722c} 
Debug\+Monitor\+\_\+\+IRQn&12 Cortex-\/\+M4 Debug Monitor Interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PendSV\_IRQn@{PendSV\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!PendSV\_IRQn@{PendSV\_IRQn}}}\label{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2} 
Pend\+SV\+\_\+\+IRQn&14 Cortex-\/\+M4 Pend SV Interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SysTick\_IRQn@{SysTick\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!SysTick\_IRQn@{SysTick\_IRQn}}}\label{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7} 
Sys\+Tick\+\_\+\+IRQn&15 Cortex-\/\+M4 System Tick Interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{WWDG\_IRQn@{WWDG\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!WWDG\_IRQn@{WWDG\_IRQn}}}\label{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a971089d7566ef902dfa0c80ac3a8fd52} 
WWDG\+\_\+\+IRQn&Window Watch\+Dog Interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PVD\_IRQn@{PVD\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!PVD\_IRQn@{PVD\_IRQn}}}\label{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083ab0b51ffcc4dcf5661141b79c8e5bd924} 
PVD\+\_\+\+IRQn&PVD through EXTI Line detection Interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TAMP\_STAMP\_IRQn@{TAMP\_STAMP\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!TAMP\_STAMP\_IRQn@{TAMP\_STAMP\_IRQn}}}\label{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083ac127cca7ae48bcf93924209f04e5e5a1} 
TAMP\+\_\+\+STAMP\+\_\+\+IRQn&Tamper and Time\+Stamp interrupts through the EXTI line ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{RTC\_WKUP\_IRQn@{RTC\_WKUP\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!RTC\_WKUP\_IRQn@{RTC\_WKUP\_IRQn}}}\label{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a173ccc3f31df1f7e43de2ddeab3d1777} 
RTC\+\_\+\+WKUP\+\_\+\+IRQn&RTC Wakeup interrupt through the EXTI line ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{FLASH\_IRQn@{FLASH\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!FLASH\_IRQn@{FLASH\_IRQn}}}\label{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a91b73963ce243a1d031576d49e137fab} 
FLASH\+\_\+\+IRQn&FLASH global Interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{RCC\_IRQn@{RCC\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!RCC\_IRQn@{RCC\_IRQn}}}\label{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a5710b22392997bac63daa5c999730f77} 
RCC\+\_\+\+IRQn&RCC global Interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{EXTI0\_IRQn@{EXTI0\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!EXTI0\_IRQn@{EXTI0\_IRQn}}}\label{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083ab6aa6f87d26bbc6cf99b067b8d75c2f7} 
EXTI0\+\_\+\+IRQn&EXTI Line0 Interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{EXTI1\_IRQn@{EXTI1\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!EXTI1\_IRQn@{EXTI1\_IRQn}}}\label{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083ae4badcdecdb94eb10129c4c0577c5e19} 
EXTI1\+\_\+\+IRQn&EXTI Line1 Interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{EXTI2\_IRQn@{EXTI2\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!EXTI2\_IRQn@{EXTI2\_IRQn}}}\label{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a082cb3f7839069a0715fd76c7eacbbc9} 
EXTI2\+\_\+\+IRQn&EXTI Line2 Interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{EXTI3\_IRQn@{EXTI3\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!EXTI3\_IRQn@{EXTI3\_IRQn}}}\label{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083add889c84ba5de466ced209069e05d602} 
EXTI3\+\_\+\+IRQn&EXTI Line3 Interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{EXTI4\_IRQn@{EXTI4\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!EXTI4\_IRQn@{EXTI4\_IRQn}}}\label{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083ab70a40106ca4486770df5d2072d9ac0e} 
EXTI4\+\_\+\+IRQn&EXTI Line4 Interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{DMA1\_Stream0\_IRQn@{DMA1\_Stream0\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!DMA1\_Stream0\_IRQn@{DMA1\_Stream0\_IRQn}}}\label{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a9ee33e72512c4cfb301b216f4fb9d68c} 
DMA1\+\_\+\+Stream0\+\_\+\+IRQn&DMA1 Stream 0 global Interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{DMA1\_Stream1\_IRQn@{DMA1\_Stream1\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!DMA1\_Stream1\_IRQn@{DMA1\_Stream1\_IRQn}}}\label{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083aa45ca2c955060e2c2a7cbbe1d6753285} 
DMA1\+\_\+\+Stream1\+\_\+\+IRQn&DMA1 Stream 1 global Interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{DMA1\_Stream2\_IRQn@{DMA1\_Stream2\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!DMA1\_Stream2\_IRQn@{DMA1\_Stream2\_IRQn}}}\label{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a0d9ec75e4478e70235b705d5a6b3efd8} 
DMA1\+\_\+\+Stream2\+\_\+\+IRQn&DMA1 Stream 2 global Interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{DMA1\_Stream3\_IRQn@{DMA1\_Stream3\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!DMA1\_Stream3\_IRQn@{DMA1\_Stream3\_IRQn}}}\label{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083af77770e080206a7558decf09344fb2e2} 
DMA1\+\_\+\+Stream3\+\_\+\+IRQn&DMA1 Stream 3 global Interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{DMA1\_Stream4\_IRQn@{DMA1\_Stream4\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!DMA1\_Stream4\_IRQn@{DMA1\_Stream4\_IRQn}}}\label{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083aee2aaf365c6c297a63cee41ecae2301a} 
DMA1\+\_\+\+Stream4\+\_\+\+IRQn&DMA1 Stream 4 global Interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{DMA1\_Stream5\_IRQn@{DMA1\_Stream5\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!DMA1\_Stream5\_IRQn@{DMA1\_Stream5\_IRQn}}}\label{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083ac92efa72399fe58fa615d8bf8fd64a4e} 
DMA1\+\_\+\+Stream5\+\_\+\+IRQn&DMA1 Stream 5 global Interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{DMA1\_Stream6\_IRQn@{DMA1\_Stream6\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!DMA1\_Stream6\_IRQn@{DMA1\_Stream6\_IRQn}}}\label{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083aef5e2b68f62f6f1781fab894f0b8f486} 
DMA1\+\_\+\+Stream6\+\_\+\+IRQn&DMA1 Stream 6 global Interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ADC\_IRQn@{ADC\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!ADC\_IRQn@{ADC\_IRQn}}}\label{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a4d69175258ae261dd545001e810421b3} 
ADC\+\_\+\+IRQn&ADC1, ADC2 and ADC3 global Interrupts ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{CAN1\_TX\_IRQn@{CAN1\_TX\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!CAN1\_TX\_IRQn@{CAN1\_TX\_IRQn}}}\label{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a9ceb5175f7c10cf436955173c2246877} 
CAN1\+\_\+\+TX\+\_\+\+IRQn&CAN1 TX Interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{CAN1\_RX0\_IRQn@{CAN1\_RX0\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!CAN1\_RX0\_IRQn@{CAN1\_RX0\_IRQn}}}\label{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083ab6bf73ac43a9856b3f2759a59f3d25b5} 
CAN1\+\_\+\+RX0\+\_\+\+IRQn&CAN1 RX0 Interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{CAN1\_RX1\_IRQn@{CAN1\_RX1\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!CAN1\_RX1\_IRQn@{CAN1\_RX1\_IRQn}}}\label{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083af71ef06c4f9ff0e1691c21ff3670acd4} 
CAN1\+\_\+\+RX1\+\_\+\+IRQn&CAN1 RX1 Interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{CAN1\_SCE\_IRQn@{CAN1\_SCE\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!CAN1\_SCE\_IRQn@{CAN1\_SCE\_IRQn}}}\label{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a0f5f129d88a5606a378811e43039e274} 
CAN1\+\_\+\+SCE\+\_\+\+IRQn&CAN1 SCE Interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{EXTI9\_5\_IRQn@{EXTI9\_5\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!EXTI9\_5\_IRQn@{EXTI9\_5\_IRQn}}}\label{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083aa3aa50e0353871985facf62d055faa52} 
EXTI9\+\_\+5\+\_\+\+IRQn&External Line[9\+:5] Interrupts ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TIM1\_BRK\_TIM9\_IRQn@{TIM1\_BRK\_TIM9\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!TIM1\_BRK\_TIM9\_IRQn@{TIM1\_BRK\_TIM9\_IRQn}}}\label{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083ab35b4ce63cfb11453f84a3695c6df368} 
TIM1\+\_\+\+BRK\+\_\+\+TIM9\+\_\+\+IRQn&TIM1 Break interrupt and TIM9 global interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TIM1\_UP\_TIM10\_IRQn@{TIM1\_UP\_TIM10\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!TIM1\_UP\_TIM10\_IRQn@{TIM1\_UP\_TIM10\_IRQn}}}\label{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083aa3879e49013035601e17f83a51e0829f} 
TIM1\+\_\+\+UP\+\_\+\+TIM10\+\_\+\+IRQn&TIM1 Update Interrupt and TIM10 global interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TIM1\_TRG\_COM\_TIM11\_IRQn@{TIM1\_TRG\_COM\_TIM11\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!TIM1\_TRG\_COM\_TIM11\_IRQn@{TIM1\_TRG\_COM\_TIM11\_IRQn}}}\label{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083ab1a744bdceb8eface6ff57dd036e608e} 
TIM1\+\_\+\+TRG\+\_\+\+COM\+\_\+\+TIM11\+\_\+\+IRQn&TIM1 Trigger and Commutation Interrupt and TIM11 global interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TIM1\_CC\_IRQn@{TIM1\_CC\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!TIM1\_CC\_IRQn@{TIM1\_CC\_IRQn}}}\label{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083af312f0a21f600f9b286427e50c549ca9} 
TIM1\+\_\+\+CC\+\_\+\+IRQn&TIM1 Capture Compare Interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TIM2\_IRQn@{TIM2\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!TIM2\_IRQn@{TIM2\_IRQn}}}\label{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a3a4e2095a926e4095d3c846eb1c98afa} 
TIM2\+\_\+\+IRQn&TIM2 global Interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TIM3\_IRQn@{TIM3\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!TIM3\_IRQn@{TIM3\_IRQn}}}\label{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a985574288f66e2a00e97387424a9a2d8} 
TIM3\+\_\+\+IRQn&TIM3 global Interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TIM4\_IRQn@{TIM4\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!TIM4\_IRQn@{TIM4\_IRQn}}}\label{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a368b899ca740b9ae0d75841f3abf68c4} 
TIM4\+\_\+\+IRQn&TIM4 global Interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{I2C1\_EV\_IRQn@{I2C1\_EV\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!I2C1\_EV\_IRQn@{I2C1\_EV\_IRQn}}}\label{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a9852dbbe8c014e716ce7e03a7b809751} 
I2\+C1\+\_\+\+EV\+\_\+\+IRQn&I2\+C1 Event Interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{I2C1\_ER\_IRQn@{I2C1\_ER\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!I2C1\_ER\_IRQn@{I2C1\_ER\_IRQn}}}\label{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a2ec363869f4488782dc10a60abce3b34} 
I2\+C1\+\_\+\+ER\+\_\+\+IRQn&I2\+C1 Error Interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{I2C2\_EV\_IRQn@{I2C2\_EV\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!I2C2\_EV\_IRQn@{I2C2\_EV\_IRQn}}}\label{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a3020193786527c47d2e4d8c92ceee804} 
I2\+C2\+\_\+\+EV\+\_\+\+IRQn&I2\+C2 Event Interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{I2C2\_ER\_IRQn@{I2C2\_ER\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!I2C2\_ER\_IRQn@{I2C2\_ER\_IRQn}}}\label{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a60c35f2d48d512bd6818bc9fef7053d7} 
I2\+C2\+\_\+\+ER\+\_\+\+IRQn&I2\+C2 Error Interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SPI1\_IRQn@{SPI1\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!SPI1\_IRQn@{SPI1\_IRQn}}}\label{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083aacdff1a9c42582ed663214cbe62c1174} 
SPI1\+\_\+\+IRQn&SPI1 global Interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SPI2\_IRQn@{SPI2\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!SPI2\_IRQn@{SPI2\_IRQn}}}\label{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a505fbd4ccf7c2a14c8b76dc9e58f7ede} 
SPI2\+\_\+\+IRQn&SPI2 global Interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{USART1\_IRQn@{USART1\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!USART1\_IRQn@{USART1\_IRQn}}}\label{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083ad97cb163e1f678367e37c50d54d161ab} 
USART1\+\_\+\+IRQn&USART1 global Interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{USART2\_IRQn@{USART2\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!USART2\_IRQn@{USART2\_IRQn}}}\label{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a3f9c48714d0e5baaba6613343f0da68e} 
USART2\+\_\+\+IRQn&USART2 global Interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{USART3\_IRQn@{USART3\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!USART3\_IRQn@{USART3\_IRQn}}}\label{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083afb13802afc1f5fdf5c90e73ee99e5ff3} 
USART3\+\_\+\+IRQn&USART3 global Interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{EXTI15\_10\_IRQn@{EXTI15\_10\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!EXTI15\_10\_IRQn@{EXTI15\_10\_IRQn}}}\label{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a9fb0ad0c850234d1983fafdb17378e2f} 
EXTI15\+\_\+10\+\_\+\+IRQn&External Line[15\+:10] Interrupts ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{RTC\_Alarm\_IRQn@{RTC\_Alarm\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!RTC\_Alarm\_IRQn@{RTC\_Alarm\_IRQn}}}\label{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083afe09d6563a21a1540f658163a76a3b37} 
RTC\+\_\+\+Alarm\+\_\+\+IRQn&RTC Alarm (A and B) through EXTI Line Interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{OTG\_FS\_WKUP\_IRQn@{OTG\_FS\_WKUP\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!OTG\_FS\_WKUP\_IRQn@{OTG\_FS\_WKUP\_IRQn}}}\label{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083aa612f35c4440359c35acbaa3c1458c5f} 
OTG\+\_\+\+FS\+\_\+\+WKUP\+\_\+\+IRQn&USB OTG FS Wakeup through EXTI line interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TIM8\_BRK\_TIM12\_IRQn@{TIM8\_BRK\_TIM12\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!TIM8\_BRK\_TIM12\_IRQn@{TIM8\_BRK\_TIM12\_IRQn}}}\label{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a3e01328006d19f7d32354271b9f61dce} 
TIM8\+\_\+\+BRK\+\_\+\+TIM12\+\_\+\+IRQn&TIM8 Break Interrupt and TIM12 global interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TIM8\_UP\_TIM13\_IRQn@{TIM8\_UP\_TIM13\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!TIM8\_UP\_TIM13\_IRQn@{TIM8\_UP\_TIM13\_IRQn}}}\label{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083aa8d8f67a98f24de6f0b36ad6b1f29a7d} 
TIM8\+\_\+\+UP\+\_\+\+TIM13\+\_\+\+IRQn&TIM8 Update Interrupt and TIM13 global interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TIM8\_TRG\_COM\_TIM14\_IRQn@{TIM8\_TRG\_COM\_TIM14\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!TIM8\_TRG\_COM\_TIM14\_IRQn@{TIM8\_TRG\_COM\_TIM14\_IRQn}}}\label{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083ae252b31c3a341acbe9a467e243137307} 
TIM8\+\_\+\+TRG\+\_\+\+COM\+\_\+\+TIM14\+\_\+\+IRQn&TIM8 Trigger and Commutation Interrupt and TIM14 global interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TIM8\_CC\_IRQn@{TIM8\_CC\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!TIM8\_CC\_IRQn@{TIM8\_CC\_IRQn}}}\label{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a637750639eff4e2b4aae80ed6f3cf67f} 
TIM8\+\_\+\+CC\+\_\+\+IRQn&TIM8 Capture Compare Interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{DMA1\_Stream7\_IRQn@{DMA1\_Stream7\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!DMA1\_Stream7\_IRQn@{DMA1\_Stream7\_IRQn}}}\label{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083aedaa9c14e7e5fa9c0dcbb0c2455546e8} 
DMA1\+\_\+\+Stream7\+\_\+\+IRQn&DMA1 Stream7 Interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{FSMC\_IRQn@{FSMC\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!FSMC\_IRQn@{FSMC\_IRQn}}}\label{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a70450df88125476d5771f2ff3f562536} 
FSMC\+\_\+\+IRQn&FSMC global Interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SDIO\_IRQn@{SDIO\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!SDIO\_IRQn@{SDIO\_IRQn}}}\label{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a16fe70a39348f3f27906dc268b5654e3} 
SDIO\+\_\+\+IRQn&SDIO global Interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TIM5\_IRQn@{TIM5\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!TIM5\_IRQn@{TIM5\_IRQn}}}\label{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083aed2eb3f4bb721d55fcc1003125956645} 
TIM5\+\_\+\+IRQn&TIM5 global Interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SPI3\_IRQn@{SPI3\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!SPI3\_IRQn@{SPI3\_IRQn}}}\label{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a4e9331739fb76a2ca7781fede070ae44} 
SPI3\+\_\+\+IRQn&SPI3 global Interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{UART4\_IRQn@{UART4\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!UART4\_IRQn@{UART4\_IRQn}}}\label{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083aded5314b20c6e4e80cb6ab0668ffb8d5} 
UART4\+\_\+\+IRQn&UART4 global Interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{UART5\_IRQn@{UART5\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!UART5\_IRQn@{UART5\_IRQn}}}\label{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083ac55a11a64aae7432544d0ab0d4f7de09} 
UART5\+\_\+\+IRQn&UART5 global Interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TIM6\_DAC\_IRQn@{TIM6\_DAC\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!TIM6\_DAC\_IRQn@{TIM6\_DAC\_IRQn}}}\label{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a5f581e9aedfaccd9b1db9ec793804b45} 
TIM6\+\_\+\+DAC\+\_\+\+IRQn&TIM6 global and DAC1\&2 underrun error interrupts ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TIM7\_IRQn@{TIM7\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!TIM7\_IRQn@{TIM7\_IRQn}}}\label{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a53cadc1e164ec85d0ea4cd143608e8e1} 
TIM7\+\_\+\+IRQn&TIM7 global interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{DMA2\_Stream0\_IRQn@{DMA2\_Stream0\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!DMA2\_Stream0\_IRQn@{DMA2\_Stream0\_IRQn}}}\label{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a1e5055722630fd4b12aff421964c2ebb} 
DMA2\+\_\+\+Stream0\+\_\+\+IRQn&DMA2 Stream 0 global Interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{DMA2\_Stream1\_IRQn@{DMA2\_Stream1\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!DMA2\_Stream1\_IRQn@{DMA2\_Stream1\_IRQn}}}\label{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a98abb3f02c1feb3831706bc1b82307cb} 
DMA2\+\_\+\+Stream1\+\_\+\+IRQn&DMA2 Stream 1 global Interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{DMA2\_Stream2\_IRQn@{DMA2\_Stream2\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!DMA2\_Stream2\_IRQn@{DMA2\_Stream2\_IRQn}}}\label{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083abf5e189f3ac7aad9f65e65ea5a0f3b36} 
DMA2\+\_\+\+Stream2\+\_\+\+IRQn&DMA2 Stream 2 global Interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{DMA2\_Stream3\_IRQn@{DMA2\_Stream3\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!DMA2\_Stream3\_IRQn@{DMA2\_Stream3\_IRQn}}}\label{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a3ff8f3439f509e6e985eb960e63e1be4} 
DMA2\+\_\+\+Stream3\+\_\+\+IRQn&DMA2 Stream 3 global Interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{DMA2\_Stream4\_IRQn@{DMA2\_Stream4\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!DMA2\_Stream4\_IRQn@{DMA2\_Stream4\_IRQn}}}\label{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083ae54eb8b30273b38a0576f75aba24eec0} 
DMA2\+\_\+\+Stream4\+\_\+\+IRQn&DMA2 Stream 4 global Interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ETH\_IRQn@{ETH\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!ETH\_IRQn@{ETH\_IRQn}}}\label{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083ad71328dd95461b7c55b568cf25966f6a} 
ETH\+\_\+\+IRQn&Ethernet global Interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ETH\_WKUP\_IRQn@{ETH\_WKUP\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!ETH\_WKUP\_IRQn@{ETH\_WKUP\_IRQn}}}\label{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a0485578005e12c2e2c0fb253a844ec6f} 
ETH\+\_\+\+WKUP\+\_\+\+IRQn&Ethernet Wakeup through EXTI line Interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{CAN2\_TX\_IRQn@{CAN2\_TX\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!CAN2\_TX\_IRQn@{CAN2\_TX\_IRQn}}}\label{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083af6b8fbc990ac71c8425647bb684788a4} 
CAN2\+\_\+\+TX\+\_\+\+IRQn&CAN2 TX Interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{CAN2\_RX0\_IRQn@{CAN2\_RX0\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!CAN2\_RX0\_IRQn@{CAN2\_RX0\_IRQn}}}\label{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a851fd2f2ab1418710e7da80e1bdf348a} 
CAN2\+\_\+\+RX0\+\_\+\+IRQn&CAN2 RX0 Interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{CAN2\_RX1\_IRQn@{CAN2\_RX1\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!CAN2\_RX1\_IRQn@{CAN2\_RX1\_IRQn}}}\label{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083ab5023ff845be31a488ab63a0b8cf2b7a} 
CAN2\+\_\+\+RX1\+\_\+\+IRQn&CAN2 RX1 Interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{CAN2\_SCE\_IRQn@{CAN2\_SCE\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!CAN2\_SCE\_IRQn@{CAN2\_SCE\_IRQn}}}\label{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a56c0b5758f26f31494e74aab9273f9fd} 
CAN2\+\_\+\+SCE\+\_\+\+IRQn&CAN2 SCE Interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{OTG\_FS\_IRQn@{OTG\_FS\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!OTG\_FS\_IRQn@{OTG\_FS\_IRQn}}}\label{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083aa60a30b7ef03446a46fd72e084911f7e} 
OTG\+\_\+\+FS\+\_\+\+IRQn&USB OTG FS global Interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{DMA2\_Stream5\_IRQn@{DMA2\_Stream5\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!DMA2\_Stream5\_IRQn@{DMA2\_Stream5\_IRQn}}}\label{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a933d4686213973abc01845a3da1c8a03} 
DMA2\+\_\+\+Stream5\+\_\+\+IRQn&DMA2 Stream 5 global interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{DMA2\_Stream6\_IRQn@{DMA2\_Stream6\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!DMA2\_Stream6\_IRQn@{DMA2\_Stream6\_IRQn}}}\label{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a21570761ad0b5ed751adc831691b7800} 
DMA2\+\_\+\+Stream6\+\_\+\+IRQn&DMA2 Stream 6 global interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{DMA2\_Stream7\_IRQn@{DMA2\_Stream7\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!DMA2\_Stream7\_IRQn@{DMA2\_Stream7\_IRQn}}}\label{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a3d4cc0cd9b4d71e7ee002c4f8c1f8a77} 
DMA2\+\_\+\+Stream7\+\_\+\+IRQn&DMA2 Stream 7 global interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{USART6\_IRQn@{USART6\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!USART6\_IRQn@{USART6\_IRQn}}}\label{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083aa92bcb2bc3a87be869f05c5b07f04b8c} 
USART6\+\_\+\+IRQn&USART6 global interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{I2C3\_EV\_IRQn@{I2C3\_EV\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!I2C3\_EV\_IRQn@{I2C3\_EV\_IRQn}}}\label{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a8326db2d570cb865ffa1d49fa29d562a} 
I2\+C3\+\_\+\+EV\+\_\+\+IRQn&I2\+C3 event interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{I2C3\_ER\_IRQn@{I2C3\_ER\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!I2C3\_ER\_IRQn@{I2C3\_ER\_IRQn}}}\label{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a6e954232d164a6942ebc7a6bd6f7736e} 
I2\+C3\+\_\+\+ER\+\_\+\+IRQn&I2\+C3 error interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{OTG\_HS\_EP1\_OUT\_IRQn@{OTG\_HS\_EP1\_OUT\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!OTG\_HS\_EP1\_OUT\_IRQn@{OTG\_HS\_EP1\_OUT\_IRQn}}}\label{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a60b6cc4b6dbeca39e29a475d26c9e080} 
OTG\+\_\+\+HS\+\_\+\+EP1\+\_\+\+OUT\+\_\+\+IRQn&USB OTG HS End Point 1 Out global interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{OTG\_HS\_EP1\_IN\_IRQn@{OTG\_HS\_EP1\_IN\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!OTG\_HS\_EP1\_IN\_IRQn@{OTG\_HS\_EP1\_IN\_IRQn}}}\label{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a1b040a7f76278a73cf5ea4c51f1be047} 
OTG\+\_\+\+HS\+\_\+\+EP1\+\_\+\+IN\+\_\+\+IRQn&USB OTG HS End Point 1 In global interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{OTG\_HS\_WKUP\_IRQn@{OTG\_HS\_WKUP\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!OTG\_HS\_WKUP\_IRQn@{OTG\_HS\_WKUP\_IRQn}}}\label{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a9e5c9d81dd3985a88094f8158c0f0267} 
OTG\+\_\+\+HS\+\_\+\+WKUP\+\_\+\+IRQn&USB OTG HS Wakeup through EXTI interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{OTG\_HS\_IRQn@{OTG\_HS\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!OTG\_HS\_IRQn@{OTG\_HS\_IRQn}}}\label{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083aad2d5e47d27fe3a02f7059b20bb729c0} 
OTG\+\_\+\+HS\+\_\+\+IRQn&USB OTG HS global interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{DCMI\_IRQn@{DCMI\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!DCMI\_IRQn@{DCMI\_IRQn}}}\label{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083ace3c0fc2c4d05a7c02e3c987da5bc8e8} 
DCMI\+\_\+\+IRQn&DCMI global interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{CRYP\_IRQn@{CRYP\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!CRYP\_IRQn@{CRYP\_IRQn}}}\label{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a70c9645bf48ca539510cc8f7d974f017} 
CRYP\+\_\+\+IRQn&CRYP crypto global interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{HASH\_RNG\_IRQn@{HASH\_RNG\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!HASH\_RNG\_IRQn@{HASH\_RNG\_IRQn}}}\label{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a86a161642b54055f9bbea3937e6352de} 
HASH\+\_\+\+RNG\+\_\+\+IRQn&Hash and Rng global interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{FPU\_IRQn@{FPU\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!FPU\_IRQn@{FPU\_IRQn}}}\label{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083aa6b8ff01b016a798c6e639728c179e4f} 
FPU\+\_\+\+IRQn&FPU global interrupt ~\newline
 \\
\hline

\end{DoxyEnumFields}
