
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 1000000
Simulation Instructions: 29000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 1600 MT/s

CPU 0 runs /home/jiaqi/CA_Grad_Lab/lab/traces/hmmer-317520157280-trace.gz
CPU 0 Bimodal branch predictor
CPU 0 L1D next line prefetcher
CPU 0 L2C IP-based stride prefetcher
Initialize SRRIP state

Warmup complete CPU 0 instructions: 1000002 cycles: 659895 (Simulation time: 0 hr 0 min 5 sec) 

Heartbeat CPU 0 instructions: 10000002 cycles: 9013068 heartbeat IPC: 1.1095 cumulative IPC: 1.07743 (Simulation time: 0 hr 0 min 44 sec) 
Heartbeat CPU 0 instructions: 20000000 cycles: 18217044 heartbeat IPC: 1.08649 cumulative IPC: 1.08218 (Simulation time: 0 hr 1 min 28 sec) 
*** Reached end of trace for Core: 0 Repeating trace: /home/jiaqi/CA_Grad_Lab/lab/traces/hmmer-317520157280-trace.gz
Heartbeat CPU 0 instructions: 30000002 cycles: 27430352 heartbeat IPC: 1.08539 cumulative IPC: 1.08328 (Simulation time: 0 hr 2 min 14 sec) 
Finished CPU 0 instructions: 29000000 cycles: 26770457 cumulative IPC: 1.08328 (Simulation time: 0 hr 2 min 14 sec) 

CPU 0 Branch Prediction Accuracy: 99.544% MPKI: 0.219103

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.08328 instructions: 29000000 cycles: 26770457
L1D TOTAL     ACCESS:   17838720  HIT:   17677593  MISS:     161127
L1D LOAD      ACCESS:    9341361  HIT:    9332991  MISS:       8370
L1D RFO       ACCESS:    2625420  HIT:    2595204  MISS:      30216
L1D PREFETCH  ACCESS:    5871939  HIT:    5749398  MISS:     122541
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1D PREFETCH  REQUESTED:    9746563  ISSUED:    9633545  USEFUL:     121050  USELESS:       5908
L1I TOTAL     ACCESS:    7370392  HIT:    7370321  MISS:         71
L1I LOAD      ACCESS:    7370392  HIT:    7370321  MISS:         71
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L2C TOTAL     ACCESS:     250775  HIT:     157293  MISS:      93482
L2C LOAD      ACCESS:       8417  HIT:       6753  MISS:       1664
L2C RFO       ACCESS:      30213  HIT:       1081  MISS:      29132
L2C PREFETCH  ACCESS:     125740  HIT:      63075  MISS:      62665
L2C WRITEBACK ACCESS:      86405  HIT:      86384  MISS:         21
L2C PREFETCH  REQUESTED:       3547  ISSUED:       3547  USEFUL:       1999  USELESS:      60726
LLC TOTAL     ACCESS:     176532  HIT:     150548  MISS:      25984
LLC LOAD      ACCESS:       1664  HIT:       1559  MISS:        105
LLC RFO       ACCESS:      29132  HIT:      20311  MISS:       8821
LLC PREFETCH  ACCESS:      62668  HIT:      45721  MISS:      16947
LLC WRITEBACK ACCESS:      83068  HIT:      82957  MISS:        111
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:        824  USELESS:        327
Major fault: 0 Minor fault: 558
CPU 0 L1D next line prefetcher final stats
CPU 0 L2C PC-based stride prefetcher final stats

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      24143  ROW_BUFFER_MISS:       1699
 DBUS_CONGESTED:       3030
 WQ ROW_BUFFER_HIT:        188  ROW_BUFFER_MISS:        150  FULL:          0

 AVG_CONGESTED_CYCLE: 13
