/*
 *  Copyright 2008 by Texas Instruments Incorporated.
 *
 *  All rights reserved. Property of Texas Instruments Incorporated.
 *  Restricted rights to use, duplicate or disclose this code are
 *  granted through contract.
 *
 */

/*
 *  ======== audio_copy.cfg ========
 */

/* set up OSAL */
var osalGlobal = xdc.useModule('ti.sdo.ce.osal.Global');
osalGlobal.runtimeEnv = osalGlobal.DSPLINK_BIOS;

/* configure default memory seg id to BIOS-defined "DDR2" */
osalGlobal.defaultMemSegId = "DDR2";

/* activate BIOS logging module */
var LogServer = xdc.useModule('ti.sdo.ce.bioslog.LogServer');

/* get various codec modules; i.e., implementation of codecs */
var AUDDEC_COPY =
    xdc.useModule('ti.sdo.ce.examples.codecs.auddec_copy.AUDDEC_COPY');
var AUDENC_COPY =
    xdc.useModule('ti.sdo.ce.examples.codecs.audenc_copy.AUDENC_COPY');

/*
 *  ======== Server Configuration ========
 */
var Server = xdc.useModule('ti.sdo.ce.Server');
Server.threadAttrs.stackSize = 2048;
Server.threadAttrs.priority = Server.MINPRI;
Server.autoGenScratchSizeArrays = true;

Server.algs = [
    {name: "auddec_copy", mod: AUDDEC_COPY, threadAttrs: {
        stackMemId: 0, priority: Server.MINPRI + 1}
    },
    {name: "audenc_copy", mod: AUDENC_COPY, threadAttrs: {
        stackMemId: 0, priority: Server.MINPRI + 1}
    },
];

/*
 * Note that we presume this server runs on a system with DSKT2 and DMAN3,
 * so we configure those modules here.
 */

/*
 *  ======== DSKT2 (XDAIS Alg. memory alocation ) configuration ========
 */
var DSKT2 = xdc.useModule('ti.sdo.fc.dskt2.DSKT2');
DSKT2.DARAM0     = "DDRALGHEAP";
DSKT2.DARAM1     = "DDRALGHEAP";
DSKT2.DARAM2     = "DDRALGHEAP";
DSKT2.SARAM0     = "DDRALGHEAP";
DSKT2.SARAM1     = "DDRALGHEAP";
DSKT2.SARAM2     = "DDRALGHEAP";
DSKT2.ESDATA     = "DDRALGHEAP";
DSKT2.IPROG      = "DDRALGHEAP";
DSKT2.EPROG      = "DDRALGHEAP";
DSKT2.DSKT2_HEAP = "DDR2";

/*
 *  ======== DMAN3 (DMA manager) configuration ========
 *  We assume PaRams 0..95 are taken by the Arm drivers. We reserve
 *  all the rest, up to 127 (there are 128 PaRam sets on DM6446).
 *  DMAN3 takes TCC's 32 through 63 (hence the High TCC mask is 0xFFFFFFFF
 *  and the Low TCC mask is 0).
 */
var DMAN3 = xdc.useModule('ti.sdo.fc.dman3.DMAN3');
DMAN3.heapInternal = "L1DHEAP";
DMAN3.heapExternal = "DDR2";

DMAN3.paRamBaseIndex     = 96;
DMAN3.numPaRamEntries    = 32;
DMAN3.tccAllocationMaskH = 0xffffffff;
DMAN3.tccAllocationMaskL = 0x00000000;
/*
 *  @(#) ti.sdo.ce.examples.apps.server_api_example.audio_server; 1,0,0,107; 9-9-2008 02:01:05; /db/atree/library/trees/ce-h27x/src/
 */

