{
  "module_name": "cxgb3_ctl_defs.h",
  "hash_id": "90535645811e43f755124a4c06acf2f6a0b13fd488b2304397896eb26e727445",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/ethernet/chelsio/cxgb3/cxgb3_ctl_defs.h",
  "human_readable_source": " \n#ifndef _CXGB3_OFFLOAD_CTL_DEFS_H\n#define _CXGB3_OFFLOAD_CTL_DEFS_H\n\nenum {\n\tGET_MAX_OUTSTANDING_WR \t= 0,\n\tGET_TX_MAX_CHUNK\t= 1,\n\tGET_TID_RANGE\t\t= 2,\n\tGET_STID_RANGE\t\t= 3,\n\tGET_RTBL_RANGE\t\t= 4,\n\tGET_L2T_CAPACITY\t= 5,\n\tGET_MTUS\t\t= 6,\n\tGET_WR_LEN\t\t= 7,\n\tGET_IFF_FROM_MAC\t= 8,\n\tGET_DDP_PARAMS\t\t= 9,\n\tGET_PORTS\t\t= 10,\n\n\tULP_ISCSI_GET_PARAMS\t= 11,\n\tULP_ISCSI_SET_PARAMS\t= 12,\n\n\tRDMA_GET_PARAMS\t\t= 13,\n\tRDMA_CQ_OP\t\t= 14,\n\tRDMA_CQ_SETUP\t\t= 15,\n\tRDMA_CQ_DISABLE\t\t= 16,\n\tRDMA_CTRL_QP_SETUP\t= 17,\n\tRDMA_GET_MEM\t\t= 18,\n\tRDMA_GET_MIB\t\t= 19,\n\n\tGET_RX_PAGE_INFO\t= 50,\n\tGET_ISCSI_IPV4ADDR\t= 51,\n\n\tGET_EMBEDDED_INFO\t= 70,\n};\n\n \nstruct tid_range {\n\tunsigned int base;\t \n\tunsigned int num;\t \n};\n\n \nstruct mtutab {\n\tunsigned int size;\t \n\tconst unsigned short *mtus;\t \n};\n\nstruct net_device;\n\n \nstruct iff_mac {\n\tstruct net_device *dev;\t \n\tconst unsigned char *mac_addr;\t \n\tu16 vlan_tag;\n};\n\n \nstruct iscsi_ipv4addr {\n\tstruct net_device *dev;\t \n\t__be32 ipv4addr;\t \n};\n\nstruct pci_dev;\n\n \nstruct ddp_params {\n\tunsigned int llimit;\t \n\tunsigned int ulimit;\t \n\tunsigned int tag_mask;\t \n\tstruct pci_dev *pdev;\n};\n\nstruct adap_ports {\n\tunsigned int nports;\t \n\tstruct net_device *lldevs[2];\n};\n\n \nstruct ulp_iscsi_info {\n\tunsigned int offset;\n\tunsigned int llimit;\n\tunsigned int ulimit;\n\tunsigned int tagmask;\n\tu8 pgsz_factor[4];\n\tunsigned int max_rxsz;\n\tunsigned int max_txsz;\n\tstruct pci_dev *pdev;\n};\n\n \nstruct rdma_info {\n\tunsigned int tpt_base;\t \n\tunsigned int tpt_top;\t \n\tunsigned int pbl_base;\t \n\tunsigned int pbl_top;\t \n\tunsigned int rqt_base;\t \n\tunsigned int rqt_top;\t \n\tunsigned int udbell_len;\t \n\tunsigned long udbell_physbase;\t \n\tvoid __iomem *kdb_addr;\t \n\tstruct pci_dev *pdev;\t \n};\n\n \nstruct rdma_cq_op {\n\tunsigned int id;\n\tunsigned int op;\n\tunsigned int credits;\n};\n\n \nstruct rdma_cq_setup {\n\tunsigned int id;\n\tunsigned long long base_addr;\n\tunsigned int size;\n\tunsigned int credits;\n\tunsigned int credit_thres;\n\tunsigned int ovfl_mode;\n};\n\n \nstruct rdma_ctrlqp_setup {\n\tunsigned long long base_addr;\n\tunsigned int size;\n};\n\n \nstruct ofld_page_info {\n\tunsigned int page_size;   \n\tunsigned int num;         \n};\n\n \nstruct ch_embedded_info {\n\tu32 fw_vers;\n\tu32 tp_vers;\n};\n#endif\t\t\t\t \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}