---
Created: 2023-10-30
Type: Uni Note
Class:
  - "[[Progettazione Sistemi Digitali (class)]]"
Related:
  - "[[HDL (hardware description language)]]"
Completed: false
---
---
## Index
1. [[]]

---
**Two types of modules:**
- Behavioral modules
- 

---
## Synthesis


---
## Syntax
- **Case sensitive:**
- **No nam...**

---
## Structural modeling - hierarchy
``` verylog
module and3 (input logic a)

mudule inv(input a output y)

```
---