============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.10-p001_1
  Generated on:           Nov 25 2024  10:20:17 pm
  Module:                 FADD_dual_mode_pipelined
  Technology library:     slow_vdd1v0 1.0
  Operating conditions:   PVT_0P9V_125C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

            Pin                       Type       Fanout Load Slew Delay Arrival   
                                                        (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------
(clock CLK)                        launch                                     0 R 
(constraint.sdc_line_13_62_1)      ext delay                      +1000    1000 R 
i_A[1]                             in port            4  2.9    0    +0    1000 R 
e_module/i_A[1] 
  gt_40_27_g1758/A                                                   +0    1000   
  gt_40_27_g1758/Y                 CLKINVX6HVT        3  1.7   30   +25    1025 F 
  gt_40_27_g1678/B                                                   +0    1025   
  gt_40_27_g1678/Y                 NOR2X4HVT          1  0.7   46   +49    1074 R 
  gt_40_27_g1637/B                                                   +0    1074   
  gt_40_27_g1637/Y                 NOR2X2HVT          1  0.3   44   +54    1128 F 
  gt_40_27_g1593/B                                                   +0    1128   
  gt_40_27_g1593/Y                 NOR2X1HVT          1  0.3   54   +64    1192 R 
  gt_40_27_g1570/B                                                   +0    1192   
  gt_40_27_g1570/Y                 NOR2X1HVT          1  0.2   44   +64    1255 F 
  gt_40_27_g1543/A1N                                                 +0    1255   
  gt_40_27_g1543/Y                 AOI2BB1XLHVT       1  0.2   54  +123    1378 F 
  gt_40_27_g1535/A0N                                                 +0    1378   
  gt_40_27_g1535/Y                 AOI2BB1X1HVT       1  0.3   49  +157    1536 F 
  gt_40_27_g1531/B                                                   +0    1536   
  gt_40_27_g1531/Y                 NOR2X1HVT          1  0.3   56   +66    1602 R 
  gt_40_27_g1527/B                                                   +0    1602   
  gt_40_27_g1527/Y                 NOR2X1HVT          1  0.3   50   +68    1670 F 
  gt_40_27_g1525/B                                                   +0    1670   
  gt_40_27_g1525/Y                 NOR2BX1HVT         1  0.3   55   +67    1737 R 
  gt_40_27_g1524/B                                                   +0    1737   
  gt_40_27_g1524/Y                 NOR2X1HVT          1  0.6   61   +74    1811 F 
  gt_40_27_g1523/B                                                   +0    1811   
  gt_40_27_g1523/Y                 NOR2X2HVT          2  1.5   87   +89    1900 R 
  fopt52/A                                                           +0    1900   
  fopt52/Y                         CLKINVX4HVT        3  3.3   72   +90    1990 F 
  fopt50/A                                                           +0    1990   
  fopt50/Y                         BUFX3HVT           3  1.1   42  +117    2107 F 
  fopt49/A                                                           +0    2107   
  fopt49/Y                         INVX2HVT           2  0.6   26   +40    2147 R 
  g15078/B                                                           +0    2147   
  g15078/Y                         NOR2BX1HVT         1  0.6   60   +52    2200 F 
  g15000/B0                                                          +0    2200   
  g15000/Y                         AOI21X2HVT         3  0.7   68   +84    2283 R 
  g14924/B                                                           +0    2283   
  g14924/Y                         NAND2X1HVT         1  0.2   81  +102    2385 F 
  g14832/A                                                           +0    2385   
  g14832/Y                         OR2XLHVT           1  0.3   48  +155    2540 F 
  g14781/B                                                           +0    2540   
  g14781/Y                         NOR3X1HVT          1  0.3   95  +116    2656 R 
  g14772/B                                                           +0    2656   
  g14772/Y                         NAND2X1HVT         2  0.5  112  +136    2792 F 
  g14437__1666/B                                                     +0    2792   
  g14437__1666/Y                   NOR2X1HVT          1  0.7   83  +119    2910 R 
  g14424__1881/B                                                     +0    2910   
  g14424__1881/Y                   NAND2X2HVT         2  0.6   96  +116    3026 F 
  g14416__3680/A2                                                    +0    3026   
  g14416__3680/Y                   OAI31X1HVT         1  0.2   97  +132    3158 R 
e_module/e_large_frac00[1] 
p0/e_large_frac00[1] 
  g5549/A1N                                                          +0    3158   
  g5549/Y                          OAI2BB1XLHVT       1  0.2   40  +197    3355 R 
  a_large_frac00_reg[1]/D     <<<  DFFXLHVT                          +0    3355   
  a_large_frac00_reg[1]/CK         setup                      100  +169    3525 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock CLK)                        capture                                 2500 R 
                                   uncertainty                      -10    2490 R 
----------------------------------------------------------------------------------
Cost Group   : 'CLK' (path_group 'CLK')
Timing slack :   -1035ps (TIMING VIOLATION)
Start-point  : i_A[1]
End-point    : p0/a_large_frac00_reg[1]/D

