
transmitter_demolition_robot.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a924  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000006e4  0800aac4  0800aac4  0000bac4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b1a8  0800b1a8  0000d14c  2**0
                  CONTENTS
  4 .ARM          00000008  0800b1a8  0800b1a8  0000c1a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b1b0  0800b1b0  0000d14c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b1b0  0800b1b0  0000c1b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800b1b4  0800b1b4  0000c1b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000014c  20000000  0800b1b8  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000265c  2000014c  0800b304  0000d14c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200027a8  0800b304  0000d7a8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000d14c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00019469  00000000  00000000  0000d17c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000470d  00000000  00000000  000265e5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000013d8  00000000  00000000  0002acf8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000f1d  00000000  00000000  0002c0d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001bfca  00000000  00000000  0002cfed  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001d1f7  00000000  00000000  00048fb7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00098251  00000000  00000000  000661ae  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000fe3ff  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000552c  00000000  00000000  000fe444  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000087  00000000  00000000  00103970  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	2000014c 	.word	0x2000014c
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800aaac 	.word	0x0800aaac

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000150 	.word	0x20000150
 80001dc:	0800aaac 	.word	0x0800aaac

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80002a4:	f000 b96a 	b.w	800057c <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	460c      	mov	r4, r1
 80002c8:	2b00      	cmp	r3, #0
 80002ca:	d14e      	bne.n	800036a <__udivmoddi4+0xaa>
 80002cc:	4694      	mov	ip, r2
 80002ce:	458c      	cmp	ip, r1
 80002d0:	4686      	mov	lr, r0
 80002d2:	fab2 f282 	clz	r2, r2
 80002d6:	d962      	bls.n	800039e <__udivmoddi4+0xde>
 80002d8:	b14a      	cbz	r2, 80002ee <__udivmoddi4+0x2e>
 80002da:	f1c2 0320 	rsb	r3, r2, #32
 80002de:	4091      	lsls	r1, r2
 80002e0:	fa20 f303 	lsr.w	r3, r0, r3
 80002e4:	fa0c fc02 	lsl.w	ip, ip, r2
 80002e8:	4319      	orrs	r1, r3
 80002ea:	fa00 fe02 	lsl.w	lr, r0, r2
 80002ee:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002f2:	fa1f f68c 	uxth.w	r6, ip
 80002f6:	fbb1 f4f7 	udiv	r4, r1, r7
 80002fa:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002fe:	fb07 1114 	mls	r1, r7, r4, r1
 8000302:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000306:	fb04 f106 	mul.w	r1, r4, r6
 800030a:	4299      	cmp	r1, r3
 800030c:	d90a      	bls.n	8000324 <__udivmoddi4+0x64>
 800030e:	eb1c 0303 	adds.w	r3, ip, r3
 8000312:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 8000316:	f080 8112 	bcs.w	800053e <__udivmoddi4+0x27e>
 800031a:	4299      	cmp	r1, r3
 800031c:	f240 810f 	bls.w	800053e <__udivmoddi4+0x27e>
 8000320:	3c02      	subs	r4, #2
 8000322:	4463      	add	r3, ip
 8000324:	1a59      	subs	r1, r3, r1
 8000326:	fa1f f38e 	uxth.w	r3, lr
 800032a:	fbb1 f0f7 	udiv	r0, r1, r7
 800032e:	fb07 1110 	mls	r1, r7, r0, r1
 8000332:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000336:	fb00 f606 	mul.w	r6, r0, r6
 800033a:	429e      	cmp	r6, r3
 800033c:	d90a      	bls.n	8000354 <__udivmoddi4+0x94>
 800033e:	eb1c 0303 	adds.w	r3, ip, r3
 8000342:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 8000346:	f080 80fc 	bcs.w	8000542 <__udivmoddi4+0x282>
 800034a:	429e      	cmp	r6, r3
 800034c:	f240 80f9 	bls.w	8000542 <__udivmoddi4+0x282>
 8000350:	4463      	add	r3, ip
 8000352:	3802      	subs	r0, #2
 8000354:	1b9b      	subs	r3, r3, r6
 8000356:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800035a:	2100      	movs	r1, #0
 800035c:	b11d      	cbz	r5, 8000366 <__udivmoddi4+0xa6>
 800035e:	40d3      	lsrs	r3, r2
 8000360:	2200      	movs	r2, #0
 8000362:	e9c5 3200 	strd	r3, r2, [r5]
 8000366:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036a:	428b      	cmp	r3, r1
 800036c:	d905      	bls.n	800037a <__udivmoddi4+0xba>
 800036e:	b10d      	cbz	r5, 8000374 <__udivmoddi4+0xb4>
 8000370:	e9c5 0100 	strd	r0, r1, [r5]
 8000374:	2100      	movs	r1, #0
 8000376:	4608      	mov	r0, r1
 8000378:	e7f5      	b.n	8000366 <__udivmoddi4+0xa6>
 800037a:	fab3 f183 	clz	r1, r3
 800037e:	2900      	cmp	r1, #0
 8000380:	d146      	bne.n	8000410 <__udivmoddi4+0x150>
 8000382:	42a3      	cmp	r3, r4
 8000384:	d302      	bcc.n	800038c <__udivmoddi4+0xcc>
 8000386:	4290      	cmp	r0, r2
 8000388:	f0c0 80f0 	bcc.w	800056c <__udivmoddi4+0x2ac>
 800038c:	1a86      	subs	r6, r0, r2
 800038e:	eb64 0303 	sbc.w	r3, r4, r3
 8000392:	2001      	movs	r0, #1
 8000394:	2d00      	cmp	r5, #0
 8000396:	d0e6      	beq.n	8000366 <__udivmoddi4+0xa6>
 8000398:	e9c5 6300 	strd	r6, r3, [r5]
 800039c:	e7e3      	b.n	8000366 <__udivmoddi4+0xa6>
 800039e:	2a00      	cmp	r2, #0
 80003a0:	f040 8090 	bne.w	80004c4 <__udivmoddi4+0x204>
 80003a4:	eba1 040c 	sub.w	r4, r1, ip
 80003a8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003ac:	fa1f f78c 	uxth.w	r7, ip
 80003b0:	2101      	movs	r1, #1
 80003b2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003b6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003ba:	fb08 4416 	mls	r4, r8, r6, r4
 80003be:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003c2:	fb07 f006 	mul.w	r0, r7, r6
 80003c6:	4298      	cmp	r0, r3
 80003c8:	d908      	bls.n	80003dc <__udivmoddi4+0x11c>
 80003ca:	eb1c 0303 	adds.w	r3, ip, r3
 80003ce:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 80003d2:	d202      	bcs.n	80003da <__udivmoddi4+0x11a>
 80003d4:	4298      	cmp	r0, r3
 80003d6:	f200 80cd 	bhi.w	8000574 <__udivmoddi4+0x2b4>
 80003da:	4626      	mov	r6, r4
 80003dc:	1a1c      	subs	r4, r3, r0
 80003de:	fa1f f38e 	uxth.w	r3, lr
 80003e2:	fbb4 f0f8 	udiv	r0, r4, r8
 80003e6:	fb08 4410 	mls	r4, r8, r0, r4
 80003ea:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003ee:	fb00 f707 	mul.w	r7, r0, r7
 80003f2:	429f      	cmp	r7, r3
 80003f4:	d908      	bls.n	8000408 <__udivmoddi4+0x148>
 80003f6:	eb1c 0303 	adds.w	r3, ip, r3
 80003fa:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 80003fe:	d202      	bcs.n	8000406 <__udivmoddi4+0x146>
 8000400:	429f      	cmp	r7, r3
 8000402:	f200 80b0 	bhi.w	8000566 <__udivmoddi4+0x2a6>
 8000406:	4620      	mov	r0, r4
 8000408:	1bdb      	subs	r3, r3, r7
 800040a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800040e:	e7a5      	b.n	800035c <__udivmoddi4+0x9c>
 8000410:	f1c1 0620 	rsb	r6, r1, #32
 8000414:	408b      	lsls	r3, r1
 8000416:	fa22 f706 	lsr.w	r7, r2, r6
 800041a:	431f      	orrs	r7, r3
 800041c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000420:	fa04 f301 	lsl.w	r3, r4, r1
 8000424:	ea43 030c 	orr.w	r3, r3, ip
 8000428:	40f4      	lsrs	r4, r6
 800042a:	fa00 f801 	lsl.w	r8, r0, r1
 800042e:	0c38      	lsrs	r0, r7, #16
 8000430:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000434:	fbb4 fef0 	udiv	lr, r4, r0
 8000438:	fa1f fc87 	uxth.w	ip, r7
 800043c:	fb00 441e 	mls	r4, r0, lr, r4
 8000440:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000444:	fb0e f90c 	mul.w	r9, lr, ip
 8000448:	45a1      	cmp	r9, r4
 800044a:	fa02 f201 	lsl.w	r2, r2, r1
 800044e:	d90a      	bls.n	8000466 <__udivmoddi4+0x1a6>
 8000450:	193c      	adds	r4, r7, r4
 8000452:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 8000456:	f080 8084 	bcs.w	8000562 <__udivmoddi4+0x2a2>
 800045a:	45a1      	cmp	r9, r4
 800045c:	f240 8081 	bls.w	8000562 <__udivmoddi4+0x2a2>
 8000460:	f1ae 0e02 	sub.w	lr, lr, #2
 8000464:	443c      	add	r4, r7
 8000466:	eba4 0409 	sub.w	r4, r4, r9
 800046a:	fa1f f983 	uxth.w	r9, r3
 800046e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000472:	fb00 4413 	mls	r4, r0, r3, r4
 8000476:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800047a:	fb03 fc0c 	mul.w	ip, r3, ip
 800047e:	45a4      	cmp	ip, r4
 8000480:	d907      	bls.n	8000492 <__udivmoddi4+0x1d2>
 8000482:	193c      	adds	r4, r7, r4
 8000484:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 8000488:	d267      	bcs.n	800055a <__udivmoddi4+0x29a>
 800048a:	45a4      	cmp	ip, r4
 800048c:	d965      	bls.n	800055a <__udivmoddi4+0x29a>
 800048e:	3b02      	subs	r3, #2
 8000490:	443c      	add	r4, r7
 8000492:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000496:	fba0 9302 	umull	r9, r3, r0, r2
 800049a:	eba4 040c 	sub.w	r4, r4, ip
 800049e:	429c      	cmp	r4, r3
 80004a0:	46ce      	mov	lr, r9
 80004a2:	469c      	mov	ip, r3
 80004a4:	d351      	bcc.n	800054a <__udivmoddi4+0x28a>
 80004a6:	d04e      	beq.n	8000546 <__udivmoddi4+0x286>
 80004a8:	b155      	cbz	r5, 80004c0 <__udivmoddi4+0x200>
 80004aa:	ebb8 030e 	subs.w	r3, r8, lr
 80004ae:	eb64 040c 	sbc.w	r4, r4, ip
 80004b2:	fa04 f606 	lsl.w	r6, r4, r6
 80004b6:	40cb      	lsrs	r3, r1
 80004b8:	431e      	orrs	r6, r3
 80004ba:	40cc      	lsrs	r4, r1
 80004bc:	e9c5 6400 	strd	r6, r4, [r5]
 80004c0:	2100      	movs	r1, #0
 80004c2:	e750      	b.n	8000366 <__udivmoddi4+0xa6>
 80004c4:	f1c2 0320 	rsb	r3, r2, #32
 80004c8:	fa20 f103 	lsr.w	r1, r0, r3
 80004cc:	fa0c fc02 	lsl.w	ip, ip, r2
 80004d0:	fa24 f303 	lsr.w	r3, r4, r3
 80004d4:	4094      	lsls	r4, r2
 80004d6:	430c      	orrs	r4, r1
 80004d8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004dc:	fa00 fe02 	lsl.w	lr, r0, r2
 80004e0:	fa1f f78c 	uxth.w	r7, ip
 80004e4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004e8:	fb08 3110 	mls	r1, r8, r0, r3
 80004ec:	0c23      	lsrs	r3, r4, #16
 80004ee:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004f2:	fb00 f107 	mul.w	r1, r0, r7
 80004f6:	4299      	cmp	r1, r3
 80004f8:	d908      	bls.n	800050c <__udivmoddi4+0x24c>
 80004fa:	eb1c 0303 	adds.w	r3, ip, r3
 80004fe:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 8000502:	d22c      	bcs.n	800055e <__udivmoddi4+0x29e>
 8000504:	4299      	cmp	r1, r3
 8000506:	d92a      	bls.n	800055e <__udivmoddi4+0x29e>
 8000508:	3802      	subs	r0, #2
 800050a:	4463      	add	r3, ip
 800050c:	1a5b      	subs	r3, r3, r1
 800050e:	b2a4      	uxth	r4, r4
 8000510:	fbb3 f1f8 	udiv	r1, r3, r8
 8000514:	fb08 3311 	mls	r3, r8, r1, r3
 8000518:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800051c:	fb01 f307 	mul.w	r3, r1, r7
 8000520:	42a3      	cmp	r3, r4
 8000522:	d908      	bls.n	8000536 <__udivmoddi4+0x276>
 8000524:	eb1c 0404 	adds.w	r4, ip, r4
 8000528:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 800052c:	d213      	bcs.n	8000556 <__udivmoddi4+0x296>
 800052e:	42a3      	cmp	r3, r4
 8000530:	d911      	bls.n	8000556 <__udivmoddi4+0x296>
 8000532:	3902      	subs	r1, #2
 8000534:	4464      	add	r4, ip
 8000536:	1ae4      	subs	r4, r4, r3
 8000538:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800053c:	e739      	b.n	80003b2 <__udivmoddi4+0xf2>
 800053e:	4604      	mov	r4, r0
 8000540:	e6f0      	b.n	8000324 <__udivmoddi4+0x64>
 8000542:	4608      	mov	r0, r1
 8000544:	e706      	b.n	8000354 <__udivmoddi4+0x94>
 8000546:	45c8      	cmp	r8, r9
 8000548:	d2ae      	bcs.n	80004a8 <__udivmoddi4+0x1e8>
 800054a:	ebb9 0e02 	subs.w	lr, r9, r2
 800054e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000552:	3801      	subs	r0, #1
 8000554:	e7a8      	b.n	80004a8 <__udivmoddi4+0x1e8>
 8000556:	4631      	mov	r1, r6
 8000558:	e7ed      	b.n	8000536 <__udivmoddi4+0x276>
 800055a:	4603      	mov	r3, r0
 800055c:	e799      	b.n	8000492 <__udivmoddi4+0x1d2>
 800055e:	4630      	mov	r0, r6
 8000560:	e7d4      	b.n	800050c <__udivmoddi4+0x24c>
 8000562:	46d6      	mov	lr, sl
 8000564:	e77f      	b.n	8000466 <__udivmoddi4+0x1a6>
 8000566:	4463      	add	r3, ip
 8000568:	3802      	subs	r0, #2
 800056a:	e74d      	b.n	8000408 <__udivmoddi4+0x148>
 800056c:	4606      	mov	r6, r0
 800056e:	4623      	mov	r3, r4
 8000570:	4608      	mov	r0, r1
 8000572:	e70f      	b.n	8000394 <__udivmoddi4+0xd4>
 8000574:	3e02      	subs	r6, #2
 8000576:	4463      	add	r3, ip
 8000578:	e730      	b.n	80003dc <__udivmoddi4+0x11c>
 800057a:	bf00      	nop

0800057c <__aeabi_idiv0>:
 800057c:	4770      	bx	lr
 800057e:	bf00      	nop

08000580 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000580:	b580      	push	{r7, lr}
 8000582:	b084      	sub	sp, #16
 8000584:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000586:	463b      	mov	r3, r7
 8000588:	2200      	movs	r2, #0
 800058a:	601a      	str	r2, [r3, #0]
 800058c:	605a      	str	r2, [r3, #4]
 800058e:	609a      	str	r2, [r3, #8]
 8000590:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000592:	4b21      	ldr	r3, [pc, #132]	@ (8000618 <MX_ADC1_Init+0x98>)
 8000594:	4a21      	ldr	r2, [pc, #132]	@ (800061c <MX_ADC1_Init+0x9c>)
 8000596:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8000598:	4b1f      	ldr	r3, [pc, #124]	@ (8000618 <MX_ADC1_Init+0x98>)
 800059a:	2200      	movs	r2, #0
 800059c:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800059e:	4b1e      	ldr	r3, [pc, #120]	@ (8000618 <MX_ADC1_Init+0x98>)
 80005a0:	2200      	movs	r2, #0
 80005a2:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 80005a4:	4b1c      	ldr	r3, [pc, #112]	@ (8000618 <MX_ADC1_Init+0x98>)
 80005a6:	2200      	movs	r2, #0
 80005a8:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80005aa:	4b1b      	ldr	r3, [pc, #108]	@ (8000618 <MX_ADC1_Init+0x98>)
 80005ac:	2200      	movs	r2, #0
 80005ae:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80005b0:	4b19      	ldr	r3, [pc, #100]	@ (8000618 <MX_ADC1_Init+0x98>)
 80005b2:	2200      	movs	r2, #0
 80005b4:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80005b8:	4b17      	ldr	r3, [pc, #92]	@ (8000618 <MX_ADC1_Init+0x98>)
 80005ba:	2200      	movs	r2, #0
 80005bc:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80005be:	4b16      	ldr	r3, [pc, #88]	@ (8000618 <MX_ADC1_Init+0x98>)
 80005c0:	4a17      	ldr	r2, [pc, #92]	@ (8000620 <MX_ADC1_Init+0xa0>)
 80005c2:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80005c4:	4b14      	ldr	r3, [pc, #80]	@ (8000618 <MX_ADC1_Init+0x98>)
 80005c6:	2200      	movs	r2, #0
 80005c8:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80005ca:	4b13      	ldr	r3, [pc, #76]	@ (8000618 <MX_ADC1_Init+0x98>)
 80005cc:	2201      	movs	r2, #1
 80005ce:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80005d0:	4b11      	ldr	r3, [pc, #68]	@ (8000618 <MX_ADC1_Init+0x98>)
 80005d2:	2200      	movs	r2, #0
 80005d4:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80005d8:	4b0f      	ldr	r3, [pc, #60]	@ (8000618 <MX_ADC1_Init+0x98>)
 80005da:	2201      	movs	r2, #1
 80005dc:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80005de:	480e      	ldr	r0, [pc, #56]	@ (8000618 <MX_ADC1_Init+0x98>)
 80005e0:	f001 fab6 	bl	8001b50 <HAL_ADC_Init>
 80005e4:	4603      	mov	r3, r0
 80005e6:	2b00      	cmp	r3, #0
 80005e8:	d001      	beq.n	80005ee <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 80005ea:	f000 fc2d 	bl	8000e48 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80005ee:	2300      	movs	r3, #0
 80005f0:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80005f2:	2301      	movs	r3, #1
 80005f4:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80005f6:	2300      	movs	r3, #0
 80005f8:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80005fa:	463b      	mov	r3, r7
 80005fc:	4619      	mov	r1, r3
 80005fe:	4806      	ldr	r0, [pc, #24]	@ (8000618 <MX_ADC1_Init+0x98>)
 8000600:	f001 fc6a 	bl	8001ed8 <HAL_ADC_ConfigChannel>
 8000604:	4603      	mov	r3, r0
 8000606:	2b00      	cmp	r3, #0
 8000608:	d001      	beq.n	800060e <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 800060a:	f000 fc1d 	bl	8000e48 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800060e:	bf00      	nop
 8000610:	3710      	adds	r7, #16
 8000612:	46bd      	mov	sp, r7
 8000614:	bd80      	pop	{r7, pc}
 8000616:	bf00      	nop
 8000618:	20000168 	.word	0x20000168
 800061c:	40012000 	.word	0x40012000
 8000620:	0f000001 	.word	0x0f000001

08000624 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000624:	b580      	push	{r7, lr}
 8000626:	b08a      	sub	sp, #40	@ 0x28
 8000628:	af00      	add	r7, sp, #0
 800062a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800062c:	f107 0314 	add.w	r3, r7, #20
 8000630:	2200      	movs	r2, #0
 8000632:	601a      	str	r2, [r3, #0]
 8000634:	605a      	str	r2, [r3, #4]
 8000636:	609a      	str	r2, [r3, #8]
 8000638:	60da      	str	r2, [r3, #12]
 800063a:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 800063c:	687b      	ldr	r3, [r7, #4]
 800063e:	681b      	ldr	r3, [r3, #0]
 8000640:	4a17      	ldr	r2, [pc, #92]	@ (80006a0 <HAL_ADC_MspInit+0x7c>)
 8000642:	4293      	cmp	r3, r2
 8000644:	d127      	bne.n	8000696 <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000646:	2300      	movs	r3, #0
 8000648:	613b      	str	r3, [r7, #16]
 800064a:	4b16      	ldr	r3, [pc, #88]	@ (80006a4 <HAL_ADC_MspInit+0x80>)
 800064c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800064e:	4a15      	ldr	r2, [pc, #84]	@ (80006a4 <HAL_ADC_MspInit+0x80>)
 8000650:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000654:	6453      	str	r3, [r2, #68]	@ 0x44
 8000656:	4b13      	ldr	r3, [pc, #76]	@ (80006a4 <HAL_ADC_MspInit+0x80>)
 8000658:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800065a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800065e:	613b      	str	r3, [r7, #16]
 8000660:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000662:	2300      	movs	r3, #0
 8000664:	60fb      	str	r3, [r7, #12]
 8000666:	4b0f      	ldr	r3, [pc, #60]	@ (80006a4 <HAL_ADC_MspInit+0x80>)
 8000668:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800066a:	4a0e      	ldr	r2, [pc, #56]	@ (80006a4 <HAL_ADC_MspInit+0x80>)
 800066c:	f043 0301 	orr.w	r3, r3, #1
 8000670:	6313      	str	r3, [r2, #48]	@ 0x30
 8000672:	4b0c      	ldr	r3, [pc, #48]	@ (80006a4 <HAL_ADC_MspInit+0x80>)
 8000674:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000676:	f003 0301 	and.w	r3, r3, #1
 800067a:	60fb      	str	r3, [r7, #12]
 800067c:	68fb      	ldr	r3, [r7, #12]
    PA2     ------> ADC1_IN2
    PA3     ------> ADC1_IN3
    PA6     ------> ADC1_IN6
    PA7     ------> ADC1_IN7
    */
    GPIO_InitStruct.Pin = R8_Pin|R1_Pin|JOY_LEFT_X_Pin|JOY_LEFT_Y_Pin
 800067e:	23cf      	movs	r3, #207	@ 0xcf
 8000680:	617b      	str	r3, [r7, #20]
                          |JOY_RIGHT_X_Pin|JOY_RIGHT_Y_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000682:	2303      	movs	r3, #3
 8000684:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000686:	2300      	movs	r3, #0
 8000688:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800068a:	f107 0314 	add.w	r3, r7, #20
 800068e:	4619      	mov	r1, r3
 8000690:	4805      	ldr	r0, [pc, #20]	@ (80006a8 <HAL_ADC_MspInit+0x84>)
 8000692:	f001 ffe3 	bl	800265c <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000696:	bf00      	nop
 8000698:	3728      	adds	r7, #40	@ 0x28
 800069a:	46bd      	mov	sp, r7
 800069c:	bd80      	pop	{r7, pc}
 800069e:	bf00      	nop
 80006a0:	40012000 	.word	0x40012000
 80006a4:	40023800 	.word	0x40023800
 80006a8:	40020000 	.word	0x40020000

080006ac <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80006ac:	b580      	push	{r7, lr}
 80006ae:	b088      	sub	sp, #32
 80006b0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006b2:	f107 030c 	add.w	r3, r7, #12
 80006b6:	2200      	movs	r2, #0
 80006b8:	601a      	str	r2, [r3, #0]
 80006ba:	605a      	str	r2, [r3, #4]
 80006bc:	609a      	str	r2, [r3, #8]
 80006be:	60da      	str	r2, [r3, #12]
 80006c0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80006c2:	2300      	movs	r3, #0
 80006c4:	60bb      	str	r3, [r7, #8]
 80006c6:	4b2d      	ldr	r3, [pc, #180]	@ (800077c <MX_GPIO_Init+0xd0>)
 80006c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006ca:	4a2c      	ldr	r2, [pc, #176]	@ (800077c <MX_GPIO_Init+0xd0>)
 80006cc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80006d0:	6313      	str	r3, [r2, #48]	@ 0x30
 80006d2:	4b2a      	ldr	r3, [pc, #168]	@ (800077c <MX_GPIO_Init+0xd0>)
 80006d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006d6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80006da:	60bb      	str	r3, [r7, #8]
 80006dc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80006de:	2300      	movs	r3, #0
 80006e0:	607b      	str	r3, [r7, #4]
 80006e2:	4b26      	ldr	r3, [pc, #152]	@ (800077c <MX_GPIO_Init+0xd0>)
 80006e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006e6:	4a25      	ldr	r2, [pc, #148]	@ (800077c <MX_GPIO_Init+0xd0>)
 80006e8:	f043 0301 	orr.w	r3, r3, #1
 80006ec:	6313      	str	r3, [r2, #48]	@ 0x30
 80006ee:	4b23      	ldr	r3, [pc, #140]	@ (800077c <MX_GPIO_Init+0xd0>)
 80006f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006f2:	f003 0301 	and.w	r3, r3, #1
 80006f6:	607b      	str	r3, [r7, #4]
 80006f8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80006fa:	2300      	movs	r3, #0
 80006fc:	603b      	str	r3, [r7, #0]
 80006fe:	4b1f      	ldr	r3, [pc, #124]	@ (800077c <MX_GPIO_Init+0xd0>)
 8000700:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000702:	4a1e      	ldr	r2, [pc, #120]	@ (800077c <MX_GPIO_Init+0xd0>)
 8000704:	f043 0302 	orr.w	r3, r3, #2
 8000708:	6313      	str	r3, [r2, #48]	@ 0x30
 800070a:	4b1c      	ldr	r3, [pc, #112]	@ (800077c <MX_GPIO_Init+0xd0>)
 800070c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800070e:	f003 0302 	and.w	r3, r3, #2
 8000712:	603b      	str	r3, [r7, #0]
 8000714:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, Lora_M1_Pin|Lora_M0_Pin, GPIO_PIN_RESET);
 8000716:	2200      	movs	r2, #0
 8000718:	f44f 7140 	mov.w	r1, #768	@ 0x300
 800071c:	4818      	ldr	r0, [pc, #96]	@ (8000780 <MX_GPIO_Init+0xd4>)
 800071e:	f002 f939 	bl	8002994 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = JOY_LEFT_BTN1_Pin|JOY_LEFT_BTN2_Pin|S5_2_Pin|S2_1_Pin;
 8000722:	f248 1330 	movw	r3, #33072	@ 0x8130
 8000726:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000728:	2300      	movs	r3, #0
 800072a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800072c:	2300      	movs	r3, #0
 800072e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000730:	f107 030c 	add.w	r3, r7, #12
 8000734:	4619      	mov	r1, r3
 8000736:	4813      	ldr	r0, [pc, #76]	@ (8000784 <MX_GPIO_Init+0xd8>)
 8000738:	f001 ff90 	bl	800265c <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin
                           PBPin PBPin PBPin PBPin
                           PBPin */
  GPIO_InitStruct.Pin = JOY_RIGHT_BTN1_Pin|JOY_RIGHT_BTN2_Pin|S0_Pin|S4_1_Pin
 800073c:	f24f 033b 	movw	r3, #61499	@ 0xf03b
 8000740:	60fb      	str	r3, [r7, #12]
                          |S4_2_Pin|S5_1_Pin|S2_2_Pin|S1_1_Pin
                          |S1_2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000742:	2300      	movs	r3, #0
 8000744:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000746:	2300      	movs	r3, #0
 8000748:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800074a:	f107 030c 	add.w	r3, r7, #12
 800074e:	4619      	mov	r1, r3
 8000750:	480b      	ldr	r0, [pc, #44]	@ (8000780 <MX_GPIO_Init+0xd4>)
 8000752:	f001 ff83 	bl	800265c <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = Lora_M1_Pin|Lora_M0_Pin;
 8000756:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800075a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800075c:	2301      	movs	r3, #1
 800075e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000760:	2300      	movs	r3, #0
 8000762:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000764:	2300      	movs	r3, #0
 8000766:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000768:	f107 030c 	add.w	r3, r7, #12
 800076c:	4619      	mov	r1, r3
 800076e:	4804      	ldr	r0, [pc, #16]	@ (8000780 <MX_GPIO_Init+0xd4>)
 8000770:	f001 ff74 	bl	800265c <HAL_GPIO_Init>

}
 8000774:	bf00      	nop
 8000776:	3720      	adds	r7, #32
 8000778:	46bd      	mov	sp, r7
 800077a:	bd80      	pop	{r7, pc}
 800077c:	40023800 	.word	0x40023800
 8000780:	40020400 	.word	0x40020400
 8000784:	40020000 	.word	0x40020000

08000788 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000788:	b580      	push	{r7, lr}
 800078a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800078c:	4b12      	ldr	r3, [pc, #72]	@ (80007d8 <MX_I2C1_Init+0x50>)
 800078e:	4a13      	ldr	r2, [pc, #76]	@ (80007dc <MX_I2C1_Init+0x54>)
 8000790:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8000792:	4b11      	ldr	r3, [pc, #68]	@ (80007d8 <MX_I2C1_Init+0x50>)
 8000794:	4a12      	ldr	r2, [pc, #72]	@ (80007e0 <MX_I2C1_Init+0x58>)
 8000796:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000798:	4b0f      	ldr	r3, [pc, #60]	@ (80007d8 <MX_I2C1_Init+0x50>)
 800079a:	2200      	movs	r2, #0
 800079c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800079e:	4b0e      	ldr	r3, [pc, #56]	@ (80007d8 <MX_I2C1_Init+0x50>)
 80007a0:	2200      	movs	r2, #0
 80007a2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80007a4:	4b0c      	ldr	r3, [pc, #48]	@ (80007d8 <MX_I2C1_Init+0x50>)
 80007a6:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80007aa:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80007ac:	4b0a      	ldr	r3, [pc, #40]	@ (80007d8 <MX_I2C1_Init+0x50>)
 80007ae:	2200      	movs	r2, #0
 80007b0:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80007b2:	4b09      	ldr	r3, [pc, #36]	@ (80007d8 <MX_I2C1_Init+0x50>)
 80007b4:	2200      	movs	r2, #0
 80007b6:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80007b8:	4b07      	ldr	r3, [pc, #28]	@ (80007d8 <MX_I2C1_Init+0x50>)
 80007ba:	2200      	movs	r2, #0
 80007bc:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80007be:	4b06      	ldr	r3, [pc, #24]	@ (80007d8 <MX_I2C1_Init+0x50>)
 80007c0:	2200      	movs	r2, #0
 80007c2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80007c4:	4804      	ldr	r0, [pc, #16]	@ (80007d8 <MX_I2C1_Init+0x50>)
 80007c6:	f002 f8ff 	bl	80029c8 <HAL_I2C_Init>
 80007ca:	4603      	mov	r3, r0
 80007cc:	2b00      	cmp	r3, #0
 80007ce:	d001      	beq.n	80007d4 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80007d0:	f000 fb3a 	bl	8000e48 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80007d4:	bf00      	nop
 80007d6:	bd80      	pop	{r7, pc}
 80007d8:	200001b0 	.word	0x200001b0
 80007dc:	40005400 	.word	0x40005400
 80007e0:	00061a80 	.word	0x00061a80

080007e4 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80007e4:	b580      	push	{r7, lr}
 80007e6:	b08a      	sub	sp, #40	@ 0x28
 80007e8:	af00      	add	r7, sp, #0
 80007ea:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007ec:	f107 0314 	add.w	r3, r7, #20
 80007f0:	2200      	movs	r2, #0
 80007f2:	601a      	str	r2, [r3, #0]
 80007f4:	605a      	str	r2, [r3, #4]
 80007f6:	609a      	str	r2, [r3, #8]
 80007f8:	60da      	str	r2, [r3, #12]
 80007fa:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 80007fc:	687b      	ldr	r3, [r7, #4]
 80007fe:	681b      	ldr	r3, [r3, #0]
 8000800:	4a19      	ldr	r2, [pc, #100]	@ (8000868 <HAL_I2C_MspInit+0x84>)
 8000802:	4293      	cmp	r3, r2
 8000804:	d12b      	bne.n	800085e <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000806:	2300      	movs	r3, #0
 8000808:	613b      	str	r3, [r7, #16]
 800080a:	4b18      	ldr	r3, [pc, #96]	@ (800086c <HAL_I2C_MspInit+0x88>)
 800080c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800080e:	4a17      	ldr	r2, [pc, #92]	@ (800086c <HAL_I2C_MspInit+0x88>)
 8000810:	f043 0302 	orr.w	r3, r3, #2
 8000814:	6313      	str	r3, [r2, #48]	@ 0x30
 8000816:	4b15      	ldr	r3, [pc, #84]	@ (800086c <HAL_I2C_MspInit+0x88>)
 8000818:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800081a:	f003 0302 	and.w	r3, r3, #2
 800081e:	613b      	str	r3, [r7, #16]
 8000820:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000822:	23c0      	movs	r3, #192	@ 0xc0
 8000824:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000826:	2312      	movs	r3, #18
 8000828:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800082a:	2300      	movs	r3, #0
 800082c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800082e:	2303      	movs	r3, #3
 8000830:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000832:	2304      	movs	r3, #4
 8000834:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000836:	f107 0314 	add.w	r3, r7, #20
 800083a:	4619      	mov	r1, r3
 800083c:	480c      	ldr	r0, [pc, #48]	@ (8000870 <HAL_I2C_MspInit+0x8c>)
 800083e:	f001 ff0d 	bl	800265c <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000842:	2300      	movs	r3, #0
 8000844:	60fb      	str	r3, [r7, #12]
 8000846:	4b09      	ldr	r3, [pc, #36]	@ (800086c <HAL_I2C_MspInit+0x88>)
 8000848:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800084a:	4a08      	ldr	r2, [pc, #32]	@ (800086c <HAL_I2C_MspInit+0x88>)
 800084c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000850:	6413      	str	r3, [r2, #64]	@ 0x40
 8000852:	4b06      	ldr	r3, [pc, #24]	@ (800086c <HAL_I2C_MspInit+0x88>)
 8000854:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000856:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800085a:	60fb      	str	r3, [r7, #12]
 800085c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 800085e:	bf00      	nop
 8000860:	3728      	adds	r7, #40	@ 0x28
 8000862:	46bd      	mov	sp, r7
 8000864:	bd80      	pop	{r7, pc}
 8000866:	bf00      	nop
 8000868:	40005400 	.word	0x40005400
 800086c:	40023800 	.word	0x40023800
 8000870:	40020400 	.word	0x40020400

08000874 <Joystick_Init>:
/**
  * @brief  Initialize joystick module
  * @retval None
  */
void Joystick_Init(void)
{
 8000874:	b480      	push	{r7}
 8000876:	af00      	add	r7, sp, #0
    // ADC sudah diinisialisasi di MX_ADC1_Init()
    // STM32F4 tidak memerlukan kalibrasi ADC (hanya STM32F3/L4)
}
 8000878:	bf00      	nop
 800087a:	46bd      	mov	sp, r7
 800087c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000880:	4770      	bx	lr
	...

08000884 <Joystick_ReadChannel>:
  * @brief  Read specific ADC channel
  * @param  channel: ADC channel number
  * @retval 16-bit ADC value (0-4095)
  */
uint16_t Joystick_ReadChannel(uint32_t channel)
{
 8000884:	b580      	push	{r7, lr}
 8000886:	b088      	sub	sp, #32
 8000888:	af00      	add	r7, sp, #0
 800088a:	6078      	str	r0, [r7, #4]
    ADC_ChannelConfTypeDef sConfig = {0};
 800088c:	f107 030c 	add.w	r3, r7, #12
 8000890:	2200      	movs	r2, #0
 8000892:	601a      	str	r2, [r3, #0]
 8000894:	605a      	str	r2, [r3, #4]
 8000896:	609a      	str	r2, [r3, #8]
 8000898:	60da      	str	r2, [r3, #12]
    uint16_t adc_value = 0;
 800089a:	2300      	movs	r3, #0
 800089c:	83fb      	strh	r3, [r7, #30]

    // Configure channel
    sConfig.Channel = channel;
 800089e:	687b      	ldr	r3, [r7, #4]
 80008a0:	60fb      	str	r3, [r7, #12]
    sConfig.Rank = 1;
 80008a2:	2301      	movs	r3, #1
 80008a4:	613b      	str	r3, [r7, #16]
    sConfig.SamplingTime = ADC_SAMPLETIME_84CYCLES;
 80008a6:	2304      	movs	r3, #4
 80008a8:	617b      	str	r3, [r7, #20]

    if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) == HAL_OK)
 80008aa:	f107 030c 	add.w	r3, r7, #12
 80008ae:	4619      	mov	r1, r3
 80008b0:	480e      	ldr	r0, [pc, #56]	@ (80008ec <Joystick_ReadChannel+0x68>)
 80008b2:	f001 fb11 	bl	8001ed8 <HAL_ADC_ConfigChannel>
 80008b6:	4603      	mov	r3, r0
 80008b8:	2b00      	cmp	r3, #0
 80008ba:	d111      	bne.n	80008e0 <Joystick_ReadChannel+0x5c>
    {
        // Start conversion
        HAL_ADC_Start(&hadc1);
 80008bc:	480b      	ldr	r0, [pc, #44]	@ (80008ec <Joystick_ReadChannel+0x68>)
 80008be:	f001 f98b 	bl	8001bd8 <HAL_ADC_Start>

        // Wait for conversion to complete
        if (HAL_ADC_PollForConversion(&hadc1, ADC_TIMEOUT) == HAL_OK)
 80008c2:	2164      	movs	r1, #100	@ 0x64
 80008c4:	4809      	ldr	r0, [pc, #36]	@ (80008ec <Joystick_ReadChannel+0x68>)
 80008c6:	f001 fa6e 	bl	8001da6 <HAL_ADC_PollForConversion>
 80008ca:	4603      	mov	r3, r0
 80008cc:	2b00      	cmp	r3, #0
 80008ce:	d104      	bne.n	80008da <Joystick_ReadChannel+0x56>
        {
            // Read value
            adc_value = HAL_ADC_GetValue(&hadc1);
 80008d0:	4806      	ldr	r0, [pc, #24]	@ (80008ec <Joystick_ReadChannel+0x68>)
 80008d2:	f001 faf3 	bl	8001ebc <HAL_ADC_GetValue>
 80008d6:	4603      	mov	r3, r0
 80008d8:	83fb      	strh	r3, [r7, #30]
        }

        // Stop ADC
        HAL_ADC_Stop(&hadc1);
 80008da:	4804      	ldr	r0, [pc, #16]	@ (80008ec <Joystick_ReadChannel+0x68>)
 80008dc:	f001 fa30 	bl	8001d40 <HAL_ADC_Stop>
    }

    return adc_value;
 80008e0:	8bfb      	ldrh	r3, [r7, #30]
}
 80008e2:	4618      	mov	r0, r3
 80008e4:	3720      	adds	r7, #32
 80008e6:	46bd      	mov	sp, r7
 80008e8:	bd80      	pop	{r7, pc}
 80008ea:	bf00      	nop
 80008ec:	20000168 	.word	0x20000168

080008f0 <Joystick_Read>:
  * @brief  Read all joystick and potentiometer data
  * @param  data: Pointer to Joystick_Data_t structure
  * @retval None
  */
void Joystick_Read(Joystick_Data_t* data)
{
 80008f0:	b580      	push	{r7, lr}
 80008f2:	b084      	sub	sp, #16
 80008f4:	af00      	add	r7, sp, #0
 80008f6:	6078      	str	r0, [r7, #4]
    uint16_t adc_value;

    // Read Left Joystick X (PA2 - ADC_CHANNEL_2)
    adc_value = Joystick_ReadChannel(ADC_CHANNEL_2);
 80008f8:	2002      	movs	r0, #2
 80008fa:	f7ff ffc3 	bl	8000884 <Joystick_ReadChannel>
 80008fe:	4603      	mov	r3, r0
 8000900:	81fb      	strh	r3, [r7, #14]
    data->left_x = (uint8_t)(adc_value >> 4); // Convert 12-bit to 8-bit (divide by 16)
 8000902:	89fb      	ldrh	r3, [r7, #14]
 8000904:	091b      	lsrs	r3, r3, #4
 8000906:	b29b      	uxth	r3, r3
 8000908:	b2da      	uxtb	r2, r3
 800090a:	687b      	ldr	r3, [r7, #4]
 800090c:	701a      	strb	r2, [r3, #0]

    // Read Left Joystick Y (PA3 - ADC_CHANNEL_3)
    adc_value = Joystick_ReadChannel(ADC_CHANNEL_3);
 800090e:	2003      	movs	r0, #3
 8000910:	f7ff ffb8 	bl	8000884 <Joystick_ReadChannel>
 8000914:	4603      	mov	r3, r0
 8000916:	81fb      	strh	r3, [r7, #14]
    data->left_y = (uint8_t)(adc_value >> 4);
 8000918:	89fb      	ldrh	r3, [r7, #14]
 800091a:	091b      	lsrs	r3, r3, #4
 800091c:	b29b      	uxth	r3, r3
 800091e:	b2da      	uxtb	r2, r3
 8000920:	687b      	ldr	r3, [r7, #4]
 8000922:	705a      	strb	r2, [r3, #1]

    // Read Right Joystick Y (PA6 - ADC_CHANNEL_6) - SWAPPED WITH X
    adc_value = Joystick_ReadChannel(ADC_CHANNEL_6);
 8000924:	2006      	movs	r0, #6
 8000926:	f7ff ffad 	bl	8000884 <Joystick_ReadChannel>
 800092a:	4603      	mov	r3, r0
 800092c:	81fb      	strh	r3, [r7, #14]
    data->right_y = (uint8_t)(adc_value >> 4);
 800092e:	89fb      	ldrh	r3, [r7, #14]
 8000930:	091b      	lsrs	r3, r3, #4
 8000932:	b29b      	uxth	r3, r3
 8000934:	b2da      	uxtb	r2, r3
 8000936:	687b      	ldr	r3, [r7, #4]
 8000938:	70da      	strb	r2, [r3, #3]

    // Read Right Joystick X (PA7 - ADC_CHANNEL_7) - SWAPPED WITH Y
    adc_value = Joystick_ReadChannel(ADC_CHANNEL_7);
 800093a:	2007      	movs	r0, #7
 800093c:	f7ff ffa2 	bl	8000884 <Joystick_ReadChannel>
 8000940:	4603      	mov	r3, r0
 8000942:	81fb      	strh	r3, [r7, #14]
    data->right_x = (uint8_t)(adc_value >> 4);
 8000944:	89fb      	ldrh	r3, [r7, #14]
 8000946:	091b      	lsrs	r3, r3, #4
 8000948:	b29b      	uxth	r3, r3
 800094a:	b2da      	uxtb	r2, r3
 800094c:	687b      	ldr	r3, [r7, #4]
 800094e:	709a      	strb	r2, [r3, #2]

    // Read R1 Potentiometer (PA0 - ADC_CHANNEL_0) - SWAPPED WITH R8
    adc_value = Joystick_ReadChannel(ADC_CHANNEL_0);
 8000950:	2000      	movs	r0, #0
 8000952:	f7ff ff97 	bl	8000884 <Joystick_ReadChannel>
 8000956:	4603      	mov	r3, r0
 8000958:	81fb      	strh	r3, [r7, #14]
    data->r1 = (uint8_t)(adc_value >> 4);
 800095a:	89fb      	ldrh	r3, [r7, #14]
 800095c:	091b      	lsrs	r3, r3, #4
 800095e:	b29b      	uxth	r3, r3
 8000960:	b2da      	uxtb	r2, r3
 8000962:	687b      	ldr	r3, [r7, #4]
 8000964:	715a      	strb	r2, [r3, #5]

    // Read R8 Potentiometer (PA1 - ADC_CHANNEL_1) - SWAPPED WITH R1
    adc_value = Joystick_ReadChannel(ADC_CHANNEL_1);
 8000966:	2001      	movs	r0, #1
 8000968:	f7ff ff8c 	bl	8000884 <Joystick_ReadChannel>
 800096c:	4603      	mov	r3, r0
 800096e:	81fb      	strh	r3, [r7, #14]
    data->r8 = (uint8_t)(adc_value >> 4);
 8000970:	89fb      	ldrh	r3, [r7, #14]
 8000972:	091b      	lsrs	r3, r3, #4
 8000974:	b29b      	uxth	r3, r3
 8000976:	b2da      	uxtb	r2, r3
 8000978:	687b      	ldr	r3, [r7, #4]
 800097a:	711a      	strb	r2, [r3, #4]
}
 800097c:	bf00      	nop
 800097e:	3710      	adds	r7, #16
 8000980:	46bd      	mov	sp, r7
 8000982:	bd80      	pop	{r7, pc}

08000984 <LoRa_CalculateChecksum>:
  * @param  data: pointer to data buffer
  * @param  size: size of data
  * @retval checksum value
  */
static uint8_t LoRa_CalculateChecksum(const uint8_t* data, uint16_t size)
{
 8000984:	b480      	push	{r7}
 8000986:	b085      	sub	sp, #20
 8000988:	af00      	add	r7, sp, #0
 800098a:	6078      	str	r0, [r7, #4]
 800098c:	460b      	mov	r3, r1
 800098e:	807b      	strh	r3, [r7, #2]
    uint8_t checksum = 0;
 8000990:	2300      	movs	r3, #0
 8000992:	73fb      	strb	r3, [r7, #15]
    for (uint16_t i = 0; i < size; i++)
 8000994:	2300      	movs	r3, #0
 8000996:	81bb      	strh	r3, [r7, #12]
 8000998:	e009      	b.n	80009ae <LoRa_CalculateChecksum+0x2a>
    {
        checksum ^= data[i];
 800099a:	89bb      	ldrh	r3, [r7, #12]
 800099c:	687a      	ldr	r2, [r7, #4]
 800099e:	4413      	add	r3, r2
 80009a0:	781a      	ldrb	r2, [r3, #0]
 80009a2:	7bfb      	ldrb	r3, [r7, #15]
 80009a4:	4053      	eors	r3, r2
 80009a6:	73fb      	strb	r3, [r7, #15]
    for (uint16_t i = 0; i < size; i++)
 80009a8:	89bb      	ldrh	r3, [r7, #12]
 80009aa:	3301      	adds	r3, #1
 80009ac:	81bb      	strh	r3, [r7, #12]
 80009ae:	89ba      	ldrh	r2, [r7, #12]
 80009b0:	887b      	ldrh	r3, [r7, #2]
 80009b2:	429a      	cmp	r2, r3
 80009b4:	d3f1      	bcc.n	800099a <LoRa_CalculateChecksum+0x16>
    }
    return checksum;
 80009b6:	7bfb      	ldrb	r3, [r7, #15]
}
 80009b8:	4618      	mov	r0, r3
 80009ba:	3714      	adds	r7, #20
 80009bc:	46bd      	mov	sp, r7
 80009be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009c2:	4770      	bx	lr

080009c4 <LoRa_SetMode>:
  * @brief  Set LoRa module mode
  * @param  mode: LORA_MODE_NORMAL or LORA_MODE_SLEEP
  * @retval None
  */
static void LoRa_SetMode(LoRa_Mode_t mode)
{
 80009c4:	b580      	push	{r7, lr}
 80009c6:	b082      	sub	sp, #8
 80009c8:	af00      	add	r7, sp, #0
 80009ca:	4603      	mov	r3, r0
 80009cc:	71fb      	strb	r3, [r7, #7]
    if (M0_Port == NULL || M1_Port == NULL)
 80009ce:	4b1a      	ldr	r3, [pc, #104]	@ (8000a38 <LoRa_SetMode+0x74>)
 80009d0:	681b      	ldr	r3, [r3, #0]
 80009d2:	2b00      	cmp	r3, #0
 80009d4:	d02b      	beq.n	8000a2e <LoRa_SetMode+0x6a>
 80009d6:	4b19      	ldr	r3, [pc, #100]	@ (8000a3c <LoRa_SetMode+0x78>)
 80009d8:	681b      	ldr	r3, [r3, #0]
 80009da:	2b00      	cmp	r3, #0
 80009dc:	d027      	beq.n	8000a2e <LoRa_SetMode+0x6a>
    {
        return;
    }

    if (mode == LORA_MODE_SLEEP)
 80009de:	79fb      	ldrb	r3, [r7, #7]
 80009e0:	2b01      	cmp	r3, #1
 80009e2:	d110      	bne.n	8000a06 <LoRa_SetMode+0x42>
    {
        // M0=1, M1=1 - Configuration mode
        HAL_GPIO_WritePin(M0_Port, M0_Pin, GPIO_PIN_SET);
 80009e4:	4b14      	ldr	r3, [pc, #80]	@ (8000a38 <LoRa_SetMode+0x74>)
 80009e6:	681b      	ldr	r3, [r3, #0]
 80009e8:	4a15      	ldr	r2, [pc, #84]	@ (8000a40 <LoRa_SetMode+0x7c>)
 80009ea:	8811      	ldrh	r1, [r2, #0]
 80009ec:	2201      	movs	r2, #1
 80009ee:	4618      	mov	r0, r3
 80009f0:	f001 ffd0 	bl	8002994 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(M1_Port, M1_Pin, GPIO_PIN_SET);
 80009f4:	4b11      	ldr	r3, [pc, #68]	@ (8000a3c <LoRa_SetMode+0x78>)
 80009f6:	681b      	ldr	r3, [r3, #0]
 80009f8:	4a12      	ldr	r2, [pc, #72]	@ (8000a44 <LoRa_SetMode+0x80>)
 80009fa:	8811      	ldrh	r1, [r2, #0]
 80009fc:	2201      	movs	r2, #1
 80009fe:	4618      	mov	r0, r3
 8000a00:	f001 ffc8 	bl	8002994 <HAL_GPIO_WritePin>
 8000a04:	e00f      	b.n	8000a26 <LoRa_SetMode+0x62>
    }
    else
    {
        // M0=0, M1=0 - Normal mode
        HAL_GPIO_WritePin(M0_Port, M0_Pin, GPIO_PIN_RESET);
 8000a06:	4b0c      	ldr	r3, [pc, #48]	@ (8000a38 <LoRa_SetMode+0x74>)
 8000a08:	681b      	ldr	r3, [r3, #0]
 8000a0a:	4a0d      	ldr	r2, [pc, #52]	@ (8000a40 <LoRa_SetMode+0x7c>)
 8000a0c:	8811      	ldrh	r1, [r2, #0]
 8000a0e:	2200      	movs	r2, #0
 8000a10:	4618      	mov	r0, r3
 8000a12:	f001 ffbf 	bl	8002994 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(M1_Port, M1_Pin, GPIO_PIN_RESET);
 8000a16:	4b09      	ldr	r3, [pc, #36]	@ (8000a3c <LoRa_SetMode+0x78>)
 8000a18:	681b      	ldr	r3, [r3, #0]
 8000a1a:	4a0a      	ldr	r2, [pc, #40]	@ (8000a44 <LoRa_SetMode+0x80>)
 8000a1c:	8811      	ldrh	r1, [r2, #0]
 8000a1e:	2200      	movs	r2, #0
 8000a20:	4618      	mov	r0, r3
 8000a22:	f001 ffb7 	bl	8002994 <HAL_GPIO_WritePin>
    }

    HAL_Delay(50);
 8000a26:	2032      	movs	r0, #50	@ 0x32
 8000a28:	f001 f86e 	bl	8001b08 <HAL_Delay>
 8000a2c:	e000      	b.n	8000a30 <LoRa_SetMode+0x6c>
        return;
 8000a2e:	bf00      	nop
}
 8000a30:	3708      	adds	r7, #8
 8000a32:	46bd      	mov	sp, r7
 8000a34:	bd80      	pop	{r7, pc}
 8000a36:	bf00      	nop
 8000a38:	20000208 	.word	0x20000208
 8000a3c:	20000210 	.word	0x20000210
 8000a40:	2000020c 	.word	0x2000020c
 8000a44:	20000214 	.word	0x20000214

08000a48 <LoRa_Init>:
  * @param  m1_pin: GPIO pin for M1
  * @retval None
  */
void LoRa_Init(UART_HandleTypeDef *huart, GPIO_TypeDef *m0_port, uint16_t m0_pin,
               GPIO_TypeDef *m1_port, uint16_t m1_pin)
{
 8000a48:	b580      	push	{r7, lr}
 8000a4a:	b084      	sub	sp, #16
 8000a4c:	af00      	add	r7, sp, #0
 8000a4e:	60f8      	str	r0, [r7, #12]
 8000a50:	60b9      	str	r1, [r7, #8]
 8000a52:	603b      	str	r3, [r7, #0]
 8000a54:	4613      	mov	r3, r2
 8000a56:	80fb      	strh	r3, [r7, #6]
    huart_lora = huart;
 8000a58:	4a12      	ldr	r2, [pc, #72]	@ (8000aa4 <LoRa_Init+0x5c>)
 8000a5a:	68fb      	ldr	r3, [r7, #12]
 8000a5c:	6013      	str	r3, [r2, #0]
    M0_Port = m0_port;
 8000a5e:	4a12      	ldr	r2, [pc, #72]	@ (8000aa8 <LoRa_Init+0x60>)
 8000a60:	68bb      	ldr	r3, [r7, #8]
 8000a62:	6013      	str	r3, [r2, #0]
    M0_Pin = m0_pin;
 8000a64:	4a11      	ldr	r2, [pc, #68]	@ (8000aac <LoRa_Init+0x64>)
 8000a66:	88fb      	ldrh	r3, [r7, #6]
 8000a68:	8013      	strh	r3, [r2, #0]
    M1_Port = m1_port;
 8000a6a:	4a11      	ldr	r2, [pc, #68]	@ (8000ab0 <LoRa_Init+0x68>)
 8000a6c:	683b      	ldr	r3, [r7, #0]
 8000a6e:	6013      	str	r3, [r2, #0]
    M1_Pin = m1_pin;
 8000a70:	4a10      	ldr	r2, [pc, #64]	@ (8000ab4 <LoRa_Init+0x6c>)
 8000a72:	8b3b      	ldrh	r3, [r7, #24]
 8000a74:	8013      	strh	r3, [r2, #0]

    if (huart_lora != NULL && M0_Port != NULL && M1_Port != NULL)
 8000a76:	4b0b      	ldr	r3, [pc, #44]	@ (8000aa4 <LoRa_Init+0x5c>)
 8000a78:	681b      	ldr	r3, [r3, #0]
 8000a7a:	2b00      	cmp	r3, #0
 8000a7c:	d00d      	beq.n	8000a9a <LoRa_Init+0x52>
 8000a7e:	4b0a      	ldr	r3, [pc, #40]	@ (8000aa8 <LoRa_Init+0x60>)
 8000a80:	681b      	ldr	r3, [r3, #0]
 8000a82:	2b00      	cmp	r3, #0
 8000a84:	d009      	beq.n	8000a9a <LoRa_Init+0x52>
 8000a86:	4b0a      	ldr	r3, [pc, #40]	@ (8000ab0 <LoRa_Init+0x68>)
 8000a88:	681b      	ldr	r3, [r3, #0]
 8000a8a:	2b00      	cmp	r3, #0
 8000a8c:	d005      	beq.n	8000a9a <LoRa_Init+0x52>
    {
        // Set to normal mode
        LoRa_SetMode(LORA_MODE_NORMAL);
 8000a8e:	2000      	movs	r0, #0
 8000a90:	f7ff ff98 	bl	80009c4 <LoRa_SetMode>
        lora_ready = true;
 8000a94:	4b08      	ldr	r3, [pc, #32]	@ (8000ab8 <LoRa_Init+0x70>)
 8000a96:	2201      	movs	r2, #1
 8000a98:	701a      	strb	r2, [r3, #0]
    }
}
 8000a9a:	bf00      	nop
 8000a9c:	3710      	adds	r7, #16
 8000a9e:	46bd      	mov	sp, r7
 8000aa0:	bd80      	pop	{r7, pc}
 8000aa2:	bf00      	nop
 8000aa4:	20000204 	.word	0x20000204
 8000aa8:	20000208 	.word	0x20000208
 8000aac:	2000020c 	.word	0x2000020c
 8000ab0:	20000210 	.word	0x20000210
 8000ab4:	20000214 	.word	0x20000214
 8000ab8:	20000216 	.word	0x20000216

08000abc <LoRa_Configure>:
  * @brief  Configure LoRa module with default parameters
  * @note   MUST be called once during initialization
  * @retval true if successful
  */
bool LoRa_Configure(void)
{
 8000abc:	b580      	push	{r7, lr}
 8000abe:	b084      	sub	sp, #16
 8000ac0:	af00      	add	r7, sp, #0
    if (!lora_ready || huart_lora == NULL)
 8000ac2:	4b20      	ldr	r3, [pc, #128]	@ (8000b44 <LoRa_Configure+0x88>)
 8000ac4:	781b      	ldrb	r3, [r3, #0]
 8000ac6:	f083 0301 	eor.w	r3, r3, #1
 8000aca:	b2db      	uxtb	r3, r3
 8000acc:	2b00      	cmp	r3, #0
 8000ace:	d103      	bne.n	8000ad8 <LoRa_Configure+0x1c>
 8000ad0:	4b1d      	ldr	r3, [pc, #116]	@ (8000b48 <LoRa_Configure+0x8c>)
 8000ad2:	681b      	ldr	r3, [r3, #0]
 8000ad4:	2b00      	cmp	r3, #0
 8000ad6:	d101      	bne.n	8000adc <LoRa_Configure+0x20>
    {
        return false;
 8000ad8:	2300      	movs	r3, #0
 8000ada:	e02e      	b.n	8000b3a <LoRa_Configure+0x7e>
    }

    // Enter configuration mode
    LoRa_SetMode(LORA_MODE_SLEEP);
 8000adc:	2001      	movs	r0, #1
 8000ade:	f7ff ff71 	bl	80009c4 <LoRa_SetMode>

    uint8_t cmd_buffer[11];

    // Write configuration command
    cmd_buffer[0] = 0xC0;  // Write command
 8000ae2:	23c0      	movs	r3, #192	@ 0xc0
 8000ae4:	713b      	strb	r3, [r7, #4]
    cmd_buffer[1] = 0x00;  // Start address
 8000ae6:	2300      	movs	r3, #0
 8000ae8:	717b      	strb	r3, [r7, #5]
    cmd_buffer[2] = 0x08;  // Length
 8000aea:	2308      	movs	r3, #8
 8000aec:	71bb      	strb	r3, [r7, #6]

    // ADDH - Address High byte
    cmd_buffer[3] = (LORA_ADDRESS >> 8) & 0xFF;
 8000aee:	2300      	movs	r3, #0
 8000af0:	71fb      	strb	r3, [r7, #7]

    // ADDL - Address Low byte
    cmd_buffer[4] = LORA_ADDRESS & 0xFF;
 8000af2:	2300      	movs	r3, #0
 8000af4:	723b      	strb	r3, [r7, #8]

    // REG0 - UART: 9600bps, 8N1
    cmd_buffer[5] = 0x62;
 8000af6:	2362      	movs	r3, #98	@ 0x62
 8000af8:	727b      	strb	r3, [r7, #9]

    // REG1 - Air rate and TX power
    cmd_buffer[6] = ((LORA_AIR_RATE & 0x07) << 5) | (LORA_TX_POWER & 0x03);
 8000afa:	23a0      	movs	r3, #160	@ 0xa0
 8000afc:	72bb      	strb	r3, [r7, #10]

    // REG2 - Channel
    cmd_buffer[7] = LORA_CHANNEL & 0x7F;
 8000afe:	2317      	movs	r3, #23
 8000b00:	72fb      	strb	r3, [r7, #11]

    // REG3 - RSSI enabled, FEC enabled
    cmd_buffer[8] = 0x84;
 8000b02:	2384      	movs	r3, #132	@ 0x84
 8000b04:	733b      	strb	r3, [r7, #12]

    // CRYPT - No encryption
    cmd_buffer[9] = 0x00;
 8000b06:	2300      	movs	r3, #0
 8000b08:	737b      	strb	r3, [r7, #13]
    cmd_buffer[10] = 0x00;
 8000b0a:	2300      	movs	r3, #0
 8000b0c:	73bb      	strb	r3, [r7, #14]

    // Send configuration
    HAL_StatusTypeDef status = HAL_UART_Transmit(huart_lora, cmd_buffer, 11, LORA_TIMEOUT);
 8000b0e:	4b0e      	ldr	r3, [pc, #56]	@ (8000b48 <LoRa_Configure+0x8c>)
 8000b10:	6818      	ldr	r0, [r3, #0]
 8000b12:	1d39      	adds	r1, r7, #4
 8000b14:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000b18:	220b      	movs	r2, #11
 8000b1a:	f004 faed 	bl	80050f8 <HAL_UART_Transmit>
 8000b1e:	4603      	mov	r3, r0
 8000b20:	73fb      	strb	r3, [r7, #15]

    HAL_Delay(100);
 8000b22:	2064      	movs	r0, #100	@ 0x64
 8000b24:	f000 fff0 	bl	8001b08 <HAL_Delay>

    // Return to normal mode
    LoRa_SetMode(LORA_MODE_NORMAL);
 8000b28:	2000      	movs	r0, #0
 8000b2a:	f7ff ff4b 	bl	80009c4 <LoRa_SetMode>

    return (status == HAL_OK);
 8000b2e:	7bfb      	ldrb	r3, [r7, #15]
 8000b30:	2b00      	cmp	r3, #0
 8000b32:	bf0c      	ite	eq
 8000b34:	2301      	moveq	r3, #1
 8000b36:	2300      	movne	r3, #0
 8000b38:	b2db      	uxtb	r3, r3
}
 8000b3a:	4618      	mov	r0, r3
 8000b3c:	3710      	adds	r7, #16
 8000b3e:	46bd      	mov	sp, r7
 8000b40:	bd80      	pop	{r7, pc}
 8000b42:	bf00      	nop
 8000b44:	20000216 	.word	0x20000216
 8000b48:	20000204 	.word	0x20000204

08000b4c <LoRa_IsReady>:
/**
  * @brief  Check if LoRa module is ready
  * @retval true if ready, false otherwise
  */
bool LoRa_IsReady(void)
{
 8000b4c:	b480      	push	{r7}
 8000b4e:	af00      	add	r7, sp, #0
    return lora_ready;
 8000b50:	4b03      	ldr	r3, [pc, #12]	@ (8000b60 <LoRa_IsReady+0x14>)
 8000b52:	781b      	ldrb	r3, [r3, #0]
}
 8000b54:	4618      	mov	r0, r3
 8000b56:	46bd      	mov	sp, r7
 8000b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b5c:	4770      	bx	lr
 8000b5e:	bf00      	nop
 8000b60:	20000216 	.word	0x20000216

08000b64 <LoRa_SendBinary>:
  * @param  data: pointer to binary data buffer (8 bytes)
  * @param  size: size of data in bytes (must be 8)
  * @retval true if successful, false otherwise
  */
bool LoRa_SendBinary(const uint8_t* data, uint16_t size)
{
 8000b64:	b580      	push	{r7, lr}
 8000b66:	b086      	sub	sp, #24
 8000b68:	af00      	add	r7, sp, #0
 8000b6a:	6078      	str	r0, [r7, #4]
 8000b6c:	460b      	mov	r3, r1
 8000b6e:	807b      	strh	r3, [r7, #2]
    if (!lora_ready || data == NULL || huart_lora == NULL || size != PACKET_DATA_SIZE)
 8000b70:	4b1c      	ldr	r3, [pc, #112]	@ (8000be4 <LoRa_SendBinary+0x80>)
 8000b72:	781b      	ldrb	r3, [r3, #0]
 8000b74:	f083 0301 	eor.w	r3, r3, #1
 8000b78:	b2db      	uxtb	r3, r3
 8000b7a:	2b00      	cmp	r3, #0
 8000b7c:	d109      	bne.n	8000b92 <LoRa_SendBinary+0x2e>
 8000b7e:	687b      	ldr	r3, [r7, #4]
 8000b80:	2b00      	cmp	r3, #0
 8000b82:	d006      	beq.n	8000b92 <LoRa_SendBinary+0x2e>
 8000b84:	4b18      	ldr	r3, [pc, #96]	@ (8000be8 <LoRa_SendBinary+0x84>)
 8000b86:	681b      	ldr	r3, [r3, #0]
 8000b88:	2b00      	cmp	r3, #0
 8000b8a:	d002      	beq.n	8000b92 <LoRa_SendBinary+0x2e>
 8000b8c:	887b      	ldrh	r3, [r7, #2]
 8000b8e:	2b08      	cmp	r3, #8
 8000b90:	d001      	beq.n	8000b96 <LoRa_SendBinary+0x32>
    {
        return false;
 8000b92:	2300      	movs	r3, #0
 8000b94:	e022      	b.n	8000bdc <LoRa_SendBinary+0x78>

    // Create packet with header and checksum
    uint8_t packet[PACKET_TOTAL_SIZE];

    // Add header
    packet[0] = PACKET_HEADER1;  // 0xAA
 8000b96:	23aa      	movs	r3, #170	@ 0xaa
 8000b98:	733b      	strb	r3, [r7, #12]
    packet[1] = PACKET_HEADER2;  // 0x55
 8000b9a:	2355      	movs	r3, #85	@ 0x55
 8000b9c:	737b      	strb	r3, [r7, #13]

    // Copy data
    memcpy(&packet[2], data, PACKET_DATA_SIZE);
 8000b9e:	f107 030c 	add.w	r3, r7, #12
 8000ba2:	3302      	adds	r3, #2
 8000ba4:	2208      	movs	r2, #8
 8000ba6:	6879      	ldr	r1, [r7, #4]
 8000ba8:	4618      	mov	r0, r3
 8000baa:	f009 fb25 	bl	800a1f8 <memcpy>

    // Calculate and add checksum
    packet[PACKET_TOTAL_SIZE - 1] = LoRa_CalculateChecksum(data, PACKET_DATA_SIZE);
 8000bae:	2108      	movs	r1, #8
 8000bb0:	6878      	ldr	r0, [r7, #4]
 8000bb2:	f7ff fee7 	bl	8000984 <LoRa_CalculateChecksum>
 8000bb6:	4603      	mov	r3, r0
 8000bb8:	75bb      	strb	r3, [r7, #22]

    // Send complete packet via UART
    HAL_StatusTypeDef status = HAL_UART_Transmit(huart_lora, packet, PACKET_TOTAL_SIZE, LORA_TIMEOUT);
 8000bba:	4b0b      	ldr	r3, [pc, #44]	@ (8000be8 <LoRa_SendBinary+0x84>)
 8000bbc:	6818      	ldr	r0, [r3, #0]
 8000bbe:	f107 010c 	add.w	r1, r7, #12
 8000bc2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000bc6:	220b      	movs	r2, #11
 8000bc8:	f004 fa96 	bl	80050f8 <HAL_UART_Transmit>
 8000bcc:	4603      	mov	r3, r0
 8000bce:	75fb      	strb	r3, [r7, #23]

    return (status == HAL_OK);
 8000bd0:	7dfb      	ldrb	r3, [r7, #23]
 8000bd2:	2b00      	cmp	r3, #0
 8000bd4:	bf0c      	ite	eq
 8000bd6:	2301      	moveq	r3, #1
 8000bd8:	2300      	movne	r3, #0
 8000bda:	b2db      	uxtb	r3, r3
}
 8000bdc:	4618      	mov	r0, r3
 8000bde:	3718      	adds	r7, #24
 8000be0:	46bd      	mov	sp, r7
 8000be2:	bd80      	pop	{r7, pc}
 8000be4:	20000216 	.word	0x20000216
 8000be8:	20000204 	.word	0x20000204

08000bec <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000bec:	b590      	push	{r4, r7, lr}
 8000bee:	b089      	sub	sp, #36	@ 0x24
 8000bf0:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000bf2:	f000 ff17 	bl	8001a24 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000bf6:	f000 f8bd 	bl	8000d74 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000bfa:	f7ff fd57 	bl	80006ac <MX_GPIO_Init>
  MX_ADC1_Init();
 8000bfe:	f7ff fcbf 	bl	8000580 <MX_ADC1_Init>
  MX_USART1_UART_Init();
 8000c02:	f000 fd87 	bl	8001714 <MX_USART1_UART_Init>
  MX_USB_DEVICE_Init();
 8000c06:	f008 fd7b 	bl	8009700 <MX_USB_DEVICE_Init>
  MX_I2C1_Init();
 8000c0a:	f7ff fdbd 	bl	8000788 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */

  // Initialize M0 and M1 GPIO pins for LoRa (PB8=M0, PB9=M1)
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c0e:	1d3b      	adds	r3, r7, #4
 8000c10:	2200      	movs	r2, #0
 8000c12:	601a      	str	r2, [r3, #0]
 8000c14:	605a      	str	r2, [r3, #4]
 8000c16:	609a      	str	r2, [r3, #8]
 8000c18:	60da      	str	r2, [r3, #12]
 8000c1a:	611a      	str	r2, [r3, #16]
  GPIO_InitStruct.Pin = GPIO_PIN_8 | GPIO_PIN_9;  // PB8, PB9
 8000c1c:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000c20:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c22:	2301      	movs	r3, #1
 8000c24:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c26:	2300      	movs	r3, #0
 8000c28:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c2a:	2300      	movs	r3, #0
 8000c2c:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c2e:	1d3b      	adds	r3, r7, #4
 8000c30:	4619      	mov	r1, r3
 8000c32:	4841      	ldr	r0, [pc, #260]	@ (8000d38 <main+0x14c>)
 8000c34:	f001 fd12 	bl	800265c <HAL_GPIO_Init>

  // Initialize custom modules
  Var_Init();      // Initialize data structure dan sub-modules (joystick, switch)
 8000c38:	f000 fe9a 	bl	8001970 <Var_Init>
  USB_Init();      // Initialize USB CDC
 8000c3c:	f000 fde4 	bl	8001808 <USB_Init>

  // Initialize LoRa E220 module with M0=PB8, M1=PB9
  LoRa_Init(&huart1, GPIOB, GPIO_PIN_8, GPIOB, GPIO_PIN_9);
 8000c40:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000c44:	9300      	str	r3, [sp, #0]
 8000c46:	4b3c      	ldr	r3, [pc, #240]	@ (8000d38 <main+0x14c>)
 8000c48:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000c4c:	493a      	ldr	r1, [pc, #232]	@ (8000d38 <main+0x14c>)
 8000c4e:	483b      	ldr	r0, [pc, #236]	@ (8000d3c <main+0x150>)
 8000c50:	f7ff fefa 	bl	8000a48 <LoRa_Init>

  // Welcome message
  USB_Print("\r\n\r\n");
 8000c54:	483a      	ldr	r0, [pc, #232]	@ (8000d40 <main+0x154>)
 8000c56:	f000 fdde 	bl	8001816 <USB_Print>
  USB_Print("========================================\r\n");
 8000c5a:	483a      	ldr	r0, [pc, #232]	@ (8000d44 <main+0x158>)
 8000c5c:	f000 fddb 	bl	8001816 <USB_Print>
  USB_Print("   DEMOLITION ROBOT TRANSMITTER\r\n");
 8000c60:	4839      	ldr	r0, [pc, #228]	@ (8000d48 <main+0x15c>)
 8000c62:	f000 fdd8 	bl	8001816 <USB_Print>
  USB_Print("========================================\r\n");
 8000c66:	4837      	ldr	r0, [pc, #220]	@ (8000d44 <main+0x158>)
 8000c68:	f000 fdd5 	bl	8001816 <USB_Print>
  USB_Print("Configuring LoRa E220...\r\n");
 8000c6c:	4837      	ldr	r0, [pc, #220]	@ (8000d4c <main+0x160>)
 8000c6e:	f000 fdd2 	bl	8001816 <USB_Print>

  // Configure LoRa module
  if (LoRa_Configure())
 8000c72:	f7ff ff23 	bl	8000abc <LoRa_Configure>
 8000c76:	4603      	mov	r3, r0
 8000c78:	2b00      	cmp	r3, #0
 8000c7a:	d003      	beq.n	8000c84 <main+0x98>
  {
      USB_Print("LoRa configured successfully!\r\n");
 8000c7c:	4834      	ldr	r0, [pc, #208]	@ (8000d50 <main+0x164>)
 8000c7e:	f000 fdca 	bl	8001816 <USB_Print>
 8000c82:	e002      	b.n	8000c8a <main+0x9e>
  }
  else
  {
      USB_Print("LoRa configuration failed!\r\n");
 8000c84:	4833      	ldr	r0, [pc, #204]	@ (8000d54 <main+0x168>)
 8000c86:	f000 fdc6 	bl	8001816 <USB_Print>
  }

  USB_Print("LoRa E220 initialized - Ready to transmit\r\n");
 8000c8a:	4833      	ldr	r0, [pc, #204]	@ (8000d58 <main+0x16c>)
 8000c8c:	f000 fdc3 	bl	8001816 <USB_Print>
  USB_Print("========================================\r\n");
 8000c90:	482c      	ldr	r0, [pc, #176]	@ (8000d44 <main+0x158>)
 8000c92:	f000 fdc0 	bl	8001816 <USB_Print>
  HAL_Delay(50);
 8000c96:	2032      	movs	r0, #50	@ 0x32
 8000c98:	f000 ff36 	bl	8001b08 <HAL_Delay>

  // Initialize OLED Display (128x64 I2C on PB6/PB7)
  // NOTE: Make sure I2C1 is enabled in CubeMX first!
  // PB6 = I2C1_SCL, PB7 = I2C1_SDA
  OLED_Init(&hi2c1);
 8000c9c:	482f      	ldr	r0, [pc, #188]	@ (8000d5c <main+0x170>)
 8000c9e:	f000 f8d9 	bl	8000e54 <OLED_Init>
  USB_Print("OLED Display initialized\r\n");
 8000ca2:	482f      	ldr	r0, [pc, #188]	@ (8000d60 <main+0x174>)
 8000ca4:	f000 fdb7 	bl	8001816 <USB_Print>

  // Show splash screen
  OLED_ShowSplashScreen();
 8000ca8:	f000 fa76 	bl	8001198 <OLED_ShowSplashScreen>
  USB_Print("Splash screen shown\r\n");
 8000cac:	482d      	ldr	r0, [pc, #180]	@ (8000d64 <main+0x178>)
 8000cae:	f000 fdb2 	bl	8001816 <USB_Print>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
    // Update semua data sensor
    Var_Update();
 8000cb2:	f000 fe6d 	bl	8001990 <Var_Update>

    // Transmit via LoRa using BINARY format (FAST! No parsing needed)
    // Binary is much faster than CSV - only 8 bytes, direct copy
    if (LoRa_IsReady())
 8000cb6:	f7ff ff49 	bl	8000b4c <LoRa_IsReady>
 8000cba:	4603      	mov	r3, r0
 8000cbc:	2b00      	cmp	r3, #0
 8000cbe:	d009      	beq.n	8000cd4 <main+0xe8>
    {
        LoRa_SendBinary(Var_GetBinaryData(), Var_GetDataSize());
 8000cc0:	f000 fe74 	bl	80019ac <Var_GetBinaryData>
 8000cc4:	4604      	mov	r4, r0
 8000cc6:	f000 fe7b 	bl	80019c0 <Var_GetDataSize>
 8000cca:	4603      	mov	r3, r0
 8000ccc:	4619      	mov	r1, r3
 8000cce:	4620      	mov	r0, r4
 8000cd0:	f7ff ff48 	bl	8000b64 <LoRa_SendBinary>
    }

    // Print data ke USB untuk debugging (less frequently)
    static uint8_t usb_counter = 0;
    if (++usb_counter >= 5)  // Print USB every 5 cycles (500ms)
 8000cd4:	4b24      	ldr	r3, [pc, #144]	@ (8000d68 <main+0x17c>)
 8000cd6:	781b      	ldrb	r3, [r3, #0]
 8000cd8:	3301      	adds	r3, #1
 8000cda:	b2da      	uxtb	r2, r3
 8000cdc:	4b22      	ldr	r3, [pc, #136]	@ (8000d68 <main+0x17c>)
 8000cde:	701a      	strb	r2, [r3, #0]
 8000ce0:	4b21      	ldr	r3, [pc, #132]	@ (8000d68 <main+0x17c>)
 8000ce2:	781b      	ldrb	r3, [r3, #0]
 8000ce4:	2b04      	cmp	r3, #4
 8000ce6:	d905      	bls.n	8000cf4 <main+0x108>
    {
        usb_counter = 0;
 8000ce8:	4b1f      	ldr	r3, [pc, #124]	@ (8000d68 <main+0x17c>)
 8000cea:	2200      	movs	r2, #0
 8000cec:	701a      	strb	r2, [r3, #0]
        USB_PrintData(&tx_data);
 8000cee:	481f      	ldr	r0, [pc, #124]	@ (8000d6c <main+0x180>)
 8000cf0:	f000 fda6 	bl	8001840 <USB_PrintData>
    }

    // Update OLED display with mode info (every 10 cycles = 1 second)
    static uint8_t oled_counter = 0;
    if (++oled_counter >= 10)
 8000cf4:	4b1e      	ldr	r3, [pc, #120]	@ (8000d70 <main+0x184>)
 8000cf6:	781b      	ldrb	r3, [r3, #0]
 8000cf8:	3301      	adds	r3, #1
 8000cfa:	b2da      	uxtb	r2, r3
 8000cfc:	4b1c      	ldr	r3, [pc, #112]	@ (8000d70 <main+0x184>)
 8000cfe:	701a      	strb	r2, [r3, #0]
 8000d00:	4b1b      	ldr	r3, [pc, #108]	@ (8000d70 <main+0x184>)
 8000d02:	781b      	ldrb	r3, [r3, #0]
 8000d04:	2b09      	cmp	r3, #9
 8000d06:	d913      	bls.n	8000d30 <main+0x144>
    {
        oled_counter = 0;
 8000d08:	4b19      	ldr	r3, [pc, #100]	@ (8000d70 <main+0x184>)
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	701a      	strb	r2, [r3, #0]
        OLED_ShowModeScreen(tx_data.switches.s5_1, tx_data.switches.s5_2);
 8000d0e:	4b17      	ldr	r3, [pc, #92]	@ (8000d6c <main+0x180>)
 8000d10:	79db      	ldrb	r3, [r3, #7]
 8000d12:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8000d16:	b2db      	uxtb	r3, r3
 8000d18:	461a      	mov	r2, r3
 8000d1a:	4b14      	ldr	r3, [pc, #80]	@ (8000d6c <main+0x180>)
 8000d1c:	79db      	ldrb	r3, [r3, #7]
 8000d1e:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8000d22:	b2db      	uxtb	r3, r3
 8000d24:	4619      	mov	r1, r3
 8000d26:	4610      	mov	r0, r2
 8000d28:	f000 fa8e 	bl	8001248 <OLED_ShowModeScreen>
        OLED_Update();
 8000d2c:	f000 f90a 	bl	8000f44 <OLED_Update>
    }

    // Delay 100ms for stable transmission (10Hz update rate)
    // Slower rate = more time for LoRa to process, reduces delay
    HAL_Delay(100);
 8000d30:	2064      	movs	r0, #100	@ 0x64
 8000d32:	f000 fee9 	bl	8001b08 <HAL_Delay>
  {
 8000d36:	e7bc      	b.n	8000cb2 <main+0xc6>
 8000d38:	40020400 	.word	0x40020400
 8000d3c:	20000624 	.word	0x20000624
 8000d40:	0800aac4 	.word	0x0800aac4
 8000d44:	0800aacc 	.word	0x0800aacc
 8000d48:	0800aaf8 	.word	0x0800aaf8
 8000d4c:	0800ab1c 	.word	0x0800ab1c
 8000d50:	0800ab38 	.word	0x0800ab38
 8000d54:	0800ab58 	.word	0x0800ab58
 8000d58:	0800ab78 	.word	0x0800ab78
 8000d5c:	200001b0 	.word	0x200001b0
 8000d60:	0800aba4 	.word	0x0800aba4
 8000d64:	0800abc0 	.word	0x0800abc0
 8000d68:	20000217 	.word	0x20000217
 8000d6c:	20000a6c 	.word	0x20000a6c
 8000d70:	20000218 	.word	0x20000218

08000d74 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000d74:	b580      	push	{r7, lr}
 8000d76:	b094      	sub	sp, #80	@ 0x50
 8000d78:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000d7a:	f107 0320 	add.w	r3, r7, #32
 8000d7e:	2230      	movs	r2, #48	@ 0x30
 8000d80:	2100      	movs	r1, #0
 8000d82:	4618      	mov	r0, r3
 8000d84:	f009 fa0a 	bl	800a19c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000d88:	f107 030c 	add.w	r3, r7, #12
 8000d8c:	2200      	movs	r2, #0
 8000d8e:	601a      	str	r2, [r3, #0]
 8000d90:	605a      	str	r2, [r3, #4]
 8000d92:	609a      	str	r2, [r3, #8]
 8000d94:	60da      	str	r2, [r3, #12]
 8000d96:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d98:	2300      	movs	r3, #0
 8000d9a:	60bb      	str	r3, [r7, #8]
 8000d9c:	4b28      	ldr	r3, [pc, #160]	@ (8000e40 <SystemClock_Config+0xcc>)
 8000d9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000da0:	4a27      	ldr	r2, [pc, #156]	@ (8000e40 <SystemClock_Config+0xcc>)
 8000da2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000da6:	6413      	str	r3, [r2, #64]	@ 0x40
 8000da8:	4b25      	ldr	r3, [pc, #148]	@ (8000e40 <SystemClock_Config+0xcc>)
 8000daa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000dac:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000db0:	60bb      	str	r3, [r7, #8]
 8000db2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8000db4:	2300      	movs	r3, #0
 8000db6:	607b      	str	r3, [r7, #4]
 8000db8:	4b22      	ldr	r3, [pc, #136]	@ (8000e44 <SystemClock_Config+0xd0>)
 8000dba:	681b      	ldr	r3, [r3, #0]
 8000dbc:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000dc0:	4a20      	ldr	r2, [pc, #128]	@ (8000e44 <SystemClock_Config+0xd0>)
 8000dc2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000dc6:	6013      	str	r3, [r2, #0]
 8000dc8:	4b1e      	ldr	r3, [pc, #120]	@ (8000e44 <SystemClock_Config+0xd0>)
 8000dca:	681b      	ldr	r3, [r3, #0]
 8000dcc:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000dd0:	607b      	str	r3, [r7, #4]
 8000dd2:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000dd4:	2301      	movs	r3, #1
 8000dd6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000dd8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000ddc:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000dde:	2302      	movs	r3, #2
 8000de0:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000de2:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000de6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 15;
 8000de8:	230f      	movs	r3, #15
 8000dea:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 144;
 8000dec:	2390      	movs	r3, #144	@ 0x90
 8000dee:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000df0:	2304      	movs	r3, #4
 8000df2:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 5;
 8000df4:	2305      	movs	r3, #5
 8000df6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000df8:	f107 0320 	add.w	r3, r7, #32
 8000dfc:	4618      	mov	r0, r3
 8000dfe:	f003 fcd3 	bl	80047a8 <HAL_RCC_OscConfig>
 8000e02:	4603      	mov	r3, r0
 8000e04:	2b00      	cmp	r3, #0
 8000e06:	d001      	beq.n	8000e0c <SystemClock_Config+0x98>
  {
    Error_Handler();
 8000e08:	f000 f81e 	bl	8000e48 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000e0c:	230f      	movs	r3, #15
 8000e0e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000e10:	2302      	movs	r3, #2
 8000e12:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000e14:	2300      	movs	r3, #0
 8000e16:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000e18:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000e1c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000e1e:	2300      	movs	r3, #0
 8000e20:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000e22:	f107 030c 	add.w	r3, r7, #12
 8000e26:	2101      	movs	r1, #1
 8000e28:	4618      	mov	r0, r3
 8000e2a:	f003 ff35 	bl	8004c98 <HAL_RCC_ClockConfig>
 8000e2e:	4603      	mov	r3, r0
 8000e30:	2b00      	cmp	r3, #0
 8000e32:	d001      	beq.n	8000e38 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8000e34:	f000 f808 	bl	8000e48 <Error_Handler>
  }
}
 8000e38:	bf00      	nop
 8000e3a:	3750      	adds	r7, #80	@ 0x50
 8000e3c:	46bd      	mov	sp, r7
 8000e3e:	bd80      	pop	{r7, pc}
 8000e40:	40023800 	.word	0x40023800
 8000e44:	40007000 	.word	0x40007000

08000e48 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000e48:	b480      	push	{r7}
 8000e4a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000e4c:	b672      	cpsid	i
}
 8000e4e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000e50:	bf00      	nop
 8000e52:	e7fd      	b.n	8000e50 <Error_Handler+0x8>

08000e54 <OLED_Init>:
  * @brief  Initialize OLED display
  * @param  hi2c: I2C handle
  * @retval None
  */
void OLED_Init(I2C_HandleTypeDef *hi2c)
{
 8000e54:	b580      	push	{r7, lr}
 8000e56:	b082      	sub	sp, #8
 8000e58:	af00      	add	r7, sp, #0
 8000e5a:	6078      	str	r0, [r7, #4]
    oled_i2c = hi2c;
 8000e5c:	4a2d      	ldr	r2, [pc, #180]	@ (8000f14 <OLED_Init+0xc0>)
 8000e5e:	687b      	ldr	r3, [r7, #4]
 8000e60:	6013      	str	r3, [r2, #0]

    HAL_Delay(100); // Wait for OLED to power up
 8000e62:	2064      	movs	r0, #100	@ 0x64
 8000e64:	f000 fe50 	bl	8001b08 <HAL_Delay>

    // Init sequence for SSD1306
    OLED_WriteCommand(SSD1306_DISPLAY_OFF);
 8000e68:	20ae      	movs	r0, #174	@ 0xae
 8000e6a:	f000 faa9 	bl	80013c0 <OLED_WriteCommand>
    OLED_WriteCommand(SSD1306_SET_DISPLAY_CLOCK_DIV);
 8000e6e:	20d5      	movs	r0, #213	@ 0xd5
 8000e70:	f000 faa6 	bl	80013c0 <OLED_WriteCommand>
    OLED_WriteCommand(0x80);
 8000e74:	2080      	movs	r0, #128	@ 0x80
 8000e76:	f000 faa3 	bl	80013c0 <OLED_WriteCommand>
    OLED_WriteCommand(SSD1306_SET_MULTIPLEX);
 8000e7a:	20a8      	movs	r0, #168	@ 0xa8
 8000e7c:	f000 faa0 	bl	80013c0 <OLED_WriteCommand>
    OLED_WriteCommand(0x3F);
 8000e80:	203f      	movs	r0, #63	@ 0x3f
 8000e82:	f000 fa9d 	bl	80013c0 <OLED_WriteCommand>
    OLED_WriteCommand(SSD1306_SET_DISPLAY_OFFSET);
 8000e86:	20d3      	movs	r0, #211	@ 0xd3
 8000e88:	f000 fa9a 	bl	80013c0 <OLED_WriteCommand>
    OLED_WriteCommand(0x00);
 8000e8c:	2000      	movs	r0, #0
 8000e8e:	f000 fa97 	bl	80013c0 <OLED_WriteCommand>
    OLED_WriteCommand(SSD1306_SET_START_LINE | 0x00);
 8000e92:	2040      	movs	r0, #64	@ 0x40
 8000e94:	f000 fa94 	bl	80013c0 <OLED_WriteCommand>
    OLED_WriteCommand(SSD1306_CHARGE_PUMP);
 8000e98:	208d      	movs	r0, #141	@ 0x8d
 8000e9a:	f000 fa91 	bl	80013c0 <OLED_WriteCommand>
    OLED_WriteCommand(0x14);
 8000e9e:	2014      	movs	r0, #20
 8000ea0:	f000 fa8e 	bl	80013c0 <OLED_WriteCommand>
    OLED_WriteCommand(SSD1306_MEMORY_MODE);
 8000ea4:	2020      	movs	r0, #32
 8000ea6:	f000 fa8b 	bl	80013c0 <OLED_WriteCommand>
    OLED_WriteCommand(0x00);
 8000eaa:	2000      	movs	r0, #0
 8000eac:	f000 fa88 	bl	80013c0 <OLED_WriteCommand>
    OLED_WriteCommand(SSD1306_SEG_REMAP | 0x01);
 8000eb0:	20a1      	movs	r0, #161	@ 0xa1
 8000eb2:	f000 fa85 	bl	80013c0 <OLED_WriteCommand>
    OLED_WriteCommand(SSD1306_COM_SCAN_DEC);
 8000eb6:	20c8      	movs	r0, #200	@ 0xc8
 8000eb8:	f000 fa82 	bl	80013c0 <OLED_WriteCommand>
    OLED_WriteCommand(SSD1306_SET_COMPINS);
 8000ebc:	20da      	movs	r0, #218	@ 0xda
 8000ebe:	f000 fa7f 	bl	80013c0 <OLED_WriteCommand>
    OLED_WriteCommand(0x12);
 8000ec2:	2012      	movs	r0, #18
 8000ec4:	f000 fa7c 	bl	80013c0 <OLED_WriteCommand>
    OLED_WriteCommand(SSD1306_SET_CONTRAST);
 8000ec8:	2081      	movs	r0, #129	@ 0x81
 8000eca:	f000 fa79 	bl	80013c0 <OLED_WriteCommand>
    OLED_WriteCommand(0xCF);
 8000ece:	20cf      	movs	r0, #207	@ 0xcf
 8000ed0:	f000 fa76 	bl	80013c0 <OLED_WriteCommand>
    OLED_WriteCommand(SSD1306_SET_PRECHARGE);
 8000ed4:	20d9      	movs	r0, #217	@ 0xd9
 8000ed6:	f000 fa73 	bl	80013c0 <OLED_WriteCommand>
    OLED_WriteCommand(0xF1);
 8000eda:	20f1      	movs	r0, #241	@ 0xf1
 8000edc:	f000 fa70 	bl	80013c0 <OLED_WriteCommand>
    OLED_WriteCommand(SSD1306_SET_VCOM_DETECT);
 8000ee0:	20db      	movs	r0, #219	@ 0xdb
 8000ee2:	f000 fa6d 	bl	80013c0 <OLED_WriteCommand>
    OLED_WriteCommand(0x40);
 8000ee6:	2040      	movs	r0, #64	@ 0x40
 8000ee8:	f000 fa6a 	bl	80013c0 <OLED_WriteCommand>
    OLED_WriteCommand(SSD1306_DISPLAY_ALL_ON_RESUME);
 8000eec:	20a4      	movs	r0, #164	@ 0xa4
 8000eee:	f000 fa67 	bl	80013c0 <OLED_WriteCommand>
    OLED_WriteCommand(SSD1306_NORMAL_DISPLAY);
 8000ef2:	20a6      	movs	r0, #166	@ 0xa6
 8000ef4:	f000 fa64 	bl	80013c0 <OLED_WriteCommand>
    OLED_WriteCommand(SSD1306_DEACTIVATE_SCROLL);
 8000ef8:	202e      	movs	r0, #46	@ 0x2e
 8000efa:	f000 fa61 	bl	80013c0 <OLED_WriteCommand>
    OLED_WriteCommand(SSD1306_DISPLAY_ON);
 8000efe:	20af      	movs	r0, #175	@ 0xaf
 8000f00:	f000 fa5e 	bl	80013c0 <OLED_WriteCommand>

    OLED_Clear();
 8000f04:	f000 f808 	bl	8000f18 <OLED_Clear>
    OLED_Update();
 8000f08:	f000 f81c 	bl	8000f44 <OLED_Update>
}
 8000f0c:	bf00      	nop
 8000f0e:	3708      	adds	r7, #8
 8000f10:	46bd      	mov	sp, r7
 8000f12:	bd80      	pop	{r7, pc}
 8000f14:	2000021c 	.word	0x2000021c

08000f18 <OLED_Clear>:
/**
  * @brief  Clear display buffer
  * @retval None
  */
void OLED_Clear(void)
{
 8000f18:	b580      	push	{r7, lr}
 8000f1a:	af00      	add	r7, sp, #0
    memset(oled_buffer, 0x00, OLED_BUFFER_SIZE);
 8000f1c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000f20:	2100      	movs	r1, #0
 8000f22:	4805      	ldr	r0, [pc, #20]	@ (8000f38 <OLED_Clear+0x20>)
 8000f24:	f009 f93a 	bl	800a19c <memset>
    cursor_x = 0;
 8000f28:	4b04      	ldr	r3, [pc, #16]	@ (8000f3c <OLED_Clear+0x24>)
 8000f2a:	2200      	movs	r2, #0
 8000f2c:	701a      	strb	r2, [r3, #0]
    cursor_y = 0;
 8000f2e:	4b04      	ldr	r3, [pc, #16]	@ (8000f40 <OLED_Clear+0x28>)
 8000f30:	2200      	movs	r2, #0
 8000f32:	701a      	strb	r2, [r3, #0]
}
 8000f34:	bf00      	nop
 8000f36:	bd80      	pop	{r7, pc}
 8000f38:	20000220 	.word	0x20000220
 8000f3c:	20000620 	.word	0x20000620
 8000f40:	20000621 	.word	0x20000621

08000f44 <OLED_Update>:
/**
  * @brief  Update display with buffer content
  * @retval None
  */
void OLED_Update(void)
{
 8000f44:	b580      	push	{r7, lr}
 8000f46:	af00      	add	r7, sp, #0
    OLED_WriteCommand(SSD1306_COLUMN_ADDR);
 8000f48:	2021      	movs	r0, #33	@ 0x21
 8000f4a:	f000 fa39 	bl	80013c0 <OLED_WriteCommand>
    OLED_WriteCommand(0);
 8000f4e:	2000      	movs	r0, #0
 8000f50:	f000 fa36 	bl	80013c0 <OLED_WriteCommand>
    OLED_WriteCommand(127);
 8000f54:	207f      	movs	r0, #127	@ 0x7f
 8000f56:	f000 fa33 	bl	80013c0 <OLED_WriteCommand>

    OLED_WriteCommand(SSD1306_PAGE_ADDR);
 8000f5a:	2022      	movs	r0, #34	@ 0x22
 8000f5c:	f000 fa30 	bl	80013c0 <OLED_WriteCommand>
    OLED_WriteCommand(0);
 8000f60:	2000      	movs	r0, #0
 8000f62:	f000 fa2d 	bl	80013c0 <OLED_WriteCommand>
    OLED_WriteCommand(7);
 8000f66:	2007      	movs	r0, #7
 8000f68:	f000 fa2a 	bl	80013c0 <OLED_WriteCommand>

    OLED_WriteData(oled_buffer, OLED_BUFFER_SIZE);
 8000f6c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000f70:	4802      	ldr	r0, [pc, #8]	@ (8000f7c <OLED_Update+0x38>)
 8000f72:	f000 fa3f 	bl	80013f4 <OLED_WriteData>
}
 8000f76:	bf00      	nop
 8000f78:	bd80      	pop	{r7, pc}
 8000f7a:	bf00      	nop
 8000f7c:	20000220 	.word	0x20000220

08000f80 <OLED_SetCursor>:
  * @param  x: X position (0-127)
  * @param  y: Y position (0-63)
  * @retval None
  */
void OLED_SetCursor(uint8_t x, uint8_t y)
{
 8000f80:	b480      	push	{r7}
 8000f82:	b083      	sub	sp, #12
 8000f84:	af00      	add	r7, sp, #0
 8000f86:	4603      	mov	r3, r0
 8000f88:	460a      	mov	r2, r1
 8000f8a:	71fb      	strb	r3, [r7, #7]
 8000f8c:	4613      	mov	r3, r2
 8000f8e:	71bb      	strb	r3, [r7, #6]
    cursor_x = x;
 8000f90:	4a05      	ldr	r2, [pc, #20]	@ (8000fa8 <OLED_SetCursor+0x28>)
 8000f92:	79fb      	ldrb	r3, [r7, #7]
 8000f94:	7013      	strb	r3, [r2, #0]
    cursor_y = y;
 8000f96:	4a05      	ldr	r2, [pc, #20]	@ (8000fac <OLED_SetCursor+0x2c>)
 8000f98:	79bb      	ldrb	r3, [r7, #6]
 8000f9a:	7013      	strb	r3, [r2, #0]
}
 8000f9c:	bf00      	nop
 8000f9e:	370c      	adds	r7, #12
 8000fa0:	46bd      	mov	sp, r7
 8000fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa6:	4770      	bx	lr
 8000fa8:	20000620 	.word	0x20000620
 8000fac:	20000621 	.word	0x20000621

08000fb0 <OLED_WriteChar>:
  * @param  ch: Character to write
  * @param  font_size: Font size (0=small, 1=normal, 2=large)
  * @retval None
  */
void OLED_WriteChar(char ch, uint8_t font_size)
{
 8000fb0:	b580      	push	{r7, lr}
 8000fb2:	b086      	sub	sp, #24
 8000fb4:	af00      	add	r7, sp, #0
 8000fb6:	4603      	mov	r3, r0
 8000fb8:	460a      	mov	r2, r1
 8000fba:	71fb      	strb	r3, [r7, #7]
 8000fbc:	4613      	mov	r3, r2
 8000fbe:	71bb      	strb	r3, [r7, #6]
    if (ch < 0x20 || ch > 0x7A) return;
 8000fc0:	79fb      	ldrb	r3, [r7, #7]
 8000fc2:	2b1f      	cmp	r3, #31
 8000fc4:	d96f      	bls.n	80010a6 <OLED_WriteChar+0xf6>
 8000fc6:	79fb      	ldrb	r3, [r7, #7]
 8000fc8:	2b7a      	cmp	r3, #122	@ 0x7a
 8000fca:	d86c      	bhi.n	80010a6 <OLED_WriteChar+0xf6>

    const uint8_t *font_data = font_5x7[ch - 0x20];
 8000fcc:	79fb      	ldrb	r3, [r7, #7]
 8000fce:	f1a3 0220 	sub.w	r2, r3, #32
 8000fd2:	4613      	mov	r3, r2
 8000fd4:	009b      	lsls	r3, r3, #2
 8000fd6:	4413      	add	r3, r2
 8000fd8:	4a35      	ldr	r2, [pc, #212]	@ (80010b0 <OLED_WriteChar+0x100>)
 8000fda:	4413      	add	r3, r2
 8000fdc:	613b      	str	r3, [r7, #16]
    uint8_t scale = (font_size == FONT_SIZE_LARGE) ? 2 : 1;
 8000fde:	79bb      	ldrb	r3, [r7, #6]
 8000fe0:	2b02      	cmp	r3, #2
 8000fe2:	d101      	bne.n	8000fe8 <OLED_WriteChar+0x38>
 8000fe4:	2302      	movs	r3, #2
 8000fe6:	e000      	b.n	8000fea <OLED_WriteChar+0x3a>
 8000fe8:	2301      	movs	r3, #1
 8000fea:	73fb      	strb	r3, [r7, #15]

    for (uint8_t i = 0; i < 5; i++)
 8000fec:	2300      	movs	r3, #0
 8000fee:	75fb      	strb	r3, [r7, #23]
 8000ff0:	e04e      	b.n	8001090 <OLED_WriteChar+0xe0>
    {
        for (uint8_t s = 0; s < scale; s++)
 8000ff2:	2300      	movs	r3, #0
 8000ff4:	75bb      	strb	r3, [r7, #22]
 8000ff6:	e042      	b.n	800107e <OLED_WriteChar+0xce>
        {
            if (cursor_x >= OLED_WIDTH) break;
 8000ff8:	4b2e      	ldr	r3, [pc, #184]	@ (80010b4 <OLED_WriteChar+0x104>)
 8000ffa:	781b      	ldrb	r3, [r3, #0]
 8000ffc:	b25b      	sxtb	r3, r3
 8000ffe:	2b00      	cmp	r3, #0
 8001000:	db42      	blt.n	8001088 <OLED_WriteChar+0xd8>

            for (uint8_t j = 0; j < 8; j++)
 8001002:	2300      	movs	r3, #0
 8001004:	757b      	strb	r3, [r7, #21]
 8001006:	e02e      	b.n	8001066 <OLED_WriteChar+0xb6>
            {
                for (uint8_t sy = 0; sy < scale; sy++)
 8001008:	2300      	movs	r3, #0
 800100a:	753b      	strb	r3, [r7, #20]
 800100c:	e024      	b.n	8001058 <OLED_WriteChar+0xa8>
                {
                    uint8_t y = cursor_y + j * scale + sy;
 800100e:	7d7a      	ldrb	r2, [r7, #21]
 8001010:	7bfb      	ldrb	r3, [r7, #15]
 8001012:	fb12 f303 	smulbb	r3, r2, r3
 8001016:	b2da      	uxtb	r2, r3
 8001018:	4b27      	ldr	r3, [pc, #156]	@ (80010b8 <OLED_WriteChar+0x108>)
 800101a:	781b      	ldrb	r3, [r3, #0]
 800101c:	4413      	add	r3, r2
 800101e:	b2da      	uxtb	r2, r3
 8001020:	7d3b      	ldrb	r3, [r7, #20]
 8001022:	4413      	add	r3, r2
 8001024:	73bb      	strb	r3, [r7, #14]
                    if (y < OLED_HEIGHT)
 8001026:	7bbb      	ldrb	r3, [r7, #14]
 8001028:	2b3f      	cmp	r3, #63	@ 0x3f
 800102a:	d812      	bhi.n	8001052 <OLED_WriteChar+0xa2>
                    {
                        if (font_data[i] & (1 << j))
 800102c:	7dfb      	ldrb	r3, [r7, #23]
 800102e:	693a      	ldr	r2, [r7, #16]
 8001030:	4413      	add	r3, r2
 8001032:	781b      	ldrb	r3, [r3, #0]
 8001034:	461a      	mov	r2, r3
 8001036:	7d7b      	ldrb	r3, [r7, #21]
 8001038:	fa42 f303 	asr.w	r3, r2, r3
 800103c:	f003 0301 	and.w	r3, r3, #1
 8001040:	2b00      	cmp	r3, #0
 8001042:	d006      	beq.n	8001052 <OLED_WriteChar+0xa2>
                            OLED_DrawPixel(cursor_x, y, true);
 8001044:	4b1b      	ldr	r3, [pc, #108]	@ (80010b4 <OLED_WriteChar+0x104>)
 8001046:	781b      	ldrb	r3, [r3, #0]
 8001048:	7bb9      	ldrb	r1, [r7, #14]
 800104a:	2201      	movs	r2, #1
 800104c:	4618      	mov	r0, r3
 800104e:	f000 f84f 	bl	80010f0 <OLED_DrawPixel>
                for (uint8_t sy = 0; sy < scale; sy++)
 8001052:	7d3b      	ldrb	r3, [r7, #20]
 8001054:	3301      	adds	r3, #1
 8001056:	753b      	strb	r3, [r7, #20]
 8001058:	7d3a      	ldrb	r2, [r7, #20]
 800105a:	7bfb      	ldrb	r3, [r7, #15]
 800105c:	429a      	cmp	r2, r3
 800105e:	d3d6      	bcc.n	800100e <OLED_WriteChar+0x5e>
            for (uint8_t j = 0; j < 8; j++)
 8001060:	7d7b      	ldrb	r3, [r7, #21]
 8001062:	3301      	adds	r3, #1
 8001064:	757b      	strb	r3, [r7, #21]
 8001066:	7d7b      	ldrb	r3, [r7, #21]
 8001068:	2b07      	cmp	r3, #7
 800106a:	d9cd      	bls.n	8001008 <OLED_WriteChar+0x58>
                    }
                }
            }
            cursor_x++;
 800106c:	4b11      	ldr	r3, [pc, #68]	@ (80010b4 <OLED_WriteChar+0x104>)
 800106e:	781b      	ldrb	r3, [r3, #0]
 8001070:	3301      	adds	r3, #1
 8001072:	b2da      	uxtb	r2, r3
 8001074:	4b0f      	ldr	r3, [pc, #60]	@ (80010b4 <OLED_WriteChar+0x104>)
 8001076:	701a      	strb	r2, [r3, #0]
        for (uint8_t s = 0; s < scale; s++)
 8001078:	7dbb      	ldrb	r3, [r7, #22]
 800107a:	3301      	adds	r3, #1
 800107c:	75bb      	strb	r3, [r7, #22]
 800107e:	7dba      	ldrb	r2, [r7, #22]
 8001080:	7bfb      	ldrb	r3, [r7, #15]
 8001082:	429a      	cmp	r2, r3
 8001084:	d3b8      	bcc.n	8000ff8 <OLED_WriteChar+0x48>
 8001086:	e000      	b.n	800108a <OLED_WriteChar+0xda>
            if (cursor_x >= OLED_WIDTH) break;
 8001088:	bf00      	nop
    for (uint8_t i = 0; i < 5; i++)
 800108a:	7dfb      	ldrb	r3, [r7, #23]
 800108c:	3301      	adds	r3, #1
 800108e:	75fb      	strb	r3, [r7, #23]
 8001090:	7dfb      	ldrb	r3, [r7, #23]
 8001092:	2b04      	cmp	r3, #4
 8001094:	d9ad      	bls.n	8000ff2 <OLED_WriteChar+0x42>
        }
    }

    // Space between characters
    cursor_x += scale;
 8001096:	4b07      	ldr	r3, [pc, #28]	@ (80010b4 <OLED_WriteChar+0x104>)
 8001098:	781a      	ldrb	r2, [r3, #0]
 800109a:	7bfb      	ldrb	r3, [r7, #15]
 800109c:	4413      	add	r3, r2
 800109e:	b2da      	uxtb	r2, r3
 80010a0:	4b04      	ldr	r3, [pc, #16]	@ (80010b4 <OLED_WriteChar+0x104>)
 80010a2:	701a      	strb	r2, [r3, #0]
 80010a4:	e000      	b.n	80010a8 <OLED_WriteChar+0xf8>
    if (ch < 0x20 || ch > 0x7A) return;
 80010a6:	bf00      	nop
}
 80010a8:	3718      	adds	r7, #24
 80010aa:	46bd      	mov	sp, r7
 80010ac:	bd80      	pop	{r7, pc}
 80010ae:	bf00      	nop
 80010b0:	0800af94 	.word	0x0800af94
 80010b4:	20000620 	.word	0x20000620
 80010b8:	20000621 	.word	0x20000621

080010bc <OLED_WriteString>:
  * @param  str: String to write
  * @param  font_size: Font size
  * @retval None
  */
void OLED_WriteString(const char *str, uint8_t font_size)
{
 80010bc:	b580      	push	{r7, lr}
 80010be:	b082      	sub	sp, #8
 80010c0:	af00      	add	r7, sp, #0
 80010c2:	6078      	str	r0, [r7, #4]
 80010c4:	460b      	mov	r3, r1
 80010c6:	70fb      	strb	r3, [r7, #3]
    while (*str)
 80010c8:	e008      	b.n	80010dc <OLED_WriteString+0x20>
    {
        OLED_WriteChar(*str++, font_size);
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	1c5a      	adds	r2, r3, #1
 80010ce:	607a      	str	r2, [r7, #4]
 80010d0:	781b      	ldrb	r3, [r3, #0]
 80010d2:	78fa      	ldrb	r2, [r7, #3]
 80010d4:	4611      	mov	r1, r2
 80010d6:	4618      	mov	r0, r3
 80010d8:	f7ff ff6a 	bl	8000fb0 <OLED_WriteChar>
    while (*str)
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	781b      	ldrb	r3, [r3, #0]
 80010e0:	2b00      	cmp	r3, #0
 80010e2:	d1f2      	bne.n	80010ca <OLED_WriteString+0xe>
    }
}
 80010e4:	bf00      	nop
 80010e6:	bf00      	nop
 80010e8:	3708      	adds	r7, #8
 80010ea:	46bd      	mov	sp, r7
 80010ec:	bd80      	pop	{r7, pc}
	...

080010f0 <OLED_DrawPixel>:
  * @param  y: Y position
  * @param  color: true=white, false=black
  * @retval None
  */
void OLED_DrawPixel(uint8_t x, uint8_t y, bool color)
{
 80010f0:	b480      	push	{r7}
 80010f2:	b083      	sub	sp, #12
 80010f4:	af00      	add	r7, sp, #0
 80010f6:	4603      	mov	r3, r0
 80010f8:	71fb      	strb	r3, [r7, #7]
 80010fa:	460b      	mov	r3, r1
 80010fc:	71bb      	strb	r3, [r7, #6]
 80010fe:	4613      	mov	r3, r2
 8001100:	717b      	strb	r3, [r7, #5]
    if (x >= OLED_WIDTH || y >= OLED_HEIGHT) return;
 8001102:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001106:	2b00      	cmp	r3, #0
 8001108:	db3d      	blt.n	8001186 <OLED_DrawPixel+0x96>
 800110a:	79bb      	ldrb	r3, [r7, #6]
 800110c:	2b3f      	cmp	r3, #63	@ 0x3f
 800110e:	d83a      	bhi.n	8001186 <OLED_DrawPixel+0x96>

    if (color)
 8001110:	797b      	ldrb	r3, [r7, #5]
 8001112:	2b00      	cmp	r3, #0
 8001114:	d01a      	beq.n	800114c <OLED_DrawPixel+0x5c>
        oled_buffer[x + (y / 8) * OLED_WIDTH] |= (1 << (y % 8));
 8001116:	79fa      	ldrb	r2, [r7, #7]
 8001118:	79bb      	ldrb	r3, [r7, #6]
 800111a:	08db      	lsrs	r3, r3, #3
 800111c:	b2d8      	uxtb	r0, r3
 800111e:	4603      	mov	r3, r0
 8001120:	01db      	lsls	r3, r3, #7
 8001122:	4413      	add	r3, r2
 8001124:	4a1b      	ldr	r2, [pc, #108]	@ (8001194 <OLED_DrawPixel+0xa4>)
 8001126:	5cd3      	ldrb	r3, [r2, r3]
 8001128:	b25a      	sxtb	r2, r3
 800112a:	79bb      	ldrb	r3, [r7, #6]
 800112c:	f003 0307 	and.w	r3, r3, #7
 8001130:	2101      	movs	r1, #1
 8001132:	fa01 f303 	lsl.w	r3, r1, r3
 8001136:	b25b      	sxtb	r3, r3
 8001138:	4313      	orrs	r3, r2
 800113a:	b259      	sxtb	r1, r3
 800113c:	79fa      	ldrb	r2, [r7, #7]
 800113e:	4603      	mov	r3, r0
 8001140:	01db      	lsls	r3, r3, #7
 8001142:	4413      	add	r3, r2
 8001144:	b2c9      	uxtb	r1, r1
 8001146:	4a13      	ldr	r2, [pc, #76]	@ (8001194 <OLED_DrawPixel+0xa4>)
 8001148:	54d1      	strb	r1, [r2, r3]
 800114a:	e01d      	b.n	8001188 <OLED_DrawPixel+0x98>
    else
        oled_buffer[x + (y / 8) * OLED_WIDTH] &= ~(1 << (y % 8));
 800114c:	79fa      	ldrb	r2, [r7, #7]
 800114e:	79bb      	ldrb	r3, [r7, #6]
 8001150:	08db      	lsrs	r3, r3, #3
 8001152:	b2d8      	uxtb	r0, r3
 8001154:	4603      	mov	r3, r0
 8001156:	01db      	lsls	r3, r3, #7
 8001158:	4413      	add	r3, r2
 800115a:	4a0e      	ldr	r2, [pc, #56]	@ (8001194 <OLED_DrawPixel+0xa4>)
 800115c:	5cd3      	ldrb	r3, [r2, r3]
 800115e:	b25a      	sxtb	r2, r3
 8001160:	79bb      	ldrb	r3, [r7, #6]
 8001162:	f003 0307 	and.w	r3, r3, #7
 8001166:	2101      	movs	r1, #1
 8001168:	fa01 f303 	lsl.w	r3, r1, r3
 800116c:	b25b      	sxtb	r3, r3
 800116e:	43db      	mvns	r3, r3
 8001170:	b25b      	sxtb	r3, r3
 8001172:	4013      	ands	r3, r2
 8001174:	b259      	sxtb	r1, r3
 8001176:	79fa      	ldrb	r2, [r7, #7]
 8001178:	4603      	mov	r3, r0
 800117a:	01db      	lsls	r3, r3, #7
 800117c:	4413      	add	r3, r2
 800117e:	b2c9      	uxtb	r1, r1
 8001180:	4a04      	ldr	r2, [pc, #16]	@ (8001194 <OLED_DrawPixel+0xa4>)
 8001182:	54d1      	strb	r1, [r2, r3]
 8001184:	e000      	b.n	8001188 <OLED_DrawPixel+0x98>
    if (x >= OLED_WIDTH || y >= OLED_HEIGHT) return;
 8001186:	bf00      	nop
}
 8001188:	370c      	adds	r7, #12
 800118a:	46bd      	mov	sp, r7
 800118c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001190:	4770      	bx	lr
 8001192:	bf00      	nop
 8001194:	20000220 	.word	0x20000220

08001198 <OLED_ShowSplashScreen>:
/**
  * @brief  Show splash screen with messages
  * @retval None
  */
void OLED_ShowSplashScreen(void)
{
 8001198:	b580      	push	{r7, lr}
 800119a:	af00      	add	r7, sp, #0
    // Screen 1: Aldzama Demolition Robot (2 seconds)
    OLED_Clear();
 800119c:	f7ff febc 	bl	8000f18 <OLED_Clear>
    OLED_SetCursor(8, 20);
 80011a0:	2114      	movs	r1, #20
 80011a2:	2008      	movs	r0, #8
 80011a4:	f7ff feec 	bl	8000f80 <OLED_SetCursor>
    OLED_WriteString("Aldzama", FONT_SIZE_LARGE);
 80011a8:	2102      	movs	r1, #2
 80011aa:	4821      	ldr	r0, [pc, #132]	@ (8001230 <OLED_ShowSplashScreen+0x98>)
 80011ac:	f7ff ff86 	bl	80010bc <OLED_WriteString>
    OLED_SetCursor(10, 42);
 80011b0:	212a      	movs	r1, #42	@ 0x2a
 80011b2:	200a      	movs	r0, #10
 80011b4:	f7ff fee4 	bl	8000f80 <OLED_SetCursor>
    OLED_WriteString("Demolition Robot", FONT_SIZE_NORMAL);
 80011b8:	2101      	movs	r1, #1
 80011ba:	481e      	ldr	r0, [pc, #120]	@ (8001234 <OLED_ShowSplashScreen+0x9c>)
 80011bc:	f7ff ff7e 	bl	80010bc <OLED_WriteString>
    OLED_Update();
 80011c0:	f7ff fec0 	bl	8000f44 <OLED_Update>
    HAL_Delay(2000);
 80011c4:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80011c8:	f000 fc9e 	bl	8001b08 <HAL_Delay>

    // Screen 2: Semangat Kerjanya Sayangg (1 second)
    OLED_Clear();
 80011cc:	f7ff fea4 	bl	8000f18 <OLED_Clear>
    OLED_SetCursor(10, 24);
 80011d0:	2118      	movs	r1, #24
 80011d2:	200a      	movs	r0, #10
 80011d4:	f7ff fed4 	bl	8000f80 <OLED_SetCursor>
    OLED_WriteString("Semangat", FONT_SIZE_LARGE);
 80011d8:	2102      	movs	r1, #2
 80011da:	4817      	ldr	r0, [pc, #92]	@ (8001238 <OLED_ShowSplashScreen+0xa0>)
 80011dc:	f7ff ff6e 	bl	80010bc <OLED_WriteString>
    OLED_SetCursor(4, 46);
 80011e0:	212e      	movs	r1, #46	@ 0x2e
 80011e2:	2004      	movs	r0, #4
 80011e4:	f7ff fecc 	bl	8000f80 <OLED_SetCursor>
    OLED_WriteString("Kerjanya Sayangg", FONT_SIZE_NORMAL);
 80011e8:	2101      	movs	r1, #1
 80011ea:	4814      	ldr	r0, [pc, #80]	@ (800123c <OLED_ShowSplashScreen+0xa4>)
 80011ec:	f7ff ff66 	bl	80010bc <OLED_WriteString>
    OLED_Update();
 80011f0:	f7ff fea8 	bl	8000f44 <OLED_Update>
    HAL_Delay(1000);
 80011f4:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80011f8:	f000 fc86 	bl	8001b08 <HAL_Delay>

    // Screen 3: Tetap Jaga Safetynya Yaa (1 second)
    OLED_Clear();
 80011fc:	f7ff fe8c 	bl	8000f18 <OLED_Clear>
    OLED_SetCursor(20, 24);
 8001200:	2118      	movs	r1, #24
 8001202:	2014      	movs	r0, #20
 8001204:	f7ff febc 	bl	8000f80 <OLED_SetCursor>
    OLED_WriteString("Tetap Jaga", FONT_SIZE_LARGE);
 8001208:	2102      	movs	r1, #2
 800120a:	480d      	ldr	r0, [pc, #52]	@ (8001240 <OLED_ShowSplashScreen+0xa8>)
 800120c:	f7ff ff56 	bl	80010bc <OLED_WriteString>
    OLED_SetCursor(12, 46);
 8001210:	212e      	movs	r1, #46	@ 0x2e
 8001212:	200c      	movs	r0, #12
 8001214:	f7ff feb4 	bl	8000f80 <OLED_SetCursor>
    OLED_WriteString("Safetynya Yaa", FONT_SIZE_NORMAL);
 8001218:	2101      	movs	r1, #1
 800121a:	480a      	ldr	r0, [pc, #40]	@ (8001244 <OLED_ShowSplashScreen+0xac>)
 800121c:	f7ff ff4e 	bl	80010bc <OLED_WriteString>
    OLED_Update();
 8001220:	f7ff fe90 	bl	8000f44 <OLED_Update>
    HAL_Delay(1000);
 8001224:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001228:	f000 fc6e 	bl	8001b08 <HAL_Delay>
}
 800122c:	bf00      	nop
 800122e:	bd80      	pop	{r7, pc}
 8001230:	0800abd8 	.word	0x0800abd8
 8001234:	0800abe0 	.word	0x0800abe0
 8001238:	0800abf4 	.word	0x0800abf4
 800123c:	0800ac00 	.word	0x0800ac00
 8001240:	0800ac14 	.word	0x0800ac14
 8001244:	0800ac20 	.word	0x0800ac20

08001248 <OLED_ShowModeScreen>:
  * @param  s5_1: Switch 5_1 state
  * @param  s5_2: Switch 5_2 state
  * @retval None
  */
void OLED_ShowModeScreen(uint8_t s5_1, uint8_t s5_2)
{
 8001248:	b580      	push	{r7, lr}
 800124a:	b08a      	sub	sp, #40	@ 0x28
 800124c:	af00      	add	r7, sp, #0
 800124e:	4603      	mov	r3, r0
 8001250:	460a      	mov	r2, r1
 8001252:	71fb      	strb	r3, [r7, #7]
 8001254:	4613      	mov	r3, r2
 8001256:	71bb      	strb	r3, [r7, #6]
    OLED_Clear();
 8001258:	f7ff fe5e 	bl	8000f18 <OLED_Clear>

    // Title
    OLED_SetCursor(16, 0);
 800125c:	2100      	movs	r1, #0
 800125e:	2010      	movs	r0, #16
 8001260:	f7ff fe8e 	bl	8000f80 <OLED_SetCursor>
    OLED_WriteString("DEMOLITION ROBOT", FONT_SIZE_NORMAL);
 8001264:	2101      	movs	r1, #1
 8001266:	4844      	ldr	r0, [pc, #272]	@ (8001378 <OLED_ShowModeScreen+0x130>)
 8001268:	f7ff ff28 	bl	80010bc <OLED_WriteString>

    // Draw separator line
    for (uint8_t i = 0; i < OLED_WIDTH; i++)
 800126c:	2300      	movs	r3, #0
 800126e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8001272:	e00b      	b.n	800128c <OLED_ShowModeScreen+0x44>
    {
        OLED_DrawPixel(i, 10, true);
 8001274:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001278:	2201      	movs	r2, #1
 800127a:	210a      	movs	r1, #10
 800127c:	4618      	mov	r0, r3
 800127e:	f7ff ff37 	bl	80010f0 <OLED_DrawPixel>
    for (uint8_t i = 0; i < OLED_WIDTH; i++)
 8001282:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001286:	3301      	adds	r3, #1
 8001288:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800128c:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8001290:	2b00      	cmp	r3, #0
 8001292:	daef      	bge.n	8001274 <OLED_ShowModeScreen+0x2c>

    // Determine mode
    const char *mode_name;
    const char *controls[4];

    if (s5_1 == 0 && s5_2 == 0)
 8001294:	79fb      	ldrb	r3, [r7, #7]
 8001296:	2b00      	cmp	r3, #0
 8001298:	d10d      	bne.n	80012b6 <OLED_ShowModeScreen+0x6e>
 800129a:	79bb      	ldrb	r3, [r7, #6]
 800129c:	2b00      	cmp	r3, #0
 800129e:	d10a      	bne.n	80012b6 <OLED_ShowModeScreen+0x6e>
    {
        // Mode UPPER - Excavator
        mode_name = "MODE: UPPER";
 80012a0:	4b36      	ldr	r3, [pc, #216]	@ (800137c <OLED_ShowModeScreen+0x134>)
 80012a2:	623b      	str	r3, [r7, #32]
        controls[0] = "LY: CYL3 Bucket";
 80012a4:	4b36      	ldr	r3, [pc, #216]	@ (8001380 <OLED_ShowModeScreen+0x138>)
 80012a6:	60fb      	str	r3, [r7, #12]
        controls[1] = "LX: Slew CW/CCW";
 80012a8:	4b36      	ldr	r3, [pc, #216]	@ (8001384 <OLED_ShowModeScreen+0x13c>)
 80012aa:	613b      	str	r3, [r7, #16]
        controls[2] = "RY: CYL2 Stick";
 80012ac:	4b36      	ldr	r3, [pc, #216]	@ (8001388 <OLED_ShowModeScreen+0x140>)
 80012ae:	617b      	str	r3, [r7, #20]
        controls[3] = "RX: CYL1 Boom";
 80012b0:	4b36      	ldr	r3, [pc, #216]	@ (800138c <OLED_ShowModeScreen+0x144>)
 80012b2:	61bb      	str	r3, [r7, #24]
 80012b4:	e02b      	b.n	800130e <OLED_ShowModeScreen+0xc6>
    }
    else if (s5_1 == 1 && s5_2 == 0)
 80012b6:	79fb      	ldrb	r3, [r7, #7]
 80012b8:	2b01      	cmp	r3, #1
 80012ba:	d10d      	bne.n	80012d8 <OLED_ShowModeScreen+0x90>
 80012bc:	79bb      	ldrb	r3, [r7, #6]
 80012be:	2b00      	cmp	r3, #0
 80012c0:	d10a      	bne.n	80012d8 <OLED_ShowModeScreen+0x90>
    {
        // Mode DUAL - Reserved
        mode_name = "MODE: DUAL";
 80012c2:	4b33      	ldr	r3, [pc, #204]	@ (8001390 <OLED_ShowModeScreen+0x148>)
 80012c4:	623b      	str	r3, [r7, #32]
        controls[0] = "Reserved for";
 80012c6:	4b33      	ldr	r3, [pc, #204]	@ (8001394 <OLED_ShowModeScreen+0x14c>)
 80012c8:	60fb      	str	r3, [r7, #12]
        controls[1] = "Future Use";
 80012ca:	4b33      	ldr	r3, [pc, #204]	@ (8001398 <OLED_ShowModeScreen+0x150>)
 80012cc:	613b      	str	r3, [r7, #16]
        controls[2] = "";
 80012ce:	4b33      	ldr	r3, [pc, #204]	@ (800139c <OLED_ShowModeScreen+0x154>)
 80012d0:	617b      	str	r3, [r7, #20]
        controls[3] = "";
 80012d2:	4b32      	ldr	r3, [pc, #200]	@ (800139c <OLED_ShowModeScreen+0x154>)
 80012d4:	61bb      	str	r3, [r7, #24]
 80012d6:	e01a      	b.n	800130e <OLED_ShowModeScreen+0xc6>
    }
    else if (s5_1 == 0 && s5_2 == 1)
 80012d8:	79fb      	ldrb	r3, [r7, #7]
 80012da:	2b00      	cmp	r3, #0
 80012dc:	d10d      	bne.n	80012fa <OLED_ShowModeScreen+0xb2>
 80012de:	79bb      	ldrb	r3, [r7, #6]
 80012e0:	2b01      	cmp	r3, #1
 80012e2:	d10a      	bne.n	80012fa <OLED_ShowModeScreen+0xb2>
    {
        // Mode LOWER - Mobility
        mode_name = "MODE: LOWER";
 80012e4:	4b2e      	ldr	r3, [pc, #184]	@ (80013a0 <OLED_ShowModeScreen+0x158>)
 80012e6:	623b      	str	r3, [r7, #32]
        controls[0] = "LY: Track Left";
 80012e8:	4b2e      	ldr	r3, [pc, #184]	@ (80013a4 <OLED_ShowModeScreen+0x15c>)
 80012ea:	60fb      	str	r3, [r7, #12]
        controls[1] = "LX: Outrig Left";
 80012ec:	4b2e      	ldr	r3, [pc, #184]	@ (80013a8 <OLED_ShowModeScreen+0x160>)
 80012ee:	613b      	str	r3, [r7, #16]
        controls[2] = "RY: Track Right";
 80012f0:	4b2e      	ldr	r3, [pc, #184]	@ (80013ac <OLED_ShowModeScreen+0x164>)
 80012f2:	617b      	str	r3, [r7, #20]
        controls[3] = "RX: Outrig Right";
 80012f4:	4b2e      	ldr	r3, [pc, #184]	@ (80013b0 <OLED_ShowModeScreen+0x168>)
 80012f6:	61bb      	str	r3, [r7, #24]
 80012f8:	e009      	b.n	800130e <OLED_ShowModeScreen+0xc6>
    }
    else
    {
        // Invalid mode
        mode_name = "MODE: INVALID";
 80012fa:	4b2e      	ldr	r3, [pc, #184]	@ (80013b4 <OLED_ShowModeScreen+0x16c>)
 80012fc:	623b      	str	r3, [r7, #32]
        controls[0] = "Check Switch";
 80012fe:	4b2e      	ldr	r3, [pc, #184]	@ (80013b8 <OLED_ShowModeScreen+0x170>)
 8001300:	60fb      	str	r3, [r7, #12]
        controls[1] = "Configuration";
 8001302:	4b2e      	ldr	r3, [pc, #184]	@ (80013bc <OLED_ShowModeScreen+0x174>)
 8001304:	613b      	str	r3, [r7, #16]
        controls[2] = "";
 8001306:	4b25      	ldr	r3, [pc, #148]	@ (800139c <OLED_ShowModeScreen+0x154>)
 8001308:	617b      	str	r3, [r7, #20]
        controls[3] = "";
 800130a:	4b24      	ldr	r3, [pc, #144]	@ (800139c <OLED_ShowModeScreen+0x154>)
 800130c:	61bb      	str	r3, [r7, #24]
    }

    // Display mode name
    OLED_SetCursor(16, 14);
 800130e:	210e      	movs	r1, #14
 8001310:	2010      	movs	r0, #16
 8001312:	f7ff fe35 	bl	8000f80 <OLED_SetCursor>
    OLED_WriteString((char*)mode_name, FONT_SIZE_NORMAL);
 8001316:	2101      	movs	r1, #1
 8001318:	6a38      	ldr	r0, [r7, #32]
 800131a:	f7ff fecf 	bl	80010bc <OLED_WriteString>

    // Display controls
    for (uint8_t i = 0; i < 4; i++)
 800131e:	2300      	movs	r3, #0
 8001320:	77fb      	strb	r3, [r7, #31]
 8001322:	e020      	b.n	8001366 <OLED_ShowModeScreen+0x11e>
    {
        if (controls[i][0] != '\0')
 8001324:	7ffb      	ldrb	r3, [r7, #31]
 8001326:	009b      	lsls	r3, r3, #2
 8001328:	3328      	adds	r3, #40	@ 0x28
 800132a:	443b      	add	r3, r7
 800132c:	f853 3c1c 	ldr.w	r3, [r3, #-28]
 8001330:	781b      	ldrb	r3, [r3, #0]
 8001332:	2b00      	cmp	r3, #0
 8001334:	d014      	beq.n	8001360 <OLED_ShowModeScreen+0x118>
        {
            OLED_SetCursor(2, 28 + i * 9);
 8001336:	7ffb      	ldrb	r3, [r7, #31]
 8001338:	461a      	mov	r2, r3
 800133a:	00d2      	lsls	r2, r2, #3
 800133c:	4413      	add	r3, r2
 800133e:	b2db      	uxtb	r3, r3
 8001340:	331c      	adds	r3, #28
 8001342:	b2db      	uxtb	r3, r3
 8001344:	4619      	mov	r1, r3
 8001346:	2002      	movs	r0, #2
 8001348:	f7ff fe1a 	bl	8000f80 <OLED_SetCursor>
            OLED_WriteString((char*)controls[i], FONT_SIZE_SMALL);
 800134c:	7ffb      	ldrb	r3, [r7, #31]
 800134e:	009b      	lsls	r3, r3, #2
 8001350:	3328      	adds	r3, #40	@ 0x28
 8001352:	443b      	add	r3, r7
 8001354:	f853 3c1c 	ldr.w	r3, [r3, #-28]
 8001358:	2100      	movs	r1, #0
 800135a:	4618      	mov	r0, r3
 800135c:	f7ff feae 	bl	80010bc <OLED_WriteString>
    for (uint8_t i = 0; i < 4; i++)
 8001360:	7ffb      	ldrb	r3, [r7, #31]
 8001362:	3301      	adds	r3, #1
 8001364:	77fb      	strb	r3, [r7, #31]
 8001366:	7ffb      	ldrb	r3, [r7, #31]
 8001368:	2b03      	cmp	r3, #3
 800136a:	d9db      	bls.n	8001324 <OLED_ShowModeScreen+0xdc>
        }
    }
}
 800136c:	bf00      	nop
 800136e:	bf00      	nop
 8001370:	3728      	adds	r7, #40	@ 0x28
 8001372:	46bd      	mov	sp, r7
 8001374:	bd80      	pop	{r7, pc}
 8001376:	bf00      	nop
 8001378:	0800ac30 	.word	0x0800ac30
 800137c:	0800ac44 	.word	0x0800ac44
 8001380:	0800ac50 	.word	0x0800ac50
 8001384:	0800ac60 	.word	0x0800ac60
 8001388:	0800ac70 	.word	0x0800ac70
 800138c:	0800ac80 	.word	0x0800ac80
 8001390:	0800ac90 	.word	0x0800ac90
 8001394:	0800ac9c 	.word	0x0800ac9c
 8001398:	0800acac 	.word	0x0800acac
 800139c:	0800acb8 	.word	0x0800acb8
 80013a0:	0800acbc 	.word	0x0800acbc
 80013a4:	0800acc8 	.word	0x0800acc8
 80013a8:	0800acd8 	.word	0x0800acd8
 80013ac:	0800ace8 	.word	0x0800ace8
 80013b0:	0800acf8 	.word	0x0800acf8
 80013b4:	0800ad0c 	.word	0x0800ad0c
 80013b8:	0800ad1c 	.word	0x0800ad1c
 80013bc:	0800ad2c 	.word	0x0800ad2c

080013c0 <OLED_WriteCommand>:
  * @brief  Write command to OLED
  * @param  cmd: Command byte
  * @retval None
  */
static void OLED_WriteCommand(uint8_t cmd)
{
 80013c0:	b580      	push	{r7, lr}
 80013c2:	b086      	sub	sp, #24
 80013c4:	af02      	add	r7, sp, #8
 80013c6:	4603      	mov	r3, r0
 80013c8:	71fb      	strb	r3, [r7, #7]
    uint8_t data[2] = {OLED_CMD, cmd};
 80013ca:	2300      	movs	r3, #0
 80013cc:	733b      	strb	r3, [r7, #12]
 80013ce:	79fb      	ldrb	r3, [r7, #7]
 80013d0:	737b      	strb	r3, [r7, #13]
    HAL_I2C_Master_Transmit(oled_i2c, OLED_I2C_ADDR, data, 2, OLED_TIMEOUT);
 80013d2:	4b07      	ldr	r3, [pc, #28]	@ (80013f0 <OLED_WriteCommand+0x30>)
 80013d4:	6818      	ldr	r0, [r3, #0]
 80013d6:	f107 020c 	add.w	r2, r7, #12
 80013da:	2364      	movs	r3, #100	@ 0x64
 80013dc:	9300      	str	r3, [sp, #0]
 80013de:	2302      	movs	r3, #2
 80013e0:	2178      	movs	r1, #120	@ 0x78
 80013e2:	f001 fc35 	bl	8002c50 <HAL_I2C_Master_Transmit>
}
 80013e6:	bf00      	nop
 80013e8:	3710      	adds	r7, #16
 80013ea:	46bd      	mov	sp, r7
 80013ec:	bd80      	pop	{r7, pc}
 80013ee:	bf00      	nop
 80013f0:	2000021c 	.word	0x2000021c

080013f4 <OLED_WriteData>:
  * @param  data: Data buffer
  * @param  len: Data length
  * @retval None
  */
static void OLED_WriteData(uint8_t *data, uint16_t len)
{
 80013f4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80013f8:	b087      	sub	sp, #28
 80013fa:	af02      	add	r7, sp, #8
 80013fc:	6078      	str	r0, [r7, #4]
 80013fe:	460b      	mov	r3, r1
 8001400:	807b      	strh	r3, [r7, #2]
 8001402:	466b      	mov	r3, sp
 8001404:	461e      	mov	r6, r3
    uint8_t buffer[len + 1];
 8001406:	887b      	ldrh	r3, [r7, #2]
 8001408:	1c59      	adds	r1, r3, #1
 800140a:	1e4b      	subs	r3, r1, #1
 800140c:	60fb      	str	r3, [r7, #12]
 800140e:	460a      	mov	r2, r1
 8001410:	2300      	movs	r3, #0
 8001412:	4690      	mov	r8, r2
 8001414:	4699      	mov	r9, r3
 8001416:	f04f 0200 	mov.w	r2, #0
 800141a:	f04f 0300 	mov.w	r3, #0
 800141e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001422:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001426:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800142a:	460a      	mov	r2, r1
 800142c:	2300      	movs	r3, #0
 800142e:	4614      	mov	r4, r2
 8001430:	461d      	mov	r5, r3
 8001432:	f04f 0200 	mov.w	r2, #0
 8001436:	f04f 0300 	mov.w	r3, #0
 800143a:	00eb      	lsls	r3, r5, #3
 800143c:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001440:	00e2      	lsls	r2, r4, #3
 8001442:	460b      	mov	r3, r1
 8001444:	3307      	adds	r3, #7
 8001446:	08db      	lsrs	r3, r3, #3
 8001448:	00db      	lsls	r3, r3, #3
 800144a:	ebad 0d03 	sub.w	sp, sp, r3
 800144e:	ab02      	add	r3, sp, #8
 8001450:	3300      	adds	r3, #0
 8001452:	60bb      	str	r3, [r7, #8]
    buffer[0] = OLED_DATA;
 8001454:	68bb      	ldr	r3, [r7, #8]
 8001456:	2240      	movs	r2, #64	@ 0x40
 8001458:	701a      	strb	r2, [r3, #0]
    memcpy(&buffer[1], data, len);
 800145a:	68bb      	ldr	r3, [r7, #8]
 800145c:	3301      	adds	r3, #1
 800145e:	887a      	ldrh	r2, [r7, #2]
 8001460:	6879      	ldr	r1, [r7, #4]
 8001462:	4618      	mov	r0, r3
 8001464:	f008 fec8 	bl	800a1f8 <memcpy>
    HAL_I2C_Master_Transmit(oled_i2c, OLED_I2C_ADDR, buffer, len + 1, OLED_TIMEOUT);
 8001468:	4b08      	ldr	r3, [pc, #32]	@ (800148c <OLED_WriteData+0x98>)
 800146a:	6818      	ldr	r0, [r3, #0]
 800146c:	887b      	ldrh	r3, [r7, #2]
 800146e:	3301      	adds	r3, #1
 8001470:	b29b      	uxth	r3, r3
 8001472:	2264      	movs	r2, #100	@ 0x64
 8001474:	9200      	str	r2, [sp, #0]
 8001476:	68ba      	ldr	r2, [r7, #8]
 8001478:	2178      	movs	r1, #120	@ 0x78
 800147a:	f001 fbe9 	bl	8002c50 <HAL_I2C_Master_Transmit>
 800147e:	46b5      	mov	sp, r6
}
 8001480:	bf00      	nop
 8001482:	3714      	adds	r7, #20
 8001484:	46bd      	mov	sp, r7
 8001486:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800148a:	bf00      	nop
 800148c:	2000021c 	.word	0x2000021c

08001490 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001490:	b480      	push	{r7}
 8001492:	b083      	sub	sp, #12
 8001494:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001496:	2300      	movs	r3, #0
 8001498:	607b      	str	r3, [r7, #4]
 800149a:	4b10      	ldr	r3, [pc, #64]	@ (80014dc <HAL_MspInit+0x4c>)
 800149c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800149e:	4a0f      	ldr	r2, [pc, #60]	@ (80014dc <HAL_MspInit+0x4c>)
 80014a0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80014a4:	6453      	str	r3, [r2, #68]	@ 0x44
 80014a6:	4b0d      	ldr	r3, [pc, #52]	@ (80014dc <HAL_MspInit+0x4c>)
 80014a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80014aa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80014ae:	607b      	str	r3, [r7, #4]
 80014b0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80014b2:	2300      	movs	r3, #0
 80014b4:	603b      	str	r3, [r7, #0]
 80014b6:	4b09      	ldr	r3, [pc, #36]	@ (80014dc <HAL_MspInit+0x4c>)
 80014b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014ba:	4a08      	ldr	r2, [pc, #32]	@ (80014dc <HAL_MspInit+0x4c>)
 80014bc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80014c0:	6413      	str	r3, [r2, #64]	@ 0x40
 80014c2:	4b06      	ldr	r3, [pc, #24]	@ (80014dc <HAL_MspInit+0x4c>)
 80014c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014c6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80014ca:	603b      	str	r3, [r7, #0]
 80014cc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80014ce:	bf00      	nop
 80014d0:	370c      	adds	r7, #12
 80014d2:	46bd      	mov	sp, r7
 80014d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014d8:	4770      	bx	lr
 80014da:	bf00      	nop
 80014dc:	40023800 	.word	0x40023800

080014e0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80014e0:	b480      	push	{r7}
 80014e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80014e4:	bf00      	nop
 80014e6:	e7fd      	b.n	80014e4 <NMI_Handler+0x4>

080014e8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80014e8:	b480      	push	{r7}
 80014ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80014ec:	bf00      	nop
 80014ee:	e7fd      	b.n	80014ec <HardFault_Handler+0x4>

080014f0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80014f0:	b480      	push	{r7}
 80014f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80014f4:	bf00      	nop
 80014f6:	e7fd      	b.n	80014f4 <MemManage_Handler+0x4>

080014f8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80014f8:	b480      	push	{r7}
 80014fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80014fc:	bf00      	nop
 80014fe:	e7fd      	b.n	80014fc <BusFault_Handler+0x4>

08001500 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001500:	b480      	push	{r7}
 8001502:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001504:	bf00      	nop
 8001506:	e7fd      	b.n	8001504 <UsageFault_Handler+0x4>

08001508 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001508:	b480      	push	{r7}
 800150a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800150c:	bf00      	nop
 800150e:	46bd      	mov	sp, r7
 8001510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001514:	4770      	bx	lr

08001516 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001516:	b480      	push	{r7}
 8001518:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800151a:	bf00      	nop
 800151c:	46bd      	mov	sp, r7
 800151e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001522:	4770      	bx	lr

08001524 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001524:	b480      	push	{r7}
 8001526:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001528:	bf00      	nop
 800152a:	46bd      	mov	sp, r7
 800152c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001530:	4770      	bx	lr

08001532 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001532:	b580      	push	{r7, lr}
 8001534:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001536:	f000 fac7 	bl	8001ac8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800153a:	bf00      	nop
 800153c:	bd80      	pop	{r7, pc}
	...

08001540 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001540:	b580      	push	{r7, lr}
 8001542:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001544:	4802      	ldr	r0, [pc, #8]	@ (8001550 <USART1_IRQHandler+0x10>)
 8001546:	f003 fe63 	bl	8005210 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800154a:	bf00      	nop
 800154c:	bd80      	pop	{r7, pc}
 800154e:	bf00      	nop
 8001550:	20000624 	.word	0x20000624

08001554 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8001554:	b580      	push	{r7, lr}
 8001556:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8001558:	4802      	ldr	r0, [pc, #8]	@ (8001564 <OTG_FS_IRQHandler+0x10>)
 800155a:	f002 f816 	bl	800358a <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 800155e:	bf00      	nop
 8001560:	bd80      	pop	{r7, pc}
 8001562:	bf00      	nop
 8001564:	20001f58 	.word	0x20001f58

08001568 <Switch_Init>:
/**
  * @brief  Initialize switch module
  * @retval None
  */
void Switch_Init(void)
{
 8001568:	b480      	push	{r7}
 800156a:	af00      	add	r7, sp, #0
    // GPIO sudah diinisialisasi di MX_GPIO_Init()
    // Tidak ada inisialisasi tambahan yang diperlukan
}
 800156c:	bf00      	nop
 800156e:	46bd      	mov	sp, r7
 8001570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001574:	4770      	bx	lr

08001576 <Switch_ReadPin>:
  * @param  port: GPIO port (GPIOA, GPIOB, etc)
  * @param  pin: GPIO pin number
  * @retval Pin state (true = pressed/HIGH, false = released/LOW)
  */
bool Switch_ReadPin(GPIO_TypeDef* port, uint16_t pin)
{
 8001576:	b580      	push	{r7, lr}
 8001578:	b084      	sub	sp, #16
 800157a:	af00      	add	r7, sp, #0
 800157c:	6078      	str	r0, [r7, #4]
 800157e:	460b      	mov	r3, r1
 8001580:	807b      	strh	r3, [r7, #2]
    GPIO_PinState state = HAL_GPIO_ReadPin(port, pin);
 8001582:	887b      	ldrh	r3, [r7, #2]
 8001584:	4619      	mov	r1, r3
 8001586:	6878      	ldr	r0, [r7, #4]
 8001588:	f001 f9ec 	bl	8002964 <HAL_GPIO_ReadPin>
 800158c:	4603      	mov	r3, r0
 800158e:	73fb      	strb	r3, [r7, #15]
    return (state == GPIO_PIN_SET);
 8001590:	7bfb      	ldrb	r3, [r7, #15]
 8001592:	2b01      	cmp	r3, #1
 8001594:	bf0c      	ite	eq
 8001596:	2301      	moveq	r3, #1
 8001598:	2300      	movne	r3, #0
 800159a:	b2db      	uxtb	r3, r3
}
 800159c:	4618      	mov	r0, r3
 800159e:	3710      	adds	r7, #16
 80015a0:	46bd      	mov	sp, r7
 80015a2:	bd80      	pop	{r7, pc}

080015a4 <Switch_Read>:
  * @brief  Read all switch and button states
  * @param  data: Pointer to Switch_Data_t structure
  * @retval None
  */
void Switch_Read(Switch_Data_t* data)
{
 80015a4:	b580      	push	{r7, lr}
 80015a6:	b082      	sub	sp, #8
 80015a8:	af00      	add	r7, sp, #0
 80015aa:	6078      	str	r0, [r7, #4]
    // Read Joystick Buttons
    data->joy_left_btn1  = Switch_ReadPin(JOY_LEFT_BTN1_GPIO_Port, JOY_LEFT_BTN1_Pin);
 80015ac:	2110      	movs	r1, #16
 80015ae:	484e      	ldr	r0, [pc, #312]	@ (80016e8 <Switch_Read+0x144>)
 80015b0:	f7ff ffe1 	bl	8001576 <Switch_ReadPin>
 80015b4:	4603      	mov	r3, r0
 80015b6:	4619      	mov	r1, r3
 80015b8:	687a      	ldr	r2, [r7, #4]
 80015ba:	7813      	ldrb	r3, [r2, #0]
 80015bc:	f361 0300 	bfi	r3, r1, #0, #1
 80015c0:	7013      	strb	r3, [r2, #0]
    data->joy_left_btn2  = Switch_ReadPin(JOY_LEFT_BTN2_GPIO_Port, JOY_LEFT_BTN2_Pin);
 80015c2:	2120      	movs	r1, #32
 80015c4:	4848      	ldr	r0, [pc, #288]	@ (80016e8 <Switch_Read+0x144>)
 80015c6:	f7ff ffd6 	bl	8001576 <Switch_ReadPin>
 80015ca:	4603      	mov	r3, r0
 80015cc:	4619      	mov	r1, r3
 80015ce:	687a      	ldr	r2, [r7, #4]
 80015d0:	7813      	ldrb	r3, [r2, #0]
 80015d2:	f361 0341 	bfi	r3, r1, #1, #1
 80015d6:	7013      	strb	r3, [r2, #0]
    data->joy_right_btn1 = Switch_ReadPin(JOY_RIGHT_BTN1_GPIO_Port, JOY_RIGHT_BTN1_Pin);
 80015d8:	2101      	movs	r1, #1
 80015da:	4844      	ldr	r0, [pc, #272]	@ (80016ec <Switch_Read+0x148>)
 80015dc:	f7ff ffcb 	bl	8001576 <Switch_ReadPin>
 80015e0:	4603      	mov	r3, r0
 80015e2:	4619      	mov	r1, r3
 80015e4:	687a      	ldr	r2, [r7, #4]
 80015e6:	7813      	ldrb	r3, [r2, #0]
 80015e8:	f361 0382 	bfi	r3, r1, #2, #1
 80015ec:	7013      	strb	r3, [r2, #0]
    data->joy_right_btn2 = Switch_ReadPin(JOY_RIGHT_BTN2_GPIO_Port, JOY_RIGHT_BTN2_Pin);
 80015ee:	2102      	movs	r1, #2
 80015f0:	483e      	ldr	r0, [pc, #248]	@ (80016ec <Switch_Read+0x148>)
 80015f2:	f7ff ffc0 	bl	8001576 <Switch_ReadPin>
 80015f6:	4603      	mov	r3, r0
 80015f8:	4619      	mov	r1, r3
 80015fa:	687a      	ldr	r2, [r7, #4]
 80015fc:	7813      	ldrb	r3, [r2, #0]
 80015fe:	f361 03c3 	bfi	r3, r1, #3, #1
 8001602:	7013      	strb	r3, [r2, #0]

    // Read Additional Switches
    data->s0   = Switch_ReadPin(S0_GPIO_Port, S0_Pin);
 8001604:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001608:	4838      	ldr	r0, [pc, #224]	@ (80016ec <Switch_Read+0x148>)
 800160a:	f7ff ffb4 	bl	8001576 <Switch_ReadPin>
 800160e:	4603      	mov	r3, r0
 8001610:	4619      	mov	r1, r3
 8001612:	687a      	ldr	r2, [r7, #4]
 8001614:	7813      	ldrb	r3, [r2, #0]
 8001616:	f361 1304 	bfi	r3, r1, #4, #1
 800161a:	7013      	strb	r3, [r2, #0]
    data->s1_1 = Switch_ReadPin(S1_1_GPIO_Port, S1_1_Pin);
 800161c:	2110      	movs	r1, #16
 800161e:	4833      	ldr	r0, [pc, #204]	@ (80016ec <Switch_Read+0x148>)
 8001620:	f7ff ffa9 	bl	8001576 <Switch_ReadPin>
 8001624:	4603      	mov	r3, r0
 8001626:	4619      	mov	r1, r3
 8001628:	687a      	ldr	r2, [r7, #4]
 800162a:	7813      	ldrb	r3, [r2, #0]
 800162c:	f361 1345 	bfi	r3, r1, #5, #1
 8001630:	7013      	strb	r3, [r2, #0]
    data->s1_2 = Switch_ReadPin(S1_2_GPIO_Port, S1_2_Pin);
 8001632:	2120      	movs	r1, #32
 8001634:	482d      	ldr	r0, [pc, #180]	@ (80016ec <Switch_Read+0x148>)
 8001636:	f7ff ff9e 	bl	8001576 <Switch_ReadPin>
 800163a:	4603      	mov	r3, r0
 800163c:	4619      	mov	r1, r3
 800163e:	687a      	ldr	r2, [r7, #4]
 8001640:	7813      	ldrb	r3, [r2, #0]
 8001642:	f361 1386 	bfi	r3, r1, #6, #1
 8001646:	7013      	strb	r3, [r2, #0]
    data->s2_1 = Switch_ReadPin(S2_1_GPIO_Port, S2_1_Pin);
 8001648:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800164c:	4826      	ldr	r0, [pc, #152]	@ (80016e8 <Switch_Read+0x144>)
 800164e:	f7ff ff92 	bl	8001576 <Switch_ReadPin>
 8001652:	4603      	mov	r3, r0
 8001654:	4619      	mov	r1, r3
 8001656:	687a      	ldr	r2, [r7, #4]
 8001658:	7813      	ldrb	r3, [r2, #0]
 800165a:	f361 13c7 	bfi	r3, r1, #7, #1
 800165e:	7013      	strb	r3, [r2, #0]
    data->s2_2 = Switch_ReadPin(S2_2_GPIO_Port, S2_2_Pin);
 8001660:	2108      	movs	r1, #8
 8001662:	4822      	ldr	r0, [pc, #136]	@ (80016ec <Switch_Read+0x148>)
 8001664:	f7ff ff87 	bl	8001576 <Switch_ReadPin>
 8001668:	4603      	mov	r3, r0
 800166a:	4619      	mov	r1, r3
 800166c:	687a      	ldr	r2, [r7, #4]
 800166e:	7853      	ldrb	r3, [r2, #1]
 8001670:	f361 0300 	bfi	r3, r1, #0, #1
 8001674:	7053      	strb	r3, [r2, #1]
    data->s4_1 = Switch_ReadPin(S4_1_GPIO_Port, S4_1_Pin);
 8001676:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800167a:	481c      	ldr	r0, [pc, #112]	@ (80016ec <Switch_Read+0x148>)
 800167c:	f7ff ff7b 	bl	8001576 <Switch_ReadPin>
 8001680:	4603      	mov	r3, r0
 8001682:	4619      	mov	r1, r3
 8001684:	687a      	ldr	r2, [r7, #4]
 8001686:	7853      	ldrb	r3, [r2, #1]
 8001688:	f361 0341 	bfi	r3, r1, #1, #1
 800168c:	7053      	strb	r3, [r2, #1]
    data->s4_2 = Switch_ReadPin(S4_2_GPIO_Port, S4_2_Pin);
 800168e:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001692:	4816      	ldr	r0, [pc, #88]	@ (80016ec <Switch_Read+0x148>)
 8001694:	f7ff ff6f 	bl	8001576 <Switch_ReadPin>
 8001698:	4603      	mov	r3, r0
 800169a:	4619      	mov	r1, r3
 800169c:	687a      	ldr	r2, [r7, #4]
 800169e:	7853      	ldrb	r3, [r2, #1]
 80016a0:	f361 0382 	bfi	r3, r1, #2, #1
 80016a4:	7053      	strb	r3, [r2, #1]
    data->s5_1 = Switch_ReadPin(S5_1_GPIO_Port, S5_1_Pin);
 80016a6:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80016aa:	4810      	ldr	r0, [pc, #64]	@ (80016ec <Switch_Read+0x148>)
 80016ac:	f7ff ff63 	bl	8001576 <Switch_ReadPin>
 80016b0:	4603      	mov	r3, r0
 80016b2:	4619      	mov	r1, r3
 80016b4:	687a      	ldr	r2, [r7, #4]
 80016b6:	7853      	ldrb	r3, [r2, #1]
 80016b8:	f361 03c3 	bfi	r3, r1, #3, #1
 80016bc:	7053      	strb	r3, [r2, #1]
    data->s5_2 = Switch_ReadPin(S5_2_GPIO_Port, S5_2_Pin);
 80016be:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80016c2:	4809      	ldr	r0, [pc, #36]	@ (80016e8 <Switch_Read+0x144>)
 80016c4:	f7ff ff57 	bl	8001576 <Switch_ReadPin>
 80016c8:	4603      	mov	r3, r0
 80016ca:	4619      	mov	r1, r3
 80016cc:	687a      	ldr	r2, [r7, #4]
 80016ce:	7853      	ldrb	r3, [r2, #1]
 80016d0:	f361 1304 	bfi	r3, r1, #4, #1
 80016d4:	7053      	strb	r3, [r2, #1]

    // Reserved bits set to 0
    data->reserved = 0;
 80016d6:	687a      	ldr	r2, [r7, #4]
 80016d8:	7853      	ldrb	r3, [r2, #1]
 80016da:	f36f 1347 	bfc	r3, #5, #3
 80016de:	7053      	strb	r3, [r2, #1]
}
 80016e0:	bf00      	nop
 80016e2:	3708      	adds	r7, #8
 80016e4:	46bd      	mov	sp, r7
 80016e6:	bd80      	pop	{r7, pc}
 80016e8:	40020000 	.word	0x40020000
 80016ec:	40020400 	.word	0x40020400

080016f0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80016f0:	b480      	push	{r7}
 80016f2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80016f4:	4b06      	ldr	r3, [pc, #24]	@ (8001710 <SystemInit+0x20>)
 80016f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80016fa:	4a05      	ldr	r2, [pc, #20]	@ (8001710 <SystemInit+0x20>)
 80016fc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001700:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001704:	bf00      	nop
 8001706:	46bd      	mov	sp, r7
 8001708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800170c:	4770      	bx	lr
 800170e:	bf00      	nop
 8001710:	e000ed00 	.word	0xe000ed00

08001714 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001714:	b580      	push	{r7, lr}
 8001716:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001718:	4b11      	ldr	r3, [pc, #68]	@ (8001760 <MX_USART1_UART_Init+0x4c>)
 800171a:	4a12      	ldr	r2, [pc, #72]	@ (8001764 <MX_USART1_UART_Init+0x50>)
 800171c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 800171e:	4b10      	ldr	r3, [pc, #64]	@ (8001760 <MX_USART1_UART_Init+0x4c>)
 8001720:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8001724:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001726:	4b0e      	ldr	r3, [pc, #56]	@ (8001760 <MX_USART1_UART_Init+0x4c>)
 8001728:	2200      	movs	r2, #0
 800172a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800172c:	4b0c      	ldr	r3, [pc, #48]	@ (8001760 <MX_USART1_UART_Init+0x4c>)
 800172e:	2200      	movs	r2, #0
 8001730:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001732:	4b0b      	ldr	r3, [pc, #44]	@ (8001760 <MX_USART1_UART_Init+0x4c>)
 8001734:	2200      	movs	r2, #0
 8001736:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001738:	4b09      	ldr	r3, [pc, #36]	@ (8001760 <MX_USART1_UART_Init+0x4c>)
 800173a:	220c      	movs	r2, #12
 800173c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800173e:	4b08      	ldr	r3, [pc, #32]	@ (8001760 <MX_USART1_UART_Init+0x4c>)
 8001740:	2200      	movs	r2, #0
 8001742:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001744:	4b06      	ldr	r3, [pc, #24]	@ (8001760 <MX_USART1_UART_Init+0x4c>)
 8001746:	2200      	movs	r2, #0
 8001748:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800174a:	4805      	ldr	r0, [pc, #20]	@ (8001760 <MX_USART1_UART_Init+0x4c>)
 800174c:	f003 fc84 	bl	8005058 <HAL_UART_Init>
 8001750:	4603      	mov	r3, r0
 8001752:	2b00      	cmp	r3, #0
 8001754:	d001      	beq.n	800175a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001756:	f7ff fb77 	bl	8000e48 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800175a:	bf00      	nop
 800175c:	bd80      	pop	{r7, pc}
 800175e:	bf00      	nop
 8001760:	20000624 	.word	0x20000624
 8001764:	40011000 	.word	0x40011000

08001768 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001768:	b580      	push	{r7, lr}
 800176a:	b08a      	sub	sp, #40	@ 0x28
 800176c:	af00      	add	r7, sp, #0
 800176e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001770:	f107 0314 	add.w	r3, r7, #20
 8001774:	2200      	movs	r2, #0
 8001776:	601a      	str	r2, [r3, #0]
 8001778:	605a      	str	r2, [r3, #4]
 800177a:	609a      	str	r2, [r3, #8]
 800177c:	60da      	str	r2, [r3, #12]
 800177e:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	4a1d      	ldr	r2, [pc, #116]	@ (80017fc <HAL_UART_MspInit+0x94>)
 8001786:	4293      	cmp	r3, r2
 8001788:	d134      	bne.n	80017f4 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800178a:	2300      	movs	r3, #0
 800178c:	613b      	str	r3, [r7, #16]
 800178e:	4b1c      	ldr	r3, [pc, #112]	@ (8001800 <HAL_UART_MspInit+0x98>)
 8001790:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001792:	4a1b      	ldr	r2, [pc, #108]	@ (8001800 <HAL_UART_MspInit+0x98>)
 8001794:	f043 0310 	orr.w	r3, r3, #16
 8001798:	6453      	str	r3, [r2, #68]	@ 0x44
 800179a:	4b19      	ldr	r3, [pc, #100]	@ (8001800 <HAL_UART_MspInit+0x98>)
 800179c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800179e:	f003 0310 	and.w	r3, r3, #16
 80017a2:	613b      	str	r3, [r7, #16]
 80017a4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80017a6:	2300      	movs	r3, #0
 80017a8:	60fb      	str	r3, [r7, #12]
 80017aa:	4b15      	ldr	r3, [pc, #84]	@ (8001800 <HAL_UART_MspInit+0x98>)
 80017ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017ae:	4a14      	ldr	r2, [pc, #80]	@ (8001800 <HAL_UART_MspInit+0x98>)
 80017b0:	f043 0301 	orr.w	r3, r3, #1
 80017b4:	6313      	str	r3, [r2, #48]	@ 0x30
 80017b6:	4b12      	ldr	r3, [pc, #72]	@ (8001800 <HAL_UART_MspInit+0x98>)
 80017b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017ba:	f003 0301 	and.w	r3, r3, #1
 80017be:	60fb      	str	r3, [r7, #12]
 80017c0:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80017c2:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 80017c6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017c8:	2302      	movs	r3, #2
 80017ca:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017cc:	2300      	movs	r3, #0
 80017ce:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80017d0:	2303      	movs	r3, #3
 80017d2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80017d4:	2307      	movs	r3, #7
 80017d6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017d8:	f107 0314 	add.w	r3, r7, #20
 80017dc:	4619      	mov	r1, r3
 80017de:	4809      	ldr	r0, [pc, #36]	@ (8001804 <HAL_UART_MspInit+0x9c>)
 80017e0:	f000 ff3c 	bl	800265c <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80017e4:	2200      	movs	r2, #0
 80017e6:	2100      	movs	r1, #0
 80017e8:	2025      	movs	r0, #37	@ 0x25
 80017ea:	f000 fe6e 	bl	80024ca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80017ee:	2025      	movs	r0, #37	@ 0x25
 80017f0:	f000 fe87 	bl	8002502 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 80017f4:	bf00      	nop
 80017f6:	3728      	adds	r7, #40	@ 0x28
 80017f8:	46bd      	mov	sp, r7
 80017fa:	bd80      	pop	{r7, pc}
 80017fc:	40011000 	.word	0x40011000
 8001800:	40023800 	.word	0x40023800
 8001804:	40020000 	.word	0x40020000

08001808 <USB_Init>:
/**
  * @brief  Initialize USB module
  * @retval None
  */
void USB_Init(void)
{
 8001808:	b580      	push	{r7, lr}
 800180a:	af00      	add	r7, sp, #0
    // USB Device sudah diinisialisasi di MX_USB_DEVICE_Init()
    // Delay untuk stabilisasi USB
    HAL_Delay(100);
 800180c:	2064      	movs	r0, #100	@ 0x64
 800180e:	f000 f97b 	bl	8001b08 <HAL_Delay>
}
 8001812:	bf00      	nop
 8001814:	bd80      	pop	{r7, pc}

08001816 <USB_Print>:
  * @brief  Print string via USB CDC
  * @param  str: String to print
  * @retval None
  */
void USB_Print(const char* str)
{
 8001816:	b580      	push	{r7, lr}
 8001818:	b084      	sub	sp, #16
 800181a:	af00      	add	r7, sp, #0
 800181c:	6078      	str	r0, [r7, #4]
    uint16_t len = strlen(str);
 800181e:	6878      	ldr	r0, [r7, #4]
 8001820:	f7fe fcde 	bl	80001e0 <strlen>
 8001824:	4603      	mov	r3, r0
 8001826:	81fb      	strh	r3, [r7, #14]
    CDC_Transmit_FS((uint8_t*)str, len);
 8001828:	89fb      	ldrh	r3, [r7, #14]
 800182a:	4619      	mov	r1, r3
 800182c:	6878      	ldr	r0, [r7, #4]
 800182e:	f008 f825 	bl	800987c <CDC_Transmit_FS>
    HAL_Delay(10); // Small delay for USB transmission
 8001832:	200a      	movs	r0, #10
 8001834:	f000 f968 	bl	8001b08 <HAL_Delay>
}
 8001838:	bf00      	nop
 800183a:	3710      	adds	r7, #16
 800183c:	46bd      	mov	sp, r7
 800183e:	bd80      	pop	{r7, pc}

08001840 <USB_PrintData>:
  * @brief  Print transmitter data in readable format
  * @param  data: Pointer to Transmitter_Data_t structure
  * @retval None
  */
void USB_PrintData(Transmitter_Data_t* data)
{
 8001840:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001842:	b0a1      	sub	sp, #132	@ 0x84
 8001844:	af12      	add	r7, sp, #72	@ 0x48
 8001846:	62f8      	str	r0, [r7, #44]	@ 0x2c
    int len = 0;
 8001848:	2300      	movs	r3, #0
 800184a:	637b      	str	r3, [r7, #52]	@ 0x34

    // Single line format - easy to read, no screen corruption
    len = snprintf(usb_buffer, USB_TX_BUFFER_SIZE,
        "JL:%03d,%03d,%d,%d JR:%03d,%03d,%d,%d POT:R8=%03d,R1=%03d SW:S0=%d,S1=%d%d,S2=%d%d,S4=%d%d,S5=%d%d\r\n",
        data->joystick.left_x,
 800184c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800184e:	781b      	ldrb	r3, [r3, #0]
    len = snprintf(usb_buffer, USB_TX_BUFFER_SIZE,
 8001850:	469c      	mov	ip, r3
        data->joystick.left_y,
 8001852:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001854:	785b      	ldrb	r3, [r3, #1]
    len = snprintf(usb_buffer, USB_TX_BUFFER_SIZE,
 8001856:	461e      	mov	r6, r3
        data->switches.joy_left_btn1,
 8001858:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800185a:	799b      	ldrb	r3, [r3, #6]
 800185c:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8001860:	b2db      	uxtb	r3, r3
    len = snprintf(usb_buffer, USB_TX_BUFFER_SIZE,
 8001862:	62bb      	str	r3, [r7, #40]	@ 0x28
        data->switches.joy_left_btn2,
 8001864:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001866:	799b      	ldrb	r3, [r3, #6]
 8001868:	f3c3 0340 	ubfx	r3, r3, #1, #1
 800186c:	b2db      	uxtb	r3, r3
    len = snprintf(usb_buffer, USB_TX_BUFFER_SIZE,
 800186e:	627b      	str	r3, [r7, #36]	@ 0x24
        data->joystick.right_x,
 8001870:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001872:	789b      	ldrb	r3, [r3, #2]
    len = snprintf(usb_buffer, USB_TX_BUFFER_SIZE,
 8001874:	623b      	str	r3, [r7, #32]
        data->joystick.right_y,
 8001876:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001878:	78db      	ldrb	r3, [r3, #3]
    len = snprintf(usb_buffer, USB_TX_BUFFER_SIZE,
 800187a:	61fb      	str	r3, [r7, #28]
        data->switches.joy_right_btn1,
 800187c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800187e:	799b      	ldrb	r3, [r3, #6]
 8001880:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8001884:	b2db      	uxtb	r3, r3
    len = snprintf(usb_buffer, USB_TX_BUFFER_SIZE,
 8001886:	61bb      	str	r3, [r7, #24]
        data->switches.joy_right_btn2,
 8001888:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800188a:	799b      	ldrb	r3, [r3, #6]
 800188c:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8001890:	b2db      	uxtb	r3, r3
    len = snprintf(usb_buffer, USB_TX_BUFFER_SIZE,
 8001892:	617b      	str	r3, [r7, #20]
        data->joystick.r8,
 8001894:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001896:	791b      	ldrb	r3, [r3, #4]
    len = snprintf(usb_buffer, USB_TX_BUFFER_SIZE,
 8001898:	613b      	str	r3, [r7, #16]
        data->joystick.r1,
 800189a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800189c:	795b      	ldrb	r3, [r3, #5]
    len = snprintf(usb_buffer, USB_TX_BUFFER_SIZE,
 800189e:	60fb      	str	r3, [r7, #12]
        data->switches.s0,
 80018a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80018a2:	799b      	ldrb	r3, [r3, #6]
 80018a4:	f3c3 1300 	ubfx	r3, r3, #4, #1
 80018a8:	b2db      	uxtb	r3, r3
    len = snprintf(usb_buffer, USB_TX_BUFFER_SIZE,
 80018aa:	60bb      	str	r3, [r7, #8]
        data->switches.s1_1, data->switches.s1_2,
 80018ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80018ae:	799b      	ldrb	r3, [r3, #6]
 80018b0:	f3c3 1340 	ubfx	r3, r3, #5, #1
 80018b4:	b2db      	uxtb	r3, r3
    len = snprintf(usb_buffer, USB_TX_BUFFER_SIZE,
 80018b6:	607b      	str	r3, [r7, #4]
        data->switches.s1_1, data->switches.s1_2,
 80018b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80018ba:	799b      	ldrb	r3, [r3, #6]
 80018bc:	f3c3 1380 	ubfx	r3, r3, #6, #1
 80018c0:	b2db      	uxtb	r3, r3
    len = snprintf(usb_buffer, USB_TX_BUFFER_SIZE,
 80018c2:	603b      	str	r3, [r7, #0]
        data->switches.s2_1, data->switches.s2_2,
 80018c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80018c6:	799b      	ldrb	r3, [r3, #6]
 80018c8:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 80018cc:	b2db      	uxtb	r3, r3
    len = snprintf(usb_buffer, USB_TX_BUFFER_SIZE,
 80018ce:	461d      	mov	r5, r3
        data->switches.s2_1, data->switches.s2_2,
 80018d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80018d2:	79db      	ldrb	r3, [r3, #7]
 80018d4:	f3c3 0300 	ubfx	r3, r3, #0, #1
 80018d8:	b2db      	uxtb	r3, r3
    len = snprintf(usb_buffer, USB_TX_BUFFER_SIZE,
 80018da:	461c      	mov	r4, r3
        data->switches.s4_1, data->switches.s4_2,
 80018dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80018de:	79db      	ldrb	r3, [r3, #7]
 80018e0:	f3c3 0340 	ubfx	r3, r3, #1, #1
 80018e4:	b2db      	uxtb	r3, r3
    len = snprintf(usb_buffer, USB_TX_BUFFER_SIZE,
 80018e6:	4618      	mov	r0, r3
        data->switches.s4_1, data->switches.s4_2,
 80018e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80018ea:	79db      	ldrb	r3, [r3, #7]
 80018ec:	f3c3 0380 	ubfx	r3, r3, #2, #1
 80018f0:	b2db      	uxtb	r3, r3
    len = snprintf(usb_buffer, USB_TX_BUFFER_SIZE,
 80018f2:	4619      	mov	r1, r3
        data->switches.s5_1, data->switches.s5_2);
 80018f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80018f6:	79db      	ldrb	r3, [r3, #7]
 80018f8:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 80018fc:	b2db      	uxtb	r3, r3
    len = snprintf(usb_buffer, USB_TX_BUFFER_SIZE,
 80018fe:	461a      	mov	r2, r3
        data->switches.s5_1, data->switches.s5_2);
 8001900:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001902:	79db      	ldrb	r3, [r3, #7]
 8001904:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8001908:	b2db      	uxtb	r3, r3
    len = snprintf(usb_buffer, USB_TX_BUFFER_SIZE,
 800190a:	9311      	str	r3, [sp, #68]	@ 0x44
 800190c:	9210      	str	r2, [sp, #64]	@ 0x40
 800190e:	910f      	str	r1, [sp, #60]	@ 0x3c
 8001910:	900e      	str	r0, [sp, #56]	@ 0x38
 8001912:	940d      	str	r4, [sp, #52]	@ 0x34
 8001914:	950c      	str	r5, [sp, #48]	@ 0x30
 8001916:	683a      	ldr	r2, [r7, #0]
 8001918:	920b      	str	r2, [sp, #44]	@ 0x2c
 800191a:	687a      	ldr	r2, [r7, #4]
 800191c:	920a      	str	r2, [sp, #40]	@ 0x28
 800191e:	68ba      	ldr	r2, [r7, #8]
 8001920:	9209      	str	r2, [sp, #36]	@ 0x24
 8001922:	68fa      	ldr	r2, [r7, #12]
 8001924:	9208      	str	r2, [sp, #32]
 8001926:	693a      	ldr	r2, [r7, #16]
 8001928:	9207      	str	r2, [sp, #28]
 800192a:	697a      	ldr	r2, [r7, #20]
 800192c:	9206      	str	r2, [sp, #24]
 800192e:	69ba      	ldr	r2, [r7, #24]
 8001930:	9205      	str	r2, [sp, #20]
 8001932:	69fa      	ldr	r2, [r7, #28]
 8001934:	9204      	str	r2, [sp, #16]
 8001936:	6a3a      	ldr	r2, [r7, #32]
 8001938:	9203      	str	r2, [sp, #12]
 800193a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800193c:	9202      	str	r2, [sp, #8]
 800193e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001940:	9301      	str	r3, [sp, #4]
 8001942:	9600      	str	r6, [sp, #0]
 8001944:	4663      	mov	r3, ip
 8001946:	4a08      	ldr	r2, [pc, #32]	@ (8001968 <USB_PrintData+0x128>)
 8001948:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800194c:	4807      	ldr	r0, [pc, #28]	@ (800196c <USB_PrintData+0x12c>)
 800194e:	f008 fbf1 	bl	800a134 <sniprintf>
 8001952:	6378      	str	r0, [r7, #52]	@ 0x34

    CDC_Transmit_FS((uint8_t*)usb_buffer, len);
 8001954:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001956:	b29b      	uxth	r3, r3
 8001958:	4619      	mov	r1, r3
 800195a:	4804      	ldr	r0, [pc, #16]	@ (800196c <USB_PrintData+0x12c>)
 800195c:	f007 ff8e 	bl	800987c <CDC_Transmit_FS>
}
 8001960:	bf00      	nop
 8001962:	373c      	adds	r7, #60	@ 0x3c
 8001964:	46bd      	mov	sp, r7
 8001966:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001968:	0800ad50 	.word	0x0800ad50
 800196c:	2000066c 	.word	0x2000066c

08001970 <Var_Init>:
/**
  * @brief  Initialize variable module
  * @retval None
  */
void Var_Init(void)
{
 8001970:	b580      	push	{r7, lr}
 8001972:	af00      	add	r7, sp, #0
    // Clear all data
    memset(&tx_data, 0, sizeof(Transmitter_Data_t));
 8001974:	2208      	movs	r2, #8
 8001976:	2100      	movs	r1, #0
 8001978:	4804      	ldr	r0, [pc, #16]	@ (800198c <Var_Init+0x1c>)
 800197a:	f008 fc0f 	bl	800a19c <memset>

    // Initialize sub-modules
    Joystick_Init();
 800197e:	f7fe ff79 	bl	8000874 <Joystick_Init>
    Switch_Init();
 8001982:	f7ff fdf1 	bl	8001568 <Switch_Init>
}
 8001986:	bf00      	nop
 8001988:	bd80      	pop	{r7, pc}
 800198a:	bf00      	nop
 800198c:	20000a6c 	.word	0x20000a6c

08001990 <Var_Update>:
  * @brief  Update all transmitter data
  *         Call this function periodically to refresh all sensor data
  * @retval None
  */
void Var_Update(void)
{
 8001990:	b580      	push	{r7, lr}
 8001992:	af00      	add	r7, sp, #0
    // Read joystick data
    Joystick_Read(&tx_data.joystick);
 8001994:	4803      	ldr	r0, [pc, #12]	@ (80019a4 <Var_Update+0x14>)
 8001996:	f7fe ffab 	bl	80008f0 <Joystick_Read>

    // Read switch data
    Switch_Read(&tx_data.switches);
 800199a:	4803      	ldr	r0, [pc, #12]	@ (80019a8 <Var_Update+0x18>)
 800199c:	f7ff fe02 	bl	80015a4 <Switch_Read>
}
 80019a0:	bf00      	nop
 80019a2:	bd80      	pop	{r7, pc}
 80019a4:	20000a6c 	.word	0x20000a6c
 80019a8:	20000a72 	.word	0x20000a72

080019ac <Var_GetBinaryData>:
/**
  * @brief  Get pointer to binary data for LoRa transmission
  * @retval Pointer to binary data buffer
  */
uint8_t* Var_GetBinaryData(void)
{
 80019ac:	b480      	push	{r7}
 80019ae:	af00      	add	r7, sp, #0
    return (uint8_t*)&tx_data;
 80019b0:	4b02      	ldr	r3, [pc, #8]	@ (80019bc <Var_GetBinaryData+0x10>)
}
 80019b2:	4618      	mov	r0, r3
 80019b4:	46bd      	mov	sp, r7
 80019b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ba:	4770      	bx	lr
 80019bc:	20000a6c 	.word	0x20000a6c

080019c0 <Var_GetDataSize>:
/**
  * @brief  Get size of binary data
  * @retval Size in bytes
  */
uint16_t Var_GetDataSize(void)
{
 80019c0:	b480      	push	{r7}
 80019c2:	af00      	add	r7, sp, #0
    return sizeof(Transmitter_Data_t);
 80019c4:	2308      	movs	r3, #8
}
 80019c6:	4618      	mov	r0, r3
 80019c8:	46bd      	mov	sp, r7
 80019ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ce:	4770      	bx	lr

080019d0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80019d0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001a08 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit  
 80019d4:	f7ff fe8c 	bl	80016f0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80019d8:	480c      	ldr	r0, [pc, #48]	@ (8001a0c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80019da:	490d      	ldr	r1, [pc, #52]	@ (8001a10 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80019dc:	4a0d      	ldr	r2, [pc, #52]	@ (8001a14 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80019de:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80019e0:	e002      	b.n	80019e8 <LoopCopyDataInit>

080019e2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80019e2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80019e4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80019e6:	3304      	adds	r3, #4

080019e8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80019e8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80019ea:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80019ec:	d3f9      	bcc.n	80019e2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80019ee:	4a0a      	ldr	r2, [pc, #40]	@ (8001a18 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80019f0:	4c0a      	ldr	r4, [pc, #40]	@ (8001a1c <LoopFillZerobss+0x22>)
  movs r3, #0
 80019f2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80019f4:	e001      	b.n	80019fa <LoopFillZerobss>

080019f6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80019f6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80019f8:	3204      	adds	r2, #4

080019fa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80019fa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80019fc:	d3fb      	bcc.n	80019f6 <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 80019fe:	f008 fbd5 	bl	800a1ac <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001a02:	f7ff f8f3 	bl	8000bec <main>
  bx  lr    
 8001a06:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001a08:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001a0c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001a10:	2000014c 	.word	0x2000014c
  ldr r2, =_sidata
 8001a14:	0800b1b8 	.word	0x0800b1b8
  ldr r2, =_sbss
 8001a18:	2000014c 	.word	0x2000014c
  ldr r4, =_ebss
 8001a1c:	200027a8 	.word	0x200027a8

08001a20 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001a20:	e7fe      	b.n	8001a20 <ADC_IRQHandler>
	...

08001a24 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001a24:	b580      	push	{r7, lr}
 8001a26:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001a28:	4b0e      	ldr	r3, [pc, #56]	@ (8001a64 <HAL_Init+0x40>)
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	4a0d      	ldr	r2, [pc, #52]	@ (8001a64 <HAL_Init+0x40>)
 8001a2e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001a32:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001a34:	4b0b      	ldr	r3, [pc, #44]	@ (8001a64 <HAL_Init+0x40>)
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	4a0a      	ldr	r2, [pc, #40]	@ (8001a64 <HAL_Init+0x40>)
 8001a3a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001a3e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001a40:	4b08      	ldr	r3, [pc, #32]	@ (8001a64 <HAL_Init+0x40>)
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	4a07      	ldr	r2, [pc, #28]	@ (8001a64 <HAL_Init+0x40>)
 8001a46:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001a4a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001a4c:	2003      	movs	r0, #3
 8001a4e:	f000 fd31 	bl	80024b4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001a52:	200f      	movs	r0, #15
 8001a54:	f000 f808 	bl	8001a68 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001a58:	f7ff fd1a 	bl	8001490 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001a5c:	2300      	movs	r3, #0
}
 8001a5e:	4618      	mov	r0, r3
 8001a60:	bd80      	pop	{r7, pc}
 8001a62:	bf00      	nop
 8001a64:	40023c00 	.word	0x40023c00

08001a68 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001a68:	b580      	push	{r7, lr}
 8001a6a:	b082      	sub	sp, #8
 8001a6c:	af00      	add	r7, sp, #0
 8001a6e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001a70:	4b12      	ldr	r3, [pc, #72]	@ (8001abc <HAL_InitTick+0x54>)
 8001a72:	681a      	ldr	r2, [r3, #0]
 8001a74:	4b12      	ldr	r3, [pc, #72]	@ (8001ac0 <HAL_InitTick+0x58>)
 8001a76:	781b      	ldrb	r3, [r3, #0]
 8001a78:	4619      	mov	r1, r3
 8001a7a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001a7e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001a82:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a86:	4618      	mov	r0, r3
 8001a88:	f000 fd49 	bl	800251e <HAL_SYSTICK_Config>
 8001a8c:	4603      	mov	r3, r0
 8001a8e:	2b00      	cmp	r3, #0
 8001a90:	d001      	beq.n	8001a96 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001a92:	2301      	movs	r3, #1
 8001a94:	e00e      	b.n	8001ab4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	2b0f      	cmp	r3, #15
 8001a9a:	d80a      	bhi.n	8001ab2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001a9c:	2200      	movs	r2, #0
 8001a9e:	6879      	ldr	r1, [r7, #4]
 8001aa0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001aa4:	f000 fd11 	bl	80024ca <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001aa8:	4a06      	ldr	r2, [pc, #24]	@ (8001ac4 <HAL_InitTick+0x5c>)
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001aae:	2300      	movs	r3, #0
 8001ab0:	e000      	b.n	8001ab4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001ab2:	2301      	movs	r3, #1
}
 8001ab4:	4618      	mov	r0, r3
 8001ab6:	3708      	adds	r7, #8
 8001ab8:	46bd      	mov	sp, r7
 8001aba:	bd80      	pop	{r7, pc}
 8001abc:	20000000 	.word	0x20000000
 8001ac0:	20000008 	.word	0x20000008
 8001ac4:	20000004 	.word	0x20000004

08001ac8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001ac8:	b480      	push	{r7}
 8001aca:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001acc:	4b06      	ldr	r3, [pc, #24]	@ (8001ae8 <HAL_IncTick+0x20>)
 8001ace:	781b      	ldrb	r3, [r3, #0]
 8001ad0:	461a      	mov	r2, r3
 8001ad2:	4b06      	ldr	r3, [pc, #24]	@ (8001aec <HAL_IncTick+0x24>)
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	4413      	add	r3, r2
 8001ad8:	4a04      	ldr	r2, [pc, #16]	@ (8001aec <HAL_IncTick+0x24>)
 8001ada:	6013      	str	r3, [r2, #0]
}
 8001adc:	bf00      	nop
 8001ade:	46bd      	mov	sp, r7
 8001ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ae4:	4770      	bx	lr
 8001ae6:	bf00      	nop
 8001ae8:	20000008 	.word	0x20000008
 8001aec:	20000a74 	.word	0x20000a74

08001af0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001af0:	b480      	push	{r7}
 8001af2:	af00      	add	r7, sp, #0
  return uwTick;
 8001af4:	4b03      	ldr	r3, [pc, #12]	@ (8001b04 <HAL_GetTick+0x14>)
 8001af6:	681b      	ldr	r3, [r3, #0]
}
 8001af8:	4618      	mov	r0, r3
 8001afa:	46bd      	mov	sp, r7
 8001afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b00:	4770      	bx	lr
 8001b02:	bf00      	nop
 8001b04:	20000a74 	.word	0x20000a74

08001b08 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001b08:	b580      	push	{r7, lr}
 8001b0a:	b084      	sub	sp, #16
 8001b0c:	af00      	add	r7, sp, #0
 8001b0e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001b10:	f7ff ffee 	bl	8001af0 <HAL_GetTick>
 8001b14:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001b1a:	68fb      	ldr	r3, [r7, #12]
 8001b1c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001b20:	d005      	beq.n	8001b2e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001b22:	4b0a      	ldr	r3, [pc, #40]	@ (8001b4c <HAL_Delay+0x44>)
 8001b24:	781b      	ldrb	r3, [r3, #0]
 8001b26:	461a      	mov	r2, r3
 8001b28:	68fb      	ldr	r3, [r7, #12]
 8001b2a:	4413      	add	r3, r2
 8001b2c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001b2e:	bf00      	nop
 8001b30:	f7ff ffde 	bl	8001af0 <HAL_GetTick>
 8001b34:	4602      	mov	r2, r0
 8001b36:	68bb      	ldr	r3, [r7, #8]
 8001b38:	1ad3      	subs	r3, r2, r3
 8001b3a:	68fa      	ldr	r2, [r7, #12]
 8001b3c:	429a      	cmp	r2, r3
 8001b3e:	d8f7      	bhi.n	8001b30 <HAL_Delay+0x28>
  {
  }
}
 8001b40:	bf00      	nop
 8001b42:	bf00      	nop
 8001b44:	3710      	adds	r7, #16
 8001b46:	46bd      	mov	sp, r7
 8001b48:	bd80      	pop	{r7, pc}
 8001b4a:	bf00      	nop
 8001b4c:	20000008 	.word	0x20000008

08001b50 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001b50:	b580      	push	{r7, lr}
 8001b52:	b084      	sub	sp, #16
 8001b54:	af00      	add	r7, sp, #0
 8001b56:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001b58:	2300      	movs	r3, #0
 8001b5a:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	d101      	bne.n	8001b66 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001b62:	2301      	movs	r3, #1
 8001b64:	e033      	b.n	8001bce <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b6a:	2b00      	cmp	r3, #0
 8001b6c:	d109      	bne.n	8001b82 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001b6e:	6878      	ldr	r0, [r7, #4]
 8001b70:	f7fe fd58 	bl	8000624 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	2200      	movs	r2, #0
 8001b78:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	2200      	movs	r2, #0
 8001b7e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b86:	f003 0310 	and.w	r3, r3, #16
 8001b8a:	2b00      	cmp	r3, #0
 8001b8c:	d118      	bne.n	8001bc0 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b92:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001b96:	f023 0302 	bic.w	r3, r3, #2
 8001b9a:	f043 0202 	orr.w	r2, r3, #2
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8001ba2:	6878      	ldr	r0, [r7, #4]
 8001ba4:	f000 faba 	bl	800211c <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	2200      	movs	r2, #0
 8001bac:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bb2:	f023 0303 	bic.w	r3, r3, #3
 8001bb6:	f043 0201 	orr.w	r2, r3, #1
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	641a      	str	r2, [r3, #64]	@ 0x40
 8001bbe:	e001      	b.n	8001bc4 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001bc0:	2301      	movs	r3, #1
 8001bc2:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	2200      	movs	r2, #0
 8001bc8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001bcc:	7bfb      	ldrb	r3, [r7, #15]
}
 8001bce:	4618      	mov	r0, r3
 8001bd0:	3710      	adds	r7, #16
 8001bd2:	46bd      	mov	sp, r7
 8001bd4:	bd80      	pop	{r7, pc}
	...

08001bd8 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8001bd8:	b480      	push	{r7}
 8001bda:	b085      	sub	sp, #20
 8001bdc:	af00      	add	r7, sp, #0
 8001bde:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8001be0:	2300      	movs	r3, #0
 8001be2:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001bea:	2b01      	cmp	r3, #1
 8001bec:	d101      	bne.n	8001bf2 <HAL_ADC_Start+0x1a>
 8001bee:	2302      	movs	r3, #2
 8001bf0:	e097      	b.n	8001d22 <HAL_ADC_Start+0x14a>
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	2201      	movs	r2, #1
 8001bf6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	689b      	ldr	r3, [r3, #8]
 8001c00:	f003 0301 	and.w	r3, r3, #1
 8001c04:	2b01      	cmp	r3, #1
 8001c06:	d018      	beq.n	8001c3a <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	689a      	ldr	r2, [r3, #8]
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	f042 0201 	orr.w	r2, r2, #1
 8001c16:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001c18:	4b45      	ldr	r3, [pc, #276]	@ (8001d30 <HAL_ADC_Start+0x158>)
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	4a45      	ldr	r2, [pc, #276]	@ (8001d34 <HAL_ADC_Start+0x15c>)
 8001c1e:	fba2 2303 	umull	r2, r3, r2, r3
 8001c22:	0c9a      	lsrs	r2, r3, #18
 8001c24:	4613      	mov	r3, r2
 8001c26:	005b      	lsls	r3, r3, #1
 8001c28:	4413      	add	r3, r2
 8001c2a:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8001c2c:	e002      	b.n	8001c34 <HAL_ADC_Start+0x5c>
    {
      counter--;
 8001c2e:	68bb      	ldr	r3, [r7, #8]
 8001c30:	3b01      	subs	r3, #1
 8001c32:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8001c34:	68bb      	ldr	r3, [r7, #8]
 8001c36:	2b00      	cmp	r3, #0
 8001c38:	d1f9      	bne.n	8001c2e <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	689b      	ldr	r3, [r3, #8]
 8001c40:	f003 0301 	and.w	r3, r3, #1
 8001c44:	2b01      	cmp	r3, #1
 8001c46:	d15f      	bne.n	8001d08 <HAL_ADC_Start+0x130>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c4c:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8001c50:	f023 0301 	bic.w	r3, r3, #1
 8001c54:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	685b      	ldr	r3, [r3, #4]
 8001c62:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d007      	beq.n	8001c7a <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c6e:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001c72:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c7e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001c82:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001c86:	d106      	bne.n	8001c96 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c8c:	f023 0206 	bic.w	r2, r3, #6
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	645a      	str	r2, [r3, #68]	@ 0x44
 8001c94:	e002      	b.n	8001c9c <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	2200      	movs	r2, #0
 8001c9a:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	2200      	movs	r2, #0
 8001ca0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001ca4:	4b24      	ldr	r3, [pc, #144]	@ (8001d38 <HAL_ADC_Start+0x160>)
 8001ca6:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8001cb0:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8001cb2:	68fb      	ldr	r3, [r7, #12]
 8001cb4:	685b      	ldr	r3, [r3, #4]
 8001cb6:	f003 031f 	and.w	r3, r3, #31
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d10f      	bne.n	8001cde <HAL_ADC_Start+0x106>
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	689b      	ldr	r3, [r3, #8]
 8001cc4:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001cc8:	2b00      	cmp	r3, #0
 8001cca:	d129      	bne.n	8001d20 <HAL_ADC_Start+0x148>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	689a      	ldr	r2, [r3, #8]
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8001cda:	609a      	str	r2, [r3, #8]
 8001cdc:	e020      	b.n	8001d20 <HAL_ADC_Start+0x148>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	4a16      	ldr	r2, [pc, #88]	@ (8001d3c <HAL_ADC_Start+0x164>)
 8001ce4:	4293      	cmp	r3, r2
 8001ce6:	d11b      	bne.n	8001d20 <HAL_ADC_Start+0x148>
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	689b      	ldr	r3, [r3, #8]
 8001cee:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	d114      	bne.n	8001d20 <HAL_ADC_Start+0x148>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	689a      	ldr	r2, [r3, #8]
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8001d04:	609a      	str	r2, [r3, #8]
 8001d06:	e00b      	b.n	8001d20 <HAL_ADC_Start+0x148>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d0c:	f043 0210 	orr.w	r2, r3, #16
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d18:	f043 0201 	orr.w	r2, r3, #1
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 8001d20:	2300      	movs	r3, #0
}
 8001d22:	4618      	mov	r0, r3
 8001d24:	3714      	adds	r7, #20
 8001d26:	46bd      	mov	sp, r7
 8001d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d2c:	4770      	bx	lr
 8001d2e:	bf00      	nop
 8001d30:	20000000 	.word	0x20000000
 8001d34:	431bde83 	.word	0x431bde83
 8001d38:	40012300 	.word	0x40012300
 8001d3c:	40012000 	.word	0x40012000

08001d40 <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8001d40:	b480      	push	{r7}
 8001d42:	b083      	sub	sp, #12
 8001d44:	af00      	add	r7, sp, #0
 8001d46:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001d4e:	2b01      	cmp	r3, #1
 8001d50:	d101      	bne.n	8001d56 <HAL_ADC_Stop+0x16>
 8001d52:	2302      	movs	r3, #2
 8001d54:	e021      	b.n	8001d9a <HAL_ADC_Stop+0x5a>
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	2201      	movs	r2, #1
 8001d5a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	689a      	ldr	r2, [r3, #8]
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	f022 0201 	bic.w	r2, r2, #1
 8001d6c:	609a      	str	r2, [r3, #8]

  /* Check if ADC is effectively disabled */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	689b      	ldr	r3, [r3, #8]
 8001d74:	f003 0301 	and.w	r3, r3, #1
 8001d78:	2b00      	cmp	r3, #0
 8001d7a:	d109      	bne.n	8001d90 <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d80:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001d84:	f023 0301 	bic.w	r3, r3, #1
 8001d88:	f043 0201 	orr.w	r2, r3, #1
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	2200      	movs	r2, #0
 8001d94:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8001d98:	2300      	movs	r3, #0
}
 8001d9a:	4618      	mov	r0, r3
 8001d9c:	370c      	adds	r7, #12
 8001d9e:	46bd      	mov	sp, r7
 8001da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da4:	4770      	bx	lr

08001da6 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8001da6:	b580      	push	{r7, lr}
 8001da8:	b084      	sub	sp, #16
 8001daa:	af00      	add	r7, sp, #0
 8001dac:	6078      	str	r0, [r7, #4]
 8001dae:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8001db0:	2300      	movs	r3, #0
 8001db2:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	689b      	ldr	r3, [r3, #8]
 8001dba:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001dbe:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001dc2:	d113      	bne.n	8001dec <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	689b      	ldr	r3, [r3, #8]
 8001dca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8001dce:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001dd2:	d10b      	bne.n	8001dec <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dd8:	f043 0220 	orr.w	r2, r3, #32
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	2200      	movs	r2, #0
 8001de4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8001de8:	2301      	movs	r3, #1
 8001dea:	e063      	b.n	8001eb4 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */
  tickstart = HAL_GetTick();
 8001dec:	f7ff fe80 	bl	8001af0 <HAL_GetTick>
 8001df0:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001df2:	e021      	b.n	8001e38 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8001df4:	683b      	ldr	r3, [r7, #0]
 8001df6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001dfa:	d01d      	beq.n	8001e38 <HAL_ADC_PollForConversion+0x92>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8001dfc:	683b      	ldr	r3, [r7, #0]
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	d007      	beq.n	8001e12 <HAL_ADC_PollForConversion+0x6c>
 8001e02:	f7ff fe75 	bl	8001af0 <HAL_GetTick>
 8001e06:	4602      	mov	r2, r0
 8001e08:	68fb      	ldr	r3, [r7, #12]
 8001e0a:	1ad3      	subs	r3, r2, r3
 8001e0c:	683a      	ldr	r2, [r7, #0]
 8001e0e:	429a      	cmp	r2, r3
 8001e10:	d212      	bcs.n	8001e38 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	f003 0302 	and.w	r3, r3, #2
 8001e1c:	2b02      	cmp	r3, #2
 8001e1e:	d00b      	beq.n	8001e38 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e24:	f043 0204 	orr.w	r2, r3, #4
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	2200      	movs	r2, #0
 8001e30:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_TIMEOUT;
 8001e34:	2303      	movs	r3, #3
 8001e36:	e03d      	b.n	8001eb4 <HAL_ADC_PollForConversion+0x10e>
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	f003 0302 	and.w	r3, r3, #2
 8001e42:	2b02      	cmp	r3, #2
 8001e44:	d1d6      	bne.n	8001df4 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }

  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	f06f 0212 	mvn.w	r2, #18
 8001e4e:	601a      	str	r2, [r3, #0]

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e54:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	641a      	str	r2, [r3, #64]	@ 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	689b      	ldr	r3, [r3, #8]
 8001e62:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	d123      	bne.n	8001eb2 <HAL_ADC_PollForConversion+0x10c>
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	7e1b      	ldrb	r3, [r3, #24]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	d11f      	bne.n	8001eb2 <HAL_ADC_PollForConversion+0x10c>
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e78:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001e7c:	2b00      	cmp	r3, #0
 8001e7e:	d006      	beq.n	8001e8e <HAL_ADC_PollForConversion+0xe8>
       HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	689b      	ldr	r3, [r3, #8]
 8001e86:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	d111      	bne.n	8001eb2 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e92:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	641a      	str	r2, [r3, #64]	@ 0x40

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e9e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d105      	bne.n	8001eb2 <HAL_ADC_PollForConversion+0x10c>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001eaa:	f043 0201 	orr.w	r2, r3, #1
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  /* Return ADC state */
  return HAL_OK;
 8001eb2:	2300      	movs	r3, #0
}
 8001eb4:	4618      	mov	r0, r3
 8001eb6:	3710      	adds	r7, #16
 8001eb8:	46bd      	mov	sp, r7
 8001eba:	bd80      	pop	{r7, pc}

08001ebc <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8001ebc:	b480      	push	{r7}
 8001ebe:	b083      	sub	sp, #12
 8001ec0:	af00      	add	r7, sp, #0
 8001ec2:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8001eca:	4618      	mov	r0, r3
 8001ecc:	370c      	adds	r7, #12
 8001ece:	46bd      	mov	sp, r7
 8001ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ed4:	4770      	bx	lr
	...

08001ed8 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8001ed8:	b480      	push	{r7}
 8001eda:	b085      	sub	sp, #20
 8001edc:	af00      	add	r7, sp, #0
 8001ede:	6078      	str	r0, [r7, #4]
 8001ee0:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8001ee2:	2300      	movs	r3, #0
 8001ee4:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001eec:	2b01      	cmp	r3, #1
 8001eee:	d101      	bne.n	8001ef4 <HAL_ADC_ConfigChannel+0x1c>
 8001ef0:	2302      	movs	r3, #2
 8001ef2:	e105      	b.n	8002100 <HAL_ADC_ConfigChannel+0x228>
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	2201      	movs	r2, #1
 8001ef8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001efc:	683b      	ldr	r3, [r7, #0]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	2b09      	cmp	r3, #9
 8001f02:	d925      	bls.n	8001f50 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	68d9      	ldr	r1, [r3, #12]
 8001f0a:	683b      	ldr	r3, [r7, #0]
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	b29b      	uxth	r3, r3
 8001f10:	461a      	mov	r2, r3
 8001f12:	4613      	mov	r3, r2
 8001f14:	005b      	lsls	r3, r3, #1
 8001f16:	4413      	add	r3, r2
 8001f18:	3b1e      	subs	r3, #30
 8001f1a:	2207      	movs	r2, #7
 8001f1c:	fa02 f303 	lsl.w	r3, r2, r3
 8001f20:	43da      	mvns	r2, r3
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	400a      	ands	r2, r1
 8001f28:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	68d9      	ldr	r1, [r3, #12]
 8001f30:	683b      	ldr	r3, [r7, #0]
 8001f32:	689a      	ldr	r2, [r3, #8]
 8001f34:	683b      	ldr	r3, [r7, #0]
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	b29b      	uxth	r3, r3
 8001f3a:	4618      	mov	r0, r3
 8001f3c:	4603      	mov	r3, r0
 8001f3e:	005b      	lsls	r3, r3, #1
 8001f40:	4403      	add	r3, r0
 8001f42:	3b1e      	subs	r3, #30
 8001f44:	409a      	lsls	r2, r3
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	430a      	orrs	r2, r1
 8001f4c:	60da      	str	r2, [r3, #12]
 8001f4e:	e022      	b.n	8001f96 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	6919      	ldr	r1, [r3, #16]
 8001f56:	683b      	ldr	r3, [r7, #0]
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	b29b      	uxth	r3, r3
 8001f5c:	461a      	mov	r2, r3
 8001f5e:	4613      	mov	r3, r2
 8001f60:	005b      	lsls	r3, r3, #1
 8001f62:	4413      	add	r3, r2
 8001f64:	2207      	movs	r2, #7
 8001f66:	fa02 f303 	lsl.w	r3, r2, r3
 8001f6a:	43da      	mvns	r2, r3
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	400a      	ands	r2, r1
 8001f72:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	6919      	ldr	r1, [r3, #16]
 8001f7a:	683b      	ldr	r3, [r7, #0]
 8001f7c:	689a      	ldr	r2, [r3, #8]
 8001f7e:	683b      	ldr	r3, [r7, #0]
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	b29b      	uxth	r3, r3
 8001f84:	4618      	mov	r0, r3
 8001f86:	4603      	mov	r3, r0
 8001f88:	005b      	lsls	r3, r3, #1
 8001f8a:	4403      	add	r3, r0
 8001f8c:	409a      	lsls	r2, r3
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	430a      	orrs	r2, r1
 8001f94:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001f96:	683b      	ldr	r3, [r7, #0]
 8001f98:	685b      	ldr	r3, [r3, #4]
 8001f9a:	2b06      	cmp	r3, #6
 8001f9c:	d824      	bhi.n	8001fe8 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001fa4:	683b      	ldr	r3, [r7, #0]
 8001fa6:	685a      	ldr	r2, [r3, #4]
 8001fa8:	4613      	mov	r3, r2
 8001faa:	009b      	lsls	r3, r3, #2
 8001fac:	4413      	add	r3, r2
 8001fae:	3b05      	subs	r3, #5
 8001fb0:	221f      	movs	r2, #31
 8001fb2:	fa02 f303 	lsl.w	r3, r2, r3
 8001fb6:	43da      	mvns	r2, r3
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	400a      	ands	r2, r1
 8001fbe:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001fc6:	683b      	ldr	r3, [r7, #0]
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	b29b      	uxth	r3, r3
 8001fcc:	4618      	mov	r0, r3
 8001fce:	683b      	ldr	r3, [r7, #0]
 8001fd0:	685a      	ldr	r2, [r3, #4]
 8001fd2:	4613      	mov	r3, r2
 8001fd4:	009b      	lsls	r3, r3, #2
 8001fd6:	4413      	add	r3, r2
 8001fd8:	3b05      	subs	r3, #5
 8001fda:	fa00 f203 	lsl.w	r2, r0, r3
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	430a      	orrs	r2, r1
 8001fe4:	635a      	str	r2, [r3, #52]	@ 0x34
 8001fe6:	e04c      	b.n	8002082 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001fe8:	683b      	ldr	r3, [r7, #0]
 8001fea:	685b      	ldr	r3, [r3, #4]
 8001fec:	2b0c      	cmp	r3, #12
 8001fee:	d824      	bhi.n	800203a <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001ff6:	683b      	ldr	r3, [r7, #0]
 8001ff8:	685a      	ldr	r2, [r3, #4]
 8001ffa:	4613      	mov	r3, r2
 8001ffc:	009b      	lsls	r3, r3, #2
 8001ffe:	4413      	add	r3, r2
 8002000:	3b23      	subs	r3, #35	@ 0x23
 8002002:	221f      	movs	r2, #31
 8002004:	fa02 f303 	lsl.w	r3, r2, r3
 8002008:	43da      	mvns	r2, r3
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	400a      	ands	r2, r1
 8002010:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002018:	683b      	ldr	r3, [r7, #0]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	b29b      	uxth	r3, r3
 800201e:	4618      	mov	r0, r3
 8002020:	683b      	ldr	r3, [r7, #0]
 8002022:	685a      	ldr	r2, [r3, #4]
 8002024:	4613      	mov	r3, r2
 8002026:	009b      	lsls	r3, r3, #2
 8002028:	4413      	add	r3, r2
 800202a:	3b23      	subs	r3, #35	@ 0x23
 800202c:	fa00 f203 	lsl.w	r2, r0, r3
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	430a      	orrs	r2, r1
 8002036:	631a      	str	r2, [r3, #48]	@ 0x30
 8002038:	e023      	b.n	8002082 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002040:	683b      	ldr	r3, [r7, #0]
 8002042:	685a      	ldr	r2, [r3, #4]
 8002044:	4613      	mov	r3, r2
 8002046:	009b      	lsls	r3, r3, #2
 8002048:	4413      	add	r3, r2
 800204a:	3b41      	subs	r3, #65	@ 0x41
 800204c:	221f      	movs	r2, #31
 800204e:	fa02 f303 	lsl.w	r3, r2, r3
 8002052:	43da      	mvns	r2, r3
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	400a      	ands	r2, r1
 800205a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002062:	683b      	ldr	r3, [r7, #0]
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	b29b      	uxth	r3, r3
 8002068:	4618      	mov	r0, r3
 800206a:	683b      	ldr	r3, [r7, #0]
 800206c:	685a      	ldr	r2, [r3, #4]
 800206e:	4613      	mov	r3, r2
 8002070:	009b      	lsls	r3, r3, #2
 8002072:	4413      	add	r3, r2
 8002074:	3b41      	subs	r3, #65	@ 0x41
 8002076:	fa00 f203 	lsl.w	r2, r0, r3
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	430a      	orrs	r2, r1
 8002080:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002082:	4b22      	ldr	r3, [pc, #136]	@ (800210c <HAL_ADC_ConfigChannel+0x234>)
 8002084:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	4a21      	ldr	r2, [pc, #132]	@ (8002110 <HAL_ADC_ConfigChannel+0x238>)
 800208c:	4293      	cmp	r3, r2
 800208e:	d109      	bne.n	80020a4 <HAL_ADC_ConfigChannel+0x1cc>
 8002090:	683b      	ldr	r3, [r7, #0]
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	2b12      	cmp	r3, #18
 8002096:	d105      	bne.n	80020a4 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002098:	68fb      	ldr	r3, [r7, #12]
 800209a:	685b      	ldr	r3, [r3, #4]
 800209c:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 80020a0:	68fb      	ldr	r3, [r7, #12]
 80020a2:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	4a19      	ldr	r2, [pc, #100]	@ (8002110 <HAL_ADC_ConfigChannel+0x238>)
 80020aa:	4293      	cmp	r3, r2
 80020ac:	d123      	bne.n	80020f6 <HAL_ADC_ConfigChannel+0x21e>
 80020ae:	683b      	ldr	r3, [r7, #0]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	2b10      	cmp	r3, #16
 80020b4:	d003      	beq.n	80020be <HAL_ADC_ConfigChannel+0x1e6>
 80020b6:	683b      	ldr	r3, [r7, #0]
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	2b11      	cmp	r3, #17
 80020bc:	d11b      	bne.n	80020f6 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80020be:	68fb      	ldr	r3, [r7, #12]
 80020c0:	685b      	ldr	r3, [r3, #4]
 80020c2:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 80020c6:	68fb      	ldr	r3, [r7, #12]
 80020c8:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80020ca:	683b      	ldr	r3, [r7, #0]
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	2b10      	cmp	r3, #16
 80020d0:	d111      	bne.n	80020f6 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80020d2:	4b10      	ldr	r3, [pc, #64]	@ (8002114 <HAL_ADC_ConfigChannel+0x23c>)
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	4a10      	ldr	r2, [pc, #64]	@ (8002118 <HAL_ADC_ConfigChannel+0x240>)
 80020d8:	fba2 2303 	umull	r2, r3, r2, r3
 80020dc:	0c9a      	lsrs	r2, r3, #18
 80020de:	4613      	mov	r3, r2
 80020e0:	009b      	lsls	r3, r3, #2
 80020e2:	4413      	add	r3, r2
 80020e4:	005b      	lsls	r3, r3, #1
 80020e6:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80020e8:	e002      	b.n	80020f0 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 80020ea:	68bb      	ldr	r3, [r7, #8]
 80020ec:	3b01      	subs	r3, #1
 80020ee:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80020f0:	68bb      	ldr	r3, [r7, #8]
 80020f2:	2b00      	cmp	r3, #0
 80020f4:	d1f9      	bne.n	80020ea <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	2200      	movs	r2, #0
 80020fa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 80020fe:	2300      	movs	r3, #0
}
 8002100:	4618      	mov	r0, r3
 8002102:	3714      	adds	r7, #20
 8002104:	46bd      	mov	sp, r7
 8002106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800210a:	4770      	bx	lr
 800210c:	40012300 	.word	0x40012300
 8002110:	40012000 	.word	0x40012000
 8002114:	20000000 	.word	0x20000000
 8002118:	431bde83 	.word	0x431bde83

0800211c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 800211c:	b480      	push	{r7}
 800211e:	b085      	sub	sp, #20
 8002120:	af00      	add	r7, sp, #0
 8002122:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002124:	4b79      	ldr	r3, [pc, #484]	@ (800230c <ADC_Init+0x1f0>)
 8002126:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002128:	68fb      	ldr	r3, [r7, #12]
 800212a:	685b      	ldr	r3, [r3, #4]
 800212c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002130:	68fb      	ldr	r3, [r7, #12]
 8002132:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002134:	68fb      	ldr	r3, [r7, #12]
 8002136:	685a      	ldr	r2, [r3, #4]
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	685b      	ldr	r3, [r3, #4]
 800213c:	431a      	orrs	r2, r3
 800213e:	68fb      	ldr	r3, [r7, #12]
 8002140:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	685a      	ldr	r2, [r3, #4]
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002150:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	6859      	ldr	r1, [r3, #4]
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	691b      	ldr	r3, [r3, #16]
 800215c:	021a      	lsls	r2, r3, #8
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	430a      	orrs	r2, r1
 8002164:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	685a      	ldr	r2, [r3, #4]
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8002174:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	6859      	ldr	r1, [r3, #4]
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	689a      	ldr	r2, [r3, #8]
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	430a      	orrs	r2, r1
 8002186:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	689a      	ldr	r2, [r3, #8]
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002196:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	6899      	ldr	r1, [r3, #8]
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	68da      	ldr	r2, [r3, #12]
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	430a      	orrs	r2, r1
 80021a8:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80021ae:	4a58      	ldr	r2, [pc, #352]	@ (8002310 <ADC_Init+0x1f4>)
 80021b0:	4293      	cmp	r3, r2
 80021b2:	d022      	beq.n	80021fa <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	689a      	ldr	r2, [r3, #8]
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80021c2:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	6899      	ldr	r1, [r3, #8]
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	430a      	orrs	r2, r1
 80021d4:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	689a      	ldr	r2, [r3, #8]
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80021e4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	6899      	ldr	r1, [r3, #8]
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	430a      	orrs	r2, r1
 80021f6:	609a      	str	r2, [r3, #8]
 80021f8:	e00f      	b.n	800221a <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	689a      	ldr	r2, [r3, #8]
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002208:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	689a      	ldr	r2, [r3, #8]
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002218:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	689a      	ldr	r2, [r3, #8]
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	f022 0202 	bic.w	r2, r2, #2
 8002228:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	6899      	ldr	r1, [r3, #8]
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	7e1b      	ldrb	r3, [r3, #24]
 8002234:	005a      	lsls	r2, r3, #1
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	430a      	orrs	r2, r1
 800223c:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002244:	2b00      	cmp	r3, #0
 8002246:	d01b      	beq.n	8002280 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	685a      	ldr	r2, [r3, #4]
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002256:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	685a      	ldr	r2, [r3, #4]
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8002266:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	6859      	ldr	r1, [r3, #4]
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002272:	3b01      	subs	r3, #1
 8002274:	035a      	lsls	r2, r3, #13
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	430a      	orrs	r2, r1
 800227c:	605a      	str	r2, [r3, #4]
 800227e:	e007      	b.n	8002290 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	685a      	ldr	r2, [r3, #4]
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800228e:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 800229e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	69db      	ldr	r3, [r3, #28]
 80022aa:	3b01      	subs	r3, #1
 80022ac:	051a      	lsls	r2, r3, #20
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	430a      	orrs	r2, r1
 80022b4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	689a      	ldr	r2, [r3, #8]
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80022c4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	6899      	ldr	r1, [r3, #8]
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80022d2:	025a      	lsls	r2, r3, #9
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	430a      	orrs	r2, r1
 80022da:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	689a      	ldr	r2, [r3, #8]
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80022ea:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	6899      	ldr	r1, [r3, #8]
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	695b      	ldr	r3, [r3, #20]
 80022f6:	029a      	lsls	r2, r3, #10
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	430a      	orrs	r2, r1
 80022fe:	609a      	str	r2, [r3, #8]
}
 8002300:	bf00      	nop
 8002302:	3714      	adds	r7, #20
 8002304:	46bd      	mov	sp, r7
 8002306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800230a:	4770      	bx	lr
 800230c:	40012300 	.word	0x40012300
 8002310:	0f000001 	.word	0x0f000001

08002314 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002314:	b480      	push	{r7}
 8002316:	b085      	sub	sp, #20
 8002318:	af00      	add	r7, sp, #0
 800231a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	f003 0307 	and.w	r3, r3, #7
 8002322:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002324:	4b0c      	ldr	r3, [pc, #48]	@ (8002358 <__NVIC_SetPriorityGrouping+0x44>)
 8002326:	68db      	ldr	r3, [r3, #12]
 8002328:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800232a:	68ba      	ldr	r2, [r7, #8]
 800232c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002330:	4013      	ands	r3, r2
 8002332:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002334:	68fb      	ldr	r3, [r7, #12]
 8002336:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002338:	68bb      	ldr	r3, [r7, #8]
 800233a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800233c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002340:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002344:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002346:	4a04      	ldr	r2, [pc, #16]	@ (8002358 <__NVIC_SetPriorityGrouping+0x44>)
 8002348:	68bb      	ldr	r3, [r7, #8]
 800234a:	60d3      	str	r3, [r2, #12]
}
 800234c:	bf00      	nop
 800234e:	3714      	adds	r7, #20
 8002350:	46bd      	mov	sp, r7
 8002352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002356:	4770      	bx	lr
 8002358:	e000ed00 	.word	0xe000ed00

0800235c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800235c:	b480      	push	{r7}
 800235e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002360:	4b04      	ldr	r3, [pc, #16]	@ (8002374 <__NVIC_GetPriorityGrouping+0x18>)
 8002362:	68db      	ldr	r3, [r3, #12]
 8002364:	0a1b      	lsrs	r3, r3, #8
 8002366:	f003 0307 	and.w	r3, r3, #7
}
 800236a:	4618      	mov	r0, r3
 800236c:	46bd      	mov	sp, r7
 800236e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002372:	4770      	bx	lr
 8002374:	e000ed00 	.word	0xe000ed00

08002378 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002378:	b480      	push	{r7}
 800237a:	b083      	sub	sp, #12
 800237c:	af00      	add	r7, sp, #0
 800237e:	4603      	mov	r3, r0
 8002380:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002382:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002386:	2b00      	cmp	r3, #0
 8002388:	db0b      	blt.n	80023a2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800238a:	79fb      	ldrb	r3, [r7, #7]
 800238c:	f003 021f 	and.w	r2, r3, #31
 8002390:	4907      	ldr	r1, [pc, #28]	@ (80023b0 <__NVIC_EnableIRQ+0x38>)
 8002392:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002396:	095b      	lsrs	r3, r3, #5
 8002398:	2001      	movs	r0, #1
 800239a:	fa00 f202 	lsl.w	r2, r0, r2
 800239e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80023a2:	bf00      	nop
 80023a4:	370c      	adds	r7, #12
 80023a6:	46bd      	mov	sp, r7
 80023a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ac:	4770      	bx	lr
 80023ae:	bf00      	nop
 80023b0:	e000e100 	.word	0xe000e100

080023b4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80023b4:	b480      	push	{r7}
 80023b6:	b083      	sub	sp, #12
 80023b8:	af00      	add	r7, sp, #0
 80023ba:	4603      	mov	r3, r0
 80023bc:	6039      	str	r1, [r7, #0]
 80023be:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80023c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	db0a      	blt.n	80023de <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80023c8:	683b      	ldr	r3, [r7, #0]
 80023ca:	b2da      	uxtb	r2, r3
 80023cc:	490c      	ldr	r1, [pc, #48]	@ (8002400 <__NVIC_SetPriority+0x4c>)
 80023ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023d2:	0112      	lsls	r2, r2, #4
 80023d4:	b2d2      	uxtb	r2, r2
 80023d6:	440b      	add	r3, r1
 80023d8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80023dc:	e00a      	b.n	80023f4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80023de:	683b      	ldr	r3, [r7, #0]
 80023e0:	b2da      	uxtb	r2, r3
 80023e2:	4908      	ldr	r1, [pc, #32]	@ (8002404 <__NVIC_SetPriority+0x50>)
 80023e4:	79fb      	ldrb	r3, [r7, #7]
 80023e6:	f003 030f 	and.w	r3, r3, #15
 80023ea:	3b04      	subs	r3, #4
 80023ec:	0112      	lsls	r2, r2, #4
 80023ee:	b2d2      	uxtb	r2, r2
 80023f0:	440b      	add	r3, r1
 80023f2:	761a      	strb	r2, [r3, #24]
}
 80023f4:	bf00      	nop
 80023f6:	370c      	adds	r7, #12
 80023f8:	46bd      	mov	sp, r7
 80023fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023fe:	4770      	bx	lr
 8002400:	e000e100 	.word	0xe000e100
 8002404:	e000ed00 	.word	0xe000ed00

08002408 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002408:	b480      	push	{r7}
 800240a:	b089      	sub	sp, #36	@ 0x24
 800240c:	af00      	add	r7, sp, #0
 800240e:	60f8      	str	r0, [r7, #12]
 8002410:	60b9      	str	r1, [r7, #8]
 8002412:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002414:	68fb      	ldr	r3, [r7, #12]
 8002416:	f003 0307 	and.w	r3, r3, #7
 800241a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800241c:	69fb      	ldr	r3, [r7, #28]
 800241e:	f1c3 0307 	rsb	r3, r3, #7
 8002422:	2b04      	cmp	r3, #4
 8002424:	bf28      	it	cs
 8002426:	2304      	movcs	r3, #4
 8002428:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800242a:	69fb      	ldr	r3, [r7, #28]
 800242c:	3304      	adds	r3, #4
 800242e:	2b06      	cmp	r3, #6
 8002430:	d902      	bls.n	8002438 <NVIC_EncodePriority+0x30>
 8002432:	69fb      	ldr	r3, [r7, #28]
 8002434:	3b03      	subs	r3, #3
 8002436:	e000      	b.n	800243a <NVIC_EncodePriority+0x32>
 8002438:	2300      	movs	r3, #0
 800243a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800243c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002440:	69bb      	ldr	r3, [r7, #24]
 8002442:	fa02 f303 	lsl.w	r3, r2, r3
 8002446:	43da      	mvns	r2, r3
 8002448:	68bb      	ldr	r3, [r7, #8]
 800244a:	401a      	ands	r2, r3
 800244c:	697b      	ldr	r3, [r7, #20]
 800244e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002450:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002454:	697b      	ldr	r3, [r7, #20]
 8002456:	fa01 f303 	lsl.w	r3, r1, r3
 800245a:	43d9      	mvns	r1, r3
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002460:	4313      	orrs	r3, r2
         );
}
 8002462:	4618      	mov	r0, r3
 8002464:	3724      	adds	r7, #36	@ 0x24
 8002466:	46bd      	mov	sp, r7
 8002468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800246c:	4770      	bx	lr
	...

08002470 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002470:	b580      	push	{r7, lr}
 8002472:	b082      	sub	sp, #8
 8002474:	af00      	add	r7, sp, #0
 8002476:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	3b01      	subs	r3, #1
 800247c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002480:	d301      	bcc.n	8002486 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002482:	2301      	movs	r3, #1
 8002484:	e00f      	b.n	80024a6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002486:	4a0a      	ldr	r2, [pc, #40]	@ (80024b0 <SysTick_Config+0x40>)
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	3b01      	subs	r3, #1
 800248c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800248e:	210f      	movs	r1, #15
 8002490:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002494:	f7ff ff8e 	bl	80023b4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002498:	4b05      	ldr	r3, [pc, #20]	@ (80024b0 <SysTick_Config+0x40>)
 800249a:	2200      	movs	r2, #0
 800249c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800249e:	4b04      	ldr	r3, [pc, #16]	@ (80024b0 <SysTick_Config+0x40>)
 80024a0:	2207      	movs	r2, #7
 80024a2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80024a4:	2300      	movs	r3, #0
}
 80024a6:	4618      	mov	r0, r3
 80024a8:	3708      	adds	r7, #8
 80024aa:	46bd      	mov	sp, r7
 80024ac:	bd80      	pop	{r7, pc}
 80024ae:	bf00      	nop
 80024b0:	e000e010 	.word	0xe000e010

080024b4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80024b4:	b580      	push	{r7, lr}
 80024b6:	b082      	sub	sp, #8
 80024b8:	af00      	add	r7, sp, #0
 80024ba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80024bc:	6878      	ldr	r0, [r7, #4]
 80024be:	f7ff ff29 	bl	8002314 <__NVIC_SetPriorityGrouping>
}
 80024c2:	bf00      	nop
 80024c4:	3708      	adds	r7, #8
 80024c6:	46bd      	mov	sp, r7
 80024c8:	bd80      	pop	{r7, pc}

080024ca <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80024ca:	b580      	push	{r7, lr}
 80024cc:	b086      	sub	sp, #24
 80024ce:	af00      	add	r7, sp, #0
 80024d0:	4603      	mov	r3, r0
 80024d2:	60b9      	str	r1, [r7, #8]
 80024d4:	607a      	str	r2, [r7, #4]
 80024d6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80024d8:	2300      	movs	r3, #0
 80024da:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80024dc:	f7ff ff3e 	bl	800235c <__NVIC_GetPriorityGrouping>
 80024e0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80024e2:	687a      	ldr	r2, [r7, #4]
 80024e4:	68b9      	ldr	r1, [r7, #8]
 80024e6:	6978      	ldr	r0, [r7, #20]
 80024e8:	f7ff ff8e 	bl	8002408 <NVIC_EncodePriority>
 80024ec:	4602      	mov	r2, r0
 80024ee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80024f2:	4611      	mov	r1, r2
 80024f4:	4618      	mov	r0, r3
 80024f6:	f7ff ff5d 	bl	80023b4 <__NVIC_SetPriority>
}
 80024fa:	bf00      	nop
 80024fc:	3718      	adds	r7, #24
 80024fe:	46bd      	mov	sp, r7
 8002500:	bd80      	pop	{r7, pc}

08002502 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002502:	b580      	push	{r7, lr}
 8002504:	b082      	sub	sp, #8
 8002506:	af00      	add	r7, sp, #0
 8002508:	4603      	mov	r3, r0
 800250a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800250c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002510:	4618      	mov	r0, r3
 8002512:	f7ff ff31 	bl	8002378 <__NVIC_EnableIRQ>
}
 8002516:	bf00      	nop
 8002518:	3708      	adds	r7, #8
 800251a:	46bd      	mov	sp, r7
 800251c:	bd80      	pop	{r7, pc}

0800251e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800251e:	b580      	push	{r7, lr}
 8002520:	b082      	sub	sp, #8
 8002522:	af00      	add	r7, sp, #0
 8002524:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002526:	6878      	ldr	r0, [r7, #4]
 8002528:	f7ff ffa2 	bl	8002470 <SysTick_Config>
 800252c:	4603      	mov	r3, r0
}
 800252e:	4618      	mov	r0, r3
 8002530:	3708      	adds	r7, #8
 8002532:	46bd      	mov	sp, r7
 8002534:	bd80      	pop	{r7, pc}

08002536 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002536:	b580      	push	{r7, lr}
 8002538:	b084      	sub	sp, #16
 800253a:	af00      	add	r7, sp, #0
 800253c:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002542:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002544:	f7ff fad4 	bl	8001af0 <HAL_GetTick>
 8002548:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002550:	b2db      	uxtb	r3, r3
 8002552:	2b02      	cmp	r3, #2
 8002554:	d008      	beq.n	8002568 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	2280      	movs	r2, #128	@ 0x80
 800255a:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	2200      	movs	r2, #0
 8002560:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8002564:	2301      	movs	r3, #1
 8002566:	e052      	b.n	800260e <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	681a      	ldr	r2, [r3, #0]
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	f022 0216 	bic.w	r2, r2, #22
 8002576:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	695a      	ldr	r2, [r3, #20]
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002586:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800258c:	2b00      	cmp	r3, #0
 800258e:	d103      	bne.n	8002598 <HAL_DMA_Abort+0x62>
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002594:	2b00      	cmp	r3, #0
 8002596:	d007      	beq.n	80025a8 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	681a      	ldr	r2, [r3, #0]
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	f022 0208 	bic.w	r2, r2, #8
 80025a6:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	681a      	ldr	r2, [r3, #0]
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	f022 0201 	bic.w	r2, r2, #1
 80025b6:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80025b8:	e013      	b.n	80025e2 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80025ba:	f7ff fa99 	bl	8001af0 <HAL_GetTick>
 80025be:	4602      	mov	r2, r0
 80025c0:	68bb      	ldr	r3, [r7, #8]
 80025c2:	1ad3      	subs	r3, r2, r3
 80025c4:	2b05      	cmp	r3, #5
 80025c6:	d90c      	bls.n	80025e2 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	2220      	movs	r2, #32
 80025cc:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	2203      	movs	r2, #3
 80025d2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	2200      	movs	r2, #0
 80025da:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 80025de:	2303      	movs	r3, #3
 80025e0:	e015      	b.n	800260e <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	f003 0301 	and.w	r3, r3, #1
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d1e4      	bne.n	80025ba <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80025f4:	223f      	movs	r2, #63	@ 0x3f
 80025f6:	409a      	lsls	r2, r3
 80025f8:	68fb      	ldr	r3, [r7, #12]
 80025fa:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	2201      	movs	r2, #1
 8002600:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	2200      	movs	r2, #0
 8002608:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 800260c:	2300      	movs	r3, #0
}
 800260e:	4618      	mov	r0, r3
 8002610:	3710      	adds	r7, #16
 8002612:	46bd      	mov	sp, r7
 8002614:	bd80      	pop	{r7, pc}

08002616 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002616:	b480      	push	{r7}
 8002618:	b083      	sub	sp, #12
 800261a:	af00      	add	r7, sp, #0
 800261c:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002624:	b2db      	uxtb	r3, r3
 8002626:	2b02      	cmp	r3, #2
 8002628:	d004      	beq.n	8002634 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	2280      	movs	r2, #128	@ 0x80
 800262e:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8002630:	2301      	movs	r3, #1
 8002632:	e00c      	b.n	800264e <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	2205      	movs	r2, #5
 8002638:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	681a      	ldr	r2, [r3, #0]
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	f022 0201 	bic.w	r2, r2, #1
 800264a:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800264c:	2300      	movs	r3, #0
}
 800264e:	4618      	mov	r0, r3
 8002650:	370c      	adds	r7, #12
 8002652:	46bd      	mov	sp, r7
 8002654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002658:	4770      	bx	lr
	...

0800265c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800265c:	b480      	push	{r7}
 800265e:	b089      	sub	sp, #36	@ 0x24
 8002660:	af00      	add	r7, sp, #0
 8002662:	6078      	str	r0, [r7, #4]
 8002664:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002666:	2300      	movs	r3, #0
 8002668:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800266a:	2300      	movs	r3, #0
 800266c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800266e:	2300      	movs	r3, #0
 8002670:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002672:	2300      	movs	r3, #0
 8002674:	61fb      	str	r3, [r7, #28]
 8002676:	e159      	b.n	800292c <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002678:	2201      	movs	r2, #1
 800267a:	69fb      	ldr	r3, [r7, #28]
 800267c:	fa02 f303 	lsl.w	r3, r2, r3
 8002680:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002682:	683b      	ldr	r3, [r7, #0]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	697a      	ldr	r2, [r7, #20]
 8002688:	4013      	ands	r3, r2
 800268a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800268c:	693a      	ldr	r2, [r7, #16]
 800268e:	697b      	ldr	r3, [r7, #20]
 8002690:	429a      	cmp	r2, r3
 8002692:	f040 8148 	bne.w	8002926 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002696:	683b      	ldr	r3, [r7, #0]
 8002698:	685b      	ldr	r3, [r3, #4]
 800269a:	f003 0303 	and.w	r3, r3, #3
 800269e:	2b01      	cmp	r3, #1
 80026a0:	d005      	beq.n	80026ae <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80026a2:	683b      	ldr	r3, [r7, #0]
 80026a4:	685b      	ldr	r3, [r3, #4]
 80026a6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80026aa:	2b02      	cmp	r3, #2
 80026ac:	d130      	bne.n	8002710 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	689b      	ldr	r3, [r3, #8]
 80026b2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80026b4:	69fb      	ldr	r3, [r7, #28]
 80026b6:	005b      	lsls	r3, r3, #1
 80026b8:	2203      	movs	r2, #3
 80026ba:	fa02 f303 	lsl.w	r3, r2, r3
 80026be:	43db      	mvns	r3, r3
 80026c0:	69ba      	ldr	r2, [r7, #24]
 80026c2:	4013      	ands	r3, r2
 80026c4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80026c6:	683b      	ldr	r3, [r7, #0]
 80026c8:	68da      	ldr	r2, [r3, #12]
 80026ca:	69fb      	ldr	r3, [r7, #28]
 80026cc:	005b      	lsls	r3, r3, #1
 80026ce:	fa02 f303 	lsl.w	r3, r2, r3
 80026d2:	69ba      	ldr	r2, [r7, #24]
 80026d4:	4313      	orrs	r3, r2
 80026d6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	69ba      	ldr	r2, [r7, #24]
 80026dc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	685b      	ldr	r3, [r3, #4]
 80026e2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80026e4:	2201      	movs	r2, #1
 80026e6:	69fb      	ldr	r3, [r7, #28]
 80026e8:	fa02 f303 	lsl.w	r3, r2, r3
 80026ec:	43db      	mvns	r3, r3
 80026ee:	69ba      	ldr	r2, [r7, #24]
 80026f0:	4013      	ands	r3, r2
 80026f2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80026f4:	683b      	ldr	r3, [r7, #0]
 80026f6:	685b      	ldr	r3, [r3, #4]
 80026f8:	091b      	lsrs	r3, r3, #4
 80026fa:	f003 0201 	and.w	r2, r3, #1
 80026fe:	69fb      	ldr	r3, [r7, #28]
 8002700:	fa02 f303 	lsl.w	r3, r2, r3
 8002704:	69ba      	ldr	r2, [r7, #24]
 8002706:	4313      	orrs	r3, r2
 8002708:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	69ba      	ldr	r2, [r7, #24]
 800270e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002710:	683b      	ldr	r3, [r7, #0]
 8002712:	685b      	ldr	r3, [r3, #4]
 8002714:	f003 0303 	and.w	r3, r3, #3
 8002718:	2b03      	cmp	r3, #3
 800271a:	d017      	beq.n	800274c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	68db      	ldr	r3, [r3, #12]
 8002720:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002722:	69fb      	ldr	r3, [r7, #28]
 8002724:	005b      	lsls	r3, r3, #1
 8002726:	2203      	movs	r2, #3
 8002728:	fa02 f303 	lsl.w	r3, r2, r3
 800272c:	43db      	mvns	r3, r3
 800272e:	69ba      	ldr	r2, [r7, #24]
 8002730:	4013      	ands	r3, r2
 8002732:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002734:	683b      	ldr	r3, [r7, #0]
 8002736:	689a      	ldr	r2, [r3, #8]
 8002738:	69fb      	ldr	r3, [r7, #28]
 800273a:	005b      	lsls	r3, r3, #1
 800273c:	fa02 f303 	lsl.w	r3, r2, r3
 8002740:	69ba      	ldr	r2, [r7, #24]
 8002742:	4313      	orrs	r3, r2
 8002744:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	69ba      	ldr	r2, [r7, #24]
 800274a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800274c:	683b      	ldr	r3, [r7, #0]
 800274e:	685b      	ldr	r3, [r3, #4]
 8002750:	f003 0303 	and.w	r3, r3, #3
 8002754:	2b02      	cmp	r3, #2
 8002756:	d123      	bne.n	80027a0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002758:	69fb      	ldr	r3, [r7, #28]
 800275a:	08da      	lsrs	r2, r3, #3
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	3208      	adds	r2, #8
 8002760:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002764:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002766:	69fb      	ldr	r3, [r7, #28]
 8002768:	f003 0307 	and.w	r3, r3, #7
 800276c:	009b      	lsls	r3, r3, #2
 800276e:	220f      	movs	r2, #15
 8002770:	fa02 f303 	lsl.w	r3, r2, r3
 8002774:	43db      	mvns	r3, r3
 8002776:	69ba      	ldr	r2, [r7, #24]
 8002778:	4013      	ands	r3, r2
 800277a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800277c:	683b      	ldr	r3, [r7, #0]
 800277e:	691a      	ldr	r2, [r3, #16]
 8002780:	69fb      	ldr	r3, [r7, #28]
 8002782:	f003 0307 	and.w	r3, r3, #7
 8002786:	009b      	lsls	r3, r3, #2
 8002788:	fa02 f303 	lsl.w	r3, r2, r3
 800278c:	69ba      	ldr	r2, [r7, #24]
 800278e:	4313      	orrs	r3, r2
 8002790:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002792:	69fb      	ldr	r3, [r7, #28]
 8002794:	08da      	lsrs	r2, r3, #3
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	3208      	adds	r2, #8
 800279a:	69b9      	ldr	r1, [r7, #24]
 800279c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80027a6:	69fb      	ldr	r3, [r7, #28]
 80027a8:	005b      	lsls	r3, r3, #1
 80027aa:	2203      	movs	r2, #3
 80027ac:	fa02 f303 	lsl.w	r3, r2, r3
 80027b0:	43db      	mvns	r3, r3
 80027b2:	69ba      	ldr	r2, [r7, #24]
 80027b4:	4013      	ands	r3, r2
 80027b6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80027b8:	683b      	ldr	r3, [r7, #0]
 80027ba:	685b      	ldr	r3, [r3, #4]
 80027bc:	f003 0203 	and.w	r2, r3, #3
 80027c0:	69fb      	ldr	r3, [r7, #28]
 80027c2:	005b      	lsls	r3, r3, #1
 80027c4:	fa02 f303 	lsl.w	r3, r2, r3
 80027c8:	69ba      	ldr	r2, [r7, #24]
 80027ca:	4313      	orrs	r3, r2
 80027cc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	69ba      	ldr	r2, [r7, #24]
 80027d2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80027d4:	683b      	ldr	r3, [r7, #0]
 80027d6:	685b      	ldr	r3, [r3, #4]
 80027d8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80027dc:	2b00      	cmp	r3, #0
 80027de:	f000 80a2 	beq.w	8002926 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80027e2:	2300      	movs	r3, #0
 80027e4:	60fb      	str	r3, [r7, #12]
 80027e6:	4b57      	ldr	r3, [pc, #348]	@ (8002944 <HAL_GPIO_Init+0x2e8>)
 80027e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027ea:	4a56      	ldr	r2, [pc, #344]	@ (8002944 <HAL_GPIO_Init+0x2e8>)
 80027ec:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80027f0:	6453      	str	r3, [r2, #68]	@ 0x44
 80027f2:	4b54      	ldr	r3, [pc, #336]	@ (8002944 <HAL_GPIO_Init+0x2e8>)
 80027f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027f6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80027fa:	60fb      	str	r3, [r7, #12]
 80027fc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80027fe:	4a52      	ldr	r2, [pc, #328]	@ (8002948 <HAL_GPIO_Init+0x2ec>)
 8002800:	69fb      	ldr	r3, [r7, #28]
 8002802:	089b      	lsrs	r3, r3, #2
 8002804:	3302      	adds	r3, #2
 8002806:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800280a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800280c:	69fb      	ldr	r3, [r7, #28]
 800280e:	f003 0303 	and.w	r3, r3, #3
 8002812:	009b      	lsls	r3, r3, #2
 8002814:	220f      	movs	r2, #15
 8002816:	fa02 f303 	lsl.w	r3, r2, r3
 800281a:	43db      	mvns	r3, r3
 800281c:	69ba      	ldr	r2, [r7, #24]
 800281e:	4013      	ands	r3, r2
 8002820:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	4a49      	ldr	r2, [pc, #292]	@ (800294c <HAL_GPIO_Init+0x2f0>)
 8002826:	4293      	cmp	r3, r2
 8002828:	d019      	beq.n	800285e <HAL_GPIO_Init+0x202>
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	4a48      	ldr	r2, [pc, #288]	@ (8002950 <HAL_GPIO_Init+0x2f4>)
 800282e:	4293      	cmp	r3, r2
 8002830:	d013      	beq.n	800285a <HAL_GPIO_Init+0x1fe>
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	4a47      	ldr	r2, [pc, #284]	@ (8002954 <HAL_GPIO_Init+0x2f8>)
 8002836:	4293      	cmp	r3, r2
 8002838:	d00d      	beq.n	8002856 <HAL_GPIO_Init+0x1fa>
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	4a46      	ldr	r2, [pc, #280]	@ (8002958 <HAL_GPIO_Init+0x2fc>)
 800283e:	4293      	cmp	r3, r2
 8002840:	d007      	beq.n	8002852 <HAL_GPIO_Init+0x1f6>
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	4a45      	ldr	r2, [pc, #276]	@ (800295c <HAL_GPIO_Init+0x300>)
 8002846:	4293      	cmp	r3, r2
 8002848:	d101      	bne.n	800284e <HAL_GPIO_Init+0x1f2>
 800284a:	2304      	movs	r3, #4
 800284c:	e008      	b.n	8002860 <HAL_GPIO_Init+0x204>
 800284e:	2307      	movs	r3, #7
 8002850:	e006      	b.n	8002860 <HAL_GPIO_Init+0x204>
 8002852:	2303      	movs	r3, #3
 8002854:	e004      	b.n	8002860 <HAL_GPIO_Init+0x204>
 8002856:	2302      	movs	r3, #2
 8002858:	e002      	b.n	8002860 <HAL_GPIO_Init+0x204>
 800285a:	2301      	movs	r3, #1
 800285c:	e000      	b.n	8002860 <HAL_GPIO_Init+0x204>
 800285e:	2300      	movs	r3, #0
 8002860:	69fa      	ldr	r2, [r7, #28]
 8002862:	f002 0203 	and.w	r2, r2, #3
 8002866:	0092      	lsls	r2, r2, #2
 8002868:	4093      	lsls	r3, r2
 800286a:	69ba      	ldr	r2, [r7, #24]
 800286c:	4313      	orrs	r3, r2
 800286e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002870:	4935      	ldr	r1, [pc, #212]	@ (8002948 <HAL_GPIO_Init+0x2ec>)
 8002872:	69fb      	ldr	r3, [r7, #28]
 8002874:	089b      	lsrs	r3, r3, #2
 8002876:	3302      	adds	r3, #2
 8002878:	69ba      	ldr	r2, [r7, #24]
 800287a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800287e:	4b38      	ldr	r3, [pc, #224]	@ (8002960 <HAL_GPIO_Init+0x304>)
 8002880:	689b      	ldr	r3, [r3, #8]
 8002882:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002884:	693b      	ldr	r3, [r7, #16]
 8002886:	43db      	mvns	r3, r3
 8002888:	69ba      	ldr	r2, [r7, #24]
 800288a:	4013      	ands	r3, r2
 800288c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800288e:	683b      	ldr	r3, [r7, #0]
 8002890:	685b      	ldr	r3, [r3, #4]
 8002892:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002896:	2b00      	cmp	r3, #0
 8002898:	d003      	beq.n	80028a2 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800289a:	69ba      	ldr	r2, [r7, #24]
 800289c:	693b      	ldr	r3, [r7, #16]
 800289e:	4313      	orrs	r3, r2
 80028a0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80028a2:	4a2f      	ldr	r2, [pc, #188]	@ (8002960 <HAL_GPIO_Init+0x304>)
 80028a4:	69bb      	ldr	r3, [r7, #24]
 80028a6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80028a8:	4b2d      	ldr	r3, [pc, #180]	@ (8002960 <HAL_GPIO_Init+0x304>)
 80028aa:	68db      	ldr	r3, [r3, #12]
 80028ac:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80028ae:	693b      	ldr	r3, [r7, #16]
 80028b0:	43db      	mvns	r3, r3
 80028b2:	69ba      	ldr	r2, [r7, #24]
 80028b4:	4013      	ands	r3, r2
 80028b6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80028b8:	683b      	ldr	r3, [r7, #0]
 80028ba:	685b      	ldr	r3, [r3, #4]
 80028bc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	d003      	beq.n	80028cc <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80028c4:	69ba      	ldr	r2, [r7, #24]
 80028c6:	693b      	ldr	r3, [r7, #16]
 80028c8:	4313      	orrs	r3, r2
 80028ca:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80028cc:	4a24      	ldr	r2, [pc, #144]	@ (8002960 <HAL_GPIO_Init+0x304>)
 80028ce:	69bb      	ldr	r3, [r7, #24]
 80028d0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80028d2:	4b23      	ldr	r3, [pc, #140]	@ (8002960 <HAL_GPIO_Init+0x304>)
 80028d4:	685b      	ldr	r3, [r3, #4]
 80028d6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80028d8:	693b      	ldr	r3, [r7, #16]
 80028da:	43db      	mvns	r3, r3
 80028dc:	69ba      	ldr	r2, [r7, #24]
 80028de:	4013      	ands	r3, r2
 80028e0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80028e2:	683b      	ldr	r3, [r7, #0]
 80028e4:	685b      	ldr	r3, [r3, #4]
 80028e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d003      	beq.n	80028f6 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80028ee:	69ba      	ldr	r2, [r7, #24]
 80028f0:	693b      	ldr	r3, [r7, #16]
 80028f2:	4313      	orrs	r3, r2
 80028f4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80028f6:	4a1a      	ldr	r2, [pc, #104]	@ (8002960 <HAL_GPIO_Init+0x304>)
 80028f8:	69bb      	ldr	r3, [r7, #24]
 80028fa:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80028fc:	4b18      	ldr	r3, [pc, #96]	@ (8002960 <HAL_GPIO_Init+0x304>)
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002902:	693b      	ldr	r3, [r7, #16]
 8002904:	43db      	mvns	r3, r3
 8002906:	69ba      	ldr	r2, [r7, #24]
 8002908:	4013      	ands	r3, r2
 800290a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800290c:	683b      	ldr	r3, [r7, #0]
 800290e:	685b      	ldr	r3, [r3, #4]
 8002910:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002914:	2b00      	cmp	r3, #0
 8002916:	d003      	beq.n	8002920 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002918:	69ba      	ldr	r2, [r7, #24]
 800291a:	693b      	ldr	r3, [r7, #16]
 800291c:	4313      	orrs	r3, r2
 800291e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002920:	4a0f      	ldr	r2, [pc, #60]	@ (8002960 <HAL_GPIO_Init+0x304>)
 8002922:	69bb      	ldr	r3, [r7, #24]
 8002924:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002926:	69fb      	ldr	r3, [r7, #28]
 8002928:	3301      	adds	r3, #1
 800292a:	61fb      	str	r3, [r7, #28]
 800292c:	69fb      	ldr	r3, [r7, #28]
 800292e:	2b0f      	cmp	r3, #15
 8002930:	f67f aea2 	bls.w	8002678 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002934:	bf00      	nop
 8002936:	bf00      	nop
 8002938:	3724      	adds	r7, #36	@ 0x24
 800293a:	46bd      	mov	sp, r7
 800293c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002940:	4770      	bx	lr
 8002942:	bf00      	nop
 8002944:	40023800 	.word	0x40023800
 8002948:	40013800 	.word	0x40013800
 800294c:	40020000 	.word	0x40020000
 8002950:	40020400 	.word	0x40020400
 8002954:	40020800 	.word	0x40020800
 8002958:	40020c00 	.word	0x40020c00
 800295c:	40021000 	.word	0x40021000
 8002960:	40013c00 	.word	0x40013c00

08002964 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002964:	b480      	push	{r7}
 8002966:	b085      	sub	sp, #20
 8002968:	af00      	add	r7, sp, #0
 800296a:	6078      	str	r0, [r7, #4]
 800296c:	460b      	mov	r3, r1
 800296e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	691a      	ldr	r2, [r3, #16]
 8002974:	887b      	ldrh	r3, [r7, #2]
 8002976:	4013      	ands	r3, r2
 8002978:	2b00      	cmp	r3, #0
 800297a:	d002      	beq.n	8002982 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800297c:	2301      	movs	r3, #1
 800297e:	73fb      	strb	r3, [r7, #15]
 8002980:	e001      	b.n	8002986 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002982:	2300      	movs	r3, #0
 8002984:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002986:	7bfb      	ldrb	r3, [r7, #15]
}
 8002988:	4618      	mov	r0, r3
 800298a:	3714      	adds	r7, #20
 800298c:	46bd      	mov	sp, r7
 800298e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002992:	4770      	bx	lr

08002994 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002994:	b480      	push	{r7}
 8002996:	b083      	sub	sp, #12
 8002998:	af00      	add	r7, sp, #0
 800299a:	6078      	str	r0, [r7, #4]
 800299c:	460b      	mov	r3, r1
 800299e:	807b      	strh	r3, [r7, #2]
 80029a0:	4613      	mov	r3, r2
 80029a2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80029a4:	787b      	ldrb	r3, [r7, #1]
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d003      	beq.n	80029b2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80029aa:	887a      	ldrh	r2, [r7, #2]
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80029b0:	e003      	b.n	80029ba <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80029b2:	887b      	ldrh	r3, [r7, #2]
 80029b4:	041a      	lsls	r2, r3, #16
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	619a      	str	r2, [r3, #24]
}
 80029ba:	bf00      	nop
 80029bc:	370c      	adds	r7, #12
 80029be:	46bd      	mov	sp, r7
 80029c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029c4:	4770      	bx	lr
	...

080029c8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80029c8:	b580      	push	{r7, lr}
 80029ca:	b084      	sub	sp, #16
 80029cc:	af00      	add	r7, sp, #0
 80029ce:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d101      	bne.n	80029da <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80029d6:	2301      	movs	r3, #1
 80029d8:	e12b      	b.n	8002c32 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80029e0:	b2db      	uxtb	r3, r3
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d106      	bne.n	80029f4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	2200      	movs	r2, #0
 80029ea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80029ee:	6878      	ldr	r0, [r7, #4]
 80029f0:	f7fd fef8 	bl	80007e4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	2224      	movs	r2, #36	@ 0x24
 80029f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	681a      	ldr	r2, [r3, #0]
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	f022 0201 	bic.w	r2, r2, #1
 8002a0a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	681a      	ldr	r2, [r3, #0]
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002a1a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	681a      	ldr	r2, [r3, #0]
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002a2a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002a2c:	f002 faec 	bl	8005008 <HAL_RCC_GetPCLK1Freq>
 8002a30:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	685b      	ldr	r3, [r3, #4]
 8002a36:	4a81      	ldr	r2, [pc, #516]	@ (8002c3c <HAL_I2C_Init+0x274>)
 8002a38:	4293      	cmp	r3, r2
 8002a3a:	d807      	bhi.n	8002a4c <HAL_I2C_Init+0x84>
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	4a80      	ldr	r2, [pc, #512]	@ (8002c40 <HAL_I2C_Init+0x278>)
 8002a40:	4293      	cmp	r3, r2
 8002a42:	bf94      	ite	ls
 8002a44:	2301      	movls	r3, #1
 8002a46:	2300      	movhi	r3, #0
 8002a48:	b2db      	uxtb	r3, r3
 8002a4a:	e006      	b.n	8002a5a <HAL_I2C_Init+0x92>
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	4a7d      	ldr	r2, [pc, #500]	@ (8002c44 <HAL_I2C_Init+0x27c>)
 8002a50:	4293      	cmp	r3, r2
 8002a52:	bf94      	ite	ls
 8002a54:	2301      	movls	r3, #1
 8002a56:	2300      	movhi	r3, #0
 8002a58:	b2db      	uxtb	r3, r3
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d001      	beq.n	8002a62 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002a5e:	2301      	movs	r3, #1
 8002a60:	e0e7      	b.n	8002c32 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002a62:	68fb      	ldr	r3, [r7, #12]
 8002a64:	4a78      	ldr	r2, [pc, #480]	@ (8002c48 <HAL_I2C_Init+0x280>)
 8002a66:	fba2 2303 	umull	r2, r3, r2, r3
 8002a6a:	0c9b      	lsrs	r3, r3, #18
 8002a6c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	685b      	ldr	r3, [r3, #4]
 8002a74:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	68ba      	ldr	r2, [r7, #8]
 8002a7e:	430a      	orrs	r2, r1
 8002a80:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	6a1b      	ldr	r3, [r3, #32]
 8002a88:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	685b      	ldr	r3, [r3, #4]
 8002a90:	4a6a      	ldr	r2, [pc, #424]	@ (8002c3c <HAL_I2C_Init+0x274>)
 8002a92:	4293      	cmp	r3, r2
 8002a94:	d802      	bhi.n	8002a9c <HAL_I2C_Init+0xd4>
 8002a96:	68bb      	ldr	r3, [r7, #8]
 8002a98:	3301      	adds	r3, #1
 8002a9a:	e009      	b.n	8002ab0 <HAL_I2C_Init+0xe8>
 8002a9c:	68bb      	ldr	r3, [r7, #8]
 8002a9e:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8002aa2:	fb02 f303 	mul.w	r3, r2, r3
 8002aa6:	4a69      	ldr	r2, [pc, #420]	@ (8002c4c <HAL_I2C_Init+0x284>)
 8002aa8:	fba2 2303 	umull	r2, r3, r2, r3
 8002aac:	099b      	lsrs	r3, r3, #6
 8002aae:	3301      	adds	r3, #1
 8002ab0:	687a      	ldr	r2, [r7, #4]
 8002ab2:	6812      	ldr	r2, [r2, #0]
 8002ab4:	430b      	orrs	r3, r1
 8002ab6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	69db      	ldr	r3, [r3, #28]
 8002abe:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8002ac2:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	685b      	ldr	r3, [r3, #4]
 8002aca:	495c      	ldr	r1, [pc, #368]	@ (8002c3c <HAL_I2C_Init+0x274>)
 8002acc:	428b      	cmp	r3, r1
 8002ace:	d819      	bhi.n	8002b04 <HAL_I2C_Init+0x13c>
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	1e59      	subs	r1, r3, #1
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	685b      	ldr	r3, [r3, #4]
 8002ad8:	005b      	lsls	r3, r3, #1
 8002ada:	fbb1 f3f3 	udiv	r3, r1, r3
 8002ade:	1c59      	adds	r1, r3, #1
 8002ae0:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002ae4:	400b      	ands	r3, r1
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d00a      	beq.n	8002b00 <HAL_I2C_Init+0x138>
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	1e59      	subs	r1, r3, #1
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	685b      	ldr	r3, [r3, #4]
 8002af2:	005b      	lsls	r3, r3, #1
 8002af4:	fbb1 f3f3 	udiv	r3, r1, r3
 8002af8:	3301      	adds	r3, #1
 8002afa:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002afe:	e051      	b.n	8002ba4 <HAL_I2C_Init+0x1dc>
 8002b00:	2304      	movs	r3, #4
 8002b02:	e04f      	b.n	8002ba4 <HAL_I2C_Init+0x1dc>
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	689b      	ldr	r3, [r3, #8]
 8002b08:	2b00      	cmp	r3, #0
 8002b0a:	d111      	bne.n	8002b30 <HAL_I2C_Init+0x168>
 8002b0c:	68fb      	ldr	r3, [r7, #12]
 8002b0e:	1e58      	subs	r0, r3, #1
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	6859      	ldr	r1, [r3, #4]
 8002b14:	460b      	mov	r3, r1
 8002b16:	005b      	lsls	r3, r3, #1
 8002b18:	440b      	add	r3, r1
 8002b1a:	fbb0 f3f3 	udiv	r3, r0, r3
 8002b1e:	3301      	adds	r3, #1
 8002b20:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	bf0c      	ite	eq
 8002b28:	2301      	moveq	r3, #1
 8002b2a:	2300      	movne	r3, #0
 8002b2c:	b2db      	uxtb	r3, r3
 8002b2e:	e012      	b.n	8002b56 <HAL_I2C_Init+0x18e>
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	1e58      	subs	r0, r3, #1
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	6859      	ldr	r1, [r3, #4]
 8002b38:	460b      	mov	r3, r1
 8002b3a:	009b      	lsls	r3, r3, #2
 8002b3c:	440b      	add	r3, r1
 8002b3e:	0099      	lsls	r1, r3, #2
 8002b40:	440b      	add	r3, r1
 8002b42:	fbb0 f3f3 	udiv	r3, r0, r3
 8002b46:	3301      	adds	r3, #1
 8002b48:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	bf0c      	ite	eq
 8002b50:	2301      	moveq	r3, #1
 8002b52:	2300      	movne	r3, #0
 8002b54:	b2db      	uxtb	r3, r3
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d001      	beq.n	8002b5e <HAL_I2C_Init+0x196>
 8002b5a:	2301      	movs	r3, #1
 8002b5c:	e022      	b.n	8002ba4 <HAL_I2C_Init+0x1dc>
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	689b      	ldr	r3, [r3, #8]
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	d10e      	bne.n	8002b84 <HAL_I2C_Init+0x1bc>
 8002b66:	68fb      	ldr	r3, [r7, #12]
 8002b68:	1e58      	subs	r0, r3, #1
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	6859      	ldr	r1, [r3, #4]
 8002b6e:	460b      	mov	r3, r1
 8002b70:	005b      	lsls	r3, r3, #1
 8002b72:	440b      	add	r3, r1
 8002b74:	fbb0 f3f3 	udiv	r3, r0, r3
 8002b78:	3301      	adds	r3, #1
 8002b7a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002b7e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002b82:	e00f      	b.n	8002ba4 <HAL_I2C_Init+0x1dc>
 8002b84:	68fb      	ldr	r3, [r7, #12]
 8002b86:	1e58      	subs	r0, r3, #1
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	6859      	ldr	r1, [r3, #4]
 8002b8c:	460b      	mov	r3, r1
 8002b8e:	009b      	lsls	r3, r3, #2
 8002b90:	440b      	add	r3, r1
 8002b92:	0099      	lsls	r1, r3, #2
 8002b94:	440b      	add	r3, r1
 8002b96:	fbb0 f3f3 	udiv	r3, r0, r3
 8002b9a:	3301      	adds	r3, #1
 8002b9c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002ba0:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002ba4:	6879      	ldr	r1, [r7, #4]
 8002ba6:	6809      	ldr	r1, [r1, #0]
 8002ba8:	4313      	orrs	r3, r2
 8002baa:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	69da      	ldr	r2, [r3, #28]
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	6a1b      	ldr	r3, [r3, #32]
 8002bbe:	431a      	orrs	r2, r3
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	430a      	orrs	r2, r1
 8002bc6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	689b      	ldr	r3, [r3, #8]
 8002bce:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8002bd2:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8002bd6:	687a      	ldr	r2, [r7, #4]
 8002bd8:	6911      	ldr	r1, [r2, #16]
 8002bda:	687a      	ldr	r2, [r7, #4]
 8002bdc:	68d2      	ldr	r2, [r2, #12]
 8002bde:	4311      	orrs	r1, r2
 8002be0:	687a      	ldr	r2, [r7, #4]
 8002be2:	6812      	ldr	r2, [r2, #0]
 8002be4:	430b      	orrs	r3, r1
 8002be6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	68db      	ldr	r3, [r3, #12]
 8002bee:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	695a      	ldr	r2, [r3, #20]
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	699b      	ldr	r3, [r3, #24]
 8002bfa:	431a      	orrs	r2, r3
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	430a      	orrs	r2, r1
 8002c02:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	681a      	ldr	r2, [r3, #0]
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	f042 0201 	orr.w	r2, r2, #1
 8002c12:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	2200      	movs	r2, #0
 8002c18:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	2220      	movs	r2, #32
 8002c1e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	2200      	movs	r2, #0
 8002c26:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	2200      	movs	r2, #0
 8002c2c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8002c30:	2300      	movs	r3, #0
}
 8002c32:	4618      	mov	r0, r3
 8002c34:	3710      	adds	r7, #16
 8002c36:	46bd      	mov	sp, r7
 8002c38:	bd80      	pop	{r7, pc}
 8002c3a:	bf00      	nop
 8002c3c:	000186a0 	.word	0x000186a0
 8002c40:	001e847f 	.word	0x001e847f
 8002c44:	003d08ff 	.word	0x003d08ff
 8002c48:	431bde83 	.word	0x431bde83
 8002c4c:	10624dd3 	.word	0x10624dd3

08002c50 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002c50:	b580      	push	{r7, lr}
 8002c52:	b088      	sub	sp, #32
 8002c54:	af02      	add	r7, sp, #8
 8002c56:	60f8      	str	r0, [r7, #12]
 8002c58:	607a      	str	r2, [r7, #4]
 8002c5a:	461a      	mov	r2, r3
 8002c5c:	460b      	mov	r3, r1
 8002c5e:	817b      	strh	r3, [r7, #10]
 8002c60:	4613      	mov	r3, r2
 8002c62:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002c64:	f7fe ff44 	bl	8001af0 <HAL_GetTick>
 8002c68:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002c6a:	68fb      	ldr	r3, [r7, #12]
 8002c6c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002c70:	b2db      	uxtb	r3, r3
 8002c72:	2b20      	cmp	r3, #32
 8002c74:	f040 80e0 	bne.w	8002e38 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002c78:	697b      	ldr	r3, [r7, #20]
 8002c7a:	9300      	str	r3, [sp, #0]
 8002c7c:	2319      	movs	r3, #25
 8002c7e:	2201      	movs	r2, #1
 8002c80:	4970      	ldr	r1, [pc, #448]	@ (8002e44 <HAL_I2C_Master_Transmit+0x1f4>)
 8002c82:	68f8      	ldr	r0, [r7, #12]
 8002c84:	f000 f964 	bl	8002f50 <I2C_WaitOnFlagUntilTimeout>
 8002c88:	4603      	mov	r3, r0
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d001      	beq.n	8002c92 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8002c8e:	2302      	movs	r3, #2
 8002c90:	e0d3      	b.n	8002e3a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002c98:	2b01      	cmp	r3, #1
 8002c9a:	d101      	bne.n	8002ca0 <HAL_I2C_Master_Transmit+0x50>
 8002c9c:	2302      	movs	r3, #2
 8002c9e:	e0cc      	b.n	8002e3a <HAL_I2C_Master_Transmit+0x1ea>
 8002ca0:	68fb      	ldr	r3, [r7, #12]
 8002ca2:	2201      	movs	r2, #1
 8002ca4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	f003 0301 	and.w	r3, r3, #1
 8002cb2:	2b01      	cmp	r3, #1
 8002cb4:	d007      	beq.n	8002cc6 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	681a      	ldr	r2, [r3, #0]
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	f042 0201 	orr.w	r2, r2, #1
 8002cc4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	681a      	ldr	r2, [r3, #0]
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002cd4:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8002cd6:	68fb      	ldr	r3, [r7, #12]
 8002cd8:	2221      	movs	r2, #33	@ 0x21
 8002cda:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	2210      	movs	r2, #16
 8002ce2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	2200      	movs	r2, #0
 8002cea:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	687a      	ldr	r2, [r7, #4]
 8002cf0:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	893a      	ldrh	r2, [r7, #8]
 8002cf6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002cfc:	b29a      	uxth	r2, r3
 8002cfe:	68fb      	ldr	r3, [r7, #12]
 8002d00:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002d02:	68fb      	ldr	r3, [r7, #12]
 8002d04:	4a50      	ldr	r2, [pc, #320]	@ (8002e48 <HAL_I2C_Master_Transmit+0x1f8>)
 8002d06:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002d08:	8979      	ldrh	r1, [r7, #10]
 8002d0a:	697b      	ldr	r3, [r7, #20]
 8002d0c:	6a3a      	ldr	r2, [r7, #32]
 8002d0e:	68f8      	ldr	r0, [r7, #12]
 8002d10:	f000 f89c 	bl	8002e4c <I2C_MasterRequestWrite>
 8002d14:	4603      	mov	r3, r0
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	d001      	beq.n	8002d1e <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8002d1a:	2301      	movs	r3, #1
 8002d1c:	e08d      	b.n	8002e3a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002d1e:	2300      	movs	r3, #0
 8002d20:	613b      	str	r3, [r7, #16]
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	695b      	ldr	r3, [r3, #20]
 8002d28:	613b      	str	r3, [r7, #16]
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	699b      	ldr	r3, [r3, #24]
 8002d30:	613b      	str	r3, [r7, #16]
 8002d32:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8002d34:	e066      	b.n	8002e04 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002d36:	697a      	ldr	r2, [r7, #20]
 8002d38:	6a39      	ldr	r1, [r7, #32]
 8002d3a:	68f8      	ldr	r0, [r7, #12]
 8002d3c:	f000 fa22 	bl	8003184 <I2C_WaitOnTXEFlagUntilTimeout>
 8002d40:	4603      	mov	r3, r0
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	d00d      	beq.n	8002d62 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d4a:	2b04      	cmp	r3, #4
 8002d4c:	d107      	bne.n	8002d5e <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	681a      	ldr	r2, [r3, #0]
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002d5c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002d5e:	2301      	movs	r3, #1
 8002d60:	e06b      	b.n	8002e3a <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002d62:	68fb      	ldr	r3, [r7, #12]
 8002d64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d66:	781a      	ldrb	r2, [r3, #0]
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d72:	1c5a      	adds	r2, r3, #1
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8002d78:	68fb      	ldr	r3, [r7, #12]
 8002d7a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002d7c:	b29b      	uxth	r3, r3
 8002d7e:	3b01      	subs	r3, #1
 8002d80:	b29a      	uxth	r2, r3
 8002d82:	68fb      	ldr	r3, [r7, #12]
 8002d84:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d8a:	3b01      	subs	r3, #1
 8002d8c:	b29a      	uxth	r2, r3
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	695b      	ldr	r3, [r3, #20]
 8002d98:	f003 0304 	and.w	r3, r3, #4
 8002d9c:	2b04      	cmp	r3, #4
 8002d9e:	d11b      	bne.n	8002dd8 <HAL_I2C_Master_Transmit+0x188>
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	d017      	beq.n	8002dd8 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002dac:	781a      	ldrb	r2, [r3, #0]
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002db8:	1c5a      	adds	r2, r3, #1
 8002dba:	68fb      	ldr	r3, [r7, #12]
 8002dbc:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8002dbe:	68fb      	ldr	r3, [r7, #12]
 8002dc0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002dc2:	b29b      	uxth	r3, r3
 8002dc4:	3b01      	subs	r3, #1
 8002dc6:	b29a      	uxth	r2, r3
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002dd0:	3b01      	subs	r3, #1
 8002dd2:	b29a      	uxth	r2, r3
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002dd8:	697a      	ldr	r2, [r7, #20]
 8002dda:	6a39      	ldr	r1, [r7, #32]
 8002ddc:	68f8      	ldr	r0, [r7, #12]
 8002dde:	f000 fa19 	bl	8003214 <I2C_WaitOnBTFFlagUntilTimeout>
 8002de2:	4603      	mov	r3, r0
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	d00d      	beq.n	8002e04 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002dec:	2b04      	cmp	r3, #4
 8002dee:	d107      	bne.n	8002e00 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	681a      	ldr	r2, [r3, #0]
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002dfe:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002e00:	2301      	movs	r3, #1
 8002e02:	e01a      	b.n	8002e3a <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d194      	bne.n	8002d36 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	681a      	ldr	r2, [r3, #0]
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002e1a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	2220      	movs	r2, #32
 8002e20:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	2200      	movs	r2, #0
 8002e28:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	2200      	movs	r2, #0
 8002e30:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8002e34:	2300      	movs	r3, #0
 8002e36:	e000      	b.n	8002e3a <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8002e38:	2302      	movs	r3, #2
  }
}
 8002e3a:	4618      	mov	r0, r3
 8002e3c:	3718      	adds	r7, #24
 8002e3e:	46bd      	mov	sp, r7
 8002e40:	bd80      	pop	{r7, pc}
 8002e42:	bf00      	nop
 8002e44:	00100002 	.word	0x00100002
 8002e48:	ffff0000 	.word	0xffff0000

08002e4c <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8002e4c:	b580      	push	{r7, lr}
 8002e4e:	b088      	sub	sp, #32
 8002e50:	af02      	add	r7, sp, #8
 8002e52:	60f8      	str	r0, [r7, #12]
 8002e54:	607a      	str	r2, [r7, #4]
 8002e56:	603b      	str	r3, [r7, #0]
 8002e58:	460b      	mov	r3, r1
 8002e5a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e60:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8002e62:	697b      	ldr	r3, [r7, #20]
 8002e64:	2b08      	cmp	r3, #8
 8002e66:	d006      	beq.n	8002e76 <I2C_MasterRequestWrite+0x2a>
 8002e68:	697b      	ldr	r3, [r7, #20]
 8002e6a:	2b01      	cmp	r3, #1
 8002e6c:	d003      	beq.n	8002e76 <I2C_MasterRequestWrite+0x2a>
 8002e6e:	697b      	ldr	r3, [r7, #20]
 8002e70:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8002e74:	d108      	bne.n	8002e88 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	681a      	ldr	r2, [r3, #0]
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002e84:	601a      	str	r2, [r3, #0]
 8002e86:	e00b      	b.n	8002ea0 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e8c:	2b12      	cmp	r3, #18
 8002e8e:	d107      	bne.n	8002ea0 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	681a      	ldr	r2, [r3, #0]
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002e9e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002ea0:	683b      	ldr	r3, [r7, #0]
 8002ea2:	9300      	str	r3, [sp, #0]
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	2200      	movs	r2, #0
 8002ea8:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002eac:	68f8      	ldr	r0, [r7, #12]
 8002eae:	f000 f84f 	bl	8002f50 <I2C_WaitOnFlagUntilTimeout>
 8002eb2:	4603      	mov	r3, r0
 8002eb4:	2b00      	cmp	r3, #0
 8002eb6:	d00d      	beq.n	8002ed4 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002ec2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002ec6:	d103      	bne.n	8002ed0 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002ece:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8002ed0:	2303      	movs	r3, #3
 8002ed2:	e035      	b.n	8002f40 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002ed4:	68fb      	ldr	r3, [r7, #12]
 8002ed6:	691b      	ldr	r3, [r3, #16]
 8002ed8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002edc:	d108      	bne.n	8002ef0 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002ede:	897b      	ldrh	r3, [r7, #10]
 8002ee0:	b2db      	uxtb	r3, r3
 8002ee2:	461a      	mov	r2, r3
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8002eec:	611a      	str	r2, [r3, #16]
 8002eee:	e01b      	b.n	8002f28 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8002ef0:	897b      	ldrh	r3, [r7, #10]
 8002ef2:	11db      	asrs	r3, r3, #7
 8002ef4:	b2db      	uxtb	r3, r3
 8002ef6:	f003 0306 	and.w	r3, r3, #6
 8002efa:	b2db      	uxtb	r3, r3
 8002efc:	f063 030f 	orn	r3, r3, #15
 8002f00:	b2da      	uxtb	r2, r3
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8002f08:	683b      	ldr	r3, [r7, #0]
 8002f0a:	687a      	ldr	r2, [r7, #4]
 8002f0c:	490e      	ldr	r1, [pc, #56]	@ (8002f48 <I2C_MasterRequestWrite+0xfc>)
 8002f0e:	68f8      	ldr	r0, [r7, #12]
 8002f10:	f000 f898 	bl	8003044 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002f14:	4603      	mov	r3, r0
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d001      	beq.n	8002f1e <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8002f1a:	2301      	movs	r3, #1
 8002f1c:	e010      	b.n	8002f40 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8002f1e:	897b      	ldrh	r3, [r7, #10]
 8002f20:	b2da      	uxtb	r2, r3
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002f28:	683b      	ldr	r3, [r7, #0]
 8002f2a:	687a      	ldr	r2, [r7, #4]
 8002f2c:	4907      	ldr	r1, [pc, #28]	@ (8002f4c <I2C_MasterRequestWrite+0x100>)
 8002f2e:	68f8      	ldr	r0, [r7, #12]
 8002f30:	f000 f888 	bl	8003044 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002f34:	4603      	mov	r3, r0
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d001      	beq.n	8002f3e <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8002f3a:	2301      	movs	r3, #1
 8002f3c:	e000      	b.n	8002f40 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8002f3e:	2300      	movs	r3, #0
}
 8002f40:	4618      	mov	r0, r3
 8002f42:	3718      	adds	r7, #24
 8002f44:	46bd      	mov	sp, r7
 8002f46:	bd80      	pop	{r7, pc}
 8002f48:	00010008 	.word	0x00010008
 8002f4c:	00010002 	.word	0x00010002

08002f50 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002f50:	b580      	push	{r7, lr}
 8002f52:	b084      	sub	sp, #16
 8002f54:	af00      	add	r7, sp, #0
 8002f56:	60f8      	str	r0, [r7, #12]
 8002f58:	60b9      	str	r1, [r7, #8]
 8002f5a:	603b      	str	r3, [r7, #0]
 8002f5c:	4613      	mov	r3, r2
 8002f5e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002f60:	e048      	b.n	8002ff4 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002f62:	683b      	ldr	r3, [r7, #0]
 8002f64:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002f68:	d044      	beq.n	8002ff4 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002f6a:	f7fe fdc1 	bl	8001af0 <HAL_GetTick>
 8002f6e:	4602      	mov	r2, r0
 8002f70:	69bb      	ldr	r3, [r7, #24]
 8002f72:	1ad3      	subs	r3, r2, r3
 8002f74:	683a      	ldr	r2, [r7, #0]
 8002f76:	429a      	cmp	r2, r3
 8002f78:	d302      	bcc.n	8002f80 <I2C_WaitOnFlagUntilTimeout+0x30>
 8002f7a:	683b      	ldr	r3, [r7, #0]
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	d139      	bne.n	8002ff4 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002f80:	68bb      	ldr	r3, [r7, #8]
 8002f82:	0c1b      	lsrs	r3, r3, #16
 8002f84:	b2db      	uxtb	r3, r3
 8002f86:	2b01      	cmp	r3, #1
 8002f88:	d10d      	bne.n	8002fa6 <I2C_WaitOnFlagUntilTimeout+0x56>
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	695b      	ldr	r3, [r3, #20]
 8002f90:	43da      	mvns	r2, r3
 8002f92:	68bb      	ldr	r3, [r7, #8]
 8002f94:	4013      	ands	r3, r2
 8002f96:	b29b      	uxth	r3, r3
 8002f98:	2b00      	cmp	r3, #0
 8002f9a:	bf0c      	ite	eq
 8002f9c:	2301      	moveq	r3, #1
 8002f9e:	2300      	movne	r3, #0
 8002fa0:	b2db      	uxtb	r3, r3
 8002fa2:	461a      	mov	r2, r3
 8002fa4:	e00c      	b.n	8002fc0 <I2C_WaitOnFlagUntilTimeout+0x70>
 8002fa6:	68fb      	ldr	r3, [r7, #12]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	699b      	ldr	r3, [r3, #24]
 8002fac:	43da      	mvns	r2, r3
 8002fae:	68bb      	ldr	r3, [r7, #8]
 8002fb0:	4013      	ands	r3, r2
 8002fb2:	b29b      	uxth	r3, r3
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	bf0c      	ite	eq
 8002fb8:	2301      	moveq	r3, #1
 8002fba:	2300      	movne	r3, #0
 8002fbc:	b2db      	uxtb	r3, r3
 8002fbe:	461a      	mov	r2, r3
 8002fc0:	79fb      	ldrb	r3, [r7, #7]
 8002fc2:	429a      	cmp	r2, r3
 8002fc4:	d116      	bne.n	8002ff4 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	2200      	movs	r2, #0
 8002fca:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	2220      	movs	r2, #32
 8002fd0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	2200      	movs	r2, #0
 8002fd8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fe0:	f043 0220 	orr.w	r2, r3, #32
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002fe8:	68fb      	ldr	r3, [r7, #12]
 8002fea:	2200      	movs	r2, #0
 8002fec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002ff0:	2301      	movs	r3, #1
 8002ff2:	e023      	b.n	800303c <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002ff4:	68bb      	ldr	r3, [r7, #8]
 8002ff6:	0c1b      	lsrs	r3, r3, #16
 8002ff8:	b2db      	uxtb	r3, r3
 8002ffa:	2b01      	cmp	r3, #1
 8002ffc:	d10d      	bne.n	800301a <I2C_WaitOnFlagUntilTimeout+0xca>
 8002ffe:	68fb      	ldr	r3, [r7, #12]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	695b      	ldr	r3, [r3, #20]
 8003004:	43da      	mvns	r2, r3
 8003006:	68bb      	ldr	r3, [r7, #8]
 8003008:	4013      	ands	r3, r2
 800300a:	b29b      	uxth	r3, r3
 800300c:	2b00      	cmp	r3, #0
 800300e:	bf0c      	ite	eq
 8003010:	2301      	moveq	r3, #1
 8003012:	2300      	movne	r3, #0
 8003014:	b2db      	uxtb	r3, r3
 8003016:	461a      	mov	r2, r3
 8003018:	e00c      	b.n	8003034 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800301a:	68fb      	ldr	r3, [r7, #12]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	699b      	ldr	r3, [r3, #24]
 8003020:	43da      	mvns	r2, r3
 8003022:	68bb      	ldr	r3, [r7, #8]
 8003024:	4013      	ands	r3, r2
 8003026:	b29b      	uxth	r3, r3
 8003028:	2b00      	cmp	r3, #0
 800302a:	bf0c      	ite	eq
 800302c:	2301      	moveq	r3, #1
 800302e:	2300      	movne	r3, #0
 8003030:	b2db      	uxtb	r3, r3
 8003032:	461a      	mov	r2, r3
 8003034:	79fb      	ldrb	r3, [r7, #7]
 8003036:	429a      	cmp	r2, r3
 8003038:	d093      	beq.n	8002f62 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800303a:	2300      	movs	r3, #0
}
 800303c:	4618      	mov	r0, r3
 800303e:	3710      	adds	r7, #16
 8003040:	46bd      	mov	sp, r7
 8003042:	bd80      	pop	{r7, pc}

08003044 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003044:	b580      	push	{r7, lr}
 8003046:	b084      	sub	sp, #16
 8003048:	af00      	add	r7, sp, #0
 800304a:	60f8      	str	r0, [r7, #12]
 800304c:	60b9      	str	r1, [r7, #8]
 800304e:	607a      	str	r2, [r7, #4]
 8003050:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003052:	e071      	b.n	8003138 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	695b      	ldr	r3, [r3, #20]
 800305a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800305e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003062:	d123      	bne.n	80030ac <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	681a      	ldr	r2, [r3, #0]
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003072:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800307c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800307e:	68fb      	ldr	r3, [r7, #12]
 8003080:	2200      	movs	r2, #0
 8003082:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	2220      	movs	r2, #32
 8003088:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	2200      	movs	r2, #0
 8003090:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003098:	f043 0204 	orr.w	r2, r3, #4
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	2200      	movs	r2, #0
 80030a4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80030a8:	2301      	movs	r3, #1
 80030aa:	e067      	b.n	800317c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80030b2:	d041      	beq.n	8003138 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80030b4:	f7fe fd1c 	bl	8001af0 <HAL_GetTick>
 80030b8:	4602      	mov	r2, r0
 80030ba:	683b      	ldr	r3, [r7, #0]
 80030bc:	1ad3      	subs	r3, r2, r3
 80030be:	687a      	ldr	r2, [r7, #4]
 80030c0:	429a      	cmp	r2, r3
 80030c2:	d302      	bcc.n	80030ca <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d136      	bne.n	8003138 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80030ca:	68bb      	ldr	r3, [r7, #8]
 80030cc:	0c1b      	lsrs	r3, r3, #16
 80030ce:	b2db      	uxtb	r3, r3
 80030d0:	2b01      	cmp	r3, #1
 80030d2:	d10c      	bne.n	80030ee <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	695b      	ldr	r3, [r3, #20]
 80030da:	43da      	mvns	r2, r3
 80030dc:	68bb      	ldr	r3, [r7, #8]
 80030de:	4013      	ands	r3, r2
 80030e0:	b29b      	uxth	r3, r3
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	bf14      	ite	ne
 80030e6:	2301      	movne	r3, #1
 80030e8:	2300      	moveq	r3, #0
 80030ea:	b2db      	uxtb	r3, r3
 80030ec:	e00b      	b.n	8003106 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	699b      	ldr	r3, [r3, #24]
 80030f4:	43da      	mvns	r2, r3
 80030f6:	68bb      	ldr	r3, [r7, #8]
 80030f8:	4013      	ands	r3, r2
 80030fa:	b29b      	uxth	r3, r3
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	bf14      	ite	ne
 8003100:	2301      	movne	r3, #1
 8003102:	2300      	moveq	r3, #0
 8003104:	b2db      	uxtb	r3, r3
 8003106:	2b00      	cmp	r3, #0
 8003108:	d016      	beq.n	8003138 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	2200      	movs	r2, #0
 800310e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	2220      	movs	r2, #32
 8003114:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	2200      	movs	r2, #0
 800311c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003120:	68fb      	ldr	r3, [r7, #12]
 8003122:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003124:	f043 0220 	orr.w	r2, r3, #32
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	2200      	movs	r2, #0
 8003130:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003134:	2301      	movs	r3, #1
 8003136:	e021      	b.n	800317c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003138:	68bb      	ldr	r3, [r7, #8]
 800313a:	0c1b      	lsrs	r3, r3, #16
 800313c:	b2db      	uxtb	r3, r3
 800313e:	2b01      	cmp	r3, #1
 8003140:	d10c      	bne.n	800315c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8003142:	68fb      	ldr	r3, [r7, #12]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	695b      	ldr	r3, [r3, #20]
 8003148:	43da      	mvns	r2, r3
 800314a:	68bb      	ldr	r3, [r7, #8]
 800314c:	4013      	ands	r3, r2
 800314e:	b29b      	uxth	r3, r3
 8003150:	2b00      	cmp	r3, #0
 8003152:	bf14      	ite	ne
 8003154:	2301      	movne	r3, #1
 8003156:	2300      	moveq	r3, #0
 8003158:	b2db      	uxtb	r3, r3
 800315a:	e00b      	b.n	8003174 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	699b      	ldr	r3, [r3, #24]
 8003162:	43da      	mvns	r2, r3
 8003164:	68bb      	ldr	r3, [r7, #8]
 8003166:	4013      	ands	r3, r2
 8003168:	b29b      	uxth	r3, r3
 800316a:	2b00      	cmp	r3, #0
 800316c:	bf14      	ite	ne
 800316e:	2301      	movne	r3, #1
 8003170:	2300      	moveq	r3, #0
 8003172:	b2db      	uxtb	r3, r3
 8003174:	2b00      	cmp	r3, #0
 8003176:	f47f af6d 	bne.w	8003054 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 800317a:	2300      	movs	r3, #0
}
 800317c:	4618      	mov	r0, r3
 800317e:	3710      	adds	r7, #16
 8003180:	46bd      	mov	sp, r7
 8003182:	bd80      	pop	{r7, pc}

08003184 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003184:	b580      	push	{r7, lr}
 8003186:	b084      	sub	sp, #16
 8003188:	af00      	add	r7, sp, #0
 800318a:	60f8      	str	r0, [r7, #12]
 800318c:	60b9      	str	r1, [r7, #8]
 800318e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003190:	e034      	b.n	80031fc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003192:	68f8      	ldr	r0, [r7, #12]
 8003194:	f000 f886 	bl	80032a4 <I2C_IsAcknowledgeFailed>
 8003198:	4603      	mov	r3, r0
 800319a:	2b00      	cmp	r3, #0
 800319c:	d001      	beq.n	80031a2 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800319e:	2301      	movs	r3, #1
 80031a0:	e034      	b.n	800320c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80031a2:	68bb      	ldr	r3, [r7, #8]
 80031a4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80031a8:	d028      	beq.n	80031fc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80031aa:	f7fe fca1 	bl	8001af0 <HAL_GetTick>
 80031ae:	4602      	mov	r2, r0
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	1ad3      	subs	r3, r2, r3
 80031b4:	68ba      	ldr	r2, [r7, #8]
 80031b6:	429a      	cmp	r2, r3
 80031b8:	d302      	bcc.n	80031c0 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80031ba:	68bb      	ldr	r3, [r7, #8]
 80031bc:	2b00      	cmp	r3, #0
 80031be:	d11d      	bne.n	80031fc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	695b      	ldr	r3, [r3, #20]
 80031c6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80031ca:	2b80      	cmp	r3, #128	@ 0x80
 80031cc:	d016      	beq.n	80031fc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	2200      	movs	r2, #0
 80031d2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	2220      	movs	r2, #32
 80031d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	2200      	movs	r2, #0
 80031e0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031e8:	f043 0220 	orr.w	r2, r3, #32
 80031ec:	68fb      	ldr	r3, [r7, #12]
 80031ee:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	2200      	movs	r2, #0
 80031f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80031f8:	2301      	movs	r3, #1
 80031fa:	e007      	b.n	800320c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	695b      	ldr	r3, [r3, #20]
 8003202:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003206:	2b80      	cmp	r3, #128	@ 0x80
 8003208:	d1c3      	bne.n	8003192 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800320a:	2300      	movs	r3, #0
}
 800320c:	4618      	mov	r0, r3
 800320e:	3710      	adds	r7, #16
 8003210:	46bd      	mov	sp, r7
 8003212:	bd80      	pop	{r7, pc}

08003214 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003214:	b580      	push	{r7, lr}
 8003216:	b084      	sub	sp, #16
 8003218:	af00      	add	r7, sp, #0
 800321a:	60f8      	str	r0, [r7, #12]
 800321c:	60b9      	str	r1, [r7, #8]
 800321e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003220:	e034      	b.n	800328c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003222:	68f8      	ldr	r0, [r7, #12]
 8003224:	f000 f83e 	bl	80032a4 <I2C_IsAcknowledgeFailed>
 8003228:	4603      	mov	r3, r0
 800322a:	2b00      	cmp	r3, #0
 800322c:	d001      	beq.n	8003232 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800322e:	2301      	movs	r3, #1
 8003230:	e034      	b.n	800329c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003232:	68bb      	ldr	r3, [r7, #8]
 8003234:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003238:	d028      	beq.n	800328c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800323a:	f7fe fc59 	bl	8001af0 <HAL_GetTick>
 800323e:	4602      	mov	r2, r0
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	1ad3      	subs	r3, r2, r3
 8003244:	68ba      	ldr	r2, [r7, #8]
 8003246:	429a      	cmp	r2, r3
 8003248:	d302      	bcc.n	8003250 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800324a:	68bb      	ldr	r3, [r7, #8]
 800324c:	2b00      	cmp	r3, #0
 800324e:	d11d      	bne.n	800328c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	695b      	ldr	r3, [r3, #20]
 8003256:	f003 0304 	and.w	r3, r3, #4
 800325a:	2b04      	cmp	r3, #4
 800325c:	d016      	beq.n	800328c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	2200      	movs	r2, #0
 8003262:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003264:	68fb      	ldr	r3, [r7, #12]
 8003266:	2220      	movs	r2, #32
 8003268:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800326c:	68fb      	ldr	r3, [r7, #12]
 800326e:	2200      	movs	r2, #0
 8003270:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003278:	f043 0220 	orr.w	r2, r3, #32
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	2200      	movs	r2, #0
 8003284:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003288:	2301      	movs	r3, #1
 800328a:	e007      	b.n	800329c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	695b      	ldr	r3, [r3, #20]
 8003292:	f003 0304 	and.w	r3, r3, #4
 8003296:	2b04      	cmp	r3, #4
 8003298:	d1c3      	bne.n	8003222 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800329a:	2300      	movs	r3, #0
}
 800329c:	4618      	mov	r0, r3
 800329e:	3710      	adds	r7, #16
 80032a0:	46bd      	mov	sp, r7
 80032a2:	bd80      	pop	{r7, pc}

080032a4 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80032a4:	b480      	push	{r7}
 80032a6:	b083      	sub	sp, #12
 80032a8:	af00      	add	r7, sp, #0
 80032aa:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	695b      	ldr	r3, [r3, #20]
 80032b2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80032b6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80032ba:	d11b      	bne.n	80032f4 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80032c4:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	2200      	movs	r2, #0
 80032ca:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	2220      	movs	r2, #32
 80032d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	2200      	movs	r2, #0
 80032d8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032e0:	f043 0204 	orr.w	r2, r3, #4
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	2200      	movs	r2, #0
 80032ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80032f0:	2301      	movs	r3, #1
 80032f2:	e000      	b.n	80032f6 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80032f4:	2300      	movs	r3, #0
}
 80032f6:	4618      	mov	r0, r3
 80032f8:	370c      	adds	r7, #12
 80032fa:	46bd      	mov	sp, r7
 80032fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003300:	4770      	bx	lr

08003302 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8003302:	b580      	push	{r7, lr}
 8003304:	b086      	sub	sp, #24
 8003306:	af02      	add	r7, sp, #8
 8003308:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	2b00      	cmp	r3, #0
 800330e:	d101      	bne.n	8003314 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8003310:	2301      	movs	r3, #1
 8003312:	e101      	b.n	8003518 <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8003320:	b2db      	uxtb	r3, r3
 8003322:	2b00      	cmp	r3, #0
 8003324:	d106      	bne.n	8003334 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	2200      	movs	r2, #0
 800332a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800332e:	6878      	ldr	r0, [r7, #4]
 8003330:	f006 fbec 	bl	8009b0c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	2203      	movs	r2, #3
 8003338:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 800333c:	68bb      	ldr	r3, [r7, #8]
 800333e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003342:	d102      	bne.n	800334a <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	2200      	movs	r2, #0
 8003348:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	4618      	mov	r0, r3
 8003350:	f002 ffb1 	bl	80062b6 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	6818      	ldr	r0, [r3, #0]
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	7c1a      	ldrb	r2, [r3, #16]
 800335c:	f88d 2000 	strb.w	r2, [sp]
 8003360:	3304      	adds	r3, #4
 8003362:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003364:	f002 fe90 	bl	8006088 <USB_CoreInit>
 8003368:	4603      	mov	r3, r0
 800336a:	2b00      	cmp	r3, #0
 800336c:	d005      	beq.n	800337a <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	2202      	movs	r2, #2
 8003372:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8003376:	2301      	movs	r3, #1
 8003378:	e0ce      	b.n	8003518 <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	2100      	movs	r1, #0
 8003380:	4618      	mov	r0, r3
 8003382:	f002 ffa9 	bl	80062d8 <USB_SetCurrentMode>
 8003386:	4603      	mov	r3, r0
 8003388:	2b00      	cmp	r3, #0
 800338a:	d005      	beq.n	8003398 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	2202      	movs	r2, #2
 8003390:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8003394:	2301      	movs	r3, #1
 8003396:	e0bf      	b.n	8003518 <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003398:	2300      	movs	r3, #0
 800339a:	73fb      	strb	r3, [r7, #15]
 800339c:	e04a      	b.n	8003434 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800339e:	7bfa      	ldrb	r2, [r7, #15]
 80033a0:	6879      	ldr	r1, [r7, #4]
 80033a2:	4613      	mov	r3, r2
 80033a4:	00db      	lsls	r3, r3, #3
 80033a6:	4413      	add	r3, r2
 80033a8:	009b      	lsls	r3, r3, #2
 80033aa:	440b      	add	r3, r1
 80033ac:	3315      	adds	r3, #21
 80033ae:	2201      	movs	r2, #1
 80033b0:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80033b2:	7bfa      	ldrb	r2, [r7, #15]
 80033b4:	6879      	ldr	r1, [r7, #4]
 80033b6:	4613      	mov	r3, r2
 80033b8:	00db      	lsls	r3, r3, #3
 80033ba:	4413      	add	r3, r2
 80033bc:	009b      	lsls	r3, r3, #2
 80033be:	440b      	add	r3, r1
 80033c0:	3314      	adds	r3, #20
 80033c2:	7bfa      	ldrb	r2, [r7, #15]
 80033c4:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80033c6:	7bfa      	ldrb	r2, [r7, #15]
 80033c8:	7bfb      	ldrb	r3, [r7, #15]
 80033ca:	b298      	uxth	r0, r3
 80033cc:	6879      	ldr	r1, [r7, #4]
 80033ce:	4613      	mov	r3, r2
 80033d0:	00db      	lsls	r3, r3, #3
 80033d2:	4413      	add	r3, r2
 80033d4:	009b      	lsls	r3, r3, #2
 80033d6:	440b      	add	r3, r1
 80033d8:	332e      	adds	r3, #46	@ 0x2e
 80033da:	4602      	mov	r2, r0
 80033dc:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80033de:	7bfa      	ldrb	r2, [r7, #15]
 80033e0:	6879      	ldr	r1, [r7, #4]
 80033e2:	4613      	mov	r3, r2
 80033e4:	00db      	lsls	r3, r3, #3
 80033e6:	4413      	add	r3, r2
 80033e8:	009b      	lsls	r3, r3, #2
 80033ea:	440b      	add	r3, r1
 80033ec:	3318      	adds	r3, #24
 80033ee:	2200      	movs	r2, #0
 80033f0:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80033f2:	7bfa      	ldrb	r2, [r7, #15]
 80033f4:	6879      	ldr	r1, [r7, #4]
 80033f6:	4613      	mov	r3, r2
 80033f8:	00db      	lsls	r3, r3, #3
 80033fa:	4413      	add	r3, r2
 80033fc:	009b      	lsls	r3, r3, #2
 80033fe:	440b      	add	r3, r1
 8003400:	331c      	adds	r3, #28
 8003402:	2200      	movs	r2, #0
 8003404:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8003406:	7bfa      	ldrb	r2, [r7, #15]
 8003408:	6879      	ldr	r1, [r7, #4]
 800340a:	4613      	mov	r3, r2
 800340c:	00db      	lsls	r3, r3, #3
 800340e:	4413      	add	r3, r2
 8003410:	009b      	lsls	r3, r3, #2
 8003412:	440b      	add	r3, r1
 8003414:	3320      	adds	r3, #32
 8003416:	2200      	movs	r2, #0
 8003418:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800341a:	7bfa      	ldrb	r2, [r7, #15]
 800341c:	6879      	ldr	r1, [r7, #4]
 800341e:	4613      	mov	r3, r2
 8003420:	00db      	lsls	r3, r3, #3
 8003422:	4413      	add	r3, r2
 8003424:	009b      	lsls	r3, r3, #2
 8003426:	440b      	add	r3, r1
 8003428:	3324      	adds	r3, #36	@ 0x24
 800342a:	2200      	movs	r2, #0
 800342c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800342e:	7bfb      	ldrb	r3, [r7, #15]
 8003430:	3301      	adds	r3, #1
 8003432:	73fb      	strb	r3, [r7, #15]
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	791b      	ldrb	r3, [r3, #4]
 8003438:	7bfa      	ldrb	r2, [r7, #15]
 800343a:	429a      	cmp	r2, r3
 800343c:	d3af      	bcc.n	800339e <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800343e:	2300      	movs	r3, #0
 8003440:	73fb      	strb	r3, [r7, #15]
 8003442:	e044      	b.n	80034ce <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8003444:	7bfa      	ldrb	r2, [r7, #15]
 8003446:	6879      	ldr	r1, [r7, #4]
 8003448:	4613      	mov	r3, r2
 800344a:	00db      	lsls	r3, r3, #3
 800344c:	4413      	add	r3, r2
 800344e:	009b      	lsls	r3, r3, #2
 8003450:	440b      	add	r3, r1
 8003452:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8003456:	2200      	movs	r2, #0
 8003458:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800345a:	7bfa      	ldrb	r2, [r7, #15]
 800345c:	6879      	ldr	r1, [r7, #4]
 800345e:	4613      	mov	r3, r2
 8003460:	00db      	lsls	r3, r3, #3
 8003462:	4413      	add	r3, r2
 8003464:	009b      	lsls	r3, r3, #2
 8003466:	440b      	add	r3, r1
 8003468:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 800346c:	7bfa      	ldrb	r2, [r7, #15]
 800346e:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8003470:	7bfa      	ldrb	r2, [r7, #15]
 8003472:	6879      	ldr	r1, [r7, #4]
 8003474:	4613      	mov	r3, r2
 8003476:	00db      	lsls	r3, r3, #3
 8003478:	4413      	add	r3, r2
 800347a:	009b      	lsls	r3, r3, #2
 800347c:	440b      	add	r3, r1
 800347e:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8003482:	2200      	movs	r2, #0
 8003484:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8003486:	7bfa      	ldrb	r2, [r7, #15]
 8003488:	6879      	ldr	r1, [r7, #4]
 800348a:	4613      	mov	r3, r2
 800348c:	00db      	lsls	r3, r3, #3
 800348e:	4413      	add	r3, r2
 8003490:	009b      	lsls	r3, r3, #2
 8003492:	440b      	add	r3, r1
 8003494:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8003498:	2200      	movs	r2, #0
 800349a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800349c:	7bfa      	ldrb	r2, [r7, #15]
 800349e:	6879      	ldr	r1, [r7, #4]
 80034a0:	4613      	mov	r3, r2
 80034a2:	00db      	lsls	r3, r3, #3
 80034a4:	4413      	add	r3, r2
 80034a6:	009b      	lsls	r3, r3, #2
 80034a8:	440b      	add	r3, r1
 80034aa:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 80034ae:	2200      	movs	r2, #0
 80034b0:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80034b2:	7bfa      	ldrb	r2, [r7, #15]
 80034b4:	6879      	ldr	r1, [r7, #4]
 80034b6:	4613      	mov	r3, r2
 80034b8:	00db      	lsls	r3, r3, #3
 80034ba:	4413      	add	r3, r2
 80034bc:	009b      	lsls	r3, r3, #2
 80034be:	440b      	add	r3, r1
 80034c0:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 80034c4:	2200      	movs	r2, #0
 80034c6:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80034c8:	7bfb      	ldrb	r3, [r7, #15]
 80034ca:	3301      	adds	r3, #1
 80034cc:	73fb      	strb	r3, [r7, #15]
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	791b      	ldrb	r3, [r3, #4]
 80034d2:	7bfa      	ldrb	r2, [r7, #15]
 80034d4:	429a      	cmp	r2, r3
 80034d6:	d3b5      	bcc.n	8003444 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	6818      	ldr	r0, [r3, #0]
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	7c1a      	ldrb	r2, [r3, #16]
 80034e0:	f88d 2000 	strb.w	r2, [sp]
 80034e4:	3304      	adds	r3, #4
 80034e6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80034e8:	f002 ff42 	bl	8006370 <USB_DevInit>
 80034ec:	4603      	mov	r3, r0
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d005      	beq.n	80034fe <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	2202      	movs	r2, #2
 80034f6:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80034fa:	2301      	movs	r3, #1
 80034fc:	e00c      	b.n	8003518 <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	2200      	movs	r2, #0
 8003502:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	2201      	movs	r2, #1
 8003508:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	4618      	mov	r0, r3
 8003512:	f003 ff8c 	bl	800742e <USB_DevDisconnect>

  return HAL_OK;
 8003516:	2300      	movs	r3, #0
}
 8003518:	4618      	mov	r0, r3
 800351a:	3710      	adds	r7, #16
 800351c:	46bd      	mov	sp, r7
 800351e:	bd80      	pop	{r7, pc}

08003520 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8003520:	b580      	push	{r7, lr}
 8003522:	b084      	sub	sp, #16
 8003524:	af00      	add	r7, sp, #0
 8003526:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8003534:	2b01      	cmp	r3, #1
 8003536:	d101      	bne.n	800353c <HAL_PCD_Start+0x1c>
 8003538:	2302      	movs	r3, #2
 800353a:	e022      	b.n	8003582 <HAL_PCD_Start+0x62>
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	2201      	movs	r2, #1
 8003540:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	68db      	ldr	r3, [r3, #12]
 8003548:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800354c:	2b00      	cmp	r3, #0
 800354e:	d009      	beq.n	8003564 <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8003554:	2b01      	cmp	r3, #1
 8003556:	d105      	bne.n	8003564 <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800355c:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	4618      	mov	r0, r3
 800356a:	f002 fe93 	bl	8006294 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	4618      	mov	r0, r3
 8003574:	f003 ff3a 	bl	80073ec <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	2200      	movs	r2, #0
 800357c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8003580:	2300      	movs	r3, #0
}
 8003582:	4618      	mov	r0, r3
 8003584:	3710      	adds	r7, #16
 8003586:	46bd      	mov	sp, r7
 8003588:	bd80      	pop	{r7, pc}

0800358a <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800358a:	b590      	push	{r4, r7, lr}
 800358c:	b08d      	sub	sp, #52	@ 0x34
 800358e:	af00      	add	r7, sp, #0
 8003590:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003598:	6a3b      	ldr	r3, [r7, #32]
 800359a:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	4618      	mov	r0, r3
 80035a2:	f003 fff8 	bl	8007596 <USB_GetMode>
 80035a6:	4603      	mov	r3, r0
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	f040 848c 	bne.w	8003ec6 <HAL_PCD_IRQHandler+0x93c>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	4618      	mov	r0, r3
 80035b4:	f003 ff5c 	bl	8007470 <USB_ReadInterrupts>
 80035b8:	4603      	mov	r3, r0
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	f000 8482 	beq.w	8003ec4 <HAL_PCD_IRQHandler+0x93a>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 80035c0:	69fb      	ldr	r3, [r7, #28]
 80035c2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80035c6:	689b      	ldr	r3, [r3, #8]
 80035c8:	0a1b      	lsrs	r3, r3, #8
 80035ca:	f3c3 020d 	ubfx	r2, r3, #0, #14
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	4618      	mov	r0, r3
 80035da:	f003 ff49 	bl	8007470 <USB_ReadInterrupts>
 80035de:	4603      	mov	r3, r0
 80035e0:	f003 0302 	and.w	r3, r3, #2
 80035e4:	2b02      	cmp	r3, #2
 80035e6:	d107      	bne.n	80035f8 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	695a      	ldr	r2, [r3, #20]
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	f002 0202 	and.w	r2, r2, #2
 80035f6:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	4618      	mov	r0, r3
 80035fe:	f003 ff37 	bl	8007470 <USB_ReadInterrupts>
 8003602:	4603      	mov	r3, r0
 8003604:	f003 0310 	and.w	r3, r3, #16
 8003608:	2b10      	cmp	r3, #16
 800360a:	d161      	bne.n	80036d0 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	699a      	ldr	r2, [r3, #24]
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	f022 0210 	bic.w	r2, r2, #16
 800361a:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 800361c:	6a3b      	ldr	r3, [r7, #32]
 800361e:	6a1b      	ldr	r3, [r3, #32]
 8003620:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8003622:	69bb      	ldr	r3, [r7, #24]
 8003624:	f003 020f 	and.w	r2, r3, #15
 8003628:	4613      	mov	r3, r2
 800362a:	00db      	lsls	r3, r3, #3
 800362c:	4413      	add	r3, r2
 800362e:	009b      	lsls	r3, r3, #2
 8003630:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003634:	687a      	ldr	r2, [r7, #4]
 8003636:	4413      	add	r3, r2
 8003638:	3304      	adds	r3, #4
 800363a:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 800363c:	69bb      	ldr	r3, [r7, #24]
 800363e:	0c5b      	lsrs	r3, r3, #17
 8003640:	f003 030f 	and.w	r3, r3, #15
 8003644:	2b02      	cmp	r3, #2
 8003646:	d124      	bne.n	8003692 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8003648:	69ba      	ldr	r2, [r7, #24]
 800364a:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 800364e:	4013      	ands	r3, r2
 8003650:	2b00      	cmp	r3, #0
 8003652:	d035      	beq.n	80036c0 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8003654:	697b      	ldr	r3, [r7, #20]
 8003656:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8003658:	69bb      	ldr	r3, [r7, #24]
 800365a:	091b      	lsrs	r3, r3, #4
 800365c:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800365e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003662:	b29b      	uxth	r3, r3
 8003664:	461a      	mov	r2, r3
 8003666:	6a38      	ldr	r0, [r7, #32]
 8003668:	f003 fd6e 	bl	8007148 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800366c:	697b      	ldr	r3, [r7, #20]
 800366e:	68da      	ldr	r2, [r3, #12]
 8003670:	69bb      	ldr	r3, [r7, #24]
 8003672:	091b      	lsrs	r3, r3, #4
 8003674:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003678:	441a      	add	r2, r3
 800367a:	697b      	ldr	r3, [r7, #20]
 800367c:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800367e:	697b      	ldr	r3, [r7, #20]
 8003680:	695a      	ldr	r2, [r3, #20]
 8003682:	69bb      	ldr	r3, [r7, #24]
 8003684:	091b      	lsrs	r3, r3, #4
 8003686:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800368a:	441a      	add	r2, r3
 800368c:	697b      	ldr	r3, [r7, #20]
 800368e:	615a      	str	r2, [r3, #20]
 8003690:	e016      	b.n	80036c0 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8003692:	69bb      	ldr	r3, [r7, #24]
 8003694:	0c5b      	lsrs	r3, r3, #17
 8003696:	f003 030f 	and.w	r3, r3, #15
 800369a:	2b06      	cmp	r3, #6
 800369c:	d110      	bne.n	80036c0 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80036a4:	2208      	movs	r2, #8
 80036a6:	4619      	mov	r1, r3
 80036a8:	6a38      	ldr	r0, [r7, #32]
 80036aa:	f003 fd4d 	bl	8007148 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80036ae:	697b      	ldr	r3, [r7, #20]
 80036b0:	695a      	ldr	r2, [r3, #20]
 80036b2:	69bb      	ldr	r3, [r7, #24]
 80036b4:	091b      	lsrs	r3, r3, #4
 80036b6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80036ba:	441a      	add	r2, r3
 80036bc:	697b      	ldr	r3, [r7, #20]
 80036be:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	699a      	ldr	r2, [r3, #24]
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	f042 0210 	orr.w	r2, r2, #16
 80036ce:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	4618      	mov	r0, r3
 80036d6:	f003 fecb 	bl	8007470 <USB_ReadInterrupts>
 80036da:	4603      	mov	r3, r0
 80036dc:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80036e0:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80036e4:	f040 80a7 	bne.w	8003836 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 80036e8:	2300      	movs	r3, #0
 80036ea:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	4618      	mov	r0, r3
 80036f2:	f003 fed0 	bl	8007496 <USB_ReadDevAllOutEpInterrupt>
 80036f6:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 80036f8:	e099      	b.n	800382e <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 80036fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80036fc:	f003 0301 	and.w	r3, r3, #1
 8003700:	2b00      	cmp	r3, #0
 8003702:	f000 808e 	beq.w	8003822 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800370c:	b2d2      	uxtb	r2, r2
 800370e:	4611      	mov	r1, r2
 8003710:	4618      	mov	r0, r3
 8003712:	f003 fef4 	bl	80074fe <USB_ReadDevOutEPInterrupt>
 8003716:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8003718:	693b      	ldr	r3, [r7, #16]
 800371a:	f003 0301 	and.w	r3, r3, #1
 800371e:	2b00      	cmp	r3, #0
 8003720:	d00c      	beq.n	800373c <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8003722:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003724:	015a      	lsls	r2, r3, #5
 8003726:	69fb      	ldr	r3, [r7, #28]
 8003728:	4413      	add	r3, r2
 800372a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800372e:	461a      	mov	r2, r3
 8003730:	2301      	movs	r3, #1
 8003732:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8003734:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003736:	6878      	ldr	r0, [r7, #4]
 8003738:	f000 fea4 	bl	8004484 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 800373c:	693b      	ldr	r3, [r7, #16]
 800373e:	f003 0308 	and.w	r3, r3, #8
 8003742:	2b00      	cmp	r3, #0
 8003744:	d00c      	beq.n	8003760 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8003746:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003748:	015a      	lsls	r2, r3, #5
 800374a:	69fb      	ldr	r3, [r7, #28]
 800374c:	4413      	add	r3, r2
 800374e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003752:	461a      	mov	r2, r3
 8003754:	2308      	movs	r3, #8
 8003756:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8003758:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800375a:	6878      	ldr	r0, [r7, #4]
 800375c:	f000 ff7a 	bl	8004654 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8003760:	693b      	ldr	r3, [r7, #16]
 8003762:	f003 0310 	and.w	r3, r3, #16
 8003766:	2b00      	cmp	r3, #0
 8003768:	d008      	beq.n	800377c <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 800376a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800376c:	015a      	lsls	r2, r3, #5
 800376e:	69fb      	ldr	r3, [r7, #28]
 8003770:	4413      	add	r3, r2
 8003772:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003776:	461a      	mov	r2, r3
 8003778:	2310      	movs	r3, #16
 800377a:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 800377c:	693b      	ldr	r3, [r7, #16]
 800377e:	f003 0302 	and.w	r3, r3, #2
 8003782:	2b00      	cmp	r3, #0
 8003784:	d030      	beq.n	80037e8 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8003786:	6a3b      	ldr	r3, [r7, #32]
 8003788:	695b      	ldr	r3, [r3, #20]
 800378a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800378e:	2b80      	cmp	r3, #128	@ 0x80
 8003790:	d109      	bne.n	80037a6 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8003792:	69fb      	ldr	r3, [r7, #28]
 8003794:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003798:	685b      	ldr	r3, [r3, #4]
 800379a:	69fa      	ldr	r2, [r7, #28]
 800379c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80037a0:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80037a4:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 80037a6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80037a8:	4613      	mov	r3, r2
 80037aa:	00db      	lsls	r3, r3, #3
 80037ac:	4413      	add	r3, r2
 80037ae:	009b      	lsls	r3, r3, #2
 80037b0:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80037b4:	687a      	ldr	r2, [r7, #4]
 80037b6:	4413      	add	r3, r2
 80037b8:	3304      	adds	r3, #4
 80037ba:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80037bc:	697b      	ldr	r3, [r7, #20]
 80037be:	78db      	ldrb	r3, [r3, #3]
 80037c0:	2b01      	cmp	r3, #1
 80037c2:	d108      	bne.n	80037d6 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 80037c4:	697b      	ldr	r3, [r7, #20]
 80037c6:	2200      	movs	r2, #0
 80037c8:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 80037ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037cc:	b2db      	uxtb	r3, r3
 80037ce:	4619      	mov	r1, r3
 80037d0:	6878      	ldr	r0, [r7, #4]
 80037d2:	f006 faa1 	bl	8009d18 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 80037d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037d8:	015a      	lsls	r2, r3, #5
 80037da:	69fb      	ldr	r3, [r7, #28]
 80037dc:	4413      	add	r3, r2
 80037de:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80037e2:	461a      	mov	r2, r3
 80037e4:	2302      	movs	r3, #2
 80037e6:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80037e8:	693b      	ldr	r3, [r7, #16]
 80037ea:	f003 0320 	and.w	r3, r3, #32
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d008      	beq.n	8003804 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80037f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037f4:	015a      	lsls	r2, r3, #5
 80037f6:	69fb      	ldr	r3, [r7, #28]
 80037f8:	4413      	add	r3, r2
 80037fa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80037fe:	461a      	mov	r2, r3
 8003800:	2320      	movs	r3, #32
 8003802:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8003804:	693b      	ldr	r3, [r7, #16]
 8003806:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800380a:	2b00      	cmp	r3, #0
 800380c:	d009      	beq.n	8003822 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 800380e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003810:	015a      	lsls	r2, r3, #5
 8003812:	69fb      	ldr	r3, [r7, #28]
 8003814:	4413      	add	r3, r2
 8003816:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800381a:	461a      	mov	r2, r3
 800381c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8003820:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8003822:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003824:	3301      	adds	r3, #1
 8003826:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8003828:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800382a:	085b      	lsrs	r3, r3, #1
 800382c:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 800382e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003830:	2b00      	cmp	r3, #0
 8003832:	f47f af62 	bne.w	80036fa <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	4618      	mov	r0, r3
 800383c:	f003 fe18 	bl	8007470 <USB_ReadInterrupts>
 8003840:	4603      	mov	r3, r0
 8003842:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003846:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800384a:	f040 80db 	bne.w	8003a04 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	4618      	mov	r0, r3
 8003854:	f003 fe39 	bl	80074ca <USB_ReadDevAllInEpInterrupt>
 8003858:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 800385a:	2300      	movs	r3, #0
 800385c:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 800385e:	e0cd      	b.n	80039fc <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8003860:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003862:	f003 0301 	and.w	r3, r3, #1
 8003866:	2b00      	cmp	r3, #0
 8003868:	f000 80c2 	beq.w	80039f0 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003872:	b2d2      	uxtb	r2, r2
 8003874:	4611      	mov	r1, r2
 8003876:	4618      	mov	r0, r3
 8003878:	f003 fe5f 	bl	800753a <USB_ReadDevInEPInterrupt>
 800387c:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 800387e:	693b      	ldr	r3, [r7, #16]
 8003880:	f003 0301 	and.w	r3, r3, #1
 8003884:	2b00      	cmp	r3, #0
 8003886:	d057      	beq.n	8003938 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8003888:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800388a:	f003 030f 	and.w	r3, r3, #15
 800388e:	2201      	movs	r2, #1
 8003890:	fa02 f303 	lsl.w	r3, r2, r3
 8003894:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8003896:	69fb      	ldr	r3, [r7, #28]
 8003898:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800389c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	43db      	mvns	r3, r3
 80038a2:	69f9      	ldr	r1, [r7, #28]
 80038a4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80038a8:	4013      	ands	r3, r2
 80038aa:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 80038ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038ae:	015a      	lsls	r2, r3, #5
 80038b0:	69fb      	ldr	r3, [r7, #28]
 80038b2:	4413      	add	r3, r2
 80038b4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80038b8:	461a      	mov	r2, r3
 80038ba:	2301      	movs	r3, #1
 80038bc:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	799b      	ldrb	r3, [r3, #6]
 80038c2:	2b01      	cmp	r3, #1
 80038c4:	d132      	bne.n	800392c <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 80038c6:	6879      	ldr	r1, [r7, #4]
 80038c8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80038ca:	4613      	mov	r3, r2
 80038cc:	00db      	lsls	r3, r3, #3
 80038ce:	4413      	add	r3, r2
 80038d0:	009b      	lsls	r3, r3, #2
 80038d2:	440b      	add	r3, r1
 80038d4:	3320      	adds	r3, #32
 80038d6:	6819      	ldr	r1, [r3, #0]
 80038d8:	6878      	ldr	r0, [r7, #4]
 80038da:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80038dc:	4613      	mov	r3, r2
 80038de:	00db      	lsls	r3, r3, #3
 80038e0:	4413      	add	r3, r2
 80038e2:	009b      	lsls	r3, r3, #2
 80038e4:	4403      	add	r3, r0
 80038e6:	331c      	adds	r3, #28
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	4419      	add	r1, r3
 80038ec:	6878      	ldr	r0, [r7, #4]
 80038ee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80038f0:	4613      	mov	r3, r2
 80038f2:	00db      	lsls	r3, r3, #3
 80038f4:	4413      	add	r3, r2
 80038f6:	009b      	lsls	r3, r3, #2
 80038f8:	4403      	add	r3, r0
 80038fa:	3320      	adds	r3, #32
 80038fc:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 80038fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003900:	2b00      	cmp	r3, #0
 8003902:	d113      	bne.n	800392c <HAL_PCD_IRQHandler+0x3a2>
 8003904:	6879      	ldr	r1, [r7, #4]
 8003906:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003908:	4613      	mov	r3, r2
 800390a:	00db      	lsls	r3, r3, #3
 800390c:	4413      	add	r3, r2
 800390e:	009b      	lsls	r3, r3, #2
 8003910:	440b      	add	r3, r1
 8003912:	3324      	adds	r3, #36	@ 0x24
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	2b00      	cmp	r3, #0
 8003918:	d108      	bne.n	800392c <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	6818      	ldr	r0, [r3, #0]
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8003924:	461a      	mov	r2, r3
 8003926:	2101      	movs	r1, #1
 8003928:	f003 fe66 	bl	80075f8 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 800392c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800392e:	b2db      	uxtb	r3, r3
 8003930:	4619      	mov	r1, r3
 8003932:	6878      	ldr	r0, [r7, #4]
 8003934:	f006 f96b 	bl	8009c0e <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8003938:	693b      	ldr	r3, [r7, #16]
 800393a:	f003 0308 	and.w	r3, r3, #8
 800393e:	2b00      	cmp	r3, #0
 8003940:	d008      	beq.n	8003954 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8003942:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003944:	015a      	lsls	r2, r3, #5
 8003946:	69fb      	ldr	r3, [r7, #28]
 8003948:	4413      	add	r3, r2
 800394a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800394e:	461a      	mov	r2, r3
 8003950:	2308      	movs	r3, #8
 8003952:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8003954:	693b      	ldr	r3, [r7, #16]
 8003956:	f003 0310 	and.w	r3, r3, #16
 800395a:	2b00      	cmp	r3, #0
 800395c:	d008      	beq.n	8003970 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 800395e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003960:	015a      	lsls	r2, r3, #5
 8003962:	69fb      	ldr	r3, [r7, #28]
 8003964:	4413      	add	r3, r2
 8003966:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800396a:	461a      	mov	r2, r3
 800396c:	2310      	movs	r3, #16
 800396e:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8003970:	693b      	ldr	r3, [r7, #16]
 8003972:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003976:	2b00      	cmp	r3, #0
 8003978:	d008      	beq.n	800398c <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 800397a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800397c:	015a      	lsls	r2, r3, #5
 800397e:	69fb      	ldr	r3, [r7, #28]
 8003980:	4413      	add	r3, r2
 8003982:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003986:	461a      	mov	r2, r3
 8003988:	2340      	movs	r3, #64	@ 0x40
 800398a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 800398c:	693b      	ldr	r3, [r7, #16]
 800398e:	f003 0302 	and.w	r3, r3, #2
 8003992:	2b00      	cmp	r3, #0
 8003994:	d023      	beq.n	80039de <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8003996:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003998:	6a38      	ldr	r0, [r7, #32]
 800399a:	f002 fe4d 	bl	8006638 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 800399e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80039a0:	4613      	mov	r3, r2
 80039a2:	00db      	lsls	r3, r3, #3
 80039a4:	4413      	add	r3, r2
 80039a6:	009b      	lsls	r3, r3, #2
 80039a8:	3310      	adds	r3, #16
 80039aa:	687a      	ldr	r2, [r7, #4]
 80039ac:	4413      	add	r3, r2
 80039ae:	3304      	adds	r3, #4
 80039b0:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80039b2:	697b      	ldr	r3, [r7, #20]
 80039b4:	78db      	ldrb	r3, [r3, #3]
 80039b6:	2b01      	cmp	r3, #1
 80039b8:	d108      	bne.n	80039cc <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 80039ba:	697b      	ldr	r3, [r7, #20]
 80039bc:	2200      	movs	r2, #0
 80039be:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 80039c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039c2:	b2db      	uxtb	r3, r3
 80039c4:	4619      	mov	r1, r3
 80039c6:	6878      	ldr	r0, [r7, #4]
 80039c8:	f006 f9b8 	bl	8009d3c <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 80039cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039ce:	015a      	lsls	r2, r3, #5
 80039d0:	69fb      	ldr	r3, [r7, #28]
 80039d2:	4413      	add	r3, r2
 80039d4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80039d8:	461a      	mov	r2, r3
 80039da:	2302      	movs	r3, #2
 80039dc:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 80039de:	693b      	ldr	r3, [r7, #16]
 80039e0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80039e4:	2b00      	cmp	r3, #0
 80039e6:	d003      	beq.n	80039f0 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 80039e8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80039ea:	6878      	ldr	r0, [r7, #4]
 80039ec:	f000 fcbd 	bl	800436a <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 80039f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039f2:	3301      	adds	r3, #1
 80039f4:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 80039f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80039f8:	085b      	lsrs	r3, r3, #1
 80039fa:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 80039fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	f47f af2e 	bne.w	8003860 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	4618      	mov	r0, r3
 8003a0a:	f003 fd31 	bl	8007470 <USB_ReadInterrupts>
 8003a0e:	4603      	mov	r3, r0
 8003a10:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8003a14:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003a18:	d122      	bne.n	8003a60 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8003a1a:	69fb      	ldr	r3, [r7, #28]
 8003a1c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003a20:	685b      	ldr	r3, [r3, #4]
 8003a22:	69fa      	ldr	r2, [r7, #28]
 8003a24:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003a28:	f023 0301 	bic.w	r3, r3, #1
 8003a2c:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8003a34:	2b01      	cmp	r3, #1
 8003a36:	d108      	bne.n	8003a4a <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	2200      	movs	r2, #0
 8003a3c:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8003a40:	2100      	movs	r1, #0
 8003a42:	6878      	ldr	r0, [r7, #4]
 8003a44:	f000 fea4 	bl	8004790 <HAL_PCDEx_LPM_Callback>
 8003a48:	e002      	b.n	8003a50 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8003a4a:	6878      	ldr	r0, [r7, #4]
 8003a4c:	f006 f956 	bl	8009cfc <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	695a      	ldr	r2, [r3, #20]
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 8003a5e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	4618      	mov	r0, r3
 8003a66:	f003 fd03 	bl	8007470 <USB_ReadInterrupts>
 8003a6a:	4603      	mov	r3, r0
 8003a6c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003a70:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003a74:	d112      	bne.n	8003a9c <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8003a76:	69fb      	ldr	r3, [r7, #28]
 8003a78:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003a7c:	689b      	ldr	r3, [r3, #8]
 8003a7e:	f003 0301 	and.w	r3, r3, #1
 8003a82:	2b01      	cmp	r3, #1
 8003a84:	d102      	bne.n	8003a8c <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8003a86:	6878      	ldr	r0, [r7, #4]
 8003a88:	f006 f912 	bl	8009cb0 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	695a      	ldr	r2, [r3, #20]
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 8003a9a:	615a      	str	r2, [r3, #20]
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	4618      	mov	r0, r3
 8003aa2:	f003 fce5 	bl	8007470 <USB_ReadInterrupts>
 8003aa6:	4603      	mov	r3, r0
 8003aa8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003aac:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003ab0:	f040 80b7 	bne.w	8003c22 <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8003ab4:	69fb      	ldr	r3, [r7, #28]
 8003ab6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003aba:	685b      	ldr	r3, [r3, #4]
 8003abc:	69fa      	ldr	r2, [r7, #28]
 8003abe:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003ac2:	f023 0301 	bic.w	r3, r3, #1
 8003ac6:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	2110      	movs	r1, #16
 8003ace:	4618      	mov	r0, r3
 8003ad0:	f002 fdb2 	bl	8006638 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003ad4:	2300      	movs	r3, #0
 8003ad6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003ad8:	e046      	b.n	8003b68 <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8003ada:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003adc:	015a      	lsls	r2, r3, #5
 8003ade:	69fb      	ldr	r3, [r7, #28]
 8003ae0:	4413      	add	r3, r2
 8003ae2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003ae6:	461a      	mov	r2, r3
 8003ae8:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8003aec:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8003aee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003af0:	015a      	lsls	r2, r3, #5
 8003af2:	69fb      	ldr	r3, [r7, #28]
 8003af4:	4413      	add	r3, r2
 8003af6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003afe:	0151      	lsls	r1, r2, #5
 8003b00:	69fa      	ldr	r2, [r7, #28]
 8003b02:	440a      	add	r2, r1
 8003b04:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8003b08:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8003b0c:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8003b0e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003b10:	015a      	lsls	r2, r3, #5
 8003b12:	69fb      	ldr	r3, [r7, #28]
 8003b14:	4413      	add	r3, r2
 8003b16:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003b1a:	461a      	mov	r2, r3
 8003b1c:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8003b20:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8003b22:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003b24:	015a      	lsls	r2, r3, #5
 8003b26:	69fb      	ldr	r3, [r7, #28]
 8003b28:	4413      	add	r3, r2
 8003b2a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003b32:	0151      	lsls	r1, r2, #5
 8003b34:	69fa      	ldr	r2, [r7, #28]
 8003b36:	440a      	add	r2, r1
 8003b38:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8003b3c:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8003b40:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8003b42:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003b44:	015a      	lsls	r2, r3, #5
 8003b46:	69fb      	ldr	r3, [r7, #28]
 8003b48:	4413      	add	r3, r2
 8003b4a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003b52:	0151      	lsls	r1, r2, #5
 8003b54:	69fa      	ldr	r2, [r7, #28]
 8003b56:	440a      	add	r2, r1
 8003b58:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8003b5c:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8003b60:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003b62:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003b64:	3301      	adds	r3, #1
 8003b66:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	791b      	ldrb	r3, [r3, #4]
 8003b6c:	461a      	mov	r2, r3
 8003b6e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003b70:	4293      	cmp	r3, r2
 8003b72:	d3b2      	bcc.n	8003ada <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8003b74:	69fb      	ldr	r3, [r7, #28]
 8003b76:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003b7a:	69db      	ldr	r3, [r3, #28]
 8003b7c:	69fa      	ldr	r2, [r7, #28]
 8003b7e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003b82:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 8003b86:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	7bdb      	ldrb	r3, [r3, #15]
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d016      	beq.n	8003bbe <HAL_PCD_IRQHandler+0x634>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8003b90:	69fb      	ldr	r3, [r7, #28]
 8003b92:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003b96:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003b9a:	69fa      	ldr	r2, [r7, #28]
 8003b9c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003ba0:	f043 030b 	orr.w	r3, r3, #11
 8003ba4:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8003ba8:	69fb      	ldr	r3, [r7, #28]
 8003baa:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003bae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003bb0:	69fa      	ldr	r2, [r7, #28]
 8003bb2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003bb6:	f043 030b 	orr.w	r3, r3, #11
 8003bba:	6453      	str	r3, [r2, #68]	@ 0x44
 8003bbc:	e015      	b.n	8003bea <HAL_PCD_IRQHandler+0x660>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8003bbe:	69fb      	ldr	r3, [r7, #28]
 8003bc0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003bc4:	695b      	ldr	r3, [r3, #20]
 8003bc6:	69fa      	ldr	r2, [r7, #28]
 8003bc8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003bcc:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8003bd0:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 8003bd4:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8003bd6:	69fb      	ldr	r3, [r7, #28]
 8003bd8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003bdc:	691b      	ldr	r3, [r3, #16]
 8003bde:	69fa      	ldr	r2, [r7, #28]
 8003be0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003be4:	f043 030b 	orr.w	r3, r3, #11
 8003be8:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8003bea:	69fb      	ldr	r3, [r7, #28]
 8003bec:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	69fa      	ldr	r2, [r7, #28]
 8003bf4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003bf8:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8003bfc:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	6818      	ldr	r0, [r3, #0]
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8003c0c:	461a      	mov	r2, r3
 8003c0e:	f003 fcf3 	bl	80075f8 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	695a      	ldr	r2, [r3, #20]
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8003c20:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	4618      	mov	r0, r3
 8003c28:	f003 fc22 	bl	8007470 <USB_ReadInterrupts>
 8003c2c:	4603      	mov	r3, r0
 8003c2e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003c32:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003c36:	d123      	bne.n	8003c80 <HAL_PCD_IRQHandler+0x6f6>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	4618      	mov	r0, r3
 8003c3e:	f003 fcb8 	bl	80075b2 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	4618      	mov	r0, r3
 8003c48:	f002 fd6f 	bl	800672a <USB_GetDevSpeed>
 8003c4c:	4603      	mov	r3, r0
 8003c4e:	461a      	mov	r2, r3
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	681c      	ldr	r4, [r3, #0]
 8003c58:	f001 f9ca 	bl	8004ff0 <HAL_RCC_GetHCLKFreq>
 8003c5c:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8003c62:	461a      	mov	r2, r3
 8003c64:	4620      	mov	r0, r4
 8003c66:	f002 fa73 	bl	8006150 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8003c6a:	6878      	ldr	r0, [r7, #4]
 8003c6c:	f005 fff7 	bl	8009c5e <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	695a      	ldr	r2, [r3, #20]
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8003c7e:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	4618      	mov	r0, r3
 8003c86:	f003 fbf3 	bl	8007470 <USB_ReadInterrupts>
 8003c8a:	4603      	mov	r3, r0
 8003c8c:	f003 0308 	and.w	r3, r3, #8
 8003c90:	2b08      	cmp	r3, #8
 8003c92:	d10a      	bne.n	8003caa <HAL_PCD_IRQHandler+0x720>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8003c94:	6878      	ldr	r0, [r7, #4]
 8003c96:	f005 ffd4 	bl	8009c42 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	695a      	ldr	r2, [r3, #20]
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	f002 0208 	and.w	r2, r2, #8
 8003ca8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	4618      	mov	r0, r3
 8003cb0:	f003 fbde 	bl	8007470 <USB_ReadInterrupts>
 8003cb4:	4603      	mov	r3, r0
 8003cb6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003cba:	2b80      	cmp	r3, #128	@ 0x80
 8003cbc:	d123      	bne.n	8003d06 <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8003cbe:	6a3b      	ldr	r3, [r7, #32]
 8003cc0:	699b      	ldr	r3, [r3, #24]
 8003cc2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003cc6:	6a3b      	ldr	r3, [r7, #32]
 8003cc8:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003cca:	2301      	movs	r3, #1
 8003ccc:	627b      	str	r3, [r7, #36]	@ 0x24
 8003cce:	e014      	b.n	8003cfa <HAL_PCD_IRQHandler+0x770>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8003cd0:	6879      	ldr	r1, [r7, #4]
 8003cd2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003cd4:	4613      	mov	r3, r2
 8003cd6:	00db      	lsls	r3, r3, #3
 8003cd8:	4413      	add	r3, r2
 8003cda:	009b      	lsls	r3, r3, #2
 8003cdc:	440b      	add	r3, r1
 8003cde:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8003ce2:	781b      	ldrb	r3, [r3, #0]
 8003ce4:	2b01      	cmp	r3, #1
 8003ce6:	d105      	bne.n	8003cf4 <HAL_PCD_IRQHandler+0x76a>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8003ce8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cea:	b2db      	uxtb	r3, r3
 8003cec:	4619      	mov	r1, r3
 8003cee:	6878      	ldr	r0, [r7, #4]
 8003cf0:	f000 fb0a 	bl	8004308 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003cf4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cf6:	3301      	adds	r3, #1
 8003cf8:	627b      	str	r3, [r7, #36]	@ 0x24
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	791b      	ldrb	r3, [r3, #4]
 8003cfe:	461a      	mov	r2, r3
 8003d00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d02:	4293      	cmp	r3, r2
 8003d04:	d3e4      	bcc.n	8003cd0 <HAL_PCD_IRQHandler+0x746>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	4618      	mov	r0, r3
 8003d0c:	f003 fbb0 	bl	8007470 <USB_ReadInterrupts>
 8003d10:	4603      	mov	r3, r0
 8003d12:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003d16:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003d1a:	d13c      	bne.n	8003d96 <HAL_PCD_IRQHandler+0x80c>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003d1c:	2301      	movs	r3, #1
 8003d1e:	627b      	str	r3, [r7, #36]	@ 0x24
 8003d20:	e02b      	b.n	8003d7a <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8003d22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d24:	015a      	lsls	r2, r3, #5
 8003d26:	69fb      	ldr	r3, [r7, #28]
 8003d28:	4413      	add	r3, r2
 8003d2a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8003d32:	6879      	ldr	r1, [r7, #4]
 8003d34:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003d36:	4613      	mov	r3, r2
 8003d38:	00db      	lsls	r3, r3, #3
 8003d3a:	4413      	add	r3, r2
 8003d3c:	009b      	lsls	r3, r3, #2
 8003d3e:	440b      	add	r3, r1
 8003d40:	3318      	adds	r3, #24
 8003d42:	781b      	ldrb	r3, [r3, #0]
 8003d44:	2b01      	cmp	r3, #1
 8003d46:	d115      	bne.n	8003d74 <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8003d48:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	da12      	bge.n	8003d74 <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8003d4e:	6879      	ldr	r1, [r7, #4]
 8003d50:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003d52:	4613      	mov	r3, r2
 8003d54:	00db      	lsls	r3, r3, #3
 8003d56:	4413      	add	r3, r2
 8003d58:	009b      	lsls	r3, r3, #2
 8003d5a:	440b      	add	r3, r1
 8003d5c:	3317      	adds	r3, #23
 8003d5e:	2201      	movs	r2, #1
 8003d60:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8003d62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d64:	b2db      	uxtb	r3, r3
 8003d66:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8003d6a:	b2db      	uxtb	r3, r3
 8003d6c:	4619      	mov	r1, r3
 8003d6e:	6878      	ldr	r0, [r7, #4]
 8003d70:	f000 faca 	bl	8004308 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003d74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d76:	3301      	adds	r3, #1
 8003d78:	627b      	str	r3, [r7, #36]	@ 0x24
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	791b      	ldrb	r3, [r3, #4]
 8003d7e:	461a      	mov	r2, r3
 8003d80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d82:	4293      	cmp	r3, r2
 8003d84:	d3cd      	bcc.n	8003d22 <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	695a      	ldr	r2, [r3, #20]
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 8003d94:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	4618      	mov	r0, r3
 8003d9c:	f003 fb68 	bl	8007470 <USB_ReadInterrupts>
 8003da0:	4603      	mov	r3, r0
 8003da2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003da6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003daa:	d156      	bne.n	8003e5a <HAL_PCD_IRQHandler+0x8d0>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003dac:	2301      	movs	r3, #1
 8003dae:	627b      	str	r3, [r7, #36]	@ 0x24
 8003db0:	e045      	b.n	8003e3e <HAL_PCD_IRQHandler+0x8b4>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8003db2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003db4:	015a      	lsls	r2, r3, #5
 8003db6:	69fb      	ldr	r3, [r7, #28]
 8003db8:	4413      	add	r3, r2
 8003dba:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8003dc2:	6879      	ldr	r1, [r7, #4]
 8003dc4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003dc6:	4613      	mov	r3, r2
 8003dc8:	00db      	lsls	r3, r3, #3
 8003dca:	4413      	add	r3, r2
 8003dcc:	009b      	lsls	r3, r3, #2
 8003dce:	440b      	add	r3, r1
 8003dd0:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8003dd4:	781b      	ldrb	r3, [r3, #0]
 8003dd6:	2b01      	cmp	r3, #1
 8003dd8:	d12e      	bne.n	8003e38 <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8003dda:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8003ddc:	2b00      	cmp	r3, #0
 8003dde:	da2b      	bge.n	8003e38 <HAL_PCD_IRQHandler+0x8ae>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 8003de0:	69bb      	ldr	r3, [r7, #24]
 8003de2:	0c1a      	lsrs	r2, r3, #16
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 8003dea:	4053      	eors	r3, r2
 8003dec:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8003df0:	2b00      	cmp	r3, #0
 8003df2:	d121      	bne.n	8003e38 <HAL_PCD_IRQHandler+0x8ae>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8003df4:	6879      	ldr	r1, [r7, #4]
 8003df6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003df8:	4613      	mov	r3, r2
 8003dfa:	00db      	lsls	r3, r3, #3
 8003dfc:	4413      	add	r3, r2
 8003dfe:	009b      	lsls	r3, r3, #2
 8003e00:	440b      	add	r3, r1
 8003e02:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8003e06:	2201      	movs	r2, #1
 8003e08:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8003e0a:	6a3b      	ldr	r3, [r7, #32]
 8003e0c:	699b      	ldr	r3, [r3, #24]
 8003e0e:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8003e12:	6a3b      	ldr	r3, [r7, #32]
 8003e14:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8003e16:	6a3b      	ldr	r3, [r7, #32]
 8003e18:	695b      	ldr	r3, [r3, #20]
 8003e1a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d10a      	bne.n	8003e38 <HAL_PCD_IRQHandler+0x8ae>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8003e22:	69fb      	ldr	r3, [r7, #28]
 8003e24:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003e28:	685b      	ldr	r3, [r3, #4]
 8003e2a:	69fa      	ldr	r2, [r7, #28]
 8003e2c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003e30:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003e34:	6053      	str	r3, [r2, #4]
            break;
 8003e36:	e008      	b.n	8003e4a <HAL_PCD_IRQHandler+0x8c0>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003e38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e3a:	3301      	adds	r3, #1
 8003e3c:	627b      	str	r3, [r7, #36]	@ 0x24
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	791b      	ldrb	r3, [r3, #4]
 8003e42:	461a      	mov	r2, r3
 8003e44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e46:	4293      	cmp	r3, r2
 8003e48:	d3b3      	bcc.n	8003db2 <HAL_PCD_IRQHandler+0x828>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	695a      	ldr	r2, [r3, #20]
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 8003e58:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	4618      	mov	r0, r3
 8003e60:	f003 fb06 	bl	8007470 <USB_ReadInterrupts>
 8003e64:	4603      	mov	r3, r0
 8003e66:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8003e6a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003e6e:	d10a      	bne.n	8003e86 <HAL_PCD_IRQHandler+0x8fc>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8003e70:	6878      	ldr	r0, [r7, #4]
 8003e72:	f005 ff75 	bl	8009d60 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	695a      	ldr	r2, [r3, #20]
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8003e84:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	4618      	mov	r0, r3
 8003e8c:	f003 faf0 	bl	8007470 <USB_ReadInterrupts>
 8003e90:	4603      	mov	r3, r0
 8003e92:	f003 0304 	and.w	r3, r3, #4
 8003e96:	2b04      	cmp	r3, #4
 8003e98:	d115      	bne.n	8003ec6 <HAL_PCD_IRQHandler+0x93c>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	685b      	ldr	r3, [r3, #4]
 8003ea0:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8003ea2:	69bb      	ldr	r3, [r7, #24]
 8003ea4:	f003 0304 	and.w	r3, r3, #4
 8003ea8:	2b00      	cmp	r3, #0
 8003eaa:	d002      	beq.n	8003eb2 <HAL_PCD_IRQHandler+0x928>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8003eac:	6878      	ldr	r0, [r7, #4]
 8003eae:	f005 ff65 	bl	8009d7c <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	6859      	ldr	r1, [r3, #4]
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	69ba      	ldr	r2, [r7, #24]
 8003ebe:	430a      	orrs	r2, r1
 8003ec0:	605a      	str	r2, [r3, #4]
 8003ec2:	e000      	b.n	8003ec6 <HAL_PCD_IRQHandler+0x93c>
      return;
 8003ec4:	bf00      	nop
    }
  }
}
 8003ec6:	3734      	adds	r7, #52	@ 0x34
 8003ec8:	46bd      	mov	sp, r7
 8003eca:	bd90      	pop	{r4, r7, pc}

08003ecc <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8003ecc:	b580      	push	{r7, lr}
 8003ece:	b082      	sub	sp, #8
 8003ed0:	af00      	add	r7, sp, #0
 8003ed2:	6078      	str	r0, [r7, #4]
 8003ed4:	460b      	mov	r3, r1
 8003ed6:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8003ede:	2b01      	cmp	r3, #1
 8003ee0:	d101      	bne.n	8003ee6 <HAL_PCD_SetAddress+0x1a>
 8003ee2:	2302      	movs	r3, #2
 8003ee4:	e012      	b.n	8003f0c <HAL_PCD_SetAddress+0x40>
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	2201      	movs	r2, #1
 8003eea:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	78fa      	ldrb	r2, [r7, #3]
 8003ef2:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	78fa      	ldrb	r2, [r7, #3]
 8003efa:	4611      	mov	r1, r2
 8003efc:	4618      	mov	r0, r3
 8003efe:	f003 fa4f 	bl	80073a0 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	2200      	movs	r2, #0
 8003f06:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8003f0a:	2300      	movs	r3, #0
}
 8003f0c:	4618      	mov	r0, r3
 8003f0e:	3708      	adds	r7, #8
 8003f10:	46bd      	mov	sp, r7
 8003f12:	bd80      	pop	{r7, pc}

08003f14 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8003f14:	b580      	push	{r7, lr}
 8003f16:	b084      	sub	sp, #16
 8003f18:	af00      	add	r7, sp, #0
 8003f1a:	6078      	str	r0, [r7, #4]
 8003f1c:	4608      	mov	r0, r1
 8003f1e:	4611      	mov	r1, r2
 8003f20:	461a      	mov	r2, r3
 8003f22:	4603      	mov	r3, r0
 8003f24:	70fb      	strb	r3, [r7, #3]
 8003f26:	460b      	mov	r3, r1
 8003f28:	803b      	strh	r3, [r7, #0]
 8003f2a:	4613      	mov	r3, r2
 8003f2c:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8003f2e:	2300      	movs	r3, #0
 8003f30:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8003f32:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	da0f      	bge.n	8003f5a <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003f3a:	78fb      	ldrb	r3, [r7, #3]
 8003f3c:	f003 020f 	and.w	r2, r3, #15
 8003f40:	4613      	mov	r3, r2
 8003f42:	00db      	lsls	r3, r3, #3
 8003f44:	4413      	add	r3, r2
 8003f46:	009b      	lsls	r3, r3, #2
 8003f48:	3310      	adds	r3, #16
 8003f4a:	687a      	ldr	r2, [r7, #4]
 8003f4c:	4413      	add	r3, r2
 8003f4e:	3304      	adds	r3, #4
 8003f50:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	2201      	movs	r2, #1
 8003f56:	705a      	strb	r2, [r3, #1]
 8003f58:	e00f      	b.n	8003f7a <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003f5a:	78fb      	ldrb	r3, [r7, #3]
 8003f5c:	f003 020f 	and.w	r2, r3, #15
 8003f60:	4613      	mov	r3, r2
 8003f62:	00db      	lsls	r3, r3, #3
 8003f64:	4413      	add	r3, r2
 8003f66:	009b      	lsls	r3, r3, #2
 8003f68:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003f6c:	687a      	ldr	r2, [r7, #4]
 8003f6e:	4413      	add	r3, r2
 8003f70:	3304      	adds	r3, #4
 8003f72:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	2200      	movs	r2, #0
 8003f78:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8003f7a:	78fb      	ldrb	r3, [r7, #3]
 8003f7c:	f003 030f 	and.w	r3, r3, #15
 8003f80:	b2da      	uxtb	r2, r3
 8003f82:	68fb      	ldr	r3, [r7, #12]
 8003f84:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8003f86:	883b      	ldrh	r3, [r7, #0]
 8003f88:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	78ba      	ldrb	r2, [r7, #2]
 8003f94:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8003f96:	68fb      	ldr	r3, [r7, #12]
 8003f98:	785b      	ldrb	r3, [r3, #1]
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d004      	beq.n	8003fa8 <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8003f9e:	68fb      	ldr	r3, [r7, #12]
 8003fa0:	781b      	ldrb	r3, [r3, #0]
 8003fa2:	461a      	mov	r2, r3
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8003fa8:	78bb      	ldrb	r3, [r7, #2]
 8003faa:	2b02      	cmp	r3, #2
 8003fac:	d102      	bne.n	8003fb4 <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	2200      	movs	r2, #0
 8003fb2:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8003fba:	2b01      	cmp	r3, #1
 8003fbc:	d101      	bne.n	8003fc2 <HAL_PCD_EP_Open+0xae>
 8003fbe:	2302      	movs	r3, #2
 8003fc0:	e00e      	b.n	8003fe0 <HAL_PCD_EP_Open+0xcc>
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	2201      	movs	r2, #1
 8003fc6:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	68f9      	ldr	r1, [r7, #12]
 8003fd0:	4618      	mov	r0, r3
 8003fd2:	f002 fbcf 	bl	8006774 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	2200      	movs	r2, #0
 8003fda:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 8003fde:	7afb      	ldrb	r3, [r7, #11]
}
 8003fe0:	4618      	mov	r0, r3
 8003fe2:	3710      	adds	r7, #16
 8003fe4:	46bd      	mov	sp, r7
 8003fe6:	bd80      	pop	{r7, pc}

08003fe8 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003fe8:	b580      	push	{r7, lr}
 8003fea:	b084      	sub	sp, #16
 8003fec:	af00      	add	r7, sp, #0
 8003fee:	6078      	str	r0, [r7, #4]
 8003ff0:	460b      	mov	r3, r1
 8003ff2:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8003ff4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003ff8:	2b00      	cmp	r3, #0
 8003ffa:	da0f      	bge.n	800401c <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003ffc:	78fb      	ldrb	r3, [r7, #3]
 8003ffe:	f003 020f 	and.w	r2, r3, #15
 8004002:	4613      	mov	r3, r2
 8004004:	00db      	lsls	r3, r3, #3
 8004006:	4413      	add	r3, r2
 8004008:	009b      	lsls	r3, r3, #2
 800400a:	3310      	adds	r3, #16
 800400c:	687a      	ldr	r2, [r7, #4]
 800400e:	4413      	add	r3, r2
 8004010:	3304      	adds	r3, #4
 8004012:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	2201      	movs	r2, #1
 8004018:	705a      	strb	r2, [r3, #1]
 800401a:	e00f      	b.n	800403c <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800401c:	78fb      	ldrb	r3, [r7, #3]
 800401e:	f003 020f 	and.w	r2, r3, #15
 8004022:	4613      	mov	r3, r2
 8004024:	00db      	lsls	r3, r3, #3
 8004026:	4413      	add	r3, r2
 8004028:	009b      	lsls	r3, r3, #2
 800402a:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800402e:	687a      	ldr	r2, [r7, #4]
 8004030:	4413      	add	r3, r2
 8004032:	3304      	adds	r3, #4
 8004034:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	2200      	movs	r2, #0
 800403a:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 800403c:	78fb      	ldrb	r3, [r7, #3]
 800403e:	f003 030f 	and.w	r3, r3, #15
 8004042:	b2da      	uxtb	r2, r3
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800404e:	2b01      	cmp	r3, #1
 8004050:	d101      	bne.n	8004056 <HAL_PCD_EP_Close+0x6e>
 8004052:	2302      	movs	r3, #2
 8004054:	e00e      	b.n	8004074 <HAL_PCD_EP_Close+0x8c>
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	2201      	movs	r2, #1
 800405a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	68f9      	ldr	r1, [r7, #12]
 8004064:	4618      	mov	r0, r3
 8004066:	f002 fc0d 	bl	8006884 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	2200      	movs	r2, #0
 800406e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 8004072:	2300      	movs	r3, #0
}
 8004074:	4618      	mov	r0, r3
 8004076:	3710      	adds	r7, #16
 8004078:	46bd      	mov	sp, r7
 800407a:	bd80      	pop	{r7, pc}

0800407c <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800407c:	b580      	push	{r7, lr}
 800407e:	b086      	sub	sp, #24
 8004080:	af00      	add	r7, sp, #0
 8004082:	60f8      	str	r0, [r7, #12]
 8004084:	607a      	str	r2, [r7, #4]
 8004086:	603b      	str	r3, [r7, #0]
 8004088:	460b      	mov	r3, r1
 800408a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800408c:	7afb      	ldrb	r3, [r7, #11]
 800408e:	f003 020f 	and.w	r2, r3, #15
 8004092:	4613      	mov	r3, r2
 8004094:	00db      	lsls	r3, r3, #3
 8004096:	4413      	add	r3, r2
 8004098:	009b      	lsls	r3, r3, #2
 800409a:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800409e:	68fa      	ldr	r2, [r7, #12]
 80040a0:	4413      	add	r3, r2
 80040a2:	3304      	adds	r3, #4
 80040a4:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80040a6:	697b      	ldr	r3, [r7, #20]
 80040a8:	687a      	ldr	r2, [r7, #4]
 80040aa:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 80040ac:	697b      	ldr	r3, [r7, #20]
 80040ae:	683a      	ldr	r2, [r7, #0]
 80040b0:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 80040b2:	697b      	ldr	r3, [r7, #20]
 80040b4:	2200      	movs	r2, #0
 80040b6:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 80040b8:	697b      	ldr	r3, [r7, #20]
 80040ba:	2200      	movs	r2, #0
 80040bc:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80040be:	7afb      	ldrb	r3, [r7, #11]
 80040c0:	f003 030f 	and.w	r3, r3, #15
 80040c4:	b2da      	uxtb	r2, r3
 80040c6:	697b      	ldr	r3, [r7, #20]
 80040c8:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80040ca:	68fb      	ldr	r3, [r7, #12]
 80040cc:	799b      	ldrb	r3, [r3, #6]
 80040ce:	2b01      	cmp	r3, #1
 80040d0:	d102      	bne.n	80040d8 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80040d2:	687a      	ldr	r2, [r7, #4]
 80040d4:	697b      	ldr	r3, [r7, #20]
 80040d6:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	6818      	ldr	r0, [r3, #0]
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	799b      	ldrb	r3, [r3, #6]
 80040e0:	461a      	mov	r2, r3
 80040e2:	6979      	ldr	r1, [r7, #20]
 80040e4:	f002 fcaa 	bl	8006a3c <USB_EPStartXfer>

  return HAL_OK;
 80040e8:	2300      	movs	r3, #0
}
 80040ea:	4618      	mov	r0, r3
 80040ec:	3718      	adds	r7, #24
 80040ee:	46bd      	mov	sp, r7
 80040f0:	bd80      	pop	{r7, pc}

080040f2 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 80040f2:	b480      	push	{r7}
 80040f4:	b083      	sub	sp, #12
 80040f6:	af00      	add	r7, sp, #0
 80040f8:	6078      	str	r0, [r7, #4]
 80040fa:	460b      	mov	r3, r1
 80040fc:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 80040fe:	78fb      	ldrb	r3, [r7, #3]
 8004100:	f003 020f 	and.w	r2, r3, #15
 8004104:	6879      	ldr	r1, [r7, #4]
 8004106:	4613      	mov	r3, r2
 8004108:	00db      	lsls	r3, r3, #3
 800410a:	4413      	add	r3, r2
 800410c:	009b      	lsls	r3, r3, #2
 800410e:	440b      	add	r3, r1
 8004110:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 8004114:	681b      	ldr	r3, [r3, #0]
}
 8004116:	4618      	mov	r0, r3
 8004118:	370c      	adds	r7, #12
 800411a:	46bd      	mov	sp, r7
 800411c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004120:	4770      	bx	lr

08004122 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8004122:	b580      	push	{r7, lr}
 8004124:	b086      	sub	sp, #24
 8004126:	af00      	add	r7, sp, #0
 8004128:	60f8      	str	r0, [r7, #12]
 800412a:	607a      	str	r2, [r7, #4]
 800412c:	603b      	str	r3, [r7, #0]
 800412e:	460b      	mov	r3, r1
 8004130:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004132:	7afb      	ldrb	r3, [r7, #11]
 8004134:	f003 020f 	and.w	r2, r3, #15
 8004138:	4613      	mov	r3, r2
 800413a:	00db      	lsls	r3, r3, #3
 800413c:	4413      	add	r3, r2
 800413e:	009b      	lsls	r3, r3, #2
 8004140:	3310      	adds	r3, #16
 8004142:	68fa      	ldr	r2, [r7, #12]
 8004144:	4413      	add	r3, r2
 8004146:	3304      	adds	r3, #4
 8004148:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800414a:	697b      	ldr	r3, [r7, #20]
 800414c:	687a      	ldr	r2, [r7, #4]
 800414e:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8004150:	697b      	ldr	r3, [r7, #20]
 8004152:	683a      	ldr	r2, [r7, #0]
 8004154:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8004156:	697b      	ldr	r3, [r7, #20]
 8004158:	2200      	movs	r2, #0
 800415a:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 800415c:	697b      	ldr	r3, [r7, #20]
 800415e:	2201      	movs	r2, #1
 8004160:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004162:	7afb      	ldrb	r3, [r7, #11]
 8004164:	f003 030f 	and.w	r3, r3, #15
 8004168:	b2da      	uxtb	r2, r3
 800416a:	697b      	ldr	r3, [r7, #20]
 800416c:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	799b      	ldrb	r3, [r3, #6]
 8004172:	2b01      	cmp	r3, #1
 8004174:	d102      	bne.n	800417c <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8004176:	687a      	ldr	r2, [r7, #4]
 8004178:	697b      	ldr	r3, [r7, #20]
 800417a:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	6818      	ldr	r0, [r3, #0]
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	799b      	ldrb	r3, [r3, #6]
 8004184:	461a      	mov	r2, r3
 8004186:	6979      	ldr	r1, [r7, #20]
 8004188:	f002 fc58 	bl	8006a3c <USB_EPStartXfer>

  return HAL_OK;
 800418c:	2300      	movs	r3, #0
}
 800418e:	4618      	mov	r0, r3
 8004190:	3718      	adds	r7, #24
 8004192:	46bd      	mov	sp, r7
 8004194:	bd80      	pop	{r7, pc}

08004196 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004196:	b580      	push	{r7, lr}
 8004198:	b084      	sub	sp, #16
 800419a:	af00      	add	r7, sp, #0
 800419c:	6078      	str	r0, [r7, #4]
 800419e:	460b      	mov	r3, r1
 80041a0:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80041a2:	78fb      	ldrb	r3, [r7, #3]
 80041a4:	f003 030f 	and.w	r3, r3, #15
 80041a8:	687a      	ldr	r2, [r7, #4]
 80041aa:	7912      	ldrb	r2, [r2, #4]
 80041ac:	4293      	cmp	r3, r2
 80041ae:	d901      	bls.n	80041b4 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 80041b0:	2301      	movs	r3, #1
 80041b2:	e04f      	b.n	8004254 <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80041b4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	da0f      	bge.n	80041dc <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80041bc:	78fb      	ldrb	r3, [r7, #3]
 80041be:	f003 020f 	and.w	r2, r3, #15
 80041c2:	4613      	mov	r3, r2
 80041c4:	00db      	lsls	r3, r3, #3
 80041c6:	4413      	add	r3, r2
 80041c8:	009b      	lsls	r3, r3, #2
 80041ca:	3310      	adds	r3, #16
 80041cc:	687a      	ldr	r2, [r7, #4]
 80041ce:	4413      	add	r3, r2
 80041d0:	3304      	adds	r3, #4
 80041d2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	2201      	movs	r2, #1
 80041d8:	705a      	strb	r2, [r3, #1]
 80041da:	e00d      	b.n	80041f8 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80041dc:	78fa      	ldrb	r2, [r7, #3]
 80041de:	4613      	mov	r3, r2
 80041e0:	00db      	lsls	r3, r3, #3
 80041e2:	4413      	add	r3, r2
 80041e4:	009b      	lsls	r3, r3, #2
 80041e6:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80041ea:	687a      	ldr	r2, [r7, #4]
 80041ec:	4413      	add	r3, r2
 80041ee:	3304      	adds	r3, #4
 80041f0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80041f2:	68fb      	ldr	r3, [r7, #12]
 80041f4:	2200      	movs	r2, #0
 80041f6:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	2201      	movs	r2, #1
 80041fc:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80041fe:	78fb      	ldrb	r3, [r7, #3]
 8004200:	f003 030f 	and.w	r3, r3, #15
 8004204:	b2da      	uxtb	r2, r3
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8004210:	2b01      	cmp	r3, #1
 8004212:	d101      	bne.n	8004218 <HAL_PCD_EP_SetStall+0x82>
 8004214:	2302      	movs	r3, #2
 8004216:	e01d      	b.n	8004254 <HAL_PCD_EP_SetStall+0xbe>
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	2201      	movs	r2, #1
 800421c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	68f9      	ldr	r1, [r7, #12]
 8004226:	4618      	mov	r0, r3
 8004228:	f002 ffe6 	bl	80071f8 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800422c:	78fb      	ldrb	r3, [r7, #3]
 800422e:	f003 030f 	and.w	r3, r3, #15
 8004232:	2b00      	cmp	r3, #0
 8004234:	d109      	bne.n	800424a <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	6818      	ldr	r0, [r3, #0]
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	7999      	ldrb	r1, [r3, #6]
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8004244:	461a      	mov	r2, r3
 8004246:	f003 f9d7 	bl	80075f8 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	2200      	movs	r2, #0
 800424e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8004252:	2300      	movs	r3, #0
}
 8004254:	4618      	mov	r0, r3
 8004256:	3710      	adds	r7, #16
 8004258:	46bd      	mov	sp, r7
 800425a:	bd80      	pop	{r7, pc}

0800425c <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800425c:	b580      	push	{r7, lr}
 800425e:	b084      	sub	sp, #16
 8004260:	af00      	add	r7, sp, #0
 8004262:	6078      	str	r0, [r7, #4]
 8004264:	460b      	mov	r3, r1
 8004266:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8004268:	78fb      	ldrb	r3, [r7, #3]
 800426a:	f003 030f 	and.w	r3, r3, #15
 800426e:	687a      	ldr	r2, [r7, #4]
 8004270:	7912      	ldrb	r2, [r2, #4]
 8004272:	4293      	cmp	r3, r2
 8004274:	d901      	bls.n	800427a <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8004276:	2301      	movs	r3, #1
 8004278:	e042      	b.n	8004300 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800427a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800427e:	2b00      	cmp	r3, #0
 8004280:	da0f      	bge.n	80042a2 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004282:	78fb      	ldrb	r3, [r7, #3]
 8004284:	f003 020f 	and.w	r2, r3, #15
 8004288:	4613      	mov	r3, r2
 800428a:	00db      	lsls	r3, r3, #3
 800428c:	4413      	add	r3, r2
 800428e:	009b      	lsls	r3, r3, #2
 8004290:	3310      	adds	r3, #16
 8004292:	687a      	ldr	r2, [r7, #4]
 8004294:	4413      	add	r3, r2
 8004296:	3304      	adds	r3, #4
 8004298:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	2201      	movs	r2, #1
 800429e:	705a      	strb	r2, [r3, #1]
 80042a0:	e00f      	b.n	80042c2 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80042a2:	78fb      	ldrb	r3, [r7, #3]
 80042a4:	f003 020f 	and.w	r2, r3, #15
 80042a8:	4613      	mov	r3, r2
 80042aa:	00db      	lsls	r3, r3, #3
 80042ac:	4413      	add	r3, r2
 80042ae:	009b      	lsls	r3, r3, #2
 80042b0:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80042b4:	687a      	ldr	r2, [r7, #4]
 80042b6:	4413      	add	r3, r2
 80042b8:	3304      	adds	r3, #4
 80042ba:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	2200      	movs	r2, #0
 80042c0:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	2200      	movs	r2, #0
 80042c6:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80042c8:	78fb      	ldrb	r3, [r7, #3]
 80042ca:	f003 030f 	and.w	r3, r3, #15
 80042ce:	b2da      	uxtb	r2, r3
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80042da:	2b01      	cmp	r3, #1
 80042dc:	d101      	bne.n	80042e2 <HAL_PCD_EP_ClrStall+0x86>
 80042de:	2302      	movs	r3, #2
 80042e0:	e00e      	b.n	8004300 <HAL_PCD_EP_ClrStall+0xa4>
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	2201      	movs	r2, #1
 80042e6:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	68f9      	ldr	r1, [r7, #12]
 80042f0:	4618      	mov	r0, r3
 80042f2:	f002 ffef 	bl	80072d4 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	2200      	movs	r2, #0
 80042fa:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80042fe:	2300      	movs	r3, #0
}
 8004300:	4618      	mov	r0, r3
 8004302:	3710      	adds	r7, #16
 8004304:	46bd      	mov	sp, r7
 8004306:	bd80      	pop	{r7, pc}

08004308 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004308:	b580      	push	{r7, lr}
 800430a:	b084      	sub	sp, #16
 800430c:	af00      	add	r7, sp, #0
 800430e:	6078      	str	r0, [r7, #4]
 8004310:	460b      	mov	r3, r1
 8004312:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8004314:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004318:	2b00      	cmp	r3, #0
 800431a:	da0c      	bge.n	8004336 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800431c:	78fb      	ldrb	r3, [r7, #3]
 800431e:	f003 020f 	and.w	r2, r3, #15
 8004322:	4613      	mov	r3, r2
 8004324:	00db      	lsls	r3, r3, #3
 8004326:	4413      	add	r3, r2
 8004328:	009b      	lsls	r3, r3, #2
 800432a:	3310      	adds	r3, #16
 800432c:	687a      	ldr	r2, [r7, #4]
 800432e:	4413      	add	r3, r2
 8004330:	3304      	adds	r3, #4
 8004332:	60fb      	str	r3, [r7, #12]
 8004334:	e00c      	b.n	8004350 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004336:	78fb      	ldrb	r3, [r7, #3]
 8004338:	f003 020f 	and.w	r2, r3, #15
 800433c:	4613      	mov	r3, r2
 800433e:	00db      	lsls	r3, r3, #3
 8004340:	4413      	add	r3, r2
 8004342:	009b      	lsls	r3, r3, #2
 8004344:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004348:	687a      	ldr	r2, [r7, #4]
 800434a:	4413      	add	r3, r2
 800434c:	3304      	adds	r3, #4
 800434e:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	68f9      	ldr	r1, [r7, #12]
 8004356:	4618      	mov	r0, r3
 8004358:	f002 fe0e 	bl	8006f78 <USB_EPStopXfer>
 800435c:	4603      	mov	r3, r0
 800435e:	72fb      	strb	r3, [r7, #11]

  return ret;
 8004360:	7afb      	ldrb	r3, [r7, #11]
}
 8004362:	4618      	mov	r0, r3
 8004364:	3710      	adds	r7, #16
 8004366:	46bd      	mov	sp, r7
 8004368:	bd80      	pop	{r7, pc}

0800436a <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800436a:	b580      	push	{r7, lr}
 800436c:	b08a      	sub	sp, #40	@ 0x28
 800436e:	af02      	add	r7, sp, #8
 8004370:	6078      	str	r0, [r7, #4]
 8004372:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800437a:	697b      	ldr	r3, [r7, #20]
 800437c:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 800437e:	683a      	ldr	r2, [r7, #0]
 8004380:	4613      	mov	r3, r2
 8004382:	00db      	lsls	r3, r3, #3
 8004384:	4413      	add	r3, r2
 8004386:	009b      	lsls	r3, r3, #2
 8004388:	3310      	adds	r3, #16
 800438a:	687a      	ldr	r2, [r7, #4]
 800438c:	4413      	add	r3, r2
 800438e:	3304      	adds	r3, #4
 8004390:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	695a      	ldr	r2, [r3, #20]
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	691b      	ldr	r3, [r3, #16]
 800439a:	429a      	cmp	r2, r3
 800439c:	d901      	bls.n	80043a2 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 800439e:	2301      	movs	r3, #1
 80043a0:	e06b      	b.n	800447a <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	691a      	ldr	r2, [r3, #16]
 80043a6:	68fb      	ldr	r3, [r7, #12]
 80043a8:	695b      	ldr	r3, [r3, #20]
 80043aa:	1ad3      	subs	r3, r2, r3
 80043ac:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	689b      	ldr	r3, [r3, #8]
 80043b2:	69fa      	ldr	r2, [r7, #28]
 80043b4:	429a      	cmp	r2, r3
 80043b6:	d902      	bls.n	80043be <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	689b      	ldr	r3, [r3, #8]
 80043bc:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 80043be:	69fb      	ldr	r3, [r7, #28]
 80043c0:	3303      	adds	r3, #3
 80043c2:	089b      	lsrs	r3, r3, #2
 80043c4:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80043c6:	e02a      	b.n	800441e <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	691a      	ldr	r2, [r3, #16]
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	695b      	ldr	r3, [r3, #20]
 80043d0:	1ad3      	subs	r3, r2, r3
 80043d2:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	689b      	ldr	r3, [r3, #8]
 80043d8:	69fa      	ldr	r2, [r7, #28]
 80043da:	429a      	cmp	r2, r3
 80043dc:	d902      	bls.n	80043e4 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	689b      	ldr	r3, [r3, #8]
 80043e2:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 80043e4:	69fb      	ldr	r3, [r7, #28]
 80043e6:	3303      	adds	r3, #3
 80043e8:	089b      	lsrs	r3, r3, #2
 80043ea:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	68d9      	ldr	r1, [r3, #12]
 80043f0:	683b      	ldr	r3, [r7, #0]
 80043f2:	b2da      	uxtb	r2, r3
 80043f4:	69fb      	ldr	r3, [r7, #28]
 80043f6:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80043fc:	9300      	str	r3, [sp, #0]
 80043fe:	4603      	mov	r3, r0
 8004400:	6978      	ldr	r0, [r7, #20]
 8004402:	f002 fe63 	bl	80070cc <USB_WritePacket>

    ep->xfer_buff  += len;
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	68da      	ldr	r2, [r3, #12]
 800440a:	69fb      	ldr	r3, [r7, #28]
 800440c:	441a      	add	r2, r3
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8004412:	68fb      	ldr	r3, [r7, #12]
 8004414:	695a      	ldr	r2, [r3, #20]
 8004416:	69fb      	ldr	r3, [r7, #28]
 8004418:	441a      	add	r2, r3
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800441e:	683b      	ldr	r3, [r7, #0]
 8004420:	015a      	lsls	r2, r3, #5
 8004422:	693b      	ldr	r3, [r7, #16]
 8004424:	4413      	add	r3, r2
 8004426:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800442a:	699b      	ldr	r3, [r3, #24]
 800442c:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800442e:	69ba      	ldr	r2, [r7, #24]
 8004430:	429a      	cmp	r2, r3
 8004432:	d809      	bhi.n	8004448 <PCD_WriteEmptyTxFifo+0xde>
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	695a      	ldr	r2, [r3, #20]
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800443c:	429a      	cmp	r2, r3
 800443e:	d203      	bcs.n	8004448 <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	691b      	ldr	r3, [r3, #16]
 8004444:	2b00      	cmp	r3, #0
 8004446:	d1bf      	bne.n	80043c8 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	691a      	ldr	r2, [r3, #16]
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	695b      	ldr	r3, [r3, #20]
 8004450:	429a      	cmp	r2, r3
 8004452:	d811      	bhi.n	8004478 <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8004454:	683b      	ldr	r3, [r7, #0]
 8004456:	f003 030f 	and.w	r3, r3, #15
 800445a:	2201      	movs	r2, #1
 800445c:	fa02 f303 	lsl.w	r3, r2, r3
 8004460:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8004462:	693b      	ldr	r3, [r7, #16]
 8004464:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004468:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800446a:	68bb      	ldr	r3, [r7, #8]
 800446c:	43db      	mvns	r3, r3
 800446e:	6939      	ldr	r1, [r7, #16]
 8004470:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004474:	4013      	ands	r3, r2
 8004476:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 8004478:	2300      	movs	r3, #0
}
 800447a:	4618      	mov	r0, r3
 800447c:	3720      	adds	r7, #32
 800447e:	46bd      	mov	sp, r7
 8004480:	bd80      	pop	{r7, pc}
	...

08004484 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004484:	b580      	push	{r7, lr}
 8004486:	b088      	sub	sp, #32
 8004488:	af00      	add	r7, sp, #0
 800448a:	6078      	str	r0, [r7, #4]
 800448c:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004494:	69fb      	ldr	r3, [r7, #28]
 8004496:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8004498:	69fb      	ldr	r3, [r7, #28]
 800449a:	333c      	adds	r3, #60	@ 0x3c
 800449c:	3304      	adds	r3, #4
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80044a2:	683b      	ldr	r3, [r7, #0]
 80044a4:	015a      	lsls	r2, r3, #5
 80044a6:	69bb      	ldr	r3, [r7, #24]
 80044a8:	4413      	add	r3, r2
 80044aa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80044ae:	689b      	ldr	r3, [r3, #8]
 80044b0:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	799b      	ldrb	r3, [r3, #6]
 80044b6:	2b01      	cmp	r3, #1
 80044b8:	d17b      	bne.n	80045b2 <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 80044ba:	693b      	ldr	r3, [r7, #16]
 80044bc:	f003 0308 	and.w	r3, r3, #8
 80044c0:	2b00      	cmp	r3, #0
 80044c2:	d015      	beq.n	80044f0 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80044c4:	697b      	ldr	r3, [r7, #20]
 80044c6:	4a61      	ldr	r2, [pc, #388]	@ (800464c <PCD_EP_OutXfrComplete_int+0x1c8>)
 80044c8:	4293      	cmp	r3, r2
 80044ca:	f240 80b9 	bls.w	8004640 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80044ce:	693b      	ldr	r3, [r7, #16]
 80044d0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	f000 80b3 	beq.w	8004640 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80044da:	683b      	ldr	r3, [r7, #0]
 80044dc:	015a      	lsls	r2, r3, #5
 80044de:	69bb      	ldr	r3, [r7, #24]
 80044e0:	4413      	add	r3, r2
 80044e2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80044e6:	461a      	mov	r2, r3
 80044e8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80044ec:	6093      	str	r3, [r2, #8]
 80044ee:	e0a7      	b.n	8004640 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 80044f0:	693b      	ldr	r3, [r7, #16]
 80044f2:	f003 0320 	and.w	r3, r3, #32
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	d009      	beq.n	800450e <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80044fa:	683b      	ldr	r3, [r7, #0]
 80044fc:	015a      	lsls	r2, r3, #5
 80044fe:	69bb      	ldr	r3, [r7, #24]
 8004500:	4413      	add	r3, r2
 8004502:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004506:	461a      	mov	r2, r3
 8004508:	2320      	movs	r3, #32
 800450a:	6093      	str	r3, [r2, #8]
 800450c:	e098      	b.n	8004640 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 800450e:	693b      	ldr	r3, [r7, #16]
 8004510:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8004514:	2b00      	cmp	r3, #0
 8004516:	f040 8093 	bne.w	8004640 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800451a:	697b      	ldr	r3, [r7, #20]
 800451c:	4a4b      	ldr	r2, [pc, #300]	@ (800464c <PCD_EP_OutXfrComplete_int+0x1c8>)
 800451e:	4293      	cmp	r3, r2
 8004520:	d90f      	bls.n	8004542 <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8004522:	693b      	ldr	r3, [r7, #16]
 8004524:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004528:	2b00      	cmp	r3, #0
 800452a:	d00a      	beq.n	8004542 <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800452c:	683b      	ldr	r3, [r7, #0]
 800452e:	015a      	lsls	r2, r3, #5
 8004530:	69bb      	ldr	r3, [r7, #24]
 8004532:	4413      	add	r3, r2
 8004534:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004538:	461a      	mov	r2, r3
 800453a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800453e:	6093      	str	r3, [r2, #8]
 8004540:	e07e      	b.n	8004640 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 8004542:	683a      	ldr	r2, [r7, #0]
 8004544:	4613      	mov	r3, r2
 8004546:	00db      	lsls	r3, r3, #3
 8004548:	4413      	add	r3, r2
 800454a:	009b      	lsls	r3, r3, #2
 800454c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004550:	687a      	ldr	r2, [r7, #4]
 8004552:	4413      	add	r3, r2
 8004554:	3304      	adds	r3, #4
 8004556:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	6a1a      	ldr	r2, [r3, #32]
 800455c:	683b      	ldr	r3, [r7, #0]
 800455e:	0159      	lsls	r1, r3, #5
 8004560:	69bb      	ldr	r3, [r7, #24]
 8004562:	440b      	add	r3, r1
 8004564:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004568:	691b      	ldr	r3, [r3, #16]
 800456a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800456e:	1ad2      	subs	r2, r2, r3
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 8004574:	683b      	ldr	r3, [r7, #0]
 8004576:	2b00      	cmp	r3, #0
 8004578:	d114      	bne.n	80045a4 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	691b      	ldr	r3, [r3, #16]
 800457e:	2b00      	cmp	r3, #0
 8004580:	d109      	bne.n	8004596 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	6818      	ldr	r0, [r3, #0]
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800458c:	461a      	mov	r2, r3
 800458e:	2101      	movs	r1, #1
 8004590:	f003 f832 	bl	80075f8 <USB_EP0_OutStart>
 8004594:	e006      	b.n	80045a4 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8004596:	68fb      	ldr	r3, [r7, #12]
 8004598:	68da      	ldr	r2, [r3, #12]
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	695b      	ldr	r3, [r3, #20]
 800459e:	441a      	add	r2, r3
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80045a4:	683b      	ldr	r3, [r7, #0]
 80045a6:	b2db      	uxtb	r3, r3
 80045a8:	4619      	mov	r1, r3
 80045aa:	6878      	ldr	r0, [r7, #4]
 80045ac:	f005 fb14 	bl	8009bd8 <HAL_PCD_DataOutStageCallback>
 80045b0:	e046      	b.n	8004640 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 80045b2:	697b      	ldr	r3, [r7, #20]
 80045b4:	4a26      	ldr	r2, [pc, #152]	@ (8004650 <PCD_EP_OutXfrComplete_int+0x1cc>)
 80045b6:	4293      	cmp	r3, r2
 80045b8:	d124      	bne.n	8004604 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 80045ba:	693b      	ldr	r3, [r7, #16]
 80045bc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	d00a      	beq.n	80045da <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80045c4:	683b      	ldr	r3, [r7, #0]
 80045c6:	015a      	lsls	r2, r3, #5
 80045c8:	69bb      	ldr	r3, [r7, #24]
 80045ca:	4413      	add	r3, r2
 80045cc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80045d0:	461a      	mov	r2, r3
 80045d2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80045d6:	6093      	str	r3, [r2, #8]
 80045d8:	e032      	b.n	8004640 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80045da:	693b      	ldr	r3, [r7, #16]
 80045dc:	f003 0320 	and.w	r3, r3, #32
 80045e0:	2b00      	cmp	r3, #0
 80045e2:	d008      	beq.n	80045f6 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80045e4:	683b      	ldr	r3, [r7, #0]
 80045e6:	015a      	lsls	r2, r3, #5
 80045e8:	69bb      	ldr	r3, [r7, #24]
 80045ea:	4413      	add	r3, r2
 80045ec:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80045f0:	461a      	mov	r2, r3
 80045f2:	2320      	movs	r3, #32
 80045f4:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80045f6:	683b      	ldr	r3, [r7, #0]
 80045f8:	b2db      	uxtb	r3, r3
 80045fa:	4619      	mov	r1, r3
 80045fc:	6878      	ldr	r0, [r7, #4]
 80045fe:	f005 faeb 	bl	8009bd8 <HAL_PCD_DataOutStageCallback>
 8004602:	e01d      	b.n	8004640 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8004604:	683b      	ldr	r3, [r7, #0]
 8004606:	2b00      	cmp	r3, #0
 8004608:	d114      	bne.n	8004634 <PCD_EP_OutXfrComplete_int+0x1b0>
 800460a:	6879      	ldr	r1, [r7, #4]
 800460c:	683a      	ldr	r2, [r7, #0]
 800460e:	4613      	mov	r3, r2
 8004610:	00db      	lsls	r3, r3, #3
 8004612:	4413      	add	r3, r2
 8004614:	009b      	lsls	r3, r3, #2
 8004616:	440b      	add	r3, r1
 8004618:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	2b00      	cmp	r3, #0
 8004620:	d108      	bne.n	8004634 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	6818      	ldr	r0, [r3, #0]
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800462c:	461a      	mov	r2, r3
 800462e:	2100      	movs	r1, #0
 8004630:	f002 ffe2 	bl	80075f8 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004634:	683b      	ldr	r3, [r7, #0]
 8004636:	b2db      	uxtb	r3, r3
 8004638:	4619      	mov	r1, r3
 800463a:	6878      	ldr	r0, [r7, #4]
 800463c:	f005 facc 	bl	8009bd8 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8004640:	2300      	movs	r3, #0
}
 8004642:	4618      	mov	r0, r3
 8004644:	3720      	adds	r7, #32
 8004646:	46bd      	mov	sp, r7
 8004648:	bd80      	pop	{r7, pc}
 800464a:	bf00      	nop
 800464c:	4f54300a 	.word	0x4f54300a
 8004650:	4f54310a 	.word	0x4f54310a

08004654 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004654:	b580      	push	{r7, lr}
 8004656:	b086      	sub	sp, #24
 8004658:	af00      	add	r7, sp, #0
 800465a:	6078      	str	r0, [r7, #4]
 800465c:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004664:	697b      	ldr	r3, [r7, #20]
 8004666:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8004668:	697b      	ldr	r3, [r7, #20]
 800466a:	333c      	adds	r3, #60	@ 0x3c
 800466c:	3304      	adds	r3, #4
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8004672:	683b      	ldr	r3, [r7, #0]
 8004674:	015a      	lsls	r2, r3, #5
 8004676:	693b      	ldr	r3, [r7, #16]
 8004678:	4413      	add	r3, r2
 800467a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800467e:	689b      	ldr	r3, [r3, #8]
 8004680:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	4a15      	ldr	r2, [pc, #84]	@ (80046dc <PCD_EP_OutSetupPacket_int+0x88>)
 8004686:	4293      	cmp	r3, r2
 8004688:	d90e      	bls.n	80046a8 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800468a:	68bb      	ldr	r3, [r7, #8]
 800468c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004690:	2b00      	cmp	r3, #0
 8004692:	d009      	beq.n	80046a8 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004694:	683b      	ldr	r3, [r7, #0]
 8004696:	015a      	lsls	r2, r3, #5
 8004698:	693b      	ldr	r3, [r7, #16]
 800469a:	4413      	add	r3, r2
 800469c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80046a0:	461a      	mov	r2, r3
 80046a2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80046a6:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 80046a8:	6878      	ldr	r0, [r7, #4]
 80046aa:	f005 fa83 	bl	8009bb4 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	4a0a      	ldr	r2, [pc, #40]	@ (80046dc <PCD_EP_OutSetupPacket_int+0x88>)
 80046b2:	4293      	cmp	r3, r2
 80046b4:	d90c      	bls.n	80046d0 <PCD_EP_OutSetupPacket_int+0x7c>
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	799b      	ldrb	r3, [r3, #6]
 80046ba:	2b01      	cmp	r3, #1
 80046bc:	d108      	bne.n	80046d0 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	6818      	ldr	r0, [r3, #0]
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80046c8:	461a      	mov	r2, r3
 80046ca:	2101      	movs	r1, #1
 80046cc:	f002 ff94 	bl	80075f8 <USB_EP0_OutStart>
  }

  return HAL_OK;
 80046d0:	2300      	movs	r3, #0
}
 80046d2:	4618      	mov	r0, r3
 80046d4:	3718      	adds	r7, #24
 80046d6:	46bd      	mov	sp, r7
 80046d8:	bd80      	pop	{r7, pc}
 80046da:	bf00      	nop
 80046dc:	4f54300a 	.word	0x4f54300a

080046e0 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 80046e0:	b480      	push	{r7}
 80046e2:	b085      	sub	sp, #20
 80046e4:	af00      	add	r7, sp, #0
 80046e6:	6078      	str	r0, [r7, #4]
 80046e8:	460b      	mov	r3, r1
 80046ea:	70fb      	strb	r3, [r7, #3]
 80046ec:	4613      	mov	r3, r2
 80046ee:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046f6:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 80046f8:	78fb      	ldrb	r3, [r7, #3]
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	d107      	bne.n	800470e <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 80046fe:	883b      	ldrh	r3, [r7, #0]
 8004700:	0419      	lsls	r1, r3, #16
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	68ba      	ldr	r2, [r7, #8]
 8004708:	430a      	orrs	r2, r1
 800470a:	629a      	str	r2, [r3, #40]	@ 0x28
 800470c:	e028      	b.n	8004760 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004714:	0c1b      	lsrs	r3, r3, #16
 8004716:	68ba      	ldr	r2, [r7, #8]
 8004718:	4413      	add	r3, r2
 800471a:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800471c:	2300      	movs	r3, #0
 800471e:	73fb      	strb	r3, [r7, #15]
 8004720:	e00d      	b.n	800473e <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	681a      	ldr	r2, [r3, #0]
 8004726:	7bfb      	ldrb	r3, [r7, #15]
 8004728:	3340      	adds	r3, #64	@ 0x40
 800472a:	009b      	lsls	r3, r3, #2
 800472c:	4413      	add	r3, r2
 800472e:	685b      	ldr	r3, [r3, #4]
 8004730:	0c1b      	lsrs	r3, r3, #16
 8004732:	68ba      	ldr	r2, [r7, #8]
 8004734:	4413      	add	r3, r2
 8004736:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8004738:	7bfb      	ldrb	r3, [r7, #15]
 800473a:	3301      	adds	r3, #1
 800473c:	73fb      	strb	r3, [r7, #15]
 800473e:	7bfa      	ldrb	r2, [r7, #15]
 8004740:	78fb      	ldrb	r3, [r7, #3]
 8004742:	3b01      	subs	r3, #1
 8004744:	429a      	cmp	r2, r3
 8004746:	d3ec      	bcc.n	8004722 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8004748:	883b      	ldrh	r3, [r7, #0]
 800474a:	0418      	lsls	r0, r3, #16
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	6819      	ldr	r1, [r3, #0]
 8004750:	78fb      	ldrb	r3, [r7, #3]
 8004752:	3b01      	subs	r3, #1
 8004754:	68ba      	ldr	r2, [r7, #8]
 8004756:	4302      	orrs	r2, r0
 8004758:	3340      	adds	r3, #64	@ 0x40
 800475a:	009b      	lsls	r3, r3, #2
 800475c:	440b      	add	r3, r1
 800475e:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8004760:	2300      	movs	r3, #0
}
 8004762:	4618      	mov	r0, r3
 8004764:	3714      	adds	r7, #20
 8004766:	46bd      	mov	sp, r7
 8004768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800476c:	4770      	bx	lr

0800476e <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 800476e:	b480      	push	{r7}
 8004770:	b083      	sub	sp, #12
 8004772:	af00      	add	r7, sp, #0
 8004774:	6078      	str	r0, [r7, #4]
 8004776:	460b      	mov	r3, r1
 8004778:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	887a      	ldrh	r2, [r7, #2]
 8004780:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8004782:	2300      	movs	r3, #0
}
 8004784:	4618      	mov	r0, r3
 8004786:	370c      	adds	r7, #12
 8004788:	46bd      	mov	sp, r7
 800478a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800478e:	4770      	bx	lr

08004790 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8004790:	b480      	push	{r7}
 8004792:	b083      	sub	sp, #12
 8004794:	af00      	add	r7, sp, #0
 8004796:	6078      	str	r0, [r7, #4]
 8004798:	460b      	mov	r3, r1
 800479a:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 800479c:	bf00      	nop
 800479e:	370c      	adds	r7, #12
 80047a0:	46bd      	mov	sp, r7
 80047a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047a6:	4770      	bx	lr

080047a8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80047a8:	b580      	push	{r7, lr}
 80047aa:	b086      	sub	sp, #24
 80047ac:	af00      	add	r7, sp, #0
 80047ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	d101      	bne.n	80047ba <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80047b6:	2301      	movs	r3, #1
 80047b8:	e267      	b.n	8004c8a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	f003 0301 	and.w	r3, r3, #1
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	d075      	beq.n	80048b2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80047c6:	4b88      	ldr	r3, [pc, #544]	@ (80049e8 <HAL_RCC_OscConfig+0x240>)
 80047c8:	689b      	ldr	r3, [r3, #8]
 80047ca:	f003 030c 	and.w	r3, r3, #12
 80047ce:	2b04      	cmp	r3, #4
 80047d0:	d00c      	beq.n	80047ec <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80047d2:	4b85      	ldr	r3, [pc, #532]	@ (80049e8 <HAL_RCC_OscConfig+0x240>)
 80047d4:	689b      	ldr	r3, [r3, #8]
 80047d6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80047da:	2b08      	cmp	r3, #8
 80047dc:	d112      	bne.n	8004804 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80047de:	4b82      	ldr	r3, [pc, #520]	@ (80049e8 <HAL_RCC_OscConfig+0x240>)
 80047e0:	685b      	ldr	r3, [r3, #4]
 80047e2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80047e6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80047ea:	d10b      	bne.n	8004804 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80047ec:	4b7e      	ldr	r3, [pc, #504]	@ (80049e8 <HAL_RCC_OscConfig+0x240>)
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80047f4:	2b00      	cmp	r3, #0
 80047f6:	d05b      	beq.n	80048b0 <HAL_RCC_OscConfig+0x108>
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	685b      	ldr	r3, [r3, #4]
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	d157      	bne.n	80048b0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004800:	2301      	movs	r3, #1
 8004802:	e242      	b.n	8004c8a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	685b      	ldr	r3, [r3, #4]
 8004808:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800480c:	d106      	bne.n	800481c <HAL_RCC_OscConfig+0x74>
 800480e:	4b76      	ldr	r3, [pc, #472]	@ (80049e8 <HAL_RCC_OscConfig+0x240>)
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	4a75      	ldr	r2, [pc, #468]	@ (80049e8 <HAL_RCC_OscConfig+0x240>)
 8004814:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004818:	6013      	str	r3, [r2, #0]
 800481a:	e01d      	b.n	8004858 <HAL_RCC_OscConfig+0xb0>
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	685b      	ldr	r3, [r3, #4]
 8004820:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004824:	d10c      	bne.n	8004840 <HAL_RCC_OscConfig+0x98>
 8004826:	4b70      	ldr	r3, [pc, #448]	@ (80049e8 <HAL_RCC_OscConfig+0x240>)
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	4a6f      	ldr	r2, [pc, #444]	@ (80049e8 <HAL_RCC_OscConfig+0x240>)
 800482c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004830:	6013      	str	r3, [r2, #0]
 8004832:	4b6d      	ldr	r3, [pc, #436]	@ (80049e8 <HAL_RCC_OscConfig+0x240>)
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	4a6c      	ldr	r2, [pc, #432]	@ (80049e8 <HAL_RCC_OscConfig+0x240>)
 8004838:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800483c:	6013      	str	r3, [r2, #0]
 800483e:	e00b      	b.n	8004858 <HAL_RCC_OscConfig+0xb0>
 8004840:	4b69      	ldr	r3, [pc, #420]	@ (80049e8 <HAL_RCC_OscConfig+0x240>)
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	4a68      	ldr	r2, [pc, #416]	@ (80049e8 <HAL_RCC_OscConfig+0x240>)
 8004846:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800484a:	6013      	str	r3, [r2, #0]
 800484c:	4b66      	ldr	r3, [pc, #408]	@ (80049e8 <HAL_RCC_OscConfig+0x240>)
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	4a65      	ldr	r2, [pc, #404]	@ (80049e8 <HAL_RCC_OscConfig+0x240>)
 8004852:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004856:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	685b      	ldr	r3, [r3, #4]
 800485c:	2b00      	cmp	r3, #0
 800485e:	d013      	beq.n	8004888 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004860:	f7fd f946 	bl	8001af0 <HAL_GetTick>
 8004864:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004866:	e008      	b.n	800487a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004868:	f7fd f942 	bl	8001af0 <HAL_GetTick>
 800486c:	4602      	mov	r2, r0
 800486e:	693b      	ldr	r3, [r7, #16]
 8004870:	1ad3      	subs	r3, r2, r3
 8004872:	2b64      	cmp	r3, #100	@ 0x64
 8004874:	d901      	bls.n	800487a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004876:	2303      	movs	r3, #3
 8004878:	e207      	b.n	8004c8a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800487a:	4b5b      	ldr	r3, [pc, #364]	@ (80049e8 <HAL_RCC_OscConfig+0x240>)
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004882:	2b00      	cmp	r3, #0
 8004884:	d0f0      	beq.n	8004868 <HAL_RCC_OscConfig+0xc0>
 8004886:	e014      	b.n	80048b2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004888:	f7fd f932 	bl	8001af0 <HAL_GetTick>
 800488c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800488e:	e008      	b.n	80048a2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004890:	f7fd f92e 	bl	8001af0 <HAL_GetTick>
 8004894:	4602      	mov	r2, r0
 8004896:	693b      	ldr	r3, [r7, #16]
 8004898:	1ad3      	subs	r3, r2, r3
 800489a:	2b64      	cmp	r3, #100	@ 0x64
 800489c:	d901      	bls.n	80048a2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800489e:	2303      	movs	r3, #3
 80048a0:	e1f3      	b.n	8004c8a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80048a2:	4b51      	ldr	r3, [pc, #324]	@ (80049e8 <HAL_RCC_OscConfig+0x240>)
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	d1f0      	bne.n	8004890 <HAL_RCC_OscConfig+0xe8>
 80048ae:	e000      	b.n	80048b2 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80048b0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	f003 0302 	and.w	r3, r3, #2
 80048ba:	2b00      	cmp	r3, #0
 80048bc:	d063      	beq.n	8004986 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80048be:	4b4a      	ldr	r3, [pc, #296]	@ (80049e8 <HAL_RCC_OscConfig+0x240>)
 80048c0:	689b      	ldr	r3, [r3, #8]
 80048c2:	f003 030c 	and.w	r3, r3, #12
 80048c6:	2b00      	cmp	r3, #0
 80048c8:	d00b      	beq.n	80048e2 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80048ca:	4b47      	ldr	r3, [pc, #284]	@ (80049e8 <HAL_RCC_OscConfig+0x240>)
 80048cc:	689b      	ldr	r3, [r3, #8]
 80048ce:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80048d2:	2b08      	cmp	r3, #8
 80048d4:	d11c      	bne.n	8004910 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80048d6:	4b44      	ldr	r3, [pc, #272]	@ (80049e8 <HAL_RCC_OscConfig+0x240>)
 80048d8:	685b      	ldr	r3, [r3, #4]
 80048da:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80048de:	2b00      	cmp	r3, #0
 80048e0:	d116      	bne.n	8004910 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80048e2:	4b41      	ldr	r3, [pc, #260]	@ (80049e8 <HAL_RCC_OscConfig+0x240>)
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	f003 0302 	and.w	r3, r3, #2
 80048ea:	2b00      	cmp	r3, #0
 80048ec:	d005      	beq.n	80048fa <HAL_RCC_OscConfig+0x152>
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	68db      	ldr	r3, [r3, #12]
 80048f2:	2b01      	cmp	r3, #1
 80048f4:	d001      	beq.n	80048fa <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80048f6:	2301      	movs	r3, #1
 80048f8:	e1c7      	b.n	8004c8a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80048fa:	4b3b      	ldr	r3, [pc, #236]	@ (80049e8 <HAL_RCC_OscConfig+0x240>)
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	691b      	ldr	r3, [r3, #16]
 8004906:	00db      	lsls	r3, r3, #3
 8004908:	4937      	ldr	r1, [pc, #220]	@ (80049e8 <HAL_RCC_OscConfig+0x240>)
 800490a:	4313      	orrs	r3, r2
 800490c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800490e:	e03a      	b.n	8004986 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	68db      	ldr	r3, [r3, #12]
 8004914:	2b00      	cmp	r3, #0
 8004916:	d020      	beq.n	800495a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004918:	4b34      	ldr	r3, [pc, #208]	@ (80049ec <HAL_RCC_OscConfig+0x244>)
 800491a:	2201      	movs	r2, #1
 800491c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800491e:	f7fd f8e7 	bl	8001af0 <HAL_GetTick>
 8004922:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004924:	e008      	b.n	8004938 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004926:	f7fd f8e3 	bl	8001af0 <HAL_GetTick>
 800492a:	4602      	mov	r2, r0
 800492c:	693b      	ldr	r3, [r7, #16]
 800492e:	1ad3      	subs	r3, r2, r3
 8004930:	2b02      	cmp	r3, #2
 8004932:	d901      	bls.n	8004938 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004934:	2303      	movs	r3, #3
 8004936:	e1a8      	b.n	8004c8a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004938:	4b2b      	ldr	r3, [pc, #172]	@ (80049e8 <HAL_RCC_OscConfig+0x240>)
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	f003 0302 	and.w	r3, r3, #2
 8004940:	2b00      	cmp	r3, #0
 8004942:	d0f0      	beq.n	8004926 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004944:	4b28      	ldr	r3, [pc, #160]	@ (80049e8 <HAL_RCC_OscConfig+0x240>)
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	691b      	ldr	r3, [r3, #16]
 8004950:	00db      	lsls	r3, r3, #3
 8004952:	4925      	ldr	r1, [pc, #148]	@ (80049e8 <HAL_RCC_OscConfig+0x240>)
 8004954:	4313      	orrs	r3, r2
 8004956:	600b      	str	r3, [r1, #0]
 8004958:	e015      	b.n	8004986 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800495a:	4b24      	ldr	r3, [pc, #144]	@ (80049ec <HAL_RCC_OscConfig+0x244>)
 800495c:	2200      	movs	r2, #0
 800495e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004960:	f7fd f8c6 	bl	8001af0 <HAL_GetTick>
 8004964:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004966:	e008      	b.n	800497a <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004968:	f7fd f8c2 	bl	8001af0 <HAL_GetTick>
 800496c:	4602      	mov	r2, r0
 800496e:	693b      	ldr	r3, [r7, #16]
 8004970:	1ad3      	subs	r3, r2, r3
 8004972:	2b02      	cmp	r3, #2
 8004974:	d901      	bls.n	800497a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004976:	2303      	movs	r3, #3
 8004978:	e187      	b.n	8004c8a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800497a:	4b1b      	ldr	r3, [pc, #108]	@ (80049e8 <HAL_RCC_OscConfig+0x240>)
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	f003 0302 	and.w	r3, r3, #2
 8004982:	2b00      	cmp	r3, #0
 8004984:	d1f0      	bne.n	8004968 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	f003 0308 	and.w	r3, r3, #8
 800498e:	2b00      	cmp	r3, #0
 8004990:	d036      	beq.n	8004a00 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	695b      	ldr	r3, [r3, #20]
 8004996:	2b00      	cmp	r3, #0
 8004998:	d016      	beq.n	80049c8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800499a:	4b15      	ldr	r3, [pc, #84]	@ (80049f0 <HAL_RCC_OscConfig+0x248>)
 800499c:	2201      	movs	r2, #1
 800499e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80049a0:	f7fd f8a6 	bl	8001af0 <HAL_GetTick>
 80049a4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80049a6:	e008      	b.n	80049ba <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80049a8:	f7fd f8a2 	bl	8001af0 <HAL_GetTick>
 80049ac:	4602      	mov	r2, r0
 80049ae:	693b      	ldr	r3, [r7, #16]
 80049b0:	1ad3      	subs	r3, r2, r3
 80049b2:	2b02      	cmp	r3, #2
 80049b4:	d901      	bls.n	80049ba <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80049b6:	2303      	movs	r3, #3
 80049b8:	e167      	b.n	8004c8a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80049ba:	4b0b      	ldr	r3, [pc, #44]	@ (80049e8 <HAL_RCC_OscConfig+0x240>)
 80049bc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80049be:	f003 0302 	and.w	r3, r3, #2
 80049c2:	2b00      	cmp	r3, #0
 80049c4:	d0f0      	beq.n	80049a8 <HAL_RCC_OscConfig+0x200>
 80049c6:	e01b      	b.n	8004a00 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80049c8:	4b09      	ldr	r3, [pc, #36]	@ (80049f0 <HAL_RCC_OscConfig+0x248>)
 80049ca:	2200      	movs	r2, #0
 80049cc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80049ce:	f7fd f88f 	bl	8001af0 <HAL_GetTick>
 80049d2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80049d4:	e00e      	b.n	80049f4 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80049d6:	f7fd f88b 	bl	8001af0 <HAL_GetTick>
 80049da:	4602      	mov	r2, r0
 80049dc:	693b      	ldr	r3, [r7, #16]
 80049de:	1ad3      	subs	r3, r2, r3
 80049e0:	2b02      	cmp	r3, #2
 80049e2:	d907      	bls.n	80049f4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80049e4:	2303      	movs	r3, #3
 80049e6:	e150      	b.n	8004c8a <HAL_RCC_OscConfig+0x4e2>
 80049e8:	40023800 	.word	0x40023800
 80049ec:	42470000 	.word	0x42470000
 80049f0:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80049f4:	4b88      	ldr	r3, [pc, #544]	@ (8004c18 <HAL_RCC_OscConfig+0x470>)
 80049f6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80049f8:	f003 0302 	and.w	r3, r3, #2
 80049fc:	2b00      	cmp	r3, #0
 80049fe:	d1ea      	bne.n	80049d6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	f003 0304 	and.w	r3, r3, #4
 8004a08:	2b00      	cmp	r3, #0
 8004a0a:	f000 8097 	beq.w	8004b3c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004a0e:	2300      	movs	r3, #0
 8004a10:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004a12:	4b81      	ldr	r3, [pc, #516]	@ (8004c18 <HAL_RCC_OscConfig+0x470>)
 8004a14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a16:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004a1a:	2b00      	cmp	r3, #0
 8004a1c:	d10f      	bne.n	8004a3e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004a1e:	2300      	movs	r3, #0
 8004a20:	60bb      	str	r3, [r7, #8]
 8004a22:	4b7d      	ldr	r3, [pc, #500]	@ (8004c18 <HAL_RCC_OscConfig+0x470>)
 8004a24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a26:	4a7c      	ldr	r2, [pc, #496]	@ (8004c18 <HAL_RCC_OscConfig+0x470>)
 8004a28:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004a2c:	6413      	str	r3, [r2, #64]	@ 0x40
 8004a2e:	4b7a      	ldr	r3, [pc, #488]	@ (8004c18 <HAL_RCC_OscConfig+0x470>)
 8004a30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a32:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004a36:	60bb      	str	r3, [r7, #8]
 8004a38:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004a3a:	2301      	movs	r3, #1
 8004a3c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004a3e:	4b77      	ldr	r3, [pc, #476]	@ (8004c1c <HAL_RCC_OscConfig+0x474>)
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	d118      	bne.n	8004a7c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004a4a:	4b74      	ldr	r3, [pc, #464]	@ (8004c1c <HAL_RCC_OscConfig+0x474>)
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	4a73      	ldr	r2, [pc, #460]	@ (8004c1c <HAL_RCC_OscConfig+0x474>)
 8004a50:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004a54:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004a56:	f7fd f84b 	bl	8001af0 <HAL_GetTick>
 8004a5a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004a5c:	e008      	b.n	8004a70 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004a5e:	f7fd f847 	bl	8001af0 <HAL_GetTick>
 8004a62:	4602      	mov	r2, r0
 8004a64:	693b      	ldr	r3, [r7, #16]
 8004a66:	1ad3      	subs	r3, r2, r3
 8004a68:	2b02      	cmp	r3, #2
 8004a6a:	d901      	bls.n	8004a70 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004a6c:	2303      	movs	r3, #3
 8004a6e:	e10c      	b.n	8004c8a <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004a70:	4b6a      	ldr	r3, [pc, #424]	@ (8004c1c <HAL_RCC_OscConfig+0x474>)
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004a78:	2b00      	cmp	r3, #0
 8004a7a:	d0f0      	beq.n	8004a5e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	689b      	ldr	r3, [r3, #8]
 8004a80:	2b01      	cmp	r3, #1
 8004a82:	d106      	bne.n	8004a92 <HAL_RCC_OscConfig+0x2ea>
 8004a84:	4b64      	ldr	r3, [pc, #400]	@ (8004c18 <HAL_RCC_OscConfig+0x470>)
 8004a86:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004a88:	4a63      	ldr	r2, [pc, #396]	@ (8004c18 <HAL_RCC_OscConfig+0x470>)
 8004a8a:	f043 0301 	orr.w	r3, r3, #1
 8004a8e:	6713      	str	r3, [r2, #112]	@ 0x70
 8004a90:	e01c      	b.n	8004acc <HAL_RCC_OscConfig+0x324>
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	689b      	ldr	r3, [r3, #8]
 8004a96:	2b05      	cmp	r3, #5
 8004a98:	d10c      	bne.n	8004ab4 <HAL_RCC_OscConfig+0x30c>
 8004a9a:	4b5f      	ldr	r3, [pc, #380]	@ (8004c18 <HAL_RCC_OscConfig+0x470>)
 8004a9c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004a9e:	4a5e      	ldr	r2, [pc, #376]	@ (8004c18 <HAL_RCC_OscConfig+0x470>)
 8004aa0:	f043 0304 	orr.w	r3, r3, #4
 8004aa4:	6713      	str	r3, [r2, #112]	@ 0x70
 8004aa6:	4b5c      	ldr	r3, [pc, #368]	@ (8004c18 <HAL_RCC_OscConfig+0x470>)
 8004aa8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004aaa:	4a5b      	ldr	r2, [pc, #364]	@ (8004c18 <HAL_RCC_OscConfig+0x470>)
 8004aac:	f043 0301 	orr.w	r3, r3, #1
 8004ab0:	6713      	str	r3, [r2, #112]	@ 0x70
 8004ab2:	e00b      	b.n	8004acc <HAL_RCC_OscConfig+0x324>
 8004ab4:	4b58      	ldr	r3, [pc, #352]	@ (8004c18 <HAL_RCC_OscConfig+0x470>)
 8004ab6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004ab8:	4a57      	ldr	r2, [pc, #348]	@ (8004c18 <HAL_RCC_OscConfig+0x470>)
 8004aba:	f023 0301 	bic.w	r3, r3, #1
 8004abe:	6713      	str	r3, [r2, #112]	@ 0x70
 8004ac0:	4b55      	ldr	r3, [pc, #340]	@ (8004c18 <HAL_RCC_OscConfig+0x470>)
 8004ac2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004ac4:	4a54      	ldr	r2, [pc, #336]	@ (8004c18 <HAL_RCC_OscConfig+0x470>)
 8004ac6:	f023 0304 	bic.w	r3, r3, #4
 8004aca:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	689b      	ldr	r3, [r3, #8]
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	d015      	beq.n	8004b00 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004ad4:	f7fd f80c 	bl	8001af0 <HAL_GetTick>
 8004ad8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004ada:	e00a      	b.n	8004af2 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004adc:	f7fd f808 	bl	8001af0 <HAL_GetTick>
 8004ae0:	4602      	mov	r2, r0
 8004ae2:	693b      	ldr	r3, [r7, #16]
 8004ae4:	1ad3      	subs	r3, r2, r3
 8004ae6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004aea:	4293      	cmp	r3, r2
 8004aec:	d901      	bls.n	8004af2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8004aee:	2303      	movs	r3, #3
 8004af0:	e0cb      	b.n	8004c8a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004af2:	4b49      	ldr	r3, [pc, #292]	@ (8004c18 <HAL_RCC_OscConfig+0x470>)
 8004af4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004af6:	f003 0302 	and.w	r3, r3, #2
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	d0ee      	beq.n	8004adc <HAL_RCC_OscConfig+0x334>
 8004afe:	e014      	b.n	8004b2a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004b00:	f7fc fff6 	bl	8001af0 <HAL_GetTick>
 8004b04:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004b06:	e00a      	b.n	8004b1e <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004b08:	f7fc fff2 	bl	8001af0 <HAL_GetTick>
 8004b0c:	4602      	mov	r2, r0
 8004b0e:	693b      	ldr	r3, [r7, #16]
 8004b10:	1ad3      	subs	r3, r2, r3
 8004b12:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004b16:	4293      	cmp	r3, r2
 8004b18:	d901      	bls.n	8004b1e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004b1a:	2303      	movs	r3, #3
 8004b1c:	e0b5      	b.n	8004c8a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004b1e:	4b3e      	ldr	r3, [pc, #248]	@ (8004c18 <HAL_RCC_OscConfig+0x470>)
 8004b20:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004b22:	f003 0302 	and.w	r3, r3, #2
 8004b26:	2b00      	cmp	r3, #0
 8004b28:	d1ee      	bne.n	8004b08 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004b2a:	7dfb      	ldrb	r3, [r7, #23]
 8004b2c:	2b01      	cmp	r3, #1
 8004b2e:	d105      	bne.n	8004b3c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004b30:	4b39      	ldr	r3, [pc, #228]	@ (8004c18 <HAL_RCC_OscConfig+0x470>)
 8004b32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b34:	4a38      	ldr	r2, [pc, #224]	@ (8004c18 <HAL_RCC_OscConfig+0x470>)
 8004b36:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004b3a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	699b      	ldr	r3, [r3, #24]
 8004b40:	2b00      	cmp	r3, #0
 8004b42:	f000 80a1 	beq.w	8004c88 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004b46:	4b34      	ldr	r3, [pc, #208]	@ (8004c18 <HAL_RCC_OscConfig+0x470>)
 8004b48:	689b      	ldr	r3, [r3, #8]
 8004b4a:	f003 030c 	and.w	r3, r3, #12
 8004b4e:	2b08      	cmp	r3, #8
 8004b50:	d05c      	beq.n	8004c0c <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	699b      	ldr	r3, [r3, #24]
 8004b56:	2b02      	cmp	r3, #2
 8004b58:	d141      	bne.n	8004bde <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004b5a:	4b31      	ldr	r3, [pc, #196]	@ (8004c20 <HAL_RCC_OscConfig+0x478>)
 8004b5c:	2200      	movs	r2, #0
 8004b5e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004b60:	f7fc ffc6 	bl	8001af0 <HAL_GetTick>
 8004b64:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004b66:	e008      	b.n	8004b7a <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004b68:	f7fc ffc2 	bl	8001af0 <HAL_GetTick>
 8004b6c:	4602      	mov	r2, r0
 8004b6e:	693b      	ldr	r3, [r7, #16]
 8004b70:	1ad3      	subs	r3, r2, r3
 8004b72:	2b02      	cmp	r3, #2
 8004b74:	d901      	bls.n	8004b7a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004b76:	2303      	movs	r3, #3
 8004b78:	e087      	b.n	8004c8a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004b7a:	4b27      	ldr	r3, [pc, #156]	@ (8004c18 <HAL_RCC_OscConfig+0x470>)
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004b82:	2b00      	cmp	r3, #0
 8004b84:	d1f0      	bne.n	8004b68 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	69da      	ldr	r2, [r3, #28]
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	6a1b      	ldr	r3, [r3, #32]
 8004b8e:	431a      	orrs	r2, r3
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b94:	019b      	lsls	r3, r3, #6
 8004b96:	431a      	orrs	r2, r3
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b9c:	085b      	lsrs	r3, r3, #1
 8004b9e:	3b01      	subs	r3, #1
 8004ba0:	041b      	lsls	r3, r3, #16
 8004ba2:	431a      	orrs	r2, r3
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ba8:	061b      	lsls	r3, r3, #24
 8004baa:	491b      	ldr	r1, [pc, #108]	@ (8004c18 <HAL_RCC_OscConfig+0x470>)
 8004bac:	4313      	orrs	r3, r2
 8004bae:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004bb0:	4b1b      	ldr	r3, [pc, #108]	@ (8004c20 <HAL_RCC_OscConfig+0x478>)
 8004bb2:	2201      	movs	r2, #1
 8004bb4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004bb6:	f7fc ff9b 	bl	8001af0 <HAL_GetTick>
 8004bba:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004bbc:	e008      	b.n	8004bd0 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004bbe:	f7fc ff97 	bl	8001af0 <HAL_GetTick>
 8004bc2:	4602      	mov	r2, r0
 8004bc4:	693b      	ldr	r3, [r7, #16]
 8004bc6:	1ad3      	subs	r3, r2, r3
 8004bc8:	2b02      	cmp	r3, #2
 8004bca:	d901      	bls.n	8004bd0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004bcc:	2303      	movs	r3, #3
 8004bce:	e05c      	b.n	8004c8a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004bd0:	4b11      	ldr	r3, [pc, #68]	@ (8004c18 <HAL_RCC_OscConfig+0x470>)
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004bd8:	2b00      	cmp	r3, #0
 8004bda:	d0f0      	beq.n	8004bbe <HAL_RCC_OscConfig+0x416>
 8004bdc:	e054      	b.n	8004c88 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004bde:	4b10      	ldr	r3, [pc, #64]	@ (8004c20 <HAL_RCC_OscConfig+0x478>)
 8004be0:	2200      	movs	r2, #0
 8004be2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004be4:	f7fc ff84 	bl	8001af0 <HAL_GetTick>
 8004be8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004bea:	e008      	b.n	8004bfe <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004bec:	f7fc ff80 	bl	8001af0 <HAL_GetTick>
 8004bf0:	4602      	mov	r2, r0
 8004bf2:	693b      	ldr	r3, [r7, #16]
 8004bf4:	1ad3      	subs	r3, r2, r3
 8004bf6:	2b02      	cmp	r3, #2
 8004bf8:	d901      	bls.n	8004bfe <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8004bfa:	2303      	movs	r3, #3
 8004bfc:	e045      	b.n	8004c8a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004bfe:	4b06      	ldr	r3, [pc, #24]	@ (8004c18 <HAL_RCC_OscConfig+0x470>)
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004c06:	2b00      	cmp	r3, #0
 8004c08:	d1f0      	bne.n	8004bec <HAL_RCC_OscConfig+0x444>
 8004c0a:	e03d      	b.n	8004c88 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	699b      	ldr	r3, [r3, #24]
 8004c10:	2b01      	cmp	r3, #1
 8004c12:	d107      	bne.n	8004c24 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004c14:	2301      	movs	r3, #1
 8004c16:	e038      	b.n	8004c8a <HAL_RCC_OscConfig+0x4e2>
 8004c18:	40023800 	.word	0x40023800
 8004c1c:	40007000 	.word	0x40007000
 8004c20:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004c24:	4b1b      	ldr	r3, [pc, #108]	@ (8004c94 <HAL_RCC_OscConfig+0x4ec>)
 8004c26:	685b      	ldr	r3, [r3, #4]
 8004c28:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	699b      	ldr	r3, [r3, #24]
 8004c2e:	2b01      	cmp	r3, #1
 8004c30:	d028      	beq.n	8004c84 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004c32:	68fb      	ldr	r3, [r7, #12]
 8004c34:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004c3c:	429a      	cmp	r2, r3
 8004c3e:	d121      	bne.n	8004c84 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004c4a:	429a      	cmp	r2, r3
 8004c4c:	d11a      	bne.n	8004c84 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004c4e:	68fa      	ldr	r2, [r7, #12]
 8004c50:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004c54:	4013      	ands	r3, r2
 8004c56:	687a      	ldr	r2, [r7, #4]
 8004c58:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004c5a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004c5c:	4293      	cmp	r3, r2
 8004c5e:	d111      	bne.n	8004c84 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c6a:	085b      	lsrs	r3, r3, #1
 8004c6c:	3b01      	subs	r3, #1
 8004c6e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004c70:	429a      	cmp	r2, r3
 8004c72:	d107      	bne.n	8004c84 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c7e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004c80:	429a      	cmp	r2, r3
 8004c82:	d001      	beq.n	8004c88 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8004c84:	2301      	movs	r3, #1
 8004c86:	e000      	b.n	8004c8a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004c88:	2300      	movs	r3, #0
}
 8004c8a:	4618      	mov	r0, r3
 8004c8c:	3718      	adds	r7, #24
 8004c8e:	46bd      	mov	sp, r7
 8004c90:	bd80      	pop	{r7, pc}
 8004c92:	bf00      	nop
 8004c94:	40023800 	.word	0x40023800

08004c98 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004c98:	b580      	push	{r7, lr}
 8004c9a:	b084      	sub	sp, #16
 8004c9c:	af00      	add	r7, sp, #0
 8004c9e:	6078      	str	r0, [r7, #4]
 8004ca0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	2b00      	cmp	r3, #0
 8004ca6:	d101      	bne.n	8004cac <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004ca8:	2301      	movs	r3, #1
 8004caa:	e0cc      	b.n	8004e46 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004cac:	4b68      	ldr	r3, [pc, #416]	@ (8004e50 <HAL_RCC_ClockConfig+0x1b8>)
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	f003 0307 	and.w	r3, r3, #7
 8004cb4:	683a      	ldr	r2, [r7, #0]
 8004cb6:	429a      	cmp	r2, r3
 8004cb8:	d90c      	bls.n	8004cd4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004cba:	4b65      	ldr	r3, [pc, #404]	@ (8004e50 <HAL_RCC_ClockConfig+0x1b8>)
 8004cbc:	683a      	ldr	r2, [r7, #0]
 8004cbe:	b2d2      	uxtb	r2, r2
 8004cc0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004cc2:	4b63      	ldr	r3, [pc, #396]	@ (8004e50 <HAL_RCC_ClockConfig+0x1b8>)
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	f003 0307 	and.w	r3, r3, #7
 8004cca:	683a      	ldr	r2, [r7, #0]
 8004ccc:	429a      	cmp	r2, r3
 8004cce:	d001      	beq.n	8004cd4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004cd0:	2301      	movs	r3, #1
 8004cd2:	e0b8      	b.n	8004e46 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	f003 0302 	and.w	r3, r3, #2
 8004cdc:	2b00      	cmp	r3, #0
 8004cde:	d020      	beq.n	8004d22 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	f003 0304 	and.w	r3, r3, #4
 8004ce8:	2b00      	cmp	r3, #0
 8004cea:	d005      	beq.n	8004cf8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004cec:	4b59      	ldr	r3, [pc, #356]	@ (8004e54 <HAL_RCC_ClockConfig+0x1bc>)
 8004cee:	689b      	ldr	r3, [r3, #8]
 8004cf0:	4a58      	ldr	r2, [pc, #352]	@ (8004e54 <HAL_RCC_ClockConfig+0x1bc>)
 8004cf2:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8004cf6:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	f003 0308 	and.w	r3, r3, #8
 8004d00:	2b00      	cmp	r3, #0
 8004d02:	d005      	beq.n	8004d10 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004d04:	4b53      	ldr	r3, [pc, #332]	@ (8004e54 <HAL_RCC_ClockConfig+0x1bc>)
 8004d06:	689b      	ldr	r3, [r3, #8]
 8004d08:	4a52      	ldr	r2, [pc, #328]	@ (8004e54 <HAL_RCC_ClockConfig+0x1bc>)
 8004d0a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8004d0e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004d10:	4b50      	ldr	r3, [pc, #320]	@ (8004e54 <HAL_RCC_ClockConfig+0x1bc>)
 8004d12:	689b      	ldr	r3, [r3, #8]
 8004d14:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	689b      	ldr	r3, [r3, #8]
 8004d1c:	494d      	ldr	r1, [pc, #308]	@ (8004e54 <HAL_RCC_ClockConfig+0x1bc>)
 8004d1e:	4313      	orrs	r3, r2
 8004d20:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	f003 0301 	and.w	r3, r3, #1
 8004d2a:	2b00      	cmp	r3, #0
 8004d2c:	d044      	beq.n	8004db8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	685b      	ldr	r3, [r3, #4]
 8004d32:	2b01      	cmp	r3, #1
 8004d34:	d107      	bne.n	8004d46 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004d36:	4b47      	ldr	r3, [pc, #284]	@ (8004e54 <HAL_RCC_ClockConfig+0x1bc>)
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004d3e:	2b00      	cmp	r3, #0
 8004d40:	d119      	bne.n	8004d76 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004d42:	2301      	movs	r3, #1
 8004d44:	e07f      	b.n	8004e46 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	685b      	ldr	r3, [r3, #4]
 8004d4a:	2b02      	cmp	r3, #2
 8004d4c:	d003      	beq.n	8004d56 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004d52:	2b03      	cmp	r3, #3
 8004d54:	d107      	bne.n	8004d66 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004d56:	4b3f      	ldr	r3, [pc, #252]	@ (8004e54 <HAL_RCC_ClockConfig+0x1bc>)
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d109      	bne.n	8004d76 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004d62:	2301      	movs	r3, #1
 8004d64:	e06f      	b.n	8004e46 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004d66:	4b3b      	ldr	r3, [pc, #236]	@ (8004e54 <HAL_RCC_ClockConfig+0x1bc>)
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	f003 0302 	and.w	r3, r3, #2
 8004d6e:	2b00      	cmp	r3, #0
 8004d70:	d101      	bne.n	8004d76 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004d72:	2301      	movs	r3, #1
 8004d74:	e067      	b.n	8004e46 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004d76:	4b37      	ldr	r3, [pc, #220]	@ (8004e54 <HAL_RCC_ClockConfig+0x1bc>)
 8004d78:	689b      	ldr	r3, [r3, #8]
 8004d7a:	f023 0203 	bic.w	r2, r3, #3
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	685b      	ldr	r3, [r3, #4]
 8004d82:	4934      	ldr	r1, [pc, #208]	@ (8004e54 <HAL_RCC_ClockConfig+0x1bc>)
 8004d84:	4313      	orrs	r3, r2
 8004d86:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004d88:	f7fc feb2 	bl	8001af0 <HAL_GetTick>
 8004d8c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004d8e:	e00a      	b.n	8004da6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004d90:	f7fc feae 	bl	8001af0 <HAL_GetTick>
 8004d94:	4602      	mov	r2, r0
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	1ad3      	subs	r3, r2, r3
 8004d9a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004d9e:	4293      	cmp	r3, r2
 8004da0:	d901      	bls.n	8004da6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004da2:	2303      	movs	r3, #3
 8004da4:	e04f      	b.n	8004e46 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004da6:	4b2b      	ldr	r3, [pc, #172]	@ (8004e54 <HAL_RCC_ClockConfig+0x1bc>)
 8004da8:	689b      	ldr	r3, [r3, #8]
 8004daa:	f003 020c 	and.w	r2, r3, #12
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	685b      	ldr	r3, [r3, #4]
 8004db2:	009b      	lsls	r3, r3, #2
 8004db4:	429a      	cmp	r2, r3
 8004db6:	d1eb      	bne.n	8004d90 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004db8:	4b25      	ldr	r3, [pc, #148]	@ (8004e50 <HAL_RCC_ClockConfig+0x1b8>)
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	f003 0307 	and.w	r3, r3, #7
 8004dc0:	683a      	ldr	r2, [r7, #0]
 8004dc2:	429a      	cmp	r2, r3
 8004dc4:	d20c      	bcs.n	8004de0 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004dc6:	4b22      	ldr	r3, [pc, #136]	@ (8004e50 <HAL_RCC_ClockConfig+0x1b8>)
 8004dc8:	683a      	ldr	r2, [r7, #0]
 8004dca:	b2d2      	uxtb	r2, r2
 8004dcc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004dce:	4b20      	ldr	r3, [pc, #128]	@ (8004e50 <HAL_RCC_ClockConfig+0x1b8>)
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	f003 0307 	and.w	r3, r3, #7
 8004dd6:	683a      	ldr	r2, [r7, #0]
 8004dd8:	429a      	cmp	r2, r3
 8004dda:	d001      	beq.n	8004de0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004ddc:	2301      	movs	r3, #1
 8004dde:	e032      	b.n	8004e46 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	f003 0304 	and.w	r3, r3, #4
 8004de8:	2b00      	cmp	r3, #0
 8004dea:	d008      	beq.n	8004dfe <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004dec:	4b19      	ldr	r3, [pc, #100]	@ (8004e54 <HAL_RCC_ClockConfig+0x1bc>)
 8004dee:	689b      	ldr	r3, [r3, #8]
 8004df0:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	68db      	ldr	r3, [r3, #12]
 8004df8:	4916      	ldr	r1, [pc, #88]	@ (8004e54 <HAL_RCC_ClockConfig+0x1bc>)
 8004dfa:	4313      	orrs	r3, r2
 8004dfc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	f003 0308 	and.w	r3, r3, #8
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d009      	beq.n	8004e1e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004e0a:	4b12      	ldr	r3, [pc, #72]	@ (8004e54 <HAL_RCC_ClockConfig+0x1bc>)
 8004e0c:	689b      	ldr	r3, [r3, #8]
 8004e0e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	691b      	ldr	r3, [r3, #16]
 8004e16:	00db      	lsls	r3, r3, #3
 8004e18:	490e      	ldr	r1, [pc, #56]	@ (8004e54 <HAL_RCC_ClockConfig+0x1bc>)
 8004e1a:	4313      	orrs	r3, r2
 8004e1c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004e1e:	f000 f821 	bl	8004e64 <HAL_RCC_GetSysClockFreq>
 8004e22:	4602      	mov	r2, r0
 8004e24:	4b0b      	ldr	r3, [pc, #44]	@ (8004e54 <HAL_RCC_ClockConfig+0x1bc>)
 8004e26:	689b      	ldr	r3, [r3, #8]
 8004e28:	091b      	lsrs	r3, r3, #4
 8004e2a:	f003 030f 	and.w	r3, r3, #15
 8004e2e:	490a      	ldr	r1, [pc, #40]	@ (8004e58 <HAL_RCC_ClockConfig+0x1c0>)
 8004e30:	5ccb      	ldrb	r3, [r1, r3]
 8004e32:	fa22 f303 	lsr.w	r3, r2, r3
 8004e36:	4a09      	ldr	r2, [pc, #36]	@ (8004e5c <HAL_RCC_ClockConfig+0x1c4>)
 8004e38:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8004e3a:	4b09      	ldr	r3, [pc, #36]	@ (8004e60 <HAL_RCC_ClockConfig+0x1c8>)
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	4618      	mov	r0, r3
 8004e40:	f7fc fe12 	bl	8001a68 <HAL_InitTick>

  return HAL_OK;
 8004e44:	2300      	movs	r3, #0
}
 8004e46:	4618      	mov	r0, r3
 8004e48:	3710      	adds	r7, #16
 8004e4a:	46bd      	mov	sp, r7
 8004e4c:	bd80      	pop	{r7, pc}
 8004e4e:	bf00      	nop
 8004e50:	40023c00 	.word	0x40023c00
 8004e54:	40023800 	.word	0x40023800
 8004e58:	0800b15c 	.word	0x0800b15c
 8004e5c:	20000000 	.word	0x20000000
 8004e60:	20000004 	.word	0x20000004

08004e64 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004e64:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004e68:	b090      	sub	sp, #64	@ 0x40
 8004e6a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8004e6c:	2300      	movs	r3, #0
 8004e6e:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8004e70:	2300      	movs	r3, #0
 8004e72:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8004e74:	2300      	movs	r3, #0
 8004e76:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8004e78:	2300      	movs	r3, #0
 8004e7a:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004e7c:	4b59      	ldr	r3, [pc, #356]	@ (8004fe4 <HAL_RCC_GetSysClockFreq+0x180>)
 8004e7e:	689b      	ldr	r3, [r3, #8]
 8004e80:	f003 030c 	and.w	r3, r3, #12
 8004e84:	2b08      	cmp	r3, #8
 8004e86:	d00d      	beq.n	8004ea4 <HAL_RCC_GetSysClockFreq+0x40>
 8004e88:	2b08      	cmp	r3, #8
 8004e8a:	f200 80a1 	bhi.w	8004fd0 <HAL_RCC_GetSysClockFreq+0x16c>
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	d002      	beq.n	8004e98 <HAL_RCC_GetSysClockFreq+0x34>
 8004e92:	2b04      	cmp	r3, #4
 8004e94:	d003      	beq.n	8004e9e <HAL_RCC_GetSysClockFreq+0x3a>
 8004e96:	e09b      	b.n	8004fd0 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004e98:	4b53      	ldr	r3, [pc, #332]	@ (8004fe8 <HAL_RCC_GetSysClockFreq+0x184>)
 8004e9a:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004e9c:	e09b      	b.n	8004fd6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004e9e:	4b53      	ldr	r3, [pc, #332]	@ (8004fec <HAL_RCC_GetSysClockFreq+0x188>)
 8004ea0:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004ea2:	e098      	b.n	8004fd6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004ea4:	4b4f      	ldr	r3, [pc, #316]	@ (8004fe4 <HAL_RCC_GetSysClockFreq+0x180>)
 8004ea6:	685b      	ldr	r3, [r3, #4]
 8004ea8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004eac:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004eae:	4b4d      	ldr	r3, [pc, #308]	@ (8004fe4 <HAL_RCC_GetSysClockFreq+0x180>)
 8004eb0:	685b      	ldr	r3, [r3, #4]
 8004eb2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004eb6:	2b00      	cmp	r3, #0
 8004eb8:	d028      	beq.n	8004f0c <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004eba:	4b4a      	ldr	r3, [pc, #296]	@ (8004fe4 <HAL_RCC_GetSysClockFreq+0x180>)
 8004ebc:	685b      	ldr	r3, [r3, #4]
 8004ebe:	099b      	lsrs	r3, r3, #6
 8004ec0:	2200      	movs	r2, #0
 8004ec2:	623b      	str	r3, [r7, #32]
 8004ec4:	627a      	str	r2, [r7, #36]	@ 0x24
 8004ec6:	6a3b      	ldr	r3, [r7, #32]
 8004ec8:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8004ecc:	2100      	movs	r1, #0
 8004ece:	4b47      	ldr	r3, [pc, #284]	@ (8004fec <HAL_RCC_GetSysClockFreq+0x188>)
 8004ed0:	fb03 f201 	mul.w	r2, r3, r1
 8004ed4:	2300      	movs	r3, #0
 8004ed6:	fb00 f303 	mul.w	r3, r0, r3
 8004eda:	4413      	add	r3, r2
 8004edc:	4a43      	ldr	r2, [pc, #268]	@ (8004fec <HAL_RCC_GetSysClockFreq+0x188>)
 8004ede:	fba0 1202 	umull	r1, r2, r0, r2
 8004ee2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004ee4:	460a      	mov	r2, r1
 8004ee6:	62ba      	str	r2, [r7, #40]	@ 0x28
 8004ee8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004eea:	4413      	add	r3, r2
 8004eec:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004eee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004ef0:	2200      	movs	r2, #0
 8004ef2:	61bb      	str	r3, [r7, #24]
 8004ef4:	61fa      	str	r2, [r7, #28]
 8004ef6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004efa:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8004efe:	f7fb f9c7 	bl	8000290 <__aeabi_uldivmod>
 8004f02:	4602      	mov	r2, r0
 8004f04:	460b      	mov	r3, r1
 8004f06:	4613      	mov	r3, r2
 8004f08:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004f0a:	e053      	b.n	8004fb4 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004f0c:	4b35      	ldr	r3, [pc, #212]	@ (8004fe4 <HAL_RCC_GetSysClockFreq+0x180>)
 8004f0e:	685b      	ldr	r3, [r3, #4]
 8004f10:	099b      	lsrs	r3, r3, #6
 8004f12:	2200      	movs	r2, #0
 8004f14:	613b      	str	r3, [r7, #16]
 8004f16:	617a      	str	r2, [r7, #20]
 8004f18:	693b      	ldr	r3, [r7, #16]
 8004f1a:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8004f1e:	f04f 0b00 	mov.w	fp, #0
 8004f22:	4652      	mov	r2, sl
 8004f24:	465b      	mov	r3, fp
 8004f26:	f04f 0000 	mov.w	r0, #0
 8004f2a:	f04f 0100 	mov.w	r1, #0
 8004f2e:	0159      	lsls	r1, r3, #5
 8004f30:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004f34:	0150      	lsls	r0, r2, #5
 8004f36:	4602      	mov	r2, r0
 8004f38:	460b      	mov	r3, r1
 8004f3a:	ebb2 080a 	subs.w	r8, r2, sl
 8004f3e:	eb63 090b 	sbc.w	r9, r3, fp
 8004f42:	f04f 0200 	mov.w	r2, #0
 8004f46:	f04f 0300 	mov.w	r3, #0
 8004f4a:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8004f4e:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8004f52:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8004f56:	ebb2 0408 	subs.w	r4, r2, r8
 8004f5a:	eb63 0509 	sbc.w	r5, r3, r9
 8004f5e:	f04f 0200 	mov.w	r2, #0
 8004f62:	f04f 0300 	mov.w	r3, #0
 8004f66:	00eb      	lsls	r3, r5, #3
 8004f68:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004f6c:	00e2      	lsls	r2, r4, #3
 8004f6e:	4614      	mov	r4, r2
 8004f70:	461d      	mov	r5, r3
 8004f72:	eb14 030a 	adds.w	r3, r4, sl
 8004f76:	603b      	str	r3, [r7, #0]
 8004f78:	eb45 030b 	adc.w	r3, r5, fp
 8004f7c:	607b      	str	r3, [r7, #4]
 8004f7e:	f04f 0200 	mov.w	r2, #0
 8004f82:	f04f 0300 	mov.w	r3, #0
 8004f86:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004f8a:	4629      	mov	r1, r5
 8004f8c:	028b      	lsls	r3, r1, #10
 8004f8e:	4621      	mov	r1, r4
 8004f90:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004f94:	4621      	mov	r1, r4
 8004f96:	028a      	lsls	r2, r1, #10
 8004f98:	4610      	mov	r0, r2
 8004f9a:	4619      	mov	r1, r3
 8004f9c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004f9e:	2200      	movs	r2, #0
 8004fa0:	60bb      	str	r3, [r7, #8]
 8004fa2:	60fa      	str	r2, [r7, #12]
 8004fa4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004fa8:	f7fb f972 	bl	8000290 <__aeabi_uldivmod>
 8004fac:	4602      	mov	r2, r0
 8004fae:	460b      	mov	r3, r1
 8004fb0:	4613      	mov	r3, r2
 8004fb2:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8004fb4:	4b0b      	ldr	r3, [pc, #44]	@ (8004fe4 <HAL_RCC_GetSysClockFreq+0x180>)
 8004fb6:	685b      	ldr	r3, [r3, #4]
 8004fb8:	0c1b      	lsrs	r3, r3, #16
 8004fba:	f003 0303 	and.w	r3, r3, #3
 8004fbe:	3301      	adds	r3, #1
 8004fc0:	005b      	lsls	r3, r3, #1
 8004fc2:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8004fc4:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8004fc6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004fc8:	fbb2 f3f3 	udiv	r3, r2, r3
 8004fcc:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004fce:	e002      	b.n	8004fd6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004fd0:	4b05      	ldr	r3, [pc, #20]	@ (8004fe8 <HAL_RCC_GetSysClockFreq+0x184>)
 8004fd2:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004fd4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004fd6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8004fd8:	4618      	mov	r0, r3
 8004fda:	3740      	adds	r7, #64	@ 0x40
 8004fdc:	46bd      	mov	sp, r7
 8004fde:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004fe2:	bf00      	nop
 8004fe4:	40023800 	.word	0x40023800
 8004fe8:	00f42400 	.word	0x00f42400
 8004fec:	017d7840 	.word	0x017d7840

08004ff0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004ff0:	b480      	push	{r7}
 8004ff2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004ff4:	4b03      	ldr	r3, [pc, #12]	@ (8005004 <HAL_RCC_GetHCLKFreq+0x14>)
 8004ff6:	681b      	ldr	r3, [r3, #0]
}
 8004ff8:	4618      	mov	r0, r3
 8004ffa:	46bd      	mov	sp, r7
 8004ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005000:	4770      	bx	lr
 8005002:	bf00      	nop
 8005004:	20000000 	.word	0x20000000

08005008 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005008:	b580      	push	{r7, lr}
 800500a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800500c:	f7ff fff0 	bl	8004ff0 <HAL_RCC_GetHCLKFreq>
 8005010:	4602      	mov	r2, r0
 8005012:	4b05      	ldr	r3, [pc, #20]	@ (8005028 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005014:	689b      	ldr	r3, [r3, #8]
 8005016:	0a9b      	lsrs	r3, r3, #10
 8005018:	f003 0307 	and.w	r3, r3, #7
 800501c:	4903      	ldr	r1, [pc, #12]	@ (800502c <HAL_RCC_GetPCLK1Freq+0x24>)
 800501e:	5ccb      	ldrb	r3, [r1, r3]
 8005020:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005024:	4618      	mov	r0, r3
 8005026:	bd80      	pop	{r7, pc}
 8005028:	40023800 	.word	0x40023800
 800502c:	0800b16c 	.word	0x0800b16c

08005030 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005030:	b580      	push	{r7, lr}
 8005032:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005034:	f7ff ffdc 	bl	8004ff0 <HAL_RCC_GetHCLKFreq>
 8005038:	4602      	mov	r2, r0
 800503a:	4b05      	ldr	r3, [pc, #20]	@ (8005050 <HAL_RCC_GetPCLK2Freq+0x20>)
 800503c:	689b      	ldr	r3, [r3, #8]
 800503e:	0b5b      	lsrs	r3, r3, #13
 8005040:	f003 0307 	and.w	r3, r3, #7
 8005044:	4903      	ldr	r1, [pc, #12]	@ (8005054 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005046:	5ccb      	ldrb	r3, [r1, r3]
 8005048:	fa22 f303 	lsr.w	r3, r2, r3
}
 800504c:	4618      	mov	r0, r3
 800504e:	bd80      	pop	{r7, pc}
 8005050:	40023800 	.word	0x40023800
 8005054:	0800b16c 	.word	0x0800b16c

08005058 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005058:	b580      	push	{r7, lr}
 800505a:	b082      	sub	sp, #8
 800505c:	af00      	add	r7, sp, #0
 800505e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	2b00      	cmp	r3, #0
 8005064:	d101      	bne.n	800506a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005066:	2301      	movs	r3, #1
 8005068:	e042      	b.n	80050f0 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005070:	b2db      	uxtb	r3, r3
 8005072:	2b00      	cmp	r3, #0
 8005074:	d106      	bne.n	8005084 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	2200      	movs	r2, #0
 800507a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800507e:	6878      	ldr	r0, [r7, #4]
 8005080:	f7fc fb72 	bl	8001768 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	2224      	movs	r2, #36	@ 0x24
 8005088:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	68da      	ldr	r2, [r3, #12]
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800509a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800509c:	6878      	ldr	r0, [r7, #4]
 800509e:	f000 fd7f 	bl	8005ba0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	691a      	ldr	r2, [r3, #16]
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80050b0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	695a      	ldr	r2, [r3, #20]
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80050c0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	68da      	ldr	r2, [r3, #12]
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80050d0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	2200      	movs	r2, #0
 80050d6:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	2220      	movs	r2, #32
 80050dc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	2220      	movs	r2, #32
 80050e4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	2200      	movs	r2, #0
 80050ec:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80050ee:	2300      	movs	r3, #0
}
 80050f0:	4618      	mov	r0, r3
 80050f2:	3708      	adds	r7, #8
 80050f4:	46bd      	mov	sp, r7
 80050f6:	bd80      	pop	{r7, pc}

080050f8 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80050f8:	b580      	push	{r7, lr}
 80050fa:	b08a      	sub	sp, #40	@ 0x28
 80050fc:	af02      	add	r7, sp, #8
 80050fe:	60f8      	str	r0, [r7, #12]
 8005100:	60b9      	str	r1, [r7, #8]
 8005102:	603b      	str	r3, [r7, #0]
 8005104:	4613      	mov	r3, r2
 8005106:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005108:	2300      	movs	r3, #0
 800510a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005112:	b2db      	uxtb	r3, r3
 8005114:	2b20      	cmp	r3, #32
 8005116:	d175      	bne.n	8005204 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8005118:	68bb      	ldr	r3, [r7, #8]
 800511a:	2b00      	cmp	r3, #0
 800511c:	d002      	beq.n	8005124 <HAL_UART_Transmit+0x2c>
 800511e:	88fb      	ldrh	r3, [r7, #6]
 8005120:	2b00      	cmp	r3, #0
 8005122:	d101      	bne.n	8005128 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005124:	2301      	movs	r3, #1
 8005126:	e06e      	b.n	8005206 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	2200      	movs	r2, #0
 800512c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800512e:	68fb      	ldr	r3, [r7, #12]
 8005130:	2221      	movs	r2, #33	@ 0x21
 8005132:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005136:	f7fc fcdb 	bl	8001af0 <HAL_GetTick>
 800513a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	88fa      	ldrh	r2, [r7, #6]
 8005140:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	88fa      	ldrh	r2, [r7, #6]
 8005146:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	689b      	ldr	r3, [r3, #8]
 800514c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005150:	d108      	bne.n	8005164 <HAL_UART_Transmit+0x6c>
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	691b      	ldr	r3, [r3, #16]
 8005156:	2b00      	cmp	r3, #0
 8005158:	d104      	bne.n	8005164 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800515a:	2300      	movs	r3, #0
 800515c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800515e:	68bb      	ldr	r3, [r7, #8]
 8005160:	61bb      	str	r3, [r7, #24]
 8005162:	e003      	b.n	800516c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8005164:	68bb      	ldr	r3, [r7, #8]
 8005166:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005168:	2300      	movs	r3, #0
 800516a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800516c:	e02e      	b.n	80051cc <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800516e:	683b      	ldr	r3, [r7, #0]
 8005170:	9300      	str	r3, [sp, #0]
 8005172:	697b      	ldr	r3, [r7, #20]
 8005174:	2200      	movs	r2, #0
 8005176:	2180      	movs	r1, #128	@ 0x80
 8005178:	68f8      	ldr	r0, [r7, #12]
 800517a:	f000 fb1d 	bl	80057b8 <UART_WaitOnFlagUntilTimeout>
 800517e:	4603      	mov	r3, r0
 8005180:	2b00      	cmp	r3, #0
 8005182:	d005      	beq.n	8005190 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8005184:	68fb      	ldr	r3, [r7, #12]
 8005186:	2220      	movs	r2, #32
 8005188:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 800518c:	2303      	movs	r3, #3
 800518e:	e03a      	b.n	8005206 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8005190:	69fb      	ldr	r3, [r7, #28]
 8005192:	2b00      	cmp	r3, #0
 8005194:	d10b      	bne.n	80051ae <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005196:	69bb      	ldr	r3, [r7, #24]
 8005198:	881b      	ldrh	r3, [r3, #0]
 800519a:	461a      	mov	r2, r3
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80051a4:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80051a6:	69bb      	ldr	r3, [r7, #24]
 80051a8:	3302      	adds	r3, #2
 80051aa:	61bb      	str	r3, [r7, #24]
 80051ac:	e007      	b.n	80051be <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80051ae:	69fb      	ldr	r3, [r7, #28]
 80051b0:	781a      	ldrb	r2, [r3, #0]
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80051b8:	69fb      	ldr	r3, [r7, #28]
 80051ba:	3301      	adds	r3, #1
 80051bc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80051be:	68fb      	ldr	r3, [r7, #12]
 80051c0:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80051c2:	b29b      	uxth	r3, r3
 80051c4:	3b01      	subs	r3, #1
 80051c6:	b29a      	uxth	r2, r3
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80051d0:	b29b      	uxth	r3, r3
 80051d2:	2b00      	cmp	r3, #0
 80051d4:	d1cb      	bne.n	800516e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80051d6:	683b      	ldr	r3, [r7, #0]
 80051d8:	9300      	str	r3, [sp, #0]
 80051da:	697b      	ldr	r3, [r7, #20]
 80051dc:	2200      	movs	r2, #0
 80051de:	2140      	movs	r1, #64	@ 0x40
 80051e0:	68f8      	ldr	r0, [r7, #12]
 80051e2:	f000 fae9 	bl	80057b8 <UART_WaitOnFlagUntilTimeout>
 80051e6:	4603      	mov	r3, r0
 80051e8:	2b00      	cmp	r3, #0
 80051ea:	d005      	beq.n	80051f8 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	2220      	movs	r2, #32
 80051f0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80051f4:	2303      	movs	r3, #3
 80051f6:	e006      	b.n	8005206 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	2220      	movs	r2, #32
 80051fc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8005200:	2300      	movs	r3, #0
 8005202:	e000      	b.n	8005206 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8005204:	2302      	movs	r3, #2
  }
}
 8005206:	4618      	mov	r0, r3
 8005208:	3720      	adds	r7, #32
 800520a:	46bd      	mov	sp, r7
 800520c:	bd80      	pop	{r7, pc}
	...

08005210 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005210:	b580      	push	{r7, lr}
 8005212:	b0ba      	sub	sp, #232	@ 0xe8
 8005214:	af00      	add	r7, sp, #0
 8005216:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	68db      	ldr	r3, [r3, #12]
 8005228:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	695b      	ldr	r3, [r3, #20]
 8005232:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8005236:	2300      	movs	r3, #0
 8005238:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 800523c:	2300      	movs	r3, #0
 800523e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005242:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005246:	f003 030f 	and.w	r3, r3, #15
 800524a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800524e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005252:	2b00      	cmp	r3, #0
 8005254:	d10f      	bne.n	8005276 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005256:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800525a:	f003 0320 	and.w	r3, r3, #32
 800525e:	2b00      	cmp	r3, #0
 8005260:	d009      	beq.n	8005276 <HAL_UART_IRQHandler+0x66>
 8005262:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005266:	f003 0320 	and.w	r3, r3, #32
 800526a:	2b00      	cmp	r3, #0
 800526c:	d003      	beq.n	8005276 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800526e:	6878      	ldr	r0, [r7, #4]
 8005270:	f000 fbd7 	bl	8005a22 <UART_Receive_IT>
      return;
 8005274:	e273      	b.n	800575e <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8005276:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800527a:	2b00      	cmp	r3, #0
 800527c:	f000 80de 	beq.w	800543c <HAL_UART_IRQHandler+0x22c>
 8005280:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005284:	f003 0301 	and.w	r3, r3, #1
 8005288:	2b00      	cmp	r3, #0
 800528a:	d106      	bne.n	800529a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800528c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005290:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8005294:	2b00      	cmp	r3, #0
 8005296:	f000 80d1 	beq.w	800543c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800529a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800529e:	f003 0301 	and.w	r3, r3, #1
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	d00b      	beq.n	80052be <HAL_UART_IRQHandler+0xae>
 80052a6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80052aa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80052ae:	2b00      	cmp	r3, #0
 80052b0:	d005      	beq.n	80052be <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80052b6:	f043 0201 	orr.w	r2, r3, #1
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80052be:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80052c2:	f003 0304 	and.w	r3, r3, #4
 80052c6:	2b00      	cmp	r3, #0
 80052c8:	d00b      	beq.n	80052e2 <HAL_UART_IRQHandler+0xd2>
 80052ca:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80052ce:	f003 0301 	and.w	r3, r3, #1
 80052d2:	2b00      	cmp	r3, #0
 80052d4:	d005      	beq.n	80052e2 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80052da:	f043 0202 	orr.w	r2, r3, #2
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80052e2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80052e6:	f003 0302 	and.w	r3, r3, #2
 80052ea:	2b00      	cmp	r3, #0
 80052ec:	d00b      	beq.n	8005306 <HAL_UART_IRQHandler+0xf6>
 80052ee:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80052f2:	f003 0301 	and.w	r3, r3, #1
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	d005      	beq.n	8005306 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80052fe:	f043 0204 	orr.w	r2, r3, #4
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8005306:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800530a:	f003 0308 	and.w	r3, r3, #8
 800530e:	2b00      	cmp	r3, #0
 8005310:	d011      	beq.n	8005336 <HAL_UART_IRQHandler+0x126>
 8005312:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005316:	f003 0320 	and.w	r3, r3, #32
 800531a:	2b00      	cmp	r3, #0
 800531c:	d105      	bne.n	800532a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800531e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005322:	f003 0301 	and.w	r3, r3, #1
 8005326:	2b00      	cmp	r3, #0
 8005328:	d005      	beq.n	8005336 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800532e:	f043 0208 	orr.w	r2, r3, #8
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800533a:	2b00      	cmp	r3, #0
 800533c:	f000 820a 	beq.w	8005754 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005340:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005344:	f003 0320 	and.w	r3, r3, #32
 8005348:	2b00      	cmp	r3, #0
 800534a:	d008      	beq.n	800535e <HAL_UART_IRQHandler+0x14e>
 800534c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005350:	f003 0320 	and.w	r3, r3, #32
 8005354:	2b00      	cmp	r3, #0
 8005356:	d002      	beq.n	800535e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8005358:	6878      	ldr	r0, [r7, #4]
 800535a:	f000 fb62 	bl	8005a22 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	695b      	ldr	r3, [r3, #20]
 8005364:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005368:	2b40      	cmp	r3, #64	@ 0x40
 800536a:	bf0c      	ite	eq
 800536c:	2301      	moveq	r3, #1
 800536e:	2300      	movne	r3, #0
 8005370:	b2db      	uxtb	r3, r3
 8005372:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800537a:	f003 0308 	and.w	r3, r3, #8
 800537e:	2b00      	cmp	r3, #0
 8005380:	d103      	bne.n	800538a <HAL_UART_IRQHandler+0x17a>
 8005382:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005386:	2b00      	cmp	r3, #0
 8005388:	d04f      	beq.n	800542a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800538a:	6878      	ldr	r0, [r7, #4]
 800538c:	f000 fa6d 	bl	800586a <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	695b      	ldr	r3, [r3, #20]
 8005396:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800539a:	2b40      	cmp	r3, #64	@ 0x40
 800539c:	d141      	bne.n	8005422 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	3314      	adds	r3, #20
 80053a4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053a8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80053ac:	e853 3f00 	ldrex	r3, [r3]
 80053b0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80053b4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80053b8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80053bc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	3314      	adds	r3, #20
 80053c6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80053ca:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80053ce:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053d2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80053d6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80053da:	e841 2300 	strex	r3, r2, [r1]
 80053de:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80053e2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80053e6:	2b00      	cmp	r3, #0
 80053e8:	d1d9      	bne.n	800539e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80053ee:	2b00      	cmp	r3, #0
 80053f0:	d013      	beq.n	800541a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80053f6:	4a8a      	ldr	r2, [pc, #552]	@ (8005620 <HAL_UART_IRQHandler+0x410>)
 80053f8:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80053fe:	4618      	mov	r0, r3
 8005400:	f7fd f909 	bl	8002616 <HAL_DMA_Abort_IT>
 8005404:	4603      	mov	r3, r0
 8005406:	2b00      	cmp	r3, #0
 8005408:	d016      	beq.n	8005438 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800540e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005410:	687a      	ldr	r2, [r7, #4]
 8005412:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8005414:	4610      	mov	r0, r2
 8005416:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005418:	e00e      	b.n	8005438 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800541a:	6878      	ldr	r0, [r7, #4]
 800541c:	f000 f9b6 	bl	800578c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005420:	e00a      	b.n	8005438 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005422:	6878      	ldr	r0, [r7, #4]
 8005424:	f000 f9b2 	bl	800578c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005428:	e006      	b.n	8005438 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800542a:	6878      	ldr	r0, [r7, #4]
 800542c:	f000 f9ae 	bl	800578c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	2200      	movs	r2, #0
 8005434:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8005436:	e18d      	b.n	8005754 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005438:	bf00      	nop
    return;
 800543a:	e18b      	b.n	8005754 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005440:	2b01      	cmp	r3, #1
 8005442:	f040 8167 	bne.w	8005714 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8005446:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800544a:	f003 0310 	and.w	r3, r3, #16
 800544e:	2b00      	cmp	r3, #0
 8005450:	f000 8160 	beq.w	8005714 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8005454:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005458:	f003 0310 	and.w	r3, r3, #16
 800545c:	2b00      	cmp	r3, #0
 800545e:	f000 8159 	beq.w	8005714 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005462:	2300      	movs	r3, #0
 8005464:	60bb      	str	r3, [r7, #8]
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	60bb      	str	r3, [r7, #8]
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	685b      	ldr	r3, [r3, #4]
 8005474:	60bb      	str	r3, [r7, #8]
 8005476:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	695b      	ldr	r3, [r3, #20]
 800547e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005482:	2b40      	cmp	r3, #64	@ 0x40
 8005484:	f040 80ce 	bne.w	8005624 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	685b      	ldr	r3, [r3, #4]
 8005490:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005494:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8005498:	2b00      	cmp	r3, #0
 800549a:	f000 80a9 	beq.w	80055f0 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80054a2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80054a6:	429a      	cmp	r2, r3
 80054a8:	f080 80a2 	bcs.w	80055f0 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80054b2:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80054b8:	69db      	ldr	r3, [r3, #28]
 80054ba:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80054be:	f000 8088 	beq.w	80055d2 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	330c      	adds	r3, #12
 80054c8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054cc:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80054d0:	e853 3f00 	ldrex	r3, [r3]
 80054d4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80054d8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80054dc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80054e0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	330c      	adds	r3, #12
 80054ea:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80054ee:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80054f2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054f6:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80054fa:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80054fe:	e841 2300 	strex	r3, r2, [r1]
 8005502:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8005506:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800550a:	2b00      	cmp	r3, #0
 800550c:	d1d9      	bne.n	80054c2 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	3314      	adds	r3, #20
 8005514:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005516:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005518:	e853 3f00 	ldrex	r3, [r3]
 800551c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800551e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005520:	f023 0301 	bic.w	r3, r3, #1
 8005524:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	3314      	adds	r3, #20
 800552e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8005532:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8005536:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005538:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800553a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800553e:	e841 2300 	strex	r3, r2, [r1]
 8005542:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8005544:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005546:	2b00      	cmp	r3, #0
 8005548:	d1e1      	bne.n	800550e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	3314      	adds	r3, #20
 8005550:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005552:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005554:	e853 3f00 	ldrex	r3, [r3]
 8005558:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800555a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800555c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005560:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	3314      	adds	r3, #20
 800556a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800556e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8005570:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005572:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8005574:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8005576:	e841 2300 	strex	r3, r2, [r1]
 800557a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800557c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800557e:	2b00      	cmp	r3, #0
 8005580:	d1e3      	bne.n	800554a <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	2220      	movs	r2, #32
 8005586:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	2200      	movs	r2, #0
 800558e:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	330c      	adds	r3, #12
 8005596:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005598:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800559a:	e853 3f00 	ldrex	r3, [r3]
 800559e:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80055a0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80055a2:	f023 0310 	bic.w	r3, r3, #16
 80055a6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	330c      	adds	r3, #12
 80055b0:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80055b4:	65ba      	str	r2, [r7, #88]	@ 0x58
 80055b6:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055b8:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80055ba:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80055bc:	e841 2300 	strex	r3, r2, [r1]
 80055c0:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80055c2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80055c4:	2b00      	cmp	r3, #0
 80055c6:	d1e3      	bne.n	8005590 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80055cc:	4618      	mov	r0, r3
 80055ce:	f7fc ffb2 	bl	8002536 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	2202      	movs	r2, #2
 80055d6:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80055e0:	b29b      	uxth	r3, r3
 80055e2:	1ad3      	subs	r3, r2, r3
 80055e4:	b29b      	uxth	r3, r3
 80055e6:	4619      	mov	r1, r3
 80055e8:	6878      	ldr	r0, [r7, #4]
 80055ea:	f000 f8d9 	bl	80057a0 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80055ee:	e0b3      	b.n	8005758 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80055f4:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80055f8:	429a      	cmp	r2, r3
 80055fa:	f040 80ad 	bne.w	8005758 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005602:	69db      	ldr	r3, [r3, #28]
 8005604:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005608:	f040 80a6 	bne.w	8005758 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	2202      	movs	r2, #2
 8005610:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005616:	4619      	mov	r1, r3
 8005618:	6878      	ldr	r0, [r7, #4]
 800561a:	f000 f8c1 	bl	80057a0 <HAL_UARTEx_RxEventCallback>
      return;
 800561e:	e09b      	b.n	8005758 <HAL_UART_IRQHandler+0x548>
 8005620:	08005931 	.word	0x08005931
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800562c:	b29b      	uxth	r3, r3
 800562e:	1ad3      	subs	r3, r2, r3
 8005630:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005638:	b29b      	uxth	r3, r3
 800563a:	2b00      	cmp	r3, #0
 800563c:	f000 808e 	beq.w	800575c <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8005640:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005644:	2b00      	cmp	r3, #0
 8005646:	f000 8089 	beq.w	800575c <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	330c      	adds	r3, #12
 8005650:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005652:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005654:	e853 3f00 	ldrex	r3, [r3]
 8005658:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800565a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800565c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005660:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	330c      	adds	r3, #12
 800566a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800566e:	647a      	str	r2, [r7, #68]	@ 0x44
 8005670:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005672:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005674:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005676:	e841 2300 	strex	r3, r2, [r1]
 800567a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800567c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800567e:	2b00      	cmp	r3, #0
 8005680:	d1e3      	bne.n	800564a <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	3314      	adds	r3, #20
 8005688:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800568a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800568c:	e853 3f00 	ldrex	r3, [r3]
 8005690:	623b      	str	r3, [r7, #32]
   return(result);
 8005692:	6a3b      	ldr	r3, [r7, #32]
 8005694:	f023 0301 	bic.w	r3, r3, #1
 8005698:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	3314      	adds	r3, #20
 80056a2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80056a6:	633a      	str	r2, [r7, #48]	@ 0x30
 80056a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056aa:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80056ac:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80056ae:	e841 2300 	strex	r3, r2, [r1]
 80056b2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80056b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056b6:	2b00      	cmp	r3, #0
 80056b8:	d1e3      	bne.n	8005682 <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	2220      	movs	r2, #32
 80056be:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	2200      	movs	r2, #0
 80056c6:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	330c      	adds	r3, #12
 80056ce:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056d0:	693b      	ldr	r3, [r7, #16]
 80056d2:	e853 3f00 	ldrex	r3, [r3]
 80056d6:	60fb      	str	r3, [r7, #12]
   return(result);
 80056d8:	68fb      	ldr	r3, [r7, #12]
 80056da:	f023 0310 	bic.w	r3, r3, #16
 80056de:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	330c      	adds	r3, #12
 80056e8:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 80056ec:	61fa      	str	r2, [r7, #28]
 80056ee:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056f0:	69b9      	ldr	r1, [r7, #24]
 80056f2:	69fa      	ldr	r2, [r7, #28]
 80056f4:	e841 2300 	strex	r3, r2, [r1]
 80056f8:	617b      	str	r3, [r7, #20]
   return(result);
 80056fa:	697b      	ldr	r3, [r7, #20]
 80056fc:	2b00      	cmp	r3, #0
 80056fe:	d1e3      	bne.n	80056c8 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	2202      	movs	r2, #2
 8005704:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005706:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800570a:	4619      	mov	r1, r3
 800570c:	6878      	ldr	r0, [r7, #4]
 800570e:	f000 f847 	bl	80057a0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005712:	e023      	b.n	800575c <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005714:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005718:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800571c:	2b00      	cmp	r3, #0
 800571e:	d009      	beq.n	8005734 <HAL_UART_IRQHandler+0x524>
 8005720:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005724:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005728:	2b00      	cmp	r3, #0
 800572a:	d003      	beq.n	8005734 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 800572c:	6878      	ldr	r0, [r7, #4]
 800572e:	f000 f910 	bl	8005952 <UART_Transmit_IT>
    return;
 8005732:	e014      	b.n	800575e <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005734:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005738:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800573c:	2b00      	cmp	r3, #0
 800573e:	d00e      	beq.n	800575e <HAL_UART_IRQHandler+0x54e>
 8005740:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005744:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005748:	2b00      	cmp	r3, #0
 800574a:	d008      	beq.n	800575e <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 800574c:	6878      	ldr	r0, [r7, #4]
 800574e:	f000 f950 	bl	80059f2 <UART_EndTransmit_IT>
    return;
 8005752:	e004      	b.n	800575e <HAL_UART_IRQHandler+0x54e>
    return;
 8005754:	bf00      	nop
 8005756:	e002      	b.n	800575e <HAL_UART_IRQHandler+0x54e>
      return;
 8005758:	bf00      	nop
 800575a:	e000      	b.n	800575e <HAL_UART_IRQHandler+0x54e>
      return;
 800575c:	bf00      	nop
  }
}
 800575e:	37e8      	adds	r7, #232	@ 0xe8
 8005760:	46bd      	mov	sp, r7
 8005762:	bd80      	pop	{r7, pc}

08005764 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005764:	b480      	push	{r7}
 8005766:	b083      	sub	sp, #12
 8005768:	af00      	add	r7, sp, #0
 800576a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800576c:	bf00      	nop
 800576e:	370c      	adds	r7, #12
 8005770:	46bd      	mov	sp, r7
 8005772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005776:	4770      	bx	lr

08005778 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8005778:	b480      	push	{r7}
 800577a:	b083      	sub	sp, #12
 800577c:	af00      	add	r7, sp, #0
 800577e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8005780:	bf00      	nop
 8005782:	370c      	adds	r7, #12
 8005784:	46bd      	mov	sp, r7
 8005786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800578a:	4770      	bx	lr

0800578c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800578c:	b480      	push	{r7}
 800578e:	b083      	sub	sp, #12
 8005790:	af00      	add	r7, sp, #0
 8005792:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005794:	bf00      	nop
 8005796:	370c      	adds	r7, #12
 8005798:	46bd      	mov	sp, r7
 800579a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800579e:	4770      	bx	lr

080057a0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80057a0:	b480      	push	{r7}
 80057a2:	b083      	sub	sp, #12
 80057a4:	af00      	add	r7, sp, #0
 80057a6:	6078      	str	r0, [r7, #4]
 80057a8:	460b      	mov	r3, r1
 80057aa:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80057ac:	bf00      	nop
 80057ae:	370c      	adds	r7, #12
 80057b0:	46bd      	mov	sp, r7
 80057b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057b6:	4770      	bx	lr

080057b8 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80057b8:	b580      	push	{r7, lr}
 80057ba:	b086      	sub	sp, #24
 80057bc:	af00      	add	r7, sp, #0
 80057be:	60f8      	str	r0, [r7, #12]
 80057c0:	60b9      	str	r1, [r7, #8]
 80057c2:	603b      	str	r3, [r7, #0]
 80057c4:	4613      	mov	r3, r2
 80057c6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80057c8:	e03b      	b.n	8005842 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80057ca:	6a3b      	ldr	r3, [r7, #32]
 80057cc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80057d0:	d037      	beq.n	8005842 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80057d2:	f7fc f98d 	bl	8001af0 <HAL_GetTick>
 80057d6:	4602      	mov	r2, r0
 80057d8:	683b      	ldr	r3, [r7, #0]
 80057da:	1ad3      	subs	r3, r2, r3
 80057dc:	6a3a      	ldr	r2, [r7, #32]
 80057de:	429a      	cmp	r2, r3
 80057e0:	d302      	bcc.n	80057e8 <UART_WaitOnFlagUntilTimeout+0x30>
 80057e2:	6a3b      	ldr	r3, [r7, #32]
 80057e4:	2b00      	cmp	r3, #0
 80057e6:	d101      	bne.n	80057ec <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80057e8:	2303      	movs	r3, #3
 80057ea:	e03a      	b.n	8005862 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	68db      	ldr	r3, [r3, #12]
 80057f2:	f003 0304 	and.w	r3, r3, #4
 80057f6:	2b00      	cmp	r3, #0
 80057f8:	d023      	beq.n	8005842 <UART_WaitOnFlagUntilTimeout+0x8a>
 80057fa:	68bb      	ldr	r3, [r7, #8]
 80057fc:	2b80      	cmp	r3, #128	@ 0x80
 80057fe:	d020      	beq.n	8005842 <UART_WaitOnFlagUntilTimeout+0x8a>
 8005800:	68bb      	ldr	r3, [r7, #8]
 8005802:	2b40      	cmp	r3, #64	@ 0x40
 8005804:	d01d      	beq.n	8005842 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	f003 0308 	and.w	r3, r3, #8
 8005810:	2b08      	cmp	r3, #8
 8005812:	d116      	bne.n	8005842 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8005814:	2300      	movs	r3, #0
 8005816:	617b      	str	r3, [r7, #20]
 8005818:	68fb      	ldr	r3, [r7, #12]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	617b      	str	r3, [r7, #20]
 8005820:	68fb      	ldr	r3, [r7, #12]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	685b      	ldr	r3, [r3, #4]
 8005826:	617b      	str	r3, [r7, #20]
 8005828:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800582a:	68f8      	ldr	r0, [r7, #12]
 800582c:	f000 f81d 	bl	800586a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005830:	68fb      	ldr	r3, [r7, #12]
 8005832:	2208      	movs	r2, #8
 8005834:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005836:	68fb      	ldr	r3, [r7, #12]
 8005838:	2200      	movs	r2, #0
 800583a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800583e:	2301      	movs	r3, #1
 8005840:	e00f      	b.n	8005862 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	681a      	ldr	r2, [r3, #0]
 8005848:	68bb      	ldr	r3, [r7, #8]
 800584a:	4013      	ands	r3, r2
 800584c:	68ba      	ldr	r2, [r7, #8]
 800584e:	429a      	cmp	r2, r3
 8005850:	bf0c      	ite	eq
 8005852:	2301      	moveq	r3, #1
 8005854:	2300      	movne	r3, #0
 8005856:	b2db      	uxtb	r3, r3
 8005858:	461a      	mov	r2, r3
 800585a:	79fb      	ldrb	r3, [r7, #7]
 800585c:	429a      	cmp	r2, r3
 800585e:	d0b4      	beq.n	80057ca <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005860:	2300      	movs	r3, #0
}
 8005862:	4618      	mov	r0, r3
 8005864:	3718      	adds	r7, #24
 8005866:	46bd      	mov	sp, r7
 8005868:	bd80      	pop	{r7, pc}

0800586a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800586a:	b480      	push	{r7}
 800586c:	b095      	sub	sp, #84	@ 0x54
 800586e:	af00      	add	r7, sp, #0
 8005870:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	330c      	adds	r3, #12
 8005878:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800587a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800587c:	e853 3f00 	ldrex	r3, [r3]
 8005880:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005882:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005884:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005888:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	330c      	adds	r3, #12
 8005890:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005892:	643a      	str	r2, [r7, #64]	@ 0x40
 8005894:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005896:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005898:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800589a:	e841 2300 	strex	r3, r2, [r1]
 800589e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80058a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80058a2:	2b00      	cmp	r3, #0
 80058a4:	d1e5      	bne.n	8005872 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	3314      	adds	r3, #20
 80058ac:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058ae:	6a3b      	ldr	r3, [r7, #32]
 80058b0:	e853 3f00 	ldrex	r3, [r3]
 80058b4:	61fb      	str	r3, [r7, #28]
   return(result);
 80058b6:	69fb      	ldr	r3, [r7, #28]
 80058b8:	f023 0301 	bic.w	r3, r3, #1
 80058bc:	64bb      	str	r3, [r7, #72]	@ 0x48
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	3314      	adds	r3, #20
 80058c4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80058c6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80058c8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058ca:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80058cc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80058ce:	e841 2300 	strex	r3, r2, [r1]
 80058d2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80058d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058d6:	2b00      	cmp	r3, #0
 80058d8:	d1e5      	bne.n	80058a6 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80058de:	2b01      	cmp	r3, #1
 80058e0:	d119      	bne.n	8005916 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	330c      	adds	r3, #12
 80058e8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058ea:	68fb      	ldr	r3, [r7, #12]
 80058ec:	e853 3f00 	ldrex	r3, [r3]
 80058f0:	60bb      	str	r3, [r7, #8]
   return(result);
 80058f2:	68bb      	ldr	r3, [r7, #8]
 80058f4:	f023 0310 	bic.w	r3, r3, #16
 80058f8:	647b      	str	r3, [r7, #68]	@ 0x44
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	330c      	adds	r3, #12
 8005900:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005902:	61ba      	str	r2, [r7, #24]
 8005904:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005906:	6979      	ldr	r1, [r7, #20]
 8005908:	69ba      	ldr	r2, [r7, #24]
 800590a:	e841 2300 	strex	r3, r2, [r1]
 800590e:	613b      	str	r3, [r7, #16]
   return(result);
 8005910:	693b      	ldr	r3, [r7, #16]
 8005912:	2b00      	cmp	r3, #0
 8005914:	d1e5      	bne.n	80058e2 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	2220      	movs	r2, #32
 800591a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	2200      	movs	r2, #0
 8005922:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8005924:	bf00      	nop
 8005926:	3754      	adds	r7, #84	@ 0x54
 8005928:	46bd      	mov	sp, r7
 800592a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800592e:	4770      	bx	lr

08005930 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005930:	b580      	push	{r7, lr}
 8005932:	b084      	sub	sp, #16
 8005934:	af00      	add	r7, sp, #0
 8005936:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800593c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800593e:	68fb      	ldr	r3, [r7, #12]
 8005940:	2200      	movs	r2, #0
 8005942:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005944:	68f8      	ldr	r0, [r7, #12]
 8005946:	f7ff ff21 	bl	800578c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800594a:	bf00      	nop
 800594c:	3710      	adds	r7, #16
 800594e:	46bd      	mov	sp, r7
 8005950:	bd80      	pop	{r7, pc}

08005952 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005952:	b480      	push	{r7}
 8005954:	b085      	sub	sp, #20
 8005956:	af00      	add	r7, sp, #0
 8005958:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005960:	b2db      	uxtb	r3, r3
 8005962:	2b21      	cmp	r3, #33	@ 0x21
 8005964:	d13e      	bne.n	80059e4 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	689b      	ldr	r3, [r3, #8]
 800596a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800596e:	d114      	bne.n	800599a <UART_Transmit_IT+0x48>
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	691b      	ldr	r3, [r3, #16]
 8005974:	2b00      	cmp	r3, #0
 8005976:	d110      	bne.n	800599a <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	6a1b      	ldr	r3, [r3, #32]
 800597c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800597e:	68fb      	ldr	r3, [r7, #12]
 8005980:	881b      	ldrh	r3, [r3, #0]
 8005982:	461a      	mov	r2, r3
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800598c:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	6a1b      	ldr	r3, [r3, #32]
 8005992:	1c9a      	adds	r2, r3, #2
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	621a      	str	r2, [r3, #32]
 8005998:	e008      	b.n	80059ac <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	6a1b      	ldr	r3, [r3, #32]
 800599e:	1c59      	adds	r1, r3, #1
 80059a0:	687a      	ldr	r2, [r7, #4]
 80059a2:	6211      	str	r1, [r2, #32]
 80059a4:	781a      	ldrb	r2, [r3, #0]
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80059b0:	b29b      	uxth	r3, r3
 80059b2:	3b01      	subs	r3, #1
 80059b4:	b29b      	uxth	r3, r3
 80059b6:	687a      	ldr	r2, [r7, #4]
 80059b8:	4619      	mov	r1, r3
 80059ba:	84d1      	strh	r1, [r2, #38]	@ 0x26
 80059bc:	2b00      	cmp	r3, #0
 80059be:	d10f      	bne.n	80059e0 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	68da      	ldr	r2, [r3, #12]
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80059ce:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	68da      	ldr	r2, [r3, #12]
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80059de:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80059e0:	2300      	movs	r3, #0
 80059e2:	e000      	b.n	80059e6 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80059e4:	2302      	movs	r3, #2
  }
}
 80059e6:	4618      	mov	r0, r3
 80059e8:	3714      	adds	r7, #20
 80059ea:	46bd      	mov	sp, r7
 80059ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059f0:	4770      	bx	lr

080059f2 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80059f2:	b580      	push	{r7, lr}
 80059f4:	b082      	sub	sp, #8
 80059f6:	af00      	add	r7, sp, #0
 80059f8:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	68da      	ldr	r2, [r3, #12]
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005a08:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	2220      	movs	r2, #32
 8005a0e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005a12:	6878      	ldr	r0, [r7, #4]
 8005a14:	f7ff fea6 	bl	8005764 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005a18:	2300      	movs	r3, #0
}
 8005a1a:	4618      	mov	r0, r3
 8005a1c:	3708      	adds	r7, #8
 8005a1e:	46bd      	mov	sp, r7
 8005a20:	bd80      	pop	{r7, pc}

08005a22 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005a22:	b580      	push	{r7, lr}
 8005a24:	b08c      	sub	sp, #48	@ 0x30
 8005a26:	af00      	add	r7, sp, #0
 8005a28:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8005a2a:	2300      	movs	r3, #0
 8005a2c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8005a2e:	2300      	movs	r3, #0
 8005a30:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005a38:	b2db      	uxtb	r3, r3
 8005a3a:	2b22      	cmp	r3, #34	@ 0x22
 8005a3c:	f040 80aa 	bne.w	8005b94 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	689b      	ldr	r3, [r3, #8]
 8005a44:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005a48:	d115      	bne.n	8005a76 <UART_Receive_IT+0x54>
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	691b      	ldr	r3, [r3, #16]
 8005a4e:	2b00      	cmp	r3, #0
 8005a50:	d111      	bne.n	8005a76 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a56:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	685b      	ldr	r3, [r3, #4]
 8005a5e:	b29b      	uxth	r3, r3
 8005a60:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005a64:	b29a      	uxth	r2, r3
 8005a66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a68:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a6e:	1c9a      	adds	r2, r3, #2
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	629a      	str	r2, [r3, #40]	@ 0x28
 8005a74:	e024      	b.n	8005ac0 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a7a:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	689b      	ldr	r3, [r3, #8]
 8005a80:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005a84:	d007      	beq.n	8005a96 <UART_Receive_IT+0x74>
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	689b      	ldr	r3, [r3, #8]
 8005a8a:	2b00      	cmp	r3, #0
 8005a8c:	d10a      	bne.n	8005aa4 <UART_Receive_IT+0x82>
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	691b      	ldr	r3, [r3, #16]
 8005a92:	2b00      	cmp	r3, #0
 8005a94:	d106      	bne.n	8005aa4 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	685b      	ldr	r3, [r3, #4]
 8005a9c:	b2da      	uxtb	r2, r3
 8005a9e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005aa0:	701a      	strb	r2, [r3, #0]
 8005aa2:	e008      	b.n	8005ab6 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	685b      	ldr	r3, [r3, #4]
 8005aaa:	b2db      	uxtb	r3, r3
 8005aac:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005ab0:	b2da      	uxtb	r2, r3
 8005ab2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005ab4:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005aba:	1c5a      	adds	r2, r3, #1
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005ac4:	b29b      	uxth	r3, r3
 8005ac6:	3b01      	subs	r3, #1
 8005ac8:	b29b      	uxth	r3, r3
 8005aca:	687a      	ldr	r2, [r7, #4]
 8005acc:	4619      	mov	r1, r3
 8005ace:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8005ad0:	2b00      	cmp	r3, #0
 8005ad2:	d15d      	bne.n	8005b90 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	68da      	ldr	r2, [r3, #12]
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	f022 0220 	bic.w	r2, r2, #32
 8005ae2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	68da      	ldr	r2, [r3, #12]
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005af2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	695a      	ldr	r2, [r3, #20]
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	f022 0201 	bic.w	r2, r2, #1
 8005b02:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	2220      	movs	r2, #32
 8005b08:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	2200      	movs	r2, #0
 8005b10:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005b16:	2b01      	cmp	r3, #1
 8005b18:	d135      	bne.n	8005b86 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	2200      	movs	r2, #0
 8005b1e:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	330c      	adds	r3, #12
 8005b26:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b28:	697b      	ldr	r3, [r7, #20]
 8005b2a:	e853 3f00 	ldrex	r3, [r3]
 8005b2e:	613b      	str	r3, [r7, #16]
   return(result);
 8005b30:	693b      	ldr	r3, [r7, #16]
 8005b32:	f023 0310 	bic.w	r3, r3, #16
 8005b36:	627b      	str	r3, [r7, #36]	@ 0x24
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	330c      	adds	r3, #12
 8005b3e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005b40:	623a      	str	r2, [r7, #32]
 8005b42:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b44:	69f9      	ldr	r1, [r7, #28]
 8005b46:	6a3a      	ldr	r2, [r7, #32]
 8005b48:	e841 2300 	strex	r3, r2, [r1]
 8005b4c:	61bb      	str	r3, [r7, #24]
   return(result);
 8005b4e:	69bb      	ldr	r3, [r7, #24]
 8005b50:	2b00      	cmp	r3, #0
 8005b52:	d1e5      	bne.n	8005b20 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	f003 0310 	and.w	r3, r3, #16
 8005b5e:	2b10      	cmp	r3, #16
 8005b60:	d10a      	bne.n	8005b78 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005b62:	2300      	movs	r3, #0
 8005b64:	60fb      	str	r3, [r7, #12]
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	60fb      	str	r3, [r7, #12]
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	685b      	ldr	r3, [r3, #4]
 8005b74:	60fb      	str	r3, [r7, #12]
 8005b76:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005b7c:	4619      	mov	r1, r3
 8005b7e:	6878      	ldr	r0, [r7, #4]
 8005b80:	f7ff fe0e 	bl	80057a0 <HAL_UARTEx_RxEventCallback>
 8005b84:	e002      	b.n	8005b8c <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8005b86:	6878      	ldr	r0, [r7, #4]
 8005b88:	f7ff fdf6 	bl	8005778 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8005b8c:	2300      	movs	r3, #0
 8005b8e:	e002      	b.n	8005b96 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8005b90:	2300      	movs	r3, #0
 8005b92:	e000      	b.n	8005b96 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8005b94:	2302      	movs	r3, #2
  }
}
 8005b96:	4618      	mov	r0, r3
 8005b98:	3730      	adds	r7, #48	@ 0x30
 8005b9a:	46bd      	mov	sp, r7
 8005b9c:	bd80      	pop	{r7, pc}
	...

08005ba0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005ba0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005ba4:	b0c0      	sub	sp, #256	@ 0x100
 8005ba6:	af00      	add	r7, sp, #0
 8005ba8:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005bac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	691b      	ldr	r3, [r3, #16]
 8005bb4:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8005bb8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005bbc:	68d9      	ldr	r1, [r3, #12]
 8005bbe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005bc2:	681a      	ldr	r2, [r3, #0]
 8005bc4:	ea40 0301 	orr.w	r3, r0, r1
 8005bc8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005bca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005bce:	689a      	ldr	r2, [r3, #8]
 8005bd0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005bd4:	691b      	ldr	r3, [r3, #16]
 8005bd6:	431a      	orrs	r2, r3
 8005bd8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005bdc:	695b      	ldr	r3, [r3, #20]
 8005bde:	431a      	orrs	r2, r3
 8005be0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005be4:	69db      	ldr	r3, [r3, #28]
 8005be6:	4313      	orrs	r3, r2
 8005be8:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005bec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	68db      	ldr	r3, [r3, #12]
 8005bf4:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8005bf8:	f021 010c 	bic.w	r1, r1, #12
 8005bfc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005c00:	681a      	ldr	r2, [r3, #0]
 8005c02:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8005c06:	430b      	orrs	r3, r1
 8005c08:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005c0a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	695b      	ldr	r3, [r3, #20]
 8005c12:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8005c16:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005c1a:	6999      	ldr	r1, [r3, #24]
 8005c1c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005c20:	681a      	ldr	r2, [r3, #0]
 8005c22:	ea40 0301 	orr.w	r3, r0, r1
 8005c26:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005c28:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005c2c:	681a      	ldr	r2, [r3, #0]
 8005c2e:	4b8f      	ldr	r3, [pc, #572]	@ (8005e6c <UART_SetConfig+0x2cc>)
 8005c30:	429a      	cmp	r2, r3
 8005c32:	d005      	beq.n	8005c40 <UART_SetConfig+0xa0>
 8005c34:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005c38:	681a      	ldr	r2, [r3, #0]
 8005c3a:	4b8d      	ldr	r3, [pc, #564]	@ (8005e70 <UART_SetConfig+0x2d0>)
 8005c3c:	429a      	cmp	r2, r3
 8005c3e:	d104      	bne.n	8005c4a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005c40:	f7ff f9f6 	bl	8005030 <HAL_RCC_GetPCLK2Freq>
 8005c44:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8005c48:	e003      	b.n	8005c52 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005c4a:	f7ff f9dd 	bl	8005008 <HAL_RCC_GetPCLK1Freq>
 8005c4e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005c52:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005c56:	69db      	ldr	r3, [r3, #28]
 8005c58:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005c5c:	f040 810c 	bne.w	8005e78 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005c60:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005c64:	2200      	movs	r2, #0
 8005c66:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8005c6a:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8005c6e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8005c72:	4622      	mov	r2, r4
 8005c74:	462b      	mov	r3, r5
 8005c76:	1891      	adds	r1, r2, r2
 8005c78:	65b9      	str	r1, [r7, #88]	@ 0x58
 8005c7a:	415b      	adcs	r3, r3
 8005c7c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005c7e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8005c82:	4621      	mov	r1, r4
 8005c84:	eb12 0801 	adds.w	r8, r2, r1
 8005c88:	4629      	mov	r1, r5
 8005c8a:	eb43 0901 	adc.w	r9, r3, r1
 8005c8e:	f04f 0200 	mov.w	r2, #0
 8005c92:	f04f 0300 	mov.w	r3, #0
 8005c96:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005c9a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005c9e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005ca2:	4690      	mov	r8, r2
 8005ca4:	4699      	mov	r9, r3
 8005ca6:	4623      	mov	r3, r4
 8005ca8:	eb18 0303 	adds.w	r3, r8, r3
 8005cac:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005cb0:	462b      	mov	r3, r5
 8005cb2:	eb49 0303 	adc.w	r3, r9, r3
 8005cb6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8005cba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005cbe:	685b      	ldr	r3, [r3, #4]
 8005cc0:	2200      	movs	r2, #0
 8005cc2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8005cc6:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8005cca:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8005cce:	460b      	mov	r3, r1
 8005cd0:	18db      	adds	r3, r3, r3
 8005cd2:	653b      	str	r3, [r7, #80]	@ 0x50
 8005cd4:	4613      	mov	r3, r2
 8005cd6:	eb42 0303 	adc.w	r3, r2, r3
 8005cda:	657b      	str	r3, [r7, #84]	@ 0x54
 8005cdc:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8005ce0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8005ce4:	f7fa fad4 	bl	8000290 <__aeabi_uldivmod>
 8005ce8:	4602      	mov	r2, r0
 8005cea:	460b      	mov	r3, r1
 8005cec:	4b61      	ldr	r3, [pc, #388]	@ (8005e74 <UART_SetConfig+0x2d4>)
 8005cee:	fba3 2302 	umull	r2, r3, r3, r2
 8005cf2:	095b      	lsrs	r3, r3, #5
 8005cf4:	011c      	lsls	r4, r3, #4
 8005cf6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005cfa:	2200      	movs	r2, #0
 8005cfc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005d00:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8005d04:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8005d08:	4642      	mov	r2, r8
 8005d0a:	464b      	mov	r3, r9
 8005d0c:	1891      	adds	r1, r2, r2
 8005d0e:	64b9      	str	r1, [r7, #72]	@ 0x48
 8005d10:	415b      	adcs	r3, r3
 8005d12:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005d14:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8005d18:	4641      	mov	r1, r8
 8005d1a:	eb12 0a01 	adds.w	sl, r2, r1
 8005d1e:	4649      	mov	r1, r9
 8005d20:	eb43 0b01 	adc.w	fp, r3, r1
 8005d24:	f04f 0200 	mov.w	r2, #0
 8005d28:	f04f 0300 	mov.w	r3, #0
 8005d2c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005d30:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005d34:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005d38:	4692      	mov	sl, r2
 8005d3a:	469b      	mov	fp, r3
 8005d3c:	4643      	mov	r3, r8
 8005d3e:	eb1a 0303 	adds.w	r3, sl, r3
 8005d42:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005d46:	464b      	mov	r3, r9
 8005d48:	eb4b 0303 	adc.w	r3, fp, r3
 8005d4c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8005d50:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005d54:	685b      	ldr	r3, [r3, #4]
 8005d56:	2200      	movs	r2, #0
 8005d58:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005d5c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8005d60:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8005d64:	460b      	mov	r3, r1
 8005d66:	18db      	adds	r3, r3, r3
 8005d68:	643b      	str	r3, [r7, #64]	@ 0x40
 8005d6a:	4613      	mov	r3, r2
 8005d6c:	eb42 0303 	adc.w	r3, r2, r3
 8005d70:	647b      	str	r3, [r7, #68]	@ 0x44
 8005d72:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8005d76:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8005d7a:	f7fa fa89 	bl	8000290 <__aeabi_uldivmod>
 8005d7e:	4602      	mov	r2, r0
 8005d80:	460b      	mov	r3, r1
 8005d82:	4611      	mov	r1, r2
 8005d84:	4b3b      	ldr	r3, [pc, #236]	@ (8005e74 <UART_SetConfig+0x2d4>)
 8005d86:	fba3 2301 	umull	r2, r3, r3, r1
 8005d8a:	095b      	lsrs	r3, r3, #5
 8005d8c:	2264      	movs	r2, #100	@ 0x64
 8005d8e:	fb02 f303 	mul.w	r3, r2, r3
 8005d92:	1acb      	subs	r3, r1, r3
 8005d94:	00db      	lsls	r3, r3, #3
 8005d96:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8005d9a:	4b36      	ldr	r3, [pc, #216]	@ (8005e74 <UART_SetConfig+0x2d4>)
 8005d9c:	fba3 2302 	umull	r2, r3, r3, r2
 8005da0:	095b      	lsrs	r3, r3, #5
 8005da2:	005b      	lsls	r3, r3, #1
 8005da4:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8005da8:	441c      	add	r4, r3
 8005daa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005dae:	2200      	movs	r2, #0
 8005db0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005db4:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8005db8:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8005dbc:	4642      	mov	r2, r8
 8005dbe:	464b      	mov	r3, r9
 8005dc0:	1891      	adds	r1, r2, r2
 8005dc2:	63b9      	str	r1, [r7, #56]	@ 0x38
 8005dc4:	415b      	adcs	r3, r3
 8005dc6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005dc8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8005dcc:	4641      	mov	r1, r8
 8005dce:	1851      	adds	r1, r2, r1
 8005dd0:	6339      	str	r1, [r7, #48]	@ 0x30
 8005dd2:	4649      	mov	r1, r9
 8005dd4:	414b      	adcs	r3, r1
 8005dd6:	637b      	str	r3, [r7, #52]	@ 0x34
 8005dd8:	f04f 0200 	mov.w	r2, #0
 8005ddc:	f04f 0300 	mov.w	r3, #0
 8005de0:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8005de4:	4659      	mov	r1, fp
 8005de6:	00cb      	lsls	r3, r1, #3
 8005de8:	4651      	mov	r1, sl
 8005dea:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005dee:	4651      	mov	r1, sl
 8005df0:	00ca      	lsls	r2, r1, #3
 8005df2:	4610      	mov	r0, r2
 8005df4:	4619      	mov	r1, r3
 8005df6:	4603      	mov	r3, r0
 8005df8:	4642      	mov	r2, r8
 8005dfa:	189b      	adds	r3, r3, r2
 8005dfc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005e00:	464b      	mov	r3, r9
 8005e02:	460a      	mov	r2, r1
 8005e04:	eb42 0303 	adc.w	r3, r2, r3
 8005e08:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005e0c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e10:	685b      	ldr	r3, [r3, #4]
 8005e12:	2200      	movs	r2, #0
 8005e14:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8005e18:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8005e1c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8005e20:	460b      	mov	r3, r1
 8005e22:	18db      	adds	r3, r3, r3
 8005e24:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005e26:	4613      	mov	r3, r2
 8005e28:	eb42 0303 	adc.w	r3, r2, r3
 8005e2c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005e2e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005e32:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8005e36:	f7fa fa2b 	bl	8000290 <__aeabi_uldivmod>
 8005e3a:	4602      	mov	r2, r0
 8005e3c:	460b      	mov	r3, r1
 8005e3e:	4b0d      	ldr	r3, [pc, #52]	@ (8005e74 <UART_SetConfig+0x2d4>)
 8005e40:	fba3 1302 	umull	r1, r3, r3, r2
 8005e44:	095b      	lsrs	r3, r3, #5
 8005e46:	2164      	movs	r1, #100	@ 0x64
 8005e48:	fb01 f303 	mul.w	r3, r1, r3
 8005e4c:	1ad3      	subs	r3, r2, r3
 8005e4e:	00db      	lsls	r3, r3, #3
 8005e50:	3332      	adds	r3, #50	@ 0x32
 8005e52:	4a08      	ldr	r2, [pc, #32]	@ (8005e74 <UART_SetConfig+0x2d4>)
 8005e54:	fba2 2303 	umull	r2, r3, r2, r3
 8005e58:	095b      	lsrs	r3, r3, #5
 8005e5a:	f003 0207 	and.w	r2, r3, #7
 8005e5e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	4422      	add	r2, r4
 8005e66:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005e68:	e106      	b.n	8006078 <UART_SetConfig+0x4d8>
 8005e6a:	bf00      	nop
 8005e6c:	40011000 	.word	0x40011000
 8005e70:	40011400 	.word	0x40011400
 8005e74:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005e78:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005e7c:	2200      	movs	r2, #0
 8005e7e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8005e82:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8005e86:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8005e8a:	4642      	mov	r2, r8
 8005e8c:	464b      	mov	r3, r9
 8005e8e:	1891      	adds	r1, r2, r2
 8005e90:	6239      	str	r1, [r7, #32]
 8005e92:	415b      	adcs	r3, r3
 8005e94:	627b      	str	r3, [r7, #36]	@ 0x24
 8005e96:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005e9a:	4641      	mov	r1, r8
 8005e9c:	1854      	adds	r4, r2, r1
 8005e9e:	4649      	mov	r1, r9
 8005ea0:	eb43 0501 	adc.w	r5, r3, r1
 8005ea4:	f04f 0200 	mov.w	r2, #0
 8005ea8:	f04f 0300 	mov.w	r3, #0
 8005eac:	00eb      	lsls	r3, r5, #3
 8005eae:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005eb2:	00e2      	lsls	r2, r4, #3
 8005eb4:	4614      	mov	r4, r2
 8005eb6:	461d      	mov	r5, r3
 8005eb8:	4643      	mov	r3, r8
 8005eba:	18e3      	adds	r3, r4, r3
 8005ebc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005ec0:	464b      	mov	r3, r9
 8005ec2:	eb45 0303 	adc.w	r3, r5, r3
 8005ec6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8005eca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ece:	685b      	ldr	r3, [r3, #4]
 8005ed0:	2200      	movs	r2, #0
 8005ed2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8005ed6:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8005eda:	f04f 0200 	mov.w	r2, #0
 8005ede:	f04f 0300 	mov.w	r3, #0
 8005ee2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8005ee6:	4629      	mov	r1, r5
 8005ee8:	008b      	lsls	r3, r1, #2
 8005eea:	4621      	mov	r1, r4
 8005eec:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005ef0:	4621      	mov	r1, r4
 8005ef2:	008a      	lsls	r2, r1, #2
 8005ef4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8005ef8:	f7fa f9ca 	bl	8000290 <__aeabi_uldivmod>
 8005efc:	4602      	mov	r2, r0
 8005efe:	460b      	mov	r3, r1
 8005f00:	4b60      	ldr	r3, [pc, #384]	@ (8006084 <UART_SetConfig+0x4e4>)
 8005f02:	fba3 2302 	umull	r2, r3, r3, r2
 8005f06:	095b      	lsrs	r3, r3, #5
 8005f08:	011c      	lsls	r4, r3, #4
 8005f0a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005f0e:	2200      	movs	r2, #0
 8005f10:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005f14:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8005f18:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8005f1c:	4642      	mov	r2, r8
 8005f1e:	464b      	mov	r3, r9
 8005f20:	1891      	adds	r1, r2, r2
 8005f22:	61b9      	str	r1, [r7, #24]
 8005f24:	415b      	adcs	r3, r3
 8005f26:	61fb      	str	r3, [r7, #28]
 8005f28:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005f2c:	4641      	mov	r1, r8
 8005f2e:	1851      	adds	r1, r2, r1
 8005f30:	6139      	str	r1, [r7, #16]
 8005f32:	4649      	mov	r1, r9
 8005f34:	414b      	adcs	r3, r1
 8005f36:	617b      	str	r3, [r7, #20]
 8005f38:	f04f 0200 	mov.w	r2, #0
 8005f3c:	f04f 0300 	mov.w	r3, #0
 8005f40:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005f44:	4659      	mov	r1, fp
 8005f46:	00cb      	lsls	r3, r1, #3
 8005f48:	4651      	mov	r1, sl
 8005f4a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005f4e:	4651      	mov	r1, sl
 8005f50:	00ca      	lsls	r2, r1, #3
 8005f52:	4610      	mov	r0, r2
 8005f54:	4619      	mov	r1, r3
 8005f56:	4603      	mov	r3, r0
 8005f58:	4642      	mov	r2, r8
 8005f5a:	189b      	adds	r3, r3, r2
 8005f5c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005f60:	464b      	mov	r3, r9
 8005f62:	460a      	mov	r2, r1
 8005f64:	eb42 0303 	adc.w	r3, r2, r3
 8005f68:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005f6c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005f70:	685b      	ldr	r3, [r3, #4]
 8005f72:	2200      	movs	r2, #0
 8005f74:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005f76:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8005f78:	f04f 0200 	mov.w	r2, #0
 8005f7c:	f04f 0300 	mov.w	r3, #0
 8005f80:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8005f84:	4649      	mov	r1, r9
 8005f86:	008b      	lsls	r3, r1, #2
 8005f88:	4641      	mov	r1, r8
 8005f8a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005f8e:	4641      	mov	r1, r8
 8005f90:	008a      	lsls	r2, r1, #2
 8005f92:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8005f96:	f7fa f97b 	bl	8000290 <__aeabi_uldivmod>
 8005f9a:	4602      	mov	r2, r0
 8005f9c:	460b      	mov	r3, r1
 8005f9e:	4611      	mov	r1, r2
 8005fa0:	4b38      	ldr	r3, [pc, #224]	@ (8006084 <UART_SetConfig+0x4e4>)
 8005fa2:	fba3 2301 	umull	r2, r3, r3, r1
 8005fa6:	095b      	lsrs	r3, r3, #5
 8005fa8:	2264      	movs	r2, #100	@ 0x64
 8005faa:	fb02 f303 	mul.w	r3, r2, r3
 8005fae:	1acb      	subs	r3, r1, r3
 8005fb0:	011b      	lsls	r3, r3, #4
 8005fb2:	3332      	adds	r3, #50	@ 0x32
 8005fb4:	4a33      	ldr	r2, [pc, #204]	@ (8006084 <UART_SetConfig+0x4e4>)
 8005fb6:	fba2 2303 	umull	r2, r3, r2, r3
 8005fba:	095b      	lsrs	r3, r3, #5
 8005fbc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005fc0:	441c      	add	r4, r3
 8005fc2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005fc6:	2200      	movs	r2, #0
 8005fc8:	673b      	str	r3, [r7, #112]	@ 0x70
 8005fca:	677a      	str	r2, [r7, #116]	@ 0x74
 8005fcc:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8005fd0:	4642      	mov	r2, r8
 8005fd2:	464b      	mov	r3, r9
 8005fd4:	1891      	adds	r1, r2, r2
 8005fd6:	60b9      	str	r1, [r7, #8]
 8005fd8:	415b      	adcs	r3, r3
 8005fda:	60fb      	str	r3, [r7, #12]
 8005fdc:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005fe0:	4641      	mov	r1, r8
 8005fe2:	1851      	adds	r1, r2, r1
 8005fe4:	6039      	str	r1, [r7, #0]
 8005fe6:	4649      	mov	r1, r9
 8005fe8:	414b      	adcs	r3, r1
 8005fea:	607b      	str	r3, [r7, #4]
 8005fec:	f04f 0200 	mov.w	r2, #0
 8005ff0:	f04f 0300 	mov.w	r3, #0
 8005ff4:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005ff8:	4659      	mov	r1, fp
 8005ffa:	00cb      	lsls	r3, r1, #3
 8005ffc:	4651      	mov	r1, sl
 8005ffe:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006002:	4651      	mov	r1, sl
 8006004:	00ca      	lsls	r2, r1, #3
 8006006:	4610      	mov	r0, r2
 8006008:	4619      	mov	r1, r3
 800600a:	4603      	mov	r3, r0
 800600c:	4642      	mov	r2, r8
 800600e:	189b      	adds	r3, r3, r2
 8006010:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006012:	464b      	mov	r3, r9
 8006014:	460a      	mov	r2, r1
 8006016:	eb42 0303 	adc.w	r3, r2, r3
 800601a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800601c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006020:	685b      	ldr	r3, [r3, #4]
 8006022:	2200      	movs	r2, #0
 8006024:	663b      	str	r3, [r7, #96]	@ 0x60
 8006026:	667a      	str	r2, [r7, #100]	@ 0x64
 8006028:	f04f 0200 	mov.w	r2, #0
 800602c:	f04f 0300 	mov.w	r3, #0
 8006030:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8006034:	4649      	mov	r1, r9
 8006036:	008b      	lsls	r3, r1, #2
 8006038:	4641      	mov	r1, r8
 800603a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800603e:	4641      	mov	r1, r8
 8006040:	008a      	lsls	r2, r1, #2
 8006042:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8006046:	f7fa f923 	bl	8000290 <__aeabi_uldivmod>
 800604a:	4602      	mov	r2, r0
 800604c:	460b      	mov	r3, r1
 800604e:	4b0d      	ldr	r3, [pc, #52]	@ (8006084 <UART_SetConfig+0x4e4>)
 8006050:	fba3 1302 	umull	r1, r3, r3, r2
 8006054:	095b      	lsrs	r3, r3, #5
 8006056:	2164      	movs	r1, #100	@ 0x64
 8006058:	fb01 f303 	mul.w	r3, r1, r3
 800605c:	1ad3      	subs	r3, r2, r3
 800605e:	011b      	lsls	r3, r3, #4
 8006060:	3332      	adds	r3, #50	@ 0x32
 8006062:	4a08      	ldr	r2, [pc, #32]	@ (8006084 <UART_SetConfig+0x4e4>)
 8006064:	fba2 2303 	umull	r2, r3, r2, r3
 8006068:	095b      	lsrs	r3, r3, #5
 800606a:	f003 020f 	and.w	r2, r3, #15
 800606e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	4422      	add	r2, r4
 8006076:	609a      	str	r2, [r3, #8]
}
 8006078:	bf00      	nop
 800607a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800607e:	46bd      	mov	sp, r7
 8006080:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006084:	51eb851f 	.word	0x51eb851f

08006088 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006088:	b084      	sub	sp, #16
 800608a:	b580      	push	{r7, lr}
 800608c:	b084      	sub	sp, #16
 800608e:	af00      	add	r7, sp, #0
 8006090:	6078      	str	r0, [r7, #4]
 8006092:	f107 001c 	add.w	r0, r7, #28
 8006096:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800609a:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800609e:	2b01      	cmp	r3, #1
 80060a0:	d123      	bne.n	80060ea <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80060a6:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	68db      	ldr	r3, [r3, #12]
 80060b2:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 80060b6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80060ba:	687a      	ldr	r2, [r7, #4]
 80060bc:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	68db      	ldr	r3, [r3, #12]
 80060c2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80060ca:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80060ce:	2b01      	cmp	r3, #1
 80060d0:	d105      	bne.n	80060de <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	68db      	ldr	r3, [r3, #12]
 80060d6:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80060de:	6878      	ldr	r0, [r7, #4]
 80060e0:	f001 fae8 	bl	80076b4 <USB_CoreReset>
 80060e4:	4603      	mov	r3, r0
 80060e6:	73fb      	strb	r3, [r7, #15]
 80060e8:	e01b      	b.n	8006122 <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	68db      	ldr	r3, [r3, #12]
 80060ee:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80060f6:	6878      	ldr	r0, [r7, #4]
 80060f8:	f001 fadc 	bl	80076b4 <USB_CoreReset>
 80060fc:	4603      	mov	r3, r0
 80060fe:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8006100:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8006104:	2b00      	cmp	r3, #0
 8006106:	d106      	bne.n	8006116 <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800610c:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	639a      	str	r2, [r3, #56]	@ 0x38
 8006114:	e005      	b.n	8006122 <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800611a:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8006122:	7fbb      	ldrb	r3, [r7, #30]
 8006124:	2b01      	cmp	r3, #1
 8006126:	d10b      	bne.n	8006140 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	689b      	ldr	r3, [r3, #8]
 800612c:	f043 0206 	orr.w	r2, r3, #6
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	689b      	ldr	r3, [r3, #8]
 8006138:	f043 0220 	orr.w	r2, r3, #32
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8006140:	7bfb      	ldrb	r3, [r7, #15]
}
 8006142:	4618      	mov	r0, r3
 8006144:	3710      	adds	r7, #16
 8006146:	46bd      	mov	sp, r7
 8006148:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800614c:	b004      	add	sp, #16
 800614e:	4770      	bx	lr

08006150 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8006150:	b480      	push	{r7}
 8006152:	b087      	sub	sp, #28
 8006154:	af00      	add	r7, sp, #0
 8006156:	60f8      	str	r0, [r7, #12]
 8006158:	60b9      	str	r1, [r7, #8]
 800615a:	4613      	mov	r3, r2
 800615c:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800615e:	79fb      	ldrb	r3, [r7, #7]
 8006160:	2b02      	cmp	r3, #2
 8006162:	d165      	bne.n	8006230 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8006164:	68bb      	ldr	r3, [r7, #8]
 8006166:	4a41      	ldr	r2, [pc, #260]	@ (800626c <USB_SetTurnaroundTime+0x11c>)
 8006168:	4293      	cmp	r3, r2
 800616a:	d906      	bls.n	800617a <USB_SetTurnaroundTime+0x2a>
 800616c:	68bb      	ldr	r3, [r7, #8]
 800616e:	4a40      	ldr	r2, [pc, #256]	@ (8006270 <USB_SetTurnaroundTime+0x120>)
 8006170:	4293      	cmp	r3, r2
 8006172:	d202      	bcs.n	800617a <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8006174:	230f      	movs	r3, #15
 8006176:	617b      	str	r3, [r7, #20]
 8006178:	e062      	b.n	8006240 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800617a:	68bb      	ldr	r3, [r7, #8]
 800617c:	4a3c      	ldr	r2, [pc, #240]	@ (8006270 <USB_SetTurnaroundTime+0x120>)
 800617e:	4293      	cmp	r3, r2
 8006180:	d306      	bcc.n	8006190 <USB_SetTurnaroundTime+0x40>
 8006182:	68bb      	ldr	r3, [r7, #8]
 8006184:	4a3b      	ldr	r2, [pc, #236]	@ (8006274 <USB_SetTurnaroundTime+0x124>)
 8006186:	4293      	cmp	r3, r2
 8006188:	d202      	bcs.n	8006190 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 800618a:	230e      	movs	r3, #14
 800618c:	617b      	str	r3, [r7, #20]
 800618e:	e057      	b.n	8006240 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8006190:	68bb      	ldr	r3, [r7, #8]
 8006192:	4a38      	ldr	r2, [pc, #224]	@ (8006274 <USB_SetTurnaroundTime+0x124>)
 8006194:	4293      	cmp	r3, r2
 8006196:	d306      	bcc.n	80061a6 <USB_SetTurnaroundTime+0x56>
 8006198:	68bb      	ldr	r3, [r7, #8]
 800619a:	4a37      	ldr	r2, [pc, #220]	@ (8006278 <USB_SetTurnaroundTime+0x128>)
 800619c:	4293      	cmp	r3, r2
 800619e:	d202      	bcs.n	80061a6 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 80061a0:	230d      	movs	r3, #13
 80061a2:	617b      	str	r3, [r7, #20]
 80061a4:	e04c      	b.n	8006240 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 80061a6:	68bb      	ldr	r3, [r7, #8]
 80061a8:	4a33      	ldr	r2, [pc, #204]	@ (8006278 <USB_SetTurnaroundTime+0x128>)
 80061aa:	4293      	cmp	r3, r2
 80061ac:	d306      	bcc.n	80061bc <USB_SetTurnaroundTime+0x6c>
 80061ae:	68bb      	ldr	r3, [r7, #8]
 80061b0:	4a32      	ldr	r2, [pc, #200]	@ (800627c <USB_SetTurnaroundTime+0x12c>)
 80061b2:	4293      	cmp	r3, r2
 80061b4:	d802      	bhi.n	80061bc <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 80061b6:	230c      	movs	r3, #12
 80061b8:	617b      	str	r3, [r7, #20]
 80061ba:	e041      	b.n	8006240 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 80061bc:	68bb      	ldr	r3, [r7, #8]
 80061be:	4a2f      	ldr	r2, [pc, #188]	@ (800627c <USB_SetTurnaroundTime+0x12c>)
 80061c0:	4293      	cmp	r3, r2
 80061c2:	d906      	bls.n	80061d2 <USB_SetTurnaroundTime+0x82>
 80061c4:	68bb      	ldr	r3, [r7, #8]
 80061c6:	4a2e      	ldr	r2, [pc, #184]	@ (8006280 <USB_SetTurnaroundTime+0x130>)
 80061c8:	4293      	cmp	r3, r2
 80061ca:	d802      	bhi.n	80061d2 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 80061cc:	230b      	movs	r3, #11
 80061ce:	617b      	str	r3, [r7, #20]
 80061d0:	e036      	b.n	8006240 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 80061d2:	68bb      	ldr	r3, [r7, #8]
 80061d4:	4a2a      	ldr	r2, [pc, #168]	@ (8006280 <USB_SetTurnaroundTime+0x130>)
 80061d6:	4293      	cmp	r3, r2
 80061d8:	d906      	bls.n	80061e8 <USB_SetTurnaroundTime+0x98>
 80061da:	68bb      	ldr	r3, [r7, #8]
 80061dc:	4a29      	ldr	r2, [pc, #164]	@ (8006284 <USB_SetTurnaroundTime+0x134>)
 80061de:	4293      	cmp	r3, r2
 80061e0:	d802      	bhi.n	80061e8 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 80061e2:	230a      	movs	r3, #10
 80061e4:	617b      	str	r3, [r7, #20]
 80061e6:	e02b      	b.n	8006240 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 80061e8:	68bb      	ldr	r3, [r7, #8]
 80061ea:	4a26      	ldr	r2, [pc, #152]	@ (8006284 <USB_SetTurnaroundTime+0x134>)
 80061ec:	4293      	cmp	r3, r2
 80061ee:	d906      	bls.n	80061fe <USB_SetTurnaroundTime+0xae>
 80061f0:	68bb      	ldr	r3, [r7, #8]
 80061f2:	4a25      	ldr	r2, [pc, #148]	@ (8006288 <USB_SetTurnaroundTime+0x138>)
 80061f4:	4293      	cmp	r3, r2
 80061f6:	d202      	bcs.n	80061fe <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 80061f8:	2309      	movs	r3, #9
 80061fa:	617b      	str	r3, [r7, #20]
 80061fc:	e020      	b.n	8006240 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 80061fe:	68bb      	ldr	r3, [r7, #8]
 8006200:	4a21      	ldr	r2, [pc, #132]	@ (8006288 <USB_SetTurnaroundTime+0x138>)
 8006202:	4293      	cmp	r3, r2
 8006204:	d306      	bcc.n	8006214 <USB_SetTurnaroundTime+0xc4>
 8006206:	68bb      	ldr	r3, [r7, #8]
 8006208:	4a20      	ldr	r2, [pc, #128]	@ (800628c <USB_SetTurnaroundTime+0x13c>)
 800620a:	4293      	cmp	r3, r2
 800620c:	d802      	bhi.n	8006214 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800620e:	2308      	movs	r3, #8
 8006210:	617b      	str	r3, [r7, #20]
 8006212:	e015      	b.n	8006240 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8006214:	68bb      	ldr	r3, [r7, #8]
 8006216:	4a1d      	ldr	r2, [pc, #116]	@ (800628c <USB_SetTurnaroundTime+0x13c>)
 8006218:	4293      	cmp	r3, r2
 800621a:	d906      	bls.n	800622a <USB_SetTurnaroundTime+0xda>
 800621c:	68bb      	ldr	r3, [r7, #8]
 800621e:	4a1c      	ldr	r2, [pc, #112]	@ (8006290 <USB_SetTurnaroundTime+0x140>)
 8006220:	4293      	cmp	r3, r2
 8006222:	d202      	bcs.n	800622a <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8006224:	2307      	movs	r3, #7
 8006226:	617b      	str	r3, [r7, #20]
 8006228:	e00a      	b.n	8006240 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800622a:	2306      	movs	r3, #6
 800622c:	617b      	str	r3, [r7, #20]
 800622e:	e007      	b.n	8006240 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8006230:	79fb      	ldrb	r3, [r7, #7]
 8006232:	2b00      	cmp	r3, #0
 8006234:	d102      	bne.n	800623c <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8006236:	2309      	movs	r3, #9
 8006238:	617b      	str	r3, [r7, #20]
 800623a:	e001      	b.n	8006240 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 800623c:	2309      	movs	r3, #9
 800623e:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8006240:	68fb      	ldr	r3, [r7, #12]
 8006242:	68db      	ldr	r3, [r3, #12]
 8006244:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 8006248:	68fb      	ldr	r3, [r7, #12]
 800624a:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800624c:	68fb      	ldr	r3, [r7, #12]
 800624e:	68da      	ldr	r2, [r3, #12]
 8006250:	697b      	ldr	r3, [r7, #20]
 8006252:	029b      	lsls	r3, r3, #10
 8006254:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 8006258:	431a      	orrs	r2, r3
 800625a:	68fb      	ldr	r3, [r7, #12]
 800625c:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800625e:	2300      	movs	r3, #0
}
 8006260:	4618      	mov	r0, r3
 8006262:	371c      	adds	r7, #28
 8006264:	46bd      	mov	sp, r7
 8006266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800626a:	4770      	bx	lr
 800626c:	00d8acbf 	.word	0x00d8acbf
 8006270:	00e4e1c0 	.word	0x00e4e1c0
 8006274:	00f42400 	.word	0x00f42400
 8006278:	01067380 	.word	0x01067380
 800627c:	011a499f 	.word	0x011a499f
 8006280:	01312cff 	.word	0x01312cff
 8006284:	014ca43f 	.word	0x014ca43f
 8006288:	016e3600 	.word	0x016e3600
 800628c:	01a6ab1f 	.word	0x01a6ab1f
 8006290:	01e84800 	.word	0x01e84800

08006294 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8006294:	b480      	push	{r7}
 8006296:	b083      	sub	sp, #12
 8006298:	af00      	add	r7, sp, #0
 800629a:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	689b      	ldr	r3, [r3, #8]
 80062a0:	f043 0201 	orr.w	r2, r3, #1
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80062a8:	2300      	movs	r3, #0
}
 80062aa:	4618      	mov	r0, r3
 80062ac:	370c      	adds	r7, #12
 80062ae:	46bd      	mov	sp, r7
 80062b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062b4:	4770      	bx	lr

080062b6 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80062b6:	b480      	push	{r7}
 80062b8:	b083      	sub	sp, #12
 80062ba:	af00      	add	r7, sp, #0
 80062bc:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	689b      	ldr	r3, [r3, #8]
 80062c2:	f023 0201 	bic.w	r2, r3, #1
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80062ca:	2300      	movs	r3, #0
}
 80062cc:	4618      	mov	r0, r3
 80062ce:	370c      	adds	r7, #12
 80062d0:	46bd      	mov	sp, r7
 80062d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062d6:	4770      	bx	lr

080062d8 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80062d8:	b580      	push	{r7, lr}
 80062da:	b084      	sub	sp, #16
 80062dc:	af00      	add	r7, sp, #0
 80062de:	6078      	str	r0, [r7, #4]
 80062e0:	460b      	mov	r3, r1
 80062e2:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 80062e4:	2300      	movs	r3, #0
 80062e6:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	68db      	ldr	r3, [r3, #12]
 80062ec:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80062f4:	78fb      	ldrb	r3, [r7, #3]
 80062f6:	2b01      	cmp	r3, #1
 80062f8:	d115      	bne.n	8006326 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	68db      	ldr	r3, [r3, #12]
 80062fe:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8006306:	200a      	movs	r0, #10
 8006308:	f7fb fbfe 	bl	8001b08 <HAL_Delay>
      ms += 10U;
 800630c:	68fb      	ldr	r3, [r7, #12]
 800630e:	330a      	adds	r3, #10
 8006310:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8006312:	6878      	ldr	r0, [r7, #4]
 8006314:	f001 f93f 	bl	8007596 <USB_GetMode>
 8006318:	4603      	mov	r3, r0
 800631a:	2b01      	cmp	r3, #1
 800631c:	d01e      	beq.n	800635c <USB_SetCurrentMode+0x84>
 800631e:	68fb      	ldr	r3, [r7, #12]
 8006320:	2bc7      	cmp	r3, #199	@ 0xc7
 8006322:	d9f0      	bls.n	8006306 <USB_SetCurrentMode+0x2e>
 8006324:	e01a      	b.n	800635c <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8006326:	78fb      	ldrb	r3, [r7, #3]
 8006328:	2b00      	cmp	r3, #0
 800632a:	d115      	bne.n	8006358 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	68db      	ldr	r3, [r3, #12]
 8006330:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8006338:	200a      	movs	r0, #10
 800633a:	f7fb fbe5 	bl	8001b08 <HAL_Delay>
      ms += 10U;
 800633e:	68fb      	ldr	r3, [r7, #12]
 8006340:	330a      	adds	r3, #10
 8006342:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8006344:	6878      	ldr	r0, [r7, #4]
 8006346:	f001 f926 	bl	8007596 <USB_GetMode>
 800634a:	4603      	mov	r3, r0
 800634c:	2b00      	cmp	r3, #0
 800634e:	d005      	beq.n	800635c <USB_SetCurrentMode+0x84>
 8006350:	68fb      	ldr	r3, [r7, #12]
 8006352:	2bc7      	cmp	r3, #199	@ 0xc7
 8006354:	d9f0      	bls.n	8006338 <USB_SetCurrentMode+0x60>
 8006356:	e001      	b.n	800635c <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8006358:	2301      	movs	r3, #1
 800635a:	e005      	b.n	8006368 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 800635c:	68fb      	ldr	r3, [r7, #12]
 800635e:	2bc8      	cmp	r3, #200	@ 0xc8
 8006360:	d101      	bne.n	8006366 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8006362:	2301      	movs	r3, #1
 8006364:	e000      	b.n	8006368 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8006366:	2300      	movs	r3, #0
}
 8006368:	4618      	mov	r0, r3
 800636a:	3710      	adds	r7, #16
 800636c:	46bd      	mov	sp, r7
 800636e:	bd80      	pop	{r7, pc}

08006370 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006370:	b084      	sub	sp, #16
 8006372:	b580      	push	{r7, lr}
 8006374:	b086      	sub	sp, #24
 8006376:	af00      	add	r7, sp, #0
 8006378:	6078      	str	r0, [r7, #4]
 800637a:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800637e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8006382:	2300      	movs	r3, #0
 8006384:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800638a:	2300      	movs	r3, #0
 800638c:	613b      	str	r3, [r7, #16]
 800638e:	e009      	b.n	80063a4 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8006390:	687a      	ldr	r2, [r7, #4]
 8006392:	693b      	ldr	r3, [r7, #16]
 8006394:	3340      	adds	r3, #64	@ 0x40
 8006396:	009b      	lsls	r3, r3, #2
 8006398:	4413      	add	r3, r2
 800639a:	2200      	movs	r2, #0
 800639c:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800639e:	693b      	ldr	r3, [r7, #16]
 80063a0:	3301      	adds	r3, #1
 80063a2:	613b      	str	r3, [r7, #16]
 80063a4:	693b      	ldr	r3, [r7, #16]
 80063a6:	2b0e      	cmp	r3, #14
 80063a8:	d9f2      	bls.n	8006390 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 80063aa:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80063ae:	2b00      	cmp	r3, #0
 80063b0:	d11c      	bne.n	80063ec <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80063b2:	68fb      	ldr	r3, [r7, #12]
 80063b4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80063b8:	685b      	ldr	r3, [r3, #4]
 80063ba:	68fa      	ldr	r2, [r7, #12]
 80063bc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80063c0:	f043 0302 	orr.w	r3, r3, #2
 80063c4:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80063ca:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80063d6:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80063e2:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	639a      	str	r2, [r3, #56]	@ 0x38
 80063ea:	e00b      	b.n	8006404 <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80063f0:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80063fc:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8006404:	68fb      	ldr	r3, [r7, #12]
 8006406:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800640a:	461a      	mov	r2, r3
 800640c:	2300      	movs	r3, #0
 800640e:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8006410:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8006414:	2b01      	cmp	r3, #1
 8006416:	d10d      	bne.n	8006434 <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8006418:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800641c:	2b00      	cmp	r3, #0
 800641e:	d104      	bne.n	800642a <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8006420:	2100      	movs	r1, #0
 8006422:	6878      	ldr	r0, [r7, #4]
 8006424:	f000 f968 	bl	80066f8 <USB_SetDevSpeed>
 8006428:	e008      	b.n	800643c <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800642a:	2101      	movs	r1, #1
 800642c:	6878      	ldr	r0, [r7, #4]
 800642e:	f000 f963 	bl	80066f8 <USB_SetDevSpeed>
 8006432:	e003      	b.n	800643c <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8006434:	2103      	movs	r1, #3
 8006436:	6878      	ldr	r0, [r7, #4]
 8006438:	f000 f95e 	bl	80066f8 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800643c:	2110      	movs	r1, #16
 800643e:	6878      	ldr	r0, [r7, #4]
 8006440:	f000 f8fa 	bl	8006638 <USB_FlushTxFifo>
 8006444:	4603      	mov	r3, r0
 8006446:	2b00      	cmp	r3, #0
 8006448:	d001      	beq.n	800644e <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 800644a:	2301      	movs	r3, #1
 800644c:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800644e:	6878      	ldr	r0, [r7, #4]
 8006450:	f000 f924 	bl	800669c <USB_FlushRxFifo>
 8006454:	4603      	mov	r3, r0
 8006456:	2b00      	cmp	r3, #0
 8006458:	d001      	beq.n	800645e <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 800645a:	2301      	movs	r3, #1
 800645c:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800645e:	68fb      	ldr	r3, [r7, #12]
 8006460:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006464:	461a      	mov	r2, r3
 8006466:	2300      	movs	r3, #0
 8006468:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800646a:	68fb      	ldr	r3, [r7, #12]
 800646c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006470:	461a      	mov	r2, r3
 8006472:	2300      	movs	r3, #0
 8006474:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8006476:	68fb      	ldr	r3, [r7, #12]
 8006478:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800647c:	461a      	mov	r2, r3
 800647e:	2300      	movs	r3, #0
 8006480:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006482:	2300      	movs	r3, #0
 8006484:	613b      	str	r3, [r7, #16]
 8006486:	e043      	b.n	8006510 <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8006488:	693b      	ldr	r3, [r7, #16]
 800648a:	015a      	lsls	r2, r3, #5
 800648c:	68fb      	ldr	r3, [r7, #12]
 800648e:	4413      	add	r3, r2
 8006490:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800649a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800649e:	d118      	bne.n	80064d2 <USB_DevInit+0x162>
    {
      if (i == 0U)
 80064a0:	693b      	ldr	r3, [r7, #16]
 80064a2:	2b00      	cmp	r3, #0
 80064a4:	d10a      	bne.n	80064bc <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 80064a6:	693b      	ldr	r3, [r7, #16]
 80064a8:	015a      	lsls	r2, r3, #5
 80064aa:	68fb      	ldr	r3, [r7, #12]
 80064ac:	4413      	add	r3, r2
 80064ae:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80064b2:	461a      	mov	r2, r3
 80064b4:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80064b8:	6013      	str	r3, [r2, #0]
 80064ba:	e013      	b.n	80064e4 <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80064bc:	693b      	ldr	r3, [r7, #16]
 80064be:	015a      	lsls	r2, r3, #5
 80064c0:	68fb      	ldr	r3, [r7, #12]
 80064c2:	4413      	add	r3, r2
 80064c4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80064c8:	461a      	mov	r2, r3
 80064ca:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80064ce:	6013      	str	r3, [r2, #0]
 80064d0:	e008      	b.n	80064e4 <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 80064d2:	693b      	ldr	r3, [r7, #16]
 80064d4:	015a      	lsls	r2, r3, #5
 80064d6:	68fb      	ldr	r3, [r7, #12]
 80064d8:	4413      	add	r3, r2
 80064da:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80064de:	461a      	mov	r2, r3
 80064e0:	2300      	movs	r3, #0
 80064e2:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 80064e4:	693b      	ldr	r3, [r7, #16]
 80064e6:	015a      	lsls	r2, r3, #5
 80064e8:	68fb      	ldr	r3, [r7, #12]
 80064ea:	4413      	add	r3, r2
 80064ec:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80064f0:	461a      	mov	r2, r3
 80064f2:	2300      	movs	r3, #0
 80064f4:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 80064f6:	693b      	ldr	r3, [r7, #16]
 80064f8:	015a      	lsls	r2, r3, #5
 80064fa:	68fb      	ldr	r3, [r7, #12]
 80064fc:	4413      	add	r3, r2
 80064fe:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006502:	461a      	mov	r2, r3
 8006504:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8006508:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800650a:	693b      	ldr	r3, [r7, #16]
 800650c:	3301      	adds	r3, #1
 800650e:	613b      	str	r3, [r7, #16]
 8006510:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8006514:	461a      	mov	r2, r3
 8006516:	693b      	ldr	r3, [r7, #16]
 8006518:	4293      	cmp	r3, r2
 800651a:	d3b5      	bcc.n	8006488 <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800651c:	2300      	movs	r3, #0
 800651e:	613b      	str	r3, [r7, #16]
 8006520:	e043      	b.n	80065aa <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006522:	693b      	ldr	r3, [r7, #16]
 8006524:	015a      	lsls	r2, r3, #5
 8006526:	68fb      	ldr	r3, [r7, #12]
 8006528:	4413      	add	r3, r2
 800652a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006534:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006538:	d118      	bne.n	800656c <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 800653a:	693b      	ldr	r3, [r7, #16]
 800653c:	2b00      	cmp	r3, #0
 800653e:	d10a      	bne.n	8006556 <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8006540:	693b      	ldr	r3, [r7, #16]
 8006542:	015a      	lsls	r2, r3, #5
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	4413      	add	r3, r2
 8006548:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800654c:	461a      	mov	r2, r3
 800654e:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8006552:	6013      	str	r3, [r2, #0]
 8006554:	e013      	b.n	800657e <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8006556:	693b      	ldr	r3, [r7, #16]
 8006558:	015a      	lsls	r2, r3, #5
 800655a:	68fb      	ldr	r3, [r7, #12]
 800655c:	4413      	add	r3, r2
 800655e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006562:	461a      	mov	r2, r3
 8006564:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8006568:	6013      	str	r3, [r2, #0]
 800656a:	e008      	b.n	800657e <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800656c:	693b      	ldr	r3, [r7, #16]
 800656e:	015a      	lsls	r2, r3, #5
 8006570:	68fb      	ldr	r3, [r7, #12]
 8006572:	4413      	add	r3, r2
 8006574:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006578:	461a      	mov	r2, r3
 800657a:	2300      	movs	r3, #0
 800657c:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800657e:	693b      	ldr	r3, [r7, #16]
 8006580:	015a      	lsls	r2, r3, #5
 8006582:	68fb      	ldr	r3, [r7, #12]
 8006584:	4413      	add	r3, r2
 8006586:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800658a:	461a      	mov	r2, r3
 800658c:	2300      	movs	r3, #0
 800658e:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8006590:	693b      	ldr	r3, [r7, #16]
 8006592:	015a      	lsls	r2, r3, #5
 8006594:	68fb      	ldr	r3, [r7, #12]
 8006596:	4413      	add	r3, r2
 8006598:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800659c:	461a      	mov	r2, r3
 800659e:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80065a2:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80065a4:	693b      	ldr	r3, [r7, #16]
 80065a6:	3301      	adds	r3, #1
 80065a8:	613b      	str	r3, [r7, #16]
 80065aa:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80065ae:	461a      	mov	r2, r3
 80065b0:	693b      	ldr	r3, [r7, #16]
 80065b2:	4293      	cmp	r3, r2
 80065b4:	d3b5      	bcc.n	8006522 <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80065b6:	68fb      	ldr	r3, [r7, #12]
 80065b8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80065bc:	691b      	ldr	r3, [r3, #16]
 80065be:	68fa      	ldr	r2, [r7, #12]
 80065c0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80065c4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80065c8:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	2200      	movs	r2, #0
 80065ce:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 80065d6:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80065d8:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80065dc:	2b00      	cmp	r3, #0
 80065de:	d105      	bne.n	80065ec <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	699b      	ldr	r3, [r3, #24]
 80065e4:	f043 0210 	orr.w	r2, r3, #16
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	699a      	ldr	r2, [r3, #24]
 80065f0:	4b10      	ldr	r3, [pc, #64]	@ (8006634 <USB_DevInit+0x2c4>)
 80065f2:	4313      	orrs	r3, r2
 80065f4:	687a      	ldr	r2, [r7, #4]
 80065f6:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 80065f8:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 80065fc:	2b00      	cmp	r3, #0
 80065fe:	d005      	beq.n	800660c <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	699b      	ldr	r3, [r3, #24]
 8006604:	f043 0208 	orr.w	r2, r3, #8
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800660c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8006610:	2b01      	cmp	r3, #1
 8006612:	d107      	bne.n	8006624 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	699b      	ldr	r3, [r3, #24]
 8006618:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800661c:	f043 0304 	orr.w	r3, r3, #4
 8006620:	687a      	ldr	r2, [r7, #4]
 8006622:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8006624:	7dfb      	ldrb	r3, [r7, #23]
}
 8006626:	4618      	mov	r0, r3
 8006628:	3718      	adds	r7, #24
 800662a:	46bd      	mov	sp, r7
 800662c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006630:	b004      	add	sp, #16
 8006632:	4770      	bx	lr
 8006634:	803c3800 	.word	0x803c3800

08006638 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8006638:	b480      	push	{r7}
 800663a:	b085      	sub	sp, #20
 800663c:	af00      	add	r7, sp, #0
 800663e:	6078      	str	r0, [r7, #4]
 8006640:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8006642:	2300      	movs	r3, #0
 8006644:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006646:	68fb      	ldr	r3, [r7, #12]
 8006648:	3301      	adds	r3, #1
 800664a:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800664c:	68fb      	ldr	r3, [r7, #12]
 800664e:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006652:	d901      	bls.n	8006658 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8006654:	2303      	movs	r3, #3
 8006656:	e01b      	b.n	8006690 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	691b      	ldr	r3, [r3, #16]
 800665c:	2b00      	cmp	r3, #0
 800665e:	daf2      	bge.n	8006646 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8006660:	2300      	movs	r3, #0
 8006662:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8006664:	683b      	ldr	r3, [r7, #0]
 8006666:	019b      	lsls	r3, r3, #6
 8006668:	f043 0220 	orr.w	r2, r3, #32
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006670:	68fb      	ldr	r3, [r7, #12]
 8006672:	3301      	adds	r3, #1
 8006674:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006676:	68fb      	ldr	r3, [r7, #12]
 8006678:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800667c:	d901      	bls.n	8006682 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800667e:	2303      	movs	r3, #3
 8006680:	e006      	b.n	8006690 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	691b      	ldr	r3, [r3, #16]
 8006686:	f003 0320 	and.w	r3, r3, #32
 800668a:	2b20      	cmp	r3, #32
 800668c:	d0f0      	beq.n	8006670 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800668e:	2300      	movs	r3, #0
}
 8006690:	4618      	mov	r0, r3
 8006692:	3714      	adds	r7, #20
 8006694:	46bd      	mov	sp, r7
 8006696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800669a:	4770      	bx	lr

0800669c <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800669c:	b480      	push	{r7}
 800669e:	b085      	sub	sp, #20
 80066a0:	af00      	add	r7, sp, #0
 80066a2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80066a4:	2300      	movs	r3, #0
 80066a6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80066a8:	68fb      	ldr	r3, [r7, #12]
 80066aa:	3301      	adds	r3, #1
 80066ac:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80066ae:	68fb      	ldr	r3, [r7, #12]
 80066b0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80066b4:	d901      	bls.n	80066ba <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 80066b6:	2303      	movs	r3, #3
 80066b8:	e018      	b.n	80066ec <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	691b      	ldr	r3, [r3, #16]
 80066be:	2b00      	cmp	r3, #0
 80066c0:	daf2      	bge.n	80066a8 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 80066c2:	2300      	movs	r3, #0
 80066c4:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	2210      	movs	r2, #16
 80066ca:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80066cc:	68fb      	ldr	r3, [r7, #12]
 80066ce:	3301      	adds	r3, #1
 80066d0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80066d2:	68fb      	ldr	r3, [r7, #12]
 80066d4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80066d8:	d901      	bls.n	80066de <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 80066da:	2303      	movs	r3, #3
 80066dc:	e006      	b.n	80066ec <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	691b      	ldr	r3, [r3, #16]
 80066e2:	f003 0310 	and.w	r3, r3, #16
 80066e6:	2b10      	cmp	r3, #16
 80066e8:	d0f0      	beq.n	80066cc <USB_FlushRxFifo+0x30>

  return HAL_OK;
 80066ea:	2300      	movs	r3, #0
}
 80066ec:	4618      	mov	r0, r3
 80066ee:	3714      	adds	r7, #20
 80066f0:	46bd      	mov	sp, r7
 80066f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066f6:	4770      	bx	lr

080066f8 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 80066f8:	b480      	push	{r7}
 80066fa:	b085      	sub	sp, #20
 80066fc:	af00      	add	r7, sp, #0
 80066fe:	6078      	str	r0, [r7, #4]
 8006700:	460b      	mov	r3, r1
 8006702:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8006708:	68fb      	ldr	r3, [r7, #12]
 800670a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800670e:	681a      	ldr	r2, [r3, #0]
 8006710:	78fb      	ldrb	r3, [r7, #3]
 8006712:	68f9      	ldr	r1, [r7, #12]
 8006714:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006718:	4313      	orrs	r3, r2
 800671a:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800671c:	2300      	movs	r3, #0
}
 800671e:	4618      	mov	r0, r3
 8006720:	3714      	adds	r7, #20
 8006722:	46bd      	mov	sp, r7
 8006724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006728:	4770      	bx	lr

0800672a <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 800672a:	b480      	push	{r7}
 800672c:	b087      	sub	sp, #28
 800672e:	af00      	add	r7, sp, #0
 8006730:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8006736:	693b      	ldr	r3, [r7, #16]
 8006738:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800673c:	689b      	ldr	r3, [r3, #8]
 800673e:	f003 0306 	and.w	r3, r3, #6
 8006742:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8006744:	68fb      	ldr	r3, [r7, #12]
 8006746:	2b00      	cmp	r3, #0
 8006748:	d102      	bne.n	8006750 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 800674a:	2300      	movs	r3, #0
 800674c:	75fb      	strb	r3, [r7, #23]
 800674e:	e00a      	b.n	8006766 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8006750:	68fb      	ldr	r3, [r7, #12]
 8006752:	2b02      	cmp	r3, #2
 8006754:	d002      	beq.n	800675c <USB_GetDevSpeed+0x32>
 8006756:	68fb      	ldr	r3, [r7, #12]
 8006758:	2b06      	cmp	r3, #6
 800675a:	d102      	bne.n	8006762 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 800675c:	2302      	movs	r3, #2
 800675e:	75fb      	strb	r3, [r7, #23]
 8006760:	e001      	b.n	8006766 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8006762:	230f      	movs	r3, #15
 8006764:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8006766:	7dfb      	ldrb	r3, [r7, #23]
}
 8006768:	4618      	mov	r0, r3
 800676a:	371c      	adds	r7, #28
 800676c:	46bd      	mov	sp, r7
 800676e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006772:	4770      	bx	lr

08006774 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8006774:	b480      	push	{r7}
 8006776:	b085      	sub	sp, #20
 8006778:	af00      	add	r7, sp, #0
 800677a:	6078      	str	r0, [r7, #4]
 800677c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8006782:	683b      	ldr	r3, [r7, #0]
 8006784:	781b      	ldrb	r3, [r3, #0]
 8006786:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8006788:	683b      	ldr	r3, [r7, #0]
 800678a:	785b      	ldrb	r3, [r3, #1]
 800678c:	2b01      	cmp	r3, #1
 800678e:	d13a      	bne.n	8006806 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8006790:	68fb      	ldr	r3, [r7, #12]
 8006792:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006796:	69da      	ldr	r2, [r3, #28]
 8006798:	683b      	ldr	r3, [r7, #0]
 800679a:	781b      	ldrb	r3, [r3, #0]
 800679c:	f003 030f 	and.w	r3, r3, #15
 80067a0:	2101      	movs	r1, #1
 80067a2:	fa01 f303 	lsl.w	r3, r1, r3
 80067a6:	b29b      	uxth	r3, r3
 80067a8:	68f9      	ldr	r1, [r7, #12]
 80067aa:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80067ae:	4313      	orrs	r3, r2
 80067b0:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 80067b2:	68bb      	ldr	r3, [r7, #8]
 80067b4:	015a      	lsls	r2, r3, #5
 80067b6:	68fb      	ldr	r3, [r7, #12]
 80067b8:	4413      	add	r3, r2
 80067ba:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80067c4:	2b00      	cmp	r3, #0
 80067c6:	d155      	bne.n	8006874 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80067c8:	68bb      	ldr	r3, [r7, #8]
 80067ca:	015a      	lsls	r2, r3, #5
 80067cc:	68fb      	ldr	r3, [r7, #12]
 80067ce:	4413      	add	r3, r2
 80067d0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80067d4:	681a      	ldr	r2, [r3, #0]
 80067d6:	683b      	ldr	r3, [r7, #0]
 80067d8:	689b      	ldr	r3, [r3, #8]
 80067da:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80067de:	683b      	ldr	r3, [r7, #0]
 80067e0:	791b      	ldrb	r3, [r3, #4]
 80067e2:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80067e4:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80067e6:	68bb      	ldr	r3, [r7, #8]
 80067e8:	059b      	lsls	r3, r3, #22
 80067ea:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80067ec:	4313      	orrs	r3, r2
 80067ee:	68ba      	ldr	r2, [r7, #8]
 80067f0:	0151      	lsls	r1, r2, #5
 80067f2:	68fa      	ldr	r2, [r7, #12]
 80067f4:	440a      	add	r2, r1
 80067f6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80067fa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80067fe:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006802:	6013      	str	r3, [r2, #0]
 8006804:	e036      	b.n	8006874 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8006806:	68fb      	ldr	r3, [r7, #12]
 8006808:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800680c:	69da      	ldr	r2, [r3, #28]
 800680e:	683b      	ldr	r3, [r7, #0]
 8006810:	781b      	ldrb	r3, [r3, #0]
 8006812:	f003 030f 	and.w	r3, r3, #15
 8006816:	2101      	movs	r1, #1
 8006818:	fa01 f303 	lsl.w	r3, r1, r3
 800681c:	041b      	lsls	r3, r3, #16
 800681e:	68f9      	ldr	r1, [r7, #12]
 8006820:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006824:	4313      	orrs	r3, r2
 8006826:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8006828:	68bb      	ldr	r3, [r7, #8]
 800682a:	015a      	lsls	r2, r3, #5
 800682c:	68fb      	ldr	r3, [r7, #12]
 800682e:	4413      	add	r3, r2
 8006830:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006834:	681b      	ldr	r3, [r3, #0]
 8006836:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800683a:	2b00      	cmp	r3, #0
 800683c:	d11a      	bne.n	8006874 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800683e:	68bb      	ldr	r3, [r7, #8]
 8006840:	015a      	lsls	r2, r3, #5
 8006842:	68fb      	ldr	r3, [r7, #12]
 8006844:	4413      	add	r3, r2
 8006846:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800684a:	681a      	ldr	r2, [r3, #0]
 800684c:	683b      	ldr	r3, [r7, #0]
 800684e:	689b      	ldr	r3, [r3, #8]
 8006850:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8006854:	683b      	ldr	r3, [r7, #0]
 8006856:	791b      	ldrb	r3, [r3, #4]
 8006858:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800685a:	430b      	orrs	r3, r1
 800685c:	4313      	orrs	r3, r2
 800685e:	68ba      	ldr	r2, [r7, #8]
 8006860:	0151      	lsls	r1, r2, #5
 8006862:	68fa      	ldr	r2, [r7, #12]
 8006864:	440a      	add	r2, r1
 8006866:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800686a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800686e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006872:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8006874:	2300      	movs	r3, #0
}
 8006876:	4618      	mov	r0, r3
 8006878:	3714      	adds	r7, #20
 800687a:	46bd      	mov	sp, r7
 800687c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006880:	4770      	bx	lr
	...

08006884 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8006884:	b480      	push	{r7}
 8006886:	b085      	sub	sp, #20
 8006888:	af00      	add	r7, sp, #0
 800688a:	6078      	str	r0, [r7, #4]
 800688c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8006892:	683b      	ldr	r3, [r7, #0]
 8006894:	781b      	ldrb	r3, [r3, #0]
 8006896:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8006898:	683b      	ldr	r3, [r7, #0]
 800689a:	785b      	ldrb	r3, [r3, #1]
 800689c:	2b01      	cmp	r3, #1
 800689e:	d161      	bne.n	8006964 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80068a0:	68bb      	ldr	r3, [r7, #8]
 80068a2:	015a      	lsls	r2, r3, #5
 80068a4:	68fb      	ldr	r3, [r7, #12]
 80068a6:	4413      	add	r3, r2
 80068a8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80068b2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80068b6:	d11f      	bne.n	80068f8 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 80068b8:	68bb      	ldr	r3, [r7, #8]
 80068ba:	015a      	lsls	r2, r3, #5
 80068bc:	68fb      	ldr	r3, [r7, #12]
 80068be:	4413      	add	r3, r2
 80068c0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80068c4:	681b      	ldr	r3, [r3, #0]
 80068c6:	68ba      	ldr	r2, [r7, #8]
 80068c8:	0151      	lsls	r1, r2, #5
 80068ca:	68fa      	ldr	r2, [r7, #12]
 80068cc:	440a      	add	r2, r1
 80068ce:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80068d2:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80068d6:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 80068d8:	68bb      	ldr	r3, [r7, #8]
 80068da:	015a      	lsls	r2, r3, #5
 80068dc:	68fb      	ldr	r3, [r7, #12]
 80068de:	4413      	add	r3, r2
 80068e0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80068e4:	681b      	ldr	r3, [r3, #0]
 80068e6:	68ba      	ldr	r2, [r7, #8]
 80068e8:	0151      	lsls	r1, r2, #5
 80068ea:	68fa      	ldr	r2, [r7, #12]
 80068ec:	440a      	add	r2, r1
 80068ee:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80068f2:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80068f6:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80068f8:	68fb      	ldr	r3, [r7, #12]
 80068fa:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80068fe:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006900:	683b      	ldr	r3, [r7, #0]
 8006902:	781b      	ldrb	r3, [r3, #0]
 8006904:	f003 030f 	and.w	r3, r3, #15
 8006908:	2101      	movs	r1, #1
 800690a:	fa01 f303 	lsl.w	r3, r1, r3
 800690e:	b29b      	uxth	r3, r3
 8006910:	43db      	mvns	r3, r3
 8006912:	68f9      	ldr	r1, [r7, #12]
 8006914:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006918:	4013      	ands	r3, r2
 800691a:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800691c:	68fb      	ldr	r3, [r7, #12]
 800691e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006922:	69da      	ldr	r2, [r3, #28]
 8006924:	683b      	ldr	r3, [r7, #0]
 8006926:	781b      	ldrb	r3, [r3, #0]
 8006928:	f003 030f 	and.w	r3, r3, #15
 800692c:	2101      	movs	r1, #1
 800692e:	fa01 f303 	lsl.w	r3, r1, r3
 8006932:	b29b      	uxth	r3, r3
 8006934:	43db      	mvns	r3, r3
 8006936:	68f9      	ldr	r1, [r7, #12]
 8006938:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800693c:	4013      	ands	r3, r2
 800693e:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8006940:	68bb      	ldr	r3, [r7, #8]
 8006942:	015a      	lsls	r2, r3, #5
 8006944:	68fb      	ldr	r3, [r7, #12]
 8006946:	4413      	add	r3, r2
 8006948:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800694c:	681a      	ldr	r2, [r3, #0]
 800694e:	68bb      	ldr	r3, [r7, #8]
 8006950:	0159      	lsls	r1, r3, #5
 8006952:	68fb      	ldr	r3, [r7, #12]
 8006954:	440b      	add	r3, r1
 8006956:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800695a:	4619      	mov	r1, r3
 800695c:	4b35      	ldr	r3, [pc, #212]	@ (8006a34 <USB_DeactivateEndpoint+0x1b0>)
 800695e:	4013      	ands	r3, r2
 8006960:	600b      	str	r3, [r1, #0]
 8006962:	e060      	b.n	8006a26 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006964:	68bb      	ldr	r3, [r7, #8]
 8006966:	015a      	lsls	r2, r3, #5
 8006968:	68fb      	ldr	r3, [r7, #12]
 800696a:	4413      	add	r3, r2
 800696c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006970:	681b      	ldr	r3, [r3, #0]
 8006972:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006976:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800697a:	d11f      	bne.n	80069bc <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800697c:	68bb      	ldr	r3, [r7, #8]
 800697e:	015a      	lsls	r2, r3, #5
 8006980:	68fb      	ldr	r3, [r7, #12]
 8006982:	4413      	add	r3, r2
 8006984:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	68ba      	ldr	r2, [r7, #8]
 800698c:	0151      	lsls	r1, r2, #5
 800698e:	68fa      	ldr	r2, [r7, #12]
 8006990:	440a      	add	r2, r1
 8006992:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006996:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800699a:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 800699c:	68bb      	ldr	r3, [r7, #8]
 800699e:	015a      	lsls	r2, r3, #5
 80069a0:	68fb      	ldr	r3, [r7, #12]
 80069a2:	4413      	add	r3, r2
 80069a4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80069a8:	681b      	ldr	r3, [r3, #0]
 80069aa:	68ba      	ldr	r2, [r7, #8]
 80069ac:	0151      	lsls	r1, r2, #5
 80069ae:	68fa      	ldr	r2, [r7, #12]
 80069b0:	440a      	add	r2, r1
 80069b2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80069b6:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80069ba:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80069bc:	68fb      	ldr	r3, [r7, #12]
 80069be:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80069c2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80069c4:	683b      	ldr	r3, [r7, #0]
 80069c6:	781b      	ldrb	r3, [r3, #0]
 80069c8:	f003 030f 	and.w	r3, r3, #15
 80069cc:	2101      	movs	r1, #1
 80069ce:	fa01 f303 	lsl.w	r3, r1, r3
 80069d2:	041b      	lsls	r3, r3, #16
 80069d4:	43db      	mvns	r3, r3
 80069d6:	68f9      	ldr	r1, [r7, #12]
 80069d8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80069dc:	4013      	ands	r3, r2
 80069de:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80069e0:	68fb      	ldr	r3, [r7, #12]
 80069e2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80069e6:	69da      	ldr	r2, [r3, #28]
 80069e8:	683b      	ldr	r3, [r7, #0]
 80069ea:	781b      	ldrb	r3, [r3, #0]
 80069ec:	f003 030f 	and.w	r3, r3, #15
 80069f0:	2101      	movs	r1, #1
 80069f2:	fa01 f303 	lsl.w	r3, r1, r3
 80069f6:	041b      	lsls	r3, r3, #16
 80069f8:	43db      	mvns	r3, r3
 80069fa:	68f9      	ldr	r1, [r7, #12]
 80069fc:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006a00:	4013      	ands	r3, r2
 8006a02:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8006a04:	68bb      	ldr	r3, [r7, #8]
 8006a06:	015a      	lsls	r2, r3, #5
 8006a08:	68fb      	ldr	r3, [r7, #12]
 8006a0a:	4413      	add	r3, r2
 8006a0c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006a10:	681a      	ldr	r2, [r3, #0]
 8006a12:	68bb      	ldr	r3, [r7, #8]
 8006a14:	0159      	lsls	r1, r3, #5
 8006a16:	68fb      	ldr	r3, [r7, #12]
 8006a18:	440b      	add	r3, r1
 8006a1a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006a1e:	4619      	mov	r1, r3
 8006a20:	4b05      	ldr	r3, [pc, #20]	@ (8006a38 <USB_DeactivateEndpoint+0x1b4>)
 8006a22:	4013      	ands	r3, r2
 8006a24:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8006a26:	2300      	movs	r3, #0
}
 8006a28:	4618      	mov	r0, r3
 8006a2a:	3714      	adds	r7, #20
 8006a2c:	46bd      	mov	sp, r7
 8006a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a32:	4770      	bx	lr
 8006a34:	ec337800 	.word	0xec337800
 8006a38:	eff37800 	.word	0xeff37800

08006a3c <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8006a3c:	b580      	push	{r7, lr}
 8006a3e:	b08a      	sub	sp, #40	@ 0x28
 8006a40:	af02      	add	r7, sp, #8
 8006a42:	60f8      	str	r0, [r7, #12]
 8006a44:	60b9      	str	r1, [r7, #8]
 8006a46:	4613      	mov	r3, r2
 8006a48:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006a4a:	68fb      	ldr	r3, [r7, #12]
 8006a4c:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8006a4e:	68bb      	ldr	r3, [r7, #8]
 8006a50:	781b      	ldrb	r3, [r3, #0]
 8006a52:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8006a54:	68bb      	ldr	r3, [r7, #8]
 8006a56:	785b      	ldrb	r3, [r3, #1]
 8006a58:	2b01      	cmp	r3, #1
 8006a5a:	f040 817f 	bne.w	8006d5c <USB_EPStartXfer+0x320>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8006a5e:	68bb      	ldr	r3, [r7, #8]
 8006a60:	691b      	ldr	r3, [r3, #16]
 8006a62:	2b00      	cmp	r3, #0
 8006a64:	d132      	bne.n	8006acc <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8006a66:	69bb      	ldr	r3, [r7, #24]
 8006a68:	015a      	lsls	r2, r3, #5
 8006a6a:	69fb      	ldr	r3, [r7, #28]
 8006a6c:	4413      	add	r3, r2
 8006a6e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006a72:	691b      	ldr	r3, [r3, #16]
 8006a74:	69ba      	ldr	r2, [r7, #24]
 8006a76:	0151      	lsls	r1, r2, #5
 8006a78:	69fa      	ldr	r2, [r7, #28]
 8006a7a:	440a      	add	r2, r1
 8006a7c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006a80:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8006a84:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8006a88:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8006a8a:	69bb      	ldr	r3, [r7, #24]
 8006a8c:	015a      	lsls	r2, r3, #5
 8006a8e:	69fb      	ldr	r3, [r7, #28]
 8006a90:	4413      	add	r3, r2
 8006a92:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006a96:	691b      	ldr	r3, [r3, #16]
 8006a98:	69ba      	ldr	r2, [r7, #24]
 8006a9a:	0151      	lsls	r1, r2, #5
 8006a9c:	69fa      	ldr	r2, [r7, #28]
 8006a9e:	440a      	add	r2, r1
 8006aa0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006aa4:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8006aa8:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8006aaa:	69bb      	ldr	r3, [r7, #24]
 8006aac:	015a      	lsls	r2, r3, #5
 8006aae:	69fb      	ldr	r3, [r7, #28]
 8006ab0:	4413      	add	r3, r2
 8006ab2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006ab6:	691b      	ldr	r3, [r3, #16]
 8006ab8:	69ba      	ldr	r2, [r7, #24]
 8006aba:	0151      	lsls	r1, r2, #5
 8006abc:	69fa      	ldr	r2, [r7, #28]
 8006abe:	440a      	add	r2, r1
 8006ac0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006ac4:	0cdb      	lsrs	r3, r3, #19
 8006ac6:	04db      	lsls	r3, r3, #19
 8006ac8:	6113      	str	r3, [r2, #16]
 8006aca:	e097      	b.n	8006bfc <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8006acc:	69bb      	ldr	r3, [r7, #24]
 8006ace:	015a      	lsls	r2, r3, #5
 8006ad0:	69fb      	ldr	r3, [r7, #28]
 8006ad2:	4413      	add	r3, r2
 8006ad4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006ad8:	691b      	ldr	r3, [r3, #16]
 8006ada:	69ba      	ldr	r2, [r7, #24]
 8006adc:	0151      	lsls	r1, r2, #5
 8006ade:	69fa      	ldr	r2, [r7, #28]
 8006ae0:	440a      	add	r2, r1
 8006ae2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006ae6:	0cdb      	lsrs	r3, r3, #19
 8006ae8:	04db      	lsls	r3, r3, #19
 8006aea:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8006aec:	69bb      	ldr	r3, [r7, #24]
 8006aee:	015a      	lsls	r2, r3, #5
 8006af0:	69fb      	ldr	r3, [r7, #28]
 8006af2:	4413      	add	r3, r2
 8006af4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006af8:	691b      	ldr	r3, [r3, #16]
 8006afa:	69ba      	ldr	r2, [r7, #24]
 8006afc:	0151      	lsls	r1, r2, #5
 8006afe:	69fa      	ldr	r2, [r7, #28]
 8006b00:	440a      	add	r2, r1
 8006b02:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006b06:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8006b0a:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8006b0e:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 8006b10:	69bb      	ldr	r3, [r7, #24]
 8006b12:	2b00      	cmp	r3, #0
 8006b14:	d11a      	bne.n	8006b4c <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 8006b16:	68bb      	ldr	r3, [r7, #8]
 8006b18:	691a      	ldr	r2, [r3, #16]
 8006b1a:	68bb      	ldr	r3, [r7, #8]
 8006b1c:	689b      	ldr	r3, [r3, #8]
 8006b1e:	429a      	cmp	r2, r3
 8006b20:	d903      	bls.n	8006b2a <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 8006b22:	68bb      	ldr	r3, [r7, #8]
 8006b24:	689a      	ldr	r2, [r3, #8]
 8006b26:	68bb      	ldr	r3, [r7, #8]
 8006b28:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8006b2a:	69bb      	ldr	r3, [r7, #24]
 8006b2c:	015a      	lsls	r2, r3, #5
 8006b2e:	69fb      	ldr	r3, [r7, #28]
 8006b30:	4413      	add	r3, r2
 8006b32:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006b36:	691b      	ldr	r3, [r3, #16]
 8006b38:	69ba      	ldr	r2, [r7, #24]
 8006b3a:	0151      	lsls	r1, r2, #5
 8006b3c:	69fa      	ldr	r2, [r7, #28]
 8006b3e:	440a      	add	r2, r1
 8006b40:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006b44:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8006b48:	6113      	str	r3, [r2, #16]
 8006b4a:	e044      	b.n	8006bd6 <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8006b4c:	68bb      	ldr	r3, [r7, #8]
 8006b4e:	691a      	ldr	r2, [r3, #16]
 8006b50:	68bb      	ldr	r3, [r7, #8]
 8006b52:	689b      	ldr	r3, [r3, #8]
 8006b54:	4413      	add	r3, r2
 8006b56:	1e5a      	subs	r2, r3, #1
 8006b58:	68bb      	ldr	r3, [r7, #8]
 8006b5a:	689b      	ldr	r3, [r3, #8]
 8006b5c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006b60:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 8006b62:	69bb      	ldr	r3, [r7, #24]
 8006b64:	015a      	lsls	r2, r3, #5
 8006b66:	69fb      	ldr	r3, [r7, #28]
 8006b68:	4413      	add	r3, r2
 8006b6a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006b6e:	691a      	ldr	r2, [r3, #16]
 8006b70:	8afb      	ldrh	r3, [r7, #22]
 8006b72:	04d9      	lsls	r1, r3, #19
 8006b74:	4ba4      	ldr	r3, [pc, #656]	@ (8006e08 <USB_EPStartXfer+0x3cc>)
 8006b76:	400b      	ands	r3, r1
 8006b78:	69b9      	ldr	r1, [r7, #24]
 8006b7a:	0148      	lsls	r0, r1, #5
 8006b7c:	69f9      	ldr	r1, [r7, #28]
 8006b7e:	4401      	add	r1, r0
 8006b80:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8006b84:	4313      	orrs	r3, r2
 8006b86:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 8006b88:	68bb      	ldr	r3, [r7, #8]
 8006b8a:	791b      	ldrb	r3, [r3, #4]
 8006b8c:	2b01      	cmp	r3, #1
 8006b8e:	d122      	bne.n	8006bd6 <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8006b90:	69bb      	ldr	r3, [r7, #24]
 8006b92:	015a      	lsls	r2, r3, #5
 8006b94:	69fb      	ldr	r3, [r7, #28]
 8006b96:	4413      	add	r3, r2
 8006b98:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006b9c:	691b      	ldr	r3, [r3, #16]
 8006b9e:	69ba      	ldr	r2, [r7, #24]
 8006ba0:	0151      	lsls	r1, r2, #5
 8006ba2:	69fa      	ldr	r2, [r7, #28]
 8006ba4:	440a      	add	r2, r1
 8006ba6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006baa:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 8006bae:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 8006bb0:	69bb      	ldr	r3, [r7, #24]
 8006bb2:	015a      	lsls	r2, r3, #5
 8006bb4:	69fb      	ldr	r3, [r7, #28]
 8006bb6:	4413      	add	r3, r2
 8006bb8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006bbc:	691a      	ldr	r2, [r3, #16]
 8006bbe:	8afb      	ldrh	r3, [r7, #22]
 8006bc0:	075b      	lsls	r3, r3, #29
 8006bc2:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 8006bc6:	69b9      	ldr	r1, [r7, #24]
 8006bc8:	0148      	lsls	r0, r1, #5
 8006bca:	69f9      	ldr	r1, [r7, #28]
 8006bcc:	4401      	add	r1, r0
 8006bce:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8006bd2:	4313      	orrs	r3, r2
 8006bd4:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8006bd6:	69bb      	ldr	r3, [r7, #24]
 8006bd8:	015a      	lsls	r2, r3, #5
 8006bda:	69fb      	ldr	r3, [r7, #28]
 8006bdc:	4413      	add	r3, r2
 8006bde:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006be2:	691a      	ldr	r2, [r3, #16]
 8006be4:	68bb      	ldr	r3, [r7, #8]
 8006be6:	691b      	ldr	r3, [r3, #16]
 8006be8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006bec:	69b9      	ldr	r1, [r7, #24]
 8006bee:	0148      	lsls	r0, r1, #5
 8006bf0:	69f9      	ldr	r1, [r7, #28]
 8006bf2:	4401      	add	r1, r0
 8006bf4:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8006bf8:	4313      	orrs	r3, r2
 8006bfa:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8006bfc:	79fb      	ldrb	r3, [r7, #7]
 8006bfe:	2b01      	cmp	r3, #1
 8006c00:	d14b      	bne.n	8006c9a <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8006c02:	68bb      	ldr	r3, [r7, #8]
 8006c04:	69db      	ldr	r3, [r3, #28]
 8006c06:	2b00      	cmp	r3, #0
 8006c08:	d009      	beq.n	8006c1e <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8006c0a:	69bb      	ldr	r3, [r7, #24]
 8006c0c:	015a      	lsls	r2, r3, #5
 8006c0e:	69fb      	ldr	r3, [r7, #28]
 8006c10:	4413      	add	r3, r2
 8006c12:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006c16:	461a      	mov	r2, r3
 8006c18:	68bb      	ldr	r3, [r7, #8]
 8006c1a:	69db      	ldr	r3, [r3, #28]
 8006c1c:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8006c1e:	68bb      	ldr	r3, [r7, #8]
 8006c20:	791b      	ldrb	r3, [r3, #4]
 8006c22:	2b01      	cmp	r3, #1
 8006c24:	d128      	bne.n	8006c78 <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8006c26:	69fb      	ldr	r3, [r7, #28]
 8006c28:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006c2c:	689b      	ldr	r3, [r3, #8]
 8006c2e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006c32:	2b00      	cmp	r3, #0
 8006c34:	d110      	bne.n	8006c58 <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8006c36:	69bb      	ldr	r3, [r7, #24]
 8006c38:	015a      	lsls	r2, r3, #5
 8006c3a:	69fb      	ldr	r3, [r7, #28]
 8006c3c:	4413      	add	r3, r2
 8006c3e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	69ba      	ldr	r2, [r7, #24]
 8006c46:	0151      	lsls	r1, r2, #5
 8006c48:	69fa      	ldr	r2, [r7, #28]
 8006c4a:	440a      	add	r2, r1
 8006c4c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006c50:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8006c54:	6013      	str	r3, [r2, #0]
 8006c56:	e00f      	b.n	8006c78 <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8006c58:	69bb      	ldr	r3, [r7, #24]
 8006c5a:	015a      	lsls	r2, r3, #5
 8006c5c:	69fb      	ldr	r3, [r7, #28]
 8006c5e:	4413      	add	r3, r2
 8006c60:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006c64:	681b      	ldr	r3, [r3, #0]
 8006c66:	69ba      	ldr	r2, [r7, #24]
 8006c68:	0151      	lsls	r1, r2, #5
 8006c6a:	69fa      	ldr	r2, [r7, #28]
 8006c6c:	440a      	add	r2, r1
 8006c6e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006c72:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006c76:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8006c78:	69bb      	ldr	r3, [r7, #24]
 8006c7a:	015a      	lsls	r2, r3, #5
 8006c7c:	69fb      	ldr	r3, [r7, #28]
 8006c7e:	4413      	add	r3, r2
 8006c80:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006c84:	681b      	ldr	r3, [r3, #0]
 8006c86:	69ba      	ldr	r2, [r7, #24]
 8006c88:	0151      	lsls	r1, r2, #5
 8006c8a:	69fa      	ldr	r2, [r7, #28]
 8006c8c:	440a      	add	r2, r1
 8006c8e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006c92:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8006c96:	6013      	str	r3, [r2, #0]
 8006c98:	e166      	b.n	8006f68 <USB_EPStartXfer+0x52c>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8006c9a:	69bb      	ldr	r3, [r7, #24]
 8006c9c:	015a      	lsls	r2, r3, #5
 8006c9e:	69fb      	ldr	r3, [r7, #28]
 8006ca0:	4413      	add	r3, r2
 8006ca2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006ca6:	681b      	ldr	r3, [r3, #0]
 8006ca8:	69ba      	ldr	r2, [r7, #24]
 8006caa:	0151      	lsls	r1, r2, #5
 8006cac:	69fa      	ldr	r2, [r7, #28]
 8006cae:	440a      	add	r2, r1
 8006cb0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006cb4:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8006cb8:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8006cba:	68bb      	ldr	r3, [r7, #8]
 8006cbc:	791b      	ldrb	r3, [r3, #4]
 8006cbe:	2b01      	cmp	r3, #1
 8006cc0:	d015      	beq.n	8006cee <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8006cc2:	68bb      	ldr	r3, [r7, #8]
 8006cc4:	691b      	ldr	r3, [r3, #16]
 8006cc6:	2b00      	cmp	r3, #0
 8006cc8:	f000 814e 	beq.w	8006f68 <USB_EPStartXfer+0x52c>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8006ccc:	69fb      	ldr	r3, [r7, #28]
 8006cce:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006cd2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006cd4:	68bb      	ldr	r3, [r7, #8]
 8006cd6:	781b      	ldrb	r3, [r3, #0]
 8006cd8:	f003 030f 	and.w	r3, r3, #15
 8006cdc:	2101      	movs	r1, #1
 8006cde:	fa01 f303 	lsl.w	r3, r1, r3
 8006ce2:	69f9      	ldr	r1, [r7, #28]
 8006ce4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006ce8:	4313      	orrs	r3, r2
 8006cea:	634b      	str	r3, [r1, #52]	@ 0x34
 8006cec:	e13c      	b.n	8006f68 <USB_EPStartXfer+0x52c>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8006cee:	69fb      	ldr	r3, [r7, #28]
 8006cf0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006cf4:	689b      	ldr	r3, [r3, #8]
 8006cf6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006cfa:	2b00      	cmp	r3, #0
 8006cfc:	d110      	bne.n	8006d20 <USB_EPStartXfer+0x2e4>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8006cfe:	69bb      	ldr	r3, [r7, #24]
 8006d00:	015a      	lsls	r2, r3, #5
 8006d02:	69fb      	ldr	r3, [r7, #28]
 8006d04:	4413      	add	r3, r2
 8006d06:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006d0a:	681b      	ldr	r3, [r3, #0]
 8006d0c:	69ba      	ldr	r2, [r7, #24]
 8006d0e:	0151      	lsls	r1, r2, #5
 8006d10:	69fa      	ldr	r2, [r7, #28]
 8006d12:	440a      	add	r2, r1
 8006d14:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006d18:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8006d1c:	6013      	str	r3, [r2, #0]
 8006d1e:	e00f      	b.n	8006d40 <USB_EPStartXfer+0x304>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8006d20:	69bb      	ldr	r3, [r7, #24]
 8006d22:	015a      	lsls	r2, r3, #5
 8006d24:	69fb      	ldr	r3, [r7, #28]
 8006d26:	4413      	add	r3, r2
 8006d28:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006d2c:	681b      	ldr	r3, [r3, #0]
 8006d2e:	69ba      	ldr	r2, [r7, #24]
 8006d30:	0151      	lsls	r1, r2, #5
 8006d32:	69fa      	ldr	r2, [r7, #28]
 8006d34:	440a      	add	r2, r1
 8006d36:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006d3a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006d3e:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8006d40:	68bb      	ldr	r3, [r7, #8]
 8006d42:	68d9      	ldr	r1, [r3, #12]
 8006d44:	68bb      	ldr	r3, [r7, #8]
 8006d46:	781a      	ldrb	r2, [r3, #0]
 8006d48:	68bb      	ldr	r3, [r7, #8]
 8006d4a:	691b      	ldr	r3, [r3, #16]
 8006d4c:	b298      	uxth	r0, r3
 8006d4e:	79fb      	ldrb	r3, [r7, #7]
 8006d50:	9300      	str	r3, [sp, #0]
 8006d52:	4603      	mov	r3, r0
 8006d54:	68f8      	ldr	r0, [r7, #12]
 8006d56:	f000 f9b9 	bl	80070cc <USB_WritePacket>
 8006d5a:	e105      	b.n	8006f68 <USB_EPStartXfer+0x52c>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8006d5c:	69bb      	ldr	r3, [r7, #24]
 8006d5e:	015a      	lsls	r2, r3, #5
 8006d60:	69fb      	ldr	r3, [r7, #28]
 8006d62:	4413      	add	r3, r2
 8006d64:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006d68:	691b      	ldr	r3, [r3, #16]
 8006d6a:	69ba      	ldr	r2, [r7, #24]
 8006d6c:	0151      	lsls	r1, r2, #5
 8006d6e:	69fa      	ldr	r2, [r7, #28]
 8006d70:	440a      	add	r2, r1
 8006d72:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006d76:	0cdb      	lsrs	r3, r3, #19
 8006d78:	04db      	lsls	r3, r3, #19
 8006d7a:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8006d7c:	69bb      	ldr	r3, [r7, #24]
 8006d7e:	015a      	lsls	r2, r3, #5
 8006d80:	69fb      	ldr	r3, [r7, #28]
 8006d82:	4413      	add	r3, r2
 8006d84:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006d88:	691b      	ldr	r3, [r3, #16]
 8006d8a:	69ba      	ldr	r2, [r7, #24]
 8006d8c:	0151      	lsls	r1, r2, #5
 8006d8e:	69fa      	ldr	r2, [r7, #28]
 8006d90:	440a      	add	r2, r1
 8006d92:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006d96:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8006d9a:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8006d9e:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 8006da0:	69bb      	ldr	r3, [r7, #24]
 8006da2:	2b00      	cmp	r3, #0
 8006da4:	d132      	bne.n	8006e0c <USB_EPStartXfer+0x3d0>
    {
      if (ep->xfer_len > 0U)
 8006da6:	68bb      	ldr	r3, [r7, #8]
 8006da8:	691b      	ldr	r3, [r3, #16]
 8006daa:	2b00      	cmp	r3, #0
 8006dac:	d003      	beq.n	8006db6 <USB_EPStartXfer+0x37a>
      {
        ep->xfer_len = ep->maxpacket;
 8006dae:	68bb      	ldr	r3, [r7, #8]
 8006db0:	689a      	ldr	r2, [r3, #8]
 8006db2:	68bb      	ldr	r3, [r7, #8]
 8006db4:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 8006db6:	68bb      	ldr	r3, [r7, #8]
 8006db8:	689a      	ldr	r2, [r3, #8]
 8006dba:	68bb      	ldr	r3, [r7, #8]
 8006dbc:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8006dbe:	69bb      	ldr	r3, [r7, #24]
 8006dc0:	015a      	lsls	r2, r3, #5
 8006dc2:	69fb      	ldr	r3, [r7, #28]
 8006dc4:	4413      	add	r3, r2
 8006dc6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006dca:	691a      	ldr	r2, [r3, #16]
 8006dcc:	68bb      	ldr	r3, [r7, #8]
 8006dce:	6a1b      	ldr	r3, [r3, #32]
 8006dd0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006dd4:	69b9      	ldr	r1, [r7, #24]
 8006dd6:	0148      	lsls	r0, r1, #5
 8006dd8:	69f9      	ldr	r1, [r7, #28]
 8006dda:	4401      	add	r1, r0
 8006ddc:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8006de0:	4313      	orrs	r3, r2
 8006de2:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8006de4:	69bb      	ldr	r3, [r7, #24]
 8006de6:	015a      	lsls	r2, r3, #5
 8006de8:	69fb      	ldr	r3, [r7, #28]
 8006dea:	4413      	add	r3, r2
 8006dec:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006df0:	691b      	ldr	r3, [r3, #16]
 8006df2:	69ba      	ldr	r2, [r7, #24]
 8006df4:	0151      	lsls	r1, r2, #5
 8006df6:	69fa      	ldr	r2, [r7, #28]
 8006df8:	440a      	add	r2, r1
 8006dfa:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006dfe:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8006e02:	6113      	str	r3, [r2, #16]
 8006e04:	e062      	b.n	8006ecc <USB_EPStartXfer+0x490>
 8006e06:	bf00      	nop
 8006e08:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      if (ep->xfer_len == 0U)
 8006e0c:	68bb      	ldr	r3, [r7, #8]
 8006e0e:	691b      	ldr	r3, [r3, #16]
 8006e10:	2b00      	cmp	r3, #0
 8006e12:	d123      	bne.n	8006e5c <USB_EPStartXfer+0x420>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8006e14:	69bb      	ldr	r3, [r7, #24]
 8006e16:	015a      	lsls	r2, r3, #5
 8006e18:	69fb      	ldr	r3, [r7, #28]
 8006e1a:	4413      	add	r3, r2
 8006e1c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006e20:	691a      	ldr	r2, [r3, #16]
 8006e22:	68bb      	ldr	r3, [r7, #8]
 8006e24:	689b      	ldr	r3, [r3, #8]
 8006e26:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006e2a:	69b9      	ldr	r1, [r7, #24]
 8006e2c:	0148      	lsls	r0, r1, #5
 8006e2e:	69f9      	ldr	r1, [r7, #28]
 8006e30:	4401      	add	r1, r0
 8006e32:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8006e36:	4313      	orrs	r3, r2
 8006e38:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8006e3a:	69bb      	ldr	r3, [r7, #24]
 8006e3c:	015a      	lsls	r2, r3, #5
 8006e3e:	69fb      	ldr	r3, [r7, #28]
 8006e40:	4413      	add	r3, r2
 8006e42:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006e46:	691b      	ldr	r3, [r3, #16]
 8006e48:	69ba      	ldr	r2, [r7, #24]
 8006e4a:	0151      	lsls	r1, r2, #5
 8006e4c:	69fa      	ldr	r2, [r7, #28]
 8006e4e:	440a      	add	r2, r1
 8006e50:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006e54:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8006e58:	6113      	str	r3, [r2, #16]
 8006e5a:	e037      	b.n	8006ecc <USB_EPStartXfer+0x490>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8006e5c:	68bb      	ldr	r3, [r7, #8]
 8006e5e:	691a      	ldr	r2, [r3, #16]
 8006e60:	68bb      	ldr	r3, [r7, #8]
 8006e62:	689b      	ldr	r3, [r3, #8]
 8006e64:	4413      	add	r3, r2
 8006e66:	1e5a      	subs	r2, r3, #1
 8006e68:	68bb      	ldr	r3, [r7, #8]
 8006e6a:	689b      	ldr	r3, [r3, #8]
 8006e6c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006e70:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 8006e72:	68bb      	ldr	r3, [r7, #8]
 8006e74:	689b      	ldr	r3, [r3, #8]
 8006e76:	8afa      	ldrh	r2, [r7, #22]
 8006e78:	fb03 f202 	mul.w	r2, r3, r2
 8006e7c:	68bb      	ldr	r3, [r7, #8]
 8006e7e:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8006e80:	69bb      	ldr	r3, [r7, #24]
 8006e82:	015a      	lsls	r2, r3, #5
 8006e84:	69fb      	ldr	r3, [r7, #28]
 8006e86:	4413      	add	r3, r2
 8006e88:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006e8c:	691a      	ldr	r2, [r3, #16]
 8006e8e:	8afb      	ldrh	r3, [r7, #22]
 8006e90:	04d9      	lsls	r1, r3, #19
 8006e92:	4b38      	ldr	r3, [pc, #224]	@ (8006f74 <USB_EPStartXfer+0x538>)
 8006e94:	400b      	ands	r3, r1
 8006e96:	69b9      	ldr	r1, [r7, #24]
 8006e98:	0148      	lsls	r0, r1, #5
 8006e9a:	69f9      	ldr	r1, [r7, #28]
 8006e9c:	4401      	add	r1, r0
 8006e9e:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8006ea2:	4313      	orrs	r3, r2
 8006ea4:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8006ea6:	69bb      	ldr	r3, [r7, #24]
 8006ea8:	015a      	lsls	r2, r3, #5
 8006eaa:	69fb      	ldr	r3, [r7, #28]
 8006eac:	4413      	add	r3, r2
 8006eae:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006eb2:	691a      	ldr	r2, [r3, #16]
 8006eb4:	68bb      	ldr	r3, [r7, #8]
 8006eb6:	6a1b      	ldr	r3, [r3, #32]
 8006eb8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006ebc:	69b9      	ldr	r1, [r7, #24]
 8006ebe:	0148      	lsls	r0, r1, #5
 8006ec0:	69f9      	ldr	r1, [r7, #28]
 8006ec2:	4401      	add	r1, r0
 8006ec4:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8006ec8:	4313      	orrs	r3, r2
 8006eca:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 8006ecc:	79fb      	ldrb	r3, [r7, #7]
 8006ece:	2b01      	cmp	r3, #1
 8006ed0:	d10d      	bne.n	8006eee <USB_EPStartXfer+0x4b2>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8006ed2:	68bb      	ldr	r3, [r7, #8]
 8006ed4:	68db      	ldr	r3, [r3, #12]
 8006ed6:	2b00      	cmp	r3, #0
 8006ed8:	d009      	beq.n	8006eee <USB_EPStartXfer+0x4b2>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8006eda:	68bb      	ldr	r3, [r7, #8]
 8006edc:	68d9      	ldr	r1, [r3, #12]
 8006ede:	69bb      	ldr	r3, [r7, #24]
 8006ee0:	015a      	lsls	r2, r3, #5
 8006ee2:	69fb      	ldr	r3, [r7, #28]
 8006ee4:	4413      	add	r3, r2
 8006ee6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006eea:	460a      	mov	r2, r1
 8006eec:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8006eee:	68bb      	ldr	r3, [r7, #8]
 8006ef0:	791b      	ldrb	r3, [r3, #4]
 8006ef2:	2b01      	cmp	r3, #1
 8006ef4:	d128      	bne.n	8006f48 <USB_EPStartXfer+0x50c>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8006ef6:	69fb      	ldr	r3, [r7, #28]
 8006ef8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006efc:	689b      	ldr	r3, [r3, #8]
 8006efe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006f02:	2b00      	cmp	r3, #0
 8006f04:	d110      	bne.n	8006f28 <USB_EPStartXfer+0x4ec>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8006f06:	69bb      	ldr	r3, [r7, #24]
 8006f08:	015a      	lsls	r2, r3, #5
 8006f0a:	69fb      	ldr	r3, [r7, #28]
 8006f0c:	4413      	add	r3, r2
 8006f0e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006f12:	681b      	ldr	r3, [r3, #0]
 8006f14:	69ba      	ldr	r2, [r7, #24]
 8006f16:	0151      	lsls	r1, r2, #5
 8006f18:	69fa      	ldr	r2, [r7, #28]
 8006f1a:	440a      	add	r2, r1
 8006f1c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006f20:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8006f24:	6013      	str	r3, [r2, #0]
 8006f26:	e00f      	b.n	8006f48 <USB_EPStartXfer+0x50c>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8006f28:	69bb      	ldr	r3, [r7, #24]
 8006f2a:	015a      	lsls	r2, r3, #5
 8006f2c:	69fb      	ldr	r3, [r7, #28]
 8006f2e:	4413      	add	r3, r2
 8006f30:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006f34:	681b      	ldr	r3, [r3, #0]
 8006f36:	69ba      	ldr	r2, [r7, #24]
 8006f38:	0151      	lsls	r1, r2, #5
 8006f3a:	69fa      	ldr	r2, [r7, #28]
 8006f3c:	440a      	add	r2, r1
 8006f3e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006f42:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006f46:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8006f48:	69bb      	ldr	r3, [r7, #24]
 8006f4a:	015a      	lsls	r2, r3, #5
 8006f4c:	69fb      	ldr	r3, [r7, #28]
 8006f4e:	4413      	add	r3, r2
 8006f50:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006f54:	681b      	ldr	r3, [r3, #0]
 8006f56:	69ba      	ldr	r2, [r7, #24]
 8006f58:	0151      	lsls	r1, r2, #5
 8006f5a:	69fa      	ldr	r2, [r7, #28]
 8006f5c:	440a      	add	r2, r1
 8006f5e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006f62:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8006f66:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8006f68:	2300      	movs	r3, #0
}
 8006f6a:	4618      	mov	r0, r3
 8006f6c:	3720      	adds	r7, #32
 8006f6e:	46bd      	mov	sp, r7
 8006f70:	bd80      	pop	{r7, pc}
 8006f72:	bf00      	nop
 8006f74:	1ff80000 	.word	0x1ff80000

08006f78 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8006f78:	b480      	push	{r7}
 8006f7a:	b087      	sub	sp, #28
 8006f7c:	af00      	add	r7, sp, #0
 8006f7e:	6078      	str	r0, [r7, #4]
 8006f80:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8006f82:	2300      	movs	r3, #0
 8006f84:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8006f86:	2300      	movs	r3, #0
 8006f88:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8006f8e:	683b      	ldr	r3, [r7, #0]
 8006f90:	785b      	ldrb	r3, [r3, #1]
 8006f92:	2b01      	cmp	r3, #1
 8006f94:	d14a      	bne.n	800702c <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8006f96:	683b      	ldr	r3, [r7, #0]
 8006f98:	781b      	ldrb	r3, [r3, #0]
 8006f9a:	015a      	lsls	r2, r3, #5
 8006f9c:	693b      	ldr	r3, [r7, #16]
 8006f9e:	4413      	add	r3, r2
 8006fa0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006fa4:	681b      	ldr	r3, [r3, #0]
 8006fa6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006faa:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006fae:	f040 8086 	bne.w	80070be <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8006fb2:	683b      	ldr	r3, [r7, #0]
 8006fb4:	781b      	ldrb	r3, [r3, #0]
 8006fb6:	015a      	lsls	r2, r3, #5
 8006fb8:	693b      	ldr	r3, [r7, #16]
 8006fba:	4413      	add	r3, r2
 8006fbc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006fc0:	681b      	ldr	r3, [r3, #0]
 8006fc2:	683a      	ldr	r2, [r7, #0]
 8006fc4:	7812      	ldrb	r2, [r2, #0]
 8006fc6:	0151      	lsls	r1, r2, #5
 8006fc8:	693a      	ldr	r2, [r7, #16]
 8006fca:	440a      	add	r2, r1
 8006fcc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006fd0:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8006fd4:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8006fd6:	683b      	ldr	r3, [r7, #0]
 8006fd8:	781b      	ldrb	r3, [r3, #0]
 8006fda:	015a      	lsls	r2, r3, #5
 8006fdc:	693b      	ldr	r3, [r7, #16]
 8006fde:	4413      	add	r3, r2
 8006fe0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006fe4:	681b      	ldr	r3, [r3, #0]
 8006fe6:	683a      	ldr	r2, [r7, #0]
 8006fe8:	7812      	ldrb	r2, [r2, #0]
 8006fea:	0151      	lsls	r1, r2, #5
 8006fec:	693a      	ldr	r2, [r7, #16]
 8006fee:	440a      	add	r2, r1
 8006ff0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006ff4:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006ff8:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8006ffa:	68fb      	ldr	r3, [r7, #12]
 8006ffc:	3301      	adds	r3, #1
 8006ffe:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8007000:	68fb      	ldr	r3, [r7, #12]
 8007002:	f242 7210 	movw	r2, #10000	@ 0x2710
 8007006:	4293      	cmp	r3, r2
 8007008:	d902      	bls.n	8007010 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 800700a:	2301      	movs	r3, #1
 800700c:	75fb      	strb	r3, [r7, #23]
          break;
 800700e:	e056      	b.n	80070be <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8007010:	683b      	ldr	r3, [r7, #0]
 8007012:	781b      	ldrb	r3, [r3, #0]
 8007014:	015a      	lsls	r2, r3, #5
 8007016:	693b      	ldr	r3, [r7, #16]
 8007018:	4413      	add	r3, r2
 800701a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800701e:	681b      	ldr	r3, [r3, #0]
 8007020:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007024:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007028:	d0e7      	beq.n	8006ffa <USB_EPStopXfer+0x82>
 800702a:	e048      	b.n	80070be <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800702c:	683b      	ldr	r3, [r7, #0]
 800702e:	781b      	ldrb	r3, [r3, #0]
 8007030:	015a      	lsls	r2, r3, #5
 8007032:	693b      	ldr	r3, [r7, #16]
 8007034:	4413      	add	r3, r2
 8007036:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800703a:	681b      	ldr	r3, [r3, #0]
 800703c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007040:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007044:	d13b      	bne.n	80070be <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8007046:	683b      	ldr	r3, [r7, #0]
 8007048:	781b      	ldrb	r3, [r3, #0]
 800704a:	015a      	lsls	r2, r3, #5
 800704c:	693b      	ldr	r3, [r7, #16]
 800704e:	4413      	add	r3, r2
 8007050:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007054:	681b      	ldr	r3, [r3, #0]
 8007056:	683a      	ldr	r2, [r7, #0]
 8007058:	7812      	ldrb	r2, [r2, #0]
 800705a:	0151      	lsls	r1, r2, #5
 800705c:	693a      	ldr	r2, [r7, #16]
 800705e:	440a      	add	r2, r1
 8007060:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007064:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8007068:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 800706a:	683b      	ldr	r3, [r7, #0]
 800706c:	781b      	ldrb	r3, [r3, #0]
 800706e:	015a      	lsls	r2, r3, #5
 8007070:	693b      	ldr	r3, [r7, #16]
 8007072:	4413      	add	r3, r2
 8007074:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007078:	681b      	ldr	r3, [r3, #0]
 800707a:	683a      	ldr	r2, [r7, #0]
 800707c:	7812      	ldrb	r2, [r2, #0]
 800707e:	0151      	lsls	r1, r2, #5
 8007080:	693a      	ldr	r2, [r7, #16]
 8007082:	440a      	add	r2, r1
 8007084:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007088:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800708c:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800708e:	68fb      	ldr	r3, [r7, #12]
 8007090:	3301      	adds	r3, #1
 8007092:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8007094:	68fb      	ldr	r3, [r7, #12]
 8007096:	f242 7210 	movw	r2, #10000	@ 0x2710
 800709a:	4293      	cmp	r3, r2
 800709c:	d902      	bls.n	80070a4 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 800709e:	2301      	movs	r3, #1
 80070a0:	75fb      	strb	r3, [r7, #23]
          break;
 80070a2:	e00c      	b.n	80070be <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 80070a4:	683b      	ldr	r3, [r7, #0]
 80070a6:	781b      	ldrb	r3, [r3, #0]
 80070a8:	015a      	lsls	r2, r3, #5
 80070aa:	693b      	ldr	r3, [r7, #16]
 80070ac:	4413      	add	r3, r2
 80070ae:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80070b2:	681b      	ldr	r3, [r3, #0]
 80070b4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80070b8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80070bc:	d0e7      	beq.n	800708e <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 80070be:	7dfb      	ldrb	r3, [r7, #23]
}
 80070c0:	4618      	mov	r0, r3
 80070c2:	371c      	adds	r7, #28
 80070c4:	46bd      	mov	sp, r7
 80070c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070ca:	4770      	bx	lr

080070cc <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 80070cc:	b480      	push	{r7}
 80070ce:	b089      	sub	sp, #36	@ 0x24
 80070d0:	af00      	add	r7, sp, #0
 80070d2:	60f8      	str	r0, [r7, #12]
 80070d4:	60b9      	str	r1, [r7, #8]
 80070d6:	4611      	mov	r1, r2
 80070d8:	461a      	mov	r2, r3
 80070da:	460b      	mov	r3, r1
 80070dc:	71fb      	strb	r3, [r7, #7]
 80070de:	4613      	mov	r3, r2
 80070e0:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80070e2:	68fb      	ldr	r3, [r7, #12]
 80070e4:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 80070e6:	68bb      	ldr	r3, [r7, #8]
 80070e8:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 80070ea:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80070ee:	2b00      	cmp	r3, #0
 80070f0:	d123      	bne.n	800713a <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 80070f2:	88bb      	ldrh	r3, [r7, #4]
 80070f4:	3303      	adds	r3, #3
 80070f6:	089b      	lsrs	r3, r3, #2
 80070f8:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 80070fa:	2300      	movs	r3, #0
 80070fc:	61bb      	str	r3, [r7, #24]
 80070fe:	e018      	b.n	8007132 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8007100:	79fb      	ldrb	r3, [r7, #7]
 8007102:	031a      	lsls	r2, r3, #12
 8007104:	697b      	ldr	r3, [r7, #20]
 8007106:	4413      	add	r3, r2
 8007108:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800710c:	461a      	mov	r2, r3
 800710e:	69fb      	ldr	r3, [r7, #28]
 8007110:	681b      	ldr	r3, [r3, #0]
 8007112:	6013      	str	r3, [r2, #0]
      pSrc++;
 8007114:	69fb      	ldr	r3, [r7, #28]
 8007116:	3301      	adds	r3, #1
 8007118:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800711a:	69fb      	ldr	r3, [r7, #28]
 800711c:	3301      	adds	r3, #1
 800711e:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8007120:	69fb      	ldr	r3, [r7, #28]
 8007122:	3301      	adds	r3, #1
 8007124:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8007126:	69fb      	ldr	r3, [r7, #28]
 8007128:	3301      	adds	r3, #1
 800712a:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800712c:	69bb      	ldr	r3, [r7, #24]
 800712e:	3301      	adds	r3, #1
 8007130:	61bb      	str	r3, [r7, #24]
 8007132:	69ba      	ldr	r2, [r7, #24]
 8007134:	693b      	ldr	r3, [r7, #16]
 8007136:	429a      	cmp	r2, r3
 8007138:	d3e2      	bcc.n	8007100 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800713a:	2300      	movs	r3, #0
}
 800713c:	4618      	mov	r0, r3
 800713e:	3724      	adds	r7, #36	@ 0x24
 8007140:	46bd      	mov	sp, r7
 8007142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007146:	4770      	bx	lr

08007148 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8007148:	b480      	push	{r7}
 800714a:	b08b      	sub	sp, #44	@ 0x2c
 800714c:	af00      	add	r7, sp, #0
 800714e:	60f8      	str	r0, [r7, #12]
 8007150:	60b9      	str	r1, [r7, #8]
 8007152:	4613      	mov	r3, r2
 8007154:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007156:	68fb      	ldr	r3, [r7, #12]
 8007158:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800715a:	68bb      	ldr	r3, [r7, #8]
 800715c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800715e:	88fb      	ldrh	r3, [r7, #6]
 8007160:	089b      	lsrs	r3, r3, #2
 8007162:	b29b      	uxth	r3, r3
 8007164:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8007166:	88fb      	ldrh	r3, [r7, #6]
 8007168:	f003 0303 	and.w	r3, r3, #3
 800716c:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800716e:	2300      	movs	r3, #0
 8007170:	623b      	str	r3, [r7, #32]
 8007172:	e014      	b.n	800719e <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8007174:	69bb      	ldr	r3, [r7, #24]
 8007176:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800717a:	681a      	ldr	r2, [r3, #0]
 800717c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800717e:	601a      	str	r2, [r3, #0]
    pDest++;
 8007180:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007182:	3301      	adds	r3, #1
 8007184:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8007186:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007188:	3301      	adds	r3, #1
 800718a:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800718c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800718e:	3301      	adds	r3, #1
 8007190:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8007192:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007194:	3301      	adds	r3, #1
 8007196:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8007198:	6a3b      	ldr	r3, [r7, #32]
 800719a:	3301      	adds	r3, #1
 800719c:	623b      	str	r3, [r7, #32]
 800719e:	6a3a      	ldr	r2, [r7, #32]
 80071a0:	697b      	ldr	r3, [r7, #20]
 80071a2:	429a      	cmp	r2, r3
 80071a4:	d3e6      	bcc.n	8007174 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 80071a6:	8bfb      	ldrh	r3, [r7, #30]
 80071a8:	2b00      	cmp	r3, #0
 80071aa:	d01e      	beq.n	80071ea <USB_ReadPacket+0xa2>
  {
    i = 0U;
 80071ac:	2300      	movs	r3, #0
 80071ae:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 80071b0:	69bb      	ldr	r3, [r7, #24]
 80071b2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80071b6:	461a      	mov	r2, r3
 80071b8:	f107 0310 	add.w	r3, r7, #16
 80071bc:	6812      	ldr	r2, [r2, #0]
 80071be:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 80071c0:	693a      	ldr	r2, [r7, #16]
 80071c2:	6a3b      	ldr	r3, [r7, #32]
 80071c4:	b2db      	uxtb	r3, r3
 80071c6:	00db      	lsls	r3, r3, #3
 80071c8:	fa22 f303 	lsr.w	r3, r2, r3
 80071cc:	b2da      	uxtb	r2, r3
 80071ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071d0:	701a      	strb	r2, [r3, #0]
      i++;
 80071d2:	6a3b      	ldr	r3, [r7, #32]
 80071d4:	3301      	adds	r3, #1
 80071d6:	623b      	str	r3, [r7, #32]
      pDest++;
 80071d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071da:	3301      	adds	r3, #1
 80071dc:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 80071de:	8bfb      	ldrh	r3, [r7, #30]
 80071e0:	3b01      	subs	r3, #1
 80071e2:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 80071e4:	8bfb      	ldrh	r3, [r7, #30]
 80071e6:	2b00      	cmp	r3, #0
 80071e8:	d1ea      	bne.n	80071c0 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 80071ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80071ec:	4618      	mov	r0, r3
 80071ee:	372c      	adds	r7, #44	@ 0x2c
 80071f0:	46bd      	mov	sp, r7
 80071f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071f6:	4770      	bx	lr

080071f8 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80071f8:	b480      	push	{r7}
 80071fa:	b085      	sub	sp, #20
 80071fc:	af00      	add	r7, sp, #0
 80071fe:	6078      	str	r0, [r7, #4]
 8007200:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007206:	683b      	ldr	r3, [r7, #0]
 8007208:	781b      	ldrb	r3, [r3, #0]
 800720a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800720c:	683b      	ldr	r3, [r7, #0]
 800720e:	785b      	ldrb	r3, [r3, #1]
 8007210:	2b01      	cmp	r3, #1
 8007212:	d12c      	bne.n	800726e <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8007214:	68bb      	ldr	r3, [r7, #8]
 8007216:	015a      	lsls	r2, r3, #5
 8007218:	68fb      	ldr	r3, [r7, #12]
 800721a:	4413      	add	r3, r2
 800721c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007220:	681b      	ldr	r3, [r3, #0]
 8007222:	2b00      	cmp	r3, #0
 8007224:	db12      	blt.n	800724c <USB_EPSetStall+0x54>
 8007226:	68bb      	ldr	r3, [r7, #8]
 8007228:	2b00      	cmp	r3, #0
 800722a:	d00f      	beq.n	800724c <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800722c:	68bb      	ldr	r3, [r7, #8]
 800722e:	015a      	lsls	r2, r3, #5
 8007230:	68fb      	ldr	r3, [r7, #12]
 8007232:	4413      	add	r3, r2
 8007234:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007238:	681b      	ldr	r3, [r3, #0]
 800723a:	68ba      	ldr	r2, [r7, #8]
 800723c:	0151      	lsls	r1, r2, #5
 800723e:	68fa      	ldr	r2, [r7, #12]
 8007240:	440a      	add	r2, r1
 8007242:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007246:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800724a:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800724c:	68bb      	ldr	r3, [r7, #8]
 800724e:	015a      	lsls	r2, r3, #5
 8007250:	68fb      	ldr	r3, [r7, #12]
 8007252:	4413      	add	r3, r2
 8007254:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007258:	681b      	ldr	r3, [r3, #0]
 800725a:	68ba      	ldr	r2, [r7, #8]
 800725c:	0151      	lsls	r1, r2, #5
 800725e:	68fa      	ldr	r2, [r7, #12]
 8007260:	440a      	add	r2, r1
 8007262:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007266:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800726a:	6013      	str	r3, [r2, #0]
 800726c:	e02b      	b.n	80072c6 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800726e:	68bb      	ldr	r3, [r7, #8]
 8007270:	015a      	lsls	r2, r3, #5
 8007272:	68fb      	ldr	r3, [r7, #12]
 8007274:	4413      	add	r3, r2
 8007276:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800727a:	681b      	ldr	r3, [r3, #0]
 800727c:	2b00      	cmp	r3, #0
 800727e:	db12      	blt.n	80072a6 <USB_EPSetStall+0xae>
 8007280:	68bb      	ldr	r3, [r7, #8]
 8007282:	2b00      	cmp	r3, #0
 8007284:	d00f      	beq.n	80072a6 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8007286:	68bb      	ldr	r3, [r7, #8]
 8007288:	015a      	lsls	r2, r3, #5
 800728a:	68fb      	ldr	r3, [r7, #12]
 800728c:	4413      	add	r3, r2
 800728e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007292:	681b      	ldr	r3, [r3, #0]
 8007294:	68ba      	ldr	r2, [r7, #8]
 8007296:	0151      	lsls	r1, r2, #5
 8007298:	68fa      	ldr	r2, [r7, #12]
 800729a:	440a      	add	r2, r1
 800729c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80072a0:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80072a4:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 80072a6:	68bb      	ldr	r3, [r7, #8]
 80072a8:	015a      	lsls	r2, r3, #5
 80072aa:	68fb      	ldr	r3, [r7, #12]
 80072ac:	4413      	add	r3, r2
 80072ae:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80072b2:	681b      	ldr	r3, [r3, #0]
 80072b4:	68ba      	ldr	r2, [r7, #8]
 80072b6:	0151      	lsls	r1, r2, #5
 80072b8:	68fa      	ldr	r2, [r7, #12]
 80072ba:	440a      	add	r2, r1
 80072bc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80072c0:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80072c4:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80072c6:	2300      	movs	r3, #0
}
 80072c8:	4618      	mov	r0, r3
 80072ca:	3714      	adds	r7, #20
 80072cc:	46bd      	mov	sp, r7
 80072ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072d2:	4770      	bx	lr

080072d4 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80072d4:	b480      	push	{r7}
 80072d6:	b085      	sub	sp, #20
 80072d8:	af00      	add	r7, sp, #0
 80072da:	6078      	str	r0, [r7, #4]
 80072dc:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80072e2:	683b      	ldr	r3, [r7, #0]
 80072e4:	781b      	ldrb	r3, [r3, #0]
 80072e6:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80072e8:	683b      	ldr	r3, [r7, #0]
 80072ea:	785b      	ldrb	r3, [r3, #1]
 80072ec:	2b01      	cmp	r3, #1
 80072ee:	d128      	bne.n	8007342 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80072f0:	68bb      	ldr	r3, [r7, #8]
 80072f2:	015a      	lsls	r2, r3, #5
 80072f4:	68fb      	ldr	r3, [r7, #12]
 80072f6:	4413      	add	r3, r2
 80072f8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80072fc:	681b      	ldr	r3, [r3, #0]
 80072fe:	68ba      	ldr	r2, [r7, #8]
 8007300:	0151      	lsls	r1, r2, #5
 8007302:	68fa      	ldr	r2, [r7, #12]
 8007304:	440a      	add	r2, r1
 8007306:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800730a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800730e:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8007310:	683b      	ldr	r3, [r7, #0]
 8007312:	791b      	ldrb	r3, [r3, #4]
 8007314:	2b03      	cmp	r3, #3
 8007316:	d003      	beq.n	8007320 <USB_EPClearStall+0x4c>
 8007318:	683b      	ldr	r3, [r7, #0]
 800731a:	791b      	ldrb	r3, [r3, #4]
 800731c:	2b02      	cmp	r3, #2
 800731e:	d138      	bne.n	8007392 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8007320:	68bb      	ldr	r3, [r7, #8]
 8007322:	015a      	lsls	r2, r3, #5
 8007324:	68fb      	ldr	r3, [r7, #12]
 8007326:	4413      	add	r3, r2
 8007328:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800732c:	681b      	ldr	r3, [r3, #0]
 800732e:	68ba      	ldr	r2, [r7, #8]
 8007330:	0151      	lsls	r1, r2, #5
 8007332:	68fa      	ldr	r2, [r7, #12]
 8007334:	440a      	add	r2, r1
 8007336:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800733a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800733e:	6013      	str	r3, [r2, #0]
 8007340:	e027      	b.n	8007392 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8007342:	68bb      	ldr	r3, [r7, #8]
 8007344:	015a      	lsls	r2, r3, #5
 8007346:	68fb      	ldr	r3, [r7, #12]
 8007348:	4413      	add	r3, r2
 800734a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800734e:	681b      	ldr	r3, [r3, #0]
 8007350:	68ba      	ldr	r2, [r7, #8]
 8007352:	0151      	lsls	r1, r2, #5
 8007354:	68fa      	ldr	r2, [r7, #12]
 8007356:	440a      	add	r2, r1
 8007358:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800735c:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8007360:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8007362:	683b      	ldr	r3, [r7, #0]
 8007364:	791b      	ldrb	r3, [r3, #4]
 8007366:	2b03      	cmp	r3, #3
 8007368:	d003      	beq.n	8007372 <USB_EPClearStall+0x9e>
 800736a:	683b      	ldr	r3, [r7, #0]
 800736c:	791b      	ldrb	r3, [r3, #4]
 800736e:	2b02      	cmp	r3, #2
 8007370:	d10f      	bne.n	8007392 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8007372:	68bb      	ldr	r3, [r7, #8]
 8007374:	015a      	lsls	r2, r3, #5
 8007376:	68fb      	ldr	r3, [r7, #12]
 8007378:	4413      	add	r3, r2
 800737a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800737e:	681b      	ldr	r3, [r3, #0]
 8007380:	68ba      	ldr	r2, [r7, #8]
 8007382:	0151      	lsls	r1, r2, #5
 8007384:	68fa      	ldr	r2, [r7, #12]
 8007386:	440a      	add	r2, r1
 8007388:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800738c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007390:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8007392:	2300      	movs	r3, #0
}
 8007394:	4618      	mov	r0, r3
 8007396:	3714      	adds	r7, #20
 8007398:	46bd      	mov	sp, r7
 800739a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800739e:	4770      	bx	lr

080073a0 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 80073a0:	b480      	push	{r7}
 80073a2:	b085      	sub	sp, #20
 80073a4:	af00      	add	r7, sp, #0
 80073a6:	6078      	str	r0, [r7, #4]
 80073a8:	460b      	mov	r3, r1
 80073aa:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 80073b0:	68fb      	ldr	r3, [r7, #12]
 80073b2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80073b6:	681b      	ldr	r3, [r3, #0]
 80073b8:	68fa      	ldr	r2, [r7, #12]
 80073ba:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80073be:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 80073c2:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 80073c4:	68fb      	ldr	r3, [r7, #12]
 80073c6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80073ca:	681a      	ldr	r2, [r3, #0]
 80073cc:	78fb      	ldrb	r3, [r7, #3]
 80073ce:	011b      	lsls	r3, r3, #4
 80073d0:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 80073d4:	68f9      	ldr	r1, [r7, #12]
 80073d6:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80073da:	4313      	orrs	r3, r2
 80073dc:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 80073de:	2300      	movs	r3, #0
}
 80073e0:	4618      	mov	r0, r3
 80073e2:	3714      	adds	r7, #20
 80073e4:	46bd      	mov	sp, r7
 80073e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073ea:	4770      	bx	lr

080073ec <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 80073ec:	b480      	push	{r7}
 80073ee:	b085      	sub	sp, #20
 80073f0:	af00      	add	r7, sp, #0
 80073f2:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80073f8:	68fb      	ldr	r3, [r7, #12]
 80073fa:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80073fe:	681b      	ldr	r3, [r3, #0]
 8007400:	68fa      	ldr	r2, [r7, #12]
 8007402:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8007406:	f023 0303 	bic.w	r3, r3, #3
 800740a:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800740c:	68fb      	ldr	r3, [r7, #12]
 800740e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007412:	685b      	ldr	r3, [r3, #4]
 8007414:	68fa      	ldr	r2, [r7, #12]
 8007416:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800741a:	f023 0302 	bic.w	r3, r3, #2
 800741e:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8007420:	2300      	movs	r3, #0
}
 8007422:	4618      	mov	r0, r3
 8007424:	3714      	adds	r7, #20
 8007426:	46bd      	mov	sp, r7
 8007428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800742c:	4770      	bx	lr

0800742e <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800742e:	b480      	push	{r7}
 8007430:	b085      	sub	sp, #20
 8007432:	af00      	add	r7, sp, #0
 8007434:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800743a:	68fb      	ldr	r3, [r7, #12]
 800743c:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8007440:	681b      	ldr	r3, [r3, #0]
 8007442:	68fa      	ldr	r2, [r7, #12]
 8007444:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8007448:	f023 0303 	bic.w	r3, r3, #3
 800744c:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800744e:	68fb      	ldr	r3, [r7, #12]
 8007450:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007454:	685b      	ldr	r3, [r3, #4]
 8007456:	68fa      	ldr	r2, [r7, #12]
 8007458:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800745c:	f043 0302 	orr.w	r3, r3, #2
 8007460:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8007462:	2300      	movs	r3, #0
}
 8007464:	4618      	mov	r0, r3
 8007466:	3714      	adds	r7, #20
 8007468:	46bd      	mov	sp, r7
 800746a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800746e:	4770      	bx	lr

08007470 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8007470:	b480      	push	{r7}
 8007472:	b085      	sub	sp, #20
 8007474:	af00      	add	r7, sp, #0
 8007476:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	695b      	ldr	r3, [r3, #20]
 800747c:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	699b      	ldr	r3, [r3, #24]
 8007482:	68fa      	ldr	r2, [r7, #12]
 8007484:	4013      	ands	r3, r2
 8007486:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8007488:	68fb      	ldr	r3, [r7, #12]
}
 800748a:	4618      	mov	r0, r3
 800748c:	3714      	adds	r7, #20
 800748e:	46bd      	mov	sp, r7
 8007490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007494:	4770      	bx	lr

08007496 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8007496:	b480      	push	{r7}
 8007498:	b085      	sub	sp, #20
 800749a:	af00      	add	r7, sp, #0
 800749c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 80074a2:	68fb      	ldr	r3, [r7, #12]
 80074a4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80074a8:	699b      	ldr	r3, [r3, #24]
 80074aa:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 80074ac:	68fb      	ldr	r3, [r7, #12]
 80074ae:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80074b2:	69db      	ldr	r3, [r3, #28]
 80074b4:	68ba      	ldr	r2, [r7, #8]
 80074b6:	4013      	ands	r3, r2
 80074b8:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 80074ba:	68bb      	ldr	r3, [r7, #8]
 80074bc:	0c1b      	lsrs	r3, r3, #16
}
 80074be:	4618      	mov	r0, r3
 80074c0:	3714      	adds	r7, #20
 80074c2:	46bd      	mov	sp, r7
 80074c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074c8:	4770      	bx	lr

080074ca <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 80074ca:	b480      	push	{r7}
 80074cc:	b085      	sub	sp, #20
 80074ce:	af00      	add	r7, sp, #0
 80074d0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 80074d6:	68fb      	ldr	r3, [r7, #12]
 80074d8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80074dc:	699b      	ldr	r3, [r3, #24]
 80074de:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 80074e0:	68fb      	ldr	r3, [r7, #12]
 80074e2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80074e6:	69db      	ldr	r3, [r3, #28]
 80074e8:	68ba      	ldr	r2, [r7, #8]
 80074ea:	4013      	ands	r3, r2
 80074ec:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 80074ee:	68bb      	ldr	r3, [r7, #8]
 80074f0:	b29b      	uxth	r3, r3
}
 80074f2:	4618      	mov	r0, r3
 80074f4:	3714      	adds	r7, #20
 80074f6:	46bd      	mov	sp, r7
 80074f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074fc:	4770      	bx	lr

080074fe <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 80074fe:	b480      	push	{r7}
 8007500:	b085      	sub	sp, #20
 8007502:	af00      	add	r7, sp, #0
 8007504:	6078      	str	r0, [r7, #4]
 8007506:	460b      	mov	r3, r1
 8007508:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800750e:	78fb      	ldrb	r3, [r7, #3]
 8007510:	015a      	lsls	r2, r3, #5
 8007512:	68fb      	ldr	r3, [r7, #12]
 8007514:	4413      	add	r3, r2
 8007516:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800751a:	689b      	ldr	r3, [r3, #8]
 800751c:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800751e:	68fb      	ldr	r3, [r7, #12]
 8007520:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007524:	695b      	ldr	r3, [r3, #20]
 8007526:	68ba      	ldr	r2, [r7, #8]
 8007528:	4013      	ands	r3, r2
 800752a:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800752c:	68bb      	ldr	r3, [r7, #8]
}
 800752e:	4618      	mov	r0, r3
 8007530:	3714      	adds	r7, #20
 8007532:	46bd      	mov	sp, r7
 8007534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007538:	4770      	bx	lr

0800753a <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800753a:	b480      	push	{r7}
 800753c:	b087      	sub	sp, #28
 800753e:	af00      	add	r7, sp, #0
 8007540:	6078      	str	r0, [r7, #4]
 8007542:	460b      	mov	r3, r1
 8007544:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 800754a:	697b      	ldr	r3, [r7, #20]
 800754c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007550:	691b      	ldr	r3, [r3, #16]
 8007552:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8007554:	697b      	ldr	r3, [r7, #20]
 8007556:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800755a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800755c:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800755e:	78fb      	ldrb	r3, [r7, #3]
 8007560:	f003 030f 	and.w	r3, r3, #15
 8007564:	68fa      	ldr	r2, [r7, #12]
 8007566:	fa22 f303 	lsr.w	r3, r2, r3
 800756a:	01db      	lsls	r3, r3, #7
 800756c:	b2db      	uxtb	r3, r3
 800756e:	693a      	ldr	r2, [r7, #16]
 8007570:	4313      	orrs	r3, r2
 8007572:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8007574:	78fb      	ldrb	r3, [r7, #3]
 8007576:	015a      	lsls	r2, r3, #5
 8007578:	697b      	ldr	r3, [r7, #20]
 800757a:	4413      	add	r3, r2
 800757c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007580:	689b      	ldr	r3, [r3, #8]
 8007582:	693a      	ldr	r2, [r7, #16]
 8007584:	4013      	ands	r3, r2
 8007586:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8007588:	68bb      	ldr	r3, [r7, #8]
}
 800758a:	4618      	mov	r0, r3
 800758c:	371c      	adds	r7, #28
 800758e:	46bd      	mov	sp, r7
 8007590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007594:	4770      	bx	lr

08007596 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8007596:	b480      	push	{r7}
 8007598:	b083      	sub	sp, #12
 800759a:	af00      	add	r7, sp, #0
 800759c:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	695b      	ldr	r3, [r3, #20]
 80075a2:	f003 0301 	and.w	r3, r3, #1
}
 80075a6:	4618      	mov	r0, r3
 80075a8:	370c      	adds	r7, #12
 80075aa:	46bd      	mov	sp, r7
 80075ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075b0:	4770      	bx	lr

080075b2 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 80075b2:	b480      	push	{r7}
 80075b4:	b085      	sub	sp, #20
 80075b6:	af00      	add	r7, sp, #0
 80075b8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 80075be:	68fb      	ldr	r3, [r7, #12]
 80075c0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80075c4:	681b      	ldr	r3, [r3, #0]
 80075c6:	68fa      	ldr	r2, [r7, #12]
 80075c8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80075cc:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 80075d0:	f023 0307 	bic.w	r3, r3, #7
 80075d4:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 80075d6:	68fb      	ldr	r3, [r7, #12]
 80075d8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80075dc:	685b      	ldr	r3, [r3, #4]
 80075de:	68fa      	ldr	r2, [r7, #12]
 80075e0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80075e4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80075e8:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80075ea:	2300      	movs	r3, #0
}
 80075ec:	4618      	mov	r0, r3
 80075ee:	3714      	adds	r7, #20
 80075f0:	46bd      	mov	sp, r7
 80075f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075f6:	4770      	bx	lr

080075f8 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 80075f8:	b480      	push	{r7}
 80075fa:	b087      	sub	sp, #28
 80075fc:	af00      	add	r7, sp, #0
 80075fe:	60f8      	str	r0, [r7, #12]
 8007600:	460b      	mov	r3, r1
 8007602:	607a      	str	r2, [r7, #4]
 8007604:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007606:	68fb      	ldr	r3, [r7, #12]
 8007608:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800760a:	68fb      	ldr	r3, [r7, #12]
 800760c:	333c      	adds	r3, #60	@ 0x3c
 800760e:	3304      	adds	r3, #4
 8007610:	681b      	ldr	r3, [r3, #0]
 8007612:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8007614:	693b      	ldr	r3, [r7, #16]
 8007616:	4a26      	ldr	r2, [pc, #152]	@ (80076b0 <USB_EP0_OutStart+0xb8>)
 8007618:	4293      	cmp	r3, r2
 800761a:	d90a      	bls.n	8007632 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800761c:	697b      	ldr	r3, [r7, #20]
 800761e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007622:	681b      	ldr	r3, [r3, #0]
 8007624:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007628:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800762c:	d101      	bne.n	8007632 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800762e:	2300      	movs	r3, #0
 8007630:	e037      	b.n	80076a2 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8007632:	697b      	ldr	r3, [r7, #20]
 8007634:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007638:	461a      	mov	r2, r3
 800763a:	2300      	movs	r3, #0
 800763c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800763e:	697b      	ldr	r3, [r7, #20]
 8007640:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007644:	691b      	ldr	r3, [r3, #16]
 8007646:	697a      	ldr	r2, [r7, #20]
 8007648:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800764c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8007650:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8007652:	697b      	ldr	r3, [r7, #20]
 8007654:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007658:	691b      	ldr	r3, [r3, #16]
 800765a:	697a      	ldr	r2, [r7, #20]
 800765c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007660:	f043 0318 	orr.w	r3, r3, #24
 8007664:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8007666:	697b      	ldr	r3, [r7, #20]
 8007668:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800766c:	691b      	ldr	r3, [r3, #16]
 800766e:	697a      	ldr	r2, [r7, #20]
 8007670:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007674:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 8007678:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800767a:	7afb      	ldrb	r3, [r7, #11]
 800767c:	2b01      	cmp	r3, #1
 800767e:	d10f      	bne.n	80076a0 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8007680:	697b      	ldr	r3, [r7, #20]
 8007682:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007686:	461a      	mov	r2, r3
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800768c:	697b      	ldr	r3, [r7, #20]
 800768e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007692:	681b      	ldr	r3, [r3, #0]
 8007694:	697a      	ldr	r2, [r7, #20]
 8007696:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800769a:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 800769e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80076a0:	2300      	movs	r3, #0
}
 80076a2:	4618      	mov	r0, r3
 80076a4:	371c      	adds	r7, #28
 80076a6:	46bd      	mov	sp, r7
 80076a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076ac:	4770      	bx	lr
 80076ae:	bf00      	nop
 80076b0:	4f54300a 	.word	0x4f54300a

080076b4 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80076b4:	b480      	push	{r7}
 80076b6:	b085      	sub	sp, #20
 80076b8:	af00      	add	r7, sp, #0
 80076ba:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80076bc:	2300      	movs	r3, #0
 80076be:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80076c0:	68fb      	ldr	r3, [r7, #12]
 80076c2:	3301      	adds	r3, #1
 80076c4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80076c6:	68fb      	ldr	r3, [r7, #12]
 80076c8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80076cc:	d901      	bls.n	80076d2 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 80076ce:	2303      	movs	r3, #3
 80076d0:	e022      	b.n	8007718 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	691b      	ldr	r3, [r3, #16]
 80076d6:	2b00      	cmp	r3, #0
 80076d8:	daf2      	bge.n	80076c0 <USB_CoreReset+0xc>

  count = 10U;
 80076da:	230a      	movs	r3, #10
 80076dc:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 80076de:	e002      	b.n	80076e6 <USB_CoreReset+0x32>
  {
    count--;
 80076e0:	68fb      	ldr	r3, [r7, #12]
 80076e2:	3b01      	subs	r3, #1
 80076e4:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 80076e6:	68fb      	ldr	r3, [r7, #12]
 80076e8:	2b00      	cmp	r3, #0
 80076ea:	d1f9      	bne.n	80076e0 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	691b      	ldr	r3, [r3, #16]
 80076f0:	f043 0201 	orr.w	r2, r3, #1
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80076f8:	68fb      	ldr	r3, [r7, #12]
 80076fa:	3301      	adds	r3, #1
 80076fc:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80076fe:	68fb      	ldr	r3, [r7, #12]
 8007700:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007704:	d901      	bls.n	800770a <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 8007706:	2303      	movs	r3, #3
 8007708:	e006      	b.n	8007718 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	691b      	ldr	r3, [r3, #16]
 800770e:	f003 0301 	and.w	r3, r3, #1
 8007712:	2b01      	cmp	r3, #1
 8007714:	d0f0      	beq.n	80076f8 <USB_CoreReset+0x44>

  return HAL_OK;
 8007716:	2300      	movs	r3, #0
}
 8007718:	4618      	mov	r0, r3
 800771a:	3714      	adds	r7, #20
 800771c:	46bd      	mov	sp, r7
 800771e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007722:	4770      	bx	lr

08007724 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007724:	b580      	push	{r7, lr}
 8007726:	b084      	sub	sp, #16
 8007728:	af00      	add	r7, sp, #0
 800772a:	6078      	str	r0, [r7, #4]
 800772c:	460b      	mov	r3, r1
 800772e:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8007730:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 8007734:	f002 fcba 	bl	800a0ac <USBD_static_malloc>
 8007738:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 800773a:	68fb      	ldr	r3, [r7, #12]
 800773c:	2b00      	cmp	r3, #0
 800773e:	d109      	bne.n	8007754 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	32b0      	adds	r2, #176	@ 0xb0
 800774a:	2100      	movs	r1, #0
 800774c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 8007750:	2302      	movs	r3, #2
 8007752:	e0d4      	b.n	80078fe <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 8007754:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 8007758:	2100      	movs	r1, #0
 800775a:	68f8      	ldr	r0, [r7, #12]
 800775c:	f002 fd1e 	bl	800a19c <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	32b0      	adds	r2, #176	@ 0xb0
 800776a:	68f9      	ldr	r1, [r7, #12]
 800776c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	32b0      	adds	r2, #176	@ 0xb0
 800777a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	7c1b      	ldrb	r3, [r3, #16]
 8007788:	2b00      	cmp	r3, #0
 800778a:	d138      	bne.n	80077fe <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800778c:	4b5e      	ldr	r3, [pc, #376]	@ (8007908 <USBD_CDC_Init+0x1e4>)
 800778e:	7819      	ldrb	r1, [r3, #0]
 8007790:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8007794:	2202      	movs	r2, #2
 8007796:	6878      	ldr	r0, [r7, #4]
 8007798:	f002 fb65 	bl	8009e66 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800779c:	4b5a      	ldr	r3, [pc, #360]	@ (8007908 <USBD_CDC_Init+0x1e4>)
 800779e:	781b      	ldrb	r3, [r3, #0]
 80077a0:	f003 020f 	and.w	r2, r3, #15
 80077a4:	6879      	ldr	r1, [r7, #4]
 80077a6:	4613      	mov	r3, r2
 80077a8:	009b      	lsls	r3, r3, #2
 80077aa:	4413      	add	r3, r2
 80077ac:	009b      	lsls	r3, r3, #2
 80077ae:	440b      	add	r3, r1
 80077b0:	3323      	adds	r3, #35	@ 0x23
 80077b2:	2201      	movs	r2, #1
 80077b4:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 80077b6:	4b55      	ldr	r3, [pc, #340]	@ (800790c <USBD_CDC_Init+0x1e8>)
 80077b8:	7819      	ldrb	r1, [r3, #0]
 80077ba:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80077be:	2202      	movs	r2, #2
 80077c0:	6878      	ldr	r0, [r7, #4]
 80077c2:	f002 fb50 	bl	8009e66 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 80077c6:	4b51      	ldr	r3, [pc, #324]	@ (800790c <USBD_CDC_Init+0x1e8>)
 80077c8:	781b      	ldrb	r3, [r3, #0]
 80077ca:	f003 020f 	and.w	r2, r3, #15
 80077ce:	6879      	ldr	r1, [r7, #4]
 80077d0:	4613      	mov	r3, r2
 80077d2:	009b      	lsls	r3, r3, #2
 80077d4:	4413      	add	r3, r2
 80077d6:	009b      	lsls	r3, r3, #2
 80077d8:	440b      	add	r3, r1
 80077da:	f203 1363 	addw	r3, r3, #355	@ 0x163
 80077de:	2201      	movs	r2, #1
 80077e0:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 80077e2:	4b4b      	ldr	r3, [pc, #300]	@ (8007910 <USBD_CDC_Init+0x1ec>)
 80077e4:	781b      	ldrb	r3, [r3, #0]
 80077e6:	f003 020f 	and.w	r2, r3, #15
 80077ea:	6879      	ldr	r1, [r7, #4]
 80077ec:	4613      	mov	r3, r2
 80077ee:	009b      	lsls	r3, r3, #2
 80077f0:	4413      	add	r3, r2
 80077f2:	009b      	lsls	r3, r3, #2
 80077f4:	440b      	add	r3, r1
 80077f6:	331c      	adds	r3, #28
 80077f8:	2210      	movs	r2, #16
 80077fa:	601a      	str	r2, [r3, #0]
 80077fc:	e035      	b.n	800786a <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 80077fe:	4b42      	ldr	r3, [pc, #264]	@ (8007908 <USBD_CDC_Init+0x1e4>)
 8007800:	7819      	ldrb	r1, [r3, #0]
 8007802:	2340      	movs	r3, #64	@ 0x40
 8007804:	2202      	movs	r2, #2
 8007806:	6878      	ldr	r0, [r7, #4]
 8007808:	f002 fb2d 	bl	8009e66 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800780c:	4b3e      	ldr	r3, [pc, #248]	@ (8007908 <USBD_CDC_Init+0x1e4>)
 800780e:	781b      	ldrb	r3, [r3, #0]
 8007810:	f003 020f 	and.w	r2, r3, #15
 8007814:	6879      	ldr	r1, [r7, #4]
 8007816:	4613      	mov	r3, r2
 8007818:	009b      	lsls	r3, r3, #2
 800781a:	4413      	add	r3, r2
 800781c:	009b      	lsls	r3, r3, #2
 800781e:	440b      	add	r3, r1
 8007820:	3323      	adds	r3, #35	@ 0x23
 8007822:	2201      	movs	r2, #1
 8007824:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8007826:	4b39      	ldr	r3, [pc, #228]	@ (800790c <USBD_CDC_Init+0x1e8>)
 8007828:	7819      	ldrb	r1, [r3, #0]
 800782a:	2340      	movs	r3, #64	@ 0x40
 800782c:	2202      	movs	r2, #2
 800782e:	6878      	ldr	r0, [r7, #4]
 8007830:	f002 fb19 	bl	8009e66 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8007834:	4b35      	ldr	r3, [pc, #212]	@ (800790c <USBD_CDC_Init+0x1e8>)
 8007836:	781b      	ldrb	r3, [r3, #0]
 8007838:	f003 020f 	and.w	r2, r3, #15
 800783c:	6879      	ldr	r1, [r7, #4]
 800783e:	4613      	mov	r3, r2
 8007840:	009b      	lsls	r3, r3, #2
 8007842:	4413      	add	r3, r2
 8007844:	009b      	lsls	r3, r3, #2
 8007846:	440b      	add	r3, r1
 8007848:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800784c:	2201      	movs	r2, #1
 800784e:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8007850:	4b2f      	ldr	r3, [pc, #188]	@ (8007910 <USBD_CDC_Init+0x1ec>)
 8007852:	781b      	ldrb	r3, [r3, #0]
 8007854:	f003 020f 	and.w	r2, r3, #15
 8007858:	6879      	ldr	r1, [r7, #4]
 800785a:	4613      	mov	r3, r2
 800785c:	009b      	lsls	r3, r3, #2
 800785e:	4413      	add	r3, r2
 8007860:	009b      	lsls	r3, r3, #2
 8007862:	440b      	add	r3, r1
 8007864:	331c      	adds	r3, #28
 8007866:	2210      	movs	r2, #16
 8007868:	601a      	str	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800786a:	4b29      	ldr	r3, [pc, #164]	@ (8007910 <USBD_CDC_Init+0x1ec>)
 800786c:	7819      	ldrb	r1, [r3, #0]
 800786e:	2308      	movs	r3, #8
 8007870:	2203      	movs	r2, #3
 8007872:	6878      	ldr	r0, [r7, #4]
 8007874:	f002 faf7 	bl	8009e66 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 8007878:	4b25      	ldr	r3, [pc, #148]	@ (8007910 <USBD_CDC_Init+0x1ec>)
 800787a:	781b      	ldrb	r3, [r3, #0]
 800787c:	f003 020f 	and.w	r2, r3, #15
 8007880:	6879      	ldr	r1, [r7, #4]
 8007882:	4613      	mov	r3, r2
 8007884:	009b      	lsls	r3, r3, #2
 8007886:	4413      	add	r3, r2
 8007888:	009b      	lsls	r3, r3, #2
 800788a:	440b      	add	r3, r1
 800788c:	3323      	adds	r3, #35	@ 0x23
 800788e:	2201      	movs	r2, #1
 8007890:	701a      	strb	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 8007892:	68fb      	ldr	r3, [r7, #12]
 8007894:	2200      	movs	r2, #0
 8007896:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80078a0:	687a      	ldr	r2, [r7, #4]
 80078a2:	33b0      	adds	r3, #176	@ 0xb0
 80078a4:	009b      	lsls	r3, r3, #2
 80078a6:	4413      	add	r3, r2
 80078a8:	685b      	ldr	r3, [r3, #4]
 80078aa:	681b      	ldr	r3, [r3, #0]
 80078ac:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 80078ae:	68fb      	ldr	r3, [r7, #12]
 80078b0:	2200      	movs	r2, #0
 80078b2:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 80078b6:	68fb      	ldr	r3, [r7, #12]
 80078b8:	2200      	movs	r2, #0
 80078ba:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 80078be:	68fb      	ldr	r3, [r7, #12]
 80078c0:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 80078c4:	2b00      	cmp	r3, #0
 80078c6:	d101      	bne.n	80078cc <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 80078c8:	2302      	movs	r3, #2
 80078ca:	e018      	b.n	80078fe <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	7c1b      	ldrb	r3, [r3, #16]
 80078d0:	2b00      	cmp	r3, #0
 80078d2:	d10a      	bne.n	80078ea <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80078d4:	4b0d      	ldr	r3, [pc, #52]	@ (800790c <USBD_CDC_Init+0x1e8>)
 80078d6:	7819      	ldrb	r1, [r3, #0]
 80078d8:	68fb      	ldr	r3, [r7, #12]
 80078da:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80078de:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80078e2:	6878      	ldr	r0, [r7, #4]
 80078e4:	f002 fbae 	bl	800a044 <USBD_LL_PrepareReceive>
 80078e8:	e008      	b.n	80078fc <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80078ea:	4b08      	ldr	r3, [pc, #32]	@ (800790c <USBD_CDC_Init+0x1e8>)
 80078ec:	7819      	ldrb	r1, [r3, #0]
 80078ee:	68fb      	ldr	r3, [r7, #12]
 80078f0:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80078f4:	2340      	movs	r3, #64	@ 0x40
 80078f6:	6878      	ldr	r0, [r7, #4]
 80078f8:	f002 fba4 	bl	800a044 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 80078fc:	2300      	movs	r3, #0
}
 80078fe:	4618      	mov	r0, r3
 8007900:	3710      	adds	r7, #16
 8007902:	46bd      	mov	sp, r7
 8007904:	bd80      	pop	{r7, pc}
 8007906:	bf00      	nop
 8007908:	20000093 	.word	0x20000093
 800790c:	20000094 	.word	0x20000094
 8007910:	20000095 	.word	0x20000095

08007914 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007914:	b580      	push	{r7, lr}
 8007916:	b082      	sub	sp, #8
 8007918:	af00      	add	r7, sp, #0
 800791a:	6078      	str	r0, [r7, #4]
 800791c:	460b      	mov	r3, r1
 800791e:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 8007920:	4b3a      	ldr	r3, [pc, #232]	@ (8007a0c <USBD_CDC_DeInit+0xf8>)
 8007922:	781b      	ldrb	r3, [r3, #0]
 8007924:	4619      	mov	r1, r3
 8007926:	6878      	ldr	r0, [r7, #4]
 8007928:	f002 fac3 	bl	8009eb2 <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 800792c:	4b37      	ldr	r3, [pc, #220]	@ (8007a0c <USBD_CDC_DeInit+0xf8>)
 800792e:	781b      	ldrb	r3, [r3, #0]
 8007930:	f003 020f 	and.w	r2, r3, #15
 8007934:	6879      	ldr	r1, [r7, #4]
 8007936:	4613      	mov	r3, r2
 8007938:	009b      	lsls	r3, r3, #2
 800793a:	4413      	add	r3, r2
 800793c:	009b      	lsls	r3, r3, #2
 800793e:	440b      	add	r3, r1
 8007940:	3323      	adds	r3, #35	@ 0x23
 8007942:	2200      	movs	r2, #0
 8007944:	701a      	strb	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 8007946:	4b32      	ldr	r3, [pc, #200]	@ (8007a10 <USBD_CDC_DeInit+0xfc>)
 8007948:	781b      	ldrb	r3, [r3, #0]
 800794a:	4619      	mov	r1, r3
 800794c:	6878      	ldr	r0, [r7, #4]
 800794e:	f002 fab0 	bl	8009eb2 <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 8007952:	4b2f      	ldr	r3, [pc, #188]	@ (8007a10 <USBD_CDC_DeInit+0xfc>)
 8007954:	781b      	ldrb	r3, [r3, #0]
 8007956:	f003 020f 	and.w	r2, r3, #15
 800795a:	6879      	ldr	r1, [r7, #4]
 800795c:	4613      	mov	r3, r2
 800795e:	009b      	lsls	r3, r3, #2
 8007960:	4413      	add	r3, r2
 8007962:	009b      	lsls	r3, r3, #2
 8007964:	440b      	add	r3, r1
 8007966:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800796a:	2200      	movs	r2, #0
 800796c:	701a      	strb	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 800796e:	4b29      	ldr	r3, [pc, #164]	@ (8007a14 <USBD_CDC_DeInit+0x100>)
 8007970:	781b      	ldrb	r3, [r3, #0]
 8007972:	4619      	mov	r1, r3
 8007974:	6878      	ldr	r0, [r7, #4]
 8007976:	f002 fa9c 	bl	8009eb2 <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 800797a:	4b26      	ldr	r3, [pc, #152]	@ (8007a14 <USBD_CDC_DeInit+0x100>)
 800797c:	781b      	ldrb	r3, [r3, #0]
 800797e:	f003 020f 	and.w	r2, r3, #15
 8007982:	6879      	ldr	r1, [r7, #4]
 8007984:	4613      	mov	r3, r2
 8007986:	009b      	lsls	r3, r3, #2
 8007988:	4413      	add	r3, r2
 800798a:	009b      	lsls	r3, r3, #2
 800798c:	440b      	add	r3, r1
 800798e:	3323      	adds	r3, #35	@ 0x23
 8007990:	2200      	movs	r2, #0
 8007992:	701a      	strb	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 8007994:	4b1f      	ldr	r3, [pc, #124]	@ (8007a14 <USBD_CDC_DeInit+0x100>)
 8007996:	781b      	ldrb	r3, [r3, #0]
 8007998:	f003 020f 	and.w	r2, r3, #15
 800799c:	6879      	ldr	r1, [r7, #4]
 800799e:	4613      	mov	r3, r2
 80079a0:	009b      	lsls	r3, r3, #2
 80079a2:	4413      	add	r3, r2
 80079a4:	009b      	lsls	r3, r3, #2
 80079a6:	440b      	add	r3, r1
 80079a8:	331c      	adds	r3, #28
 80079aa:	2200      	movs	r2, #0
 80079ac:	601a      	str	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	32b0      	adds	r2, #176	@ 0xb0
 80079b8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80079bc:	2b00      	cmp	r3, #0
 80079be:	d01f      	beq.n	8007a00 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80079c6:	687a      	ldr	r2, [r7, #4]
 80079c8:	33b0      	adds	r3, #176	@ 0xb0
 80079ca:	009b      	lsls	r3, r3, #2
 80079cc:	4413      	add	r3, r2
 80079ce:	685b      	ldr	r3, [r3, #4]
 80079d0:	685b      	ldr	r3, [r3, #4]
 80079d2:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	32b0      	adds	r2, #176	@ 0xb0
 80079de:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80079e2:	4618      	mov	r0, r3
 80079e4:	f002 fb70 	bl	800a0c8 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	32b0      	adds	r2, #176	@ 0xb0
 80079f2:	2100      	movs	r1, #0
 80079f4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	2200      	movs	r2, #0
 80079fc:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 8007a00:	2300      	movs	r3, #0
}
 8007a02:	4618      	mov	r0, r3
 8007a04:	3708      	adds	r7, #8
 8007a06:	46bd      	mov	sp, r7
 8007a08:	bd80      	pop	{r7, pc}
 8007a0a:	bf00      	nop
 8007a0c:	20000093 	.word	0x20000093
 8007a10:	20000094 	.word	0x20000094
 8007a14:	20000095 	.word	0x20000095

08007a18 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8007a18:	b580      	push	{r7, lr}
 8007a1a:	b086      	sub	sp, #24
 8007a1c:	af00      	add	r7, sp, #0
 8007a1e:	6078      	str	r0, [r7, #4]
 8007a20:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	32b0      	adds	r2, #176	@ 0xb0
 8007a2c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007a30:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 8007a32:	2300      	movs	r3, #0
 8007a34:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 8007a36:	2300      	movs	r3, #0
 8007a38:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 8007a3a:	2300      	movs	r3, #0
 8007a3c:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 8007a3e:	693b      	ldr	r3, [r7, #16]
 8007a40:	2b00      	cmp	r3, #0
 8007a42:	d101      	bne.n	8007a48 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 8007a44:	2303      	movs	r3, #3
 8007a46:	e0bf      	b.n	8007bc8 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007a48:	683b      	ldr	r3, [r7, #0]
 8007a4a:	781b      	ldrb	r3, [r3, #0]
 8007a4c:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8007a50:	2b00      	cmp	r3, #0
 8007a52:	d050      	beq.n	8007af6 <USBD_CDC_Setup+0xde>
 8007a54:	2b20      	cmp	r3, #32
 8007a56:	f040 80af 	bne.w	8007bb8 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 8007a5a:	683b      	ldr	r3, [r7, #0]
 8007a5c:	88db      	ldrh	r3, [r3, #6]
 8007a5e:	2b00      	cmp	r3, #0
 8007a60:	d03a      	beq.n	8007ad8 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 8007a62:	683b      	ldr	r3, [r7, #0]
 8007a64:	781b      	ldrb	r3, [r3, #0]
 8007a66:	b25b      	sxtb	r3, r3
 8007a68:	2b00      	cmp	r3, #0
 8007a6a:	da1b      	bge.n	8007aa4 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007a72:	687a      	ldr	r2, [r7, #4]
 8007a74:	33b0      	adds	r3, #176	@ 0xb0
 8007a76:	009b      	lsls	r3, r3, #2
 8007a78:	4413      	add	r3, r2
 8007a7a:	685b      	ldr	r3, [r3, #4]
 8007a7c:	689b      	ldr	r3, [r3, #8]
 8007a7e:	683a      	ldr	r2, [r7, #0]
 8007a80:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 8007a82:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8007a84:	683a      	ldr	r2, [r7, #0]
 8007a86:	88d2      	ldrh	r2, [r2, #6]
 8007a88:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8007a8a:	683b      	ldr	r3, [r7, #0]
 8007a8c:	88db      	ldrh	r3, [r3, #6]
 8007a8e:	2b07      	cmp	r3, #7
 8007a90:	bf28      	it	cs
 8007a92:	2307      	movcs	r3, #7
 8007a94:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8007a96:	693b      	ldr	r3, [r7, #16]
 8007a98:	89fa      	ldrh	r2, [r7, #14]
 8007a9a:	4619      	mov	r1, r3
 8007a9c:	6878      	ldr	r0, [r7, #4]
 8007a9e:	f001 fda7 	bl	80095f0 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 8007aa2:	e090      	b.n	8007bc6 <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 8007aa4:	683b      	ldr	r3, [r7, #0]
 8007aa6:	785a      	ldrb	r2, [r3, #1]
 8007aa8:	693b      	ldr	r3, [r7, #16]
 8007aaa:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 8007aae:	683b      	ldr	r3, [r7, #0]
 8007ab0:	88db      	ldrh	r3, [r3, #6]
 8007ab2:	2b3f      	cmp	r3, #63	@ 0x3f
 8007ab4:	d803      	bhi.n	8007abe <USBD_CDC_Setup+0xa6>
 8007ab6:	683b      	ldr	r3, [r7, #0]
 8007ab8:	88db      	ldrh	r3, [r3, #6]
 8007aba:	b2da      	uxtb	r2, r3
 8007abc:	e000      	b.n	8007ac0 <USBD_CDC_Setup+0xa8>
 8007abe:	2240      	movs	r2, #64	@ 0x40
 8007ac0:	693b      	ldr	r3, [r7, #16]
 8007ac2:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 8007ac6:	6939      	ldr	r1, [r7, #16]
 8007ac8:	693b      	ldr	r3, [r7, #16]
 8007aca:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 8007ace:	461a      	mov	r2, r3
 8007ad0:	6878      	ldr	r0, [r7, #4]
 8007ad2:	f001 fdbc 	bl	800964e <USBD_CtlPrepareRx>
      break;
 8007ad6:	e076      	b.n	8007bc6 <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007ade:	687a      	ldr	r2, [r7, #4]
 8007ae0:	33b0      	adds	r3, #176	@ 0xb0
 8007ae2:	009b      	lsls	r3, r3, #2
 8007ae4:	4413      	add	r3, r2
 8007ae6:	685b      	ldr	r3, [r3, #4]
 8007ae8:	689b      	ldr	r3, [r3, #8]
 8007aea:	683a      	ldr	r2, [r7, #0]
 8007aec:	7850      	ldrb	r0, [r2, #1]
 8007aee:	2200      	movs	r2, #0
 8007af0:	6839      	ldr	r1, [r7, #0]
 8007af2:	4798      	blx	r3
      break;
 8007af4:	e067      	b.n	8007bc6 <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8007af6:	683b      	ldr	r3, [r7, #0]
 8007af8:	785b      	ldrb	r3, [r3, #1]
 8007afa:	2b0b      	cmp	r3, #11
 8007afc:	d851      	bhi.n	8007ba2 <USBD_CDC_Setup+0x18a>
 8007afe:	a201      	add	r2, pc, #4	@ (adr r2, 8007b04 <USBD_CDC_Setup+0xec>)
 8007b00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007b04:	08007b35 	.word	0x08007b35
 8007b08:	08007bb1 	.word	0x08007bb1
 8007b0c:	08007ba3 	.word	0x08007ba3
 8007b10:	08007ba3 	.word	0x08007ba3
 8007b14:	08007ba3 	.word	0x08007ba3
 8007b18:	08007ba3 	.word	0x08007ba3
 8007b1c:	08007ba3 	.word	0x08007ba3
 8007b20:	08007ba3 	.word	0x08007ba3
 8007b24:	08007ba3 	.word	0x08007ba3
 8007b28:	08007ba3 	.word	0x08007ba3
 8007b2c:	08007b5f 	.word	0x08007b5f
 8007b30:	08007b89 	.word	0x08007b89
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007b3a:	b2db      	uxtb	r3, r3
 8007b3c:	2b03      	cmp	r3, #3
 8007b3e:	d107      	bne.n	8007b50 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8007b40:	f107 030a 	add.w	r3, r7, #10
 8007b44:	2202      	movs	r2, #2
 8007b46:	4619      	mov	r1, r3
 8007b48:	6878      	ldr	r0, [r7, #4]
 8007b4a:	f001 fd51 	bl	80095f0 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8007b4e:	e032      	b.n	8007bb6 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8007b50:	6839      	ldr	r1, [r7, #0]
 8007b52:	6878      	ldr	r0, [r7, #4]
 8007b54:	f001 fccf 	bl	80094f6 <USBD_CtlError>
            ret = USBD_FAIL;
 8007b58:	2303      	movs	r3, #3
 8007b5a:	75fb      	strb	r3, [r7, #23]
          break;
 8007b5c:	e02b      	b.n	8007bb6 <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007b64:	b2db      	uxtb	r3, r3
 8007b66:	2b03      	cmp	r3, #3
 8007b68:	d107      	bne.n	8007b7a <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8007b6a:	f107 030d 	add.w	r3, r7, #13
 8007b6e:	2201      	movs	r2, #1
 8007b70:	4619      	mov	r1, r3
 8007b72:	6878      	ldr	r0, [r7, #4]
 8007b74:	f001 fd3c 	bl	80095f0 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8007b78:	e01d      	b.n	8007bb6 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8007b7a:	6839      	ldr	r1, [r7, #0]
 8007b7c:	6878      	ldr	r0, [r7, #4]
 8007b7e:	f001 fcba 	bl	80094f6 <USBD_CtlError>
            ret = USBD_FAIL;
 8007b82:	2303      	movs	r3, #3
 8007b84:	75fb      	strb	r3, [r7, #23]
          break;
 8007b86:	e016      	b.n	8007bb6 <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007b8e:	b2db      	uxtb	r3, r3
 8007b90:	2b03      	cmp	r3, #3
 8007b92:	d00f      	beq.n	8007bb4 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 8007b94:	6839      	ldr	r1, [r7, #0]
 8007b96:	6878      	ldr	r0, [r7, #4]
 8007b98:	f001 fcad 	bl	80094f6 <USBD_CtlError>
            ret = USBD_FAIL;
 8007b9c:	2303      	movs	r3, #3
 8007b9e:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8007ba0:	e008      	b.n	8007bb4 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8007ba2:	6839      	ldr	r1, [r7, #0]
 8007ba4:	6878      	ldr	r0, [r7, #4]
 8007ba6:	f001 fca6 	bl	80094f6 <USBD_CtlError>
          ret = USBD_FAIL;
 8007baa:	2303      	movs	r3, #3
 8007bac:	75fb      	strb	r3, [r7, #23]
          break;
 8007bae:	e002      	b.n	8007bb6 <USBD_CDC_Setup+0x19e>
          break;
 8007bb0:	bf00      	nop
 8007bb2:	e008      	b.n	8007bc6 <USBD_CDC_Setup+0x1ae>
          break;
 8007bb4:	bf00      	nop
      }
      break;
 8007bb6:	e006      	b.n	8007bc6 <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 8007bb8:	6839      	ldr	r1, [r7, #0]
 8007bba:	6878      	ldr	r0, [r7, #4]
 8007bbc:	f001 fc9b 	bl	80094f6 <USBD_CtlError>
      ret = USBD_FAIL;
 8007bc0:	2303      	movs	r3, #3
 8007bc2:	75fb      	strb	r3, [r7, #23]
      break;
 8007bc4:	bf00      	nop
  }

  return (uint8_t)ret;
 8007bc6:	7dfb      	ldrb	r3, [r7, #23]
}
 8007bc8:	4618      	mov	r0, r3
 8007bca:	3718      	adds	r7, #24
 8007bcc:	46bd      	mov	sp, r7
 8007bce:	bd80      	pop	{r7, pc}

08007bd0 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8007bd0:	b580      	push	{r7, lr}
 8007bd2:	b084      	sub	sp, #16
 8007bd4:	af00      	add	r7, sp, #0
 8007bd6:	6078      	str	r0, [r7, #4]
 8007bd8:	460b      	mov	r3, r1
 8007bda:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8007be2:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	32b0      	adds	r2, #176	@ 0xb0
 8007bee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007bf2:	2b00      	cmp	r3, #0
 8007bf4:	d101      	bne.n	8007bfa <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 8007bf6:	2303      	movs	r3, #3
 8007bf8:	e065      	b.n	8007cc6 <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	32b0      	adds	r2, #176	@ 0xb0
 8007c04:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007c08:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8007c0a:	78fb      	ldrb	r3, [r7, #3]
 8007c0c:	f003 020f 	and.w	r2, r3, #15
 8007c10:	6879      	ldr	r1, [r7, #4]
 8007c12:	4613      	mov	r3, r2
 8007c14:	009b      	lsls	r3, r3, #2
 8007c16:	4413      	add	r3, r2
 8007c18:	009b      	lsls	r3, r3, #2
 8007c1a:	440b      	add	r3, r1
 8007c1c:	3314      	adds	r3, #20
 8007c1e:	681b      	ldr	r3, [r3, #0]
 8007c20:	2b00      	cmp	r3, #0
 8007c22:	d02f      	beq.n	8007c84 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 8007c24:	78fb      	ldrb	r3, [r7, #3]
 8007c26:	f003 020f 	and.w	r2, r3, #15
 8007c2a:	6879      	ldr	r1, [r7, #4]
 8007c2c:	4613      	mov	r3, r2
 8007c2e:	009b      	lsls	r3, r3, #2
 8007c30:	4413      	add	r3, r2
 8007c32:	009b      	lsls	r3, r3, #2
 8007c34:	440b      	add	r3, r1
 8007c36:	3314      	adds	r3, #20
 8007c38:	681a      	ldr	r2, [r3, #0]
 8007c3a:	78fb      	ldrb	r3, [r7, #3]
 8007c3c:	f003 010f 	and.w	r1, r3, #15
 8007c40:	68f8      	ldr	r0, [r7, #12]
 8007c42:	460b      	mov	r3, r1
 8007c44:	00db      	lsls	r3, r3, #3
 8007c46:	440b      	add	r3, r1
 8007c48:	009b      	lsls	r3, r3, #2
 8007c4a:	4403      	add	r3, r0
 8007c4c:	331c      	adds	r3, #28
 8007c4e:	681b      	ldr	r3, [r3, #0]
 8007c50:	fbb2 f1f3 	udiv	r1, r2, r3
 8007c54:	fb01 f303 	mul.w	r3, r1, r3
 8007c58:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8007c5a:	2b00      	cmp	r3, #0
 8007c5c:	d112      	bne.n	8007c84 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 8007c5e:	78fb      	ldrb	r3, [r7, #3]
 8007c60:	f003 020f 	and.w	r2, r3, #15
 8007c64:	6879      	ldr	r1, [r7, #4]
 8007c66:	4613      	mov	r3, r2
 8007c68:	009b      	lsls	r3, r3, #2
 8007c6a:	4413      	add	r3, r2
 8007c6c:	009b      	lsls	r3, r3, #2
 8007c6e:	440b      	add	r3, r1
 8007c70:	3314      	adds	r3, #20
 8007c72:	2200      	movs	r2, #0
 8007c74:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8007c76:	78f9      	ldrb	r1, [r7, #3]
 8007c78:	2300      	movs	r3, #0
 8007c7a:	2200      	movs	r2, #0
 8007c7c:	6878      	ldr	r0, [r7, #4]
 8007c7e:	f002 f9c0 	bl	800a002 <USBD_LL_Transmit>
 8007c82:	e01f      	b.n	8007cc4 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 8007c84:	68bb      	ldr	r3, [r7, #8]
 8007c86:	2200      	movs	r2, #0
 8007c88:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007c92:	687a      	ldr	r2, [r7, #4]
 8007c94:	33b0      	adds	r3, #176	@ 0xb0
 8007c96:	009b      	lsls	r3, r3, #2
 8007c98:	4413      	add	r3, r2
 8007c9a:	685b      	ldr	r3, [r3, #4]
 8007c9c:	691b      	ldr	r3, [r3, #16]
 8007c9e:	2b00      	cmp	r3, #0
 8007ca0:	d010      	beq.n	8007cc4 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007ca8:	687a      	ldr	r2, [r7, #4]
 8007caa:	33b0      	adds	r3, #176	@ 0xb0
 8007cac:	009b      	lsls	r3, r3, #2
 8007cae:	4413      	add	r3, r2
 8007cb0:	685b      	ldr	r3, [r3, #4]
 8007cb2:	691b      	ldr	r3, [r3, #16]
 8007cb4:	68ba      	ldr	r2, [r7, #8]
 8007cb6:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 8007cba:	68ba      	ldr	r2, [r7, #8]
 8007cbc:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 8007cc0:	78fa      	ldrb	r2, [r7, #3]
 8007cc2:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8007cc4:	2300      	movs	r3, #0
}
 8007cc6:	4618      	mov	r0, r3
 8007cc8:	3710      	adds	r7, #16
 8007cca:	46bd      	mov	sp, r7
 8007ccc:	bd80      	pop	{r7, pc}

08007cce <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8007cce:	b580      	push	{r7, lr}
 8007cd0:	b084      	sub	sp, #16
 8007cd2:	af00      	add	r7, sp, #0
 8007cd4:	6078      	str	r0, [r7, #4]
 8007cd6:	460b      	mov	r3, r1
 8007cd8:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	32b0      	adds	r2, #176	@ 0xb0
 8007ce4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007ce8:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	32b0      	adds	r2, #176	@ 0xb0
 8007cf4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007cf8:	2b00      	cmp	r3, #0
 8007cfa:	d101      	bne.n	8007d00 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 8007cfc:	2303      	movs	r3, #3
 8007cfe:	e01a      	b.n	8007d36 <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8007d00:	78fb      	ldrb	r3, [r7, #3]
 8007d02:	4619      	mov	r1, r3
 8007d04:	6878      	ldr	r0, [r7, #4]
 8007d06:	f002 f9be 	bl	800a086 <USBD_LL_GetRxDataSize>
 8007d0a:	4602      	mov	r2, r0
 8007d0c:	68fb      	ldr	r3, [r7, #12]
 8007d0e:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007d18:	687a      	ldr	r2, [r7, #4]
 8007d1a:	33b0      	adds	r3, #176	@ 0xb0
 8007d1c:	009b      	lsls	r3, r3, #2
 8007d1e:	4413      	add	r3, r2
 8007d20:	685b      	ldr	r3, [r3, #4]
 8007d22:	68db      	ldr	r3, [r3, #12]
 8007d24:	68fa      	ldr	r2, [r7, #12]
 8007d26:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 8007d2a:	68fa      	ldr	r2, [r7, #12]
 8007d2c:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 8007d30:	4611      	mov	r1, r2
 8007d32:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8007d34:	2300      	movs	r3, #0
}
 8007d36:	4618      	mov	r0, r3
 8007d38:	3710      	adds	r7, #16
 8007d3a:	46bd      	mov	sp, r7
 8007d3c:	bd80      	pop	{r7, pc}

08007d3e <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8007d3e:	b580      	push	{r7, lr}
 8007d40:	b084      	sub	sp, #16
 8007d42:	af00      	add	r7, sp, #0
 8007d44:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007d46:	687b      	ldr	r3, [r7, #4]
 8007d48:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007d4c:	687b      	ldr	r3, [r7, #4]
 8007d4e:	32b0      	adds	r2, #176	@ 0xb0
 8007d50:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007d54:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8007d56:	68fb      	ldr	r3, [r7, #12]
 8007d58:	2b00      	cmp	r3, #0
 8007d5a:	d101      	bne.n	8007d60 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8007d5c:	2303      	movs	r3, #3
 8007d5e:	e024      	b.n	8007daa <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007d66:	687a      	ldr	r2, [r7, #4]
 8007d68:	33b0      	adds	r3, #176	@ 0xb0
 8007d6a:	009b      	lsls	r3, r3, #2
 8007d6c:	4413      	add	r3, r2
 8007d6e:	685b      	ldr	r3, [r3, #4]
 8007d70:	2b00      	cmp	r3, #0
 8007d72:	d019      	beq.n	8007da8 <USBD_CDC_EP0_RxReady+0x6a>
 8007d74:	68fb      	ldr	r3, [r7, #12]
 8007d76:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 8007d7a:	2bff      	cmp	r3, #255	@ 0xff
 8007d7c:	d014      	beq.n	8007da8 <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007d84:	687a      	ldr	r2, [r7, #4]
 8007d86:	33b0      	adds	r3, #176	@ 0xb0
 8007d88:	009b      	lsls	r3, r3, #2
 8007d8a:	4413      	add	r3, r2
 8007d8c:	685b      	ldr	r3, [r3, #4]
 8007d8e:	689b      	ldr	r3, [r3, #8]
 8007d90:	68fa      	ldr	r2, [r7, #12]
 8007d92:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 8007d96:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 8007d98:	68fa      	ldr	r2, [r7, #12]
 8007d9a:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8007d9e:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8007da0:	68fb      	ldr	r3, [r7, #12]
 8007da2:	22ff      	movs	r2, #255	@ 0xff
 8007da4:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 8007da8:	2300      	movs	r3, #0
}
 8007daa:	4618      	mov	r0, r3
 8007dac:	3710      	adds	r7, #16
 8007dae:	46bd      	mov	sp, r7
 8007db0:	bd80      	pop	{r7, pc}
	...

08007db4 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8007db4:	b580      	push	{r7, lr}
 8007db6:	b086      	sub	sp, #24
 8007db8:	af00      	add	r7, sp, #0
 8007dba:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8007dbc:	2182      	movs	r1, #130	@ 0x82
 8007dbe:	4818      	ldr	r0, [pc, #96]	@ (8007e20 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8007dc0:	f000 fd62 	bl	8008888 <USBD_GetEpDesc>
 8007dc4:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8007dc6:	2101      	movs	r1, #1
 8007dc8:	4815      	ldr	r0, [pc, #84]	@ (8007e20 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8007dca:	f000 fd5d 	bl	8008888 <USBD_GetEpDesc>
 8007dce:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8007dd0:	2181      	movs	r1, #129	@ 0x81
 8007dd2:	4813      	ldr	r0, [pc, #76]	@ (8007e20 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8007dd4:	f000 fd58 	bl	8008888 <USBD_GetEpDesc>
 8007dd8:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8007dda:	697b      	ldr	r3, [r7, #20]
 8007ddc:	2b00      	cmp	r3, #0
 8007dde:	d002      	beq.n	8007de6 <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8007de0:	697b      	ldr	r3, [r7, #20]
 8007de2:	2210      	movs	r2, #16
 8007de4:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8007de6:	693b      	ldr	r3, [r7, #16]
 8007de8:	2b00      	cmp	r3, #0
 8007dea:	d006      	beq.n	8007dfa <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8007dec:	693b      	ldr	r3, [r7, #16]
 8007dee:	2200      	movs	r2, #0
 8007df0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007df4:	711a      	strb	r2, [r3, #4]
 8007df6:	2200      	movs	r2, #0
 8007df8:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8007dfa:	68fb      	ldr	r3, [r7, #12]
 8007dfc:	2b00      	cmp	r3, #0
 8007dfe:	d006      	beq.n	8007e0e <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8007e00:	68fb      	ldr	r3, [r7, #12]
 8007e02:	2200      	movs	r2, #0
 8007e04:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007e08:	711a      	strb	r2, [r3, #4]
 8007e0a:	2200      	movs	r2, #0
 8007e0c:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	2243      	movs	r2, #67	@ 0x43
 8007e12:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8007e14:	4b02      	ldr	r3, [pc, #8]	@ (8007e20 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 8007e16:	4618      	mov	r0, r3
 8007e18:	3718      	adds	r7, #24
 8007e1a:	46bd      	mov	sp, r7
 8007e1c:	bd80      	pop	{r7, pc}
 8007e1e:	bf00      	nop
 8007e20:	20000050 	.word	0x20000050

08007e24 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8007e24:	b580      	push	{r7, lr}
 8007e26:	b086      	sub	sp, #24
 8007e28:	af00      	add	r7, sp, #0
 8007e2a:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8007e2c:	2182      	movs	r1, #130	@ 0x82
 8007e2e:	4818      	ldr	r0, [pc, #96]	@ (8007e90 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8007e30:	f000 fd2a 	bl	8008888 <USBD_GetEpDesc>
 8007e34:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8007e36:	2101      	movs	r1, #1
 8007e38:	4815      	ldr	r0, [pc, #84]	@ (8007e90 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8007e3a:	f000 fd25 	bl	8008888 <USBD_GetEpDesc>
 8007e3e:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8007e40:	2181      	movs	r1, #129	@ 0x81
 8007e42:	4813      	ldr	r0, [pc, #76]	@ (8007e90 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8007e44:	f000 fd20 	bl	8008888 <USBD_GetEpDesc>
 8007e48:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8007e4a:	697b      	ldr	r3, [r7, #20]
 8007e4c:	2b00      	cmp	r3, #0
 8007e4e:	d002      	beq.n	8007e56 <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 8007e50:	697b      	ldr	r3, [r7, #20]
 8007e52:	2210      	movs	r2, #16
 8007e54:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8007e56:	693b      	ldr	r3, [r7, #16]
 8007e58:	2b00      	cmp	r3, #0
 8007e5a:	d006      	beq.n	8007e6a <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8007e5c:	693b      	ldr	r3, [r7, #16]
 8007e5e:	2200      	movs	r2, #0
 8007e60:	711a      	strb	r2, [r3, #4]
 8007e62:	2200      	movs	r2, #0
 8007e64:	f042 0202 	orr.w	r2, r2, #2
 8007e68:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8007e6a:	68fb      	ldr	r3, [r7, #12]
 8007e6c:	2b00      	cmp	r3, #0
 8007e6e:	d006      	beq.n	8007e7e <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8007e70:	68fb      	ldr	r3, [r7, #12]
 8007e72:	2200      	movs	r2, #0
 8007e74:	711a      	strb	r2, [r3, #4]
 8007e76:	2200      	movs	r2, #0
 8007e78:	f042 0202 	orr.w	r2, r2, #2
 8007e7c:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	2243      	movs	r2, #67	@ 0x43
 8007e82:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8007e84:	4b02      	ldr	r3, [pc, #8]	@ (8007e90 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 8007e86:	4618      	mov	r0, r3
 8007e88:	3718      	adds	r7, #24
 8007e8a:	46bd      	mov	sp, r7
 8007e8c:	bd80      	pop	{r7, pc}
 8007e8e:	bf00      	nop
 8007e90:	20000050 	.word	0x20000050

08007e94 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8007e94:	b580      	push	{r7, lr}
 8007e96:	b086      	sub	sp, #24
 8007e98:	af00      	add	r7, sp, #0
 8007e9a:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8007e9c:	2182      	movs	r1, #130	@ 0x82
 8007e9e:	4818      	ldr	r0, [pc, #96]	@ (8007f00 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8007ea0:	f000 fcf2 	bl	8008888 <USBD_GetEpDesc>
 8007ea4:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8007ea6:	2101      	movs	r1, #1
 8007ea8:	4815      	ldr	r0, [pc, #84]	@ (8007f00 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8007eaa:	f000 fced 	bl	8008888 <USBD_GetEpDesc>
 8007eae:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8007eb0:	2181      	movs	r1, #129	@ 0x81
 8007eb2:	4813      	ldr	r0, [pc, #76]	@ (8007f00 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8007eb4:	f000 fce8 	bl	8008888 <USBD_GetEpDesc>
 8007eb8:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8007eba:	697b      	ldr	r3, [r7, #20]
 8007ebc:	2b00      	cmp	r3, #0
 8007ebe:	d002      	beq.n	8007ec6 <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8007ec0:	697b      	ldr	r3, [r7, #20]
 8007ec2:	2210      	movs	r2, #16
 8007ec4:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8007ec6:	693b      	ldr	r3, [r7, #16]
 8007ec8:	2b00      	cmp	r3, #0
 8007eca:	d006      	beq.n	8007eda <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8007ecc:	693b      	ldr	r3, [r7, #16]
 8007ece:	2200      	movs	r2, #0
 8007ed0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007ed4:	711a      	strb	r2, [r3, #4]
 8007ed6:	2200      	movs	r2, #0
 8007ed8:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8007eda:	68fb      	ldr	r3, [r7, #12]
 8007edc:	2b00      	cmp	r3, #0
 8007ede:	d006      	beq.n	8007eee <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8007ee0:	68fb      	ldr	r3, [r7, #12]
 8007ee2:	2200      	movs	r2, #0
 8007ee4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007ee8:	711a      	strb	r2, [r3, #4]
 8007eea:	2200      	movs	r2, #0
 8007eec:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8007eee:	687b      	ldr	r3, [r7, #4]
 8007ef0:	2243      	movs	r2, #67	@ 0x43
 8007ef2:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8007ef4:	4b02      	ldr	r3, [pc, #8]	@ (8007f00 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 8007ef6:	4618      	mov	r0, r3
 8007ef8:	3718      	adds	r7, #24
 8007efa:	46bd      	mov	sp, r7
 8007efc:	bd80      	pop	{r7, pc}
 8007efe:	bf00      	nop
 8007f00:	20000050 	.word	0x20000050

08007f04 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8007f04:	b480      	push	{r7}
 8007f06:	b083      	sub	sp, #12
 8007f08:	af00      	add	r7, sp, #0
 8007f0a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	220a      	movs	r2, #10
 8007f10:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8007f12:	4b03      	ldr	r3, [pc, #12]	@ (8007f20 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8007f14:	4618      	mov	r0, r3
 8007f16:	370c      	adds	r7, #12
 8007f18:	46bd      	mov	sp, r7
 8007f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f1e:	4770      	bx	lr
 8007f20:	2000000c 	.word	0x2000000c

08007f24 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8007f24:	b480      	push	{r7}
 8007f26:	b083      	sub	sp, #12
 8007f28:	af00      	add	r7, sp, #0
 8007f2a:	6078      	str	r0, [r7, #4]
 8007f2c:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8007f2e:	683b      	ldr	r3, [r7, #0]
 8007f30:	2b00      	cmp	r3, #0
 8007f32:	d101      	bne.n	8007f38 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8007f34:	2303      	movs	r3, #3
 8007f36:	e009      	b.n	8007f4c <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007f3e:	687a      	ldr	r2, [r7, #4]
 8007f40:	33b0      	adds	r3, #176	@ 0xb0
 8007f42:	009b      	lsls	r3, r3, #2
 8007f44:	4413      	add	r3, r2
 8007f46:	683a      	ldr	r2, [r7, #0]
 8007f48:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 8007f4a:	2300      	movs	r3, #0
}
 8007f4c:	4618      	mov	r0, r3
 8007f4e:	370c      	adds	r7, #12
 8007f50:	46bd      	mov	sp, r7
 8007f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f56:	4770      	bx	lr

08007f58 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8007f58:	b480      	push	{r7}
 8007f5a:	b087      	sub	sp, #28
 8007f5c:	af00      	add	r7, sp, #0
 8007f5e:	60f8      	str	r0, [r7, #12]
 8007f60:	60b9      	str	r1, [r7, #8]
 8007f62:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007f64:	68fb      	ldr	r3, [r7, #12]
 8007f66:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007f6a:	68fb      	ldr	r3, [r7, #12]
 8007f6c:	32b0      	adds	r2, #176	@ 0xb0
 8007f6e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007f72:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8007f74:	697b      	ldr	r3, [r7, #20]
 8007f76:	2b00      	cmp	r3, #0
 8007f78:	d101      	bne.n	8007f7e <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8007f7a:	2303      	movs	r3, #3
 8007f7c:	e008      	b.n	8007f90 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 8007f7e:	697b      	ldr	r3, [r7, #20]
 8007f80:	68ba      	ldr	r2, [r7, #8]
 8007f82:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 8007f86:	697b      	ldr	r3, [r7, #20]
 8007f88:	687a      	ldr	r2, [r7, #4]
 8007f8a:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 8007f8e:	2300      	movs	r3, #0
}
 8007f90:	4618      	mov	r0, r3
 8007f92:	371c      	adds	r7, #28
 8007f94:	46bd      	mov	sp, r7
 8007f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f9a:	4770      	bx	lr

08007f9c <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8007f9c:	b480      	push	{r7}
 8007f9e:	b085      	sub	sp, #20
 8007fa0:	af00      	add	r7, sp, #0
 8007fa2:	6078      	str	r0, [r7, #4]
 8007fa4:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007fa6:	687b      	ldr	r3, [r7, #4]
 8007fa8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007fac:	687b      	ldr	r3, [r7, #4]
 8007fae:	32b0      	adds	r2, #176	@ 0xb0
 8007fb0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007fb4:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8007fb6:	68fb      	ldr	r3, [r7, #12]
 8007fb8:	2b00      	cmp	r3, #0
 8007fba:	d101      	bne.n	8007fc0 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 8007fbc:	2303      	movs	r3, #3
 8007fbe:	e004      	b.n	8007fca <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 8007fc0:	68fb      	ldr	r3, [r7, #12]
 8007fc2:	683a      	ldr	r2, [r7, #0]
 8007fc4:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 8007fc8:	2300      	movs	r3, #0
}
 8007fca:	4618      	mov	r0, r3
 8007fcc:	3714      	adds	r7, #20
 8007fce:	46bd      	mov	sp, r7
 8007fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fd4:	4770      	bx	lr
	...

08007fd8 <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8007fd8:	b580      	push	{r7, lr}
 8007fda:	b084      	sub	sp, #16
 8007fdc:	af00      	add	r7, sp, #0
 8007fde:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007fe6:	687b      	ldr	r3, [r7, #4]
 8007fe8:	32b0      	adds	r2, #176	@ 0xb0
 8007fea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007fee:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 8007ff0:	2301      	movs	r3, #1
 8007ff2:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8007ff4:	68bb      	ldr	r3, [r7, #8]
 8007ff6:	2b00      	cmp	r3, #0
 8007ff8:	d101      	bne.n	8007ffe <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8007ffa:	2303      	movs	r3, #3
 8007ffc:	e025      	b.n	800804a <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 8007ffe:	68bb      	ldr	r3, [r7, #8]
 8008000:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8008004:	2b00      	cmp	r3, #0
 8008006:	d11f      	bne.n	8008048 <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 8008008:	68bb      	ldr	r3, [r7, #8]
 800800a:	2201      	movs	r2, #1
 800800c:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 8008010:	4b10      	ldr	r3, [pc, #64]	@ (8008054 <USBD_CDC_TransmitPacket+0x7c>)
 8008012:	781b      	ldrb	r3, [r3, #0]
 8008014:	f003 020f 	and.w	r2, r3, #15
 8008018:	68bb      	ldr	r3, [r7, #8]
 800801a:	f8d3 1210 	ldr.w	r1, [r3, #528]	@ 0x210
 800801e:	6878      	ldr	r0, [r7, #4]
 8008020:	4613      	mov	r3, r2
 8008022:	009b      	lsls	r3, r3, #2
 8008024:	4413      	add	r3, r2
 8008026:	009b      	lsls	r3, r3, #2
 8008028:	4403      	add	r3, r0
 800802a:	3314      	adds	r3, #20
 800802c:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 800802e:	4b09      	ldr	r3, [pc, #36]	@ (8008054 <USBD_CDC_TransmitPacket+0x7c>)
 8008030:	7819      	ldrb	r1, [r3, #0]
 8008032:	68bb      	ldr	r3, [r7, #8]
 8008034:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 8008038:	68bb      	ldr	r3, [r7, #8]
 800803a:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 800803e:	6878      	ldr	r0, [r7, #4]
 8008040:	f001 ffdf 	bl	800a002 <USBD_LL_Transmit>

    ret = USBD_OK;
 8008044:	2300      	movs	r3, #0
 8008046:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 8008048:	7bfb      	ldrb	r3, [r7, #15]
}
 800804a:	4618      	mov	r0, r3
 800804c:	3710      	adds	r7, #16
 800804e:	46bd      	mov	sp, r7
 8008050:	bd80      	pop	{r7, pc}
 8008052:	bf00      	nop
 8008054:	20000093 	.word	0x20000093

08008058 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8008058:	b580      	push	{r7, lr}
 800805a:	b084      	sub	sp, #16
 800805c:	af00      	add	r7, sp, #0
 800805e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	32b0      	adds	r2, #176	@ 0xb0
 800806a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800806e:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008076:	687b      	ldr	r3, [r7, #4]
 8008078:	32b0      	adds	r2, #176	@ 0xb0
 800807a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800807e:	2b00      	cmp	r3, #0
 8008080:	d101      	bne.n	8008086 <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 8008082:	2303      	movs	r3, #3
 8008084:	e018      	b.n	80080b8 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	7c1b      	ldrb	r3, [r3, #16]
 800808a:	2b00      	cmp	r3, #0
 800808c:	d10a      	bne.n	80080a4 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800808e:	4b0c      	ldr	r3, [pc, #48]	@ (80080c0 <USBD_CDC_ReceivePacket+0x68>)
 8008090:	7819      	ldrb	r1, [r3, #0]
 8008092:	68fb      	ldr	r3, [r7, #12]
 8008094:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8008098:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800809c:	6878      	ldr	r0, [r7, #4]
 800809e:	f001 ffd1 	bl	800a044 <USBD_LL_PrepareReceive>
 80080a2:	e008      	b.n	80080b6 <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80080a4:	4b06      	ldr	r3, [pc, #24]	@ (80080c0 <USBD_CDC_ReceivePacket+0x68>)
 80080a6:	7819      	ldrb	r1, [r3, #0]
 80080a8:	68fb      	ldr	r3, [r7, #12]
 80080aa:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80080ae:	2340      	movs	r3, #64	@ 0x40
 80080b0:	6878      	ldr	r0, [r7, #4]
 80080b2:	f001 ffc7 	bl	800a044 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 80080b6:	2300      	movs	r3, #0
}
 80080b8:	4618      	mov	r0, r3
 80080ba:	3710      	adds	r7, #16
 80080bc:	46bd      	mov	sp, r7
 80080be:	bd80      	pop	{r7, pc}
 80080c0:	20000094 	.word	0x20000094

080080c4 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 80080c4:	b580      	push	{r7, lr}
 80080c6:	b086      	sub	sp, #24
 80080c8:	af00      	add	r7, sp, #0
 80080ca:	60f8      	str	r0, [r7, #12]
 80080cc:	60b9      	str	r1, [r7, #8]
 80080ce:	4613      	mov	r3, r2
 80080d0:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 80080d2:	68fb      	ldr	r3, [r7, #12]
 80080d4:	2b00      	cmp	r3, #0
 80080d6:	d101      	bne.n	80080dc <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 80080d8:	2303      	movs	r3, #3
 80080da:	e01f      	b.n	800811c <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 80080dc:	68fb      	ldr	r3, [r7, #12]
 80080de:	2200      	movs	r2, #0
 80080e0:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 80080e4:	68fb      	ldr	r3, [r7, #12]
 80080e6:	2200      	movs	r2, #0
 80080e8:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 80080ec:	68fb      	ldr	r3, [r7, #12]
 80080ee:	2200      	movs	r2, #0
 80080f0:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 80080f4:	68bb      	ldr	r3, [r7, #8]
 80080f6:	2b00      	cmp	r3, #0
 80080f8:	d003      	beq.n	8008102 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 80080fa:	68fb      	ldr	r3, [r7, #12]
 80080fc:	68ba      	ldr	r2, [r7, #8]
 80080fe:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8008102:	68fb      	ldr	r3, [r7, #12]
 8008104:	2201      	movs	r2, #1
 8008106:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 800810a:	68fb      	ldr	r3, [r7, #12]
 800810c:	79fa      	ldrb	r2, [r7, #7]
 800810e:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8008110:	68f8      	ldr	r0, [r7, #12]
 8008112:	f001 fe41 	bl	8009d98 <USBD_LL_Init>
 8008116:	4603      	mov	r3, r0
 8008118:	75fb      	strb	r3, [r7, #23]

  return ret;
 800811a:	7dfb      	ldrb	r3, [r7, #23]
}
 800811c:	4618      	mov	r0, r3
 800811e:	3718      	adds	r7, #24
 8008120:	46bd      	mov	sp, r7
 8008122:	bd80      	pop	{r7, pc}

08008124 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8008124:	b580      	push	{r7, lr}
 8008126:	b084      	sub	sp, #16
 8008128:	af00      	add	r7, sp, #0
 800812a:	6078      	str	r0, [r7, #4]
 800812c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800812e:	2300      	movs	r3, #0
 8008130:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8008132:	683b      	ldr	r3, [r7, #0]
 8008134:	2b00      	cmp	r3, #0
 8008136:	d101      	bne.n	800813c <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8008138:	2303      	movs	r3, #3
 800813a:	e025      	b.n	8008188 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	683a      	ldr	r2, [r7, #0]
 8008140:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	32ae      	adds	r2, #174	@ 0xae
 800814e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008152:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008154:	2b00      	cmp	r3, #0
 8008156:	d00f      	beq.n	8008178 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800815e:	687b      	ldr	r3, [r7, #4]
 8008160:	32ae      	adds	r2, #174	@ 0xae
 8008162:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008166:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008168:	f107 020e 	add.w	r2, r7, #14
 800816c:	4610      	mov	r0, r2
 800816e:	4798      	blx	r3
 8008170:	4602      	mov	r2, r0
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800817e:	1c5a      	adds	r2, r3, #1
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 8008186:	2300      	movs	r3, #0
}
 8008188:	4618      	mov	r0, r3
 800818a:	3710      	adds	r7, #16
 800818c:	46bd      	mov	sp, r7
 800818e:	bd80      	pop	{r7, pc}

08008190 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8008190:	b580      	push	{r7, lr}
 8008192:	b082      	sub	sp, #8
 8008194:	af00      	add	r7, sp, #0
 8008196:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8008198:	6878      	ldr	r0, [r7, #4]
 800819a:	f001 fe49 	bl	8009e30 <USBD_LL_Start>
 800819e:	4603      	mov	r3, r0
}
 80081a0:	4618      	mov	r0, r3
 80081a2:	3708      	adds	r7, #8
 80081a4:	46bd      	mov	sp, r7
 80081a6:	bd80      	pop	{r7, pc}

080081a8 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 80081a8:	b480      	push	{r7}
 80081aa:	b083      	sub	sp, #12
 80081ac:	af00      	add	r7, sp, #0
 80081ae:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80081b0:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 80081b2:	4618      	mov	r0, r3
 80081b4:	370c      	adds	r7, #12
 80081b6:	46bd      	mov	sp, r7
 80081b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081bc:	4770      	bx	lr

080081be <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80081be:	b580      	push	{r7, lr}
 80081c0:	b084      	sub	sp, #16
 80081c2:	af00      	add	r7, sp, #0
 80081c4:	6078      	str	r0, [r7, #4]
 80081c6:	460b      	mov	r3, r1
 80081c8:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 80081ca:	2300      	movs	r3, #0
 80081cc:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80081d4:	2b00      	cmp	r3, #0
 80081d6:	d009      	beq.n	80081ec <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80081de:	681b      	ldr	r3, [r3, #0]
 80081e0:	78fa      	ldrb	r2, [r7, #3]
 80081e2:	4611      	mov	r1, r2
 80081e4:	6878      	ldr	r0, [r7, #4]
 80081e6:	4798      	blx	r3
 80081e8:	4603      	mov	r3, r0
 80081ea:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80081ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80081ee:	4618      	mov	r0, r3
 80081f0:	3710      	adds	r7, #16
 80081f2:	46bd      	mov	sp, r7
 80081f4:	bd80      	pop	{r7, pc}

080081f6 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80081f6:	b580      	push	{r7, lr}
 80081f8:	b084      	sub	sp, #16
 80081fa:	af00      	add	r7, sp, #0
 80081fc:	6078      	str	r0, [r7, #4]
 80081fe:	460b      	mov	r3, r1
 8008200:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8008202:	2300      	movs	r3, #0
 8008204:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800820c:	685b      	ldr	r3, [r3, #4]
 800820e:	78fa      	ldrb	r2, [r7, #3]
 8008210:	4611      	mov	r1, r2
 8008212:	6878      	ldr	r0, [r7, #4]
 8008214:	4798      	blx	r3
 8008216:	4603      	mov	r3, r0
 8008218:	2b00      	cmp	r3, #0
 800821a:	d001      	beq.n	8008220 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 800821c:	2303      	movs	r3, #3
 800821e:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8008220:	7bfb      	ldrb	r3, [r7, #15]
}
 8008222:	4618      	mov	r0, r3
 8008224:	3710      	adds	r7, #16
 8008226:	46bd      	mov	sp, r7
 8008228:	bd80      	pop	{r7, pc}

0800822a <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800822a:	b580      	push	{r7, lr}
 800822c:	b084      	sub	sp, #16
 800822e:	af00      	add	r7, sp, #0
 8008230:	6078      	str	r0, [r7, #4]
 8008232:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800823a:	6839      	ldr	r1, [r7, #0]
 800823c:	4618      	mov	r0, r3
 800823e:	f001 f920 	bl	8009482 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	2201      	movs	r2, #1
 8008246:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 8008250:	461a      	mov	r2, r3
 8008252:	687b      	ldr	r3, [r7, #4]
 8008254:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800825e:	f003 031f 	and.w	r3, r3, #31
 8008262:	2b02      	cmp	r3, #2
 8008264:	d01a      	beq.n	800829c <USBD_LL_SetupStage+0x72>
 8008266:	2b02      	cmp	r3, #2
 8008268:	d822      	bhi.n	80082b0 <USBD_LL_SetupStage+0x86>
 800826a:	2b00      	cmp	r3, #0
 800826c:	d002      	beq.n	8008274 <USBD_LL_SetupStage+0x4a>
 800826e:	2b01      	cmp	r3, #1
 8008270:	d00a      	beq.n	8008288 <USBD_LL_SetupStage+0x5e>
 8008272:	e01d      	b.n	80082b0 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800827a:	4619      	mov	r1, r3
 800827c:	6878      	ldr	r0, [r7, #4]
 800827e:	f000 fb75 	bl	800896c <USBD_StdDevReq>
 8008282:	4603      	mov	r3, r0
 8008284:	73fb      	strb	r3, [r7, #15]
      break;
 8008286:	e020      	b.n	80082ca <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800828e:	4619      	mov	r1, r3
 8008290:	6878      	ldr	r0, [r7, #4]
 8008292:	f000 fbdd 	bl	8008a50 <USBD_StdItfReq>
 8008296:	4603      	mov	r3, r0
 8008298:	73fb      	strb	r3, [r7, #15]
      break;
 800829a:	e016      	b.n	80082ca <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80082a2:	4619      	mov	r1, r3
 80082a4:	6878      	ldr	r0, [r7, #4]
 80082a6:	f000 fc3f 	bl	8008b28 <USBD_StdEPReq>
 80082aa:	4603      	mov	r3, r0
 80082ac:	73fb      	strb	r3, [r7, #15]
      break;
 80082ae:	e00c      	b.n	80082ca <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 80082b0:	687b      	ldr	r3, [r7, #4]
 80082b2:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 80082b6:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 80082ba:	b2db      	uxtb	r3, r3
 80082bc:	4619      	mov	r1, r3
 80082be:	6878      	ldr	r0, [r7, #4]
 80082c0:	f001 fe16 	bl	8009ef0 <USBD_LL_StallEP>
 80082c4:	4603      	mov	r3, r0
 80082c6:	73fb      	strb	r3, [r7, #15]
      break;
 80082c8:	bf00      	nop
  }

  return ret;
 80082ca:	7bfb      	ldrb	r3, [r7, #15]
}
 80082cc:	4618      	mov	r0, r3
 80082ce:	3710      	adds	r7, #16
 80082d0:	46bd      	mov	sp, r7
 80082d2:	bd80      	pop	{r7, pc}

080082d4 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 80082d4:	b580      	push	{r7, lr}
 80082d6:	b086      	sub	sp, #24
 80082d8:	af00      	add	r7, sp, #0
 80082da:	60f8      	str	r0, [r7, #12]
 80082dc:	460b      	mov	r3, r1
 80082de:	607a      	str	r2, [r7, #4]
 80082e0:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 80082e2:	2300      	movs	r3, #0
 80082e4:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 80082e6:	7afb      	ldrb	r3, [r7, #11]
 80082e8:	2b00      	cmp	r3, #0
 80082ea:	d177      	bne.n	80083dc <USBD_LL_DataOutStage+0x108>
  {
    pep = &pdev->ep_out[0];
 80082ec:	68fb      	ldr	r3, [r7, #12]
 80082ee:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 80082f2:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 80082f4:	68fb      	ldr	r3, [r7, #12]
 80082f6:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 80082fa:	2b03      	cmp	r3, #3
 80082fc:	f040 80a1 	bne.w	8008442 <USBD_LL_DataOutStage+0x16e>
    {
      if (pep->rem_length > pep->maxpacket)
 8008300:	693b      	ldr	r3, [r7, #16]
 8008302:	685b      	ldr	r3, [r3, #4]
 8008304:	693a      	ldr	r2, [r7, #16]
 8008306:	8992      	ldrh	r2, [r2, #12]
 8008308:	4293      	cmp	r3, r2
 800830a:	d91c      	bls.n	8008346 <USBD_LL_DataOutStage+0x72>
      {
        pep->rem_length -= pep->maxpacket;
 800830c:	693b      	ldr	r3, [r7, #16]
 800830e:	685b      	ldr	r3, [r3, #4]
 8008310:	693a      	ldr	r2, [r7, #16]
 8008312:	8992      	ldrh	r2, [r2, #12]
 8008314:	1a9a      	subs	r2, r3, r2
 8008316:	693b      	ldr	r3, [r7, #16]
 8008318:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 800831a:	693b      	ldr	r3, [r7, #16]
 800831c:	691b      	ldr	r3, [r3, #16]
 800831e:	693a      	ldr	r2, [r7, #16]
 8008320:	8992      	ldrh	r2, [r2, #12]
 8008322:	441a      	add	r2, r3
 8008324:	693b      	ldr	r3, [r7, #16]
 8008326:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueRx(pdev, pep->pbuffer, MAX(pep->rem_length, pep->maxpacket));
 8008328:	693b      	ldr	r3, [r7, #16]
 800832a:	6919      	ldr	r1, [r3, #16]
 800832c:	693b      	ldr	r3, [r7, #16]
 800832e:	899b      	ldrh	r3, [r3, #12]
 8008330:	461a      	mov	r2, r3
 8008332:	693b      	ldr	r3, [r7, #16]
 8008334:	685b      	ldr	r3, [r3, #4]
 8008336:	4293      	cmp	r3, r2
 8008338:	bf38      	it	cc
 800833a:	4613      	movcc	r3, r2
 800833c:	461a      	mov	r2, r3
 800833e:	68f8      	ldr	r0, [r7, #12]
 8008340:	f001 f9a6 	bl	8009690 <USBD_CtlContinueRx>
 8008344:	e07d      	b.n	8008442 <USBD_LL_DataOutStage+0x16e>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 8008346:	68fb      	ldr	r3, [r7, #12]
 8008348:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800834c:	f003 031f 	and.w	r3, r3, #31
 8008350:	2b02      	cmp	r3, #2
 8008352:	d014      	beq.n	800837e <USBD_LL_DataOutStage+0xaa>
 8008354:	2b02      	cmp	r3, #2
 8008356:	d81d      	bhi.n	8008394 <USBD_LL_DataOutStage+0xc0>
 8008358:	2b00      	cmp	r3, #0
 800835a:	d002      	beq.n	8008362 <USBD_LL_DataOutStage+0x8e>
 800835c:	2b01      	cmp	r3, #1
 800835e:	d003      	beq.n	8008368 <USBD_LL_DataOutStage+0x94>
 8008360:	e018      	b.n	8008394 <USBD_LL_DataOutStage+0xc0>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 8008362:	2300      	movs	r3, #0
 8008364:	75bb      	strb	r3, [r7, #22]
            break;
 8008366:	e018      	b.n	800839a <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 8008368:	68fb      	ldr	r3, [r7, #12]
 800836a:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800836e:	b2db      	uxtb	r3, r3
 8008370:	4619      	mov	r1, r3
 8008372:	68f8      	ldr	r0, [r7, #12]
 8008374:	f000 fa6e 	bl	8008854 <USBD_CoreFindIF>
 8008378:	4603      	mov	r3, r0
 800837a:	75bb      	strb	r3, [r7, #22]
            break;
 800837c:	e00d      	b.n	800839a <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 800837e:	68fb      	ldr	r3, [r7, #12]
 8008380:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8008384:	b2db      	uxtb	r3, r3
 8008386:	4619      	mov	r1, r3
 8008388:	68f8      	ldr	r0, [r7, #12]
 800838a:	f000 fa70 	bl	800886e <USBD_CoreFindEP>
 800838e:	4603      	mov	r3, r0
 8008390:	75bb      	strb	r3, [r7, #22]
            break;
 8008392:	e002      	b.n	800839a <USBD_LL_DataOutStage+0xc6>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 8008394:	2300      	movs	r3, #0
 8008396:	75bb      	strb	r3, [r7, #22]
            break;
 8008398:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 800839a:	7dbb      	ldrb	r3, [r7, #22]
 800839c:	2b00      	cmp	r3, #0
 800839e:	d119      	bne.n	80083d4 <USBD_LL_DataOutStage+0x100>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80083a0:	68fb      	ldr	r3, [r7, #12]
 80083a2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80083a6:	b2db      	uxtb	r3, r3
 80083a8:	2b03      	cmp	r3, #3
 80083aa:	d113      	bne.n	80083d4 <USBD_LL_DataOutStage+0x100>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 80083ac:	7dba      	ldrb	r2, [r7, #22]
 80083ae:	68fb      	ldr	r3, [r7, #12]
 80083b0:	32ae      	adds	r2, #174	@ 0xae
 80083b2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80083b6:	691b      	ldr	r3, [r3, #16]
 80083b8:	2b00      	cmp	r3, #0
 80083ba:	d00b      	beq.n	80083d4 <USBD_LL_DataOutStage+0x100>
            {
              pdev->classId = idx;
 80083bc:	7dba      	ldrb	r2, [r7, #22]
 80083be:	68fb      	ldr	r3, [r7, #12]
 80083c0:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 80083c4:	7dba      	ldrb	r2, [r7, #22]
 80083c6:	68fb      	ldr	r3, [r7, #12]
 80083c8:	32ae      	adds	r2, #174	@ 0xae
 80083ca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80083ce:	691b      	ldr	r3, [r3, #16]
 80083d0:	68f8      	ldr	r0, [r7, #12]
 80083d2:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 80083d4:	68f8      	ldr	r0, [r7, #12]
 80083d6:	f001 f96c 	bl	80096b2 <USBD_CtlSendStatus>
 80083da:	e032      	b.n	8008442 <USBD_LL_DataOutStage+0x16e>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 80083dc:	7afb      	ldrb	r3, [r7, #11]
 80083de:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80083e2:	b2db      	uxtb	r3, r3
 80083e4:	4619      	mov	r1, r3
 80083e6:	68f8      	ldr	r0, [r7, #12]
 80083e8:	f000 fa41 	bl	800886e <USBD_CoreFindEP>
 80083ec:	4603      	mov	r3, r0
 80083ee:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80083f0:	7dbb      	ldrb	r3, [r7, #22]
 80083f2:	2bff      	cmp	r3, #255	@ 0xff
 80083f4:	d025      	beq.n	8008442 <USBD_LL_DataOutStage+0x16e>
 80083f6:	7dbb      	ldrb	r3, [r7, #22]
 80083f8:	2b00      	cmp	r3, #0
 80083fa:	d122      	bne.n	8008442 <USBD_LL_DataOutStage+0x16e>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80083fc:	68fb      	ldr	r3, [r7, #12]
 80083fe:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008402:	b2db      	uxtb	r3, r3
 8008404:	2b03      	cmp	r3, #3
 8008406:	d117      	bne.n	8008438 <USBD_LL_DataOutStage+0x164>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 8008408:	7dba      	ldrb	r2, [r7, #22]
 800840a:	68fb      	ldr	r3, [r7, #12]
 800840c:	32ae      	adds	r2, #174	@ 0xae
 800840e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008412:	699b      	ldr	r3, [r3, #24]
 8008414:	2b00      	cmp	r3, #0
 8008416:	d00f      	beq.n	8008438 <USBD_LL_DataOutStage+0x164>
        {
          pdev->classId = idx;
 8008418:	7dba      	ldrb	r2, [r7, #22]
 800841a:	68fb      	ldr	r3, [r7, #12]
 800841c:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 8008420:	7dba      	ldrb	r2, [r7, #22]
 8008422:	68fb      	ldr	r3, [r7, #12]
 8008424:	32ae      	adds	r2, #174	@ 0xae
 8008426:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800842a:	699b      	ldr	r3, [r3, #24]
 800842c:	7afa      	ldrb	r2, [r7, #11]
 800842e:	4611      	mov	r1, r2
 8008430:	68f8      	ldr	r0, [r7, #12]
 8008432:	4798      	blx	r3
 8008434:	4603      	mov	r3, r0
 8008436:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 8008438:	7dfb      	ldrb	r3, [r7, #23]
 800843a:	2b00      	cmp	r3, #0
 800843c:	d001      	beq.n	8008442 <USBD_LL_DataOutStage+0x16e>
      {
        return ret;
 800843e:	7dfb      	ldrb	r3, [r7, #23]
 8008440:	e000      	b.n	8008444 <USBD_LL_DataOutStage+0x170>
      }
    }
  }

  return USBD_OK;
 8008442:	2300      	movs	r3, #0
}
 8008444:	4618      	mov	r0, r3
 8008446:	3718      	adds	r7, #24
 8008448:	46bd      	mov	sp, r7
 800844a:	bd80      	pop	{r7, pc}

0800844c <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800844c:	b580      	push	{r7, lr}
 800844e:	b086      	sub	sp, #24
 8008450:	af00      	add	r7, sp, #0
 8008452:	60f8      	str	r0, [r7, #12]
 8008454:	460b      	mov	r3, r1
 8008456:	607a      	str	r2, [r7, #4]
 8008458:	72fb      	strb	r3, [r7, #11]
  USBD_StatusTypeDef ret;
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 800845a:	7afb      	ldrb	r3, [r7, #11]
 800845c:	2b00      	cmp	r3, #0
 800845e:	d178      	bne.n	8008552 <USBD_LL_DataInStage+0x106>
  {
    pep = &pdev->ep_in[0];
 8008460:	68fb      	ldr	r3, [r7, #12]
 8008462:	3314      	adds	r3, #20
 8008464:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8008466:	68fb      	ldr	r3, [r7, #12]
 8008468:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800846c:	2b02      	cmp	r3, #2
 800846e:	d163      	bne.n	8008538 <USBD_LL_DataInStage+0xec>
    {
      if (pep->rem_length > pep->maxpacket)
 8008470:	693b      	ldr	r3, [r7, #16]
 8008472:	685b      	ldr	r3, [r3, #4]
 8008474:	693a      	ldr	r2, [r7, #16]
 8008476:	8992      	ldrh	r2, [r2, #12]
 8008478:	4293      	cmp	r3, r2
 800847a:	d91c      	bls.n	80084b6 <USBD_LL_DataInStage+0x6a>
      {
        pep->rem_length -= pep->maxpacket;
 800847c:	693b      	ldr	r3, [r7, #16]
 800847e:	685b      	ldr	r3, [r3, #4]
 8008480:	693a      	ldr	r2, [r7, #16]
 8008482:	8992      	ldrh	r2, [r2, #12]
 8008484:	1a9a      	subs	r2, r3, r2
 8008486:	693b      	ldr	r3, [r7, #16]
 8008488:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 800848a:	693b      	ldr	r3, [r7, #16]
 800848c:	691b      	ldr	r3, [r3, #16]
 800848e:	693a      	ldr	r2, [r7, #16]
 8008490:	8992      	ldrh	r2, [r2, #12]
 8008492:	441a      	add	r2, r3
 8008494:	693b      	ldr	r3, [r7, #16]
 8008496:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueSendData(pdev, pep->pbuffer, pep->rem_length);
 8008498:	693b      	ldr	r3, [r7, #16]
 800849a:	6919      	ldr	r1, [r3, #16]
 800849c:	693b      	ldr	r3, [r7, #16]
 800849e:	685b      	ldr	r3, [r3, #4]
 80084a0:	461a      	mov	r2, r3
 80084a2:	68f8      	ldr	r0, [r7, #12]
 80084a4:	f001 f8c2 	bl	800962c <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80084a8:	2300      	movs	r3, #0
 80084aa:	2200      	movs	r2, #0
 80084ac:	2100      	movs	r1, #0
 80084ae:	68f8      	ldr	r0, [r7, #12]
 80084b0:	f001 fdc8 	bl	800a044 <USBD_LL_PrepareReceive>
 80084b4:	e040      	b.n	8008538 <USBD_LL_DataInStage+0xec>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 80084b6:	693b      	ldr	r3, [r7, #16]
 80084b8:	899b      	ldrh	r3, [r3, #12]
 80084ba:	461a      	mov	r2, r3
 80084bc:	693b      	ldr	r3, [r7, #16]
 80084be:	685b      	ldr	r3, [r3, #4]
 80084c0:	429a      	cmp	r2, r3
 80084c2:	d11c      	bne.n	80084fe <USBD_LL_DataInStage+0xb2>
            (pep->total_length >= pep->maxpacket) &&
 80084c4:	693b      	ldr	r3, [r7, #16]
 80084c6:	681b      	ldr	r3, [r3, #0]
 80084c8:	693a      	ldr	r2, [r7, #16]
 80084ca:	8992      	ldrh	r2, [r2, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 80084cc:	4293      	cmp	r3, r2
 80084ce:	d316      	bcc.n	80084fe <USBD_LL_DataInStage+0xb2>
            (pep->total_length < pdev->ep0_data_len))
 80084d0:	693b      	ldr	r3, [r7, #16]
 80084d2:	681a      	ldr	r2, [r3, #0]
 80084d4:	68fb      	ldr	r3, [r7, #12]
 80084d6:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 80084da:	429a      	cmp	r2, r3
 80084dc:	d20f      	bcs.n	80084fe <USBD_LL_DataInStage+0xb2>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 80084de:	2200      	movs	r2, #0
 80084e0:	2100      	movs	r1, #0
 80084e2:	68f8      	ldr	r0, [r7, #12]
 80084e4:	f001 f8a2 	bl	800962c <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 80084e8:	68fb      	ldr	r3, [r7, #12]
 80084ea:	2200      	movs	r2, #0
 80084ec:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80084f0:	2300      	movs	r3, #0
 80084f2:	2200      	movs	r2, #0
 80084f4:	2100      	movs	r1, #0
 80084f6:	68f8      	ldr	r0, [r7, #12]
 80084f8:	f001 fda4 	bl	800a044 <USBD_LL_PrepareReceive>
 80084fc:	e01c      	b.n	8008538 <USBD_LL_DataInStage+0xec>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80084fe:	68fb      	ldr	r3, [r7, #12]
 8008500:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008504:	b2db      	uxtb	r3, r3
 8008506:	2b03      	cmp	r3, #3
 8008508:	d10f      	bne.n	800852a <USBD_LL_DataInStage+0xde>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 800850a:	68fb      	ldr	r3, [r7, #12]
 800850c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008510:	68db      	ldr	r3, [r3, #12]
 8008512:	2b00      	cmp	r3, #0
 8008514:	d009      	beq.n	800852a <USBD_LL_DataInStage+0xde>
            {
              pdev->classId = 0U;
 8008516:	68fb      	ldr	r3, [r7, #12]
 8008518:	2200      	movs	r2, #0
 800851a:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 800851e:	68fb      	ldr	r3, [r7, #12]
 8008520:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008524:	68db      	ldr	r3, [r3, #12]
 8008526:	68f8      	ldr	r0, [r7, #12]
 8008528:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800852a:	2180      	movs	r1, #128	@ 0x80
 800852c:	68f8      	ldr	r0, [r7, #12]
 800852e:	f001 fcdf 	bl	8009ef0 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8008532:	68f8      	ldr	r0, [r7, #12]
 8008534:	f001 f8d0 	bl	80096d8 <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 8008538:	68fb      	ldr	r3, [r7, #12]
 800853a:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 800853e:	2b00      	cmp	r3, #0
 8008540:	d03a      	beq.n	80085b8 <USBD_LL_DataInStage+0x16c>
    {
      (void)USBD_RunTestMode(pdev);
 8008542:	68f8      	ldr	r0, [r7, #12]
 8008544:	f7ff fe30 	bl	80081a8 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8008548:	68fb      	ldr	r3, [r7, #12]
 800854a:	2200      	movs	r2, #0
 800854c:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 8008550:	e032      	b.n	80085b8 <USBD_LL_DataInStage+0x16c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 8008552:	7afb      	ldrb	r3, [r7, #11]
 8008554:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8008558:	b2db      	uxtb	r3, r3
 800855a:	4619      	mov	r1, r3
 800855c:	68f8      	ldr	r0, [r7, #12]
 800855e:	f000 f986 	bl	800886e <USBD_CoreFindEP>
 8008562:	4603      	mov	r3, r0
 8008564:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8008566:	7dfb      	ldrb	r3, [r7, #23]
 8008568:	2bff      	cmp	r3, #255	@ 0xff
 800856a:	d025      	beq.n	80085b8 <USBD_LL_DataInStage+0x16c>
 800856c:	7dfb      	ldrb	r3, [r7, #23]
 800856e:	2b00      	cmp	r3, #0
 8008570:	d122      	bne.n	80085b8 <USBD_LL_DataInStage+0x16c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008572:	68fb      	ldr	r3, [r7, #12]
 8008574:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008578:	b2db      	uxtb	r3, r3
 800857a:	2b03      	cmp	r3, #3
 800857c:	d11c      	bne.n	80085b8 <USBD_LL_DataInStage+0x16c>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 800857e:	7dfa      	ldrb	r2, [r7, #23]
 8008580:	68fb      	ldr	r3, [r7, #12]
 8008582:	32ae      	adds	r2, #174	@ 0xae
 8008584:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008588:	695b      	ldr	r3, [r3, #20]
 800858a:	2b00      	cmp	r3, #0
 800858c:	d014      	beq.n	80085b8 <USBD_LL_DataInStage+0x16c>
        {
          pdev->classId = idx;
 800858e:	7dfa      	ldrb	r2, [r7, #23]
 8008590:	68fb      	ldr	r3, [r7, #12]
 8008592:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 8008596:	7dfa      	ldrb	r2, [r7, #23]
 8008598:	68fb      	ldr	r3, [r7, #12]
 800859a:	32ae      	adds	r2, #174	@ 0xae
 800859c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80085a0:	695b      	ldr	r3, [r3, #20]
 80085a2:	7afa      	ldrb	r2, [r7, #11]
 80085a4:	4611      	mov	r1, r2
 80085a6:	68f8      	ldr	r0, [r7, #12]
 80085a8:	4798      	blx	r3
 80085aa:	4603      	mov	r3, r0
 80085ac:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 80085ae:	7dbb      	ldrb	r3, [r7, #22]
 80085b0:	2b00      	cmp	r3, #0
 80085b2:	d001      	beq.n	80085b8 <USBD_LL_DataInStage+0x16c>
          {
            return ret;
 80085b4:	7dbb      	ldrb	r3, [r7, #22]
 80085b6:	e000      	b.n	80085ba <USBD_LL_DataInStage+0x16e>
        }
      }
    }
  }

  return USBD_OK;
 80085b8:	2300      	movs	r3, #0
}
 80085ba:	4618      	mov	r0, r3
 80085bc:	3718      	adds	r7, #24
 80085be:	46bd      	mov	sp, r7
 80085c0:	bd80      	pop	{r7, pc}

080085c2 <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 80085c2:	b580      	push	{r7, lr}
 80085c4:	b084      	sub	sp, #16
 80085c6:	af00      	add	r7, sp, #0
 80085c8:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 80085ca:	2300      	movs	r3, #0
 80085cc:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80085ce:	687b      	ldr	r3, [r7, #4]
 80085d0:	2201      	movs	r2, #1
 80085d2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 80085d6:	687b      	ldr	r3, [r7, #4]
 80085d8:	2200      	movs	r2, #0
 80085da:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 80085de:	687b      	ldr	r3, [r7, #4]
 80085e0:	2200      	movs	r2, #0
 80085e2:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	2200      	movs	r2, #0
 80085e8:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	2200      	movs	r2, #0
 80085f0:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80085fa:	2b00      	cmp	r3, #0
 80085fc:	d014      	beq.n	8008628 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008604:	685b      	ldr	r3, [r3, #4]
 8008606:	2b00      	cmp	r3, #0
 8008608:	d00e      	beq.n	8008628 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 800860a:	687b      	ldr	r3, [r7, #4]
 800860c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008610:	685b      	ldr	r3, [r3, #4]
 8008612:	687a      	ldr	r2, [r7, #4]
 8008614:	6852      	ldr	r2, [r2, #4]
 8008616:	b2d2      	uxtb	r2, r2
 8008618:	4611      	mov	r1, r2
 800861a:	6878      	ldr	r0, [r7, #4]
 800861c:	4798      	blx	r3
 800861e:	4603      	mov	r3, r0
 8008620:	2b00      	cmp	r3, #0
 8008622:	d001      	beq.n	8008628 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 8008624:	2303      	movs	r3, #3
 8008626:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8008628:	2340      	movs	r3, #64	@ 0x40
 800862a:	2200      	movs	r2, #0
 800862c:	2100      	movs	r1, #0
 800862e:	6878      	ldr	r0, [r7, #4]
 8008630:	f001 fc19 	bl	8009e66 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	2201      	movs	r2, #1
 8008638:	f883 2163 	strb.w	r2, [r3, #355]	@ 0x163

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800863c:	687b      	ldr	r3, [r7, #4]
 800863e:	2240      	movs	r2, #64	@ 0x40
 8008640:	f8a3 2160 	strh.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8008644:	2340      	movs	r3, #64	@ 0x40
 8008646:	2200      	movs	r2, #0
 8008648:	2180      	movs	r1, #128	@ 0x80
 800864a:	6878      	ldr	r0, [r7, #4]
 800864c:	f001 fc0b 	bl	8009e66 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	2201      	movs	r2, #1
 8008654:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8008658:	687b      	ldr	r3, [r7, #4]
 800865a:	2240      	movs	r2, #64	@ 0x40
 800865c:	841a      	strh	r2, [r3, #32]

  return ret;
 800865e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008660:	4618      	mov	r0, r3
 8008662:	3710      	adds	r7, #16
 8008664:	46bd      	mov	sp, r7
 8008666:	bd80      	pop	{r7, pc}

08008668 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8008668:	b480      	push	{r7}
 800866a:	b083      	sub	sp, #12
 800866c:	af00      	add	r7, sp, #0
 800866e:	6078      	str	r0, [r7, #4]
 8008670:	460b      	mov	r3, r1
 8008672:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	78fa      	ldrb	r2, [r7, #3]
 8008678:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800867a:	2300      	movs	r3, #0
}
 800867c:	4618      	mov	r0, r3
 800867e:	370c      	adds	r7, #12
 8008680:	46bd      	mov	sp, r7
 8008682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008686:	4770      	bx	lr

08008688 <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8008688:	b480      	push	{r7}
 800868a:	b083      	sub	sp, #12
 800868c:	af00      	add	r7, sp, #0
 800868e:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 8008690:	687b      	ldr	r3, [r7, #4]
 8008692:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008696:	b2db      	uxtb	r3, r3
 8008698:	2b04      	cmp	r3, #4
 800869a:	d006      	beq.n	80086aa <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80086a2:	b2da      	uxtb	r2, r3
 80086a4:	687b      	ldr	r3, [r7, #4]
 80086a6:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	2204      	movs	r2, #4
 80086ae:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 80086b2:	2300      	movs	r3, #0
}
 80086b4:	4618      	mov	r0, r3
 80086b6:	370c      	adds	r7, #12
 80086b8:	46bd      	mov	sp, r7
 80086ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086be:	4770      	bx	lr

080086c0 <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 80086c0:	b480      	push	{r7}
 80086c2:	b083      	sub	sp, #12
 80086c4:	af00      	add	r7, sp, #0
 80086c6:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 80086c8:	687b      	ldr	r3, [r7, #4]
 80086ca:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80086ce:	b2db      	uxtb	r3, r3
 80086d0:	2b04      	cmp	r3, #4
 80086d2:	d106      	bne.n	80086e2 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 80086d4:	687b      	ldr	r3, [r7, #4]
 80086d6:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 80086da:	b2da      	uxtb	r2, r3
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 80086e2:	2300      	movs	r3, #0
}
 80086e4:	4618      	mov	r0, r3
 80086e6:	370c      	adds	r7, #12
 80086e8:	46bd      	mov	sp, r7
 80086ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086ee:	4770      	bx	lr

080086f0 <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 80086f0:	b580      	push	{r7, lr}
 80086f2:	b082      	sub	sp, #8
 80086f4:	af00      	add	r7, sp, #0
 80086f6:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80086fe:	b2db      	uxtb	r3, r3
 8008700:	2b03      	cmp	r3, #3
 8008702:	d110      	bne.n	8008726 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800870a:	2b00      	cmp	r3, #0
 800870c:	d00b      	beq.n	8008726 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008714:	69db      	ldr	r3, [r3, #28]
 8008716:	2b00      	cmp	r3, #0
 8008718:	d005      	beq.n	8008726 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 800871a:	687b      	ldr	r3, [r7, #4]
 800871c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008720:	69db      	ldr	r3, [r3, #28]
 8008722:	6878      	ldr	r0, [r7, #4]
 8008724:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 8008726:	2300      	movs	r3, #0
}
 8008728:	4618      	mov	r0, r3
 800872a:	3708      	adds	r7, #8
 800872c:	46bd      	mov	sp, r7
 800872e:	bd80      	pop	{r7, pc}

08008730 <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8008730:	b580      	push	{r7, lr}
 8008732:	b082      	sub	sp, #8
 8008734:	af00      	add	r7, sp, #0
 8008736:	6078      	str	r0, [r7, #4]
 8008738:	460b      	mov	r3, r1
 800873a:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800873c:	687b      	ldr	r3, [r7, #4]
 800873e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008742:	687b      	ldr	r3, [r7, #4]
 8008744:	32ae      	adds	r2, #174	@ 0xae
 8008746:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800874a:	2b00      	cmp	r3, #0
 800874c:	d101      	bne.n	8008752 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 800874e:	2303      	movs	r3, #3
 8008750:	e01c      	b.n	800878c <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008758:	b2db      	uxtb	r3, r3
 800875a:	2b03      	cmp	r3, #3
 800875c:	d115      	bne.n	800878a <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 800875e:	687b      	ldr	r3, [r7, #4]
 8008760:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	32ae      	adds	r2, #174	@ 0xae
 8008768:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800876c:	6a1b      	ldr	r3, [r3, #32]
 800876e:	2b00      	cmp	r3, #0
 8008770:	d00b      	beq.n	800878a <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	32ae      	adds	r2, #174	@ 0xae
 800877c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008780:	6a1b      	ldr	r3, [r3, #32]
 8008782:	78fa      	ldrb	r2, [r7, #3]
 8008784:	4611      	mov	r1, r2
 8008786:	6878      	ldr	r0, [r7, #4]
 8008788:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800878a:	2300      	movs	r3, #0
}
 800878c:	4618      	mov	r0, r3
 800878e:	3708      	adds	r7, #8
 8008790:	46bd      	mov	sp, r7
 8008792:	bd80      	pop	{r7, pc}

08008794 <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8008794:	b580      	push	{r7, lr}
 8008796:	b082      	sub	sp, #8
 8008798:	af00      	add	r7, sp, #0
 800879a:	6078      	str	r0, [r7, #4]
 800879c:	460b      	mov	r3, r1
 800879e:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80087a6:	687b      	ldr	r3, [r7, #4]
 80087a8:	32ae      	adds	r2, #174	@ 0xae
 80087aa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80087ae:	2b00      	cmp	r3, #0
 80087b0:	d101      	bne.n	80087b6 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 80087b2:	2303      	movs	r3, #3
 80087b4:	e01c      	b.n	80087f0 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80087b6:	687b      	ldr	r3, [r7, #4]
 80087b8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80087bc:	b2db      	uxtb	r3, r3
 80087be:	2b03      	cmp	r3, #3
 80087c0:	d115      	bne.n	80087ee <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 80087c2:	687b      	ldr	r3, [r7, #4]
 80087c4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80087c8:	687b      	ldr	r3, [r7, #4]
 80087ca:	32ae      	adds	r2, #174	@ 0xae
 80087cc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80087d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80087d2:	2b00      	cmp	r3, #0
 80087d4:	d00b      	beq.n	80087ee <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 80087d6:	687b      	ldr	r3, [r7, #4]
 80087d8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80087dc:	687b      	ldr	r3, [r7, #4]
 80087de:	32ae      	adds	r2, #174	@ 0xae
 80087e0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80087e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80087e6:	78fa      	ldrb	r2, [r7, #3]
 80087e8:	4611      	mov	r1, r2
 80087ea:	6878      	ldr	r0, [r7, #4]
 80087ec:	4798      	blx	r3
    }
  }

  return USBD_OK;
 80087ee:	2300      	movs	r3, #0
}
 80087f0:	4618      	mov	r0, r3
 80087f2:	3708      	adds	r7, #8
 80087f4:	46bd      	mov	sp, r7
 80087f6:	bd80      	pop	{r7, pc}

080087f8 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 80087f8:	b480      	push	{r7}
 80087fa:	b083      	sub	sp, #12
 80087fc:	af00      	add	r7, sp, #0
 80087fe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8008800:	2300      	movs	r3, #0
}
 8008802:	4618      	mov	r0, r3
 8008804:	370c      	adds	r7, #12
 8008806:	46bd      	mov	sp, r7
 8008808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800880c:	4770      	bx	lr

0800880e <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800880e:	b580      	push	{r7, lr}
 8008810:	b084      	sub	sp, #16
 8008812:	af00      	add	r7, sp, #0
 8008814:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 8008816:	2300      	movs	r3, #0
 8008818:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800881a:	687b      	ldr	r3, [r7, #4]
 800881c:	2201      	movs	r2, #1
 800881e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8008822:	687b      	ldr	r3, [r7, #4]
 8008824:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008828:	2b00      	cmp	r3, #0
 800882a:	d00e      	beq.n	800884a <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008832:	685b      	ldr	r3, [r3, #4]
 8008834:	687a      	ldr	r2, [r7, #4]
 8008836:	6852      	ldr	r2, [r2, #4]
 8008838:	b2d2      	uxtb	r2, r2
 800883a:	4611      	mov	r1, r2
 800883c:	6878      	ldr	r0, [r7, #4]
 800883e:	4798      	blx	r3
 8008840:	4603      	mov	r3, r0
 8008842:	2b00      	cmp	r3, #0
 8008844:	d001      	beq.n	800884a <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 8008846:	2303      	movs	r3, #3
 8008848:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800884a:	7bfb      	ldrb	r3, [r7, #15]
}
 800884c:	4618      	mov	r0, r3
 800884e:	3710      	adds	r7, #16
 8008850:	46bd      	mov	sp, r7
 8008852:	bd80      	pop	{r7, pc}

08008854 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8008854:	b480      	push	{r7}
 8008856:	b083      	sub	sp, #12
 8008858:	af00      	add	r7, sp, #0
 800885a:	6078      	str	r0, [r7, #4]
 800885c:	460b      	mov	r3, r1
 800885e:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8008860:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8008862:	4618      	mov	r0, r3
 8008864:	370c      	adds	r7, #12
 8008866:	46bd      	mov	sp, r7
 8008868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800886c:	4770      	bx	lr

0800886e <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800886e:	b480      	push	{r7}
 8008870:	b083      	sub	sp, #12
 8008872:	af00      	add	r7, sp, #0
 8008874:	6078      	str	r0, [r7, #4]
 8008876:	460b      	mov	r3, r1
 8008878:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800887a:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800887c:	4618      	mov	r0, r3
 800887e:	370c      	adds	r7, #12
 8008880:	46bd      	mov	sp, r7
 8008882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008886:	4770      	bx	lr

08008888 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 8008888:	b580      	push	{r7, lr}
 800888a:	b086      	sub	sp, #24
 800888c:	af00      	add	r7, sp, #0
 800888e:	6078      	str	r0, [r7, #4]
 8008890:	460b      	mov	r3, r1
 8008892:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 8008898:	687b      	ldr	r3, [r7, #4]
 800889a:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 800889c:	2300      	movs	r3, #0
 800889e:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 80088a0:	68fb      	ldr	r3, [r7, #12]
 80088a2:	885b      	ldrh	r3, [r3, #2]
 80088a4:	b29b      	uxth	r3, r3
 80088a6:	68fa      	ldr	r2, [r7, #12]
 80088a8:	7812      	ldrb	r2, [r2, #0]
 80088aa:	4293      	cmp	r3, r2
 80088ac:	d91f      	bls.n	80088ee <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 80088ae:	68fb      	ldr	r3, [r7, #12]
 80088b0:	781b      	ldrb	r3, [r3, #0]
 80088b2:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 80088b4:	e013      	b.n	80088de <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 80088b6:	f107 030a 	add.w	r3, r7, #10
 80088ba:	4619      	mov	r1, r3
 80088bc:	6978      	ldr	r0, [r7, #20]
 80088be:	f000 f81b 	bl	80088f8 <USBD_GetNextDesc>
 80088c2:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 80088c4:	697b      	ldr	r3, [r7, #20]
 80088c6:	785b      	ldrb	r3, [r3, #1]
 80088c8:	2b05      	cmp	r3, #5
 80088ca:	d108      	bne.n	80088de <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 80088cc:	697b      	ldr	r3, [r7, #20]
 80088ce:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 80088d0:	693b      	ldr	r3, [r7, #16]
 80088d2:	789b      	ldrb	r3, [r3, #2]
 80088d4:	78fa      	ldrb	r2, [r7, #3]
 80088d6:	429a      	cmp	r2, r3
 80088d8:	d008      	beq.n	80088ec <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 80088da:	2300      	movs	r3, #0
 80088dc:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 80088de:	68fb      	ldr	r3, [r7, #12]
 80088e0:	885b      	ldrh	r3, [r3, #2]
 80088e2:	b29a      	uxth	r2, r3
 80088e4:	897b      	ldrh	r3, [r7, #10]
 80088e6:	429a      	cmp	r2, r3
 80088e8:	d8e5      	bhi.n	80088b6 <USBD_GetEpDesc+0x2e>
 80088ea:	e000      	b.n	80088ee <USBD_GetEpDesc+0x66>
          break;
 80088ec:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 80088ee:	693b      	ldr	r3, [r7, #16]
}
 80088f0:	4618      	mov	r0, r3
 80088f2:	3718      	adds	r7, #24
 80088f4:	46bd      	mov	sp, r7
 80088f6:	bd80      	pop	{r7, pc}

080088f8 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 80088f8:	b480      	push	{r7}
 80088fa:	b085      	sub	sp, #20
 80088fc:	af00      	add	r7, sp, #0
 80088fe:	6078      	str	r0, [r7, #4]
 8008900:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 8008902:	687b      	ldr	r3, [r7, #4]
 8008904:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 8008906:	683b      	ldr	r3, [r7, #0]
 8008908:	881b      	ldrh	r3, [r3, #0]
 800890a:	68fa      	ldr	r2, [r7, #12]
 800890c:	7812      	ldrb	r2, [r2, #0]
 800890e:	4413      	add	r3, r2
 8008910:	b29a      	uxth	r2, r3
 8008912:	683b      	ldr	r3, [r7, #0]
 8008914:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 8008916:	68fb      	ldr	r3, [r7, #12]
 8008918:	781b      	ldrb	r3, [r3, #0]
 800891a:	461a      	mov	r2, r3
 800891c:	687b      	ldr	r3, [r7, #4]
 800891e:	4413      	add	r3, r2
 8008920:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8008922:	68fb      	ldr	r3, [r7, #12]
}
 8008924:	4618      	mov	r0, r3
 8008926:	3714      	adds	r7, #20
 8008928:	46bd      	mov	sp, r7
 800892a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800892e:	4770      	bx	lr

08008930 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8008930:	b480      	push	{r7}
 8008932:	b087      	sub	sp, #28
 8008934:	af00      	add	r7, sp, #0
 8008936:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800893c:	697b      	ldr	r3, [r7, #20]
 800893e:	781b      	ldrb	r3, [r3, #0]
 8008940:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8008942:	697b      	ldr	r3, [r7, #20]
 8008944:	3301      	adds	r3, #1
 8008946:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8008948:	697b      	ldr	r3, [r7, #20]
 800894a:	781b      	ldrb	r3, [r3, #0]
 800894c:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800894e:	8a3b      	ldrh	r3, [r7, #16]
 8008950:	021b      	lsls	r3, r3, #8
 8008952:	b21a      	sxth	r2, r3
 8008954:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8008958:	4313      	orrs	r3, r2
 800895a:	b21b      	sxth	r3, r3
 800895c:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800895e:	89fb      	ldrh	r3, [r7, #14]
}
 8008960:	4618      	mov	r0, r3
 8008962:	371c      	adds	r7, #28
 8008964:	46bd      	mov	sp, r7
 8008966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800896a:	4770      	bx	lr

0800896c <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800896c:	b580      	push	{r7, lr}
 800896e:	b084      	sub	sp, #16
 8008970:	af00      	add	r7, sp, #0
 8008972:	6078      	str	r0, [r7, #4]
 8008974:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8008976:	2300      	movs	r3, #0
 8008978:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800897a:	683b      	ldr	r3, [r7, #0]
 800897c:	781b      	ldrb	r3, [r3, #0]
 800897e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8008982:	2b40      	cmp	r3, #64	@ 0x40
 8008984:	d005      	beq.n	8008992 <USBD_StdDevReq+0x26>
 8008986:	2b40      	cmp	r3, #64	@ 0x40
 8008988:	d857      	bhi.n	8008a3a <USBD_StdDevReq+0xce>
 800898a:	2b00      	cmp	r3, #0
 800898c:	d00f      	beq.n	80089ae <USBD_StdDevReq+0x42>
 800898e:	2b20      	cmp	r3, #32
 8008990:	d153      	bne.n	8008a3a <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 8008992:	687b      	ldr	r3, [r7, #4]
 8008994:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008998:	687b      	ldr	r3, [r7, #4]
 800899a:	32ae      	adds	r2, #174	@ 0xae
 800899c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80089a0:	689b      	ldr	r3, [r3, #8]
 80089a2:	6839      	ldr	r1, [r7, #0]
 80089a4:	6878      	ldr	r0, [r7, #4]
 80089a6:	4798      	blx	r3
 80089a8:	4603      	mov	r3, r0
 80089aa:	73fb      	strb	r3, [r7, #15]
      break;
 80089ac:	e04a      	b.n	8008a44 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80089ae:	683b      	ldr	r3, [r7, #0]
 80089b0:	785b      	ldrb	r3, [r3, #1]
 80089b2:	2b09      	cmp	r3, #9
 80089b4:	d83b      	bhi.n	8008a2e <USBD_StdDevReq+0xc2>
 80089b6:	a201      	add	r2, pc, #4	@ (adr r2, 80089bc <USBD_StdDevReq+0x50>)
 80089b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80089bc:	08008a11 	.word	0x08008a11
 80089c0:	08008a25 	.word	0x08008a25
 80089c4:	08008a2f 	.word	0x08008a2f
 80089c8:	08008a1b 	.word	0x08008a1b
 80089cc:	08008a2f 	.word	0x08008a2f
 80089d0:	080089ef 	.word	0x080089ef
 80089d4:	080089e5 	.word	0x080089e5
 80089d8:	08008a2f 	.word	0x08008a2f
 80089dc:	08008a07 	.word	0x08008a07
 80089e0:	080089f9 	.word	0x080089f9
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 80089e4:	6839      	ldr	r1, [r7, #0]
 80089e6:	6878      	ldr	r0, [r7, #4]
 80089e8:	f000 fa3e 	bl	8008e68 <USBD_GetDescriptor>
          break;
 80089ec:	e024      	b.n	8008a38 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 80089ee:	6839      	ldr	r1, [r7, #0]
 80089f0:	6878      	ldr	r0, [r7, #4]
 80089f2:	f000 fba3 	bl	800913c <USBD_SetAddress>
          break;
 80089f6:	e01f      	b.n	8008a38 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 80089f8:	6839      	ldr	r1, [r7, #0]
 80089fa:	6878      	ldr	r0, [r7, #4]
 80089fc:	f000 fbe2 	bl	80091c4 <USBD_SetConfig>
 8008a00:	4603      	mov	r3, r0
 8008a02:	73fb      	strb	r3, [r7, #15]
          break;
 8008a04:	e018      	b.n	8008a38 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8008a06:	6839      	ldr	r1, [r7, #0]
 8008a08:	6878      	ldr	r0, [r7, #4]
 8008a0a:	f000 fc85 	bl	8009318 <USBD_GetConfig>
          break;
 8008a0e:	e013      	b.n	8008a38 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8008a10:	6839      	ldr	r1, [r7, #0]
 8008a12:	6878      	ldr	r0, [r7, #4]
 8008a14:	f000 fcb6 	bl	8009384 <USBD_GetStatus>
          break;
 8008a18:	e00e      	b.n	8008a38 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8008a1a:	6839      	ldr	r1, [r7, #0]
 8008a1c:	6878      	ldr	r0, [r7, #4]
 8008a1e:	f000 fce5 	bl	80093ec <USBD_SetFeature>
          break;
 8008a22:	e009      	b.n	8008a38 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8008a24:	6839      	ldr	r1, [r7, #0]
 8008a26:	6878      	ldr	r0, [r7, #4]
 8008a28:	f000 fd09 	bl	800943e <USBD_ClrFeature>
          break;
 8008a2c:	e004      	b.n	8008a38 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 8008a2e:	6839      	ldr	r1, [r7, #0]
 8008a30:	6878      	ldr	r0, [r7, #4]
 8008a32:	f000 fd60 	bl	80094f6 <USBD_CtlError>
          break;
 8008a36:	bf00      	nop
      }
      break;
 8008a38:	e004      	b.n	8008a44 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 8008a3a:	6839      	ldr	r1, [r7, #0]
 8008a3c:	6878      	ldr	r0, [r7, #4]
 8008a3e:	f000 fd5a 	bl	80094f6 <USBD_CtlError>
      break;
 8008a42:	bf00      	nop
  }

  return ret;
 8008a44:	7bfb      	ldrb	r3, [r7, #15]
}
 8008a46:	4618      	mov	r0, r3
 8008a48:	3710      	adds	r7, #16
 8008a4a:	46bd      	mov	sp, r7
 8008a4c:	bd80      	pop	{r7, pc}
 8008a4e:	bf00      	nop

08008a50 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008a50:	b580      	push	{r7, lr}
 8008a52:	b084      	sub	sp, #16
 8008a54:	af00      	add	r7, sp, #0
 8008a56:	6078      	str	r0, [r7, #4]
 8008a58:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8008a5a:	2300      	movs	r3, #0
 8008a5c:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008a5e:	683b      	ldr	r3, [r7, #0]
 8008a60:	781b      	ldrb	r3, [r3, #0]
 8008a62:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8008a66:	2b40      	cmp	r3, #64	@ 0x40
 8008a68:	d005      	beq.n	8008a76 <USBD_StdItfReq+0x26>
 8008a6a:	2b40      	cmp	r3, #64	@ 0x40
 8008a6c:	d852      	bhi.n	8008b14 <USBD_StdItfReq+0xc4>
 8008a6e:	2b00      	cmp	r3, #0
 8008a70:	d001      	beq.n	8008a76 <USBD_StdItfReq+0x26>
 8008a72:	2b20      	cmp	r3, #32
 8008a74:	d14e      	bne.n	8008b14 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8008a76:	687b      	ldr	r3, [r7, #4]
 8008a78:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008a7c:	b2db      	uxtb	r3, r3
 8008a7e:	3b01      	subs	r3, #1
 8008a80:	2b02      	cmp	r3, #2
 8008a82:	d840      	bhi.n	8008b06 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8008a84:	683b      	ldr	r3, [r7, #0]
 8008a86:	889b      	ldrh	r3, [r3, #4]
 8008a88:	b2db      	uxtb	r3, r3
 8008a8a:	2b01      	cmp	r3, #1
 8008a8c:	d836      	bhi.n	8008afc <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 8008a8e:	683b      	ldr	r3, [r7, #0]
 8008a90:	889b      	ldrh	r3, [r3, #4]
 8008a92:	b2db      	uxtb	r3, r3
 8008a94:	4619      	mov	r1, r3
 8008a96:	6878      	ldr	r0, [r7, #4]
 8008a98:	f7ff fedc 	bl	8008854 <USBD_CoreFindIF>
 8008a9c:	4603      	mov	r3, r0
 8008a9e:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8008aa0:	7bbb      	ldrb	r3, [r7, #14]
 8008aa2:	2bff      	cmp	r3, #255	@ 0xff
 8008aa4:	d01d      	beq.n	8008ae2 <USBD_StdItfReq+0x92>
 8008aa6:	7bbb      	ldrb	r3, [r7, #14]
 8008aa8:	2b00      	cmp	r3, #0
 8008aaa:	d11a      	bne.n	8008ae2 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 8008aac:	7bba      	ldrb	r2, [r7, #14]
 8008aae:	687b      	ldr	r3, [r7, #4]
 8008ab0:	32ae      	adds	r2, #174	@ 0xae
 8008ab2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008ab6:	689b      	ldr	r3, [r3, #8]
 8008ab8:	2b00      	cmp	r3, #0
 8008aba:	d00f      	beq.n	8008adc <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 8008abc:	7bba      	ldrb	r2, [r7, #14]
 8008abe:	687b      	ldr	r3, [r7, #4]
 8008ac0:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8008ac4:	7bba      	ldrb	r2, [r7, #14]
 8008ac6:	687b      	ldr	r3, [r7, #4]
 8008ac8:	32ae      	adds	r2, #174	@ 0xae
 8008aca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008ace:	689b      	ldr	r3, [r3, #8]
 8008ad0:	6839      	ldr	r1, [r7, #0]
 8008ad2:	6878      	ldr	r0, [r7, #4]
 8008ad4:	4798      	blx	r3
 8008ad6:	4603      	mov	r3, r0
 8008ad8:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8008ada:	e004      	b.n	8008ae6 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 8008adc:	2303      	movs	r3, #3
 8008ade:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8008ae0:	e001      	b.n	8008ae6 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 8008ae2:	2303      	movs	r3, #3
 8008ae4:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8008ae6:	683b      	ldr	r3, [r7, #0]
 8008ae8:	88db      	ldrh	r3, [r3, #6]
 8008aea:	2b00      	cmp	r3, #0
 8008aec:	d110      	bne.n	8008b10 <USBD_StdItfReq+0xc0>
 8008aee:	7bfb      	ldrb	r3, [r7, #15]
 8008af0:	2b00      	cmp	r3, #0
 8008af2:	d10d      	bne.n	8008b10 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 8008af4:	6878      	ldr	r0, [r7, #4]
 8008af6:	f000 fddc 	bl	80096b2 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8008afa:	e009      	b.n	8008b10 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 8008afc:	6839      	ldr	r1, [r7, #0]
 8008afe:	6878      	ldr	r0, [r7, #4]
 8008b00:	f000 fcf9 	bl	80094f6 <USBD_CtlError>
          break;
 8008b04:	e004      	b.n	8008b10 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 8008b06:	6839      	ldr	r1, [r7, #0]
 8008b08:	6878      	ldr	r0, [r7, #4]
 8008b0a:	f000 fcf4 	bl	80094f6 <USBD_CtlError>
          break;
 8008b0e:	e000      	b.n	8008b12 <USBD_StdItfReq+0xc2>
          break;
 8008b10:	bf00      	nop
      }
      break;
 8008b12:	e004      	b.n	8008b1e <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 8008b14:	6839      	ldr	r1, [r7, #0]
 8008b16:	6878      	ldr	r0, [r7, #4]
 8008b18:	f000 fced 	bl	80094f6 <USBD_CtlError>
      break;
 8008b1c:	bf00      	nop
  }

  return ret;
 8008b1e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008b20:	4618      	mov	r0, r3
 8008b22:	3710      	adds	r7, #16
 8008b24:	46bd      	mov	sp, r7
 8008b26:	bd80      	pop	{r7, pc}

08008b28 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008b28:	b580      	push	{r7, lr}
 8008b2a:	b084      	sub	sp, #16
 8008b2c:	af00      	add	r7, sp, #0
 8008b2e:	6078      	str	r0, [r7, #4]
 8008b30:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 8008b32:	2300      	movs	r3, #0
 8008b34:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 8008b36:	683b      	ldr	r3, [r7, #0]
 8008b38:	889b      	ldrh	r3, [r3, #4]
 8008b3a:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008b3c:	683b      	ldr	r3, [r7, #0]
 8008b3e:	781b      	ldrb	r3, [r3, #0]
 8008b40:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8008b44:	2b40      	cmp	r3, #64	@ 0x40
 8008b46:	d007      	beq.n	8008b58 <USBD_StdEPReq+0x30>
 8008b48:	2b40      	cmp	r3, #64	@ 0x40
 8008b4a:	f200 8181 	bhi.w	8008e50 <USBD_StdEPReq+0x328>
 8008b4e:	2b00      	cmp	r3, #0
 8008b50:	d02a      	beq.n	8008ba8 <USBD_StdEPReq+0x80>
 8008b52:	2b20      	cmp	r3, #32
 8008b54:	f040 817c 	bne.w	8008e50 <USBD_StdEPReq+0x328>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8008b58:	7bbb      	ldrb	r3, [r7, #14]
 8008b5a:	4619      	mov	r1, r3
 8008b5c:	6878      	ldr	r0, [r7, #4]
 8008b5e:	f7ff fe86 	bl	800886e <USBD_CoreFindEP>
 8008b62:	4603      	mov	r3, r0
 8008b64:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8008b66:	7b7b      	ldrb	r3, [r7, #13]
 8008b68:	2bff      	cmp	r3, #255	@ 0xff
 8008b6a:	f000 8176 	beq.w	8008e5a <USBD_StdEPReq+0x332>
 8008b6e:	7b7b      	ldrb	r3, [r7, #13]
 8008b70:	2b00      	cmp	r3, #0
 8008b72:	f040 8172 	bne.w	8008e5a <USBD_StdEPReq+0x332>
      {
        pdev->classId = idx;
 8008b76:	7b7a      	ldrb	r2, [r7, #13]
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 8008b7e:	7b7a      	ldrb	r2, [r7, #13]
 8008b80:	687b      	ldr	r3, [r7, #4]
 8008b82:	32ae      	adds	r2, #174	@ 0xae
 8008b84:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008b88:	689b      	ldr	r3, [r3, #8]
 8008b8a:	2b00      	cmp	r3, #0
 8008b8c:	f000 8165 	beq.w	8008e5a <USBD_StdEPReq+0x332>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 8008b90:	7b7a      	ldrb	r2, [r7, #13]
 8008b92:	687b      	ldr	r3, [r7, #4]
 8008b94:	32ae      	adds	r2, #174	@ 0xae
 8008b96:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008b9a:	689b      	ldr	r3, [r3, #8]
 8008b9c:	6839      	ldr	r1, [r7, #0]
 8008b9e:	6878      	ldr	r0, [r7, #4]
 8008ba0:	4798      	blx	r3
 8008ba2:	4603      	mov	r3, r0
 8008ba4:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8008ba6:	e158      	b.n	8008e5a <USBD_StdEPReq+0x332>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8008ba8:	683b      	ldr	r3, [r7, #0]
 8008baa:	785b      	ldrb	r3, [r3, #1]
 8008bac:	2b03      	cmp	r3, #3
 8008bae:	d008      	beq.n	8008bc2 <USBD_StdEPReq+0x9a>
 8008bb0:	2b03      	cmp	r3, #3
 8008bb2:	f300 8147 	bgt.w	8008e44 <USBD_StdEPReq+0x31c>
 8008bb6:	2b00      	cmp	r3, #0
 8008bb8:	f000 809b 	beq.w	8008cf2 <USBD_StdEPReq+0x1ca>
 8008bbc:	2b01      	cmp	r3, #1
 8008bbe:	d03c      	beq.n	8008c3a <USBD_StdEPReq+0x112>
 8008bc0:	e140      	b.n	8008e44 <USBD_StdEPReq+0x31c>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008bc8:	b2db      	uxtb	r3, r3
 8008bca:	2b02      	cmp	r3, #2
 8008bcc:	d002      	beq.n	8008bd4 <USBD_StdEPReq+0xac>
 8008bce:	2b03      	cmp	r3, #3
 8008bd0:	d016      	beq.n	8008c00 <USBD_StdEPReq+0xd8>
 8008bd2:	e02c      	b.n	8008c2e <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008bd4:	7bbb      	ldrb	r3, [r7, #14]
 8008bd6:	2b00      	cmp	r3, #0
 8008bd8:	d00d      	beq.n	8008bf6 <USBD_StdEPReq+0xce>
 8008bda:	7bbb      	ldrb	r3, [r7, #14]
 8008bdc:	2b80      	cmp	r3, #128	@ 0x80
 8008bde:	d00a      	beq.n	8008bf6 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8008be0:	7bbb      	ldrb	r3, [r7, #14]
 8008be2:	4619      	mov	r1, r3
 8008be4:	6878      	ldr	r0, [r7, #4]
 8008be6:	f001 f983 	bl	8009ef0 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8008bea:	2180      	movs	r1, #128	@ 0x80
 8008bec:	6878      	ldr	r0, [r7, #4]
 8008bee:	f001 f97f 	bl	8009ef0 <USBD_LL_StallEP>
 8008bf2:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8008bf4:	e020      	b.n	8008c38 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 8008bf6:	6839      	ldr	r1, [r7, #0]
 8008bf8:	6878      	ldr	r0, [r7, #4]
 8008bfa:	f000 fc7c 	bl	80094f6 <USBD_CtlError>
              break;
 8008bfe:	e01b      	b.n	8008c38 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8008c00:	683b      	ldr	r3, [r7, #0]
 8008c02:	885b      	ldrh	r3, [r3, #2]
 8008c04:	2b00      	cmp	r3, #0
 8008c06:	d10e      	bne.n	8008c26 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8008c08:	7bbb      	ldrb	r3, [r7, #14]
 8008c0a:	2b00      	cmp	r3, #0
 8008c0c:	d00b      	beq.n	8008c26 <USBD_StdEPReq+0xfe>
 8008c0e:	7bbb      	ldrb	r3, [r7, #14]
 8008c10:	2b80      	cmp	r3, #128	@ 0x80
 8008c12:	d008      	beq.n	8008c26 <USBD_StdEPReq+0xfe>
 8008c14:	683b      	ldr	r3, [r7, #0]
 8008c16:	88db      	ldrh	r3, [r3, #6]
 8008c18:	2b00      	cmp	r3, #0
 8008c1a:	d104      	bne.n	8008c26 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8008c1c:	7bbb      	ldrb	r3, [r7, #14]
 8008c1e:	4619      	mov	r1, r3
 8008c20:	6878      	ldr	r0, [r7, #4]
 8008c22:	f001 f965 	bl	8009ef0 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8008c26:	6878      	ldr	r0, [r7, #4]
 8008c28:	f000 fd43 	bl	80096b2 <USBD_CtlSendStatus>

              break;
 8008c2c:	e004      	b.n	8008c38 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 8008c2e:	6839      	ldr	r1, [r7, #0]
 8008c30:	6878      	ldr	r0, [r7, #4]
 8008c32:	f000 fc60 	bl	80094f6 <USBD_CtlError>
              break;
 8008c36:	bf00      	nop
          }
          break;
 8008c38:	e109      	b.n	8008e4e <USBD_StdEPReq+0x326>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008c40:	b2db      	uxtb	r3, r3
 8008c42:	2b02      	cmp	r3, #2
 8008c44:	d002      	beq.n	8008c4c <USBD_StdEPReq+0x124>
 8008c46:	2b03      	cmp	r3, #3
 8008c48:	d016      	beq.n	8008c78 <USBD_StdEPReq+0x150>
 8008c4a:	e04b      	b.n	8008ce4 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008c4c:	7bbb      	ldrb	r3, [r7, #14]
 8008c4e:	2b00      	cmp	r3, #0
 8008c50:	d00d      	beq.n	8008c6e <USBD_StdEPReq+0x146>
 8008c52:	7bbb      	ldrb	r3, [r7, #14]
 8008c54:	2b80      	cmp	r3, #128	@ 0x80
 8008c56:	d00a      	beq.n	8008c6e <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8008c58:	7bbb      	ldrb	r3, [r7, #14]
 8008c5a:	4619      	mov	r1, r3
 8008c5c:	6878      	ldr	r0, [r7, #4]
 8008c5e:	f001 f947 	bl	8009ef0 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8008c62:	2180      	movs	r1, #128	@ 0x80
 8008c64:	6878      	ldr	r0, [r7, #4]
 8008c66:	f001 f943 	bl	8009ef0 <USBD_LL_StallEP>
 8008c6a:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8008c6c:	e040      	b.n	8008cf0 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 8008c6e:	6839      	ldr	r1, [r7, #0]
 8008c70:	6878      	ldr	r0, [r7, #4]
 8008c72:	f000 fc40 	bl	80094f6 <USBD_CtlError>
              break;
 8008c76:	e03b      	b.n	8008cf0 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8008c78:	683b      	ldr	r3, [r7, #0]
 8008c7a:	885b      	ldrh	r3, [r3, #2]
 8008c7c:	2b00      	cmp	r3, #0
 8008c7e:	d136      	bne.n	8008cee <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8008c80:	7bbb      	ldrb	r3, [r7, #14]
 8008c82:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008c86:	2b00      	cmp	r3, #0
 8008c88:	d004      	beq.n	8008c94 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8008c8a:	7bbb      	ldrb	r3, [r7, #14]
 8008c8c:	4619      	mov	r1, r3
 8008c8e:	6878      	ldr	r0, [r7, #4]
 8008c90:	f001 f94d 	bl	8009f2e <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8008c94:	6878      	ldr	r0, [r7, #4]
 8008c96:	f000 fd0c 	bl	80096b2 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 8008c9a:	7bbb      	ldrb	r3, [r7, #14]
 8008c9c:	4619      	mov	r1, r3
 8008c9e:	6878      	ldr	r0, [r7, #4]
 8008ca0:	f7ff fde5 	bl	800886e <USBD_CoreFindEP>
 8008ca4:	4603      	mov	r3, r0
 8008ca6:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8008ca8:	7b7b      	ldrb	r3, [r7, #13]
 8008caa:	2bff      	cmp	r3, #255	@ 0xff
 8008cac:	d01f      	beq.n	8008cee <USBD_StdEPReq+0x1c6>
 8008cae:	7b7b      	ldrb	r3, [r7, #13]
 8008cb0:	2b00      	cmp	r3, #0
 8008cb2:	d11c      	bne.n	8008cee <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 8008cb4:	7b7a      	ldrb	r2, [r7, #13]
 8008cb6:	687b      	ldr	r3, [r7, #4]
 8008cb8:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 8008cbc:	7b7a      	ldrb	r2, [r7, #13]
 8008cbe:	687b      	ldr	r3, [r7, #4]
 8008cc0:	32ae      	adds	r2, #174	@ 0xae
 8008cc2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008cc6:	689b      	ldr	r3, [r3, #8]
 8008cc8:	2b00      	cmp	r3, #0
 8008cca:	d010      	beq.n	8008cee <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8008ccc:	7b7a      	ldrb	r2, [r7, #13]
 8008cce:	687b      	ldr	r3, [r7, #4]
 8008cd0:	32ae      	adds	r2, #174	@ 0xae
 8008cd2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008cd6:	689b      	ldr	r3, [r3, #8]
 8008cd8:	6839      	ldr	r1, [r7, #0]
 8008cda:	6878      	ldr	r0, [r7, #4]
 8008cdc:	4798      	blx	r3
 8008cde:	4603      	mov	r3, r0
 8008ce0:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 8008ce2:	e004      	b.n	8008cee <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 8008ce4:	6839      	ldr	r1, [r7, #0]
 8008ce6:	6878      	ldr	r0, [r7, #4]
 8008ce8:	f000 fc05 	bl	80094f6 <USBD_CtlError>
              break;
 8008cec:	e000      	b.n	8008cf0 <USBD_StdEPReq+0x1c8>
              break;
 8008cee:	bf00      	nop
          }
          break;
 8008cf0:	e0ad      	b.n	8008e4e <USBD_StdEPReq+0x326>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8008cf2:	687b      	ldr	r3, [r7, #4]
 8008cf4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008cf8:	b2db      	uxtb	r3, r3
 8008cfa:	2b02      	cmp	r3, #2
 8008cfc:	d002      	beq.n	8008d04 <USBD_StdEPReq+0x1dc>
 8008cfe:	2b03      	cmp	r3, #3
 8008d00:	d033      	beq.n	8008d6a <USBD_StdEPReq+0x242>
 8008d02:	e099      	b.n	8008e38 <USBD_StdEPReq+0x310>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008d04:	7bbb      	ldrb	r3, [r7, #14]
 8008d06:	2b00      	cmp	r3, #0
 8008d08:	d007      	beq.n	8008d1a <USBD_StdEPReq+0x1f2>
 8008d0a:	7bbb      	ldrb	r3, [r7, #14]
 8008d0c:	2b80      	cmp	r3, #128	@ 0x80
 8008d0e:	d004      	beq.n	8008d1a <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 8008d10:	6839      	ldr	r1, [r7, #0]
 8008d12:	6878      	ldr	r0, [r7, #4]
 8008d14:	f000 fbef 	bl	80094f6 <USBD_CtlError>
                break;
 8008d18:	e093      	b.n	8008e42 <USBD_StdEPReq+0x31a>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008d1a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008d1e:	2b00      	cmp	r3, #0
 8008d20:	da0b      	bge.n	8008d3a <USBD_StdEPReq+0x212>
 8008d22:	7bbb      	ldrb	r3, [r7, #14]
 8008d24:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8008d28:	4613      	mov	r3, r2
 8008d2a:	009b      	lsls	r3, r3, #2
 8008d2c:	4413      	add	r3, r2
 8008d2e:	009b      	lsls	r3, r3, #2
 8008d30:	3310      	adds	r3, #16
 8008d32:	687a      	ldr	r2, [r7, #4]
 8008d34:	4413      	add	r3, r2
 8008d36:	3304      	adds	r3, #4
 8008d38:	e00b      	b.n	8008d52 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8008d3a:	7bbb      	ldrb	r3, [r7, #14]
 8008d3c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008d40:	4613      	mov	r3, r2
 8008d42:	009b      	lsls	r3, r3, #2
 8008d44:	4413      	add	r3, r2
 8008d46:	009b      	lsls	r3, r3, #2
 8008d48:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8008d4c:	687a      	ldr	r2, [r7, #4]
 8008d4e:	4413      	add	r3, r2
 8008d50:	3304      	adds	r3, #4
 8008d52:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8008d54:	68bb      	ldr	r3, [r7, #8]
 8008d56:	2200      	movs	r2, #0
 8008d58:	739a      	strb	r2, [r3, #14]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8008d5a:	68bb      	ldr	r3, [r7, #8]
 8008d5c:	330e      	adds	r3, #14
 8008d5e:	2202      	movs	r2, #2
 8008d60:	4619      	mov	r1, r3
 8008d62:	6878      	ldr	r0, [r7, #4]
 8008d64:	f000 fc44 	bl	80095f0 <USBD_CtlSendData>
              break;
 8008d68:	e06b      	b.n	8008e42 <USBD_StdEPReq+0x31a>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8008d6a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008d6e:	2b00      	cmp	r3, #0
 8008d70:	da11      	bge.n	8008d96 <USBD_StdEPReq+0x26e>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8008d72:	7bbb      	ldrb	r3, [r7, #14]
 8008d74:	f003 020f 	and.w	r2, r3, #15
 8008d78:	6879      	ldr	r1, [r7, #4]
 8008d7a:	4613      	mov	r3, r2
 8008d7c:	009b      	lsls	r3, r3, #2
 8008d7e:	4413      	add	r3, r2
 8008d80:	009b      	lsls	r3, r3, #2
 8008d82:	440b      	add	r3, r1
 8008d84:	3323      	adds	r3, #35	@ 0x23
 8008d86:	781b      	ldrb	r3, [r3, #0]
 8008d88:	2b00      	cmp	r3, #0
 8008d8a:	d117      	bne.n	8008dbc <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 8008d8c:	6839      	ldr	r1, [r7, #0]
 8008d8e:	6878      	ldr	r0, [r7, #4]
 8008d90:	f000 fbb1 	bl	80094f6 <USBD_CtlError>
                  break;
 8008d94:	e055      	b.n	8008e42 <USBD_StdEPReq+0x31a>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8008d96:	7bbb      	ldrb	r3, [r7, #14]
 8008d98:	f003 020f 	and.w	r2, r3, #15
 8008d9c:	6879      	ldr	r1, [r7, #4]
 8008d9e:	4613      	mov	r3, r2
 8008da0:	009b      	lsls	r3, r3, #2
 8008da2:	4413      	add	r3, r2
 8008da4:	009b      	lsls	r3, r3, #2
 8008da6:	440b      	add	r3, r1
 8008da8:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8008dac:	781b      	ldrb	r3, [r3, #0]
 8008dae:	2b00      	cmp	r3, #0
 8008db0:	d104      	bne.n	8008dbc <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 8008db2:	6839      	ldr	r1, [r7, #0]
 8008db4:	6878      	ldr	r0, [r7, #4]
 8008db6:	f000 fb9e 	bl	80094f6 <USBD_CtlError>
                  break;
 8008dba:	e042      	b.n	8008e42 <USBD_StdEPReq+0x31a>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008dbc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008dc0:	2b00      	cmp	r3, #0
 8008dc2:	da0b      	bge.n	8008ddc <USBD_StdEPReq+0x2b4>
 8008dc4:	7bbb      	ldrb	r3, [r7, #14]
 8008dc6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8008dca:	4613      	mov	r3, r2
 8008dcc:	009b      	lsls	r3, r3, #2
 8008dce:	4413      	add	r3, r2
 8008dd0:	009b      	lsls	r3, r3, #2
 8008dd2:	3310      	adds	r3, #16
 8008dd4:	687a      	ldr	r2, [r7, #4]
 8008dd6:	4413      	add	r3, r2
 8008dd8:	3304      	adds	r3, #4
 8008dda:	e00b      	b.n	8008df4 <USBD_StdEPReq+0x2cc>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8008ddc:	7bbb      	ldrb	r3, [r7, #14]
 8008dde:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008de2:	4613      	mov	r3, r2
 8008de4:	009b      	lsls	r3, r3, #2
 8008de6:	4413      	add	r3, r2
 8008de8:	009b      	lsls	r3, r3, #2
 8008dea:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8008dee:	687a      	ldr	r2, [r7, #4]
 8008df0:	4413      	add	r3, r2
 8008df2:	3304      	adds	r3, #4
 8008df4:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8008df6:	7bbb      	ldrb	r3, [r7, #14]
 8008df8:	2b00      	cmp	r3, #0
 8008dfa:	d002      	beq.n	8008e02 <USBD_StdEPReq+0x2da>
 8008dfc:	7bbb      	ldrb	r3, [r7, #14]
 8008dfe:	2b80      	cmp	r3, #128	@ 0x80
 8008e00:	d103      	bne.n	8008e0a <USBD_StdEPReq+0x2e2>
              {
                pep->status = 0x0000U;
 8008e02:	68bb      	ldr	r3, [r7, #8]
 8008e04:	2200      	movs	r2, #0
 8008e06:	739a      	strb	r2, [r3, #14]
 8008e08:	e00e      	b.n	8008e28 <USBD_StdEPReq+0x300>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8008e0a:	7bbb      	ldrb	r3, [r7, #14]
 8008e0c:	4619      	mov	r1, r3
 8008e0e:	6878      	ldr	r0, [r7, #4]
 8008e10:	f001 f8ac 	bl	8009f6c <USBD_LL_IsStallEP>
 8008e14:	4603      	mov	r3, r0
 8008e16:	2b00      	cmp	r3, #0
 8008e18:	d003      	beq.n	8008e22 <USBD_StdEPReq+0x2fa>
              {
                pep->status = 0x0001U;
 8008e1a:	68bb      	ldr	r3, [r7, #8]
 8008e1c:	2201      	movs	r2, #1
 8008e1e:	739a      	strb	r2, [r3, #14]
 8008e20:	e002      	b.n	8008e28 <USBD_StdEPReq+0x300>
              }
              else
              {
                pep->status = 0x0000U;
 8008e22:	68bb      	ldr	r3, [r7, #8]
 8008e24:	2200      	movs	r2, #0
 8008e26:	739a      	strb	r2, [r3, #14]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8008e28:	68bb      	ldr	r3, [r7, #8]
 8008e2a:	330e      	adds	r3, #14
 8008e2c:	2202      	movs	r2, #2
 8008e2e:	4619      	mov	r1, r3
 8008e30:	6878      	ldr	r0, [r7, #4]
 8008e32:	f000 fbdd 	bl	80095f0 <USBD_CtlSendData>
              break;
 8008e36:	e004      	b.n	8008e42 <USBD_StdEPReq+0x31a>

            default:
              USBD_CtlError(pdev, req);
 8008e38:	6839      	ldr	r1, [r7, #0]
 8008e3a:	6878      	ldr	r0, [r7, #4]
 8008e3c:	f000 fb5b 	bl	80094f6 <USBD_CtlError>
              break;
 8008e40:	bf00      	nop
          }
          break;
 8008e42:	e004      	b.n	8008e4e <USBD_StdEPReq+0x326>

        default:
          USBD_CtlError(pdev, req);
 8008e44:	6839      	ldr	r1, [r7, #0]
 8008e46:	6878      	ldr	r0, [r7, #4]
 8008e48:	f000 fb55 	bl	80094f6 <USBD_CtlError>
          break;
 8008e4c:	bf00      	nop
      }
      break;
 8008e4e:	e005      	b.n	8008e5c <USBD_StdEPReq+0x334>

    default:
      USBD_CtlError(pdev, req);
 8008e50:	6839      	ldr	r1, [r7, #0]
 8008e52:	6878      	ldr	r0, [r7, #4]
 8008e54:	f000 fb4f 	bl	80094f6 <USBD_CtlError>
      break;
 8008e58:	e000      	b.n	8008e5c <USBD_StdEPReq+0x334>
      break;
 8008e5a:	bf00      	nop
  }

  return ret;
 8008e5c:	7bfb      	ldrb	r3, [r7, #15]
}
 8008e5e:	4618      	mov	r0, r3
 8008e60:	3710      	adds	r7, #16
 8008e62:	46bd      	mov	sp, r7
 8008e64:	bd80      	pop	{r7, pc}
	...

08008e68 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008e68:	b580      	push	{r7, lr}
 8008e6a:	b084      	sub	sp, #16
 8008e6c:	af00      	add	r7, sp, #0
 8008e6e:	6078      	str	r0, [r7, #4]
 8008e70:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8008e72:	2300      	movs	r3, #0
 8008e74:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8008e76:	2300      	movs	r3, #0
 8008e78:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8008e7a:	2300      	movs	r3, #0
 8008e7c:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8008e7e:	683b      	ldr	r3, [r7, #0]
 8008e80:	885b      	ldrh	r3, [r3, #2]
 8008e82:	0a1b      	lsrs	r3, r3, #8
 8008e84:	b29b      	uxth	r3, r3
 8008e86:	3b01      	subs	r3, #1
 8008e88:	2b06      	cmp	r3, #6
 8008e8a:	f200 8128 	bhi.w	80090de <USBD_GetDescriptor+0x276>
 8008e8e:	a201      	add	r2, pc, #4	@ (adr r2, 8008e94 <USBD_GetDescriptor+0x2c>)
 8008e90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008e94:	08008eb1 	.word	0x08008eb1
 8008e98:	08008ec9 	.word	0x08008ec9
 8008e9c:	08008f09 	.word	0x08008f09
 8008ea0:	080090df 	.word	0x080090df
 8008ea4:	080090df 	.word	0x080090df
 8008ea8:	0800907f 	.word	0x0800907f
 8008eac:	080090ab 	.word	0x080090ab
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8008eb0:	687b      	ldr	r3, [r7, #4]
 8008eb2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008eb6:	681b      	ldr	r3, [r3, #0]
 8008eb8:	687a      	ldr	r2, [r7, #4]
 8008eba:	7c12      	ldrb	r2, [r2, #16]
 8008ebc:	f107 0108 	add.w	r1, r7, #8
 8008ec0:	4610      	mov	r0, r2
 8008ec2:	4798      	blx	r3
 8008ec4:	60f8      	str	r0, [r7, #12]
      break;
 8008ec6:	e112      	b.n	80090ee <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008ec8:	687b      	ldr	r3, [r7, #4]
 8008eca:	7c1b      	ldrb	r3, [r3, #16]
 8008ecc:	2b00      	cmp	r3, #0
 8008ece:	d10d      	bne.n	8008eec <USBD_GetDescriptor+0x84>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 8008ed0:	687b      	ldr	r3, [r7, #4]
 8008ed2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008ed6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008ed8:	f107 0208 	add.w	r2, r7, #8
 8008edc:	4610      	mov	r0, r2
 8008ede:	4798      	blx	r3
 8008ee0:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8008ee2:	68fb      	ldr	r3, [r7, #12]
 8008ee4:	3301      	adds	r3, #1
 8008ee6:	2202      	movs	r2, #2
 8008ee8:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8008eea:	e100      	b.n	80090ee <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 8008eec:	687b      	ldr	r3, [r7, #4]
 8008eee:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008ef2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008ef4:	f107 0208 	add.w	r2, r7, #8
 8008ef8:	4610      	mov	r0, r2
 8008efa:	4798      	blx	r3
 8008efc:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8008efe:	68fb      	ldr	r3, [r7, #12]
 8008f00:	3301      	adds	r3, #1
 8008f02:	2202      	movs	r2, #2
 8008f04:	701a      	strb	r2, [r3, #0]
      break;
 8008f06:	e0f2      	b.n	80090ee <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8008f08:	683b      	ldr	r3, [r7, #0]
 8008f0a:	885b      	ldrh	r3, [r3, #2]
 8008f0c:	b2db      	uxtb	r3, r3
 8008f0e:	2b05      	cmp	r3, #5
 8008f10:	f200 80ac 	bhi.w	800906c <USBD_GetDescriptor+0x204>
 8008f14:	a201      	add	r2, pc, #4	@ (adr r2, 8008f1c <USBD_GetDescriptor+0xb4>)
 8008f16:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008f1a:	bf00      	nop
 8008f1c:	08008f35 	.word	0x08008f35
 8008f20:	08008f69 	.word	0x08008f69
 8008f24:	08008f9d 	.word	0x08008f9d
 8008f28:	08008fd1 	.word	0x08008fd1
 8008f2c:	08009005 	.word	0x08009005
 8008f30:	08009039 	.word	0x08009039
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8008f34:	687b      	ldr	r3, [r7, #4]
 8008f36:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008f3a:	685b      	ldr	r3, [r3, #4]
 8008f3c:	2b00      	cmp	r3, #0
 8008f3e:	d00b      	beq.n	8008f58 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8008f40:	687b      	ldr	r3, [r7, #4]
 8008f42:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008f46:	685b      	ldr	r3, [r3, #4]
 8008f48:	687a      	ldr	r2, [r7, #4]
 8008f4a:	7c12      	ldrb	r2, [r2, #16]
 8008f4c:	f107 0108 	add.w	r1, r7, #8
 8008f50:	4610      	mov	r0, r2
 8008f52:	4798      	blx	r3
 8008f54:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008f56:	e091      	b.n	800907c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008f58:	6839      	ldr	r1, [r7, #0]
 8008f5a:	6878      	ldr	r0, [r7, #4]
 8008f5c:	f000 facb 	bl	80094f6 <USBD_CtlError>
            err++;
 8008f60:	7afb      	ldrb	r3, [r7, #11]
 8008f62:	3301      	adds	r3, #1
 8008f64:	72fb      	strb	r3, [r7, #11]
          break;
 8008f66:	e089      	b.n	800907c <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8008f68:	687b      	ldr	r3, [r7, #4]
 8008f6a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008f6e:	689b      	ldr	r3, [r3, #8]
 8008f70:	2b00      	cmp	r3, #0
 8008f72:	d00b      	beq.n	8008f8c <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8008f74:	687b      	ldr	r3, [r7, #4]
 8008f76:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008f7a:	689b      	ldr	r3, [r3, #8]
 8008f7c:	687a      	ldr	r2, [r7, #4]
 8008f7e:	7c12      	ldrb	r2, [r2, #16]
 8008f80:	f107 0108 	add.w	r1, r7, #8
 8008f84:	4610      	mov	r0, r2
 8008f86:	4798      	blx	r3
 8008f88:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008f8a:	e077      	b.n	800907c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008f8c:	6839      	ldr	r1, [r7, #0]
 8008f8e:	6878      	ldr	r0, [r7, #4]
 8008f90:	f000 fab1 	bl	80094f6 <USBD_CtlError>
            err++;
 8008f94:	7afb      	ldrb	r3, [r7, #11]
 8008f96:	3301      	adds	r3, #1
 8008f98:	72fb      	strb	r3, [r7, #11]
          break;
 8008f9a:	e06f      	b.n	800907c <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8008f9c:	687b      	ldr	r3, [r7, #4]
 8008f9e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008fa2:	68db      	ldr	r3, [r3, #12]
 8008fa4:	2b00      	cmp	r3, #0
 8008fa6:	d00b      	beq.n	8008fc0 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8008fa8:	687b      	ldr	r3, [r7, #4]
 8008faa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008fae:	68db      	ldr	r3, [r3, #12]
 8008fb0:	687a      	ldr	r2, [r7, #4]
 8008fb2:	7c12      	ldrb	r2, [r2, #16]
 8008fb4:	f107 0108 	add.w	r1, r7, #8
 8008fb8:	4610      	mov	r0, r2
 8008fba:	4798      	blx	r3
 8008fbc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008fbe:	e05d      	b.n	800907c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008fc0:	6839      	ldr	r1, [r7, #0]
 8008fc2:	6878      	ldr	r0, [r7, #4]
 8008fc4:	f000 fa97 	bl	80094f6 <USBD_CtlError>
            err++;
 8008fc8:	7afb      	ldrb	r3, [r7, #11]
 8008fca:	3301      	adds	r3, #1
 8008fcc:	72fb      	strb	r3, [r7, #11]
          break;
 8008fce:	e055      	b.n	800907c <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8008fd0:	687b      	ldr	r3, [r7, #4]
 8008fd2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008fd6:	691b      	ldr	r3, [r3, #16]
 8008fd8:	2b00      	cmp	r3, #0
 8008fda:	d00b      	beq.n	8008ff4 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8008fdc:	687b      	ldr	r3, [r7, #4]
 8008fde:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008fe2:	691b      	ldr	r3, [r3, #16]
 8008fe4:	687a      	ldr	r2, [r7, #4]
 8008fe6:	7c12      	ldrb	r2, [r2, #16]
 8008fe8:	f107 0108 	add.w	r1, r7, #8
 8008fec:	4610      	mov	r0, r2
 8008fee:	4798      	blx	r3
 8008ff0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008ff2:	e043      	b.n	800907c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008ff4:	6839      	ldr	r1, [r7, #0]
 8008ff6:	6878      	ldr	r0, [r7, #4]
 8008ff8:	f000 fa7d 	bl	80094f6 <USBD_CtlError>
            err++;
 8008ffc:	7afb      	ldrb	r3, [r7, #11]
 8008ffe:	3301      	adds	r3, #1
 8009000:	72fb      	strb	r3, [r7, #11]
          break;
 8009002:	e03b      	b.n	800907c <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8009004:	687b      	ldr	r3, [r7, #4]
 8009006:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800900a:	695b      	ldr	r3, [r3, #20]
 800900c:	2b00      	cmp	r3, #0
 800900e:	d00b      	beq.n	8009028 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8009010:	687b      	ldr	r3, [r7, #4]
 8009012:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009016:	695b      	ldr	r3, [r3, #20]
 8009018:	687a      	ldr	r2, [r7, #4]
 800901a:	7c12      	ldrb	r2, [r2, #16]
 800901c:	f107 0108 	add.w	r1, r7, #8
 8009020:	4610      	mov	r0, r2
 8009022:	4798      	blx	r3
 8009024:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009026:	e029      	b.n	800907c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009028:	6839      	ldr	r1, [r7, #0]
 800902a:	6878      	ldr	r0, [r7, #4]
 800902c:	f000 fa63 	bl	80094f6 <USBD_CtlError>
            err++;
 8009030:	7afb      	ldrb	r3, [r7, #11]
 8009032:	3301      	adds	r3, #1
 8009034:	72fb      	strb	r3, [r7, #11]
          break;
 8009036:	e021      	b.n	800907c <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8009038:	687b      	ldr	r3, [r7, #4]
 800903a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800903e:	699b      	ldr	r3, [r3, #24]
 8009040:	2b00      	cmp	r3, #0
 8009042:	d00b      	beq.n	800905c <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8009044:	687b      	ldr	r3, [r7, #4]
 8009046:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800904a:	699b      	ldr	r3, [r3, #24]
 800904c:	687a      	ldr	r2, [r7, #4]
 800904e:	7c12      	ldrb	r2, [r2, #16]
 8009050:	f107 0108 	add.w	r1, r7, #8
 8009054:	4610      	mov	r0, r2
 8009056:	4798      	blx	r3
 8009058:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800905a:	e00f      	b.n	800907c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800905c:	6839      	ldr	r1, [r7, #0]
 800905e:	6878      	ldr	r0, [r7, #4]
 8009060:	f000 fa49 	bl	80094f6 <USBD_CtlError>
            err++;
 8009064:	7afb      	ldrb	r3, [r7, #11]
 8009066:	3301      	adds	r3, #1
 8009068:	72fb      	strb	r3, [r7, #11]
          break;
 800906a:	e007      	b.n	800907c <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800906c:	6839      	ldr	r1, [r7, #0]
 800906e:	6878      	ldr	r0, [r7, #4]
 8009070:	f000 fa41 	bl	80094f6 <USBD_CtlError>
          err++;
 8009074:	7afb      	ldrb	r3, [r7, #11]
 8009076:	3301      	adds	r3, #1
 8009078:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800907a:	bf00      	nop
      }
      break;
 800907c:	e037      	b.n	80090ee <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800907e:	687b      	ldr	r3, [r7, #4]
 8009080:	7c1b      	ldrb	r3, [r3, #16]
 8009082:	2b00      	cmp	r3, #0
 8009084:	d109      	bne.n	800909a <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 8009086:	687b      	ldr	r3, [r7, #4]
 8009088:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800908c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800908e:	f107 0208 	add.w	r2, r7, #8
 8009092:	4610      	mov	r0, r2
 8009094:	4798      	blx	r3
 8009096:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8009098:	e029      	b.n	80090ee <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800909a:	6839      	ldr	r1, [r7, #0]
 800909c:	6878      	ldr	r0, [r7, #4]
 800909e:	f000 fa2a 	bl	80094f6 <USBD_CtlError>
        err++;
 80090a2:	7afb      	ldrb	r3, [r7, #11]
 80090a4:	3301      	adds	r3, #1
 80090a6:	72fb      	strb	r3, [r7, #11]
      break;
 80090a8:	e021      	b.n	80090ee <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80090aa:	687b      	ldr	r3, [r7, #4]
 80090ac:	7c1b      	ldrb	r3, [r3, #16]
 80090ae:	2b00      	cmp	r3, #0
 80090b0:	d10d      	bne.n	80090ce <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 80090b2:	687b      	ldr	r3, [r7, #4]
 80090b4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80090b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80090ba:	f107 0208 	add.w	r2, r7, #8
 80090be:	4610      	mov	r0, r2
 80090c0:	4798      	blx	r3
 80090c2:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 80090c4:	68fb      	ldr	r3, [r7, #12]
 80090c6:	3301      	adds	r3, #1
 80090c8:	2207      	movs	r2, #7
 80090ca:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80090cc:	e00f      	b.n	80090ee <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 80090ce:	6839      	ldr	r1, [r7, #0]
 80090d0:	6878      	ldr	r0, [r7, #4]
 80090d2:	f000 fa10 	bl	80094f6 <USBD_CtlError>
        err++;
 80090d6:	7afb      	ldrb	r3, [r7, #11]
 80090d8:	3301      	adds	r3, #1
 80090da:	72fb      	strb	r3, [r7, #11]
      break;
 80090dc:	e007      	b.n	80090ee <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 80090de:	6839      	ldr	r1, [r7, #0]
 80090e0:	6878      	ldr	r0, [r7, #4]
 80090e2:	f000 fa08 	bl	80094f6 <USBD_CtlError>
      err++;
 80090e6:	7afb      	ldrb	r3, [r7, #11]
 80090e8:	3301      	adds	r3, #1
 80090ea:	72fb      	strb	r3, [r7, #11]
      break;
 80090ec:	bf00      	nop
  }

  if (err != 0U)
 80090ee:	7afb      	ldrb	r3, [r7, #11]
 80090f0:	2b00      	cmp	r3, #0
 80090f2:	d11e      	bne.n	8009132 <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 80090f4:	683b      	ldr	r3, [r7, #0]
 80090f6:	88db      	ldrh	r3, [r3, #6]
 80090f8:	2b00      	cmp	r3, #0
 80090fa:	d016      	beq.n	800912a <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 80090fc:	893b      	ldrh	r3, [r7, #8]
 80090fe:	2b00      	cmp	r3, #0
 8009100:	d00e      	beq.n	8009120 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 8009102:	683b      	ldr	r3, [r7, #0]
 8009104:	88da      	ldrh	r2, [r3, #6]
 8009106:	893b      	ldrh	r3, [r7, #8]
 8009108:	4293      	cmp	r3, r2
 800910a:	bf28      	it	cs
 800910c:	4613      	movcs	r3, r2
 800910e:	b29b      	uxth	r3, r3
 8009110:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8009112:	893b      	ldrh	r3, [r7, #8]
 8009114:	461a      	mov	r2, r3
 8009116:	68f9      	ldr	r1, [r7, #12]
 8009118:	6878      	ldr	r0, [r7, #4]
 800911a:	f000 fa69 	bl	80095f0 <USBD_CtlSendData>
 800911e:	e009      	b.n	8009134 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8009120:	6839      	ldr	r1, [r7, #0]
 8009122:	6878      	ldr	r0, [r7, #4]
 8009124:	f000 f9e7 	bl	80094f6 <USBD_CtlError>
 8009128:	e004      	b.n	8009134 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800912a:	6878      	ldr	r0, [r7, #4]
 800912c:	f000 fac1 	bl	80096b2 <USBD_CtlSendStatus>
 8009130:	e000      	b.n	8009134 <USBD_GetDescriptor+0x2cc>
    return;
 8009132:	bf00      	nop
  }
}
 8009134:	3710      	adds	r7, #16
 8009136:	46bd      	mov	sp, r7
 8009138:	bd80      	pop	{r7, pc}
 800913a:	bf00      	nop

0800913c <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800913c:	b580      	push	{r7, lr}
 800913e:	b084      	sub	sp, #16
 8009140:	af00      	add	r7, sp, #0
 8009142:	6078      	str	r0, [r7, #4]
 8009144:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8009146:	683b      	ldr	r3, [r7, #0]
 8009148:	889b      	ldrh	r3, [r3, #4]
 800914a:	2b00      	cmp	r3, #0
 800914c:	d131      	bne.n	80091b2 <USBD_SetAddress+0x76>
 800914e:	683b      	ldr	r3, [r7, #0]
 8009150:	88db      	ldrh	r3, [r3, #6]
 8009152:	2b00      	cmp	r3, #0
 8009154:	d12d      	bne.n	80091b2 <USBD_SetAddress+0x76>
 8009156:	683b      	ldr	r3, [r7, #0]
 8009158:	885b      	ldrh	r3, [r3, #2]
 800915a:	2b7f      	cmp	r3, #127	@ 0x7f
 800915c:	d829      	bhi.n	80091b2 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800915e:	683b      	ldr	r3, [r7, #0]
 8009160:	885b      	ldrh	r3, [r3, #2]
 8009162:	b2db      	uxtb	r3, r3
 8009164:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009168:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800916a:	687b      	ldr	r3, [r7, #4]
 800916c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009170:	b2db      	uxtb	r3, r3
 8009172:	2b03      	cmp	r3, #3
 8009174:	d104      	bne.n	8009180 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 8009176:	6839      	ldr	r1, [r7, #0]
 8009178:	6878      	ldr	r0, [r7, #4]
 800917a:	f000 f9bc 	bl	80094f6 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800917e:	e01d      	b.n	80091bc <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8009180:	687b      	ldr	r3, [r7, #4]
 8009182:	7bfa      	ldrb	r2, [r7, #15]
 8009184:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8009188:	7bfb      	ldrb	r3, [r7, #15]
 800918a:	4619      	mov	r1, r3
 800918c:	6878      	ldr	r0, [r7, #4]
 800918e:	f000 ff19 	bl	8009fc4 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8009192:	6878      	ldr	r0, [r7, #4]
 8009194:	f000 fa8d 	bl	80096b2 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8009198:	7bfb      	ldrb	r3, [r7, #15]
 800919a:	2b00      	cmp	r3, #0
 800919c:	d004      	beq.n	80091a8 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800919e:	687b      	ldr	r3, [r7, #4]
 80091a0:	2202      	movs	r2, #2
 80091a2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80091a6:	e009      	b.n	80091bc <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 80091a8:	687b      	ldr	r3, [r7, #4]
 80091aa:	2201      	movs	r2, #1
 80091ac:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80091b0:	e004      	b.n	80091bc <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 80091b2:	6839      	ldr	r1, [r7, #0]
 80091b4:	6878      	ldr	r0, [r7, #4]
 80091b6:	f000 f99e 	bl	80094f6 <USBD_CtlError>
  }
}
 80091ba:	bf00      	nop
 80091bc:	bf00      	nop
 80091be:	3710      	adds	r7, #16
 80091c0:	46bd      	mov	sp, r7
 80091c2:	bd80      	pop	{r7, pc}

080091c4 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80091c4:	b580      	push	{r7, lr}
 80091c6:	b084      	sub	sp, #16
 80091c8:	af00      	add	r7, sp, #0
 80091ca:	6078      	str	r0, [r7, #4]
 80091cc:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80091ce:	2300      	movs	r3, #0
 80091d0:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 80091d2:	683b      	ldr	r3, [r7, #0]
 80091d4:	885b      	ldrh	r3, [r3, #2]
 80091d6:	b2da      	uxtb	r2, r3
 80091d8:	4b4e      	ldr	r3, [pc, #312]	@ (8009314 <USBD_SetConfig+0x150>)
 80091da:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 80091dc:	4b4d      	ldr	r3, [pc, #308]	@ (8009314 <USBD_SetConfig+0x150>)
 80091de:	781b      	ldrb	r3, [r3, #0]
 80091e0:	2b01      	cmp	r3, #1
 80091e2:	d905      	bls.n	80091f0 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 80091e4:	6839      	ldr	r1, [r7, #0]
 80091e6:	6878      	ldr	r0, [r7, #4]
 80091e8:	f000 f985 	bl	80094f6 <USBD_CtlError>
    return USBD_FAIL;
 80091ec:	2303      	movs	r3, #3
 80091ee:	e08c      	b.n	800930a <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 80091f0:	687b      	ldr	r3, [r7, #4]
 80091f2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80091f6:	b2db      	uxtb	r3, r3
 80091f8:	2b02      	cmp	r3, #2
 80091fa:	d002      	beq.n	8009202 <USBD_SetConfig+0x3e>
 80091fc:	2b03      	cmp	r3, #3
 80091fe:	d029      	beq.n	8009254 <USBD_SetConfig+0x90>
 8009200:	e075      	b.n	80092ee <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 8009202:	4b44      	ldr	r3, [pc, #272]	@ (8009314 <USBD_SetConfig+0x150>)
 8009204:	781b      	ldrb	r3, [r3, #0]
 8009206:	2b00      	cmp	r3, #0
 8009208:	d020      	beq.n	800924c <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800920a:	4b42      	ldr	r3, [pc, #264]	@ (8009314 <USBD_SetConfig+0x150>)
 800920c:	781b      	ldrb	r3, [r3, #0]
 800920e:	461a      	mov	r2, r3
 8009210:	687b      	ldr	r3, [r7, #4]
 8009212:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8009214:	4b3f      	ldr	r3, [pc, #252]	@ (8009314 <USBD_SetConfig+0x150>)
 8009216:	781b      	ldrb	r3, [r3, #0]
 8009218:	4619      	mov	r1, r3
 800921a:	6878      	ldr	r0, [r7, #4]
 800921c:	f7fe ffcf 	bl	80081be <USBD_SetClassConfig>
 8009220:	4603      	mov	r3, r0
 8009222:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8009224:	7bfb      	ldrb	r3, [r7, #15]
 8009226:	2b00      	cmp	r3, #0
 8009228:	d008      	beq.n	800923c <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800922a:	6839      	ldr	r1, [r7, #0]
 800922c:	6878      	ldr	r0, [r7, #4]
 800922e:	f000 f962 	bl	80094f6 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8009232:	687b      	ldr	r3, [r7, #4]
 8009234:	2202      	movs	r2, #2
 8009236:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800923a:	e065      	b.n	8009308 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800923c:	6878      	ldr	r0, [r7, #4]
 800923e:	f000 fa38 	bl	80096b2 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8009242:	687b      	ldr	r3, [r7, #4]
 8009244:	2203      	movs	r2, #3
 8009246:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800924a:	e05d      	b.n	8009308 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800924c:	6878      	ldr	r0, [r7, #4]
 800924e:	f000 fa30 	bl	80096b2 <USBD_CtlSendStatus>
      break;
 8009252:	e059      	b.n	8009308 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8009254:	4b2f      	ldr	r3, [pc, #188]	@ (8009314 <USBD_SetConfig+0x150>)
 8009256:	781b      	ldrb	r3, [r3, #0]
 8009258:	2b00      	cmp	r3, #0
 800925a:	d112      	bne.n	8009282 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800925c:	687b      	ldr	r3, [r7, #4]
 800925e:	2202      	movs	r2, #2
 8009260:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 8009264:	4b2b      	ldr	r3, [pc, #172]	@ (8009314 <USBD_SetConfig+0x150>)
 8009266:	781b      	ldrb	r3, [r3, #0]
 8009268:	461a      	mov	r2, r3
 800926a:	687b      	ldr	r3, [r7, #4]
 800926c:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800926e:	4b29      	ldr	r3, [pc, #164]	@ (8009314 <USBD_SetConfig+0x150>)
 8009270:	781b      	ldrb	r3, [r3, #0]
 8009272:	4619      	mov	r1, r3
 8009274:	6878      	ldr	r0, [r7, #4]
 8009276:	f7fe ffbe 	bl	80081f6 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800927a:	6878      	ldr	r0, [r7, #4]
 800927c:	f000 fa19 	bl	80096b2 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8009280:	e042      	b.n	8009308 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 8009282:	4b24      	ldr	r3, [pc, #144]	@ (8009314 <USBD_SetConfig+0x150>)
 8009284:	781b      	ldrb	r3, [r3, #0]
 8009286:	461a      	mov	r2, r3
 8009288:	687b      	ldr	r3, [r7, #4]
 800928a:	685b      	ldr	r3, [r3, #4]
 800928c:	429a      	cmp	r2, r3
 800928e:	d02a      	beq.n	80092e6 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8009290:	687b      	ldr	r3, [r7, #4]
 8009292:	685b      	ldr	r3, [r3, #4]
 8009294:	b2db      	uxtb	r3, r3
 8009296:	4619      	mov	r1, r3
 8009298:	6878      	ldr	r0, [r7, #4]
 800929a:	f7fe ffac 	bl	80081f6 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800929e:	4b1d      	ldr	r3, [pc, #116]	@ (8009314 <USBD_SetConfig+0x150>)
 80092a0:	781b      	ldrb	r3, [r3, #0]
 80092a2:	461a      	mov	r2, r3
 80092a4:	687b      	ldr	r3, [r7, #4]
 80092a6:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 80092a8:	4b1a      	ldr	r3, [pc, #104]	@ (8009314 <USBD_SetConfig+0x150>)
 80092aa:	781b      	ldrb	r3, [r3, #0]
 80092ac:	4619      	mov	r1, r3
 80092ae:	6878      	ldr	r0, [r7, #4]
 80092b0:	f7fe ff85 	bl	80081be <USBD_SetClassConfig>
 80092b4:	4603      	mov	r3, r0
 80092b6:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 80092b8:	7bfb      	ldrb	r3, [r7, #15]
 80092ba:	2b00      	cmp	r3, #0
 80092bc:	d00f      	beq.n	80092de <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 80092be:	6839      	ldr	r1, [r7, #0]
 80092c0:	6878      	ldr	r0, [r7, #4]
 80092c2:	f000 f918 	bl	80094f6 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80092c6:	687b      	ldr	r3, [r7, #4]
 80092c8:	685b      	ldr	r3, [r3, #4]
 80092ca:	b2db      	uxtb	r3, r3
 80092cc:	4619      	mov	r1, r3
 80092ce:	6878      	ldr	r0, [r7, #4]
 80092d0:	f7fe ff91 	bl	80081f6 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 80092d4:	687b      	ldr	r3, [r7, #4]
 80092d6:	2202      	movs	r2, #2
 80092d8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 80092dc:	e014      	b.n	8009308 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 80092de:	6878      	ldr	r0, [r7, #4]
 80092e0:	f000 f9e7 	bl	80096b2 <USBD_CtlSendStatus>
      break;
 80092e4:	e010      	b.n	8009308 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 80092e6:	6878      	ldr	r0, [r7, #4]
 80092e8:	f000 f9e3 	bl	80096b2 <USBD_CtlSendStatus>
      break;
 80092ec:	e00c      	b.n	8009308 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 80092ee:	6839      	ldr	r1, [r7, #0]
 80092f0:	6878      	ldr	r0, [r7, #4]
 80092f2:	f000 f900 	bl	80094f6 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 80092f6:	4b07      	ldr	r3, [pc, #28]	@ (8009314 <USBD_SetConfig+0x150>)
 80092f8:	781b      	ldrb	r3, [r3, #0]
 80092fa:	4619      	mov	r1, r3
 80092fc:	6878      	ldr	r0, [r7, #4]
 80092fe:	f7fe ff7a 	bl	80081f6 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 8009302:	2303      	movs	r3, #3
 8009304:	73fb      	strb	r3, [r7, #15]
      break;
 8009306:	bf00      	nop
  }

  return ret;
 8009308:	7bfb      	ldrb	r3, [r7, #15]
}
 800930a:	4618      	mov	r0, r3
 800930c:	3710      	adds	r7, #16
 800930e:	46bd      	mov	sp, r7
 8009310:	bd80      	pop	{r7, pc}
 8009312:	bf00      	nop
 8009314:	20000a78 	.word	0x20000a78

08009318 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009318:	b580      	push	{r7, lr}
 800931a:	b082      	sub	sp, #8
 800931c:	af00      	add	r7, sp, #0
 800931e:	6078      	str	r0, [r7, #4]
 8009320:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8009322:	683b      	ldr	r3, [r7, #0]
 8009324:	88db      	ldrh	r3, [r3, #6]
 8009326:	2b01      	cmp	r3, #1
 8009328:	d004      	beq.n	8009334 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800932a:	6839      	ldr	r1, [r7, #0]
 800932c:	6878      	ldr	r0, [r7, #4]
 800932e:	f000 f8e2 	bl	80094f6 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8009332:	e023      	b.n	800937c <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8009334:	687b      	ldr	r3, [r7, #4]
 8009336:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800933a:	b2db      	uxtb	r3, r3
 800933c:	2b02      	cmp	r3, #2
 800933e:	dc02      	bgt.n	8009346 <USBD_GetConfig+0x2e>
 8009340:	2b00      	cmp	r3, #0
 8009342:	dc03      	bgt.n	800934c <USBD_GetConfig+0x34>
 8009344:	e015      	b.n	8009372 <USBD_GetConfig+0x5a>
 8009346:	2b03      	cmp	r3, #3
 8009348:	d00b      	beq.n	8009362 <USBD_GetConfig+0x4a>
 800934a:	e012      	b.n	8009372 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800934c:	687b      	ldr	r3, [r7, #4]
 800934e:	2200      	movs	r2, #0
 8009350:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8009352:	687b      	ldr	r3, [r7, #4]
 8009354:	3308      	adds	r3, #8
 8009356:	2201      	movs	r2, #1
 8009358:	4619      	mov	r1, r3
 800935a:	6878      	ldr	r0, [r7, #4]
 800935c:	f000 f948 	bl	80095f0 <USBD_CtlSendData>
        break;
 8009360:	e00c      	b.n	800937c <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8009362:	687b      	ldr	r3, [r7, #4]
 8009364:	3304      	adds	r3, #4
 8009366:	2201      	movs	r2, #1
 8009368:	4619      	mov	r1, r3
 800936a:	6878      	ldr	r0, [r7, #4]
 800936c:	f000 f940 	bl	80095f0 <USBD_CtlSendData>
        break;
 8009370:	e004      	b.n	800937c <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 8009372:	6839      	ldr	r1, [r7, #0]
 8009374:	6878      	ldr	r0, [r7, #4]
 8009376:	f000 f8be 	bl	80094f6 <USBD_CtlError>
        break;
 800937a:	bf00      	nop
}
 800937c:	bf00      	nop
 800937e:	3708      	adds	r7, #8
 8009380:	46bd      	mov	sp, r7
 8009382:	bd80      	pop	{r7, pc}

08009384 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009384:	b580      	push	{r7, lr}
 8009386:	b082      	sub	sp, #8
 8009388:	af00      	add	r7, sp, #0
 800938a:	6078      	str	r0, [r7, #4]
 800938c:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800938e:	687b      	ldr	r3, [r7, #4]
 8009390:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009394:	b2db      	uxtb	r3, r3
 8009396:	3b01      	subs	r3, #1
 8009398:	2b02      	cmp	r3, #2
 800939a:	d81e      	bhi.n	80093da <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800939c:	683b      	ldr	r3, [r7, #0]
 800939e:	88db      	ldrh	r3, [r3, #6]
 80093a0:	2b02      	cmp	r3, #2
 80093a2:	d004      	beq.n	80093ae <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 80093a4:	6839      	ldr	r1, [r7, #0]
 80093a6:	6878      	ldr	r0, [r7, #4]
 80093a8:	f000 f8a5 	bl	80094f6 <USBD_CtlError>
        break;
 80093ac:	e01a      	b.n	80093e4 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 80093ae:	687b      	ldr	r3, [r7, #4]
 80093b0:	2201      	movs	r2, #1
 80093b2:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 80093b4:	687b      	ldr	r3, [r7, #4]
 80093b6:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 80093ba:	2b00      	cmp	r3, #0
 80093bc:	d005      	beq.n	80093ca <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 80093be:	687b      	ldr	r3, [r7, #4]
 80093c0:	68db      	ldr	r3, [r3, #12]
 80093c2:	f043 0202 	orr.w	r2, r3, #2
 80093c6:	687b      	ldr	r3, [r7, #4]
 80093c8:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 80093ca:	687b      	ldr	r3, [r7, #4]
 80093cc:	330c      	adds	r3, #12
 80093ce:	2202      	movs	r2, #2
 80093d0:	4619      	mov	r1, r3
 80093d2:	6878      	ldr	r0, [r7, #4]
 80093d4:	f000 f90c 	bl	80095f0 <USBD_CtlSendData>
      break;
 80093d8:	e004      	b.n	80093e4 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 80093da:	6839      	ldr	r1, [r7, #0]
 80093dc:	6878      	ldr	r0, [r7, #4]
 80093de:	f000 f88a 	bl	80094f6 <USBD_CtlError>
      break;
 80093e2:	bf00      	nop
  }
}
 80093e4:	bf00      	nop
 80093e6:	3708      	adds	r7, #8
 80093e8:	46bd      	mov	sp, r7
 80093ea:	bd80      	pop	{r7, pc}

080093ec <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80093ec:	b580      	push	{r7, lr}
 80093ee:	b082      	sub	sp, #8
 80093f0:	af00      	add	r7, sp, #0
 80093f2:	6078      	str	r0, [r7, #4]
 80093f4:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80093f6:	683b      	ldr	r3, [r7, #0]
 80093f8:	885b      	ldrh	r3, [r3, #2]
 80093fa:	2b01      	cmp	r3, #1
 80093fc:	d107      	bne.n	800940e <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 80093fe:	687b      	ldr	r3, [r7, #4]
 8009400:	2201      	movs	r2, #1
 8009402:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8009406:	6878      	ldr	r0, [r7, #4]
 8009408:	f000 f953 	bl	80096b2 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800940c:	e013      	b.n	8009436 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800940e:	683b      	ldr	r3, [r7, #0]
 8009410:	885b      	ldrh	r3, [r3, #2]
 8009412:	2b02      	cmp	r3, #2
 8009414:	d10b      	bne.n	800942e <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 8009416:	683b      	ldr	r3, [r7, #0]
 8009418:	889b      	ldrh	r3, [r3, #4]
 800941a:	0a1b      	lsrs	r3, r3, #8
 800941c:	b29b      	uxth	r3, r3
 800941e:	b2da      	uxtb	r2, r3
 8009420:	687b      	ldr	r3, [r7, #4]
 8009422:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 8009426:	6878      	ldr	r0, [r7, #4]
 8009428:	f000 f943 	bl	80096b2 <USBD_CtlSendStatus>
}
 800942c:	e003      	b.n	8009436 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800942e:	6839      	ldr	r1, [r7, #0]
 8009430:	6878      	ldr	r0, [r7, #4]
 8009432:	f000 f860 	bl	80094f6 <USBD_CtlError>
}
 8009436:	bf00      	nop
 8009438:	3708      	adds	r7, #8
 800943a:	46bd      	mov	sp, r7
 800943c:	bd80      	pop	{r7, pc}

0800943e <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800943e:	b580      	push	{r7, lr}
 8009440:	b082      	sub	sp, #8
 8009442:	af00      	add	r7, sp, #0
 8009444:	6078      	str	r0, [r7, #4]
 8009446:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8009448:	687b      	ldr	r3, [r7, #4]
 800944a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800944e:	b2db      	uxtb	r3, r3
 8009450:	3b01      	subs	r3, #1
 8009452:	2b02      	cmp	r3, #2
 8009454:	d80b      	bhi.n	800946e <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8009456:	683b      	ldr	r3, [r7, #0]
 8009458:	885b      	ldrh	r3, [r3, #2]
 800945a:	2b01      	cmp	r3, #1
 800945c:	d10c      	bne.n	8009478 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800945e:	687b      	ldr	r3, [r7, #4]
 8009460:	2200      	movs	r2, #0
 8009462:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8009466:	6878      	ldr	r0, [r7, #4]
 8009468:	f000 f923 	bl	80096b2 <USBD_CtlSendStatus>
      }
      break;
 800946c:	e004      	b.n	8009478 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800946e:	6839      	ldr	r1, [r7, #0]
 8009470:	6878      	ldr	r0, [r7, #4]
 8009472:	f000 f840 	bl	80094f6 <USBD_CtlError>
      break;
 8009476:	e000      	b.n	800947a <USBD_ClrFeature+0x3c>
      break;
 8009478:	bf00      	nop
  }
}
 800947a:	bf00      	nop
 800947c:	3708      	adds	r7, #8
 800947e:	46bd      	mov	sp, r7
 8009480:	bd80      	pop	{r7, pc}

08009482 <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8009482:	b580      	push	{r7, lr}
 8009484:	b084      	sub	sp, #16
 8009486:	af00      	add	r7, sp, #0
 8009488:	6078      	str	r0, [r7, #4]
 800948a:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800948c:	683b      	ldr	r3, [r7, #0]
 800948e:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8009490:	68fb      	ldr	r3, [r7, #12]
 8009492:	781a      	ldrb	r2, [r3, #0]
 8009494:	687b      	ldr	r3, [r7, #4]
 8009496:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8009498:	68fb      	ldr	r3, [r7, #12]
 800949a:	3301      	adds	r3, #1
 800949c:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800949e:	68fb      	ldr	r3, [r7, #12]
 80094a0:	781a      	ldrb	r2, [r3, #0]
 80094a2:	687b      	ldr	r3, [r7, #4]
 80094a4:	705a      	strb	r2, [r3, #1]

  pbuff++;
 80094a6:	68fb      	ldr	r3, [r7, #12]
 80094a8:	3301      	adds	r3, #1
 80094aa:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 80094ac:	68f8      	ldr	r0, [r7, #12]
 80094ae:	f7ff fa3f 	bl	8008930 <SWAPBYTE>
 80094b2:	4603      	mov	r3, r0
 80094b4:	461a      	mov	r2, r3
 80094b6:	687b      	ldr	r3, [r7, #4]
 80094b8:	805a      	strh	r2, [r3, #2]

  pbuff++;
 80094ba:	68fb      	ldr	r3, [r7, #12]
 80094bc:	3301      	adds	r3, #1
 80094be:	60fb      	str	r3, [r7, #12]
  pbuff++;
 80094c0:	68fb      	ldr	r3, [r7, #12]
 80094c2:	3301      	adds	r3, #1
 80094c4:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 80094c6:	68f8      	ldr	r0, [r7, #12]
 80094c8:	f7ff fa32 	bl	8008930 <SWAPBYTE>
 80094cc:	4603      	mov	r3, r0
 80094ce:	461a      	mov	r2, r3
 80094d0:	687b      	ldr	r3, [r7, #4]
 80094d2:	809a      	strh	r2, [r3, #4]

  pbuff++;
 80094d4:	68fb      	ldr	r3, [r7, #12]
 80094d6:	3301      	adds	r3, #1
 80094d8:	60fb      	str	r3, [r7, #12]
  pbuff++;
 80094da:	68fb      	ldr	r3, [r7, #12]
 80094dc:	3301      	adds	r3, #1
 80094de:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 80094e0:	68f8      	ldr	r0, [r7, #12]
 80094e2:	f7ff fa25 	bl	8008930 <SWAPBYTE>
 80094e6:	4603      	mov	r3, r0
 80094e8:	461a      	mov	r2, r3
 80094ea:	687b      	ldr	r3, [r7, #4]
 80094ec:	80da      	strh	r2, [r3, #6]
}
 80094ee:	bf00      	nop
 80094f0:	3710      	adds	r7, #16
 80094f2:	46bd      	mov	sp, r7
 80094f4:	bd80      	pop	{r7, pc}

080094f6 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80094f6:	b580      	push	{r7, lr}
 80094f8:	b082      	sub	sp, #8
 80094fa:	af00      	add	r7, sp, #0
 80094fc:	6078      	str	r0, [r7, #4]
 80094fe:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8009500:	2180      	movs	r1, #128	@ 0x80
 8009502:	6878      	ldr	r0, [r7, #4]
 8009504:	f000 fcf4 	bl	8009ef0 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8009508:	2100      	movs	r1, #0
 800950a:	6878      	ldr	r0, [r7, #4]
 800950c:	f000 fcf0 	bl	8009ef0 <USBD_LL_StallEP>
}
 8009510:	bf00      	nop
 8009512:	3708      	adds	r7, #8
 8009514:	46bd      	mov	sp, r7
 8009516:	bd80      	pop	{r7, pc}

08009518 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8009518:	b580      	push	{r7, lr}
 800951a:	b086      	sub	sp, #24
 800951c:	af00      	add	r7, sp, #0
 800951e:	60f8      	str	r0, [r7, #12]
 8009520:	60b9      	str	r1, [r7, #8]
 8009522:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8009524:	2300      	movs	r3, #0
 8009526:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8009528:	68fb      	ldr	r3, [r7, #12]
 800952a:	2b00      	cmp	r3, #0
 800952c:	d042      	beq.n	80095b4 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 800952e:	68fb      	ldr	r3, [r7, #12]
 8009530:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 8009532:	6938      	ldr	r0, [r7, #16]
 8009534:	f000 f842 	bl	80095bc <USBD_GetLen>
 8009538:	4603      	mov	r3, r0
 800953a:	3301      	adds	r3, #1
 800953c:	005b      	lsls	r3, r3, #1
 800953e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009542:	d808      	bhi.n	8009556 <USBD_GetString+0x3e>
 8009544:	6938      	ldr	r0, [r7, #16]
 8009546:	f000 f839 	bl	80095bc <USBD_GetLen>
 800954a:	4603      	mov	r3, r0
 800954c:	3301      	adds	r3, #1
 800954e:	b29b      	uxth	r3, r3
 8009550:	005b      	lsls	r3, r3, #1
 8009552:	b29a      	uxth	r2, r3
 8009554:	e001      	b.n	800955a <USBD_GetString+0x42>
 8009556:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800955a:	687b      	ldr	r3, [r7, #4]
 800955c:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800955e:	7dfb      	ldrb	r3, [r7, #23]
 8009560:	68ba      	ldr	r2, [r7, #8]
 8009562:	4413      	add	r3, r2
 8009564:	687a      	ldr	r2, [r7, #4]
 8009566:	7812      	ldrb	r2, [r2, #0]
 8009568:	701a      	strb	r2, [r3, #0]
  idx++;
 800956a:	7dfb      	ldrb	r3, [r7, #23]
 800956c:	3301      	adds	r3, #1
 800956e:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8009570:	7dfb      	ldrb	r3, [r7, #23]
 8009572:	68ba      	ldr	r2, [r7, #8]
 8009574:	4413      	add	r3, r2
 8009576:	2203      	movs	r2, #3
 8009578:	701a      	strb	r2, [r3, #0]
  idx++;
 800957a:	7dfb      	ldrb	r3, [r7, #23]
 800957c:	3301      	adds	r3, #1
 800957e:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8009580:	e013      	b.n	80095aa <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 8009582:	7dfb      	ldrb	r3, [r7, #23]
 8009584:	68ba      	ldr	r2, [r7, #8]
 8009586:	4413      	add	r3, r2
 8009588:	693a      	ldr	r2, [r7, #16]
 800958a:	7812      	ldrb	r2, [r2, #0]
 800958c:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800958e:	693b      	ldr	r3, [r7, #16]
 8009590:	3301      	adds	r3, #1
 8009592:	613b      	str	r3, [r7, #16]
    idx++;
 8009594:	7dfb      	ldrb	r3, [r7, #23]
 8009596:	3301      	adds	r3, #1
 8009598:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800959a:	7dfb      	ldrb	r3, [r7, #23]
 800959c:	68ba      	ldr	r2, [r7, #8]
 800959e:	4413      	add	r3, r2
 80095a0:	2200      	movs	r2, #0
 80095a2:	701a      	strb	r2, [r3, #0]
    idx++;
 80095a4:	7dfb      	ldrb	r3, [r7, #23]
 80095a6:	3301      	adds	r3, #1
 80095a8:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 80095aa:	693b      	ldr	r3, [r7, #16]
 80095ac:	781b      	ldrb	r3, [r3, #0]
 80095ae:	2b00      	cmp	r3, #0
 80095b0:	d1e7      	bne.n	8009582 <USBD_GetString+0x6a>
 80095b2:	e000      	b.n	80095b6 <USBD_GetString+0x9e>
    return;
 80095b4:	bf00      	nop
  }
}
 80095b6:	3718      	adds	r7, #24
 80095b8:	46bd      	mov	sp, r7
 80095ba:	bd80      	pop	{r7, pc}

080095bc <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 80095bc:	b480      	push	{r7}
 80095be:	b085      	sub	sp, #20
 80095c0:	af00      	add	r7, sp, #0
 80095c2:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 80095c4:	2300      	movs	r3, #0
 80095c6:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 80095c8:	687b      	ldr	r3, [r7, #4]
 80095ca:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 80095cc:	e005      	b.n	80095da <USBD_GetLen+0x1e>
  {
    len++;
 80095ce:	7bfb      	ldrb	r3, [r7, #15]
 80095d0:	3301      	adds	r3, #1
 80095d2:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 80095d4:	68bb      	ldr	r3, [r7, #8]
 80095d6:	3301      	adds	r3, #1
 80095d8:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 80095da:	68bb      	ldr	r3, [r7, #8]
 80095dc:	781b      	ldrb	r3, [r3, #0]
 80095de:	2b00      	cmp	r3, #0
 80095e0:	d1f5      	bne.n	80095ce <USBD_GetLen+0x12>
  }

  return len;
 80095e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80095e4:	4618      	mov	r0, r3
 80095e6:	3714      	adds	r7, #20
 80095e8:	46bd      	mov	sp, r7
 80095ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095ee:	4770      	bx	lr

080095f0 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 80095f0:	b580      	push	{r7, lr}
 80095f2:	b084      	sub	sp, #16
 80095f4:	af00      	add	r7, sp, #0
 80095f6:	60f8      	str	r0, [r7, #12]
 80095f8:	60b9      	str	r1, [r7, #8]
 80095fa:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 80095fc:	68fb      	ldr	r3, [r7, #12]
 80095fe:	2202      	movs	r2, #2
 8009600:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 8009604:	68fb      	ldr	r3, [r7, #12]
 8009606:	687a      	ldr	r2, [r7, #4]
 8009608:	615a      	str	r2, [r3, #20]
  pdev->ep_in[0].pbuffer = pbuf;
 800960a:	68fb      	ldr	r3, [r7, #12]
 800960c:	68ba      	ldr	r2, [r7, #8]
 800960e:	625a      	str	r2, [r3, #36]	@ 0x24

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8009610:	68fb      	ldr	r3, [r7, #12]
 8009612:	687a      	ldr	r2, [r7, #4]
 8009614:	619a      	str	r2, [r3, #24]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8009616:	687b      	ldr	r3, [r7, #4]
 8009618:	68ba      	ldr	r2, [r7, #8]
 800961a:	2100      	movs	r1, #0
 800961c:	68f8      	ldr	r0, [r7, #12]
 800961e:	f000 fcf0 	bl	800a002 <USBD_LL_Transmit>

  return USBD_OK;
 8009622:	2300      	movs	r3, #0
}
 8009624:	4618      	mov	r0, r3
 8009626:	3710      	adds	r7, #16
 8009628:	46bd      	mov	sp, r7
 800962a:	bd80      	pop	{r7, pc}

0800962c <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800962c:	b580      	push	{r7, lr}
 800962e:	b084      	sub	sp, #16
 8009630:	af00      	add	r7, sp, #0
 8009632:	60f8      	str	r0, [r7, #12]
 8009634:	60b9      	str	r1, [r7, #8]
 8009636:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8009638:	687b      	ldr	r3, [r7, #4]
 800963a:	68ba      	ldr	r2, [r7, #8]
 800963c:	2100      	movs	r1, #0
 800963e:	68f8      	ldr	r0, [r7, #12]
 8009640:	f000 fcdf 	bl	800a002 <USBD_LL_Transmit>

  return USBD_OK;
 8009644:	2300      	movs	r3, #0
}
 8009646:	4618      	mov	r0, r3
 8009648:	3710      	adds	r7, #16
 800964a:	46bd      	mov	sp, r7
 800964c:	bd80      	pop	{r7, pc}

0800964e <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800964e:	b580      	push	{r7, lr}
 8009650:	b084      	sub	sp, #16
 8009652:	af00      	add	r7, sp, #0
 8009654:	60f8      	str	r0, [r7, #12]
 8009656:	60b9      	str	r1, [r7, #8]
 8009658:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800965a:	68fb      	ldr	r3, [r7, #12]
 800965c:	2203      	movs	r2, #3
 800965e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 8009662:	68fb      	ldr	r3, [r7, #12]
 8009664:	687a      	ldr	r2, [r7, #4]
 8009666:	f8c3 2154 	str.w	r2, [r3, #340]	@ 0x154
  pdev->ep_out[0].pbuffer = pbuf;
 800966a:	68fb      	ldr	r3, [r7, #12]
 800966c:	68ba      	ldr	r2, [r7, #8]
 800966e:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 8009672:	68fb      	ldr	r3, [r7, #12]
 8009674:	687a      	ldr	r2, [r7, #4]
 8009676:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800967a:	687b      	ldr	r3, [r7, #4]
 800967c:	68ba      	ldr	r2, [r7, #8]
 800967e:	2100      	movs	r1, #0
 8009680:	68f8      	ldr	r0, [r7, #12]
 8009682:	f000 fcdf 	bl	800a044 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8009686:	2300      	movs	r3, #0
}
 8009688:	4618      	mov	r0, r3
 800968a:	3710      	adds	r7, #16
 800968c:	46bd      	mov	sp, r7
 800968e:	bd80      	pop	{r7, pc}

08009690 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8009690:	b580      	push	{r7, lr}
 8009692:	b084      	sub	sp, #16
 8009694:	af00      	add	r7, sp, #0
 8009696:	60f8      	str	r0, [r7, #12]
 8009698:	60b9      	str	r1, [r7, #8]
 800969a:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800969c:	687b      	ldr	r3, [r7, #4]
 800969e:	68ba      	ldr	r2, [r7, #8]
 80096a0:	2100      	movs	r1, #0
 80096a2:	68f8      	ldr	r0, [r7, #12]
 80096a4:	f000 fcce 	bl	800a044 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80096a8:	2300      	movs	r3, #0
}
 80096aa:	4618      	mov	r0, r3
 80096ac:	3710      	adds	r7, #16
 80096ae:	46bd      	mov	sp, r7
 80096b0:	bd80      	pop	{r7, pc}

080096b2 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 80096b2:	b580      	push	{r7, lr}
 80096b4:	b082      	sub	sp, #8
 80096b6:	af00      	add	r7, sp, #0
 80096b8:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 80096ba:	687b      	ldr	r3, [r7, #4]
 80096bc:	2204      	movs	r2, #4
 80096be:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 80096c2:	2300      	movs	r3, #0
 80096c4:	2200      	movs	r2, #0
 80096c6:	2100      	movs	r1, #0
 80096c8:	6878      	ldr	r0, [r7, #4]
 80096ca:	f000 fc9a 	bl	800a002 <USBD_LL_Transmit>

  return USBD_OK;
 80096ce:	2300      	movs	r3, #0
}
 80096d0:	4618      	mov	r0, r3
 80096d2:	3708      	adds	r7, #8
 80096d4:	46bd      	mov	sp, r7
 80096d6:	bd80      	pop	{r7, pc}

080096d8 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 80096d8:	b580      	push	{r7, lr}
 80096da:	b082      	sub	sp, #8
 80096dc:	af00      	add	r7, sp, #0
 80096de:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 80096e0:	687b      	ldr	r3, [r7, #4]
 80096e2:	2205      	movs	r2, #5
 80096e4:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80096e8:	2300      	movs	r3, #0
 80096ea:	2200      	movs	r2, #0
 80096ec:	2100      	movs	r1, #0
 80096ee:	6878      	ldr	r0, [r7, #4]
 80096f0:	f000 fca8 	bl	800a044 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80096f4:	2300      	movs	r3, #0
}
 80096f6:	4618      	mov	r0, r3
 80096f8:	3708      	adds	r7, #8
 80096fa:	46bd      	mov	sp, r7
 80096fc:	bd80      	pop	{r7, pc}
	...

08009700 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8009700:	b580      	push	{r7, lr}
 8009702:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8009704:	2200      	movs	r2, #0
 8009706:	4912      	ldr	r1, [pc, #72]	@ (8009750 <MX_USB_DEVICE_Init+0x50>)
 8009708:	4812      	ldr	r0, [pc, #72]	@ (8009754 <MX_USB_DEVICE_Init+0x54>)
 800970a:	f7fe fcdb 	bl	80080c4 <USBD_Init>
 800970e:	4603      	mov	r3, r0
 8009710:	2b00      	cmp	r3, #0
 8009712:	d001      	beq.n	8009718 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8009714:	f7f7 fb98 	bl	8000e48 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8009718:	490f      	ldr	r1, [pc, #60]	@ (8009758 <MX_USB_DEVICE_Init+0x58>)
 800971a:	480e      	ldr	r0, [pc, #56]	@ (8009754 <MX_USB_DEVICE_Init+0x54>)
 800971c:	f7fe fd02 	bl	8008124 <USBD_RegisterClass>
 8009720:	4603      	mov	r3, r0
 8009722:	2b00      	cmp	r3, #0
 8009724:	d001      	beq.n	800972a <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8009726:	f7f7 fb8f 	bl	8000e48 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800972a:	490c      	ldr	r1, [pc, #48]	@ (800975c <MX_USB_DEVICE_Init+0x5c>)
 800972c:	4809      	ldr	r0, [pc, #36]	@ (8009754 <MX_USB_DEVICE_Init+0x54>)
 800972e:	f7fe fbf9 	bl	8007f24 <USBD_CDC_RegisterInterface>
 8009732:	4603      	mov	r3, r0
 8009734:	2b00      	cmp	r3, #0
 8009736:	d001      	beq.n	800973c <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8009738:	f7f7 fb86 	bl	8000e48 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800973c:	4805      	ldr	r0, [pc, #20]	@ (8009754 <MX_USB_DEVICE_Init+0x54>)
 800973e:	f7fe fd27 	bl	8008190 <USBD_Start>
 8009742:	4603      	mov	r3, r0
 8009744:	2b00      	cmp	r3, #0
 8009746:	d001      	beq.n	800974c <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8009748:	f7f7 fb7e 	bl	8000e48 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800974c:	bf00      	nop
 800974e:	bd80      	pop	{r7, pc}
 8009750:	200000ac 	.word	0x200000ac
 8009754:	20000a7c 	.word	0x20000a7c
 8009758:	20000018 	.word	0x20000018
 800975c:	20000098 	.word	0x20000098

08009760 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8009760:	b580      	push	{r7, lr}
 8009762:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8009764:	2200      	movs	r2, #0
 8009766:	4905      	ldr	r1, [pc, #20]	@ (800977c <CDC_Init_FS+0x1c>)
 8009768:	4805      	ldr	r0, [pc, #20]	@ (8009780 <CDC_Init_FS+0x20>)
 800976a:	f7fe fbf5 	bl	8007f58 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800976e:	4905      	ldr	r1, [pc, #20]	@ (8009784 <CDC_Init_FS+0x24>)
 8009770:	4803      	ldr	r0, [pc, #12]	@ (8009780 <CDC_Init_FS+0x20>)
 8009772:	f7fe fc13 	bl	8007f9c <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8009776:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8009778:	4618      	mov	r0, r3
 800977a:	bd80      	pop	{r7, pc}
 800977c:	20001558 	.word	0x20001558
 8009780:	20000a7c 	.word	0x20000a7c
 8009784:	20000d58 	.word	0x20000d58

08009788 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8009788:	b480      	push	{r7}
 800978a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800978c:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800978e:	4618      	mov	r0, r3
 8009790:	46bd      	mov	sp, r7
 8009792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009796:	4770      	bx	lr

08009798 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8009798:	b480      	push	{r7}
 800979a:	b083      	sub	sp, #12
 800979c:	af00      	add	r7, sp, #0
 800979e:	4603      	mov	r3, r0
 80097a0:	6039      	str	r1, [r7, #0]
 80097a2:	71fb      	strb	r3, [r7, #7]
 80097a4:	4613      	mov	r3, r2
 80097a6:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 80097a8:	79fb      	ldrb	r3, [r7, #7]
 80097aa:	2b23      	cmp	r3, #35	@ 0x23
 80097ac:	d84a      	bhi.n	8009844 <CDC_Control_FS+0xac>
 80097ae:	a201      	add	r2, pc, #4	@ (adr r2, 80097b4 <CDC_Control_FS+0x1c>)
 80097b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80097b4:	08009845 	.word	0x08009845
 80097b8:	08009845 	.word	0x08009845
 80097bc:	08009845 	.word	0x08009845
 80097c0:	08009845 	.word	0x08009845
 80097c4:	08009845 	.word	0x08009845
 80097c8:	08009845 	.word	0x08009845
 80097cc:	08009845 	.word	0x08009845
 80097d0:	08009845 	.word	0x08009845
 80097d4:	08009845 	.word	0x08009845
 80097d8:	08009845 	.word	0x08009845
 80097dc:	08009845 	.word	0x08009845
 80097e0:	08009845 	.word	0x08009845
 80097e4:	08009845 	.word	0x08009845
 80097e8:	08009845 	.word	0x08009845
 80097ec:	08009845 	.word	0x08009845
 80097f0:	08009845 	.word	0x08009845
 80097f4:	08009845 	.word	0x08009845
 80097f8:	08009845 	.word	0x08009845
 80097fc:	08009845 	.word	0x08009845
 8009800:	08009845 	.word	0x08009845
 8009804:	08009845 	.word	0x08009845
 8009808:	08009845 	.word	0x08009845
 800980c:	08009845 	.word	0x08009845
 8009810:	08009845 	.word	0x08009845
 8009814:	08009845 	.word	0x08009845
 8009818:	08009845 	.word	0x08009845
 800981c:	08009845 	.word	0x08009845
 8009820:	08009845 	.word	0x08009845
 8009824:	08009845 	.word	0x08009845
 8009828:	08009845 	.word	0x08009845
 800982c:	08009845 	.word	0x08009845
 8009830:	08009845 	.word	0x08009845
 8009834:	08009845 	.word	0x08009845
 8009838:	08009845 	.word	0x08009845
 800983c:	08009845 	.word	0x08009845
 8009840:	08009845 	.word	0x08009845
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8009844:	bf00      	nop
  }

  return (USBD_OK);
 8009846:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8009848:	4618      	mov	r0, r3
 800984a:	370c      	adds	r7, #12
 800984c:	46bd      	mov	sp, r7
 800984e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009852:	4770      	bx	lr

08009854 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8009854:	b580      	push	{r7, lr}
 8009856:	b082      	sub	sp, #8
 8009858:	af00      	add	r7, sp, #0
 800985a:	6078      	str	r0, [r7, #4]
 800985c:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800985e:	6879      	ldr	r1, [r7, #4]
 8009860:	4805      	ldr	r0, [pc, #20]	@ (8009878 <CDC_Receive_FS+0x24>)
 8009862:	f7fe fb9b 	bl	8007f9c <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8009866:	4804      	ldr	r0, [pc, #16]	@ (8009878 <CDC_Receive_FS+0x24>)
 8009868:	f7fe fbf6 	bl	8008058 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800986c:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800986e:	4618      	mov	r0, r3
 8009870:	3708      	adds	r7, #8
 8009872:	46bd      	mov	sp, r7
 8009874:	bd80      	pop	{r7, pc}
 8009876:	bf00      	nop
 8009878:	20000a7c 	.word	0x20000a7c

0800987c <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800987c:	b580      	push	{r7, lr}
 800987e:	b084      	sub	sp, #16
 8009880:	af00      	add	r7, sp, #0
 8009882:	6078      	str	r0, [r7, #4]
 8009884:	460b      	mov	r3, r1
 8009886:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 8009888:	2300      	movs	r3, #0
 800988a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800988c:	4b0d      	ldr	r3, [pc, #52]	@ (80098c4 <CDC_Transmit_FS+0x48>)
 800988e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8009892:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 8009894:	68bb      	ldr	r3, [r7, #8]
 8009896:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800989a:	2b00      	cmp	r3, #0
 800989c:	d001      	beq.n	80098a2 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800989e:	2301      	movs	r3, #1
 80098a0:	e00b      	b.n	80098ba <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 80098a2:	887b      	ldrh	r3, [r7, #2]
 80098a4:	461a      	mov	r2, r3
 80098a6:	6879      	ldr	r1, [r7, #4]
 80098a8:	4806      	ldr	r0, [pc, #24]	@ (80098c4 <CDC_Transmit_FS+0x48>)
 80098aa:	f7fe fb55 	bl	8007f58 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 80098ae:	4805      	ldr	r0, [pc, #20]	@ (80098c4 <CDC_Transmit_FS+0x48>)
 80098b0:	f7fe fb92 	bl	8007fd8 <USBD_CDC_TransmitPacket>
 80098b4:	4603      	mov	r3, r0
 80098b6:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 80098b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80098ba:	4618      	mov	r0, r3
 80098bc:	3710      	adds	r7, #16
 80098be:	46bd      	mov	sp, r7
 80098c0:	bd80      	pop	{r7, pc}
 80098c2:	bf00      	nop
 80098c4:	20000a7c 	.word	0x20000a7c

080098c8 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 80098c8:	b480      	push	{r7}
 80098ca:	b087      	sub	sp, #28
 80098cc:	af00      	add	r7, sp, #0
 80098ce:	60f8      	str	r0, [r7, #12]
 80098d0:	60b9      	str	r1, [r7, #8]
 80098d2:	4613      	mov	r3, r2
 80098d4:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 80098d6:	2300      	movs	r3, #0
 80098d8:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 80098da:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80098de:	4618      	mov	r0, r3
 80098e0:	371c      	adds	r7, #28
 80098e2:	46bd      	mov	sp, r7
 80098e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098e8:	4770      	bx	lr
	...

080098ec <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80098ec:	b480      	push	{r7}
 80098ee:	b083      	sub	sp, #12
 80098f0:	af00      	add	r7, sp, #0
 80098f2:	4603      	mov	r3, r0
 80098f4:	6039      	str	r1, [r7, #0]
 80098f6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 80098f8:	683b      	ldr	r3, [r7, #0]
 80098fa:	2212      	movs	r2, #18
 80098fc:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 80098fe:	4b03      	ldr	r3, [pc, #12]	@ (800990c <USBD_FS_DeviceDescriptor+0x20>)
}
 8009900:	4618      	mov	r0, r3
 8009902:	370c      	adds	r7, #12
 8009904:	46bd      	mov	sp, r7
 8009906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800990a:	4770      	bx	lr
 800990c:	200000c8 	.word	0x200000c8

08009910 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009910:	b480      	push	{r7}
 8009912:	b083      	sub	sp, #12
 8009914:	af00      	add	r7, sp, #0
 8009916:	4603      	mov	r3, r0
 8009918:	6039      	str	r1, [r7, #0]
 800991a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800991c:	683b      	ldr	r3, [r7, #0]
 800991e:	2204      	movs	r2, #4
 8009920:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8009922:	4b03      	ldr	r3, [pc, #12]	@ (8009930 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8009924:	4618      	mov	r0, r3
 8009926:	370c      	adds	r7, #12
 8009928:	46bd      	mov	sp, r7
 800992a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800992e:	4770      	bx	lr
 8009930:	200000dc 	.word	0x200000dc

08009934 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009934:	b580      	push	{r7, lr}
 8009936:	b082      	sub	sp, #8
 8009938:	af00      	add	r7, sp, #0
 800993a:	4603      	mov	r3, r0
 800993c:	6039      	str	r1, [r7, #0]
 800993e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8009940:	79fb      	ldrb	r3, [r7, #7]
 8009942:	2b00      	cmp	r3, #0
 8009944:	d105      	bne.n	8009952 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8009946:	683a      	ldr	r2, [r7, #0]
 8009948:	4907      	ldr	r1, [pc, #28]	@ (8009968 <USBD_FS_ProductStrDescriptor+0x34>)
 800994a:	4808      	ldr	r0, [pc, #32]	@ (800996c <USBD_FS_ProductStrDescriptor+0x38>)
 800994c:	f7ff fde4 	bl	8009518 <USBD_GetString>
 8009950:	e004      	b.n	800995c <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8009952:	683a      	ldr	r2, [r7, #0]
 8009954:	4904      	ldr	r1, [pc, #16]	@ (8009968 <USBD_FS_ProductStrDescriptor+0x34>)
 8009956:	4805      	ldr	r0, [pc, #20]	@ (800996c <USBD_FS_ProductStrDescriptor+0x38>)
 8009958:	f7ff fdde 	bl	8009518 <USBD_GetString>
  }
  return USBD_StrDesc;
 800995c:	4b02      	ldr	r3, [pc, #8]	@ (8009968 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800995e:	4618      	mov	r0, r3
 8009960:	3708      	adds	r7, #8
 8009962:	46bd      	mov	sp, r7
 8009964:	bd80      	pop	{r7, pc}
 8009966:	bf00      	nop
 8009968:	20001d58 	.word	0x20001d58
 800996c:	0800af4c 	.word	0x0800af4c

08009970 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009970:	b580      	push	{r7, lr}
 8009972:	b082      	sub	sp, #8
 8009974:	af00      	add	r7, sp, #0
 8009976:	4603      	mov	r3, r0
 8009978:	6039      	str	r1, [r7, #0]
 800997a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800997c:	683a      	ldr	r2, [r7, #0]
 800997e:	4904      	ldr	r1, [pc, #16]	@ (8009990 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8009980:	4804      	ldr	r0, [pc, #16]	@ (8009994 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 8009982:	f7ff fdc9 	bl	8009518 <USBD_GetString>
  return USBD_StrDesc;
 8009986:	4b02      	ldr	r3, [pc, #8]	@ (8009990 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8009988:	4618      	mov	r0, r3
 800998a:	3708      	adds	r7, #8
 800998c:	46bd      	mov	sp, r7
 800998e:	bd80      	pop	{r7, pc}
 8009990:	20001d58 	.word	0x20001d58
 8009994:	0800af64 	.word	0x0800af64

08009998 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009998:	b580      	push	{r7, lr}
 800999a:	b082      	sub	sp, #8
 800999c:	af00      	add	r7, sp, #0
 800999e:	4603      	mov	r3, r0
 80099a0:	6039      	str	r1, [r7, #0]
 80099a2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 80099a4:	683b      	ldr	r3, [r7, #0]
 80099a6:	221a      	movs	r2, #26
 80099a8:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 80099aa:	f000 f843 	bl	8009a34 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 80099ae:	4b02      	ldr	r3, [pc, #8]	@ (80099b8 <USBD_FS_SerialStrDescriptor+0x20>)
}
 80099b0:	4618      	mov	r0, r3
 80099b2:	3708      	adds	r7, #8
 80099b4:	46bd      	mov	sp, r7
 80099b6:	bd80      	pop	{r7, pc}
 80099b8:	200000e0 	.word	0x200000e0

080099bc <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80099bc:	b580      	push	{r7, lr}
 80099be:	b082      	sub	sp, #8
 80099c0:	af00      	add	r7, sp, #0
 80099c2:	4603      	mov	r3, r0
 80099c4:	6039      	str	r1, [r7, #0]
 80099c6:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 80099c8:	79fb      	ldrb	r3, [r7, #7]
 80099ca:	2b00      	cmp	r3, #0
 80099cc:	d105      	bne.n	80099da <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 80099ce:	683a      	ldr	r2, [r7, #0]
 80099d0:	4907      	ldr	r1, [pc, #28]	@ (80099f0 <USBD_FS_ConfigStrDescriptor+0x34>)
 80099d2:	4808      	ldr	r0, [pc, #32]	@ (80099f4 <USBD_FS_ConfigStrDescriptor+0x38>)
 80099d4:	f7ff fda0 	bl	8009518 <USBD_GetString>
 80099d8:	e004      	b.n	80099e4 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 80099da:	683a      	ldr	r2, [r7, #0]
 80099dc:	4904      	ldr	r1, [pc, #16]	@ (80099f0 <USBD_FS_ConfigStrDescriptor+0x34>)
 80099de:	4805      	ldr	r0, [pc, #20]	@ (80099f4 <USBD_FS_ConfigStrDescriptor+0x38>)
 80099e0:	f7ff fd9a 	bl	8009518 <USBD_GetString>
  }
  return USBD_StrDesc;
 80099e4:	4b02      	ldr	r3, [pc, #8]	@ (80099f0 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 80099e6:	4618      	mov	r0, r3
 80099e8:	3708      	adds	r7, #8
 80099ea:	46bd      	mov	sp, r7
 80099ec:	bd80      	pop	{r7, pc}
 80099ee:	bf00      	nop
 80099f0:	20001d58 	.word	0x20001d58
 80099f4:	0800af78 	.word	0x0800af78

080099f8 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80099f8:	b580      	push	{r7, lr}
 80099fa:	b082      	sub	sp, #8
 80099fc:	af00      	add	r7, sp, #0
 80099fe:	4603      	mov	r3, r0
 8009a00:	6039      	str	r1, [r7, #0]
 8009a02:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8009a04:	79fb      	ldrb	r3, [r7, #7]
 8009a06:	2b00      	cmp	r3, #0
 8009a08:	d105      	bne.n	8009a16 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8009a0a:	683a      	ldr	r2, [r7, #0]
 8009a0c:	4907      	ldr	r1, [pc, #28]	@ (8009a2c <USBD_FS_InterfaceStrDescriptor+0x34>)
 8009a0e:	4808      	ldr	r0, [pc, #32]	@ (8009a30 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8009a10:	f7ff fd82 	bl	8009518 <USBD_GetString>
 8009a14:	e004      	b.n	8009a20 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8009a16:	683a      	ldr	r2, [r7, #0]
 8009a18:	4904      	ldr	r1, [pc, #16]	@ (8009a2c <USBD_FS_InterfaceStrDescriptor+0x34>)
 8009a1a:	4805      	ldr	r0, [pc, #20]	@ (8009a30 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8009a1c:	f7ff fd7c 	bl	8009518 <USBD_GetString>
  }
  return USBD_StrDesc;
 8009a20:	4b02      	ldr	r3, [pc, #8]	@ (8009a2c <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 8009a22:	4618      	mov	r0, r3
 8009a24:	3708      	adds	r7, #8
 8009a26:	46bd      	mov	sp, r7
 8009a28:	bd80      	pop	{r7, pc}
 8009a2a:	bf00      	nop
 8009a2c:	20001d58 	.word	0x20001d58
 8009a30:	0800af84 	.word	0x0800af84

08009a34 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8009a34:	b580      	push	{r7, lr}
 8009a36:	b084      	sub	sp, #16
 8009a38:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8009a3a:	4b0f      	ldr	r3, [pc, #60]	@ (8009a78 <Get_SerialNum+0x44>)
 8009a3c:	681b      	ldr	r3, [r3, #0]
 8009a3e:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8009a40:	4b0e      	ldr	r3, [pc, #56]	@ (8009a7c <Get_SerialNum+0x48>)
 8009a42:	681b      	ldr	r3, [r3, #0]
 8009a44:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8009a46:	4b0e      	ldr	r3, [pc, #56]	@ (8009a80 <Get_SerialNum+0x4c>)
 8009a48:	681b      	ldr	r3, [r3, #0]
 8009a4a:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8009a4c:	68fa      	ldr	r2, [r7, #12]
 8009a4e:	687b      	ldr	r3, [r7, #4]
 8009a50:	4413      	add	r3, r2
 8009a52:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8009a54:	68fb      	ldr	r3, [r7, #12]
 8009a56:	2b00      	cmp	r3, #0
 8009a58:	d009      	beq.n	8009a6e <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8009a5a:	2208      	movs	r2, #8
 8009a5c:	4909      	ldr	r1, [pc, #36]	@ (8009a84 <Get_SerialNum+0x50>)
 8009a5e:	68f8      	ldr	r0, [r7, #12]
 8009a60:	f000 f814 	bl	8009a8c <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8009a64:	2204      	movs	r2, #4
 8009a66:	4908      	ldr	r1, [pc, #32]	@ (8009a88 <Get_SerialNum+0x54>)
 8009a68:	68b8      	ldr	r0, [r7, #8]
 8009a6a:	f000 f80f 	bl	8009a8c <IntToUnicode>
  }
}
 8009a6e:	bf00      	nop
 8009a70:	3710      	adds	r7, #16
 8009a72:	46bd      	mov	sp, r7
 8009a74:	bd80      	pop	{r7, pc}
 8009a76:	bf00      	nop
 8009a78:	1fff7a10 	.word	0x1fff7a10
 8009a7c:	1fff7a14 	.word	0x1fff7a14
 8009a80:	1fff7a18 	.word	0x1fff7a18
 8009a84:	200000e2 	.word	0x200000e2
 8009a88:	200000f2 	.word	0x200000f2

08009a8c <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8009a8c:	b480      	push	{r7}
 8009a8e:	b087      	sub	sp, #28
 8009a90:	af00      	add	r7, sp, #0
 8009a92:	60f8      	str	r0, [r7, #12]
 8009a94:	60b9      	str	r1, [r7, #8]
 8009a96:	4613      	mov	r3, r2
 8009a98:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8009a9a:	2300      	movs	r3, #0
 8009a9c:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8009a9e:	2300      	movs	r3, #0
 8009aa0:	75fb      	strb	r3, [r7, #23]
 8009aa2:	e027      	b.n	8009af4 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8009aa4:	68fb      	ldr	r3, [r7, #12]
 8009aa6:	0f1b      	lsrs	r3, r3, #28
 8009aa8:	2b09      	cmp	r3, #9
 8009aaa:	d80b      	bhi.n	8009ac4 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8009aac:	68fb      	ldr	r3, [r7, #12]
 8009aae:	0f1b      	lsrs	r3, r3, #28
 8009ab0:	b2da      	uxtb	r2, r3
 8009ab2:	7dfb      	ldrb	r3, [r7, #23]
 8009ab4:	005b      	lsls	r3, r3, #1
 8009ab6:	4619      	mov	r1, r3
 8009ab8:	68bb      	ldr	r3, [r7, #8]
 8009aba:	440b      	add	r3, r1
 8009abc:	3230      	adds	r2, #48	@ 0x30
 8009abe:	b2d2      	uxtb	r2, r2
 8009ac0:	701a      	strb	r2, [r3, #0]
 8009ac2:	e00a      	b.n	8009ada <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8009ac4:	68fb      	ldr	r3, [r7, #12]
 8009ac6:	0f1b      	lsrs	r3, r3, #28
 8009ac8:	b2da      	uxtb	r2, r3
 8009aca:	7dfb      	ldrb	r3, [r7, #23]
 8009acc:	005b      	lsls	r3, r3, #1
 8009ace:	4619      	mov	r1, r3
 8009ad0:	68bb      	ldr	r3, [r7, #8]
 8009ad2:	440b      	add	r3, r1
 8009ad4:	3237      	adds	r2, #55	@ 0x37
 8009ad6:	b2d2      	uxtb	r2, r2
 8009ad8:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8009ada:	68fb      	ldr	r3, [r7, #12]
 8009adc:	011b      	lsls	r3, r3, #4
 8009ade:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8009ae0:	7dfb      	ldrb	r3, [r7, #23]
 8009ae2:	005b      	lsls	r3, r3, #1
 8009ae4:	3301      	adds	r3, #1
 8009ae6:	68ba      	ldr	r2, [r7, #8]
 8009ae8:	4413      	add	r3, r2
 8009aea:	2200      	movs	r2, #0
 8009aec:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8009aee:	7dfb      	ldrb	r3, [r7, #23]
 8009af0:	3301      	adds	r3, #1
 8009af2:	75fb      	strb	r3, [r7, #23]
 8009af4:	7dfa      	ldrb	r2, [r7, #23]
 8009af6:	79fb      	ldrb	r3, [r7, #7]
 8009af8:	429a      	cmp	r2, r3
 8009afa:	d3d3      	bcc.n	8009aa4 <IntToUnicode+0x18>
  }
}
 8009afc:	bf00      	nop
 8009afe:	bf00      	nop
 8009b00:	371c      	adds	r7, #28
 8009b02:	46bd      	mov	sp, r7
 8009b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b08:	4770      	bx	lr
	...

08009b0c <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8009b0c:	b580      	push	{r7, lr}
 8009b0e:	b08a      	sub	sp, #40	@ 0x28
 8009b10:	af00      	add	r7, sp, #0
 8009b12:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009b14:	f107 0314 	add.w	r3, r7, #20
 8009b18:	2200      	movs	r2, #0
 8009b1a:	601a      	str	r2, [r3, #0]
 8009b1c:	605a      	str	r2, [r3, #4]
 8009b1e:	609a      	str	r2, [r3, #8]
 8009b20:	60da      	str	r2, [r3, #12]
 8009b22:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 8009b24:	687b      	ldr	r3, [r7, #4]
 8009b26:	681b      	ldr	r3, [r3, #0]
 8009b28:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009b2c:	d13a      	bne.n	8009ba4 <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8009b2e:	2300      	movs	r3, #0
 8009b30:	613b      	str	r3, [r7, #16]
 8009b32:	4b1e      	ldr	r3, [pc, #120]	@ (8009bac <HAL_PCD_MspInit+0xa0>)
 8009b34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009b36:	4a1d      	ldr	r2, [pc, #116]	@ (8009bac <HAL_PCD_MspInit+0xa0>)
 8009b38:	f043 0301 	orr.w	r3, r3, #1
 8009b3c:	6313      	str	r3, [r2, #48]	@ 0x30
 8009b3e:	4b1b      	ldr	r3, [pc, #108]	@ (8009bac <HAL_PCD_MspInit+0xa0>)
 8009b40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009b42:	f003 0301 	and.w	r3, r3, #1
 8009b46:	613b      	str	r3, [r7, #16]
 8009b48:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8009b4a:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8009b4e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009b50:	2302      	movs	r3, #2
 8009b52:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009b54:	2300      	movs	r3, #0
 8009b56:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8009b58:	2303      	movs	r3, #3
 8009b5a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8009b5c:	230a      	movs	r3, #10
 8009b5e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8009b60:	f107 0314 	add.w	r3, r7, #20
 8009b64:	4619      	mov	r1, r3
 8009b66:	4812      	ldr	r0, [pc, #72]	@ (8009bb0 <HAL_PCD_MspInit+0xa4>)
 8009b68:	f7f8 fd78 	bl	800265c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8009b6c:	4b0f      	ldr	r3, [pc, #60]	@ (8009bac <HAL_PCD_MspInit+0xa0>)
 8009b6e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009b70:	4a0e      	ldr	r2, [pc, #56]	@ (8009bac <HAL_PCD_MspInit+0xa0>)
 8009b72:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009b76:	6353      	str	r3, [r2, #52]	@ 0x34
 8009b78:	2300      	movs	r3, #0
 8009b7a:	60fb      	str	r3, [r7, #12]
 8009b7c:	4b0b      	ldr	r3, [pc, #44]	@ (8009bac <HAL_PCD_MspInit+0xa0>)
 8009b7e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009b80:	4a0a      	ldr	r2, [pc, #40]	@ (8009bac <HAL_PCD_MspInit+0xa0>)
 8009b82:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8009b86:	6453      	str	r3, [r2, #68]	@ 0x44
 8009b88:	4b08      	ldr	r3, [pc, #32]	@ (8009bac <HAL_PCD_MspInit+0xa0>)
 8009b8a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009b8c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8009b90:	60fb      	str	r3, [r7, #12]
 8009b92:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8009b94:	2200      	movs	r2, #0
 8009b96:	2100      	movs	r1, #0
 8009b98:	2043      	movs	r0, #67	@ 0x43
 8009b9a:	f7f8 fc96 	bl	80024ca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8009b9e:	2043      	movs	r0, #67	@ 0x43
 8009ba0:	f7f8 fcaf 	bl	8002502 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8009ba4:	bf00      	nop
 8009ba6:	3728      	adds	r7, #40	@ 0x28
 8009ba8:	46bd      	mov	sp, r7
 8009baa:	bd80      	pop	{r7, pc}
 8009bac:	40023800 	.word	0x40023800
 8009bb0:	40020000 	.word	0x40020000

08009bb4 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009bb4:	b580      	push	{r7, lr}
 8009bb6:	b082      	sub	sp, #8
 8009bb8:	af00      	add	r7, sp, #0
 8009bba:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8009bbc:	687b      	ldr	r3, [r7, #4]
 8009bbe:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 8009bc2:	687b      	ldr	r3, [r7, #4]
 8009bc4:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8009bc8:	4619      	mov	r1, r3
 8009bca:	4610      	mov	r0, r2
 8009bcc:	f7fe fb2d 	bl	800822a <USBD_LL_SetupStage>
}
 8009bd0:	bf00      	nop
 8009bd2:	3708      	adds	r7, #8
 8009bd4:	46bd      	mov	sp, r7
 8009bd6:	bd80      	pop	{r7, pc}

08009bd8 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009bd8:	b580      	push	{r7, lr}
 8009bda:	b082      	sub	sp, #8
 8009bdc:	af00      	add	r7, sp, #0
 8009bde:	6078      	str	r0, [r7, #4]
 8009be0:	460b      	mov	r3, r1
 8009be2:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8009be4:	687b      	ldr	r3, [r7, #4]
 8009be6:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 8009bea:	78fa      	ldrb	r2, [r7, #3]
 8009bec:	6879      	ldr	r1, [r7, #4]
 8009bee:	4613      	mov	r3, r2
 8009bf0:	00db      	lsls	r3, r3, #3
 8009bf2:	4413      	add	r3, r2
 8009bf4:	009b      	lsls	r3, r3, #2
 8009bf6:	440b      	add	r3, r1
 8009bf8:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8009bfc:	681a      	ldr	r2, [r3, #0]
 8009bfe:	78fb      	ldrb	r3, [r7, #3]
 8009c00:	4619      	mov	r1, r3
 8009c02:	f7fe fb67 	bl	80082d4 <USBD_LL_DataOutStage>
}
 8009c06:	bf00      	nop
 8009c08:	3708      	adds	r7, #8
 8009c0a:	46bd      	mov	sp, r7
 8009c0c:	bd80      	pop	{r7, pc}

08009c0e <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009c0e:	b580      	push	{r7, lr}
 8009c10:	b082      	sub	sp, #8
 8009c12:	af00      	add	r7, sp, #0
 8009c14:	6078      	str	r0, [r7, #4]
 8009c16:	460b      	mov	r3, r1
 8009c18:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8009c1a:	687b      	ldr	r3, [r7, #4]
 8009c1c:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 8009c20:	78fa      	ldrb	r2, [r7, #3]
 8009c22:	6879      	ldr	r1, [r7, #4]
 8009c24:	4613      	mov	r3, r2
 8009c26:	00db      	lsls	r3, r3, #3
 8009c28:	4413      	add	r3, r2
 8009c2a:	009b      	lsls	r3, r3, #2
 8009c2c:	440b      	add	r3, r1
 8009c2e:	3320      	adds	r3, #32
 8009c30:	681a      	ldr	r2, [r3, #0]
 8009c32:	78fb      	ldrb	r3, [r7, #3]
 8009c34:	4619      	mov	r1, r3
 8009c36:	f7fe fc09 	bl	800844c <USBD_LL_DataInStage>
}
 8009c3a:	bf00      	nop
 8009c3c:	3708      	adds	r7, #8
 8009c3e:	46bd      	mov	sp, r7
 8009c40:	bd80      	pop	{r7, pc}

08009c42 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009c42:	b580      	push	{r7, lr}
 8009c44:	b082      	sub	sp, #8
 8009c46:	af00      	add	r7, sp, #0
 8009c48:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8009c4a:	687b      	ldr	r3, [r7, #4]
 8009c4c:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8009c50:	4618      	mov	r0, r3
 8009c52:	f7fe fd4d 	bl	80086f0 <USBD_LL_SOF>
}
 8009c56:	bf00      	nop
 8009c58:	3708      	adds	r7, #8
 8009c5a:	46bd      	mov	sp, r7
 8009c5c:	bd80      	pop	{r7, pc}

08009c5e <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009c5e:	b580      	push	{r7, lr}
 8009c60:	b084      	sub	sp, #16
 8009c62:	af00      	add	r7, sp, #0
 8009c64:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8009c66:	2301      	movs	r3, #1
 8009c68:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 8009c6a:	687b      	ldr	r3, [r7, #4]
 8009c6c:	79db      	ldrb	r3, [r3, #7]
 8009c6e:	2b00      	cmp	r3, #0
 8009c70:	d102      	bne.n	8009c78 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 8009c72:	2300      	movs	r3, #0
 8009c74:	73fb      	strb	r3, [r7, #15]
 8009c76:	e008      	b.n	8009c8a <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 8009c78:	687b      	ldr	r3, [r7, #4]
 8009c7a:	79db      	ldrb	r3, [r3, #7]
 8009c7c:	2b02      	cmp	r3, #2
 8009c7e:	d102      	bne.n	8009c86 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 8009c80:	2301      	movs	r3, #1
 8009c82:	73fb      	strb	r3, [r7, #15]
 8009c84:	e001      	b.n	8009c8a <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 8009c86:	f7f7 f8df 	bl	8000e48 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8009c8a:	687b      	ldr	r3, [r7, #4]
 8009c8c:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8009c90:	7bfa      	ldrb	r2, [r7, #15]
 8009c92:	4611      	mov	r1, r2
 8009c94:	4618      	mov	r0, r3
 8009c96:	f7fe fce7 	bl	8008668 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8009c9a:	687b      	ldr	r3, [r7, #4]
 8009c9c:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8009ca0:	4618      	mov	r0, r3
 8009ca2:	f7fe fc8e 	bl	80085c2 <USBD_LL_Reset>
}
 8009ca6:	bf00      	nop
 8009ca8:	3710      	adds	r7, #16
 8009caa:	46bd      	mov	sp, r7
 8009cac:	bd80      	pop	{r7, pc}
	...

08009cb0 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009cb0:	b580      	push	{r7, lr}
 8009cb2:	b082      	sub	sp, #8
 8009cb4:	af00      	add	r7, sp, #0
 8009cb6:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8009cb8:	687b      	ldr	r3, [r7, #4]
 8009cba:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8009cbe:	4618      	mov	r0, r3
 8009cc0:	f7fe fce2 	bl	8008688 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8009cc4:	687b      	ldr	r3, [r7, #4]
 8009cc6:	681b      	ldr	r3, [r3, #0]
 8009cc8:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8009ccc:	681b      	ldr	r3, [r3, #0]
 8009cce:	687a      	ldr	r2, [r7, #4]
 8009cd0:	6812      	ldr	r2, [r2, #0]
 8009cd2:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8009cd6:	f043 0301 	orr.w	r3, r3, #1
 8009cda:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8009cdc:	687b      	ldr	r3, [r7, #4]
 8009cde:	7adb      	ldrb	r3, [r3, #11]
 8009ce0:	2b00      	cmp	r3, #0
 8009ce2:	d005      	beq.n	8009cf0 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8009ce4:	4b04      	ldr	r3, [pc, #16]	@ (8009cf8 <HAL_PCD_SuspendCallback+0x48>)
 8009ce6:	691b      	ldr	r3, [r3, #16]
 8009ce8:	4a03      	ldr	r2, [pc, #12]	@ (8009cf8 <HAL_PCD_SuspendCallback+0x48>)
 8009cea:	f043 0306 	orr.w	r3, r3, #6
 8009cee:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8009cf0:	bf00      	nop
 8009cf2:	3708      	adds	r7, #8
 8009cf4:	46bd      	mov	sp, r7
 8009cf6:	bd80      	pop	{r7, pc}
 8009cf8:	e000ed00 	.word	0xe000ed00

08009cfc <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009cfc:	b580      	push	{r7, lr}
 8009cfe:	b082      	sub	sp, #8
 8009d00:	af00      	add	r7, sp, #0
 8009d02:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8009d04:	687b      	ldr	r3, [r7, #4]
 8009d06:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8009d0a:	4618      	mov	r0, r3
 8009d0c:	f7fe fcd8 	bl	80086c0 <USBD_LL_Resume>
}
 8009d10:	bf00      	nop
 8009d12:	3708      	adds	r7, #8
 8009d14:	46bd      	mov	sp, r7
 8009d16:	bd80      	pop	{r7, pc}

08009d18 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009d18:	b580      	push	{r7, lr}
 8009d1a:	b082      	sub	sp, #8
 8009d1c:	af00      	add	r7, sp, #0
 8009d1e:	6078      	str	r0, [r7, #4]
 8009d20:	460b      	mov	r3, r1
 8009d22:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8009d24:	687b      	ldr	r3, [r7, #4]
 8009d26:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8009d2a:	78fa      	ldrb	r2, [r7, #3]
 8009d2c:	4611      	mov	r1, r2
 8009d2e:	4618      	mov	r0, r3
 8009d30:	f7fe fd30 	bl	8008794 <USBD_LL_IsoOUTIncomplete>
}
 8009d34:	bf00      	nop
 8009d36:	3708      	adds	r7, #8
 8009d38:	46bd      	mov	sp, r7
 8009d3a:	bd80      	pop	{r7, pc}

08009d3c <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009d3c:	b580      	push	{r7, lr}
 8009d3e:	b082      	sub	sp, #8
 8009d40:	af00      	add	r7, sp, #0
 8009d42:	6078      	str	r0, [r7, #4]
 8009d44:	460b      	mov	r3, r1
 8009d46:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8009d48:	687b      	ldr	r3, [r7, #4]
 8009d4a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8009d4e:	78fa      	ldrb	r2, [r7, #3]
 8009d50:	4611      	mov	r1, r2
 8009d52:	4618      	mov	r0, r3
 8009d54:	f7fe fcec 	bl	8008730 <USBD_LL_IsoINIncomplete>
}
 8009d58:	bf00      	nop
 8009d5a:	3708      	adds	r7, #8
 8009d5c:	46bd      	mov	sp, r7
 8009d5e:	bd80      	pop	{r7, pc}

08009d60 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009d60:	b580      	push	{r7, lr}
 8009d62:	b082      	sub	sp, #8
 8009d64:	af00      	add	r7, sp, #0
 8009d66:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8009d68:	687b      	ldr	r3, [r7, #4]
 8009d6a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8009d6e:	4618      	mov	r0, r3
 8009d70:	f7fe fd42 	bl	80087f8 <USBD_LL_DevConnected>
}
 8009d74:	bf00      	nop
 8009d76:	3708      	adds	r7, #8
 8009d78:	46bd      	mov	sp, r7
 8009d7a:	bd80      	pop	{r7, pc}

08009d7c <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009d7c:	b580      	push	{r7, lr}
 8009d7e:	b082      	sub	sp, #8
 8009d80:	af00      	add	r7, sp, #0
 8009d82:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8009d84:	687b      	ldr	r3, [r7, #4]
 8009d86:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8009d8a:	4618      	mov	r0, r3
 8009d8c:	f7fe fd3f 	bl	800880e <USBD_LL_DevDisconnected>
}
 8009d90:	bf00      	nop
 8009d92:	3708      	adds	r7, #8
 8009d94:	46bd      	mov	sp, r7
 8009d96:	bd80      	pop	{r7, pc}

08009d98 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8009d98:	b580      	push	{r7, lr}
 8009d9a:	b082      	sub	sp, #8
 8009d9c:	af00      	add	r7, sp, #0
 8009d9e:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8009da0:	687b      	ldr	r3, [r7, #4]
 8009da2:	781b      	ldrb	r3, [r3, #0]
 8009da4:	2b00      	cmp	r3, #0
 8009da6:	d13c      	bne.n	8009e22 <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 8009da8:	4a20      	ldr	r2, [pc, #128]	@ (8009e2c <USBD_LL_Init+0x94>)
 8009daa:	687b      	ldr	r3, [r7, #4]
 8009dac:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 8009db0:	687b      	ldr	r3, [r7, #4]
 8009db2:	4a1e      	ldr	r2, [pc, #120]	@ (8009e2c <USBD_LL_Init+0x94>)
 8009db4:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8009db8:	4b1c      	ldr	r3, [pc, #112]	@ (8009e2c <USBD_LL_Init+0x94>)
 8009dba:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8009dbe:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8009dc0:	4b1a      	ldr	r3, [pc, #104]	@ (8009e2c <USBD_LL_Init+0x94>)
 8009dc2:	2204      	movs	r2, #4
 8009dc4:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8009dc6:	4b19      	ldr	r3, [pc, #100]	@ (8009e2c <USBD_LL_Init+0x94>)
 8009dc8:	2202      	movs	r2, #2
 8009dca:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8009dcc:	4b17      	ldr	r3, [pc, #92]	@ (8009e2c <USBD_LL_Init+0x94>)
 8009dce:	2200      	movs	r2, #0
 8009dd0:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8009dd2:	4b16      	ldr	r3, [pc, #88]	@ (8009e2c <USBD_LL_Init+0x94>)
 8009dd4:	2202      	movs	r2, #2
 8009dd6:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8009dd8:	4b14      	ldr	r3, [pc, #80]	@ (8009e2c <USBD_LL_Init+0x94>)
 8009dda:	2200      	movs	r2, #0
 8009ddc:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8009dde:	4b13      	ldr	r3, [pc, #76]	@ (8009e2c <USBD_LL_Init+0x94>)
 8009de0:	2200      	movs	r2, #0
 8009de2:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8009de4:	4b11      	ldr	r3, [pc, #68]	@ (8009e2c <USBD_LL_Init+0x94>)
 8009de6:	2200      	movs	r2, #0
 8009de8:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8009dea:	4b10      	ldr	r3, [pc, #64]	@ (8009e2c <USBD_LL_Init+0x94>)
 8009dec:	2200      	movs	r2, #0
 8009dee:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8009df0:	4b0e      	ldr	r3, [pc, #56]	@ (8009e2c <USBD_LL_Init+0x94>)
 8009df2:	2200      	movs	r2, #0
 8009df4:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8009df6:	480d      	ldr	r0, [pc, #52]	@ (8009e2c <USBD_LL_Init+0x94>)
 8009df8:	f7f9 fa83 	bl	8003302 <HAL_PCD_Init>
 8009dfc:	4603      	mov	r3, r0
 8009dfe:	2b00      	cmp	r3, #0
 8009e00:	d001      	beq.n	8009e06 <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 8009e02:	f7f7 f821 	bl	8000e48 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 8009e06:	2180      	movs	r1, #128	@ 0x80
 8009e08:	4808      	ldr	r0, [pc, #32]	@ (8009e2c <USBD_LL_Init+0x94>)
 8009e0a:	f7fa fcb0 	bl	800476e <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 8009e0e:	2240      	movs	r2, #64	@ 0x40
 8009e10:	2100      	movs	r1, #0
 8009e12:	4806      	ldr	r0, [pc, #24]	@ (8009e2c <USBD_LL_Init+0x94>)
 8009e14:	f7fa fc64 	bl	80046e0 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8009e18:	2280      	movs	r2, #128	@ 0x80
 8009e1a:	2101      	movs	r1, #1
 8009e1c:	4803      	ldr	r0, [pc, #12]	@ (8009e2c <USBD_LL_Init+0x94>)
 8009e1e:	f7fa fc5f 	bl	80046e0 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 8009e22:	2300      	movs	r3, #0
}
 8009e24:	4618      	mov	r0, r3
 8009e26:	3708      	adds	r7, #8
 8009e28:	46bd      	mov	sp, r7
 8009e2a:	bd80      	pop	{r7, pc}
 8009e2c:	20001f58 	.word	0x20001f58

08009e30 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8009e30:	b580      	push	{r7, lr}
 8009e32:	b084      	sub	sp, #16
 8009e34:	af00      	add	r7, sp, #0
 8009e36:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009e38:	2300      	movs	r3, #0
 8009e3a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009e3c:	2300      	movs	r3, #0
 8009e3e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8009e40:	687b      	ldr	r3, [r7, #4]
 8009e42:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8009e46:	4618      	mov	r0, r3
 8009e48:	f7f9 fb6a 	bl	8003520 <HAL_PCD_Start>
 8009e4c:	4603      	mov	r3, r0
 8009e4e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009e50:	7bfb      	ldrb	r3, [r7, #15]
 8009e52:	4618      	mov	r0, r3
 8009e54:	f000 f942 	bl	800a0dc <USBD_Get_USB_Status>
 8009e58:	4603      	mov	r3, r0
 8009e5a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009e5c:	7bbb      	ldrb	r3, [r7, #14]
}
 8009e5e:	4618      	mov	r0, r3
 8009e60:	3710      	adds	r7, #16
 8009e62:	46bd      	mov	sp, r7
 8009e64:	bd80      	pop	{r7, pc}

08009e66 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8009e66:	b580      	push	{r7, lr}
 8009e68:	b084      	sub	sp, #16
 8009e6a:	af00      	add	r7, sp, #0
 8009e6c:	6078      	str	r0, [r7, #4]
 8009e6e:	4608      	mov	r0, r1
 8009e70:	4611      	mov	r1, r2
 8009e72:	461a      	mov	r2, r3
 8009e74:	4603      	mov	r3, r0
 8009e76:	70fb      	strb	r3, [r7, #3]
 8009e78:	460b      	mov	r3, r1
 8009e7a:	70bb      	strb	r3, [r7, #2]
 8009e7c:	4613      	mov	r3, r2
 8009e7e:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009e80:	2300      	movs	r3, #0
 8009e82:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009e84:	2300      	movs	r3, #0
 8009e86:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8009e88:	687b      	ldr	r3, [r7, #4]
 8009e8a:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8009e8e:	78bb      	ldrb	r3, [r7, #2]
 8009e90:	883a      	ldrh	r2, [r7, #0]
 8009e92:	78f9      	ldrb	r1, [r7, #3]
 8009e94:	f7fa f83e 	bl	8003f14 <HAL_PCD_EP_Open>
 8009e98:	4603      	mov	r3, r0
 8009e9a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009e9c:	7bfb      	ldrb	r3, [r7, #15]
 8009e9e:	4618      	mov	r0, r3
 8009ea0:	f000 f91c 	bl	800a0dc <USBD_Get_USB_Status>
 8009ea4:	4603      	mov	r3, r0
 8009ea6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009ea8:	7bbb      	ldrb	r3, [r7, #14]
}
 8009eaa:	4618      	mov	r0, r3
 8009eac:	3710      	adds	r7, #16
 8009eae:	46bd      	mov	sp, r7
 8009eb0:	bd80      	pop	{r7, pc}

08009eb2 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009eb2:	b580      	push	{r7, lr}
 8009eb4:	b084      	sub	sp, #16
 8009eb6:	af00      	add	r7, sp, #0
 8009eb8:	6078      	str	r0, [r7, #4]
 8009eba:	460b      	mov	r3, r1
 8009ebc:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009ebe:	2300      	movs	r3, #0
 8009ec0:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009ec2:	2300      	movs	r3, #0
 8009ec4:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8009ec6:	687b      	ldr	r3, [r7, #4]
 8009ec8:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8009ecc:	78fa      	ldrb	r2, [r7, #3]
 8009ece:	4611      	mov	r1, r2
 8009ed0:	4618      	mov	r0, r3
 8009ed2:	f7fa f889 	bl	8003fe8 <HAL_PCD_EP_Close>
 8009ed6:	4603      	mov	r3, r0
 8009ed8:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009eda:	7bfb      	ldrb	r3, [r7, #15]
 8009edc:	4618      	mov	r0, r3
 8009ede:	f000 f8fd 	bl	800a0dc <USBD_Get_USB_Status>
 8009ee2:	4603      	mov	r3, r0
 8009ee4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009ee6:	7bbb      	ldrb	r3, [r7, #14]
}
 8009ee8:	4618      	mov	r0, r3
 8009eea:	3710      	adds	r7, #16
 8009eec:	46bd      	mov	sp, r7
 8009eee:	bd80      	pop	{r7, pc}

08009ef0 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009ef0:	b580      	push	{r7, lr}
 8009ef2:	b084      	sub	sp, #16
 8009ef4:	af00      	add	r7, sp, #0
 8009ef6:	6078      	str	r0, [r7, #4]
 8009ef8:	460b      	mov	r3, r1
 8009efa:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009efc:	2300      	movs	r3, #0
 8009efe:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009f00:	2300      	movs	r3, #0
 8009f02:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8009f04:	687b      	ldr	r3, [r7, #4]
 8009f06:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8009f0a:	78fa      	ldrb	r2, [r7, #3]
 8009f0c:	4611      	mov	r1, r2
 8009f0e:	4618      	mov	r0, r3
 8009f10:	f7fa f941 	bl	8004196 <HAL_PCD_EP_SetStall>
 8009f14:	4603      	mov	r3, r0
 8009f16:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009f18:	7bfb      	ldrb	r3, [r7, #15]
 8009f1a:	4618      	mov	r0, r3
 8009f1c:	f000 f8de 	bl	800a0dc <USBD_Get_USB_Status>
 8009f20:	4603      	mov	r3, r0
 8009f22:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009f24:	7bbb      	ldrb	r3, [r7, #14]
}
 8009f26:	4618      	mov	r0, r3
 8009f28:	3710      	adds	r7, #16
 8009f2a:	46bd      	mov	sp, r7
 8009f2c:	bd80      	pop	{r7, pc}

08009f2e <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009f2e:	b580      	push	{r7, lr}
 8009f30:	b084      	sub	sp, #16
 8009f32:	af00      	add	r7, sp, #0
 8009f34:	6078      	str	r0, [r7, #4]
 8009f36:	460b      	mov	r3, r1
 8009f38:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009f3a:	2300      	movs	r3, #0
 8009f3c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009f3e:	2300      	movs	r3, #0
 8009f40:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8009f42:	687b      	ldr	r3, [r7, #4]
 8009f44:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8009f48:	78fa      	ldrb	r2, [r7, #3]
 8009f4a:	4611      	mov	r1, r2
 8009f4c:	4618      	mov	r0, r3
 8009f4e:	f7fa f985 	bl	800425c <HAL_PCD_EP_ClrStall>
 8009f52:	4603      	mov	r3, r0
 8009f54:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009f56:	7bfb      	ldrb	r3, [r7, #15]
 8009f58:	4618      	mov	r0, r3
 8009f5a:	f000 f8bf 	bl	800a0dc <USBD_Get_USB_Status>
 8009f5e:	4603      	mov	r3, r0
 8009f60:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009f62:	7bbb      	ldrb	r3, [r7, #14]
}
 8009f64:	4618      	mov	r0, r3
 8009f66:	3710      	adds	r7, #16
 8009f68:	46bd      	mov	sp, r7
 8009f6a:	bd80      	pop	{r7, pc}

08009f6c <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009f6c:	b480      	push	{r7}
 8009f6e:	b085      	sub	sp, #20
 8009f70:	af00      	add	r7, sp, #0
 8009f72:	6078      	str	r0, [r7, #4]
 8009f74:	460b      	mov	r3, r1
 8009f76:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8009f78:	687b      	ldr	r3, [r7, #4]
 8009f7a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8009f7e:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8009f80:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8009f84:	2b00      	cmp	r3, #0
 8009f86:	da0b      	bge.n	8009fa0 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8009f88:	78fb      	ldrb	r3, [r7, #3]
 8009f8a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8009f8e:	68f9      	ldr	r1, [r7, #12]
 8009f90:	4613      	mov	r3, r2
 8009f92:	00db      	lsls	r3, r3, #3
 8009f94:	4413      	add	r3, r2
 8009f96:	009b      	lsls	r3, r3, #2
 8009f98:	440b      	add	r3, r1
 8009f9a:	3316      	adds	r3, #22
 8009f9c:	781b      	ldrb	r3, [r3, #0]
 8009f9e:	e00b      	b.n	8009fb8 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8009fa0:	78fb      	ldrb	r3, [r7, #3]
 8009fa2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8009fa6:	68f9      	ldr	r1, [r7, #12]
 8009fa8:	4613      	mov	r3, r2
 8009faa:	00db      	lsls	r3, r3, #3
 8009fac:	4413      	add	r3, r2
 8009fae:	009b      	lsls	r3, r3, #2
 8009fb0:	440b      	add	r3, r1
 8009fb2:	f203 2356 	addw	r3, r3, #598	@ 0x256
 8009fb6:	781b      	ldrb	r3, [r3, #0]
  }
}
 8009fb8:	4618      	mov	r0, r3
 8009fba:	3714      	adds	r7, #20
 8009fbc:	46bd      	mov	sp, r7
 8009fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fc2:	4770      	bx	lr

08009fc4 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8009fc4:	b580      	push	{r7, lr}
 8009fc6:	b084      	sub	sp, #16
 8009fc8:	af00      	add	r7, sp, #0
 8009fca:	6078      	str	r0, [r7, #4]
 8009fcc:	460b      	mov	r3, r1
 8009fce:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009fd0:	2300      	movs	r3, #0
 8009fd2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009fd4:	2300      	movs	r3, #0
 8009fd6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8009fd8:	687b      	ldr	r3, [r7, #4]
 8009fda:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8009fde:	78fa      	ldrb	r2, [r7, #3]
 8009fe0:	4611      	mov	r1, r2
 8009fe2:	4618      	mov	r0, r3
 8009fe4:	f7f9 ff72 	bl	8003ecc <HAL_PCD_SetAddress>
 8009fe8:	4603      	mov	r3, r0
 8009fea:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009fec:	7bfb      	ldrb	r3, [r7, #15]
 8009fee:	4618      	mov	r0, r3
 8009ff0:	f000 f874 	bl	800a0dc <USBD_Get_USB_Status>
 8009ff4:	4603      	mov	r3, r0
 8009ff6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009ff8:	7bbb      	ldrb	r3, [r7, #14]
}
 8009ffa:	4618      	mov	r0, r3
 8009ffc:	3710      	adds	r7, #16
 8009ffe:	46bd      	mov	sp, r7
 800a000:	bd80      	pop	{r7, pc}

0800a002 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800a002:	b580      	push	{r7, lr}
 800a004:	b086      	sub	sp, #24
 800a006:	af00      	add	r7, sp, #0
 800a008:	60f8      	str	r0, [r7, #12]
 800a00a:	607a      	str	r2, [r7, #4]
 800a00c:	603b      	str	r3, [r7, #0]
 800a00e:	460b      	mov	r3, r1
 800a010:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a012:	2300      	movs	r3, #0
 800a014:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a016:	2300      	movs	r3, #0
 800a018:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800a01a:	68fb      	ldr	r3, [r7, #12]
 800a01c:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800a020:	7af9      	ldrb	r1, [r7, #11]
 800a022:	683b      	ldr	r3, [r7, #0]
 800a024:	687a      	ldr	r2, [r7, #4]
 800a026:	f7fa f87c 	bl	8004122 <HAL_PCD_EP_Transmit>
 800a02a:	4603      	mov	r3, r0
 800a02c:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a02e:	7dfb      	ldrb	r3, [r7, #23]
 800a030:	4618      	mov	r0, r3
 800a032:	f000 f853 	bl	800a0dc <USBD_Get_USB_Status>
 800a036:	4603      	mov	r3, r0
 800a038:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800a03a:	7dbb      	ldrb	r3, [r7, #22]
}
 800a03c:	4618      	mov	r0, r3
 800a03e:	3718      	adds	r7, #24
 800a040:	46bd      	mov	sp, r7
 800a042:	bd80      	pop	{r7, pc}

0800a044 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800a044:	b580      	push	{r7, lr}
 800a046:	b086      	sub	sp, #24
 800a048:	af00      	add	r7, sp, #0
 800a04a:	60f8      	str	r0, [r7, #12]
 800a04c:	607a      	str	r2, [r7, #4]
 800a04e:	603b      	str	r3, [r7, #0]
 800a050:	460b      	mov	r3, r1
 800a052:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a054:	2300      	movs	r3, #0
 800a056:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a058:	2300      	movs	r3, #0
 800a05a:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800a05c:	68fb      	ldr	r3, [r7, #12]
 800a05e:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800a062:	7af9      	ldrb	r1, [r7, #11]
 800a064:	683b      	ldr	r3, [r7, #0]
 800a066:	687a      	ldr	r2, [r7, #4]
 800a068:	f7fa f808 	bl	800407c <HAL_PCD_EP_Receive>
 800a06c:	4603      	mov	r3, r0
 800a06e:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a070:	7dfb      	ldrb	r3, [r7, #23]
 800a072:	4618      	mov	r0, r3
 800a074:	f000 f832 	bl	800a0dc <USBD_Get_USB_Status>
 800a078:	4603      	mov	r3, r0
 800a07a:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800a07c:	7dbb      	ldrb	r3, [r7, #22]
}
 800a07e:	4618      	mov	r0, r3
 800a080:	3718      	adds	r7, #24
 800a082:	46bd      	mov	sp, r7
 800a084:	bd80      	pop	{r7, pc}

0800a086 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a086:	b580      	push	{r7, lr}
 800a088:	b082      	sub	sp, #8
 800a08a:	af00      	add	r7, sp, #0
 800a08c:	6078      	str	r0, [r7, #4]
 800a08e:	460b      	mov	r3, r1
 800a090:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800a092:	687b      	ldr	r3, [r7, #4]
 800a094:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800a098:	78fa      	ldrb	r2, [r7, #3]
 800a09a:	4611      	mov	r1, r2
 800a09c:	4618      	mov	r0, r3
 800a09e:	f7fa f828 	bl	80040f2 <HAL_PCD_EP_GetRxCount>
 800a0a2:	4603      	mov	r3, r0
}
 800a0a4:	4618      	mov	r0, r3
 800a0a6:	3708      	adds	r7, #8
 800a0a8:	46bd      	mov	sp, r7
 800a0aa:	bd80      	pop	{r7, pc}

0800a0ac <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800a0ac:	b480      	push	{r7}
 800a0ae:	b083      	sub	sp, #12
 800a0b0:	af00      	add	r7, sp, #0
 800a0b2:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800a0b4:	4b03      	ldr	r3, [pc, #12]	@ (800a0c4 <USBD_static_malloc+0x18>)
}
 800a0b6:	4618      	mov	r0, r3
 800a0b8:	370c      	adds	r7, #12
 800a0ba:	46bd      	mov	sp, r7
 800a0bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0c0:	4770      	bx	lr
 800a0c2:	bf00      	nop
 800a0c4:	2000243c 	.word	0x2000243c

0800a0c8 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800a0c8:	b480      	push	{r7}
 800a0ca:	b083      	sub	sp, #12
 800a0cc:	af00      	add	r7, sp, #0
 800a0ce:	6078      	str	r0, [r7, #4]

}
 800a0d0:	bf00      	nop
 800a0d2:	370c      	adds	r7, #12
 800a0d4:	46bd      	mov	sp, r7
 800a0d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0da:	4770      	bx	lr

0800a0dc <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800a0dc:	b480      	push	{r7}
 800a0de:	b085      	sub	sp, #20
 800a0e0:	af00      	add	r7, sp, #0
 800a0e2:	4603      	mov	r3, r0
 800a0e4:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a0e6:	2300      	movs	r3, #0
 800a0e8:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800a0ea:	79fb      	ldrb	r3, [r7, #7]
 800a0ec:	2b03      	cmp	r3, #3
 800a0ee:	d817      	bhi.n	800a120 <USBD_Get_USB_Status+0x44>
 800a0f0:	a201      	add	r2, pc, #4	@ (adr r2, 800a0f8 <USBD_Get_USB_Status+0x1c>)
 800a0f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a0f6:	bf00      	nop
 800a0f8:	0800a109 	.word	0x0800a109
 800a0fc:	0800a10f 	.word	0x0800a10f
 800a100:	0800a115 	.word	0x0800a115
 800a104:	0800a11b 	.word	0x0800a11b
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800a108:	2300      	movs	r3, #0
 800a10a:	73fb      	strb	r3, [r7, #15]
    break;
 800a10c:	e00b      	b.n	800a126 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800a10e:	2303      	movs	r3, #3
 800a110:	73fb      	strb	r3, [r7, #15]
    break;
 800a112:	e008      	b.n	800a126 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800a114:	2301      	movs	r3, #1
 800a116:	73fb      	strb	r3, [r7, #15]
    break;
 800a118:	e005      	b.n	800a126 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800a11a:	2303      	movs	r3, #3
 800a11c:	73fb      	strb	r3, [r7, #15]
    break;
 800a11e:	e002      	b.n	800a126 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800a120:	2303      	movs	r3, #3
 800a122:	73fb      	strb	r3, [r7, #15]
    break;
 800a124:	bf00      	nop
  }
  return usb_status;
 800a126:	7bfb      	ldrb	r3, [r7, #15]
}
 800a128:	4618      	mov	r0, r3
 800a12a:	3714      	adds	r7, #20
 800a12c:	46bd      	mov	sp, r7
 800a12e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a132:	4770      	bx	lr

0800a134 <sniprintf>:
 800a134:	b40c      	push	{r2, r3}
 800a136:	b530      	push	{r4, r5, lr}
 800a138:	4b17      	ldr	r3, [pc, #92]	@ (800a198 <sniprintf+0x64>)
 800a13a:	1e0c      	subs	r4, r1, #0
 800a13c:	681d      	ldr	r5, [r3, #0]
 800a13e:	b09d      	sub	sp, #116	@ 0x74
 800a140:	da08      	bge.n	800a154 <sniprintf+0x20>
 800a142:	238b      	movs	r3, #139	@ 0x8b
 800a144:	602b      	str	r3, [r5, #0]
 800a146:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a14a:	b01d      	add	sp, #116	@ 0x74
 800a14c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800a150:	b002      	add	sp, #8
 800a152:	4770      	bx	lr
 800a154:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800a158:	f8ad 3014 	strh.w	r3, [sp, #20]
 800a15c:	bf14      	ite	ne
 800a15e:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 800a162:	4623      	moveq	r3, r4
 800a164:	9304      	str	r3, [sp, #16]
 800a166:	9307      	str	r3, [sp, #28]
 800a168:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800a16c:	9002      	str	r0, [sp, #8]
 800a16e:	9006      	str	r0, [sp, #24]
 800a170:	f8ad 3016 	strh.w	r3, [sp, #22]
 800a174:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800a176:	ab21      	add	r3, sp, #132	@ 0x84
 800a178:	a902      	add	r1, sp, #8
 800a17a:	4628      	mov	r0, r5
 800a17c:	9301      	str	r3, [sp, #4]
 800a17e:	f000 f99d 	bl	800a4bc <_svfiprintf_r>
 800a182:	1c43      	adds	r3, r0, #1
 800a184:	bfbc      	itt	lt
 800a186:	238b      	movlt	r3, #139	@ 0x8b
 800a188:	602b      	strlt	r3, [r5, #0]
 800a18a:	2c00      	cmp	r4, #0
 800a18c:	d0dd      	beq.n	800a14a <sniprintf+0x16>
 800a18e:	9b02      	ldr	r3, [sp, #8]
 800a190:	2200      	movs	r2, #0
 800a192:	701a      	strb	r2, [r3, #0]
 800a194:	e7d9      	b.n	800a14a <sniprintf+0x16>
 800a196:	bf00      	nop
 800a198:	200000fc 	.word	0x200000fc

0800a19c <memset>:
 800a19c:	4402      	add	r2, r0
 800a19e:	4603      	mov	r3, r0
 800a1a0:	4293      	cmp	r3, r2
 800a1a2:	d100      	bne.n	800a1a6 <memset+0xa>
 800a1a4:	4770      	bx	lr
 800a1a6:	f803 1b01 	strb.w	r1, [r3], #1
 800a1aa:	e7f9      	b.n	800a1a0 <memset+0x4>

0800a1ac <__libc_init_array>:
 800a1ac:	b570      	push	{r4, r5, r6, lr}
 800a1ae:	4d0d      	ldr	r5, [pc, #52]	@ (800a1e4 <__libc_init_array+0x38>)
 800a1b0:	4c0d      	ldr	r4, [pc, #52]	@ (800a1e8 <__libc_init_array+0x3c>)
 800a1b2:	1b64      	subs	r4, r4, r5
 800a1b4:	10a4      	asrs	r4, r4, #2
 800a1b6:	2600      	movs	r6, #0
 800a1b8:	42a6      	cmp	r6, r4
 800a1ba:	d109      	bne.n	800a1d0 <__libc_init_array+0x24>
 800a1bc:	4d0b      	ldr	r5, [pc, #44]	@ (800a1ec <__libc_init_array+0x40>)
 800a1be:	4c0c      	ldr	r4, [pc, #48]	@ (800a1f0 <__libc_init_array+0x44>)
 800a1c0:	f000 fc74 	bl	800aaac <_init>
 800a1c4:	1b64      	subs	r4, r4, r5
 800a1c6:	10a4      	asrs	r4, r4, #2
 800a1c8:	2600      	movs	r6, #0
 800a1ca:	42a6      	cmp	r6, r4
 800a1cc:	d105      	bne.n	800a1da <__libc_init_array+0x2e>
 800a1ce:	bd70      	pop	{r4, r5, r6, pc}
 800a1d0:	f855 3b04 	ldr.w	r3, [r5], #4
 800a1d4:	4798      	blx	r3
 800a1d6:	3601      	adds	r6, #1
 800a1d8:	e7ee      	b.n	800a1b8 <__libc_init_array+0xc>
 800a1da:	f855 3b04 	ldr.w	r3, [r5], #4
 800a1de:	4798      	blx	r3
 800a1e0:	3601      	adds	r6, #1
 800a1e2:	e7f2      	b.n	800a1ca <__libc_init_array+0x1e>
 800a1e4:	0800b1b0 	.word	0x0800b1b0
 800a1e8:	0800b1b0 	.word	0x0800b1b0
 800a1ec:	0800b1b0 	.word	0x0800b1b0
 800a1f0:	0800b1b4 	.word	0x0800b1b4

0800a1f4 <__retarget_lock_acquire_recursive>:
 800a1f4:	4770      	bx	lr

0800a1f6 <__retarget_lock_release_recursive>:
 800a1f6:	4770      	bx	lr

0800a1f8 <memcpy>:
 800a1f8:	440a      	add	r2, r1
 800a1fa:	4291      	cmp	r1, r2
 800a1fc:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800a200:	d100      	bne.n	800a204 <memcpy+0xc>
 800a202:	4770      	bx	lr
 800a204:	b510      	push	{r4, lr}
 800a206:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a20a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a20e:	4291      	cmp	r1, r2
 800a210:	d1f9      	bne.n	800a206 <memcpy+0xe>
 800a212:	bd10      	pop	{r4, pc}

0800a214 <_free_r>:
 800a214:	b538      	push	{r3, r4, r5, lr}
 800a216:	4605      	mov	r5, r0
 800a218:	2900      	cmp	r1, #0
 800a21a:	d041      	beq.n	800a2a0 <_free_r+0x8c>
 800a21c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a220:	1f0c      	subs	r4, r1, #4
 800a222:	2b00      	cmp	r3, #0
 800a224:	bfb8      	it	lt
 800a226:	18e4      	addlt	r4, r4, r3
 800a228:	f000 f8e0 	bl	800a3ec <__malloc_lock>
 800a22c:	4a1d      	ldr	r2, [pc, #116]	@ (800a2a4 <_free_r+0x90>)
 800a22e:	6813      	ldr	r3, [r2, #0]
 800a230:	b933      	cbnz	r3, 800a240 <_free_r+0x2c>
 800a232:	6063      	str	r3, [r4, #4]
 800a234:	6014      	str	r4, [r2, #0]
 800a236:	4628      	mov	r0, r5
 800a238:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a23c:	f000 b8dc 	b.w	800a3f8 <__malloc_unlock>
 800a240:	42a3      	cmp	r3, r4
 800a242:	d908      	bls.n	800a256 <_free_r+0x42>
 800a244:	6820      	ldr	r0, [r4, #0]
 800a246:	1821      	adds	r1, r4, r0
 800a248:	428b      	cmp	r3, r1
 800a24a:	bf01      	itttt	eq
 800a24c:	6819      	ldreq	r1, [r3, #0]
 800a24e:	685b      	ldreq	r3, [r3, #4]
 800a250:	1809      	addeq	r1, r1, r0
 800a252:	6021      	streq	r1, [r4, #0]
 800a254:	e7ed      	b.n	800a232 <_free_r+0x1e>
 800a256:	461a      	mov	r2, r3
 800a258:	685b      	ldr	r3, [r3, #4]
 800a25a:	b10b      	cbz	r3, 800a260 <_free_r+0x4c>
 800a25c:	42a3      	cmp	r3, r4
 800a25e:	d9fa      	bls.n	800a256 <_free_r+0x42>
 800a260:	6811      	ldr	r1, [r2, #0]
 800a262:	1850      	adds	r0, r2, r1
 800a264:	42a0      	cmp	r0, r4
 800a266:	d10b      	bne.n	800a280 <_free_r+0x6c>
 800a268:	6820      	ldr	r0, [r4, #0]
 800a26a:	4401      	add	r1, r0
 800a26c:	1850      	adds	r0, r2, r1
 800a26e:	4283      	cmp	r3, r0
 800a270:	6011      	str	r1, [r2, #0]
 800a272:	d1e0      	bne.n	800a236 <_free_r+0x22>
 800a274:	6818      	ldr	r0, [r3, #0]
 800a276:	685b      	ldr	r3, [r3, #4]
 800a278:	6053      	str	r3, [r2, #4]
 800a27a:	4408      	add	r0, r1
 800a27c:	6010      	str	r0, [r2, #0]
 800a27e:	e7da      	b.n	800a236 <_free_r+0x22>
 800a280:	d902      	bls.n	800a288 <_free_r+0x74>
 800a282:	230c      	movs	r3, #12
 800a284:	602b      	str	r3, [r5, #0]
 800a286:	e7d6      	b.n	800a236 <_free_r+0x22>
 800a288:	6820      	ldr	r0, [r4, #0]
 800a28a:	1821      	adds	r1, r4, r0
 800a28c:	428b      	cmp	r3, r1
 800a28e:	bf04      	itt	eq
 800a290:	6819      	ldreq	r1, [r3, #0]
 800a292:	685b      	ldreq	r3, [r3, #4]
 800a294:	6063      	str	r3, [r4, #4]
 800a296:	bf04      	itt	eq
 800a298:	1809      	addeq	r1, r1, r0
 800a29a:	6021      	streq	r1, [r4, #0]
 800a29c:	6054      	str	r4, [r2, #4]
 800a29e:	e7ca      	b.n	800a236 <_free_r+0x22>
 800a2a0:	bd38      	pop	{r3, r4, r5, pc}
 800a2a2:	bf00      	nop
 800a2a4:	200027a0 	.word	0x200027a0

0800a2a8 <sbrk_aligned>:
 800a2a8:	b570      	push	{r4, r5, r6, lr}
 800a2aa:	4e0f      	ldr	r6, [pc, #60]	@ (800a2e8 <sbrk_aligned+0x40>)
 800a2ac:	460c      	mov	r4, r1
 800a2ae:	6831      	ldr	r1, [r6, #0]
 800a2b0:	4605      	mov	r5, r0
 800a2b2:	b911      	cbnz	r1, 800a2ba <sbrk_aligned+0x12>
 800a2b4:	f000 fba6 	bl	800aa04 <_sbrk_r>
 800a2b8:	6030      	str	r0, [r6, #0]
 800a2ba:	4621      	mov	r1, r4
 800a2bc:	4628      	mov	r0, r5
 800a2be:	f000 fba1 	bl	800aa04 <_sbrk_r>
 800a2c2:	1c43      	adds	r3, r0, #1
 800a2c4:	d103      	bne.n	800a2ce <sbrk_aligned+0x26>
 800a2c6:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800a2ca:	4620      	mov	r0, r4
 800a2cc:	bd70      	pop	{r4, r5, r6, pc}
 800a2ce:	1cc4      	adds	r4, r0, #3
 800a2d0:	f024 0403 	bic.w	r4, r4, #3
 800a2d4:	42a0      	cmp	r0, r4
 800a2d6:	d0f8      	beq.n	800a2ca <sbrk_aligned+0x22>
 800a2d8:	1a21      	subs	r1, r4, r0
 800a2da:	4628      	mov	r0, r5
 800a2dc:	f000 fb92 	bl	800aa04 <_sbrk_r>
 800a2e0:	3001      	adds	r0, #1
 800a2e2:	d1f2      	bne.n	800a2ca <sbrk_aligned+0x22>
 800a2e4:	e7ef      	b.n	800a2c6 <sbrk_aligned+0x1e>
 800a2e6:	bf00      	nop
 800a2e8:	2000279c 	.word	0x2000279c

0800a2ec <_malloc_r>:
 800a2ec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a2f0:	1ccd      	adds	r5, r1, #3
 800a2f2:	f025 0503 	bic.w	r5, r5, #3
 800a2f6:	3508      	adds	r5, #8
 800a2f8:	2d0c      	cmp	r5, #12
 800a2fa:	bf38      	it	cc
 800a2fc:	250c      	movcc	r5, #12
 800a2fe:	2d00      	cmp	r5, #0
 800a300:	4606      	mov	r6, r0
 800a302:	db01      	blt.n	800a308 <_malloc_r+0x1c>
 800a304:	42a9      	cmp	r1, r5
 800a306:	d904      	bls.n	800a312 <_malloc_r+0x26>
 800a308:	230c      	movs	r3, #12
 800a30a:	6033      	str	r3, [r6, #0]
 800a30c:	2000      	movs	r0, #0
 800a30e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a312:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800a3e8 <_malloc_r+0xfc>
 800a316:	f000 f869 	bl	800a3ec <__malloc_lock>
 800a31a:	f8d8 3000 	ldr.w	r3, [r8]
 800a31e:	461c      	mov	r4, r3
 800a320:	bb44      	cbnz	r4, 800a374 <_malloc_r+0x88>
 800a322:	4629      	mov	r1, r5
 800a324:	4630      	mov	r0, r6
 800a326:	f7ff ffbf 	bl	800a2a8 <sbrk_aligned>
 800a32a:	1c43      	adds	r3, r0, #1
 800a32c:	4604      	mov	r4, r0
 800a32e:	d158      	bne.n	800a3e2 <_malloc_r+0xf6>
 800a330:	f8d8 4000 	ldr.w	r4, [r8]
 800a334:	4627      	mov	r7, r4
 800a336:	2f00      	cmp	r7, #0
 800a338:	d143      	bne.n	800a3c2 <_malloc_r+0xd6>
 800a33a:	2c00      	cmp	r4, #0
 800a33c:	d04b      	beq.n	800a3d6 <_malloc_r+0xea>
 800a33e:	6823      	ldr	r3, [r4, #0]
 800a340:	4639      	mov	r1, r7
 800a342:	4630      	mov	r0, r6
 800a344:	eb04 0903 	add.w	r9, r4, r3
 800a348:	f000 fb5c 	bl	800aa04 <_sbrk_r>
 800a34c:	4581      	cmp	r9, r0
 800a34e:	d142      	bne.n	800a3d6 <_malloc_r+0xea>
 800a350:	6821      	ldr	r1, [r4, #0]
 800a352:	1a6d      	subs	r5, r5, r1
 800a354:	4629      	mov	r1, r5
 800a356:	4630      	mov	r0, r6
 800a358:	f7ff ffa6 	bl	800a2a8 <sbrk_aligned>
 800a35c:	3001      	adds	r0, #1
 800a35e:	d03a      	beq.n	800a3d6 <_malloc_r+0xea>
 800a360:	6823      	ldr	r3, [r4, #0]
 800a362:	442b      	add	r3, r5
 800a364:	6023      	str	r3, [r4, #0]
 800a366:	f8d8 3000 	ldr.w	r3, [r8]
 800a36a:	685a      	ldr	r2, [r3, #4]
 800a36c:	bb62      	cbnz	r2, 800a3c8 <_malloc_r+0xdc>
 800a36e:	f8c8 7000 	str.w	r7, [r8]
 800a372:	e00f      	b.n	800a394 <_malloc_r+0xa8>
 800a374:	6822      	ldr	r2, [r4, #0]
 800a376:	1b52      	subs	r2, r2, r5
 800a378:	d420      	bmi.n	800a3bc <_malloc_r+0xd0>
 800a37a:	2a0b      	cmp	r2, #11
 800a37c:	d917      	bls.n	800a3ae <_malloc_r+0xc2>
 800a37e:	1961      	adds	r1, r4, r5
 800a380:	42a3      	cmp	r3, r4
 800a382:	6025      	str	r5, [r4, #0]
 800a384:	bf18      	it	ne
 800a386:	6059      	strne	r1, [r3, #4]
 800a388:	6863      	ldr	r3, [r4, #4]
 800a38a:	bf08      	it	eq
 800a38c:	f8c8 1000 	streq.w	r1, [r8]
 800a390:	5162      	str	r2, [r4, r5]
 800a392:	604b      	str	r3, [r1, #4]
 800a394:	4630      	mov	r0, r6
 800a396:	f000 f82f 	bl	800a3f8 <__malloc_unlock>
 800a39a:	f104 000b 	add.w	r0, r4, #11
 800a39e:	1d23      	adds	r3, r4, #4
 800a3a0:	f020 0007 	bic.w	r0, r0, #7
 800a3a4:	1ac2      	subs	r2, r0, r3
 800a3a6:	bf1c      	itt	ne
 800a3a8:	1a1b      	subne	r3, r3, r0
 800a3aa:	50a3      	strne	r3, [r4, r2]
 800a3ac:	e7af      	b.n	800a30e <_malloc_r+0x22>
 800a3ae:	6862      	ldr	r2, [r4, #4]
 800a3b0:	42a3      	cmp	r3, r4
 800a3b2:	bf0c      	ite	eq
 800a3b4:	f8c8 2000 	streq.w	r2, [r8]
 800a3b8:	605a      	strne	r2, [r3, #4]
 800a3ba:	e7eb      	b.n	800a394 <_malloc_r+0xa8>
 800a3bc:	4623      	mov	r3, r4
 800a3be:	6864      	ldr	r4, [r4, #4]
 800a3c0:	e7ae      	b.n	800a320 <_malloc_r+0x34>
 800a3c2:	463c      	mov	r4, r7
 800a3c4:	687f      	ldr	r7, [r7, #4]
 800a3c6:	e7b6      	b.n	800a336 <_malloc_r+0x4a>
 800a3c8:	461a      	mov	r2, r3
 800a3ca:	685b      	ldr	r3, [r3, #4]
 800a3cc:	42a3      	cmp	r3, r4
 800a3ce:	d1fb      	bne.n	800a3c8 <_malloc_r+0xdc>
 800a3d0:	2300      	movs	r3, #0
 800a3d2:	6053      	str	r3, [r2, #4]
 800a3d4:	e7de      	b.n	800a394 <_malloc_r+0xa8>
 800a3d6:	230c      	movs	r3, #12
 800a3d8:	6033      	str	r3, [r6, #0]
 800a3da:	4630      	mov	r0, r6
 800a3dc:	f000 f80c 	bl	800a3f8 <__malloc_unlock>
 800a3e0:	e794      	b.n	800a30c <_malloc_r+0x20>
 800a3e2:	6005      	str	r5, [r0, #0]
 800a3e4:	e7d6      	b.n	800a394 <_malloc_r+0xa8>
 800a3e6:	bf00      	nop
 800a3e8:	200027a0 	.word	0x200027a0

0800a3ec <__malloc_lock>:
 800a3ec:	4801      	ldr	r0, [pc, #4]	@ (800a3f4 <__malloc_lock+0x8>)
 800a3ee:	f7ff bf01 	b.w	800a1f4 <__retarget_lock_acquire_recursive>
 800a3f2:	bf00      	nop
 800a3f4:	20002798 	.word	0x20002798

0800a3f8 <__malloc_unlock>:
 800a3f8:	4801      	ldr	r0, [pc, #4]	@ (800a400 <__malloc_unlock+0x8>)
 800a3fa:	f7ff befc 	b.w	800a1f6 <__retarget_lock_release_recursive>
 800a3fe:	bf00      	nop
 800a400:	20002798 	.word	0x20002798

0800a404 <__ssputs_r>:
 800a404:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a408:	688e      	ldr	r6, [r1, #8]
 800a40a:	461f      	mov	r7, r3
 800a40c:	42be      	cmp	r6, r7
 800a40e:	680b      	ldr	r3, [r1, #0]
 800a410:	4682      	mov	sl, r0
 800a412:	460c      	mov	r4, r1
 800a414:	4690      	mov	r8, r2
 800a416:	d82d      	bhi.n	800a474 <__ssputs_r+0x70>
 800a418:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a41c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800a420:	d026      	beq.n	800a470 <__ssputs_r+0x6c>
 800a422:	6965      	ldr	r5, [r4, #20]
 800a424:	6909      	ldr	r1, [r1, #16]
 800a426:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a42a:	eba3 0901 	sub.w	r9, r3, r1
 800a42e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a432:	1c7b      	adds	r3, r7, #1
 800a434:	444b      	add	r3, r9
 800a436:	106d      	asrs	r5, r5, #1
 800a438:	429d      	cmp	r5, r3
 800a43a:	bf38      	it	cc
 800a43c:	461d      	movcc	r5, r3
 800a43e:	0553      	lsls	r3, r2, #21
 800a440:	d527      	bpl.n	800a492 <__ssputs_r+0x8e>
 800a442:	4629      	mov	r1, r5
 800a444:	f7ff ff52 	bl	800a2ec <_malloc_r>
 800a448:	4606      	mov	r6, r0
 800a44a:	b360      	cbz	r0, 800a4a6 <__ssputs_r+0xa2>
 800a44c:	6921      	ldr	r1, [r4, #16]
 800a44e:	464a      	mov	r2, r9
 800a450:	f7ff fed2 	bl	800a1f8 <memcpy>
 800a454:	89a3      	ldrh	r3, [r4, #12]
 800a456:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800a45a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a45e:	81a3      	strh	r3, [r4, #12]
 800a460:	6126      	str	r6, [r4, #16]
 800a462:	6165      	str	r5, [r4, #20]
 800a464:	444e      	add	r6, r9
 800a466:	eba5 0509 	sub.w	r5, r5, r9
 800a46a:	6026      	str	r6, [r4, #0]
 800a46c:	60a5      	str	r5, [r4, #8]
 800a46e:	463e      	mov	r6, r7
 800a470:	42be      	cmp	r6, r7
 800a472:	d900      	bls.n	800a476 <__ssputs_r+0x72>
 800a474:	463e      	mov	r6, r7
 800a476:	6820      	ldr	r0, [r4, #0]
 800a478:	4632      	mov	r2, r6
 800a47a:	4641      	mov	r1, r8
 800a47c:	f000 faa8 	bl	800a9d0 <memmove>
 800a480:	68a3      	ldr	r3, [r4, #8]
 800a482:	1b9b      	subs	r3, r3, r6
 800a484:	60a3      	str	r3, [r4, #8]
 800a486:	6823      	ldr	r3, [r4, #0]
 800a488:	4433      	add	r3, r6
 800a48a:	6023      	str	r3, [r4, #0]
 800a48c:	2000      	movs	r0, #0
 800a48e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a492:	462a      	mov	r2, r5
 800a494:	f000 fac6 	bl	800aa24 <_realloc_r>
 800a498:	4606      	mov	r6, r0
 800a49a:	2800      	cmp	r0, #0
 800a49c:	d1e0      	bne.n	800a460 <__ssputs_r+0x5c>
 800a49e:	6921      	ldr	r1, [r4, #16]
 800a4a0:	4650      	mov	r0, sl
 800a4a2:	f7ff feb7 	bl	800a214 <_free_r>
 800a4a6:	230c      	movs	r3, #12
 800a4a8:	f8ca 3000 	str.w	r3, [sl]
 800a4ac:	89a3      	ldrh	r3, [r4, #12]
 800a4ae:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a4b2:	81a3      	strh	r3, [r4, #12]
 800a4b4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a4b8:	e7e9      	b.n	800a48e <__ssputs_r+0x8a>
	...

0800a4bc <_svfiprintf_r>:
 800a4bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a4c0:	4698      	mov	r8, r3
 800a4c2:	898b      	ldrh	r3, [r1, #12]
 800a4c4:	061b      	lsls	r3, r3, #24
 800a4c6:	b09d      	sub	sp, #116	@ 0x74
 800a4c8:	4607      	mov	r7, r0
 800a4ca:	460d      	mov	r5, r1
 800a4cc:	4614      	mov	r4, r2
 800a4ce:	d510      	bpl.n	800a4f2 <_svfiprintf_r+0x36>
 800a4d0:	690b      	ldr	r3, [r1, #16]
 800a4d2:	b973      	cbnz	r3, 800a4f2 <_svfiprintf_r+0x36>
 800a4d4:	2140      	movs	r1, #64	@ 0x40
 800a4d6:	f7ff ff09 	bl	800a2ec <_malloc_r>
 800a4da:	6028      	str	r0, [r5, #0]
 800a4dc:	6128      	str	r0, [r5, #16]
 800a4de:	b930      	cbnz	r0, 800a4ee <_svfiprintf_r+0x32>
 800a4e0:	230c      	movs	r3, #12
 800a4e2:	603b      	str	r3, [r7, #0]
 800a4e4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a4e8:	b01d      	add	sp, #116	@ 0x74
 800a4ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a4ee:	2340      	movs	r3, #64	@ 0x40
 800a4f0:	616b      	str	r3, [r5, #20]
 800a4f2:	2300      	movs	r3, #0
 800a4f4:	9309      	str	r3, [sp, #36]	@ 0x24
 800a4f6:	2320      	movs	r3, #32
 800a4f8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a4fc:	f8cd 800c 	str.w	r8, [sp, #12]
 800a500:	2330      	movs	r3, #48	@ 0x30
 800a502:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800a6a0 <_svfiprintf_r+0x1e4>
 800a506:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a50a:	f04f 0901 	mov.w	r9, #1
 800a50e:	4623      	mov	r3, r4
 800a510:	469a      	mov	sl, r3
 800a512:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a516:	b10a      	cbz	r2, 800a51c <_svfiprintf_r+0x60>
 800a518:	2a25      	cmp	r2, #37	@ 0x25
 800a51a:	d1f9      	bne.n	800a510 <_svfiprintf_r+0x54>
 800a51c:	ebba 0b04 	subs.w	fp, sl, r4
 800a520:	d00b      	beq.n	800a53a <_svfiprintf_r+0x7e>
 800a522:	465b      	mov	r3, fp
 800a524:	4622      	mov	r2, r4
 800a526:	4629      	mov	r1, r5
 800a528:	4638      	mov	r0, r7
 800a52a:	f7ff ff6b 	bl	800a404 <__ssputs_r>
 800a52e:	3001      	adds	r0, #1
 800a530:	f000 80a7 	beq.w	800a682 <_svfiprintf_r+0x1c6>
 800a534:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a536:	445a      	add	r2, fp
 800a538:	9209      	str	r2, [sp, #36]	@ 0x24
 800a53a:	f89a 3000 	ldrb.w	r3, [sl]
 800a53e:	2b00      	cmp	r3, #0
 800a540:	f000 809f 	beq.w	800a682 <_svfiprintf_r+0x1c6>
 800a544:	2300      	movs	r3, #0
 800a546:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800a54a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a54e:	f10a 0a01 	add.w	sl, sl, #1
 800a552:	9304      	str	r3, [sp, #16]
 800a554:	9307      	str	r3, [sp, #28]
 800a556:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a55a:	931a      	str	r3, [sp, #104]	@ 0x68
 800a55c:	4654      	mov	r4, sl
 800a55e:	2205      	movs	r2, #5
 800a560:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a564:	484e      	ldr	r0, [pc, #312]	@ (800a6a0 <_svfiprintf_r+0x1e4>)
 800a566:	f7f5 fe43 	bl	80001f0 <memchr>
 800a56a:	9a04      	ldr	r2, [sp, #16]
 800a56c:	b9d8      	cbnz	r0, 800a5a6 <_svfiprintf_r+0xea>
 800a56e:	06d0      	lsls	r0, r2, #27
 800a570:	bf44      	itt	mi
 800a572:	2320      	movmi	r3, #32
 800a574:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a578:	0711      	lsls	r1, r2, #28
 800a57a:	bf44      	itt	mi
 800a57c:	232b      	movmi	r3, #43	@ 0x2b
 800a57e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a582:	f89a 3000 	ldrb.w	r3, [sl]
 800a586:	2b2a      	cmp	r3, #42	@ 0x2a
 800a588:	d015      	beq.n	800a5b6 <_svfiprintf_r+0xfa>
 800a58a:	9a07      	ldr	r2, [sp, #28]
 800a58c:	4654      	mov	r4, sl
 800a58e:	2000      	movs	r0, #0
 800a590:	f04f 0c0a 	mov.w	ip, #10
 800a594:	4621      	mov	r1, r4
 800a596:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a59a:	3b30      	subs	r3, #48	@ 0x30
 800a59c:	2b09      	cmp	r3, #9
 800a59e:	d94b      	bls.n	800a638 <_svfiprintf_r+0x17c>
 800a5a0:	b1b0      	cbz	r0, 800a5d0 <_svfiprintf_r+0x114>
 800a5a2:	9207      	str	r2, [sp, #28]
 800a5a4:	e014      	b.n	800a5d0 <_svfiprintf_r+0x114>
 800a5a6:	eba0 0308 	sub.w	r3, r0, r8
 800a5aa:	fa09 f303 	lsl.w	r3, r9, r3
 800a5ae:	4313      	orrs	r3, r2
 800a5b0:	9304      	str	r3, [sp, #16]
 800a5b2:	46a2      	mov	sl, r4
 800a5b4:	e7d2      	b.n	800a55c <_svfiprintf_r+0xa0>
 800a5b6:	9b03      	ldr	r3, [sp, #12]
 800a5b8:	1d19      	adds	r1, r3, #4
 800a5ba:	681b      	ldr	r3, [r3, #0]
 800a5bc:	9103      	str	r1, [sp, #12]
 800a5be:	2b00      	cmp	r3, #0
 800a5c0:	bfbb      	ittet	lt
 800a5c2:	425b      	neglt	r3, r3
 800a5c4:	f042 0202 	orrlt.w	r2, r2, #2
 800a5c8:	9307      	strge	r3, [sp, #28]
 800a5ca:	9307      	strlt	r3, [sp, #28]
 800a5cc:	bfb8      	it	lt
 800a5ce:	9204      	strlt	r2, [sp, #16]
 800a5d0:	7823      	ldrb	r3, [r4, #0]
 800a5d2:	2b2e      	cmp	r3, #46	@ 0x2e
 800a5d4:	d10a      	bne.n	800a5ec <_svfiprintf_r+0x130>
 800a5d6:	7863      	ldrb	r3, [r4, #1]
 800a5d8:	2b2a      	cmp	r3, #42	@ 0x2a
 800a5da:	d132      	bne.n	800a642 <_svfiprintf_r+0x186>
 800a5dc:	9b03      	ldr	r3, [sp, #12]
 800a5de:	1d1a      	adds	r2, r3, #4
 800a5e0:	681b      	ldr	r3, [r3, #0]
 800a5e2:	9203      	str	r2, [sp, #12]
 800a5e4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a5e8:	3402      	adds	r4, #2
 800a5ea:	9305      	str	r3, [sp, #20]
 800a5ec:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800a6b0 <_svfiprintf_r+0x1f4>
 800a5f0:	7821      	ldrb	r1, [r4, #0]
 800a5f2:	2203      	movs	r2, #3
 800a5f4:	4650      	mov	r0, sl
 800a5f6:	f7f5 fdfb 	bl	80001f0 <memchr>
 800a5fa:	b138      	cbz	r0, 800a60c <_svfiprintf_r+0x150>
 800a5fc:	9b04      	ldr	r3, [sp, #16]
 800a5fe:	eba0 000a 	sub.w	r0, r0, sl
 800a602:	2240      	movs	r2, #64	@ 0x40
 800a604:	4082      	lsls	r2, r0
 800a606:	4313      	orrs	r3, r2
 800a608:	3401      	adds	r4, #1
 800a60a:	9304      	str	r3, [sp, #16]
 800a60c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a610:	4824      	ldr	r0, [pc, #144]	@ (800a6a4 <_svfiprintf_r+0x1e8>)
 800a612:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a616:	2206      	movs	r2, #6
 800a618:	f7f5 fdea 	bl	80001f0 <memchr>
 800a61c:	2800      	cmp	r0, #0
 800a61e:	d036      	beq.n	800a68e <_svfiprintf_r+0x1d2>
 800a620:	4b21      	ldr	r3, [pc, #132]	@ (800a6a8 <_svfiprintf_r+0x1ec>)
 800a622:	bb1b      	cbnz	r3, 800a66c <_svfiprintf_r+0x1b0>
 800a624:	9b03      	ldr	r3, [sp, #12]
 800a626:	3307      	adds	r3, #7
 800a628:	f023 0307 	bic.w	r3, r3, #7
 800a62c:	3308      	adds	r3, #8
 800a62e:	9303      	str	r3, [sp, #12]
 800a630:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a632:	4433      	add	r3, r6
 800a634:	9309      	str	r3, [sp, #36]	@ 0x24
 800a636:	e76a      	b.n	800a50e <_svfiprintf_r+0x52>
 800a638:	fb0c 3202 	mla	r2, ip, r2, r3
 800a63c:	460c      	mov	r4, r1
 800a63e:	2001      	movs	r0, #1
 800a640:	e7a8      	b.n	800a594 <_svfiprintf_r+0xd8>
 800a642:	2300      	movs	r3, #0
 800a644:	3401      	adds	r4, #1
 800a646:	9305      	str	r3, [sp, #20]
 800a648:	4619      	mov	r1, r3
 800a64a:	f04f 0c0a 	mov.w	ip, #10
 800a64e:	4620      	mov	r0, r4
 800a650:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a654:	3a30      	subs	r2, #48	@ 0x30
 800a656:	2a09      	cmp	r2, #9
 800a658:	d903      	bls.n	800a662 <_svfiprintf_r+0x1a6>
 800a65a:	2b00      	cmp	r3, #0
 800a65c:	d0c6      	beq.n	800a5ec <_svfiprintf_r+0x130>
 800a65e:	9105      	str	r1, [sp, #20]
 800a660:	e7c4      	b.n	800a5ec <_svfiprintf_r+0x130>
 800a662:	fb0c 2101 	mla	r1, ip, r1, r2
 800a666:	4604      	mov	r4, r0
 800a668:	2301      	movs	r3, #1
 800a66a:	e7f0      	b.n	800a64e <_svfiprintf_r+0x192>
 800a66c:	ab03      	add	r3, sp, #12
 800a66e:	9300      	str	r3, [sp, #0]
 800a670:	462a      	mov	r2, r5
 800a672:	4b0e      	ldr	r3, [pc, #56]	@ (800a6ac <_svfiprintf_r+0x1f0>)
 800a674:	a904      	add	r1, sp, #16
 800a676:	4638      	mov	r0, r7
 800a678:	f3af 8000 	nop.w
 800a67c:	1c42      	adds	r2, r0, #1
 800a67e:	4606      	mov	r6, r0
 800a680:	d1d6      	bne.n	800a630 <_svfiprintf_r+0x174>
 800a682:	89ab      	ldrh	r3, [r5, #12]
 800a684:	065b      	lsls	r3, r3, #25
 800a686:	f53f af2d 	bmi.w	800a4e4 <_svfiprintf_r+0x28>
 800a68a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a68c:	e72c      	b.n	800a4e8 <_svfiprintf_r+0x2c>
 800a68e:	ab03      	add	r3, sp, #12
 800a690:	9300      	str	r3, [sp, #0]
 800a692:	462a      	mov	r2, r5
 800a694:	4b05      	ldr	r3, [pc, #20]	@ (800a6ac <_svfiprintf_r+0x1f0>)
 800a696:	a904      	add	r1, sp, #16
 800a698:	4638      	mov	r0, r7
 800a69a:	f000 f879 	bl	800a790 <_printf_i>
 800a69e:	e7ed      	b.n	800a67c <_svfiprintf_r+0x1c0>
 800a6a0:	0800b174 	.word	0x0800b174
 800a6a4:	0800b17e 	.word	0x0800b17e
 800a6a8:	00000000 	.word	0x00000000
 800a6ac:	0800a405 	.word	0x0800a405
 800a6b0:	0800b17a 	.word	0x0800b17a

0800a6b4 <_printf_common>:
 800a6b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a6b8:	4616      	mov	r6, r2
 800a6ba:	4698      	mov	r8, r3
 800a6bc:	688a      	ldr	r2, [r1, #8]
 800a6be:	690b      	ldr	r3, [r1, #16]
 800a6c0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800a6c4:	4293      	cmp	r3, r2
 800a6c6:	bfb8      	it	lt
 800a6c8:	4613      	movlt	r3, r2
 800a6ca:	6033      	str	r3, [r6, #0]
 800a6cc:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800a6d0:	4607      	mov	r7, r0
 800a6d2:	460c      	mov	r4, r1
 800a6d4:	b10a      	cbz	r2, 800a6da <_printf_common+0x26>
 800a6d6:	3301      	adds	r3, #1
 800a6d8:	6033      	str	r3, [r6, #0]
 800a6da:	6823      	ldr	r3, [r4, #0]
 800a6dc:	0699      	lsls	r1, r3, #26
 800a6de:	bf42      	ittt	mi
 800a6e0:	6833      	ldrmi	r3, [r6, #0]
 800a6e2:	3302      	addmi	r3, #2
 800a6e4:	6033      	strmi	r3, [r6, #0]
 800a6e6:	6825      	ldr	r5, [r4, #0]
 800a6e8:	f015 0506 	ands.w	r5, r5, #6
 800a6ec:	d106      	bne.n	800a6fc <_printf_common+0x48>
 800a6ee:	f104 0a19 	add.w	sl, r4, #25
 800a6f2:	68e3      	ldr	r3, [r4, #12]
 800a6f4:	6832      	ldr	r2, [r6, #0]
 800a6f6:	1a9b      	subs	r3, r3, r2
 800a6f8:	42ab      	cmp	r3, r5
 800a6fa:	dc26      	bgt.n	800a74a <_printf_common+0x96>
 800a6fc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800a700:	6822      	ldr	r2, [r4, #0]
 800a702:	3b00      	subs	r3, #0
 800a704:	bf18      	it	ne
 800a706:	2301      	movne	r3, #1
 800a708:	0692      	lsls	r2, r2, #26
 800a70a:	d42b      	bmi.n	800a764 <_printf_common+0xb0>
 800a70c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800a710:	4641      	mov	r1, r8
 800a712:	4638      	mov	r0, r7
 800a714:	47c8      	blx	r9
 800a716:	3001      	adds	r0, #1
 800a718:	d01e      	beq.n	800a758 <_printf_common+0xa4>
 800a71a:	6823      	ldr	r3, [r4, #0]
 800a71c:	6922      	ldr	r2, [r4, #16]
 800a71e:	f003 0306 	and.w	r3, r3, #6
 800a722:	2b04      	cmp	r3, #4
 800a724:	bf02      	ittt	eq
 800a726:	68e5      	ldreq	r5, [r4, #12]
 800a728:	6833      	ldreq	r3, [r6, #0]
 800a72a:	1aed      	subeq	r5, r5, r3
 800a72c:	68a3      	ldr	r3, [r4, #8]
 800a72e:	bf0c      	ite	eq
 800a730:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a734:	2500      	movne	r5, #0
 800a736:	4293      	cmp	r3, r2
 800a738:	bfc4      	itt	gt
 800a73a:	1a9b      	subgt	r3, r3, r2
 800a73c:	18ed      	addgt	r5, r5, r3
 800a73e:	2600      	movs	r6, #0
 800a740:	341a      	adds	r4, #26
 800a742:	42b5      	cmp	r5, r6
 800a744:	d11a      	bne.n	800a77c <_printf_common+0xc8>
 800a746:	2000      	movs	r0, #0
 800a748:	e008      	b.n	800a75c <_printf_common+0xa8>
 800a74a:	2301      	movs	r3, #1
 800a74c:	4652      	mov	r2, sl
 800a74e:	4641      	mov	r1, r8
 800a750:	4638      	mov	r0, r7
 800a752:	47c8      	blx	r9
 800a754:	3001      	adds	r0, #1
 800a756:	d103      	bne.n	800a760 <_printf_common+0xac>
 800a758:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a75c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a760:	3501      	adds	r5, #1
 800a762:	e7c6      	b.n	800a6f2 <_printf_common+0x3e>
 800a764:	18e1      	adds	r1, r4, r3
 800a766:	1c5a      	adds	r2, r3, #1
 800a768:	2030      	movs	r0, #48	@ 0x30
 800a76a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800a76e:	4422      	add	r2, r4
 800a770:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800a774:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800a778:	3302      	adds	r3, #2
 800a77a:	e7c7      	b.n	800a70c <_printf_common+0x58>
 800a77c:	2301      	movs	r3, #1
 800a77e:	4622      	mov	r2, r4
 800a780:	4641      	mov	r1, r8
 800a782:	4638      	mov	r0, r7
 800a784:	47c8      	blx	r9
 800a786:	3001      	adds	r0, #1
 800a788:	d0e6      	beq.n	800a758 <_printf_common+0xa4>
 800a78a:	3601      	adds	r6, #1
 800a78c:	e7d9      	b.n	800a742 <_printf_common+0x8e>
	...

0800a790 <_printf_i>:
 800a790:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a794:	7e0f      	ldrb	r7, [r1, #24]
 800a796:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800a798:	2f78      	cmp	r7, #120	@ 0x78
 800a79a:	4691      	mov	r9, r2
 800a79c:	4680      	mov	r8, r0
 800a79e:	460c      	mov	r4, r1
 800a7a0:	469a      	mov	sl, r3
 800a7a2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800a7a6:	d807      	bhi.n	800a7b8 <_printf_i+0x28>
 800a7a8:	2f62      	cmp	r7, #98	@ 0x62
 800a7aa:	d80a      	bhi.n	800a7c2 <_printf_i+0x32>
 800a7ac:	2f00      	cmp	r7, #0
 800a7ae:	f000 80d2 	beq.w	800a956 <_printf_i+0x1c6>
 800a7b2:	2f58      	cmp	r7, #88	@ 0x58
 800a7b4:	f000 80b9 	beq.w	800a92a <_printf_i+0x19a>
 800a7b8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a7bc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800a7c0:	e03a      	b.n	800a838 <_printf_i+0xa8>
 800a7c2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800a7c6:	2b15      	cmp	r3, #21
 800a7c8:	d8f6      	bhi.n	800a7b8 <_printf_i+0x28>
 800a7ca:	a101      	add	r1, pc, #4	@ (adr r1, 800a7d0 <_printf_i+0x40>)
 800a7cc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a7d0:	0800a829 	.word	0x0800a829
 800a7d4:	0800a83d 	.word	0x0800a83d
 800a7d8:	0800a7b9 	.word	0x0800a7b9
 800a7dc:	0800a7b9 	.word	0x0800a7b9
 800a7e0:	0800a7b9 	.word	0x0800a7b9
 800a7e4:	0800a7b9 	.word	0x0800a7b9
 800a7e8:	0800a83d 	.word	0x0800a83d
 800a7ec:	0800a7b9 	.word	0x0800a7b9
 800a7f0:	0800a7b9 	.word	0x0800a7b9
 800a7f4:	0800a7b9 	.word	0x0800a7b9
 800a7f8:	0800a7b9 	.word	0x0800a7b9
 800a7fc:	0800a93d 	.word	0x0800a93d
 800a800:	0800a867 	.word	0x0800a867
 800a804:	0800a8f7 	.word	0x0800a8f7
 800a808:	0800a7b9 	.word	0x0800a7b9
 800a80c:	0800a7b9 	.word	0x0800a7b9
 800a810:	0800a95f 	.word	0x0800a95f
 800a814:	0800a7b9 	.word	0x0800a7b9
 800a818:	0800a867 	.word	0x0800a867
 800a81c:	0800a7b9 	.word	0x0800a7b9
 800a820:	0800a7b9 	.word	0x0800a7b9
 800a824:	0800a8ff 	.word	0x0800a8ff
 800a828:	6833      	ldr	r3, [r6, #0]
 800a82a:	1d1a      	adds	r2, r3, #4
 800a82c:	681b      	ldr	r3, [r3, #0]
 800a82e:	6032      	str	r2, [r6, #0]
 800a830:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a834:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800a838:	2301      	movs	r3, #1
 800a83a:	e09d      	b.n	800a978 <_printf_i+0x1e8>
 800a83c:	6833      	ldr	r3, [r6, #0]
 800a83e:	6820      	ldr	r0, [r4, #0]
 800a840:	1d19      	adds	r1, r3, #4
 800a842:	6031      	str	r1, [r6, #0]
 800a844:	0606      	lsls	r6, r0, #24
 800a846:	d501      	bpl.n	800a84c <_printf_i+0xbc>
 800a848:	681d      	ldr	r5, [r3, #0]
 800a84a:	e003      	b.n	800a854 <_printf_i+0xc4>
 800a84c:	0645      	lsls	r5, r0, #25
 800a84e:	d5fb      	bpl.n	800a848 <_printf_i+0xb8>
 800a850:	f9b3 5000 	ldrsh.w	r5, [r3]
 800a854:	2d00      	cmp	r5, #0
 800a856:	da03      	bge.n	800a860 <_printf_i+0xd0>
 800a858:	232d      	movs	r3, #45	@ 0x2d
 800a85a:	426d      	negs	r5, r5
 800a85c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a860:	4859      	ldr	r0, [pc, #356]	@ (800a9c8 <_printf_i+0x238>)
 800a862:	230a      	movs	r3, #10
 800a864:	e011      	b.n	800a88a <_printf_i+0xfa>
 800a866:	6821      	ldr	r1, [r4, #0]
 800a868:	6833      	ldr	r3, [r6, #0]
 800a86a:	0608      	lsls	r0, r1, #24
 800a86c:	f853 5b04 	ldr.w	r5, [r3], #4
 800a870:	d402      	bmi.n	800a878 <_printf_i+0xe8>
 800a872:	0649      	lsls	r1, r1, #25
 800a874:	bf48      	it	mi
 800a876:	b2ad      	uxthmi	r5, r5
 800a878:	2f6f      	cmp	r7, #111	@ 0x6f
 800a87a:	4853      	ldr	r0, [pc, #332]	@ (800a9c8 <_printf_i+0x238>)
 800a87c:	6033      	str	r3, [r6, #0]
 800a87e:	bf14      	ite	ne
 800a880:	230a      	movne	r3, #10
 800a882:	2308      	moveq	r3, #8
 800a884:	2100      	movs	r1, #0
 800a886:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800a88a:	6866      	ldr	r6, [r4, #4]
 800a88c:	60a6      	str	r6, [r4, #8]
 800a88e:	2e00      	cmp	r6, #0
 800a890:	bfa2      	ittt	ge
 800a892:	6821      	ldrge	r1, [r4, #0]
 800a894:	f021 0104 	bicge.w	r1, r1, #4
 800a898:	6021      	strge	r1, [r4, #0]
 800a89a:	b90d      	cbnz	r5, 800a8a0 <_printf_i+0x110>
 800a89c:	2e00      	cmp	r6, #0
 800a89e:	d04b      	beq.n	800a938 <_printf_i+0x1a8>
 800a8a0:	4616      	mov	r6, r2
 800a8a2:	fbb5 f1f3 	udiv	r1, r5, r3
 800a8a6:	fb03 5711 	mls	r7, r3, r1, r5
 800a8aa:	5dc7      	ldrb	r7, [r0, r7]
 800a8ac:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800a8b0:	462f      	mov	r7, r5
 800a8b2:	42bb      	cmp	r3, r7
 800a8b4:	460d      	mov	r5, r1
 800a8b6:	d9f4      	bls.n	800a8a2 <_printf_i+0x112>
 800a8b8:	2b08      	cmp	r3, #8
 800a8ba:	d10b      	bne.n	800a8d4 <_printf_i+0x144>
 800a8bc:	6823      	ldr	r3, [r4, #0]
 800a8be:	07df      	lsls	r7, r3, #31
 800a8c0:	d508      	bpl.n	800a8d4 <_printf_i+0x144>
 800a8c2:	6923      	ldr	r3, [r4, #16]
 800a8c4:	6861      	ldr	r1, [r4, #4]
 800a8c6:	4299      	cmp	r1, r3
 800a8c8:	bfde      	ittt	le
 800a8ca:	2330      	movle	r3, #48	@ 0x30
 800a8cc:	f806 3c01 	strble.w	r3, [r6, #-1]
 800a8d0:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800a8d4:	1b92      	subs	r2, r2, r6
 800a8d6:	6122      	str	r2, [r4, #16]
 800a8d8:	f8cd a000 	str.w	sl, [sp]
 800a8dc:	464b      	mov	r3, r9
 800a8de:	aa03      	add	r2, sp, #12
 800a8e0:	4621      	mov	r1, r4
 800a8e2:	4640      	mov	r0, r8
 800a8e4:	f7ff fee6 	bl	800a6b4 <_printf_common>
 800a8e8:	3001      	adds	r0, #1
 800a8ea:	d14a      	bne.n	800a982 <_printf_i+0x1f2>
 800a8ec:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a8f0:	b004      	add	sp, #16
 800a8f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a8f6:	6823      	ldr	r3, [r4, #0]
 800a8f8:	f043 0320 	orr.w	r3, r3, #32
 800a8fc:	6023      	str	r3, [r4, #0]
 800a8fe:	4833      	ldr	r0, [pc, #204]	@ (800a9cc <_printf_i+0x23c>)
 800a900:	2778      	movs	r7, #120	@ 0x78
 800a902:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800a906:	6823      	ldr	r3, [r4, #0]
 800a908:	6831      	ldr	r1, [r6, #0]
 800a90a:	061f      	lsls	r7, r3, #24
 800a90c:	f851 5b04 	ldr.w	r5, [r1], #4
 800a910:	d402      	bmi.n	800a918 <_printf_i+0x188>
 800a912:	065f      	lsls	r7, r3, #25
 800a914:	bf48      	it	mi
 800a916:	b2ad      	uxthmi	r5, r5
 800a918:	6031      	str	r1, [r6, #0]
 800a91a:	07d9      	lsls	r1, r3, #31
 800a91c:	bf44      	itt	mi
 800a91e:	f043 0320 	orrmi.w	r3, r3, #32
 800a922:	6023      	strmi	r3, [r4, #0]
 800a924:	b11d      	cbz	r5, 800a92e <_printf_i+0x19e>
 800a926:	2310      	movs	r3, #16
 800a928:	e7ac      	b.n	800a884 <_printf_i+0xf4>
 800a92a:	4827      	ldr	r0, [pc, #156]	@ (800a9c8 <_printf_i+0x238>)
 800a92c:	e7e9      	b.n	800a902 <_printf_i+0x172>
 800a92e:	6823      	ldr	r3, [r4, #0]
 800a930:	f023 0320 	bic.w	r3, r3, #32
 800a934:	6023      	str	r3, [r4, #0]
 800a936:	e7f6      	b.n	800a926 <_printf_i+0x196>
 800a938:	4616      	mov	r6, r2
 800a93a:	e7bd      	b.n	800a8b8 <_printf_i+0x128>
 800a93c:	6833      	ldr	r3, [r6, #0]
 800a93e:	6825      	ldr	r5, [r4, #0]
 800a940:	6961      	ldr	r1, [r4, #20]
 800a942:	1d18      	adds	r0, r3, #4
 800a944:	6030      	str	r0, [r6, #0]
 800a946:	062e      	lsls	r6, r5, #24
 800a948:	681b      	ldr	r3, [r3, #0]
 800a94a:	d501      	bpl.n	800a950 <_printf_i+0x1c0>
 800a94c:	6019      	str	r1, [r3, #0]
 800a94e:	e002      	b.n	800a956 <_printf_i+0x1c6>
 800a950:	0668      	lsls	r0, r5, #25
 800a952:	d5fb      	bpl.n	800a94c <_printf_i+0x1bc>
 800a954:	8019      	strh	r1, [r3, #0]
 800a956:	2300      	movs	r3, #0
 800a958:	6123      	str	r3, [r4, #16]
 800a95a:	4616      	mov	r6, r2
 800a95c:	e7bc      	b.n	800a8d8 <_printf_i+0x148>
 800a95e:	6833      	ldr	r3, [r6, #0]
 800a960:	1d1a      	adds	r2, r3, #4
 800a962:	6032      	str	r2, [r6, #0]
 800a964:	681e      	ldr	r6, [r3, #0]
 800a966:	6862      	ldr	r2, [r4, #4]
 800a968:	2100      	movs	r1, #0
 800a96a:	4630      	mov	r0, r6
 800a96c:	f7f5 fc40 	bl	80001f0 <memchr>
 800a970:	b108      	cbz	r0, 800a976 <_printf_i+0x1e6>
 800a972:	1b80      	subs	r0, r0, r6
 800a974:	6060      	str	r0, [r4, #4]
 800a976:	6863      	ldr	r3, [r4, #4]
 800a978:	6123      	str	r3, [r4, #16]
 800a97a:	2300      	movs	r3, #0
 800a97c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a980:	e7aa      	b.n	800a8d8 <_printf_i+0x148>
 800a982:	6923      	ldr	r3, [r4, #16]
 800a984:	4632      	mov	r2, r6
 800a986:	4649      	mov	r1, r9
 800a988:	4640      	mov	r0, r8
 800a98a:	47d0      	blx	sl
 800a98c:	3001      	adds	r0, #1
 800a98e:	d0ad      	beq.n	800a8ec <_printf_i+0x15c>
 800a990:	6823      	ldr	r3, [r4, #0]
 800a992:	079b      	lsls	r3, r3, #30
 800a994:	d413      	bmi.n	800a9be <_printf_i+0x22e>
 800a996:	68e0      	ldr	r0, [r4, #12]
 800a998:	9b03      	ldr	r3, [sp, #12]
 800a99a:	4298      	cmp	r0, r3
 800a99c:	bfb8      	it	lt
 800a99e:	4618      	movlt	r0, r3
 800a9a0:	e7a6      	b.n	800a8f0 <_printf_i+0x160>
 800a9a2:	2301      	movs	r3, #1
 800a9a4:	4632      	mov	r2, r6
 800a9a6:	4649      	mov	r1, r9
 800a9a8:	4640      	mov	r0, r8
 800a9aa:	47d0      	blx	sl
 800a9ac:	3001      	adds	r0, #1
 800a9ae:	d09d      	beq.n	800a8ec <_printf_i+0x15c>
 800a9b0:	3501      	adds	r5, #1
 800a9b2:	68e3      	ldr	r3, [r4, #12]
 800a9b4:	9903      	ldr	r1, [sp, #12]
 800a9b6:	1a5b      	subs	r3, r3, r1
 800a9b8:	42ab      	cmp	r3, r5
 800a9ba:	dcf2      	bgt.n	800a9a2 <_printf_i+0x212>
 800a9bc:	e7eb      	b.n	800a996 <_printf_i+0x206>
 800a9be:	2500      	movs	r5, #0
 800a9c0:	f104 0619 	add.w	r6, r4, #25
 800a9c4:	e7f5      	b.n	800a9b2 <_printf_i+0x222>
 800a9c6:	bf00      	nop
 800a9c8:	0800b185 	.word	0x0800b185
 800a9cc:	0800b196 	.word	0x0800b196

0800a9d0 <memmove>:
 800a9d0:	4288      	cmp	r0, r1
 800a9d2:	b510      	push	{r4, lr}
 800a9d4:	eb01 0402 	add.w	r4, r1, r2
 800a9d8:	d902      	bls.n	800a9e0 <memmove+0x10>
 800a9da:	4284      	cmp	r4, r0
 800a9dc:	4623      	mov	r3, r4
 800a9de:	d807      	bhi.n	800a9f0 <memmove+0x20>
 800a9e0:	1e43      	subs	r3, r0, #1
 800a9e2:	42a1      	cmp	r1, r4
 800a9e4:	d008      	beq.n	800a9f8 <memmove+0x28>
 800a9e6:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a9ea:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a9ee:	e7f8      	b.n	800a9e2 <memmove+0x12>
 800a9f0:	4402      	add	r2, r0
 800a9f2:	4601      	mov	r1, r0
 800a9f4:	428a      	cmp	r2, r1
 800a9f6:	d100      	bne.n	800a9fa <memmove+0x2a>
 800a9f8:	bd10      	pop	{r4, pc}
 800a9fa:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a9fe:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800aa02:	e7f7      	b.n	800a9f4 <memmove+0x24>

0800aa04 <_sbrk_r>:
 800aa04:	b538      	push	{r3, r4, r5, lr}
 800aa06:	4d06      	ldr	r5, [pc, #24]	@ (800aa20 <_sbrk_r+0x1c>)
 800aa08:	2300      	movs	r3, #0
 800aa0a:	4604      	mov	r4, r0
 800aa0c:	4608      	mov	r0, r1
 800aa0e:	602b      	str	r3, [r5, #0]
 800aa10:	f000 f83e 	bl	800aa90 <_sbrk>
 800aa14:	1c43      	adds	r3, r0, #1
 800aa16:	d102      	bne.n	800aa1e <_sbrk_r+0x1a>
 800aa18:	682b      	ldr	r3, [r5, #0]
 800aa1a:	b103      	cbz	r3, 800aa1e <_sbrk_r+0x1a>
 800aa1c:	6023      	str	r3, [r4, #0]
 800aa1e:	bd38      	pop	{r3, r4, r5, pc}
 800aa20:	20002794 	.word	0x20002794

0800aa24 <_realloc_r>:
 800aa24:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800aa28:	4680      	mov	r8, r0
 800aa2a:	4615      	mov	r5, r2
 800aa2c:	460c      	mov	r4, r1
 800aa2e:	b921      	cbnz	r1, 800aa3a <_realloc_r+0x16>
 800aa30:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800aa34:	4611      	mov	r1, r2
 800aa36:	f7ff bc59 	b.w	800a2ec <_malloc_r>
 800aa3a:	b92a      	cbnz	r2, 800aa48 <_realloc_r+0x24>
 800aa3c:	f7ff fbea 	bl	800a214 <_free_r>
 800aa40:	2400      	movs	r4, #0
 800aa42:	4620      	mov	r0, r4
 800aa44:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800aa48:	f000 f81a 	bl	800aa80 <_malloc_usable_size_r>
 800aa4c:	4285      	cmp	r5, r0
 800aa4e:	4606      	mov	r6, r0
 800aa50:	d802      	bhi.n	800aa58 <_realloc_r+0x34>
 800aa52:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800aa56:	d8f4      	bhi.n	800aa42 <_realloc_r+0x1e>
 800aa58:	4629      	mov	r1, r5
 800aa5a:	4640      	mov	r0, r8
 800aa5c:	f7ff fc46 	bl	800a2ec <_malloc_r>
 800aa60:	4607      	mov	r7, r0
 800aa62:	2800      	cmp	r0, #0
 800aa64:	d0ec      	beq.n	800aa40 <_realloc_r+0x1c>
 800aa66:	42b5      	cmp	r5, r6
 800aa68:	462a      	mov	r2, r5
 800aa6a:	4621      	mov	r1, r4
 800aa6c:	bf28      	it	cs
 800aa6e:	4632      	movcs	r2, r6
 800aa70:	f7ff fbc2 	bl	800a1f8 <memcpy>
 800aa74:	4621      	mov	r1, r4
 800aa76:	4640      	mov	r0, r8
 800aa78:	f7ff fbcc 	bl	800a214 <_free_r>
 800aa7c:	463c      	mov	r4, r7
 800aa7e:	e7e0      	b.n	800aa42 <_realloc_r+0x1e>

0800aa80 <_malloc_usable_size_r>:
 800aa80:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800aa84:	1f18      	subs	r0, r3, #4
 800aa86:	2b00      	cmp	r3, #0
 800aa88:	bfbc      	itt	lt
 800aa8a:	580b      	ldrlt	r3, [r1, r0]
 800aa8c:	18c0      	addlt	r0, r0, r3
 800aa8e:	4770      	bx	lr

0800aa90 <_sbrk>:
 800aa90:	4a04      	ldr	r2, [pc, #16]	@ (800aaa4 <_sbrk+0x14>)
 800aa92:	6811      	ldr	r1, [r2, #0]
 800aa94:	4603      	mov	r3, r0
 800aa96:	b909      	cbnz	r1, 800aa9c <_sbrk+0xc>
 800aa98:	4903      	ldr	r1, [pc, #12]	@ (800aaa8 <_sbrk+0x18>)
 800aa9a:	6011      	str	r1, [r2, #0]
 800aa9c:	6810      	ldr	r0, [r2, #0]
 800aa9e:	4403      	add	r3, r0
 800aaa0:	6013      	str	r3, [r2, #0]
 800aaa2:	4770      	bx	lr
 800aaa4:	200027a4 	.word	0x200027a4
 800aaa8:	200027a8 	.word	0x200027a8

0800aaac <_init>:
 800aaac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aaae:	bf00      	nop
 800aab0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800aab2:	bc08      	pop	{r3}
 800aab4:	469e      	mov	lr, r3
 800aab6:	4770      	bx	lr

0800aab8 <_fini>:
 800aab8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aaba:	bf00      	nop
 800aabc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800aabe:	bc08      	pop	{r3}
 800aac0:	469e      	mov	lr, r3
 800aac2:	4770      	bx	lr
