{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1496113417390 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1496113417392 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 30 15:03:37 2017 " "Processing started: Tue May 30 15:03:37 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1496113417392 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1496113417392 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off prototype -c prototype " "Command: quartus_map --read_settings_files=on --write_settings_files=off prototype -c prototype" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1496113417392 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1496113418056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-bdf_type " "Found design unit 1: counter-bdf_type" {  } { { "counter.vhd" "" { Text "C:/Users/Uros/Desktop/Final VHDL Project Files/counter.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496113418768 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.vhd" "" { Text "C:/Users/Uros/Desktop/Final VHDL Project Files/counter.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496113418768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496113418768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "countdown.vhd 2 1 " "Found 2 design units, including 1 entities, in source file countdown.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 countdown-beh " "Found design unit 1: countdown-beh" {  } { { "countdown.vhd" "" { Text "C:/Users/Uros/Desktop/Final VHDL Project Files/countdown.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496113418775 ""} { "Info" "ISGN_ENTITY_NAME" "1 countdown " "Found entity 1: countdown" {  } { { "countdown.vhd" "" { Text "C:/Users/Uros/Desktop/Final VHDL Project Files/countdown.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496113418775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496113418775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider_1hz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_divider_1hz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Clock_Divider_1Hz-bhv " "Found design unit 1: Clock_Divider_1Hz-bhv" {  } { { "Clock_Divider_1Hz.vhd" "" { Text "C:/Users/Uros/Desktop/Final VHDL Project Files/Clock_Divider_1Hz.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496113418783 ""} { "Info" "ISGN_ENTITY_NAME" "1 Clock_Divider_1Hz " "Found entity 1: Clock_Divider_1Hz" {  } { { "Clock_Divider_1Hz.vhd" "" { Text "C:/Users/Uros/Desktop/Final VHDL Project Files/Clock_Divider_1Hz.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496113418783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496113418783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCD_counter-beh " "Found design unit 1: BCD_counter-beh" {  } { { "BCD_counter.vhd" "" { Text "C:/Users/Uros/Desktop/Final VHDL Project Files/BCD_counter.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496113418790 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCD_counter " "Found entity 1: BCD_counter" {  } { { "BCD_counter.vhd" "" { Text "C:/Users/Uros/Desktop/Final VHDL Project Files/BCD_counter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496113418790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496113418790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM-beh " "Found design unit 1: FSM-beh" {  } { { "FSM.vhd" "" { Text "C:/Users/Uros/Desktop/Final VHDL Project Files/FSM.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496113418797 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "FSM.vhd" "" { Text "C:/Users/Uros/Desktop/Final VHDL Project Files/FSM.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496113418797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496113418797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "char_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file char_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 char_gen-beh " "Found design unit 1: char_gen-beh" {  } { { "char_gen.vhd" "" { Text "C:/Users/Uros/Desktop/Final VHDL Project Files/char_gen.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496113418805 ""} { "Info" "ISGN_ENTITY_NAME" "1 char_gen " "Found entity 1: char_gen" {  } { { "char_gen.vhd" "" { Text "C:/Users/Uros/Desktop/Final VHDL Project Files/char_gen.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496113418805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496113418805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "random_num.vhd 2 1 " "Found 2 design units, including 1 entities, in source file random_num.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 random_num-bdf_type " "Found design unit 1: random_num-bdf_type" {  } { { "random_num.vhd" "" { Text "C:/Users/Uros/Desktop/Final VHDL Project Files/random_num.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496113418812 ""} { "Info" "ISGN_ENTITY_NAME" "1 random_num " "Found entity 1: random_num" {  } { { "random_num.vhd" "" { Text "C:/Users/Uros/Desktop/Final VHDL Project Files/random_num.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496113418812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496113418812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prototype.bdf 1 1 " "Found 1 design units, including 1 entities, in source file prototype.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 prototype " "Found entity 1: prototype" {  } { { "prototype.bdf" "" { Schematic "C:/Users/Uros/Desktop/Final VHDL Project Files/prototype.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496113418818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496113418818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mouse.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mouse.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MOUSE-behavior " "Found design unit 1: MOUSE-behavior" {  } { { "mouse.VHD" "" { Text "C:/Users/Uros/Desktop/Final VHDL Project Files/mouse.VHD" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496113418828 ""} { "Info" "ISGN_ENTITY_NAME" "1 MOUSE " "Found entity 1: MOUSE" {  } { { "mouse.VHD" "" { Text "C:/Users/Uros/Desktop/Final VHDL Project Files/mouse.VHD" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496113418828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496113418828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "char_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file char_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 char_rom-SYN " "Found design unit 1: char_rom-SYN" {  } { { "char_rom.vhd" "" { Text "C:/Users/Uros/Desktop/Final VHDL Project Files/char_rom.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496113418837 ""} { "Info" "ISGN_ENTITY_NAME" "1 char_rom " "Found entity 1: char_rom" {  } { { "char_rom.vhd" "" { Text "C:/Users/Uros/Desktop/Final VHDL Project Files/char_rom.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496113418837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496113418837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tank.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tank.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Tank-beh " "Found design unit 1: Tank-beh" {  } { { "Tank.vhd" "" { Text "C:/Users/Uros/Desktop/Final VHDL Project Files/Tank.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496113418843 ""} { "Info" "ISGN_ENTITY_NAME" "1 Tank " "Found entity 1: Tank" {  } { { "Tank.vhd" "" { Text "C:/Users/Uros/Desktop/Final VHDL Project Files/Tank.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496113418843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496113418843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ball.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ball.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ball-beh " "Found design unit 1: ball-beh" {  } { { "ball.vhd" "" { Text "C:/Users/Uros/Desktop/Final VHDL Project Files/ball.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496113418852 ""} { "Info" "ISGN_ENTITY_NAME" "1 ball " "Found entity 1: ball" {  } { { "ball.vhd" "" { Text "C:/Users/Uros/Desktop/Final VHDL Project Files/ball.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496113418852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496113418852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_SYNC-a " "Found design unit 1: VGA_SYNC-a" {  } { { "vga_sync.vhd" "" { Text "C:/Users/Uros/Desktop/Final VHDL Project Files/vga_sync.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496113418859 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_SYNC " "Found entity 1: VGA_SYNC" {  } { { "vga_sync.vhd" "" { Text "C:/Users/Uros/Desktop/Final VHDL Project Files/vga_sync.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496113418859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496113418859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Clock_Divider-bhv " "Found design unit 1: Clock_Divider-bhv" {  } { { "Clock_Divider.vhd" "" { Text "C:/Users/Uros/Desktop/Final VHDL Project Files/Clock_Divider.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496113418865 ""} { "Info" "ISGN_ENTITY_NAME" "1 Clock_Divider " "Found entity 1: Clock_Divider" {  } { { "Clock_Divider.vhd" "" { Text "C:/Users/Uros/Desktop/Final VHDL Project Files/Clock_Divider.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496113418865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496113418865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gamelogic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gamelogic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GameLogic-Behavioral " "Found design unit 1: GameLogic-Behavioral" {  } { { "GameLogic.vhd" "" { Text "C:/Users/Uros/Desktop/Final VHDL Project Files/GameLogic.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496113418873 ""} { "Info" "ISGN_ENTITY_NAME" "1 GameLogic " "Found entity 1: GameLogic" {  } { { "GameLogic.vhd" "" { Text "C:/Users/Uros/Desktop/Final VHDL Project Files/GameLogic.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496113418873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496113418873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "score_count.vhd 2 1 " "Found 2 design units, including 1 entities, in source file score_count.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 score_count-beh " "Found design unit 1: score_count-beh" {  } { { "score_count.vhd" "" { Text "C:/Users/Uros/Desktop/Final VHDL Project Files/score_count.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496113418880 ""} { "Info" "ISGN_ENTITY_NAME" "1 score_count " "Found entity 1: score_count" {  } { { "score_count.vhd" "" { Text "C:/Users/Uros/Desktop/Final VHDL Project Files/score_count.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496113418880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496113418880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seven_seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seven_seg-beh " "Found design unit 1: seven_seg-beh" {  } { { "seven_seg.vhd" "" { Text "C:/Users/Uros/Desktop/Final VHDL Project Files/seven_seg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496113418886 ""} { "Info" "ISGN_ENTITY_NAME" "1 seven_seg " "Found entity 1: seven_seg" {  } { { "seven_seg.vhd" "" { Text "C:/Users/Uros/Desktop/Final VHDL Project Files/seven_seg.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496113418886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496113418886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "startcountdown.vhd 2 1 " "Found 2 design units, including 1 entities, in source file startcountdown.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 startCountdown-beh " "Found design unit 1: startCountdown-beh" {  } { { "startCountdown.vhd" "" { Text "C:/Users/Uros/Desktop/Final VHDL Project Files/startCountdown.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496113418892 ""} { "Info" "ISGN_ENTITY_NAME" "1 startCountdown " "Found entity 1: startCountdown" {  } { { "startCountdown.vhd" "" { Text "C:/Users/Uros/Desktop/Final VHDL Project Files/startCountdown.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496113418892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496113418892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rgbmix.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rgbmix.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rgbMix-beh " "Found design unit 1: rgbMix-beh" {  } { { "rgbMix.vhd" "" { Text "C:/Users/Uros/Desktop/Final VHDL Project Files/rgbMix.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496113418898 ""} { "Info" "ISGN_ENTITY_NAME" "1 rgbMix " "Found entity 1: rgbMix" {  } { { "rgbMix.vhd" "" { Text "C:/Users/Uros/Desktop/Final VHDL Project Files/rgbMix.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496113418898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496113418898 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "prototype " "Elaborating entity \"prototype\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1496113419008 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "rgbAIBall2\[2..0\] rgbAIBall " "Bus \"rgbAIBall2\[2..0\]\" found using same base name as \"rgbAIBall\", which might lead to a name conflict." {  } { { "prototype.bdf" "" { Schematic "C:/Users/Uros/Desktop/Final VHDL Project Files/prototype.bdf" { { 264 1296 1512 504 "inst20" "" } { 264 1296 1512 504 "inst20" "" } { 264 1296 1512 504 "inst20" "" } { 264 1296 1512 504 "inst20" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1496113419010 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "rgbAIBall " "Converted elements in bus name \"rgbAIBall\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "rgbAIBall\[2..0\] rgbAIBall2..0 " "Converted element name(s) from \"rgbAIBall\[2..0\]\" to \"rgbAIBall2..0\"" {  } { { "prototype.bdf" "" { Schematic "C:/Users/Uros/Desktop/Final VHDL Project Files/prototype.bdf" { { 264 1296 1512 504 "inst20" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496113419011 ""}  } { { "prototype.bdf" "" { Schematic "C:/Users/Uros/Desktop/Final VHDL Project Files/prototype.bdf" { { 264 1296 1512 504 "inst20" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1496113419011 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "rgbAIBall2 " "Converted elements in bus name \"rgbAIBall2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "rgbAIBall2\[2..0\] rgbAIBall22..0 " "Converted element name(s) from \"rgbAIBall2\[2..0\]\" to \"rgbAIBall22..0\"" {  } { { "prototype.bdf" "" { Schematic "C:/Users/Uros/Desktop/Final VHDL Project Files/prototype.bdf" { { 264 1296 1512 504 "inst20" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496113419011 ""}  } { { "prototype.bdf" "" { Schematic "C:/Users/Uros/Desktop/Final VHDL Project Files/prototype.bdf" { { 264 1296 1512 504 "inst20" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1496113419011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_SYNC VGA_SYNC:inst1 " "Elaborating entity \"VGA_SYNC\" for hierarchy \"VGA_SYNC:inst1\"" {  } { { "prototype.bdf" "inst1" { Schematic "C:/Users/Uros/Desktop/Final VHDL Project Files/prototype.bdf" { { 48 1192 1416 224 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496113419014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_Divider Clock_Divider:inst " "Elaborating entity \"Clock_Divider\" for hierarchy \"Clock_Divider:inst\"" {  } { { "prototype.bdf" "inst" { Schematic "C:/Users/Uros/Desktop/Final VHDL Project Files/prototype.bdf" { { -352 -64 96 -272 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496113419018 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp Clock_Divider.vhd(27) " "VHDL Process Statement warning at Clock_Divider.vhd(27): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Clock_Divider.vhd" "" { Text "C:/Users/Uros/Desktop/Final VHDL Project Files/Clock_Divider.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1496113419019 "|prototype|Clock_Divider:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rgbMix rgbMix:inst20 " "Elaborating entity \"rgbMix\" for hierarchy \"rgbMix:inst20\"" {  } { { "prototype.bdf" "inst20" { Schematic "C:/Users/Uros/Desktop/Final VHDL Project Files/prototype.bdf" { { 264 1296 1512 504 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496113419022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tank Tank:inst12 " "Elaborating entity \"Tank\" for hierarchy \"Tank:inst12\"" {  } { { "prototype.bdf" "inst12" { Schematic "C:/Users/Uros/Desktop/Final VHDL Project Files/prototype.bdf" { { 376 704 912 584 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496113419025 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "tank_width Tank.vhd(17) " "VHDL Signal Declaration warning at Tank.vhd(17): used explicit default value for signal \"tank_width\" because signal was never assigned a value" {  } { { "Tank.vhd" "" { Text "C:/Users/Uros/Desktop/Final VHDL Project Files/Tank.vhd" 17 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1496113419027 "|prototype|Tank:inst12"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "tank_height Tank.vhd(18) " "VHDL Signal Declaration warning at Tank.vhd(18): used explicit default value for signal \"tank_height\" because signal was never assigned a value" {  } { { "Tank.vhd" "" { Text "C:/Users/Uros/Desktop/Final VHDL Project Files/Tank.vhd" 18 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1496113419027 "|prototype|Tank:inst12"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "sTank_colEnd Tank.vhd(19) " "VHDL Signal Declaration warning at Tank.vhd(19): used explicit default value for signal \"sTank_colEnd\" because signal was never assigned a value" {  } { { "Tank.vhd" "" { Text "C:/Users/Uros/Desktop/Final VHDL Project Files/Tank.vhd" 19 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1496113419027 "|prototype|Tank:inst12"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "sTank_rowEnd Tank.vhd(20) " "VHDL Signal Declaration warning at Tank.vhd(20): used explicit default value for signal \"sTank_rowEnd\" because signal was never assigned a value" {  } { { "Tank.vhd" "" { Text "C:/Users/Uros/Desktop/Final VHDL Project Files/Tank.vhd" 20 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1496113419027 "|prototype|Tank:inst12"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GameLogic GameLogic:inst3 " "Elaborating entity \"GameLogic\" for hierarchy \"GameLogic:inst3\"" {  } { { "prototype.bdf" "inst3" { Schematic "C:/Users/Uros/Desktop/Final VHDL Project Files/prototype.bdf" { { -152 -168 96 248 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496113419029 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "ball_size GameLogic.vhd(34) " "VHDL Signal Declaration warning at GameLogic.vhd(34): used explicit default value for signal \"ball_size\" because signal was never assigned a value" {  } { { "GameLogic.vhd" "" { Text "C:/Users/Uros/Desktop/Final VHDL Project Files/GameLogic.vhd" 34 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1496113419033 "|prototype|GameLogic:inst3"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "tank_width GameLogic.vhd(57) " "VHDL Signal Declaration warning at GameLogic.vhd(57): used explicit default value for signal \"tank_width\" because signal was never assigned a value" {  } { { "GameLogic.vhd" "" { Text "C:/Users/Uros/Desktop/Final VHDL Project Files/GameLogic.vhd" 57 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1496113419033 "|prototype|GameLogic:inst3"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "s_tank2_row GameLogic.vhd(65) " "VHDL Signal Declaration warning at GameLogic.vhd(65): used explicit default value for signal \"s_tank2_row\" because signal was never assigned a value" {  } { { "GameLogic.vhd" "" { Text "C:/Users/Uros/Desktop/Final VHDL Project Files/GameLogic.vhd" 65 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1496113419033 "|prototype|GameLogic:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MOUSE MOUSE:inst7 " "Elaborating entity \"MOUSE\" for hierarchy \"MOUSE:inst7\"" {  } { { "prototype.bdf" "inst7" { Schematic "C:/Users/Uros/Desktop/Final VHDL Project Files/prototype.bdf" { { 248 -40 224 392 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496113419036 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CHARIN mouse.VHD(22) " "Verilog HDL or VHDL warning at mouse.VHD(22): object \"CHARIN\" assigned a value but never read" {  } { { "mouse.VHD" "" { Text "C:/Users/Uros/Desktop/Final VHDL Project Files/mouse.VHD" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1496113419039 "|prototype|MOUSE:inst7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.VHD(148) " "VHDL Process Statement warning at mouse.VHD(148): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mouse.VHD" "" { Text "C:/Users/Uros/Desktop/Final VHDL Project Files/mouse.VHD" 148 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1496113419040 "|prototype|MOUSE:inst7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.VHD(152) " "VHDL Process Statement warning at mouse.VHD(152): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mouse.VHD" "" { Text "C:/Users/Uros/Desktop/Final VHDL Project Files/mouse.VHD" 152 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1496113419040 "|prototype|MOUSE:inst7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.VHD(153) " "VHDL Process Statement warning at mouse.VHD(153): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mouse.VHD" "" { Text "C:/Users/Uros/Desktop/Final VHDL Project Files/mouse.VHD" 153 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1496113419040 "|prototype|MOUSE:inst7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.VHD(154) " "VHDL Process Statement warning at mouse.VHD(154): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mouse.VHD" "" { Text "C:/Users/Uros/Desktop/Final VHDL Project Files/mouse.VHD" 154 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1496113419040 "|prototype|MOUSE:inst7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM FSM:inst9 " "Elaborating entity \"FSM\" for hierarchy \"FSM:inst9\"" {  } { { "prototype.bdf" "inst9" { Schematic "C:/Users/Uros/Desktop/Final VHDL Project Files/prototype.bdf" { { -256 1232 1496 16 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496113419043 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "sEnableCounter FSM.vhd(47) " "VHDL Signal Declaration warning at FSM.vhd(47): used explicit default value for signal \"sEnableCounter\" because signal was never assigned a value" {  } { { "FSM.vhd" "" { Text "C:/Users/Uros/Desktop/Final VHDL Project Files/FSM.vhd" 47 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1496113419045 "|prototype|FSM:inst9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_Divider_1Hz Clock_Divider_1Hz:inst10 " "Elaborating entity \"Clock_Divider_1Hz\" for hierarchy \"Clock_Divider_1Hz:inst10\"" {  } { { "prototype.bdf" "inst10" { Schematic "C:/Users/Uros/Desktop/Final VHDL Project Files/prototype.bdf" { { 416 -40 120 496 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496113419049 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp Clock_Divider_1Hz.vhd(27) " "VHDL Process Statement warning at Clock_Divider_1Hz.vhd(27): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Clock_Divider_1Hz.vhd" "" { Text "C:/Users/Uros/Desktop/Final VHDL Project Files/Clock_Divider_1Hz.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1496113419052 "|prototype|Clock_Divider_1Hz:inst10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "startCountdown startCountdown:inst19 " "Elaborating entity \"startCountdown\" for hierarchy \"startCountdown:inst19\"" {  } { { "prototype.bdf" "inst19" { Schematic "C:/Users/Uros/Desktop/Final VHDL Project Files/prototype.bdf" { { 536 224 400 648 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496113419055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:inst11 " "Elaborating entity \"counter\" for hierarchy \"counter:inst11\"" {  } { { "prototype.bdf" "inst11" { Schematic "C:/Users/Uros/Desktop/Final VHDL Project Files/prototype.bdf" { { 416 240 400 528 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496113419058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD_counter counter:inst11\|BCD_counter:b2v_inst " "Elaborating entity \"BCD_counter\" for hierarchy \"counter:inst11\|BCD_counter:b2v_inst\"" {  } { { "counter.vhd" "b2v_inst" { Text "C:/Users/Uros/Desktop/Final VHDL Project Files/counter.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496113419062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "countdown counter:inst11\|countdown:b2v_inst2 " "Elaborating entity \"countdown\" for hierarchy \"counter:inst11\|countdown:b2v_inst2\"" {  } { { "counter.vhd" "b2v_inst2" { Text "C:/Users/Uros/Desktop/Final VHDL Project Files/counter.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496113419068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "score_count score_count:inst16 " "Elaborating entity \"score_count\" for hierarchy \"score_count:inst16\"" {  } { { "prototype.bdf" "inst16" { Schematic "C:/Users/Uros/Desktop/Final VHDL Project Files/prototype.bdf" { { 816 496 696 896 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496113419072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random_num random_num:inst6 " "Elaborating entity \"random_num\" for hierarchy \"random_num:inst6\"" {  } { { "prototype.bdf" "inst6" { Schematic "C:/Users/Uros/Desktop/Final VHDL Project Files/prototype.bdf" { { -264 -64 96 -184 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496113419077 ""}
{ "Warning" "WVRFX_VHDL_2050_UNCONVERTED" "high random_num.vhd(44) " "VHDL warning at random_num.vhd(44): sensitivity list already contains high" {  } { { "random_num.vhd" "" { Text "C:/Users/Uros/Desktop/Final VHDL Project Files/random_num.vhd" 44 0 0 } }  } 0 10812 "VHDL warning at %2!s!: sensitivity list already contains %1!s!" 0 0 "Quartus II" 0 -1 1496113419079 "|prototype|random_num:inst6"}
{ "Warning" "WVRFX_VHDL_2050_UNCONVERTED" "high random_num.vhd(56) " "VHDL warning at random_num.vhd(56): sensitivity list already contains high" {  } { { "random_num.vhd" "" { Text "C:/Users/Uros/Desktop/Final VHDL Project Files/random_num.vhd" 56 0 0 } }  } 0 10812 "VHDL warning at %2!s!: sensitivity list already contains %1!s!" 0 0 "Quartus II" 0 -1 1496113419079 "|prototype|random_num:inst6"}
{ "Warning" "WVRFX_VHDL_2050_UNCONVERTED" "high random_num.vhd(75) " "VHDL warning at random_num.vhd(75): sensitivity list already contains high" {  } { { "random_num.vhd" "" { Text "C:/Users/Uros/Desktop/Final VHDL Project Files/random_num.vhd" 75 0 0 } }  } 0 10812 "VHDL warning at %2!s!: sensitivity list already contains %1!s!" 0 0 "Quartus II" 0 -1 1496113419079 "|prototype|random_num:inst6"}
{ "Warning" "WVRFX_VHDL_2050_UNCONVERTED" "high random_num.vhd(87) " "VHDL warning at random_num.vhd(87): sensitivity list already contains high" {  } { { "random_num.vhd" "" { Text "C:/Users/Uros/Desktop/Final VHDL Project Files/random_num.vhd" 87 0 0 } }  } 0 10812 "VHDL warning at %2!s!: sensitivity list already contains %1!s!" 0 0 "Quartus II" 0 -1 1496113419079 "|prototype|random_num:inst6"}
{ "Warning" "WVRFX_VHDL_2050_UNCONVERTED" "high random_num.vhd(99) " "VHDL warning at random_num.vhd(99): sensitivity list already contains high" {  } { { "random_num.vhd" "" { Text "C:/Users/Uros/Desktop/Final VHDL Project Files/random_num.vhd" 99 0 0 } }  } 0 10812 "VHDL warning at %2!s!: sensitivity list already contains %1!s!" 0 0 "Quartus II" 0 -1 1496113419079 "|prototype|random_num:inst6"}
{ "Warning" "WVRFX_VHDL_2050_UNCONVERTED" "high random_num.vhd(111) " "VHDL warning at random_num.vhd(111): sensitivity list already contains high" {  } { { "random_num.vhd" "" { Text "C:/Users/Uros/Desktop/Final VHDL Project Files/random_num.vhd" 111 0 0 } }  } 0 10812 "VHDL warning at %2!s!: sensitivity list already contains %1!s!" 0 0 "Quartus II" 0 -1 1496113419079 "|prototype|random_num:inst6"}
{ "Warning" "WVRFX_VHDL_2050_UNCONVERTED" "high random_num.vhd(123) " "VHDL warning at random_num.vhd(123): sensitivity list already contains high" {  } { { "random_num.vhd" "" { Text "C:/Users/Uros/Desktop/Final VHDL Project Files/random_num.vhd" 123 0 0 } }  } 0 10812 "VHDL warning at %2!s!: sensitivity list already contains %1!s!" 0 0 "Quartus II" 0 -1 1496113419080 "|prototype|random_num:inst6"}
{ "Warning" "WVRFX_VHDL_2050_UNCONVERTED" "high random_num.vhd(135) " "VHDL warning at random_num.vhd(135): sensitivity list already contains high" {  } { { "random_num.vhd" "" { Text "C:/Users/Uros/Desktop/Final VHDL Project Files/random_num.vhd" 135 0 0 } }  } 0 10812 "VHDL warning at %2!s!: sensitivity list already contains %1!s!" 0 0 "Quartus II" 0 -1 1496113419080 "|prototype|random_num:inst6"}
{ "Warning" "WVRFX_VHDL_2050_UNCONVERTED" "high random_num.vhd(147) " "VHDL warning at random_num.vhd(147): sensitivity list already contains high" {  } { { "random_num.vhd" "" { Text "C:/Users/Uros/Desktop/Final VHDL Project Files/random_num.vhd" 147 0 0 } }  } 0 10812 "VHDL warning at %2!s!: sensitivity list already contains %1!s!" 0 0 "Quartus II" 0 -1 1496113419080 "|prototype|random_num:inst6"}
{ "Warning" "WVRFX_VHDL_2050_UNCONVERTED" "high random_num.vhd(159) " "VHDL warning at random_num.vhd(159): sensitivity list already contains high" {  } { { "random_num.vhd" "" { Text "C:/Users/Uros/Desktop/Final VHDL Project Files/random_num.vhd" 159 0 0 } }  } 0 10812 "VHDL warning at %2!s!: sensitivity list already contains %1!s!" 0 0 "Quartus II" 0 -1 1496113419080 "|prototype|random_num:inst6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ball ball:inst2 " "Elaborating entity \"ball\" for hierarchy \"ball:inst2\"" {  } { { "prototype.bdf" "inst2" { Schematic "C:/Users/Uros/Desktop/Final VHDL Project Files/prototype.bdf" { { 608 1008 1208 752 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496113419089 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "ball_width ball.vhd(15) " "VHDL Signal Declaration warning at ball.vhd(15): used explicit default value for signal \"ball_width\" because signal was never assigned a value" {  } { { "ball.vhd" "" { Text "C:/Users/Uros/Desktop/Final VHDL Project Files/ball.vhd" 15 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1496113419090 "|prototype|ball:inst2"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "ball_height ball.vhd(16) " "VHDL Signal Declaration warning at ball.vhd(16): used explicit default value for signal \"ball_height\" because signal was never assigned a value" {  } { { "ball.vhd" "" { Text "C:/Users/Uros/Desktop/Final VHDL Project Files/ball.vhd" 16 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1496113419090 "|prototype|ball:inst2"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "sCol_End ball.vhd(18) " "VHDL Signal Declaration warning at ball.vhd(18): used explicit default value for signal \"sCol_End\" because signal was never assigned a value" {  } { { "ball.vhd" "" { Text "C:/Users/Uros/Desktop/Final VHDL Project Files/ball.vhd" 18 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1496113419091 "|prototype|ball:inst2"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "sRow_End ball.vhd(19) " "VHDL Signal Declaration warning at ball.vhd(19): used explicit default value for signal \"sRow_End\" because signal was never assigned a value" {  } { { "ball.vhd" "" { Text "C:/Users/Uros/Desktop/Final VHDL Project Files/ball.vhd" 19 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1496113419091 "|prototype|ball:inst2"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Col_1 ball.vhd(25) " "VHDL Signal Declaration warning at ball.vhd(25): used explicit default value for signal \"Col_1\" because signal was never assigned a value" {  } { { "ball.vhd" "" { Text "C:/Users/Uros/Desktop/Final VHDL Project Files/ball.vhd" 25 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1496113419091 "|prototype|ball:inst2"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Col_2 ball.vhd(26) " "VHDL Signal Declaration warning at ball.vhd(26): used explicit default value for signal \"Col_2\" because signal was never assigned a value" {  } { { "ball.vhd" "" { Text "C:/Users/Uros/Desktop/Final VHDL Project Files/ball.vhd" 26 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1496113419091 "|prototype|ball:inst2"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Col_3 ball.vhd(27) " "VHDL Signal Declaration warning at ball.vhd(27): used explicit default value for signal \"Col_3\" because signal was never assigned a value" {  } { { "ball.vhd" "" { Text "C:/Users/Uros/Desktop/Final VHDL Project Files/ball.vhd" 27 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1496113419091 "|prototype|ball:inst2"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Col_4 ball.vhd(28) " "VHDL Signal Declaration warning at ball.vhd(28): used explicit default value for signal \"Col_4\" because signal was never assigned a value" {  } { { "ball.vhd" "" { Text "C:/Users/Uros/Desktop/Final VHDL Project Files/ball.vhd" 28 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1496113419091 "|prototype|ball:inst2"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Col_6 ball.vhd(30) " "VHDL Signal Declaration warning at ball.vhd(30): used explicit default value for signal \"Col_6\" because signal was never assigned a value" {  } { { "ball.vhd" "" { Text "C:/Users/Uros/Desktop/Final VHDL Project Files/ball.vhd" 30 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1496113419091 "|prototype|ball:inst2"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Col_7 ball.vhd(31) " "VHDL Signal Declaration warning at ball.vhd(31): used explicit default value for signal \"Col_7\" because signal was never assigned a value" {  } { { "ball.vhd" "" { Text "C:/Users/Uros/Desktop/Final VHDL Project Files/ball.vhd" 31 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1496113419091 "|prototype|ball:inst2"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Col_8 ball.vhd(32) " "VHDL Signal Declaration warning at ball.vhd(32): used explicit default value for signal \"Col_8\" because signal was never assigned a value" {  } { { "ball.vhd" "" { Text "C:/Users/Uros/Desktop/Final VHDL Project Files/ball.vhd" 32 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1496113419091 "|prototype|ball:inst2"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Col_9 ball.vhd(33) " "VHDL Signal Declaration warning at ball.vhd(33): used explicit default value for signal \"Col_9\" because signal was never assigned a value" {  } { { "ball.vhd" "" { Text "C:/Users/Uros/Desktop/Final VHDL Project Files/ball.vhd" 33 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1496113419091 "|prototype|ball:inst2"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Row_0 ball.vhd(36) " "VHDL Signal Declaration warning at ball.vhd(36): used explicit default value for signal \"Row_0\" because signal was never assigned a value" {  } { { "ball.vhd" "" { Text "C:/Users/Uros/Desktop/Final VHDL Project Files/ball.vhd" 36 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1496113419091 "|prototype|ball:inst2"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Row_1 ball.vhd(37) " "VHDL Signal Declaration warning at ball.vhd(37): used explicit default value for signal \"Row_1\" because signal was never assigned a value" {  } { { "ball.vhd" "" { Text "C:/Users/Uros/Desktop/Final VHDL Project Files/ball.vhd" 37 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1496113419091 "|prototype|ball:inst2"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Row_2 ball.vhd(38) " "VHDL Signal Declaration warning at ball.vhd(38): used explicit default value for signal \"Row_2\" because signal was never assigned a value" {  } { { "ball.vhd" "" { Text "C:/Users/Uros/Desktop/Final VHDL Project Files/ball.vhd" 38 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1496113419092 "|prototype|ball:inst2"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Row_3 ball.vhd(39) " "VHDL Signal Declaration warning at ball.vhd(39): used explicit default value for signal \"Row_3\" because signal was never assigned a value" {  } { { "ball.vhd" "" { Text "C:/Users/Uros/Desktop/Final VHDL Project Files/ball.vhd" 39 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1496113419092 "|prototype|ball:inst2"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Row_4 ball.vhd(40) " "VHDL Signal Declaration warning at ball.vhd(40): used explicit default value for signal \"Row_4\" because signal was never assigned a value" {  } { { "ball.vhd" "" { Text "C:/Users/Uros/Desktop/Final VHDL Project Files/ball.vhd" 40 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1496113419092 "|prototype|ball:inst2"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Row_5 ball.vhd(41) " "VHDL Signal Declaration warning at ball.vhd(41): used explicit default value for signal \"Row_5\" because signal was never assigned a value" {  } { { "ball.vhd" "" { Text "C:/Users/Uros/Desktop/Final VHDL Project Files/ball.vhd" 41 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1496113419092 "|prototype|ball:inst2"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Row_6 ball.vhd(42) " "VHDL Signal Declaration warning at ball.vhd(42): used explicit default value for signal \"Row_6\" because signal was never assigned a value" {  } { { "ball.vhd" "" { Text "C:/Users/Uros/Desktop/Final VHDL Project Files/ball.vhd" 42 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1496113419092 "|prototype|ball:inst2"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Row_7 ball.vhd(43) " "VHDL Signal Declaration warning at ball.vhd(43): used explicit default value for signal \"Row_7\" because signal was never assigned a value" {  } { { "ball.vhd" "" { Text "C:/Users/Uros/Desktop/Final VHDL Project Files/ball.vhd" 43 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1496113419092 "|prototype|ball:inst2"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Row_8 ball.vhd(44) " "VHDL Signal Declaration warning at ball.vhd(44): used explicit default value for signal \"Row_8\" because signal was never assigned a value" {  } { { "ball.vhd" "" { Text "C:/Users/Uros/Desktop/Final VHDL Project Files/ball.vhd" 44 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1496113419092 "|prototype|ball:inst2"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Row_9 ball.vhd(45) " "VHDL Signal Declaration warning at ball.vhd(45): used explicit default value for signal \"Row_9\" because signal was never assigned a value" {  } { { "ball.vhd" "" { Text "C:/Users/Uros/Desktop/Final VHDL Project Files/ball.vhd" 45 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1496113419092 "|prototype|ball:inst2"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Row_10 ball.vhd(46) " "VHDL Signal Declaration warning at ball.vhd(46): used explicit default value for signal \"Row_10\" because signal was never assigned a value" {  } { { "ball.vhd" "" { Text "C:/Users/Uros/Desktop/Final VHDL Project Files/ball.vhd" 46 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1496113419092 "|prototype|ball:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "char_gen char_gen:inst15 " "Elaborating entity \"char_gen\" for hierarchy \"char_gen:inst15\"" {  } { { "prototype.bdf" "inst15" { Schematic "C:/Users/Uros/Desktop/Final VHDL Project Files/prototype.bdf" { { -360 352 616 -120 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496113419095 ""}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE char_gen.vhd(130) " "VHDL warning at char_gen.vhd(130): comparison between unequal length operands always returns FALSE" {  } { { "char_gen.vhd" "" { Text "C:/Users/Uros/Desktop/Final VHDL Project Files/char_gen.vhd" 130 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Quartus II" 0 -1 1496113419099 "|prototype|char_gen:inst15"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "char_rom char_rom:inst5 " "Elaborating entity \"char_rom\" for hierarchy \"char_rom:inst5\"" {  } { { "prototype.bdf" "inst5" { Schematic "C:/Users/Uros/Desktop/Final VHDL Project Files/prototype.bdf" { { -360 728 992 -248 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496113419102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram char_rom:inst5\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"char_rom:inst5\|altsyncram:altsyncram_component\"" {  } { { "char_rom.vhd" "altsyncram_component" { Text "C:/Users/Uros/Desktop/Final VHDL Project Files/char_rom.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496113419162 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "char_rom:inst5\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"char_rom:inst5\|altsyncram:altsyncram_component\"" {  } { { "char_rom.vhd" "" { Text "C:/Users/Uros/Desktop/Final VHDL Project Files/char_rom.vhd" 56 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496113419164 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "char_rom:inst5\|altsyncram:altsyncram_component " "Instantiated megafunction \"char_rom:inst5\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496113419165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496113419165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496113419165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file tcgrom.mif " "Parameter \"init_file\" = \"tcgrom.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496113419165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496113419165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496113419165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496113419165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496113419165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496113419165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496113419165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496113419165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496113419165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496113419165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496113419165 ""}  } { { "char_rom.vhd" "" { Text "C:/Users/Uros/Desktop/Final VHDL Project Files/char_rom.vhd" 56 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1496113419165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kt91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kt91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kt91 " "Found entity 1: altsyncram_kt91" {  } { { "db/altsyncram_kt91.tdf" "" { Text "C:/Users/Uros/Desktop/Final VHDL Project Files/db/altsyncram_kt91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496113419257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496113419257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kt91 char_rom:inst5\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated " "Elaborating entity \"altsyncram_kt91\" for hierarchy \"char_rom:inst5\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496113419259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg seven_seg:inst17 " "Elaborating entity \"seven_seg\" for hierarchy \"seven_seg:inst17\"" {  } { { "prototype.bdf" "inst17" { Schematic "C:/Users/Uros/Desktop/Final VHDL Project Files/prototype.bdf" { { 792 792 976 872 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496113419271 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "startCountdown.vhd" "" { Text "C:/Users/Uros/Desktop/Final VHDL Project Files/startCountdown.vhd" 20 -1 0 } } { "startCountdown.vhd" "" { Text "C:/Users/Uros/Desktop/Final VHDL Project Files/startCountdown.vhd" 14 -1 0 } } { "BCD_counter.vhd" "" { Text "C:/Users/Uros/Desktop/Final VHDL Project Files/BCD_counter.vhd" 17 -1 0 } } { "mouse.VHD" "" { Text "C:/Users/Uros/Desktop/Final VHDL Project Files/mouse.VHD" 34 -1 0 } } { "mouse.VHD" "" { Text "C:/Users/Uros/Desktop/Final VHDL Project Files/mouse.VHD" 143 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1496113423199 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1496113423200 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "score_ones\[7\] VCC " "Pin \"score_ones\[7\]\" is stuck at VCC" {  } { { "prototype.bdf" "" { Schematic "C:/Users/Uros/Desktop/Final VHDL Project Files/prototype.bdf" { { 816 1000 1178 832 "score_ones\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496113424925 "|prototype|score_ones[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "score_tens\[7\] VCC " "Pin \"score_tens\[7\]\" is stuck at VCC" {  } { { "prototype.bdf" "" { Schematic "C:/Users/Uros/Desktop/Final VHDL Project Files/prototype.bdf" { { 896 1000 1176 912 "score_tens\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496113424925 "|prototype|score_tens[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1496113424925 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "startCountdown:inst19\|s_out\[0\] High " "Register startCountdown:inst19\|s_out\[0\] will power up to High" {  } { { "startCountdown.vhd" "" { Text "C:/Users/Uros/Desktop/Final VHDL Project Files/startCountdown.vhd" 20 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1496113425078 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "startCountdown:inst19\|s_out\[1\] High " "Register startCountdown:inst19\|s_out\[1\] will power up to High" {  } { { "startCountdown.vhd" "" { Text "C:/Users/Uros/Desktop/Final VHDL Project Files/startCountdown.vhd" 20 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1496113425078 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "startCountdown:inst19\|sEnable High " "Register startCountdown:inst19\|sEnable will power up to High" {  } { { "startCountdown.vhd" "" { Text "C:/Users/Uros/Desktop/Final VHDL Project Files/startCountdown.vhd" 14 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1496113425078 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Quartus II" 0 -1 1496113425078 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1496113425337 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1496113427773 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496113427773 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2530 " "Implemented 2530 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1496113428047 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1496113428047 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1496113428047 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2488 " "Implemented 2488 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1496113428047 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1496113428047 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1496113428047 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 62 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 62 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "496 " "Peak virtual memory: 496 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1496113428102 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 30 15:03:48 2017 " "Processing ended: Tue May 30 15:03:48 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1496113428102 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1496113428102 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1496113428102 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1496113428102 ""}
