# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Transmitter.srcs/sources_1/new/MUX.vhd" \
"../../../../Transmitter.ip_user_files/bd/Design_2/ip/Design_2_MUX_0_2/sim/Design_2_MUX_0_2.vhd" \
"../../../../Transmitter.ip_user_files/bd/Design_2/ipshared/6ba0/sources_1/new/Scrambler_32bits.vhd" \
"../../../../Transmitter.ip_user_files/bd/Design_2/ip/Design_2_Scrambler_32bits_0_1/sim/Design_2_Scrambler_32bits_0_1.vhd" \
"../../../../Transmitter.ip_user_files/bd/Design_2/ipshared/0e49/sources_1/new/Interleaver.vhd" \
"../../../../Transmitter.ip_user_files/bd/Design_2/ip/Design_2_block_interleaver_0_0/sim/Design_2_block_interleaver_0_0.vhd" \
"../../../../Transmitter.ip_user_files/bd/Design_2/ipshared/db2d/Pre-distorsion_filter.srcs/sources_1/new/Parallel_FIR_filter.vhd" \
"../../../../Transmitter.ip_user_files/bd/Design_2/ip/Design_2_Pre_Distortion_Filter_0_0/sim/Design_2_Pre_Distortion_Filter_0_0.vhd" \
"../../../../Transmitter.ip_user_files/bd/Design_2/ipshared/5e2b/sources_1/new/Symbol_mapper.vhd" \
"../../../../Transmitter.ip_user_files/bd/Design_2/ip/Design_2_Symbol_mapper_0_0/sim/Design_2_Symbol_mapper_0_0.vhd" \
"../../../../Transmitter.ip_user_files/bd/Design_2/ipshared/235b/sources_1/new/Input_controller.vhd" \
"../../../../Transmitter.ip_user_files/bd/Design_2/ipshared/235b/sources_1/new/LDPC_encoder.vhd" \
"../../../../Transmitter.ip_user_files/bd/Design_2/ip/Design_2_LDPC_encoder_0_2/sim/Design_2_LDPC_encoder_0_2.vhd" \
"../../../../Transmitter.ip_user_files/bd/Design_2/ipshared/0e7d/Polyphase_Filter_FI.srcs/sources_1/new/Polyphase_filter.vhd" \
"../../../../Transmitter.ip_user_files/bd/Design_2/ip/Design_2_Polyphase_filter_0_0/sim/Design_2_Polyphase_filter_0_0.vhd" \
"../../../../Transmitter.ip_user_files/bd/Design_2/ipshared/268f/sources_1/new/CU_top.vhd" \
"../../../../Transmitter.ip_user_files/bd/Design_2/ip/Design_2_CU_top_0_1/sim/Design_2_CU_top_0_1.vhd" \
"../../../../Transmitter.ip_user_files/bd/Design_2/sim/Design_2.vhd" \
"../../../../Transmitter.gen/sources_1/bd/Design_2/hdl/Design_2_wrapper.vhd" \
"../../../../../../tb_design_1_wrapper.vhd" \

# Do not sort compile order
nosort
