#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1be21d0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1bd9c70 .scope module, "tb" "tb" 3 30;
 .timescale -12 -12;
L_0x1c19e10 .functor NOT 1, L_0x1c1b560, C4<0>, C4<0>, C4<0>;
L_0x1c1b380 .functor XOR 1, L_0x1c1b100, L_0x1c1b250, C4<0>, C4<0>;
L_0x1c1b4f0 .functor XOR 1, L_0x1c1b380, L_0x1c1b420, C4<0>, C4<0>;
v0x1c191d0_0 .net *"_ivl_10", 0 0, L_0x1c1b420;  1 drivers
v0x1c192d0_0 .net *"_ivl_12", 0 0, L_0x1c1b4f0;  1 drivers
v0x1c193b0_0 .net *"_ivl_2", 0 0, L_0x1c1b040;  1 drivers
v0x1c19470_0 .net *"_ivl_4", 0 0, L_0x1c1b100;  1 drivers
v0x1c19550_0 .net *"_ivl_6", 0 0, L_0x1c1b250;  1 drivers
v0x1c19680_0 .net *"_ivl_8", 0 0, L_0x1c1b380;  1 drivers
v0x1c19760_0 .var "clk", 0 0;
v0x1c19800_0 .var/2u "stats1", 159 0;
v0x1c198c0_0 .var/2u "strobe", 0 0;
v0x1c19a10_0 .net "tb_match", 0 0, L_0x1c1b560;  1 drivers
v0x1c19ad0_0 .net "tb_mismatch", 0 0, L_0x1c19e10;  1 drivers
v0x1c19b90_0 .net "x", 0 0, v0x1c157e0_0;  1 drivers
v0x1c19c30_0 .net "y", 0 0, v0x1c158a0_0;  1 drivers
v0x1c19cd0_0 .net "z_dut", 0 0, L_0x1c1ae70;  1 drivers
v0x1c19d70_0 .net "z_ref", 0 0, L_0x1c19ef0;  1 drivers
L_0x1c1b040 .concat [ 1 0 0 0], L_0x1c19ef0;
L_0x1c1b100 .concat [ 1 0 0 0], L_0x1c19ef0;
L_0x1c1b250 .concat [ 1 0 0 0], L_0x1c1ae70;
L_0x1c1b420 .concat [ 1 0 0 0], L_0x1c19ef0;
L_0x1c1b560 .cmp/eeq 1, L_0x1c1b040, L_0x1c1b4f0;
S_0x1be4560 .scope module, "good1" "reference_module" 3 71, 3 4 0, S_0x1bd9c70;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x1c19e80 .functor NOT 1, v0x1c158a0_0, C4<0>, C4<0>, C4<0>;
L_0x1c19ef0 .functor OR 1, v0x1c157e0_0, L_0x1c19e80, C4<0>, C4<0>;
v0x1be36b0_0 .net *"_ivl_0", 0 0, L_0x1c19e80;  1 drivers
v0x1be3750_0 .net "x", 0 0, v0x1c157e0_0;  alias, 1 drivers
v0x1c15330_0 .net "y", 0 0, v0x1c158a0_0;  alias, 1 drivers
v0x1c153d0_0 .net "z", 0 0, L_0x1c19ef0;  alias, 1 drivers
S_0x1c15510 .scope module, "stim1" "stimulus_gen" 3 66, 3 14 0, S_0x1bd9c70;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x";
    .port_info 2 /OUTPUT 1 "y";
v0x1c15700_0 .net "clk", 0 0, v0x1c19760_0;  1 drivers
v0x1c157e0_0 .var "x", 0 0;
v0x1c158a0_0 .var "y", 0 0;
E_0x1bbd1d0 .event negedge, v0x1c15700_0;
E_0x1bbf650/0 .event negedge, v0x1c15700_0;
E_0x1bbf650/1 .event posedge, v0x1c15700_0;
E_0x1bbf650 .event/or E_0x1bbf650/0, E_0x1bbf650/1;
S_0x1c15940 .scope module, "top_module1" "top_module" 3 76, 4 17 0, S_0x1bd9c70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
v0x1c18780_0 .net "and_out", 0 0, L_0x1c1aca0;  1 drivers
v0x1c18870_0 .net "or_out", 0 0, L_0x1c1abf0;  1 drivers
v0x1c18980_0 .net "x", 0 0, v0x1c157e0_0;  alias, 1 drivers
v0x1c18a20_0 .net "y", 0 0, v0x1c158a0_0;  alias, 1 drivers
v0x1c18ac0_0 .net "z", 0 0, L_0x1c1ae70;  alias, 1 drivers
v0x1c18bb0_0 .net "z1", 0 0, L_0x1c1a1c0;  1 drivers
v0x1c18ca0_0 .net "z2", 0 0, L_0x1c1a330;  1 drivers
v0x1c18d90_0 .net "z3", 0 0, L_0x1c1a6f0;  1 drivers
v0x1c18e80_0 .net "z4", 0 0, L_0x1c1aae0;  1 drivers
S_0x1c15b20 .scope module, "A1" "A" 4 22, 4 1 0, S_0x1c15940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x1c1a130 .functor XOR 1, v0x1c157e0_0, v0x1c158a0_0, C4<0>, C4<0>;
L_0x1c1a1c0 .functor AND 1, L_0x1c1a130, v0x1c157e0_0, C4<1>, C4<1>;
v0x1c15d90_0 .net *"_ivl_0", 0 0, L_0x1c1a130;  1 drivers
v0x1c15e90_0 .net "x", 0 0, v0x1c157e0_0;  alias, 1 drivers
v0x1c15fa0_0 .net "y", 0 0, v0x1c158a0_0;  alias, 1 drivers
v0x1c16090_0 .net "z", 0 0, L_0x1c1a1c0;  alias, 1 drivers
S_0x1c16190 .scope module, "A2" "A" 4 23, 4 1 0, S_0x1c15940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x1c1a2a0 .functor XOR 1, v0x1c157e0_0, v0x1c158a0_0, C4<0>, C4<0>;
L_0x1c1a330 .functor AND 1, L_0x1c1a2a0, v0x1c157e0_0, C4<1>, C4<1>;
v0x1c163e0_0 .net *"_ivl_0", 0 0, L_0x1c1a2a0;  1 drivers
v0x1c164e0_0 .net "x", 0 0, v0x1c157e0_0;  alias, 1 drivers
v0x1c165a0_0 .net "y", 0 0, v0x1c158a0_0;  alias, 1 drivers
v0x1c16640_0 .net "z", 0 0, L_0x1c1a330;  alias, 1 drivers
S_0x1c16740 .scope module, "B1" "B" 4 24, 4 9 0, S_0x1c15940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x1c1a4b0 .functor AND 1, v0x1c157e0_0, L_0x1c1a410, C4<1>, C4<1>;
L_0x1c1a630 .functor AND 1, L_0x1c1a590, v0x1c158a0_0, C4<1>, C4<1>;
L_0x1c1a6f0 .functor OR 1, L_0x1c1a4b0, L_0x1c1a630, C4<0>, C4<0>;
v0x1c169c0_0 .net *"_ivl_1", 0 0, L_0x1c1a410;  1 drivers
v0x1c16a80_0 .net *"_ivl_2", 0 0, L_0x1c1a4b0;  1 drivers
v0x1c16b60_0 .net *"_ivl_5", 0 0, L_0x1c1a590;  1 drivers
v0x1c16c30_0 .net *"_ivl_6", 0 0, L_0x1c1a630;  1 drivers
v0x1c16d10_0 .net "x", 0 0, v0x1c157e0_0;  alias, 1 drivers
v0x1c16e00_0 .net "y", 0 0, v0x1c158a0_0;  alias, 1 drivers
v0x1c16f30_0 .net "z", 0 0, L_0x1c1a6f0;  alias, 1 drivers
L_0x1c1a410 .reduce/nor v0x1c158a0_0;
L_0x1c1a590 .reduce/nor v0x1c157e0_0;
S_0x1c17070 .scope module, "B2" "B" 4 25, 4 9 0, S_0x1c15940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x1c1a8a0 .functor AND 1, v0x1c157e0_0, L_0x1c1a800, C4<1>, C4<1>;
L_0x1c1aa20 .functor AND 1, L_0x1c1a980, v0x1c158a0_0, C4<1>, C4<1>;
L_0x1c1aae0 .functor OR 1, L_0x1c1a8a0, L_0x1c1aa20, C4<0>, C4<0>;
v0x1c17270_0 .net *"_ivl_1", 0 0, L_0x1c1a800;  1 drivers
v0x1c17350_0 .net *"_ivl_2", 0 0, L_0x1c1a8a0;  1 drivers
v0x1c17430_0 .net *"_ivl_5", 0 0, L_0x1c1a980;  1 drivers
v0x1c174d0_0 .net *"_ivl_6", 0 0, L_0x1c1aa20;  1 drivers
v0x1c175b0_0 .net "x", 0 0, v0x1c157e0_0;  alias, 1 drivers
v0x1c17650_0 .net "y", 0 0, v0x1c158a0_0;  alias, 1 drivers
v0x1c176f0_0 .net "z", 0 0, L_0x1c1aae0;  alias, 1 drivers
L_0x1c1a800 .reduce/nor v0x1c158a0_0;
L_0x1c1a980 .reduce/nor v0x1c157e0_0;
S_0x1c17830 .scope module, "my_and" "AND2" 4 28, 4 40 0, S_0x1c15940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "z";
L_0x1c1aca0 .functor AND 1, L_0x1c1a330, L_0x1c1aae0, C4<1>, C4<1>;
v0x1c17ad0_0 .net "a", 0 0, L_0x1c1a330;  alias, 1 drivers
v0x1c17b90_0 .net "b", 0 0, L_0x1c1aae0;  alias, 1 drivers
v0x1c17c30_0 .net "z", 0 0, L_0x1c1aca0;  alias, 1 drivers
S_0x1c17d40 .scope module, "my_or" "OR2" 4 27, 4 32 0, S_0x1c15940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "z";
L_0x1c1abf0 .functor OR 1, L_0x1c1a1c0, L_0x1c1a6f0, C4<0>, C4<0>;
v0x1c17f90_0 .net "a", 0 0, L_0x1c1a1c0;  alias, 1 drivers
v0x1c18080_0 .net "b", 0 0, L_0x1c1a6f0;  alias, 1 drivers
v0x1c18150_0 .net "z", 0 0, L_0x1c1abf0;  alias, 1 drivers
S_0x1c18260 .scope module, "my_xor" "XOR2" 4 29, 4 48 0, S_0x1c15940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "z";
L_0x1c1ae70 .functor XOR 1, L_0x1c1abf0, L_0x1c1aca0, C4<0>, C4<0>;
v0x1c184b0_0 .net "a", 0 0, L_0x1c1abf0;  alias, 1 drivers
v0x1c185a0_0 .net "b", 0 0, L_0x1c1aca0;  alias, 1 drivers
v0x1c18670_0 .net "z", 0 0, L_0x1c1ae70;  alias, 1 drivers
S_0x1c18fd0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 83, 3 83 0, S_0x1bd9c70;
 .timescale -12 -12;
E_0x1bbf790 .event anyedge, v0x1c198c0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1c198c0_0;
    %nor/r;
    %assign/vec4 v0x1c198c0_0, 0;
    %wait E_0x1bbf790;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1c15510;
T_1 ;
    %wait E_0x1bbf650;
    %vpi_func 3 21 "$random" 32 {0 0 0};
    %pushi/vec4 4, 0, 32;
    %mod/s;
    %pad/s 2;
    %split/vec4 1;
    %assign/vec4 v0x1c158a0_0, 0;
    %assign/vec4 v0x1c157e0_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x1c15510;
T_2 ;
    %pushi/vec4 100, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1bbd1d0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 25 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x1bd9c70;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c19760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c198c0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1bd9c70;
T_4 ;
T_4.0 ;
    %delay 5, 0;
    %load/vec4 v0x1c19760_0;
    %inv;
    %store/vec4 v0x1c19760_0, 0, 1;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_0x1bd9c70;
T_5 ;
    %vpi_call/w 3 58 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 59 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1c15700_0, v0x1c19ad0_0, v0x1c19b90_0, v0x1c19c30_0, v0x1c19d70_0, v0x1c19cd0_0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1bd9c70;
T_6 ;
    %load/vec4 v0x1c19800_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x1c19800_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1c19800_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 92 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "z", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.1;
T_6.0 ;
    %vpi_call/w 3 93 "$display", "Hint: Output '%s' has no mismatches.", "z" {0 0 0};
T_6.1 ;
    %load/vec4 v0x1c19800_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1c19800_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 95 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 96 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1c19800_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1c19800_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 97 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_6, $final;
    .scope S_0x1bd9c70;
T_7 ;
    %wait E_0x1bbf650;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1c19800_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c19800_0, 4, 32;
    %load/vec4 v0x1c19a10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x1c19800_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %vpi_func 3 108 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c19800_0, 4, 32;
T_7.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1c19800_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c19800_0, 4, 32;
T_7.0 ;
    %load/vec4 v0x1c19d70_0;
    %load/vec4 v0x1c19d70_0;
    %load/vec4 v0x1c19cd0_0;
    %xor;
    %load/vec4 v0x1c19d70_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.4, 6;
    %load/vec4 v0x1c19800_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %vpi_func 3 112 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c19800_0, 4, 32;
T_7.6 ;
    %load/vec4 v0x1c19800_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c19800_0, 4, 32;
T_7.4 ;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/mt2015_q4/mt2015_q4_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/mt2015_q4/iter0/response3/top_module.sv";
