// Seed: 3039172957
module module_0;
  assign module_1.id_6 = 0;
  logic [7:0] id_2;
  wire id_3 = id_2[1];
endmodule
module module_1 (
    input  tri0  id_0,
    input  wand  id_1,
    input  tri1  id_2,
    input  wand  id_3,
    input  tri0  id_4,
    input  wire  id_5,
    input  wand  id_6,
    output logic id_7,
    input  tri0  id_8
    , id_12,
    input  tri   id_9,
    input  wire  id_10
);
  always @(1) begin : LABEL_0
    id_7 <= (1);
    id_7 = #1 1;
  end
  module_0 modCall_1 ();
endmodule
