INFO: [XSIM 43-3496] Using init file passed via -initfile option "D:/Installations/Vivado/2019.1/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Installations/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_top_top glbl -prj top.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile D:/Installations/Vivado/2019.1/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s top 
Multi-threading is on. Using 6 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Mayank/Git_Repos/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Mayank/Git_Repos/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/sim/verilog/AESL_automem_dmem_i_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_dmem_i_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Mayank/Git_Repos/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/sim/verilog/AESL_automem_dmem_o_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_dmem_o_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Mayank/Git_Repos/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/sim/verilog/AESL_automem_kh_i_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_kh_i_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Mayank/Git_Repos/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/sim/verilog/AESL_automem_wt_i_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_wt_i_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Mayank/Git_Repos/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/sim/verilog/bin_conv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin_conv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Mayank/Git_Repos/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/sim/verilog/bin_conv_conv_outibs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin_conv_conv_outibs_ram
INFO: [VRFC 10-311] analyzing module bin_conv_conv_outibs
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Mayank/Git_Repos/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/sim/verilog/bin_conv_conv_pardEe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin_conv_conv_pardEe_ram
INFO: [VRFC 10-311] analyzing module bin_conv_conv_pardEe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Mayank/Git_Repos/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/sim/verilog/bin_conv_fixed_bueOg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin_conv_fixed_bueOg_ram
INFO: [VRFC 10-311] analyzing module bin_conv_fixed_bueOg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Mayank/Git_Repos/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/sim/verilog/bin_conv_fixed_tefYi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin_conv_fixed_tefYi_ram
INFO: [VRFC 10-311] analyzing module bin_conv_fixed_tefYi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Mayank/Git_Repos/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/sim/verilog/bin_conv_lb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin_conv_lb_ram
INFO: [VRFC 10-311] analyzing module bin_conv_lb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Mayank/Git_Repos/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/sim/verilog/bin_conv_line_bufcud.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin_conv_line_bufcud_ram
INFO: [VRFC 10-311] analyzing module bin_conv_line_bufcud
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Mayank/Git_Repos/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/sim/verilog/bin_conv_old_wordhbi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin_conv_old_wordhbi_ram
INFO: [VRFC 10-311] analyzing module bin_conv_old_wordhbi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Mayank/Git_Repos/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/sim/verilog/bin_conv_word_bufg8j.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin_conv_word_bufg8j_ram
INFO: [VRFC 10-311] analyzing module bin_conv_word_bufg8j
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Mayank/Git_Repos/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/sim/verilog/bin_dense.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin_dense
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Mayank/Git_Repos/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/sim/verilog/conv_word.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_word
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Mayank/Git_Repos/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/sim/verilog/fp_conv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_conv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Mayank/Git_Repos/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/sim/verilog/fp_conv_lbuf_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_conv_lbuf_V_ram
INFO: [VRFC 10-311] analyzing module fp_conv_lbuf_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Mayank/Git_Repos/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/sim/verilog/fp_conv_outwords_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_conv_outwords_V_ram
INFO: [VRFC 10-311] analyzing module fp_conv_outwords_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Mayank/Git_Repos/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/sim/verilog/fp_conv_win_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_conv_win_V_ram
INFO: [VRFC 10-311] analyzing module fp_conv_win_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Mayank/Git_Repos/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/sim/verilog/process_word.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module process_word
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Mayank/Git_Repos/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/sim/verilog/top.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_top_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Mayank/Git_Repos/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/sim/verilog/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Mayank/Git_Repos/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/sim/verilog/top_dmem_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_dmem_V_ram
INFO: [VRFC 10-311] analyzing module top_dmem_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Mayank/Git_Repos/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/sim/verilog/top_kh_mem_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kh_mem_V_ram
INFO: [VRFC 10-311] analyzing module top_kh_mem_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Mayank/Git_Repos/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/sim/verilog/top_mac_muladd_10jbC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_mac_muladd_10jbC_DSP48_1
INFO: [VRFC 10-311] analyzing module top_mac_muladd_10jbC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Mayank/Git_Repos/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/sim/verilog/top_mac_muladd_14lbW.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_mac_muladd_14lbW_DSP48_3
INFO: [VRFC 10-311] analyzing module top_mac_muladd_14lbW
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Mayank/Git_Repos/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/sim/verilog/top_mul_mul_15ns_kbM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_mul_mul_15ns_kbM_DSP48_2
INFO: [VRFC 10-311] analyzing module top_mul_mul_15ns_kbM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Mayank/Git_Repos/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/sim/verilog/top_mul_mul_20s_1bkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_mul_mul_20s_1bkb_DSP48_0
INFO: [VRFC 10-311] analyzing module top_mul_mul_20s_1bkb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Mayank/Git_Repos/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/sim/verilog/top_mux_32_9_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_mux_32_9_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Mayank/Git_Repos/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/sim/verilog/top_wt_mem_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_wt_mem_V_ram
INFO: [VRFC 10-311] analyzing module top_wt_mem_V
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.top_dmem_V_ram
Compiling module xil_defaultlib.top_dmem_V(DataWidth=64,AddressR...
Compiling module xil_defaultlib.top_wt_mem_V_ram
Compiling module xil_defaultlib.top_wt_mem_V(DataWidth=64,Addres...
Compiling module xil_defaultlib.top_kh_mem_V_ram
Compiling module xil_defaultlib.top_kh_mem_V(DataWidth=64,Addres...
Compiling module xil_defaultlib.bin_conv_line_bufcud_ram
Compiling module xil_defaultlib.bin_conv_line_bufcud(DataWidth=2...
Compiling module xil_defaultlib.bin_conv_conv_pardEe_ram
Compiling module xil_defaultlib.bin_conv_conv_pardEe(DataWidth=1...
Compiling module xil_defaultlib.bin_conv_fixed_bueOg_ram
Compiling module xil_defaultlib.bin_conv_fixed_bueOg(DataWidth=1...
Compiling module xil_defaultlib.bin_conv_fixed_tefYi_ram
Compiling module xil_defaultlib.bin_conv_fixed_tefYi(DataWidth=1...
Compiling module xil_defaultlib.bin_conv_word_bufg8j_ram
Compiling module xil_defaultlib.bin_conv_word_bufg8j(DataWidth=2...
Compiling module xil_defaultlib.bin_conv_old_wordhbi_ram
Compiling module xil_defaultlib.bin_conv_old_wordhbi(DataWidth=2...
Compiling module xil_defaultlib.bin_conv_conv_outibs_ram
Compiling module xil_defaultlib.bin_conv_conv_outibs(DataWidth=5...
Compiling module xil_defaultlib.bin_conv_lb_ram
Compiling module xil_defaultlib.bin_conv_lb(DataWidth=1,AddressR...
Compiling module xil_defaultlib.conv_word
Compiling module xil_defaultlib.process_word
Compiling module xil_defaultlib.top_mac_muladd_10jbC_DSP48_1
Compiling module xil_defaultlib.top_mac_muladd_10jbC(ID=1,NUM_ST...
Compiling module xil_defaultlib.top_mul_mul_15ns_kbM_DSP48_2
Compiling module xil_defaultlib.top_mul_mul_15ns_kbM(ID=1,NUM_ST...
Compiling module xil_defaultlib.bin_conv
Compiling module xil_defaultlib.fp_conv_win_V_ram
Compiling module xil_defaultlib.fp_conv_win_V(DataWidth=20,Addre...
Compiling module xil_defaultlib.fp_conv_lbuf_V_ram
Compiling module xil_defaultlib.fp_conv_lbuf_V(DataWidth=20,Addr...
Compiling module xil_defaultlib.fp_conv_outwords_V_ram_default
Compiling module xil_defaultlib.fp_conv_outwords_V(DataWidth=64,...
Compiling module xil_defaultlib.top_mux_32_9_1_1(ID=1,din0_WIDTH...
Compiling module xil_defaultlib.fp_conv
Compiling module xil_defaultlib.top_mul_mul_20s_1bkb_DSP48_0
Compiling module xil_defaultlib.top_mul_mul_20s_1bkb(ID=1,NUM_ST...
Compiling module xil_defaultlib.bin_dense
Compiling module xil_defaultlib.top_mac_muladd_14lbW_DSP48_3
Compiling module xil_defaultlib.top_mac_muladd_14lbW(ID=1,NUM_ST...
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.AESL_automem_wt_i_V
Compiling module xil_defaultlib.AESL_automem_kh_i_V
Compiling module xil_defaultlib.AESL_automem_dmem_i_V
Compiling module xil_defaultlib.AESL_automem_dmem_o_V
Compiling module xil_defaultlib.apatb_top_top
Compiling module work.glbl
Built simulation snapshot top
