# Flitzip
 Verilog implementation of Flitzip data compression module.

---

# FlitZip â€“ Hardware Compression / Decompression Modules (Verilog)

FlitZip is a Verilog-based hardware design project implementing lightweight **compression and decompression logic** using comparator-based encoding, priority encoding, and bit manipulation blocks.
The design is suitable for **NoC flit compression**, **data-path optimization**, or **low-latency hardware pipelines**.

---

## ğŸ“ Project Structure

```
FlitZip/
â”‚
â”œâ”€â”€ 2by1Mux.v                 # 2:1 multiplexer
â”œâ”€â”€ bitstrip.v                # Bit stripping logic
â”œâ”€â”€ CompMAX.v                 # Maximum comparator
â”œâ”€â”€ CompMIN.v                 # Minimum comparator
â”œâ”€â”€ compressor.v              # Top-level compressor module
â”œâ”€â”€ decompressor.v            # Top-level decompressor module
â”œâ”€â”€ en_table.v                # Encoding table logic
â”œâ”€â”€ minmax.v                  # Minâ€“max evaluation block
â”œâ”€â”€ prio_encoder.v            # Priority encoder
â”œâ”€â”€ sign-ext.v                # Sign extension logic
â”œâ”€â”€ small_comb.v              # Small combinational helper logic
â”œâ”€â”€ subtractor.v              # Subtractor module
â”œâ”€â”€ testbench.v               # Simulation testbench
â”‚
â”œâ”€â”€ comp_behav                # Behavioral comparator simulation file
â”œâ”€â”€ flits                      # Sample input flits / data
â”‚
â”œâ”€â”€ compressor-schematic.pdf  # Compressor block-level schematic
â”œâ”€â”€ decompressor-schematic.pdf# Decompressor block-level schematic
â”‚
â””â”€â”€ README.md                 # Project documentation
```

---

## ğŸ§  Design Overview

FlitZip implements a **hardware-efficient compressionâ€“decompression pipeline** optimized for:

* Reduced data width transmission
* Low combinational delay
* Modular RTL design
* Easy integration into NoC / SoC datapaths

### Core Concepts

* **Comparator-based encoding**
* **Priority encoding for bit selection**
* **Minâ€“Max based data normalization**
* **Sign extension and reconstruction**

---

## ğŸ§© Key Modules

| Module           | Description                   |
| ---------------- | ----------------------------- |
| `compressor.v`   | Top-level compression logic   |
| `decompressor.v` | Top-level decompression logic |
| `CompMAX.v`      | Finds maximum value           |
| `CompMIN.v`      | Finds minimum value           |
| `prio_encoder.v` | Encodes highest-priority bit  |
| `bitstrip.v`     | Removes redundant bits        |
| `sign-ext.v`     | Sign extension logic          |
| `subtractor.v`   | Arithmetic subtraction        |
| `2by1Mux.v`      | 2-to-1 multiplexer            |
| `en_table.v`     | Encoding lookup logic         |

---

## ğŸ§ª Simulation & Testing

* `testbench.v` contains the testbench for functional verification.
* Behavioral outputs can be verified using waveform viewers (GTKWave, Questa, etc.).
* `comp_behav` contains behavioral reference logic.

### Example Simulation (ModelSim / Questa)

```bash
vlog *.v
vsim testbench
run -all
```

---

## ğŸ“ Schematics

* `compressor-schematic.pdf` â€“ High-level compressor architecture
* `decompressor-schematic.pdf` â€“ Decompression data flow

These help visualize how submodules are interconnected.

---

## ğŸ§© Tools & Compatibility

* Written in **Verilog HDL**
* Compatible with:

  * ModelSim / Questa
  * Vivado Simulator
  * Icarus Verilog
  * Verilator (with minor tweaks)

---

## ğŸš€ Future Improvements

* Parameterized data width
* Pipeline optimization
* Power-aware compression modes
* AXI-stream wrapper integration

---

## ğŸ“œ License

This project is intended for **educational and research use**.
Add a license file if you plan to distribute or commercialize.

---

