Drill report for ./panel/base/base_3.3/base_3.3.kicad_pcb
Created on Sun Oct 10 04:01:29 2021

Copper Layer Stackup:
    =============================================================
    L1 :  F.Cu                      front
    L2 :  B.Cu                      back


Drill file 'base_3.3.drl' contains
    plated through holes:
    =============================================================
    T1  0.40mm  0.016"  (28 holes)
    T2  1.00mm  0.039"  (16 holes)

    Total plated holes count 44


Not plated through holes are merged with plated holes
    unplated through holes:
    =============================================================
    T3  1.50mm  0.059"  (3 holes)

    Total unplated holes count 3
