-- -------------------------------------------------------------
--
-- Generated Architecture Declaration for rtl of inst_a_e
--
-- Generated
--  by:  wig
--  on:  Mon Mar  5 13:21:41 2007
--  cmd: /cygdrive/c/Documents and Settings/wig/My Documents/work/MIX/mix_0.pl -variant Calculate -nodelta ../../macro.xls
--
-- !!! Do not edit this file! Autogenerated by MIX !!!
-- $Author: wig $
-- $Id: inst_a_e-rtl-a.vhd,v 1.1 2007/03/05 13:22:44 wig Exp $
-- $Date: 2007/03/05 13:22:44 $
-- $Log: inst_a_e-rtl-a.vhd,v $
-- Revision 1.1  2007/03/05 13:22:44  wig
-- Added testcase for selection of macros with ::variant switch
--
--
-- Based on Mix Architecture Template built into RCSfile: MixWriter.pm,v 
-- Id: MixWriter.pm,v 1.104 2007/03/03 17:24:06 wig Exp 
--
-- Generator: mix_0.pl Revision: 1.47 , wilfried.gaensheimer@micronas.com
-- (C) 2003,2005 Micronas GmbH
--
-- --------------------------------------------------------------
library IEEE;
use IEEE.std_logic_1164.all;

-- No project specific VHDL libraries/arch


--
--
-- Start of Generated Architecture rtl of inst_a_e
--
architecture rtl of inst_a_e is 

	#
	# Generated Constant Declarations
	#


	#
	# Generated Components
	#
	component inst_1_e
		generic (
		# __E_MISSING_GET_INTERFACE for changed_gen		);
		port (
		# Generated Port for Entity inst_1_e
		# __E_MISSING_GET_INTERFACE for changed_gen		# End of Generated Port for Entity inst_1_e
		);
	end component;
	# ---------

	component inst_10_e
		generic (
		# __E_MISSING_GET_INTERFACE for changed_gen		);
		port (
		# Generated Port for Entity inst_10_e
		# __E_MISSING_GET_INTERFACE for changed_gen		# End of Generated Port for Entity inst_10_e
		);
	end component;
	# ---------

	component inst_2_e
		generic (
		# __E_MISSING_GET_INTERFACE for changed_gen		);
		port (
		# Generated Port for Entity inst_2_e
		# __E_MISSING_GET_INTERFACE for changed_gen		# End of Generated Port for Entity inst_2_e
		);
	end component;
	# ---------

	component inst_6_e
		generic (
		# __E_MISSING_GET_INTERFACE for changed_gen		);
		port (
		# Generated Port for Entity inst_6_e
		# __E_MISSING_GET_INTERFACE for changed_gen		# End of Generated Port for Entity inst_6_e
		);
	end component;
	# ---------

	component inst_7_e
		generic (
		# __E_MISSING_GET_INTERFACE for changed_gen		);
		port (
		# Generated Port for Entity inst_7_e
		# __E_MISSING_GET_INTERFACE for changed_gen		# End of Generated Port for Entity inst_7_e
		);
	end component;
	# ---------

	component inst_8_e
		generic (
		# __E_MISSING_GET_INTERFACE for changed_gen		);
		port (
		# Generated Port for Entity inst_8_e
		# __E_MISSING_GET_INTERFACE for changed_gen		# End of Generated Port for Entity inst_8_e
		);
	end component;
	# ---------

	component inst_9_e
		generic (
		# __E_MISSING_GET_INTERFACE for changed_gen		);
		port (
		# Generated Port for Entity inst_9_e
		# __E_MISSING_GET_INTERFACE for changed_gen		# End of Generated Port for Entity inst_9_e
		);
	end component;
	# ---------



	#
	# Generated Signal List
	#
	#
	# End of Generated Signal List
	#




begin


	--
	-- Generated Concurrent Statements
	--

	#
	# Generated Signal Assignments
	#


	#
	# Generated Instances and Port Mappings
	#
		# Generated Instance Port Map for inst_1
		inst_1: inst_1_e

		;

		# End of Generated Instance Port Map for inst_1

		# Generated Instance Port Map for inst_10
		inst_10: inst_10_e

		;

		# End of Generated Instance Port Map for inst_10

		# Generated Instance Port Map for inst_2
		inst_2: inst_2_e

		;

		# End of Generated Instance Port Map for inst_2

		# Generated Instance Port Map for inst_6
		inst_6: inst_6_e

		;

		# End of Generated Instance Port Map for inst_6

		# Generated Instance Port Map for inst_7
		inst_7: inst_7_e

		;

		# End of Generated Instance Port Map for inst_7

		# Generated Instance Port Map for inst_8
		inst_8: inst_8_e

		;

		# End of Generated Instance Port Map for inst_8

		# Generated Instance Port Map for inst_9
		inst_9: inst_9_e

		;

		# End of Generated Instance Port Map for inst_9



end rtl;


--
--!End of Architecture/s
-- --------------------------------------------------------------
