digraph "CFG for '_Z8inviertePfS_' function" {
	label="CFG for '_Z8inviertePfS_' function";

	Node0x5fc6cd0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%2:\l  %3 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %4 = icmp ult i32 %3, 8\l  br i1 %4, label %5, label %12\l|{<s0>T|<s1>F}}"];
	Node0x5fc6cd0:s0 -> Node0x5fc8190;
	Node0x5fc6cd0:s1 -> Node0x5fc8220;
	Node0x5fc8190 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%5:\l5:                                                \l  %6 = sub nuw nsw i32 8, %3\l  %7 = zext i32 %6 to i64\l  %8 = getelementptr inbounds float, float addrspace(1)* %0, i64 %7\l  %9 = load float, float addrspace(1)* %8, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  %10 = zext i32 %3 to i64\l  %11 = getelementptr inbounds float, float addrspace(1)* %1, i64 %10\l  store float %9, float addrspace(1)* %11, align 4, !tbaa !5\l  br label %12\l}"];
	Node0x5fc8190 -> Node0x5fc8220;
	Node0x5fc8220 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%12:\l12:                                               \l  ret void\l}"];
}
