Running: xsim.dir/tb_UART_controller_time_synth/xsimk.exe -simmode gui -wdb tb_UART_controller_time_synth.wdb -simrunnum 0 -socket 49152
Design successfully loaded
Design Loading Memory Usage: 11388 KB (Peak: 11388 KB)
Design Loading CPU Usage: 0 ms
Simulation completed
Simulation Memory Usage: 13408 KB (Peak: 13408 KB)
Simulation CPU Usage: 234 ms
