<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable>
  <columns>
   <connections preferredWidth="127" />
   <irq preferredWidth="34" />
   <name preferredWidth="249" />
  </columns>
 </systemtable>
 <clocktable>
  <columns>
   <clockname preferredWidth="440" />
   <clocksource preferredWidth="439" />
   <frequency preferredWidth="426" />
  </columns>
 </clocktable>
 <library expandedCategories="Library,Project" />
 <window width="1617" height="975" x="16" y="23" />
 <generation
   synthesis="VHDL"
   testbench_system="NONE"
   testbench_simulation="VHDL"
   path="_PROJECT_NAME_" />
 <hdlexample language="VHDL" />
</preferences>
