 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 50
Design : FIFO
Version: Q-2019.12
Date   : Wed Feb  8 17:31:40 2023
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: ss0p95v25c   Library: saed32rvt_ss0p95v25c
	Parasitic source    : LPE
	Parasitic mode      : RealRC
	Extraction mode     : MIN_MAX
	Extraction derating : 125/125/125

Information: Percent of Arnoldi-based delays = 15.51%

Information: Percent of CCS-based delays =  3.10%

  Startpoint: fcounter_reg[1]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fcounter_reg[31]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.00       0.00
  fcounter_reg[1]/CLK (DFFARX1_RVT)        0.00       0.00 r
  fcounter_reg[1]/Q (DFFARX1_RVT)          0.20       0.20 f
  sub_94/A[1] (FIFO_DW01_dec_0)            0.00       0.20 f
  sub_94/U91/Y (OR2X1_RVT)                 0.09 &     0.30 f
  sub_94/U90/Y (OR2X1_RVT)                 0.08 &     0.38 f
  sub_94/U89/Y (OR2X1_RVT)                 0.08 &     0.46 f
  sub_94/U88/Y (OR2X1_RVT)                 0.08 &     0.54 f
  sub_94/U87/Y (OR2X1_RVT)                 0.08 &     0.62 f
  sub_94/U86/Y (OR2X1_RVT)                 0.08 &     0.70 f
  sub_94/U85/Y (OR2X1_RVT)                 0.08 &     0.77 f
  sub_94/U84/Y (OR2X1_RVT)                 0.08 &     0.85 f
  sub_94/U83/Y (OR2X1_RVT)                 0.08 &     0.93 f
  sub_94/U82/Y (OR2X1_RVT)                 0.08 &     1.00 f
  sub_94/U80/Y (OR2X1_RVT)                 0.08 &     1.08 f
  sub_94/U78/Y (OR2X1_RVT)                 0.08 &     1.16 f
  sub_94/U76/Y (OR2X1_RVT)                 0.08 &     1.23 f
  sub_94/U74/Y (OR2X1_RVT)                 0.08 &     1.31 f
  sub_94/U72/Y (OR2X1_RVT)                 0.08 &     1.39 f
  sub_94/U70/Y (OR2X1_RVT)                 0.08 &     1.47 f
  sub_94/U68/Y (OR2X1_RVT)                 0.08 &     1.55 f
  sub_94/U66/Y (OR2X1_RVT)                 0.08 &     1.63 f
  sub_94/U64/Y (OR2X1_RVT)                 0.08 &     1.71 f
  sub_94/U61/Y (OR2X1_RVT)                 0.08 &     1.79 f
  sub_94/U59/Y (OR2X1_RVT)                 0.08 &     1.88 f
  sub_94/U57/Y (OR2X1_RVT)                 0.08 &     1.95 f
  sub_94/U55/Y (OR2X1_RVT)                 0.08 &     2.03 f
  sub_94/U53/Y (OR2X1_RVT)                 0.08 &     2.11 f
  sub_94/U51/Y (OR2X1_RVT)                 0.08 &     2.19 f
  sub_94/U49/Y (OR2X1_RVT)                 0.08 &     2.27 f
  sub_94/U47/Y (OR2X1_RVT)                 0.08 &     2.35 f
  sub_94/U45/Y (OR2X1_RVT)                 0.08 &     2.43 f
  sub_94/U43/Y (OR2X1_RVT)                 0.07 &     2.51 f
  sub_94/U39/Y (OR2X1_RVT)                 0.07 &     2.58 f
  sub_94/U38/Y (XNOR2X1_RVT)               0.11 &     2.69 r
  sub_94/SUM[31] (FIFO_DW01_dec_0)         0.00       2.69 r
  U206/Y (AO222X1_RVT)                     0.11 &     2.80 r
  fcounter_reg[31]/D (DFFARX1_RVT)         0.00 &     2.80 r
  data arrival time                                   2.80

  clock ideal_clock1 (rise edge)          15.20      15.20
  clock network delay (propagated)         0.00      15.20
  clock uncertainty                       -0.10      15.10
  fcounter_reg[31]/CLK (DFFARX1_RVT)       0.00      15.10 r
  library setup time                      -0.07      15.03
  data required time                                 15.03
  -----------------------------------------------------------
  data required time                                 15.03
  data arrival time                                  -2.80
  -----------------------------------------------------------
  slack (MET)                                        12.23


  Startpoint: fcounter_reg[1]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fcounter_reg[30]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.00       0.00
  fcounter_reg[1]/CLK (DFFARX1_RVT)        0.00       0.00 r
  fcounter_reg[1]/Q (DFFARX1_RVT)          0.20       0.20 f
  sub_94/A[1] (FIFO_DW01_dec_0)            0.00       0.20 f
  sub_94/U91/Y (OR2X1_RVT)                 0.09 &     0.30 f
  sub_94/U90/Y (OR2X1_RVT)                 0.08 &     0.38 f
  sub_94/U89/Y (OR2X1_RVT)                 0.08 &     0.46 f
  sub_94/U88/Y (OR2X1_RVT)                 0.08 &     0.54 f
  sub_94/U87/Y (OR2X1_RVT)                 0.08 &     0.62 f
  sub_94/U86/Y (OR2X1_RVT)                 0.08 &     0.70 f
  sub_94/U85/Y (OR2X1_RVT)                 0.08 &     0.77 f
  sub_94/U84/Y (OR2X1_RVT)                 0.08 &     0.85 f
  sub_94/U83/Y (OR2X1_RVT)                 0.08 &     0.93 f
  sub_94/U82/Y (OR2X1_RVT)                 0.08 &     1.00 f
  sub_94/U80/Y (OR2X1_RVT)                 0.08 &     1.08 f
  sub_94/U78/Y (OR2X1_RVT)                 0.08 &     1.16 f
  sub_94/U76/Y (OR2X1_RVT)                 0.08 &     1.23 f
  sub_94/U74/Y (OR2X1_RVT)                 0.08 &     1.31 f
  sub_94/U72/Y (OR2X1_RVT)                 0.08 &     1.39 f
  sub_94/U70/Y (OR2X1_RVT)                 0.08 &     1.47 f
  sub_94/U68/Y (OR2X1_RVT)                 0.08 &     1.55 f
  sub_94/U66/Y (OR2X1_RVT)                 0.08 &     1.63 f
  sub_94/U64/Y (OR2X1_RVT)                 0.08 &     1.71 f
  sub_94/U61/Y (OR2X1_RVT)                 0.08 &     1.79 f
  sub_94/U59/Y (OR2X1_RVT)                 0.08 &     1.88 f
  sub_94/U57/Y (OR2X1_RVT)                 0.08 &     1.95 f
  sub_94/U55/Y (OR2X1_RVT)                 0.08 &     2.03 f
  sub_94/U53/Y (OR2X1_RVT)                 0.08 &     2.11 f
  sub_94/U51/Y (OR2X1_RVT)                 0.08 &     2.19 f
  sub_94/U49/Y (OR2X1_RVT)                 0.08 &     2.27 f
  sub_94/U47/Y (OR2X1_RVT)                 0.08 &     2.35 f
  sub_94/U45/Y (OR2X1_RVT)                 0.08 &     2.43 f
  sub_94/U43/Y (OR2X1_RVT)                 0.07 &     2.51 f
  sub_94/U1/Y (INVX1_RVT)                  0.03 &     2.54 r
  sub_94/U40/Y (XOR2X1_RVT)                0.13 &     2.67 f
  sub_94/SUM[30] (FIFO_DW01_dec_0)         0.00       2.67 f
  U199/Y (AO222X1_RVT)                     0.10 &     2.77 f
  fcounter_reg[30]/D (DFFARX1_RVT)         0.00 &     2.77 f
  data arrival time                                   2.77

  clock ideal_clock1 (rise edge)          15.20      15.20
  clock network delay (propagated)         0.00      15.20
  clock uncertainty                       -0.10      15.10
  fcounter_reg[30]/CLK (DFFARX1_RVT)       0.00      15.10 r
  library setup time                      -0.07      15.03
  data required time                                 15.03
  -----------------------------------------------------------
  data required time                                 15.03
  data arrival time                                  -2.77
  -----------------------------------------------------------
  slack (MET)                                        12.27


  Startpoint: fcounter_reg[1]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fcounter_reg[29]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.00       0.00
  fcounter_reg[1]/CLK (DFFARX1_RVT)        0.00       0.00 r
  fcounter_reg[1]/Q (DFFARX1_RVT)          0.20       0.20 f
  sub_94/A[1] (FIFO_DW01_dec_0)            0.00       0.20 f
  sub_94/U91/Y (OR2X1_RVT)                 0.09 &     0.30 f
  sub_94/U90/Y (OR2X1_RVT)                 0.08 &     0.38 f
  sub_94/U89/Y (OR2X1_RVT)                 0.08 &     0.46 f
  sub_94/U88/Y (OR2X1_RVT)                 0.08 &     0.54 f
  sub_94/U87/Y (OR2X1_RVT)                 0.08 &     0.62 f
  sub_94/U86/Y (OR2X1_RVT)                 0.08 &     0.70 f
  sub_94/U85/Y (OR2X1_RVT)                 0.08 &     0.77 f
  sub_94/U84/Y (OR2X1_RVT)                 0.08 &     0.85 f
  sub_94/U83/Y (OR2X1_RVT)                 0.08 &     0.93 f
  sub_94/U82/Y (OR2X1_RVT)                 0.08 &     1.00 f
  sub_94/U80/Y (OR2X1_RVT)                 0.08 &     1.08 f
  sub_94/U78/Y (OR2X1_RVT)                 0.08 &     1.16 f
  sub_94/U76/Y (OR2X1_RVT)                 0.08 &     1.23 f
  sub_94/U74/Y (OR2X1_RVT)                 0.08 &     1.31 f
  sub_94/U72/Y (OR2X1_RVT)                 0.08 &     1.39 f
  sub_94/U70/Y (OR2X1_RVT)                 0.08 &     1.47 f
  sub_94/U68/Y (OR2X1_RVT)                 0.08 &     1.55 f
  sub_94/U66/Y (OR2X1_RVT)                 0.08 &     1.63 f
  sub_94/U64/Y (OR2X1_RVT)                 0.08 &     1.71 f
  sub_94/U61/Y (OR2X1_RVT)                 0.08 &     1.79 f
  sub_94/U59/Y (OR2X1_RVT)                 0.08 &     1.88 f
  sub_94/U57/Y (OR2X1_RVT)                 0.08 &     1.95 f
  sub_94/U55/Y (OR2X1_RVT)                 0.08 &     2.03 f
  sub_94/U53/Y (OR2X1_RVT)                 0.08 &     2.11 f
  sub_94/U51/Y (OR2X1_RVT)                 0.08 &     2.19 f
  sub_94/U49/Y (OR2X1_RVT)                 0.08 &     2.27 f
  sub_94/U47/Y (OR2X1_RVT)                 0.08 &     2.35 f
  sub_94/U45/Y (OR2X1_RVT)                 0.08 &     2.43 f
  sub_94/U43/Y (OR2X1_RVT)                 0.07 &     2.51 f
  sub_94/U1/Y (INVX1_RVT)                  0.03 &     2.54 r
  sub_94/U42/Y (AO21X1_RVT)                0.05 &     2.59 r
  sub_94/SUM[29] (FIFO_DW01_dec_0)         0.00       2.59 r
  U200/Y (AO222X1_RVT)                     0.11 &     2.71 r
  fcounter_reg[29]/D (DFFARX1_RVT)         0.00 &     2.71 r
  data arrival time                                   2.71

  clock ideal_clock1 (rise edge)          15.20      15.20
  clock network delay (propagated)         0.00      15.20
  clock uncertainty                       -0.10      15.10
  fcounter_reg[29]/CLK (DFFARX1_RVT)       0.00      15.10 r
  library setup time                      -0.07      15.03
  data required time                                 15.03
  -----------------------------------------------------------
  data required time                                 15.03
  data arrival time                                  -2.71
  -----------------------------------------------------------
  slack (MET)                                        12.32


  Startpoint: fcounter_reg[1]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fcounter_reg[28]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.00       0.00
  fcounter_reg[1]/CLK (DFFARX1_RVT)        0.00       0.00 r
  fcounter_reg[1]/Q (DFFARX1_RVT)          0.20       0.20 f
  sub_94/A[1] (FIFO_DW01_dec_0)            0.00       0.20 f
  sub_94/U91/Y (OR2X1_RVT)                 0.09 &     0.30 f
  sub_94/U90/Y (OR2X1_RVT)                 0.08 &     0.38 f
  sub_94/U89/Y (OR2X1_RVT)                 0.08 &     0.46 f
  sub_94/U88/Y (OR2X1_RVT)                 0.08 &     0.54 f
  sub_94/U87/Y (OR2X1_RVT)                 0.08 &     0.62 f
  sub_94/U86/Y (OR2X1_RVT)                 0.08 &     0.70 f
  sub_94/U85/Y (OR2X1_RVT)                 0.08 &     0.77 f
  sub_94/U84/Y (OR2X1_RVT)                 0.08 &     0.85 f
  sub_94/U83/Y (OR2X1_RVT)                 0.08 &     0.93 f
  sub_94/U82/Y (OR2X1_RVT)                 0.08 &     1.00 f
  sub_94/U80/Y (OR2X1_RVT)                 0.08 &     1.08 f
  sub_94/U78/Y (OR2X1_RVT)                 0.08 &     1.16 f
  sub_94/U76/Y (OR2X1_RVT)                 0.08 &     1.23 f
  sub_94/U74/Y (OR2X1_RVT)                 0.08 &     1.31 f
  sub_94/U72/Y (OR2X1_RVT)                 0.08 &     1.39 f
  sub_94/U70/Y (OR2X1_RVT)                 0.08 &     1.47 f
  sub_94/U68/Y (OR2X1_RVT)                 0.08 &     1.55 f
  sub_94/U66/Y (OR2X1_RVT)                 0.08 &     1.63 f
  sub_94/U64/Y (OR2X1_RVT)                 0.08 &     1.71 f
  sub_94/U61/Y (OR2X1_RVT)                 0.08 &     1.79 f
  sub_94/U59/Y (OR2X1_RVT)                 0.08 &     1.88 f
  sub_94/U57/Y (OR2X1_RVT)                 0.08 &     1.95 f
  sub_94/U55/Y (OR2X1_RVT)                 0.08 &     2.03 f
  sub_94/U53/Y (OR2X1_RVT)                 0.08 &     2.11 f
  sub_94/U51/Y (OR2X1_RVT)                 0.08 &     2.19 f
  sub_94/U49/Y (OR2X1_RVT)                 0.08 &     2.27 f
  sub_94/U47/Y (OR2X1_RVT)                 0.08 &     2.35 f
  sub_94/U45/Y (OR2X1_RVT)                 0.08 &     2.43 f
  sub_94/U24/Y (INVX1_RVT)                 0.03 &     2.47 r
  sub_94/U44/Y (AO21X1_RVT)                0.05 &     2.52 r
  sub_94/SUM[28] (FIFO_DW01_dec_0)         0.00       2.52 r
  U201/Y (AO222X1_RVT)                     0.12 &     2.63 r
  fcounter_reg[28]/D (DFFARX1_RVT)         0.00 &     2.63 r
  data arrival time                                   2.63

  clock ideal_clock1 (rise edge)          15.20      15.20
  clock network delay (propagated)         0.00      15.20
  clock uncertainty                       -0.10      15.10
  fcounter_reg[28]/CLK (DFFARX1_RVT)       0.00      15.10 r
  library setup time                      -0.07      15.03
  data required time                                 15.03
  -----------------------------------------------------------
  data required time                                 15.03
  data arrival time                                  -2.63
  -----------------------------------------------------------
  slack (MET)                                        12.40


  Startpoint: rd_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: rd_ptr_reg[31]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.01       0.01
  rd_ptr_reg[0]/CLK (DFFARX1_RVT)          0.00       0.01 r
  rd_ptr_reg[0]/Q (DFFARX1_RVT)            0.22       0.23 r
  add_88/A[0] (FIFO_DW01_inc_1)            0.00       0.23 r
  add_88/U1_1_1/C1 (HADDX1_RVT)            0.08 &     0.31 r
  add_88/U1_1_2/C1 (HADDX1_RVT)            0.07 &     0.38 r
  add_88/U1_1_3/C1 (HADDX1_RVT)            0.07 &     0.45 r
  add_88/U1_1_4/C1 (HADDX1_RVT)            0.07 &     0.52 r
  add_88/U1_1_5/C1 (HADDX1_RVT)            0.07 &     0.59 r
  add_88/U1_1_6/C1 (HADDX1_RVT)            0.07 &     0.66 r
  add_88/U1_1_7/C1 (HADDX1_RVT)            0.07 &     0.73 r
  add_88/U1_1_8/C1 (HADDX1_RVT)            0.07 &     0.80 r
  add_88/U1_1_9/C1 (HADDX1_RVT)            0.08 &     0.88 r
  add_88/U1_1_10/C1 (HADDX1_RVT)           0.08 &     0.96 r
  add_88/U1_1_11/C1 (HADDX1_RVT)           0.07 &     1.03 r
  add_88/U1_1_12/C1 (HADDX1_RVT)           0.08 &     1.10 r
  add_88/U1_1_13/C1 (HADDX1_RVT)           0.07 &     1.18 r
  add_88/U1_1_14/C1 (HADDX1_RVT)           0.07 &     1.25 r
  add_88/U1_1_15/C1 (HADDX1_RVT)           0.08 &     1.32 r
  add_88/U1_1_16/C1 (HADDX1_RVT)           0.08 &     1.40 r
  add_88/U1_1_17/C1 (HADDX1_RVT)           0.07 &     1.47 r
  add_88/U1_1_18/C1 (HADDX1_RVT)           0.07 &     1.54 r
  add_88/U1_1_19/C1 (HADDX1_RVT)           0.07 &     1.61 r
  add_88/U1_1_20/C1 (HADDX1_RVT)           0.07 &     1.68 r
  add_88/U1_1_21/C1 (HADDX1_RVT)           0.07 &     1.75 r
  add_88/U1_1_22/C1 (HADDX1_RVT)           0.07 &     1.82 r
  add_88/U1_1_23/C1 (HADDX1_RVT)           0.07 &     1.89 r
  add_88/U1_1_24/C1 (HADDX1_RVT)           0.07 &     1.97 r
  add_88/U1_1_25/C1 (HADDX1_RVT)           0.07 &     2.04 r
  add_88/U1_1_26/C1 (HADDX1_RVT)           0.07 &     2.11 r
  add_88/U1_1_27/C1 (HADDX1_RVT)           0.07 &     2.17 r
  add_88/U1_1_28/C1 (HADDX1_RVT)           0.07 &     2.24 r
  add_88/U1_1_29/C1 (HADDX1_RVT)           0.07 &     2.31 r
  add_88/U1_1_30/C1 (HADDX1_RVT)           0.07 &     2.38 r
  add_88/U2/Y (XOR2X1_RVT)                 0.12 &     2.50 f
  add_88/SUM[31] (FIFO_DW01_inc_1)         0.00       2.50 f
  U235/Y (AO22X1_RVT)                      0.07 &     2.57 f
  rd_ptr_reg[31]/D (DFFARX1_RVT)           0.00 &     2.57 f
  data arrival time                                   2.57

  clock ideal_clock1 (rise edge)          15.20      15.20
  clock network delay (propagated)         0.01      15.21
  clock uncertainty                       -0.10      15.11
  rd_ptr_reg[31]/CLK (DFFARX1_RVT)         0.00      15.11 r
  library setup time                      -0.07      15.04
  data required time                                 15.04
  -----------------------------------------------------------
  data required time                                 15.04
  data arrival time                                  -2.57
  -----------------------------------------------------------
  slack (MET)                                        12.47


  Startpoint: fcounter_reg[1]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fcounter_reg[27]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.00       0.00
  fcounter_reg[1]/CLK (DFFARX1_RVT)        0.00       0.00 r
  fcounter_reg[1]/Q (DFFARX1_RVT)          0.20       0.20 f
  sub_94/A[1] (FIFO_DW01_dec_0)            0.00       0.20 f
  sub_94/U91/Y (OR2X1_RVT)                 0.09 &     0.30 f
  sub_94/U90/Y (OR2X1_RVT)                 0.08 &     0.38 f
  sub_94/U89/Y (OR2X1_RVT)                 0.08 &     0.46 f
  sub_94/U88/Y (OR2X1_RVT)                 0.08 &     0.54 f
  sub_94/U87/Y (OR2X1_RVT)                 0.08 &     0.62 f
  sub_94/U86/Y (OR2X1_RVT)                 0.08 &     0.70 f
  sub_94/U85/Y (OR2X1_RVT)                 0.08 &     0.77 f
  sub_94/U84/Y (OR2X1_RVT)                 0.08 &     0.85 f
  sub_94/U83/Y (OR2X1_RVT)                 0.08 &     0.93 f
  sub_94/U82/Y (OR2X1_RVT)                 0.08 &     1.00 f
  sub_94/U80/Y (OR2X1_RVT)                 0.08 &     1.08 f
  sub_94/U78/Y (OR2X1_RVT)                 0.08 &     1.16 f
  sub_94/U76/Y (OR2X1_RVT)                 0.08 &     1.23 f
  sub_94/U74/Y (OR2X1_RVT)                 0.08 &     1.31 f
  sub_94/U72/Y (OR2X1_RVT)                 0.08 &     1.39 f
  sub_94/U70/Y (OR2X1_RVT)                 0.08 &     1.47 f
  sub_94/U68/Y (OR2X1_RVT)                 0.08 &     1.55 f
  sub_94/U66/Y (OR2X1_RVT)                 0.08 &     1.63 f
  sub_94/U64/Y (OR2X1_RVT)                 0.08 &     1.71 f
  sub_94/U61/Y (OR2X1_RVT)                 0.08 &     1.79 f
  sub_94/U59/Y (OR2X1_RVT)                 0.08 &     1.88 f
  sub_94/U57/Y (OR2X1_RVT)                 0.08 &     1.95 f
  sub_94/U55/Y (OR2X1_RVT)                 0.08 &     2.03 f
  sub_94/U53/Y (OR2X1_RVT)                 0.08 &     2.11 f
  sub_94/U51/Y (OR2X1_RVT)                 0.08 &     2.19 f
  sub_94/U49/Y (OR2X1_RVT)                 0.08 &     2.27 f
  sub_94/U47/Y (OR2X1_RVT)                 0.08 &     2.35 f
  sub_94/U25/Y (INVX1_RVT)                 0.03 &     2.38 r
  sub_94/U46/Y (AO21X1_RVT)                0.05 &     2.44 r
  sub_94/SUM[27] (FIFO_DW01_dec_0)         0.00       2.44 r
  U202/Y (AO222X1_RVT)                     0.11 &     2.55 r
  fcounter_reg[27]/D (DFFARX1_RVT)         0.00 &     2.55 r
  data arrival time                                   2.55

  clock ideal_clock1 (rise edge)          15.20      15.20
  clock network delay (propagated)         0.00      15.20
  clock uncertainty                       -0.10      15.10
  fcounter_reg[27]/CLK (DFFARX1_RVT)       0.00      15.10 r
  library setup time                      -0.07      15.03
  data required time                                 15.03
  -----------------------------------------------------------
  data required time                                 15.03
  data arrival time                                  -2.55
  -----------------------------------------------------------
  slack (MET)                                        12.48


  Startpoint: wr_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: wr_ptr_reg[31]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.01       0.01
  wr_ptr_reg[0]/CLK (DFFARX1_RVT)          0.00       0.01 r
  wr_ptr_reg[0]/Q (DFFARX1_RVT)            0.23       0.24 r
  add_85/A[0] (FIFO_DW01_inc_2)            0.00       0.24 r
  add_85/U1_1_1/C1 (HADDX1_RVT)            0.08 &     0.32 r
  add_85/U1_1_2/C1 (HADDX1_RVT)            0.07 &     0.39 r
  add_85/U1_1_3/C1 (HADDX1_RVT)            0.07 &     0.46 r
  add_85/U1_1_4/C1 (HADDX1_RVT)            0.07 &     0.53 r
  add_85/U1_1_5/C1 (HADDX1_RVT)            0.07 &     0.60 r
  add_85/U1_1_6/C1 (HADDX1_RVT)            0.07 &     0.67 r
  add_85/U1_1_7/C1 (HADDX1_RVT)            0.07 &     0.74 r
  add_85/U1_1_8/C1 (HADDX1_RVT)            0.07 &     0.81 r
  add_85/U1_1_9/C1 (HADDX1_RVT)            0.07 &     0.88 r
  add_85/U1_1_10/C1 (HADDX1_RVT)           0.07 &     0.95 r
  add_85/U1_1_11/C1 (HADDX1_RVT)           0.07 &     1.03 r
  add_85/U1_1_12/C1 (HADDX1_RVT)           0.07 &     1.10 r
  add_85/U1_1_13/C1 (HADDX1_RVT)           0.07 &     1.17 r
  add_85/U1_1_14/C1 (HADDX1_RVT)           0.07 &     1.24 r
  add_85/U1_1_15/C1 (HADDX1_RVT)           0.07 &     1.31 r
  add_85/U1_1_16/C1 (HADDX1_RVT)           0.07 &     1.38 r
  add_85/U1_1_17/C1 (HADDX1_RVT)           0.07 &     1.45 r
  add_85/U1_1_18/C1 (HADDX1_RVT)           0.07 &     1.52 r
  add_85/U1_1_19/C1 (HADDX1_RVT)           0.07 &     1.59 r
  add_85/U1_1_20/C1 (HADDX1_RVT)           0.07 &     1.66 r
  add_85/U1_1_21/C1 (HADDX1_RVT)           0.07 &     1.73 r
  add_85/U1_1_22/C1 (HADDX1_RVT)           0.07 &     1.80 r
  add_85/U1_1_23/C1 (HADDX1_RVT)           0.07 &     1.87 r
  add_85/U1_1_24/C1 (HADDX1_RVT)           0.07 &     1.94 r
  add_85/U1_1_25/C1 (HADDX1_RVT)           0.07 &     2.01 r
  add_85/U1_1_26/C1 (HADDX1_RVT)           0.07 &     2.08 r
  add_85/U1_1_27/C1 (HADDX1_RVT)           0.07 &     2.15 r
  add_85/U1_1_28/C1 (HADDX1_RVT)           0.07 &     2.22 r
  add_85/U1_1_29/C1 (HADDX1_RVT)           0.07 &     2.29 r
  add_85/U1_1_30/C1 (HADDX1_RVT)           0.07 &     2.36 r
  add_85/U2/Y (XOR2X1_RVT)                 0.12 &     2.48 f
  add_85/SUM[31] (FIFO_DW01_inc_2)         0.00       2.48 f
  U211/Y (AO22X1_RVT)                      0.06 &     2.55 f
  wr_ptr_reg[31]/D (DFFARX1_RVT)           0.00 &     2.55 f
  data arrival time                                   2.55

  clock ideal_clock1 (rise edge)          15.20      15.20
  clock network delay (propagated)         0.01      15.21
  clock uncertainty                       -0.10      15.11
  wr_ptr_reg[31]/CLK (DFFARX1_RVT)         0.00      15.11 r
  library setup time                      -0.07      15.04
  data required time                                 15.04
  -----------------------------------------------------------
  data required time                                 15.04
  data arrival time                                  -2.55
  -----------------------------------------------------------
  slack (MET)                                        12.50


  Startpoint: rd_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: rd_ptr_reg[30]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.01       0.01
  rd_ptr_reg[0]/CLK (DFFARX1_RVT)          0.00       0.01 r
  rd_ptr_reg[0]/Q (DFFARX1_RVT)            0.22       0.23 r
  add_88/A[0] (FIFO_DW01_inc_1)            0.00       0.23 r
  add_88/U1_1_1/C1 (HADDX1_RVT)            0.08 &     0.31 r
  add_88/U1_1_2/C1 (HADDX1_RVT)            0.07 &     0.38 r
  add_88/U1_1_3/C1 (HADDX1_RVT)            0.07 &     0.45 r
  add_88/U1_1_4/C1 (HADDX1_RVT)            0.07 &     0.52 r
  add_88/U1_1_5/C1 (HADDX1_RVT)            0.07 &     0.59 r
  add_88/U1_1_6/C1 (HADDX1_RVT)            0.07 &     0.66 r
  add_88/U1_1_7/C1 (HADDX1_RVT)            0.07 &     0.73 r
  add_88/U1_1_8/C1 (HADDX1_RVT)            0.07 &     0.80 r
  add_88/U1_1_9/C1 (HADDX1_RVT)            0.08 &     0.88 r
  add_88/U1_1_10/C1 (HADDX1_RVT)           0.08 &     0.96 r
  add_88/U1_1_11/C1 (HADDX1_RVT)           0.07 &     1.03 r
  add_88/U1_1_12/C1 (HADDX1_RVT)           0.08 &     1.10 r
  add_88/U1_1_13/C1 (HADDX1_RVT)           0.07 &     1.18 r
  add_88/U1_1_14/C1 (HADDX1_RVT)           0.07 &     1.25 r
  add_88/U1_1_15/C1 (HADDX1_RVT)           0.08 &     1.32 r
  add_88/U1_1_16/C1 (HADDX1_RVT)           0.08 &     1.40 r
  add_88/U1_1_17/C1 (HADDX1_RVT)           0.07 &     1.47 r
  add_88/U1_1_18/C1 (HADDX1_RVT)           0.07 &     1.54 r
  add_88/U1_1_19/C1 (HADDX1_RVT)           0.07 &     1.61 r
  add_88/U1_1_20/C1 (HADDX1_RVT)           0.07 &     1.68 r
  add_88/U1_1_21/C1 (HADDX1_RVT)           0.07 &     1.75 r
  add_88/U1_1_22/C1 (HADDX1_RVT)           0.07 &     1.82 r
  add_88/U1_1_23/C1 (HADDX1_RVT)           0.07 &     1.89 r
  add_88/U1_1_24/C1 (HADDX1_RVT)           0.07 &     1.97 r
  add_88/U1_1_25/C1 (HADDX1_RVT)           0.07 &     2.04 r
  add_88/U1_1_26/C1 (HADDX1_RVT)           0.07 &     2.11 r
  add_88/U1_1_27/C1 (HADDX1_RVT)           0.07 &     2.17 r
  add_88/U1_1_28/C1 (HADDX1_RVT)           0.07 &     2.24 r
  add_88/U1_1_29/C1 (HADDX1_RVT)           0.07 &     2.31 r
  add_88/U1_1_30/SO (HADDX1_RVT)           0.11 &     2.42 f
  add_88/SUM[30] (FIFO_DW01_inc_1)         0.00       2.42 f
  U236/Y (AO22X1_RVT)                      0.06 &     2.48 f
  rd_ptr_reg[30]/D (DFFARX1_RVT)           0.00 &     2.48 f
  data arrival time                                   2.48

  clock ideal_clock1 (rise edge)          15.20      15.20
  clock network delay (propagated)         0.01      15.21
  clock uncertainty                       -0.10      15.11
  rd_ptr_reg[30]/CLK (DFFARX1_RVT)         0.00      15.11 r
  library setup time                      -0.06      15.04
  data required time                                 15.04
  -----------------------------------------------------------
  data required time                                 15.04
  data arrival time                                  -2.48
  -----------------------------------------------------------
  slack (MET)                                        12.56


  Startpoint: fcounter_reg[1]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fcounter_reg[26]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.00       0.00
  fcounter_reg[1]/CLK (DFFARX1_RVT)        0.00       0.00 r
  fcounter_reg[1]/Q (DFFARX1_RVT)          0.20       0.20 f
  sub_94/A[1] (FIFO_DW01_dec_0)            0.00       0.20 f
  sub_94/U91/Y (OR2X1_RVT)                 0.09 &     0.30 f
  sub_94/U90/Y (OR2X1_RVT)                 0.08 &     0.38 f
  sub_94/U89/Y (OR2X1_RVT)                 0.08 &     0.46 f
  sub_94/U88/Y (OR2X1_RVT)                 0.08 &     0.54 f
  sub_94/U87/Y (OR2X1_RVT)                 0.08 &     0.62 f
  sub_94/U86/Y (OR2X1_RVT)                 0.08 &     0.70 f
  sub_94/U85/Y (OR2X1_RVT)                 0.08 &     0.77 f
  sub_94/U84/Y (OR2X1_RVT)                 0.08 &     0.85 f
  sub_94/U83/Y (OR2X1_RVT)                 0.08 &     0.93 f
  sub_94/U82/Y (OR2X1_RVT)                 0.08 &     1.00 f
  sub_94/U80/Y (OR2X1_RVT)                 0.08 &     1.08 f
  sub_94/U78/Y (OR2X1_RVT)                 0.08 &     1.16 f
  sub_94/U76/Y (OR2X1_RVT)                 0.08 &     1.23 f
  sub_94/U74/Y (OR2X1_RVT)                 0.08 &     1.31 f
  sub_94/U72/Y (OR2X1_RVT)                 0.08 &     1.39 f
  sub_94/U70/Y (OR2X1_RVT)                 0.08 &     1.47 f
  sub_94/U68/Y (OR2X1_RVT)                 0.08 &     1.55 f
  sub_94/U66/Y (OR2X1_RVT)                 0.08 &     1.63 f
  sub_94/U64/Y (OR2X1_RVT)                 0.08 &     1.71 f
  sub_94/U61/Y (OR2X1_RVT)                 0.08 &     1.79 f
  sub_94/U59/Y (OR2X1_RVT)                 0.08 &     1.88 f
  sub_94/U57/Y (OR2X1_RVT)                 0.08 &     1.95 f
  sub_94/U55/Y (OR2X1_RVT)                 0.08 &     2.03 f
  sub_94/U53/Y (OR2X1_RVT)                 0.08 &     2.11 f
  sub_94/U51/Y (OR2X1_RVT)                 0.08 &     2.19 f
  sub_94/U49/Y (OR2X1_RVT)                 0.08 &     2.27 f
  sub_94/U26/Y (INVX1_RVT)                 0.03 &     2.29 r
  sub_94/U48/Y (AO21X1_RVT)                0.05 &     2.34 r
  sub_94/SUM[26] (FIFO_DW01_dec_0)         0.00       2.34 r
  U203/Y (AO222X1_RVT)                     0.11 &     2.46 r
  fcounter_reg[26]/D (DFFARX1_RVT)         0.00 &     2.46 r
  data arrival time                                   2.46

  clock ideal_clock1 (rise edge)          15.20      15.20
  clock network delay (propagated)         0.00      15.20
  clock uncertainty                       -0.10      15.10
  fcounter_reg[26]/CLK (DFFARX1_RVT)       0.00      15.10 r
  library setup time                      -0.07      15.03
  data required time                                 15.03
  -----------------------------------------------------------
  data required time                                 15.03
  data arrival time                                  -2.46
  -----------------------------------------------------------
  slack (MET)                                        12.57


  Startpoint: wr_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: wr_ptr_reg[30]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.01       0.01
  wr_ptr_reg[0]/CLK (DFFARX1_RVT)          0.00       0.01 r
  wr_ptr_reg[0]/Q (DFFARX1_RVT)            0.23       0.24 r
  add_85/A[0] (FIFO_DW01_inc_2)            0.00       0.24 r
  add_85/U1_1_1/C1 (HADDX1_RVT)            0.08 &     0.32 r
  add_85/U1_1_2/C1 (HADDX1_RVT)            0.07 &     0.39 r
  add_85/U1_1_3/C1 (HADDX1_RVT)            0.07 &     0.46 r
  add_85/U1_1_4/C1 (HADDX1_RVT)            0.07 &     0.53 r
  add_85/U1_1_5/C1 (HADDX1_RVT)            0.07 &     0.60 r
  add_85/U1_1_6/C1 (HADDX1_RVT)            0.07 &     0.67 r
  add_85/U1_1_7/C1 (HADDX1_RVT)            0.07 &     0.74 r
  add_85/U1_1_8/C1 (HADDX1_RVT)            0.07 &     0.81 r
  add_85/U1_1_9/C1 (HADDX1_RVT)            0.07 &     0.88 r
  add_85/U1_1_10/C1 (HADDX1_RVT)           0.07 &     0.95 r
  add_85/U1_1_11/C1 (HADDX1_RVT)           0.07 &     1.03 r
  add_85/U1_1_12/C1 (HADDX1_RVT)           0.07 &     1.10 r
  add_85/U1_1_13/C1 (HADDX1_RVT)           0.07 &     1.17 r
  add_85/U1_1_14/C1 (HADDX1_RVT)           0.07 &     1.24 r
  add_85/U1_1_15/C1 (HADDX1_RVT)           0.07 &     1.31 r
  add_85/U1_1_16/C1 (HADDX1_RVT)           0.07 &     1.38 r
  add_85/U1_1_17/C1 (HADDX1_RVT)           0.07 &     1.45 r
  add_85/U1_1_18/C1 (HADDX1_RVT)           0.07 &     1.52 r
  add_85/U1_1_19/C1 (HADDX1_RVT)           0.07 &     1.59 r
  add_85/U1_1_20/C1 (HADDX1_RVT)           0.07 &     1.66 r
  add_85/U1_1_21/C1 (HADDX1_RVT)           0.07 &     1.73 r
  add_85/U1_1_22/C1 (HADDX1_RVT)           0.07 &     1.80 r
  add_85/U1_1_23/C1 (HADDX1_RVT)           0.07 &     1.87 r
  add_85/U1_1_24/C1 (HADDX1_RVT)           0.07 &     1.94 r
  add_85/U1_1_25/C1 (HADDX1_RVT)           0.07 &     2.01 r
  add_85/U1_1_26/C1 (HADDX1_RVT)           0.07 &     2.08 r
  add_85/U1_1_27/C1 (HADDX1_RVT)           0.07 &     2.15 r
  add_85/U1_1_28/C1 (HADDX1_RVT)           0.07 &     2.22 r
  add_85/U1_1_29/C1 (HADDX1_RVT)           0.07 &     2.29 r
  add_85/U1_1_30/SO (HADDX1_RVT)           0.11 &     2.40 f
  add_85/SUM[30] (FIFO_DW01_inc_2)         0.00       2.40 f
  U212/Y (AO22X1_RVT)                      0.06 &     2.45 f
  wr_ptr_reg[30]/D (DFFARX1_RVT)           0.00 &     2.45 f
  data arrival time                                   2.45

  clock ideal_clock1 (rise edge)          15.20      15.20
  clock network delay (propagated)         0.01      15.21
  clock uncertainty                       -0.10      15.11
  wr_ptr_reg[30]/CLK (DFFARX1_RVT)         0.00      15.11 r
  library setup time                      -0.06      15.04
  data required time                                 15.04
  -----------------------------------------------------------
  data required time                                 15.04
  data arrival time                                  -2.45
  -----------------------------------------------------------
  slack (MET)                                        12.59


  Startpoint: rd_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: rd_ptr_reg[29]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.01       0.01
  rd_ptr_reg[0]/CLK (DFFARX1_RVT)          0.00       0.01 r
  rd_ptr_reg[0]/Q (DFFARX1_RVT)            0.22       0.23 r
  add_88/A[0] (FIFO_DW01_inc_1)            0.00       0.23 r
  add_88/U1_1_1/C1 (HADDX1_RVT)            0.08 &     0.31 r
  add_88/U1_1_2/C1 (HADDX1_RVT)            0.07 &     0.38 r
  add_88/U1_1_3/C1 (HADDX1_RVT)            0.07 &     0.45 r
  add_88/U1_1_4/C1 (HADDX1_RVT)            0.07 &     0.52 r
  add_88/U1_1_5/C1 (HADDX1_RVT)            0.07 &     0.59 r
  add_88/U1_1_6/C1 (HADDX1_RVT)            0.07 &     0.66 r
  add_88/U1_1_7/C1 (HADDX1_RVT)            0.07 &     0.73 r
  add_88/U1_1_8/C1 (HADDX1_RVT)            0.07 &     0.80 r
  add_88/U1_1_9/C1 (HADDX1_RVT)            0.08 &     0.88 r
  add_88/U1_1_10/C1 (HADDX1_RVT)           0.08 &     0.96 r
  add_88/U1_1_11/C1 (HADDX1_RVT)           0.07 &     1.03 r
  add_88/U1_1_12/C1 (HADDX1_RVT)           0.08 &     1.10 r
  add_88/U1_1_13/C1 (HADDX1_RVT)           0.07 &     1.18 r
  add_88/U1_1_14/C1 (HADDX1_RVT)           0.07 &     1.25 r
  add_88/U1_1_15/C1 (HADDX1_RVT)           0.08 &     1.32 r
  add_88/U1_1_16/C1 (HADDX1_RVT)           0.08 &     1.40 r
  add_88/U1_1_17/C1 (HADDX1_RVT)           0.07 &     1.47 r
  add_88/U1_1_18/C1 (HADDX1_RVT)           0.07 &     1.54 r
  add_88/U1_1_19/C1 (HADDX1_RVT)           0.07 &     1.61 r
  add_88/U1_1_20/C1 (HADDX1_RVT)           0.07 &     1.68 r
  add_88/U1_1_21/C1 (HADDX1_RVT)           0.07 &     1.75 r
  add_88/U1_1_22/C1 (HADDX1_RVT)           0.07 &     1.82 r
  add_88/U1_1_23/C1 (HADDX1_RVT)           0.07 &     1.89 r
  add_88/U1_1_24/C1 (HADDX1_RVT)           0.07 &     1.97 r
  add_88/U1_1_25/C1 (HADDX1_RVT)           0.07 &     2.04 r
  add_88/U1_1_26/C1 (HADDX1_RVT)           0.07 &     2.11 r
  add_88/U1_1_27/C1 (HADDX1_RVT)           0.07 &     2.17 r
  add_88/U1_1_28/C1 (HADDX1_RVT)           0.07 &     2.24 r
  add_88/U1_1_29/SO (HADDX1_RVT)           0.11 &     2.35 f
  add_88/SUM[29] (FIFO_DW01_inc_1)         0.00       2.35 f
  U237/Y (AO22X1_RVT)                      0.06 &     2.41 f
  rd_ptr_reg[29]/D (DFFARX1_RVT)           0.00 &     2.41 f
  data arrival time                                   2.41

  clock ideal_clock1 (rise edge)          15.20      15.20
  clock network delay (propagated)         0.01      15.21
  clock uncertainty                       -0.10      15.11
  rd_ptr_reg[29]/CLK (DFFARX1_RVT)         0.00      15.11 r
  library setup time                      -0.07      15.04
  data required time                                 15.04
  -----------------------------------------------------------
  data required time                                 15.04
  data arrival time                                  -2.41
  -----------------------------------------------------------
  slack (MET)                                        12.63


  Startpoint: wr_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: wr_ptr_reg[29]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.01       0.01
  wr_ptr_reg[0]/CLK (DFFARX1_RVT)          0.00       0.01 r
  wr_ptr_reg[0]/Q (DFFARX1_RVT)            0.23       0.24 r
  add_85/A[0] (FIFO_DW01_inc_2)            0.00       0.24 r
  add_85/U1_1_1/C1 (HADDX1_RVT)            0.08 &     0.32 r
  add_85/U1_1_2/C1 (HADDX1_RVT)            0.07 &     0.39 r
  add_85/U1_1_3/C1 (HADDX1_RVT)            0.07 &     0.46 r
  add_85/U1_1_4/C1 (HADDX1_RVT)            0.07 &     0.53 r
  add_85/U1_1_5/C1 (HADDX1_RVT)            0.07 &     0.60 r
  add_85/U1_1_6/C1 (HADDX1_RVT)            0.07 &     0.67 r
  add_85/U1_1_7/C1 (HADDX1_RVT)            0.07 &     0.74 r
  add_85/U1_1_8/C1 (HADDX1_RVT)            0.07 &     0.81 r
  add_85/U1_1_9/C1 (HADDX1_RVT)            0.07 &     0.88 r
  add_85/U1_1_10/C1 (HADDX1_RVT)           0.07 &     0.95 r
  add_85/U1_1_11/C1 (HADDX1_RVT)           0.07 &     1.03 r
  add_85/U1_1_12/C1 (HADDX1_RVT)           0.07 &     1.10 r
  add_85/U1_1_13/C1 (HADDX1_RVT)           0.07 &     1.17 r
  add_85/U1_1_14/C1 (HADDX1_RVT)           0.07 &     1.24 r
  add_85/U1_1_15/C1 (HADDX1_RVT)           0.07 &     1.31 r
  add_85/U1_1_16/C1 (HADDX1_RVT)           0.07 &     1.38 r
  add_85/U1_1_17/C1 (HADDX1_RVT)           0.07 &     1.45 r
  add_85/U1_1_18/C1 (HADDX1_RVT)           0.07 &     1.52 r
  add_85/U1_1_19/C1 (HADDX1_RVT)           0.07 &     1.59 r
  add_85/U1_1_20/C1 (HADDX1_RVT)           0.07 &     1.66 r
  add_85/U1_1_21/C1 (HADDX1_RVT)           0.07 &     1.73 r
  add_85/U1_1_22/C1 (HADDX1_RVT)           0.07 &     1.80 r
  add_85/U1_1_23/C1 (HADDX1_RVT)           0.07 &     1.87 r
  add_85/U1_1_24/C1 (HADDX1_RVT)           0.07 &     1.94 r
  add_85/U1_1_25/C1 (HADDX1_RVT)           0.07 &     2.01 r
  add_85/U1_1_26/C1 (HADDX1_RVT)           0.07 &     2.08 r
  add_85/U1_1_27/C1 (HADDX1_RVT)           0.07 &     2.15 r
  add_85/U1_1_28/C1 (HADDX1_RVT)           0.07 &     2.22 r
  add_85/U1_1_29/SO (HADDX1_RVT)           0.11 &     2.33 f
  add_85/SUM[29] (FIFO_DW01_inc_2)         0.00       2.33 f
  U213/Y (AO22X1_RVT)                      0.06 &     2.39 f
  wr_ptr_reg[29]/D (DFFARX1_RVT)           0.00 &     2.39 f
  data arrival time                                   2.39

  clock ideal_clock1 (rise edge)          15.20      15.20
  clock network delay (propagated)         0.01      15.21
  clock uncertainty                       -0.10      15.11
  wr_ptr_reg[29]/CLK (DFFARX1_RVT)         0.00      15.11 r
  library setup time                      -0.07      15.04
  data required time                                 15.04
  -----------------------------------------------------------
  data required time                                 15.04
  data arrival time                                  -2.39
  -----------------------------------------------------------
  slack (MET)                                        12.65


  Startpoint: fcounter_reg[1]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fcounter_reg[25]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.00       0.00
  fcounter_reg[1]/CLK (DFFARX1_RVT)        0.00       0.00 r
  fcounter_reg[1]/Q (DFFARX1_RVT)          0.20       0.20 f
  sub_94/A[1] (FIFO_DW01_dec_0)            0.00       0.20 f
  sub_94/U91/Y (OR2X1_RVT)                 0.09 &     0.30 f
  sub_94/U90/Y (OR2X1_RVT)                 0.08 &     0.38 f
  sub_94/U89/Y (OR2X1_RVT)                 0.08 &     0.46 f
  sub_94/U88/Y (OR2X1_RVT)                 0.08 &     0.54 f
  sub_94/U87/Y (OR2X1_RVT)                 0.08 &     0.62 f
  sub_94/U86/Y (OR2X1_RVT)                 0.08 &     0.70 f
  sub_94/U85/Y (OR2X1_RVT)                 0.08 &     0.77 f
  sub_94/U84/Y (OR2X1_RVT)                 0.08 &     0.85 f
  sub_94/U83/Y (OR2X1_RVT)                 0.08 &     0.93 f
  sub_94/U82/Y (OR2X1_RVT)                 0.08 &     1.00 f
  sub_94/U80/Y (OR2X1_RVT)                 0.08 &     1.08 f
  sub_94/U78/Y (OR2X1_RVT)                 0.08 &     1.16 f
  sub_94/U76/Y (OR2X1_RVT)                 0.08 &     1.23 f
  sub_94/U74/Y (OR2X1_RVT)                 0.08 &     1.31 f
  sub_94/U72/Y (OR2X1_RVT)                 0.08 &     1.39 f
  sub_94/U70/Y (OR2X1_RVT)                 0.08 &     1.47 f
  sub_94/U68/Y (OR2X1_RVT)                 0.08 &     1.55 f
  sub_94/U66/Y (OR2X1_RVT)                 0.08 &     1.63 f
  sub_94/U64/Y (OR2X1_RVT)                 0.08 &     1.71 f
  sub_94/U61/Y (OR2X1_RVT)                 0.08 &     1.79 f
  sub_94/U59/Y (OR2X1_RVT)                 0.08 &     1.88 f
  sub_94/U57/Y (OR2X1_RVT)                 0.08 &     1.95 f
  sub_94/U55/Y (OR2X1_RVT)                 0.08 &     2.03 f
  sub_94/U53/Y (OR2X1_RVT)                 0.08 &     2.11 f
  sub_94/U51/Y (OR2X1_RVT)                 0.08 &     2.19 f
  sub_94/U27/Y (INVX1_RVT)                 0.03 &     2.22 r
  sub_94/U50/Y (AO21X1_RVT)                0.05 &     2.26 r
  sub_94/SUM[25] (FIFO_DW01_dec_0)         0.00       2.26 r
  U204/Y (AO222X1_RVT)                     0.11 &     2.38 r
  fcounter_reg[25]/D (DFFARX1_RVT)         0.00 &     2.38 r
  data arrival time                                   2.38

  clock ideal_clock1 (rise edge)          15.20      15.20
  clock network delay (propagated)         0.00      15.20
  clock uncertainty                       -0.10      15.10
  fcounter_reg[25]/CLK (DFFARX1_RVT)       0.00      15.10 r
  library setup time                      -0.07      15.03
  data required time                                 15.03
  -----------------------------------------------------------
  data required time                                 15.03
  data arrival time                                  -2.38
  -----------------------------------------------------------
  slack (MET)                                        12.65


  Startpoint: rd_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: rd_ptr_reg[28]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.01       0.01
  rd_ptr_reg[0]/CLK (DFFARX1_RVT)          0.00       0.01 r
  rd_ptr_reg[0]/Q (DFFARX1_RVT)            0.22       0.23 r
  add_88/A[0] (FIFO_DW01_inc_1)            0.00       0.23 r
  add_88/U1_1_1/C1 (HADDX1_RVT)            0.08 &     0.31 r
  add_88/U1_1_2/C1 (HADDX1_RVT)            0.07 &     0.38 r
  add_88/U1_1_3/C1 (HADDX1_RVT)            0.07 &     0.45 r
  add_88/U1_1_4/C1 (HADDX1_RVT)            0.07 &     0.52 r
  add_88/U1_1_5/C1 (HADDX1_RVT)            0.07 &     0.59 r
  add_88/U1_1_6/C1 (HADDX1_RVT)            0.07 &     0.66 r
  add_88/U1_1_7/C1 (HADDX1_RVT)            0.07 &     0.73 r
  add_88/U1_1_8/C1 (HADDX1_RVT)            0.07 &     0.80 r
  add_88/U1_1_9/C1 (HADDX1_RVT)            0.08 &     0.88 r
  add_88/U1_1_10/C1 (HADDX1_RVT)           0.08 &     0.96 r
  add_88/U1_1_11/C1 (HADDX1_RVT)           0.07 &     1.03 r
  add_88/U1_1_12/C1 (HADDX1_RVT)           0.08 &     1.10 r
  add_88/U1_1_13/C1 (HADDX1_RVT)           0.07 &     1.18 r
  add_88/U1_1_14/C1 (HADDX1_RVT)           0.07 &     1.25 r
  add_88/U1_1_15/C1 (HADDX1_RVT)           0.08 &     1.32 r
  add_88/U1_1_16/C1 (HADDX1_RVT)           0.08 &     1.40 r
  add_88/U1_1_17/C1 (HADDX1_RVT)           0.07 &     1.47 r
  add_88/U1_1_18/C1 (HADDX1_RVT)           0.07 &     1.54 r
  add_88/U1_1_19/C1 (HADDX1_RVT)           0.07 &     1.61 r
  add_88/U1_1_20/C1 (HADDX1_RVT)           0.07 &     1.68 r
  add_88/U1_1_21/C1 (HADDX1_RVT)           0.07 &     1.75 r
  add_88/U1_1_22/C1 (HADDX1_RVT)           0.07 &     1.82 r
  add_88/U1_1_23/C1 (HADDX1_RVT)           0.07 &     1.89 r
  add_88/U1_1_24/C1 (HADDX1_RVT)           0.07 &     1.97 r
  add_88/U1_1_25/C1 (HADDX1_RVT)           0.07 &     2.04 r
  add_88/U1_1_26/C1 (HADDX1_RVT)           0.07 &     2.11 r
  add_88/U1_1_27/C1 (HADDX1_RVT)           0.07 &     2.17 r
  add_88/U1_1_28/SO (HADDX1_RVT)           0.11 &     2.28 f
  add_88/SUM[28] (FIFO_DW01_inc_1)         0.00       2.28 f
  U238/Y (AO22X1_RVT)                      0.06 &     2.34 f
  rd_ptr_reg[28]/D (DFFARX1_RVT)           0.00 &     2.34 f
  data arrival time                                   2.34

  clock ideal_clock1 (rise edge)          15.20      15.20
  clock network delay (propagated)         0.01      15.21
  clock uncertainty                       -0.10      15.11
  rd_ptr_reg[28]/CLK (DFFARX1_RVT)         0.00      15.11 r
  library setup time                      -0.06      15.04
  data required time                                 15.04
  -----------------------------------------------------------
  data required time                                 15.04
  data arrival time                                  -2.34
  -----------------------------------------------------------
  slack (MET)                                        12.71


  Startpoint: fcounter_reg[1]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fcounter_reg[24]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.00       0.00
  fcounter_reg[1]/CLK (DFFARX1_RVT)        0.00       0.00 r
  fcounter_reg[1]/Q (DFFARX1_RVT)          0.20       0.20 f
  sub_94/A[1] (FIFO_DW01_dec_0)            0.00       0.20 f
  sub_94/U91/Y (OR2X1_RVT)                 0.09 &     0.30 f
  sub_94/U90/Y (OR2X1_RVT)                 0.08 &     0.38 f
  sub_94/U89/Y (OR2X1_RVT)                 0.08 &     0.46 f
  sub_94/U88/Y (OR2X1_RVT)                 0.08 &     0.54 f
  sub_94/U87/Y (OR2X1_RVT)                 0.08 &     0.62 f
  sub_94/U86/Y (OR2X1_RVT)                 0.08 &     0.70 f
  sub_94/U85/Y (OR2X1_RVT)                 0.08 &     0.77 f
  sub_94/U84/Y (OR2X1_RVT)                 0.08 &     0.85 f
  sub_94/U83/Y (OR2X1_RVT)                 0.08 &     0.93 f
  sub_94/U82/Y (OR2X1_RVT)                 0.08 &     1.00 f
  sub_94/U80/Y (OR2X1_RVT)                 0.08 &     1.08 f
  sub_94/U78/Y (OR2X1_RVT)                 0.08 &     1.16 f
  sub_94/U76/Y (OR2X1_RVT)                 0.08 &     1.23 f
  sub_94/U74/Y (OR2X1_RVT)                 0.08 &     1.31 f
  sub_94/U72/Y (OR2X1_RVT)                 0.08 &     1.39 f
  sub_94/U70/Y (OR2X1_RVT)                 0.08 &     1.47 f
  sub_94/U68/Y (OR2X1_RVT)                 0.08 &     1.55 f
  sub_94/U66/Y (OR2X1_RVT)                 0.08 &     1.63 f
  sub_94/U64/Y (OR2X1_RVT)                 0.08 &     1.71 f
  sub_94/U61/Y (OR2X1_RVT)                 0.08 &     1.79 f
  sub_94/U59/Y (OR2X1_RVT)                 0.08 &     1.88 f
  sub_94/U57/Y (OR2X1_RVT)                 0.08 &     1.95 f
  sub_94/U55/Y (OR2X1_RVT)                 0.08 &     2.03 f
  sub_94/U53/Y (OR2X1_RVT)                 0.08 &     2.11 f
  sub_94/U28/Y (INVX1_RVT)                 0.03 &     2.14 r
  sub_94/U52/Y (AO21X1_RVT)                0.05 &     2.19 r
  sub_94/SUM[24] (FIFO_DW01_dec_0)         0.00       2.19 r
  U205/Y (AO222X1_RVT)                     0.11 &     2.30 r
  fcounter_reg[24]/D (DFFARX1_RVT)         0.00 &     2.30 r
  data arrival time                                   2.30

  clock ideal_clock1 (rise edge)          15.20      15.20
  clock network delay (propagated)         0.00      15.20
  clock uncertainty                       -0.10      15.10
  fcounter_reg[24]/CLK (DFFARX1_RVT)       0.00      15.10 r
  library setup time                      -0.07      15.03
  data required time                                 15.03
  -----------------------------------------------------------
  data required time                                 15.03
  data arrival time                                  -2.30
  -----------------------------------------------------------
  slack (MET)                                        12.73


  Startpoint: wr_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: wr_ptr_reg[28]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.01       0.01
  wr_ptr_reg[0]/CLK (DFFARX1_RVT)          0.00       0.01 r
  wr_ptr_reg[0]/Q (DFFARX1_RVT)            0.23       0.24 r
  add_85/A[0] (FIFO_DW01_inc_2)            0.00       0.24 r
  add_85/U1_1_1/C1 (HADDX1_RVT)            0.08 &     0.32 r
  add_85/U1_1_2/C1 (HADDX1_RVT)            0.07 &     0.39 r
  add_85/U1_1_3/C1 (HADDX1_RVT)            0.07 &     0.46 r
  add_85/U1_1_4/C1 (HADDX1_RVT)            0.07 &     0.53 r
  add_85/U1_1_5/C1 (HADDX1_RVT)            0.07 &     0.60 r
  add_85/U1_1_6/C1 (HADDX1_RVT)            0.07 &     0.67 r
  add_85/U1_1_7/C1 (HADDX1_RVT)            0.07 &     0.74 r
  add_85/U1_1_8/C1 (HADDX1_RVT)            0.07 &     0.81 r
  add_85/U1_1_9/C1 (HADDX1_RVT)            0.07 &     0.88 r
  add_85/U1_1_10/C1 (HADDX1_RVT)           0.07 &     0.95 r
  add_85/U1_1_11/C1 (HADDX1_RVT)           0.07 &     1.03 r
  add_85/U1_1_12/C1 (HADDX1_RVT)           0.07 &     1.10 r
  add_85/U1_1_13/C1 (HADDX1_RVT)           0.07 &     1.17 r
  add_85/U1_1_14/C1 (HADDX1_RVT)           0.07 &     1.24 r
  add_85/U1_1_15/C1 (HADDX1_RVT)           0.07 &     1.31 r
  add_85/U1_1_16/C1 (HADDX1_RVT)           0.07 &     1.38 r
  add_85/U1_1_17/C1 (HADDX1_RVT)           0.07 &     1.45 r
  add_85/U1_1_18/C1 (HADDX1_RVT)           0.07 &     1.52 r
  add_85/U1_1_19/C1 (HADDX1_RVT)           0.07 &     1.59 r
  add_85/U1_1_20/C1 (HADDX1_RVT)           0.07 &     1.66 r
  add_85/U1_1_21/C1 (HADDX1_RVT)           0.07 &     1.73 r
  add_85/U1_1_22/C1 (HADDX1_RVT)           0.07 &     1.80 r
  add_85/U1_1_23/C1 (HADDX1_RVT)           0.07 &     1.87 r
  add_85/U1_1_24/C1 (HADDX1_RVT)           0.07 &     1.94 r
  add_85/U1_1_25/C1 (HADDX1_RVT)           0.07 &     2.01 r
  add_85/U1_1_26/C1 (HADDX1_RVT)           0.07 &     2.08 r
  add_85/U1_1_27/C1 (HADDX1_RVT)           0.07 &     2.15 r
  add_85/U1_1_28/SO (HADDX1_RVT)           0.11 &     2.26 f
  add_85/SUM[28] (FIFO_DW01_inc_2)         0.00       2.26 f
  U214/Y (AO22X1_RVT)                      0.06 &     2.31 f
  wr_ptr_reg[28]/D (DFFARX1_RVT)           0.00 &     2.31 f
  data arrival time                                   2.31

  clock ideal_clock1 (rise edge)          15.20      15.20
  clock network delay (propagated)         0.01      15.21
  clock uncertainty                       -0.10      15.11
  wr_ptr_reg[28]/CLK (DFFARX1_RVT)         0.00      15.11 r
  library setup time                      -0.06      15.04
  data required time                                 15.04
  -----------------------------------------------------------
  data required time                                 15.04
  data arrival time                                  -2.31
  -----------------------------------------------------------
  slack (MET)                                        12.73


  Startpoint: rd_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: rd_ptr_reg[27]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.01       0.01
  rd_ptr_reg[0]/CLK (DFFARX1_RVT)          0.00       0.01 r
  rd_ptr_reg[0]/Q (DFFARX1_RVT)            0.22       0.23 r
  add_88/A[0] (FIFO_DW01_inc_1)            0.00       0.23 r
  add_88/U1_1_1/C1 (HADDX1_RVT)            0.08 &     0.31 r
  add_88/U1_1_2/C1 (HADDX1_RVT)            0.07 &     0.38 r
  add_88/U1_1_3/C1 (HADDX1_RVT)            0.07 &     0.45 r
  add_88/U1_1_4/C1 (HADDX1_RVT)            0.07 &     0.52 r
  add_88/U1_1_5/C1 (HADDX1_RVT)            0.07 &     0.59 r
  add_88/U1_1_6/C1 (HADDX1_RVT)            0.07 &     0.66 r
  add_88/U1_1_7/C1 (HADDX1_RVT)            0.07 &     0.73 r
  add_88/U1_1_8/C1 (HADDX1_RVT)            0.07 &     0.80 r
  add_88/U1_1_9/C1 (HADDX1_RVT)            0.08 &     0.88 r
  add_88/U1_1_10/C1 (HADDX1_RVT)           0.08 &     0.96 r
  add_88/U1_1_11/C1 (HADDX1_RVT)           0.07 &     1.03 r
  add_88/U1_1_12/C1 (HADDX1_RVT)           0.08 &     1.10 r
  add_88/U1_1_13/C1 (HADDX1_RVT)           0.07 &     1.18 r
  add_88/U1_1_14/C1 (HADDX1_RVT)           0.07 &     1.25 r
  add_88/U1_1_15/C1 (HADDX1_RVT)           0.08 &     1.32 r
  add_88/U1_1_16/C1 (HADDX1_RVT)           0.08 &     1.40 r
  add_88/U1_1_17/C1 (HADDX1_RVT)           0.07 &     1.47 r
  add_88/U1_1_18/C1 (HADDX1_RVT)           0.07 &     1.54 r
  add_88/U1_1_19/C1 (HADDX1_RVT)           0.07 &     1.61 r
  add_88/U1_1_20/C1 (HADDX1_RVT)           0.07 &     1.68 r
  add_88/U1_1_21/C1 (HADDX1_RVT)           0.07 &     1.75 r
  add_88/U1_1_22/C1 (HADDX1_RVT)           0.07 &     1.82 r
  add_88/U1_1_23/C1 (HADDX1_RVT)           0.07 &     1.89 r
  add_88/U1_1_24/C1 (HADDX1_RVT)           0.07 &     1.97 r
  add_88/U1_1_25/C1 (HADDX1_RVT)           0.07 &     2.04 r
  add_88/U1_1_26/C1 (HADDX1_RVT)           0.07 &     2.11 r
  add_88/U1_1_27/SO (HADDX1_RVT)           0.11 &     2.21 f
  add_88/SUM[27] (FIFO_DW01_inc_1)         0.00       2.21 f
  U239/Y (AO22X1_RVT)                      0.06 &     2.27 f
  rd_ptr_reg[27]/D (DFFARX1_RVT)           0.00 &     2.27 f
  data arrival time                                   2.27

  clock ideal_clock1 (rise edge)          15.20      15.20
  clock network delay (propagated)         0.01      15.21
  clock uncertainty                       -0.10      15.11
  rd_ptr_reg[27]/CLK (DFFARX1_RVT)         0.00      15.11 r
  library setup time                      -0.06      15.05
  data required time                                 15.05
  -----------------------------------------------------------
  data required time                                 15.05
  data arrival time                                  -2.27
  -----------------------------------------------------------
  slack (MET)                                        12.77


  Startpoint: wr_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: wr_ptr_reg[27]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.01       0.01
  wr_ptr_reg[0]/CLK (DFFARX1_RVT)          0.00       0.01 r
  wr_ptr_reg[0]/Q (DFFARX1_RVT)            0.23       0.24 r
  add_85/A[0] (FIFO_DW01_inc_2)            0.00       0.24 r
  add_85/U1_1_1/C1 (HADDX1_RVT)            0.08 &     0.32 r
  add_85/U1_1_2/C1 (HADDX1_RVT)            0.07 &     0.39 r
  add_85/U1_1_3/C1 (HADDX1_RVT)            0.07 &     0.46 r
  add_85/U1_1_4/C1 (HADDX1_RVT)            0.07 &     0.53 r
  add_85/U1_1_5/C1 (HADDX1_RVT)            0.07 &     0.60 r
  add_85/U1_1_6/C1 (HADDX1_RVT)            0.07 &     0.67 r
  add_85/U1_1_7/C1 (HADDX1_RVT)            0.07 &     0.74 r
  add_85/U1_1_8/C1 (HADDX1_RVT)            0.07 &     0.81 r
  add_85/U1_1_9/C1 (HADDX1_RVT)            0.07 &     0.88 r
  add_85/U1_1_10/C1 (HADDX1_RVT)           0.07 &     0.95 r
  add_85/U1_1_11/C1 (HADDX1_RVT)           0.07 &     1.03 r
  add_85/U1_1_12/C1 (HADDX1_RVT)           0.07 &     1.10 r
  add_85/U1_1_13/C1 (HADDX1_RVT)           0.07 &     1.17 r
  add_85/U1_1_14/C1 (HADDX1_RVT)           0.07 &     1.24 r
  add_85/U1_1_15/C1 (HADDX1_RVT)           0.07 &     1.31 r
  add_85/U1_1_16/C1 (HADDX1_RVT)           0.07 &     1.38 r
  add_85/U1_1_17/C1 (HADDX1_RVT)           0.07 &     1.45 r
  add_85/U1_1_18/C1 (HADDX1_RVT)           0.07 &     1.52 r
  add_85/U1_1_19/C1 (HADDX1_RVT)           0.07 &     1.59 r
  add_85/U1_1_20/C1 (HADDX1_RVT)           0.07 &     1.66 r
  add_85/U1_1_21/C1 (HADDX1_RVT)           0.07 &     1.73 r
  add_85/U1_1_22/C1 (HADDX1_RVT)           0.07 &     1.80 r
  add_85/U1_1_23/C1 (HADDX1_RVT)           0.07 &     1.87 r
  add_85/U1_1_24/C1 (HADDX1_RVT)           0.07 &     1.94 r
  add_85/U1_1_25/C1 (HADDX1_RVT)           0.07 &     2.01 r
  add_85/U1_1_26/C1 (HADDX1_RVT)           0.07 &     2.08 r
  add_85/U1_1_27/SO (HADDX1_RVT)           0.11 &     2.19 f
  add_85/SUM[27] (FIFO_DW01_inc_2)         0.00       2.19 f
  U215/Y (AO22X1_RVT)                      0.06 &     2.24 f
  wr_ptr_reg[27]/D (DFFARX1_RVT)           0.00 &     2.24 f
  data arrival time                                   2.24

  clock ideal_clock1 (rise edge)          15.20      15.20
  clock network delay (propagated)         0.01      15.21
  clock uncertainty                       -0.10      15.11
  wr_ptr_reg[27]/CLK (DFFARX1_RVT)         0.00      15.11 r
  library setup time                      -0.06      15.04
  data required time                                 15.04
  -----------------------------------------------------------
  data required time                                 15.04
  data arrival time                                  -2.24
  -----------------------------------------------------------
  slack (MET)                                        12.80


  Startpoint: fcounter_reg[1]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fcounter_reg[23]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.00       0.00
  fcounter_reg[1]/CLK (DFFARX1_RVT)        0.00       0.00 r
  fcounter_reg[1]/Q (DFFARX1_RVT)          0.20       0.20 f
  sub_94/A[1] (FIFO_DW01_dec_0)            0.00       0.20 f
  sub_94/U91/Y (OR2X1_RVT)                 0.09 &     0.30 f
  sub_94/U90/Y (OR2X1_RVT)                 0.08 &     0.38 f
  sub_94/U89/Y (OR2X1_RVT)                 0.08 &     0.46 f
  sub_94/U88/Y (OR2X1_RVT)                 0.08 &     0.54 f
  sub_94/U87/Y (OR2X1_RVT)                 0.08 &     0.62 f
  sub_94/U86/Y (OR2X1_RVT)                 0.08 &     0.70 f
  sub_94/U85/Y (OR2X1_RVT)                 0.08 &     0.77 f
  sub_94/U84/Y (OR2X1_RVT)                 0.08 &     0.85 f
  sub_94/U83/Y (OR2X1_RVT)                 0.08 &     0.93 f
  sub_94/U82/Y (OR2X1_RVT)                 0.08 &     1.00 f
  sub_94/U80/Y (OR2X1_RVT)                 0.08 &     1.08 f
  sub_94/U78/Y (OR2X1_RVT)                 0.08 &     1.16 f
  sub_94/U76/Y (OR2X1_RVT)                 0.08 &     1.23 f
  sub_94/U74/Y (OR2X1_RVT)                 0.08 &     1.31 f
  sub_94/U72/Y (OR2X1_RVT)                 0.08 &     1.39 f
  sub_94/U70/Y (OR2X1_RVT)                 0.08 &     1.47 f
  sub_94/U68/Y (OR2X1_RVT)                 0.08 &     1.55 f
  sub_94/U66/Y (OR2X1_RVT)                 0.08 &     1.63 f
  sub_94/U64/Y (OR2X1_RVT)                 0.08 &     1.71 f
  sub_94/U61/Y (OR2X1_RVT)                 0.08 &     1.79 f
  sub_94/U59/Y (OR2X1_RVT)                 0.08 &     1.88 f
  sub_94/U57/Y (OR2X1_RVT)                 0.08 &     1.95 f
  sub_94/U55/Y (OR2X1_RVT)                 0.08 &     2.03 f
  sub_94/U2/Y (INVX1_RVT)                  0.03 &     2.06 r
  sub_94/U54/Y (AO21X1_RVT)                0.05 &     2.11 r
  sub_94/SUM[23] (FIFO_DW01_dec_0)         0.00       2.11 r
  U177/Y (AO222X1_RVT)                     0.11 &     2.22 r
  fcounter_reg[23]/D (DFFARX1_RVT)         0.00 &     2.22 r
  data arrival time                                   2.22

  clock ideal_clock1 (rise edge)          15.20      15.20
  clock network delay (propagated)         0.00      15.20
  clock uncertainty                       -0.10      15.10
  fcounter_reg[23]/CLK (DFFARX1_RVT)       0.00      15.10 r
  library setup time                      -0.07      15.03
  data required time                                 15.03
  -----------------------------------------------------------
  data required time                                 15.03
  data arrival time                                  -2.22
  -----------------------------------------------------------
  slack (MET)                                        12.81


  Startpoint: rd_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: rd_ptr_reg[26]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.01       0.01
  rd_ptr_reg[0]/CLK (DFFARX1_RVT)          0.00       0.01 r
  rd_ptr_reg[0]/Q (DFFARX1_RVT)            0.22       0.23 r
  add_88/A[0] (FIFO_DW01_inc_1)            0.00       0.23 r
  add_88/U1_1_1/C1 (HADDX1_RVT)            0.08 &     0.31 r
  add_88/U1_1_2/C1 (HADDX1_RVT)            0.07 &     0.38 r
  add_88/U1_1_3/C1 (HADDX1_RVT)            0.07 &     0.45 r
  add_88/U1_1_4/C1 (HADDX1_RVT)            0.07 &     0.52 r
  add_88/U1_1_5/C1 (HADDX1_RVT)            0.07 &     0.59 r
  add_88/U1_1_6/C1 (HADDX1_RVT)            0.07 &     0.66 r
  add_88/U1_1_7/C1 (HADDX1_RVT)            0.07 &     0.73 r
  add_88/U1_1_8/C1 (HADDX1_RVT)            0.07 &     0.80 r
  add_88/U1_1_9/C1 (HADDX1_RVT)            0.08 &     0.88 r
  add_88/U1_1_10/C1 (HADDX1_RVT)           0.08 &     0.96 r
  add_88/U1_1_11/C1 (HADDX1_RVT)           0.07 &     1.03 r
  add_88/U1_1_12/C1 (HADDX1_RVT)           0.08 &     1.10 r
  add_88/U1_1_13/C1 (HADDX1_RVT)           0.07 &     1.18 r
  add_88/U1_1_14/C1 (HADDX1_RVT)           0.07 &     1.25 r
  add_88/U1_1_15/C1 (HADDX1_RVT)           0.08 &     1.32 r
  add_88/U1_1_16/C1 (HADDX1_RVT)           0.08 &     1.40 r
  add_88/U1_1_17/C1 (HADDX1_RVT)           0.07 &     1.47 r
  add_88/U1_1_18/C1 (HADDX1_RVT)           0.07 &     1.54 r
  add_88/U1_1_19/C1 (HADDX1_RVT)           0.07 &     1.61 r
  add_88/U1_1_20/C1 (HADDX1_RVT)           0.07 &     1.68 r
  add_88/U1_1_21/C1 (HADDX1_RVT)           0.07 &     1.75 r
  add_88/U1_1_22/C1 (HADDX1_RVT)           0.07 &     1.82 r
  add_88/U1_1_23/C1 (HADDX1_RVT)           0.07 &     1.89 r
  add_88/U1_1_24/C1 (HADDX1_RVT)           0.07 &     1.97 r
  add_88/U1_1_25/C1 (HADDX1_RVT)           0.07 &     2.04 r
  add_88/U1_1_26/SO (HADDX1_RVT)           0.11 &     2.14 f
  add_88/SUM[26] (FIFO_DW01_inc_1)         0.00       2.14 f
  U240/Y (AO22X1_RVT)                      0.06 &     2.21 f
  rd_ptr_reg[26]/D (DFFARX1_RVT)           0.00 &     2.21 f
  data arrival time                                   2.21

  clock ideal_clock1 (rise edge)          15.20      15.20
  clock network delay (propagated)         0.01      15.21
  clock uncertainty                       -0.10      15.11
  rd_ptr_reg[26]/CLK (DFFARX1_RVT)         0.00      15.11 r
  library setup time                      -0.07      15.04
  data required time                                 15.04
  -----------------------------------------------------------
  data required time                                 15.04
  data arrival time                                  -2.21
  -----------------------------------------------------------
  slack (MET)                                        12.84


  Startpoint: wr_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: wr_ptr_reg[26]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.01       0.01
  wr_ptr_reg[0]/CLK (DFFARX1_RVT)          0.00       0.01 r
  wr_ptr_reg[0]/Q (DFFARX1_RVT)            0.23       0.24 r
  add_85/A[0] (FIFO_DW01_inc_2)            0.00       0.24 r
  add_85/U1_1_1/C1 (HADDX1_RVT)            0.08 &     0.32 r
  add_85/U1_1_2/C1 (HADDX1_RVT)            0.07 &     0.39 r
  add_85/U1_1_3/C1 (HADDX1_RVT)            0.07 &     0.46 r
  add_85/U1_1_4/C1 (HADDX1_RVT)            0.07 &     0.53 r
  add_85/U1_1_5/C1 (HADDX1_RVT)            0.07 &     0.60 r
  add_85/U1_1_6/C1 (HADDX1_RVT)            0.07 &     0.67 r
  add_85/U1_1_7/C1 (HADDX1_RVT)            0.07 &     0.74 r
  add_85/U1_1_8/C1 (HADDX1_RVT)            0.07 &     0.81 r
  add_85/U1_1_9/C1 (HADDX1_RVT)            0.07 &     0.88 r
  add_85/U1_1_10/C1 (HADDX1_RVT)           0.07 &     0.95 r
  add_85/U1_1_11/C1 (HADDX1_RVT)           0.07 &     1.03 r
  add_85/U1_1_12/C1 (HADDX1_RVT)           0.07 &     1.10 r
  add_85/U1_1_13/C1 (HADDX1_RVT)           0.07 &     1.17 r
  add_85/U1_1_14/C1 (HADDX1_RVT)           0.07 &     1.24 r
  add_85/U1_1_15/C1 (HADDX1_RVT)           0.07 &     1.31 r
  add_85/U1_1_16/C1 (HADDX1_RVT)           0.07 &     1.38 r
  add_85/U1_1_17/C1 (HADDX1_RVT)           0.07 &     1.45 r
  add_85/U1_1_18/C1 (HADDX1_RVT)           0.07 &     1.52 r
  add_85/U1_1_19/C1 (HADDX1_RVT)           0.07 &     1.59 r
  add_85/U1_1_20/C1 (HADDX1_RVT)           0.07 &     1.66 r
  add_85/U1_1_21/C1 (HADDX1_RVT)           0.07 &     1.73 r
  add_85/U1_1_22/C1 (HADDX1_RVT)           0.07 &     1.80 r
  add_85/U1_1_23/C1 (HADDX1_RVT)           0.07 &     1.87 r
  add_85/U1_1_24/C1 (HADDX1_RVT)           0.07 &     1.94 r
  add_85/U1_1_25/C1 (HADDX1_RVT)           0.07 &     2.01 r
  add_85/U1_1_26/SO (HADDX1_RVT)           0.11 &     2.12 f
  add_85/SUM[26] (FIFO_DW01_inc_2)         0.00       2.12 f
  U216/Y (AO22X1_RVT)                      0.06 &     2.18 f
  wr_ptr_reg[26]/D (DFFARX1_RVT)           0.00 &     2.18 f
  data arrival time                                   2.18

  clock ideal_clock1 (rise edge)          15.20      15.20
  clock network delay (propagated)         0.01      15.21
  clock uncertainty                       -0.10      15.11
  wr_ptr_reg[26]/CLK (DFFARX1_RVT)         0.00      15.11 r
  library setup time                      -0.07      15.04
  data required time                                 15.04
  -----------------------------------------------------------
  data required time                                 15.04
  data arrival time                                  -2.18
  -----------------------------------------------------------
  slack (MET)                                        12.86


  Startpoint: fcounter_reg[1]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fcounter_reg[22]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.00       0.00
  fcounter_reg[1]/CLK (DFFARX1_RVT)        0.00       0.00 r
  fcounter_reg[1]/Q (DFFARX1_RVT)          0.20       0.20 f
  sub_94/A[1] (FIFO_DW01_dec_0)            0.00       0.20 f
  sub_94/U91/Y (OR2X1_RVT)                 0.09 &     0.30 f
  sub_94/U90/Y (OR2X1_RVT)                 0.08 &     0.38 f
  sub_94/U89/Y (OR2X1_RVT)                 0.08 &     0.46 f
  sub_94/U88/Y (OR2X1_RVT)                 0.08 &     0.54 f
  sub_94/U87/Y (OR2X1_RVT)                 0.08 &     0.62 f
  sub_94/U86/Y (OR2X1_RVT)                 0.08 &     0.70 f
  sub_94/U85/Y (OR2X1_RVT)                 0.08 &     0.77 f
  sub_94/U84/Y (OR2X1_RVT)                 0.08 &     0.85 f
  sub_94/U83/Y (OR2X1_RVT)                 0.08 &     0.93 f
  sub_94/U82/Y (OR2X1_RVT)                 0.08 &     1.00 f
  sub_94/U80/Y (OR2X1_RVT)                 0.08 &     1.08 f
  sub_94/U78/Y (OR2X1_RVT)                 0.08 &     1.16 f
  sub_94/U76/Y (OR2X1_RVT)                 0.08 &     1.23 f
  sub_94/U74/Y (OR2X1_RVT)                 0.08 &     1.31 f
  sub_94/U72/Y (OR2X1_RVT)                 0.08 &     1.39 f
  sub_94/U70/Y (OR2X1_RVT)                 0.08 &     1.47 f
  sub_94/U68/Y (OR2X1_RVT)                 0.08 &     1.55 f
  sub_94/U66/Y (OR2X1_RVT)                 0.08 &     1.63 f
  sub_94/U64/Y (OR2X1_RVT)                 0.08 &     1.71 f
  sub_94/U61/Y (OR2X1_RVT)                 0.08 &     1.79 f
  sub_94/U59/Y (OR2X1_RVT)                 0.08 &     1.88 f
  sub_94/U57/Y (OR2X1_RVT)                 0.08 &     1.95 f
  sub_94/U3/Y (INVX1_RVT)                  0.03 &     1.98 r
  sub_94/U56/Y (AO21X1_RVT)                0.05 &     2.03 r
  sub_94/SUM[22] (FIFO_DW01_dec_0)         0.00       2.03 r
  U178/Y (AO222X1_RVT)                     0.11 &     2.14 r
  fcounter_reg[22]/D (DFFARX1_RVT)         0.00 &     2.14 r
  data arrival time                                   2.14

  clock ideal_clock1 (rise edge)          15.20      15.20
  clock network delay (propagated)         0.00      15.20
  clock uncertainty                       -0.10      15.10
  fcounter_reg[22]/CLK (DFFARX1_RVT)       0.00      15.10 r
  library setup time                      -0.07      15.03
  data required time                                 15.03
  -----------------------------------------------------------
  data required time                                 15.03
  data arrival time                                  -2.14
  -----------------------------------------------------------
  slack (MET)                                        12.89


  Startpoint: rd_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: rd_ptr_reg[25]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.01       0.01
  rd_ptr_reg[0]/CLK (DFFARX1_RVT)          0.00       0.01 r
  rd_ptr_reg[0]/Q (DFFARX1_RVT)            0.22       0.23 r
  add_88/A[0] (FIFO_DW01_inc_1)            0.00       0.23 r
  add_88/U1_1_1/C1 (HADDX1_RVT)            0.08 &     0.31 r
  add_88/U1_1_2/C1 (HADDX1_RVT)            0.07 &     0.38 r
  add_88/U1_1_3/C1 (HADDX1_RVT)            0.07 &     0.45 r
  add_88/U1_1_4/C1 (HADDX1_RVT)            0.07 &     0.52 r
  add_88/U1_1_5/C1 (HADDX1_RVT)            0.07 &     0.59 r
  add_88/U1_1_6/C1 (HADDX1_RVT)            0.07 &     0.66 r
  add_88/U1_1_7/C1 (HADDX1_RVT)            0.07 &     0.73 r
  add_88/U1_1_8/C1 (HADDX1_RVT)            0.07 &     0.80 r
  add_88/U1_1_9/C1 (HADDX1_RVT)            0.08 &     0.88 r
  add_88/U1_1_10/C1 (HADDX1_RVT)           0.08 &     0.96 r
  add_88/U1_1_11/C1 (HADDX1_RVT)           0.07 &     1.03 r
  add_88/U1_1_12/C1 (HADDX1_RVT)           0.08 &     1.10 r
  add_88/U1_1_13/C1 (HADDX1_RVT)           0.07 &     1.18 r
  add_88/U1_1_14/C1 (HADDX1_RVT)           0.07 &     1.25 r
  add_88/U1_1_15/C1 (HADDX1_RVT)           0.08 &     1.32 r
  add_88/U1_1_16/C1 (HADDX1_RVT)           0.08 &     1.40 r
  add_88/U1_1_17/C1 (HADDX1_RVT)           0.07 &     1.47 r
  add_88/U1_1_18/C1 (HADDX1_RVT)           0.07 &     1.54 r
  add_88/U1_1_19/C1 (HADDX1_RVT)           0.07 &     1.61 r
  add_88/U1_1_20/C1 (HADDX1_RVT)           0.07 &     1.68 r
  add_88/U1_1_21/C1 (HADDX1_RVT)           0.07 &     1.75 r
  add_88/U1_1_22/C1 (HADDX1_RVT)           0.07 &     1.82 r
  add_88/U1_1_23/C1 (HADDX1_RVT)           0.07 &     1.89 r
  add_88/U1_1_24/C1 (HADDX1_RVT)           0.07 &     1.97 r
  add_88/U1_1_25/SO (HADDX1_RVT)           0.11 &     2.08 f
  add_88/SUM[25] (FIFO_DW01_inc_1)         0.00       2.08 f
  U241/Y (AO22X1_RVT)                      0.06 &     2.14 f
  rd_ptr_reg[25]/D (DFFARX1_RVT)           0.00 &     2.14 f
  data arrival time                                   2.14

  clock ideal_clock1 (rise edge)          15.20      15.20
  clock network delay (propagated)         0.01      15.21
  clock uncertainty                       -0.10      15.11
  rd_ptr_reg[25]/CLK (DFFARX1_RVT)         0.00      15.11 r
  library setup time                      -0.06      15.04
  data required time                                 15.04
  -----------------------------------------------------------
  data required time                                 15.04
  data arrival time                                  -2.14
  -----------------------------------------------------------
  slack (MET)                                        12.90


  Startpoint: wr_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: wr_ptr_reg[25]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.01       0.01
  wr_ptr_reg[0]/CLK (DFFARX1_RVT)          0.00       0.01 r
  wr_ptr_reg[0]/Q (DFFARX1_RVT)            0.23       0.24 r
  add_85/A[0] (FIFO_DW01_inc_2)            0.00       0.24 r
  add_85/U1_1_1/C1 (HADDX1_RVT)            0.08 &     0.32 r
  add_85/U1_1_2/C1 (HADDX1_RVT)            0.07 &     0.39 r
  add_85/U1_1_3/C1 (HADDX1_RVT)            0.07 &     0.46 r
  add_85/U1_1_4/C1 (HADDX1_RVT)            0.07 &     0.53 r
  add_85/U1_1_5/C1 (HADDX1_RVT)            0.07 &     0.60 r
  add_85/U1_1_6/C1 (HADDX1_RVT)            0.07 &     0.67 r
  add_85/U1_1_7/C1 (HADDX1_RVT)            0.07 &     0.74 r
  add_85/U1_1_8/C1 (HADDX1_RVT)            0.07 &     0.81 r
  add_85/U1_1_9/C1 (HADDX1_RVT)            0.07 &     0.88 r
  add_85/U1_1_10/C1 (HADDX1_RVT)           0.07 &     0.95 r
  add_85/U1_1_11/C1 (HADDX1_RVT)           0.07 &     1.03 r
  add_85/U1_1_12/C1 (HADDX1_RVT)           0.07 &     1.10 r
  add_85/U1_1_13/C1 (HADDX1_RVT)           0.07 &     1.17 r
  add_85/U1_1_14/C1 (HADDX1_RVT)           0.07 &     1.24 r
  add_85/U1_1_15/C1 (HADDX1_RVT)           0.07 &     1.31 r
  add_85/U1_1_16/C1 (HADDX1_RVT)           0.07 &     1.38 r
  add_85/U1_1_17/C1 (HADDX1_RVT)           0.07 &     1.45 r
  add_85/U1_1_18/C1 (HADDX1_RVT)           0.07 &     1.52 r
  add_85/U1_1_19/C1 (HADDX1_RVT)           0.07 &     1.59 r
  add_85/U1_1_20/C1 (HADDX1_RVT)           0.07 &     1.66 r
  add_85/U1_1_21/C1 (HADDX1_RVT)           0.07 &     1.73 r
  add_85/U1_1_22/C1 (HADDX1_RVT)           0.07 &     1.80 r
  add_85/U1_1_23/C1 (HADDX1_RVT)           0.07 &     1.87 r
  add_85/U1_1_24/C1 (HADDX1_RVT)           0.07 &     1.94 r
  add_85/U1_1_25/SO (HADDX1_RVT)           0.11 &     2.05 f
  add_85/SUM[25] (FIFO_DW01_inc_2)         0.00       2.05 f
  U217/Y (AO22X1_RVT)                      0.06 &     2.11 f
  wr_ptr_reg[25]/D (DFFARX1_RVT)           0.00 &     2.11 f
  data arrival time                                   2.11

  clock ideal_clock1 (rise edge)          15.20      15.20
  clock network delay (propagated)         0.01      15.21
  clock uncertainty                       -0.10      15.11
  wr_ptr_reg[25]/CLK (DFFARX1_RVT)         0.00      15.11 r
  library setup time                      -0.06      15.04
  data required time                                 15.04
  -----------------------------------------------------------
  data required time                                 15.04
  data arrival time                                  -2.11
  -----------------------------------------------------------
  slack (MET)                                        12.94


  Startpoint: fcounter_reg[1]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fcounter_reg[21]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.00       0.00
  fcounter_reg[1]/CLK (DFFARX1_RVT)        0.00       0.00 r
  fcounter_reg[1]/Q (DFFARX1_RVT)          0.20       0.20 f
  sub_94/A[1] (FIFO_DW01_dec_0)            0.00       0.20 f
  sub_94/U91/Y (OR2X1_RVT)                 0.09 &     0.30 f
  sub_94/U90/Y (OR2X1_RVT)                 0.08 &     0.38 f
  sub_94/U89/Y (OR2X1_RVT)                 0.08 &     0.46 f
  sub_94/U88/Y (OR2X1_RVT)                 0.08 &     0.54 f
  sub_94/U87/Y (OR2X1_RVT)                 0.08 &     0.62 f
  sub_94/U86/Y (OR2X1_RVT)                 0.08 &     0.70 f
  sub_94/U85/Y (OR2X1_RVT)                 0.08 &     0.77 f
  sub_94/U84/Y (OR2X1_RVT)                 0.08 &     0.85 f
  sub_94/U83/Y (OR2X1_RVT)                 0.08 &     0.93 f
  sub_94/U82/Y (OR2X1_RVT)                 0.08 &     1.00 f
  sub_94/U80/Y (OR2X1_RVT)                 0.08 &     1.08 f
  sub_94/U78/Y (OR2X1_RVT)                 0.08 &     1.16 f
  sub_94/U76/Y (OR2X1_RVT)                 0.08 &     1.23 f
  sub_94/U74/Y (OR2X1_RVT)                 0.08 &     1.31 f
  sub_94/U72/Y (OR2X1_RVT)                 0.08 &     1.39 f
  sub_94/U70/Y (OR2X1_RVT)                 0.08 &     1.47 f
  sub_94/U68/Y (OR2X1_RVT)                 0.08 &     1.55 f
  sub_94/U66/Y (OR2X1_RVT)                 0.08 &     1.63 f
  sub_94/U64/Y (OR2X1_RVT)                 0.08 &     1.71 f
  sub_94/U61/Y (OR2X1_RVT)                 0.08 &     1.79 f
  sub_94/U59/Y (OR2X1_RVT)                 0.08 &     1.88 f
  sub_94/U4/Y (INVX1_RVT)                  0.03 &     1.90 r
  sub_94/U58/Y (AO21X1_RVT)                0.05 &     1.95 r
  sub_94/SUM[21] (FIFO_DW01_dec_0)         0.00       1.95 r
  U179/Y (AO222X1_RVT)                     0.11 &     2.07 r
  fcounter_reg[21]/D (DFFARX1_RVT)         0.00 &     2.07 r
  data arrival time                                   2.07

  clock ideal_clock1 (rise edge)          15.20      15.20
  clock network delay (propagated)         0.00      15.20
  clock uncertainty                       -0.10      15.10
  fcounter_reg[21]/CLK (DFFARX1_RVT)       0.00      15.10 r
  library setup time                      -0.07      15.03
  data required time                                 15.03
  -----------------------------------------------------------
  data required time                                 15.03
  data arrival time                                  -2.07
  -----------------------------------------------------------
  slack (MET)                                        12.96


  Startpoint: rd_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: rd_ptr_reg[24]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.01       0.01
  rd_ptr_reg[0]/CLK (DFFARX1_RVT)          0.00       0.01 r
  rd_ptr_reg[0]/Q (DFFARX1_RVT)            0.22       0.23 r
  add_88/A[0] (FIFO_DW01_inc_1)            0.00       0.23 r
  add_88/U1_1_1/C1 (HADDX1_RVT)            0.08 &     0.31 r
  add_88/U1_1_2/C1 (HADDX1_RVT)            0.07 &     0.38 r
  add_88/U1_1_3/C1 (HADDX1_RVT)            0.07 &     0.45 r
  add_88/U1_1_4/C1 (HADDX1_RVT)            0.07 &     0.52 r
  add_88/U1_1_5/C1 (HADDX1_RVT)            0.07 &     0.59 r
  add_88/U1_1_6/C1 (HADDX1_RVT)            0.07 &     0.66 r
  add_88/U1_1_7/C1 (HADDX1_RVT)            0.07 &     0.73 r
  add_88/U1_1_8/C1 (HADDX1_RVT)            0.07 &     0.80 r
  add_88/U1_1_9/C1 (HADDX1_RVT)            0.08 &     0.88 r
  add_88/U1_1_10/C1 (HADDX1_RVT)           0.08 &     0.96 r
  add_88/U1_1_11/C1 (HADDX1_RVT)           0.07 &     1.03 r
  add_88/U1_1_12/C1 (HADDX1_RVT)           0.08 &     1.10 r
  add_88/U1_1_13/C1 (HADDX1_RVT)           0.07 &     1.18 r
  add_88/U1_1_14/C1 (HADDX1_RVT)           0.07 &     1.25 r
  add_88/U1_1_15/C1 (HADDX1_RVT)           0.08 &     1.32 r
  add_88/U1_1_16/C1 (HADDX1_RVT)           0.08 &     1.40 r
  add_88/U1_1_17/C1 (HADDX1_RVT)           0.07 &     1.47 r
  add_88/U1_1_18/C1 (HADDX1_RVT)           0.07 &     1.54 r
  add_88/U1_1_19/C1 (HADDX1_RVT)           0.07 &     1.61 r
  add_88/U1_1_20/C1 (HADDX1_RVT)           0.07 &     1.68 r
  add_88/U1_1_21/C1 (HADDX1_RVT)           0.07 &     1.75 r
  add_88/U1_1_22/C1 (HADDX1_RVT)           0.07 &     1.82 r
  add_88/U1_1_23/C1 (HADDX1_RVT)           0.07 &     1.89 r
  add_88/U1_1_24/SO (HADDX1_RVT)           0.11 &     2.00 f
  add_88/SUM[24] (FIFO_DW01_inc_1)         0.00       2.00 f
  U242/Y (AO22X1_RVT)                      0.06 &     2.06 f
  rd_ptr_reg[24]/D (DFFARX1_RVT)           0.00 &     2.06 f
  data arrival time                                   2.06

  clock ideal_clock1 (rise edge)          15.20      15.20
  clock network delay (propagated)         0.01      15.21
  clock uncertainty                       -0.10      15.11
  rd_ptr_reg[24]/CLK (DFFARX1_RVT)         0.00      15.11 r
  library setup time                      -0.06      15.04
  data required time                                 15.04
  -----------------------------------------------------------
  data required time                                 15.04
  data arrival time                                  -2.06
  -----------------------------------------------------------
  slack (MET)                                        12.98


  Startpoint: wr_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: wr_ptr_reg[24]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.01       0.01
  wr_ptr_reg[0]/CLK (DFFARX1_RVT)          0.00       0.01 r
  wr_ptr_reg[0]/Q (DFFARX1_RVT)            0.23       0.24 r
  add_85/A[0] (FIFO_DW01_inc_2)            0.00       0.24 r
  add_85/U1_1_1/C1 (HADDX1_RVT)            0.08 &     0.32 r
  add_85/U1_1_2/C1 (HADDX1_RVT)            0.07 &     0.39 r
  add_85/U1_1_3/C1 (HADDX1_RVT)            0.07 &     0.46 r
  add_85/U1_1_4/C1 (HADDX1_RVT)            0.07 &     0.53 r
  add_85/U1_1_5/C1 (HADDX1_RVT)            0.07 &     0.60 r
  add_85/U1_1_6/C1 (HADDX1_RVT)            0.07 &     0.67 r
  add_85/U1_1_7/C1 (HADDX1_RVT)            0.07 &     0.74 r
  add_85/U1_1_8/C1 (HADDX1_RVT)            0.07 &     0.81 r
  add_85/U1_1_9/C1 (HADDX1_RVT)            0.07 &     0.88 r
  add_85/U1_1_10/C1 (HADDX1_RVT)           0.07 &     0.95 r
  add_85/U1_1_11/C1 (HADDX1_RVT)           0.07 &     1.03 r
  add_85/U1_1_12/C1 (HADDX1_RVT)           0.07 &     1.10 r
  add_85/U1_1_13/C1 (HADDX1_RVT)           0.07 &     1.17 r
  add_85/U1_1_14/C1 (HADDX1_RVT)           0.07 &     1.24 r
  add_85/U1_1_15/C1 (HADDX1_RVT)           0.07 &     1.31 r
  add_85/U1_1_16/C1 (HADDX1_RVT)           0.07 &     1.38 r
  add_85/U1_1_17/C1 (HADDX1_RVT)           0.07 &     1.45 r
  add_85/U1_1_18/C1 (HADDX1_RVT)           0.07 &     1.52 r
  add_85/U1_1_19/C1 (HADDX1_RVT)           0.07 &     1.59 r
  add_85/U1_1_20/C1 (HADDX1_RVT)           0.07 &     1.66 r
  add_85/U1_1_21/C1 (HADDX1_RVT)           0.07 &     1.73 r
  add_85/U1_1_22/C1 (HADDX1_RVT)           0.07 &     1.80 r
  add_85/U1_1_23/C1 (HADDX1_RVT)           0.07 &     1.87 r
  add_85/U1_1_24/SO (HADDX1_RVT)           0.11 &     1.98 f
  add_85/SUM[24] (FIFO_DW01_inc_2)         0.00       1.98 f
  U218/Y (AO22X1_RVT)                      0.06 &     2.04 f
  wr_ptr_reg[24]/D (DFFARX1_RVT)           0.00 &     2.04 f
  data arrival time                                   2.04

  clock ideal_clock1 (rise edge)          15.20      15.20
  clock network delay (propagated)         0.01      15.21
  clock uncertainty                       -0.10      15.11
  wr_ptr_reg[24]/CLK (DFFARX1_RVT)         0.00      15.11 r
  library setup time                      -0.07      15.04
  data required time                                 15.04
  -----------------------------------------------------------
  data required time                                 15.04
  data arrival time                                  -2.04
  -----------------------------------------------------------
  slack (MET)                                        13.00


  Startpoint: fcounter_reg[1]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fcounter_reg[20]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.00       0.00
  fcounter_reg[1]/CLK (DFFARX1_RVT)        0.00       0.00 r
  fcounter_reg[1]/Q (DFFARX1_RVT)          0.20       0.20 f
  sub_94/A[1] (FIFO_DW01_dec_0)            0.00       0.20 f
  sub_94/U91/Y (OR2X1_RVT)                 0.09 &     0.30 f
  sub_94/U90/Y (OR2X1_RVT)                 0.08 &     0.38 f
  sub_94/U89/Y (OR2X1_RVT)                 0.08 &     0.46 f
  sub_94/U88/Y (OR2X1_RVT)                 0.08 &     0.54 f
  sub_94/U87/Y (OR2X1_RVT)                 0.08 &     0.62 f
  sub_94/U86/Y (OR2X1_RVT)                 0.08 &     0.70 f
  sub_94/U85/Y (OR2X1_RVT)                 0.08 &     0.77 f
  sub_94/U84/Y (OR2X1_RVT)                 0.08 &     0.85 f
  sub_94/U83/Y (OR2X1_RVT)                 0.08 &     0.93 f
  sub_94/U82/Y (OR2X1_RVT)                 0.08 &     1.00 f
  sub_94/U80/Y (OR2X1_RVT)                 0.08 &     1.08 f
  sub_94/U78/Y (OR2X1_RVT)                 0.08 &     1.16 f
  sub_94/U76/Y (OR2X1_RVT)                 0.08 &     1.23 f
  sub_94/U74/Y (OR2X1_RVT)                 0.08 &     1.31 f
  sub_94/U72/Y (OR2X1_RVT)                 0.08 &     1.39 f
  sub_94/U70/Y (OR2X1_RVT)                 0.08 &     1.47 f
  sub_94/U68/Y (OR2X1_RVT)                 0.08 &     1.55 f
  sub_94/U66/Y (OR2X1_RVT)                 0.08 &     1.63 f
  sub_94/U64/Y (OR2X1_RVT)                 0.08 &     1.71 f
  sub_94/U61/Y (OR2X1_RVT)                 0.08 &     1.79 f
  sub_94/U5/Y (INVX1_RVT)                  0.03 &     1.83 r
  sub_94/U60/Y (AO21X1_RVT)                0.05 &     1.88 r
  sub_94/SUM[20] (FIFO_DW01_dec_0)         0.00       1.88 r
  U180/Y (AO222X1_RVT)                     0.11 &     1.99 r
  fcounter_reg[20]/D (DFFARX1_RVT)         0.00 &     1.99 r
  data arrival time                                   1.99

  clock ideal_clock1 (rise edge)          15.20      15.20
  clock network delay (propagated)         0.00      15.20
  clock uncertainty                       -0.10      15.10
  fcounter_reg[20]/CLK (DFFARX1_RVT)       0.00      15.10 r
  library setup time                      -0.07      15.03
  data required time                                 15.03
  -----------------------------------------------------------
  data required time                                 15.03
  data arrival time                                  -1.99
  -----------------------------------------------------------
  slack (MET)                                        13.04


  Startpoint: rd_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: rd_ptr_reg[23]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.01       0.01
  rd_ptr_reg[0]/CLK (DFFARX1_RVT)          0.00       0.01 r
  rd_ptr_reg[0]/Q (DFFARX1_RVT)            0.22       0.23 r
  add_88/A[0] (FIFO_DW01_inc_1)            0.00       0.23 r
  add_88/U1_1_1/C1 (HADDX1_RVT)            0.08 &     0.31 r
  add_88/U1_1_2/C1 (HADDX1_RVT)            0.07 &     0.38 r
  add_88/U1_1_3/C1 (HADDX1_RVT)            0.07 &     0.45 r
  add_88/U1_1_4/C1 (HADDX1_RVT)            0.07 &     0.52 r
  add_88/U1_1_5/C1 (HADDX1_RVT)            0.07 &     0.59 r
  add_88/U1_1_6/C1 (HADDX1_RVT)            0.07 &     0.66 r
  add_88/U1_1_7/C1 (HADDX1_RVT)            0.07 &     0.73 r
  add_88/U1_1_8/C1 (HADDX1_RVT)            0.07 &     0.80 r
  add_88/U1_1_9/C1 (HADDX1_RVT)            0.08 &     0.88 r
  add_88/U1_1_10/C1 (HADDX1_RVT)           0.08 &     0.96 r
  add_88/U1_1_11/C1 (HADDX1_RVT)           0.07 &     1.03 r
  add_88/U1_1_12/C1 (HADDX1_RVT)           0.08 &     1.10 r
  add_88/U1_1_13/C1 (HADDX1_RVT)           0.07 &     1.18 r
  add_88/U1_1_14/C1 (HADDX1_RVT)           0.07 &     1.25 r
  add_88/U1_1_15/C1 (HADDX1_RVT)           0.08 &     1.32 r
  add_88/U1_1_16/C1 (HADDX1_RVT)           0.08 &     1.40 r
  add_88/U1_1_17/C1 (HADDX1_RVT)           0.07 &     1.47 r
  add_88/U1_1_18/C1 (HADDX1_RVT)           0.07 &     1.54 r
  add_88/U1_1_19/C1 (HADDX1_RVT)           0.07 &     1.61 r
  add_88/U1_1_20/C1 (HADDX1_RVT)           0.07 &     1.68 r
  add_88/U1_1_21/C1 (HADDX1_RVT)           0.07 &     1.75 r
  add_88/U1_1_22/C1 (HADDX1_RVT)           0.07 &     1.82 r
  add_88/U1_1_23/SO (HADDX1_RVT)           0.11 &     1.93 f
  add_88/SUM[23] (FIFO_DW01_inc_1)         0.00       1.93 f
  U243/Y (AO22X1_RVT)                      0.06 &     1.99 f
  rd_ptr_reg[23]/D (DFFARX1_RVT)           0.00 &     1.99 f
  data arrival time                                   1.99

  clock ideal_clock1 (rise edge)          15.20      15.20
  clock network delay (propagated)         0.01      15.21
  clock uncertainty                       -0.10      15.11
  rd_ptr_reg[23]/CLK (DFFARX1_RVT)         0.00      15.11 r
  library setup time                      -0.06      15.04
  data required time                                 15.04
  -----------------------------------------------------------
  data required time                                 15.04
  data arrival time                                  -1.99
  -----------------------------------------------------------
  slack (MET)                                        13.05


  Startpoint: wr_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: wr_ptr_reg[23]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.01       0.01
  wr_ptr_reg[0]/CLK (DFFARX1_RVT)          0.00       0.01 r
  wr_ptr_reg[0]/Q (DFFARX1_RVT)            0.23       0.24 r
  add_85/A[0] (FIFO_DW01_inc_2)            0.00       0.24 r
  add_85/U1_1_1/C1 (HADDX1_RVT)            0.08 &     0.32 r
  add_85/U1_1_2/C1 (HADDX1_RVT)            0.07 &     0.39 r
  add_85/U1_1_3/C1 (HADDX1_RVT)            0.07 &     0.46 r
  add_85/U1_1_4/C1 (HADDX1_RVT)            0.07 &     0.53 r
  add_85/U1_1_5/C1 (HADDX1_RVT)            0.07 &     0.60 r
  add_85/U1_1_6/C1 (HADDX1_RVT)            0.07 &     0.67 r
  add_85/U1_1_7/C1 (HADDX1_RVT)            0.07 &     0.74 r
  add_85/U1_1_8/C1 (HADDX1_RVT)            0.07 &     0.81 r
  add_85/U1_1_9/C1 (HADDX1_RVT)            0.07 &     0.88 r
  add_85/U1_1_10/C1 (HADDX1_RVT)           0.07 &     0.95 r
  add_85/U1_1_11/C1 (HADDX1_RVT)           0.07 &     1.03 r
  add_85/U1_1_12/C1 (HADDX1_RVT)           0.07 &     1.10 r
  add_85/U1_1_13/C1 (HADDX1_RVT)           0.07 &     1.17 r
  add_85/U1_1_14/C1 (HADDX1_RVT)           0.07 &     1.24 r
  add_85/U1_1_15/C1 (HADDX1_RVT)           0.07 &     1.31 r
  add_85/U1_1_16/C1 (HADDX1_RVT)           0.07 &     1.38 r
  add_85/U1_1_17/C1 (HADDX1_RVT)           0.07 &     1.45 r
  add_85/U1_1_18/C1 (HADDX1_RVT)           0.07 &     1.52 r
  add_85/U1_1_19/C1 (HADDX1_RVT)           0.07 &     1.59 r
  add_85/U1_1_20/C1 (HADDX1_RVT)           0.07 &     1.66 r
  add_85/U1_1_21/C1 (HADDX1_RVT)           0.07 &     1.73 r
  add_85/U1_1_22/C1 (HADDX1_RVT)           0.07 &     1.80 r
  add_85/U1_1_23/SO (HADDX1_RVT)           0.11 &     1.91 f
  add_85/SUM[23] (FIFO_DW01_inc_2)         0.00       1.91 f
  U219/Y (AO22X1_RVT)                      0.06 &     1.96 f
  wr_ptr_reg[23]/D (DFFARX1_RVT)           0.00 &     1.96 f
  data arrival time                                   1.96

  clock ideal_clock1 (rise edge)          15.20      15.20
  clock network delay (propagated)         0.01      15.21
  clock uncertainty                       -0.10      15.11
  wr_ptr_reg[23]/CLK (DFFARX1_RVT)         0.00      15.11 r
  library setup time                      -0.06      15.05
  data required time                                 15.05
  -----------------------------------------------------------
  data required time                                 15.05
  data arrival time                                  -1.96
  -----------------------------------------------------------
  slack (MET)                                        13.08


  Startpoint: rd_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: rd_ptr_reg[22]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.01       0.01
  rd_ptr_reg[0]/CLK (DFFARX1_RVT)          0.00       0.01 r
  rd_ptr_reg[0]/Q (DFFARX1_RVT)            0.22       0.23 r
  add_88/A[0] (FIFO_DW01_inc_1)            0.00       0.23 r
  add_88/U1_1_1/C1 (HADDX1_RVT)            0.08 &     0.31 r
  add_88/U1_1_2/C1 (HADDX1_RVT)            0.07 &     0.38 r
  add_88/U1_1_3/C1 (HADDX1_RVT)            0.07 &     0.45 r
  add_88/U1_1_4/C1 (HADDX1_RVT)            0.07 &     0.52 r
  add_88/U1_1_5/C1 (HADDX1_RVT)            0.07 &     0.59 r
  add_88/U1_1_6/C1 (HADDX1_RVT)            0.07 &     0.66 r
  add_88/U1_1_7/C1 (HADDX1_RVT)            0.07 &     0.73 r
  add_88/U1_1_8/C1 (HADDX1_RVT)            0.07 &     0.80 r
  add_88/U1_1_9/C1 (HADDX1_RVT)            0.08 &     0.88 r
  add_88/U1_1_10/C1 (HADDX1_RVT)           0.08 &     0.96 r
  add_88/U1_1_11/C1 (HADDX1_RVT)           0.07 &     1.03 r
  add_88/U1_1_12/C1 (HADDX1_RVT)           0.08 &     1.10 r
  add_88/U1_1_13/C1 (HADDX1_RVT)           0.07 &     1.18 r
  add_88/U1_1_14/C1 (HADDX1_RVT)           0.07 &     1.25 r
  add_88/U1_1_15/C1 (HADDX1_RVT)           0.08 &     1.32 r
  add_88/U1_1_16/C1 (HADDX1_RVT)           0.08 &     1.40 r
  add_88/U1_1_17/C1 (HADDX1_RVT)           0.07 &     1.47 r
  add_88/U1_1_18/C1 (HADDX1_RVT)           0.07 &     1.54 r
  add_88/U1_1_19/C1 (HADDX1_RVT)           0.07 &     1.61 r
  add_88/U1_1_20/C1 (HADDX1_RVT)           0.07 &     1.68 r
  add_88/U1_1_21/C1 (HADDX1_RVT)           0.07 &     1.75 r
  add_88/U1_1_22/SO (HADDX1_RVT)           0.11 &     1.86 f
  add_88/SUM[22] (FIFO_DW01_inc_1)         0.00       1.86 f
  U244/Y (AO22X1_RVT)                      0.06 &     1.92 f
  rd_ptr_reg[22]/D (DFFARX1_RVT)           0.00 &     1.92 f
  data arrival time                                   1.92

  clock ideal_clock1 (rise edge)          15.20      15.20
  clock network delay (propagated)         0.01      15.21
  clock uncertainty                       -0.10      15.11
  rd_ptr_reg[22]/CLK (DFFARX1_RVT)         0.00      15.11 r
  library setup time                      -0.06      15.04
  data required time                                 15.04
  -----------------------------------------------------------
  data required time                                 15.04
  data arrival time                                  -1.92
  -----------------------------------------------------------
  slack (MET)                                        13.12


  Startpoint: fcounter_reg[1]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fcounter_reg[19]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.00       0.00
  fcounter_reg[1]/CLK (DFFARX1_RVT)        0.00       0.00 r
  fcounter_reg[1]/Q (DFFARX1_RVT)          0.20       0.20 f
  sub_94/A[1] (FIFO_DW01_dec_0)            0.00       0.20 f
  sub_94/U91/Y (OR2X1_RVT)                 0.09 &     0.30 f
  sub_94/U90/Y (OR2X1_RVT)                 0.08 &     0.38 f
  sub_94/U89/Y (OR2X1_RVT)                 0.08 &     0.46 f
  sub_94/U88/Y (OR2X1_RVT)                 0.08 &     0.54 f
  sub_94/U87/Y (OR2X1_RVT)                 0.08 &     0.62 f
  sub_94/U86/Y (OR2X1_RVT)                 0.08 &     0.70 f
  sub_94/U85/Y (OR2X1_RVT)                 0.08 &     0.77 f
  sub_94/U84/Y (OR2X1_RVT)                 0.08 &     0.85 f
  sub_94/U83/Y (OR2X1_RVT)                 0.08 &     0.93 f
  sub_94/U82/Y (OR2X1_RVT)                 0.08 &     1.00 f
  sub_94/U80/Y (OR2X1_RVT)                 0.08 &     1.08 f
  sub_94/U78/Y (OR2X1_RVT)                 0.08 &     1.16 f
  sub_94/U76/Y (OR2X1_RVT)                 0.08 &     1.23 f
  sub_94/U74/Y (OR2X1_RVT)                 0.08 &     1.31 f
  sub_94/U72/Y (OR2X1_RVT)                 0.08 &     1.39 f
  sub_94/U70/Y (OR2X1_RVT)                 0.08 &     1.47 f
  sub_94/U68/Y (OR2X1_RVT)                 0.08 &     1.55 f
  sub_94/U66/Y (OR2X1_RVT)                 0.08 &     1.63 f
  sub_94/U64/Y (OR2X1_RVT)                 0.08 &     1.71 f
  sub_94/U6/Y (INVX1_RVT)                  0.03 &     1.74 r
  sub_94/U63/Y (AO21X1_RVT)                0.05 &     1.79 r
  sub_94/SUM[19] (FIFO_DW01_dec_0)         0.00       1.79 r
  U181/Y (AO222X1_RVT)                     0.11 &     1.90 r
  fcounter_reg[19]/D (DFFARX1_RVT)         0.00 &     1.90 r
  data arrival time                                   1.90

  clock ideal_clock1 (rise edge)          15.20      15.20
  clock network delay (propagated)         0.01      15.21
  clock uncertainty                       -0.10      15.11
  fcounter_reg[19]/CLK (DFFARX1_RVT)       0.00      15.11 r
  library setup time                      -0.07      15.03
  data required time                                 15.03
  -----------------------------------------------------------
  data required time                                 15.03
  data arrival time                                  -1.90
  -----------------------------------------------------------
  slack (MET)                                        13.14


  Startpoint: wr_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: wr_ptr_reg[22]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.01       0.01
  wr_ptr_reg[0]/CLK (DFFARX1_RVT)          0.00       0.01 r
  wr_ptr_reg[0]/Q (DFFARX1_RVT)            0.23       0.24 r
  add_85/A[0] (FIFO_DW01_inc_2)            0.00       0.24 r
  add_85/U1_1_1/C1 (HADDX1_RVT)            0.08 &     0.32 r
  add_85/U1_1_2/C1 (HADDX1_RVT)            0.07 &     0.39 r
  add_85/U1_1_3/C1 (HADDX1_RVT)            0.07 &     0.46 r
  add_85/U1_1_4/C1 (HADDX1_RVT)            0.07 &     0.53 r
  add_85/U1_1_5/C1 (HADDX1_RVT)            0.07 &     0.60 r
  add_85/U1_1_6/C1 (HADDX1_RVT)            0.07 &     0.67 r
  add_85/U1_1_7/C1 (HADDX1_RVT)            0.07 &     0.74 r
  add_85/U1_1_8/C1 (HADDX1_RVT)            0.07 &     0.81 r
  add_85/U1_1_9/C1 (HADDX1_RVT)            0.07 &     0.88 r
  add_85/U1_1_10/C1 (HADDX1_RVT)           0.07 &     0.95 r
  add_85/U1_1_11/C1 (HADDX1_RVT)           0.07 &     1.03 r
  add_85/U1_1_12/C1 (HADDX1_RVT)           0.07 &     1.10 r
  add_85/U1_1_13/C1 (HADDX1_RVT)           0.07 &     1.17 r
  add_85/U1_1_14/C1 (HADDX1_RVT)           0.07 &     1.24 r
  add_85/U1_1_15/C1 (HADDX1_RVT)           0.07 &     1.31 r
  add_85/U1_1_16/C1 (HADDX1_RVT)           0.07 &     1.38 r
  add_85/U1_1_17/C1 (HADDX1_RVT)           0.07 &     1.45 r
  add_85/U1_1_18/C1 (HADDX1_RVT)           0.07 &     1.52 r
  add_85/U1_1_19/C1 (HADDX1_RVT)           0.07 &     1.59 r
  add_85/U1_1_20/C1 (HADDX1_RVT)           0.07 &     1.66 r
  add_85/U1_1_21/C1 (HADDX1_RVT)           0.07 &     1.73 r
  add_85/U1_1_22/SO (HADDX1_RVT)           0.11 &     1.84 f
  add_85/SUM[22] (FIFO_DW01_inc_2)         0.00       1.84 f
  U220/Y (AO22X1_RVT)                      0.06 &     1.90 f
  wr_ptr_reg[22]/D (DFFARX1_RVT)           0.00 &     1.90 f
  data arrival time                                   1.90

  clock ideal_clock1 (rise edge)          15.20      15.20
  clock network delay (propagated)         0.01      15.21
  clock uncertainty                       -0.10      15.11
  wr_ptr_reg[22]/CLK (DFFARX1_RVT)         0.00      15.11 r
  library setup time                      -0.07      15.04
  data required time                                 15.04
  -----------------------------------------------------------
  data required time                                 15.04
  data arrival time                                  -1.90
  -----------------------------------------------------------
  slack (MET)                                        13.14


  Startpoint: rd_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: rd_ptr_reg[21]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.01       0.01
  rd_ptr_reg[0]/CLK (DFFARX1_RVT)          0.00       0.01 r
  rd_ptr_reg[0]/Q (DFFARX1_RVT)            0.22       0.23 r
  add_88/A[0] (FIFO_DW01_inc_1)            0.00       0.23 r
  add_88/U1_1_1/C1 (HADDX1_RVT)            0.08 &     0.31 r
  add_88/U1_1_2/C1 (HADDX1_RVT)            0.07 &     0.38 r
  add_88/U1_1_3/C1 (HADDX1_RVT)            0.07 &     0.45 r
  add_88/U1_1_4/C1 (HADDX1_RVT)            0.07 &     0.52 r
  add_88/U1_1_5/C1 (HADDX1_RVT)            0.07 &     0.59 r
  add_88/U1_1_6/C1 (HADDX1_RVT)            0.07 &     0.66 r
  add_88/U1_1_7/C1 (HADDX1_RVT)            0.07 &     0.73 r
  add_88/U1_1_8/C1 (HADDX1_RVT)            0.07 &     0.80 r
  add_88/U1_1_9/C1 (HADDX1_RVT)            0.08 &     0.88 r
  add_88/U1_1_10/C1 (HADDX1_RVT)           0.08 &     0.96 r
  add_88/U1_1_11/C1 (HADDX1_RVT)           0.07 &     1.03 r
  add_88/U1_1_12/C1 (HADDX1_RVT)           0.08 &     1.10 r
  add_88/U1_1_13/C1 (HADDX1_RVT)           0.07 &     1.18 r
  add_88/U1_1_14/C1 (HADDX1_RVT)           0.07 &     1.25 r
  add_88/U1_1_15/C1 (HADDX1_RVT)           0.08 &     1.32 r
  add_88/U1_1_16/C1 (HADDX1_RVT)           0.08 &     1.40 r
  add_88/U1_1_17/C1 (HADDX1_RVT)           0.07 &     1.47 r
  add_88/U1_1_18/C1 (HADDX1_RVT)           0.07 &     1.54 r
  add_88/U1_1_19/C1 (HADDX1_RVT)           0.07 &     1.61 r
  add_88/U1_1_20/C1 (HADDX1_RVT)           0.07 &     1.68 r
  add_88/U1_1_21/SO (HADDX1_RVT)           0.11 &     1.79 f
  add_88/SUM[21] (FIFO_DW01_inc_1)         0.00       1.79 f
  U245/Y (AO22X1_RVT)                      0.06 &     1.85 f
  rd_ptr_reg[21]/D (DFFARX1_RVT)           0.00 &     1.85 f
  data arrival time                                   1.85

  clock ideal_clock1 (rise edge)          15.20      15.20
  clock network delay (propagated)         0.01      15.21
  clock uncertainty                       -0.10      15.11
  rd_ptr_reg[21]/CLK (DFFARX1_RVT)         0.00      15.11 r
  library setup time                      -0.06      15.04
  data required time                                 15.04
  -----------------------------------------------------------
  data required time                                 15.04
  data arrival time                                  -1.85
  -----------------------------------------------------------
  slack (MET)                                        13.19


  Startpoint: fcounter_reg[1]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fcounter_reg[18]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.00       0.00
  fcounter_reg[1]/CLK (DFFARX1_RVT)        0.00       0.00 r
  fcounter_reg[1]/Q (DFFARX1_RVT)          0.20       0.20 f
  sub_94/A[1] (FIFO_DW01_dec_0)            0.00       0.20 f
  sub_94/U91/Y (OR2X1_RVT)                 0.09 &     0.30 f
  sub_94/U90/Y (OR2X1_RVT)                 0.08 &     0.38 f
  sub_94/U89/Y (OR2X1_RVT)                 0.08 &     0.46 f
  sub_94/U88/Y (OR2X1_RVT)                 0.08 &     0.54 f
  sub_94/U87/Y (OR2X1_RVT)                 0.08 &     0.62 f
  sub_94/U86/Y (OR2X1_RVT)                 0.08 &     0.70 f
  sub_94/U85/Y (OR2X1_RVT)                 0.08 &     0.77 f
  sub_94/U84/Y (OR2X1_RVT)                 0.08 &     0.85 f
  sub_94/U83/Y (OR2X1_RVT)                 0.08 &     0.93 f
  sub_94/U82/Y (OR2X1_RVT)                 0.08 &     1.00 f
  sub_94/U80/Y (OR2X1_RVT)                 0.08 &     1.08 f
  sub_94/U78/Y (OR2X1_RVT)                 0.08 &     1.16 f
  sub_94/U76/Y (OR2X1_RVT)                 0.08 &     1.23 f
  sub_94/U74/Y (OR2X1_RVT)                 0.08 &     1.31 f
  sub_94/U72/Y (OR2X1_RVT)                 0.08 &     1.39 f
  sub_94/U70/Y (OR2X1_RVT)                 0.08 &     1.47 f
  sub_94/U68/Y (OR2X1_RVT)                 0.08 &     1.55 f
  sub_94/U66/Y (OR2X1_RVT)                 0.08 &     1.63 f
  sub_94/U7/Y (INVX1_RVT)                  0.03 &     1.66 r
  sub_94/U65/Y (AO21X1_RVT)                0.05 &     1.71 r
  sub_94/SUM[18] (FIFO_DW01_dec_0)         0.00       1.71 r
  U182/Y (AO222X1_RVT)                     0.11 &     1.82 r
  fcounter_reg[18]/D (DFFARX1_RVT)         0.00 &     1.82 r
  data arrival time                                   1.82

  clock ideal_clock1 (rise edge)          15.20      15.20
  clock network delay (propagated)         0.01      15.21
  clock uncertainty                       -0.10      15.11
  fcounter_reg[18]/CLK (DFFARX1_RVT)       0.00      15.11 r
  library setup time                      -0.07      15.03
  data required time                                 15.03
  -----------------------------------------------------------
  data required time                                 15.03
  data arrival time                                  -1.82
  -----------------------------------------------------------
  slack (MET)                                        13.21


  Startpoint: wr_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: wr_ptr_reg[21]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.01       0.01
  wr_ptr_reg[0]/CLK (DFFARX1_RVT)          0.00       0.01 r
  wr_ptr_reg[0]/Q (DFFARX1_RVT)            0.23       0.24 r
  add_85/A[0] (FIFO_DW01_inc_2)            0.00       0.24 r
  add_85/U1_1_1/C1 (HADDX1_RVT)            0.08 &     0.32 r
  add_85/U1_1_2/C1 (HADDX1_RVT)            0.07 &     0.39 r
  add_85/U1_1_3/C1 (HADDX1_RVT)            0.07 &     0.46 r
  add_85/U1_1_4/C1 (HADDX1_RVT)            0.07 &     0.53 r
  add_85/U1_1_5/C1 (HADDX1_RVT)            0.07 &     0.60 r
  add_85/U1_1_6/C1 (HADDX1_RVT)            0.07 &     0.67 r
  add_85/U1_1_7/C1 (HADDX1_RVT)            0.07 &     0.74 r
  add_85/U1_1_8/C1 (HADDX1_RVT)            0.07 &     0.81 r
  add_85/U1_1_9/C1 (HADDX1_RVT)            0.07 &     0.88 r
  add_85/U1_1_10/C1 (HADDX1_RVT)           0.07 &     0.95 r
  add_85/U1_1_11/C1 (HADDX1_RVT)           0.07 &     1.03 r
  add_85/U1_1_12/C1 (HADDX1_RVT)           0.07 &     1.10 r
  add_85/U1_1_13/C1 (HADDX1_RVT)           0.07 &     1.17 r
  add_85/U1_1_14/C1 (HADDX1_RVT)           0.07 &     1.24 r
  add_85/U1_1_15/C1 (HADDX1_RVT)           0.07 &     1.31 r
  add_85/U1_1_16/C1 (HADDX1_RVT)           0.07 &     1.38 r
  add_85/U1_1_17/C1 (HADDX1_RVT)           0.07 &     1.45 r
  add_85/U1_1_18/C1 (HADDX1_RVT)           0.07 &     1.52 r
  add_85/U1_1_19/C1 (HADDX1_RVT)           0.07 &     1.59 r
  add_85/U1_1_20/C1 (HADDX1_RVT)           0.07 &     1.66 r
  add_85/U1_1_21/SO (HADDX1_RVT)           0.11 &     1.77 f
  add_85/SUM[21] (FIFO_DW01_inc_2)         0.00       1.77 f
  U221/Y (AO22X1_RVT)                      0.06 &     1.82 f
  wr_ptr_reg[21]/D (DFFARX1_RVT)           0.00 &     1.82 f
  data arrival time                                   1.82

  clock ideal_clock1 (rise edge)          15.20      15.20
  clock network delay (propagated)         0.01      15.21
  clock uncertainty                       -0.10      15.11
  wr_ptr_reg[21]/CLK (DFFARX1_RVT)         0.00      15.11 r
  library setup time                      -0.06      15.04
  data required time                                 15.04
  -----------------------------------------------------------
  data required time                                 15.04
  data arrival time                                  -1.82
  -----------------------------------------------------------
  slack (MET)                                        13.22


  Startpoint: rd_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: rd_ptr_reg[20]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.01       0.01
  rd_ptr_reg[0]/CLK (DFFARX1_RVT)          0.00       0.01 r
  rd_ptr_reg[0]/Q (DFFARX1_RVT)            0.22       0.23 r
  add_88/A[0] (FIFO_DW01_inc_1)            0.00       0.23 r
  add_88/U1_1_1/C1 (HADDX1_RVT)            0.08 &     0.31 r
  add_88/U1_1_2/C1 (HADDX1_RVT)            0.07 &     0.38 r
  add_88/U1_1_3/C1 (HADDX1_RVT)            0.07 &     0.45 r
  add_88/U1_1_4/C1 (HADDX1_RVT)            0.07 &     0.52 r
  add_88/U1_1_5/C1 (HADDX1_RVT)            0.07 &     0.59 r
  add_88/U1_1_6/C1 (HADDX1_RVT)            0.07 &     0.66 r
  add_88/U1_1_7/C1 (HADDX1_RVT)            0.07 &     0.73 r
  add_88/U1_1_8/C1 (HADDX1_RVT)            0.07 &     0.80 r
  add_88/U1_1_9/C1 (HADDX1_RVT)            0.08 &     0.88 r
  add_88/U1_1_10/C1 (HADDX1_RVT)           0.08 &     0.96 r
  add_88/U1_1_11/C1 (HADDX1_RVT)           0.07 &     1.03 r
  add_88/U1_1_12/C1 (HADDX1_RVT)           0.08 &     1.10 r
  add_88/U1_1_13/C1 (HADDX1_RVT)           0.07 &     1.18 r
  add_88/U1_1_14/C1 (HADDX1_RVT)           0.07 &     1.25 r
  add_88/U1_1_15/C1 (HADDX1_RVT)           0.08 &     1.32 r
  add_88/U1_1_16/C1 (HADDX1_RVT)           0.08 &     1.40 r
  add_88/U1_1_17/C1 (HADDX1_RVT)           0.07 &     1.47 r
  add_88/U1_1_18/C1 (HADDX1_RVT)           0.07 &     1.54 r
  add_88/U1_1_19/C1 (HADDX1_RVT)           0.07 &     1.61 r
  add_88/U1_1_20/SO (HADDX1_RVT)           0.11 &     1.72 f
  add_88/SUM[20] (FIFO_DW01_inc_1)         0.00       1.72 f
  U246/Y (AO22X1_RVT)                      0.06 &     1.78 f
  rd_ptr_reg[20]/D (DFFARX1_RVT)           0.00 &     1.78 f
  data arrival time                                   1.78

  clock ideal_clock1 (rise edge)          15.20      15.20
  clock network delay (propagated)         0.01      15.21
  clock uncertainty                       -0.10      15.11
  rd_ptr_reg[20]/CLK (DFFARX1_RVT)         0.00      15.11 r
  library setup time                      -0.06      15.04
  data required time                                 15.04
  -----------------------------------------------------------
  data required time                                 15.04
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                        13.26


  Startpoint: fcounter_reg[1]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fcounter_reg[17]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.00       0.00
  fcounter_reg[1]/CLK (DFFARX1_RVT)        0.00       0.00 r
  fcounter_reg[1]/Q (DFFARX1_RVT)          0.20       0.20 f
  sub_94/A[1] (FIFO_DW01_dec_0)            0.00       0.20 f
  sub_94/U91/Y (OR2X1_RVT)                 0.09 &     0.30 f
  sub_94/U90/Y (OR2X1_RVT)                 0.08 &     0.38 f
  sub_94/U89/Y (OR2X1_RVT)                 0.08 &     0.46 f
  sub_94/U88/Y (OR2X1_RVT)                 0.08 &     0.54 f
  sub_94/U87/Y (OR2X1_RVT)                 0.08 &     0.62 f
  sub_94/U86/Y (OR2X1_RVT)                 0.08 &     0.70 f
  sub_94/U85/Y (OR2X1_RVT)                 0.08 &     0.77 f
  sub_94/U84/Y (OR2X1_RVT)                 0.08 &     0.85 f
  sub_94/U83/Y (OR2X1_RVT)                 0.08 &     0.93 f
  sub_94/U82/Y (OR2X1_RVT)                 0.08 &     1.00 f
  sub_94/U80/Y (OR2X1_RVT)                 0.08 &     1.08 f
  sub_94/U78/Y (OR2X1_RVT)                 0.08 &     1.16 f
  sub_94/U76/Y (OR2X1_RVT)                 0.08 &     1.23 f
  sub_94/U74/Y (OR2X1_RVT)                 0.08 &     1.31 f
  sub_94/U72/Y (OR2X1_RVT)                 0.08 &     1.39 f
  sub_94/U70/Y (OR2X1_RVT)                 0.08 &     1.47 f
  sub_94/U68/Y (OR2X1_RVT)                 0.08 &     1.55 f
  sub_94/U8/Y (INVX1_RVT)                  0.03 &     1.58 r
  sub_94/U67/Y (AO21X1_RVT)                0.05 &     1.63 r
  sub_94/SUM[17] (FIFO_DW01_dec_0)         0.00       1.63 r
  U183/Y (AO222X1_RVT)                     0.11 &     1.74 r
  fcounter_reg[17]/D (DFFARX1_RVT)         0.00 &     1.74 r
  data arrival time                                   1.74

  clock ideal_clock1 (rise edge)          15.20      15.20
  clock network delay (propagated)         0.00      15.20
  clock uncertainty                       -0.10      15.10
  fcounter_reg[17]/CLK (DFFARX1_RVT)       0.00      15.10 r
  library setup time                      -0.07      15.03
  data required time                                 15.03
  -----------------------------------------------------------
  data required time                                 15.03
  data arrival time                                  -1.74
  -----------------------------------------------------------
  slack (MET)                                        13.29


  Startpoint: wr_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: wr_ptr_reg[20]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.01       0.01
  wr_ptr_reg[0]/CLK (DFFARX1_RVT)          0.00       0.01 r
  wr_ptr_reg[0]/Q (DFFARX1_RVT)            0.23       0.24 r
  add_85/A[0] (FIFO_DW01_inc_2)            0.00       0.24 r
  add_85/U1_1_1/C1 (HADDX1_RVT)            0.08 &     0.32 r
  add_85/U1_1_2/C1 (HADDX1_RVT)            0.07 &     0.39 r
  add_85/U1_1_3/C1 (HADDX1_RVT)            0.07 &     0.46 r
  add_85/U1_1_4/C1 (HADDX1_RVT)            0.07 &     0.53 r
  add_85/U1_1_5/C1 (HADDX1_RVT)            0.07 &     0.60 r
  add_85/U1_1_6/C1 (HADDX1_RVT)            0.07 &     0.67 r
  add_85/U1_1_7/C1 (HADDX1_RVT)            0.07 &     0.74 r
  add_85/U1_1_8/C1 (HADDX1_RVT)            0.07 &     0.81 r
  add_85/U1_1_9/C1 (HADDX1_RVT)            0.07 &     0.88 r
  add_85/U1_1_10/C1 (HADDX1_RVT)           0.07 &     0.95 r
  add_85/U1_1_11/C1 (HADDX1_RVT)           0.07 &     1.03 r
  add_85/U1_1_12/C1 (HADDX1_RVT)           0.07 &     1.10 r
  add_85/U1_1_13/C1 (HADDX1_RVT)           0.07 &     1.17 r
  add_85/U1_1_14/C1 (HADDX1_RVT)           0.07 &     1.24 r
  add_85/U1_1_15/C1 (HADDX1_RVT)           0.07 &     1.31 r
  add_85/U1_1_16/C1 (HADDX1_RVT)           0.07 &     1.38 r
  add_85/U1_1_17/C1 (HADDX1_RVT)           0.07 &     1.45 r
  add_85/U1_1_18/C1 (HADDX1_RVT)           0.07 &     1.52 r
  add_85/U1_1_19/C1 (HADDX1_RVT)           0.07 &     1.59 r
  add_85/U1_1_20/SO (HADDX1_RVT)           0.11 &     1.69 f
  add_85/SUM[20] (FIFO_DW01_inc_2)         0.00       1.69 f
  U222/Y (AO22X1_RVT)                      0.06 &     1.75 f
  wr_ptr_reg[20]/D (DFFARX1_RVT)           0.00 &     1.75 f
  data arrival time                                   1.75

  clock ideal_clock1 (rise edge)          15.20      15.20
  clock network delay (propagated)         0.01      15.21
  clock uncertainty                       -0.10      15.11
  wr_ptr_reg[20]/CLK (DFFARX1_RVT)         0.00      15.11 r
  library setup time                      -0.06      15.04
  data required time                                 15.04
  -----------------------------------------------------------
  data required time                                 15.04
  data arrival time                                  -1.75
  -----------------------------------------------------------
  slack (MET)                                        13.29


  Startpoint: rd_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: rd_ptr_reg[19]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.01       0.01
  rd_ptr_reg[0]/CLK (DFFARX1_RVT)          0.00       0.01 r
  rd_ptr_reg[0]/Q (DFFARX1_RVT)            0.22       0.23 r
  add_88/A[0] (FIFO_DW01_inc_1)            0.00       0.23 r
  add_88/U1_1_1/C1 (HADDX1_RVT)            0.08 &     0.31 r
  add_88/U1_1_2/C1 (HADDX1_RVT)            0.07 &     0.38 r
  add_88/U1_1_3/C1 (HADDX1_RVT)            0.07 &     0.45 r
  add_88/U1_1_4/C1 (HADDX1_RVT)            0.07 &     0.52 r
  add_88/U1_1_5/C1 (HADDX1_RVT)            0.07 &     0.59 r
  add_88/U1_1_6/C1 (HADDX1_RVT)            0.07 &     0.66 r
  add_88/U1_1_7/C1 (HADDX1_RVT)            0.07 &     0.73 r
  add_88/U1_1_8/C1 (HADDX1_RVT)            0.07 &     0.80 r
  add_88/U1_1_9/C1 (HADDX1_RVT)            0.08 &     0.88 r
  add_88/U1_1_10/C1 (HADDX1_RVT)           0.08 &     0.96 r
  add_88/U1_1_11/C1 (HADDX1_RVT)           0.07 &     1.03 r
  add_88/U1_1_12/C1 (HADDX1_RVT)           0.08 &     1.10 r
  add_88/U1_1_13/C1 (HADDX1_RVT)           0.07 &     1.18 r
  add_88/U1_1_14/C1 (HADDX1_RVT)           0.07 &     1.25 r
  add_88/U1_1_15/C1 (HADDX1_RVT)           0.08 &     1.32 r
  add_88/U1_1_16/C1 (HADDX1_RVT)           0.08 &     1.40 r
  add_88/U1_1_17/C1 (HADDX1_RVT)           0.07 &     1.47 r
  add_88/U1_1_18/C1 (HADDX1_RVT)           0.07 &     1.54 r
  add_88/U1_1_19/SO (HADDX1_RVT)           0.11 &     1.65 f
  add_88/SUM[19] (FIFO_DW01_inc_1)         0.00       1.65 f
  U247/Y (AO22X1_RVT)                      0.06 &     1.71 f
  rd_ptr_reg[19]/D (DFFARX1_RVT)           0.00 &     1.71 f
  data arrival time                                   1.71

  clock ideal_clock1 (rise edge)          15.20      15.20
  clock network delay (propagated)         0.01      15.21
  clock uncertainty                       -0.10      15.11
  rd_ptr_reg[19]/CLK (DFFARX1_RVT)         0.00      15.11 r
  library setup time                      -0.07      15.04
  data required time                                 15.04
  -----------------------------------------------------------
  data required time                                 15.04
  data arrival time                                  -1.71
  -----------------------------------------------------------
  slack (MET)                                        13.33


  Startpoint: wr_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: wr_ptr_reg[19]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.01       0.01
  wr_ptr_reg[0]/CLK (DFFARX1_RVT)          0.00       0.01 r
  wr_ptr_reg[0]/Q (DFFARX1_RVT)            0.23       0.24 r
  add_85/A[0] (FIFO_DW01_inc_2)            0.00       0.24 r
  add_85/U1_1_1/C1 (HADDX1_RVT)            0.08 &     0.32 r
  add_85/U1_1_2/C1 (HADDX1_RVT)            0.07 &     0.39 r
  add_85/U1_1_3/C1 (HADDX1_RVT)            0.07 &     0.46 r
  add_85/U1_1_4/C1 (HADDX1_RVT)            0.07 &     0.53 r
  add_85/U1_1_5/C1 (HADDX1_RVT)            0.07 &     0.60 r
  add_85/U1_1_6/C1 (HADDX1_RVT)            0.07 &     0.67 r
  add_85/U1_1_7/C1 (HADDX1_RVT)            0.07 &     0.74 r
  add_85/U1_1_8/C1 (HADDX1_RVT)            0.07 &     0.81 r
  add_85/U1_1_9/C1 (HADDX1_RVT)            0.07 &     0.88 r
  add_85/U1_1_10/C1 (HADDX1_RVT)           0.07 &     0.95 r
  add_85/U1_1_11/C1 (HADDX1_RVT)           0.07 &     1.03 r
  add_85/U1_1_12/C1 (HADDX1_RVT)           0.07 &     1.10 r
  add_85/U1_1_13/C1 (HADDX1_RVT)           0.07 &     1.17 r
  add_85/U1_1_14/C1 (HADDX1_RVT)           0.07 &     1.24 r
  add_85/U1_1_15/C1 (HADDX1_RVT)           0.07 &     1.31 r
  add_85/U1_1_16/C1 (HADDX1_RVT)           0.07 &     1.38 r
  add_85/U1_1_17/C1 (HADDX1_RVT)           0.07 &     1.45 r
  add_85/U1_1_18/C1 (HADDX1_RVT)           0.07 &     1.52 r
  add_85/U1_1_19/SO (HADDX1_RVT)           0.11 &     1.63 f
  add_85/SUM[19] (FIFO_DW01_inc_2)         0.00       1.63 f
  U223/Y (AO22X1_RVT)                      0.06 &     1.69 f
  wr_ptr_reg[19]/D (DFFARX1_RVT)           0.00 &     1.69 f
  data arrival time                                   1.69

  clock ideal_clock1 (rise edge)          15.20      15.20
  clock network delay (propagated)         0.01      15.21
  clock uncertainty                       -0.10      15.11
  wr_ptr_reg[19]/CLK (DFFARX1_RVT)         0.00      15.11 r
  library setup time                      -0.07      15.04
  data required time                                 15.04
  -----------------------------------------------------------
  data required time                                 15.04
  data arrival time                                  -1.69
  -----------------------------------------------------------
  slack (MET)                                        13.35


  Startpoint: fcounter_reg[1]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fcounter_reg[16]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.00       0.00
  fcounter_reg[1]/CLK (DFFARX1_RVT)        0.00       0.00 r
  fcounter_reg[1]/Q (DFFARX1_RVT)          0.20       0.20 f
  sub_94/A[1] (FIFO_DW01_dec_0)            0.00       0.20 f
  sub_94/U91/Y (OR2X1_RVT)                 0.09 &     0.30 f
  sub_94/U90/Y (OR2X1_RVT)                 0.08 &     0.38 f
  sub_94/U89/Y (OR2X1_RVT)                 0.08 &     0.46 f
  sub_94/U88/Y (OR2X1_RVT)                 0.08 &     0.54 f
  sub_94/U87/Y (OR2X1_RVT)                 0.08 &     0.62 f
  sub_94/U86/Y (OR2X1_RVT)                 0.08 &     0.70 f
  sub_94/U85/Y (OR2X1_RVT)                 0.08 &     0.77 f
  sub_94/U84/Y (OR2X1_RVT)                 0.08 &     0.85 f
  sub_94/U83/Y (OR2X1_RVT)                 0.08 &     0.93 f
  sub_94/U82/Y (OR2X1_RVT)                 0.08 &     1.00 f
  sub_94/U80/Y (OR2X1_RVT)                 0.08 &     1.08 f
  sub_94/U78/Y (OR2X1_RVT)                 0.08 &     1.16 f
  sub_94/U76/Y (OR2X1_RVT)                 0.08 &     1.23 f
  sub_94/U74/Y (OR2X1_RVT)                 0.08 &     1.31 f
  sub_94/U72/Y (OR2X1_RVT)                 0.08 &     1.39 f
  sub_94/U70/Y (OR2X1_RVT)                 0.08 &     1.47 f
  sub_94/U9/Y (INVX1_RVT)                  0.03 &     1.50 r
  sub_94/U69/Y (AO21X1_RVT)                0.05 &     1.55 r
  sub_94/SUM[16] (FIFO_DW01_dec_0)         0.00       1.55 r
  U184/Y (AO222X1_RVT)                     0.11 &     1.66 r
  fcounter_reg[16]/D (DFFARX1_RVT)         0.00 &     1.66 r
  data arrival time                                   1.66

  clock ideal_clock1 (rise edge)          15.20      15.20
  clock network delay (propagated)         0.00      15.20
  clock uncertainty                       -0.10      15.10
  fcounter_reg[16]/CLK (DFFARX1_RVT)       0.00      15.10 r
  library setup time                      -0.07      15.03
  data required time                                 15.03
  -----------------------------------------------------------
  data required time                                 15.03
  data arrival time                                  -1.66
  -----------------------------------------------------------
  slack (MET)                                        13.37


  Startpoint: rd_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: rd_ptr_reg[18]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.01       0.01
  rd_ptr_reg[0]/CLK (DFFARX1_RVT)          0.00       0.01 r
  rd_ptr_reg[0]/Q (DFFARX1_RVT)            0.22       0.23 r
  add_88/A[0] (FIFO_DW01_inc_1)            0.00       0.23 r
  add_88/U1_1_1/C1 (HADDX1_RVT)            0.08 &     0.31 r
  add_88/U1_1_2/C1 (HADDX1_RVT)            0.07 &     0.38 r
  add_88/U1_1_3/C1 (HADDX1_RVT)            0.07 &     0.45 r
  add_88/U1_1_4/C1 (HADDX1_RVT)            0.07 &     0.52 r
  add_88/U1_1_5/C1 (HADDX1_RVT)            0.07 &     0.59 r
  add_88/U1_1_6/C1 (HADDX1_RVT)            0.07 &     0.66 r
  add_88/U1_1_7/C1 (HADDX1_RVT)            0.07 &     0.73 r
  add_88/U1_1_8/C1 (HADDX1_RVT)            0.07 &     0.80 r
  add_88/U1_1_9/C1 (HADDX1_RVT)            0.08 &     0.88 r
  add_88/U1_1_10/C1 (HADDX1_RVT)           0.08 &     0.96 r
  add_88/U1_1_11/C1 (HADDX1_RVT)           0.07 &     1.03 r
  add_88/U1_1_12/C1 (HADDX1_RVT)           0.08 &     1.10 r
  add_88/U1_1_13/C1 (HADDX1_RVT)           0.07 &     1.18 r
  add_88/U1_1_14/C1 (HADDX1_RVT)           0.07 &     1.25 r
  add_88/U1_1_15/C1 (HADDX1_RVT)           0.08 &     1.32 r
  add_88/U1_1_16/C1 (HADDX1_RVT)           0.08 &     1.40 r
  add_88/U1_1_17/C1 (HADDX1_RVT)           0.07 &     1.47 r
  add_88/U1_1_18/SO (HADDX1_RVT)           0.11 &     1.58 f
  add_88/SUM[18] (FIFO_DW01_inc_1)         0.00       1.58 f
  U248/Y (AO22X1_RVT)                      0.06 &     1.64 f
  rd_ptr_reg[18]/D (DFFARX1_RVT)           0.00 &     1.64 f
  data arrival time                                   1.64

  clock ideal_clock1 (rise edge)          15.20      15.20
  clock network delay (propagated)         0.01      15.21
  clock uncertainty                       -0.10      15.11
  rd_ptr_reg[18]/CLK (DFFARX1_RVT)         0.00      15.11 r
  library setup time                      -0.07      15.04
  data required time                                 15.04
  -----------------------------------------------------------
  data required time                                 15.04
  data arrival time                                  -1.64
  -----------------------------------------------------------
  slack (MET)                                        13.40


  Startpoint: wr_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: wr_ptr_reg[18]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.01       0.01
  wr_ptr_reg[0]/CLK (DFFARX1_RVT)          0.00       0.01 r
  wr_ptr_reg[0]/Q (DFFARX1_RVT)            0.23       0.24 r
  add_85/A[0] (FIFO_DW01_inc_2)            0.00       0.24 r
  add_85/U1_1_1/C1 (HADDX1_RVT)            0.08 &     0.32 r
  add_85/U1_1_2/C1 (HADDX1_RVT)            0.07 &     0.39 r
  add_85/U1_1_3/C1 (HADDX1_RVT)            0.07 &     0.46 r
  add_85/U1_1_4/C1 (HADDX1_RVT)            0.07 &     0.53 r
  add_85/U1_1_5/C1 (HADDX1_RVT)            0.07 &     0.60 r
  add_85/U1_1_6/C1 (HADDX1_RVT)            0.07 &     0.67 r
  add_85/U1_1_7/C1 (HADDX1_RVT)            0.07 &     0.74 r
  add_85/U1_1_8/C1 (HADDX1_RVT)            0.07 &     0.81 r
  add_85/U1_1_9/C1 (HADDX1_RVT)            0.07 &     0.88 r
  add_85/U1_1_10/C1 (HADDX1_RVT)           0.07 &     0.95 r
  add_85/U1_1_11/C1 (HADDX1_RVT)           0.07 &     1.03 r
  add_85/U1_1_12/C1 (HADDX1_RVT)           0.07 &     1.10 r
  add_85/U1_1_13/C1 (HADDX1_RVT)           0.07 &     1.17 r
  add_85/U1_1_14/C1 (HADDX1_RVT)           0.07 &     1.24 r
  add_85/U1_1_15/C1 (HADDX1_RVT)           0.07 &     1.31 r
  add_85/U1_1_16/C1 (HADDX1_RVT)           0.07 &     1.38 r
  add_85/U1_1_17/C1 (HADDX1_RVT)           0.07 &     1.45 r
  add_85/U1_1_18/SO (HADDX1_RVT)           0.11 &     1.55 f
  add_85/SUM[18] (FIFO_DW01_inc_2)         0.00       1.55 f
  U224/Y (AO22X1_RVT)                      0.06 &     1.62 f
  wr_ptr_reg[18]/D (DFFARX1_RVT)           0.00 &     1.62 f
  data arrival time                                   1.62

  clock ideal_clock1 (rise edge)          15.20      15.20
  clock network delay (propagated)         0.01      15.21
  clock uncertainty                       -0.10      15.11
  wr_ptr_reg[18]/CLK (DFFARX1_RVT)         0.00      15.11 r
  library setup time                      -0.07      15.04
  data required time                                 15.04
  -----------------------------------------------------------
  data required time                                 15.04
  data arrival time                                  -1.62
  -----------------------------------------------------------
  slack (MET)                                        13.43


  Startpoint: fcounter_reg[1]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fcounter_reg[15]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.00       0.00
  fcounter_reg[1]/CLK (DFFARX1_RVT)        0.00       0.00 r
  fcounter_reg[1]/Q (DFFARX1_RVT)          0.20       0.20 f
  sub_94/A[1] (FIFO_DW01_dec_0)            0.00       0.20 f
  sub_94/U91/Y (OR2X1_RVT)                 0.09 &     0.30 f
  sub_94/U90/Y (OR2X1_RVT)                 0.08 &     0.38 f
  sub_94/U89/Y (OR2X1_RVT)                 0.08 &     0.46 f
  sub_94/U88/Y (OR2X1_RVT)                 0.08 &     0.54 f
  sub_94/U87/Y (OR2X1_RVT)                 0.08 &     0.62 f
  sub_94/U86/Y (OR2X1_RVT)                 0.08 &     0.70 f
  sub_94/U85/Y (OR2X1_RVT)                 0.08 &     0.77 f
  sub_94/U84/Y (OR2X1_RVT)                 0.08 &     0.85 f
  sub_94/U83/Y (OR2X1_RVT)                 0.08 &     0.93 f
  sub_94/U82/Y (OR2X1_RVT)                 0.08 &     1.00 f
  sub_94/U80/Y (OR2X1_RVT)                 0.08 &     1.08 f
  sub_94/U78/Y (OR2X1_RVT)                 0.08 &     1.16 f
  sub_94/U76/Y (OR2X1_RVT)                 0.08 &     1.23 f
  sub_94/U74/Y (OR2X1_RVT)                 0.08 &     1.31 f
  sub_94/U72/Y (OR2X1_RVT)                 0.08 &     1.39 f
  sub_94/U10/Y (INVX1_RVT)                 0.03 &     1.42 r
  sub_94/U71/Y (AO21X1_RVT)                0.05 &     1.47 r
  sub_94/SUM[15] (FIFO_DW01_dec_0)         0.00       1.47 r
  U185/Y (AO222X1_RVT)                     0.11 &     1.58 r
  fcounter_reg[15]/D (DFFARX1_RVT)         0.00 &     1.58 r
  data arrival time                                   1.58

  clock ideal_clock1 (rise edge)          15.20      15.20
  clock network delay (propagated)         0.00      15.20
  clock uncertainty                       -0.10      15.10
  fcounter_reg[15]/CLK (DFFARX1_RVT)       0.00      15.10 r
  library setup time                      -0.07      15.03
  data required time                                 15.03
  -----------------------------------------------------------
  data required time                                 15.03
  data arrival time                                  -1.58
  -----------------------------------------------------------
  slack (MET)                                        13.45


  Startpoint: rd_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: rd_ptr_reg[17]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.01       0.01
  rd_ptr_reg[0]/CLK (DFFARX1_RVT)          0.00       0.01 r
  rd_ptr_reg[0]/Q (DFFARX1_RVT)            0.22       0.23 r
  add_88/A[0] (FIFO_DW01_inc_1)            0.00       0.23 r
  add_88/U1_1_1/C1 (HADDX1_RVT)            0.08 &     0.31 r
  add_88/U1_1_2/C1 (HADDX1_RVT)            0.07 &     0.38 r
  add_88/U1_1_3/C1 (HADDX1_RVT)            0.07 &     0.45 r
  add_88/U1_1_4/C1 (HADDX1_RVT)            0.07 &     0.52 r
  add_88/U1_1_5/C1 (HADDX1_RVT)            0.07 &     0.59 r
  add_88/U1_1_6/C1 (HADDX1_RVT)            0.07 &     0.66 r
  add_88/U1_1_7/C1 (HADDX1_RVT)            0.07 &     0.73 r
  add_88/U1_1_8/C1 (HADDX1_RVT)            0.07 &     0.80 r
  add_88/U1_1_9/C1 (HADDX1_RVT)            0.08 &     0.88 r
  add_88/U1_1_10/C1 (HADDX1_RVT)           0.08 &     0.96 r
  add_88/U1_1_11/C1 (HADDX1_RVT)           0.07 &     1.03 r
  add_88/U1_1_12/C1 (HADDX1_RVT)           0.08 &     1.10 r
  add_88/U1_1_13/C1 (HADDX1_RVT)           0.07 &     1.18 r
  add_88/U1_1_14/C1 (HADDX1_RVT)           0.07 &     1.25 r
  add_88/U1_1_15/C1 (HADDX1_RVT)           0.08 &     1.32 r
  add_88/U1_1_16/C1 (HADDX1_RVT)           0.08 &     1.40 r
  add_88/U1_1_17/SO (HADDX1_RVT)           0.11 &     1.51 f
  add_88/SUM[17] (FIFO_DW01_inc_1)         0.00       1.51 f
  U249/Y (AO22X1_RVT)                      0.06 &     1.57 f
  rd_ptr_reg[17]/D (DFFARX1_RVT)           0.00 &     1.57 f
  data arrival time                                   1.57

  clock ideal_clock1 (rise edge)          15.20      15.20
  clock network delay (propagated)         0.01      15.21
  clock uncertainty                       -0.10      15.11
  rd_ptr_reg[17]/CLK (DFFARX1_RVT)         0.00      15.11 r
  library setup time                      -0.07      15.04
  data required time                                 15.04
  -----------------------------------------------------------
  data required time                                 15.04
  data arrival time                                  -1.57
  -----------------------------------------------------------
  slack (MET)                                        13.47


  Startpoint: wr_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: wr_ptr_reg[17]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.01       0.01
  wr_ptr_reg[0]/CLK (DFFARX1_RVT)          0.00       0.01 r
  wr_ptr_reg[0]/Q (DFFARX1_RVT)            0.23       0.24 r
  add_85/A[0] (FIFO_DW01_inc_2)            0.00       0.24 r
  add_85/U1_1_1/C1 (HADDX1_RVT)            0.08 &     0.32 r
  add_85/U1_1_2/C1 (HADDX1_RVT)            0.07 &     0.39 r
  add_85/U1_1_3/C1 (HADDX1_RVT)            0.07 &     0.46 r
  add_85/U1_1_4/C1 (HADDX1_RVT)            0.07 &     0.53 r
  add_85/U1_1_5/C1 (HADDX1_RVT)            0.07 &     0.60 r
  add_85/U1_1_6/C1 (HADDX1_RVT)            0.07 &     0.67 r
  add_85/U1_1_7/C1 (HADDX1_RVT)            0.07 &     0.74 r
  add_85/U1_1_8/C1 (HADDX1_RVT)            0.07 &     0.81 r
  add_85/U1_1_9/C1 (HADDX1_RVT)            0.07 &     0.88 r
  add_85/U1_1_10/C1 (HADDX1_RVT)           0.07 &     0.95 r
  add_85/U1_1_11/C1 (HADDX1_RVT)           0.07 &     1.03 r
  add_85/U1_1_12/C1 (HADDX1_RVT)           0.07 &     1.10 r
  add_85/U1_1_13/C1 (HADDX1_RVT)           0.07 &     1.17 r
  add_85/U1_1_14/C1 (HADDX1_RVT)           0.07 &     1.24 r
  add_85/U1_1_15/C1 (HADDX1_RVT)           0.07 &     1.31 r
  add_85/U1_1_16/C1 (HADDX1_RVT)           0.07 &     1.38 r
  add_85/U1_1_17/SO (HADDX1_RVT)           0.11 &     1.48 f
  add_85/SUM[17] (FIFO_DW01_inc_2)         0.00       1.48 f
  U225/Y (AO22X1_RVT)                      0.06 &     1.54 f
  wr_ptr_reg[17]/D (DFFARX1_RVT)           0.00 &     1.54 f
  data arrival time                                   1.54

  clock ideal_clock1 (rise edge)          15.20      15.20
  clock network delay (propagated)         0.01      15.21
  clock uncertainty                       -0.10      15.11
  wr_ptr_reg[17]/CLK (DFFARX1_RVT)         0.00      15.11 r
  library setup time                      -0.07      15.04
  data required time                                 15.04
  -----------------------------------------------------------
  data required time                                 15.04
  data arrival time                                  -1.54
  -----------------------------------------------------------
  slack (MET)                                        13.50


  Startpoint: fcounter_reg[1]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fcounter_reg[14]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.00       0.00
  fcounter_reg[1]/CLK (DFFARX1_RVT)        0.00       0.00 r
  fcounter_reg[1]/Q (DFFARX1_RVT)          0.20       0.20 f
  sub_94/A[1] (FIFO_DW01_dec_0)            0.00       0.20 f
  sub_94/U91/Y (OR2X1_RVT)                 0.09 &     0.30 f
  sub_94/U90/Y (OR2X1_RVT)                 0.08 &     0.38 f
  sub_94/U89/Y (OR2X1_RVT)                 0.08 &     0.46 f
  sub_94/U88/Y (OR2X1_RVT)                 0.08 &     0.54 f
  sub_94/U87/Y (OR2X1_RVT)                 0.08 &     0.62 f
  sub_94/U86/Y (OR2X1_RVT)                 0.08 &     0.70 f
  sub_94/U85/Y (OR2X1_RVT)                 0.08 &     0.77 f
  sub_94/U84/Y (OR2X1_RVT)                 0.08 &     0.85 f
  sub_94/U83/Y (OR2X1_RVT)                 0.08 &     0.93 f
  sub_94/U82/Y (OR2X1_RVT)                 0.08 &     1.00 f
  sub_94/U80/Y (OR2X1_RVT)                 0.08 &     1.08 f
  sub_94/U78/Y (OR2X1_RVT)                 0.08 &     1.16 f
  sub_94/U76/Y (OR2X1_RVT)                 0.08 &     1.23 f
  sub_94/U74/Y (OR2X1_RVT)                 0.08 &     1.31 f
  sub_94/U11/Y (INVX1_RVT)                 0.03 &     1.34 r
  sub_94/U73/Y (AO21X1_RVT)                0.05 &     1.38 r
  sub_94/SUM[14] (FIFO_DW01_dec_0)         0.00       1.38 r
  U186/Y (AO222X1_RVT)                     0.11 &     1.50 r
  fcounter_reg[14]/D (DFFARX1_RVT)         0.00 &     1.50 r
  data arrival time                                   1.50

  clock ideal_clock1 (rise edge)          15.20      15.20
  clock network delay (propagated)         0.00      15.20
  clock uncertainty                       -0.10      15.10
  fcounter_reg[14]/CLK (DFFARX1_RVT)       0.00      15.10 r
  library setup time                      -0.07      15.03
  data required time                                 15.03
  -----------------------------------------------------------
  data required time                                 15.03
  data arrival time                                  -1.50
  -----------------------------------------------------------
  slack (MET)                                        13.53


  Startpoint: rd_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: rd_ptr_reg[16]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.01       0.01
  rd_ptr_reg[0]/CLK (DFFARX1_RVT)          0.00       0.01 r
  rd_ptr_reg[0]/Q (DFFARX1_RVT)            0.22       0.23 r
  add_88/A[0] (FIFO_DW01_inc_1)            0.00       0.23 r
  add_88/U1_1_1/C1 (HADDX1_RVT)            0.08 &     0.31 r
  add_88/U1_1_2/C1 (HADDX1_RVT)            0.07 &     0.38 r
  add_88/U1_1_3/C1 (HADDX1_RVT)            0.07 &     0.45 r
  add_88/U1_1_4/C1 (HADDX1_RVT)            0.07 &     0.52 r
  add_88/U1_1_5/C1 (HADDX1_RVT)            0.07 &     0.59 r
  add_88/U1_1_6/C1 (HADDX1_RVT)            0.07 &     0.66 r
  add_88/U1_1_7/C1 (HADDX1_RVT)            0.07 &     0.73 r
  add_88/U1_1_8/C1 (HADDX1_RVT)            0.07 &     0.80 r
  add_88/U1_1_9/C1 (HADDX1_RVT)            0.08 &     0.88 r
  add_88/U1_1_10/C1 (HADDX1_RVT)           0.08 &     0.96 r
  add_88/U1_1_11/C1 (HADDX1_RVT)           0.07 &     1.03 r
  add_88/U1_1_12/C1 (HADDX1_RVT)           0.08 &     1.10 r
  add_88/U1_1_13/C1 (HADDX1_RVT)           0.07 &     1.18 r
  add_88/U1_1_14/C1 (HADDX1_RVT)           0.07 &     1.25 r
  add_88/U1_1_15/C1 (HADDX1_RVT)           0.08 &     1.32 r
  add_88/U1_1_16/SO (HADDX1_RVT)           0.11 &     1.43 f
  add_88/SUM[16] (FIFO_DW01_inc_1)         0.00       1.43 f
  U250/Y (AO22X1_RVT)                      0.06 &     1.49 f
  rd_ptr_reg[16]/D (DFFARX1_RVT)           0.00 &     1.49 f
  data arrival time                                   1.49

  clock ideal_clock1 (rise edge)          15.20      15.20
  clock network delay (propagated)         0.01      15.21
  clock uncertainty                       -0.10      15.11
  rd_ptr_reg[16]/CLK (DFFARX1_RVT)         0.00      15.11 r
  library setup time                      -0.07      15.04
  data required time                                 15.04
  -----------------------------------------------------------
  data required time                                 15.04
  data arrival time                                  -1.49
  -----------------------------------------------------------
  slack (MET)                                        13.55


  Startpoint: wr_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: wr_ptr_reg[16]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.01       0.01
  wr_ptr_reg[0]/CLK (DFFARX1_RVT)          0.00       0.01 r
  wr_ptr_reg[0]/Q (DFFARX1_RVT)            0.23       0.24 r
  add_85/A[0] (FIFO_DW01_inc_2)            0.00       0.24 r
  add_85/U1_1_1/C1 (HADDX1_RVT)            0.08 &     0.32 r
  add_85/U1_1_2/C1 (HADDX1_RVT)            0.07 &     0.39 r
  add_85/U1_1_3/C1 (HADDX1_RVT)            0.07 &     0.46 r
  add_85/U1_1_4/C1 (HADDX1_RVT)            0.07 &     0.53 r
  add_85/U1_1_5/C1 (HADDX1_RVT)            0.07 &     0.60 r
  add_85/U1_1_6/C1 (HADDX1_RVT)            0.07 &     0.67 r
  add_85/U1_1_7/C1 (HADDX1_RVT)            0.07 &     0.74 r
  add_85/U1_1_8/C1 (HADDX1_RVT)            0.07 &     0.81 r
  add_85/U1_1_9/C1 (HADDX1_RVT)            0.07 &     0.88 r
  add_85/U1_1_10/C1 (HADDX1_RVT)           0.07 &     0.95 r
  add_85/U1_1_11/C1 (HADDX1_RVT)           0.07 &     1.03 r
  add_85/U1_1_12/C1 (HADDX1_RVT)           0.07 &     1.10 r
  add_85/U1_1_13/C1 (HADDX1_RVT)           0.07 &     1.17 r
  add_85/U1_1_14/C1 (HADDX1_RVT)           0.07 &     1.24 r
  add_85/U1_1_15/C1 (HADDX1_RVT)           0.07 &     1.31 r
  add_85/U1_1_16/SO (HADDX1_RVT)           0.11 &     1.42 f
  add_85/SUM[16] (FIFO_DW01_inc_2)         0.00       1.42 f
  U226/Y (AO22X1_RVT)                      0.06 &     1.48 f
  wr_ptr_reg[16]/D (DFFARX1_RVT)           0.00 &     1.48 f
  data arrival time                                   1.48

  clock ideal_clock1 (rise edge)          15.20      15.20
  clock network delay (propagated)         0.01      15.21
  clock uncertainty                       -0.10      15.11
  wr_ptr_reg[16]/CLK (DFFARX1_RVT)         0.00      15.11 r
  library setup time                      -0.06      15.04
  data required time                                 15.04
  -----------------------------------------------------------
  data required time                                 15.04
  data arrival time                                  -1.48
  -----------------------------------------------------------
  slack (MET)                                        13.56


1
