Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Sun Oct 29 00:25:08 2017
| Host         : LogOut-AsusPro running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file Test_wrapper_timing_summary_routed.rpt -rpx Test_wrapper_timing_summary_routed.rpx
| Design       : Test_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.619        0.000                      0                 7604        0.024        0.000                      0                 7604        4.020        0.000                       0                  2764  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.619        0.000                      0                 7341        0.024        0.000                      0                 7341        4.020        0.000                       0                  2764  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               4.436        0.000                      0                  263        0.533        0.000                      0                  263  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.619ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.619ns  (required time - arrival time)
  Source:                 Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/slv_reg3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.104ns  (logic 4.804ns (52.766%)  route 4.300ns (47.234%))
  Logic Levels:           20  (CARRY4=16 LUT2=1 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 12.686 - 10.000 ) 
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2768, routed)        1.661     2.969    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y29         FDRE                                         r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/slv_reg3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y29         FDRE (Prop_fdre_C_Q)         0.518     3.487 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/slv_reg3_reg[2]/Q
                         net (fo=3, routed)           1.193     4.680    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/slv_reg3[2]
    SLICE_X22Y28         LUT3 (Prop_lut3_I0_O)        0.124     4.804 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry_i_6/O
                         net (fo=1, routed)           0.000     4.804    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry_i_6_n_0
    SLICE_X22Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.202 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry/CO[3]
                         net (fo=1, routed)           0.000     5.202    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry_n_0
    SLICE_X22Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.316 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.316    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__0_n_0
    SLICE_X22Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.430 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.430    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__1_n_0
    SLICE_X22Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.544 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.544    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__2_n_0
    SLICE_X22Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.658 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.658    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__3_n_0
    SLICE_X22Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.772 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.772    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__4_n_0
    SLICE_X22Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.106 f  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__5/O[1]
                         net (fo=5, routed)           0.913     7.020    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__5_n_6
    SLICE_X21Y32         LUT2 (Prop_lut2_I0_O)        0.303     7.323 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i4_carry__2_i_8/O
                         net (fo=1, routed)           0.000     7.323    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i4_carry__2_i_8_n_0
    SLICE_X21Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.855 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i4_carry__2/CO[3]
                         net (fo=62, routed)          1.001     8.856    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i4
    SLICE_X20Y27         LUT3 (Prop_lut3_I1_O)        0.124     8.980 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i[4]_i_3/O
                         net (fo=1, routed)           0.627     9.607    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i[4]_i_3_n_0
    SLICE_X18Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.187 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.187    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[4]_i_2_n_0
    SLICE_X18Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.301 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.301    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[8]_i_2_n_0
    SLICE_X18Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.415 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.415    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[12]_i_2_n_0
    SLICE_X18Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.529 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.529    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[16]_i_2_n_0
    SLICE_X18Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.643 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.643    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[20]_i_2_n_0
    SLICE_X18Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.757 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.757    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[24]_i_2_n_0
    SLICE_X18Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.871 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.871    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[28]_i_2_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.205 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.565    11.770    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i1[30]
    SLICE_X21Y34         LUT4 (Prop_lut4_I0_O)        0.303    12.073 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i[30]_i_1/O
                         net (fo=1, routed)           0.000    12.073    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i[30]_i_1_n_0
    SLICE_X21Y34         FDRE                                         r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2768, routed)        1.493    12.685    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y34         FDRE                                         r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[30]/C
                         clock pessimism              0.130    12.815    
                         clock uncertainty           -0.154    12.661    
    SLICE_X21Y34         FDRE (Setup_fdre_C_D)        0.031    12.692    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[30]
  -------------------------------------------------------------------
                         required time                         12.692    
                         arrival time                         -12.073    
  -------------------------------------------------------------------
                         slack                                  0.619    

Slack (MET) :             0.713ns  (required time - arrival time)
  Source:                 Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/slv_reg3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.055ns  (logic 4.734ns (52.283%)  route 4.321ns (47.717%))
  Logic Levels:           20  (CARRY4=16 LUT2=2 LUT3=2)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 12.686 - 10.000 ) 
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2768, routed)        1.661     2.969    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y29         FDRE                                         r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/slv_reg3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y29         FDRE (Prop_fdre_C_Q)         0.518     3.487 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/slv_reg3_reg[2]/Q
                         net (fo=3, routed)           1.193     4.680    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/slv_reg3[2]
    SLICE_X22Y28         LUT3 (Prop_lut3_I0_O)        0.124     4.804 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry_i_6/O
                         net (fo=1, routed)           0.000     4.804    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry_i_6_n_0
    SLICE_X22Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.202 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry/CO[3]
                         net (fo=1, routed)           0.000     5.202    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry_n_0
    SLICE_X22Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.316 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.316    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__0_n_0
    SLICE_X22Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.430 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.430    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__1_n_0
    SLICE_X22Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.544 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.544    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__2_n_0
    SLICE_X22Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.658 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.658    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__3_n_0
    SLICE_X22Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.772 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.772    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__4_n_0
    SLICE_X22Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.106 f  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__5/O[1]
                         net (fo=5, routed)           0.913     7.020    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__5_n_6
    SLICE_X21Y32         LUT2 (Prop_lut2_I0_O)        0.303     7.323 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i4_carry__2_i_8/O
                         net (fo=1, routed)           0.000     7.323    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i4_carry__2_i_8_n_0
    SLICE_X21Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.855 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i4_carry__2/CO[3]
                         net (fo=62, routed)          1.001     8.856    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i4
    SLICE_X20Y27         LUT3 (Prop_lut3_I1_O)        0.124     8.980 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i[4]_i_3/O
                         net (fo=1, routed)           0.627     9.607    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i[4]_i_3_n_0
    SLICE_X18Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.187 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.187    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[4]_i_2_n_0
    SLICE_X18Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.301 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.301    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[8]_i_2_n_0
    SLICE_X18Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.415 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.415    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[12]_i_2_n_0
    SLICE_X18Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.529 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.529    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[16]_i_2_n_0
    SLICE_X18Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.643 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.643    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[20]_i_2_n_0
    SLICE_X18Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.757 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.757    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[24]_i_2_n_0
    SLICE_X18Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.871 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.871    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[28]_i_2_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.099 f  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[31]_i_2/CO[2]
                         net (fo=1, routed)           0.585    11.685    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[31]_i_2_n_1
    SLICE_X21Y34         LUT2 (Prop_lut2_I1_O)        0.339    12.024 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i[31]_i_1/O
                         net (fo=1, routed)           0.000    12.024    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i[31]_i_1_n_0
    SLICE_X21Y34         FDRE                                         r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2768, routed)        1.493    12.685    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y34         FDRE                                         r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[31]/C
                         clock pessimism              0.130    12.815    
                         clock uncertainty           -0.154    12.661    
    SLICE_X21Y34         FDRE (Setup_fdre_C_D)        0.075    12.736    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[31]
  -------------------------------------------------------------------
                         required time                         12.736    
                         arrival time                         -12.024    
  -------------------------------------------------------------------
                         slack                                  0.713    

Slack (MET) :             0.835ns  (required time - arrival time)
  Source:                 Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/slv_reg3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.886ns  (logic 4.688ns (52.757%)  route 4.198ns (47.243%))
  Logic Levels:           20  (CARRY4=16 LUT2=1 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 12.686 - 10.000 ) 
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2768, routed)        1.661     2.969    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y29         FDRE                                         r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/slv_reg3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y29         FDRE (Prop_fdre_C_Q)         0.518     3.487 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/slv_reg3_reg[2]/Q
                         net (fo=3, routed)           1.193     4.680    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/slv_reg3[2]
    SLICE_X22Y28         LUT3 (Prop_lut3_I0_O)        0.124     4.804 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry_i_6/O
                         net (fo=1, routed)           0.000     4.804    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry_i_6_n_0
    SLICE_X22Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.202 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry/CO[3]
                         net (fo=1, routed)           0.000     5.202    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry_n_0
    SLICE_X22Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.316 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.316    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__0_n_0
    SLICE_X22Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.430 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.430    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__1_n_0
    SLICE_X22Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.544 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.544    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__2_n_0
    SLICE_X22Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.658 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.658    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__3_n_0
    SLICE_X22Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.772 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.772    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__4_n_0
    SLICE_X22Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.106 f  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__5/O[1]
                         net (fo=5, routed)           0.913     7.020    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__5_n_6
    SLICE_X21Y32         LUT2 (Prop_lut2_I0_O)        0.303     7.323 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i4_carry__2_i_8/O
                         net (fo=1, routed)           0.000     7.323    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i4_carry__2_i_8_n_0
    SLICE_X21Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.855 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i4_carry__2/CO[3]
                         net (fo=62, routed)          1.001     8.856    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i4
    SLICE_X20Y27         LUT3 (Prop_lut3_I1_O)        0.124     8.980 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i[4]_i_3/O
                         net (fo=1, routed)           0.627     9.607    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i[4]_i_3_n_0
    SLICE_X18Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.187 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.187    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[4]_i_2_n_0
    SLICE_X18Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.301 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.301    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[8]_i_2_n_0
    SLICE_X18Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.415 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.415    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[12]_i_2_n_0
    SLICE_X18Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.529 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.529    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[16]_i_2_n_0
    SLICE_X18Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.643 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.643    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[20]_i_2_n_0
    SLICE_X18Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.757 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.757    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[24]_i_2_n_0
    SLICE_X18Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.871 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.871    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[28]_i_2_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.093 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.463    11.556    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i1[29]
    SLICE_X21Y34         LUT5 (Prop_lut5_I0_O)        0.299    11.855 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i[29]_i_1/O
                         net (fo=1, routed)           0.000    11.855    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i[29]_i_1_n_0
    SLICE_X21Y34         FDRE                                         r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2768, routed)        1.493    12.685    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y34         FDRE                                         r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[29]/C
                         clock pessimism              0.130    12.815    
                         clock uncertainty           -0.154    12.661    
    SLICE_X21Y34         FDRE (Setup_fdre_C_D)        0.029    12.690    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[29]
  -------------------------------------------------------------------
                         required time                         12.690    
                         arrival time                         -11.855    
  -------------------------------------------------------------------
                         slack                                  0.835    

Slack (MET) :             0.858ns  (required time - arrival time)
  Source:                 Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/slv_reg3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.865ns  (logic 4.672ns (52.704%)  route 4.193ns (47.296%))
  Logic Levels:           19  (CARRY4=15 LUT2=1 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 12.684 - 10.000 ) 
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2768, routed)        1.661     2.969    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y29         FDRE                                         r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/slv_reg3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y29         FDRE (Prop_fdre_C_Q)         0.518     3.487 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/slv_reg3_reg[2]/Q
                         net (fo=3, routed)           1.193     4.680    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/slv_reg3[2]
    SLICE_X22Y28         LUT3 (Prop_lut3_I0_O)        0.124     4.804 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry_i_6/O
                         net (fo=1, routed)           0.000     4.804    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry_i_6_n_0
    SLICE_X22Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.202 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry/CO[3]
                         net (fo=1, routed)           0.000     5.202    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry_n_0
    SLICE_X22Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.316 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.316    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__0_n_0
    SLICE_X22Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.430 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.430    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__1_n_0
    SLICE_X22Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.544 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.544    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__2_n_0
    SLICE_X22Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.658 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.658    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__3_n_0
    SLICE_X22Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.772 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.772    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__4_n_0
    SLICE_X22Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.106 f  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__5/O[1]
                         net (fo=5, routed)           0.913     7.020    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__5_n_6
    SLICE_X21Y32         LUT2 (Prop_lut2_I0_O)        0.303     7.323 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i4_carry__2_i_8/O
                         net (fo=1, routed)           0.000     7.323    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i4_carry__2_i_8_n_0
    SLICE_X21Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.855 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i4_carry__2/CO[3]
                         net (fo=62, routed)          1.001     8.856    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i4
    SLICE_X20Y27         LUT3 (Prop_lut3_I1_O)        0.124     8.980 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i[4]_i_3/O
                         net (fo=1, routed)           0.627     9.607    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i[4]_i_3_n_0
    SLICE_X18Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.187 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.187    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[4]_i_2_n_0
    SLICE_X18Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.301 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.301    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[8]_i_2_n_0
    SLICE_X18Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.415 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.415    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[12]_i_2_n_0
    SLICE_X18Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.529 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.529    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[16]_i_2_n_0
    SLICE_X18Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.643 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.643    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[20]_i_2_n_0
    SLICE_X18Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.757 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.757    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[24]_i_2_n_0
    SLICE_X18Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.070 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[28]_i_2/O[3]
                         net (fo=1, routed)           0.457    11.528    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i1[28]
    SLICE_X21Y33         LUT5 (Prop_lut5_I0_O)        0.306    11.834 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i[28]_i_1/O
                         net (fo=1, routed)           0.000    11.834    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i[28]_i_1_n_0
    SLICE_X21Y33         FDRE                                         r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2768, routed)        1.492    12.684    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y33         FDRE                                         r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[28]/C
                         clock pessimism              0.130    12.814    
                         clock uncertainty           -0.154    12.660    
    SLICE_X21Y33         FDRE (Setup_fdre_C_D)        0.031    12.691    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[28]
  -------------------------------------------------------------------
                         required time                         12.691    
                         arrival time                         -11.834    
  -------------------------------------------------------------------
                         slack                                  0.858    

Slack (MET) :             0.898ns  (required time - arrival time)
  Source:                 Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/slv_reg3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.824ns  (logic 4.594ns (52.063%)  route 4.230ns (47.937%))
  Logic Levels:           19  (CARRY4=15 LUT2=1 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 12.684 - 10.000 ) 
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2768, routed)        1.661     2.969    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y29         FDRE                                         r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/slv_reg3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y29         FDRE (Prop_fdre_C_Q)         0.518     3.487 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/slv_reg3_reg[2]/Q
                         net (fo=3, routed)           1.193     4.680    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/slv_reg3[2]
    SLICE_X22Y28         LUT3 (Prop_lut3_I0_O)        0.124     4.804 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry_i_6/O
                         net (fo=1, routed)           0.000     4.804    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry_i_6_n_0
    SLICE_X22Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.202 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry/CO[3]
                         net (fo=1, routed)           0.000     5.202    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry_n_0
    SLICE_X22Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.316 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.316    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__0_n_0
    SLICE_X22Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.430 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.430    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__1_n_0
    SLICE_X22Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.544 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.544    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__2_n_0
    SLICE_X22Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.658 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.658    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__3_n_0
    SLICE_X22Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.772 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.772    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__4_n_0
    SLICE_X22Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.106 f  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__5/O[1]
                         net (fo=5, routed)           0.913     7.020    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__5_n_6
    SLICE_X21Y32         LUT2 (Prop_lut2_I0_O)        0.303     7.323 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i4_carry__2_i_8/O
                         net (fo=1, routed)           0.000     7.323    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i4_carry__2_i_8_n_0
    SLICE_X21Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.855 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i4_carry__2/CO[3]
                         net (fo=62, routed)          1.001     8.856    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i4
    SLICE_X20Y27         LUT3 (Prop_lut3_I1_O)        0.124     8.980 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i[4]_i_3/O
                         net (fo=1, routed)           0.627     9.607    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i[4]_i_3_n_0
    SLICE_X18Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.187 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.187    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[4]_i_2_n_0
    SLICE_X18Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.301 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.301    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[8]_i_2_n_0
    SLICE_X18Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.415 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.415    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[12]_i_2_n_0
    SLICE_X18Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.529 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.529    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[16]_i_2_n_0
    SLICE_X18Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.643 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.643    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[20]_i_2_n_0
    SLICE_X18Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.757 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.757    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[24]_i_2_n_0
    SLICE_X18Y33         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.996 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[28]_i_2/O[2]
                         net (fo=1, routed)           0.495    11.491    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i1[27]
    SLICE_X21Y33         LUT5 (Prop_lut5_I0_O)        0.302    11.793 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i[27]_i_1/O
                         net (fo=1, routed)           0.000    11.793    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i[27]_i_1_n_0
    SLICE_X21Y33         FDRE                                         r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2768, routed)        1.492    12.684    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y33         FDRE                                         r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[27]/C
                         clock pessimism              0.130    12.814    
                         clock uncertainty           -0.154    12.660    
    SLICE_X21Y33         FDRE (Setup_fdre_C_D)        0.031    12.691    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[27]
  -------------------------------------------------------------------
                         required time                         12.691    
                         arrival time                         -11.793    
  -------------------------------------------------------------------
                         slack                                  0.898    

Slack (MET) :             0.899ns  (required time - arrival time)
  Source:                 Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/slv_reg3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.871ns  (logic 4.558ns (51.379%)  route 4.313ns (48.621%))
  Logic Levels:           18  (CARRY4=14 LUT2=1 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 12.684 - 10.000 ) 
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2768, routed)        1.661     2.969    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y29         FDRE                                         r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/slv_reg3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y29         FDRE (Prop_fdre_C_Q)         0.518     3.487 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/slv_reg3_reg[2]/Q
                         net (fo=3, routed)           1.193     4.680    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/slv_reg3[2]
    SLICE_X22Y28         LUT3 (Prop_lut3_I0_O)        0.124     4.804 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry_i_6/O
                         net (fo=1, routed)           0.000     4.804    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry_i_6_n_0
    SLICE_X22Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.202 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry/CO[3]
                         net (fo=1, routed)           0.000     5.202    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry_n_0
    SLICE_X22Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.316 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.316    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__0_n_0
    SLICE_X22Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.430 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.430    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__1_n_0
    SLICE_X22Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.544 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.544    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__2_n_0
    SLICE_X22Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.658 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.658    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__3_n_0
    SLICE_X22Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.772 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.772    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__4_n_0
    SLICE_X22Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.106 f  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__5/O[1]
                         net (fo=5, routed)           0.913     7.020    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__5_n_6
    SLICE_X21Y32         LUT2 (Prop_lut2_I0_O)        0.303     7.323 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i4_carry__2_i_8/O
                         net (fo=1, routed)           0.000     7.323    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i4_carry__2_i_8_n_0
    SLICE_X21Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.855 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i4_carry__2/CO[3]
                         net (fo=62, routed)          1.001     8.856    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i4
    SLICE_X20Y27         LUT3 (Prop_lut3_I1_O)        0.124     8.980 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i[4]_i_3/O
                         net (fo=1, routed)           0.627     9.607    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i[4]_i_3_n_0
    SLICE_X18Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.187 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.187    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[4]_i_2_n_0
    SLICE_X18Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.301 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.301    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[8]_i_2_n_0
    SLICE_X18Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.415 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.415    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[12]_i_2_n_0
    SLICE_X18Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.529 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.529    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[16]_i_2_n_0
    SLICE_X18Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.643 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.643    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[20]_i_2_n_0
    SLICE_X18Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.956 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[24]_i_2/O[3]
                         net (fo=1, routed)           0.578    11.534    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i1[24]
    SLICE_X20Y33         LUT5 (Prop_lut5_I0_O)        0.306    11.840 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i[24]_i_1/O
                         net (fo=1, routed)           0.000    11.840    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i[24]_i_1_n_0
    SLICE_X20Y33         FDRE                                         r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2768, routed)        1.492    12.684    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X20Y33         FDRE                                         r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[24]/C
                         clock pessimism              0.130    12.814    
                         clock uncertainty           -0.154    12.660    
    SLICE_X20Y33         FDRE (Setup_fdre_C_D)        0.079    12.739    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[24]
  -------------------------------------------------------------------
                         required time                         12.739    
                         arrival time                         -11.840    
  -------------------------------------------------------------------
                         slack                                  0.899    

Slack (MET) :             0.948ns  (required time - arrival time)
  Source:                 Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/slv_reg3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.772ns  (logic 4.574ns (52.143%)  route 4.198ns (47.857%))
  Logic Levels:           19  (CARRY4=15 LUT2=1 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 12.684 - 10.000 ) 
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2768, routed)        1.661     2.969    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y29         FDRE                                         r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/slv_reg3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y29         FDRE (Prop_fdre_C_Q)         0.518     3.487 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/slv_reg3_reg[2]/Q
                         net (fo=3, routed)           1.193     4.680    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/slv_reg3[2]
    SLICE_X22Y28         LUT3 (Prop_lut3_I0_O)        0.124     4.804 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry_i_6/O
                         net (fo=1, routed)           0.000     4.804    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry_i_6_n_0
    SLICE_X22Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.202 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry/CO[3]
                         net (fo=1, routed)           0.000     5.202    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry_n_0
    SLICE_X22Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.316 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.316    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__0_n_0
    SLICE_X22Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.430 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.430    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__1_n_0
    SLICE_X22Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.544 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.544    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__2_n_0
    SLICE_X22Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.658 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.658    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__3_n_0
    SLICE_X22Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.772 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.772    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__4_n_0
    SLICE_X22Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.106 f  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__5/O[1]
                         net (fo=5, routed)           0.913     7.020    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__5_n_6
    SLICE_X21Y32         LUT2 (Prop_lut2_I0_O)        0.303     7.323 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i4_carry__2_i_8/O
                         net (fo=1, routed)           0.000     7.323    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i4_carry__2_i_8_n_0
    SLICE_X21Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.855 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i4_carry__2/CO[3]
                         net (fo=62, routed)          1.001     8.856    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i4
    SLICE_X20Y27         LUT3 (Prop_lut3_I1_O)        0.124     8.980 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i[4]_i_3/O
                         net (fo=1, routed)           0.627     9.607    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i[4]_i_3_n_0
    SLICE_X18Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.187 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.187    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[4]_i_2_n_0
    SLICE_X18Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.301 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.301    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[8]_i_2_n_0
    SLICE_X18Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.415 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.415    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[12]_i_2_n_0
    SLICE_X18Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.529 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.529    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[16]_i_2_n_0
    SLICE_X18Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.643 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.643    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[20]_i_2_n_0
    SLICE_X18Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.757 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.757    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[24]_i_2_n_0
    SLICE_X18Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.979 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[28]_i_2/O[0]
                         net (fo=1, routed)           0.463    11.442    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i1[25]
    SLICE_X21Y33         LUT5 (Prop_lut5_I0_O)        0.299    11.741 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i[25]_i_1/O
                         net (fo=1, routed)           0.000    11.741    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i[25]_i_1_n_0
    SLICE_X21Y33         FDRE                                         r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2768, routed)        1.492    12.684    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y33         FDRE                                         r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[25]/C
                         clock pessimism              0.130    12.814    
                         clock uncertainty           -0.154    12.660    
    SLICE_X21Y33         FDRE (Setup_fdre_C_D)        0.029    12.689    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[25]
  -------------------------------------------------------------------
                         required time                         12.689    
                         arrival time                         -11.741    
  -------------------------------------------------------------------
                         slack                                  0.948    

Slack (MET) :             1.019ns  (required time - arrival time)
  Source:                 Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/slv_reg3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.752ns  (logic 4.690ns (53.590%)  route 4.062ns (46.410%))
  Logic Levels:           19  (CARRY4=15 LUT2=1 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 12.684 - 10.000 ) 
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2768, routed)        1.661     2.969    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y29         FDRE                                         r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/slv_reg3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y29         FDRE (Prop_fdre_C_Q)         0.518     3.487 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/slv_reg3_reg[2]/Q
                         net (fo=3, routed)           1.193     4.680    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/slv_reg3[2]
    SLICE_X22Y28         LUT3 (Prop_lut3_I0_O)        0.124     4.804 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry_i_6/O
                         net (fo=1, routed)           0.000     4.804    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry_i_6_n_0
    SLICE_X22Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.202 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry/CO[3]
                         net (fo=1, routed)           0.000     5.202    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry_n_0
    SLICE_X22Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.316 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.316    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__0_n_0
    SLICE_X22Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.430 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.430    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__1_n_0
    SLICE_X22Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.544 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.544    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__2_n_0
    SLICE_X22Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.658 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.658    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__3_n_0
    SLICE_X22Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.772 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.772    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__4_n_0
    SLICE_X22Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.106 f  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__5/O[1]
                         net (fo=5, routed)           0.913     7.020    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__5_n_6
    SLICE_X21Y32         LUT2 (Prop_lut2_I0_O)        0.303     7.323 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i4_carry__2_i_8/O
                         net (fo=1, routed)           0.000     7.323    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i4_carry__2_i_8_n_0
    SLICE_X21Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.855 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i4_carry__2/CO[3]
                         net (fo=62, routed)          1.001     8.856    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i4
    SLICE_X20Y27         LUT3 (Prop_lut3_I1_O)        0.124     8.980 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i[4]_i_3/O
                         net (fo=1, routed)           0.627     9.607    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i[4]_i_3_n_0
    SLICE_X18Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.187 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.187    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[4]_i_2_n_0
    SLICE_X18Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.301 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.301    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[8]_i_2_n_0
    SLICE_X18Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.415 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.415    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[12]_i_2_n_0
    SLICE_X18Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.529 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.529    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[16]_i_2_n_0
    SLICE_X18Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.643 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.643    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[20]_i_2_n_0
    SLICE_X18Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.757 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.757    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[24]_i_2_n_0
    SLICE_X18Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.091 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[28]_i_2/O[1]
                         net (fo=1, routed)           0.326    11.418    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i1[26]
    SLICE_X20Y33         LUT5 (Prop_lut5_I0_O)        0.303    11.721 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i[26]_i_1/O
                         net (fo=1, routed)           0.000    11.721    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i[26]_i_1_n_0
    SLICE_X20Y33         FDRE                                         r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2768, routed)        1.492    12.684    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X20Y33         FDRE                                         r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[26]/C
                         clock pessimism              0.130    12.814    
                         clock uncertainty           -0.154    12.660    
    SLICE_X20Y33         FDRE (Setup_fdre_C_D)        0.079    12.739    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[26]
  -------------------------------------------------------------------
                         required time                         12.739    
                         arrival time                         -11.721    
  -------------------------------------------------------------------
                         slack                                  1.019    

Slack (MET) :             1.067ns  (required time - arrival time)
  Source:                 Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/slv_reg3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.653ns  (logic 4.460ns (51.542%)  route 4.193ns (48.458%))
  Logic Levels:           18  (CARRY4=14 LUT2=1 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 12.684 - 10.000 ) 
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2768, routed)        1.661     2.969    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y29         FDRE                                         r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/slv_reg3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y29         FDRE (Prop_fdre_C_Q)         0.518     3.487 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/slv_reg3_reg[2]/Q
                         net (fo=3, routed)           1.193     4.680    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/slv_reg3[2]
    SLICE_X22Y28         LUT3 (Prop_lut3_I0_O)        0.124     4.804 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry_i_6/O
                         net (fo=1, routed)           0.000     4.804    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry_i_6_n_0
    SLICE_X22Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.202 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry/CO[3]
                         net (fo=1, routed)           0.000     5.202    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry_n_0
    SLICE_X22Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.316 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.316    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__0_n_0
    SLICE_X22Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.430 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.430    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__1_n_0
    SLICE_X22Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.544 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.544    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__2_n_0
    SLICE_X22Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.658 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.658    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__3_n_0
    SLICE_X22Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.772 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.772    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__4_n_0
    SLICE_X22Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.106 f  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__5/O[1]
                         net (fo=5, routed)           0.913     7.020    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__5_n_6
    SLICE_X21Y32         LUT2 (Prop_lut2_I0_O)        0.303     7.323 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i4_carry__2_i_8/O
                         net (fo=1, routed)           0.000     7.323    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i4_carry__2_i_8_n_0
    SLICE_X21Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.855 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i4_carry__2/CO[3]
                         net (fo=62, routed)          1.001     8.856    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i4
    SLICE_X20Y27         LUT3 (Prop_lut3_I1_O)        0.124     8.980 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i[4]_i_3/O
                         net (fo=1, routed)           0.627     9.607    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i[4]_i_3_n_0
    SLICE_X18Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.187 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.187    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[4]_i_2_n_0
    SLICE_X18Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.301 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.301    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[8]_i_2_n_0
    SLICE_X18Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.415 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.415    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[12]_i_2_n_0
    SLICE_X18Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.529 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.529    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[16]_i_2_n_0
    SLICE_X18Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.643 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.643    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[20]_i_2_n_0
    SLICE_X18Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.865 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[24]_i_2/O[0]
                         net (fo=1, routed)           0.458    11.323    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i1[21]
    SLICE_X17Y32         LUT5 (Prop_lut5_I0_O)        0.299    11.622 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i[21]_i_1/O
                         net (fo=1, routed)           0.000    11.622    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i[21]_i_1_n_0
    SLICE_X17Y32         FDRE                                         r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2768, routed)        1.492    12.684    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y32         FDRE                                         r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[21]/C
                         clock pessimism              0.130    12.814    
                         clock uncertainty           -0.154    12.660    
    SLICE_X17Y32         FDRE (Setup_fdre_C_D)        0.029    12.689    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[21]
  -------------------------------------------------------------------
                         required time                         12.689    
                         arrival time                         -11.622    
  -------------------------------------------------------------------
                         slack                                  1.067    

Slack (MET) :             1.106ns  (required time - arrival time)
  Source:                 Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/slv_reg3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.666ns  (logic 4.480ns (51.696%)  route 4.186ns (48.304%))
  Logic Levels:           18  (CARRY4=14 LUT2=1 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 12.684 - 10.000 ) 
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2768, routed)        1.661     2.969    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y29         FDRE                                         r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/slv_reg3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y29         FDRE (Prop_fdre_C_Q)         0.518     3.487 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/slv_reg3_reg[2]/Q
                         net (fo=3, routed)           1.193     4.680    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/slv_reg3[2]
    SLICE_X22Y28         LUT3 (Prop_lut3_I0_O)        0.124     4.804 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry_i_6/O
                         net (fo=1, routed)           0.000     4.804    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry_i_6_n_0
    SLICE_X22Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.202 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry/CO[3]
                         net (fo=1, routed)           0.000     5.202    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry_n_0
    SLICE_X22Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.316 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.316    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__0_n_0
    SLICE_X22Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.430 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.430    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__1_n_0
    SLICE_X22Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.544 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.544    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__2_n_0
    SLICE_X22Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.658 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.658    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__3_n_0
    SLICE_X22Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.772 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.772    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__4_n_0
    SLICE_X22Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.106 f  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__5/O[1]
                         net (fo=5, routed)           0.913     7.020    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__5_n_6
    SLICE_X21Y32         LUT2 (Prop_lut2_I0_O)        0.303     7.323 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i4_carry__2_i_8/O
                         net (fo=1, routed)           0.000     7.323    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i4_carry__2_i_8_n_0
    SLICE_X21Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.855 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i4_carry__2/CO[3]
                         net (fo=62, routed)          1.001     8.856    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i4
    SLICE_X20Y27         LUT3 (Prop_lut3_I1_O)        0.124     8.980 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i[4]_i_3/O
                         net (fo=1, routed)           0.627     9.607    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i[4]_i_3_n_0
    SLICE_X18Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.187 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.187    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[4]_i_2_n_0
    SLICE_X18Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.301 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.301    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[8]_i_2_n_0
    SLICE_X18Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.415 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.415    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[12]_i_2_n_0
    SLICE_X18Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.529 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.529    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[16]_i_2_n_0
    SLICE_X18Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.643 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.643    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[20]_i_2_n_0
    SLICE_X18Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.882 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[24]_i_2/O[2]
                         net (fo=1, routed)           0.451    11.333    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i1[23]
    SLICE_X20Y33         LUT5 (Prop_lut5_I0_O)        0.302    11.635 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i[23]_i_1/O
                         net (fo=1, routed)           0.000    11.635    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i[23]_i_1_n_0
    SLICE_X20Y33         FDRE                                         r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2768, routed)        1.492    12.684    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X20Y33         FDRE                                         r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[23]/C
                         clock pessimism              0.130    12.814    
                         clock uncertainty           -0.154    12.660    
    SLICE_X20Y33         FDRE (Setup_fdre_C_D)        0.081    12.741    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[23]
  -------------------------------------------------------------------
                         required time                         12.741    
                         arrival time                         -11.635    
  -------------------------------------------------------------------
                         slack                                  1.106    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.186ns (48.245%)  route 0.200ns (51.755%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2768, routed)        0.584     0.925    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X5Y50          FDRE                                         r  Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y50          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[28]/Q
                         net (fo=1, routed)           0.200     1.265    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg_n_0_[28]
    SLICE_X5Y49          LUT3 (Prop_lut3_I2_O)        0.045     1.310 r  Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i[28]_i_1/O
                         net (fo=1, routed)           0.000     1.310    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer[28]
    SLICE_X5Y49          FDRE                                         r  Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2768, routed)        0.854     1.224    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X5Y49          FDRE                                         r  Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[28]/C
                         clock pessimism             -0.029     1.195    
    SLICE_X5Y49          FDRE (Hold_fdre_C_D)         0.091     1.286    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.286    
                         arrival time                           1.310    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.227ns (56.695%)  route 0.173ns (43.305%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2768, routed)        0.565     0.906    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X7Y50          FDRE                                         r  Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y50          FDRE (Prop_fdre_C_Q)         0.128     1.034 r  Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[16]/Q
                         net (fo=1, routed)           0.173     1.207    Test_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[16]
    SLICE_X9Y47          LUT4 (Prop_lut4_I3_O)        0.099     1.306 r  Test_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[17]_i_1/O
                         net (fo=1, routed)           0.000     1.306    Test_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[17]
    SLICE_X9Y47          FDRE                                         r  Test_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2768, routed)        0.835     1.205    Test_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X9Y47          FDRE                                         r  Test_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[17]/C
                         clock pessimism             -0.029     1.176    
    SLICE_X9Y47          FDRE (Hold_fdre_C_D)         0.091     1.267    Test_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.306    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/sum_i_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.270ns (60.088%)  route 0.179ns (39.912%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2768, routed)        0.550     0.891    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X22Y21         FDRE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y21         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i_reg[26]/Q
                         net (fo=7, routed)           0.179     1.211    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i[26]
    SLICE_X20Y21         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     1.340 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/sum_i_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.340    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/sum_i_reg[24]_i_1_n_4
    SLICE_X20Y21         FDCE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/sum_i_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2768, routed)        0.818     1.188    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X20Y21         FDCE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/sum_i_reg[27]/C
                         clock pessimism             -0.034     1.154    
    SLICE_X20Y21         FDCE (Hold_fdce_C_D)         0.134     1.288    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/sum_i_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.288    
                         arrival time                           1.340    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/sum_i_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.311ns (69.000%)  route 0.140ns (31.000%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2768, routed)        0.551     0.892    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X23Y20         FDRE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y20         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i_reg[23]/Q
                         net (fo=7, routed)           0.140     1.172    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i[23]
    SLICE_X20Y20         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.117     1.289 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/sum_i_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.289    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/sum_i_reg[20]_i_1_n_0
    SLICE_X20Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.342 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/sum_i_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.342    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/sum_i_reg[24]_i_1_n_7
    SLICE_X20Y21         FDCE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/sum_i_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2768, routed)        0.818     1.188    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X20Y21         FDCE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/sum_i_reg[24]/C
                         clock pessimism             -0.034     1.154    
    SLICE_X20Y21         FDCE (Hold_fdce_C_D)         0.134     1.288    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/sum_i_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.288    
                         arrival time                           1.342    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/previous_i_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.295%)  route 0.258ns (64.705%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2768, routed)        0.553     0.894    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X23Y18         FDRE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y18         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i_reg[18]/Q
                         net (fo=7, routed)           0.258     1.293    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i[18]
    SLICE_X17Y17         FDCE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/previous_i_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2768, routed)        0.823     1.193    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y17         FDCE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/previous_i_reg[18]/C
                         clock pessimism             -0.034     1.159    
    SLICE_X17Y17         FDCE (Hold_fdce_C_D)         0.078     1.237    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/previous_i_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.237    
                         arrival time                           1.293    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/sum_i_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.270ns (59.379%)  route 0.185ns (40.621%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2768, routed)        0.553     0.894    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X23Y18         FDRE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y18         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i_reg[16]/Q
                         net (fo=7, routed)           0.185     1.219    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i[16]
    SLICE_X20Y19         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.348 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/sum_i_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.348    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/sum_i_reg[16]_i_1_n_6
    SLICE_X20Y19         FDCE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/sum_i_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2768, routed)        0.820     1.190    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X20Y19         FDCE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/sum_i_reg[17]/C
                         clock pessimism             -0.034     1.156    
    SLICE_X20Y19         FDCE (Hold_fdce_C_D)         0.134     1.290    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/sum_i_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.290    
                         arrival time                           1.348    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.267ns (57.951%)  route 0.194ns (42.049%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2768, routed)        0.556     0.897    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y14         FDRE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y14         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i_reg[3]/Q
                         net (fo=7, routed)           0.194     1.231    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i[3]
    SLICE_X20Y10         LUT6 (Prop_lut6_I5_O)        0.045     1.276 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/axi_rdata[3]_i_6/O
                         net (fo=1, routed)           0.000     1.276    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/axi_rdata[3]_i_6_n_0
    SLICE_X20Y10         MUXF7 (Prop_muxf7_I0_O)      0.062     1.338 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/axi_rdata_reg[3]_i_3/O
                         net (fo=1, routed)           0.000     1.338    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/axi_rdata_reg[3]_i_3_n_0
    SLICE_X20Y10         MUXF8 (Prop_muxf8_I1_O)      0.019     1.357 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/axi_rdata_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.357    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/reg_data_out[3]
    SLICE_X20Y10         FDRE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2768, routed)        0.828     1.198    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X20Y10         FDRE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/axi_rdata_reg[3]/C
                         clock pessimism             -0.034     1.164    
    SLICE_X20Y10         FDRE (Hold_fdre_C_D)         0.134     1.298    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/axi_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.298    
                         arrival time                           1.357    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.227ns (53.314%)  route 0.199ns (46.686%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2768, routed)        0.584     0.925    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X2Y50          FDRE                                         r  Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[23]/Q
                         net (fo=1, routed)           0.199     1.251    Test_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[23]
    SLICE_X3Y45          LUT4 (Prop_lut4_I3_O)        0.099     1.350 r  Test_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[24]_i_1/O
                         net (fo=1, routed)           0.000     1.350    Test_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[24]
    SLICE_X3Y45          FDRE                                         r  Test_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2768, routed)        0.853     1.223    Test_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X3Y45          FDRE                                         r  Test_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[24]/C
                         clock pessimism             -0.029     1.194    
    SLICE_X3Y45          FDRE (Hold_fdre_C_D)         0.092     1.286    Test_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.286    
                         arrival time                           1.350    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/sum_i_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.290ns (62.574%)  route 0.173ns (37.426%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2768, routed)        0.555     0.896    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y16         FDRE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y16         FDRE (Prop_fdre_C_Q)         0.141     1.037 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i_reg[1]/Q
                         net (fo=7, routed)           0.173     1.210    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i[1]
    SLICE_X20Y15         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.149     1.359 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/sum_i_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.359    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/sum_i_reg[0]_i_1_n_5
    SLICE_X20Y15         FDCE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/sum_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2768, routed)        0.824     1.194    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X20Y15         FDCE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/sum_i_reg[2]/C
                         clock pessimism             -0.034     1.160    
    SLICE_X20Y15         FDCE (Hold_fdce_C_D)         0.134     1.294    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/sum_i_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.294    
                         arrival time                           1.359    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[11]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.128ns (39.800%)  route 0.194ns (60.200%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2768, routed)        0.584     0.925    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X3Y50          FDRE                                         r  Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[13]/Q
                         net (fo=1, routed)           0.194     1.246    Test_i/processing_system7_0/inst/M_AXI_GP0_BID[11]
    PS7_X0Y0             PS7                                          r  Test_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2768, routed)        0.893     1.263    Test_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  Test_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[11])
                                                     -0.053     1.181    Test_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.246    
  -------------------------------------------------------------------
                         slack                                  0.066    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X0Y9     Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X1Y7     Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X1Y3     Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         10.000      6.313      DSP48_X1Y5     Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0__2/CLK
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X0Y7     Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__2/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X1Y9     Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0__2/CLK
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X13Y40   Test_i/Derivator_0/U0/Derivator_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X13Y40   Test_i/Derivator_0/U0/Derivator_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X13Y41   Test_i/Derivator_0/U0/Derivator_v1_0_S00_AXI_inst/axi_arready_reg/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y37    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y35    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y37    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y35    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y35    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y35    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y36    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y43   Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y41   Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y43   Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y38    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y38    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y38    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y38    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y38   Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y38   Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y38   Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y38   Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y38    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y38    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        4.436ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.533ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.436ns  (required time - arrival time)
  Source:                 Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i_reg[10]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.036ns  (logic 0.580ns (11.516%)  route 4.456ns (88.484%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2768, routed)        1.669     2.977    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y13         FDRE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y13         FDRE (Prop_fdre_C_Q)         0.456     3.433 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/Q
                         net (fo=9, routed)           0.924     4.357    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3[0]
    SLICE_X25Y14         LUT2 (Prop_lut2_I0_O)        0.124     4.481 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i[16]_i_2/O
                         net (fo=263, routed)         3.533     8.013    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/AR[0]
    SLICE_X12Y17         FDCE                                         f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2768, routed)        1.499    12.691    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X12Y17         FDCE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i_reg[10]/C
                         clock pessimism              0.230    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X12Y17         FDCE (Recov_fdce_C_CLR)     -0.319    12.449    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i_reg[10]
  -------------------------------------------------------------------
                         required time                         12.449    
                         arrival time                          -8.013    
  -------------------------------------------------------------------
                         slack                                  4.436    

Slack (MET) :             4.436ns  (required time - arrival time)
  Source:                 Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i_reg[12]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.036ns  (logic 0.580ns (11.516%)  route 4.456ns (88.484%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2768, routed)        1.669     2.977    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y13         FDRE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y13         FDRE (Prop_fdre_C_Q)         0.456     3.433 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/Q
                         net (fo=9, routed)           0.924     4.357    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3[0]
    SLICE_X25Y14         LUT2 (Prop_lut2_I0_O)        0.124     4.481 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i[16]_i_2/O
                         net (fo=263, routed)         3.533     8.013    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/AR[0]
    SLICE_X12Y17         FDCE                                         f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2768, routed)        1.499    12.691    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X12Y17         FDCE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i_reg[12]/C
                         clock pessimism              0.230    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X12Y17         FDCE (Recov_fdce_C_CLR)     -0.319    12.449    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i_reg[12]
  -------------------------------------------------------------------
                         required time                         12.449    
                         arrival time                          -8.013    
  -------------------------------------------------------------------
                         slack                                  4.436    

Slack (MET) :             4.436ns  (required time - arrival time)
  Source:                 Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i_reg[7]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.036ns  (logic 0.580ns (11.516%)  route 4.456ns (88.484%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2768, routed)        1.669     2.977    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y13         FDRE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y13         FDRE (Prop_fdre_C_Q)         0.456     3.433 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/Q
                         net (fo=9, routed)           0.924     4.357    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3[0]
    SLICE_X25Y14         LUT2 (Prop_lut2_I0_O)        0.124     4.481 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i[16]_i_2/O
                         net (fo=263, routed)         3.533     8.013    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/AR[0]
    SLICE_X12Y17         FDCE                                         f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2768, routed)        1.499    12.691    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X12Y17         FDCE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i_reg[7]/C
                         clock pessimism              0.230    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X12Y17         FDCE (Recov_fdce_C_CLR)     -0.319    12.449    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i_reg[7]
  -------------------------------------------------------------------
                         required time                         12.449    
                         arrival time                          -8.013    
  -------------------------------------------------------------------
                         slack                                  4.436    

Slack (MET) :             4.436ns  (required time - arrival time)
  Source:                 Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i_reg[9]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.036ns  (logic 0.580ns (11.516%)  route 4.456ns (88.484%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2768, routed)        1.669     2.977    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y13         FDRE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y13         FDRE (Prop_fdre_C_Q)         0.456     3.433 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/Q
                         net (fo=9, routed)           0.924     4.357    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3[0]
    SLICE_X25Y14         LUT2 (Prop_lut2_I0_O)        0.124     4.481 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i[16]_i_2/O
                         net (fo=263, routed)         3.533     8.013    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/AR[0]
    SLICE_X12Y17         FDCE                                         f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2768, routed)        1.499    12.691    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X12Y17         FDCE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i_reg[9]/C
                         clock pessimism              0.230    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X12Y17         FDCE (Recov_fdce_C_CLR)     -0.319    12.449    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i_reg[9]
  -------------------------------------------------------------------
                         required time                         12.449    
                         arrival time                          -8.013    
  -------------------------------------------------------------------
                         slack                                  4.436    

Slack (MET) :             4.951ns  (required time - arrival time)
  Source:                 Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_i_reg[56]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.404ns  (logic 0.580ns (13.168%)  route 3.824ns (86.832%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.675ns = ( 12.675 - 10.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2768, routed)        1.669     2.977    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y13         FDRE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y13         FDRE (Prop_fdre_C_Q)         0.456     3.433 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/Q
                         net (fo=9, routed)           0.924     4.357    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3[0]
    SLICE_X25Y14         LUT2 (Prop_lut2_I0_O)        0.124     4.481 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i[16]_i_2/O
                         net (fo=263, routed)         2.901     7.381    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/AR[0]
    SLICE_X24Y21         FDCE                                         f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_i_reg[56]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2768, routed)        1.483    12.675    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X24Y21         FDCE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_i_reg[56]/C
                         clock pessimism              0.130    12.805    
                         clock uncertainty           -0.154    12.651    
    SLICE_X24Y21         FDCE (Recov_fdce_C_CLR)     -0.319    12.332    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_i_reg[56]
  -------------------------------------------------------------------
                         required time                         12.332    
                         arrival time                          -7.381    
  -------------------------------------------------------------------
                         slack                                  4.951    

Slack (MET) :             4.951ns  (required time - arrival time)
  Source:                 Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_i_reg[57]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.404ns  (logic 0.580ns (13.168%)  route 3.824ns (86.832%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.675ns = ( 12.675 - 10.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2768, routed)        1.669     2.977    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y13         FDRE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y13         FDRE (Prop_fdre_C_Q)         0.456     3.433 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/Q
                         net (fo=9, routed)           0.924     4.357    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3[0]
    SLICE_X25Y14         LUT2 (Prop_lut2_I0_O)        0.124     4.481 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i[16]_i_2/O
                         net (fo=263, routed)         2.901     7.381    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/AR[0]
    SLICE_X24Y21         FDCE                                         f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_i_reg[57]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2768, routed)        1.483    12.675    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X24Y21         FDCE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_i_reg[57]/C
                         clock pessimism              0.130    12.805    
                         clock uncertainty           -0.154    12.651    
    SLICE_X24Y21         FDCE (Recov_fdce_C_CLR)     -0.319    12.332    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_i_reg[57]
  -------------------------------------------------------------------
                         required time                         12.332    
                         arrival time                          -7.381    
  -------------------------------------------------------------------
                         slack                                  4.951    

Slack (MET) :             4.951ns  (required time - arrival time)
  Source:                 Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_i_reg[58]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.404ns  (logic 0.580ns (13.168%)  route 3.824ns (86.832%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.675ns = ( 12.675 - 10.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2768, routed)        1.669     2.977    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y13         FDRE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y13         FDRE (Prop_fdre_C_Q)         0.456     3.433 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/Q
                         net (fo=9, routed)           0.924     4.357    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3[0]
    SLICE_X25Y14         LUT2 (Prop_lut2_I0_O)        0.124     4.481 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i[16]_i_2/O
                         net (fo=263, routed)         2.901     7.381    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/AR[0]
    SLICE_X24Y21         FDCE                                         f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_i_reg[58]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2768, routed)        1.483    12.675    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X24Y21         FDCE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_i_reg[58]/C
                         clock pessimism              0.130    12.805    
                         clock uncertainty           -0.154    12.651    
    SLICE_X24Y21         FDCE (Recov_fdce_C_CLR)     -0.319    12.332    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_i_reg[58]
  -------------------------------------------------------------------
                         required time                         12.332    
                         arrival time                          -7.381    
  -------------------------------------------------------------------
                         slack                                  4.951    

Slack (MET) :             4.951ns  (required time - arrival time)
  Source:                 Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_i_reg[59]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.404ns  (logic 0.580ns (13.168%)  route 3.824ns (86.832%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.675ns = ( 12.675 - 10.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2768, routed)        1.669     2.977    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y13         FDRE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y13         FDRE (Prop_fdre_C_Q)         0.456     3.433 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/Q
                         net (fo=9, routed)           0.924     4.357    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3[0]
    SLICE_X25Y14         LUT2 (Prop_lut2_I0_O)        0.124     4.481 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i[16]_i_2/O
                         net (fo=263, routed)         2.901     7.381    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/AR[0]
    SLICE_X24Y21         FDCE                                         f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_i_reg[59]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2768, routed)        1.483    12.675    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X24Y21         FDCE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_i_reg[59]/C
                         clock pessimism              0.130    12.805    
                         clock uncertainty           -0.154    12.651    
    SLICE_X24Y21         FDCE (Recov_fdce_C_CLR)     -0.319    12.332    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_i_reg[59]
  -------------------------------------------------------------------
                         required time                         12.332    
                         arrival time                          -7.381    
  -------------------------------------------------------------------
                         slack                                  4.951    

Slack (MET) :             4.963ns  (required time - arrival time)
  Source:                 Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/previous_i_reg[29]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.444ns  (logic 0.580ns (13.051%)  route 3.864ns (86.949%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 12.679 - 10.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2768, routed)        1.669     2.977    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y13         FDRE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y13         FDRE (Prop_fdre_C_Q)         0.456     3.433 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/Q
                         net (fo=9, routed)           0.924     4.357    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3[0]
    SLICE_X25Y14         LUT2 (Prop_lut2_I0_O)        0.124     4.481 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i[16]_i_2/O
                         net (fo=263, routed)         2.940     7.421    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/AR[0]
    SLICE_X17Y22         FDCE                                         f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/previous_i_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2768, routed)        1.486    12.678    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y22         FDCE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/previous_i_reg[29]/C
                         clock pessimism              0.265    12.943    
                         clock uncertainty           -0.154    12.789    
    SLICE_X17Y22         FDCE (Recov_fdce_C_CLR)     -0.405    12.384    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/previous_i_reg[29]
  -------------------------------------------------------------------
                         required time                         12.384    
                         arrival time                          -7.421    
  -------------------------------------------------------------------
                         slack                                  4.963    

Slack (MET) :             4.963ns  (required time - arrival time)
  Source:                 Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/previous_i_reg[30]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.444ns  (logic 0.580ns (13.051%)  route 3.864ns (86.949%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 12.679 - 10.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2768, routed)        1.669     2.977    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y13         FDRE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y13         FDRE (Prop_fdre_C_Q)         0.456     3.433 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/Q
                         net (fo=9, routed)           0.924     4.357    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3[0]
    SLICE_X25Y14         LUT2 (Prop_lut2_I0_O)        0.124     4.481 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i[16]_i_2/O
                         net (fo=263, routed)         2.940     7.421    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/AR[0]
    SLICE_X17Y22         FDCE                                         f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/previous_i_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2768, routed)        1.486    12.678    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y22         FDCE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/previous_i_reg[30]/C
                         clock pessimism              0.265    12.943    
                         clock uncertainty           -0.154    12.789    
    SLICE_X17Y22         FDCE (Recov_fdce_C_CLR)     -0.405    12.384    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/previous_i_reg[30]
  -------------------------------------------------------------------
                         required time                         12.384    
                         arrival time                          -7.421    
  -------------------------------------------------------------------
                         slack                                  4.963    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.533ns  (arrival time - required time)
  Source:                 Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_i_reg[20]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.727ns  (logic 0.186ns (25.601%)  route 0.541ns (74.399%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2768, routed)        0.559     0.900    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y13         FDRE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y13         FDRE (Prop_fdre_C_Q)         0.141     1.041 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/Q
                         net (fo=9, routed)           0.348     1.388    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3[0]
    SLICE_X25Y14         LUT2 (Prop_lut2_I0_O)        0.045     1.433 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i[16]_i_2/O
                         net (fo=263, routed)         0.193     1.626    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/AR[0]
    SLICE_X24Y12         FDCE                                         f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_i_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2768, routed)        0.824     1.194    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X24Y12         FDCE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_i_reg[20]/C
                         clock pessimism             -0.034     1.160    
    SLICE_X24Y12         FDCE (Remov_fdce_C_CLR)     -0.067     1.093    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_i_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.093    
                         arrival time                           1.626    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.533ns  (arrival time - required time)
  Source:                 Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_i_reg[21]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.727ns  (logic 0.186ns (25.601%)  route 0.541ns (74.399%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2768, routed)        0.559     0.900    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y13         FDRE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y13         FDRE (Prop_fdre_C_Q)         0.141     1.041 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/Q
                         net (fo=9, routed)           0.348     1.388    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3[0]
    SLICE_X25Y14         LUT2 (Prop_lut2_I0_O)        0.045     1.433 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i[16]_i_2/O
                         net (fo=263, routed)         0.193     1.626    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/AR[0]
    SLICE_X24Y12         FDCE                                         f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_i_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2768, routed)        0.824     1.194    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X24Y12         FDCE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_i_reg[21]/C
                         clock pessimism             -0.034     1.160    
    SLICE_X24Y12         FDCE (Remov_fdce_C_CLR)     -0.067     1.093    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_i_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.093    
                         arrival time                           1.626    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.533ns  (arrival time - required time)
  Source:                 Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_i_reg[22]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.727ns  (logic 0.186ns (25.601%)  route 0.541ns (74.399%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2768, routed)        0.559     0.900    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y13         FDRE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y13         FDRE (Prop_fdre_C_Q)         0.141     1.041 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/Q
                         net (fo=9, routed)           0.348     1.388    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3[0]
    SLICE_X25Y14         LUT2 (Prop_lut2_I0_O)        0.045     1.433 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i[16]_i_2/O
                         net (fo=263, routed)         0.193     1.626    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/AR[0]
    SLICE_X24Y12         FDCE                                         f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_i_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2768, routed)        0.824     1.194    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X24Y12         FDCE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_i_reg[22]/C
                         clock pessimism             -0.034     1.160    
    SLICE_X24Y12         FDCE (Remov_fdce_C_CLR)     -0.067     1.093    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_i_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.093    
                         arrival time                           1.626    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.533ns  (arrival time - required time)
  Source:                 Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_i_reg[23]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.727ns  (logic 0.186ns (25.601%)  route 0.541ns (74.399%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2768, routed)        0.559     0.900    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y13         FDRE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y13         FDRE (Prop_fdre_C_Q)         0.141     1.041 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/Q
                         net (fo=9, routed)           0.348     1.388    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3[0]
    SLICE_X25Y14         LUT2 (Prop_lut2_I0_O)        0.045     1.433 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i[16]_i_2/O
                         net (fo=263, routed)         0.193     1.626    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/AR[0]
    SLICE_X24Y12         FDCE                                         f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_i_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2768, routed)        0.824     1.194    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X24Y12         FDCE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_i_reg[23]/C
                         clock pessimism             -0.034     1.160    
    SLICE_X24Y12         FDCE (Remov_fdce_C_CLR)     -0.067     1.093    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_i_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.093    
                         arrival time                           1.626    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.595ns  (arrival time - required time)
  Source:                 Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_i_reg[16]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.790ns  (logic 0.186ns (23.536%)  route 0.604ns (76.464%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2768, routed)        0.559     0.900    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y13         FDRE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y13         FDRE (Prop_fdre_C_Q)         0.141     1.041 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/Q
                         net (fo=9, routed)           0.348     1.388    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3[0]
    SLICE_X25Y14         LUT2 (Prop_lut2_I0_O)        0.045     1.433 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i[16]_i_2/O
                         net (fo=263, routed)         0.257     1.690    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/AR[0]
    SLICE_X24Y11         FDCE                                         f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_i_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2768, routed)        0.826     1.196    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X24Y11         FDCE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_i_reg[16]/C
                         clock pessimism             -0.034     1.162    
    SLICE_X24Y11         FDCE (Remov_fdce_C_CLR)     -0.067     1.095    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_i_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.095    
                         arrival time                           1.690    
  -------------------------------------------------------------------
                         slack                                  0.595    

Slack (MET) :             0.595ns  (arrival time - required time)
  Source:                 Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_i_reg[17]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.790ns  (logic 0.186ns (23.536%)  route 0.604ns (76.464%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2768, routed)        0.559     0.900    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y13         FDRE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y13         FDRE (Prop_fdre_C_Q)         0.141     1.041 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/Q
                         net (fo=9, routed)           0.348     1.388    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3[0]
    SLICE_X25Y14         LUT2 (Prop_lut2_I0_O)        0.045     1.433 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i[16]_i_2/O
                         net (fo=263, routed)         0.257     1.690    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/AR[0]
    SLICE_X24Y11         FDCE                                         f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_i_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2768, routed)        0.826     1.196    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X24Y11         FDCE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_i_reg[17]/C
                         clock pessimism             -0.034     1.162    
    SLICE_X24Y11         FDCE (Remov_fdce_C_CLR)     -0.067     1.095    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_i_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.095    
                         arrival time                           1.690    
  -------------------------------------------------------------------
                         slack                                  0.595    

Slack (MET) :             0.595ns  (arrival time - required time)
  Source:                 Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_i_reg[18]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.790ns  (logic 0.186ns (23.536%)  route 0.604ns (76.464%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2768, routed)        0.559     0.900    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y13         FDRE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y13         FDRE (Prop_fdre_C_Q)         0.141     1.041 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/Q
                         net (fo=9, routed)           0.348     1.388    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3[0]
    SLICE_X25Y14         LUT2 (Prop_lut2_I0_O)        0.045     1.433 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i[16]_i_2/O
                         net (fo=263, routed)         0.257     1.690    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/AR[0]
    SLICE_X24Y11         FDCE                                         f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_i_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2768, routed)        0.826     1.196    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X24Y11         FDCE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_i_reg[18]/C
                         clock pessimism             -0.034     1.162    
    SLICE_X24Y11         FDCE (Remov_fdce_C_CLR)     -0.067     1.095    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_i_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.095    
                         arrival time                           1.690    
  -------------------------------------------------------------------
                         slack                                  0.595    

Slack (MET) :             0.595ns  (arrival time - required time)
  Source:                 Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_i_reg[19]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.790ns  (logic 0.186ns (23.536%)  route 0.604ns (76.464%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2768, routed)        0.559     0.900    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y13         FDRE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y13         FDRE (Prop_fdre_C_Q)         0.141     1.041 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/Q
                         net (fo=9, routed)           0.348     1.388    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3[0]
    SLICE_X25Y14         LUT2 (Prop_lut2_I0_O)        0.045     1.433 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i[16]_i_2/O
                         net (fo=263, routed)         0.257     1.690    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/AR[0]
    SLICE_X24Y11         FDCE                                         f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_i_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2768, routed)        0.826     1.196    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X24Y11         FDCE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_i_reg[19]/C
                         clock pessimism             -0.034     1.162    
    SLICE_X24Y11         FDCE (Remov_fdce_C_CLR)     -0.067     1.095    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_i_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.095    
                         arrival time                           1.690    
  -------------------------------------------------------------------
                         slack                                  0.595    

Slack (MET) :             0.676ns  (arrival time - required time)
  Source:                 Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_i_reg[12]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.871ns  (logic 0.186ns (21.344%)  route 0.685ns (78.656%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2768, routed)        0.559     0.900    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y13         FDRE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y13         FDRE (Prop_fdre_C_Q)         0.141     1.041 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/Q
                         net (fo=9, routed)           0.348     1.388    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3[0]
    SLICE_X25Y14         LUT2 (Prop_lut2_I0_O)        0.045     1.433 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i[16]_i_2/O
                         net (fo=263, routed)         0.338     1.771    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/AR[0]
    SLICE_X24Y10         FDCE                                         f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_i_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2768, routed)        0.826     1.196    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X24Y10         FDCE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_i_reg[12]/C
                         clock pessimism             -0.034     1.162    
    SLICE_X24Y10         FDCE (Remov_fdce_C_CLR)     -0.067     1.095    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_i_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.095    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.676    

Slack (MET) :             0.676ns  (arrival time - required time)
  Source:                 Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_i_reg[13]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.871ns  (logic 0.186ns (21.344%)  route 0.685ns (78.656%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2768, routed)        0.559     0.900    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y13         FDRE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y13         FDRE (Prop_fdre_C_Q)         0.141     1.041 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/Q
                         net (fo=9, routed)           0.348     1.388    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3[0]
    SLICE_X25Y14         LUT2 (Prop_lut2_I0_O)        0.045     1.433 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i[16]_i_2/O
                         net (fo=263, routed)         0.338     1.771    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/AR[0]
    SLICE_X24Y10         FDCE                                         f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_i_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2768, routed)        0.826     1.196    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X24Y10         FDCE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_i_reg[13]/C
                         clock pessimism             -0.034     1.162    
    SLICE_X24Y10         FDCE (Remov_fdce_C_CLR)     -0.067     1.095    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_i_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.095    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.676    





