{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1678742932622 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1678742932623 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 13 17:28:52 2023 " "Processing started: Mon Mar 13 17:28:52 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1678742932623 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1678742932623 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off bus -c bus " "Command: quartus_map --read_settings_files=on --write_settings_files=off bus -c bus" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1678742932623 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1678742933141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_mdr.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_mdr.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_MDR " "Found entity 1: mux_MDR" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678742933194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678742933194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider.v 1 1 " "Found 1 design units, including 1 entities, in source file divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 divider " "Found entity 1: divider" {  } { { "divider.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/divider.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678742933196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678742933196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftrightarithmetic.v 1 1 " "Found 1 design units, including 1 entities, in source file shiftrightarithmetic.v" { { "Info" "ISGN_ENTITY_NAME" "1 shiftRightArithmetic " "Found entity 1: shiftRightArithmetic" {  } { { "shiftRightArithmetic.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/shiftRightArithmetic.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678742933199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678742933199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftright.v 1 1 " "Found 1 design units, including 1 entities, in source file shiftright.v" { { "Info" "ISGN_ENTITY_NAME" "1 shiftRight " "Found entity 1: shiftRight" {  } { { "shiftRight.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/shiftRight.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678742933201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678742933201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftleft.v 1 1 " "Found 1 design units, including 1 entities, in source file shiftleft.v" { { "Info" "ISGN_ENTITY_NAME" "1 shiftLeft " "Found entity 1: shiftLeft" {  } { { "shiftLeft.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/shiftLeft.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678742933203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678742933203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rotateright.v 1 1 " "Found 1 design units, including 1 entities, in source file rotateright.v" { { "Info" "ISGN_ENTITY_NAME" "1 rotateRight " "Found entity 1: rotateRight" {  } { { "rotateRight.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/rotateRight.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678742933205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678742933205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rotateleft.v 1 1 " "Found 1 design units, including 1 entities, in source file rotateleft.v" { { "Info" "ISGN_ENTITY_NAME" "1 rotateLeft " "Found entity 1: rotateLeft" {  } { { "rotateLeft.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/rotateLeft.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678742933207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678742933207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "negate.v 1 1 " "Found 1 design units, including 1 entities, in source file negate.v" { { "Info" "ISGN_ENTITY_NAME" "1 Negate " "Found entity 1: Negate" {  } { { "Negate.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/Negate.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678742933210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678742933210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier " "Found entity 1: multiplier" {  } { { "multiplier.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/multiplier.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678742933212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678742933212 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "mux_32_1.v(40) " "Verilog HDL warning at mux_32_1.v(40): extended using \"x\" or \"z\"" {  } { { "mux_32_1.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_32_1.v" 40 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1678742933214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_32_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_32_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_32_1 " "Found entity 1: mux_32_1" {  } { { "mux_32_1.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_32_1.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678742933214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678742933214 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "encoder_32_5.v(41) " "Verilog HDL warning at encoder_32_5.v(41): extended using \"x\" or \"z\"" {  } { { "encoder_32_5.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/encoder_32_5.v" 41 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1678742933216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder_32_5.v 1 1 " "Found 1 design units, including 1 entities, in source file encoder_32_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 encoder_32_5 " "Found entity 1: encoder_32_5" {  } { { "encoder_32_5.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/encoder_32_5.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678742933217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678742933217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus.v 1 1 " "Found 1 design units, including 1 entities, in source file bus.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus " "Found entity 1: bus" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678742933219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678742933219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678742933221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678742933221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678742933223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678742933223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/adder.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678742933227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678742933227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_64_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_64_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_64_bit " "Found entity 1: reg_64_bit" {  } { { "reg_64_bit.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/reg_64_bit.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678742933229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678742933229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not_32_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file not_32_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Not_32_bit " "Found entity 1: Not_32_bit" {  } { { "Not_32_bit.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/Not_32_bit.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678742933232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678742933232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_32_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file or_32_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Or_32_bit " "Found entity 1: Or_32_bit" {  } { { "Or_32_bit.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/Or_32_bit.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678742933234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678742933234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_32_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file and_32_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 And_32_bit " "Found entity 1: And_32_bit" {  } { { "And_32_bit.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/And_32_bit.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678742933237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678742933237 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "bus_tb.v(45) " "Verilog HDL information at bus_tb.v(45): always construct contains both blocking and non-blocking assignments" {  } { { "bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus_tb.v" 45 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1678742933239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file bus_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus_tb " "Found entity 1: bus_tb" {  } { { "bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678742933240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678742933240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_bus_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file and_bus_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_bus_tb " "Found entity 1: and_bus_tb" {  } { { "and_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/and_bus_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678742933243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678742933243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_32_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file pc_32_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc_32_bit " "Found entity 1: pc_32_bit" {  } { { "pc_32_bit.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/pc_32_bit.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678742933245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678742933245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_bus_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file or_bus_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Or_bus_tb " "Found entity 1: Or_bus_tb" {  } { { "Or_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/Or_bus_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678742933248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678742933248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_bus_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file add_bus_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 add_bus_tb " "Found entity 1: add_bus_tb" {  } { { "add_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/add_bus_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678742933251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678742933251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_bus_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file sub_bus_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 sub_bus_tb " "Found entity 1: sub_bus_tb" {  } { { "sub_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/sub_bus_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678742933255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678742933255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mul_bus_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file mul_bus_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 mul_bus_tb " "Found entity 1: mul_bus_tb" {  } { { "mul_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mul_bus_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678742933259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678742933259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_bus_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file div_bus_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 div_bus_tb " "Found entity 1: div_bus_tb" {  } { { "div_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/div_bus_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678742933262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678742933262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shr_bus_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file shr_bus_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 shr_bus_tb " "Found entity 1: shr_bus_tb" {  } { { "shr_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/shr_bus_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678742933266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678742933266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shra_bus_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file shra_bus_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 shra_bus_tb " "Found entity 1: shra_bus_tb" {  } { { "shra_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/shra_bus_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678742933271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678742933271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shl_bus_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file shl_bus_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 shl_bus_tb " "Found entity 1: shl_bus_tb" {  } { { "shl_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/shl_bus_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678742933274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678742933274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ror_bus_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file ror_bus_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ror_bus_tb " "Found entity 1: ror_bus_tb" {  } { { "ror_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/ror_bus_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678742933276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678742933276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rol_bus_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file rol_bus_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 rol_bus_tb " "Found entity 1: rol_bus_tb" {  } { { "rol_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/rol_bus_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678742933278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678742933278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neg_bus_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file neg_bus_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 neg_bus_tb " "Found entity 1: neg_bus_tb" {  } { { "neg_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/neg_bus_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678742933281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678742933281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not_bus_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file not_bus_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 not_bus_tb " "Found entity 1: not_bus_tb" {  } { { "not_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/not_bus_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678742933283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678742933283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 Ram " "Found entity 1: Ram" {  } { { "Ram.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/Ram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678742933286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678742933286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "select_encode.v 1 1 " "Found 1 design units, including 1 entities, in source file select_encode.v" { { "Info" "ISGN_ENTITY_NAME" "1 select_encode " "Found entity 1: select_encode" {  } { { "select_encode.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/select_encode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678742933289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678742933289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zero_register.v 1 1 " "Found 1 design units, including 1 entities, in source file zero_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 zero_register " "Found entity 1: zero_register" {  } { { "zero_register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/zero_register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678742933291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678742933291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "con_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file con_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 CON_FF " "Found entity 1: CON_FF" {  } { { "CON_FF.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/CON_FF.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678742933293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678742933293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_flip_flop.v 1 1 " "Found 1 design units, including 1 entities, in source file d_flip_flop.v" { { "Info" "ISGN_ENTITY_NAME" "1 d_flip_flop " "Found entity 1: d_flip_flop" {  } { { "d_flip_flop.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/d_flip_flop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678742933295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678742933295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_2_4.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder_2_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_2_4 " "Found entity 1: decoder_2_4" {  } { { "decoder_2_4.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/decoder_2_4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678742933297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678742933297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_4_16.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder_4_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_4_16 " "Found entity 1: decoder_4_16" {  } { { "decoder_4_16.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/decoder_4_16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678742933300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678742933300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ld_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file ld_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ld_tb " "Found entity 1: ld_tb" {  } { { "ld_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/ld_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678742933302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678742933302 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Mdatain bus.v(47) " "Verilog HDL Implicit Net warning at bus.v(47): created implicit net for \"Mdatain\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 47 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933303 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MDR_mux_out bus.v(47) " "Verilog HDL Implicit Net warning at bus.v(47): created implicit net for \"MDR_mux_out\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 47 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933303 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clear bus_tb.v(21) " "Verilog HDL Implicit Net warning at bus_tb.v(21): created implicit net for \"clear\"" {  } { { "bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus_tb.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933303 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R0in bus_tb.v(21) " "Verilog HDL Implicit Net warning at bus_tb.v(21): created implicit net for \"R0in\"" {  } { { "bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus_tb.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933303 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R4in bus_tb.v(21) " "Verilog HDL Implicit Net warning at bus_tb.v(21): created implicit net for \"R4in\"" {  } { { "bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus_tb.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933303 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R5in bus_tb.v(21) " "Verilog HDL Implicit Net warning at bus_tb.v(21): created implicit net for \"R5in\"" {  } { { "bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus_tb.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933303 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R6in bus_tb.v(21) " "Verilog HDL Implicit Net warning at bus_tb.v(21): created implicit net for \"R6in\"" {  } { { "bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus_tb.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933303 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R7in bus_tb.v(21) " "Verilog HDL Implicit Net warning at bus_tb.v(21): created implicit net for \"R7in\"" {  } { { "bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus_tb.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933303 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R8in bus_tb.v(21) " "Verilog HDL Implicit Net warning at bus_tb.v(21): created implicit net for \"R8in\"" {  } { { "bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus_tb.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933303 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R9in bus_tb.v(21) " "Verilog HDL Implicit Net warning at bus_tb.v(21): created implicit net for \"R9in\"" {  } { { "bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus_tb.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933303 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R10in bus_tb.v(22) " "Verilog HDL Implicit Net warning at bus_tb.v(22): created implicit net for \"R10in\"" {  } { { "bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus_tb.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933304 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R11in bus_tb.v(22) " "Verilog HDL Implicit Net warning at bus_tb.v(22): created implicit net for \"R11in\"" {  } { { "bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus_tb.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933304 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R12in bus_tb.v(22) " "Verilog HDL Implicit Net warning at bus_tb.v(22): created implicit net for \"R12in\"" {  } { { "bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus_tb.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933304 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R13in bus_tb.v(22) " "Verilog HDL Implicit Net warning at bus_tb.v(22): created implicit net for \"R13in\"" {  } { { "bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus_tb.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933304 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R14in bus_tb.v(22) " "Verilog HDL Implicit Net warning at bus_tb.v(22): created implicit net for \"R14in\"" {  } { { "bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus_tb.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933304 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R15in bus_tb.v(22) " "Verilog HDL Implicit Net warning at bus_tb.v(22): created implicit net for \"R15in\"" {  } { { "bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus_tb.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933304 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "HIin bus_tb.v(22) " "Verilog HDL Implicit Net warning at bus_tb.v(22): created implicit net for \"HIin\"" {  } { { "bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus_tb.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933304 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LOin bus_tb.v(22) " "Verilog HDL Implicit Net warning at bus_tb.v(22): created implicit net for \"LOin\"" {  } { { "bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus_tb.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933304 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Zhighin bus_tb.v(22) " "Verilog HDL Implicit Net warning at bus_tb.v(22): created implicit net for \"Zhighin\"" {  } { { "bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus_tb.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933304 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "OutPortin bus_tb.v(23) " "Verilog HDL Implicit Net warning at bus_tb.v(23): created implicit net for \"OutPortin\"" {  } { { "bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus_tb.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933304 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Cin bus_tb.v(23) " "Verilog HDL Implicit Net warning at bus_tb.v(23): created implicit net for \"Cin\"" {  } { { "bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus_tb.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933304 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Zin bus_tb.v(23) " "Verilog HDL Implicit Net warning at bus_tb.v(23): created implicit net for \"Zin\"" {  } { { "bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus_tb.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933304 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clear and_bus_tb.v(21) " "Verilog HDL Implicit Net warning at and_bus_tb.v(21): created implicit net for \"clear\"" {  } { { "and_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/and_bus_tb.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933304 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R0in and_bus_tb.v(21) " "Verilog HDL Implicit Net warning at and_bus_tb.v(21): created implicit net for \"R0in\"" {  } { { "and_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/and_bus_tb.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933304 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R4in and_bus_tb.v(21) " "Verilog HDL Implicit Net warning at and_bus_tb.v(21): created implicit net for \"R4in\"" {  } { { "and_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/and_bus_tb.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933304 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R5in and_bus_tb.v(21) " "Verilog HDL Implicit Net warning at and_bus_tb.v(21): created implicit net for \"R5in\"" {  } { { "and_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/and_bus_tb.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933304 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R6in and_bus_tb.v(21) " "Verilog HDL Implicit Net warning at and_bus_tb.v(21): created implicit net for \"R6in\"" {  } { { "and_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/and_bus_tb.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933304 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R7in and_bus_tb.v(21) " "Verilog HDL Implicit Net warning at and_bus_tb.v(21): created implicit net for \"R7in\"" {  } { { "and_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/and_bus_tb.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933305 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R8in and_bus_tb.v(21) " "Verilog HDL Implicit Net warning at and_bus_tb.v(21): created implicit net for \"R8in\"" {  } { { "and_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/and_bus_tb.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933305 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R9in and_bus_tb.v(21) " "Verilog HDL Implicit Net warning at and_bus_tb.v(21): created implicit net for \"R9in\"" {  } { { "and_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/and_bus_tb.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933305 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R10in and_bus_tb.v(22) " "Verilog HDL Implicit Net warning at and_bus_tb.v(22): created implicit net for \"R10in\"" {  } { { "and_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/and_bus_tb.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933305 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R11in and_bus_tb.v(22) " "Verilog HDL Implicit Net warning at and_bus_tb.v(22): created implicit net for \"R11in\"" {  } { { "and_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/and_bus_tb.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933305 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R12in and_bus_tb.v(22) " "Verilog HDL Implicit Net warning at and_bus_tb.v(22): created implicit net for \"R12in\"" {  } { { "and_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/and_bus_tb.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933305 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R13in and_bus_tb.v(22) " "Verilog HDL Implicit Net warning at and_bus_tb.v(22): created implicit net for \"R13in\"" {  } { { "and_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/and_bus_tb.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933305 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R14in and_bus_tb.v(22) " "Verilog HDL Implicit Net warning at and_bus_tb.v(22): created implicit net for \"R14in\"" {  } { { "and_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/and_bus_tb.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933305 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R15in and_bus_tb.v(22) " "Verilog HDL Implicit Net warning at and_bus_tb.v(22): created implicit net for \"R15in\"" {  } { { "and_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/and_bus_tb.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933305 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "HIin and_bus_tb.v(22) " "Verilog HDL Implicit Net warning at and_bus_tb.v(22): created implicit net for \"HIin\"" {  } { { "and_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/and_bus_tb.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933305 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LOin and_bus_tb.v(22) " "Verilog HDL Implicit Net warning at and_bus_tb.v(22): created implicit net for \"LOin\"" {  } { { "and_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/and_bus_tb.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933305 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Zhighin and_bus_tb.v(22) " "Verilog HDL Implicit Net warning at and_bus_tb.v(22): created implicit net for \"Zhighin\"" {  } { { "and_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/and_bus_tb.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933305 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "OutPortin and_bus_tb.v(23) " "Verilog HDL Implicit Net warning at and_bus_tb.v(23): created implicit net for \"OutPortin\"" {  } { { "and_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/and_bus_tb.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933305 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Cin and_bus_tb.v(23) " "Verilog HDL Implicit Net warning at and_bus_tb.v(23): created implicit net for \"Cin\"" {  } { { "and_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/and_bus_tb.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933305 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clear Or_bus_tb.v(19) " "Verilog HDL Implicit Net warning at Or_bus_tb.v(19): created implicit net for \"clear\"" {  } { { "Or_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/Or_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933305 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R0in Or_bus_tb.v(19) " "Verilog HDL Implicit Net warning at Or_bus_tb.v(19): created implicit net for \"R0in\"" {  } { { "Or_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/Or_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933306 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R4in Or_bus_tb.v(19) " "Verilog HDL Implicit Net warning at Or_bus_tb.v(19): created implicit net for \"R4in\"" {  } { { "Or_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/Or_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933306 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R5in Or_bus_tb.v(19) " "Verilog HDL Implicit Net warning at Or_bus_tb.v(19): created implicit net for \"R5in\"" {  } { { "Or_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/Or_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933306 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R6in Or_bus_tb.v(19) " "Verilog HDL Implicit Net warning at Or_bus_tb.v(19): created implicit net for \"R6in\"" {  } { { "Or_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/Or_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933306 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R7in Or_bus_tb.v(19) " "Verilog HDL Implicit Net warning at Or_bus_tb.v(19): created implicit net for \"R7in\"" {  } { { "Or_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/Or_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933306 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R8in Or_bus_tb.v(19) " "Verilog HDL Implicit Net warning at Or_bus_tb.v(19): created implicit net for \"R8in\"" {  } { { "Or_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/Or_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933306 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R9in Or_bus_tb.v(19) " "Verilog HDL Implicit Net warning at Or_bus_tb.v(19): created implicit net for \"R9in\"" {  } { { "Or_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/Or_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933306 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R10in Or_bus_tb.v(20) " "Verilog HDL Implicit Net warning at Or_bus_tb.v(20): created implicit net for \"R10in\"" {  } { { "Or_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/Or_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933306 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R11in Or_bus_tb.v(20) " "Verilog HDL Implicit Net warning at Or_bus_tb.v(20): created implicit net for \"R11in\"" {  } { { "Or_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/Or_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933306 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R12in Or_bus_tb.v(20) " "Verilog HDL Implicit Net warning at Or_bus_tb.v(20): created implicit net for \"R12in\"" {  } { { "Or_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/Or_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933306 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R13in Or_bus_tb.v(20) " "Verilog HDL Implicit Net warning at Or_bus_tb.v(20): created implicit net for \"R13in\"" {  } { { "Or_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/Or_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933306 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R14in Or_bus_tb.v(20) " "Verilog HDL Implicit Net warning at Or_bus_tb.v(20): created implicit net for \"R14in\"" {  } { { "Or_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/Or_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933306 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R15in Or_bus_tb.v(20) " "Verilog HDL Implicit Net warning at Or_bus_tb.v(20): created implicit net for \"R15in\"" {  } { { "Or_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/Or_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933306 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "HIin Or_bus_tb.v(20) " "Verilog HDL Implicit Net warning at Or_bus_tb.v(20): created implicit net for \"HIin\"" {  } { { "Or_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/Or_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933306 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LOin Or_bus_tb.v(20) " "Verilog HDL Implicit Net warning at Or_bus_tb.v(20): created implicit net for \"LOin\"" {  } { { "Or_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/Or_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933306 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Zhighin Or_bus_tb.v(20) " "Verilog HDL Implicit Net warning at Or_bus_tb.v(20): created implicit net for \"Zhighin\"" {  } { { "Or_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/Or_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933306 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "OutPortin Or_bus_tb.v(21) " "Verilog HDL Implicit Net warning at Or_bus_tb.v(21): created implicit net for \"OutPortin\"" {  } { { "Or_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/Or_bus_tb.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933306 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Cin Or_bus_tb.v(21) " "Verilog HDL Implicit Net warning at Or_bus_tb.v(21): created implicit net for \"Cin\"" {  } { { "Or_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/Or_bus_tb.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933306 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clear add_bus_tb.v(19) " "Verilog HDL Implicit Net warning at add_bus_tb.v(19): created implicit net for \"clear\"" {  } { { "add_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/add_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933307 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R1in add_bus_tb.v(19) " "Verilog HDL Implicit Net warning at add_bus_tb.v(19): created implicit net for \"R1in\"" {  } { { "add_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/add_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933307 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R2in add_bus_tb.v(19) " "Verilog HDL Implicit Net warning at add_bus_tb.v(19): created implicit net for \"R2in\"" {  } { { "add_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/add_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933307 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R3in add_bus_tb.v(19) " "Verilog HDL Implicit Net warning at add_bus_tb.v(19): created implicit net for \"R3in\"" {  } { { "add_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/add_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933307 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R6in add_bus_tb.v(19) " "Verilog HDL Implicit Net warning at add_bus_tb.v(19): created implicit net for \"R6in\"" {  } { { "add_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/add_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933307 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R7in add_bus_tb.v(19) " "Verilog HDL Implicit Net warning at add_bus_tb.v(19): created implicit net for \"R7in\"" {  } { { "add_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/add_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933307 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R8in add_bus_tb.v(19) " "Verilog HDL Implicit Net warning at add_bus_tb.v(19): created implicit net for \"R8in\"" {  } { { "add_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/add_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933307 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R9in add_bus_tb.v(19) " "Verilog HDL Implicit Net warning at add_bus_tb.v(19): created implicit net for \"R9in\"" {  } { { "add_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/add_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933307 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R10in add_bus_tb.v(20) " "Verilog HDL Implicit Net warning at add_bus_tb.v(20): created implicit net for \"R10in\"" {  } { { "add_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/add_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933307 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R11in add_bus_tb.v(20) " "Verilog HDL Implicit Net warning at add_bus_tb.v(20): created implicit net for \"R11in\"" {  } { { "add_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/add_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933307 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R12in add_bus_tb.v(20) " "Verilog HDL Implicit Net warning at add_bus_tb.v(20): created implicit net for \"R12in\"" {  } { { "add_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/add_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933307 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R13in add_bus_tb.v(20) " "Verilog HDL Implicit Net warning at add_bus_tb.v(20): created implicit net for \"R13in\"" {  } { { "add_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/add_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933307 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R14in add_bus_tb.v(20) " "Verilog HDL Implicit Net warning at add_bus_tb.v(20): created implicit net for \"R14in\"" {  } { { "add_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/add_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933307 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R15in add_bus_tb.v(20) " "Verilog HDL Implicit Net warning at add_bus_tb.v(20): created implicit net for \"R15in\"" {  } { { "add_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/add_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933307 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "HIin add_bus_tb.v(20) " "Verilog HDL Implicit Net warning at add_bus_tb.v(20): created implicit net for \"HIin\"" {  } { { "add_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/add_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933307 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LOin add_bus_tb.v(20) " "Verilog HDL Implicit Net warning at add_bus_tb.v(20): created implicit net for \"LOin\"" {  } { { "add_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/add_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933307 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Zhighin add_bus_tb.v(20) " "Verilog HDL Implicit Net warning at add_bus_tb.v(20): created implicit net for \"Zhighin\"" {  } { { "add_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/add_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933307 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "OutPortin add_bus_tb.v(21) " "Verilog HDL Implicit Net warning at add_bus_tb.v(21): created implicit net for \"OutPortin\"" {  } { { "add_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/add_bus_tb.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933307 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Cin add_bus_tb.v(21) " "Verilog HDL Implicit Net warning at add_bus_tb.v(21): created implicit net for \"Cin\"" {  } { { "add_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/add_bus_tb.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933308 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clear sub_bus_tb.v(19) " "Verilog HDL Implicit Net warning at sub_bus_tb.v(19): created implicit net for \"clear\"" {  } { { "sub_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/sub_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933308 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R1in sub_bus_tb.v(19) " "Verilog HDL Implicit Net warning at sub_bus_tb.v(19): created implicit net for \"R1in\"" {  } { { "sub_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/sub_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933308 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R2in sub_bus_tb.v(19) " "Verilog HDL Implicit Net warning at sub_bus_tb.v(19): created implicit net for \"R2in\"" {  } { { "sub_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/sub_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933308 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R3in sub_bus_tb.v(19) " "Verilog HDL Implicit Net warning at sub_bus_tb.v(19): created implicit net for \"R3in\"" {  } { { "sub_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/sub_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933308 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R6in sub_bus_tb.v(19) " "Verilog HDL Implicit Net warning at sub_bus_tb.v(19): created implicit net for \"R6in\"" {  } { { "sub_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/sub_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933308 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R7in sub_bus_tb.v(19) " "Verilog HDL Implicit Net warning at sub_bus_tb.v(19): created implicit net for \"R7in\"" {  } { { "sub_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/sub_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933308 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R8in sub_bus_tb.v(19) " "Verilog HDL Implicit Net warning at sub_bus_tb.v(19): created implicit net for \"R8in\"" {  } { { "sub_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/sub_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933308 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R9in sub_bus_tb.v(19) " "Verilog HDL Implicit Net warning at sub_bus_tb.v(19): created implicit net for \"R9in\"" {  } { { "sub_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/sub_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933308 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R10in sub_bus_tb.v(20) " "Verilog HDL Implicit Net warning at sub_bus_tb.v(20): created implicit net for \"R10in\"" {  } { { "sub_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/sub_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933308 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R11in sub_bus_tb.v(20) " "Verilog HDL Implicit Net warning at sub_bus_tb.v(20): created implicit net for \"R11in\"" {  } { { "sub_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/sub_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933308 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R12in sub_bus_tb.v(20) " "Verilog HDL Implicit Net warning at sub_bus_tb.v(20): created implicit net for \"R12in\"" {  } { { "sub_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/sub_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933308 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R13in sub_bus_tb.v(20) " "Verilog HDL Implicit Net warning at sub_bus_tb.v(20): created implicit net for \"R13in\"" {  } { { "sub_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/sub_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933308 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R14in sub_bus_tb.v(20) " "Verilog HDL Implicit Net warning at sub_bus_tb.v(20): created implicit net for \"R14in\"" {  } { { "sub_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/sub_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933308 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R15in sub_bus_tb.v(20) " "Verilog HDL Implicit Net warning at sub_bus_tb.v(20): created implicit net for \"R15in\"" {  } { { "sub_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/sub_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933308 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "HIin sub_bus_tb.v(20) " "Verilog HDL Implicit Net warning at sub_bus_tb.v(20): created implicit net for \"HIin\"" {  } { { "sub_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/sub_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933308 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LOin sub_bus_tb.v(20) " "Verilog HDL Implicit Net warning at sub_bus_tb.v(20): created implicit net for \"LOin\"" {  } { { "sub_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/sub_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933308 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Zhighin sub_bus_tb.v(20) " "Verilog HDL Implicit Net warning at sub_bus_tb.v(20): created implicit net for \"Zhighin\"" {  } { { "sub_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/sub_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933308 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "OutPortin sub_bus_tb.v(21) " "Verilog HDL Implicit Net warning at sub_bus_tb.v(21): created implicit net for \"OutPortin\"" {  } { { "sub_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/sub_bus_tb.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933308 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Cin sub_bus_tb.v(21) " "Verilog HDL Implicit Net warning at sub_bus_tb.v(21): created implicit net for \"Cin\"" {  } { { "sub_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/sub_bus_tb.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933309 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clear mul_bus_tb.v(19) " "Verilog HDL Implicit Net warning at mul_bus_tb.v(19): created implicit net for \"clear\"" {  } { { "mul_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mul_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933309 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R0in mul_bus_tb.v(19) " "Verilog HDL Implicit Net warning at mul_bus_tb.v(19): created implicit net for \"R0in\"" {  } { { "mul_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mul_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933309 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R1in mul_bus_tb.v(19) " "Verilog HDL Implicit Net warning at mul_bus_tb.v(19): created implicit net for \"R1in\"" {  } { { "mul_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mul_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933309 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R2in mul_bus_tb.v(19) " "Verilog HDL Implicit Net warning at mul_bus_tb.v(19): created implicit net for \"R2in\"" {  } { { "mul_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mul_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933309 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R3in mul_bus_tb.v(19) " "Verilog HDL Implicit Net warning at mul_bus_tb.v(19): created implicit net for \"R3in\"" {  } { { "mul_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mul_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933309 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R4in mul_bus_tb.v(19) " "Verilog HDL Implicit Net warning at mul_bus_tb.v(19): created implicit net for \"R4in\"" {  } { { "mul_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mul_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933309 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R5in mul_bus_tb.v(19) " "Verilog HDL Implicit Net warning at mul_bus_tb.v(19): created implicit net for \"R5in\"" {  } { { "mul_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mul_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933309 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R8in mul_bus_tb.v(19) " "Verilog HDL Implicit Net warning at mul_bus_tb.v(19): created implicit net for \"R8in\"" {  } { { "mul_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mul_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933309 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R9in mul_bus_tb.v(19) " "Verilog HDL Implicit Net warning at mul_bus_tb.v(19): created implicit net for \"R9in\"" {  } { { "mul_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mul_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933309 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R10in mul_bus_tb.v(20) " "Verilog HDL Implicit Net warning at mul_bus_tb.v(20): created implicit net for \"R10in\"" {  } { { "mul_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mul_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933309 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R11in mul_bus_tb.v(20) " "Verilog HDL Implicit Net warning at mul_bus_tb.v(20): created implicit net for \"R11in\"" {  } { { "mul_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mul_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933309 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R12in mul_bus_tb.v(20) " "Verilog HDL Implicit Net warning at mul_bus_tb.v(20): created implicit net for \"R12in\"" {  } { { "mul_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mul_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933309 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R13in mul_bus_tb.v(20) " "Verilog HDL Implicit Net warning at mul_bus_tb.v(20): created implicit net for \"R13in\"" {  } { { "mul_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mul_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933309 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R14in mul_bus_tb.v(20) " "Verilog HDL Implicit Net warning at mul_bus_tb.v(20): created implicit net for \"R14in\"" {  } { { "mul_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mul_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933309 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R15in mul_bus_tb.v(20) " "Verilog HDL Implicit Net warning at mul_bus_tb.v(20): created implicit net for \"R15in\"" {  } { { "mul_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mul_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933309 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "OutPortin mul_bus_tb.v(21) " "Verilog HDL Implicit Net warning at mul_bus_tb.v(21): created implicit net for \"OutPortin\"" {  } { { "mul_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mul_bus_tb.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933309 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Cin mul_bus_tb.v(21) " "Verilog HDL Implicit Net warning at mul_bus_tb.v(21): created implicit net for \"Cin\"" {  } { { "mul_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mul_bus_tb.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933309 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clear div_bus_tb.v(19) " "Verilog HDL Implicit Net warning at div_bus_tb.v(19): created implicit net for \"clear\"" {  } { { "div_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/div_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933309 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R0in div_bus_tb.v(19) " "Verilog HDL Implicit Net warning at div_bus_tb.v(19): created implicit net for \"R0in\"" {  } { { "div_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/div_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933310 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R1in div_bus_tb.v(19) " "Verilog HDL Implicit Net warning at div_bus_tb.v(19): created implicit net for \"R1in\"" {  } { { "div_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/div_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933310 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R2in div_bus_tb.v(19) " "Verilog HDL Implicit Net warning at div_bus_tb.v(19): created implicit net for \"R2in\"" {  } { { "div_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/div_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933310 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R3in div_bus_tb.v(19) " "Verilog HDL Implicit Net warning at div_bus_tb.v(19): created implicit net for \"R3in\"" {  } { { "div_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/div_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933310 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R4in div_bus_tb.v(19) " "Verilog HDL Implicit Net warning at div_bus_tb.v(19): created implicit net for \"R4in\"" {  } { { "div_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/div_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933310 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R5in div_bus_tb.v(19) " "Verilog HDL Implicit Net warning at div_bus_tb.v(19): created implicit net for \"R5in\"" {  } { { "div_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/div_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933310 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R8in div_bus_tb.v(19) " "Verilog HDL Implicit Net warning at div_bus_tb.v(19): created implicit net for \"R8in\"" {  } { { "div_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/div_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933310 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R9in div_bus_tb.v(19) " "Verilog HDL Implicit Net warning at div_bus_tb.v(19): created implicit net for \"R9in\"" {  } { { "div_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/div_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933310 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R10in div_bus_tb.v(20) " "Verilog HDL Implicit Net warning at div_bus_tb.v(20): created implicit net for \"R10in\"" {  } { { "div_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/div_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933310 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R11in div_bus_tb.v(20) " "Verilog HDL Implicit Net warning at div_bus_tb.v(20): created implicit net for \"R11in\"" {  } { { "div_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/div_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933310 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R12in div_bus_tb.v(20) " "Verilog HDL Implicit Net warning at div_bus_tb.v(20): created implicit net for \"R12in\"" {  } { { "div_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/div_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933310 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R13in div_bus_tb.v(20) " "Verilog HDL Implicit Net warning at div_bus_tb.v(20): created implicit net for \"R13in\"" {  } { { "div_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/div_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933310 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R14in div_bus_tb.v(20) " "Verilog HDL Implicit Net warning at div_bus_tb.v(20): created implicit net for \"R14in\"" {  } { { "div_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/div_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933310 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R15in div_bus_tb.v(20) " "Verilog HDL Implicit Net warning at div_bus_tb.v(20): created implicit net for \"R15in\"" {  } { { "div_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/div_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933310 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "OutPortin div_bus_tb.v(21) " "Verilog HDL Implicit Net warning at div_bus_tb.v(21): created implicit net for \"OutPortin\"" {  } { { "div_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/div_bus_tb.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933310 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Cin div_bus_tb.v(21) " "Verilog HDL Implicit Net warning at div_bus_tb.v(21): created implicit net for \"Cin\"" {  } { { "div_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/div_bus_tb.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933310 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clear shr_bus_tb.v(19) " "Verilog HDL Implicit Net warning at shr_bus_tb.v(19): created implicit net for \"clear\"" {  } { { "shr_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/shr_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933310 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R0in shr_bus_tb.v(19) " "Verilog HDL Implicit Net warning at shr_bus_tb.v(19): created implicit net for \"R0in\"" {  } { { "shr_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/shr_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933310 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R2in shr_bus_tb.v(19) " "Verilog HDL Implicit Net warning at shr_bus_tb.v(19): created implicit net for \"R2in\"" {  } { { "shr_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/shr_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933310 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R4in shr_bus_tb.v(19) " "Verilog HDL Implicit Net warning at shr_bus_tb.v(19): created implicit net for \"R4in\"" {  } { { "shr_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/shr_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933311 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R6in shr_bus_tb.v(19) " "Verilog HDL Implicit Net warning at shr_bus_tb.v(19): created implicit net for \"R6in\"" {  } { { "shr_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/shr_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933311 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R7in shr_bus_tb.v(19) " "Verilog HDL Implicit Net warning at shr_bus_tb.v(19): created implicit net for \"R7in\"" {  } { { "shr_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/shr_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933311 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R8in shr_bus_tb.v(19) " "Verilog HDL Implicit Net warning at shr_bus_tb.v(19): created implicit net for \"R8in\"" {  } { { "shr_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/shr_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933311 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R9in shr_bus_tb.v(19) " "Verilog HDL Implicit Net warning at shr_bus_tb.v(19): created implicit net for \"R9in\"" {  } { { "shr_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/shr_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933311 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R10in shr_bus_tb.v(20) " "Verilog HDL Implicit Net warning at shr_bus_tb.v(20): created implicit net for \"R10in\"" {  } { { "shr_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/shr_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933311 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R11in shr_bus_tb.v(20) " "Verilog HDL Implicit Net warning at shr_bus_tb.v(20): created implicit net for \"R11in\"" {  } { { "shr_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/shr_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933311 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R12in shr_bus_tb.v(20) " "Verilog HDL Implicit Net warning at shr_bus_tb.v(20): created implicit net for \"R12in\"" {  } { { "shr_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/shr_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933311 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R13in shr_bus_tb.v(20) " "Verilog HDL Implicit Net warning at shr_bus_tb.v(20): created implicit net for \"R13in\"" {  } { { "shr_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/shr_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933311 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R14in shr_bus_tb.v(20) " "Verilog HDL Implicit Net warning at shr_bus_tb.v(20): created implicit net for \"R14in\"" {  } { { "shr_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/shr_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933311 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R15in shr_bus_tb.v(20) " "Verilog HDL Implicit Net warning at shr_bus_tb.v(20): created implicit net for \"R15in\"" {  } { { "shr_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/shr_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933311 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "HIin shr_bus_tb.v(20) " "Verilog HDL Implicit Net warning at shr_bus_tb.v(20): created implicit net for \"HIin\"" {  } { { "shr_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/shr_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933311 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LOin shr_bus_tb.v(20) " "Verilog HDL Implicit Net warning at shr_bus_tb.v(20): created implicit net for \"LOin\"" {  } { { "shr_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/shr_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933311 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Zhighin shr_bus_tb.v(20) " "Verilog HDL Implicit Net warning at shr_bus_tb.v(20): created implicit net for \"Zhighin\"" {  } { { "shr_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/shr_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933311 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "OutPortin shr_bus_tb.v(21) " "Verilog HDL Implicit Net warning at shr_bus_tb.v(21): created implicit net for \"OutPortin\"" {  } { { "shr_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/shr_bus_tb.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933311 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Cin shr_bus_tb.v(21) " "Verilog HDL Implicit Net warning at shr_bus_tb.v(21): created implicit net for \"Cin\"" {  } { { "shr_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/shr_bus_tb.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933311 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clear shra_bus_tb.v(19) " "Verilog HDL Implicit Net warning at shra_bus_tb.v(19): created implicit net for \"clear\"" {  } { { "shra_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/shra_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933311 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R0in shra_bus_tb.v(19) " "Verilog HDL Implicit Net warning at shra_bus_tb.v(19): created implicit net for \"R0in\"" {  } { { "shra_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/shra_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933311 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R2in shra_bus_tb.v(19) " "Verilog HDL Implicit Net warning at shra_bus_tb.v(19): created implicit net for \"R2in\"" {  } { { "shra_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/shra_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933311 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R4in shra_bus_tb.v(19) " "Verilog HDL Implicit Net warning at shra_bus_tb.v(19): created implicit net for \"R4in\"" {  } { { "shra_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/shra_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933312 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R6in shra_bus_tb.v(19) " "Verilog HDL Implicit Net warning at shra_bus_tb.v(19): created implicit net for \"R6in\"" {  } { { "shra_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/shra_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933312 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R7in shra_bus_tb.v(19) " "Verilog HDL Implicit Net warning at shra_bus_tb.v(19): created implicit net for \"R7in\"" {  } { { "shra_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/shra_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933312 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R8in shra_bus_tb.v(19) " "Verilog HDL Implicit Net warning at shra_bus_tb.v(19): created implicit net for \"R8in\"" {  } { { "shra_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/shra_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933312 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R9in shra_bus_tb.v(19) " "Verilog HDL Implicit Net warning at shra_bus_tb.v(19): created implicit net for \"R9in\"" {  } { { "shra_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/shra_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933312 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R10in shra_bus_tb.v(20) " "Verilog HDL Implicit Net warning at shra_bus_tb.v(20): created implicit net for \"R10in\"" {  } { { "shra_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/shra_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933312 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R11in shra_bus_tb.v(20) " "Verilog HDL Implicit Net warning at shra_bus_tb.v(20): created implicit net for \"R11in\"" {  } { { "shra_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/shra_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933312 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R12in shra_bus_tb.v(20) " "Verilog HDL Implicit Net warning at shra_bus_tb.v(20): created implicit net for \"R12in\"" {  } { { "shra_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/shra_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933312 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R13in shra_bus_tb.v(20) " "Verilog HDL Implicit Net warning at shra_bus_tb.v(20): created implicit net for \"R13in\"" {  } { { "shra_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/shra_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933312 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R14in shra_bus_tb.v(20) " "Verilog HDL Implicit Net warning at shra_bus_tb.v(20): created implicit net for \"R14in\"" {  } { { "shra_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/shra_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933312 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R15in shra_bus_tb.v(20) " "Verilog HDL Implicit Net warning at shra_bus_tb.v(20): created implicit net for \"R15in\"" {  } { { "shra_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/shra_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933312 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "HIin shra_bus_tb.v(20) " "Verilog HDL Implicit Net warning at shra_bus_tb.v(20): created implicit net for \"HIin\"" {  } { { "shra_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/shra_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933312 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LOin shra_bus_tb.v(20) " "Verilog HDL Implicit Net warning at shra_bus_tb.v(20): created implicit net for \"LOin\"" {  } { { "shra_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/shra_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933312 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Zhighin shra_bus_tb.v(20) " "Verilog HDL Implicit Net warning at shra_bus_tb.v(20): created implicit net for \"Zhighin\"" {  } { { "shra_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/shra_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933312 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "OutPortin shra_bus_tb.v(21) " "Verilog HDL Implicit Net warning at shra_bus_tb.v(21): created implicit net for \"OutPortin\"" {  } { { "shra_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/shra_bus_tb.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933312 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Cin shra_bus_tb.v(21) " "Verilog HDL Implicit Net warning at shra_bus_tb.v(21): created implicit net for \"Cin\"" {  } { { "shra_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/shra_bus_tb.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933312 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clear shl_bus_tb.v(19) " "Verilog HDL Implicit Net warning at shl_bus_tb.v(19): created implicit net for \"clear\"" {  } { { "shl_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/shl_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933312 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R0in shl_bus_tb.v(19) " "Verilog HDL Implicit Net warning at shl_bus_tb.v(19): created implicit net for \"R0in\"" {  } { { "shl_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/shl_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933312 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R2in shl_bus_tb.v(19) " "Verilog HDL Implicit Net warning at shl_bus_tb.v(19): created implicit net for \"R2in\"" {  } { { "shl_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/shl_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933312 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R4in shl_bus_tb.v(19) " "Verilog HDL Implicit Net warning at shl_bus_tb.v(19): created implicit net for \"R4in\"" {  } { { "shl_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/shl_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933313 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R6in shl_bus_tb.v(19) " "Verilog HDL Implicit Net warning at shl_bus_tb.v(19): created implicit net for \"R6in\"" {  } { { "shl_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/shl_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933313 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R7in shl_bus_tb.v(19) " "Verilog HDL Implicit Net warning at shl_bus_tb.v(19): created implicit net for \"R7in\"" {  } { { "shl_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/shl_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933313 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R8in shl_bus_tb.v(19) " "Verilog HDL Implicit Net warning at shl_bus_tb.v(19): created implicit net for \"R8in\"" {  } { { "shl_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/shl_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933313 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R9in shl_bus_tb.v(19) " "Verilog HDL Implicit Net warning at shl_bus_tb.v(19): created implicit net for \"R9in\"" {  } { { "shl_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/shl_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933313 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R10in shl_bus_tb.v(20) " "Verilog HDL Implicit Net warning at shl_bus_tb.v(20): created implicit net for \"R10in\"" {  } { { "shl_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/shl_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933313 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R11in shl_bus_tb.v(20) " "Verilog HDL Implicit Net warning at shl_bus_tb.v(20): created implicit net for \"R11in\"" {  } { { "shl_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/shl_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933313 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R12in shl_bus_tb.v(20) " "Verilog HDL Implicit Net warning at shl_bus_tb.v(20): created implicit net for \"R12in\"" {  } { { "shl_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/shl_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933313 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R13in shl_bus_tb.v(20) " "Verilog HDL Implicit Net warning at shl_bus_tb.v(20): created implicit net for \"R13in\"" {  } { { "shl_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/shl_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933313 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R14in shl_bus_tb.v(20) " "Verilog HDL Implicit Net warning at shl_bus_tb.v(20): created implicit net for \"R14in\"" {  } { { "shl_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/shl_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933313 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R15in shl_bus_tb.v(20) " "Verilog HDL Implicit Net warning at shl_bus_tb.v(20): created implicit net for \"R15in\"" {  } { { "shl_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/shl_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933313 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "HIin shl_bus_tb.v(20) " "Verilog HDL Implicit Net warning at shl_bus_tb.v(20): created implicit net for \"HIin\"" {  } { { "shl_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/shl_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933313 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LOin shl_bus_tb.v(20) " "Verilog HDL Implicit Net warning at shl_bus_tb.v(20): created implicit net for \"LOin\"" {  } { { "shl_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/shl_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933313 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Zhighin shl_bus_tb.v(20) " "Verilog HDL Implicit Net warning at shl_bus_tb.v(20): created implicit net for \"Zhighin\"" {  } { { "shl_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/shl_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933313 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "OutPortin shl_bus_tb.v(21) " "Verilog HDL Implicit Net warning at shl_bus_tb.v(21): created implicit net for \"OutPortin\"" {  } { { "shl_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/shl_bus_tb.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933313 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Cin shl_bus_tb.v(21) " "Verilog HDL Implicit Net warning at shl_bus_tb.v(21): created implicit net for \"Cin\"" {  } { { "shl_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/shl_bus_tb.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933313 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clear ror_bus_tb.v(19) " "Verilog HDL Implicit Net warning at ror_bus_tb.v(19): created implicit net for \"clear\"" {  } { { "ror_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/ror_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933313 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R0in ror_bus_tb.v(19) " "Verilog HDL Implicit Net warning at ror_bus_tb.v(19): created implicit net for \"R0in\"" {  } { { "ror_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/ror_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933313 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R1in ror_bus_tb.v(19) " "Verilog HDL Implicit Net warning at ror_bus_tb.v(19): created implicit net for \"R1in\"" {  } { { "ror_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/ror_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933314 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R2in ror_bus_tb.v(19) " "Verilog HDL Implicit Net warning at ror_bus_tb.v(19): created implicit net for \"R2in\"" {  } { { "ror_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/ror_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933314 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R3in ror_bus_tb.v(19) " "Verilog HDL Implicit Net warning at ror_bus_tb.v(19): created implicit net for \"R3in\"" {  } { { "ror_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/ror_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933314 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R5in ror_bus_tb.v(19) " "Verilog HDL Implicit Net warning at ror_bus_tb.v(19): created implicit net for \"R5in\"" {  } { { "ror_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/ror_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933314 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R7in ror_bus_tb.v(19) " "Verilog HDL Implicit Net warning at ror_bus_tb.v(19): created implicit net for \"R7in\"" {  } { { "ror_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/ror_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933314 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R8in ror_bus_tb.v(19) " "Verilog HDL Implicit Net warning at ror_bus_tb.v(19): created implicit net for \"R8in\"" {  } { { "ror_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/ror_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933314 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R9in ror_bus_tb.v(19) " "Verilog HDL Implicit Net warning at ror_bus_tb.v(19): created implicit net for \"R9in\"" {  } { { "ror_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/ror_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933314 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R10in ror_bus_tb.v(20) " "Verilog HDL Implicit Net warning at ror_bus_tb.v(20): created implicit net for \"R10in\"" {  } { { "ror_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/ror_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933314 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R11in ror_bus_tb.v(20) " "Verilog HDL Implicit Net warning at ror_bus_tb.v(20): created implicit net for \"R11in\"" {  } { { "ror_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/ror_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933314 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R12in ror_bus_tb.v(20) " "Verilog HDL Implicit Net warning at ror_bus_tb.v(20): created implicit net for \"R12in\"" {  } { { "ror_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/ror_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933314 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R13in ror_bus_tb.v(20) " "Verilog HDL Implicit Net warning at ror_bus_tb.v(20): created implicit net for \"R13in\"" {  } { { "ror_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/ror_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933314 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R14in ror_bus_tb.v(20) " "Verilog HDL Implicit Net warning at ror_bus_tb.v(20): created implicit net for \"R14in\"" {  } { { "ror_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/ror_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933314 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R15in ror_bus_tb.v(20) " "Verilog HDL Implicit Net warning at ror_bus_tb.v(20): created implicit net for \"R15in\"" {  } { { "ror_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/ror_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933314 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "HIin ror_bus_tb.v(20) " "Verilog HDL Implicit Net warning at ror_bus_tb.v(20): created implicit net for \"HIin\"" {  } { { "ror_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/ror_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933314 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LOin ror_bus_tb.v(20) " "Verilog HDL Implicit Net warning at ror_bus_tb.v(20): created implicit net for \"LOin\"" {  } { { "ror_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/ror_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933314 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Zhighin ror_bus_tb.v(20) " "Verilog HDL Implicit Net warning at ror_bus_tb.v(20): created implicit net for \"Zhighin\"" {  } { { "ror_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/ror_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933314 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "OutPortin ror_bus_tb.v(21) " "Verilog HDL Implicit Net warning at ror_bus_tb.v(21): created implicit net for \"OutPortin\"" {  } { { "ror_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/ror_bus_tb.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933314 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Cin ror_bus_tb.v(21) " "Verilog HDL Implicit Net warning at ror_bus_tb.v(21): created implicit net for \"Cin\"" {  } { { "ror_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/ror_bus_tb.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933315 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clear rol_bus_tb.v(19) " "Verilog HDL Implicit Net warning at rol_bus_tb.v(19): created implicit net for \"clear\"" {  } { { "rol_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/rol_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933315 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R0in rol_bus_tb.v(19) " "Verilog HDL Implicit Net warning at rol_bus_tb.v(19): created implicit net for \"R0in\"" {  } { { "rol_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/rol_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933315 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R1in rol_bus_tb.v(19) " "Verilog HDL Implicit Net warning at rol_bus_tb.v(19): created implicit net for \"R1in\"" {  } { { "rol_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/rol_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933315 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R2in rol_bus_tb.v(19) " "Verilog HDL Implicit Net warning at rol_bus_tb.v(19): created implicit net for \"R2in\"" {  } { { "rol_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/rol_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933315 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R3in rol_bus_tb.v(19) " "Verilog HDL Implicit Net warning at rol_bus_tb.v(19): created implicit net for \"R3in\"" {  } { { "rol_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/rol_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933315 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R5in rol_bus_tb.v(19) " "Verilog HDL Implicit Net warning at rol_bus_tb.v(19): created implicit net for \"R5in\"" {  } { { "rol_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/rol_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933315 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R7in rol_bus_tb.v(19) " "Verilog HDL Implicit Net warning at rol_bus_tb.v(19): created implicit net for \"R7in\"" {  } { { "rol_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/rol_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933315 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R8in rol_bus_tb.v(19) " "Verilog HDL Implicit Net warning at rol_bus_tb.v(19): created implicit net for \"R8in\"" {  } { { "rol_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/rol_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933315 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R9in rol_bus_tb.v(19) " "Verilog HDL Implicit Net warning at rol_bus_tb.v(19): created implicit net for \"R9in\"" {  } { { "rol_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/rol_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933315 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R10in rol_bus_tb.v(20) " "Verilog HDL Implicit Net warning at rol_bus_tb.v(20): created implicit net for \"R10in\"" {  } { { "rol_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/rol_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933315 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R11in rol_bus_tb.v(20) " "Verilog HDL Implicit Net warning at rol_bus_tb.v(20): created implicit net for \"R11in\"" {  } { { "rol_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/rol_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933315 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R12in rol_bus_tb.v(20) " "Verilog HDL Implicit Net warning at rol_bus_tb.v(20): created implicit net for \"R12in\"" {  } { { "rol_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/rol_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933315 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R13in rol_bus_tb.v(20) " "Verilog HDL Implicit Net warning at rol_bus_tb.v(20): created implicit net for \"R13in\"" {  } { { "rol_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/rol_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933315 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R14in rol_bus_tb.v(20) " "Verilog HDL Implicit Net warning at rol_bus_tb.v(20): created implicit net for \"R14in\"" {  } { { "rol_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/rol_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933315 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R15in rol_bus_tb.v(20) " "Verilog HDL Implicit Net warning at rol_bus_tb.v(20): created implicit net for \"R15in\"" {  } { { "rol_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/rol_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933315 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "HIin rol_bus_tb.v(20) " "Verilog HDL Implicit Net warning at rol_bus_tb.v(20): created implicit net for \"HIin\"" {  } { { "rol_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/rol_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933315 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LOin rol_bus_tb.v(20) " "Verilog HDL Implicit Net warning at rol_bus_tb.v(20): created implicit net for \"LOin\"" {  } { { "rol_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/rol_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933315 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Zhighin rol_bus_tb.v(20) " "Verilog HDL Implicit Net warning at rol_bus_tb.v(20): created implicit net for \"Zhighin\"" {  } { { "rol_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/rol_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933316 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "OutPortin rol_bus_tb.v(21) " "Verilog HDL Implicit Net warning at rol_bus_tb.v(21): created implicit net for \"OutPortin\"" {  } { { "rol_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/rol_bus_tb.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933316 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Cin rol_bus_tb.v(21) " "Verilog HDL Implicit Net warning at rol_bus_tb.v(21): created implicit net for \"Cin\"" {  } { { "rol_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/rol_bus_tb.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933316 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clear neg_bus_tb.v(19) " "Verilog HDL Implicit Net warning at neg_bus_tb.v(19): created implicit net for \"clear\"" {  } { { "neg_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/neg_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933316 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R2in neg_bus_tb.v(19) " "Verilog HDL Implicit Net warning at neg_bus_tb.v(19): created implicit net for \"R2in\"" {  } { { "neg_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/neg_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933316 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R3in neg_bus_tb.v(19) " "Verilog HDL Implicit Net warning at neg_bus_tb.v(19): created implicit net for \"R3in\"" {  } { { "neg_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/neg_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933316 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R4in neg_bus_tb.v(19) " "Verilog HDL Implicit Net warning at neg_bus_tb.v(19): created implicit net for \"R4in\"" {  } { { "neg_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/neg_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933316 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R5in neg_bus_tb.v(19) " "Verilog HDL Implicit Net warning at neg_bus_tb.v(19): created implicit net for \"R5in\"" {  } { { "neg_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/neg_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933316 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R6in neg_bus_tb.v(19) " "Verilog HDL Implicit Net warning at neg_bus_tb.v(19): created implicit net for \"R6in\"" {  } { { "neg_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/neg_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933316 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R7in neg_bus_tb.v(19) " "Verilog HDL Implicit Net warning at neg_bus_tb.v(19): created implicit net for \"R7in\"" {  } { { "neg_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/neg_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933316 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R8in neg_bus_tb.v(19) " "Verilog HDL Implicit Net warning at neg_bus_tb.v(19): created implicit net for \"R8in\"" {  } { { "neg_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/neg_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933316 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R9in neg_bus_tb.v(19) " "Verilog HDL Implicit Net warning at neg_bus_tb.v(19): created implicit net for \"R9in\"" {  } { { "neg_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/neg_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933316 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R10in neg_bus_tb.v(20) " "Verilog HDL Implicit Net warning at neg_bus_tb.v(20): created implicit net for \"R10in\"" {  } { { "neg_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/neg_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933316 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R11in neg_bus_tb.v(20) " "Verilog HDL Implicit Net warning at neg_bus_tb.v(20): created implicit net for \"R11in\"" {  } { { "neg_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/neg_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933316 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R12in neg_bus_tb.v(20) " "Verilog HDL Implicit Net warning at neg_bus_tb.v(20): created implicit net for \"R12in\"" {  } { { "neg_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/neg_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933316 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R13in neg_bus_tb.v(20) " "Verilog HDL Implicit Net warning at neg_bus_tb.v(20): created implicit net for \"R13in\"" {  } { { "neg_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/neg_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933316 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R14in neg_bus_tb.v(20) " "Verilog HDL Implicit Net warning at neg_bus_tb.v(20): created implicit net for \"R14in\"" {  } { { "neg_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/neg_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933316 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R15in neg_bus_tb.v(20) " "Verilog HDL Implicit Net warning at neg_bus_tb.v(20): created implicit net for \"R15in\"" {  } { { "neg_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/neg_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933316 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "HIin neg_bus_tb.v(20) " "Verilog HDL Implicit Net warning at neg_bus_tb.v(20): created implicit net for \"HIin\"" {  } { { "neg_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/neg_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933317 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LOin neg_bus_tb.v(20) " "Verilog HDL Implicit Net warning at neg_bus_tb.v(20): created implicit net for \"LOin\"" {  } { { "neg_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/neg_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933317 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Zhighin neg_bus_tb.v(20) " "Verilog HDL Implicit Net warning at neg_bus_tb.v(20): created implicit net for \"Zhighin\"" {  } { { "neg_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/neg_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933317 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "OutPortin neg_bus_tb.v(21) " "Verilog HDL Implicit Net warning at neg_bus_tb.v(21): created implicit net for \"OutPortin\"" {  } { { "neg_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/neg_bus_tb.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933317 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Cin neg_bus_tb.v(21) " "Verilog HDL Implicit Net warning at neg_bus_tb.v(21): created implicit net for \"Cin\"" {  } { { "neg_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/neg_bus_tb.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933317 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clear not_bus_tb.v(19) " "Verilog HDL Implicit Net warning at not_bus_tb.v(19): created implicit net for \"clear\"" {  } { { "not_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/not_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933317 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R2in not_bus_tb.v(19) " "Verilog HDL Implicit Net warning at not_bus_tb.v(19): created implicit net for \"R2in\"" {  } { { "not_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/not_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933317 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R3in not_bus_tb.v(19) " "Verilog HDL Implicit Net warning at not_bus_tb.v(19): created implicit net for \"R3in\"" {  } { { "not_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/not_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933317 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R4in not_bus_tb.v(19) " "Verilog HDL Implicit Net warning at not_bus_tb.v(19): created implicit net for \"R4in\"" {  } { { "not_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/not_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933317 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R5in not_bus_tb.v(19) " "Verilog HDL Implicit Net warning at not_bus_tb.v(19): created implicit net for \"R5in\"" {  } { { "not_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/not_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933317 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R6in not_bus_tb.v(19) " "Verilog HDL Implicit Net warning at not_bus_tb.v(19): created implicit net for \"R6in\"" {  } { { "not_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/not_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933317 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R7in not_bus_tb.v(19) " "Verilog HDL Implicit Net warning at not_bus_tb.v(19): created implicit net for \"R7in\"" {  } { { "not_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/not_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933317 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R8in not_bus_tb.v(19) " "Verilog HDL Implicit Net warning at not_bus_tb.v(19): created implicit net for \"R8in\"" {  } { { "not_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/not_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933317 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R9in not_bus_tb.v(19) " "Verilog HDL Implicit Net warning at not_bus_tb.v(19): created implicit net for \"R9in\"" {  } { { "not_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/not_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933317 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R10in not_bus_tb.v(20) " "Verilog HDL Implicit Net warning at not_bus_tb.v(20): created implicit net for \"R10in\"" {  } { { "not_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/not_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933317 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R11in not_bus_tb.v(20) " "Verilog HDL Implicit Net warning at not_bus_tb.v(20): created implicit net for \"R11in\"" {  } { { "not_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/not_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933317 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R12in not_bus_tb.v(20) " "Verilog HDL Implicit Net warning at not_bus_tb.v(20): created implicit net for \"R12in\"" {  } { { "not_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/not_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933317 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R13in not_bus_tb.v(20) " "Verilog HDL Implicit Net warning at not_bus_tb.v(20): created implicit net for \"R13in\"" {  } { { "not_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/not_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933317 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R14in not_bus_tb.v(20) " "Verilog HDL Implicit Net warning at not_bus_tb.v(20): created implicit net for \"R14in\"" {  } { { "not_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/not_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933317 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R15in not_bus_tb.v(20) " "Verilog HDL Implicit Net warning at not_bus_tb.v(20): created implicit net for \"R15in\"" {  } { { "not_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/not_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933318 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "HIin not_bus_tb.v(20) " "Verilog HDL Implicit Net warning at not_bus_tb.v(20): created implicit net for \"HIin\"" {  } { { "not_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/not_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933318 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LOin not_bus_tb.v(20) " "Verilog HDL Implicit Net warning at not_bus_tb.v(20): created implicit net for \"LOin\"" {  } { { "not_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/not_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933318 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Zhighin not_bus_tb.v(20) " "Verilog HDL Implicit Net warning at not_bus_tb.v(20): created implicit net for \"Zhighin\"" {  } { { "not_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/not_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933318 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "OutPortin not_bus_tb.v(21) " "Verilog HDL Implicit Net warning at not_bus_tb.v(21): created implicit net for \"OutPortin\"" {  } { { "not_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/not_bus_tb.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933318 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Cin not_bus_tb.v(21) " "Verilog HDL Implicit Net warning at not_bus_tb.v(21): created implicit net for \"Cin\"" {  } { { "not_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/not_bus_tb.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933318 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clear ld_tb.v(17) " "Verilog HDL Implicit Net warning at ld_tb.v(17): created implicit net for \"clear\"" {  } { { "ld_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/ld_tb.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933318 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "OutPortin ld_tb.v(18) " "Verilog HDL Implicit Net warning at ld_tb.v(18): created implicit net for \"OutPortin\"" {  } { { "ld_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/ld_tb.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742933318 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "bus " "Elaborating entity \"bus\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1678742933410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_MDR mux_MDR:MDRmux " "Elaborating entity \"mux_MDR\" for hierarchy \"mux_MDR:MDRmux\"" {  } { { "bus.v" "MDRmux" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678742933419 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out mux_MDR.v(11) " "Verilog HDL Always Construct warning at mux_MDR.v(11): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1678742933420 "|bus|mux_MDR:MDRmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] mux_MDR.v(11) " "Inferred latch for \"out\[0\]\" at mux_MDR.v(11)" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678742933420 "|bus|mux_MDR:MDRmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] mux_MDR.v(11) " "Inferred latch for \"out\[1\]\" at mux_MDR.v(11)" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678742933420 "|bus|mux_MDR:MDRmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] mux_MDR.v(11) " "Inferred latch for \"out\[2\]\" at mux_MDR.v(11)" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678742933420 "|bus|mux_MDR:MDRmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] mux_MDR.v(11) " "Inferred latch for \"out\[3\]\" at mux_MDR.v(11)" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678742933420 "|bus|mux_MDR:MDRmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] mux_MDR.v(11) " "Inferred latch for \"out\[4\]\" at mux_MDR.v(11)" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678742933420 "|bus|mux_MDR:MDRmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] mux_MDR.v(11) " "Inferred latch for \"out\[5\]\" at mux_MDR.v(11)" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678742933420 "|bus|mux_MDR:MDRmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] mux_MDR.v(11) " "Inferred latch for \"out\[6\]\" at mux_MDR.v(11)" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678742933420 "|bus|mux_MDR:MDRmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] mux_MDR.v(11) " "Inferred latch for \"out\[7\]\" at mux_MDR.v(11)" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678742933420 "|bus|mux_MDR:MDRmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[8\] mux_MDR.v(11) " "Inferred latch for \"out\[8\]\" at mux_MDR.v(11)" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678742933420 "|bus|mux_MDR:MDRmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[9\] mux_MDR.v(11) " "Inferred latch for \"out\[9\]\" at mux_MDR.v(11)" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678742933420 "|bus|mux_MDR:MDRmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[10\] mux_MDR.v(11) " "Inferred latch for \"out\[10\]\" at mux_MDR.v(11)" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678742933420 "|bus|mux_MDR:MDRmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[11\] mux_MDR.v(11) " "Inferred latch for \"out\[11\]\" at mux_MDR.v(11)" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678742933420 "|bus|mux_MDR:MDRmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[12\] mux_MDR.v(11) " "Inferred latch for \"out\[12\]\" at mux_MDR.v(11)" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678742933420 "|bus|mux_MDR:MDRmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[13\] mux_MDR.v(11) " "Inferred latch for \"out\[13\]\" at mux_MDR.v(11)" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678742933420 "|bus|mux_MDR:MDRmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[14\] mux_MDR.v(11) " "Inferred latch for \"out\[14\]\" at mux_MDR.v(11)" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678742933420 "|bus|mux_MDR:MDRmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[15\] mux_MDR.v(11) " "Inferred latch for \"out\[15\]\" at mux_MDR.v(11)" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678742933420 "|bus|mux_MDR:MDRmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[16\] mux_MDR.v(11) " "Inferred latch for \"out\[16\]\" at mux_MDR.v(11)" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678742933420 "|bus|mux_MDR:MDRmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[17\] mux_MDR.v(11) " "Inferred latch for \"out\[17\]\" at mux_MDR.v(11)" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678742933420 "|bus|mux_MDR:MDRmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[18\] mux_MDR.v(11) " "Inferred latch for \"out\[18\]\" at mux_MDR.v(11)" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678742933421 "|bus|mux_MDR:MDRmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[19\] mux_MDR.v(11) " "Inferred latch for \"out\[19\]\" at mux_MDR.v(11)" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678742933421 "|bus|mux_MDR:MDRmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[20\] mux_MDR.v(11) " "Inferred latch for \"out\[20\]\" at mux_MDR.v(11)" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678742933421 "|bus|mux_MDR:MDRmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[21\] mux_MDR.v(11) " "Inferred latch for \"out\[21\]\" at mux_MDR.v(11)" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678742933421 "|bus|mux_MDR:MDRmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[22\] mux_MDR.v(11) " "Inferred latch for \"out\[22\]\" at mux_MDR.v(11)" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678742933421 "|bus|mux_MDR:MDRmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[23\] mux_MDR.v(11) " "Inferred latch for \"out\[23\]\" at mux_MDR.v(11)" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678742933421 "|bus|mux_MDR:MDRmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[24\] mux_MDR.v(11) " "Inferred latch for \"out\[24\]\" at mux_MDR.v(11)" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678742933421 "|bus|mux_MDR:MDRmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[25\] mux_MDR.v(11) " "Inferred latch for \"out\[25\]\" at mux_MDR.v(11)" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678742933421 "|bus|mux_MDR:MDRmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[26\] mux_MDR.v(11) " "Inferred latch for \"out\[26\]\" at mux_MDR.v(11)" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678742933421 "|bus|mux_MDR:MDRmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[27\] mux_MDR.v(11) " "Inferred latch for \"out\[27\]\" at mux_MDR.v(11)" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678742933421 "|bus|mux_MDR:MDRmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[28\] mux_MDR.v(11) " "Inferred latch for \"out\[28\]\" at mux_MDR.v(11)" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678742933421 "|bus|mux_MDR:MDRmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[29\] mux_MDR.v(11) " "Inferred latch for \"out\[29\]\" at mux_MDR.v(11)" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678742933421 "|bus|mux_MDR:MDRmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[30\] mux_MDR.v(11) " "Inferred latch for \"out\[30\]\" at mux_MDR.v(11)" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678742933421 "|bus|mux_MDR:MDRmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[31\] mux_MDR.v(11) " "Inferred latch for \"out\[31\]\" at mux_MDR.v(11)" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678742933421 "|bus|mux_MDR:MDRmux"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_32_1 mux_32_1:mux " "Elaborating entity \"mux_32_1\" for hierarchy \"mux_32_1:mux\"" {  } { { "bus.v" "mux" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678742933422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encoder_32_5 encoder_32_5:encoder " "Elaborating entity \"encoder_32_5\" for hierarchy \"encoder_32_5:encoder\"" {  } { { "bus.v" "encoder" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678742933426 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "encoder_32_5.v(16) " "Verilog HDL Case Statement warning at encoder_32_5.v(16): can't check case statement for completeness because the case expression has too many possible states" {  } { { "encoder_32_5.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/encoder_32_5.v" 16 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1678742933428 "|bus|encoder_32_5:encoder"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "encoder_32_5.v(16) " "Verilog HDL Case Statement information at encoder_32_5.v(16): all case item expressions in this case statement are onehot" {  } { { "encoder_32_5.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/encoder_32_5.v" 16 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1678742933428 "|bus|encoder_32_5:encoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zero_register zero_register:reg_0 " "Elaborating entity \"zero_register\" for hierarchy \"zero_register:reg_0\"" {  } { { "bus.v" "reg_0" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678742933429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register zero_register:reg_0\|register:register0 " "Elaborating entity \"register\" for hierarchy \"zero_register:reg_0\|register:register0\"" {  } { { "zero_register.v" "register0" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/zero_register.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678742933431 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clear register.v(13) " "Verilog HDL Always Construct warning at register.v(13): variable \"clear\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1678742933432 "|bus|register:register0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "enable register.v(16) " "Verilog HDL Always Construct warning at register.v(16): variable \"enable\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1678742933432 "|bus|register:register0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "d register.v(17) " "Verilog HDL Always Construct warning at register.v(17): variable \"d\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1678742933432 "|bus|register:register0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "q register.v(11) " "Verilog HDL Always Construct warning at register.v(11): inferring latch(es) for variable \"q\", which holds its previous value in one or more paths through the always construct" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1678742933432 "|bus|register:register0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[0\] register.v(16) " "Inferred latch for \"q\[0\]\" at register.v(16)" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678742933432 "|bus|register:register0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[1\] register.v(16) " "Inferred latch for \"q\[1\]\" at register.v(16)" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678742933432 "|bus|register:register0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[2\] register.v(16) " "Inferred latch for \"q\[2\]\" at register.v(16)" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678742933432 "|bus|register:register0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[3\] register.v(16) " "Inferred latch for \"q\[3\]\" at register.v(16)" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678742933432 "|bus|register:register0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[4\] register.v(16) " "Inferred latch for \"q\[4\]\" at register.v(16)" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678742933432 "|bus|register:register0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[5\] register.v(16) " "Inferred latch for \"q\[5\]\" at register.v(16)" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678742933432 "|bus|register:register0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[6\] register.v(16) " "Inferred latch for \"q\[6\]\" at register.v(16)" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678742933432 "|bus|register:register0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[7\] register.v(16) " "Inferred latch for \"q\[7\]\" at register.v(16)" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678742933432 "|bus|register:register0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[8\] register.v(16) " "Inferred latch for \"q\[8\]\" at register.v(16)" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678742933432 "|bus|register:register0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[9\] register.v(16) " "Inferred latch for \"q\[9\]\" at register.v(16)" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678742933432 "|bus|register:register0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[10\] register.v(16) " "Inferred latch for \"q\[10\]\" at register.v(16)" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678742933432 "|bus|register:register0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[11\] register.v(16) " "Inferred latch for \"q\[11\]\" at register.v(16)" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678742933432 "|bus|register:register0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[12\] register.v(16) " "Inferred latch for \"q\[12\]\" at register.v(16)" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678742933432 "|bus|register:register0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[13\] register.v(16) " "Inferred latch for \"q\[13\]\" at register.v(16)" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678742933432 "|bus|register:register0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[14\] register.v(16) " "Inferred latch for \"q\[14\]\" at register.v(16)" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678742933432 "|bus|register:register0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[15\] register.v(16) " "Inferred latch for \"q\[15\]\" at register.v(16)" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678742933432 "|bus|register:register0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[16\] register.v(16) " "Inferred latch for \"q\[16\]\" at register.v(16)" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678742933432 "|bus|register:register0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[17\] register.v(16) " "Inferred latch for \"q\[17\]\" at register.v(16)" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678742933432 "|bus|register:register0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[18\] register.v(16) " "Inferred latch for \"q\[18\]\" at register.v(16)" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678742933433 "|bus|register:register0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[19\] register.v(16) " "Inferred latch for \"q\[19\]\" at register.v(16)" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678742933433 "|bus|register:register0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[20\] register.v(16) " "Inferred latch for \"q\[20\]\" at register.v(16)" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678742933433 "|bus|register:register0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[21\] register.v(16) " "Inferred latch for \"q\[21\]\" at register.v(16)" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678742933433 "|bus|register:register0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[22\] register.v(16) " "Inferred latch for \"q\[22\]\" at register.v(16)" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678742933433 "|bus|register:register0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[23\] register.v(16) " "Inferred latch for \"q\[23\]\" at register.v(16)" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678742933433 "|bus|register:register0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[24\] register.v(16) " "Inferred latch for \"q\[24\]\" at register.v(16)" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678742933433 "|bus|register:register0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[25\] register.v(16) " "Inferred latch for \"q\[25\]\" at register.v(16)" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678742933433 "|bus|register:register0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[26\] register.v(16) " "Inferred latch for \"q\[26\]\" at register.v(16)" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678742933433 "|bus|register:register0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[27\] register.v(16) " "Inferred latch for \"q\[27\]\" at register.v(16)" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678742933433 "|bus|register:register0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[28\] register.v(16) " "Inferred latch for \"q\[28\]\" at register.v(16)" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678742933433 "|bus|register:register0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[29\] register.v(16) " "Inferred latch for \"q\[29\]\" at register.v(16)" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678742933433 "|bus|register:register0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[30\] register.v(16) " "Inferred latch for \"q\[30\]\" at register.v(16)" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678742933433 "|bus|register:register0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[31\] register.v(16) " "Inferred latch for \"q\[31\]\" at register.v(16)" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678742933433 "|bus|register:register0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_32_bit pc_32_bit:registerPC " "Elaborating entity \"pc_32_bit\" for hierarchy \"pc_32_bit:registerPC\"" {  } { { "bus.v" "registerPC" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678742933446 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clear pc_32_bit.v(15) " "Verilog HDL Always Construct warning at pc_32_bit.v(15): variable \"clear\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pc_32_bit.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/pc_32_bit.v" 15 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1678742933447 "|bus|pc_32_bit:registerPC"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "IncPC pc_32_bit.v(18) " "Verilog HDL Always Construct warning at pc_32_bit.v(18): variable \"IncPC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pc_32_bit.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/pc_32_bit.v" 18 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1678742933447 "|bus|pc_32_bit:registerPC"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "q pc_32_bit.v(19) " "Verilog HDL Always Construct warning at pc_32_bit.v(19): variable \"q\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pc_32_bit.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/pc_32_bit.v" 19 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1678742933447 "|bus|pc_32_bit:registerPC"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "enable pc_32_bit.v(21) " "Verilog HDL Always Construct warning at pc_32_bit.v(21): variable \"enable\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pc_32_bit.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/pc_32_bit.v" 21 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1678742933447 "|bus|pc_32_bit:registerPC"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "d pc_32_bit.v(22) " "Verilog HDL Always Construct warning at pc_32_bit.v(22): variable \"d\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pc_32_bit.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/pc_32_bit.v" 22 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1678742933447 "|bus|pc_32_bit:registerPC"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "q pc_32_bit.v(13) " "Verilog HDL Always Construct warning at pc_32_bit.v(13): inferring latch(es) for variable \"q\", which holds its previous value in one or more paths through the always construct" {  } { { "pc_32_bit.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/pc_32_bit.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1678742933447 "|bus|pc_32_bit:registerPC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[0\] pc_32_bit.v(18) " "Inferred latch for \"q\[0\]\" at pc_32_bit.v(18)" {  } { { "pc_32_bit.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/pc_32_bit.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678742933447 "|bus|pc_32_bit:registerPC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[1\] pc_32_bit.v(18) " "Inferred latch for \"q\[1\]\" at pc_32_bit.v(18)" {  } { { "pc_32_bit.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/pc_32_bit.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678742933447 "|bus|pc_32_bit:registerPC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[2\] pc_32_bit.v(18) " "Inferred latch for \"q\[2\]\" at pc_32_bit.v(18)" {  } { { "pc_32_bit.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/pc_32_bit.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678742933447 "|bus|pc_32_bit:registerPC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[3\] pc_32_bit.v(18) " "Inferred latch for \"q\[3\]\" at pc_32_bit.v(18)" {  } { { "pc_32_bit.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/pc_32_bit.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678742933447 "|bus|pc_32_bit:registerPC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[4\] pc_32_bit.v(18) " "Inferred latch for \"q\[4\]\" at pc_32_bit.v(18)" {  } { { "pc_32_bit.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/pc_32_bit.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678742933447 "|bus|pc_32_bit:registerPC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[5\] pc_32_bit.v(18) " "Inferred latch for \"q\[5\]\" at pc_32_bit.v(18)" {  } { { "pc_32_bit.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/pc_32_bit.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678742933447 "|bus|pc_32_bit:registerPC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[6\] pc_32_bit.v(18) " "Inferred latch for \"q\[6\]\" at pc_32_bit.v(18)" {  } { { "pc_32_bit.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/pc_32_bit.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678742933447 "|bus|pc_32_bit:registerPC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[7\] pc_32_bit.v(18) " "Inferred latch for \"q\[7\]\" at pc_32_bit.v(18)" {  } { { "pc_32_bit.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/pc_32_bit.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678742933447 "|bus|pc_32_bit:registerPC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[8\] pc_32_bit.v(18) " "Inferred latch for \"q\[8\]\" at pc_32_bit.v(18)" {  } { { "pc_32_bit.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/pc_32_bit.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678742933448 "|bus|pc_32_bit:registerPC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[9\] pc_32_bit.v(18) " "Inferred latch for \"q\[9\]\" at pc_32_bit.v(18)" {  } { { "pc_32_bit.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/pc_32_bit.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678742933448 "|bus|pc_32_bit:registerPC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[10\] pc_32_bit.v(18) " "Inferred latch for \"q\[10\]\" at pc_32_bit.v(18)" {  } { { "pc_32_bit.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/pc_32_bit.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678742933448 "|bus|pc_32_bit:registerPC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[11\] pc_32_bit.v(18) " "Inferred latch for \"q\[11\]\" at pc_32_bit.v(18)" {  } { { "pc_32_bit.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/pc_32_bit.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678742933448 "|bus|pc_32_bit:registerPC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[12\] pc_32_bit.v(18) " "Inferred latch for \"q\[12\]\" at pc_32_bit.v(18)" {  } { { "pc_32_bit.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/pc_32_bit.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678742933448 "|bus|pc_32_bit:registerPC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[13\] pc_32_bit.v(18) " "Inferred latch for \"q\[13\]\" at pc_32_bit.v(18)" {  } { { "pc_32_bit.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/pc_32_bit.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678742933448 "|bus|pc_32_bit:registerPC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[14\] pc_32_bit.v(18) " "Inferred latch for \"q\[14\]\" at pc_32_bit.v(18)" {  } { { "pc_32_bit.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/pc_32_bit.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678742933448 "|bus|pc_32_bit:registerPC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[15\] pc_32_bit.v(18) " "Inferred latch for \"q\[15\]\" at pc_32_bit.v(18)" {  } { { "pc_32_bit.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/pc_32_bit.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678742933448 "|bus|pc_32_bit:registerPC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[16\] pc_32_bit.v(18) " "Inferred latch for \"q\[16\]\" at pc_32_bit.v(18)" {  } { { "pc_32_bit.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/pc_32_bit.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678742933448 "|bus|pc_32_bit:registerPC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[17\] pc_32_bit.v(18) " "Inferred latch for \"q\[17\]\" at pc_32_bit.v(18)" {  } { { "pc_32_bit.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/pc_32_bit.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678742933448 "|bus|pc_32_bit:registerPC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[18\] pc_32_bit.v(18) " "Inferred latch for \"q\[18\]\" at pc_32_bit.v(18)" {  } { { "pc_32_bit.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/pc_32_bit.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678742933448 "|bus|pc_32_bit:registerPC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[19\] pc_32_bit.v(18) " "Inferred latch for \"q\[19\]\" at pc_32_bit.v(18)" {  } { { "pc_32_bit.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/pc_32_bit.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678742933448 "|bus|pc_32_bit:registerPC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[20\] pc_32_bit.v(18) " "Inferred latch for \"q\[20\]\" at pc_32_bit.v(18)" {  } { { "pc_32_bit.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/pc_32_bit.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678742933448 "|bus|pc_32_bit:registerPC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[21\] pc_32_bit.v(18) " "Inferred latch for \"q\[21\]\" at pc_32_bit.v(18)" {  } { { "pc_32_bit.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/pc_32_bit.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678742933448 "|bus|pc_32_bit:registerPC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[22\] pc_32_bit.v(18) " "Inferred latch for \"q\[22\]\" at pc_32_bit.v(18)" {  } { { "pc_32_bit.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/pc_32_bit.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678742933448 "|bus|pc_32_bit:registerPC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[23\] pc_32_bit.v(18) " "Inferred latch for \"q\[23\]\" at pc_32_bit.v(18)" {  } { { "pc_32_bit.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/pc_32_bit.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678742933448 "|bus|pc_32_bit:registerPC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[24\] pc_32_bit.v(18) " "Inferred latch for \"q\[24\]\" at pc_32_bit.v(18)" {  } { { "pc_32_bit.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/pc_32_bit.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678742933448 "|bus|pc_32_bit:registerPC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[25\] pc_32_bit.v(18) " "Inferred latch for \"q\[25\]\" at pc_32_bit.v(18)" {  } { { "pc_32_bit.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/pc_32_bit.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678742933448 "|bus|pc_32_bit:registerPC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[26\] pc_32_bit.v(18) " "Inferred latch for \"q\[26\]\" at pc_32_bit.v(18)" {  } { { "pc_32_bit.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/pc_32_bit.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678742933448 "|bus|pc_32_bit:registerPC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[27\] pc_32_bit.v(18) " "Inferred latch for \"q\[27\]\" at pc_32_bit.v(18)" {  } { { "pc_32_bit.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/pc_32_bit.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678742933448 "|bus|pc_32_bit:registerPC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[28\] pc_32_bit.v(18) " "Inferred latch for \"q\[28\]\" at pc_32_bit.v(18)" {  } { { "pc_32_bit.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/pc_32_bit.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678742933448 "|bus|pc_32_bit:registerPC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[29\] pc_32_bit.v(18) " "Inferred latch for \"q\[29\]\" at pc_32_bit.v(18)" {  } { { "pc_32_bit.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/pc_32_bit.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678742933448 "|bus|pc_32_bit:registerPC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[30\] pc_32_bit.v(18) " "Inferred latch for \"q\[30\]\" at pc_32_bit.v(18)" {  } { { "pc_32_bit.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/pc_32_bit.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678742933448 "|bus|pc_32_bit:registerPC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[31\] pc_32_bit.v(18) " "Inferred latch for \"q\[31\]\" at pc_32_bit.v(18)" {  } { { "pc_32_bit.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/pc_32_bit.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678742933448 "|bus|pc_32_bit:registerPC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:this_alu " "Elaborating entity \"alu\" for hierarchy \"alu:this_alu\"" {  } { { "bus.v" "this_alu" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678742933454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder alu:this_alu\|adder:adds " "Elaborating entity \"adder\" for hierarchy \"alu:this_alu\|adder:adds\"" {  } { { "alu.v" "adds" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/alu.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678742933458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "And_32_bit alu:this_alu\|And_32_bit:ands " "Elaborating entity \"And_32_bit\" for hierarchy \"alu:this_alu\|And_32_bit:ands\"" {  } { { "alu.v" "ands" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/alu.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678742933461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Or_32_bit alu:this_alu\|Or_32_bit:ors " "Elaborating entity \"Or_32_bit\" for hierarchy \"alu:this_alu\|Or_32_bit:ors\"" {  } { { "alu.v" "ors" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/alu.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678742933464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftRight alu:this_alu\|shiftRight:shr " "Elaborating entity \"shiftRight\" for hierarchy \"alu:this_alu\|shiftRight:shr\"" {  } { { "alu.v" "shr" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/alu.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678742933466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftLeft alu:this_alu\|shiftLeft:shl " "Elaborating entity \"shiftLeft\" for hierarchy \"alu:this_alu\|shiftLeft:shl\"" {  } { { "alu.v" "shl" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/alu.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678742933468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftRightArithmetic alu:this_alu\|shiftRightArithmetic:shra " "Elaborating entity \"shiftRightArithmetic\" for hierarchy \"alu:this_alu\|shiftRightArithmetic:shra\"" {  } { { "alu.v" "shra" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/alu.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678742933470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rotateRight alu:this_alu\|rotateRight:ror " "Elaborating entity \"rotateRight\" for hierarchy \"alu:this_alu\|rotateRight:ror\"" {  } { { "alu.v" "ror" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/alu.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678742933472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rotateLeft alu:this_alu\|rotateLeft:rol " "Elaborating entity \"rotateLeft\" for hierarchy \"alu:this_alu\|rotateLeft:rol\"" {  } { { "alu.v" "rol" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/alu.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678742933474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplier alu:this_alu\|multiplier:mul " "Elaborating entity \"multiplier\" for hierarchy \"alu:this_alu\|multiplier:mul\"" {  } { { "alu.v" "mul" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/alu.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678742933476 ""}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "multiplier.v(14) " "Verilog HDL Case Statement warning at multiplier.v(14): case item expression never matches the case expression" {  } { { "multiplier.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/multiplier.v" 14 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1678742933485 "|bus|alu:this_alu|multiplier:mul"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "multiplier.v(16) " "Verilog HDL Case Statement warning at multiplier.v(16): case item expression never matches the case expression" {  } { { "multiplier.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/multiplier.v" 16 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1678742933485 "|bus|alu:this_alu|multiplier:mul"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "multiplier.v(18) " "Verilog HDL Case Statement warning at multiplier.v(18): case item expression never matches the case expression" {  } { { "multiplier.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/multiplier.v" 18 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1678742933485 "|bus|alu:this_alu|multiplier:mul"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divider alu:this_alu\|divider:div " "Elaborating entity \"divider\" for hierarchy \"alu:this_alu\|divider:div\"" {  } { { "alu.v" "div" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/alu.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678742933486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Negate alu:this_alu\|Negate:neg " "Elaborating entity \"Negate\" for hierarchy \"alu:this_alu\|Negate:neg\"" {  } { { "alu.v" "neg" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/alu.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678742933491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Not_32_bit alu:this_alu\|Not_32_bit:nots " "Elaborating entity \"Not_32_bit\" for hierarchy \"alu:this_alu\|Not_32_bit:nots\"" {  } { { "alu.v" "nots" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/alu.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678742933493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ram Ram:this_ram " "Elaborating entity \"Ram\" for hierarchy \"Ram:this_ram\"" {  } { { "bus.v" "this_ram" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678742933495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "select_encode select_encode:this_select_encode " "Elaborating entity \"select_encode\" for hierarchy \"select_encode:this_select_encode\"" {  } { { "bus.v" "this_select_encode" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678742933496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_4_16 select_encode:this_select_encode\|decoder_4_16:decoder " "Elaborating entity \"decoder_4_16\" for hierarchy \"select_encode:this_select_encode\|decoder_4_16:decoder\"" {  } { { "select_encode.v" "decoder" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/select_encode.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678742933498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CON_FF CON_FF:this_con_ff " "Elaborating entity \"CON_FF\" for hierarchy \"CON_FF:this_con_ff\"" {  } { { "bus.v" "this_con_ff" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678742933499 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "decoder_out CON_FF.v(15) " "Verilog HDL Always Construct warning at CON_FF.v(15): variable \"decoder_out\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CON_FF.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/CON_FF.v" 15 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1678742933500 "|bus|CON_FF:this_con_ff"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "CON_FF.v(15) " "Verilog HDL Case Statement information at CON_FF.v(15): all case item expressions in this case statement are onehot" {  } { { "CON_FF.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/CON_FF.v" 15 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1678742933500 "|bus|CON_FF:this_con_ff"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_2_4 CON_FF:this_con_ff\|decoder_2_4:decoder " "Elaborating entity \"decoder_2_4\" for hierarchy \"CON_FF:this_con_ff\|decoder_2_4:decoder\"" {  } { { "CON_FF.v" "decoder" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/CON_FF.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678742933501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_flip_flop CON_FF:this_con_ff\|d_flip_flop:CON " "Elaborating entity \"d_flip_flop\" for hierarchy \"CON_FF:this_con_ff\|d_flip_flop:CON\"" {  } { { "CON_FF.v" "CON" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/CON_FF.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678742933502 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "d d_flip_flop.v(12) " "Verilog HDL Always Construct warning at d_flip_flop.v(12): variable \"d\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "d_flip_flop.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/d_flip_flop.v" 12 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1678742933503 "|bus|CON_FF:this_con_ff|d_flip_flop:CON"}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "Ram:this_ram\|ram_rtl_0 " "Inferred RAM node \"Ram:this_ram\|ram_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1678742934501 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Ram:this_ram\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Ram:this_ram\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1678742938061 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1678742938061 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1678742938061 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1678742938061 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1678742938061 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1678742938061 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1678742938061 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1678742938061 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1678742938061 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1678742938061 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1678742938061 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1678742938061 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1678742938061 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1678742938061 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/bus.ram0_Ram_16ae1.hdl.mif " "Parameter INIT_FILE set to db/bus.ram0_Ram_16ae1.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1678742938061 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1678742938061 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1678742938061 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Ram:this_ram\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"Ram:this_ram\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742938135 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Ram:this_ram\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"Ram:this_ram\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678742938135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678742938135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678742938135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678742938135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678742938135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 9 " "Parameter \"WIDTHAD_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678742938135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 512 " "Parameter \"NUMWORDS_B\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678742938135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678742938135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678742938135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678742938135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678742938135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678742938135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678742938135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678742938135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/bus.ram0_Ram_16ae1.hdl.mif " "Parameter \"INIT_FILE\" = \"db/bus.ram0_Ram_16ae1.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678742938135 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1678742938135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vgh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vgh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vgh1 " "Found entity 1: altsyncram_vgh1" {  } { { "db/altsyncram_vgh1.tdf" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/db/altsyncram_vgh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678742938193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678742938193 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Ram:this_ram\|altsyncram:ram_rtl_0\|altsyncram_vgh1:auto_generated\|ram_block1a1 " "Synthesized away node \"Ram:this_ram\|altsyncram:ram_rtl_0\|altsyncram_vgh1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_vgh1.tdf" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/db/altsyncram_vgh1.tdf" 70 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 108 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742938347 "|bus|Ram:this_ram|altsyncram:ram_rtl_0|altsyncram_vgh1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Ram:this_ram\|altsyncram:ram_rtl_0\|altsyncram_vgh1:auto_generated\|ram_block1a2 " "Synthesized away node \"Ram:this_ram\|altsyncram:ram_rtl_0\|altsyncram_vgh1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_vgh1.tdf" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/db/altsyncram_vgh1.tdf" 102 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 108 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742938347 "|bus|Ram:this_ram|altsyncram:ram_rtl_0|altsyncram_vgh1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Ram:this_ram\|altsyncram:ram_rtl_0\|altsyncram_vgh1:auto_generated\|ram_block1a3 " "Synthesized away node \"Ram:this_ram\|altsyncram:ram_rtl_0\|altsyncram_vgh1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_vgh1.tdf" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/db/altsyncram_vgh1.tdf" 134 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 108 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742938347 "|bus|Ram:this_ram|altsyncram:ram_rtl_0|altsyncram_vgh1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Ram:this_ram\|altsyncram:ram_rtl_0\|altsyncram_vgh1:auto_generated\|ram_block1a4 " "Synthesized away node \"Ram:this_ram\|altsyncram:ram_rtl_0\|altsyncram_vgh1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_vgh1.tdf" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/db/altsyncram_vgh1.tdf" 166 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 108 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742938347 "|bus|Ram:this_ram|altsyncram:ram_rtl_0|altsyncram_vgh1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Ram:this_ram\|altsyncram:ram_rtl_0\|altsyncram_vgh1:auto_generated\|ram_block1a5 " "Synthesized away node \"Ram:this_ram\|altsyncram:ram_rtl_0\|altsyncram_vgh1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_vgh1.tdf" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/db/altsyncram_vgh1.tdf" 198 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 108 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742938347 "|bus|Ram:this_ram|altsyncram:ram_rtl_0|altsyncram_vgh1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Ram:this_ram\|altsyncram:ram_rtl_0\|altsyncram_vgh1:auto_generated\|ram_block1a6 " "Synthesized away node \"Ram:this_ram\|altsyncram:ram_rtl_0\|altsyncram_vgh1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_vgh1.tdf" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/db/altsyncram_vgh1.tdf" 230 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 108 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742938347 "|bus|Ram:this_ram|altsyncram:ram_rtl_0|altsyncram_vgh1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Ram:this_ram\|altsyncram:ram_rtl_0\|altsyncram_vgh1:auto_generated\|ram_block1a7 " "Synthesized away node \"Ram:this_ram\|altsyncram:ram_rtl_0\|altsyncram_vgh1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_vgh1.tdf" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/db/altsyncram_vgh1.tdf" 262 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 108 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742938347 "|bus|Ram:this_ram|altsyncram:ram_rtl_0|altsyncram_vgh1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Ram:this_ram\|altsyncram:ram_rtl_0\|altsyncram_vgh1:auto_generated\|ram_block1a8 " "Synthesized away node \"Ram:this_ram\|altsyncram:ram_rtl_0\|altsyncram_vgh1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_vgh1.tdf" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/db/altsyncram_vgh1.tdf" 294 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 108 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742938347 "|bus|Ram:this_ram|altsyncram:ram_rtl_0|altsyncram_vgh1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Ram:this_ram\|altsyncram:ram_rtl_0\|altsyncram_vgh1:auto_generated\|ram_block1a9 " "Synthesized away node \"Ram:this_ram\|altsyncram:ram_rtl_0\|altsyncram_vgh1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_vgh1.tdf" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/db/altsyncram_vgh1.tdf" 326 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 108 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742938347 "|bus|Ram:this_ram|altsyncram:ram_rtl_0|altsyncram_vgh1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Ram:this_ram\|altsyncram:ram_rtl_0\|altsyncram_vgh1:auto_generated\|ram_block1a10 " "Synthesized away node \"Ram:this_ram\|altsyncram:ram_rtl_0\|altsyncram_vgh1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_vgh1.tdf" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/db/altsyncram_vgh1.tdf" 358 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 108 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742938347 "|bus|Ram:this_ram|altsyncram:ram_rtl_0|altsyncram_vgh1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Ram:this_ram\|altsyncram:ram_rtl_0\|altsyncram_vgh1:auto_generated\|ram_block1a11 " "Synthesized away node \"Ram:this_ram\|altsyncram:ram_rtl_0\|altsyncram_vgh1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_vgh1.tdf" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/db/altsyncram_vgh1.tdf" 390 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 108 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742938347 "|bus|Ram:this_ram|altsyncram:ram_rtl_0|altsyncram_vgh1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Ram:this_ram\|altsyncram:ram_rtl_0\|altsyncram_vgh1:auto_generated\|ram_block1a12 " "Synthesized away node \"Ram:this_ram\|altsyncram:ram_rtl_0\|altsyncram_vgh1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_vgh1.tdf" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/db/altsyncram_vgh1.tdf" 422 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 108 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742938347 "|bus|Ram:this_ram|altsyncram:ram_rtl_0|altsyncram_vgh1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Ram:this_ram\|altsyncram:ram_rtl_0\|altsyncram_vgh1:auto_generated\|ram_block1a13 " "Synthesized away node \"Ram:this_ram\|altsyncram:ram_rtl_0\|altsyncram_vgh1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_vgh1.tdf" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/db/altsyncram_vgh1.tdf" 454 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 108 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742938347 "|bus|Ram:this_ram|altsyncram:ram_rtl_0|altsyncram_vgh1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Ram:this_ram\|altsyncram:ram_rtl_0\|altsyncram_vgh1:auto_generated\|ram_block1a14 " "Synthesized away node \"Ram:this_ram\|altsyncram:ram_rtl_0\|altsyncram_vgh1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_vgh1.tdf" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/db/altsyncram_vgh1.tdf" 486 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 108 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742938347 "|bus|Ram:this_ram|altsyncram:ram_rtl_0|altsyncram_vgh1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Ram:this_ram\|altsyncram:ram_rtl_0\|altsyncram_vgh1:auto_generated\|ram_block1a15 " "Synthesized away node \"Ram:this_ram\|altsyncram:ram_rtl_0\|altsyncram_vgh1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_vgh1.tdf" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/db/altsyncram_vgh1.tdf" 518 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 108 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742938347 "|bus|Ram:this_ram|altsyncram:ram_rtl_0|altsyncram_vgh1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Ram:this_ram\|altsyncram:ram_rtl_0\|altsyncram_vgh1:auto_generated\|ram_block1a16 " "Synthesized away node \"Ram:this_ram\|altsyncram:ram_rtl_0\|altsyncram_vgh1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_vgh1.tdf" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/db/altsyncram_vgh1.tdf" 550 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 108 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742938347 "|bus|Ram:this_ram|altsyncram:ram_rtl_0|altsyncram_vgh1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Ram:this_ram\|altsyncram:ram_rtl_0\|altsyncram_vgh1:auto_generated\|ram_block1a17 " "Synthesized away node \"Ram:this_ram\|altsyncram:ram_rtl_0\|altsyncram_vgh1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_vgh1.tdf" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/db/altsyncram_vgh1.tdf" 582 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 108 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742938347 "|bus|Ram:this_ram|altsyncram:ram_rtl_0|altsyncram_vgh1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Ram:this_ram\|altsyncram:ram_rtl_0\|altsyncram_vgh1:auto_generated\|ram_block1a18 " "Synthesized away node \"Ram:this_ram\|altsyncram:ram_rtl_0\|altsyncram_vgh1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_vgh1.tdf" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/db/altsyncram_vgh1.tdf" 614 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 108 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742938347 "|bus|Ram:this_ram|altsyncram:ram_rtl_0|altsyncram_vgh1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Ram:this_ram\|altsyncram:ram_rtl_0\|altsyncram_vgh1:auto_generated\|ram_block1a19 " "Synthesized away node \"Ram:this_ram\|altsyncram:ram_rtl_0\|altsyncram_vgh1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_vgh1.tdf" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/db/altsyncram_vgh1.tdf" 646 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 108 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742938347 "|bus|Ram:this_ram|altsyncram:ram_rtl_0|altsyncram_vgh1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Ram:this_ram\|altsyncram:ram_rtl_0\|altsyncram_vgh1:auto_generated\|ram_block1a20 " "Synthesized away node \"Ram:this_ram\|altsyncram:ram_rtl_0\|altsyncram_vgh1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_vgh1.tdf" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/db/altsyncram_vgh1.tdf" 678 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 108 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742938347 "|bus|Ram:this_ram|altsyncram:ram_rtl_0|altsyncram_vgh1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Ram:this_ram\|altsyncram:ram_rtl_0\|altsyncram_vgh1:auto_generated\|ram_block1a21 " "Synthesized away node \"Ram:this_ram\|altsyncram:ram_rtl_0\|altsyncram_vgh1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_vgh1.tdf" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/db/altsyncram_vgh1.tdf" 710 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 108 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742938347 "|bus|Ram:this_ram|altsyncram:ram_rtl_0|altsyncram_vgh1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Ram:this_ram\|altsyncram:ram_rtl_0\|altsyncram_vgh1:auto_generated\|ram_block1a22 " "Synthesized away node \"Ram:this_ram\|altsyncram:ram_rtl_0\|altsyncram_vgh1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_vgh1.tdf" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/db/altsyncram_vgh1.tdf" 742 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 108 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742938347 "|bus|Ram:this_ram|altsyncram:ram_rtl_0|altsyncram_vgh1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Ram:this_ram\|altsyncram:ram_rtl_0\|altsyncram_vgh1:auto_generated\|ram_block1a23 " "Synthesized away node \"Ram:this_ram\|altsyncram:ram_rtl_0\|altsyncram_vgh1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_vgh1.tdf" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/db/altsyncram_vgh1.tdf" 774 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 108 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742938347 "|bus|Ram:this_ram|altsyncram:ram_rtl_0|altsyncram_vgh1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Ram:this_ram\|altsyncram:ram_rtl_0\|altsyncram_vgh1:auto_generated\|ram_block1a24 " "Synthesized away node \"Ram:this_ram\|altsyncram:ram_rtl_0\|altsyncram_vgh1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_vgh1.tdf" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/db/altsyncram_vgh1.tdf" 806 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 108 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742938347 "|bus|Ram:this_ram|altsyncram:ram_rtl_0|altsyncram_vgh1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Ram:this_ram\|altsyncram:ram_rtl_0\|altsyncram_vgh1:auto_generated\|ram_block1a25 " "Synthesized away node \"Ram:this_ram\|altsyncram:ram_rtl_0\|altsyncram_vgh1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_vgh1.tdf" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/db/altsyncram_vgh1.tdf" 838 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 108 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742938347 "|bus|Ram:this_ram|altsyncram:ram_rtl_0|altsyncram_vgh1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Ram:this_ram\|altsyncram:ram_rtl_0\|altsyncram_vgh1:auto_generated\|ram_block1a26 " "Synthesized away node \"Ram:this_ram\|altsyncram:ram_rtl_0\|altsyncram_vgh1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_vgh1.tdf" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/db/altsyncram_vgh1.tdf" 870 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 108 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742938347 "|bus|Ram:this_ram|altsyncram:ram_rtl_0|altsyncram_vgh1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Ram:this_ram\|altsyncram:ram_rtl_0\|altsyncram_vgh1:auto_generated\|ram_block1a27 " "Synthesized away node \"Ram:this_ram\|altsyncram:ram_rtl_0\|altsyncram_vgh1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_vgh1.tdf" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/db/altsyncram_vgh1.tdf" 902 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 108 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742938347 "|bus|Ram:this_ram|altsyncram:ram_rtl_0|altsyncram_vgh1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Ram:this_ram\|altsyncram:ram_rtl_0\|altsyncram_vgh1:auto_generated\|ram_block1a28 " "Synthesized away node \"Ram:this_ram\|altsyncram:ram_rtl_0\|altsyncram_vgh1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_vgh1.tdf" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/db/altsyncram_vgh1.tdf" 934 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 108 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742938347 "|bus|Ram:this_ram|altsyncram:ram_rtl_0|altsyncram_vgh1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Ram:this_ram\|altsyncram:ram_rtl_0\|altsyncram_vgh1:auto_generated\|ram_block1a29 " "Synthesized away node \"Ram:this_ram\|altsyncram:ram_rtl_0\|altsyncram_vgh1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_vgh1.tdf" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/db/altsyncram_vgh1.tdf" 966 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 108 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742938347 "|bus|Ram:this_ram|altsyncram:ram_rtl_0|altsyncram_vgh1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Ram:this_ram\|altsyncram:ram_rtl_0\|altsyncram_vgh1:auto_generated\|ram_block1a30 " "Synthesized away node \"Ram:this_ram\|altsyncram:ram_rtl_0\|altsyncram_vgh1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_vgh1.tdf" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/db/altsyncram_vgh1.tdf" 998 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 108 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742938347 "|bus|Ram:this_ram|altsyncram:ram_rtl_0|altsyncram_vgh1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Ram:this_ram\|altsyncram:ram_rtl_0\|altsyncram_vgh1:auto_generated\|ram_block1a31 " "Synthesized away node \"Ram:this_ram\|altsyncram:ram_rtl_0\|altsyncram_vgh1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_vgh1.tdf" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/db/altsyncram_vgh1.tdf" 1030 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 108 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742938347 "|bus|Ram:this_ram|altsyncram:ram_rtl_0|altsyncram_vgh1:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1678742938347 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1678742938347 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1678742939618 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register6\|q\[31\] " "Latch register:register6\|q\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939681 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939681 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register10\|q\[31\] " "Latch register:register10\|q\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939681 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939681 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register2\|q\[31\] " "Latch register:register2\|q\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939681 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939681 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register14\|q\[31\] " "Latch register:register14\|q\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939681 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939681 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register9\|q\[31\] " "Latch register:register9\|q\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939681 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939681 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register5\|q\[31\] " "Latch register:register5\|q\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939681 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939681 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register1\|q\[31\] " "Latch register:register1\|q\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939681 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939681 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register13\|q\[31\] " "Latch register:register13\|q\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939681 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939681 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register8\|q\[31\] " "Latch register:register8\|q\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939682 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939682 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register4\|q\[31\] " "Latch register:register4\|q\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939682 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939682 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "zero_register:reg_0\|register:register0\|q\[31\] " "Latch zero_register:reg_0\|register:register0\|q\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939682 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939682 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register12\|q\[31\] " "Latch register:register12\|q\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939682 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939682 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register7\|q\[31\] " "Latch register:register7\|q\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939682 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939682 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register11\|q\[31\] " "Latch register:register11\|q\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939682 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939682 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register3\|q\[31\] " "Latch register:register3\|q\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939682 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939682 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register15\|q\[31\] " "Latch register:register15\|q\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939682 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939682 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc_32_bit:registerPC\|q\[31\] " "Latch pc_32_bit:registerPC\|q\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IncPC " "Ports D and ENA on the latch are fed by the same signal IncPC" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939682 ""}  } { { "pc_32_bit.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/pc_32_bit.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939682 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc_32_bit:registerPC\|q\[17\] " "Latch pc_32_bit:registerPC\|q\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IncPC " "Ports D and ENA on the latch are fed by the same signal IncPC" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939683 ""}  } { { "pc_32_bit.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/pc_32_bit.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939683 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register10\|q\[17\] " "Latch register:register10\|q\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939683 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939683 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register9\|q\[17\] " "Latch register:register9\|q\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939683 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939683 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register8\|q\[17\] " "Latch register:register8\|q\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939683 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939683 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register11\|q\[17\] " "Latch register:register11\|q\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939683 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939683 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register6\|q\[17\] " "Latch register:register6\|q\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939683 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939683 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register5\|q\[17\] " "Latch register:register5\|q\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939683 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939683 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register4\|q\[17\] " "Latch register:register4\|q\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939683 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939683 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register7\|q\[17\] " "Latch register:register7\|q\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939683 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939683 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register2\|q\[17\] " "Latch register:register2\|q\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939684 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939684 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register3\|q\[17\] " "Latch register:register3\|q\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939684 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939684 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "zero_register:reg_0\|register:register0\|q\[17\] " "Latch zero_register:reg_0\|register:register0\|q\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939684 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939684 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register1\|q\[17\] " "Latch register:register1\|q\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939684 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939684 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register14\|q\[17\] " "Latch register:register14\|q\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939684 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939684 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register13\|q\[17\] " "Latch register:register13\|q\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939684 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939684 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register12\|q\[17\] " "Latch register:register12\|q\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939684 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939684 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register15\|q\[17\] " "Latch register:register15\|q\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939684 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939684 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc_32_bit:registerPC\|q\[11\] " "Latch pc_32_bit:registerPC\|q\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IncPC " "Ports D and ENA on the latch are fed by the same signal IncPC" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939684 ""}  } { { "pc_32_bit.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/pc_32_bit.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939684 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register6\|q\[11\] " "Latch register:register6\|q\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939685 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939685 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register5\|q\[11\] " "Latch register:register5\|q\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939685 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939685 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register4\|q\[11\] " "Latch register:register4\|q\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939685 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939685 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register7\|q\[11\] " "Latch register:register7\|q\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939685 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939685 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register10\|q\[11\] " "Latch register:register10\|q\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939685 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939685 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register9\|q\[11\] " "Latch register:register9\|q\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939685 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939685 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register8\|q\[11\] " "Latch register:register8\|q\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939685 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939685 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register11\|q\[11\] " "Latch register:register11\|q\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939685 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939685 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register2\|q\[11\] " "Latch register:register2\|q\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939685 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939685 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register3\|q\[11\] " "Latch register:register3\|q\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939685 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939685 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "zero_register:reg_0\|register:register0\|q\[11\] " "Latch zero_register:reg_0\|register:register0\|q\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939686 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939686 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register1\|q\[11\] " "Latch register:register1\|q\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939686 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939686 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register14\|q\[11\] " "Latch register:register14\|q\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939686 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939686 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register13\|q\[11\] " "Latch register:register13\|q\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939686 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939686 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register12\|q\[11\] " "Latch register:register12\|q\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939686 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939686 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register15\|q\[11\] " "Latch register:register15\|q\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939686 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939686 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc_32_bit:registerPC\|q\[10\] " "Latch pc_32_bit:registerPC\|q\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IncPC " "Ports D and ENA on the latch are fed by the same signal IncPC" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939686 ""}  } { { "pc_32_bit.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/pc_32_bit.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939686 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register10\|q\[10\] " "Latch register:register10\|q\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939686 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939686 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register9\|q\[10\] " "Latch register:register9\|q\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939687 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939687 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register8\|q\[10\] " "Latch register:register8\|q\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939687 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939687 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register11\|q\[10\] " "Latch register:register11\|q\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939687 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939687 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register6\|q\[10\] " "Latch register:register6\|q\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939687 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939687 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register5\|q\[10\] " "Latch register:register5\|q\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939687 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939687 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register4\|q\[10\] " "Latch register:register4\|q\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939687 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939687 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register7\|q\[10\] " "Latch register:register7\|q\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939687 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939687 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register2\|q\[10\] " "Latch register:register2\|q\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939687 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939687 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register3\|q\[10\] " "Latch register:register3\|q\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939687 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939687 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "zero_register:reg_0\|register:register0\|q\[10\] " "Latch zero_register:reg_0\|register:register0\|q\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939688 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939688 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register1\|q\[10\] " "Latch register:register1\|q\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939688 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939688 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register14\|q\[10\] " "Latch register:register14\|q\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939688 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939688 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register13\|q\[10\] " "Latch register:register13\|q\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939688 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939688 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register12\|q\[10\] " "Latch register:register12\|q\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939688 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939688 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register15\|q\[10\] " "Latch register:register15\|q\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939688 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939688 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc_32_bit:registerPC\|q\[8\] " "Latch pc_32_bit:registerPC\|q\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IncPC " "Ports D and ENA on the latch are fed by the same signal IncPC" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939688 ""}  } { { "pc_32_bit.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/pc_32_bit.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939688 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register6\|q\[8\] " "Latch register:register6\|q\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939688 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939688 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register5\|q\[8\] " "Latch register:register5\|q\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939688 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939688 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register4\|q\[8\] " "Latch register:register4\|q\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939689 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939689 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register7\|q\[8\] " "Latch register:register7\|q\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939689 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939689 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register10\|q\[8\] " "Latch register:register10\|q\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939689 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939689 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register9\|q\[8\] " "Latch register:register9\|q\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939689 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939689 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register8\|q\[8\] " "Latch register:register8\|q\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939689 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939689 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register11\|q\[8\] " "Latch register:register11\|q\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939689 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939689 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register2\|q\[8\] " "Latch register:register2\|q\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939689 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939689 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register3\|q\[8\] " "Latch register:register3\|q\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939689 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939689 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "zero_register:reg_0\|register:register0\|q\[8\] " "Latch zero_register:reg_0\|register:register0\|q\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939689 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939689 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register1\|q\[8\] " "Latch register:register1\|q\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939689 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939689 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register14\|q\[8\] " "Latch register:register14\|q\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939690 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939690 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register13\|q\[8\] " "Latch register:register13\|q\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939690 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939690 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register12\|q\[8\] " "Latch register:register12\|q\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939690 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939690 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register15\|q\[8\] " "Latch register:register15\|q\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939690 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939690 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc_32_bit:registerPC\|q\[9\] " "Latch pc_32_bit:registerPC\|q\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IncPC " "Ports D and ENA on the latch are fed by the same signal IncPC" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939690 ""}  } { { "pc_32_bit.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/pc_32_bit.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939690 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register10\|q\[9\] " "Latch register:register10\|q\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939690 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939690 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register9\|q\[9\] " "Latch register:register9\|q\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939690 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939690 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register8\|q\[9\] " "Latch register:register8\|q\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939690 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939690 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register11\|q\[9\] " "Latch register:register11\|q\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939690 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939690 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register6\|q\[9\] " "Latch register:register6\|q\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939691 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939691 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register5\|q\[9\] " "Latch register:register5\|q\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939691 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939691 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register4\|q\[9\] " "Latch register:register4\|q\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939691 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939691 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register7\|q\[9\] " "Latch register:register7\|q\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939691 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939691 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register2\|q\[9\] " "Latch register:register2\|q\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939691 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939691 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register3\|q\[9\] " "Latch register:register3\|q\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939691 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939691 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "zero_register:reg_0\|register:register0\|q\[9\] " "Latch zero_register:reg_0\|register:register0\|q\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939691 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939691 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register1\|q\[9\] " "Latch register:register1\|q\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939692 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939692 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register13\|q\[9\] " "Latch register:register13\|q\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939692 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939692 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register14\|q\[9\] " "Latch register:register14\|q\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939692 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939692 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register12\|q\[9\] " "Latch register:register12\|q\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939692 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939692 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register15\|q\[9\] " "Latch register:register15\|q\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939692 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939692 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc_32_bit:registerPC\|q\[1\] " "Latch pc_32_bit:registerPC\|q\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IncPC " "Ports D and ENA on the latch are fed by the same signal IncPC" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939692 ""}  } { { "pc_32_bit.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/pc_32_bit.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939692 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register5\|q\[1\] " "Latch register:register5\|q\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939693 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939693 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register6\|q\[1\] " "Latch register:register6\|q\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939693 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939693 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register4\|q\[1\] " "Latch register:register4\|q\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939693 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939693 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register7\|q\[1\] " "Latch register:register7\|q\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939693 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939693 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register10\|q\[1\] " "Latch register:register10\|q\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939693 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939693 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register9\|q\[1\] " "Latch register:register9\|q\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939693 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939693 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register8\|q\[1\] " "Latch register:register8\|q\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939694 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939694 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register11\|q\[1\] " "Latch register:register11\|q\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939694 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939694 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register2\|q\[1\] " "Latch register:register2\|q\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939694 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939694 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register3\|q\[1\] " "Latch register:register3\|q\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939694 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939694 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "zero_register:reg_0\|register:register0\|q\[1\] " "Latch zero_register:reg_0\|register:register0\|q\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939694 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939694 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register1\|q\[1\] " "Latch register:register1\|q\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939694 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939694 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register13\|q\[1\] " "Latch register:register13\|q\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939694 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939694 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register14\|q\[1\] " "Latch register:register14\|q\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939694 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939694 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register12\|q\[1\] " "Latch register:register12\|q\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939695 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939695 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register15\|q\[1\] " "Latch register:register15\|q\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939695 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939695 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc_32_bit:registerPC\|q\[16\] " "Latch pc_32_bit:registerPC\|q\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IncPC " "Ports D and ENA on the latch are fed by the same signal IncPC" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939695 ""}  } { { "pc_32_bit.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/pc_32_bit.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939695 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register10\|q\[16\] " "Latch register:register10\|q\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939695 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939695 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register9\|q\[16\] " "Latch register:register9\|q\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939695 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939695 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register8\|q\[16\] " "Latch register:register8\|q\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939695 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939695 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register11\|q\[16\] " "Latch register:register11\|q\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939696 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939696 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register5\|q\[16\] " "Latch register:register5\|q\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939696 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939696 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register6\|q\[16\] " "Latch register:register6\|q\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939696 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939696 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register4\|q\[16\] " "Latch register:register4\|q\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939696 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939696 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register7\|q\[16\] " "Latch register:register7\|q\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939696 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939696 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register2\|q\[16\] " "Latch register:register2\|q\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939696 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939696 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register3\|q\[16\] " "Latch register:register3\|q\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939697 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939697 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "zero_register:reg_0\|register:register0\|q\[16\] " "Latch zero_register:reg_0\|register:register0\|q\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939697 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939697 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register1\|q\[16\] " "Latch register:register1\|q\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939697 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939697 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register13\|q\[16\] " "Latch register:register13\|q\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939697 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939697 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register14\|q\[16\] " "Latch register:register14\|q\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939697 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939697 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register12\|q\[16\] " "Latch register:register12\|q\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939697 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939697 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register15\|q\[16\] " "Latch register:register15\|q\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939697 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939697 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc_32_bit:registerPC\|q\[15\] " "Latch pc_32_bit:registerPC\|q\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IncPC " "Ports D and ENA on the latch are fed by the same signal IncPC" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939698 ""}  } { { "pc_32_bit.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/pc_32_bit.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939698 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register5\|q\[15\] " "Latch register:register5\|q\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[15\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[15\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939698 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939698 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register6\|q\[15\] " "Latch register:register6\|q\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[15\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[15\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939698 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939698 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register4\|q\[15\] " "Latch register:register4\|q\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[15\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[15\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939698 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939698 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register7\|q\[15\] " "Latch register:register7\|q\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[15\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[15\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939698 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939698 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register10\|q\[15\] " "Latch register:register10\|q\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[15\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[15\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939698 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939698 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register9\|q\[15\] " "Latch register:register9\|q\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[15\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[15\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939699 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939699 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register8\|q\[15\] " "Latch register:register8\|q\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[15\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[15\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939699 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939699 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register11\|q\[15\] " "Latch register:register11\|q\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[15\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[15\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939699 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939699 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register2\|q\[15\] " "Latch register:register2\|q\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[15\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[15\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939699 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939699 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register3\|q\[15\] " "Latch register:register3\|q\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[15\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[15\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939699 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939699 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "zero_register:reg_0\|register:register0\|q\[15\] " "Latch zero_register:reg_0\|register:register0\|q\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[15\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[15\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939699 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939699 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register1\|q\[15\] " "Latch register:register1\|q\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[15\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[15\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939699 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939699 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register13\|q\[15\] " "Latch register:register13\|q\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[15\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[15\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939699 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939699 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register14\|q\[15\] " "Latch register:register14\|q\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[15\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[15\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939700 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939700 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register12\|q\[15\] " "Latch register:register12\|q\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[15\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[15\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939700 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939700 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register15\|q\[15\] " "Latch register:register15\|q\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[15\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[15\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939700 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939700 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc_32_bit:registerPC\|q\[14\] " "Latch pc_32_bit:registerPC\|q\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IncPC " "Ports D and ENA on the latch are fed by the same signal IncPC" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939700 ""}  } { { "pc_32_bit.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/pc_32_bit.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939700 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register10\|q\[14\] " "Latch register:register10\|q\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939700 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939700 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register9\|q\[14\] " "Latch register:register9\|q\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939700 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939700 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register8\|q\[14\] " "Latch register:register8\|q\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939701 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939701 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register11\|q\[14\] " "Latch register:register11\|q\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939701 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939701 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register5\|q\[14\] " "Latch register:register5\|q\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939701 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939701 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register6\|q\[14\] " "Latch register:register6\|q\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939701 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939701 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register4\|q\[14\] " "Latch register:register4\|q\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939701 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939701 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register7\|q\[14\] " "Latch register:register7\|q\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939701 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939701 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register2\|q\[14\] " "Latch register:register2\|q\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939701 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939701 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register3\|q\[14\] " "Latch register:register3\|q\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939702 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939702 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "zero_register:reg_0\|register:register0\|q\[14\] " "Latch zero_register:reg_0\|register:register0\|q\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939702 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939702 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register1\|q\[14\] " "Latch register:register1\|q\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939702 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939702 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register13\|q\[14\] " "Latch register:register13\|q\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939702 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939702 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register14\|q\[14\] " "Latch register:register14\|q\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939702 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939702 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register12\|q\[14\] " "Latch register:register12\|q\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939702 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939702 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register15\|q\[14\] " "Latch register:register15\|q\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939702 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939702 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc_32_bit:registerPC\|q\[2\] " "Latch pc_32_bit:registerPC\|q\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IncPC " "Ports D and ENA on the latch are fed by the same signal IncPC" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939702 ""}  } { { "pc_32_bit.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/pc_32_bit.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939702 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register5\|q\[2\] " "Latch register:register5\|q\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939703 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939703 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register6\|q\[2\] " "Latch register:register6\|q\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939703 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939703 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register4\|q\[2\] " "Latch register:register4\|q\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939703 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939703 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register7\|q\[2\] " "Latch register:register7\|q\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939703 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939703 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register10\|q\[2\] " "Latch register:register10\|q\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939703 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939703 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register9\|q\[2\] " "Latch register:register9\|q\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939703 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939703 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register8\|q\[2\] " "Latch register:register8\|q\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939703 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939703 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register11\|q\[2\] " "Latch register:register11\|q\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939704 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939704 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register2\|q\[2\] " "Latch register:register2\|q\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939704 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939704 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register3\|q\[2\] " "Latch register:register3\|q\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939704 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939704 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "zero_register:reg_0\|register:register0\|q\[2\] " "Latch zero_register:reg_0\|register:register0\|q\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939704 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939704 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register1\|q\[2\] " "Latch register:register1\|q\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939704 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939704 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register13\|q\[2\] " "Latch register:register13\|q\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939704 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939704 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register14\|q\[2\] " "Latch register:register14\|q\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939704 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939704 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register12\|q\[2\] " "Latch register:register12\|q\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939704 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939704 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register15\|q\[2\] " "Latch register:register15\|q\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939705 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939705 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc_32_bit:registerPC\|q\[3\] " "Latch pc_32_bit:registerPC\|q\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IncPC " "Ports D and ENA on the latch are fed by the same signal IncPC" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939705 ""}  } { { "pc_32_bit.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/pc_32_bit.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939705 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register10\|q\[3\] " "Latch register:register10\|q\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939705 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939705 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register9\|q\[3\] " "Latch register:register9\|q\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939705 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939705 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register8\|q\[3\] " "Latch register:register8\|q\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939705 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939705 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register11\|q\[3\] " "Latch register:register11\|q\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939705 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939705 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register5\|q\[3\] " "Latch register:register5\|q\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939705 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939705 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register6\|q\[3\] " "Latch register:register6\|q\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939705 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939705 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register4\|q\[3\] " "Latch register:register4\|q\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939706 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939706 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register7\|q\[3\] " "Latch register:register7\|q\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939706 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939706 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register2\|q\[3\] " "Latch register:register2\|q\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939706 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939706 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register3\|q\[3\] " "Latch register:register3\|q\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939706 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939706 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "zero_register:reg_0\|register:register0\|q\[3\] " "Latch zero_register:reg_0\|register:register0\|q\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939706 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939706 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register1\|q\[3\] " "Latch register:register1\|q\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939706 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939706 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register13\|q\[3\] " "Latch register:register13\|q\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939706 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939706 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register14\|q\[3\] " "Latch register:register14\|q\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939706 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939706 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register12\|q\[3\] " "Latch register:register12\|q\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939707 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939707 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register15\|q\[3\] " "Latch register:register15\|q\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939707 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939707 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc_32_bit:registerPC\|q\[6\] " "Latch pc_32_bit:registerPC\|q\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IncPC " "Ports D and ENA on the latch are fed by the same signal IncPC" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939707 ""}  } { { "pc_32_bit.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/pc_32_bit.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939707 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register5\|q\[6\] " "Latch register:register5\|q\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939707 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939707 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register6\|q\[6\] " "Latch register:register6\|q\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939707 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939707 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register4\|q\[6\] " "Latch register:register4\|q\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939707 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939707 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register7\|q\[6\] " "Latch register:register7\|q\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939707 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939707 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register10\|q\[6\] " "Latch register:register10\|q\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939708 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939708 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register9\|q\[6\] " "Latch register:register9\|q\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939708 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939708 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register8\|q\[6\] " "Latch register:register8\|q\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939708 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939708 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register11\|q\[6\] " "Latch register:register11\|q\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939708 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939708 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register2\|q\[6\] " "Latch register:register2\|q\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939708 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939708 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register3\|q\[6\] " "Latch register:register3\|q\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939709 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "zero_register:reg_0\|register:register0\|q\[6\] " "Latch zero_register:reg_0\|register:register0\|q\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939709 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register1\|q\[6\] " "Latch register:register1\|q\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939709 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register13\|q\[6\] " "Latch register:register13\|q\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939709 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register14\|q\[6\] " "Latch register:register14\|q\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939709 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register12\|q\[6\] " "Latch register:register12\|q\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939709 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register15\|q\[6\] " "Latch register:register15\|q\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939709 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc_32_bit:registerPC\|q\[7\] " "Latch pc_32_bit:registerPC\|q\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IncPC " "Ports D and ENA on the latch are fed by the same signal IncPC" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939709 ""}  } { { "pc_32_bit.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/pc_32_bit.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register10\|q\[7\] " "Latch register:register10\|q\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939710 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939710 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register9\|q\[7\] " "Latch register:register9\|q\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939710 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939710 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register8\|q\[7\] " "Latch register:register8\|q\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939710 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939710 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register11\|q\[7\] " "Latch register:register11\|q\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939710 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939710 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register5\|q\[7\] " "Latch register:register5\|q\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939710 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939710 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register6\|q\[7\] " "Latch register:register6\|q\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939710 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939710 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register4\|q\[7\] " "Latch register:register4\|q\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939711 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939711 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register7\|q\[7\] " "Latch register:register7\|q\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939711 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939711 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register2\|q\[7\] " "Latch register:register2\|q\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939711 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939711 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register3\|q\[7\] " "Latch register:register3\|q\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939711 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939711 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "zero_register:reg_0\|register:register0\|q\[7\] " "Latch zero_register:reg_0\|register:register0\|q\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939711 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939711 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register1\|q\[7\] " "Latch register:register1\|q\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939711 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939711 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register13\|q\[7\] " "Latch register:register13\|q\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939711 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939711 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register14\|q\[7\] " "Latch register:register14\|q\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939711 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939711 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register12\|q\[7\] " "Latch register:register12\|q\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939711 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939711 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register15\|q\[7\] " "Latch register:register15\|q\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939712 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939712 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc_32_bit:registerPC\|q\[12\] " "Latch pc_32_bit:registerPC\|q\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IncPC " "Ports D and ENA on the latch are fed by the same signal IncPC" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939712 ""}  } { { "pc_32_bit.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/pc_32_bit.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939712 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register5\|q\[12\] " "Latch register:register5\|q\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939712 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939712 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register6\|q\[12\] " "Latch register:register6\|q\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939712 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939712 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register4\|q\[12\] " "Latch register:register4\|q\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939712 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939712 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register7\|q\[12\] " "Latch register:register7\|q\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939712 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939712 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register10\|q\[12\] " "Latch register:register10\|q\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939712 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939712 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register9\|q\[12\] " "Latch register:register9\|q\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939713 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939713 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register8\|q\[12\] " "Latch register:register8\|q\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939713 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939713 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register11\|q\[12\] " "Latch register:register11\|q\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939713 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939713 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register2\|q\[12\] " "Latch register:register2\|q\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939713 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939713 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register3\|q\[12\] " "Latch register:register3\|q\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939713 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939713 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "zero_register:reg_0\|register:register0\|q\[12\] " "Latch zero_register:reg_0\|register:register0\|q\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939713 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939713 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register1\|q\[12\] " "Latch register:register1\|q\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939713 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939713 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register13\|q\[12\] " "Latch register:register13\|q\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939713 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939713 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register14\|q\[12\] " "Latch register:register14\|q\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939714 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register12\|q\[12\] " "Latch register:register12\|q\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939714 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register15\|q\[12\] " "Latch register:register15\|q\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939714 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc_32_bit:registerPC\|q\[13\] " "Latch pc_32_bit:registerPC\|q\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IncPC " "Ports D and ENA on the latch are fed by the same signal IncPC" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939714 ""}  } { { "pc_32_bit.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/pc_32_bit.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register10\|q\[13\] " "Latch register:register10\|q\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939714 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register9\|q\[13\] " "Latch register:register9\|q\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939714 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register8\|q\[13\] " "Latch register:register8\|q\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939714 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register11\|q\[13\] " "Latch register:register11\|q\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939715 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register5\|q\[13\] " "Latch register:register5\|q\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939715 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register6\|q\[13\] " "Latch register:register6\|q\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939715 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register4\|q\[13\] " "Latch register:register4\|q\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939715 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register7\|q\[13\] " "Latch register:register7\|q\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939715 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register2\|q\[13\] " "Latch register:register2\|q\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939715 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register3\|q\[13\] " "Latch register:register3\|q\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939715 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "zero_register:reg_0\|register:register0\|q\[13\] " "Latch zero_register:reg_0\|register:register0\|q\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939715 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register1\|q\[13\] " "Latch register:register1\|q\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939715 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register13\|q\[13\] " "Latch register:register13\|q\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939716 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939716 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register14\|q\[13\] " "Latch register:register14\|q\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939716 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939716 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register12\|q\[13\] " "Latch register:register12\|q\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939716 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939716 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register15\|q\[13\] " "Latch register:register15\|q\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939716 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939716 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc_32_bit:registerPC\|q\[4\] " "Latch pc_32_bit:registerPC\|q\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IncPC " "Ports D and ENA on the latch are fed by the same signal IncPC" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939716 ""}  } { { "pc_32_bit.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/pc_32_bit.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939716 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register5\|q\[4\] " "Latch register:register5\|q\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939716 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939716 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register6\|q\[4\] " "Latch register:register6\|q\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939716 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939716 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register4\|q\[4\] " "Latch register:register4\|q\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939717 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939717 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register7\|q\[4\] " "Latch register:register7\|q\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939717 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939717 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register10\|q\[4\] " "Latch register:register10\|q\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939717 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939717 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register9\|q\[4\] " "Latch register:register9\|q\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939717 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939717 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register8\|q\[4\] " "Latch register:register8\|q\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939717 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939717 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register11\|q\[4\] " "Latch register:register11\|q\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939717 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939717 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register2\|q\[4\] " "Latch register:register2\|q\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939717 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939717 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register3\|q\[4\] " "Latch register:register3\|q\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939717 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939717 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "zero_register:reg_0\|register:register0\|q\[4\] " "Latch zero_register:reg_0\|register:register0\|q\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939717 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939717 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register1\|q\[4\] " "Latch register:register1\|q\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939718 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939718 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register13\|q\[4\] " "Latch register:register13\|q\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939718 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939718 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register14\|q\[4\] " "Latch register:register14\|q\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939718 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939718 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register12\|q\[4\] " "Latch register:register12\|q\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939718 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939718 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register15\|q\[4\] " "Latch register:register15\|q\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939718 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939718 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc_32_bit:registerPC\|q\[5\] " "Latch pc_32_bit:registerPC\|q\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IncPC " "Ports D and ENA on the latch are fed by the same signal IncPC" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939718 ""}  } { { "pc_32_bit.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/pc_32_bit.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939718 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register10\|q\[5\] " "Latch register:register10\|q\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939718 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939718 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register9\|q\[5\] " "Latch register:register9\|q\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939719 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939719 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register8\|q\[5\] " "Latch register:register8\|q\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939719 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939719 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register11\|q\[5\] " "Latch register:register11\|q\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939719 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939719 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register5\|q\[5\] " "Latch register:register5\|q\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939719 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939719 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register6\|q\[5\] " "Latch register:register6\|q\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939719 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939719 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register4\|q\[5\] " "Latch register:register4\|q\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939719 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939719 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register7\|q\[5\] " "Latch register:register7\|q\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939719 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939719 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register2\|q\[5\] " "Latch register:register2\|q\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939719 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939719 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register3\|q\[5\] " "Latch register:register3\|q\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939720 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939720 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "zero_register:reg_0\|register:register0\|q\[5\] " "Latch zero_register:reg_0\|register:register0\|q\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939720 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939720 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register1\|q\[5\] " "Latch register:register1\|q\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939720 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939720 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register13\|q\[5\] " "Latch register:register13\|q\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939720 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939720 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register14\|q\[5\] " "Latch register:register14\|q\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939720 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939720 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register12\|q\[5\] " "Latch register:register12\|q\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939720 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939720 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register15\|q\[5\] " "Latch register:register15\|q\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939720 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939720 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc_32_bit:registerPC\|q\[27\] " "Latch pc_32_bit:registerPC\|q\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IncPC " "Ports D and ENA on the latch are fed by the same signal IncPC" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939720 ""}  } { { "pc_32_bit.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/pc_32_bit.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939720 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register6\|q\[27\] " "Latch register:register6\|q\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939720 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939720 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register5\|q\[27\] " "Latch register:register5\|q\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939721 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939721 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register4\|q\[27\] " "Latch register:register4\|q\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939721 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939721 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register7\|q\[27\] " "Latch register:register7\|q\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939721 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939721 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register9\|q\[27\] " "Latch register:register9\|q\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939721 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939721 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register10\|q\[27\] " "Latch register:register10\|q\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939721 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939721 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register8\|q\[27\] " "Latch register:register8\|q\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939721 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939721 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register11\|q\[27\] " "Latch register:register11\|q\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939721 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939721 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register2\|q\[27\] " "Latch register:register2\|q\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939721 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939721 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register3\|q\[27\] " "Latch register:register3\|q\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939722 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939722 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "zero_register:reg_0\|register:register0\|q\[27\] " "Latch zero_register:reg_0\|register:register0\|q\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939722 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939722 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register1\|q\[27\] " "Latch register:register1\|q\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939722 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939722 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register14\|q\[27\] " "Latch register:register14\|q\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939722 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939722 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register13\|q\[27\] " "Latch register:register13\|q\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939722 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939722 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register12\|q\[27\] " "Latch register:register12\|q\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939722 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939722 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register15\|q\[27\] " "Latch register:register15\|q\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939722 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939722 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc_32_bit:registerPC\|q\[26\] " "Latch pc_32_bit:registerPC\|q\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IncPC " "Ports D and ENA on the latch are fed by the same signal IncPC" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939722 ""}  } { { "pc_32_bit.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/pc_32_bit.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939722 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register9\|q\[26\] " "Latch register:register9\|q\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939723 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939723 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register10\|q\[26\] " "Latch register:register10\|q\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939723 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939723 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register8\|q\[26\] " "Latch register:register8\|q\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939723 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939723 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register11\|q\[26\] " "Latch register:register11\|q\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939723 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939723 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register6\|q\[26\] " "Latch register:register6\|q\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939723 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939723 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register5\|q\[26\] " "Latch register:register5\|q\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939723 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939723 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register4\|q\[26\] " "Latch register:register4\|q\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939724 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register7\|q\[26\] " "Latch register:register7\|q\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939724 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register2\|q\[26\] " "Latch register:register2\|q\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939724 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register3\|q\[26\] " "Latch register:register3\|q\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939724 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "zero_register:reg_0\|register:register0\|q\[26\] " "Latch zero_register:reg_0\|register:register0\|q\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939724 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register1\|q\[26\] " "Latch register:register1\|q\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939724 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register14\|q\[26\] " "Latch register:register14\|q\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939724 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register13\|q\[26\] " "Latch register:register13\|q\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939724 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register12\|q\[26\] " "Latch register:register12\|q\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939725 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939725 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register15\|q\[26\] " "Latch register:register15\|q\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939725 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939725 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc_32_bit:registerPC\|q\[30\] " "Latch pc_32_bit:registerPC\|q\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IncPC " "Ports D and ENA on the latch are fed by the same signal IncPC" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939725 ""}  } { { "pc_32_bit.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/pc_32_bit.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939725 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register6\|q\[30\] " "Latch register:register6\|q\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939725 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939725 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register5\|q\[30\] " "Latch register:register5\|q\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939725 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939725 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register4\|q\[30\] " "Latch register:register4\|q\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939725 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939725 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register7\|q\[30\] " "Latch register:register7\|q\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939725 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939725 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register9\|q\[30\] " "Latch register:register9\|q\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939726 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939726 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register10\|q\[30\] " "Latch register:register10\|q\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939726 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939726 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register8\|q\[30\] " "Latch register:register8\|q\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939726 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939726 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register11\|q\[30\] " "Latch register:register11\|q\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939726 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939726 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register2\|q\[30\] " "Latch register:register2\|q\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939726 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939726 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register3\|q\[30\] " "Latch register:register3\|q\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939726 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939726 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "zero_register:reg_0\|register:register0\|q\[30\] " "Latch zero_register:reg_0\|register:register0\|q\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939726 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939726 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register1\|q\[30\] " "Latch register:register1\|q\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939726 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939726 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register14\|q\[30\] " "Latch register:register14\|q\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939727 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939727 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register13\|q\[30\] " "Latch register:register13\|q\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939727 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939727 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register12\|q\[30\] " "Latch register:register12\|q\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939727 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939727 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register15\|q\[30\] " "Latch register:register15\|q\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939727 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939727 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc_32_bit:registerPC\|q\[21\] " "Latch pc_32_bit:registerPC\|q\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IncPC " "Ports D and ENA on the latch are fed by the same signal IncPC" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939727 ""}  } { { "pc_32_bit.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/pc_32_bit.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939727 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register9\|q\[21\] " "Latch register:register9\|q\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939727 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939727 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register10\|q\[21\] " "Latch register:register10\|q\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939727 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939727 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register8\|q\[21\] " "Latch register:register8\|q\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939727 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939727 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register11\|q\[21\] " "Latch register:register11\|q\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939728 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939728 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register6\|q\[21\] " "Latch register:register6\|q\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939728 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939728 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register5\|q\[21\] " "Latch register:register5\|q\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939728 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939728 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register4\|q\[21\] " "Latch register:register4\|q\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939728 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939728 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register7\|q\[21\] " "Latch register:register7\|q\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939728 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939728 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register2\|q\[21\] " "Latch register:register2\|q\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939728 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939728 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register3\|q\[21\] " "Latch register:register3\|q\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939728 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939728 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "zero_register:reg_0\|register:register0\|q\[21\] " "Latch zero_register:reg_0\|register:register0\|q\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939728 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939728 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register1\|q\[21\] " "Latch register:register1\|q\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939729 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939729 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register14\|q\[21\] " "Latch register:register14\|q\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939729 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939729 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register13\|q\[21\] " "Latch register:register13\|q\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939729 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939729 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register12\|q\[21\] " "Latch register:register12\|q\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939729 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939729 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register15\|q\[21\] " "Latch register:register15\|q\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939729 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939729 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc_32_bit:registerPC\|q\[20\] " "Latch pc_32_bit:registerPC\|q\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IncPC " "Ports D and ENA on the latch are fed by the same signal IncPC" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939729 ""}  } { { "pc_32_bit.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/pc_32_bit.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939729 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register6\|q\[20\] " "Latch register:register6\|q\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939729 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939729 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register5\|q\[20\] " "Latch register:register5\|q\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939729 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939729 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register4\|q\[20\] " "Latch register:register4\|q\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939730 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register7\|q\[20\] " "Latch register:register7\|q\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939730 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register9\|q\[20\] " "Latch register:register9\|q\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939730 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register10\|q\[20\] " "Latch register:register10\|q\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939730 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register8\|q\[20\] " "Latch register:register8\|q\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939730 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register11\|q\[20\] " "Latch register:register11\|q\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939730 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register2\|q\[20\] " "Latch register:register2\|q\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939730 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register3\|q\[20\] " "Latch register:register3\|q\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939730 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "zero_register:reg_0\|register:register0\|q\[20\] " "Latch zero_register:reg_0\|register:register0\|q\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939730 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register1\|q\[20\] " "Latch register:register1\|q\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939731 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939731 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register14\|q\[20\] " "Latch register:register14\|q\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939731 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939731 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register13\|q\[20\] " "Latch register:register13\|q\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939731 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939731 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register12\|q\[20\] " "Latch register:register12\|q\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939731 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939731 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register15\|q\[20\] " "Latch register:register15\|q\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939731 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939731 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc_32_bit:registerPC\|q\[22\] " "Latch pc_32_bit:registerPC\|q\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IncPC " "Ports D and ENA on the latch are fed by the same signal IncPC" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939731 ""}  } { { "pc_32_bit.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/pc_32_bit.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939731 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register9\|q\[22\] " "Latch register:register9\|q\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939731 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939731 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register10\|q\[22\] " "Latch register:register10\|q\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939732 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939732 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register8\|q\[22\] " "Latch register:register8\|q\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939732 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939732 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register11\|q\[22\] " "Latch register:register11\|q\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939732 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939732 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register6\|q\[22\] " "Latch register:register6\|q\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939732 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939732 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register5\|q\[22\] " "Latch register:register5\|q\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939732 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939732 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register4\|q\[22\] " "Latch register:register4\|q\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939732 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939732 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register7\|q\[22\] " "Latch register:register7\|q\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939732 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939732 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register2\|q\[22\] " "Latch register:register2\|q\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939732 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939732 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register3\|q\[22\] " "Latch register:register3\|q\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939733 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "zero_register:reg_0\|register:register0\|q\[22\] " "Latch zero_register:reg_0\|register:register0\|q\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939733 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register1\|q\[22\] " "Latch register:register1\|q\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939733 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register14\|q\[22\] " "Latch register:register14\|q\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939733 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register13\|q\[22\] " "Latch register:register13\|q\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939733 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register12\|q\[22\] " "Latch register:register12\|q\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939733 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register15\|q\[22\] " "Latch register:register15\|q\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939733 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc_32_bit:registerPC\|q\[24\] " "Latch pc_32_bit:registerPC\|q\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IncPC " "Ports D and ENA on the latch are fed by the same signal IncPC" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939734 ""}  } { { "pc_32_bit.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/pc_32_bit.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939734 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register6\|q\[24\] " "Latch register:register6\|q\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939734 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939734 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register5\|q\[24\] " "Latch register:register5\|q\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939734 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939734 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register4\|q\[24\] " "Latch register:register4\|q\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939734 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939734 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register7\|q\[24\] " "Latch register:register7\|q\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939734 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939734 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register9\|q\[24\] " "Latch register:register9\|q\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939734 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939734 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register10\|q\[24\] " "Latch register:register10\|q\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939734 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939734 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register8\|q\[24\] " "Latch register:register8\|q\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939735 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939735 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register11\|q\[24\] " "Latch register:register11\|q\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939735 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939735 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register2\|q\[24\] " "Latch register:register2\|q\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939735 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939735 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register3\|q\[24\] " "Latch register:register3\|q\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939735 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939735 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "zero_register:reg_0\|register:register0\|q\[24\] " "Latch zero_register:reg_0\|register:register0\|q\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939735 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939735 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register1\|q\[24\] " "Latch register:register1\|q\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939735 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939735 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register14\|q\[24\] " "Latch register:register14\|q\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939735 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939735 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register13\|q\[24\] " "Latch register:register13\|q\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939736 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939736 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register12\|q\[24\] " "Latch register:register12\|q\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939736 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939736 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register15\|q\[24\] " "Latch register:register15\|q\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939736 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939736 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc_32_bit:registerPC\|q\[19\] " "Latch pc_32_bit:registerPC\|q\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IncPC " "Ports D and ENA on the latch are fed by the same signal IncPC" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939736 ""}  } { { "pc_32_bit.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/pc_32_bit.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939736 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register9\|q\[19\] " "Latch register:register9\|q\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939736 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939736 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register10\|q\[19\] " "Latch register:register10\|q\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939736 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939736 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register8\|q\[19\] " "Latch register:register8\|q\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939736 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939736 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register11\|q\[19\] " "Latch register:register11\|q\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939737 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939737 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register6\|q\[19\] " "Latch register:register6\|q\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939737 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939737 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register5\|q\[19\] " "Latch register:register5\|q\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939737 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939737 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register4\|q\[19\] " "Latch register:register4\|q\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939737 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939737 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register7\|q\[19\] " "Latch register:register7\|q\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939737 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939737 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register2\|q\[19\] " "Latch register:register2\|q\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939737 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939737 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register3\|q\[19\] " "Latch register:register3\|q\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939737 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939737 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "zero_register:reg_0\|register:register0\|q\[19\] " "Latch zero_register:reg_0\|register:register0\|q\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939737 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939737 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register1\|q\[19\] " "Latch register:register1\|q\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939738 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939738 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register14\|q\[19\] " "Latch register:register14\|q\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939738 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939738 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register13\|q\[19\] " "Latch register:register13\|q\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939738 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939738 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register12\|q\[19\] " "Latch register:register12\|q\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939738 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939738 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register15\|q\[19\] " "Latch register:register15\|q\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939738 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939738 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc_32_bit:registerPC\|q\[25\] " "Latch pc_32_bit:registerPC\|q\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IncPC " "Ports D and ENA on the latch are fed by the same signal IncPC" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939738 ""}  } { { "pc_32_bit.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/pc_32_bit.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939738 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register6\|q\[25\] " "Latch register:register6\|q\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939738 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939738 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register5\|q\[25\] " "Latch register:register5\|q\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939739 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939739 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register4\|q\[25\] " "Latch register:register4\|q\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939739 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939739 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register7\|q\[25\] " "Latch register:register7\|q\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939739 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939739 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register9\|q\[25\] " "Latch register:register9\|q\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939739 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939739 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register10\|q\[25\] " "Latch register:register10\|q\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939739 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939739 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register8\|q\[25\] " "Latch register:register8\|q\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939739 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939739 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register11\|q\[25\] " "Latch register:register11\|q\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939739 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939739 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register2\|q\[25\] " "Latch register:register2\|q\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939740 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939740 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register3\|q\[25\] " "Latch register:register3\|q\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939740 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939740 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "zero_register:reg_0\|register:register0\|q\[25\] " "Latch zero_register:reg_0\|register:register0\|q\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939740 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939740 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register1\|q\[25\] " "Latch register:register1\|q\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939740 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939740 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register14\|q\[25\] " "Latch register:register14\|q\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939740 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939740 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register13\|q\[25\] " "Latch register:register13\|q\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939740 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939740 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register12\|q\[25\] " "Latch register:register12\|q\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939740 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939740 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register15\|q\[25\] " "Latch register:register15\|q\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939741 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939741 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc_32_bit:registerPC\|q\[23\] " "Latch pc_32_bit:registerPC\|q\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IncPC " "Ports D and ENA on the latch are fed by the same signal IncPC" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939741 ""}  } { { "pc_32_bit.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/pc_32_bit.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939741 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register9\|q\[23\] " "Latch register:register9\|q\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939741 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939741 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register10\|q\[23\] " "Latch register:register10\|q\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939741 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939741 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register8\|q\[23\] " "Latch register:register8\|q\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939741 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939741 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register11\|q\[23\] " "Latch register:register11\|q\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939741 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939741 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register6\|q\[23\] " "Latch register:register6\|q\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939741 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939741 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register5\|q\[23\] " "Latch register:register5\|q\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939741 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939741 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register4\|q\[23\] " "Latch register:register4\|q\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939742 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939742 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register7\|q\[23\] " "Latch register:register7\|q\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939742 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939742 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register2\|q\[23\] " "Latch register:register2\|q\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939742 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939742 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register3\|q\[23\] " "Latch register:register3\|q\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939742 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939742 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "zero_register:reg_0\|register:register0\|q\[23\] " "Latch zero_register:reg_0\|register:register0\|q\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939742 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939742 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register1\|q\[23\] " "Latch register:register1\|q\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939742 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939742 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register14\|q\[23\] " "Latch register:register14\|q\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939742 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939742 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register13\|q\[23\] " "Latch register:register13\|q\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939742 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939742 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register12\|q\[23\] " "Latch register:register12\|q\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939743 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939743 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register15\|q\[23\] " "Latch register:register15\|q\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939743 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939743 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc_32_bit:registerPC\|q\[29\] " "Latch pc_32_bit:registerPC\|q\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IncPC " "Ports D and ENA on the latch are fed by the same signal IncPC" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939743 ""}  } { { "pc_32_bit.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/pc_32_bit.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939743 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register6\|q\[29\] " "Latch register:register6\|q\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939743 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939743 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register5\|q\[29\] " "Latch register:register5\|q\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939743 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939743 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register4\|q\[29\] " "Latch register:register4\|q\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939743 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939743 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register7\|q\[29\] " "Latch register:register7\|q\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939743 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939743 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register9\|q\[29\] " "Latch register:register9\|q\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939744 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register10\|q\[29\] " "Latch register:register10\|q\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939744 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register8\|q\[29\] " "Latch register:register8\|q\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939744 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register11\|q\[29\] " "Latch register:register11\|q\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939744 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register2\|q\[29\] " "Latch register:register2\|q\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939744 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register3\|q\[29\] " "Latch register:register3\|q\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939744 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "zero_register:reg_0\|register:register0\|q\[29\] " "Latch zero_register:reg_0\|register:register0\|q\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939744 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register1\|q\[29\] " "Latch register:register1\|q\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939744 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register14\|q\[29\] " "Latch register:register14\|q\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939744 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register13\|q\[29\] " "Latch register:register13\|q\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939745 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939745 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register12\|q\[29\] " "Latch register:register12\|q\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939745 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939745 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register15\|q\[29\] " "Latch register:register15\|q\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939745 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939745 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc_32_bit:registerPC\|q\[28\] " "Latch pc_32_bit:registerPC\|q\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IncPC " "Ports D and ENA on the latch are fed by the same signal IncPC" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939745 ""}  } { { "pc_32_bit.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/pc_32_bit.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939745 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register9\|q\[28\] " "Latch register:register9\|q\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939745 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939745 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register10\|q\[28\] " "Latch register:register10\|q\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939745 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939745 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register8\|q\[28\] " "Latch register:register8\|q\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939745 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939745 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register11\|q\[28\] " "Latch register:register11\|q\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939746 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register6\|q\[28\] " "Latch register:register6\|q\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939746 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register5\|q\[28\] " "Latch register:register5\|q\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939746 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register4\|q\[28\] " "Latch register:register4\|q\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939746 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register7\|q\[28\] " "Latch register:register7\|q\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939746 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register2\|q\[28\] " "Latch register:register2\|q\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939746 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register3\|q\[28\] " "Latch register:register3\|q\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939746 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "zero_register:reg_0\|register:register0\|q\[28\] " "Latch zero_register:reg_0\|register:register0\|q\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939746 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register1\|q\[28\] " "Latch register:register1\|q\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939747 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939747 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register14\|q\[28\] " "Latch register:register14\|q\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939747 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939747 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register13\|q\[28\] " "Latch register:register13\|q\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939747 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939747 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register12\|q\[28\] " "Latch register:register12\|q\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939747 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939747 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register15\|q\[28\] " "Latch register:register15\|q\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939747 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939747 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc_32_bit:registerPC\|q\[18\] " "Latch pc_32_bit:registerPC\|q\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IncPC " "Ports D and ENA on the latch are fed by the same signal IncPC" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939747 ""}  } { { "pc_32_bit.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/pc_32_bit.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939747 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register6\|q\[18\] " "Latch register:register6\|q\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939747 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939747 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register5\|q\[18\] " "Latch register:register5\|q\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939747 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939747 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register4\|q\[18\] " "Latch register:register4\|q\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939748 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939748 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register7\|q\[18\] " "Latch register:register7\|q\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939748 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939748 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register9\|q\[18\] " "Latch register:register9\|q\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939748 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939748 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register10\|q\[18\] " "Latch register:register10\|q\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939748 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939748 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register8\|q\[18\] " "Latch register:register8\|q\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939748 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939748 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register11\|q\[18\] " "Latch register:register11\|q\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939748 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939748 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register2\|q\[18\] " "Latch register:register2\|q\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939748 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939748 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register3\|q\[18\] " "Latch register:register3\|q\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939748 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939748 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "zero_register:reg_0\|register:register0\|q\[18\] " "Latch zero_register:reg_0\|register:register0\|q\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939749 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939749 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register1\|q\[18\] " "Latch register:register1\|q\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939749 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939749 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register14\|q\[18\] " "Latch register:register14\|q\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939749 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939749 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register13\|q\[18\] " "Latch register:register13\|q\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939749 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939749 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register12\|q\[18\] " "Latch register:register12\|q\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939749 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939749 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register15\|q\[18\] " "Latch register:register15\|q\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[18\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[18\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939749 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939749 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register9\|q\[0\] " "Latch register:register9\|q\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939749 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939749 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register5\|q\[0\] " "Latch register:register5\|q\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939749 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939749 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register1\|q\[0\] " "Latch register:register1\|q\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939750 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939750 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register13\|q\[0\] " "Latch register:register13\|q\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939750 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939750 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register6\|q\[0\] " "Latch register:register6\|q\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939750 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939750 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register10\|q\[0\] " "Latch register:register10\|q\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939750 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939750 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register2\|q\[0\] " "Latch register:register2\|q\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939750 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939750 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register14\|q\[0\] " "Latch register:register14\|q\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939750 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939750 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register8\|q\[0\] " "Latch register:register8\|q\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939750 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939750 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register4\|q\[0\] " "Latch register:register4\|q\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939750 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939750 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "zero_register:reg_0\|register:register0\|q\[0\] " "Latch zero_register:reg_0\|register:register0\|q\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939751 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939751 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register12\|q\[0\] " "Latch register:register12\|q\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939751 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939751 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register7\|q\[0\] " "Latch register:register7\|q\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939751 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939751 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register11\|q\[0\] " "Latch register:register11\|q\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939751 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939751 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register3\|q\[0\] " "Latch register:register3\|q\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939751 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939751 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register:register15\|q\[0\] " "Latch register:register15\|q\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:registerIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal register:registerIR\|q\[23\]" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939751 ""}  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939751 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc_32_bit:registerPC\|q\[0\] " "Latch pc_32_bit:registerPC\|q\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IncPC " "Ports D and ENA on the latch are fed by the same signal IncPC" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678742939751 ""}  } { { "pc_32_bit.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/pc_32_bit.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678742939751 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1678742947967 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "62 " "62 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1678742955485 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/output_files/bus.map.smsg " "Generated suppressed messages file C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/output_files/bus.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1678742955643 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1678742956054 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742956054 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CON_in " "No output dependent on input pin \"CON_in\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742956592 "|bus|CON_in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OutPortin " "No output dependent on input pin \"OutPortin\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678742956592 "|bus|OutPortin"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1678742956592 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8295 " "Implemented 8295 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "35 " "Implemented 35 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1678742956593 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1678742956593 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8258 " "Implemented 8258 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1678742956593 ""} { "Info" "ICUT_CUT_TM_RAMS" "1 " "Implemented 1 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1678742956593 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1678742956593 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1415 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1415 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4681 " "Peak virtual memory: 4681 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1678742956663 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 13 17:29:16 2023 " "Processing ended: Mon Mar 13 17:29:16 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1678742956663 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1678742956663 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1678742956663 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1678742956663 ""}
