#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sun Nov  3 21:13:41 2019
# Process ID: 67432
# Current directory: F:/FILE/FPGA/ZYNQ/Image/003_OV5640_DDR3_Gray_Mean_Filter/OV5640_DEMO/MIG_OV_PRG
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent73284 F:\FILE\FPGA\ZYNQ\Image\003_OV5640_DDR3_Gray_Mean_Filter\OV5640_DEMO\MIG_OV_PRG\MIG_OV_PRG.xpr
# Log file: F:/FILE/FPGA/ZYNQ/Image/003_OV5640_DDR3_Gray_Mean_Filter/OV5640_DEMO/MIG_OV_PRG/vivado.log
# Journal file: F:/FILE/FPGA/ZYNQ/Image/003_OV5640_DDR3_Gray_Mean_Filter/OV5640_DEMO/MIG_OV_PRG\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/FILE/FPGA/ZYNQ/Image/003_OV5640_DDR3_Gray_Mean_Filter/OV5640_DEMO/MIG_OV_PRG/MIG_OV_PRG.xpr
update_compile_order -fileset sources_1
set_property  ip_repo_paths  f:/FILE/FPGA/ZYNQ/Image/003_OV5640_DDR3_Gray_Mean_Filter/mia_ip_lib/HDMI_FPGA_ML_A7 [current_project]
update_ip_catalog
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
set_property  ip_repo_paths  F:/FILE/FPGA/ZYNQ/Image/ip_lib/HDMI_FPGA_ML_A7 [current_project]
update_ip_catalog
add_files -norecurse {F:/FILE/FPGA/ZYNQ/Image/003_OV5640_DDR3_Gray_Mean_Filter/OV5640_DEMO/user/Video_Image_Processor/Gray_Mean_Filter/VIP_Matrix_Generate_3X3_8Bit.v F:/FILE/FPGA/ZYNQ/Image/003_OV5640_DDR3_Gray_Mean_Filter/OV5640_DEMO/user/Video_Image_Processor/RGB888_YCbCr444/Video_Image_Processor.v F:/FILE/FPGA/ZYNQ/Image/003_OV5640_DDR3_Gray_Mean_Filter/OV5640_DEMO/user/Video_Image_Processor/Gray_Mean_Filter/VIP_Gray_Mean_Filter.v F:/FILE/FPGA/ZYNQ/Image/003_OV5640_DDR3_Gray_Mean_Filter/OV5640_DEMO/user/Video_Image_Processor/Gray_Mean_Filter/Line_Shift_RAM_8Bit.v F:/FILE/FPGA/ZYNQ/Image/003_OV5640_DDR3_Gray_Mean_Filter/OV5640_DEMO/user/Video_Image_Processor/RGB888_YCbCr444/Image_RGB888_YCbCr444.v F:/FILE/FPGA/ZYNQ/Image/003_OV5640_DDR3_Gray_Mean_Filter/OV5640_DEMO/user/Video_Image_Processor/Gray_Mean_Filter/Median_Filter_3X3.v F:/FILE/FPGA/ZYNQ/Image/003_OV5640_DDR3_Gray_Mean_Filter/OV5640_DEMO/user/Video_Image_Processor/Gray_Mean_Filter/Video_Image_Processor.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
add_files -norecurse F:/FILE/FPGA/ZYNQ/Image/003_OV5640_DDR3_Gray_Mean_Filter/OV5640_DEMO/user/I2C_OV5640_YUV422_Config.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files F:/FILE/FPGA/ZYNQ/Image/003_OV5640_DDR3_Gray_Mean_Filter/OV5640_DEMO/user/Video_Image_Processor/RGB888_YCbCr444/Video_Image_Processor.v] -no_script -reset -force -quiet
remove_files  F:/FILE/FPGA/ZYNQ/Image/003_OV5640_DDR3_Gray_Mean_Filter/OV5640_DEMO/user/Video_Image_Processor/RGB888_YCbCr444/Video_Image_Processor.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files F:/FILE/FPGA/ZYNQ/Image/003_OV5640_DDR3_Gray_Mean_Filter/OV5640_DEMO/user/Video_Image_Processor/Video_Image_Processor.v] -no_script -reset -force -quiet
remove_files  F:/FILE/FPGA/ZYNQ/Image/003_OV5640_DDR3_Gray_Mean_Filter/OV5640_DEMO/user/Video_Image_Processor/Video_Image_Processor.v
export_ip_user_files -of_objects  [get_files F:/FILE/FPGA/ZYNQ/Image/003_OV5640_DDR3_Gray_Mean_Filter/OV5640_DEMO/user/Video_Image_Processor/Image_RGB888_YCbCr444.v] -no_script -reset -force -quiet
remove_files  F:/FILE/FPGA/ZYNQ/Image/003_OV5640_DDR3_Gray_Mean_Filter/OV5640_DEMO/user/Video_Image_Processor/Image_RGB888_YCbCr444.v
reset_run synth_1
launch_runs impl_2 -to_step write_bitstream -jobs 12
wait_on_run impl_2
create_ip -name c_shift_ram -vendor xilinx.com -library ip -version 12.0 -module_name Line_Shift_RAM_8Bit -dir F:/FILE/Xilinx/Miz7035/My_ip_lib
set_property -dict [list CONFIG.Component_Name {Line_Shift_RAM_8Bit} CONFIG.CE {true} CONFIG.Width {8} CONFIG.Depth {640} CONFIG.DefaultData {00000000} CONFIG.AsyncInitVal {00000000} CONFIG.SyncInitVal {00000000}] [get_ips Line_Shift_RAM_8Bit]
generate_target {instantiation_template} [get_files f:/FILE/Xilinx/Miz7035/My_ip_lib/Line_Shift_RAM_8Bit/Line_Shift_RAM_8Bit.xci]
generate_target all [get_files  f:/FILE/Xilinx/Miz7035/My_ip_lib/Line_Shift_RAM_8Bit/Line_Shift_RAM_8Bit.xci]
catch { config_ip_cache -export [get_ips -all Line_Shift_RAM_8Bit] }
export_ip_user_files -of_objects [get_files f:/FILE/Xilinx/Miz7035/My_ip_lib/Line_Shift_RAM_8Bit/Line_Shift_RAM_8Bit.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] f:/FILE/Xilinx/Miz7035/My_ip_lib/Line_Shift_RAM_8Bit/Line_Shift_RAM_8Bit.xci]
launch_runs -jobs 12 Line_Shift_RAM_8Bit_synth_1
export_simulation -of_objects [get_files f:/FILE/Xilinx/Miz7035/My_ip_lib/Line_Shift_RAM_8Bit/Line_Shift_RAM_8Bit.xci] -directory F:/FILE/FPGA/ZYNQ/Image/003_OV5640_DDR3_Gray_Mean_Filter/OV5640_DEMO/MIG_OV_PRG/MIG_OV_PRG.ip_user_files/sim_scripts -ip_user_files_dir F:/FILE/FPGA/ZYNQ/Image/003_OV5640_DDR3_Gray_Mean_Filter/OV5640_DEMO/MIG_OV_PRG/MIG_OV_PRG.ip_user_files -ipstatic_source_dir F:/FILE/FPGA/ZYNQ/Image/003_OV5640_DDR3_Gray_Mean_Filter/OV5640_DEMO/MIG_OV_PRG/MIG_OV_PRG.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/FILE/FPGA/ZYNQ/Image/003_OV5640_DDR3_Gray_Mean_Filter/OV5640_DEMO/MIG_OV_PRG/MIG_OV_PRG.cache/compile_simlib/modelsim} {questa=F:/FILE/FPGA/ZYNQ/Image/003_OV5640_DDR3_Gray_Mean_Filter/OV5640_DEMO/MIG_OV_PRG/MIG_OV_PRG.cache/compile_simlib/questa} {riviera=F:/FILE/FPGA/ZYNQ/Image/003_OV5640_DDR3_Gray_Mean_Filter/OV5640_DEMO/MIG_OV_PRG/MIG_OV_PRG.cache/compile_simlib/riviera} {activehdl=F:/FILE/FPGA/ZYNQ/Image/003_OV5640_DDR3_Gray_Mean_Filter/OV5640_DEMO/MIG_OV_PRG/MIG_OV_PRG.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
set_property -dict [list CONFIG.DefaultDataRadix {2} CONFIG.DefaultData {00000000} CONFIG.AsyncInitRadix {2} CONFIG.AsyncInitVal {00000000}] [get_ips Line_Shift_RAM_8Bit]
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
add_files -norecurse {F:/FILE/FPGA/ZYNQ/Image/003_OV5640_DDR3_Gray_Mean_Filter/OV5640_DEMO/user/Video_Image_Processor/Gray_Mean_Filter/Line_Shift_RAM_8Bit.v F:/FILE/FPGA/ZYNQ/Image/003_OV5640_DDR3_Gray_Mean_Filter/OV5640_DEMO/user/Video_Image_Processor/Gray_Mean_Filter/Video_Image_Processor.v}
export_ip_user_files -of_objects  [get_files F:/FILE/FPGA/ZYNQ/Image/003_OV5640_DDR3_Gray_Mean_Filter/OV5640_DEMO/user/Video_Image_Processor/Gray_Mean_Filter/Line_Shift_RAM_8Bit.v] -no_script -reset -force -quiet
remove_files  F:/FILE/FPGA/ZYNQ/Image/003_OV5640_DDR3_Gray_Mean_Filter/OV5640_DEMO/user/Video_Image_Processor/Gray_Mean_Filter/Line_Shift_RAM_8Bit.v
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
reset_run synth_1
launch_runs impl_2 -to_step write_bitstream -jobs 12
wait_on_run impl_2
open_hw
connect_hw_server
open_hw_target
set_property PROBES.FILE {F:/FILE/FPGA/ZYNQ/Image/003_OV5640_DDR3_Gray_Mean_Filter/OV5640_DEMO/MIG_OV_PRG/MIG_OV_PRG.runs/impl_2/OV5640_TOP.ltx} [get_hw_devices xc7z035_1]
set_property FULL_PROBES.FILE {F:/FILE/FPGA/ZYNQ/Image/003_OV5640_DDR3_Gray_Mean_Filter/OV5640_DEMO/MIG_OV_PRG/MIG_OV_PRG.runs/impl_2/OV5640_TOP.ltx} [get_hw_devices xc7z035_1]
set_property PROGRAM.FILE {F:/FILE/FPGA/ZYNQ/Image/003_OV5640_DDR3_Gray_Mean_Filter/OV5640_DEMO/MIG_OV_PRG/MIG_OV_PRG.runs/impl_2/OV5640_TOP.bit} [get_hw_devices xc7z035_1]
program_hw_devices [get_hw_devices xc7z035_1]
refresh_hw_device [lindex [get_hw_devices xc7z035_1] 0]
reset_run synth_1
launch_runs impl_2 -to_step write_bitstream -jobs 12
wait_on_run impl_2
set_property PROBES.FILE {F:/FILE/FPGA/ZYNQ/Image/003_OV5640_DDR3_Gray_Mean_Filter/OV5640_DEMO/MIG_OV_PRG/MIG_OV_PRG.runs/impl_2/OV5640_TOP.ltx} [get_hw_devices xc7z035_1]
set_property FULL_PROBES.FILE {F:/FILE/FPGA/ZYNQ/Image/003_OV5640_DDR3_Gray_Mean_Filter/OV5640_DEMO/MIG_OV_PRG/MIG_OV_PRG.runs/impl_2/OV5640_TOP.ltx} [get_hw_devices xc7z035_1]
set_property PROGRAM.FILE {F:/FILE/FPGA/ZYNQ/Image/003_OV5640_DDR3_Gray_Mean_Filter/OV5640_DEMO/MIG_OV_PRG/MIG_OV_PRG.runs/impl_2/OV5640_TOP.bit} [get_hw_devices xc7z035_1]
program_hw_devices [get_hw_devices xc7z035_1]
refresh_hw_device [lindex [get_hw_devices xc7z035_1] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z035_1] -filter {CELL_NAME=~"sensor_decode_inst/sensor_sg"}]]
reset_run impl_2 -prev_step 
launch_runs impl_2 -to_step write_bitstream -jobs 12
wait_on_run impl_2
set_property PROBES.FILE {F:/FILE/FPGA/ZYNQ/Image/003_OV5640_DDR3_Gray_Mean_Filter/OV5640_DEMO/MIG_OV_PRG/MIG_OV_PRG.runs/impl_2/OV5640_TOP.ltx} [get_hw_devices xc7z035_1]
set_property FULL_PROBES.FILE {F:/FILE/FPGA/ZYNQ/Image/003_OV5640_DDR3_Gray_Mean_Filter/OV5640_DEMO/MIG_OV_PRG/MIG_OV_PRG.runs/impl_2/OV5640_TOP.ltx} [get_hw_devices xc7z035_1]
set_property PROGRAM.FILE {F:/FILE/FPGA/ZYNQ/Image/003_OV5640_DDR3_Gray_Mean_Filter/OV5640_DEMO/MIG_OV_PRG/MIG_OV_PRG.runs/impl_2/OV5640_TOP.bit} [get_hw_devices xc7z035_1]
program_hw_devices [get_hw_devices xc7z035_1]
refresh_hw_device [lindex [get_hw_devices xc7z035_1] 0]
save_wave_config {F:/FILE/FPGA/ZYNQ/Image/003_OV5640_DDR3_Gray_Mean_Filter/OV5640_DEMO/MIG_OV_PRG/MIG_OV_PRG.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
