<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>File&nbsp;GEM5&nbsp;Wrapper: クラス テンプレート BaseO3DynInst&lt; Impl &gt;</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- 作成： Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>メインページ</span></a></li>
      <li><a href="pages.html"><span>関連ページ</span></a></li>
      <li><a href="modules.html"><span>モジュール</span></a></li>
      <li><a href="namespaces.html"><span>ネームスペース</span></a></li>
      <li class="current"><a href="annotated.html"><span>クラス</span></a></li>
      <li><a href="files.html"><span>ファイル</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="annotated.html"><span>構成</span></a></li>
      <li><a href="classes.html"><span>構成索引</span></a></li>
      <li><a href="hierarchy.html"><span>クラス階層</span></a></li>
      <li><a href="functions.html"><span>構成メンバ</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>クラス テンプレート BaseO3DynInst&lt; Impl &gt;</h1><!-- doxytag: class="BaseO3DynInst" --><!-- doxytag: inherits="BaseDynInst" -->
<p><code>#include &lt;<a class="el" href="o3_2dyn__inst_8hh_source.html">dyn_inst.hh</a>&gt;</code></p>
<div class="dynheader">
BaseO3DynInst&lt; Impl &gt;に対する継承グラフ</div>
<div class="dynsection">
 <div class="center">
  <img src="classBaseO3DynInst.gif" usemap="#BaseO3DynInst&lt; Impl &gt;_map" alt=""/>
  <map id="BaseO3DynInst&lt; Impl &gt;_map" name="BaseO3DynInst&lt; Impl &gt;_map">
<area href="classBaseDynInst.html" alt="BaseDynInst&lt; Impl &gt;" shape="rect" coords="0,56,145,80"/>
<area href="classRefCounted.html" alt="RefCounted" shape="rect" coords="0,0,145,24"/>
</map>
 </div>
</div>

<p><a href="classBaseO3DynInst-members.html">すべてのメンバ一覧</a></p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>Public 型</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom">{ <a class="el" href="classBaseO3DynInst.html#a4caf8d8f829279fba122163d961608a4a17b78fe104e3bf28fca535a040514084">MaxInstSrcRegs</a> =  TheISA::MaxInstSrcRegs, 
<a class="el" href="classBaseO3DynInst.html#a4caf8d8f829279fba122163d961608a4a6a2e9b17a83d01eb4ee6bbdd739be9eb">MaxInstDestRegs</a> =  TheISA::MaxInstDestRegs
 }</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef Impl::O3CPU&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseO3DynInst.html#a44622cf06940413482836cb62931ac3f">O3CPU</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef TheISA::MachInst&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseO3DynInst.html#a4617f528417b8f55f809ae0988284c9b">MachInst</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef TheISA::ExtMachInst&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseO3DynInst.html#a5605d4fc727eae9e595325c90c0ec108">ExtMachInst</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef TheISA::RegIndex&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseO3DynInst.html#a36d25e03e43fa3bb4c5482cbefe5e0fb">RegIndex</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef TheISA::IntReg&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseO3DynInst.html#a1355cb78d031430d4d70eb5080267604">IntReg</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef TheISA::FloatReg&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseO3DynInst.html#a75484259f1855aabc8d74c6eb1cfe186">FloatReg</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef TheISA::FloatRegBits&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseO3DynInst.html#aab5eeae86499f9bfe15ef79360eccc64">FloatRegBits</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef TheISA::CCReg&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseO3DynInst.html#a0c9de550a32808e6a25b54b6c791d5ab">CCReg</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef TheISA::MiscReg&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseO3DynInst.html#aaf5f073a387db0556d1db4bcc45428bc">MiscReg</a></td></tr>
<tr><td colspan="2"><h2>Public メソッド</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseO3DynInst.html#ace637dac5d0a5a8fb37bac3c5bcb2839">BaseO3DynInst</a> (<a class="el" href="classRefCountingPtr.html">StaticInstPtr</a> <a class="el" href="classBaseDynInst.html#a6799d48af805bf0bd72441e882589a6a">staticInst</a>, <a class="el" href="classRefCountingPtr.html">StaticInstPtr</a> <a class="el" href="classBaseDynInst.html#a239d33ed2aa6ba1b897533642aa107a2">macroop</a>, TheISA::PCState <a class="el" href="classBaseDynInst.html#ad3585c83b0eac985107aa5a86e43e1b4">pc</a>, TheISA::PCState <a class="el" href="classBaseDynInst.html#aebd0b135745958ac2bdfe9deeeb60d9f">predPC</a>, <a class="el" href="inst__seq_8hh.html#a258d93d98edaedee089435c19ea2ea2e">InstSeqNum</a> seq_num, <a class="el" href="classBaseO3DynInst.html#a44622cf06940413482836cb62931ac3f">O3CPU</a> *<a class="el" href="classBaseDynInst.html#af0927cfb92eca43bfa3bfd5ce19af308">cpu</a>)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseO3DynInst.html#a4acf223059c6703b6e26b41824a4af8a">BaseO3DynInst</a> (<a class="el" href="classRefCountingPtr.html">StaticInstPtr</a> _staticInst, <a class="el" href="classRefCountingPtr.html">StaticInstPtr</a> _macroop)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseO3DynInst.html#a67df2d50125950a5dfd6d291df59ddc3">~BaseO3DynInst</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRefCountingPtr.html">Fault</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseO3DynInst.html#a1a8de76be7ad0985553c5bae9f26a55b">execute</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRefCountingPtr.html">Fault</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseO3DynInst.html#af8310f8618e710a06b0c2cbface6ac72">initiateAcc</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRefCountingPtr.html">Fault</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseO3DynInst.html#ae3a7c08c75c0a49df5adfb7d43996e12">completeAcc</a> (<a class="el" href="classPacket.html">PacketPtr</a> pkt)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classBaseO3DynInst.html#aaf5f073a387db0556d1db4bcc45428bc">MiscReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseO3DynInst.html#a5a8c6c487e8da143d26188258b04f1cc">readMiscReg</a> (int misc_reg)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseO3DynInst.html#a1877dde4f3eb17a8b7d33ea40176c148">setMiscReg</a> (int misc_reg, const <a class="el" href="classBaseO3DynInst.html#aaf5f073a387db0556d1db4bcc45428bc">MiscReg</a> &amp;val)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">TheISA::MiscReg&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseO3DynInst.html#a8819b43df521f472deabd5db35f896e7">readMiscRegOperand</a> (const <a class="el" href="classStaticInst.html">StaticInst</a> *si, int idx)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseO3DynInst.html#a6cfad8f780bab7feb893941cb0d46160">setMiscRegOperand</a> (const <a class="el" href="classStaticInst.html">StaticInst</a> *si, int idx, const <a class="el" href="classBaseO3DynInst.html#aaf5f073a387db0556d1db4bcc45428bc">MiscReg</a> &amp;val)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseO3DynInst.html#a56cd11ccc7171772c548bcb4b959ef61">updateMiscRegs</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseO3DynInst.html#ac07a6c1a7a4d279a8b360729e0777208">forwardOldRegs</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRefCountingPtr.html">Fault</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseO3DynInst.html#a5f42e07ae335dff417664e91518c7f1e">hwrei</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseO3DynInst.html#ac74f75adb89c94e4387498067f5567ff">trap</a> (<a class="el" href="classRefCountingPtr.html">Fault</a> <a class="el" href="classBaseDynInst.html#a68714ceb74c60ea7ef5dec335bb6c5d7">fault</a>)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseO3DynInst.html#a461205960be9d52e9beda48a77e9c600">simPalCheck</a> (int palFunc)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseO3DynInst.html#a36e0b96120fcbbc2ee8699158f7be5c2">syscall</a> (int64_t callnum)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseO3DynInst.html#a9e7b0a4d5373c48902425c9456b19e7e">readIntRegOperand</a> (const <a class="el" href="classStaticInst.html">StaticInst</a> *si, int idx)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classBaseO3DynInst.html#a75484259f1855aabc8d74c6eb1cfe186">FloatReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseO3DynInst.html#a717c88c8c56d79c9ed554ba5992bd8c3">readFloatRegOperand</a> (const <a class="el" href="classStaticInst.html">StaticInst</a> *si, int idx)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classBaseO3DynInst.html#aab5eeae86499f9bfe15ef79360eccc64">FloatRegBits</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseO3DynInst.html#a39d93624e4481f4a210f2c46ea6b15b0">readFloatRegOperandBits</a> (const <a class="el" href="classStaticInst.html">StaticInst</a> *si, int idx)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseO3DynInst.html#a25532f176443f0ec538a3b833c55f4a0">readCCRegOperand</a> (const <a class="el" href="classStaticInst.html">StaticInst</a> *si, int idx)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseO3DynInst.html#a654e99f2be7cd298378462ce9651bb44">setIntRegOperand</a> (const <a class="el" href="classStaticInst.html">StaticInst</a> *si, int idx, uint64_t val)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseO3DynInst.html#addc8b4b6511725bf8ff48bd09ef22892">setFloatRegOperand</a> (const <a class="el" href="classStaticInst.html">StaticInst</a> *si, int idx, <a class="el" href="classBaseO3DynInst.html#a75484259f1855aabc8d74c6eb1cfe186">FloatReg</a> val)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseO3DynInst.html#a80a516966713c873cf964af7538dbd37">setFloatRegOperandBits</a> (const <a class="el" href="classStaticInst.html">StaticInst</a> *si, int idx, <a class="el" href="classBaseO3DynInst.html#aab5eeae86499f9bfe15ef79360eccc64">FloatRegBits</a> val)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseO3DynInst.html#afeb2b876cf6b29215cf9d6d56ba8863b">setCCRegOperand</a> (const <a class="el" href="classStaticInst.html">StaticInst</a> *si, int idx, uint64_t val)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseO3DynInst.html#a77cf978e7a92e33083fcc62cb7ead74d">readRegOtherThread</a> (int misc_reg)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseO3DynInst.html#af05ac53fdafd8a612ca89f90b0c12910">setRegOtherThread</a> (int misc_reg, const TheISA::MiscReg &amp;val)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRefCountingPtr.html">Fault</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseO3DynInst.html#a1a338741bddb2eb956bda5a4188949cf">calcEA</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRefCountingPtr.html">Fault</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseO3DynInst.html#a59a68ea55d45f5f193a5f0396b79e036">memAccess</a> ()</td></tr>
<tr><td colspan="2"><h2>Protected 変数</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classBaseO3DynInst.html#aaf5f073a387db0556d1db4bcc45428bc">MiscReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseO3DynInst.html#a337a2257f9bbbe5447a9d37b5f90745f">_destMiscRegVal</a> [TheISA::MaxMiscDestRegs]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">short&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseO3DynInst.html#acb44bcca662946d56b308535bf3a53e8">_destMiscRegIdx</a> [TheISA::MaxMiscDestRegs]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint8_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseO3DynInst.html#a38e35288fa007817d30cbd80ceb43400">_numDestMiscRegs</a></td></tr>
<tr><td colspan="2"><h2>Private メソッド</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseO3DynInst.html#a1b19937d8cca25bf52a51ae7de67ea94">initVars</a> ()</td></tr>
</table>
<h3>template&lt;class Impl&gt;<br/>
 class BaseO3DynInst&lt; Impl &gt;</h3>

<hr/><h2>型定義</h2>
<a class="anchor" id="a0c9de550a32808e6a25b54b6c791d5ab"></a><!-- doxytag: member="BaseO3DynInst::CCReg" ref="a0c9de550a32808e6a25b54b6c791d5ab" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef TheISA::CCReg <a class="el" href="classBaseO3DynInst.html#a0c9de550a32808e6a25b54b6c791d5ab">CCReg</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a5605d4fc727eae9e595325c90c0ec108"></a><!-- doxytag: member="BaseO3DynInst::ExtMachInst" ref="a5605d4fc727eae9e595325c90c0ec108" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef TheISA::ExtMachInst <a class="el" href="classBaseO3DynInst.html#a5605d4fc727eae9e595325c90c0ec108">ExtMachInst</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Extended machine instruction type. </p>

</div>
</div>
<a class="anchor" id="a75484259f1855aabc8d74c6eb1cfe186"></a><!-- doxytag: member="BaseO3DynInst::FloatReg" ref="a75484259f1855aabc8d74c6eb1cfe186" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef TheISA::FloatReg <a class="el" href="classBaseO3DynInst.html#a75484259f1855aabc8d74c6eb1cfe186">FloatReg</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><a class="el" href="classBaseDynInst.html#a75484259f1855aabc8d74c6eb1cfe186">BaseDynInst&lt; Impl &gt;</a>を再定義しています。</p>

</div>
</div>
<a class="anchor" id="aab5eeae86499f9bfe15ef79360eccc64"></a><!-- doxytag: member="BaseO3DynInst::FloatRegBits" ref="aab5eeae86499f9bfe15ef79360eccc64" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef TheISA::FloatRegBits <a class="el" href="classBaseO3DynInst.html#aab5eeae86499f9bfe15ef79360eccc64">FloatRegBits</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a1355cb78d031430d4d70eb5080267604"></a><!-- doxytag: member="BaseO3DynInst::IntReg" ref="a1355cb78d031430d4d70eb5080267604" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef TheISA::IntReg <a class="el" href="classBaseO3DynInst.html#a1355cb78d031430d4d70eb5080267604">IntReg</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Integer register index type. </p>

<p><a class="el" href="classBaseDynInst.html#a1355cb78d031430d4d70eb5080267604">BaseDynInst&lt; Impl &gt;</a>を再定義しています。</p>

</div>
</div>
<a class="anchor" id="a4617f528417b8f55f809ae0988284c9b"></a><!-- doxytag: member="BaseO3DynInst::MachInst" ref="a4617f528417b8f55f809ae0988284c9b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef TheISA::MachInst <a class="el" href="classBaseO3DynInst.html#a4617f528417b8f55f809ae0988284c9b">MachInst</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Binary machine instruction type. </p>

</div>
</div>
<a class="anchor" id="aaf5f073a387db0556d1db4bcc45428bc"></a><!-- doxytag: member="BaseO3DynInst::MiscReg" ref="aaf5f073a387db0556d1db4bcc45428bc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef TheISA::MiscReg <a class="el" href="classBaseO3DynInst.html#aaf5f073a387db0556d1db4bcc45428bc">MiscReg</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Misc register index type. </p>

</div>
</div>
<a class="anchor" id="a44622cf06940413482836cb62931ac3f"></a><!-- doxytag: member="BaseO3DynInst::O3CPU" ref="a44622cf06940413482836cb62931ac3f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef Impl::O3CPU <a class="el" href="classBaseO3DynInst.html#a44622cf06940413482836cb62931ac3f">O3CPU</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Typedef for the CPU. </p>

</div>
</div>
<a class="anchor" id="a36d25e03e43fa3bb4c5482cbefe5e0fb"></a><!-- doxytag: member="BaseO3DynInst::RegIndex" ref="a36d25e03e43fa3bb4c5482cbefe5e0fb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef TheISA::RegIndex <a class="el" href="classBaseO3DynInst.html#a36d25e03e43fa3bb4c5482cbefe5e0fb">RegIndex</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Logical register index type. </p>

<p><a class="el" href="classBaseDynInst.html#a36d25e03e43fa3bb4c5482cbefe5e0fb">BaseDynInst&lt; Impl &gt;</a>を再定義しています。</p>

</div>
</div>
<hr/><h2>列挙型</h2>
<a class="anchor" id="a4caf8d8f829279fba122163d961608a4"></a><!-- doxytag: member="BaseO3DynInst::@33" ref="a4caf8d8f829279fba122163d961608a4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">anonymous enum</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<dl><dt><b>列挙型の値: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="a4caf8d8f829279fba122163d961608a4a17b78fe104e3bf28fca535a040514084"></a><!-- doxytag: member="MaxInstSrcRegs" ref="a4caf8d8f829279fba122163d961608a4a17b78fe104e3bf28fca535a040514084" args="" -->MaxInstSrcRegs</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a4caf8d8f829279fba122163d961608a4a6a2e9b17a83d01eb4ee6bbdd739be9eb"></a><!-- doxytag: member="MaxInstDestRegs" ref="a4caf8d8f829279fba122163d961608a4a6a2e9b17a83d01eb4ee6bbdd739be9eb" args="" -->MaxInstDestRegs</em>&nbsp;</td><td>
<p>Max source regs. </p>
</td></tr>
</table>
</dd>
</dl>

<p><div class="fragment"><pre class="fragment"><a name="l00080"></a>00080          {
<a name="l00081"></a>00081         <a class="code" href="classBaseO3DynInst.html#a4caf8d8f829279fba122163d961608a4a17b78fe104e3bf28fca535a040514084">MaxInstSrcRegs</a> = <a class="code" href="namespaceArmISA.html#a520799fb7436e81cf66cbad7b420b833">TheISA::MaxInstSrcRegs</a>,        <span class="comment">//&lt; Max source regs</span>
<a name="l00082"></a>00082         <a class="code" href="classBaseO3DynInst.html#a4caf8d8f829279fba122163d961608a4a6a2e9b17a83d01eb4ee6bbdd739be9eb" title="Max source regs.">MaxInstDestRegs</a> = TheISA::MaxInstDestRegs       <span class="comment">//&lt; Max dest regs</span>
<a name="l00083"></a>00083     };
</pre></div></p>

</div>
</div>
<hr/><h2>コンストラクタとデストラクタ</h2>
<a class="anchor" id="ace637dac5d0a5a8fb37bac3c5bcb2839"></a><!-- doxytag: member="BaseO3DynInst::BaseO3DynInst" ref="ace637dac5d0a5a8fb37bac3c5bcb2839" args="(StaticInstPtr staticInst, StaticInstPtr macroop, TheISA::PCState pc, TheISA::PCState predPC, InstSeqNum seq_num, O3CPU *cpu)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classBaseO3DynInst.html">BaseO3DynInst</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classRefCountingPtr.html">StaticInstPtr</a>&nbsp;</td>
          <td class="paramname"> <em>staticInst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classRefCountingPtr.html">StaticInstPtr</a>&nbsp;</td>
          <td class="paramname"> <em>macroop</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">TheISA::PCState&nbsp;</td>
          <td class="paramname"> <em>pc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">TheISA::PCState&nbsp;</td>
          <td class="paramname"> <em>predPC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="inst__seq_8hh.html#a258d93d98edaedee089435c19ea2ea2e">InstSeqNum</a>&nbsp;</td>
          <td class="paramname"> <em>seq_num</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classBaseO3DynInst.html#a44622cf06940413482836cb62931ac3f">O3CPU</a> *&nbsp;</td>
          <td class="paramname"> <em>cpu</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p><a class="el" href="classBaseDynInst.html">BaseDynInst</a> constructor given a binary instruction. </p>

<p><div class="fragment"><pre class="fragment"><a name="l00056"></a>00056     : <a class="code" href="classBaseDynInst.html">BaseDynInst&lt;Impl&gt;</a>(staticInst, macroop, <a class="code" href="classBaseDynInst.html#ad3585c83b0eac985107aa5a86e43e1b4">pc</a>, <a class="code" href="classBaseDynInst.html#aebd0b135745958ac2bdfe9deeeb60d9f">predPC</a>, seq_num, <a class="code" href="classBaseDynInst.html#af0927cfb92eca43bfa3bfd5ce19af308">cpu</a>)
<a name="l00057"></a>00057 {
<a name="l00058"></a>00058     <a class="code" href="classBaseO3DynInst.html#a1b19937d8cca25bf52a51ae7de67ea94">initVars</a>();
<a name="l00059"></a>00059 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a4acf223059c6703b6e26b41824a4af8a"></a><!-- doxytag: member="BaseO3DynInst::BaseO3DynInst" ref="a4acf223059c6703b6e26b41824a4af8a" args="(StaticInstPtr _staticInst, StaticInstPtr _macroop)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classBaseO3DynInst.html">BaseO3DynInst</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classRefCountingPtr.html">StaticInstPtr</a>&nbsp;</td>
          <td class="paramname"> <em>_staticInst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classRefCountingPtr.html">StaticInstPtr</a>&nbsp;</td>
          <td class="paramname"> <em>_macroop</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p><a class="el" href="classBaseDynInst.html">BaseDynInst</a> constructor given a static inst pointer. </p>

<p><div class="fragment"><pre class="fragment"><a name="l00064"></a>00064     : <a class="code" href="classBaseDynInst.html">BaseDynInst&lt;Impl&gt;</a>(_staticInst, _macroop)
<a name="l00065"></a>00065 {
<a name="l00066"></a>00066     <a class="code" href="classBaseO3DynInst.html#a1b19937d8cca25bf52a51ae7de67ea94">initVars</a>();
<a name="l00067"></a>00067 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a67df2d50125950a5dfd6d291df59ddc3"></a><!-- doxytag: member="BaseO3DynInst::~BaseO3DynInst" ref="a67df2d50125950a5dfd6d291df59ddc3" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">~<a class="el" href="classBaseO3DynInst.html">BaseO3DynInst</a> </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00070"></a>00070 {
<a name="l00071"></a>00071 <span class="preprocessor">#if TRACING_ON</span>
<a name="l00072"></a>00072 <span class="preprocessor"></span>    <span class="keywordflow">if</span> (<a class="code" href="trace_8hh.html#af76c9f7776aade1bf9d7dfa8a0c6b341">DTRACE</a>(O3PipeView)) {
<a name="l00073"></a>00073         <a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> fetch = this-&gt;fetchTick;
<a name="l00074"></a>00074         <span class="comment">// fetchTick can be -1 if the instruction fetched outside the trace window.</span>
<a name="l00075"></a>00075         <span class="keywordflow">if</span> (fetch != -1) {
<a name="l00076"></a>00076             <a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> <a class="code" href="namespaceX86ISA.html#ae13bf1250853ff6b72aabe3c79b587cc">val</a>;
<a name="l00077"></a>00077             <span class="comment">// Print info needed by the pipeline activity viewer.</span>
<a name="l00078"></a>00078             <a class="code" href="trace_8hh.html#ab50e5d70719a2562fe32d994959ad324">DPRINTFR</a>(O3PipeView, <span class="stringliteral">&quot;O3PipeView:fetch:%llu:0x%08llx:%d:%llu:%s\n&quot;</span>,
<a name="l00079"></a>00079                      fetch,
<a name="l00080"></a>00080                      this-&gt;<a class="code" href="classBaseDynInst.html#a85879d46d0c22de560215747a6d083af">instAddr</a>(),
<a name="l00081"></a>00081                      this-&gt;<a class="code" href="classBaseDynInst.html#a2a36b9c5ead1c8f50bde6b401d18b1b3">microPC</a>(),
<a name="l00082"></a>00082                      this-&gt;<a class="code" href="classBaseDynInst.html#af9da73f56d2d0e7fd5009b70c4cf3542">seqNum</a>,
<a name="l00083"></a>00083                      this-&gt;<a class="code" href="classBaseDynInst.html#a6799d48af805bf0bd72441e882589a6a">staticInst</a>-&gt;disassemble(this-&gt;instAddr()));
<a name="l00084"></a>00084 
<a name="l00085"></a>00085             val = (this-&gt;decodeTick == -1) ? 0 : fetch + this-&gt;decodeTick;
<a name="l00086"></a>00086             <a class="code" href="trace_8hh.html#ab50e5d70719a2562fe32d994959ad324">DPRINTFR</a>(O3PipeView, <span class="stringliteral">&quot;O3PipeView:decode:%llu\n&quot;</span>, val);
<a name="l00087"></a>00087             val = (this-&gt;renameTick == -1) ? 0 : fetch + this-&gt;renameTick;
<a name="l00088"></a>00088             <a class="code" href="trace_8hh.html#ab50e5d70719a2562fe32d994959ad324">DPRINTFR</a>(O3PipeView, <span class="stringliteral">&quot;O3PipeView:rename:%llu\n&quot;</span>, val);
<a name="l00089"></a>00089             val = (this-&gt;dispatchTick == -1) ? 0 : fetch + this-&gt;dispatchTick;
<a name="l00090"></a>00090             <a class="code" href="trace_8hh.html#ab50e5d70719a2562fe32d994959ad324">DPRINTFR</a>(O3PipeView, <span class="stringliteral">&quot;O3PipeView:dispatch:%llu\n&quot;</span>, val);
<a name="l00091"></a>00091             val = (this-&gt;issueTick == -1) ? 0 : fetch + this-&gt;issueTick;
<a name="l00092"></a>00092             <a class="code" href="trace_8hh.html#ab50e5d70719a2562fe32d994959ad324">DPRINTFR</a>(O3PipeView, <span class="stringliteral">&quot;O3PipeView:issue:%llu\n&quot;</span>, val);
<a name="l00093"></a>00093             val = (this-&gt;completeTick == -1) ? 0 : fetch + this-&gt;completeTick;
<a name="l00094"></a>00094             <a class="code" href="trace_8hh.html#ab50e5d70719a2562fe32d994959ad324">DPRINTFR</a>(O3PipeView, <span class="stringliteral">&quot;O3PipeView:complete:%llu\n&quot;</span>, val);
<a name="l00095"></a>00095             val = (this-&gt;commitTick == -1) ? 0 : fetch + this-&gt;commitTick;
<a name="l00096"></a>00096 
<a name="l00097"></a>00097             <a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> valS = (this-&gt;storeTick == -1) ? 0 : fetch + this-&gt;storeTick;
<a name="l00098"></a>00098             <a class="code" href="trace_8hh.html#ab50e5d70719a2562fe32d994959ad324">DPRINTFR</a>(O3PipeView, <span class="stringliteral">&quot;O3PipeView:retire:%llu:store:%llu\n&quot;</span>, val, valS);
<a name="l00099"></a>00099         }
<a name="l00100"></a>00100     }
<a name="l00101"></a>00101 <span class="preprocessor">#endif</span>
<a name="l00102"></a>00102 <span class="preprocessor"></span>};
</pre></div></p>

</div>
</div>
<hr/><h2>関数</h2>
<a class="anchor" id="a1a338741bddb2eb956bda5a4188949cf"></a><!-- doxytag: member="BaseO3DynInst::calcEA" ref="a1a338741bddb2eb956bda5a4188949cf" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRefCountingPtr.html">Fault</a> calcEA </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Calculates EA part of a memory instruction. Currently unused, though it may be useful in the future if we want to split memory operations into EA calculation and memory access parts. </p>

<p><div class="fragment"><pre class="fragment"><a name="l00320"></a>00320     {
<a name="l00321"></a>00321         <span class="keywordflow">return</span> this-&gt;<a class="code" href="classBaseDynInst.html#a6799d48af805bf0bd72441e882589a6a">staticInst</a>-&gt;eaCompInst()-&gt;execute(<span class="keyword">this</span>, this-&gt;<a class="code" href="classBaseDynInst.html#acbcf6d90551f8d3a598a70caae74d1ef">traceData</a>);
<a name="l00322"></a>00322     }
</pre></div></p>

</div>
</div>
<a class="anchor" id="ae3a7c08c75c0a49df5adfb7d43996e12"></a><!-- doxytag: member="BaseO3DynInst::completeAcc" ref="ae3a7c08c75c0a49df5adfb7d43996e12" args="(PacketPtr pkt)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRefCountingPtr.html">Fault</a> completeAcc </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classPacket.html">PacketPtr</a>&nbsp;</td>
          <td class="paramname"> <em>pkt</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Completes the access. Only valid for memory operations. </p>

<p><div class="fragment"><pre class="fragment"><a name="l00177"></a>00177 {
<a name="l00178"></a>00178     <span class="comment">// @todo: Pretty convoluted way to avoid squashing from happening</span>
<a name="l00179"></a>00179     <span class="comment">// when using the TC during an instruction&apos;s execution</span>
<a name="l00180"></a>00180     <span class="comment">// (specifically for instructions that have side-effects that use</span>
<a name="l00181"></a>00181     <span class="comment">// the TC).  Fix this.</span>
<a name="l00182"></a>00182     <span class="keywordtype">bool</span> no_squash_from_TC = this-&gt;<a class="code" href="classBaseDynInst.html#a56eb59d7a0af96e35683462934d6d13e">thread</a>-&gt;noSquashFromTC;
<a name="l00183"></a>00183     this-&gt;<a class="code" href="classBaseDynInst.html#a56eb59d7a0af96e35683462934d6d13e">thread</a>-&gt;noSquashFromTC = <span class="keyword">true</span>;
<a name="l00184"></a>00184 
<a name="l00185"></a>00185     <span class="keywordflow">if</span> (this-&gt;<a class="code" href="classBaseDynInst.html#af0927cfb92eca43bfa3bfd5ce19af308">cpu</a>-&gt;checker) {
<a name="l00186"></a>00186         <span class="keywordflow">if</span> (this-&gt;<a class="code" href="classBaseDynInst.html#a7023ade89206ed967e6af7397cb744f8">isStoreConditional</a>()) {
<a name="l00187"></a>00187             this-&gt;<a class="code" href="classBaseDynInst.html#a7a7e19d3ca6f10eed7c88a377c4cb971">reqToVerify</a>-&gt;<a class="code" href="classRequest.html#ac73800a0bae4776befb9d416e95ea6d9">setExtraData</a>(pkt-&gt;<a class="code" href="classPacket.html#a956cd41d82347558b9c0a5b0474903f2" title="A pointer to the original request.">req</a>-&gt;<a class="code" href="classRequest.html#af848a06a731668855b203d679077623d">getExtraData</a>());
<a name="l00188"></a>00188         }
<a name="l00189"></a>00189     }
<a name="l00190"></a>00190 
<a name="l00191"></a>00191     this-&gt;<a class="code" href="classBaseDynInst.html#a68714ceb74c60ea7ef5dec335bb6c5d7">fault</a> = this-&gt;<a class="code" href="classBaseDynInst.html#a6799d48af805bf0bd72441e882589a6a">staticInst</a>-&gt;completeAcc(pkt, <span class="keyword">this</span>, this-&gt;<a class="code" href="classBaseDynInst.html#acbcf6d90551f8d3a598a70caae74d1ef">traceData</a>);
<a name="l00192"></a>00192 
<a name="l00193"></a>00193     this-&gt;<a class="code" href="classBaseDynInst.html#a56eb59d7a0af96e35683462934d6d13e">thread</a>-&gt;noSquashFromTC = no_squash_from_TC;
<a name="l00194"></a>00194 
<a name="l00195"></a>00195     <span class="keywordflow">return</span> this-&gt;<a class="code" href="classBaseDynInst.html#a68714ceb74c60ea7ef5dec335bb6c5d7">fault</a>;
<a name="l00196"></a>00196 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a1a8de76be7ad0985553c5bae9f26a55b"></a><!-- doxytag: member="BaseO3DynInst::execute" ref="a1a8de76be7ad0985553c5bae9f26a55b" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRefCountingPtr.html">Fault</a> execute </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Executes the instruction. </p>

<p><div class="fragment"><pre class="fragment"><a name="l00141"></a>00141 {
<a name="l00142"></a>00142     <span class="comment">// @todo: Pretty convoluted way to avoid squashing from happening</span>
<a name="l00143"></a>00143     <span class="comment">// when using the TC during an instruction&apos;s execution</span>
<a name="l00144"></a>00144     <span class="comment">// (specifically for instructions that have side-effects that use</span>
<a name="l00145"></a>00145     <span class="comment">// the TC).  Fix this.</span>
<a name="l00146"></a>00146     <span class="keywordtype">bool</span> no_squash_from_TC = this-&gt;<a class="code" href="classBaseDynInst.html#a56eb59d7a0af96e35683462934d6d13e">thread</a>-&gt;noSquashFromTC;
<a name="l00147"></a>00147     this-&gt;<a class="code" href="classBaseDynInst.html#a56eb59d7a0af96e35683462934d6d13e">thread</a>-&gt;noSquashFromTC = <span class="keyword">true</span>;
<a name="l00148"></a>00148 
<a name="l00149"></a>00149     this-&gt;<a class="code" href="classBaseDynInst.html#a68714ceb74c60ea7ef5dec335bb6c5d7">fault</a> = this-&gt;<a class="code" href="classBaseDynInst.html#a6799d48af805bf0bd72441e882589a6a">staticInst</a>-&gt;execute(<span class="keyword">this</span>, this-&gt;<a class="code" href="classBaseDynInst.html#acbcf6d90551f8d3a598a70caae74d1ef">traceData</a>);
<a name="l00150"></a>00150 
<a name="l00151"></a>00151     this-&gt;<a class="code" href="classBaseDynInst.html#a56eb59d7a0af96e35683462934d6d13e">thread</a>-&gt;noSquashFromTC = no_squash_from_TC;
<a name="l00152"></a>00152 
<a name="l00153"></a>00153     <span class="keywordflow">return</span> this-&gt;<a class="code" href="classBaseDynInst.html#a68714ceb74c60ea7ef5dec335bb6c5d7">fault</a>;
<a name="l00154"></a>00154 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="ac07a6c1a7a4d279a8b360729e0777208"></a><!-- doxytag: member="BaseO3DynInst::forwardOldRegs" ref="ac07a6c1a7a4d279a8b360729e0777208" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void forwardOldRegs </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00206"></a>00206     {
<a name="l00207"></a>00207 
<a name="l00208"></a>00208         <span class="keywordflow">for</span> (<span class="keywordtype">int</span> idx = 0; idx &lt; this-&gt;<a class="code" href="classBaseDynInst.html#ab7e23352b3d45a982dfeb799030f87d0">numDestRegs</a>(); idx++) {
<a name="l00209"></a>00209             <a class="code" href="o3_2comm_8hh.html#a5ec29599c4bc29a3054c451674969e7b">PhysRegIndex</a> prev_phys_reg = this-&gt;<a class="code" href="classBaseDynInst.html#a0e34129e87398c9ff1f764e577b7b79f">prevDestRegIdx</a>(idx);
<a name="l00210"></a>00210             <a class="code" href="namespaceAlphaISA.html#a1c4e98d2e6a11a837bf9ccd20dd32f8a">TheISA::RegIndex</a> original_dest_reg =
<a name="l00211"></a>00211                 this-&gt;<a class="code" href="classBaseDynInst.html#a6799d48af805bf0bd72441e882589a6a">staticInst</a>-&gt;destRegIdx(idx);
<a name="l00212"></a>00212             <span class="keywordflow">switch</span> (<a class="code" href="reg__class_8hh.html#a275a232e420c9ac198b7f942c885ecf8">regIdxToClass</a>(original_dest_reg)) {
<a name="l00213"></a>00213               <span class="keywordflow">case</span> <a class="code" href="reg__class_8hh.html#a3ed1e3c98353f2cc926e9d2b2a527cc0ab412c1eeaf26e79fee8922d9a479889c" title="Integer register.">IntRegClass</a>:
<a name="l00214"></a>00214                 this-&gt;<a class="code" href="classBaseO3DynInst.html#a654e99f2be7cd298378462ce9651bb44">setIntRegOperand</a>(this-&gt;<a class="code" href="classBaseDynInst.html#a6799d48af805bf0bd72441e882589a6a">staticInst</a>.<a class="code" href="classRefCountingPtr.html#a07f851191ad3a7c5c1598ef14f710f96" title="Directly access the pointer itself without taking a reference.">get</a>(), idx,
<a name="l00215"></a>00215                                        this-&gt;<a class="code" href="classBaseDynInst.html#af0927cfb92eca43bfa3bfd5ce19af308">cpu</a>-&gt;readIntReg(prev_phys_reg));
<a name="l00216"></a>00216                 <span class="keywordflow">break</span>;
<a name="l00217"></a>00217               <span class="keywordflow">case</span> <a class="code" href="reg__class_8hh.html#a3ed1e3c98353f2cc926e9d2b2a527cc0a207a831a62a5c23ac4ac6405378b125e" title="Floating-point register.">FloatRegClass</a>:
<a name="l00218"></a>00218                 this-&gt;<a class="code" href="classBaseO3DynInst.html#a80a516966713c873cf964af7538dbd37">setFloatRegOperandBits</a>(this-&gt;<a class="code" href="classBaseDynInst.html#a6799d48af805bf0bd72441e882589a6a">staticInst</a>.<a class="code" href="classRefCountingPtr.html#a07f851191ad3a7c5c1598ef14f710f96" title="Directly access the pointer itself without taking a reference.">get</a>(), idx,
<a name="l00219"></a>00219                                              this-&gt;<a class="code" href="classBaseDynInst.html#af0927cfb92eca43bfa3bfd5ce19af308">cpu</a>-&gt;readFloatRegBits(prev_phys_reg));
<a name="l00220"></a>00220                 <span class="keywordflow">break</span>;
<a name="l00221"></a>00221               <span class="keywordflow">case</span> <a class="code" href="reg__class_8hh.html#a3ed1e3c98353f2cc926e9d2b2a527cc0a432484d211463d83c5bd364df83f82c2" title="Condition-code register.">CCRegClass</a>:
<a name="l00222"></a>00222                 this-&gt;<a class="code" href="classBaseO3DynInst.html#afeb2b876cf6b29215cf9d6d56ba8863b">setCCRegOperand</a>(this-&gt;<a class="code" href="classBaseDynInst.html#a6799d48af805bf0bd72441e882589a6a">staticInst</a>.<a class="code" href="classRefCountingPtr.html#a07f851191ad3a7c5c1598ef14f710f96" title="Directly access the pointer itself without taking a reference.">get</a>(), idx,
<a name="l00223"></a>00223                                       this-&gt;<a class="code" href="classBaseDynInst.html#af0927cfb92eca43bfa3bfd5ce19af308">cpu</a>-&gt;readCCReg(prev_phys_reg));
<a name="l00224"></a>00224                 <span class="keywordflow">break</span>;
<a name="l00225"></a>00225               <span class="keywordflow">case</span> <a class="code" href="reg__class_8hh.html#a3ed1e3c98353f2cc926e9d2b2a527cc0aed057341e8e2e418632e8a03b42b3f39" title="Control (misc) register.">MiscRegClass</a>:
<a name="l00226"></a>00226                 <span class="comment">// no need to forward misc reg values</span>
<a name="l00227"></a>00227                 <span class="keywordflow">break</span>;
<a name="l00228"></a>00228             }
<a name="l00229"></a>00229         }
<a name="l00230"></a>00230     }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a5f42e07ae335dff417664e91518c7f1e"></a><!-- doxytag: member="BaseO3DynInst::hwrei" ref="a5f42e07ae335dff417664e91518c7f1e" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRefCountingPtr.html">Fault</a> hwrei </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Calls hardware return from error interrupt. </p>

<p><div class="fragment"><pre class="fragment"><a name="l00201"></a>00201 {
<a name="l00202"></a>00202 <span class="preprocessor">#if THE_ISA == ALPHA_ISA</span>
<a name="l00203"></a>00203 <span class="preprocessor"></span>    <span class="comment">// Can only do a hwrei when in pal mode.</span>
<a name="l00204"></a>00204     <span class="keywordflow">if</span> (!(this-&gt;<a class="code" href="classBaseDynInst.html#a85879d46d0c22de560215747a6d083af">instAddr</a>() &amp; 0x3))
<a name="l00205"></a>00205         <span class="keywordflow">return</span> <span class="keyword">new</span> <a class="code" href="classAlphaISA_1_1UnimplementedOpcodeFault.html">AlphaISA::UnimplementedOpcodeFault</a>;
<a name="l00206"></a>00206 
<a name="l00207"></a>00207     <span class="comment">// Set the next PC based on the value of the EXC_ADDR IPR.</span>
<a name="l00208"></a>00208     <a class="code" href="classGenericISA_1_1SimplePCState.html">AlphaISA::PCState</a> <a class="code" href="classBaseDynInst.html#ad3585c83b0eac985107aa5a86e43e1b4">pc</a> = this-&gt;<a class="code" href="classBaseDynInst.html#a50cdfb6f4ba5ad01abb9ae5b777d7182">pcState</a>();
<a name="l00209"></a>00209     pc.<a class="code" href="classGenericISA_1_1SimplePCState.html#ae606c6164a927e305006d93c7fe0b0bd">npc</a>(this-&gt;<a class="code" href="classBaseDynInst.html#af0927cfb92eca43bfa3bfd5ce19af308">cpu</a>-&gt;readMiscRegNoEffect(<a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a042b16e127e796edf91958863d7ea2da">AlphaISA::IPR_EXC_ADDR</a>,
<a name="l00210"></a>00210                                           this-&gt;threadNumber));
<a name="l00211"></a>00211     this-&gt;<a class="code" href="classBaseDynInst.html#a50cdfb6f4ba5ad01abb9ae5b777d7182">pcState</a>(pc);
<a name="l00212"></a>00212     <span class="keywordflow">if</span> (<a class="code" href="classCPA.html#a98100f2f476b294d430b1a66c9039da1">CPA::available</a>()) {
<a name="l00213"></a>00213         <a class="code" href="classThreadContext.html">ThreadContext</a> *<a class="code" href="namespaceArmISA.html#a5aff829af55e65b802d83dfcef4e9dd0">tc</a> = this-&gt;<a class="code" href="classBaseDynInst.html#af0927cfb92eca43bfa3bfd5ce19af308">cpu</a>-&gt;tcBase(this-&gt;<a class="code" href="classBaseDynInst.html#a892bd80aa2abe0b9cbfdf510d2111772">threadNumber</a>);
<a name="l00214"></a>00214         <a class="code" href="classCPA.html#af57eb8a9bcb0a342b03eaa0bc6255684">CPA::cpa</a>()-&gt;<a class="code" href="classCPA.html#aa8ccd90dbd2c58f74d1b0bdc10690c98">swAutoBegin</a>(tc, this-&gt;<a class="code" href="classBaseDynInst.html#ab8d2b7c268f277488b0f62e209e93f36">nextInstAddr</a>());
<a name="l00215"></a>00215     }
<a name="l00216"></a>00216 
<a name="l00217"></a>00217     <span class="comment">// Tell CPU to clear any state it needs to if a hwrei is taken.</span>
<a name="l00218"></a>00218     this-&gt;<a class="code" href="classBaseDynInst.html#af0927cfb92eca43bfa3bfd5ce19af308">cpu</a>-&gt;hwrei(this-&gt;<a class="code" href="classBaseDynInst.html#a892bd80aa2abe0b9cbfdf510d2111772">threadNumber</a>);
<a name="l00219"></a>00219 <span class="preprocessor">#else</span>
<a name="l00220"></a>00220 <span class="preprocessor"></span>
<a name="l00221"></a>00221 <span class="preprocessor">#endif</span>
<a name="l00222"></a>00222 <span class="preprocessor"></span>    <span class="comment">// FIXME: XXX check for interrupts? XXX</span>
<a name="l00223"></a>00223     <span class="keywordflow">return</span> <a class="code" href="fault__fwd_8hh.html#ab8ce3b69a6737f63fcdcf99910feb153">NoFault</a>;
<a name="l00224"></a>00224 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="af8310f8618e710a06b0c2cbface6ac72"></a><!-- doxytag: member="BaseO3DynInst::initiateAcc" ref="af8310f8618e710a06b0c2cbface6ac72" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRefCountingPtr.html">Fault</a> initiateAcc </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Initiates the access. Only valid for memory operations. </p>

<p><div class="fragment"><pre class="fragment"><a name="l00159"></a>00159 {
<a name="l00160"></a>00160     <span class="comment">// @todo: Pretty convoluted way to avoid squashing from happening</span>
<a name="l00161"></a>00161     <span class="comment">// when using the TC during an instruction&apos;s execution</span>
<a name="l00162"></a>00162     <span class="comment">// (specifically for instructions that have side-effects that use</span>
<a name="l00163"></a>00163     <span class="comment">// the TC).  Fix this.</span>
<a name="l00164"></a>00164     <span class="keywordtype">bool</span> no_squash_from_TC = this-&gt;<a class="code" href="classBaseDynInst.html#a56eb59d7a0af96e35683462934d6d13e">thread</a>-&gt;noSquashFromTC;
<a name="l00165"></a>00165     this-&gt;<a class="code" href="classBaseDynInst.html#a56eb59d7a0af96e35683462934d6d13e">thread</a>-&gt;noSquashFromTC = <span class="keyword">true</span>;
<a name="l00166"></a>00166 
<a name="l00167"></a>00167     this-&gt;<a class="code" href="classBaseDynInst.html#a68714ceb74c60ea7ef5dec335bb6c5d7">fault</a> = this-&gt;<a class="code" href="classBaseDynInst.html#a6799d48af805bf0bd72441e882589a6a">staticInst</a>-&gt;initiateAcc(<span class="keyword">this</span>, this-&gt;<a class="code" href="classBaseDynInst.html#acbcf6d90551f8d3a598a70caae74d1ef">traceData</a>);
<a name="l00168"></a>00168 
<a name="l00169"></a>00169     this-&gt;<a class="code" href="classBaseDynInst.html#a56eb59d7a0af96e35683462934d6d13e">thread</a>-&gt;noSquashFromTC = no_squash_from_TC;
<a name="l00170"></a>00170 
<a name="l00171"></a>00171     <span class="keywordflow">return</span> this-&gt;<a class="code" href="classBaseDynInst.html#a68714ceb74c60ea7ef5dec335bb6c5d7">fault</a>;
<a name="l00172"></a>00172 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a1b19937d8cca25bf52a51ae7de67ea94"></a><!-- doxytag: member="BaseO3DynInst::initVars" ref="a1b19937d8cca25bf52a51ae7de67ea94" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void initVars </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline, private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Initializes variables. </p>

<p><a class="el" href="classBaseDynInst.html#a1b19937d8cca25bf52a51ae7de67ea94">BaseDynInst&lt; Impl &gt;</a>を再定義しています。</p>

<p><div class="fragment"><pre class="fragment"><a name="l00108"></a>00108 {
<a name="l00109"></a>00109     <span class="comment">// Make sure to have the renamed register entries set to the same</span>
<a name="l00110"></a>00110     <span class="comment">// as the normal register entries.  It will allow the IQ to work</span>
<a name="l00111"></a>00111     <span class="comment">// without any modifications.</span>
<a name="l00112"></a>00112     <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a> = 0; <a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a> &lt; this-&gt;<a class="code" href="classBaseDynInst.html#a6799d48af805bf0bd72441e882589a6a">staticInst</a>-&gt;numDestRegs(); <a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a>++) {
<a name="l00113"></a>00113         this-&gt;<a class="code" href="classBaseDynInst.html#a1536987a8d6f8490fc850b9cc95a9eb9">_destRegIdx</a>[<a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a>] = this-&gt;<a class="code" href="classBaseDynInst.html#a6799d48af805bf0bd72441e882589a6a">staticInst</a>-&gt;destRegIdx(<a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a>);
<a name="l00114"></a>00114     }
<a name="l00115"></a>00115 
<a name="l00116"></a>00116     <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a> = 0; <a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a> &lt; this-&gt;<a class="code" href="classBaseDynInst.html#a6799d48af805bf0bd72441e882589a6a">staticInst</a>-&gt;numSrcRegs(); <a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a>++) {
<a name="l00117"></a>00117         this-&gt;<a class="code" href="classBaseDynInst.html#a648b3ab7be47d79ef8eb06b5f5238e92">_srcRegIdx</a>[<a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a>] = this-&gt;<a class="code" href="classBaseDynInst.html#a6799d48af805bf0bd72441e882589a6a">staticInst</a>-&gt;srcRegIdx(<a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a>);
<a name="l00118"></a>00118     }
<a name="l00119"></a>00119 
<a name="l00120"></a>00120     this-&gt;<a class="code" href="classBaseDynInst.html#a78a797b8c24ad873d0cbe5f52487b02f">_readySrcRegIdx</a>.reset();
<a name="l00121"></a>00121 
<a name="l00122"></a>00122     <a class="code" href="classBaseO3DynInst.html#a38e35288fa007817d30cbd80ceb43400">_numDestMiscRegs</a> = 0;
<a name="l00123"></a>00123 
<a name="l00124"></a>00124 <span class="preprocessor">#if TRACING_ON</span>
<a name="l00125"></a>00125 <span class="preprocessor"></span>    <span class="comment">// Value -1 indicates that particular phase</span>
<a name="l00126"></a>00126     <span class="comment">// hasn&apos;t happened (yet).</span>
<a name="l00127"></a>00127     fetchTick = -1;
<a name="l00128"></a>00128     decodeTick = -1;
<a name="l00129"></a>00129     renameTick = -1;
<a name="l00130"></a>00130     dispatchTick = -1;
<a name="l00131"></a>00131     issueTick = -1;
<a name="l00132"></a>00132     completeTick = -1;
<a name="l00133"></a>00133     commitTick = -1;
<a name="l00134"></a>00134     storeTick = -1;
<a name="l00135"></a>00135 <span class="preprocessor">#endif</span>
<a name="l00136"></a>00136 <span class="preprocessor"></span>}
</pre></div></p>

</div>
</div>
<a class="anchor" id="a59a68ea55d45f5f193a5f0396b79e036"></a><!-- doxytag: member="BaseO3DynInst::memAccess" ref="a59a68ea55d45f5f193a5f0396b79e036" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRefCountingPtr.html">Fault</a> memAccess </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Does the memory access part of a memory instruction. Currently unused, though it may be useful in the future if we want to split memory operations into EA calculation and memory access parts. </p>

<p><div class="fragment"><pre class="fragment"><a name="l00329"></a>00329     {
<a name="l00330"></a>00330         <span class="keywordflow">return</span> this-&gt;<a class="code" href="classBaseDynInst.html#a6799d48af805bf0bd72441e882589a6a">staticInst</a>-&gt;memAccInst()-&gt;execute(<span class="keyword">this</span>, this-&gt;<a class="code" href="classBaseDynInst.html#acbcf6d90551f8d3a598a70caae74d1ef">traceData</a>);
<a name="l00331"></a>00331     }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a25532f176443f0ec538a3b833c55f4a0"></a><!-- doxytag: member="BaseO3DynInst::readCCRegOperand" ref="a25532f176443f0ec538a3b833c55f4a0" args="(const StaticInst *si, int idx)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t readCCRegOperand </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classStaticInst.html">StaticInst</a> *&nbsp;</td>
          <td class="paramname"> <em>si</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>idx</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00269"></a>00269     {
<a name="l00270"></a>00270         <span class="keywordflow">return</span> this-&gt;<a class="code" href="classBaseDynInst.html#af0927cfb92eca43bfa3bfd5ce19af308">cpu</a>-&gt;readCCReg(this-&gt;<a class="code" href="classBaseDynInst.html#a648b3ab7be47d79ef8eb06b5f5238e92">_srcRegIdx</a>[idx]);
<a name="l00271"></a>00271     }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a717c88c8c56d79c9ed554ba5992bd8c3"></a><!-- doxytag: member="BaseO3DynInst::readFloatRegOperand" ref="a717c88c8c56d79c9ed554ba5992bd8c3" args="(const StaticInst *si, int idx)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classBaseO3DynInst.html#a75484259f1855aabc8d74c6eb1cfe186">FloatReg</a> readFloatRegOperand </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classStaticInst.html">StaticInst</a> *&nbsp;</td>
          <td class="paramname"> <em>si</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>idx</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00259"></a>00259     {
<a name="l00260"></a>00260         <span class="keywordflow">return</span> this-&gt;<a class="code" href="classBaseDynInst.html#af0927cfb92eca43bfa3bfd5ce19af308">cpu</a>-&gt;readFloatReg(this-&gt;<a class="code" href="classBaseDynInst.html#a648b3ab7be47d79ef8eb06b5f5238e92">_srcRegIdx</a>[idx]);
<a name="l00261"></a>00261     }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a39d93624e4481f4a210f2c46ea6b15b0"></a><!-- doxytag: member="BaseO3DynInst::readFloatRegOperandBits" ref="a39d93624e4481f4a210f2c46ea6b15b0" args="(const StaticInst *si, int idx)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classBaseO3DynInst.html#aab5eeae86499f9bfe15ef79360eccc64">FloatRegBits</a> readFloatRegOperandBits </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classStaticInst.html">StaticInst</a> *&nbsp;</td>
          <td class="paramname"> <em>si</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>idx</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00264"></a>00264     {
<a name="l00265"></a>00265         <span class="keywordflow">return</span> this-&gt;<a class="code" href="classBaseDynInst.html#af0927cfb92eca43bfa3bfd5ce19af308">cpu</a>-&gt;readFloatRegBits(this-&gt;<a class="code" href="classBaseDynInst.html#a648b3ab7be47d79ef8eb06b5f5238e92">_srcRegIdx</a>[idx]);
<a name="l00266"></a>00266     }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a9e7b0a4d5373c48902425c9456b19e7e"></a><!-- doxytag: member="BaseO3DynInst::readIntRegOperand" ref="a9e7b0a4d5373c48902425c9456b19e7e" args="(const StaticInst *si, int idx)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t readIntRegOperand </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classStaticInst.html">StaticInst</a> *&nbsp;</td>
          <td class="paramname"> <em>si</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>idx</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00254"></a>00254     {
<a name="l00255"></a>00255         <span class="keywordflow">return</span> this-&gt;<a class="code" href="classBaseDynInst.html#af0927cfb92eca43bfa3bfd5ce19af308">cpu</a>-&gt;readIntReg(this-&gt;<a class="code" href="classBaseDynInst.html#a648b3ab7be47d79ef8eb06b5f5238e92">_srcRegIdx</a>[idx]);
<a name="l00256"></a>00256     }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a5a8c6c487e8da143d26188258b04f1cc"></a><!-- doxytag: member="BaseO3DynInst::readMiscReg" ref="a5a8c6c487e8da143d26188258b04f1cc" args="(int misc_reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classBaseO3DynInst.html#aaf5f073a387db0556d1db4bcc45428bc">MiscReg</a> readMiscReg </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>misc_reg</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Reads a misc. register, including any side-effects the read might have as defined by the architecture. </p>

<p><div class="fragment"><pre class="fragment"><a name="l00140"></a>00140     {
<a name="l00141"></a>00141         <span class="keywordflow">return</span> this-&gt;<a class="code" href="classBaseDynInst.html#af0927cfb92eca43bfa3bfd5ce19af308">cpu</a>-&gt;readMiscReg(misc_reg, this-&gt;<a class="code" href="classBaseDynInst.html#a892bd80aa2abe0b9cbfdf510d2111772">threadNumber</a>);
<a name="l00142"></a>00142     }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a8819b43df521f472deabd5db35f896e7"></a><!-- doxytag: member="BaseO3DynInst::readMiscRegOperand" ref="a8819b43df521f472deabd5db35f896e7" args="(const StaticInst *si, int idx)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">TheISA::MiscReg readMiscRegOperand </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classStaticInst.html">StaticInst</a> *&nbsp;</td>
          <td class="paramname"> <em>si</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>idx</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Reads a misc. register, including any side-effects the read might have as defined by the architecture. </p>

<p><div class="fragment"><pre class="fragment"><a name="l00172"></a>00172     {
<a name="l00173"></a>00173         <span class="keywordflow">return</span> this-&gt;<a class="code" href="classBaseDynInst.html#af0927cfb92eca43bfa3bfd5ce19af308">cpu</a>-&gt;readMiscReg(
<a name="l00174"></a>00174                 si-&gt;<a class="code" href="classStaticInst.html#a9353aea3dfe673b88a4a96163d58759f">srcRegIdx</a>(idx) - <a class="code" href="namespaceAlphaISA.html#a4720195f4575f008ac78181d27db827ea0cbf9912f8507e55495a158f1b94f803">TheISA::Misc_Reg_Base</a>,
<a name="l00175"></a>00175                 this-&gt;<a class="code" href="classBaseDynInst.html#a892bd80aa2abe0b9cbfdf510d2111772">threadNumber</a>);
<a name="l00176"></a>00176     }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a77cf978e7a92e33083fcc62cb7ead74d"></a><!-- doxytag: member="BaseO3DynInst::readRegOtherThread" ref="a77cf978e7a92e33083fcc62cb7ead74d" args="(int misc_reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t readRegOtherThread </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>misc_reg</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00303"></a>00303     {
<a name="l00304"></a>00304         <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;MIPS MT not defined for O3 CPU.\n&quot;</span>);
<a name="l00305"></a>00305         <span class="keywordflow">return</span> 0;
<a name="l00306"></a>00306     }
</pre></div></p>

</div>
</div>
<a class="anchor" id="afeb2b876cf6b29215cf9d6d56ba8863b"></a><!-- doxytag: member="BaseO3DynInst::setCCRegOperand" ref="afeb2b876cf6b29215cf9d6d56ba8863b" args="(const StaticInst *si, int idx, uint64_t val)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void setCCRegOperand </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classStaticInst.html">StaticInst</a> *&nbsp;</td>
          <td class="paramname"> <em>si</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>idx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>val</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Records a CC register being set to a value. </p>

<p><a class="el" href="classBaseDynInst.html#afeb2b876cf6b29215cf9d6d56ba8863b">BaseDynInst&lt; Impl &gt;</a>を再定義しています。</p>

<p><div class="fragment"><pre class="fragment"><a name="l00296"></a>00296     {
<a name="l00297"></a>00297         this-&gt;<a class="code" href="classBaseDynInst.html#af0927cfb92eca43bfa3bfd5ce19af308">cpu</a>-&gt;setCCReg(this-&gt;<a class="code" href="classBaseDynInst.html#a1536987a8d6f8490fc850b9cc95a9eb9">_destRegIdx</a>[idx], <a class="code" href="namespaceX86ISA.html#ae13bf1250853ff6b72aabe3c79b587cc">val</a>);
<a name="l00298"></a>00298         <a class="code" href="classBaseO3DynInst.html#afeb2b876cf6b29215cf9d6d56ba8863b">BaseDynInst&lt;Impl&gt;::setCCRegOperand</a>(si, idx, <a class="code" href="namespaceX86ISA.html#ae13bf1250853ff6b72aabe3c79b587cc">val</a>);
<a name="l00299"></a>00299     }
</pre></div></p>

</div>
</div>
<a class="anchor" id="addc8b4b6511725bf8ff48bd09ef22892"></a><!-- doxytag: member="BaseO3DynInst::setFloatRegOperand" ref="addc8b4b6511725bf8ff48bd09ef22892" args="(const StaticInst *si, int idx, FloatReg val)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void setFloatRegOperand </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classStaticInst.html">StaticInst</a> *&nbsp;</td>
          <td class="paramname"> <em>si</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>idx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classBaseO3DynInst.html#a75484259f1855aabc8d74c6eb1cfe186">FloatReg</a>&nbsp;</td>
          <td class="paramname"> <em>val</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Records an fp register being set to a value. </p>

<p><a class="el" href="classBaseDynInst.html#addc8b4b6511725bf8ff48bd09ef22892">BaseDynInst&lt; Impl &gt;</a>を再定義しています。</p>

<p><div class="fragment"><pre class="fragment"><a name="l00283"></a>00283     {
<a name="l00284"></a>00284         this-&gt;<a class="code" href="classBaseDynInst.html#af0927cfb92eca43bfa3bfd5ce19af308">cpu</a>-&gt;setFloatReg(this-&gt;<a class="code" href="classBaseDynInst.html#a1536987a8d6f8490fc850b9cc95a9eb9">_destRegIdx</a>[idx], <a class="code" href="namespaceX86ISA.html#ae13bf1250853ff6b72aabe3c79b587cc">val</a>);
<a name="l00285"></a>00285         <a class="code" href="classBaseO3DynInst.html#addc8b4b6511725bf8ff48bd09ef22892">BaseDynInst&lt;Impl&gt;::setFloatRegOperand</a>(si, idx, <a class="code" href="namespaceX86ISA.html#ae13bf1250853ff6b72aabe3c79b587cc">val</a>);
<a name="l00286"></a>00286     }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a80a516966713c873cf964af7538dbd37"></a><!-- doxytag: member="BaseO3DynInst::setFloatRegOperandBits" ref="a80a516966713c873cf964af7538dbd37" args="(const StaticInst *si, int idx, FloatRegBits val)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void setFloatRegOperandBits </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classStaticInst.html">StaticInst</a> *&nbsp;</td>
          <td class="paramname"> <em>si</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>idx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classBaseO3DynInst.html#aab5eeae86499f9bfe15ef79360eccc64">FloatRegBits</a>&nbsp;</td>
          <td class="paramname"> <em>val</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00290"></a>00290     {
<a name="l00291"></a>00291         this-&gt;<a class="code" href="classBaseDynInst.html#af0927cfb92eca43bfa3bfd5ce19af308">cpu</a>-&gt;setFloatRegBits(this-&gt;<a class="code" href="classBaseDynInst.html#a1536987a8d6f8490fc850b9cc95a9eb9">_destRegIdx</a>[idx], <a class="code" href="namespaceX86ISA.html#ae13bf1250853ff6b72aabe3c79b587cc">val</a>);
<a name="l00292"></a>00292         <a class="code" href="classBaseO3DynInst.html#a80a516966713c873cf964af7538dbd37">BaseDynInst&lt;Impl&gt;::setFloatRegOperandBits</a>(si, idx, <a class="code" href="namespaceX86ISA.html#ae13bf1250853ff6b72aabe3c79b587cc">val</a>);
<a name="l00293"></a>00293     }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a654e99f2be7cd298378462ce9651bb44"></a><!-- doxytag: member="BaseO3DynInst::setIntRegOperand" ref="a654e99f2be7cd298378462ce9651bb44" args="(const StaticInst *si, int idx, uint64_t val)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void setIntRegOperand </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classStaticInst.html">StaticInst</a> *&nbsp;</td>
          <td class="paramname"> <em>si</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>idx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>val</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<dl class="todo"><dt><b><a class="el" href="todo.html#_todo000028">TODO:</a></b></dt><dd>: Make results into arrays so they can handle multiple dest registers. </dd></dl>

<p><a class="el" href="classBaseDynInst.html#a654e99f2be7cd298378462ce9651bb44">BaseDynInst&lt; Impl &gt;</a>を再定義しています。</p>

<p><div class="fragment"><pre class="fragment"><a name="l00277"></a>00277     {
<a name="l00278"></a>00278         this-&gt;<a class="code" href="classBaseDynInst.html#af0927cfb92eca43bfa3bfd5ce19af308">cpu</a>-&gt;setIntReg(this-&gt;<a class="code" href="classBaseDynInst.html#a1536987a8d6f8490fc850b9cc95a9eb9">_destRegIdx</a>[idx], <a class="code" href="namespaceX86ISA.html#ae13bf1250853ff6b72aabe3c79b587cc">val</a>);
<a name="l00279"></a>00279         <a class="code" href="classBaseO3DynInst.html#a654e99f2be7cd298378462ce9651bb44">BaseDynInst&lt;Impl&gt;::setIntRegOperand</a>(si, idx, <a class="code" href="namespaceX86ISA.html#ae13bf1250853ff6b72aabe3c79b587cc">val</a>);
<a name="l00280"></a>00280     }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a1877dde4f3eb17a8b7d33ea40176c148"></a><!-- doxytag: member="BaseO3DynInst::setMiscReg" ref="a1877dde4f3eb17a8b7d33ea40176c148" args="(int misc_reg, const MiscReg &amp;val)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void setMiscReg </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>misc_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="classBaseO3DynInst.html#aaf5f073a387db0556d1db4bcc45428bc">MiscReg</a> &amp;&nbsp;</td>
          <td class="paramname"> <em>val</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Sets a misc. register, including any side-effects the write might have as defined by the architecture. </p>

<p><p>Writes to misc. registers are recorded and deferred until the commit stage, when <a class="el" href="classBaseO3DynInst.html#a56cd11ccc7171772c548bcb4b959ef61">updateMiscRegs()</a> is called. First, check if the misc reg has been written before and update its value to be committed instead of making a new entry. If not, make a new entry and record the write.</p>
</p>

<p><div class="fragment"><pre class="fragment"><a name="l00148"></a>00148     {
<a name="l00155"></a>00155         <span class="keywordflow">for</span> (<span class="keywordtype">int</span> idx = 0; idx &lt; <a class="code" href="classBaseO3DynInst.html#a38e35288fa007817d30cbd80ceb43400">_numDestMiscRegs</a>; idx++) {
<a name="l00156"></a>00156             <span class="keywordflow">if</span> (<a class="code" href="classBaseO3DynInst.html#acb44bcca662946d56b308535bf3a53e8">_destMiscRegIdx</a>[idx] == misc_reg) {
<a name="l00157"></a>00157                <a class="code" href="classBaseO3DynInst.html#a337a2257f9bbbe5447a9d37b5f90745f">_destMiscRegVal</a>[idx] = <a class="code" href="namespaceX86ISA.html#ae13bf1250853ff6b72aabe3c79b587cc">val</a>;
<a name="l00158"></a>00158                <span class="keywordflow">return</span>;
<a name="l00159"></a>00159             }
<a name="l00160"></a>00160         }
<a name="l00161"></a>00161 
<a name="l00162"></a>00162         assert(_numDestMiscRegs &lt; <a class="code" href="namespaceAlphaISA.html#a47db6c8581feb5d9094784b480156f0b">TheISA::MaxMiscDestRegs</a>);
<a name="l00163"></a>00163         <a class="code" href="classBaseO3DynInst.html#acb44bcca662946d56b308535bf3a53e8">_destMiscRegIdx</a>[_numDestMiscRegs] = misc_reg;
<a name="l00164"></a>00164         <a class="code" href="classBaseO3DynInst.html#a337a2257f9bbbe5447a9d37b5f90745f">_destMiscRegVal</a>[_numDestMiscRegs] = <a class="code" href="namespaceX86ISA.html#ae13bf1250853ff6b72aabe3c79b587cc">val</a>;
<a name="l00165"></a>00165         _numDestMiscRegs++;
<a name="l00166"></a>00166     }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a6cfad8f780bab7feb893941cb0d46160"></a><!-- doxytag: member="BaseO3DynInst::setMiscRegOperand" ref="a6cfad8f780bab7feb893941cb0d46160" args="(const StaticInst *si, int idx, const MiscReg &amp;val)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void setMiscRegOperand </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classStaticInst.html">StaticInst</a> *&nbsp;</td>
          <td class="paramname"> <em>si</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>idx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="classBaseO3DynInst.html#aaf5f073a387db0556d1db4bcc45428bc">MiscReg</a> &amp;&nbsp;</td>
          <td class="paramname"> <em>val</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Sets a misc. register, including any side-effects the write might have as defined by the architecture. </p>

<p><div class="fragment"><pre class="fragment"><a name="l00183"></a>00183     {
<a name="l00184"></a>00184         <span class="keywordtype">int</span> misc_reg = si-&gt;<a class="code" href="classStaticInst.html#ae5a1a6d72f40f715253b91e32b3caad2">destRegIdx</a>(idx) - <a class="code" href="namespaceAlphaISA.html#a4720195f4575f008ac78181d27db827ea0cbf9912f8507e55495a158f1b94f803">TheISA::Misc_Reg_Base</a>;
<a name="l00185"></a>00185         <a class="code" href="classBaseO3DynInst.html#a1877dde4f3eb17a8b7d33ea40176c148">setMiscReg</a>(misc_reg, <a class="code" href="namespaceX86ISA.html#ae13bf1250853ff6b72aabe3c79b587cc">val</a>);
<a name="l00186"></a>00186     }
</pre></div></p>

</div>
</div>
<a class="anchor" id="af05ac53fdafd8a612ca89f90b0c12910"></a><!-- doxytag: member="BaseO3DynInst::setRegOtherThread" ref="af05ac53fdafd8a612ca89f90b0c12910" args="(int misc_reg, const TheISA::MiscReg &amp;val)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void setRegOtherThread </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>misc_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const TheISA::MiscReg &amp;&nbsp;</td>
          <td class="paramname"> <em>val</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00309"></a>00309     {
<a name="l00310"></a>00310         <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;MIPS MT not defined for O3 CPU.\n&quot;</span>);
<a name="l00311"></a>00311     }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a461205960be9d52e9beda48a77e9c600"></a><!-- doxytag: member="BaseO3DynInst::simPalCheck" ref="a461205960be9d52e9beda48a77e9c600" args="(int palFunc)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool simPalCheck </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>palFunc</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00236"></a>00236 {
<a name="l00237"></a>00237 <span class="preprocessor">#if THE_ISA != ALPHA_ISA</span>
<a name="l00238"></a>00238 <span class="preprocessor"></span>    <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;simPalCheck called, but PAL only exists in Alpha!\n&quot;</span>);
<a name="l00239"></a>00239 <span class="preprocessor">#endif</span>
<a name="l00240"></a>00240 <span class="preprocessor"></span>    <span class="keywordflow">return</span> this-&gt;<a class="code" href="classBaseDynInst.html#af0927cfb92eca43bfa3bfd5ce19af308">cpu</a>-&gt;simPalCheck(palFunc, this-&gt;<a class="code" href="classBaseDynInst.html#a892bd80aa2abe0b9cbfdf510d2111772">threadNumber</a>);
<a name="l00241"></a>00241 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a36e0b96120fcbbc2ee8699158f7be5c2"></a><!-- doxytag: member="BaseO3DynInst::syscall" ref="a36e0b96120fcbbc2ee8699158f7be5c2" args="(int64_t callnum)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void syscall </td>
          <td>(</td>
          <td class="paramtype">int64_t&nbsp;</td>
          <td class="paramname"> <em>callnum</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Emulates a syscall. </p>

<p><div class="fragment"><pre class="fragment"><a name="l00246"></a>00246 {
<a name="l00247"></a>00247     <span class="keywordflow">if</span> (<a class="code" href="full__system_8hh.html#af929576af6f85c8849704b66d04b8370">FullSystem</a>)
<a name="l00248"></a>00248         <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Syscall emulation isn&apos;t available in FS mode.\n&quot;</span>);
<a name="l00249"></a>00249 
<a name="l00250"></a>00250     <span class="comment">// HACK: check CPU&apos;s nextPC before and after syscall. If it</span>
<a name="l00251"></a>00251     <span class="comment">// changes, update this instruction&apos;s nextPC because the syscall</span>
<a name="l00252"></a>00252     <span class="comment">// must have changed the nextPC.</span>
<a name="l00253"></a>00253     <a class="code" href="namespaceAlphaISA.html#af780de49982ecf691215cac9b9dfc615">TheISA::PCState</a> curPC = this-&gt;<a class="code" href="classBaseDynInst.html#af0927cfb92eca43bfa3bfd5ce19af308">cpu</a>-&gt;pcState(this-&gt;<a class="code" href="classBaseDynInst.html#a892bd80aa2abe0b9cbfdf510d2111772">threadNumber</a>);
<a name="l00254"></a>00254     this-&gt;<a class="code" href="classBaseDynInst.html#af0927cfb92eca43bfa3bfd5ce19af308">cpu</a>-&gt;syscall(callnum, this-&gt;<a class="code" href="classBaseDynInst.html#a892bd80aa2abe0b9cbfdf510d2111772">threadNumber</a>);
<a name="l00255"></a>00255     <a class="code" href="namespaceAlphaISA.html#af780de49982ecf691215cac9b9dfc615">TheISA::PCState</a> newPC = this-&gt;<a class="code" href="classBaseDynInst.html#af0927cfb92eca43bfa3bfd5ce19af308">cpu</a>-&gt;pcState(this-&gt;<a class="code" href="classBaseDynInst.html#a892bd80aa2abe0b9cbfdf510d2111772">threadNumber</a>);
<a name="l00256"></a>00256     <span class="keywordflow">if</span> (!(curPC == newPC)) {
<a name="l00257"></a>00257         this-&gt;<a class="code" href="classBaseDynInst.html#a50cdfb6f4ba5ad01abb9ae5b777d7182">pcState</a>(newPC);
<a name="l00258"></a>00258     }
<a name="l00259"></a>00259 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="ac74f75adb89c94e4387498067f5567ff"></a><!-- doxytag: member="BaseO3DynInst::trap" ref="ac74f75adb89c94e4387498067f5567ff" args="(Fault fault)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void trap </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classRefCountingPtr.html">Fault</a>&nbsp;</td>
          <td class="paramname"> <em>fault</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Traps to handle specified fault. </p>

<p><div class="fragment"><pre class="fragment"><a name="l00229"></a>00229 {
<a name="l00230"></a>00230     this-&gt;<a class="code" href="classBaseDynInst.html#af0927cfb92eca43bfa3bfd5ce19af308">cpu</a>-&gt;trap(fault, this-&gt;<a class="code" href="classBaseDynInst.html#a892bd80aa2abe0b9cbfdf510d2111772">threadNumber</a>, this-&gt;<a class="code" href="classBaseDynInst.html#a6799d48af805bf0bd72441e882589a6a">staticInst</a>);
<a name="l00231"></a>00231 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a56cd11ccc7171772c548bcb4b959ef61"></a><!-- doxytag: member="BaseO3DynInst::updateMiscRegs" ref="a56cd11ccc7171772c548bcb4b959ef61" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void updateMiscRegs </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Called at the commit stage to update the misc. registers. </p>

<p><div class="fragment"><pre class="fragment"><a name="l00190"></a>00190     {
<a name="l00191"></a>00191         <span class="comment">// @todo: Pretty convoluted way to avoid squashing from happening when</span>
<a name="l00192"></a>00192         <span class="comment">// using the TC during an instruction&apos;s execution (specifically for</span>
<a name="l00193"></a>00193         <span class="comment">// instructions that have side-effects that use the TC).  Fix this.</span>
<a name="l00194"></a>00194         <span class="comment">// See cpu/o3/dyn_inst_impl.hh.</span>
<a name="l00195"></a>00195         <span class="keywordtype">bool</span> no_squash_from_TC = this-&gt;<a class="code" href="classBaseDynInst.html#a56eb59d7a0af96e35683462934d6d13e">thread</a>-&gt;noSquashFromTC;
<a name="l00196"></a>00196         this-&gt;<a class="code" href="classBaseDynInst.html#a56eb59d7a0af96e35683462934d6d13e">thread</a>-&gt;noSquashFromTC = <span class="keyword">true</span>;
<a name="l00197"></a>00197 
<a name="l00198"></a>00198         <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a> = 0; <a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a> &lt; <a class="code" href="classBaseO3DynInst.html#a38e35288fa007817d30cbd80ceb43400">_numDestMiscRegs</a>; <a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a>++)
<a name="l00199"></a>00199             this-&gt;<a class="code" href="classBaseDynInst.html#af0927cfb92eca43bfa3bfd5ce19af308">cpu</a>-&gt;setMiscReg(
<a name="l00200"></a>00200                 <a class="code" href="classBaseO3DynInst.html#acb44bcca662946d56b308535bf3a53e8">_destMiscRegIdx</a>[<a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a>], <a class="code" href="classBaseO3DynInst.html#a337a2257f9bbbe5447a9d37b5f90745f">_destMiscRegVal</a>[i], this-&gt;threadNumber);
<a name="l00201"></a>00201 
<a name="l00202"></a>00202         this-&gt;<a class="code" href="classBaseDynInst.html#a56eb59d7a0af96e35683462934d6d13e">thread</a>-&gt;noSquashFromTC = no_squash_from_TC;
<a name="l00203"></a>00203     }
</pre></div></p>

</div>
</div>
<hr/><h2>変数</h2>
<a class="anchor" id="acb44bcca662946d56b308535bf3a53e8"></a><!-- doxytag: member="BaseO3DynInst::_destMiscRegIdx" ref="acb44bcca662946d56b308535bf3a53e8" args="[TheISA::MaxMiscDestRegs]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">short <a class="el" href="classBaseO3DynInst.html#acb44bcca662946d56b308535bf3a53e8">_destMiscRegIdx</a>[TheISA::MaxMiscDestRegs]<code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Indexes of the destination misc. registers. They are needed to defer the write accesses to the misc. registers until the commit stage, when the instruction is out of its speculative state. </p>

</div>
</div>
<a class="anchor" id="a337a2257f9bbbe5447a9d37b5f90745f"></a><!-- doxytag: member="BaseO3DynInst::_destMiscRegVal" ref="a337a2257f9bbbe5447a9d37b5f90745f" args="[TheISA::MaxMiscDestRegs]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classBaseO3DynInst.html#aaf5f073a387db0556d1db4bcc45428bc">MiscReg</a> <a class="el" href="classBaseO3DynInst.html#a337a2257f9bbbe5447a9d37b5f90745f">_destMiscRegVal</a>[TheISA::MaxMiscDestRegs]<code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Values to be written to the destination misc. registers. </p>

</div>
</div>
<a class="anchor" id="a38e35288fa007817d30cbd80ceb43400"></a><!-- doxytag: member="BaseO3DynInst::_numDestMiscRegs" ref="a38e35288fa007817d30cbd80ceb43400" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t <a class="el" href="classBaseO3DynInst.html#a38e35288fa007817d30cbd80ceb43400">_numDestMiscRegs</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Number of destination misc. registers. </p>

</div>
</div>
<hr/>このクラスの説明は次のファイルから生成されました:<ul>
<li>cpu/o3/<a class="el" href="o3_2dyn__inst_8hh_source.html">dyn_inst.hh</a></li>
<li>cpu/o3/<a class="el" href="o3_2dyn__inst__impl_8hh_source.html">dyn_inst_impl.hh</a></li>
</ul>
</div>
<hr size="1"/><address style="text-align: right;"><small>File&nbsp;GEM5&nbsp;Wrapperに対して25 May 2015に生成されました。&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
