
*** Running vivado
    with args -log zedboard_base_ddr_hls_test_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source zedboard_base_ddr_hls_test_0_0.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source zedboard_base_ddr_hls_test_0_0.tcl -notrace
Command: synth_design -top zedboard_base_ddr_hls_test_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12469 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1357.559 ; gain = 84.887 ; free physical = 15541 ; free virtual = 30926
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'zedboard_base_ddr_hls_test_0_0' [/home/tingyuan/Documents/zedboard-base-master/Vivado/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_ddr_hls_test_0_0/synth/zedboard_base_ddr_hls_test_0_0.v:59]
INFO: [Synth 8-6157] synthesizing module 'ddr_hls_test' [/home/tingyuan/Documents/zedboard-base-master/Vivado/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/27be/hdl/verilog/ddr_hls_test.v:12]
	Parameter ap_ST_fsm_state1 bound to: 23'b00000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 23'b00000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 23'b00000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 23'b00000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 23'b00000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 23'b00000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 23'b00000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 23'b00000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 23'b00000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 23'b00000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 23'b00000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 23'b00000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 23'b00000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 23'b00000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 23'b00000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 23'b00000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 23'b00000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 23'b00000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 23'b00001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 23'b00010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 23'b00100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 23'b01000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 23'b10000000000000000000000 
	Parameter C_S_AXI_BUS_A_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_BUS_A_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_GMEM_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_GMEM_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_GMEM_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_GMEM_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_GMEM_CACHE_VALUE bound to: 3 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_BUS_A_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_GMEM_WSTRB_WIDTH bound to: 8 - type: integer 
	Parameter C_M_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tingyuan/Documents/zedboard-base-master/Vivado/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/27be/hdl/verilog/ddr_hls_test.v:194]
INFO: [Synth 8-6157] synthesizing module 'ddr_hls_test_addrbkb' [/home/tingyuan/Documents/zedboard-base-master/Vivado/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/27be/hdl/verilog/ddr_hls_test_addrbkb.v:43]
	Parameter DataWidth bound to: 24 - type: integer 
	Parameter AddressRange bound to: 10240 - type: integer 
	Parameter AddressWidth bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ddr_hls_test_addrbkb_rom' [/home/tingyuan/Documents/zedboard-base-master/Vivado/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/27be/hdl/verilog/ddr_hls_test_addrbkb.v:9]
	Parameter DWIDTH bound to: 24 - type: integer 
	Parameter AWIDTH bound to: 14 - type: integer 
	Parameter MEM_SIZE bound to: 10240 - type: integer 
INFO: [Synth 8-3876] $readmem data file './ddr_hls_test_addrbkb_rom.dat' is read successfully [/home/tingyuan/Documents/zedboard-base-master/Vivado/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/27be/hdl/verilog/ddr_hls_test_addrbkb.v:24]
INFO: [Synth 8-6155] done synthesizing module 'ddr_hls_test_addrbkb_rom' (1#1) [/home/tingyuan/Documents/zedboard-base-master/Vivado/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/27be/hdl/verilog/ddr_hls_test_addrbkb.v:9]
INFO: [Synth 8-6155] done synthesizing module 'ddr_hls_test_addrbkb' (2#1) [/home/tingyuan/Documents/zedboard-base-master/Vivado/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/27be/hdl/verilog/ddr_hls_test_addrbkb.v:43]
INFO: [Synth 8-6157] synthesizing module 'ddr_hls_test_BUS_A_s_axi' [/home/tingyuan/Documents/zedboard-base-master/Vivado/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/27be/hdl/verilog/ddr_hls_test_BUS_A_s_axi.v:9]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 6'b000000 
	Parameter ADDR_GIE bound to: 6'b000100 
	Parameter ADDR_IER bound to: 6'b001000 
	Parameter ADDR_ISR bound to: 6'b001100 
	Parameter ADDR_START_SIGNAL_I_DATA_0 bound to: 6'b010000 
	Parameter ADDR_START_SIGNAL_I_CTRL bound to: 6'b010100 
	Parameter ADDR_START_SIGNAL_O_DATA_0 bound to: 6'b011000 
	Parameter ADDR_START_SIGNAL_O_CTRL bound to: 6'b011100 
	Parameter ADDR_HLS_CHECK_DATA_0 bound to: 6'b100000 
	Parameter ADDR_HLS_CHECK_CTRL bound to: 6'b100100 
	Parameter ADDR_SAMASTER_DATA_0 bound to: 6'b101000 
	Parameter ADDR_SAMASTER_CTRL bound to: 6'b101100 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 6 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/tingyuan/Documents/zedboard-base-master/Vivado/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/27be/hdl/verilog/ddr_hls_test_BUS_A_s_axi.v:225]
INFO: [Synth 8-6155] done synthesizing module 'ddr_hls_test_BUS_A_s_axi' (3#1) [/home/tingyuan/Documents/zedboard-base-master/Vivado/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/27be/hdl/verilog/ddr_hls_test_BUS_A_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'ddr_hls_test_gmem_m_axi' [/home/tingyuan/Documents/zedboard-base-master/Vivado/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/27be/hdl/verilog/ddr_hls_test_gmem_m_axi.v:10]
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 1 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 1 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 2 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 2 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 64 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ddr_hls_test_gmem_m_axi_throttl' [/home/tingyuan/Documents/zedboard-base-master/Vivado/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/27be/hdl/verilog/ddr_hls_test_gmem_m_axi.v:708]
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter USER_MAXREQS bound to: 1 - type: integer 
	Parameter CONSERVATIVE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ddr_hls_test_gmem_m_axi_throttl' (4#1) [/home/tingyuan/Documents/zedboard-base-master/Vivado/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/27be/hdl/verilog/ddr_hls_test_gmem_m_axi.v:708]
INFO: [Synth 8-6157] synthesizing module 'ddr_hls_test_gmem_m_axi_write' [/home/tingyuan/Documents/zedboard-base-master/Vivado/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/27be/hdl/verilog/ddr_hls_test_gmem_m_axi.v:1697]
	Parameter NUM_WRITE_OUTSTANDING bound to: 1 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 2 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 64 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 64 - type: integer 
	Parameter USER_DATA_BYTES bound to: 8 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 3 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 64 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 8 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 3 - type: integer 
	Parameter NUM_WRITE_WIDTH bound to: 1 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 9'b111111111 
INFO: [Synth 8-6157] synthesizing module 'ddr_hls_test_gmem_m_axi_fifo' [/home/tingyuan/Documents/zedboard-base-master/Vivado/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/27be/hdl/verilog/ddr_hls_test_gmem_m_axi.v:418]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ddr_hls_test_gmem_m_axi_fifo' (5#1) [/home/tingyuan/Documents/zedboard-base-master/Vivado/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/27be/hdl/verilog/ddr_hls_test_gmem_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'ddr_hls_test_gmem_m_axi_reg_slice' [/home/tingyuan/Documents/zedboard-base-master/Vivado/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/27be/hdl/verilog/ddr_hls_test_gmem_m_axi.v:314]
	Parameter N bound to: 64 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'ddr_hls_test_gmem_m_axi_reg_slice' (6#1) [/home/tingyuan/Documents/zedboard-base-master/Vivado/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/27be/hdl/verilog/ddr_hls_test_gmem_m_axi.v:314]
INFO: [Synth 8-6157] synthesizing module 'ddr_hls_test_gmem_m_axi_fifo__parameterized0' [/home/tingyuan/Documents/zedboard-base-master/Vivado/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/27be/hdl/verilog/ddr_hls_test_gmem_m_axi.v:418]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ddr_hls_test_gmem_m_axi_fifo__parameterized0' (6#1) [/home/tingyuan/Documents/zedboard-base-master/Vivado/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/27be/hdl/verilog/ddr_hls_test_gmem_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'ddr_hls_test_gmem_m_axi_buffer' [/home/tingyuan/Documents/zedboard-base-master/Vivado/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/27be/hdl/verilog/ddr_hls_test_gmem_m_axi.v:527]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 72 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ddr_hls_test_gmem_m_axi_buffer' (7#1) [/home/tingyuan/Documents/zedboard-base-master/Vivado/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/27be/hdl/verilog/ddr_hls_test_gmem_m_axi.v:527]
INFO: [Synth 8-6157] synthesizing module 'ddr_hls_test_gmem_m_axi_fifo__parameterized1' [/home/tingyuan/Documents/zedboard-base-master/Vivado/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/27be/hdl/verilog/ddr_hls_test_gmem_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 0 - type: integer 
	Parameter DEPTH_BITS bound to: 0 - type: integer 
WARNING: [Synth 8-3848] Net mem[-1] in module/entity ddr_hls_test_gmem_m_axi_fifo__parameterized1 does not have driver. [/home/tingyuan/Documents/zedboard-base-master/Vivado/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/27be/hdl/verilog/ddr_hls_test_gmem_m_axi.v:442]
INFO: [Synth 8-6155] done synthesizing module 'ddr_hls_test_gmem_m_axi_fifo__parameterized1' (7#1) [/home/tingyuan/Documents/zedboard-base-master/Vivado/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/27be/hdl/verilog/ddr_hls_test_gmem_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'ddr_hls_test_gmem_m_axi_fifo__parameterized2' [/home/tingyuan/Documents/zedboard-base-master/Vivado/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/27be/hdl/verilog/ddr_hls_test_gmem_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ddr_hls_test_gmem_m_axi_fifo__parameterized2' (7#1) [/home/tingyuan/Documents/zedboard-base-master/Vivado/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/27be/hdl/verilog/ddr_hls_test_gmem_m_axi.v:418]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [/home/tingyuan/Documents/zedboard-base-master/Vivado/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/27be/hdl/verilog/ddr_hls_test_gmem_m_axi.v:2064]
INFO: [Synth 8-6155] done synthesizing module 'ddr_hls_test_gmem_m_axi_write' (8#1) [/home/tingyuan/Documents/zedboard-base-master/Vivado/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/27be/hdl/verilog/ddr_hls_test_gmem_m_axi.v:1697]
INFO: [Synth 8-6157] synthesizing module 'ddr_hls_test_gmem_m_axi_read' [/home/tingyuan/Documents/zedboard-base-master/Vivado/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/27be/hdl/verilog/ddr_hls_test_gmem_m_axi.v:900]
	Parameter NUM_READ_OUTSTANDING bound to: 1 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 2 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 64 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 64 - type: integer 
	Parameter USER_DATA_BYTES bound to: 8 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 3 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 64 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 8 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 3 - type: integer 
	Parameter NUM_READ_WIDTH bound to: 1 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 9'b111111111 
INFO: [Synth 8-6157] synthesizing module 'ddr_hls_test_gmem_m_axi_buffer__parameterized0' [/home/tingyuan/Documents/zedboard-base-master/Vivado/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/27be/hdl/verilog/ddr_hls_test_gmem_m_axi.v:527]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 67 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ddr_hls_test_gmem_m_axi_buffer__parameterized0' (8#1) [/home/tingyuan/Documents/zedboard-base-master/Vivado/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/27be/hdl/verilog/ddr_hls_test_gmem_m_axi.v:527]
INFO: [Synth 8-6157] synthesizing module 'ddr_hls_test_gmem_m_axi_reg_slice__parameterized0' [/home/tingyuan/Documents/zedboard-base-master/Vivado/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/27be/hdl/verilog/ddr_hls_test_gmem_m_axi.v:314]
	Parameter N bound to: 66 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'ddr_hls_test_gmem_m_axi_reg_slice__parameterized0' (8#1) [/home/tingyuan/Documents/zedboard-base-master/Vivado/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/27be/hdl/verilog/ddr_hls_test_gmem_m_axi.v:314]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [/home/tingyuan/Documents/zedboard-base-master/Vivado/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/27be/hdl/verilog/ddr_hls_test_gmem_m_axi.v:1248]
INFO: [Synth 8-6155] done synthesizing module 'ddr_hls_test_gmem_m_axi_read' (9#1) [/home/tingyuan/Documents/zedboard-base-master/Vivado/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/27be/hdl/verilog/ddr_hls_test_gmem_m_axi.v:900]
INFO: [Synth 8-6155] done synthesizing module 'ddr_hls_test_gmem_m_axi' (10#1) [/home/tingyuan/Documents/zedboard-base-master/Vivado/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/27be/hdl/verilog/ddr_hls_test_gmem_m_axi.v:10]
INFO: [Synth 8-6155] done synthesizing module 'ddr_hls_test' (11#1) [/home/tingyuan/Documents/zedboard-base-master/Vivado/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/27be/hdl/verilog/ddr_hls_test.v:12]
INFO: [Synth 8-6155] done synthesizing module 'zedboard_base_ddr_hls_test_0_0' (12#1) [/home/tingyuan/Documents/zedboard-base-master/Vivado/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_ddr_hls_test_0_0/synth/zedboard_base_ddr_hls_test_0_0.v:59]
WARNING: [Synth 8-3331] design ddr_hls_test_gmem_m_axi_read has unconnected port RID[0]
WARNING: [Synth 8-3331] design ddr_hls_test_gmem_m_axi_read has unconnected port RUSER[0]
WARNING: [Synth 8-3331] design ddr_hls_test_gmem_m_axi_read has unconnected port rreq_cache[3]
WARNING: [Synth 8-3331] design ddr_hls_test_gmem_m_axi_read has unconnected port rreq_cache[2]
WARNING: [Synth 8-3331] design ddr_hls_test_gmem_m_axi_read has unconnected port rreq_cache[1]
WARNING: [Synth 8-3331] design ddr_hls_test_gmem_m_axi_read has unconnected port rreq_cache[0]
WARNING: [Synth 8-3331] design ddr_hls_test_gmem_m_axi_read has unconnected port rreq_prot[2]
WARNING: [Synth 8-3331] design ddr_hls_test_gmem_m_axi_read has unconnected port rreq_prot[1]
WARNING: [Synth 8-3331] design ddr_hls_test_gmem_m_axi_read has unconnected port rreq_prot[0]
WARNING: [Synth 8-3331] design ddr_hls_test_gmem_m_axi_read has unconnected port rreq_user[0]
WARNING: [Synth 8-3331] design ddr_hls_test_gmem_m_axi_write has unconnected port BID[0]
WARNING: [Synth 8-3331] design ddr_hls_test_gmem_m_axi_write has unconnected port BUSER[0]
WARNING: [Synth 8-3331] design ddr_hls_test_gmem_m_axi_write has unconnected port wreq_cache[3]
WARNING: [Synth 8-3331] design ddr_hls_test_gmem_m_axi_write has unconnected port wreq_cache[2]
WARNING: [Synth 8-3331] design ddr_hls_test_gmem_m_axi_write has unconnected port wreq_cache[1]
WARNING: [Synth 8-3331] design ddr_hls_test_gmem_m_axi_write has unconnected port wreq_cache[0]
WARNING: [Synth 8-3331] design ddr_hls_test_gmem_m_axi_write has unconnected port wreq_prot[2]
WARNING: [Synth 8-3331] design ddr_hls_test_gmem_m_axi_write has unconnected port wreq_prot[1]
WARNING: [Synth 8-3331] design ddr_hls_test_gmem_m_axi_write has unconnected port wreq_prot[0]
WARNING: [Synth 8-3331] design ddr_hls_test_gmem_m_axi_write has unconnected port wreq_user[0]
WARNING: [Synth 8-3331] design ddr_hls_test_gmem_m_axi_write has unconnected port wdata_user[0]
WARNING: [Synth 8-3331] design ddr_hls_test_gmem_m_axi has unconnected port I_AWID[0]
WARNING: [Synth 8-3331] design ddr_hls_test_gmem_m_axi has unconnected port I_AWSIZE[2]
WARNING: [Synth 8-3331] design ddr_hls_test_gmem_m_axi has unconnected port I_AWSIZE[1]
WARNING: [Synth 8-3331] design ddr_hls_test_gmem_m_axi has unconnected port I_AWSIZE[0]
WARNING: [Synth 8-3331] design ddr_hls_test_gmem_m_axi has unconnected port I_AWBURST[1]
WARNING: [Synth 8-3331] design ddr_hls_test_gmem_m_axi has unconnected port I_AWBURST[0]
WARNING: [Synth 8-3331] design ddr_hls_test_gmem_m_axi has unconnected port I_AWLOCK[1]
WARNING: [Synth 8-3331] design ddr_hls_test_gmem_m_axi has unconnected port I_AWLOCK[0]
WARNING: [Synth 8-3331] design ddr_hls_test_gmem_m_axi has unconnected port I_WID[0]
WARNING: [Synth 8-3331] design ddr_hls_test_gmem_m_axi has unconnected port I_WLAST
WARNING: [Synth 8-3331] design ddr_hls_test_gmem_m_axi has unconnected port I_ARID[0]
WARNING: [Synth 8-3331] design ddr_hls_test_gmem_m_axi has unconnected port I_ARSIZE[2]
WARNING: [Synth 8-3331] design ddr_hls_test_gmem_m_axi has unconnected port I_ARSIZE[1]
WARNING: [Synth 8-3331] design ddr_hls_test_gmem_m_axi has unconnected port I_ARSIZE[0]
WARNING: [Synth 8-3331] design ddr_hls_test_gmem_m_axi has unconnected port I_ARBURST[1]
WARNING: [Synth 8-3331] design ddr_hls_test_gmem_m_axi has unconnected port I_ARBURST[0]
WARNING: [Synth 8-3331] design ddr_hls_test_gmem_m_axi has unconnected port I_ARLOCK[1]
WARNING: [Synth 8-3331] design ddr_hls_test_gmem_m_axi has unconnected port I_ARLOCK[0]
WARNING: [Synth 8-3331] design ddr_hls_test_addrbkb has unconnected port reset
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1414.184 ; gain = 141.512 ; free physical = 15555 ; free virtual = 30942
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1414.184 ; gain = 141.512 ; free physical = 15544 ; free virtual = 30931
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1414.184 ; gain = 141.512 ; free physical = 15544 ; free virtual = 30931
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/tingyuan/Documents/zedboard-base-master/Vivado/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_ddr_hls_test_0_0/constraints/ddr_hls_test_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/tingyuan/Documents/zedboard-base-master/Vivado/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_ddr_hls_test_0_0/constraints/ddr_hls_test_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/tingyuan/Documents/zedboard-base-master/Vivado/zedboard_base/zedboard_base.runs/zedboard_base_ddr_hls_test_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/tingyuan/Documents/zedboard-base-master/Vivado/zedboard_base/zedboard_base.runs/zedboard_base_ddr_hls_test_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1778.402 ; gain = 0.000 ; free physical = 15248 ; free virtual = 30635
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:32 . Memory (MB): peak = 1778.402 ; gain = 505.730 ; free physical = 15343 ; free virtual = 30731
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:32 . Memory (MB): peak = 1778.402 ; gain = 505.730 ; free physical = 15343 ; free virtual = 30731
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  /home/tingyuan/Documents/zedboard-base-master/Vivado/zedboard_base/zedboard_base.runs/zedboard_base_ddr_hls_test_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:32 . Memory (MB): peak = 1778.402 ; gain = 505.730 ; free physical = 15345 ; free virtual = 30732
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element q0_reg was removed.  [/home/tingyuan/Documents/zedboard-base-master/Vivado/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/27be/hdl/verilog/ddr_hls_test_addrbkb.v:33]
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'ddr_hls_test_BUS_A_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'ddr_hls_test_BUS_A_s_axi'
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ddr_hls_test_gmem_m_axi_reg_slice'
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ddr_hls_test_gmem_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond2_fu_241_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_fu_230_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "exitcond1_fu_257_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_306_p2" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'ddr_hls_test_BUS_A_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'ddr_hls_test_BUS_A_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'ddr_hls_test_gmem_m_axi_reg_slice'
INFO: [Synth 8-5583] The signal mem_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (1 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal mem_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (1 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'ddr_hls_test_gmem_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:34 . Memory (MB): peak = 1778.402 ; gain = 505.730 ; free physical = 15330 ; free virtual = 30718
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 6     
	   2 Input     30 Bit       Adders := 1     
	   2 Input     20 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 3     
	   2 Input     14 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 8     
	   2 Input      2 Bit       Adders := 4     
	   2 Input      1 Bit       Adders := 8     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               72 Bit    Registers := 3     
	               67 Bit    Registers := 3     
	               66 Bit    Registers := 2     
	               64 Bit    Registers := 9     
	               32 Bit    Registers := 17    
	               30 Bit    Registers := 2     
	               29 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               23 Bit    Registers := 1     
	               20 Bit    Registers := 2     
	               17 Bit    Registers := 4     
	               14 Bit    Registers := 5     
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 8     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 13    
	                1 Bit    Registers := 67    
+---RAMs : 
	              144 Bit         RAMs := 1     
	              134 Bit         RAMs := 1     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     72 Bit        Muxes := 1     
	   2 Input     67 Bit        Muxes := 1     
	   2 Input     66 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 8     
	  11 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	  24 Input     23 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 2     
	   4 Input     12 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 11    
	   2 Input      2 Bit        Muxes := 36    
	   3 Input      2 Bit        Muxes := 9     
	   5 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 77    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ddr_hls_test_addrbkb_rom 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module ddr_hls_test_BUS_A_s_axi 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 5     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	  11 Input     32 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module ddr_hls_test_gmem_m_axi_throttl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ddr_hls_test_gmem_m_axi_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module ddr_hls_test_gmem_m_axi_reg_slice 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module ddr_hls_test_gmem_m_axi_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module ddr_hls_test_gmem_m_axi_buffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 4     
+---Registers : 
	               72 Bit    Registers := 3     
	                1 Bit    Registers := 6     
+---RAMs : 
	              144 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     72 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module ddr_hls_test_gmem_m_axi_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module ddr_hls_test_gmem_m_axi_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module ddr_hls_test_gmem_m_axi_write 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 6     
	               20 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     20 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 14    
Module ddr_hls_test_gmem_m_axi_buffer__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 4     
+---Registers : 
	               67 Bit    Registers := 3     
	                1 Bit    Registers := 6     
+---RAMs : 
	              134 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     67 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module ddr_hls_test_gmem_m_axi_reg_slice__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module ddr_hls_test_gmem_m_axi_read 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 6     
	               20 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     20 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module ddr_hls_test 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 3     
	   2 Input     14 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	               30 Bit    Registers := 2     
	               29 Bit    Registers := 1     
	               23 Bit    Registers := 1     
	               17 Bit    Registers := 4     
	               14 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
	  24 Input     23 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element fifo_rctl/q_reg was removed.  [/home/tingyuan/Documents/zedboard-base-master/Vivado/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/27be/hdl/verilog/ddr_hls_test_gmem_m_axi.v:456]
INFO: [Synth 8-5545] ROM "tmp_fu_230_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "exitcond1_fu_257_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_306_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond2_fu_241_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element addr_bram_U/ddr_hls_test_addrbkb_rom_U/q0_reg was removed.  [/home/tingyuan/Documents/zedboard-base-master/Vivado/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/27be/hdl/verilog/ddr_hls_test_addrbkb.v:33]
WARNING: [Synth 8-3331] design ddr_hls_test_gmem_m_axi_read has unconnected port RID[0]
WARNING: [Synth 8-3331] design ddr_hls_test_gmem_m_axi_read has unconnected port RUSER[0]
WARNING: [Synth 8-3331] design ddr_hls_test_gmem_m_axi_read has unconnected port rreq_cache[3]
WARNING: [Synth 8-3331] design ddr_hls_test_gmem_m_axi_read has unconnected port rreq_cache[2]
WARNING: [Synth 8-3331] design ddr_hls_test_gmem_m_axi_read has unconnected port rreq_cache[1]
WARNING: [Synth 8-3331] design ddr_hls_test_gmem_m_axi_read has unconnected port rreq_cache[0]
WARNING: [Synth 8-3331] design ddr_hls_test_gmem_m_axi_read has unconnected port rreq_prot[2]
WARNING: [Synth 8-3331] design ddr_hls_test_gmem_m_axi_read has unconnected port rreq_prot[1]
WARNING: [Synth 8-3331] design ddr_hls_test_gmem_m_axi_read has unconnected port rreq_prot[0]
WARNING: [Synth 8-3331] design ddr_hls_test_gmem_m_axi_read has unconnected port rreq_user[0]
WARNING: [Synth 8-3331] design ddr_hls_test_gmem_m_axi_write has unconnected port BID[0]
WARNING: [Synth 8-3331] design ddr_hls_test_gmem_m_axi_write has unconnected port BUSER[0]
WARNING: [Synth 8-3331] design ddr_hls_test_gmem_m_axi_write has unconnected port wreq_cache[3]
WARNING: [Synth 8-3331] design ddr_hls_test_gmem_m_axi_write has unconnected port wreq_cache[2]
WARNING: [Synth 8-3331] design ddr_hls_test_gmem_m_axi_write has unconnected port wreq_cache[1]
WARNING: [Synth 8-3331] design ddr_hls_test_gmem_m_axi_write has unconnected port wreq_cache[0]
WARNING: [Synth 8-3331] design ddr_hls_test_gmem_m_axi_write has unconnected port wreq_prot[2]
WARNING: [Synth 8-3331] design ddr_hls_test_gmem_m_axi_write has unconnected port wreq_prot[1]
WARNING: [Synth 8-3331] design ddr_hls_test_gmem_m_axi_write has unconnected port wreq_prot[0]
WARNING: [Synth 8-3331] design ddr_hls_test_gmem_m_axi_write has unconnected port wreq_user[0]
WARNING: [Synth 8-3331] design ddr_hls_test_gmem_m_axi_write has unconnected port wdata_user[0]
WARNING: [Synth 8-3331] design ddr_hls_test_gmem_m_axi has unconnected port I_AWID[0]
WARNING: [Synth 8-3331] design ddr_hls_test_gmem_m_axi has unconnected port I_AWSIZE[2]
WARNING: [Synth 8-3331] design ddr_hls_test_gmem_m_axi has unconnected port I_AWSIZE[1]
WARNING: [Synth 8-3331] design ddr_hls_test_gmem_m_axi has unconnected port I_AWSIZE[0]
WARNING: [Synth 8-3331] design ddr_hls_test_gmem_m_axi has unconnected port I_AWBURST[1]
WARNING: [Synth 8-3331] design ddr_hls_test_gmem_m_axi has unconnected port I_AWBURST[0]
WARNING: [Synth 8-3331] design ddr_hls_test_gmem_m_axi has unconnected port I_AWLOCK[1]
WARNING: [Synth 8-3331] design ddr_hls_test_gmem_m_axi has unconnected port I_AWLOCK[0]
WARNING: [Synth 8-3331] design ddr_hls_test_gmem_m_axi has unconnected port I_WID[0]
WARNING: [Synth 8-3331] design ddr_hls_test_gmem_m_axi has unconnected port I_WLAST
WARNING: [Synth 8-3331] design ddr_hls_test_gmem_m_axi has unconnected port I_ARID[0]
WARNING: [Synth 8-3331] design ddr_hls_test_gmem_m_axi has unconnected port I_ARSIZE[2]
WARNING: [Synth 8-3331] design ddr_hls_test_gmem_m_axi has unconnected port I_ARSIZE[1]
WARNING: [Synth 8-3331] design ddr_hls_test_gmem_m_axi has unconnected port I_ARSIZE[0]
WARNING: [Synth 8-3331] design ddr_hls_test_gmem_m_axi has unconnected port I_ARBURST[1]
WARNING: [Synth 8-3331] design ddr_hls_test_gmem_m_axi has unconnected port I_ARBURST[0]
WARNING: [Synth 8-3331] design ddr_hls_test_gmem_m_axi has unconnected port I_ARLOCK[1]
WARNING: [Synth 8-3331] design ddr_hls_test_gmem_m_axi has unconnected port I_ARLOCK[0]
INFO: [Synth 8-5583] The signal ddr_hls_test_gmem_m_axi_U/bus_write/buff_wdata/mem_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (1 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ddr_hls_test_gmem_m_axi_U/bus_read/buff_rdata/mem_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (1 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-3886] merging instance 'inst/ddr_hls_test_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[30]' (FDE) to 'inst/ddr_hls_test_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[62]'
INFO: [Synth 8-3886] merging instance 'inst/ddr_hls_test_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[31]' (FDE) to 'inst/ddr_hls_test_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[62]'
INFO: [Synth 8-3886] merging instance 'inst/ddr_hls_test_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[62]' (FDE) to 'inst/ddr_hls_test_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/ddr_hls_test_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[61]' (FDE) to 'inst/ddr_hls_test_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/ddr_hls_test_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[60]' (FDE) to 'inst/ddr_hls_test_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/ddr_hls_test_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[59]' (FDE) to 'inst/ddr_hls_test_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/ddr_hls_test_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[58]' (FDE) to 'inst/ddr_hls_test_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/ddr_hls_test_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[57]' (FDE) to 'inst/ddr_hls_test_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/ddr_hls_test_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[56]' (FDE) to 'inst/ddr_hls_test_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/ddr_hls_test_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[55]' (FDE) to 'inst/ddr_hls_test_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/ddr_hls_test_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[54]' (FDE) to 'inst/ddr_hls_test_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/ddr_hls_test_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[53]' (FDE) to 'inst/ddr_hls_test_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/ddr_hls_test_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[52]' (FDE) to 'inst/ddr_hls_test_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/ddr_hls_test_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[51]' (FDE) to 'inst/ddr_hls_test_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/ddr_hls_test_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[50]' (FDE) to 'inst/ddr_hls_test_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/ddr_hls_test_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[49]' (FDE) to 'inst/ddr_hls_test_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/ddr_hls_test_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[48]' (FDE) to 'inst/ddr_hls_test_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/ddr_hls_test_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[47]' (FDE) to 'inst/ddr_hls_test_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/ddr_hls_test_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[46]' (FDE) to 'inst/ddr_hls_test_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/ddr_hls_test_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[45]' (FDE) to 'inst/ddr_hls_test_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/ddr_hls_test_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[44]' (FDE) to 'inst/ddr_hls_test_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/ddr_hls_test_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[43]' (FDE) to 'inst/ddr_hls_test_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/ddr_hls_test_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[42]' (FDE) to 'inst/ddr_hls_test_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/ddr_hls_test_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[41]' (FDE) to 'inst/ddr_hls_test_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/ddr_hls_test_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[40]' (FDE) to 'inst/ddr_hls_test_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/ddr_hls_test_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[39]' (FDE) to 'inst/ddr_hls_test_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/ddr_hls_test_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[38]' (FDE) to 'inst/ddr_hls_test_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/ddr_hls_test_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[37]' (FDE) to 'inst/ddr_hls_test_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/ddr_hls_test_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[36]' (FDE) to 'inst/ddr_hls_test_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/ddr_hls_test_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[35]' (FDE) to 'inst/ddr_hls_test_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/ddr_hls_test_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[34]' (FDE) to 'inst/ddr_hls_test_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/ddr_hls_test_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]' (FDE) to 'inst/ddr_hls_test_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[63]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\ddr_hls_test_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ddr_hls_test_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[63] )
INFO: [Synth 8-3886] merging instance 'inst/ddr_hls_test_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[30]' (FDE) to 'inst/ddr_hls_test_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[62]'
INFO: [Synth 8-3886] merging instance 'inst/ddr_hls_test_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[31]' (FDE) to 'inst/ddr_hls_test_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[62]'
INFO: [Synth 8-3886] merging instance 'inst/ddr_hls_test_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[62]' (FDE) to 'inst/ddr_hls_test_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/ddr_hls_test_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[61]' (FDE) to 'inst/ddr_hls_test_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/ddr_hls_test_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[60]' (FDE) to 'inst/ddr_hls_test_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/ddr_hls_test_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[59]' (FDE) to 'inst/ddr_hls_test_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/ddr_hls_test_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[58]' (FDE) to 'inst/ddr_hls_test_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/ddr_hls_test_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[57]' (FDE) to 'inst/ddr_hls_test_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/ddr_hls_test_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[56]' (FDE) to 'inst/ddr_hls_test_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/ddr_hls_test_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[55]' (FDE) to 'inst/ddr_hls_test_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/ddr_hls_test_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[54]' (FDE) to 'inst/ddr_hls_test_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/ddr_hls_test_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[53]' (FDE) to 'inst/ddr_hls_test_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/ddr_hls_test_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[52]' (FDE) to 'inst/ddr_hls_test_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/ddr_hls_test_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[51]' (FDE) to 'inst/ddr_hls_test_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/ddr_hls_test_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[50]' (FDE) to 'inst/ddr_hls_test_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/ddr_hls_test_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[49]' (FDE) to 'inst/ddr_hls_test_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/ddr_hls_test_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[48]' (FDE) to 'inst/ddr_hls_test_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/ddr_hls_test_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[47]' (FDE) to 'inst/ddr_hls_test_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/ddr_hls_test_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[46]' (FDE) to 'inst/ddr_hls_test_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/ddr_hls_test_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[45]' (FDE) to 'inst/ddr_hls_test_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/ddr_hls_test_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[44]' (FDE) to 'inst/ddr_hls_test_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/ddr_hls_test_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[43]' (FDE) to 'inst/ddr_hls_test_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/ddr_hls_test_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[42]' (FDE) to 'inst/ddr_hls_test_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/ddr_hls_test_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[41]' (FDE) to 'inst/ddr_hls_test_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/ddr_hls_test_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[40]' (FDE) to 'inst/ddr_hls_test_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/ddr_hls_test_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[39]' (FDE) to 'inst/ddr_hls_test_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/ddr_hls_test_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[38]' (FDE) to 'inst/ddr_hls_test_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/ddr_hls_test_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[37]' (FDE) to 'inst/ddr_hls_test_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/ddr_hls_test_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[36]' (FDE) to 'inst/ddr_hls_test_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/ddr_hls_test_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[35]' (FDE) to 'inst/ddr_hls_test_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/ddr_hls_test_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[34]' (FDE) to 'inst/ddr_hls_test_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/ddr_hls_test_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]' (FDE) to 'inst/ddr_hls_test_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[63]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\ddr_hls_test_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ddr_hls_test_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_1_cast4_reg_394_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_1_cast4_reg_394_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_1_cast4_reg_394_reg[16] )
INFO: [Synth 8-3886] merging instance 'inst/ddr_hls_test_gmem_m_axi_U/bus_read/start_addr_reg[0]' (FDRE) to 'inst/ddr_hls_test_gmem_m_axi_U/bus_read/start_addr_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/ddr_hls_test_gmem_m_axi_U/bus_read/align_len_reg[0]' (FDRE) to 'inst/ddr_hls_test_gmem_m_axi_U/bus_read/align_len_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/ddr_hls_test_gmem_m_axi_U/bus_read/start_addr_reg[1]' (FDRE) to 'inst/ddr_hls_test_gmem_m_axi_U/bus_read/start_addr_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ddr_hls_test_gmem_m_axi_U/bus_read/start_addr_reg[2] )
INFO: [Synth 8-3886] merging instance 'inst/ddr_hls_test_gmem_m_axi_U/bus_write/start_addr_reg[0]' (FDRE) to 'inst/ddr_hls_test_gmem_m_axi_U/bus_write/start_addr_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/ddr_hls_test_gmem_m_axi_U/bus_write/align_len_reg[0]' (FDRE) to 'inst/ddr_hls_test_gmem_m_axi_U/bus_write/align_len_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/ddr_hls_test_gmem_m_axi_U/bus_write/start_addr_reg[1]' (FDRE) to 'inst/ddr_hls_test_gmem_m_axi_U/bus_write/start_addr_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ddr_hls_test_gmem_m_axi_U/bus_write/start_addr_reg[2] )
INFO: [Synth 8-3886] merging instance 'inst/ddr_hls_test_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[64]' (FDRE) to 'inst/ddr_hls_test_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[71]'
INFO: [Synth 8-3886] merging instance 'inst/ddr_hls_test_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[65]' (FDRE) to 'inst/ddr_hls_test_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[71]'
INFO: [Synth 8-3886] merging instance 'inst/ddr_hls_test_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[66]' (FDRE) to 'inst/ddr_hls_test_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[71]'
INFO: [Synth 8-3886] merging instance 'inst/ddr_hls_test_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[67]' (FDRE) to 'inst/ddr_hls_test_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[71]'
INFO: [Synth 8-3886] merging instance 'inst/ddr_hls_test_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[68]' (FDRE) to 'inst/ddr_hls_test_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[71]'
INFO: [Synth 8-3886] merging instance 'inst/ddr_hls_test_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[69]' (FDRE) to 'inst/ddr_hls_test_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[71]'
INFO: [Synth 8-3886] merging instance 'inst/ddr_hls_test_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[70]' (FDRE) to 'inst/ddr_hls_test_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[71]'
INFO: [Synth 8-3886] merging instance 'inst/ddr_hls_test_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[17]' (FDRE) to 'inst/ddr_hls_test_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/ddr_hls_test_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[18]' (FDRE) to 'inst/ddr_hls_test_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/ddr_hls_test_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[19]' (FDRE) to 'inst/ddr_hls_test_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/ddr_hls_test_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[20]' (FDRE) to 'inst/ddr_hls_test_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/ddr_hls_test_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[21]' (FDRE) to 'inst/ddr_hls_test_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/ddr_hls_test_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[22]' (FDRE) to 'inst/ddr_hls_test_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/ddr_hls_test_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[23]' (FDRE) to 'inst/ddr_hls_test_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/ddr_hls_test_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[24]' (FDRE) to 'inst/ddr_hls_test_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/ddr_hls_test_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[25]' (FDRE) to 'inst/ddr_hls_test_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/ddr_hls_test_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[26]' (FDRE) to 'inst/ddr_hls_test_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/ddr_hls_test_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[27]' (FDRE) to 'inst/ddr_hls_test_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/ddr_hls_test_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[28]' (FDRE) to 'inst/ddr_hls_test_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/ddr_hls_test_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[29]' (FDRE) to 'inst/ddr_hls_test_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/ddr_hls_test_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[30]' (FDRE) to 'inst/ddr_hls_test_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/ddr_hls_test_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[31]' (FDRE) to 'inst/ddr_hls_test_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/ddr_hls_test_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[32]' (FDRE) to 'inst/ddr_hls_test_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/ddr_hls_test_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[33]' (FDRE) to 'inst/ddr_hls_test_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/ddr_hls_test_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[34]' (FDRE) to 'inst/ddr_hls_test_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/ddr_hls_test_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[35]' (FDRE) to 'inst/ddr_hls_test_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/ddr_hls_test_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[36]' (FDRE) to 'inst/ddr_hls_test_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/ddr_hls_test_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[37]' (FDRE) to 'inst/ddr_hls_test_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/ddr_hls_test_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[38]' (FDRE) to 'inst/ddr_hls_test_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/ddr_hls_test_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[39]' (FDRE) to 'inst/ddr_hls_test_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[63]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ddr_hls_test_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ddr_hls_test_BUS_A_s_axi_U/int_start_signal_o_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ddr_hls_test_BUS_A_s_axi_U/int_hls_check_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ddr_hls_test_gmem_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ddr_hls_test_gmem_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ddr_hls_test_gmem_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ddr_hls_test_gmem_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ddr_hls_test_gmem_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\ddr_hls_test_gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ddr_hls_test_gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[63] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\ddr_hls_test_gmem_m_axi_U/bus_write/rs_wreq/data_p1_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ddr_hls_test_gmem_m_axi_U/bus_write/rs_wreq/data_p1_reg[63] )
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[63]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[29]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_write/rs_wreq/data_p1_reg[63]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_write/rs_wreq/data_p1_reg[32]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_write/rs_wreq/data_p1_reg[31]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_write/rs_wreq/data_p1_reg[30]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_write/rs_wreq/data_p1_reg[29]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_write/fifo_wreq/q_reg[31]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_write/fifo_wreq/q_reg[30]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_write/fifo_wreq/q_reg[29]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_write/fifo_resp_to_user/q_reg[1]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_write/fifo_resp_to_user/q_reg[0]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_write/align_len_reg[2]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_write/align_len_reg[1]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_write/start_addr_reg[2]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_write/end_addr_buf_reg[2]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_write/end_addr_buf_reg[1]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_write/end_addr_buf_reg[0]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_write/start_addr_buf_reg[2]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_write/start_addr_buf_reg[1]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_write/start_addr_buf_reg[0]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[7]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[1]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_write/sect_addr_buf_reg[2]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_write/sect_addr_buf_reg[1]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_write/sect_addr_buf_reg[0]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[2]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[63]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_write/bresp_tmp_reg[1]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_write/bresp_tmp_reg[0]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[63]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[29]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[63]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[32]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[31]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[30]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[29]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_read/fifo_rreq/q_reg[31]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_read/fifo_rreq/q_reg[30]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_read/fifo_rreq/q_reg[29]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_read/buff_rdata/q_tmp_reg[65]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_read/buff_rdata/q_tmp_reg[64]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_read/buff_rdata/q_tmp_reg[63]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_read/buff_rdata/q_tmp_reg[62]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_read/buff_rdata/q_tmp_reg[61]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_read/buff_rdata/q_tmp_reg[60]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_read/buff_rdata/q_tmp_reg[59]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_read/buff_rdata/q_tmp_reg[58]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_read/buff_rdata/q_tmp_reg[57]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_read/buff_rdata/q_tmp_reg[56]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_read/buff_rdata/q_tmp_reg[55]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_read/buff_rdata/q_tmp_reg[54]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_read/buff_rdata/q_tmp_reg[53]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_read/buff_rdata/q_tmp_reg[52]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_read/buff_rdata/q_tmp_reg[51]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_read/buff_rdata/q_tmp_reg[50]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_read/buff_rdata/q_tmp_reg[49]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_read/buff_rdata/q_tmp_reg[48]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_read/buff_rdata/q_tmp_reg[47]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_read/buff_rdata/q_tmp_reg[46]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_read/buff_rdata/q_tmp_reg[45]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_read/buff_rdata/q_tmp_reg[44]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_read/buff_rdata/q_tmp_reg[43]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_read/buff_rdata/q_tmp_reg[42]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_read/buff_rdata/q_tmp_reg[41]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_read/buff_rdata/q_tmp_reg[40]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_read/buff_rdata/q_tmp_reg[39]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_read/buff_rdata/q_tmp_reg[38]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_read/buff_rdata/q_tmp_reg[37]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_read/buff_rdata/q_tmp_reg[36]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_read/buff_rdata/q_tmp_reg[35]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_read/buff_rdata/q_tmp_reg[34]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_read/buff_rdata/q_tmp_reg[33]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_read/buff_rdata/q_tmp_reg[32]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_read/buff_rdata/q_tmp_reg[31]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_read/buff_rdata/q_tmp_reg[30]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_read/buff_rdata/q_tmp_reg[29]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_read/buff_rdata/q_tmp_reg[28]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_read/buff_rdata/q_tmp_reg[27]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_read/buff_rdata/q_tmp_reg[26]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_read/buff_rdata/q_tmp_reg[25]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_read/buff_rdata/q_tmp_reg[24]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_read/buff_rdata/q_tmp_reg[23]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_read/buff_rdata/q_tmp_reg[22]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_read/buff_rdata/q_tmp_reg[21]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_read/buff_rdata/q_tmp_reg[20]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_read/buff_rdata/q_tmp_reg[19]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_read/buff_rdata/q_tmp_reg[18]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_read/buff_rdata/q_tmp_reg[17]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_read/buff_rdata/q_tmp_reg[16]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_read/buff_rdata/q_tmp_reg[15]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_read/buff_rdata/q_tmp_reg[14]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_read/buff_rdata/q_tmp_reg[13]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_read/buff_rdata/q_tmp_reg[12]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_read/buff_rdata/q_tmp_reg[11]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_read/buff_rdata/q_tmp_reg[10]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_read/buff_rdata/q_tmp_reg[9]) is unused and will be removed from module ddr_hls_test.
WARNING: [Synth 8-3332] Sequential element (ddr_hls_test_gmem_m_axi_U/bus_read/buff_rdata/q_tmp_reg[8]) is unused and will be removed from module ddr_hls_test.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ddr_hls_test_gmem_m_axi_U/bus_read/fifo_rreq/q_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ddr_hls_test_gmem_m_axi_U/bus_write/fifo_wreq/q_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ddr_hls_test_gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/q_reg[5] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:00:58 . Memory (MB): peak = 1778.402 ; gain = 505.730 ; free physical = 15292 ; free virtual = 30685
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-------------------------+-----------------------------------------------+---------------+----------------+
|Module Name              | RTL Object                                    | Depth x Width | Implemented As | 
+-------------------------+-----------------------------------------------+---------------+----------------+
|ddr_hls_test_addrbkb_rom | q0_reg                                        | 16384x24      | Block RAM      | 
|ddr_hls_test             | addr_bram_U/ddr_hls_test_addrbkb_rom_U/q0_reg | 16384x24      | Block RAM      | 
+-------------------------+-----------------------------------------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                     | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|ddr_hls_test_gmem_m_axi_buffer:                 | mem_reg    | 2 x 72(READ_FIRST)     | W |   | 2 x 72(WRITE_FIRST)    |   | R | Port A and B     | 0      | 1      | 
|ddr_hls_test_gmem_m_axi_buffer__parameterized0: | mem_reg    | 2 x 67(READ_FIRST)     | W |   | 2 x 67(WRITE_FIRST)    |   | R | Port A and B     | 0      | 1      | 
+------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/i_4_2/ddr_hls_test_gmem_m_axi_U/bus_write/buff_wdata/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_63/ddr_hls_test_gmem_m_axi_U/bus_read/buff_rdata/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_140/addr_bram_U/ddr_hls_test_addrbkb_rom_U/q0_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_140/addr_bram_U/ddr_hls_test_addrbkb_rom_U/q0_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_140/addr_bram_U/ddr_hls_test_addrbkb_rom_U/q0_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_140/addr_bram_U/ddr_hls_test_addrbkb_rom_U/q0_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_140/addr_bram_U/ddr_hls_test_addrbkb_rom_U/q0_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_140/addr_bram_U/ddr_hls_test_addrbkb_rom_U/q0_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_140/addr_bram_U/ddr_hls_test_addrbkb_rom_U/q0_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_140/addr_bram_U/ddr_hls_test_addrbkb_rom_U/q0_reg_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_140/addr_bram_U/ddr_hls_test_addrbkb_rom_U/q0_reg_8 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_140/addr_bram_U/ddr_hls_test_addrbkb_rom_U/q0_reg_9 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_140/addr_bram_U/ddr_hls_test_addrbkb_rom_U/q0_reg_10 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_140/addr_bram_U/ddr_hls_test_addrbkb_rom_U/q0_reg_11 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:48 ; elapsed = 00:01:08 . Memory (MB): peak = 1778.402 ; gain = 505.730 ; free physical = 15161 ; free virtual = 30554
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:49 ; elapsed = 00:01:09 . Memory (MB): peak = 1789.402 ; gain = 516.730 ; free physical = 15140 ; free virtual = 30533
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                     | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|ddr_hls_test_gmem_m_axi_buffer:                 | mem_reg    | 2 x 72(READ_FIRST)     | W |   | 2 x 72(WRITE_FIRST)    |   | R | Port A and B     | 0      | 1      | 
|ddr_hls_test_gmem_m_axi_buffer__parameterized0: | mem_reg    | 2 x 67(READ_FIRST)     | W |   | 2 x 67(WRITE_FIRST)    |   | R | Port A and B     | 0      | 1      | 
+------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/ddr_hls_test_gmem_m_axi_U/bus_write/buff_wdata/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/ddr_hls_test_gmem_m_axi_U/bus_read/buff_rdata/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/addr_bram_U/ddr_hls_test_addrbkb_rom_U/q0_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/addr_bram_U/ddr_hls_test_addrbkb_rom_U/q0_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/addr_bram_U/ddr_hls_test_addrbkb_rom_U/q0_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/addr_bram_U/ddr_hls_test_addrbkb_rom_U/q0_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/addr_bram_U/ddr_hls_test_addrbkb_rom_U/q0_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/addr_bram_U/ddr_hls_test_addrbkb_rom_U/q0_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/addr_bram_U/ddr_hls_test_addrbkb_rom_U/q0_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/addr_bram_U/ddr_hls_test_addrbkb_rom_U/q0_reg_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/addr_bram_U/ddr_hls_test_addrbkb_rom_U/q0_reg_8 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/addr_bram_U/ddr_hls_test_addrbkb_rom_U/q0_reg_9 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/addr_bram_U/ddr_hls_test_addrbkb_rom_U/q0_reg_10 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/addr_bram_U/ddr_hls_test_addrbkb_rom_U/q0_reg_11 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:49 ; elapsed = 00:01:10 . Memory (MB): peak = 1808.426 ; gain = 535.754 ; free physical = 15140 ; free virtual = 30533
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:50 ; elapsed = 00:01:10 . Memory (MB): peak = 1808.426 ; gain = 535.754 ; free physical = 15141 ; free virtual = 30534
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:50 ; elapsed = 00:01:10 . Memory (MB): peak = 1808.426 ; gain = 535.754 ; free physical = 15141 ; free virtual = 30534
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:50 ; elapsed = 00:01:11 . Memory (MB): peak = 1808.426 ; gain = 535.754 ; free physical = 15159 ; free virtual = 30552
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:50 ; elapsed = 00:01:11 . Memory (MB): peak = 1808.426 ; gain = 535.754 ; free physical = 15159 ; free virtual = 30552
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:50 ; elapsed = 00:01:11 . Memory (MB): peak = 1808.426 ; gain = 535.754 ; free physical = 15142 ; free virtual = 30535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:50 ; elapsed = 00:01:11 . Memory (MB): peak = 1808.426 ; gain = 535.754 ; free physical = 15142 ; free virtual = 30535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name   | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | mem_reg[4] | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__1     | mem_reg[4] | 64     | 64         | 64     | 0       | 0      | 0      | 0      | 
|dsrl__2     | mem_reg[4] | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
+------------+------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |CARRY4      |    77|
|2     |LUT1        |    14|
|3     |LUT2        |   208|
|4     |LUT3        |   214|
|5     |LUT4        |   150|
|6     |LUT5        |    79|
|7     |LUT6        |   164|
|8     |MUXF7       |     1|
|9     |RAMB36E1    |     2|
|10    |RAMB36E1_1  |     1|
|11    |RAMB36E1_10 |     1|
|12    |RAMB36E1_11 |     1|
|13    |RAMB36E1_12 |     1|
|14    |RAMB36E1_2  |     1|
|15    |RAMB36E1_3  |     1|
|16    |RAMB36E1_4  |     1|
|17    |RAMB36E1_5  |     1|
|18    |RAMB36E1_6  |     1|
|19    |RAMB36E1_7  |     1|
|20    |RAMB36E1_8  |     1|
|21    |RAMB36E1_9  |     1|
|22    |SRL16E      |    61|
|23    |FDRE        |  1167|
|24    |FDSE        |     6|
+------+------------+------+

Report Instance Areas: 
+------+-----------------------------------+--------------------------------------------------+------+
|      |Instance                           |Module                                            |Cells |
+------+-----------------------------------+--------------------------------------------------+------+
|1     |top                                |                                                  |  2155|
|2     |  inst                             |ddr_hls_test                                      |  2155|
|3     |    addr_bram_U                    |ddr_hls_test_addrbkb                              |    59|
|4     |      ddr_hls_test_addrbkb_rom_U   |ddr_hls_test_addrbkb_rom                          |    59|
|5     |    ddr_hls_test_BUS_A_s_axi_U     |ddr_hls_test_BUS_A_s_axi                          |   290|
|6     |    ddr_hls_test_gmem_m_axi_U      |ddr_hls_test_gmem_m_axi                           |  1524|
|7     |      bus_read                     |ddr_hls_test_gmem_m_axi_read                      |   602|
|8     |        buff_rdata                 |ddr_hls_test_gmem_m_axi_buffer__parameterized0    |    22|
|9     |        fifo_rctl                  |ddr_hls_test_gmem_m_axi_fifo__parameterized1_0    |    54|
|10    |        fifo_rreq                  |ddr_hls_test_gmem_m_axi_fifo__parameterized0_1    |    86|
|11    |        rs_rdata                   |ddr_hls_test_gmem_m_axi_reg_slice__parameterized0 |    12|
|12    |        rs_rreq                    |ddr_hls_test_gmem_m_axi_reg_slice_2               |   100|
|13    |      bus_write                    |ddr_hls_test_gmem_m_axi_write                     |   901|
|14    |        buff_wdata                 |ddr_hls_test_gmem_m_axi_buffer                    |   187|
|15    |        \bus_equal_gen.fifo_burst  |ddr_hls_test_gmem_m_axi_fifo                      |    49|
|16    |        fifo_resp                  |ddr_hls_test_gmem_m_axi_fifo__parameterized1      |    20|
|17    |        fifo_resp_to_user          |ddr_hls_test_gmem_m_axi_fifo__parameterized2      |    19|
|18    |        fifo_wreq                  |ddr_hls_test_gmem_m_axi_fifo__parameterized0      |    94|
|19    |        rs_wreq                    |ddr_hls_test_gmem_m_axi_reg_slice                 |   101|
|20    |      wreq_throttl                 |ddr_hls_test_gmem_m_axi_throttl                   |    21|
+------+-----------------------------------+--------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:50 ; elapsed = 00:01:11 . Memory (MB): peak = 1808.426 ; gain = 535.754 ; free physical = 15142 ; free virtual = 30535
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 523 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:40 ; elapsed = 00:00:45 . Memory (MB): peak = 1808.426 ; gain = 171.535 ; free physical = 15201 ; free virtual = 30594
Synthesis Optimization Complete : Time (s): cpu = 00:00:50 ; elapsed = 00:01:11 . Memory (MB): peak = 1808.434 ; gain = 535.754 ; free physical = 15201 ; free virtual = 30594
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 92 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
231 Infos, 185 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:52 ; elapsed = 00:01:12 . Memory (MB): peak = 1808.434 ; gain = 547.328 ; free physical = 15207 ; free virtual = 30601
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/tingyuan/Documents/zedboard-base-master/Vivado/zedboard_base/zedboard_base.runs/zedboard_base_ddr_hls_test_0_0_synth_1/zedboard_base_ddr_hls_test_0_0.dcp' has been generated.
