Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Sat Mar 21 08:50:48 2015
| Host         : artois running 64-bit Ubuntu 12.04.4 LTS
| Command      : report_timing -delay_type max -max_paths 10 -sort_by group -input_pins -file postroute_timing_max.rpt
| Design       : sv_chip3_hierarchy_no_mem
| Device       : 7vx330t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-03-13
-----------------------------------------------------------------------------------------------------------------------

Timing Report

Slack:                    inf
  Source:                 vidin_rgb_reg_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vidin_rgb_reg[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.544ns  (logic 2.133ns (60.187%)  route 1.411ns (39.813%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDRE                         0.000     0.000 r  vidin_rgb_reg_reg[7]/C
    SLICE_X0Y71          FDRE (Prop_fdre_C_Q)         0.198     0.198 r  vidin_rgb_reg_reg[7]/Q
                         net (fo=1, routed)           1.411     1.609    vidin_rgb_reg_OBUF[7]
    AM33                                                              r  vidin_rgb_reg_OBUF[7]_inst/I
    AM33                 OBUF (Prop_obuf_I_O)         1.935     3.544 r  vidin_rgb_reg_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.544    vidin_rgb_reg[7]
    AM33                                                              r  vidin_rgb_reg[7]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vidin_new_data_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            vidin_new_data
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.521ns  (logic 2.066ns (58.686%)  route 1.455ns (41.314%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y68          FDRE                         0.000     0.000 r  vidin_new_data_reg/C
    SLICE_X3Y68          FDRE (Prop_fdre_C_Q)         0.216     0.216 r  vidin_new_data_reg/Q
                         net (fo=1, routed)           1.455     1.671    vidin_new_data_OBUF
    AM32                                                              r  vidin_new_data_OBUF_inst/I
    AM32                 OBUF (Prop_obuf_I_O)         1.850     3.521 r  vidin_new_data_OBUF_inst/O
                         net (fo=0)                   0.000     3.521    vidin_new_data
    AM32                                                              r  vidin_new_data
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vidin_rgb_reg_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vidin_rgb_reg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.495ns  (logic 2.138ns (61.180%)  route 1.357ns (38.820%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE                         0.000     0.000 r  vidin_rgb_reg_reg[6]/C
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.198     0.198 r  vidin_rgb_reg_reg[6]/Q
                         net (fo=1, routed)           1.357     1.555    vidin_rgb_reg_OBUF[6]
    AP30                                                              r  vidin_rgb_reg_OBUF[6]_inst/I
    AP30                 OBUF (Prop_obuf_I_O)         1.940     3.495 r  vidin_rgb_reg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.495    vidin_rgb_reg[6]
    AP30                                                              r  vidin_rgb_reg[6]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vidin_rgb_reg_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vidin_rgb_reg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.425ns  (logic 2.076ns (60.611%)  route 1.349ns (39.389%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDRE                         0.000     0.000 r  vidin_rgb_reg_reg[5]/C
    SLICE_X0Y71          FDRE (Prop_fdre_C_Q)         0.216     0.216 r  vidin_rgb_reg_reg[5]/Q
                         net (fo=1, routed)           1.349     1.565    vidin_rgb_reg_OBUF[5]
    AP31                                                              r  vidin_rgb_reg_OBUF[5]_inst/I
    AP31                 OBUF (Prop_obuf_I_O)         1.860     3.425 r  vidin_rgb_reg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.425    vidin_rgb_reg[5]
    AP31                                                              r  vidin_rgb_reg[5]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vidin_rgb_reg_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vidin_rgb_reg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.318ns  (logic 2.045ns (61.634%)  route 1.273ns (38.366%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDRE                         0.000     0.000 r  vidin_rgb_reg_reg[4]/C
    SLICE_X0Y71          FDRE (Prop_fdre_C_Q)         0.216     0.216 r  vidin_rgb_reg_reg[4]/Q
                         net (fo=1, routed)           1.273     1.489    vidin_rgb_reg_OBUF[4]
    AJ30                                                              r  vidin_rgb_reg_OBUF[4]_inst/I
    AJ30                 OBUF (Prop_obuf_I_O)         1.829     3.318 r  vidin_rgb_reg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.318    vidin_rgb_reg[4]
    AJ30                                                              r  vidin_rgb_reg[4]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vidin_rgb_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vidin_rgb_reg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.265ns  (logic 2.052ns (62.834%)  route 1.214ns (37.166%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE                         0.000     0.000 r  vidin_rgb_reg_reg[0]/C
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.216     0.216 r  vidin_rgb_reg_reg[0]/Q
                         net (fo=1, routed)           1.214     1.430    vidin_rgb_reg_OBUF[0]
    AJ29                                                              r  vidin_rgb_reg_OBUF[0]_inst/I
    AJ29                 OBUF (Prop_obuf_I_O)         1.836     3.265 r  vidin_rgb_reg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.265    vidin_rgb_reg[0]
    AJ29                                                              r  vidin_rgb_reg[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vidin_rgb_reg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vidin_rgb_reg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.262ns  (logic 2.065ns (63.299%)  route 1.197ns (36.701%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE                         0.000     0.000 r  vidin_rgb_reg_reg[2]/C
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.216     0.216 r  vidin_rgb_reg_reg[2]/Q
                         net (fo=1, routed)           1.197     1.413    vidin_rgb_reg_OBUF[2]
    AM30                                                              r  vidin_rgb_reg_OBUF[2]_inst/I
    AM30                 OBUF (Prop_obuf_I_O)         1.849     3.262 r  vidin_rgb_reg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.262    vidin_rgb_reg[2]
    AM30                                                              r  vidin_rgb_reg[2]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vidin_rgb_reg_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vidin_rgb_reg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.244ns  (logic 2.049ns (63.164%)  route 1.195ns (36.836%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDRE                         0.000     0.000 r  vidin_rgb_reg_reg[3]/C
    SLICE_X0Y71          FDRE (Prop_fdre_C_Q)         0.216     0.216 r  vidin_rgb_reg_reg[3]/Q
                         net (fo=1, routed)           1.195     1.411    vidin_rgb_reg_OBUF[3]
    AK31                                                              r  vidin_rgb_reg_OBUF[3]_inst/I
    AK31                 OBUF (Prop_obuf_I_O)         1.833     3.244 r  vidin_rgb_reg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.244    vidin_rgb_reg[3]
    AK31                                                              r  vidin_rgb_reg[3]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vidin_addr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vidin_addr_reg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.231ns  (logic 2.083ns (64.484%)  route 1.147ns (35.516%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE                         0.000     0.000 r  vidin_addr_reg_reg[4]/C
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.198     0.198 r  vidin_addr_reg_reg[4]/Q
                         net (fo=1, routed)           1.147     1.345    vidin_addr_reg_OBUF[4]
    AL26                                                              r  vidin_addr_reg_OBUF[4]_inst/I
    AL26                 OBUF (Prop_obuf_I_O)         1.885     3.231 r  vidin_addr_reg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.231    vidin_addr_reg[4]
    AL26                                                              r  vidin_addr_reg[4]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vidin_rgb_reg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vidin_rgb_reg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.217ns  (logic 2.067ns (64.257%)  route 1.150ns (35.743%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          FDRE                         0.000     0.000 r  vidin_rgb_reg_reg[1]/C
    SLICE_X1Y73          FDRE (Prop_fdre_C_Q)         0.216     0.216 r  vidin_rgb_reg_reg[1]/Q
                         net (fo=1, routed)           1.150     1.366    vidin_rgb_reg_OBUF[1]
    AN30                                                              r  vidin_rgb_reg_OBUF[1]_inst/I
    AN30                 OBUF (Prop_obuf_I_O)         1.851     3.217 r  vidin_rgb_reg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.217    vidin_rgb_reg[1]
    AN30                                                              r  vidin_rgb_reg[1]
  -------------------------------------------------------------------    -------------------




