module rst_overall(back_money, release_product, rst);
	input clk, back_money, release_product;
	output reg rst;
	
	initial rst = 1;
	always@(*) begin
	if(back_money == 1|| release_product == 1) rst = 0;
	else rst = 1;
	end
endmodule