# Frontend

In the future, will be responsible for parsing Python "things" (e.g. generator functions) to a Verilog AST.
