<!-- HTML header for doxygen 1.9.1-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.2"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Zephyr API Documentation: include/arch/arm/aarch32/mpu/arm_mpu_v7m.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="doxygen-awesome-darkmode-toggle.js"></script>
<script type="text/javascript" src="doxygen-awesome-zephyr.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="doxygen-awesome.css" rel="stylesheet" type="text/css"/>
<link href="doxygen-awesome-sidebar-only.css" rel="stylesheet" type="text/css"/>
<link href="doxygen-awesome-sidebar-only-darkmode-toggle.css" rel="stylesheet" type="text/css"/>
<link href="doxygen-awesome-zephyr.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="logo.svg"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Zephyr API Documentation
   &#160;<span id="projectnumber">3.0.99</span>
   </div>
   <div id="projectbrief">A Scalable Open Source RTOS</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.2 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('arm__mpu__v7m_8h_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle"><div class="title">arm_mpu_v7m.h</div></div>
</div><!--header-->
<div class="contents">
<a href="arm__mpu__v7m_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">/*</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment"> * Copyright (c) 2018 Linaro Limited.</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment"> * Copyright (c) 2018 Nordic Semiconductor ASA.</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment"> *</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment"> * SPDX-License-Identifier: Apache-2.0</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment"> */</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span> </div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="preprocessor">#ifndef _ASMLANGUAGE</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span> </div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="preprocessor">#if defined(CONFIG_CPU_CORTEX_M)</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="preprocessor">#include &lt;<a class="code" href="cortex__m_2cmsis_8h.html">arch/arm/aarch32/cortex_m/cmsis.h</a>&gt;</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span> </div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="comment">/* Convenience macros to represent the ARMv7-M-specific</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="comment"> * configuration for memory access permission and</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="comment"> * cache-ability attribution.</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span><span class="comment"> */</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span> </div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="comment">/* Privileged No Access, Unprivileged No Access */</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno"><a class="line" href="arm__mpu__v7m_8h.html#adb0cdfabc13b3915c548413e3bdae0dd">   20</a></span><span class="preprocessor">#define NO_ACCESS       0x0</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno"><a class="line" href="arm__mpu__v7m_8h.html#ab6960e0c54d19d3180d2f89a69f94ac7">   21</a></span><span class="preprocessor">#define NO_ACCESS_Msk   ((NO_ACCESS &lt;&lt; MPU_RASR_AP_Pos) &amp; MPU_RASR_AP_Msk)</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="comment">/* Privileged No Access, Unprivileged No Access */</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno"><a class="line" href="arm__mpu__v7m_8h.html#a07a285af1f0c83b06a49b3b7b8751dca">   23</a></span><span class="preprocessor">#define P_NA_U_NA       0x0</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno"><a class="line" href="arm__mpu__v7m_8h.html#ab47b49bf96328887c7e2b548170c9d88">   24</a></span><span class="preprocessor">#define P_NA_U_NA_Msk   ((P_NA_U_NA &lt;&lt; MPU_RASR_AP_Pos) &amp; MPU_RASR_AP_Msk)</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="comment">/* Privileged Read Write, Unprivileged No Access */</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno"><a class="line" href="arm__mpu__v7m_8h.html#a6632f2c0eba4d5aee046a86258100215">   26</a></span><span class="preprocessor">#define P_RW_U_NA       0x1</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno"><a class="line" href="arm__mpu__v7m_8h.html#a8a5805b5b1a6ca5cf5f59b2874ec68d7">   27</a></span><span class="preprocessor">#define P_RW_U_NA_Msk   ((P_RW_U_NA &lt;&lt; MPU_RASR_AP_Pos) &amp; MPU_RASR_AP_Msk)</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span><span class="comment">/* Privileged Read Write, Unprivileged Read Only */</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno"><a class="line" href="arm__mpu__v7m_8h.html#a723850f2bb2947b771d4a967efc86de3">   29</a></span><span class="preprocessor">#define P_RW_U_RO       0x2</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno"><a class="line" href="arm__mpu__v7m_8h.html#abccd688a7c1aa1302bfec6f9ea98b9b8">   30</a></span><span class="preprocessor">#define P_RW_U_RO_Msk   ((P_RW_U_RO &lt;&lt; MPU_RASR_AP_Pos) &amp; MPU_RASR_AP_Msk)</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span><span class="comment">/* Privileged Read Write, Unprivileged Read Write */</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno"><a class="line" href="arm__mpu__v7m_8h.html#a8faee650ae8cc79e1d3605f251c3df34">   32</a></span><span class="preprocessor">#define P_RW_U_RW       0x3U</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno"><a class="line" href="arm__mpu__v7m_8h.html#adc9ba826d1bf9a013724b7a24e9535db">   33</a></span><span class="preprocessor">#define P_RW_U_RW_Msk   ((P_RW_U_RW &lt;&lt; MPU_RASR_AP_Pos) &amp; MPU_RASR_AP_Msk)</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span><span class="comment">/* Privileged Read Write, Unprivileged Read Write */</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno"><a class="line" href="arm__mpu__v7m_8h.html#a4da15c917ab4e26cd3e5e39dbec83000">   35</a></span><span class="preprocessor">#define FULL_ACCESS     0x3</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno"><a class="line" href="arm__mpu__v7m_8h.html#a1da8e3113a0446b3d2acbe78b4e40b0c">   36</a></span><span class="preprocessor">#define FULL_ACCESS_Msk ((FULL_ACCESS &lt;&lt; MPU_RASR_AP_Pos) &amp; MPU_RASR_AP_Msk)</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span><span class="comment">/* Privileged Read Only, Unprivileged No Access */</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno"><a class="line" href="arm__mpu__v7m_8h.html#ad3012e82dde223bbe84c9e4d7c46e7fd">   38</a></span><span class="preprocessor">#define P_RO_U_NA       0x5</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno"><a class="line" href="arm__mpu__v7m_8h.html#aeec24407a5fffaf967a841a26ccf46ed">   39</a></span><span class="preprocessor">#define P_RO_U_NA_Msk   ((P_RO_U_NA &lt;&lt; MPU_RASR_AP_Pos) &amp; MPU_RASR_AP_Msk)</span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span><span class="comment">/* Privileged Read Only, Unprivileged Read Only */</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno"><a class="line" href="arm__mpu__v7m_8h.html#a75fd88fb93da28e84017d4ba6fcb4211">   41</a></span><span class="preprocessor">#define P_RO_U_RO       0x6</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno"><a class="line" href="arm__mpu__v7m_8h.html#a4ec38b9015a95b2aafca5e9aa35f1f46">   42</a></span><span class="preprocessor">#define P_RO_U_RO_Msk   ((P_RO_U_RO &lt;&lt; MPU_RASR_AP_Pos) &amp; MPU_RASR_AP_Msk)</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span><span class="comment">/* Privileged Read Only, Unprivileged Read Only */</span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno"><a class="line" href="arm__mpu__v7m_8h.html#a628642b04c07236ae1e986c248a79ae5">   44</a></span><span class="preprocessor">#define RO              0x7</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno"><a class="line" href="arm__mpu__v7m_8h.html#a35e3f724856c6947c52885def2e3c0d6">   45</a></span><span class="preprocessor">#define RO_Msk          ((RO &lt;&lt; MPU_RASR_AP_Pos) &amp; MPU_RASR_AP_Msk)</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span> </div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span><span class="comment">/* Attribute flag for not-allowing execution (eXecute Never) */</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno"><a class="line" href="arm__mpu__v7m_8h.html#a74c8c1c16d8d613d7b32d5fe9bd5d08d">   48</a></span><span class="preprocessor">#define NOT_EXEC MPU_RASR_XN_Msk</span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span> </div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span><span class="comment">/* The following definitions are for internal use in arm_mpu.h. */</span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno"><a class="line" href="arm__mpu__v7m_8h.html#ae48be083a1ebbb7d3378b319830486f4">   51</a></span><span class="preprocessor">#define STRONGLY_ORDERED_SHAREABLE      MPU_RASR_S_Msk</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno"><a class="line" href="arm__mpu__v7m_8h.html#a274cfa7f4a2f1f1e799d70c28db866ff">   52</a></span><span class="preprocessor">#define DEVICE_SHAREABLE                (MPU_RASR_B_Msk | MPU_RASR_S_Msk)</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno"><a class="line" href="arm__mpu__v7m_8h.html#a918f12d12d1248fdedf627880868f92b">   53</a></span><span class="preprocessor">#define NORMAL_OUTER_INNER_WRITE_THROUGH_SHAREABLE \</span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span><span class="preprocessor">                (MPU_RASR_C_Msk | MPU_RASR_S_Msk)</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno"><a class="line" href="arm__mpu__v7m_8h.html#a25ba780869ac5ae4d9267d6e0c0a31c0">   55</a></span><span class="preprocessor">#define NORMAL_OUTER_INNER_WRITE_THROUGH_NON_SHAREABLE  MPU_RASR_C_Msk</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno"><a class="line" href="arm__mpu__v7m_8h.html#a98ca2a3b1e78f1032b211d1815cc37db">   56</a></span><span class="preprocessor">#define NORMAL_OUTER_INNER_WRITE_BACK_SHAREABLE \</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span><span class="preprocessor">                (MPU_RASR_C_Msk | MPU_RASR_B_Msk | MPU_RASR_S_Msk)</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno"><a class="line" href="arm__mpu__v7m_8h.html#abcce878498db83cd7be9704ec6cff918">   58</a></span><span class="preprocessor">#define NORMAL_OUTER_INNER_WRITE_BACK_NON_SHAREABLE \</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span><span class="preprocessor">                (MPU_RASR_C_Msk | MPU_RASR_B_Msk)</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno"><a class="line" href="arm__mpu__v7m_8h.html#a313a77cea9e62aa04620f88bbb1d784b">   60</a></span><span class="preprocessor">#define NORMAL_OUTER_INNER_NON_CACHEABLE_SHAREABLE \</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span><span class="preprocessor">                ((1 &lt;&lt; MPU_RASR_TEX_Pos) | MPU_RASR_S_Msk)</span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno"><a class="line" href="arm__mpu__v7m_8h.html#a16b75f4910b2a70d5517b093d48aaafc">   62</a></span><span class="preprocessor">#define NORMAL_OUTER_INNER_NON_CACHEABLE_NON_SHAREABLE \</span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span><span class="preprocessor">                (1 &lt;&lt; MPU_RASR_TEX_Pos)</span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno"><a class="line" href="arm__mpu__v7m_8h.html#a89f98f53169e8eb0f232287f2e839991">   64</a></span><span class="preprocessor">#define NORMAL_OUTER_INNER_WRITE_BACK_WRITE_READ_ALLOCATE_SHAREABLE \</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span><span class="preprocessor">        ((1 &lt;&lt; MPU_RASR_TEX_Pos) |\</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span><span class="preprocessor">         MPU_RASR_C_Msk | MPU_RASR_B_Msk | MPU_RASR_S_Msk)</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno"><a class="line" href="arm__mpu__v7m_8h.html#ab5e00d6a3a95abd2a1b3ab1744117d9c">   67</a></span><span class="preprocessor">#define NORMAL_OUTER_INNER_WRITE_BACK_WRITE_READ_ALLOCATE_NON_SHAREABLE \</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span><span class="preprocessor">        ((1 &lt;&lt; MPU_RASR_TEX_Pos) | MPU_RASR_C_Msk | MPU_RASR_B_Msk)</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno"><a class="line" href="arm__mpu__v7m_8h.html#a27a7c7934b8cb593aa2653a828bcd6ca">   69</a></span><span class="preprocessor">#define DEVICE_NON_SHAREABLE            (2 &lt;&lt; MPU_RASR_TEX_Pos)</span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span> </div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span><span class="comment">/* Bit-masks to disable sub-regions. */</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno"><a class="line" href="arm__mpu__v7m_8h.html#ad97f565065c8e799b72494ffd2d057cd">   72</a></span><span class="preprocessor">#define SUB_REGION_0_DISABLED   ((0x01 &lt;&lt; MPU_RASR_SRD_Pos) &amp; MPU_RASR_SRD_Msk)</span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno"><a class="line" href="arm__mpu__v7m_8h.html#ad7f3c3c3cc4de407f0885a2d26930d1a">   73</a></span><span class="preprocessor">#define SUB_REGION_1_DISABLED   ((0x02 &lt;&lt; MPU_RASR_SRD_Pos) &amp; MPU_RASR_SRD_Msk)</span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno"><a class="line" href="arm__mpu__v7m_8h.html#a4939cd3e0ae7cd570a2aeef7c35e6bdc">   74</a></span><span class="preprocessor">#define SUB_REGION_2_DISABLED   ((0x04 &lt;&lt; MPU_RASR_SRD_Pos) &amp; MPU_RASR_SRD_Msk)</span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno"><a class="line" href="arm__mpu__v7m_8h.html#a24a64a4fb8bdf8af5422b6896f5215ab">   75</a></span><span class="preprocessor">#define SUB_REGION_3_DISABLED   ((0x08 &lt;&lt; MPU_RASR_SRD_Pos) &amp; MPU_RASR_SRD_Msk)</span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno"><a class="line" href="arm__mpu__v7m_8h.html#ae1e5b3747711b1b0e26b8be9d8ee1e73">   76</a></span><span class="preprocessor">#define SUB_REGION_4_DISABLED   ((0x10 &lt;&lt; MPU_RASR_SRD_Pos) &amp; MPU_RASR_SRD_Msk)</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno"><a class="line" href="arm__mpu__v7m_8h.html#ae2810b78a1826f0660dfe07c3e23d493">   77</a></span><span class="preprocessor">#define SUB_REGION_5_DISABLED   ((0x20 &lt;&lt; MPU_RASR_SRD_Pos) &amp; MPU_RASR_SRD_Msk)</span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno"><a class="line" href="arm__mpu__v7m_8h.html#a67fcfd53ed1d703d0636d0807fc9c05e">   78</a></span><span class="preprocessor">#define SUB_REGION_6_DISABLED   ((0x40 &lt;&lt; MPU_RASR_SRD_Pos) &amp; MPU_RASR_SRD_Msk)</span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno"><a class="line" href="arm__mpu__v7m_8h.html#ad31907a27479655d251d170c66feee4b">   79</a></span><span class="preprocessor">#define SUB_REGION_7_DISABLED   ((0x80 &lt;&lt; MPU_RASR_SRD_Pos) &amp; MPU_RASR_SRD_Msk)</span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span> </div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span> </div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno"><a class="line" href="arm__mpu__v7m_8h.html#acbb181cf8ed1acc7fd43431321e94ee4">   82</a></span><span class="preprocessor">#define REGION_SIZE(size) ((ARM_MPU_REGION_SIZE_ ## size \</span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span><span class="preprocessor">        &lt;&lt; MPU_RASR_SIZE_Pos) &amp; MPU_RASR_SIZE_Msk)</span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span> </div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno"><a class="line" href="arm__mpu__v7m_8h.html#a5cb4dfcb39c8cddde7d00be07abbf186">   85</a></span><span class="preprocessor">#define REGION_32B      REGION_SIZE(32B)</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno"><a class="line" href="arm__mpu__v7m_8h.html#af0032361a1f7303ea36d4a78484ed991">   86</a></span><span class="preprocessor">#define REGION_64B      REGION_SIZE(64B)</span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno"><a class="line" href="arm__mpu__v7m_8h.html#af93290eb28d2d1eafaa1cad375cb994e">   87</a></span><span class="preprocessor">#define REGION_128B     REGION_SIZE(128B)</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno"><a class="line" href="arm__mpu__v7m_8h.html#ae4a7b8266e1048e53ab72a96af99dfa9">   88</a></span><span class="preprocessor">#define REGION_256B     REGION_SIZE(256B)</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno"><a class="line" href="arm__mpu__v7m_8h.html#abef640d835bc8fe9e49ebb23fed5eacc">   89</a></span><span class="preprocessor">#define REGION_512B     REGION_SIZE(512B)</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno"><a class="line" href="arm__mpu__v7m_8h.html#a9216de2e7190dedac57efc79367a6c49">   90</a></span><span class="preprocessor">#define REGION_1K       REGION_SIZE(1KB)</span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno"><a class="line" href="arm__mpu__v7m_8h.html#aa22b0f233ecd96b8097e45260110845e">   91</a></span><span class="preprocessor">#define REGION_2K       REGION_SIZE(2KB)</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno"><a class="line" href="arm__mpu__v7m_8h.html#a0dd685b0698d16ea2bed3b7ac3038a41">   92</a></span><span class="preprocessor">#define REGION_4K       REGION_SIZE(4KB)</span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno"><a class="line" href="arm__mpu__v7m_8h.html#a0d4b53088d0e9e4e4552c5b4a496731d">   93</a></span><span class="preprocessor">#define REGION_8K       REGION_SIZE(8KB)</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno"><a class="line" href="arm__mpu__v7m_8h.html#a1f382e52ddd7a8c50571664736cb2b27">   94</a></span><span class="preprocessor">#define REGION_16K      REGION_SIZE(16KB)</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno"><a class="line" href="arm__mpu__v7m_8h.html#a5354ce614160f66300ac71616f708a61">   95</a></span><span class="preprocessor">#define REGION_32K      REGION_SIZE(32KB)</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno"><a class="line" href="arm__mpu__v7m_8h.html#ab75ccffbfbc1389e1303bb2415dc7c24">   96</a></span><span class="preprocessor">#define REGION_64K      REGION_SIZE(64KB)</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno"><a class="line" href="arm__mpu__v7m_8h.html#ab6ee612fe19a00c67fba398da06f6f09">   97</a></span><span class="preprocessor">#define REGION_128K     REGION_SIZE(128KB)</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno"><a class="line" href="arm__mpu__v7m_8h.html#a8a949eee20d66206a9c700eb68f4a614">   98</a></span><span class="preprocessor">#define REGION_256K     REGION_SIZE(256KB)</span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno"><a class="line" href="arm__mpu__v7m_8h.html#ae5fc1f5ea7a3bbbc85dce33cee2aa85b">   99</a></span><span class="preprocessor">#define REGION_512K     REGION_SIZE(512KB)</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno"><a class="line" href="arm__mpu__v7m_8h.html#a1ad0013ace85d499c8d554602066c7e1">  100</a></span><span class="preprocessor">#define REGION_1M       REGION_SIZE(1MB)</span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno"><a class="line" href="arm__mpu__v7m_8h.html#a1bc46af188d58128dce0e7f6bf851515">  101</a></span><span class="preprocessor">#define REGION_2M       REGION_SIZE(2MB)</span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno"><a class="line" href="arm__mpu__v7m_8h.html#a4837e15ddf1dfa198442883d705d5eb1">  102</a></span><span class="preprocessor">#define REGION_4M       REGION_SIZE(4MB)</span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno"><a class="line" href="arm__mpu__v7m_8h.html#a464e54c991784aed5061b93adcfc387e">  103</a></span><span class="preprocessor">#define REGION_8M       REGION_SIZE(8MB)</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno"><a class="line" href="arm__mpu__v7m_8h.html#ace038f88373aec532761c3c4f5193be3">  104</a></span><span class="preprocessor">#define REGION_16M      REGION_SIZE(16MB)</span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno"><a class="line" href="arm__mpu__v7m_8h.html#a2dacd02f000be694c6e4e1bcfe4e6d6e">  105</a></span><span class="preprocessor">#define REGION_32M      REGION_SIZE(32MB)</span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno"><a class="line" href="arm__mpu__v7m_8h.html#a66785668a244bc13dd0c5553a68384d2">  106</a></span><span class="preprocessor">#define REGION_64M      REGION_SIZE(64MB)</span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno"><a class="line" href="arm__mpu__v7m_8h.html#a2f0bf4c7ad62232ed5a185cb65708be0">  107</a></span><span class="preprocessor">#define REGION_128M     REGION_SIZE(128MB)</span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno"><a class="line" href="arm__mpu__v7m_8h.html#a81428ec21df3db24dee2b09c5f2c3ad5">  108</a></span><span class="preprocessor">#define REGION_256M     REGION_SIZE(256MB)</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno"><a class="line" href="arm__mpu__v7m_8h.html#a4f61982635b2ed4099836c61811a8ce6">  109</a></span><span class="preprocessor">#define REGION_512M     REGION_SIZE(512MB)</span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno"><a class="line" href="arm__mpu__v7m_8h.html#ac959b468a34a1b202e3682f15bcd26fe">  110</a></span><span class="preprocessor">#define REGION_1G       REGION_SIZE(1GB)</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno"><a class="line" href="arm__mpu__v7m_8h.html#a97835cec29142060938be2d53438e9f6">  111</a></span><span class="preprocessor">#define REGION_2G       REGION_SIZE(2GB)</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno"><a class="line" href="arm__mpu__v7m_8h.html#ac14cdd5594b034fa65f3baf6b2e2bde9">  112</a></span><span class="preprocessor">#define REGION_4G       REGION_SIZE(4GB)</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span> </div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span><span class="comment">/* Some helper defines for common regions */</span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno"><a class="line" href="arm__mpu__v7m_8h.html#a6398aeba1eacd0df079a35ab3cd69e76">  115</a></span><span class="preprocessor">#define REGION_RAM_ATTR(size) \</span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span><span class="preprocessor">{ \</span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span><span class="preprocessor">        (NORMAL_OUTER_INNER_WRITE_BACK_WRITE_READ_ALLOCATE_NON_SHAREABLE | \</span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span><span class="preprocessor">         MPU_RASR_XN_Msk | size | P_RW_U_NA_Msk) \</span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span><span class="preprocessor">}</span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno"><a class="line" href="arm__mpu__v7m_8h.html#a0f03b499ca2a55d2a5ae725b98d8ecbf">  120</a></span><span class="preprocessor">#define REGION_RAM_NOCACHE_ATTR(size) \</span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span><span class="preprocessor">{ \</span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span><span class="preprocessor">        (NORMAL_OUTER_INNER_NON_CACHEABLE_NON_SHAREABLE | \</span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span><span class="preprocessor">         MPU_RASR_XN_Msk | size | P_RW_U_NA_Msk) \</span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span><span class="preprocessor">}</span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span><span class="preprocessor">#if defined(CONFIG_MPU_ALLOW_FLASH_WRITE)</span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span><span class="preprocessor">#define REGION_FLASH_ATTR(size) \</span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span><span class="preprocessor">{ \</span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span><span class="preprocessor">        (NORMAL_OUTER_INNER_WRITE_THROUGH_NON_SHAREABLE | size | \</span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span><span class="preprocessor">                P_RW_U_RO_Msk) \</span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span><span class="preprocessor">}</span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno"><a class="line" href="arm__mpu__v7m_8h.html#a27f4a4d075d6c2ecd477c48f0455fe6f">  132</a></span><span class="preprocessor">#define REGION_FLASH_ATTR(size) \</span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span><span class="preprocessor">{ \</span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span><span class="preprocessor">        (NORMAL_OUTER_INNER_WRITE_THROUGH_NON_SHAREABLE | size | RO_Msk) \</span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span><span class="preprocessor">}</span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno"><a class="line" href="arm__mpu__v7m_8h.html#a4d9881dc6866259e26659132277f6c9c">  137</a></span><span class="preprocessor">#define REGION_PPB_ATTR(size) { (STRONGLY_ORDERED_SHAREABLE | size | \</span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span><span class="preprocessor">                P_RW_U_NA_Msk) }</span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno"><a class="line" href="arm__mpu__v7m_8h.html#ae8d8bc85a76a356e67c858b7667b75ff">  139</a></span><span class="preprocessor">#define REGION_IO_ATTR(size) { (DEVICE_NON_SHAREABLE | size | P_RW_U_NA_Msk) }</span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span> </div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno"><a class="line" href="structarm__mpu__region__attr.html">  141</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structarm__mpu__region__attr.html">arm_mpu_region_attr</a> {</div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span>        <span class="comment">/* Attributes belonging to RASR (including the encoded region size) */</span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno"><a class="line" href="structarm__mpu__region__attr.html#a8e38b1257bba7f67148bd7868f7cde23">  143</a></span>        <a class="code hl_typedef" href="stdint_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a> <a class="code hl_variable" href="structarm__mpu__region__attr.html#a8e38b1257bba7f67148bd7868f7cde23">rasr</a>;</div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span>};</div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span> </div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno"><a class="line" href="arm__mpu__v7m_8h.html#a1bf1c09c9012aa693f7ce40b7af2dae6">  146</a></span><span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code hl_struct" href="structarm__mpu__region__attr.html">arm_mpu_region_attr</a> <a class="code hl_struct" href="structarm__mpu__region__attr.html">arm_mpu_region_attr_t</a>;</div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span> </div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span><span class="comment">/* Typedef for the k_mem_partition attribute */</span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno"><a class="line" href="structk__mem__partition__attr__t.html">  149</a></span><span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno"><a class="line" href="structk__mem__partition__attr__t.html#a04b3fd9acde8acc4eac37a1354bd7789">  150</a></span>        <a class="code hl_typedef" href="stdint_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a> <a class="code hl_variable" href="structk__mem__partition__attr__t.html#a04b3fd9acde8acc4eac37a1354bd7789">rasr_attr</a>;</div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span>} <a class="code hl_typedef" href="arc_2arch_8h.html#a58f790e348e5e1c4a3962a134cfb505f">k_mem_partition_attr_t</a>;</div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span> </div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span><span class="comment">/* Read-Write access permission attributes */</span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span><span class="preprocessor">#define _K_MEM_PARTITION_P_NA_U_NA      (NO_ACCESS_Msk | NOT_EXEC)</span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span><span class="preprocessor">#define _K_MEM_PARTITION_P_RW_U_RW      (P_RW_U_RW_Msk | NOT_EXEC)</span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span><span class="preprocessor">#define _K_MEM_PARTITION_P_RW_U_RO      (P_RW_U_RO_Msk | NOT_EXEC)</span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span><span class="preprocessor">#define _K_MEM_PARTITION_P_RW_U_NA      (P_RW_U_NA_Msk | NOT_EXEC)</span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span><span class="preprocessor">#define _K_MEM_PARTITION_P_RO_U_RO      (P_RO_U_RO_Msk | NOT_EXEC)</span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span><span class="preprocessor">#define _K_MEM_PARTITION_P_RO_U_NA      (P_RO_U_NA_Msk | NOT_EXEC)</span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span> </div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span><span class="comment">/* Execution-allowed attributes */</span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span><span class="preprocessor">#define _K_MEM_PARTITION_P_RWX_U_RWX (P_RW_U_RW_Msk)</span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span><span class="preprocessor">#define _K_MEM_PARTITION_P_RWX_U_RX  (P_RW_U_RO_Msk)</span></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span><span class="preprocessor">#define _K_MEM_PARTITION_P_RX_U_RX   (P_RO_U_RO_Msk)</span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span> </div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span><span class="comment">/* Kernel macros for memory attribution</span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span><span class="comment"> * (access permissions and cache-ability).</span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span><span class="comment"> *</span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span><span class="comment"> * The macros are to be stored in k_mem_partition_attr_t</span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span><span class="comment"> * objects. The format of k_mem_partition_attr_t is an</span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span><span class="comment"> * &quot;1-1&quot; mapping of the ARMv7-M MPU RASR attribute register</span></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span><span class="comment"> * fields (excluding the &lt;size&gt; and &lt;enable&gt; bit-fields).</span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span><span class="comment"> */</span></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span> </div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span><span class="comment">/* Read-Write access permission attributes (default cache-ability) */</span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno"><a class="line" href="arm__mpu__v7m_8h.html#a73bc6803ccf24aad395089a4395bd22f">  176</a></span><span class="preprocessor">#define K_MEM_PARTITION_P_NA_U_NA       ((k_mem_partition_attr_t) \</span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span><span class="preprocessor">        { _K_MEM_PARTITION_P_NA_U_NA | \</span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span><span class="preprocessor">          NORMAL_OUTER_INNER_WRITE_BACK_WRITE_READ_ALLOCATE_NON_SHAREABLE})</span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno"><a class="line" href="arm__mpu__v7m_8h.html#a9b7cc3c51f518517031d76807470aa10">  179</a></span><span class="preprocessor">#define K_MEM_PARTITION_P_RW_U_RW       ((k_mem_partition_attr_t) \</span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span><span class="preprocessor">        { _K_MEM_PARTITION_P_RW_U_RW | \</span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span><span class="preprocessor">          NORMAL_OUTER_INNER_WRITE_BACK_WRITE_READ_ALLOCATE_NON_SHAREABLE})</span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno"><a class="line" href="arm__mpu__v7m_8h.html#a6636a59c913e035646a1a9e5ed61559d">  182</a></span><span class="preprocessor">#define K_MEM_PARTITION_P_RW_U_RO       ((k_mem_partition_attr_t) \</span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span><span class="preprocessor">        { _K_MEM_PARTITION_P_RW_U_RO | \</span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span><span class="preprocessor">          NORMAL_OUTER_INNER_WRITE_BACK_WRITE_READ_ALLOCATE_NON_SHAREABLE})</span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno"><a class="line" href="arm__mpu__v7m_8h.html#a3c52d13e42a66beb72d088ac56388951">  185</a></span><span class="preprocessor">#define K_MEM_PARTITION_P_RW_U_NA       ((k_mem_partition_attr_t) \</span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span><span class="preprocessor">        { _K_MEM_PARTITION_P_RW_U_NA | \</span></div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span><span class="preprocessor">          NORMAL_OUTER_INNER_WRITE_BACK_WRITE_READ_ALLOCATE_NON_SHAREABLE})</span></div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno"><a class="line" href="arm__mpu__v7m_8h.html#a708338371e91b5a3f2d44f9ae48849db">  188</a></span><span class="preprocessor">#define K_MEM_PARTITION_P_RO_U_RO       ((k_mem_partition_attr_t) \</span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span><span class="preprocessor">        { _K_MEM_PARTITION_P_RO_U_RO | \</span></div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span><span class="preprocessor">          NORMAL_OUTER_INNER_WRITE_BACK_WRITE_READ_ALLOCATE_NON_SHAREABLE})</span></div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno"><a class="line" href="arm__mpu__v7m_8h.html#a706eaa9c515f1cc859d97ef8455b2f2f">  191</a></span><span class="preprocessor">#define K_MEM_PARTITION_P_RO_U_NA       ((k_mem_partition_attr_t) \</span></div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span><span class="preprocessor">        { _K_MEM_PARTITION_P_RO_U_NA | \</span></div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span><span class="preprocessor">          NORMAL_OUTER_INNER_WRITE_BACK_WRITE_READ_ALLOCATE_NON_SHAREABLE})</span></div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span> </div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span><span class="comment">/* Execution-allowed attributes (default-cacheability) */</span></div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno"><a class="line" href="arm__mpu__v7m_8h.html#a29db5fb48087c0cae596ff212989ed24">  196</a></span><span class="preprocessor">#define K_MEM_PARTITION_P_RWX_U_RWX     ((k_mem_partition_attr_t) \</span></div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span><span class="preprocessor">        { _K_MEM_PARTITION_P_RWX_U_RWX | \</span></div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span><span class="preprocessor">          NORMAL_OUTER_INNER_WRITE_BACK_WRITE_READ_ALLOCATE_NON_SHAREABLE})</span></div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno"><a class="line" href="arm__mpu__v7m_8h.html#a81878d7a3177ef4c37ea3046da004c9a">  199</a></span><span class="preprocessor">#define K_MEM_PARTITION_P_RWX_U_RX      ((k_mem_partition_attr_t) \</span></div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span><span class="preprocessor">        { _K_MEM_PARTITION_P_RWX_U_RX | \</span></div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span><span class="preprocessor">          NORMAL_OUTER_INNER_WRITE_BACK_WRITE_READ_ALLOCATE_NON_SHAREABLE})</span></div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno"><a class="line" href="arm__mpu__v7m_8h.html#a78f9b21aa8b5c894db28328f5a1e2641">  202</a></span><span class="preprocessor">#define K_MEM_PARTITION_P_RX_U_RX       ((k_mem_partition_attr_t) \</span></div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span><span class="preprocessor">        { _K_MEM_PARTITION_P_RX_U_RX | \</span></div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span><span class="preprocessor">          NORMAL_OUTER_INNER_WRITE_BACK_WRITE_READ_ALLOCATE_NON_SHAREABLE})</span></div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span> </div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span><span class="comment">/*</span></div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span><span class="comment"> * @brief Evaluate Write-ability</span></div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span><span class="comment"> *</span></div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span><span class="comment"> * Evaluate whether the access permissions include write-ability.</span></div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span><span class="comment"> *</span></div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span><span class="comment"> * @param attr The k_mem_partition_attr_t object holding the</span></div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span><span class="comment"> *             MPU attributes to be checked against write-ability.</span></div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span><span class="comment"> */</span></div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno"><a class="line" href="arm__mpu__v7m_8h.html#a7879968909ce2f0e33763ae1e2fc9d84">  214</a></span><span class="preprocessor">#define K_MEM_PARTITION_IS_WRITABLE(attr) \</span></div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span><span class="preprocessor">        ({ \</span></div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span><span class="preprocessor">                int __is_writable__; \</span></div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span><span class="preprocessor">                switch (attr.rasr_attr &amp; MPU_RASR_AP_Msk) { \</span></div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span><span class="preprocessor">                case P_RW_U_RW_Msk: \</span></div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span><span class="preprocessor">                case P_RW_U_RO_Msk: \</span></div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span><span class="preprocessor">                case P_RW_U_NA_Msk: \</span></div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span><span class="preprocessor">                        __is_writable__ = 1; \</span></div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span><span class="preprocessor">                        break; \</span></div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span><span class="preprocessor">                default: \</span></div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span><span class="preprocessor">                        __is_writable__ = 0; \</span></div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span><span class="preprocessor">                } \</span></div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span><span class="preprocessor">                __is_writable__; \</span></div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span><span class="preprocessor">        })</span></div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span> </div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span><span class="comment">/*</span></div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span><span class="comment"> * @brief Evaluate Execution allowance</span></div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span><span class="comment"> *</span></div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span><span class="comment"> * Evaluate whether the access permissions include execution.</span></div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span><span class="comment"> *</span></div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span><span class="comment"> * @param attr The k_mem_partition_attr_t object holding the</span></div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span><span class="comment"> *             MPU attributes to be checked against execution</span></div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span><span class="comment"> *             allowance.</span></div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span><span class="comment"> */</span></div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno"><a class="line" href="arm__mpu__v7m_8h.html#ab6fb9b9c6c1c968a11ae80bfd70fec26">  238</a></span><span class="preprocessor">#define K_MEM_PARTITION_IS_EXECUTABLE(attr) \</span></div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span><span class="preprocessor">        (!((attr.rasr_attr) &amp; (NOT_EXEC)))</span></div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span> </div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span><span class="comment">/* Attributes for no-cache enabling (share-ability is selected by default) */</span></div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span> </div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno"><a class="line" href="arm__mpu__v7m_8h.html#a0abe69d327f9f9e04781785cd1bfb634">  243</a></span><span class="preprocessor">#define K_MEM_PARTITION_P_NA_U_NA_NOCACHE ((k_mem_partition_attr_t) \</span></div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span><span class="preprocessor">        {(_K_MEM_PARTITION_P_NA_U_NA \</span></div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span><span class="preprocessor">        | NORMAL_OUTER_INNER_NON_CACHEABLE_SHAREABLE)})</span></div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno"><a class="line" href="arm__mpu__v7m_8h.html#afb811f7933ed0147b255c170427e0fb6">  246</a></span><span class="preprocessor">#define K_MEM_PARTITION_P_RW_U_RW_NOCACHE ((k_mem_partition_attr_t) \</span></div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span><span class="preprocessor">        {(_K_MEM_PARTITION_P_RW_U_RW \</span></div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span><span class="preprocessor">        | NORMAL_OUTER_INNER_NON_CACHEABLE_SHAREABLE)})</span></div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno"><a class="line" href="arm__mpu__v7m_8h.html#acb4a60ca2e609aa9b2d4dca10d6a5fee">  249</a></span><span class="preprocessor">#define K_MEM_PARTITION_P_RW_U_RO_NOCACHE ((k_mem_partition_attr_t) \</span></div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span><span class="preprocessor">        {(_K_MEM_PARTITION_P_RW_U_RO \</span></div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span><span class="preprocessor">        | NORMAL_OUTER_INNER_NON_CACHEABLE_SHAREABLE)})</span></div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno"><a class="line" href="arm__mpu__v7m_8h.html#a8c982ab9a12ea1da0b7505c915832e89">  252</a></span><span class="preprocessor">#define K_MEM_PARTITION_P_RW_U_NA_NOCACHE ((k_mem_partition_attr_t) \</span></div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span><span class="preprocessor">        {(_K_MEM_PARTITION_P_RW_U_NA \</span></div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span><span class="preprocessor">        | NORMAL_OUTER_INNER_NON_CACHEABLE_SHAREABLE)})</span></div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno"><a class="line" href="arm__mpu__v7m_8h.html#a840d782e977d03ed4f9ca5858f61d1a5">  255</a></span><span class="preprocessor">#define K_MEM_PARTITION_P_RO_U_RO_NOCACHE ((k_mem_partition_attr_t) \</span></div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span><span class="preprocessor">        {(_K_MEM_PARTITION_P_RO_U_RO \</span></div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span><span class="preprocessor">        | NORMAL_OUTER_INNER_NON_CACHEABLE_SHAREABLE)})</span></div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno"><a class="line" href="arm__mpu__v7m_8h.html#ae47c158f93de002298e0c46a47c6337e">  258</a></span><span class="preprocessor">#define K_MEM_PARTITION_P_RO_U_NA_NOCACHE ((k_mem_partition_attr_t) \</span></div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span><span class="preprocessor">        {(_K_MEM_PARTITION_P_RO_U_NA \</span></div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span><span class="preprocessor">        | NORMAL_OUTER_INNER_NON_CACHEABLE_SHAREABLE)})</span></div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span> </div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno"><a class="line" href="arm__mpu__v7m_8h.html#a5bcd5603dda3c2825a0eca8a7d994d83">  262</a></span><span class="preprocessor">#define K_MEM_PARTITION_P_RWX_U_RWX_NOCACHE ((k_mem_partition_attr_t) \</span></div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span><span class="preprocessor">        {(_K_MEM_PARTITION_P_RWX_U_RWX \</span></div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span><span class="preprocessor">        | NORMAL_OUTER_INNER_NON_CACHEABLE_SHAREABLE)})</span></div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno"><a class="line" href="arm__mpu__v7m_8h.html#a738443a56ab0abe8d04efa98c65763fb">  265</a></span><span class="preprocessor">#define K_MEM_PARTITION_P_RWX_U_RX_NOCACHE  ((k_mem_partition_attr_t) \</span></div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span><span class="preprocessor">        {(_K_MEM_PARTITION_P_RWX_U_RX  \</span></div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span><span class="preprocessor">        | NORMAL_OUTER_INNER_NON_CACHEABLE_SHAREABLE)})</span></div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno"><a class="line" href="arm__mpu__v7m_8h.html#a0b22795be27057cc03e6f49d1e1e455d">  268</a></span><span class="preprocessor">#define K_MEM_PARTITION_P_RX_U_RX_NOCACHE   ((k_mem_partition_attr_t) \</span></div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span><span class="preprocessor">        {(_K_MEM_PARTITION_P_RX_U_RX   \</span></div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span><span class="preprocessor">        | NORMAL_OUTER_INNER_NON_CACHEABLE_SHAREABLE)})</span></div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span> </div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span><span class="preprocessor">#endif </span><span class="comment">/* _ASMLANGUAGE */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span> </div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span><span class="preprocessor">#define _ARCH_MEM_PARTITION_ALIGN_CHECK(start, size) \</span></div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span><span class="preprocessor">        BUILD_ASSERT(!(((size) &amp; ((size) - 1))) &amp;&amp; \</span></div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span><span class="preprocessor">                (size) &gt;= CONFIG_ARM_MPU_REGION_MIN_ALIGN_AND_SIZE &amp;&amp; \</span></div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span><span class="preprocessor">                !((uint32_t)(start) &amp; ((size) - 1)), \</span></div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno">  278</span><span class="preprocessor">                &quot;the size of the partition must be power of 2&quot;</span> \</div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span>                &quot; and greater than or equal to the minimum MPU region size.&quot; \</div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span>                &quot;start address of the partition must align with size.&quot;)</div>
<div class="ttc" id="aarc_2arch_8h_html_a58f790e348e5e1c4a3962a134cfb505f"><div class="ttname"><a href="arc_2arch_8h.html#a58f790e348e5e1c4a3962a134cfb505f">k_mem_partition_attr_t</a></div><div class="ttdeci">uint32_t k_mem_partition_attr_t</div><div class="ttdef"><b>Definition:</b> arch.h:210</div></div>
<div class="ttc" id="acortex__m_2cmsis_8h_html"><div class="ttname"><a href="cortex__m_2cmsis_8h.html">cmsis.h</a></div><div class="ttdoc">CMSIS interface file.</div></div>
<div class="ttc" id="astdint_8h_html_a0a8582351ac627ee8bde2973c825e47f"><div class="ttname"><a href="stdint_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></div><div class="ttdeci">__UINT32_TYPE__ uint32_t</div><div class="ttdef"><b>Definition:</b> stdint.h:60</div></div>
<div class="ttc" id="astructarm__mpu__region__attr_html"><div class="ttname"><a href="structarm__mpu__region__attr.html">arm_mpu_region_attr</a></div><div class="ttdef"><b>Definition:</b> arm_mpu_v7m.h:141</div></div>
<div class="ttc" id="astructarm__mpu__region__attr_html_a8e38b1257bba7f67148bd7868f7cde23"><div class="ttname"><a href="structarm__mpu__region__attr.html#a8e38b1257bba7f67148bd7868f7cde23">arm_mpu_region_attr::rasr</a></div><div class="ttdeci">uint32_t rasr</div><div class="ttdef"><b>Definition:</b> arm_mpu_v7m.h:143</div></div>
<div class="ttc" id="astructk__mem__partition__attr__t_html_a04b3fd9acde8acc4eac37a1354bd7789"><div class="ttname"><a href="structk__mem__partition__attr__t.html#a04b3fd9acde8acc4eac37a1354bd7789">k_mem_partition_attr_t::rasr_attr</a></div><div class="ttdeci">uint32_t rasr_attr</div><div class="ttdef"><b>Definition:</b> arm_mpu_v7m.h:150</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.9.1-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_d44c64559bbebec7f509842c48db8b23.html">include</a></li><li class="navelem"><a class="el" href="dir_7c40e03ac1dfef8b430578d46da2b8fd.html">arch</a></li><li class="navelem"><a class="el" href="dir_9781f966b74666fe2a685038130e4557.html">arm</a></li><li class="navelem"><a class="el" href="dir_b193b5ea49ea3ac1f9e27dd09717d0f0.html">aarch32</a></li><li class="navelem"><a class="el" href="dir_95a803cff4b1e33ba82ee614a54a5b61.html">mpu</a></li><li class="navelem"><a class="el" href="arm__mpu__v7m_8h.html">arm_mpu_v7m.h</a></li>
    <li class="footer">Generated on Sat Mar 5 2022 05:00:44 for Zephyr API Documentation by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.2 </li>
  </ul>
</div>
<script type="text/javascript">
  $(function() {
    toggleButton = document.createElement('doxygen-awesome-dark-mode-toggle')
    toggleButton.title = "Toggle Light/Dark Mode"
    $(document).ready(function(){
      document.getElementById("MSearchBox").parentNode.appendChild(toggleButton)
    })
    // every resize will remove the button, which is why it has to be added again:
    $(window).resize(function(){
      document.getElementById("MSearchBox").parentNode.appendChild(toggleButton)
    })
  })
</script>
</body>
</html>
