set_min_delay 10 -rise -from and1 -fall_from clk1 -rise_through adder1 -rise_to clk2 -ignore_clock_latency -probe -reset_path
