<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable>
  <columns>
   <connections preferredWidth="335" />
   <irq preferredWidth="34" />
   <inputclock preferredWidth="142" />
   <name preferredWidth="221" />
  </columns>
 </systemtable>
 <clocktable>
  <columns>
   <clockname preferredWidth="506" />
   <clocksource preferredWidth="506" />
   <frequency preferredWidth="497" />
  </columns>
 </clocktable>
 <library
   expandedCategories="Library,Library/Memories and Memory Controllers,Library/Memories and Memory Controllers/External Memory Interfaces/SDRAM Interfaces,Project,Library/Memories and Memory Controllers/External Memory Interfaces,Library/Memories and Memory Controllers/On-Chip" />
 <window width="1823" height="894" x="147" y="828" />
 <hdlexample language="VERILOG" />
</preferences>
