/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [5:0] _00_;
  reg [9:0] _01_;
  wire celloutsig_0_0z;
  wire [7:0] celloutsig_0_10z;
  wire [8:0] celloutsig_0_13z;
  wire celloutsig_0_15z;
  wire celloutsig_0_18z;
  wire [4:0] celloutsig_0_19z;
  wire celloutsig_0_2z;
  wire [4:0] celloutsig_0_3z;
  wire [11:0] celloutsig_0_5z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [13:0] celloutsig_1_2z;
  wire [6:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [16:0] celloutsig_1_6z;
  wire celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_15z = ~((celloutsig_1_12z | celloutsig_1_6z[8]) & celloutsig_1_2z[8]);
  assign celloutsig_1_0z = ~((in_data[137] | in_data[152]) & in_data[182]);
  assign celloutsig_1_8z = ~((celloutsig_1_5z | celloutsig_1_3z[5]) & celloutsig_1_0z);
  assign celloutsig_1_12z = ~((celloutsig_1_3z[6] | celloutsig_1_4z) & (celloutsig_1_1z | celloutsig_1_6z[16]));
  assign celloutsig_1_2z = { in_data[123:113], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z } + { in_data[186:174], celloutsig_1_1z };
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _00_ <= 6'h00;
    else _00_ <= { in_data[57:56], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _01_ <= 10'h000;
    else _01_ <= { celloutsig_1_2z[9], celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_3z[6:5], celloutsig_1_3z[5], celloutsig_1_3z[3], celloutsig_1_3z[3], celloutsig_1_3z[3], celloutsig_1_3z[5] };
  assign celloutsig_1_19z = { in_data[153], celloutsig_1_0z, celloutsig_1_11z, celloutsig_1_8z } === { celloutsig_1_3z[6:5], celloutsig_1_3z[5], celloutsig_1_3z[3] };
  assign celloutsig_1_4z = celloutsig_1_2z[12:8] === { celloutsig_1_3z[6:5], celloutsig_1_3z[5], celloutsig_1_3z[3], celloutsig_1_3z[3] };
  assign celloutsig_1_1z = { in_data[125:118], celloutsig_1_0z } || { in_data[161:154], celloutsig_1_0z };
  assign celloutsig_0_3z = { in_data[82:79], celloutsig_0_0z } % { 1'h1, _00_[3:1], in_data[0] };
  assign celloutsig_1_6z = in_data[131:115] % { 1'h1, in_data[122:107] };
  assign celloutsig_0_5z = { _00_[4:0], celloutsig_0_2z, _00_ } * in_data[67:56];
  assign celloutsig_0_10z = ~ celloutsig_0_5z[9:2];
  assign celloutsig_0_19z = ~ celloutsig_0_13z[7:3];
  assign celloutsig_0_18z = & { celloutsig_0_15z, celloutsig_0_3z, _00_ };
  assign celloutsig_0_2z = & in_data[55:47];
  assign celloutsig_0_0z = | in_data[39:36];
  assign celloutsig_1_5z = | { celloutsig_1_2z[9:7], celloutsig_1_4z };
  assign celloutsig_0_15z = ^ celloutsig_0_13z[8:3];
  assign celloutsig_0_13z = { celloutsig_0_5z[2], celloutsig_0_10z } ~^ { _00_[2:1], celloutsig_0_2z, _00_ };
  assign celloutsig_1_18z = ~((celloutsig_1_5z & celloutsig_1_2z[4]) | (celloutsig_1_8z & celloutsig_1_15z));
  assign celloutsig_1_11z = ~((celloutsig_1_1z & celloutsig_1_4z) | (celloutsig_1_8z & _01_[1]));
  assign { celloutsig_1_3z[6:5], celloutsig_1_3z[3] } = ~ { celloutsig_1_2z[11], celloutsig_1_1z, celloutsig_1_0z };
  assign { celloutsig_1_3z[4], celloutsig_1_3z[2:0] } = { celloutsig_1_3z[5], celloutsig_1_3z[3], celloutsig_1_3z[3], celloutsig_1_3z[5] };
  assign { out_data[128], out_data[96], out_data[32], out_data[4:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_18z, celloutsig_0_19z };
endmodule
