#[doc = "Register `DMAUPST4R` reader"]
pub type R = crate::R<DMAUPST4R_SPEC>;
#[doc = "Register `DMAUPST4R` writer"]
pub type W = crate::W<DMAUPST4R_SPEC>;
#[doc = "Field `ST4CTL0` reader - SHRTIMER_ST4CTL0 update by DMA mode"]
pub type ST4CTL0_R = crate::BitReader;
#[doc = "Field `ST4CTL0` writer - SHRTIMER_ST4CTL0 update by DMA mode"]
pub type ST4CTL0_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `ST4INTC` reader - SHRTIMER_ST4INTC update by DMA mode"]
pub type ST4INTC_R = crate::BitReader;
#[doc = "Field `ST4INTC` writer - SHRTIMER_ST4INTC update by DMA mode"]
pub type ST4INTC_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `ST4DMAINTEN` reader - SHRTIMER_ST4DMAINTEN update by DMA mode"]
pub type ST4DMAINTEN_R = crate::BitReader;
#[doc = "Field `ST4DMAINTEN` writer - SHRTIMER_ST4DMAINTEN update by DMA mode"]
pub type ST4DMAINTEN_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `ST4CNT` reader - SHRTIMER_ST4CNT update by DMA mode"]
pub type ST4CNT_R = crate::BitReader;
#[doc = "Field `ST4CNT` writer - SHRTIMER_ST4CNT update by DMA mode"]
pub type ST4CNT_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `ST4CAR` reader - SHRTIMER_ST4CAR update by DMA mode"]
pub type ST4CAR_R = crate::BitReader;
#[doc = "Field `ST4CAR` writer - SHRTIMER_ST4CAR update by DMA mode"]
pub type ST4CAR_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `ST4CREP` reader - SHRTIMER_ST4CREP update by DMA mode"]
pub type ST4CREP_R = crate::BitReader;
#[doc = "Field `ST4CREP` writer - SHRTIMER_ST4CREP update by DMA mode"]
pub type ST4CREP_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `ST4CMP0V` reader - SHRTIMER_ST4CMP0V update by DMA mode"]
pub type ST4CMP0V_R = crate::BitReader;
#[doc = "Field `ST4CMP0V` writer - SHRTIMER_ST4CMP0V update by DMA mode"]
pub type ST4CMP0V_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `ST4CMP1V` reader - SHRTIMER_ST4CMP1V update by DMA mode"]
pub type ST4CMP1V_R = crate::BitReader;
#[doc = "Field `ST4CMP1V` writer - SHRTIMER_ST4CMP1V update by DMA mode"]
pub type ST4CMP1V_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `ST4CMP2V` reader - SHRTIMER_ST4CMP2V update by DMA mode"]
pub type ST4CMP2V_R = crate::BitReader;
#[doc = "Field `ST4CMP2V` writer - SHRTIMER_ST4CMP2V update by DMA mode"]
pub type ST4CMP2V_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `ST4CMP3V` reader - SHRTIMER_ST4CMP3V update by DMA mode"]
pub type ST4CMP3V_R = crate::BitReader;
#[doc = "Field `ST4CMP3V` writer - SHRTIMER_ST4CMP3V update by DMA mode"]
pub type ST4CMP3V_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `ST4DTCTL` reader - SHRTIMER_ST4DTCTL update by DMA mode"]
pub type ST4DTCTL_R = crate::BitReader;
#[doc = "Field `ST4DTCTL` writer - SHRTIMER_ST4DTCTL update by DMA mode"]
pub type ST4DTCTL_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `ST4CH0SET` reader - SHRTIMER_ST4CH0SET update by DMA mode"]
pub type ST4CH0SET_R = crate::BitReader;
#[doc = "Field `ST4CH0SET` writer - SHRTIMER_ST4CH0SET update by DMA mode"]
pub type ST4CH0SET_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `ST4CH0RST` reader - SHRTIMER_ST4CH0RST update by DMA mode"]
pub type ST4CH0RST_R = crate::BitReader;
#[doc = "Field `ST4CH0RST` writer - SHRTIMER_ST4CH0RST update by DMA mode"]
pub type ST4CH0RST_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `ST4CH1SET` reader - SHRTIMER_ST4CH1SET update by DMA mode"]
pub type ST4CH1SET_R = crate::BitReader;
#[doc = "Field `ST4CH1SET` writer - SHRTIMER_ST4CH1SET update by DMA mode"]
pub type ST4CH1SET_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `ST4CH1RST` reader - SHRTIMER_ST4CH1RST update by DMA mode"]
pub type ST4CH1RST_R = crate::BitReader;
#[doc = "Field `ST4CH1RST` writer - SHRTIMER_ST4CH1RST update by DMA mode"]
pub type ST4CH1RST_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `ST4EXEVFCFG0` reader - SHRTIMER_ST4EXEVFCFG0update by DMA mode"]
pub type ST4EXEVFCFG0_R = crate::BitReader;
#[doc = "Field `ST4EXEVFCFG0` writer - SHRTIMER_ST4EXEVFCFG0update by DMA mode"]
pub type ST4EXEVFCFG0_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `ST4EXEVFCFG1` reader - SHRTIMER_ST4EXEVFCFG1update by DMA mode"]
pub type ST4EXEVFCFG1_R = crate::BitReader;
#[doc = "Field `ST4EXEVFCFG1` writer - SHRTIMER_ST4EXEVFCFG1update by DMA mode"]
pub type ST4EXEVFCFG1_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `ST4CNTRST` reader - SHRTIMER_ST4CNTRST update by DMA mode"]
pub type ST4CNTRST_R = crate::BitReader;
#[doc = "Field `ST4CNTRST` writer - SHRTIMER_ST4CNTRST update by DMA mode"]
pub type ST4CNTRST_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `ST4CSCTL` reader - SHRTIMER_ST4CSCTL update by DMA mode"]
pub type ST4CSCTL_R = crate::BitReader;
#[doc = "Field `ST4CSCTL` writer - SHRTIMER_ST4CSCTL update by DMA mode"]
pub type ST4CSCTL_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `ST4CHOCTL` reader - SHRTIMER_ST4CHOCTL update by DMA mode"]
pub type ST4CHOCTL_R = crate::BitReader;
#[doc = "Field `ST4CHOCTL` writer - SHRTIMER_ST4CHOCTL update by DMA mode"]
pub type ST4CHOCTL_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `ST4FLTCTL` reader - SHRTIMER_ST4FLTCTL update by DMA mode"]
pub type ST4FLTCTL_R = crate::BitReader;
#[doc = "Field `ST4FLTCTL` writer - SHRTIMER_ST4FLTCTL update by DMA mode"]
pub type ST4FLTCTL_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `ST4ACTL` reader - SHRTIMER_ST4ACTL update by DMA mode"]
pub type ST4ACTL_R = crate::BitReader;
#[doc = "Field `ST4ACTL` writer - SHRTIMER_ST4ACTL update by DMA mode"]
pub type ST4ACTL_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
impl R {
    #[doc = "Bit 0 - SHRTIMER_ST4CTL0 update by DMA mode"]
    #[inline(always)]
    pub fn st4ctl0(&self) -> ST4CTL0_R {
        ST4CTL0_R::new((self.bits & 1) != 0)
    }
    #[doc = "Bit 1 - SHRTIMER_ST4INTC update by DMA mode"]
    #[inline(always)]
    pub fn st4intc(&self) -> ST4INTC_R {
        ST4INTC_R::new(((self.bits >> 1) & 1) != 0)
    }
    #[doc = "Bit 2 - SHRTIMER_ST4DMAINTEN update by DMA mode"]
    #[inline(always)]
    pub fn st4dmainten(&self) -> ST4DMAINTEN_R {
        ST4DMAINTEN_R::new(((self.bits >> 2) & 1) != 0)
    }
    #[doc = "Bit 3 - SHRTIMER_ST4CNT update by DMA mode"]
    #[inline(always)]
    pub fn st4cnt(&self) -> ST4CNT_R {
        ST4CNT_R::new(((self.bits >> 3) & 1) != 0)
    }
    #[doc = "Bit 4 - SHRTIMER_ST4CAR update by DMA mode"]
    #[inline(always)]
    pub fn st4car(&self) -> ST4CAR_R {
        ST4CAR_R::new(((self.bits >> 4) & 1) != 0)
    }
    #[doc = "Bit 5 - SHRTIMER_ST4CREP update by DMA mode"]
    #[inline(always)]
    pub fn st4crep(&self) -> ST4CREP_R {
        ST4CREP_R::new(((self.bits >> 5) & 1) != 0)
    }
    #[doc = "Bit 6 - SHRTIMER_ST4CMP0V update by DMA mode"]
    #[inline(always)]
    pub fn st4cmp0v(&self) -> ST4CMP0V_R {
        ST4CMP0V_R::new(((self.bits >> 6) & 1) != 0)
    }
    #[doc = "Bit 7 - SHRTIMER_ST4CMP1V update by DMA mode"]
    #[inline(always)]
    pub fn st4cmp1v(&self) -> ST4CMP1V_R {
        ST4CMP1V_R::new(((self.bits >> 7) & 1) != 0)
    }
    #[doc = "Bit 8 - SHRTIMER_ST4CMP2V update by DMA mode"]
    #[inline(always)]
    pub fn st4cmp2v(&self) -> ST4CMP2V_R {
        ST4CMP2V_R::new(((self.bits >> 8) & 1) != 0)
    }
    #[doc = "Bit 9 - SHRTIMER_ST4CMP3V update by DMA mode"]
    #[inline(always)]
    pub fn st4cmp3v(&self) -> ST4CMP3V_R {
        ST4CMP3V_R::new(((self.bits >> 9) & 1) != 0)
    }
    #[doc = "Bit 10 - SHRTIMER_ST4DTCTL update by DMA mode"]
    #[inline(always)]
    pub fn st4dtctl(&self) -> ST4DTCTL_R {
        ST4DTCTL_R::new(((self.bits >> 10) & 1) != 0)
    }
    #[doc = "Bit 11 - SHRTIMER_ST4CH0SET update by DMA mode"]
    #[inline(always)]
    pub fn st4ch0set(&self) -> ST4CH0SET_R {
        ST4CH0SET_R::new(((self.bits >> 11) & 1) != 0)
    }
    #[doc = "Bit 12 - SHRTIMER_ST4CH0RST update by DMA mode"]
    #[inline(always)]
    pub fn st4ch0rst(&self) -> ST4CH0RST_R {
        ST4CH0RST_R::new(((self.bits >> 12) & 1) != 0)
    }
    #[doc = "Bit 13 - SHRTIMER_ST4CH1SET update by DMA mode"]
    #[inline(always)]
    pub fn st4ch1set(&self) -> ST4CH1SET_R {
        ST4CH1SET_R::new(((self.bits >> 13) & 1) != 0)
    }
    #[doc = "Bit 14 - SHRTIMER_ST4CH1RST update by DMA mode"]
    #[inline(always)]
    pub fn st4ch1rst(&self) -> ST4CH1RST_R {
        ST4CH1RST_R::new(((self.bits >> 14) & 1) != 0)
    }
    #[doc = "Bit 15 - SHRTIMER_ST4EXEVFCFG0update by DMA mode"]
    #[inline(always)]
    pub fn st4exevfcfg0(&self) -> ST4EXEVFCFG0_R {
        ST4EXEVFCFG0_R::new(((self.bits >> 15) & 1) != 0)
    }
    #[doc = "Bit 16 - SHRTIMER_ST4EXEVFCFG1update by DMA mode"]
    #[inline(always)]
    pub fn st4exevfcfg1(&self) -> ST4EXEVFCFG1_R {
        ST4EXEVFCFG1_R::new(((self.bits >> 16) & 1) != 0)
    }
    #[doc = "Bit 17 - SHRTIMER_ST4CNTRST update by DMA mode"]
    #[inline(always)]
    pub fn st4cntrst(&self) -> ST4CNTRST_R {
        ST4CNTRST_R::new(((self.bits >> 17) & 1) != 0)
    }
    #[doc = "Bit 18 - SHRTIMER_ST4CSCTL update by DMA mode"]
    #[inline(always)]
    pub fn st4csctl(&self) -> ST4CSCTL_R {
        ST4CSCTL_R::new(((self.bits >> 18) & 1) != 0)
    }
    #[doc = "Bit 19 - SHRTIMER_ST4CHOCTL update by DMA mode"]
    #[inline(always)]
    pub fn st4choctl(&self) -> ST4CHOCTL_R {
        ST4CHOCTL_R::new(((self.bits >> 19) & 1) != 0)
    }
    #[doc = "Bit 20 - SHRTIMER_ST4FLTCTL update by DMA mode"]
    #[inline(always)]
    pub fn st4fltctl(&self) -> ST4FLTCTL_R {
        ST4FLTCTL_R::new(((self.bits >> 20) & 1) != 0)
    }
    #[doc = "Bit 31 - SHRTIMER_ST4ACTL update by DMA mode"]
    #[inline(always)]
    pub fn st4actl(&self) -> ST4ACTL_R {
        ST4ACTL_R::new(((self.bits >> 31) & 1) != 0)
    }
}
impl W {
    #[doc = "Bit 0 - SHRTIMER_ST4CTL0 update by DMA mode"]
    #[inline(always)]
    #[must_use]
    pub fn st4ctl0(&mut self) -> ST4CTL0_W<DMAUPST4R_SPEC, 0> {
        ST4CTL0_W::new(self)
    }
    #[doc = "Bit 1 - SHRTIMER_ST4INTC update by DMA mode"]
    #[inline(always)]
    #[must_use]
    pub fn st4intc(&mut self) -> ST4INTC_W<DMAUPST4R_SPEC, 1> {
        ST4INTC_W::new(self)
    }
    #[doc = "Bit 2 - SHRTIMER_ST4DMAINTEN update by DMA mode"]
    #[inline(always)]
    #[must_use]
    pub fn st4dmainten(&mut self) -> ST4DMAINTEN_W<DMAUPST4R_SPEC, 2> {
        ST4DMAINTEN_W::new(self)
    }
    #[doc = "Bit 3 - SHRTIMER_ST4CNT update by DMA mode"]
    #[inline(always)]
    #[must_use]
    pub fn st4cnt(&mut self) -> ST4CNT_W<DMAUPST4R_SPEC, 3> {
        ST4CNT_W::new(self)
    }
    #[doc = "Bit 4 - SHRTIMER_ST4CAR update by DMA mode"]
    #[inline(always)]
    #[must_use]
    pub fn st4car(&mut self) -> ST4CAR_W<DMAUPST4R_SPEC, 4> {
        ST4CAR_W::new(self)
    }
    #[doc = "Bit 5 - SHRTIMER_ST4CREP update by DMA mode"]
    #[inline(always)]
    #[must_use]
    pub fn st4crep(&mut self) -> ST4CREP_W<DMAUPST4R_SPEC, 5> {
        ST4CREP_W::new(self)
    }
    #[doc = "Bit 6 - SHRTIMER_ST4CMP0V update by DMA mode"]
    #[inline(always)]
    #[must_use]
    pub fn st4cmp0v(&mut self) -> ST4CMP0V_W<DMAUPST4R_SPEC, 6> {
        ST4CMP0V_W::new(self)
    }
    #[doc = "Bit 7 - SHRTIMER_ST4CMP1V update by DMA mode"]
    #[inline(always)]
    #[must_use]
    pub fn st4cmp1v(&mut self) -> ST4CMP1V_W<DMAUPST4R_SPEC, 7> {
        ST4CMP1V_W::new(self)
    }
    #[doc = "Bit 8 - SHRTIMER_ST4CMP2V update by DMA mode"]
    #[inline(always)]
    #[must_use]
    pub fn st4cmp2v(&mut self) -> ST4CMP2V_W<DMAUPST4R_SPEC, 8> {
        ST4CMP2V_W::new(self)
    }
    #[doc = "Bit 9 - SHRTIMER_ST4CMP3V update by DMA mode"]
    #[inline(always)]
    #[must_use]
    pub fn st4cmp3v(&mut self) -> ST4CMP3V_W<DMAUPST4R_SPEC, 9> {
        ST4CMP3V_W::new(self)
    }
    #[doc = "Bit 10 - SHRTIMER_ST4DTCTL update by DMA mode"]
    #[inline(always)]
    #[must_use]
    pub fn st4dtctl(&mut self) -> ST4DTCTL_W<DMAUPST4R_SPEC, 10> {
        ST4DTCTL_W::new(self)
    }
    #[doc = "Bit 11 - SHRTIMER_ST4CH0SET update by DMA mode"]
    #[inline(always)]
    #[must_use]
    pub fn st4ch0set(&mut self) -> ST4CH0SET_W<DMAUPST4R_SPEC, 11> {
        ST4CH0SET_W::new(self)
    }
    #[doc = "Bit 12 - SHRTIMER_ST4CH0RST update by DMA mode"]
    #[inline(always)]
    #[must_use]
    pub fn st4ch0rst(&mut self) -> ST4CH0RST_W<DMAUPST4R_SPEC, 12> {
        ST4CH0RST_W::new(self)
    }
    #[doc = "Bit 13 - SHRTIMER_ST4CH1SET update by DMA mode"]
    #[inline(always)]
    #[must_use]
    pub fn st4ch1set(&mut self) -> ST4CH1SET_W<DMAUPST4R_SPEC, 13> {
        ST4CH1SET_W::new(self)
    }
    #[doc = "Bit 14 - SHRTIMER_ST4CH1RST update by DMA mode"]
    #[inline(always)]
    #[must_use]
    pub fn st4ch1rst(&mut self) -> ST4CH1RST_W<DMAUPST4R_SPEC, 14> {
        ST4CH1RST_W::new(self)
    }
    #[doc = "Bit 15 - SHRTIMER_ST4EXEVFCFG0update by DMA mode"]
    #[inline(always)]
    #[must_use]
    pub fn st4exevfcfg0(&mut self) -> ST4EXEVFCFG0_W<DMAUPST4R_SPEC, 15> {
        ST4EXEVFCFG0_W::new(self)
    }
    #[doc = "Bit 16 - SHRTIMER_ST4EXEVFCFG1update by DMA mode"]
    #[inline(always)]
    #[must_use]
    pub fn st4exevfcfg1(&mut self) -> ST4EXEVFCFG1_W<DMAUPST4R_SPEC, 16> {
        ST4EXEVFCFG1_W::new(self)
    }
    #[doc = "Bit 17 - SHRTIMER_ST4CNTRST update by DMA mode"]
    #[inline(always)]
    #[must_use]
    pub fn st4cntrst(&mut self) -> ST4CNTRST_W<DMAUPST4R_SPEC, 17> {
        ST4CNTRST_W::new(self)
    }
    #[doc = "Bit 18 - SHRTIMER_ST4CSCTL update by DMA mode"]
    #[inline(always)]
    #[must_use]
    pub fn st4csctl(&mut self) -> ST4CSCTL_W<DMAUPST4R_SPEC, 18> {
        ST4CSCTL_W::new(self)
    }
    #[doc = "Bit 19 - SHRTIMER_ST4CHOCTL update by DMA mode"]
    #[inline(always)]
    #[must_use]
    pub fn st4choctl(&mut self) -> ST4CHOCTL_W<DMAUPST4R_SPEC, 19> {
        ST4CHOCTL_W::new(self)
    }
    #[doc = "Bit 20 - SHRTIMER_ST4FLTCTL update by DMA mode"]
    #[inline(always)]
    #[must_use]
    pub fn st4fltctl(&mut self) -> ST4FLTCTL_W<DMAUPST4R_SPEC, 20> {
        ST4FLTCTL_W::new(self)
    }
    #[doc = "Bit 31 - SHRTIMER_ST4ACTL update by DMA mode"]
    #[inline(always)]
    #[must_use]
    pub fn st4actl(&mut self) -> ST4ACTL_W<DMAUPST4R_SPEC, 31> {
        ST4ACTL_W::new(self)
    }
    #[doc = r" Writes raw bits to the register."]
    #[doc = r""]
    #[doc = r" # Safety"]
    #[doc = r""]
    #[doc = r" Passing incorrect value can cause undefined behaviour. See reference manual"]
    #[inline(always)]
    pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
        self.bits = bits;
        self
    }
}
#[doc = "SHRTIMER DMA update Slave_TIMER4 register\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`dmaupst4r::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`dmaupst4r::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct DMAUPST4R_SPEC;
impl crate::RegisterSpec for DMAUPST4R_SPEC {
    type Ux = u32;
}
#[doc = "`read()` method returns [`dmaupst4r::R`](R) reader structure"]
impl crate::Readable for DMAUPST4R_SPEC {}
#[doc = "`write(|w| ..)` method takes [`dmaupst4r::W`](W) writer structure"]
impl crate::Writable for DMAUPST4R_SPEC {
    const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
}
#[doc = "`reset()` method sets DMAUPST4R to value 0"]
impl crate::Resettable for DMAUPST4R_SPEC {
    const RESET_VALUE: Self::Ux = 0;
}
