
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version R-2020.09-SP2 for linux64 - Dec 03, 2020 

                    Copyright (c) 1988 - 2020 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
dc_shell> dc_shell> arx_numeric.vhd                   pk_gfsk.vhd                   clock_gen.vhd                   demodulator.vhd                   filter.vhd                   mixer.vhd                   slicer.vhd                   gfsk.vhd
dc_shell> gfsk
dc_shell> clk
dc_shell> none
dc_shell> 10
dc_shell> gfsk_structure_none_10
dc_shell> n
dc_shell> n
dc_shell> structure_none_10
dc_shell> dc_shell> dc_shell> dc_shell> dc_shell> Running PRESTO HDLC
Compiling Package Declaration ARX_NUMERIC
Compiling Package Body ARX_NUMERIC
Presto compilation completed successfully.
Loading db file '/remote/labware/technology/UMC/UMCL18U250D2_2.4/design_compiler/umcl18u250t2_typ.db'
Loading db file '/remote/labware/packages/synopsys/syn/R-2020.09-SP2/libraries/syn/dw_foundation.sldb'
Running PRESTO HDLC
Compiling Package Declaration PK_GFSK
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration CLOCK_GEN
Compiling Architecture BEHAVIOR of CLOCK_GEN
Warning:  ./clock_gen.vhd:35: The architecture behavior has already been analyzed. It is being replaced. (VHD-4)
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration DEMODULATOR_STD
Compiling Architecture RTL of DEMODULATOR_STD
Warning:  ./demodulator.vhd:19: The architecture rtl has already been analyzed. It is being replaced. (VHD-4)
Compiling Entity Declaration DEMODULATOR
Compiling Architecture RTL of DEMODULATOR
Warning:  ./demodulator.vhd:67: The architecture rtl has already been analyzed. It is being replaced. (VHD-4)
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration FILTER_STD
Compiling Architecture RTL of FILTER_STD
Warning:  ./filter.vhd:20: The architecture rtl has already been analyzed. It is being replaced. (VHD-4)
Compiling Entity Declaration FILTER
Compiling Architecture RTL of FILTER
Warning:  ./filter.vhd:73: The architecture rtl has already been analyzed. It is being replaced. (VHD-4)
Compiling Entity Declaration LPF_5_12_SIGNED_12_6_1_6_SIGNED_5_1_SAT_TRUNC
Compiling Architecture RTL of LPF_5_12_SIGNED_12_6_1_6_SIGNED_5_1_SAT_TRUNC
Warning:  ./filter.vhd:141: The architecture rtl has already been analyzed. It is being replaced. (VHD-4)
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration MIXER_STD
Compiling Architecture RTL of MIXER_STD
Warning:  ./mixer.vhd:20: The architecture rtl has already been analyzed. It is being replaced. (VHD-4)
Compiling Entity Declaration MIXER
Compiling Architecture RTL of MIXER
Warning:  ./mixer.vhd:73: The architecture rtl has already been analyzed. It is being replaced. (VHD-4)
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration SLICER_STD
Compiling Architecture RTL of SLICER_STD
Warning:  ./slicer.vhd:19: The architecture rtl has already been analyzed. It is being replaced. (VHD-4)
Compiling Entity Declaration SLICER
Compiling Architecture RTL of SLICER
Warning:  ./slicer.vhd:67: The architecture rtl has already been analyzed. It is being replaced. (VHD-4)
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration GFSK
Compiling Architecture STRUCTURE of GFSK
Warning:  ./gfsk.vhd:30: The architecture structure has already been analyzed. It is being replaced. (VHD-4)
Presto compilation completed successfully.
dc_shell> dc_shell> dc_shell> dc_shell> Loading db file '/remote/labware/packages/synopsys/syn/R-2020.09-SP2/libraries/syn/gtech.db'
Loading db file '/remote/labware/packages/synopsys/syn/R-2020.09-SP2/libraries/syn/standard.sldb'
Warning: The library named umcl18u250t2_typ specifies a very small trip-point value (0). (TIM-163)
Warning: The library named umcl18u250t2_typ specifies a very small trip-point value (0). (TIM-163)
  Loading link library 'umcl18u250t2_typ'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully. (gfsk)
Elaborated 1 design.
Current design is now 'gfsk'.
Information: Building the design 'clock_gen'. (HDL-193)
Warning:  ./clock_gen.vhd:58: Signal assignment delays are not supported for synthesis. They are ignored. (ELAB-924)

Inferred memory devices in process
	in routine clock_gen line 38 in file
		'./clock_gen.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      clk4_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     counter_reg     | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (clock_gen)
Information: Building the design 'mixer_std'. (HDL-193)
Presto compilation completed successfully. (mixer_std)
Information: Building the design 'filter_std'. (HDL-193)
Presto compilation completed successfully. (filter_std)
Information: Building the design 'demodulator_std'. (HDL-193)
Presto compilation completed successfully. (demodulator_std)
Information: Building the design 'slicer_std'. (HDL-193)
Presto compilation completed successfully. (slicer_std)
Information: Building the design 'mixer'. (HDL-193)
Warning:  ./mixer.vhd:111: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 101 in file
	'./mixer.vhd'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           111            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine mixer line 92 in file
		'./mixer.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    arx_i_reg_reg    | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (mixer)
Information: Building the design 'filter'. (HDL-193)
Presto compilation completed successfully. (filter)
Information: Building the design 'demodulator'. (HDL-193)

Inferred memory devices in process
	in routine demodulator line 92 in file
		'./demodulator.vhd'.
=====================================================================================
|       Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=====================================================================================
|    arx_result_reg_reg     | Flip-flop |   9   |  Y  | N  | Y  | N  | N  | N  | N  |
| arx_dem_samples_i_reg_reg | Flip-flop |  20   |  Y  | N  | Y  | N  | N  | N  | N  |
| arx_dem_samples_q_reg_reg | Flip-flop |  20   |  Y  | N  | Y  | N  | N  | N  | N  |
=====================================================================================
Presto compilation completed successfully. (demodulator)
Information: Building the design 'slicer'. (HDL-193)

Inferred memory devices in process
	in routine slicer line 84 in file
		'./slicer.vhd'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|   arx_output_reg_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| arx_slicer_fifo_reg_reg | Flip-flop |  21   |  Y  | N  | Y  | N  | N  | N  | N  |
|   arx_counter_reg_reg   | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===================================================================================
Presto compilation completed successfully. (slicer)
Information: Building the design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc'. (HDL-193)

Inferred memory devices in process
	in routine lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc line 179 in file
		'./filter.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  arx_input_reg_reg  | Flip-flop |  336  |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc)
1
dc_shell> dc_shell> dc_shell> 1
dc_shell> dc_shell> dc_shell> 1
dc_shell> dc_shell> dc_shell> 1
dc_shell> dc_shell> dc_shell> Information: Uniquified 2 instances of design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc'. (OPT-1056)
1
dc_shell> dc_shell> dc_shell> Current design is 'gfsk'.
Error: Cannot rename design /home/s2981416/IDSP191210950/Assignment3/GFS-8/vhdl/gfsk.db:gfsk over existing design /home/s2981416/IDSP191210950/Assignment3/GFS-8/vhdl/gfsk.db:gfsk. (UIMG-43)
0
dc_shell> dc_shell> dc_shell> dc_shell> FALSE
dc_shell> dc_shell> dc_shell> Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | R-2020.09-DWBB_202009.2 |     *     |
| Licensed DW Building Blocks        | R-2020.09-DWBB_202009.2 |     *     |
============================================================================


Information: There are 33 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'slicer'
Information: Added key list 'DesignWare' to design 'slicer'. (DDB-72)
  Processing 'slicer_std'
  Processing 'demodulator'
  Processing 'demodulator_std'
  Processing 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0'
  Processing 'filter'
  Processing 'filter_std'
  Processing 'mixer'
  Processing 'mixer_std'
  Processing 'clock_gen'
  Processing 'gfsk'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Mapping 'slicer_DW_cmp_0'
  Processing 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_0'
  Processing 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_sub_0'
  Processing 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_1'
  Processing 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_2'
  Processing 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_3'
  Processing 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_4'
  Processing 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_5'
  Processing 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_0_DW01_add_6'
  Processing 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_sub_0_DW01_sub_1'
  Processing 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_1_DW01_add_7'
  Processing 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_2_DW01_add_8'
  Processing 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_3_DW01_add_9'
  Processing 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_4_DW01_add_10'
  Processing 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_5_DW01_add_11'
  Processing 'mixer_DW01_sub_0_DW01_sub_2'
  Building model 'DW01_NAND2'
  Processing 'DW01_NAND2'
  Building model 'DW01_add_width13' (rpl)
  Processing 'DW01_add_width13'
  Building model 'DW01_add_width14' (rpl)
  Processing 'DW01_add_width14'
  Building model 'DW01_sub_width17' (rpl)
  Processing 'DW01_sub_width17'
  Building model 'DW01_add_width8' (rpl)
  Processing 'DW01_add_width8'
  Building model 'DW01_add_width9' (rpl)
  Processing 'DW01_add_width9'
  Building model 'DW01_add_width18' (rpl)
  Processing 'DW01_add_width18'
  Building model 'DW01_sub_width19' (rpl)
  Processing 'DW01_sub_width19'
  Building model 'DW01_sub_width16' (rpl)
  Processing 'DW01_sub_width16'
  Building model 'DW01_add_width20' (rpl)
  Processing 'DW01_add_width20'
  Building model 'DW01_sub_width21' (rpl)
  Processing 'DW01_sub_width21'
  Building model 'DW01_add_width15' (rpl)
  Processing 'DW01_add_width15'
  Building model 'DW01_add_width23' (rpl)
  Processing 'DW01_add_width23'
  Building model 'DW01_add_width21' (rpl)
  Processing 'DW01_add_width21'
  Building model 'DW01_add_width24' (rpl)
  Processing 'DW01_add_width24'
  Building model 'DW01_sub_width24' (rpl)
  Processing 'DW01_sub_width24'
  Building model 'DW01_sub_width11' (rpl)
  Processing 'DW01_sub_width11'
  Processing 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_6_DW01_add_12'
  Processing 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_7_DW01_add_13'
  Processing 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_8_DW01_add_14'
  Processing 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_6_DW01_add_15'
  Processing 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_7_DW01_add_16'
  Processing 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_8_DW01_add_17'
  Processing 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_sub_1_DW01_sub_3'
  Processing 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_9_DW01_add_18'
  Processing 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_10_DW01_add_19'
  Processing 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_11_DW01_add_20'
  Processing 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_sub_1_DW01_sub_4'
  Processing 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_9_DW01_add_21'
  Processing 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_10_DW01_add_22'
  Processing 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_11_DW01_add_23'
  Mapping 'mixer_DW_mult_tc_0'
  Mapping 'mixer_DW_mult_tc_1'
  Processing 'slicer_DW01_add_0_DW01_add_24'
  Processing 'slicer_DW01_add_1_DW01_add_25'
  Processing 'slicer_DW01_add_2_DW01_add_26'
  Processing 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_sub_2_DW01_sub_5'
  Processing 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_12_DW01_add_27'
  Processing 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_13_DW01_add_28'
  Processing 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_sub_3_DW01_sub_6'
  Processing 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_14_DW01_add_29'
  Processing 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_sub_2_DW01_sub_7'
  Processing 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_12_DW01_add_30'
  Processing 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_13_DW01_add_31'
  Processing 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_sub_3_DW01_sub_8'
  Processing 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_14_DW01_add_32'
  Processing 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_sub_4_DW01_sub_9'
  Processing 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_15_DW01_add_33'
  Processing 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_sub_4_DW01_sub_10'
  Processing 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_15_DW01_add_34'
  Processing 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_sub_5_DW01_sub_11'
  Processing 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_16_DW01_add_35'
  Processing 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_sub_6_DW01_sub_12'
  Processing 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_17_DW01_add_36'
  Processing 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_18_DW01_add_37'
  Processing 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_19_DW01_add_38'
  Processing 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_20_DW01_add_39'
  Processing 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_21_DW01_add_40'
  Processing 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_22_DW01_add_41'
  Processing 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_sub_5_DW01_sub_13'
  Processing 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_16_DW01_add_42'
  Processing 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_sub_6_DW01_sub_14'
  Processing 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_17_DW01_add_43'
  Processing 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_18_DW01_add_44'
  Processing 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_19_DW01_add_45'
  Processing 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_20_DW01_add_46'
  Processing 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_21_DW01_add_47'
  Processing 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_22_DW01_add_48'
  Processing 'demodulator_DW01_sub_0_DW01_sub_15'
  Mapping 'demodulator_DW_mult_tc_0'
  Mapping 'demodulator_DW_mult_tc_1'

  Beginning Mapping Optimizations  (High effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:05  162104.6      0.00       0.0       0.0                          
    0:00:05  162104.6      0.00       0.0       0.0                          
    0:00:05  162104.6      0.00       0.0       0.0                          
    0:00:05  162104.6      0.00       0.0       0.0                          
    0:00:05  162104.6      0.00       0.0       0.0                          
    0:00:05  136049.5      0.00       0.0       0.0                          
    0:00:05  136049.5      0.00       0.0       0.0                          
    0:00:05  136049.5      0.00       0.0       0.0                          
    0:00:05  136049.5      0.00       0.0       0.0                          
    0:00:05  136049.5      0.00       0.0       0.0                          
    0:00:05  136049.5      0.00       0.0       0.0                          
    0:00:05  136049.5      0.00       0.0       0.0                          
    0:00:05  136049.5      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:05  136049.5      0.00       0.0       0.0                          
    0:00:05  136049.5      0.00       0.0       0.0                          
    0:00:06  136049.5      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:06  136049.5      0.00       0.0       0.0                          
    0:00:06  136049.5      0.00       0.0       0.0                          
    0:00:06  135927.5      0.00       0.0       0.0                          
    0:00:06  135878.7      0.00       0.0       0.0                          
    0:00:06  135854.3      0.00       0.0       0.0                          
    0:00:06  135821.8      0.00       0.0       0.0                          
    0:00:06  135797.4      0.00       0.0       0.0                          
    0:00:06  135797.4      0.00       0.0       0.0                          
    0:00:06  135797.4      0.00       0.0       0.0                          
    0:00:06  135797.4      0.00       0.0       0.0                          
    0:00:06  135797.4      0.00       0.0       0.0                          
    0:00:06  135797.4      0.00       0.0       0.0                          
    0:00:06  135797.4      0.00       0.0       0.0                          
    0:00:06  135797.4      0.00       0.0       0.0                          
    0:00:06  135147.0      0.00       0.0       0.0                          
Loading db file '/remote/labware/technology/UMC/UMCL18U250D2_2.4/design_compiler/umcl18u250t2_typ.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
dc_shell> dc_shell> dc_shell>  
****************************************
check_design summary:
Version:     R-2020.09-SP2
Date:        Sat Apr 22 14:06:47 2023
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                    373
    Unloaded inputs (LINT-8)                                       47
    Unconnected ports (LINT-28)                                   286
    Feedthrough (LINT-29)                                          40

Cells                                                             138
    Nets connected to multiple pins on same cell (LINT-33)        138

Nets                                                               47
    Unloaded nets (LINT-2)                                         47
--------------------------------------------------------------------------------

Warning: In design 'gfsk', net 'dam/demodulator_inst/sub_132/B[9]' driven by pin 'dam/demodulator_inst/sub_132/B[9]' has no loads. (LINT-2)
Warning: In design 'gfsk', net 'lpf/filter_inst/lpf_i/sub_0_root_add_286/B[17]' driven by pin 'lpf/filter_inst/lpf_i/sub_0_root_add_286/B[17]' has no loads. (LINT-2)
Warning: In design 'gfsk', net 'lpf/filter_inst/lpf_i/sub_0_root_sub_0_root_add_292/B[22]' driven by pin 'lpf/filter_inst/lpf_i/sub_0_root_sub_0_root_add_292/B[22]' has no loads. (LINT-2)
Warning: In design 'gfsk', net 'lpf/filter_inst/lpf_i/sub_0_root_sub_0_root_add_292/B[21]' driven by pin 'lpf/filter_inst/lpf_i/sub_0_root_sub_0_root_add_292/B[21]' has no loads. (LINT-2)
Warning: In design 'gfsk', net 'lpf/filter_inst/lpf_i/sub_0_root_sub_0_root_add_292/B[20]' driven by pin 'lpf/filter_inst/lpf_i/sub_0_root_sub_0_root_add_292/B[20]' has no loads. (LINT-2)
Warning: In design 'gfsk', net 'lpf/filter_inst/lpf_i/sub_0_root_sub_0_root_add_292/B[19]' driven by pin 'lpf/filter_inst/lpf_i/sub_0_root_sub_0_root_add_292/B[19]' has no loads. (LINT-2)
Warning: In design 'gfsk', net 'lpf/filter_inst/lpf_i/sub_0_root_sub_0_root_add_292/B[18]' driven by pin 'lpf/filter_inst/lpf_i/sub_0_root_sub_0_root_add_292/B[18]' has no loads. (LINT-2)
Warning: In design 'gfsk', net 'lpf/filter_inst/lpf_i/sub_0_root_sub_0_root_add_292/B[17]' driven by pin 'lpf/filter_inst/lpf_i/sub_0_root_sub_0_root_add_292/B[17]' has no loads. (LINT-2)
Warning: In design 'gfsk', net 'lpf/filter_inst/lpf_i/sub_0_root_sub_0_root_add_292/B[16]' driven by pin 'lpf/filter_inst/lpf_i/sub_0_root_sub_0_root_add_292/B[16]' has no loads. (LINT-2)
Warning: In design 'gfsk', net 'lpf/filter_inst/lpf_i/sub_0_root_sub_0_root_add_292/B[15]' driven by pin 'lpf/filter_inst/lpf_i/sub_0_root_sub_0_root_add_292/B[15]' has no loads. (LINT-2)
Warning: In design 'gfsk', net 'lpf/filter_inst/lpf_i/sub_0_root_sub_0_root_add_292/B[14]' driven by pin 'lpf/filter_inst/lpf_i/sub_0_root_sub_0_root_add_292/B[14]' has no loads. (LINT-2)
Warning: In design 'gfsk', net 'lpf/filter_inst/lpf_i/sub_0_root_sub_0_root_add_292/B[13]' driven by pin 'lpf/filter_inst/lpf_i/sub_0_root_sub_0_root_add_292/B[13]' has no loads. (LINT-2)
Warning: In design 'gfsk', net 'lpf/filter_inst/lpf_i/sub_0_root_sub_0_root_add_292/B[12]' driven by pin 'lpf/filter_inst/lpf_i/sub_0_root_sub_0_root_add_292/B[12]' has no loads. (LINT-2)
Warning: In design 'gfsk', net 'lpf/filter_inst/lpf_i/sub_3_root_sub_0_root_add_292/B[22]' driven by pin 'lpf/filter_inst/lpf_i/sub_3_root_sub_0_root_add_292/B[22]' has no loads. (LINT-2)
Warning: In design 'gfsk', net 'lpf/filter_inst/lpf_i/sub_3_root_sub_0_root_add_292/B[21]' driven by pin 'lpf/filter_inst/lpf_i/sub_3_root_sub_0_root_add_292/B[21]' has no loads. (LINT-2)
Warning: In design 'gfsk', net 'lpf/filter_inst/lpf_i/sub_3_root_sub_0_root_add_292/B[20]' driven by pin 'lpf/filter_inst/lpf_i/sub_3_root_sub_0_root_add_292/B[20]' has no loads. (LINT-2)
Warning: In design 'gfsk', net 'lpf/filter_inst/lpf_i/sub_3_root_sub_0_root_add_292/B[19]' driven by pin 'lpf/filter_inst/lpf_i/sub_3_root_sub_0_root_add_292/B[19]' has no loads. (LINT-2)
Warning: In design 'gfsk', net 'lpf/filter_inst/lpf_i/sub_3_root_sub_0_root_add_292/B[18]' driven by pin 'lpf/filter_inst/lpf_i/sub_3_root_sub_0_root_add_292/B[18]' has no loads. (LINT-2)
Warning: In design 'gfsk', net 'lpf/filter_inst/lpf_i/sub_3_root_sub_0_root_add_292/B[17]' driven by pin 'lpf/filter_inst/lpf_i/sub_3_root_sub_0_root_add_292/B[17]' has no loads. (LINT-2)
Warning: In design 'gfsk', net 'lpf/filter_inst/lpf_i/sub_3_root_sub_0_root_add_292/B[16]' driven by pin 'lpf/filter_inst/lpf_i/sub_3_root_sub_0_root_add_292/B[16]' has no loads. (LINT-2)
Warning: In design 'gfsk', net 'lpf/filter_inst/lpf_i/sub_3_root_sub_0_root_add_292/B[15]' driven by pin 'lpf/filter_inst/lpf_i/sub_3_root_sub_0_root_add_292/B[15]' has no loads. (LINT-2)
Warning: In design 'gfsk', net 'lpf/filter_inst/lpf_i/sub_3_root_sub_0_root_add_292/B[14]' driven by pin 'lpf/filter_inst/lpf_i/sub_3_root_sub_0_root_add_292/B[14]' has no loads. (LINT-2)
Warning: In design 'gfsk', net 'lpf/filter_inst/lpf_i/sub_0_root_sub_287/B[16]' driven by pin 'lpf/filter_inst/lpf_i/sub_0_root_sub_287/B[16]' has no loads. (LINT-2)
Warning: In design 'gfsk', net 'lpf/filter_inst/lpf_i/sub_0_root_sub_279/B[15]' driven by pin 'lpf/filter_inst/lpf_i/sub_0_root_sub_279/B[15]' has no loads. (LINT-2)
Warning: In design 'gfsk', net 'lpf/filter_inst/lpf_q/sub_0_root_add_286/B[17]' driven by pin 'lpf/filter_inst/lpf_q/sub_0_root_add_286/B[17]' has no loads. (LINT-2)
Warning: In design 'gfsk', net 'lpf/filter_inst/lpf_q/sub_0_root_sub_0_root_add_292/B[22]' driven by pin 'lpf/filter_inst/lpf_q/sub_0_root_sub_0_root_add_292/B[22]' has no loads. (LINT-2)
Warning: In design 'gfsk', net 'lpf/filter_inst/lpf_q/sub_0_root_sub_0_root_add_292/B[21]' driven by pin 'lpf/filter_inst/lpf_q/sub_0_root_sub_0_root_add_292/B[21]' has no loads. (LINT-2)
Warning: In design 'gfsk', net 'lpf/filter_inst/lpf_q/sub_0_root_sub_0_root_add_292/B[20]' driven by pin 'lpf/filter_inst/lpf_q/sub_0_root_sub_0_root_add_292/B[20]' has no loads. (LINT-2)
Warning: In design 'gfsk', net 'lpf/filter_inst/lpf_q/sub_0_root_sub_0_root_add_292/B[19]' driven by pin 'lpf/filter_inst/lpf_q/sub_0_root_sub_0_root_add_292/B[19]' has no loads. (LINT-2)
Warning: In design 'gfsk', net 'lpf/filter_inst/lpf_q/sub_0_root_sub_0_root_add_292/B[18]' driven by pin 'lpf/filter_inst/lpf_q/sub_0_root_sub_0_root_add_292/B[18]' has no loads. (LINT-2)
Warning: In design 'gfsk', net 'lpf/filter_inst/lpf_q/sub_0_root_sub_0_root_add_292/B[17]' driven by pin 'lpf/filter_inst/lpf_q/sub_0_root_sub_0_root_add_292/B[17]' has no loads. (LINT-2)
Warning: In design 'gfsk', net 'lpf/filter_inst/lpf_q/sub_0_root_sub_0_root_add_292/B[16]' driven by pin 'lpf/filter_inst/lpf_q/sub_0_root_sub_0_root_add_292/B[16]' has no loads. (LINT-2)
Warning: In design 'gfsk', net 'lpf/filter_inst/lpf_q/sub_0_root_sub_0_root_add_292/B[15]' driven by pin 'lpf/filter_inst/lpf_q/sub_0_root_sub_0_root_add_292/B[15]' has no loads. (LINT-2)
Warning: In design 'gfsk', net 'lpf/filter_inst/lpf_q/sub_0_root_sub_0_root_add_292/B[14]' driven by pin 'lpf/filter_inst/lpf_q/sub_0_root_sub_0_root_add_292/B[14]' has no loads. (LINT-2)
Warning: In design 'gfsk', net 'lpf/filter_inst/lpf_q/sub_0_root_sub_0_root_add_292/B[13]' driven by pin 'lpf/filter_inst/lpf_q/sub_0_root_sub_0_root_add_292/B[13]' has no loads. (LINT-2)
Warning: In design 'gfsk', net 'lpf/filter_inst/lpf_q/sub_0_root_sub_0_root_add_292/B[12]' driven by pin 'lpf/filter_inst/lpf_q/sub_0_root_sub_0_root_add_292/B[12]' has no loads. (LINT-2)
Warning: In design 'gfsk', net 'lpf/filter_inst/lpf_q/sub_3_root_sub_0_root_add_292/B[22]' driven by pin 'lpf/filter_inst/lpf_q/sub_3_root_sub_0_root_add_292/B[22]' has no loads. (LINT-2)
Warning: In design 'gfsk', net 'lpf/filter_inst/lpf_q/sub_3_root_sub_0_root_add_292/B[21]' driven by pin 'lpf/filter_inst/lpf_q/sub_3_root_sub_0_root_add_292/B[21]' has no loads. (LINT-2)
Warning: In design 'gfsk', net 'lpf/filter_inst/lpf_q/sub_3_root_sub_0_root_add_292/B[20]' driven by pin 'lpf/filter_inst/lpf_q/sub_3_root_sub_0_root_add_292/B[20]' has no loads. (LINT-2)
Warning: In design 'gfsk', net 'lpf/filter_inst/lpf_q/sub_3_root_sub_0_root_add_292/B[19]' driven by pin 'lpf/filter_inst/lpf_q/sub_3_root_sub_0_root_add_292/B[19]' has no loads. (LINT-2)
Warning: In design 'gfsk', net 'lpf/filter_inst/lpf_q/sub_3_root_sub_0_root_add_292/B[18]' driven by pin 'lpf/filter_inst/lpf_q/sub_3_root_sub_0_root_add_292/B[18]' has no loads. (LINT-2)
Warning: In design 'gfsk', net 'lpf/filter_inst/lpf_q/sub_3_root_sub_0_root_add_292/B[17]' driven by pin 'lpf/filter_inst/lpf_q/sub_3_root_sub_0_root_add_292/B[17]' has no loads. (LINT-2)
Warning: In design 'gfsk', net 'lpf/filter_inst/lpf_q/sub_3_root_sub_0_root_add_292/B[16]' driven by pin 'lpf/filter_inst/lpf_q/sub_3_root_sub_0_root_add_292/B[16]' has no loads. (LINT-2)
Warning: In design 'gfsk', net 'lpf/filter_inst/lpf_q/sub_3_root_sub_0_root_add_292/B[15]' driven by pin 'lpf/filter_inst/lpf_q/sub_3_root_sub_0_root_add_292/B[15]' has no loads. (LINT-2)
Warning: In design 'gfsk', net 'lpf/filter_inst/lpf_q/sub_3_root_sub_0_root_add_292/B[14]' driven by pin 'lpf/filter_inst/lpf_q/sub_3_root_sub_0_root_add_292/B[14]' has no loads. (LINT-2)
Warning: In design 'gfsk', net 'lpf/filter_inst/lpf_q/sub_0_root_sub_287/B[16]' driven by pin 'lpf/filter_inst/lpf_q/sub_0_root_sub_287/B[16]' has no loads. (LINT-2)
Warning: In design 'gfsk', net 'lpf/filter_inst/lpf_q/sub_0_root_sub_279/B[15]' driven by pin 'lpf/filter_inst/lpf_q/sub_0_root_sub_279/B[15]' has no loads. (LINT-2)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_sub_1_DW01_sub_3', input port 'B[16]' is unloaded. (LINT-8)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_sub_1_DW01_sub_4', input port 'B[16]' is unloaded. (LINT-8)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_sub_2_DW01_sub_5', input port 'B[17]' is unloaded. (LINT-8)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_sub_3_DW01_sub_6', input port 'B[15]' is unloaded. (LINT-8)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_sub_2_DW01_sub_7', input port 'B[17]' is unloaded. (LINT-8)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_sub_3_DW01_sub_8', input port 'B[15]' is unloaded. (LINT-8)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_sub_5_DW01_sub_11', input port 'B[22]' is unloaded. (LINT-8)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_sub_5_DW01_sub_11', input port 'B[21]' is unloaded. (LINT-8)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_sub_5_DW01_sub_11', input port 'B[20]' is unloaded. (LINT-8)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_sub_5_DW01_sub_11', input port 'B[19]' is unloaded. (LINT-8)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_sub_5_DW01_sub_11', input port 'B[18]' is unloaded. (LINT-8)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_sub_5_DW01_sub_11', input port 'B[17]' is unloaded. (LINT-8)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_sub_5_DW01_sub_11', input port 'B[16]' is unloaded. (LINT-8)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_sub_5_DW01_sub_11', input port 'B[15]' is unloaded. (LINT-8)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_sub_5_DW01_sub_11', input port 'B[14]' is unloaded. (LINT-8)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_sub_5_DW01_sub_11', input port 'B[13]' is unloaded. (LINT-8)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_sub_5_DW01_sub_11', input port 'B[12]' is unloaded. (LINT-8)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_sub_6_DW01_sub_12', input port 'B[22]' is unloaded. (LINT-8)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_sub_6_DW01_sub_12', input port 'B[21]' is unloaded. (LINT-8)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_sub_6_DW01_sub_12', input port 'B[20]' is unloaded. (LINT-8)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_sub_6_DW01_sub_12', input port 'B[19]' is unloaded. (LINT-8)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_sub_6_DW01_sub_12', input port 'B[18]' is unloaded. (LINT-8)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_sub_6_DW01_sub_12', input port 'B[17]' is unloaded. (LINT-8)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_sub_6_DW01_sub_12', input port 'B[16]' is unloaded. (LINT-8)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_sub_6_DW01_sub_12', input port 'B[15]' is unloaded. (LINT-8)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_sub_6_DW01_sub_12', input port 'B[14]' is unloaded. (LINT-8)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_sub_5_DW01_sub_13', input port 'B[22]' is unloaded. (LINT-8)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_sub_5_DW01_sub_13', input port 'B[21]' is unloaded. (LINT-8)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_sub_5_DW01_sub_13', input port 'B[20]' is unloaded. (LINT-8)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_sub_5_DW01_sub_13', input port 'B[19]' is unloaded. (LINT-8)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_sub_5_DW01_sub_13', input port 'B[18]' is unloaded. (LINT-8)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_sub_5_DW01_sub_13', input port 'B[17]' is unloaded. (LINT-8)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_sub_5_DW01_sub_13', input port 'B[16]' is unloaded. (LINT-8)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_sub_5_DW01_sub_13', input port 'B[15]' is unloaded. (LINT-8)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_sub_5_DW01_sub_13', input port 'B[14]' is unloaded. (LINT-8)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_sub_5_DW01_sub_13', input port 'B[13]' is unloaded. (LINT-8)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_sub_5_DW01_sub_13', input port 'B[12]' is unloaded. (LINT-8)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_sub_6_DW01_sub_14', input port 'B[22]' is unloaded. (LINT-8)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_sub_6_DW01_sub_14', input port 'B[21]' is unloaded. (LINT-8)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_sub_6_DW01_sub_14', input port 'B[20]' is unloaded. (LINT-8)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_sub_6_DW01_sub_14', input port 'B[19]' is unloaded. (LINT-8)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_sub_6_DW01_sub_14', input port 'B[18]' is unloaded. (LINT-8)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_sub_6_DW01_sub_14', input port 'B[17]' is unloaded. (LINT-8)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_sub_6_DW01_sub_14', input port 'B[16]' is unloaded. (LINT-8)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_sub_6_DW01_sub_14', input port 'B[15]' is unloaded. (LINT-8)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_sub_6_DW01_sub_14', input port 'B[14]' is unloaded. (LINT-8)
Warning: In design 'demodulator_DW01_sub_0_DW01_sub_15', input port 'B[9]' is unloaded. (LINT-8)
Warning: In design 'mixer', port 'phase_corr[9]' is not connected to any nets. (LINT-28)
Warning: In design 'mixer', port 'phase_corr[8]' is not connected to any nets. (LINT-28)
Warning: In design 'mixer', port 'phase_corr[7]' is not connected to any nets. (LINT-28)
Warning: In design 'mixer', port 'phase_corr[6]' is not connected to any nets. (LINT-28)
Warning: In design 'mixer', port 'phase_corr[5]' is not connected to any nets. (LINT-28)
Warning: In design 'mixer', port 'phase_corr[4]' is not connected to any nets. (LINT-28)
Warning: In design 'mixer', port 'phase_corr[3]' is not connected to any nets. (LINT-28)
Warning: In design 'mixer', port 'phase_corr[2]' is not connected to any nets. (LINT-28)
Warning: In design 'mixer', port 'phase_corr[1]' is not connected to any nets. (LINT-28)
Warning: In design 'mixer', port 'phase_corr[0]' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_3', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_3', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_4', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_4', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_5', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_5', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_1_DW01_add_7', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_1_DW01_add_7', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_2_DW01_add_8', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_2_DW01_add_8', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_3_DW01_add_9', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_3_DW01_add_9', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_4_DW01_add_10', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_4_DW01_add_10', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_5_DW01_add_11', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_5_DW01_add_11', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_6_DW01_add_12', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_6_DW01_add_12', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_7_DW01_add_13', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_7_DW01_add_13', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_8_DW01_add_14', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_8_DW01_add_14', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_6_DW01_add_15', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_6_DW01_add_15', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_7_DW01_add_16', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_7_DW01_add_16', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_8_DW01_add_17', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_8_DW01_add_17', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_sub_1_DW01_sub_3', port 'B[1]' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_sub_1_DW01_sub_3', port 'B[0]' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_sub_1_DW01_sub_3', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_sub_1_DW01_sub_3', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_9_DW01_add_18', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_9_DW01_add_18', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_10_DW01_add_19', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_10_DW01_add_19', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_11_DW01_add_20', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_11_DW01_add_20', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_sub_1_DW01_sub_4', port 'B[1]' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_sub_1_DW01_sub_4', port 'B[0]' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_sub_1_DW01_sub_4', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_sub_1_DW01_sub_4', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_9_DW01_add_21', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_9_DW01_add_21', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_10_DW01_add_22', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_10_DW01_add_22', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_11_DW01_add_23', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_11_DW01_add_23', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'mixer_DW_mult_tc_0', port 'a[6]' is not connected to any nets. (LINT-28)
Warning: In design 'mixer_DW_mult_tc_0', port 'a[5]' is not connected to any nets. (LINT-28)
Warning: In design 'mixer_DW_mult_tc_0', port 'a[4]' is not connected to any nets. (LINT-28)
Warning: In design 'mixer_DW_mult_tc_0', port 'a[3]' is not connected to any nets. (LINT-28)
Warning: In design 'mixer_DW_mult_tc_0', port 'a[2]' is not connected to any nets. (LINT-28)
Warning: In design 'mixer_DW_mult_tc_0', port 'a[1]' is not connected to any nets. (LINT-28)
Warning: In design 'mixer_DW_mult_tc_0', port 'a[0]' is not connected to any nets. (LINT-28)
Warning: In design 'mixer_DW_mult_tc_0', port 'product[18]' is not connected to any nets. (LINT-28)
Warning: In design 'mixer_DW_mult_tc_0', port 'product[5]' is not connected to any nets. (LINT-28)
Warning: In design 'mixer_DW_mult_tc_0', port 'product[4]' is not connected to any nets. (LINT-28)
Warning: In design 'mixer_DW_mult_tc_0', port 'product[3]' is not connected to any nets. (LINT-28)
Warning: In design 'mixer_DW_mult_tc_0', port 'product[2]' is not connected to any nets. (LINT-28)
Warning: In design 'mixer_DW_mult_tc_0', port 'product[1]' is not connected to any nets. (LINT-28)
Warning: In design 'mixer_DW_mult_tc_0', port 'product[0]' is not connected to any nets. (LINT-28)
Warning: In design 'mixer_DW_mult_tc_1', port 'a[6]' is not connected to any nets. (LINT-28)
Warning: In design 'mixer_DW_mult_tc_1', port 'a[5]' is not connected to any nets. (LINT-28)
Warning: In design 'mixer_DW_mult_tc_1', port 'a[4]' is not connected to any nets. (LINT-28)
Warning: In design 'mixer_DW_mult_tc_1', port 'a[3]' is not connected to any nets. (LINT-28)
Warning: In design 'mixer_DW_mult_tc_1', port 'a[2]' is not connected to any nets. (LINT-28)
Warning: In design 'mixer_DW_mult_tc_1', port 'a[1]' is not connected to any nets. (LINT-28)
Warning: In design 'mixer_DW_mult_tc_1', port 'a[0]' is not connected to any nets. (LINT-28)
Warning: In design 'mixer_DW_mult_tc_1', port 'product[18]' is not connected to any nets. (LINT-28)
Warning: In design 'mixer_DW_mult_tc_1', port 'product[5]' is not connected to any nets. (LINT-28)
Warning: In design 'mixer_DW_mult_tc_1', port 'product[4]' is not connected to any nets. (LINT-28)
Warning: In design 'mixer_DW_mult_tc_1', port 'product[3]' is not connected to any nets. (LINT-28)
Warning: In design 'mixer_DW_mult_tc_1', port 'product[2]' is not connected to any nets. (LINT-28)
Warning: In design 'mixer_DW_mult_tc_1', port 'product[1]' is not connected to any nets. (LINT-28)
Warning: In design 'mixer_DW_mult_tc_1', port 'product[0]' is not connected to any nets. (LINT-28)
Warning: In design 'slicer_DW01_add_0_DW01_add_24', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'slicer_DW01_add_0_DW01_add_24', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'slicer_DW01_add_1_DW01_add_25', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'slicer_DW01_add_1_DW01_add_25', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'slicer_DW01_add_2_DW01_add_26', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'slicer_DW01_add_2_DW01_add_26', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_sub_2_DW01_sub_5', port 'A[2]' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_sub_2_DW01_sub_5', port 'A[1]' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_sub_2_DW01_sub_5', port 'A[0]' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_sub_2_DW01_sub_5', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_sub_2_DW01_sub_5', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_12_DW01_add_27', port 'A[2]' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_12_DW01_add_27', port 'A[1]' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_12_DW01_add_27', port 'A[0]' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_12_DW01_add_27', port 'B[4]' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_12_DW01_add_27', port 'B[3]' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_12_DW01_add_27', port 'B[2]' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_12_DW01_add_27', port 'B[1]' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_12_DW01_add_27', port 'B[0]' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_12_DW01_add_27', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_12_DW01_add_27', port 'SUM[2]' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_12_DW01_add_27', port 'SUM[1]' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_12_DW01_add_27', port 'SUM[0]' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_12_DW01_add_27', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_sub_3_DW01_sub_6', port 'B[1]' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_sub_3_DW01_sub_6', port 'B[0]' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_sub_3_DW01_sub_6', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_sub_3_DW01_sub_6', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_14_DW01_add_29', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_14_DW01_add_29', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_sub_2_DW01_sub_7', port 'A[2]' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_sub_2_DW01_sub_7', port 'A[1]' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_sub_2_DW01_sub_7', port 'A[0]' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_sub_2_DW01_sub_7', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_sub_2_DW01_sub_7', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_12_DW01_add_30', port 'A[2]' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_12_DW01_add_30', port 'A[1]' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_12_DW01_add_30', port 'A[0]' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_12_DW01_add_30', port 'B[4]' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_12_DW01_add_30', port 'B[3]' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_12_DW01_add_30', port 'B[2]' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_12_DW01_add_30', port 'B[1]' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_12_DW01_add_30', port 'B[0]' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_12_DW01_add_30', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_12_DW01_add_30', port 'SUM[2]' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_12_DW01_add_30', port 'SUM[1]' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_12_DW01_add_30', port 'SUM[0]' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_12_DW01_add_30', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_sub_3_DW01_sub_8', port 'B[1]' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_sub_3_DW01_sub_8', port 'B[0]' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_sub_3_DW01_sub_8', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_sub_3_DW01_sub_8', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_14_DW01_add_32', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_14_DW01_add_32', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_15_DW01_add_33', port 'A[5]' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_15_DW01_add_33', port 'A[4]' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_15_DW01_add_33', port 'A[3]' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_15_DW01_add_33', port 'A[2]' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_15_DW01_add_33', port 'A[1]' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_15_DW01_add_33', port 'A[0]' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_15_DW01_add_33', port 'B[2]' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_15_DW01_add_33', port 'B[1]' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_15_DW01_add_33', port 'B[0]' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_15_DW01_add_33', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_15_DW01_add_33', port 'SUM[2]' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_15_DW01_add_33', port 'SUM[1]' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_15_DW01_add_33', port 'SUM[0]' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_15_DW01_add_33', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_15_DW01_add_34', port 'A[5]' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_15_DW01_add_34', port 'A[4]' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_15_DW01_add_34', port 'A[3]' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_15_DW01_add_34', port 'A[2]' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_15_DW01_add_34', port 'A[1]' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_15_DW01_add_34', port 'A[0]' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_15_DW01_add_34', port 'B[2]' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_15_DW01_add_34', port 'B[1]' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_15_DW01_add_34', port 'B[0]' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_15_DW01_add_34', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_15_DW01_add_34', port 'SUM[2]' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_15_DW01_add_34', port 'SUM[1]' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_15_DW01_add_34', port 'SUM[0]' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_15_DW01_add_34', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_sub_5_DW01_sub_11', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_sub_5_DW01_sub_11', port 'DIFF[11]' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_sub_5_DW01_sub_11', port 'DIFF[10]' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_sub_5_DW01_sub_11', port 'DIFF[9]' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_sub_5_DW01_sub_11', port 'DIFF[8]' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_sub_5_DW01_sub_11', port 'DIFF[7]' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_sub_5_DW01_sub_11', port 'DIFF[6]' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_sub_5_DW01_sub_11', port 'DIFF[5]' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_sub_5_DW01_sub_11', port 'DIFF[4]' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_sub_5_DW01_sub_11', port 'DIFF[3]' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_sub_5_DW01_sub_11', port 'DIFF[2]' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_sub_5_DW01_sub_11', port 'DIFF[1]' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_sub_5_DW01_sub_11', port 'DIFF[0]' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_sub_5_DW01_sub_11', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_16_DW01_add_35', port 'B[0]' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_16_DW01_add_35', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_16_DW01_add_35', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_sub_6_DW01_sub_12', port 'A[1]' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_sub_6_DW01_sub_12', port 'A[0]' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_sub_6_DW01_sub_12', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_sub_6_DW01_sub_12', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_17_DW01_add_36', port 'A[0]' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_17_DW01_add_36', port 'B[0]' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_17_DW01_add_36', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_17_DW01_add_36', port 'SUM[0]' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_17_DW01_add_36', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_18_DW01_add_37', port 'A[3]' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_18_DW01_add_37', port 'A[2]' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_18_DW01_add_37', port 'A[1]' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_18_DW01_add_37', port 'A[0]' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_18_DW01_add_37', port 'B[0]' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_18_DW01_add_37', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_18_DW01_add_37', port 'SUM[0]' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_18_DW01_add_37', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_19_DW01_add_38', port 'A[1]' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_19_DW01_add_38', port 'A[0]' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_19_DW01_add_38', port 'B[2]' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_19_DW01_add_38', port 'B[1]' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_19_DW01_add_38', port 'B[0]' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_19_DW01_add_38', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_19_DW01_add_38', port 'SUM[1]' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_19_DW01_add_38', port 'SUM[0]' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_19_DW01_add_38', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_20_DW01_add_39', port 'A[2]' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_20_DW01_add_39', port 'A[1]' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_20_DW01_add_39', port 'A[0]' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_20_DW01_add_39', port 'B[0]' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_20_DW01_add_39', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_20_DW01_add_39', port 'SUM[0]' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_20_DW01_add_39', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_21_DW01_add_40', port 'A[0]' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_21_DW01_add_40', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_21_DW01_add_40', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_22_DW01_add_41', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_22_DW01_add_41', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_sub_5_DW01_sub_13', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_sub_5_DW01_sub_13', port 'DIFF[11]' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_sub_5_DW01_sub_13', port 'DIFF[10]' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_sub_5_DW01_sub_13', port 'DIFF[9]' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_sub_5_DW01_sub_13', port 'DIFF[8]' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_sub_5_DW01_sub_13', port 'DIFF[7]' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_sub_5_DW01_sub_13', port 'DIFF[6]' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_sub_5_DW01_sub_13', port 'DIFF[5]' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_sub_5_DW01_sub_13', port 'DIFF[4]' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_sub_5_DW01_sub_13', port 'DIFF[3]' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_sub_5_DW01_sub_13', port 'DIFF[2]' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_sub_5_DW01_sub_13', port 'DIFF[1]' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_sub_5_DW01_sub_13', port 'DIFF[0]' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_sub_5_DW01_sub_13', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_16_DW01_add_42', port 'B[0]' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_16_DW01_add_42', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_16_DW01_add_42', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_sub_6_DW01_sub_14', port 'A[1]' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_sub_6_DW01_sub_14', port 'A[0]' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_sub_6_DW01_sub_14', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_sub_6_DW01_sub_14', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_17_DW01_add_43', port 'A[0]' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_17_DW01_add_43', port 'B[0]' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_17_DW01_add_43', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_17_DW01_add_43', port 'SUM[0]' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_17_DW01_add_43', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_18_DW01_add_44', port 'A[3]' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_18_DW01_add_44', port 'A[2]' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_18_DW01_add_44', port 'A[1]' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_18_DW01_add_44', port 'A[0]' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_18_DW01_add_44', port 'B[0]' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_18_DW01_add_44', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_18_DW01_add_44', port 'SUM[0]' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_18_DW01_add_44', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_19_DW01_add_45', port 'A[1]' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_19_DW01_add_45', port 'A[0]' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_19_DW01_add_45', port 'B[2]' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_19_DW01_add_45', port 'B[1]' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_19_DW01_add_45', port 'B[0]' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_19_DW01_add_45', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_19_DW01_add_45', port 'SUM[1]' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_19_DW01_add_45', port 'SUM[0]' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_19_DW01_add_45', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_20_DW01_add_46', port 'A[2]' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_20_DW01_add_46', port 'A[1]' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_20_DW01_add_46', port 'A[0]' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_20_DW01_add_46', port 'B[0]' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_20_DW01_add_46', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_20_DW01_add_46', port 'SUM[0]' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_20_DW01_add_46', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_21_DW01_add_47', port 'A[0]' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_21_DW01_add_47', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_21_DW01_add_47', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_22_DW01_add_48', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_22_DW01_add_48', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'demodulator_DW01_sub_0_DW01_sub_15', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'demodulator_DW01_sub_0_DW01_sub_15', port 'DIFF[1]' is not connected to any nets. (LINT-28)
Warning: In design 'demodulator_DW01_sub_0_DW01_sub_15', port 'DIFF[0]' is not connected to any nets. (LINT-28)
Warning: In design 'demodulator_DW01_sub_0_DW01_sub_15', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'clock_gen', input port 'clk' is connected directly to output port 'clk16'. (LINT-29)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_sub_1_DW01_sub_3', input port 'A[1]' is connected directly to output port 'DIFF[1]'. (LINT-29)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_sub_1_DW01_sub_3', input port 'A[0]' is connected directly to output port 'DIFF[0]'. (LINT-29)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_sub_1_DW01_sub_4', input port 'A[1]' is connected directly to output port 'DIFF[1]'. (LINT-29)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_sub_1_DW01_sub_4', input port 'A[0]' is connected directly to output port 'DIFF[0]'. (LINT-29)
Warning: In design 'mixer_DW_mult_tc_0', input port 'b[11]' is connected directly to output port 'product[17]'. (LINT-29)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_sub_2_DW01_sub_5', input port 'B[0]' is connected directly to output port 'DIFF[0]'. (LINT-29)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_12_DW01_add_27', input port 'A[4]' is connected directly to output port 'SUM[4]'. (LINT-29)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_12_DW01_add_27', input port 'A[3]' is connected directly to output port 'SUM[3]'. (LINT-29)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_sub_3_DW01_sub_6', input port 'A[1]' is connected directly to output port 'DIFF[1]'. (LINT-29)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_sub_3_DW01_sub_6', input port 'A[0]' is connected directly to output port 'DIFF[0]'. (LINT-29)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_sub_2_DW01_sub_7', input port 'B[0]' is connected directly to output port 'DIFF[0]'. (LINT-29)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_12_DW01_add_30', input port 'A[4]' is connected directly to output port 'SUM[4]'. (LINT-29)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_12_DW01_add_30', input port 'A[3]' is connected directly to output port 'SUM[3]'. (LINT-29)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_sub_3_DW01_sub_8', input port 'A[1]' is connected directly to output port 'DIFF[1]'. (LINT-29)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_sub_3_DW01_sub_8', input port 'A[0]' is connected directly to output port 'DIFF[0]'. (LINT-29)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_15_DW01_add_33', input port 'B[5]' is connected directly to output port 'SUM[5]'. (LINT-29)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_15_DW01_add_33', input port 'B[4]' is connected directly to output port 'SUM[4]'. (LINT-29)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_15_DW01_add_33', input port 'B[3]' is connected directly to output port 'SUM[3]'. (LINT-29)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_15_DW01_add_34', input port 'B[5]' is connected directly to output port 'SUM[5]'. (LINT-29)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_15_DW01_add_34', input port 'B[4]' is connected directly to output port 'SUM[4]'. (LINT-29)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_15_DW01_add_34', input port 'B[3]' is connected directly to output port 'SUM[3]'. (LINT-29)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_16_DW01_add_35', input port 'A[0]' is connected directly to output port 'SUM[0]'. (LINT-29)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_sub_6_DW01_sub_12', input port 'B[0]' is connected directly to output port 'DIFF[0]'. (LINT-29)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_18_DW01_add_37', input port 'B[3]' is connected directly to output port 'SUM[3]'. (LINT-29)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_18_DW01_add_37', input port 'B[2]' is connected directly to output port 'SUM[2]'. (LINT-29)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_18_DW01_add_37', input port 'B[1]' is connected directly to output port 'SUM[1]'. (LINT-29)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_19_DW01_add_38', input port 'A[2]' is connected directly to output port 'SUM[2]'. (LINT-29)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_20_DW01_add_39', input port 'B[2]' is connected directly to output port 'SUM[2]'. (LINT-29)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_20_DW01_add_39', input port 'B[1]' is connected directly to output port 'SUM[1]'. (LINT-29)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_21_DW01_add_40', input port 'B[0]' is connected directly to output port 'SUM[0]'. (LINT-29)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_16_DW01_add_42', input port 'A[0]' is connected directly to output port 'SUM[0]'. (LINT-29)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_sub_6_DW01_sub_14', input port 'B[0]' is connected directly to output port 'DIFF[0]'. (LINT-29)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_18_DW01_add_44', input port 'B[3]' is connected directly to output port 'SUM[3]'. (LINT-29)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_18_DW01_add_44', input port 'B[2]' is connected directly to output port 'SUM[2]'. (LINT-29)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_18_DW01_add_44', input port 'B[1]' is connected directly to output port 'SUM[1]'. (LINT-29)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_19_DW01_add_45', input port 'A[2]' is connected directly to output port 'SUM[2]'. (LINT-29)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_20_DW01_add_46', input port 'B[2]' is connected directly to output port 'SUM[2]'. (LINT-29)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_20_DW01_add_46', input port 'B[1]' is connected directly to output port 'SUM[1]'. (LINT-29)
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_21_DW01_add_47', input port 'B[0]' is connected directly to output port 'SUM[0]'. (LINT-29)
Warning: In design 'gfsk', the same net is connected to more than one pin on submodule 'mx'. (LINT-33)
   Net '*Logic0*' is connected to pins 'phase_corr[9]', 'phase_corr[8]'', 'phase_corr[7]', 'phase_corr[6]', 'phase_corr[5]', 'phase_corr[4]', 'phase_corr[3]', 'phase_corr[2]', 'phase_corr[1]', 'phase_corr[0]'.
Warning: In design 'gfsk', the same net is connected to more than one pin on submodule 'sl'. (LINT-33)
   Net '*Logic1*' is connected to pins 'offset[1]', 'offset[0]''.
Warning: In design 'mixer', the same net is connected to more than one pin on submodule 'r375'. (LINT-33)
   Net 'n87' is connected to pins 'a[6]', 'a[4]'', 'a[1]', 'a[0]'.
Warning: In design 'mixer', the same net is connected to more than one pin on submodule 'r375'. (LINT-33)
   Net 'n88' is connected to pins 'a[5]', 'a[3]'', 'a[2]'.
Warning: In design 'mixer', the same net is connected to more than one pin on submodule 'r376'. (LINT-33)
   Net 'n88' is connected to pins 'a[6]', 'a[4]'', 'a[1]'.
Warning: In design 'mixer', the same net is connected to more than one pin on submodule 'r376'. (LINT-33)
   Net 'n87' is connected to pins 'a[5]', 'a[3]'', 'a[2]', 'a[0]'.
Warning: In design 'demodulator', the same net is connected to more than one pin on submodule 'sub_132'. (LINT-33)
   Net 'prod_q_id[9]' is connected to pins 'A[10]', 'A[9]''.
Warning: In design 'demodulator', the same net is connected to more than one pin on submodule 'sub_132'. (LINT-33)
   Net 'prod_i_qd[9]' is connected to pins 'B[10]', 'B[9]''.
Warning: In design 'slicer', the same net is connected to more than one pin on submodule 'add_2_root_add_122'. (LINT-33)
   Net 'data_in[6]' is connected to pins 'A[7]', 'A[6]''.
Warning: In design 'slicer', the same net is connected to more than one pin on submodule 'add_2_root_add_122'. (LINT-33)
   Net 'arx_slicer_fifo_reg[0][6]' is connected to pins 'B[7]', 'B[6]''.
Warning: In design 'slicer', the same net is connected to more than one pin on submodule 'add_1_root_add_122'. (LINT-33)
   Net 'arx_slicer_fifo_reg[1][6]' is connected to pins 'A[7]', 'A[6]''.
Warning: In design 'slicer', the same net is connected to more than one pin on submodule 'add_1_root_add_122'. (LINT-33)
   Net 'arx_slicer_fifo_reg[2][6]' is connected to pins 'B[7]', 'B[6]''.
Warning: In design 'slicer', the same net is connected to more than one pin on submodule 'add_0_root_add_122'. (LINT-33)
   Net 'sum2_3[7]' is connected to pins 'A[8]', 'A[7]''.
Warning: In design 'slicer', the same net is connected to more than one pin on submodule 'add_0_root_add_122'. (LINT-33)
   Net 'sum0_1[7]' is connected to pins 'B[8]', 'B[7]''.
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1', the same net is connected to more than one pin on submodule 'add_273'. (LINT-33)
   Net 'arx_input_reg[12][11]' is connected to pins 'A[12]', 'A[11]''.
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1', the same net is connected to more than one pin on submodule 'add_273'. (LINT-33)
   Net 'arx_input_reg[14][11]' is connected to pins 'B[12]', 'B[11]''.
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1', the same net is connected to more than one pin on submodule 'add_272'. (LINT-33)
   Net 'arx_input_reg[11][11]' is connected to pins 'A[12]', 'A[11]''.
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1', the same net is connected to more than one pin on submodule 'add_272'. (LINT-33)
   Net 'arx_input_reg[15][11]' is connected to pins 'B[12]', 'B[11]''.
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1', the same net is connected to more than one pin on submodule 'add_271'. (LINT-33)
   Net 'arx_input_reg[10][11]' is connected to pins 'A[12]', 'A[11]''.
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1', the same net is connected to more than one pin on submodule 'add_271'. (LINT-33)
   Net 'arx_input_reg[16][11]' is connected to pins 'B[12]', 'B[11]''.
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1', the same net is connected to more than one pin on submodule 'add_268'. (LINT-33)
   Net 'arx_input_reg[6][11]' is connected to pins 'A[12]', 'A[11]''.
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1', the same net is connected to more than one pin on submodule 'add_268'. (LINT-33)
   Net 'arx_input_reg[20][11]' is connected to pins 'B[12]', 'B[11]''.
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1', the same net is connected to more than one pin on submodule 'add_264'. (LINT-33)
   Net 'arx_input_reg[0][11]' is connected to pins 'A[12]', 'A[11]''.
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1', the same net is connected to more than one pin on submodule 'add_264'. (LINT-33)
   Net 'arx_input_reg[26][11]' is connected to pins 'B[12]', 'B[11]''.
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1', the same net is connected to more than one pin on submodule 'add_5_root_add_292'. (LINT-33)
   Net 'data_in[11]' is connected to pins 'A[12]', 'A[11]''.
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1', the same net is connected to more than one pin on submodule 'add_5_root_add_292'. (LINT-33)
   Net 'arx_input_reg[27][11]' is connected to pins 'B[12]', 'B[11]''.
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1', the same net is connected to more than one pin on submodule 'add_4_root_add_292'. (LINT-33)
   Net 'pair1_27[12]' is connected to pins 'A[14]', 'A[13]''.
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1', the same net is connected to more than one pin on submodule 'add_4_root_add_292'. (LINT-33)
   Net 'net5306' is connected to pins 'A[0]', 'CI''.
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1', the same net is connected to more than one pin on submodule 'add_4_root_add_292'. (LINT-33)
   Net 'n1' is connected to pins 'B[14]', 'B[13]'', 'B[12]'.
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1', the same net is connected to more than one pin on submodule 'add_7_root_add_292'. (LINT-33)
   Net 't11_14[18]' is connected to pins 'A[22]', 'A[21]''.
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1', the same net is connected to more than one pin on submodule 'add_7_root_add_292'. (LINT-33)
   Net 'net5306' is connected to pins 'A[2]', 'A[1]'', 'A[0]', 'B[0]', 'CI'.
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1', the same net is connected to more than one pin on submodule 'add_7_root_add_292'. (LINT-33)
   Net 'p141_1[19]' is connected to pins 'B[22]', 'B[21]'', 'B[20]', 'B[19]'.
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1', the same net is connected to more than one pin on submodule 'add_8_root_add_292'. (LINT-33)
   Net 't3_7[15]' is connected to pins 'A[20]', 'A[19]'', 'A[18]', 'A[17]'.
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1', the same net is connected to more than one pin on submodule 'add_8_root_add_292'. (LINT-33)
   Net 'net5306' is connected to pins 'A[1]', 'A[0]'', 'B[2]', 'B[1]', 'B[0]', 'CI'.
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1', the same net is connected to more than one pin on submodule 'add_8_root_add_292'. (LINT-33)
   Net 't4_5_8_9[19]' is connected to pins 'B[20]', 'B[19]''.
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1', the same net is connected to more than one pin on submodule 'add_6_root_add_292'. (LINT-33)
   Net 'n1' is connected to pins 'A[22]', 'A[21]'', 'A[20]', 'A[19]', 'A[18]', 'A[17]', 'A[16]'.
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1', the same net is connected to more than one pin on submodule 'add_6_root_add_292'. (LINT-33)
   Net 'net5306' is connected to pins 'A[3]', 'A[2]'', 'A[1]', 'A[0]', 'B[0]', 'CI'.
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1', the same net is connected to more than one pin on submodule 'add_6_root_add_292'. (LINT-33)
   Net 'p206_3[20]' is connected to pins 'B[22]', 'B[21]''.
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1', the same net is connected to more than one pin on submodule 'add_2_root_sub_0_root_add_292'. (LINT-33)
   Net 't12_13[22]' is connected to pins 'A[23]', 'A[22]''.
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1', the same net is connected to more than one pin on submodule 'add_2_root_sub_0_root_add_292'. (LINT-33)
   Net 'net5306' is connected to pins 'A[0]', 'B[0]'', 'CI'.
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1', the same net is connected to more than one pin on submodule 'add_2_root_sub_0_root_add_292'. (LINT-33)
   Net 'n137' is connected to pins 'B[23]', 'B[22]''.
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1', the same net is connected to more than one pin on submodule 'sub_3_root_sub_0_root_add_292'. (LINT-33)
   Net 'n118' is connected to pins 'A[23]', 'A[22]'', 'A[21]', 'A[20]'.
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1', the same net is connected to more than one pin on submodule 'sub_3_root_sub_0_root_add_292'. (LINT-33)
   Net 'net5306' is connected to pins 'A[1]', 'A[0]'', 'CI'.
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1', the same net is connected to more than one pin on submodule 'sub_3_root_sub_0_root_add_292'. (LINT-33)
   Net 't0_1[14]' is connected to pins 'B[23]', 'B[22]'', 'B[21]', 'B[20]', 'B[19]', 'B[18]', 'B[17]', 'B[16]', 'B[15]', 'B[14]'.
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1', the same net is connected to more than one pin on submodule 'add_1_root_sub_0_root_add_292'. (LINT-33)
   Net 'net5306' is connected to pins 'B[0]', 'CI''.
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1', the same net is connected to more than one pin on submodule 'sub_0_root_sub_0_root_add_292'. (LINT-33)
   Net 'pair0_28[12]' is connected to pins 'B[23]', 'B[22]'', 'B[21]', 'B[20]', 'B[19]', 'B[18]', 'B[17]', 'B[16]', 'B[15]', 'B[14]', 'B[13]', 'B[12]'.
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1', the same net is connected to more than one pin on submodule 'add_1_root_add_285'. (LINT-33)
   Net 'p206_2[15]' is connected to pins 'A[19]', 'A[18]'', 'B[19]', 'B[18]'.
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1', the same net is connected to more than one pin on submodule 'add_1_root_add_285'. (LINT-33)
   Net 'p206_2[1]' is connected to pins 'A[7]', 'B[4]''.
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1', the same net is connected to more than one pin on submodule 'add_1_root_add_285'. (LINT-33)
   Net 'p206_3[0]' is connected to pins 'A[6]', 'B[3]''.
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1', the same net is connected to more than one pin on submodule 'add_1_root_add_285'. (LINT-33)
   Net 'net5306' is connected to pins 'A[5]', 'A[4]'', 'A[3]', 'A[2]', 'A[1]', 'A[0]', 'B[2]', 'B[1]', 'B[0]', 'CI'.
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1', the same net is connected to more than one pin on submodule 'add_2_root_sub_287'. (LINT-33)
   Net 'arx_input_reg[4][11]' is connected to pins 'A[12]', 'A[11]''.
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1', the same net is connected to more than one pin on submodule 'add_2_root_sub_287'. (LINT-33)
   Net 'arx_input_reg[22][11]' is connected to pins 'B[12]', 'B[11]''.
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1', the same net is connected to more than one pin on submodule 'add_3_root_sub_287'. (LINT-33)
   Net 'arx_input_reg[3][11]' is connected to pins 'A[12]', 'A[11]''.
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1', the same net is connected to more than one pin on submodule 'add_3_root_sub_287'. (LINT-33)
   Net 'arx_input_reg[23][11]' is connected to pins 'B[12]', 'B[11]''.
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1', the same net is connected to more than one pin on submodule 'add_1_root_sub_287'. (LINT-33)
   Net 'pair5_23[12]' is connected to pins 'A[13]', 'A[12]''.
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1', the same net is connected to more than one pin on submodule 'add_1_root_sub_287'. (LINT-33)
   Net 'pair4_24[12]' is connected to pins 'B[13]', 'B[12]''.
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1', the same net is connected to more than one pin on submodule 'sub_0_root_sub_287'. (LINT-33)
   Net 't4_5[13]' is connected to pins 'A[16]', 'A[15]'', 'A[14]', 'A[13]'.
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1', the same net is connected to more than one pin on submodule 'sub_0_root_sub_287'. (LINT-33)
   Net 't8_9[13]' is connected to pins 'B[16]', 'B[15]''.
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1', the same net is connected to more than one pin on submodule 'sub_0_root_sub_287'. (LINT-33)
   Net 'net5306' is connected to pins 'B[1]', 'B[0]'', 'CI'.
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1', the same net is connected to more than one pin on submodule 'add_2_root_add_286'. (LINT-33)
   Net 'pair11_17[12]' is connected to pins 'A[17]', 'A[16]'', 'A[15]'.
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1', the same net is connected to more than one pin on submodule 'add_2_root_add_286'. (LINT-33)
   Net 'net5306' is connected to pins 'A[2]', 'A[1]'', 'A[0]', 'B[4]', 'B[3]', 'B[2]', 'B[1]', 'B[0]', 'CI'.
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1', the same net is connected to more than one pin on submodule 'add_2_root_add_286'. (LINT-33)
   Net 'p232_2[17]' is connected to pins 'B[17]', 'B[16]''.
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1', the same net is connected to more than one pin on submodule 'sub_0_root_add_286'. (LINT-33)
   Net 'n62' is connected to pins 'A[18]', 'A[17]''.
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1', the same net is connected to more than one pin on submodule 'sub_0_root_add_286'. (LINT-33)
   Net 'net5306' is connected to pins 'A[2]', 'A[1]'', 'A[0]', 'CI'.
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1', the same net is connected to more than one pin on submodule 'sub_0_root_add_286'. (LINT-33)
   Net 'p232_2[17]' is connected to pins 'B[18]', 'B[17]'', 'B[16]', 'B[15]', 'B[14]', 'B[13]'.
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1', the same net is connected to more than one pin on submodule 'add_1_root_add_277'. (LINT-33)
   Net 'arx_input_reg[8][11]' is connected to pins 'A[12]', 'A[11]''.
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1', the same net is connected to more than one pin on submodule 'add_1_root_add_277'. (LINT-33)
   Net 'arx_input_reg[18][11]' is connected to pins 'B[12]', 'B[11]''.
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1', the same net is connected to more than one pin on submodule 'add_2_root_add_277'. (LINT-33)
   Net 'arx_input_reg[7][11]' is connected to pins 'A[12]', 'A[11]''.
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1', the same net is connected to more than one pin on submodule 'add_2_root_add_277'. (LINT-33)
   Net 'arx_input_reg[19][11]' is connected to pins 'B[12]', 'B[11]''.
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1', the same net is connected to more than one pin on submodule 'add_0_root_add_277'. (LINT-33)
   Net 'pair9_19[12]' is connected to pins 'A[13]', 'A[12]''.
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1', the same net is connected to more than one pin on submodule 'add_0_root_add_277'. (LINT-33)
   Net 'pair8_20[12]' is connected to pins 'B[13]', 'B[12]''.
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1', the same net is connected to more than one pin on submodule 'add_1_root_sub_279'. (LINT-33)
   Net 'arx_input_reg[2][11]' is connected to pins 'A[12]', 'A[11]''.
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1', the same net is connected to more than one pin on submodule 'add_1_root_sub_279'. (LINT-33)
   Net 'arx_input_reg[24][11]' is connected to pins 'B[12]', 'B[11]''.
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1', the same net is connected to more than one pin on submodule 'sub_0_root_sub_279'. (LINT-33)
   Net 'pair3_25[12]' is connected to pins 'A[15]', 'A[14]'', 'A[13]', 'A[12]'.
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1', the same net is connected to more than one pin on submodule 'sub_0_root_sub_279'. (LINT-33)
   Net 'pair7_21[12]' is connected to pins 'B[15]', 'B[14]''.
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1', the same net is connected to more than one pin on submodule 'sub_0_root_sub_279'. (LINT-33)
   Net 'net5306' is connected to pins 'B[1]', 'B[0]'', 'CI'.
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0', the same net is connected to more than one pin on submodule 'add_273'. (LINT-33)
   Net 'arx_input_reg[12][11]' is connected to pins 'A[12]', 'A[11]''.
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0', the same net is connected to more than one pin on submodule 'add_273'. (LINT-33)
   Net 'arx_input_reg[14][11]' is connected to pins 'B[12]', 'B[11]''.
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0', the same net is connected to more than one pin on submodule 'add_272'. (LINT-33)
   Net 'arx_input_reg[11][11]' is connected to pins 'A[12]', 'A[11]''.
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0', the same net is connected to more than one pin on submodule 'add_272'. (LINT-33)
   Net 'arx_input_reg[15][11]' is connected to pins 'B[12]', 'B[11]''.
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0', the same net is connected to more than one pin on submodule 'add_271'. (LINT-33)
   Net 'arx_input_reg[10][11]' is connected to pins 'A[12]', 'A[11]''.
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0', the same net is connected to more than one pin on submodule 'add_271'. (LINT-33)
   Net 'arx_input_reg[16][11]' is connected to pins 'B[12]', 'B[11]''.
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0', the same net is connected to more than one pin on submodule 'add_268'. (LINT-33)
   Net 'arx_input_reg[6][11]' is connected to pins 'A[12]', 'A[11]''.
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0', the same net is connected to more than one pin on submodule 'add_268'. (LINT-33)
   Net 'arx_input_reg[20][11]' is connected to pins 'B[12]', 'B[11]''.
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0', the same net is connected to more than one pin on submodule 'add_264'. (LINT-33)
   Net 'arx_input_reg[0][11]' is connected to pins 'A[12]', 'A[11]''.
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0', the same net is connected to more than one pin on submodule 'add_264'. (LINT-33)
   Net 'arx_input_reg[26][11]' is connected to pins 'B[12]', 'B[11]''.
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0', the same net is connected to more than one pin on submodule 'add_5_root_add_292'. (LINT-33)
   Net 'data_in[11]' is connected to pins 'A[12]', 'A[11]''.
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0', the same net is connected to more than one pin on submodule 'add_5_root_add_292'. (LINT-33)
   Net 'arx_input_reg[27][11]' is connected to pins 'B[12]', 'B[11]''.
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0', the same net is connected to more than one pin on submodule 'add_4_root_add_292'. (LINT-33)
   Net 'pair1_27[12]' is connected to pins 'A[14]', 'A[13]''.
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0', the same net is connected to more than one pin on submodule 'add_4_root_add_292'. (LINT-33)
   Net 'net5308' is connected to pins 'A[0]', 'CI''.
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0', the same net is connected to more than one pin on submodule 'add_4_root_add_292'. (LINT-33)
   Net 'n1' is connected to pins 'B[14]', 'B[13]'', 'B[12]'.
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0', the same net is connected to more than one pin on submodule 'add_7_root_add_292'. (LINT-33)
   Net 't11_14[18]' is connected to pins 'A[22]', 'A[21]''.
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0', the same net is connected to more than one pin on submodule 'add_7_root_add_292'. (LINT-33)
   Net 'net5308' is connected to pins 'A[2]', 'A[1]'', 'A[0]', 'B[0]', 'CI'.
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0', the same net is connected to more than one pin on submodule 'add_7_root_add_292'. (LINT-33)
   Net 'p141_1[19]' is connected to pins 'B[22]', 'B[21]'', 'B[20]', 'B[19]'.
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0', the same net is connected to more than one pin on submodule 'add_8_root_add_292'. (LINT-33)
   Net 't3_7[15]' is connected to pins 'A[20]', 'A[19]'', 'A[18]', 'A[17]'.
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0', the same net is connected to more than one pin on submodule 'add_8_root_add_292'. (LINT-33)
   Net 'net5308' is connected to pins 'A[1]', 'A[0]'', 'B[2]', 'B[1]', 'B[0]', 'CI'.
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0', the same net is connected to more than one pin on submodule 'add_8_root_add_292'. (LINT-33)
   Net 't4_5_8_9[19]' is connected to pins 'B[20]', 'B[19]''.
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0', the same net is connected to more than one pin on submodule 'add_6_root_add_292'. (LINT-33)
   Net 'n1' is connected to pins 'A[22]', 'A[21]'', 'A[20]', 'A[19]', 'A[18]', 'A[17]', 'A[16]'.
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0', the same net is connected to more than one pin on submodule 'add_6_root_add_292'. (LINT-33)
   Net 'net5308' is connected to pins 'A[3]', 'A[2]'', 'A[1]', 'A[0]', 'B[0]', 'CI'.
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0', the same net is connected to more than one pin on submodule 'add_6_root_add_292'. (LINT-33)
   Net 'p206_3[20]' is connected to pins 'B[22]', 'B[21]''.
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0', the same net is connected to more than one pin on submodule 'add_2_root_sub_0_root_add_292'. (LINT-33)
   Net 't12_13[22]' is connected to pins 'A[23]', 'A[22]''.
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0', the same net is connected to more than one pin on submodule 'add_2_root_sub_0_root_add_292'. (LINT-33)
   Net 'net5308' is connected to pins 'A[0]', 'B[0]'', 'CI'.
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0', the same net is connected to more than one pin on submodule 'add_2_root_sub_0_root_add_292'. (LINT-33)
   Net 'n137' is connected to pins 'B[23]', 'B[22]''.
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0', the same net is connected to more than one pin on submodule 'sub_3_root_sub_0_root_add_292'. (LINT-33)
   Net 'n118' is connected to pins 'A[23]', 'A[22]'', 'A[21]', 'A[20]'.
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0', the same net is connected to more than one pin on submodule 'sub_3_root_sub_0_root_add_292'. (LINT-33)
   Net 'net5308' is connected to pins 'A[1]', 'A[0]'', 'CI'.
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0', the same net is connected to more than one pin on submodule 'sub_3_root_sub_0_root_add_292'. (LINT-33)
   Net 't0_1[14]' is connected to pins 'B[23]', 'B[22]'', 'B[21]', 'B[20]', 'B[19]', 'B[18]', 'B[17]', 'B[16]', 'B[15]', 'B[14]'.
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0', the same net is connected to more than one pin on submodule 'add_1_root_sub_0_root_add_292'. (LINT-33)
   Net 'net5308' is connected to pins 'B[0]', 'CI''.
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0', the same net is connected to more than one pin on submodule 'sub_0_root_sub_0_root_add_292'. (LINT-33)
   Net 'pair0_28[12]' is connected to pins 'B[23]', 'B[22]'', 'B[21]', 'B[20]', 'B[19]', 'B[18]', 'B[17]', 'B[16]', 'B[15]', 'B[14]', 'B[13]', 'B[12]'.
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0', the same net is connected to more than one pin on submodule 'add_1_root_add_285'. (LINT-33)
   Net 'p206_2[15]' is connected to pins 'A[19]', 'A[18]'', 'B[19]', 'B[18]'.
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0', the same net is connected to more than one pin on submodule 'add_1_root_add_285'. (LINT-33)
   Net 'p206_2[1]' is connected to pins 'A[7]', 'B[4]''.
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0', the same net is connected to more than one pin on submodule 'add_1_root_add_285'. (LINT-33)
   Net 'p206_3[0]' is connected to pins 'A[6]', 'B[3]''.
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0', the same net is connected to more than one pin on submodule 'add_1_root_add_285'. (LINT-33)
   Net 'net5308' is connected to pins 'A[5]', 'A[4]'', 'A[3]', 'A[2]', 'A[1]', 'A[0]', 'B[2]', 'B[1]', 'B[0]', 'CI'.
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0', the same net is connected to more than one pin on submodule 'add_2_root_sub_287'. (LINT-33)
   Net 'arx_input_reg[4][11]' is connected to pins 'A[12]', 'A[11]''.
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0', the same net is connected to more than one pin on submodule 'add_2_root_sub_287'. (LINT-33)
   Net 'arx_input_reg[22][11]' is connected to pins 'B[12]', 'B[11]''.
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0', the same net is connected to more than one pin on submodule 'add_3_root_sub_287'. (LINT-33)
   Net 'arx_input_reg[3][11]' is connected to pins 'A[12]', 'A[11]''.
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0', the same net is connected to more than one pin on submodule 'add_3_root_sub_287'. (LINT-33)
   Net 'arx_input_reg[23][11]' is connected to pins 'B[12]', 'B[11]''.
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0', the same net is connected to more than one pin on submodule 'add_1_root_sub_287'. (LINT-33)
   Net 'pair5_23[12]' is connected to pins 'A[13]', 'A[12]''.
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0', the same net is connected to more than one pin on submodule 'add_1_root_sub_287'. (LINT-33)
   Net 'pair4_24[12]' is connected to pins 'B[13]', 'B[12]''.
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0', the same net is connected to more than one pin on submodule 'sub_0_root_sub_287'. (LINT-33)
   Net 't4_5[13]' is connected to pins 'A[16]', 'A[15]'', 'A[14]', 'A[13]'.
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0', the same net is connected to more than one pin on submodule 'sub_0_root_sub_287'. (LINT-33)
   Net 't8_9[13]' is connected to pins 'B[16]', 'B[15]''.
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0', the same net is connected to more than one pin on submodule 'sub_0_root_sub_287'. (LINT-33)
   Net 'net5308' is connected to pins 'B[1]', 'B[0]'', 'CI'.
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0', the same net is connected to more than one pin on submodule 'add_2_root_add_286'. (LINT-33)
   Net 'pair11_17[12]' is connected to pins 'A[17]', 'A[16]'', 'A[15]'.
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0', the same net is connected to more than one pin on submodule 'add_2_root_add_286'. (LINT-33)
   Net 'net5308' is connected to pins 'A[2]', 'A[1]'', 'A[0]', 'B[4]', 'B[3]', 'B[2]', 'B[1]', 'B[0]', 'CI'.
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0', the same net is connected to more than one pin on submodule 'add_2_root_add_286'. (LINT-33)
   Net 'p232_2[17]' is connected to pins 'B[17]', 'B[16]''.
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0', the same net is connected to more than one pin on submodule 'sub_0_root_add_286'. (LINT-33)
   Net 'n62' is connected to pins 'A[18]', 'A[17]''.
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0', the same net is connected to more than one pin on submodule 'sub_0_root_add_286'. (LINT-33)
   Net 'net5308' is connected to pins 'A[2]', 'A[1]'', 'A[0]', 'CI'.
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0', the same net is connected to more than one pin on submodule 'sub_0_root_add_286'. (LINT-33)
   Net 'p232_2[17]' is connected to pins 'B[18]', 'B[17]'', 'B[16]', 'B[15]', 'B[14]', 'B[13]'.
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0', the same net is connected to more than one pin on submodule 'add_1_root_add_277'. (LINT-33)
   Net 'arx_input_reg[8][11]' is connected to pins 'A[12]', 'A[11]''.
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0', the same net is connected to more than one pin on submodule 'add_1_root_add_277'. (LINT-33)
   Net 'arx_input_reg[18][11]' is connected to pins 'B[12]', 'B[11]''.
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0', the same net is connected to more than one pin on submodule 'add_2_root_add_277'. (LINT-33)
   Net 'arx_input_reg[7][11]' is connected to pins 'A[12]', 'A[11]''.
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0', the same net is connected to more than one pin on submodule 'add_2_root_add_277'. (LINT-33)
   Net 'arx_input_reg[19][11]' is connected to pins 'B[12]', 'B[11]''.
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0', the same net is connected to more than one pin on submodule 'add_0_root_add_277'. (LINT-33)
   Net 'pair9_19[12]' is connected to pins 'A[13]', 'A[12]''.
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0', the same net is connected to more than one pin on submodule 'add_0_root_add_277'. (LINT-33)
   Net 'pair8_20[12]' is connected to pins 'B[13]', 'B[12]''.
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0', the same net is connected to more than one pin on submodule 'add_1_root_sub_279'. (LINT-33)
   Net 'arx_input_reg[2][11]' is connected to pins 'A[12]', 'A[11]''.
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0', the same net is connected to more than one pin on submodule 'add_1_root_sub_279'. (LINT-33)
   Net 'arx_input_reg[24][11]' is connected to pins 'B[12]', 'B[11]''.
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0', the same net is connected to more than one pin on submodule 'sub_0_root_sub_279'. (LINT-33)
   Net 'pair3_25[12]' is connected to pins 'A[15]', 'A[14]'', 'A[13]', 'A[12]'.
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0', the same net is connected to more than one pin on submodule 'sub_0_root_sub_279'. (LINT-33)
   Net 'pair7_21[12]' is connected to pins 'B[15]', 'B[14]''.
Warning: In design 'lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0', the same net is connected to more than one pin on submodule 'sub_0_root_sub_279'. (LINT-33)
   Net 'net5308' is connected to pins 'B[1]', 'B[0]'', 'CI'.
1
dc_shell> dc_shell> dc_shell> dc_shell> dc_shell> dc_shell> dc_shell> dc_shell> dc_shell> NMA-16 VHDL-286 UCN-4
dc_shell> 1
dc_shell> Warning: In the design clock_gen, net 'clk' is connecting multiple ports. (UCN-1)
Warning: In the design lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_sub_1_DW01_sub_3, net 'A[1]' is connecting multiple ports. (UCN-1)
Warning: In the design lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_sub_1_DW01_sub_3, net 'A[0]' is connecting multiple ports. (UCN-1)
Warning: In the design lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_sub_1_DW01_sub_4, net 'A[1]' is connecting multiple ports. (UCN-1)
Warning: In the design lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_sub_1_DW01_sub_4, net 'A[0]' is connecting multiple ports. (UCN-1)
Warning: In the design mixer_DW_mult_tc_0, net 'b[11]' is connecting multiple ports. (UCN-1)
Warning: In the design lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_sub_2_DW01_sub_5, net 'B[0]' is connecting multiple ports. (UCN-1)
Warning: In the design lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_12_DW01_add_27, net 'A[4]' is connecting multiple ports. (UCN-1)
Warning: In the design lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_12_DW01_add_27, net 'A[3]' is connecting multiple ports. (UCN-1)
Warning: In the design lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_sub_3_DW01_sub_6, net 'A[1]' is connecting multiple ports. (UCN-1)
Warning: In the design lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_sub_3_DW01_sub_6, net 'A[0]' is connecting multiple ports. (UCN-1)
Warning: In the design lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_sub_2_DW01_sub_7, net 'B[0]' is connecting multiple ports. (UCN-1)
Warning: In the design lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_12_DW01_add_30, net 'A[4]' is connecting multiple ports. (UCN-1)
Warning: In the design lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_12_DW01_add_30, net 'A[3]' is connecting multiple ports. (UCN-1)
Warning: In the design lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_sub_3_DW01_sub_8, net 'A[1]' is connecting multiple ports. (UCN-1)
Warning: In the design lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_sub_3_DW01_sub_8, net 'A[0]' is connecting multiple ports. (UCN-1)
Warning: In the design lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_15_DW01_add_33, net 'B[5]' is connecting multiple ports. (UCN-1)
Warning: In the design lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_15_DW01_add_33, net 'B[4]' is connecting multiple ports. (UCN-1)
Warning: In the design lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_15_DW01_add_33, net 'B[3]' is connecting multiple ports. (UCN-1)
Warning: In the design lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_15_DW01_add_34, net 'B[5]' is connecting multiple ports. (UCN-1)
Warning: In the design lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_15_DW01_add_34, net 'B[4]' is connecting multiple ports. (UCN-1)
Warning: In the design lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_15_DW01_add_34, net 'B[3]' is connecting multiple ports. (UCN-1)
Warning: In the design lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_16_DW01_add_35, net 'A[0]' is connecting multiple ports. (UCN-1)
Warning: In the design lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_sub_6_DW01_sub_12, net 'B[0]' is connecting multiple ports. (UCN-1)
Warning: In the design lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_18_DW01_add_37, net 'B[3]' is connecting multiple ports. (UCN-1)
Warning: In the design lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_18_DW01_add_37, net 'B[2]' is connecting multiple ports. (UCN-1)
Warning: In the design lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_18_DW01_add_37, net 'B[1]' is connecting multiple ports. (UCN-1)
Warning: In the design lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_19_DW01_add_38, net 'A[2]' is connecting multiple ports. (UCN-1)
Warning: In the design lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_20_DW01_add_39, net 'B[2]' is connecting multiple ports. (UCN-1)
Warning: In the design lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_20_DW01_add_39, net 'B[1]' is connecting multiple ports. (UCN-1)
Warning: In the design lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_21_DW01_add_40, net 'B[0]' is connecting multiple ports. (UCN-1)
Warning: In the design lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_16_DW01_add_42, net 'A[0]' is connecting multiple ports. (UCN-1)
Warning: In the design lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_sub_6_DW01_sub_14, net 'B[0]' is connecting multiple ports. (UCN-1)
Warning: In the design lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_18_DW01_add_44, net 'B[3]' is connecting multiple ports. (UCN-1)
Warning: In the design lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_18_DW01_add_44, net 'B[2]' is connecting multiple ports. (UCN-1)
Warning: In the design lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_18_DW01_add_44, net 'B[1]' is connecting multiple ports. (UCN-1)
Warning: In the design lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_19_DW01_add_45, net 'A[2]' is connecting multiple ports. (UCN-1)
Warning: In the design lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_20_DW01_add_46, net 'B[2]' is connecting multiple ports. (UCN-1)
Warning: In the design lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_20_DW01_add_46, net 'B[1]' is connecting multiple ports. (UCN-1)
Warning: In the design lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_21_DW01_add_47, net 'B[0]' is connecting multiple ports. (UCN-1)
1
dc_shell> dc_shell> 1
dc_shell> dc_shell> dc_shell> hier_structure_none_10
dc_shell> dc_shell> dc_shell> Writing vhdl file '/home/s2981416/IDSP191210950/Assignment3/GFS-8/vhdl/synopsys_out/gfsk_structure_none_10_hier.vhd'.
Warning: A dummy net 'n_1000' is created to connect open pin 'CI'. (VHDL-290)
Warning: A dummy net 'n_1001' is created to connect open pin 'DIFF(1)'. (VHDL-290)
Warning: A dummy net 'n_1002' is created to connect open pin 'DIFF(0)'. (VHDL-290)
Warning: A dummy net 'n_1003' is created to connect open pin 'CO'. (VHDL-290)
Warning: A dummy net 'n_1004' is created to connect open pin 'CO'. (VHDL-290)
Warning: A dummy net 'n_1005' is created to connect open pin 'CI'. (VHDL-290)
Warning: A dummy net 'n_1006' is created to connect open pin 'CO'. (VHDL-290)
Warning: A dummy net 'n_1007' is created to connect open pin 'A(0)'. (VHDL-290)
Warning: A dummy net 'n_1008' is created to connect open pin 'CI'. (VHDL-290)
Warning: A dummy net 'n_1009' is created to connect open pin 'CO'. (VHDL-290)
Warning: A dummy net 'n_1010' is created to connect open pin 'A(2)'. (VHDL-290)
Warning: A dummy net 'n_1011' is created to connect open pin 'A(1)'. (VHDL-290)
Warning: A dummy net 'n_1012' is created to connect open pin 'A(0)'. (VHDL-290)
Warning: A dummy net 'n_1013' is created to connect open pin 'B(0)'. (VHDL-290)
Warning: A dummy net 'n_1014' is created to connect open pin 'CI'. (VHDL-290)
Warning: A dummy net 'n_1015' is created to connect open pin 'SUM(0)'. (VHDL-290)
Warning: A dummy net 'n_1016' is created to connect open pin 'CO'. (VHDL-290)
Warning: A dummy net 'n_1017' is created to connect open pin 'CO'. (VHDL-290)
Warning: A dummy net 'n_1018' is created to connect open pin 'A(1)'. (VHDL-290)
Warning: A dummy net 'n_1019' is created to connect open pin 'A(0)'. (VHDL-290)
Warning: A dummy net 'n_1020' is created to connect open pin 'B(2)'. (VHDL-290)
Warning: A dummy net 'n_1021' is created to connect open pin 'B(1)'. (VHDL-290)
Warning: A dummy net 'n_1022' is created to connect open pin 'B(0)'. (VHDL-290)
Warning: A dummy net 'n_1023' is created to connect open pin 'CI'. (VHDL-290)
Warning: A dummy net 'n_1024' is created to connect open pin 'SUM(1)'. (VHDL-290)
Warning: A dummy net 'n_1025' is created to connect open pin 'SUM(0)'. (VHDL-290)
Warning: A dummy net 'n_1026' is created to connect open pin 'CO'. (VHDL-290)
Warning: A dummy net 'n_1027' is created to connect open pin 'CO'. (VHDL-290)
Warning: A dummy net 'n_1028' is created to connect open pin 'A(3)'. (VHDL-290)
Warning: A dummy net 'n_1029' is created to connect open pin 'A(2)'. (VHDL-290)
Warning: A dummy net 'n_1030' is created to connect open pin 'A(1)'. (VHDL-290)
Warning: A dummy net 'n_1031' is created to connect open pin 'A(0)'. (VHDL-290)
Warning: A dummy net 'n_1032' is created to connect open pin 'B(0)'. (VHDL-290)
Warning: A dummy net 'n_1033' is created to connect open pin 'CI'. (VHDL-290)
Warning: A dummy net 'n_1034' is created to connect open pin 'SUM(0)'. (VHDL-290)
Warning: A dummy net 'n_1035' is created to connect open pin 'CO'. (VHDL-290)
Warning: A dummy net 'n_1036' is created to connect open pin 'CO'. (VHDL-290)
Warning: A dummy net 'n_1037' is created to connect open pin 'A(0)'. (VHDL-290)
Warning: A dummy net 'n_1038' is created to connect open pin 'B(0)'. (VHDL-290)
Warning: A dummy net 'n_1039' is created to connect open pin 'CI'. (VHDL-290)
Warning: A dummy net 'n_1040' is created to connect open pin 'SUM(0)'. (VHDL-290)
Warning: A dummy net 'n_1041' is created to connect open pin 'CO'. (VHDL-290)
Warning: A dummy net 'n_1042' is created to connect open pin 'CO'. (VHDL-290)
Warning: A dummy net 'n_1043' is created to connect open pin 'A(1)'. (VHDL-290)
Warning: A dummy net 'n_1044' is created to connect open pin 'A(0)'. (VHDL-290)
Warning: A dummy net 'n_1045' is created to connect open pin 'CI'. (VHDL-290)
Warning: A dummy net 'n_1046' is created to connect open pin 'CO'. (VHDL-290)
Warning: A dummy net 'n_1047' is created to connect open pin 'CO'. (VHDL-290)
Warning: A dummy net 'n_1048' is created to connect open pin 'B(0)'. (VHDL-290)
Warning: A dummy net 'n_1049' is created to connect open pin 'CI'. (VHDL-290)
Warning: A dummy net 'n_1050' is created to connect open pin 'CO'. (VHDL-290)
Warning: A dummy net 'n_1051' is created to connect open pin 'CO'. (VHDL-290)
Warning: A dummy net 'n_1052' is created to connect open pin 'CI'. (VHDL-290)
Warning: A dummy net 'n_1053' is created to connect open pin 'DIFF(11)'. (VHDL-290)
Warning: A dummy net 'n_1054' is created to connect open pin 'DIFF(10)'. (VHDL-290)
Warning: A dummy net 'n_1055' is created to connect open pin 'DIFF(9)'. (VHDL-290)
Warning: A dummy net 'n_1056' is created to connect open pin 'DIFF(8)'. (VHDL-290)
Warning: A dummy net 'n_1057' is created to connect open pin 'DIFF(7)'. (VHDL-290)
Warning: A dummy net 'n_1058' is created to connect open pin 'DIFF(6)'. (VHDL-290)
Warning: A dummy net 'n_1059' is created to connect open pin 'DIFF(5)'. (VHDL-290)
Warning: A dummy net 'n_1060' is created to connect open pin 'DIFF(4)'. (VHDL-290)
Warning: A dummy net 'n_1061' is created to connect open pin 'DIFF(3)'. (VHDL-290)
Warning: A dummy net 'n_1062' is created to connect open pin 'DIFF(2)'. (VHDL-290)
Warning: A dummy net 'n_1063' is created to connect open pin 'DIFF(1)'. (VHDL-290)
Warning: A dummy net 'n_1064' is created to connect open pin 'DIFF(0)'. (VHDL-290)
Warning: A dummy net 'n_1065' is created to connect open pin 'CO'. (VHDL-290)
Warning: A dummy net 'n_1066' is created to connect open pin 'CO'. (VHDL-290)
Warning: A dummy net 'n_1067' is created to connect open pin 'CI'. (VHDL-290)
Warning: A dummy net 'n_1068' is created to connect open pin 'CO'. (VHDL-290)
Warning: A dummy net 'n_1069' is created to connect open pin 'A(0)'. (VHDL-290)
Warning: A dummy net 'n_1070' is created to connect open pin 'CI'. (VHDL-290)
Warning: A dummy net 'n_1071' is created to connect open pin 'CO'. (VHDL-290)
Warning: A dummy net 'n_1072' is created to connect open pin 'A(2)'. (VHDL-290)
Warning: A dummy net 'n_1073' is created to connect open pin 'A(1)'. (VHDL-290)
Warning: A dummy net 'n_1074' is created to connect open pin 'A(0)'. (VHDL-290)
Warning: A dummy net 'n_1075' is created to connect open pin 'B(0)'. (VHDL-290)
Warning: A dummy net 'n_1076' is created to connect open pin 'CI'. (VHDL-290)
Warning: A dummy net 'n_1077' is created to connect open pin 'SUM(0)'. (VHDL-290)
Warning: A dummy net 'n_1078' is created to connect open pin 'CO'. (VHDL-290)
Warning: A dummy net 'n_1079' is created to connect open pin 'CO'. (VHDL-290)
Warning: A dummy net 'n_1080' is created to connect open pin 'A(1)'. (VHDL-290)
Warning: A dummy net 'n_1081' is created to connect open pin 'A(0)'. (VHDL-290)
Warning: A dummy net 'n_1082' is created to connect open pin 'B(2)'. (VHDL-290)
Warning: A dummy net 'n_1083' is created to connect open pin 'B(1)'. (VHDL-290)
Warning: A dummy net 'n_1084' is created to connect open pin 'B(0)'. (VHDL-290)
Warning: A dummy net 'n_1085' is created to connect open pin 'CI'. (VHDL-290)
Warning: A dummy net 'n_1086' is created to connect open pin 'SUM(1)'. (VHDL-290)
Warning: A dummy net 'n_1087' is created to connect open pin 'SUM(0)'. (VHDL-290)
Warning: A dummy net 'n_1088' is created to connect open pin 'CO'. (VHDL-290)
Warning: A dummy net 'n_1089' is created to connect open pin 'CO'. (VHDL-290)
Warning: A dummy net 'n_1090' is created to connect open pin 'A(3)'. (VHDL-290)
Warning: A dummy net 'n_1091' is created to connect open pin 'A(2)'. (VHDL-290)
Warning: A dummy net 'n_1092' is created to connect open pin 'A(1)'. (VHDL-290)
Warning: A dummy net 'n_1093' is created to connect open pin 'A(0)'. (VHDL-290)
Warning: A dummy net 'n_1094' is created to connect open pin 'B(0)'. (VHDL-290)
Warning: A dummy net 'n_1095' is created to connect open pin 'CI'. (VHDL-290)
Warning: A dummy net 'n_1096' is created to connect open pin 'SUM(0)'. (VHDL-290)
Warning: A dummy net 'n_1097' is created to connect open pin 'CO'. (VHDL-290)
Warning: A dummy net 'n_1098' is created to connect open pin 'CO'. (VHDL-290)
Warning: A dummy net 'n_1099' is created to connect open pin 'A(0)'. (VHDL-290)
Warning: A dummy net 'n_1100' is created to connect open pin 'B(0)'. (VHDL-290)
Warning: A dummy net 'n_1101' is created to connect open pin 'CI'. (VHDL-290)
Warning: A dummy net 'n_1102' is created to connect open pin 'SUM(0)'. (VHDL-290)
Warning: A dummy net 'n_1103' is created to connect open pin 'CO'. (VHDL-290)
Warning: A dummy net 'n_1104' is created to connect open pin 'CO'. (VHDL-290)
Warning: A dummy net 'n_1105' is created to connect open pin 'A(1)'. (VHDL-290)
Warning: A dummy net 'n_1106' is created to connect open pin 'A(0)'. (VHDL-290)
Warning: A dummy net 'n_1107' is created to connect open pin 'CI'. (VHDL-290)
Warning: A dummy net 'n_1108' is created to connect open pin 'CO'. (VHDL-290)
Warning: A dummy net 'n_1109' is created to connect open pin 'CO'. (VHDL-290)
Warning: A dummy net 'n_1110' is created to connect open pin 'B(0)'. (VHDL-290)
Warning: A dummy net 'n_1111' is created to connect open pin 'CI'. (VHDL-290)
Warning: A dummy net 'n_1112' is created to connect open pin 'CO'. (VHDL-290)
Warning: A dummy net 'n_1113' is created to connect open pin 'CO'. (VHDL-290)
Warning: A dummy net 'n_1114' is created to connect open pin 'CI'. (VHDL-290)
Warning: A dummy net 'n_1115' is created to connect open pin 'DIFF(11)'. (VHDL-290)
Warning: A dummy net 'n_1116' is created to connect open pin 'DIFF(10)'. (VHDL-290)
Warning: A dummy net 'n_1117' is created to connect open pin 'DIFF(9)'. (VHDL-290)
Warning: A dummy net 'n_1118' is created to connect open pin 'DIFF(8)'. (VHDL-290)
Warning: A dummy net 'n_1119' is created to connect open pin 'DIFF(7)'. (VHDL-290)
Warning: A dummy net 'n_1120' is created to connect open pin 'DIFF(6)'. (VHDL-290)
Warning: A dummy net 'n_1121' is created to connect open pin 'DIFF(5)'. (VHDL-290)
Warning: A dummy net 'n_1122' is created to connect open pin 'DIFF(4)'. (VHDL-290)
Warning: A dummy net 'n_1123' is created to connect open pin 'DIFF(3)'. (VHDL-290)
Warning: A dummy net 'n_1124' is created to connect open pin 'DIFF(2)'. (VHDL-290)
Warning: A dummy net 'n_1125' is created to connect open pin 'DIFF(1)'. (VHDL-290)
Warning: A dummy net 'n_1126' is created to connect open pin 'DIFF(0)'. (VHDL-290)
Warning: A dummy net 'n_1127' is created to connect open pin 'CO'. (VHDL-290)
Warning: A dummy net 'n_1128' is created to connect open pin 'CO'. (VHDL-290)
Warning: A dummy net 'n_1129' is created to connect open pin 'A(5)'. (VHDL-290)
Warning: A dummy net 'n_1130' is created to connect open pin 'A(4)'. (VHDL-290)
Warning: A dummy net 'n_1131' is created to connect open pin 'A(3)'. (VHDL-290)
Warning: A dummy net 'n_1132' is created to connect open pin 'A(2)'. (VHDL-290)
Warning: A dummy net 'n_1133' is created to connect open pin 'A(1)'. (VHDL-290)
Warning: A dummy net 'n_1134' is created to connect open pin 'A(0)'. (VHDL-290)
Warning: A dummy net 'n_1135' is created to connect open pin 'B(2)'. (VHDL-290)
Warning: A dummy net 'n_1136' is created to connect open pin 'B(1)'. (VHDL-290)
Warning: A dummy net 'n_1137' is created to connect open pin 'B(0)'. (VHDL-290)
Warning: A dummy net 'n_1138' is created to connect open pin 'CI'. (VHDL-290)
Warning: A dummy net 'n_1139' is created to connect open pin 'SUM(2)'. (VHDL-290)
Warning: A dummy net 'n_1140' is created to connect open pin 'SUM(1)'. (VHDL-290)
Warning: A dummy net 'n_1141' is created to connect open pin 'SUM(0)'. (VHDL-290)
Warning: A dummy net 'n_1142' is created to connect open pin 'CO'. (VHDL-290)
Warning: A dummy net 'n_1143' is created to connect open pin 'CO'. (VHDL-290)
Warning: A dummy net 'n_1144' is created to connect open pin 'A(5)'. (VHDL-290)
Warning: A dummy net 'n_1145' is created to connect open pin 'A(4)'. (VHDL-290)
Warning: A dummy net 'n_1146' is created to connect open pin 'A(3)'. (VHDL-290)
Warning: A dummy net 'n_1147' is created to connect open pin 'A(2)'. (VHDL-290)
Warning: A dummy net 'n_1148' is created to connect open pin 'A(1)'. (VHDL-290)
Warning: A dummy net 'n_1149' is created to connect open pin 'A(0)'. (VHDL-290)
Warning: A dummy net 'n_1150' is created to connect open pin 'B(2)'. (VHDL-290)
Warning: A dummy net 'n_1151' is created to connect open pin 'B(1)'. (VHDL-290)
Warning: A dummy net 'n_1152' is created to connect open pin 'B(0)'. (VHDL-290)
Warning: A dummy net 'n_1153' is created to connect open pin 'CI'. (VHDL-290)
Warning: A dummy net 'n_1154' is created to connect open pin 'SUM(2)'. (VHDL-290)
Warning: A dummy net 'n_1155' is created to connect open pin 'SUM(1)'. (VHDL-290)
Warning: A dummy net 'n_1156' is created to connect open pin 'SUM(0)'. (VHDL-290)
Warning: A dummy net 'n_1157' is created to connect open pin 'CO'. (VHDL-290)
Warning: A dummy net 'n_1158' is created to connect open pin 'CO'. (VHDL-290)
Warning: A dummy net 'n_1159' is created to connect open pin 'CI'. (VHDL-290)
Warning: A dummy net 'n_1160' is created to connect open pin 'CO'. (VHDL-290)
Warning: A dummy net 'n_1161' is created to connect open pin 'CO'. (VHDL-290)
Warning: A dummy net 'n_1162' is created to connect open pin 'B(1)'. (VHDL-290)
Warning: A dummy net 'n_1163' is created to connect open pin 'B(0)'. (VHDL-290)
Warning: A dummy net 'n_1164' is created to connect open pin 'CI'. (VHDL-290)
Warning: A dummy net 'n_1165' is created to connect open pin 'CO'. (VHDL-290)
Warning: A dummy net 'n_1166' is created to connect open pin 'CO'. (VHDL-290)
Warning: A dummy net 'n_1167' is created to connect open pin 'A(2)'. (VHDL-290)
Warning: A dummy net 'n_1168' is created to connect open pin 'A(1)'. (VHDL-290)
Warning: A dummy net 'n_1169' is created to connect open pin 'A(0)'. (VHDL-290)
Warning: A dummy net 'n_1170' is created to connect open pin 'B(4)'. (VHDL-290)
Warning: A dummy net 'n_1171' is created to connect open pin 'B(3)'. (VHDL-290)
Warning: A dummy net 'n_1172' is created to connect open pin 'B(2)'. (VHDL-290)
Warning: A dummy net 'n_1173' is created to connect open pin 'B(1)'. (VHDL-290)
Warning: A dummy net 'n_1174' is created to connect open pin 'B(0)'. (VHDL-290)
Warning: A dummy net 'n_1175' is created to connect open pin 'CI'. (VHDL-290)
Warning: A dummy net 'n_1176' is created to connect open pin 'SUM(2)'. (VHDL-290)
Warning: A dummy net 'n_1177' is created to connect open pin 'SUM(1)'. (VHDL-290)
Warning: A dummy net 'n_1178' is created to connect open pin 'SUM(0)'. (VHDL-290)
Warning: A dummy net 'n_1179' is created to connect open pin 'CO'. (VHDL-290)
Warning: A dummy net 'n_1180' is created to connect open pin 'CO'. (VHDL-290)
Warning: A dummy net 'n_1181' is created to connect open pin 'A(2)'. (VHDL-290)
Warning: A dummy net 'n_1182' is created to connect open pin 'A(1)'. (VHDL-290)
Warning: A dummy net 'n_1183' is created to connect open pin 'A(0)'. (VHDL-290)
Warning: A dummy net 'n_1184' is created to connect open pin 'CI'. (VHDL-290)
Warning: A dummy net 'n_1185' is created to connect open pin 'CO'. (VHDL-290)
Warning: A dummy net 'n_1186' is created to connect open pin 'CO'. (VHDL-290)
Warning: A dummy net 'n_1187' is created to connect open pin 'CI'. (VHDL-290)
Warning: A dummy net 'n_1188' is created to connect open pin 'CO'. (VHDL-290)
Warning: A dummy net 'n_1189' is created to connect open pin 'CO'. (VHDL-290)
Warning: A dummy net 'n_1190' is created to connect open pin 'B(1)'. (VHDL-290)
Warning: A dummy net 'n_1191' is created to connect open pin 'B(0)'. (VHDL-290)
Warning: A dummy net 'n_1192' is created to connect open pin 'CI'. (VHDL-290)
Warning: A dummy net 'n_1193' is created to connect open pin 'CO'. (VHDL-290)
Warning: A dummy net 'n_1194' is created to connect open pin 'CO'. (VHDL-290)
Warning: A dummy net 'n_1195' is created to connect open pin 'A(2)'. (VHDL-290)
Warning: A dummy net 'n_1196' is created to connect open pin 'A(1)'. (VHDL-290)
Warning: A dummy net 'n_1197' is created to connect open pin 'A(0)'. (VHDL-290)
Warning: A dummy net 'n_1198' is created to connect open pin 'B(4)'. (VHDL-290)
Warning: A dummy net 'n_1199' is created to connect open pin 'B(3)'. (VHDL-290)
Warning: A dummy net 'n_1200' is created to connect open pin 'B(2)'. (VHDL-290)
Warning: A dummy net 'n_1201' is created to connect open pin 'B(1)'. (VHDL-290)
Warning: A dummy net 'n_1202' is created to connect open pin 'B(0)'. (VHDL-290)
Warning: A dummy net 'n_1203' is created to connect open pin 'CI'. (VHDL-290)
Warning: A dummy net 'n_1204' is created to connect open pin 'SUM(2)'. (VHDL-290)
Warning: A dummy net 'n_1205' is created to connect open pin 'SUM(1)'. (VHDL-290)
Warning: A dummy net 'n_1206' is created to connect open pin 'SUM(0)'. (VHDL-290)
Warning: A dummy net 'n_1207' is created to connect open pin 'CO'. (VHDL-290)
Warning: A dummy net 'n_1208' is created to connect open pin 'CO'. (VHDL-290)
Warning: A dummy net 'n_1209' is created to connect open pin 'A(2)'. (VHDL-290)
Warning: A dummy net 'n_1210' is created to connect open pin 'A(1)'. (VHDL-290)
Warning: A dummy net 'n_1211' is created to connect open pin 'A(0)'. (VHDL-290)
Warning: A dummy net 'n_1212' is created to connect open pin 'CI'. (VHDL-290)
Warning: A dummy net 'n_1213' is created to connect open pin 'CO'. (VHDL-290)
Warning: A dummy net 'n_1214' is created to connect open pin 'CO'. (VHDL-290)
Warning: A dummy net 'n_1215' is created to connect open pin 'CI'. (VHDL-290)
Warning: A dummy net 'n_1216' is created to connect open pin 'CO'. (VHDL-290)
Warning: A dummy net 'n_1217' is created to connect open pin 'CO'. (VHDL-290)
Warning: A dummy net 'n_1218' is created to connect open pin 'CI'. (VHDL-290)
Warning: A dummy net 'n_1219' is created to connect open pin 'CO'. (VHDL-290)
Warning: A dummy net 'n_1220' is created to connect open pin 'CO'. (VHDL-290)
Warning: A dummy net 'n_1221' is created to connect open pin 'CI'. (VHDL-290)
Warning: A dummy net 'n_1222' is created to connect open pin 'CO'. (VHDL-290)
Warning: A dummy net 'n_1223' is created to connect open pin 'CO'. (VHDL-290)
Warning: A dummy net 'n_1224' is created to connect open pin 'a(6)'. (VHDL-290)
Warning: A dummy net 'n_1225' is created to connect open pin 'a(5)'. (VHDL-290)
Warning: A dummy net 'n_1226' is created to connect open pin 'a(4)'. (VHDL-290)
Warning: A dummy net 'n_1227' is created to connect open pin 'a(3)'. (VHDL-290)
Warning: A dummy net 'n_1228' is created to connect open pin 'a(2)'. (VHDL-290)
Warning: A dummy net 'n_1229' is created to connect open pin 'a(1)'. (VHDL-290)
Warning: A dummy net 'n_1230' is created to connect open pin 'a(0)'. (VHDL-290)
Warning: A dummy net 'n_1231' is created to connect open pin 'product(18)'. (VHDL-290)
Warning: A dummy net 'n_1232' is created to connect open pin 'product(5)'. (VHDL-290)
Warning: A dummy net 'n_1233' is created to connect open pin 'product(4)'. (VHDL-290)
Warning: A dummy net 'n_1234' is created to connect open pin 'product(3)'. (VHDL-290)
Warning: A dummy net 'n_1235' is created to connect open pin 'product(2)'. (VHDL-290)
Warning: A dummy net 'n_1236' is created to connect open pin 'product(1)'. (VHDL-290)
Warning: A dummy net 'n_1237' is created to connect open pin 'product(0)'. (VHDL-290)
Warning: A dummy net 'n_1238' is created to connect open pin 'a(6)'. (VHDL-290)
Warning: A dummy net 'n_1239' is created to connect open pin 'a(5)'. (VHDL-290)
Warning: A dummy net 'n_1240' is created to connect open pin 'a(4)'. (VHDL-290)
Warning: A dummy net 'n_1241' is created to connect open pin 'a(3)'. (VHDL-290)
Warning: A dummy net 'n_1242' is created to connect open pin 'a(2)'. (VHDL-290)
Warning: A dummy net 'n_1243' is created to connect open pin 'a(1)'. (VHDL-290)
Warning: A dummy net 'n_1244' is created to connect open pin 'a(0)'. (VHDL-290)
Warning: A dummy net 'n_1245' is created to connect open pin 'product(18)'. (VHDL-290)
Warning: A dummy net 'n_1246' is created to connect open pin 'product(5)'. (VHDL-290)
Warning: A dummy net 'n_1247' is created to connect open pin 'product(4)'. (VHDL-290)
Warning: A dummy net 'n_1248' is created to connect open pin 'product(3)'. (VHDL-290)
Warning: A dummy net 'n_1249' is created to connect open pin 'product(2)'. (VHDL-290)
Warning: A dummy net 'n_1250' is created to connect open pin 'product(1)'. (VHDL-290)
Warning: A dummy net 'n_1251' is created to connect open pin 'product(0)'. (VHDL-290)
Warning: A dummy net 'n_1252' is created to connect open pin 'CI'. (VHDL-290)
Warning: A dummy net 'n_1253' is created to connect open pin 'CO'. (VHDL-290)
Warning: A dummy net 'n_1254' is created to connect open pin 'CO'. (VHDL-290)
Warning: A dummy net 'n_1255' is created to connect open pin 'CI'. (VHDL-290)
Warning: A dummy net 'n_1256' is created to connect open pin 'CO'. (VHDL-290)
Warning: A dummy net 'n_1257' is created to connect open pin 'CO'. (VHDL-290)
Warning: A dummy net 'n_1258' is created to connect open pin 'CI'. (VHDL-290)
Warning: A dummy net 'n_1259' is created to connect open pin 'CO'. (VHDL-290)
Warning: A dummy net 'n_1260' is created to connect open pin 'CO'. (VHDL-290)
Warning: A dummy net 'n_1261' is created to connect open pin 'B(1)'. (VHDL-290)
Warning: A dummy net 'n_1262' is created to connect open pin 'B(0)'. (VHDL-290)
Warning: A dummy net 'n_1263' is created to connect open pin 'CI'. (VHDL-290)
Warning: A dummy net 'n_1264' is created to connect open pin 'CO'. (VHDL-290)
Warning: A dummy net 'n_1265' is created to connect open pin 'CO'. (VHDL-290)
Warning: A dummy net 'n_1266' is created to connect open pin 'CI'. (VHDL-290)
Warning: A dummy net 'n_1267' is created to connect open pin 'CO'. (VHDL-290)
Warning: A dummy net 'n_1268' is created to connect open pin 'CO'. (VHDL-290)
Warning: A dummy net 'n_1269' is created to connect open pin 'CI'. (VHDL-290)
Warning: A dummy net 'n_1270' is created to connect open pin 'CO'. (VHDL-290)
Warning: A dummy net 'n_1271' is created to connect open pin 'CO'. (VHDL-290)
Warning: A dummy net 'n_1272' is created to connect open pin 'CI'. (VHDL-290)
Warning: A dummy net 'n_1273' is created to connect open pin 'CO'. (VHDL-290)
Warning: A dummy net 'n_1274' is created to connect open pin 'CO'. (VHDL-290)
Warning: A dummy net 'n_1275' is created to connect open pin 'B(1)'. (VHDL-290)
Warning: A dummy net 'n_1276' is created to connect open pin 'B(0)'. (VHDL-290)
Warning: A dummy net 'n_1277' is created to connect open pin 'CI'. (VHDL-290)
Warning: A dummy net 'n_1278' is created to connect open pin 'CO'. (VHDL-290)
Warning: A dummy net 'n_1279' is created to connect open pin 'CO'. (VHDL-290)
Warning: A dummy net 'n_1280' is created to connect open pin 'CI'. (VHDL-290)
Warning: A dummy net 'n_1281' is created to connect open pin 'CO'. (VHDL-290)
Warning: A dummy net 'n_1282' is created to connect open pin 'CO'. (VHDL-290)
Warning: A dummy net 'n_1283' is created to connect open pin 'CI'. (VHDL-290)
Warning: A dummy net 'n_1284' is created to connect open pin 'CO'. (VHDL-290)
Warning: A dummy net 'n_1285' is created to connect open pin 'CO'. (VHDL-290)
Warning: A dummy net 'n_1286' is created to connect open pin 'CI'. (VHDL-290)
Warning: A dummy net 'n_1287' is created to connect open pin 'CO'. (VHDL-290)
Warning: A dummy net 'n_1288' is created to connect open pin 'CI'. (VHDL-290)
Warning: A dummy net 'n_1289' is created to connect open pin 'CO'. (VHDL-290)
Warning: A dummy net 'n_1290' is created to connect open pin 'CO'. (VHDL-290)
Warning: A dummy net 'n_1291' is created to connect open pin 'CI'. (VHDL-290)
Warning: A dummy net 'n_1292' is created to connect open pin 'CO'. (VHDL-290)
Warning: A dummy net 'n_1293' is created to connect open pin 'CO'. (VHDL-290)
Warning: A dummy net 'n_1294' is created to connect open pin 'CI'. (VHDL-290)
Warning: A dummy net 'n_1295' is created to connect open pin 'CO'. (VHDL-290)
Warning: A dummy net 'n_1296' is created to connect open pin 'CI'. (VHDL-290)
Warning: A dummy net 'n_1297' is created to connect open pin 'CO'. (VHDL-290)
Warning: A dummy net 'n_1298' is created to connect open pin 'CO'. (VHDL-290)
Warning: A dummy net 'n_1299' is created to connect open pin 'CI'. (VHDL-290)
Warning: A dummy net 'n_1300' is created to connect open pin 'CO'. (VHDL-290)
Warning: A dummy net 'n_1301' is created to connect open pin 'CI'. (VHDL-290)
Warning: A dummy net 'n_1302' is created to connect open pin 'CO'. (VHDL-290)
Warning: A dummy net 'n_1303' is created to connect open pin 'CO'. (VHDL-290)
Warning: A dummy net 'n_1304' is created to connect open pin 'CI'. (VHDL-290)
Warning: A dummy net 'n_1305' is created to connect open pin 'CO'. (VHDL-290)
Warning: A dummy net 'n_1306' is created to connect open pin 'CI'. (VHDL-290)
Warning: A dummy net 'n_1307' is created to connect open pin 'CO'. (VHDL-290)
Warning: A dummy net 'n_1308' is created to connect open pin 'CO'. (VHDL-290)
Warning: A dummy net 'n_1309' is created to connect open pin 'CI'. (VHDL-290)
Warning: A dummy net 'n_1310' is created to connect open pin 'CO'. (VHDL-290)
Warning: A dummy net 'n_1311' is created to connect open pin 'CO'. (VHDL-290)
Warning: A dummy net 'n_1312' is created to connect open pin 'CI'. (VHDL-290)
Warning: A dummy net 'n_1313' is created to connect open pin 'CO'. (VHDL-290)
Warning: A dummy net 'n_1314' is created to connect open pin 'CI'. (VHDL-290)
Warning: A dummy net 'n_1315' is created to connect open pin 'CO'. (VHDL-290)
Warning: A dummy net 'n_1316' is created to connect open pin 'CO'. (VHDL-290)
Warning: A dummy net 'n_1317' is created to connect open pin 'CI'. (VHDL-290)
Warning: A dummy net 'n_1318' is created to connect open pin 'CO'. (VHDL-290)
Warning: A dummy net 'n_1319' is created to connect open pin 'CI'. (VHDL-290)
Warning: A dummy net 'n_1320' is created to connect open pin 'CO'. (VHDL-290)
Warning: A dummy net 'n_1321' is created to connect open pin 'CO'. (VHDL-290)
Warning: A dummy net 'n_1322' is created to connect open pin 'CO'. (VHDL-290)
Warning: A dummy net 'n_1323' is created to connect open pin 'CO'. (VHDL-290)
Warning: A dummy net 'n_1324' is created to connect open pin 'CO'. (VHDL-290)
Warning: A dummy net 'n_1325' is created to connect open pin 'CO'. (VHDL-290)
Warning: A dummy net 'n_1326' is created to connect open pin 'CO'. (VHDL-290)
Warning: A dummy net 'n_1327' is created to connect open pin 'CO'. (VHDL-290)
Warning: A dummy net 'n_1328' is created to connect open pin 'CO'. (VHDL-290)
Warning: A dummy net 'n_1329' is created to connect open pin 'SUM(0)'. (VHDL-290)
Warning: A dummy net 'n_1330' is created to connect open pin 'CO'. (VHDL-290)
Warning: A dummy net 'n_1331' is created to connect open pin 'SUM(1)'. (VHDL-290)
Warning: A dummy net 'n_1332' is created to connect open pin 'SUM(0)'. (VHDL-290)
Warning: A dummy net 'n_1333' is created to connect open pin 'CO'. (VHDL-290)
Warning: A dummy net 'n_1334' is created to connect open pin 'SUM(0)'. (VHDL-290)
Warning: A dummy net 'n_1335' is created to connect open pin 'CO'. (VHDL-290)
Warning: A dummy net 'n_1336' is created to connect open pin 'SUM(0)'. (VHDL-290)
Warning: A dummy net 'n_1337' is created to connect open pin 'CO'. (VHDL-290)
Warning: A dummy net 'n_1338' is created to connect open pin 'CO'. (VHDL-290)
Warning: A dummy net 'n_1339' is created to connect open pin 'CO'. (VHDL-290)
Warning: A dummy net 'n_1340' is created to connect open pin 'DIFF(11)'. (VHDL-290)
Warning: A dummy net 'n_1341' is created to connect open pin 'DIFF(10)'. (VHDL-290)
Warning: A dummy net 'n_1342' is created to connect open pin 'DIFF(9)'. (VHDL-290)
Warning: A dummy net 'n_1343' is created to connect open pin 'DIFF(8)'. (VHDL-290)
Warning: A dummy net 'n_1344' is created to connect open pin 'DIFF(7)'. (VHDL-290)
Warning: A dummy net 'n_1345' is created to connect open pin 'DIFF(6)'. (VHDL-290)
Warning: A dummy net 'n_1346' is created to connect open pin 'DIFF(5)'. (VHDL-290)
Warning: A dummy net 'n_1347' is created to connect open pin 'DIFF(4)'. (VHDL-290)
Warning: A dummy net 'n_1348' is created to connect open pin 'DIFF(3)'. (VHDL-290)
Warning: A dummy net 'n_1349' is created to connect open pin 'DIFF(2)'. (VHDL-290)
Warning: A dummy net 'n_1350' is created to connect open pin 'DIFF(1)'. (VHDL-290)
Warning: A dummy net 'n_1351' is created to connect open pin 'DIFF(0)'. (VHDL-290)
Warning: A dummy net 'n_1352' is created to connect open pin 'CO'. (VHDL-290)
Warning: A dummy net 'n_1353' is created to connect open pin 'SUM(2)'. (VHDL-290)
Warning: A dummy net 'n_1354' is created to connect open pin 'SUM(1)'. (VHDL-290)
Warning: A dummy net 'n_1355' is created to connect open pin 'SUM(0)'. (VHDL-290)
Warning: A dummy net 'n_1356' is created to connect open pin 'CO'. (VHDL-290)
Warning: A dummy net 'n_1357' is created to connect open pin 'CO'. (VHDL-290)
Warning: A dummy net 'n_1358' is created to connect open pin 'CO'. (VHDL-290)
Warning: A dummy net 'n_1359' is created to connect open pin 'CO'. (VHDL-290)
Warning: A dummy net 'n_1360' is created to connect open pin 'CO'. (VHDL-290)
Warning: A dummy net 'n_1361' is created to connect open pin 'SUM(2)'. (VHDL-290)
Warning: A dummy net 'n_1362' is created to connect open pin 'SUM(1)'. (VHDL-290)
Warning: A dummy net 'n_1363' is created to connect open pin 'SUM(0)'. (VHDL-290)
Warning: A dummy net 'n_1364' is created to connect open pin 'CO'. (VHDL-290)
Warning: A dummy net 'n_1365' is created to connect open pin 'CO'. (VHDL-290)
Warning: A dummy net 'n_1366' is created to connect open pin 'CO'. (VHDL-290)
Warning: A dummy net 'n_1367' is created to connect open pin 'CO'. (VHDL-290)
Warning: A dummy net 'n_1368' is created to connect open pin 'CO'. (VHDL-290)
Warning: A dummy net 'n_1369' is created to connect open pin 'CO'. (VHDL-290)
Warning: A dummy net 'n_1370' is created to connect open pin 'CO'. (VHDL-290)
Warning: A dummy net 'n_1371' is created to connect open pin 'CO'. (VHDL-290)
Warning: A dummy net 'n_1372' is created to connect open pin 'CO'. (VHDL-290)
Warning: A dummy net 'n_1373' is created to connect open pin 'CO'. (VHDL-290)
Warning: A dummy net 'n_1374' is created to connect open pin 'CO'. (VHDL-290)
Warning: A dummy net 'n_1375' is created to connect open pin 'CO'. (VHDL-290)
Warning: A dummy net 'n_1376' is created to connect open pin 'CO'. (VHDL-290)
Warning: A dummy net 'n_1377' is created to connect open pin 'CO'. (VHDL-290)
Warning: A dummy net 'n_1378' is created to connect open pin 'CO'. (VHDL-290)
Warning: A dummy net 'n_1379' is created to connect open pin 'SUM(0)'. (VHDL-290)
Warning: A dummy net 'n_1380' is created to connect open pin 'CO'. (VHDL-290)
Warning: A dummy net 'n_1381' is created to connect open pin 'SUM(1)'. (VHDL-290)
Warning: A dummy net 'n_1382' is created to connect open pin 'SUM(0)'. (VHDL-290)
Warning: A dummy net 'n_1383' is created to connect open pin 'CO'. (VHDL-290)
Warning: A dummy net 'n_1384' is created to connect open pin 'SUM(0)'. (VHDL-290)
Warning: A dummy net 'n_1385' is created to connect open pin 'CO'. (VHDL-290)
Warning: A dummy net 'n_1386' is created to connect open pin 'SUM(0)'. (VHDL-290)
Warning: A dummy net 'n_1387' is created to connect open pin 'CO'. (VHDL-290)
Warning: A dummy net 'n_1388' is created to connect open pin 'CO'. (VHDL-290)
Warning: A dummy net 'n_1389' is created to connect open pin 'CO'. (VHDL-290)
Warning: A dummy net 'n_1390' is created to connect open pin 'DIFF(11)'. (VHDL-290)
Warning: A dummy net 'n_1391' is created to connect open pin 'DIFF(10)'. (VHDL-290)
Warning: A dummy net 'n_1392' is created to connect open pin 'DIFF(9)'. (VHDL-290)
Warning: A dummy net 'n_1393' is created to connect open pin 'DIFF(8)'. (VHDL-290)
Warning: A dummy net 'n_1394' is created to connect open pin 'DIFF(7)'. (VHDL-290)
Warning: A dummy net 'n_1395' is created to connect open pin 'DIFF(6)'. (VHDL-290)
Warning: A dummy net 'n_1396' is created to connect open pin 'DIFF(5)'. (VHDL-290)
Warning: A dummy net 'n_1397' is created to connect open pin 'DIFF(4)'. (VHDL-290)
Warning: A dummy net 'n_1398' is created to connect open pin 'DIFF(3)'. (VHDL-290)
Warning: A dummy net 'n_1399' is created to connect open pin 'DIFF(2)'. (VHDL-290)
Warning: A dummy net 'n_1400' is created to connect open pin 'DIFF(1)'. (VHDL-290)
Warning: A dummy net 'n_1401' is created to connect open pin 'DIFF(0)'. (VHDL-290)
Warning: A dummy net 'n_1402' is created to connect open pin 'CO'. (VHDL-290)
Warning: A dummy net 'n_1403' is created to connect open pin 'SUM(2)'. (VHDL-290)
Warning: A dummy net 'n_1404' is created to connect open pin 'SUM(1)'. (VHDL-290)
Warning: A dummy net 'n_1405' is created to connect open pin 'SUM(0)'. (VHDL-290)
Warning: A dummy net 'n_1406' is created to connect open pin 'CO'. (VHDL-290)
Warning: A dummy net 'n_1407' is created to connect open pin 'CO'. (VHDL-290)
Warning: A dummy net 'n_1408' is created to connect open pin 'CO'. (VHDL-290)
Warning: A dummy net 'n_1409' is created to connect open pin 'CO'. (VHDL-290)
Warning: A dummy net 'n_1410' is created to connect open pin 'CO'. (VHDL-290)
Warning: A dummy net 'n_1411' is created to connect open pin 'SUM(2)'. (VHDL-290)
Warning: A dummy net 'n_1412' is created to connect open pin 'SUM(1)'. (VHDL-290)
Warning: A dummy net 'n_1413' is created to connect open pin 'SUM(0)'. (VHDL-290)
Warning: A dummy net 'n_1414' is created to connect open pin 'CO'. (VHDL-290)
Warning: A dummy net 'n_1415' is created to connect open pin 'CO'. (VHDL-290)
Warning: A dummy net 'n_1416' is created to connect open pin 'CO'. (VHDL-290)
Warning: A dummy net 'n_1417' is created to connect open pin 'CO'. (VHDL-290)
Warning: A dummy net 'n_1418' is created to connect open pin 'CO'. (VHDL-290)
Warning: A dummy net 'n_1419' is created to connect open pin 'CO'. (VHDL-290)
Warning: A dummy net 'n_1420' is created to connect open pin 'CO'. (VHDL-290)
Warning: A dummy net 'n_1421' is created to connect open pin 'CO'. (VHDL-290)
Warning: A dummy net 'n_1422' is created to connect open pin 'CO'. (VHDL-290)
Warning: A dummy net 'n_1423' is created to connect open pin 'CO'. (VHDL-290)
Warning: A dummy net 'n_1424' is created to connect open pin 'CO'. (VHDL-290)
Warning: A dummy net 'n_1425' is created to connect open pin 'DIFF(1)'. (VHDL-290)
Warning: A dummy net 'n_1426' is created to connect open pin 'DIFF(0)'. (VHDL-290)
Warning: A dummy net 'n_1427' is created to connect open pin 'CO'. (VHDL-290)
Warning: A dummy net 'n_1428' is created to connect open pin 'product(18)'. (VHDL-290)
Warning: A dummy net 'n_1429' is created to connect open pin 'product(5)'. (VHDL-290)
Warning: A dummy net 'n_1430' is created to connect open pin 'product(4)'. (VHDL-290)
Warning: A dummy net 'n_1431' is created to connect open pin 'product(3)'. (VHDL-290)
Warning: A dummy net 'n_1432' is created to connect open pin 'product(2)'. (VHDL-290)
Warning: A dummy net 'n_1433' is created to connect open pin 'product(1)'. (VHDL-290)
Warning: A dummy net 'n_1434' is created to connect open pin 'product(0)'. (VHDL-290)
Warning: A dummy net 'n_1435' is created to connect open pin 'product(18)'. (VHDL-290)
Warning: A dummy net 'n_1436' is created to connect open pin 'product(5)'. (VHDL-290)
Warning: A dummy net 'n_1437' is created to connect open pin 'product(4)'. (VHDL-290)
Warning: A dummy net 'n_1438' is created to connect open pin 'product(3)'. (VHDL-290)
Warning: A dummy net 'n_1439' is created to connect open pin 'product(2)'. (VHDL-290)
Warning: A dummy net 'n_1440' is created to connect open pin 'product(1)'. (VHDL-290)
Warning: A dummy net 'n_1441' is created to connect open pin 'product(0)'. (VHDL-290)
1
dc_shell> dc_shell> dc_shell>  
****************************************
Report : hierarchy
Design : gfsk
Version: R-2020.09-SP2
Date   : Sat Apr 22 14:06:48 2023
****************************************

Attributes:
    r - licensed design

gfsk
    TIEHI                                                                                       umcl18u250t2_typ
    TIELO                                                                                       umcl18u250t2_typ
    clock_gen
        AND2D1                                                                                  umcl18u250t2_typ
        DFFRPQ1                                                                                 umcl18u250t2_typ
        EXNOR2D1                                                                                umcl18u250t2_typ
        INVD1                                                                                   umcl18u250t2_typ
    demodulator_std
        demodulator
            DFFRPQ1                                                                             umcl18u250t2_typ
            INVD1                                                                               umcl18u250t2_typ
            NAN3D1                                                                              umcl18u250t2_typ
            OAI21M20D1                                                                          umcl18u250t2_typ
            OAI31D1                                                                             umcl18u250t2_typ
            OR2D1                                                                               umcl18u250t2_typ
            TIELO                                                                               umcl18u250t2_typ
            demodulator_DW01_sub_0_DW01_sub_15
                ADFULD1                                                                         umcl18u250t2_typ
                AND2D1                                                                          umcl18u250t2_typ
                INVD1                                                                           umcl18u250t2_typ
                NOR2M1D1                                                                        umcl18u250t2_typ
                OAI22D1                                                                         umcl18u250t2_typ
            demodulator_DW_mult_tc_0_DW_mult_tc_2                                                         r
                ADFULD1                                                                         umcl18u250t2_typ
                ADHALFDL                                                                        umcl18u250t2_typ
                AND2D1                                                                          umcl18u250t2_typ
                EXNOR2D1                                                                        umcl18u250t2_typ
                INVD1                                                                           umcl18u250t2_typ
                NAN2D1                                                                          umcl18u250t2_typ
                NOR2D1                                                                          umcl18u250t2_typ
            demodulator_DW_mult_tc_1_DW_mult_tc_3                                                         r
                ADFULD1                                                                         umcl18u250t2_typ
                ADHALFDL                                                                        umcl18u250t2_typ
                AND2D1                                                                          umcl18u250t2_typ
                EXNOR2D1                                                                        umcl18u250t2_typ
                INVD1                                                                           umcl18u250t2_typ
                NAN2D1                                                                          umcl18u250t2_typ
                NOR2D1                                                                          umcl18u250t2_typ
    filter_std
        filter
            lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0
                ADFULD1                                                                         umcl18u250t2_typ
                AND2D1                                                                          umcl18u250t2_typ
                BUFD1                                                                           umcl18u250t2_typ
                DFFRPQ1                                                                         umcl18u250t2_typ
                EXOR2D1                                                                         umcl18u250t2_typ
                INVD1                                                                           umcl18u250t2_typ
                NAN4D1                                                                          umcl18u250t2_typ
                OAI21M20D1                                                                      umcl18u250t2_typ
                OAI22D1                                                                         umcl18u250t2_typ
                OR2D1                                                                           umcl18u250t2_typ
                OR4D1                                                                           umcl18u250t2_typ
                TIELO                                                                           umcl18u250t2_typ
                lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_1
                    ADFULD1                                                                     umcl18u250t2_typ
                    AND2D1                                                                      umcl18u250t2_typ
                    EXOR2D1                                                                     umcl18u250t2_typ
                lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_2
                    ADFULD1                                                                     umcl18u250t2_typ
                    AND2D1                                                                      umcl18u250t2_typ
                    EXOR2D1                                                                     umcl18u250t2_typ
                    EXOR3D1                                                                     umcl18u250t2_typ
                lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_3
                    ADFULD1                                                                     umcl18u250t2_typ
                    AND2D1                                                                      umcl18u250t2_typ
                    EXOR2D1                                                                     umcl18u250t2_typ
                lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_4
                    ADFULD1                                                                     umcl18u250t2_typ
                    AND2D1                                                                      umcl18u250t2_typ
                    EXOR2D1                                                                     umcl18u250t2_typ
                    EXOR3D1                                                                     umcl18u250t2_typ
                lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_5
                    ADFULD1                                                                     umcl18u250t2_typ
                    AND2D1                                                                      umcl18u250t2_typ
                    EXOR2D1                                                                     umcl18u250t2_typ
                lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_6_DW01_add_12
                    ADFULD1                                                                     umcl18u250t2_typ
                    AND2D1                                                                      umcl18u250t2_typ
                    EXOR2D1                                                                     umcl18u250t2_typ
                    EXOR3D1                                                                     umcl18u250t2_typ
                lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_7_DW01_add_13
                    ADFULD1                                                                     umcl18u250t2_typ
                    AND2D1                                                                      umcl18u250t2_typ
                    EXOR2D1                                                                     umcl18u250t2_typ
                lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_8_DW01_add_14
                    ADFULD1                                                                     umcl18u250t2_typ
                    AND2D1                                                                      umcl18u250t2_typ
                    EXOR2D1                                                                     umcl18u250t2_typ
                lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_9_DW01_add_18
                    ADFULD1                                                                     umcl18u250t2_typ
                    AND2D1                                                                      umcl18u250t2_typ
                    EXOR2D1                                                                     umcl18u250t2_typ
                lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_10_DW01_add_19
                    ADFULD1                                                                     umcl18u250t2_typ
                    AND2D1                                                                      umcl18u250t2_typ
                    EXOR2D1                                                                     umcl18u250t2_typ
                lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_11_DW01_add_20
                    ADFULD1                                                                     umcl18u250t2_typ
                    AND2D1                                                                      umcl18u250t2_typ
                    EXOR2D1                                                                     umcl18u250t2_typ
                lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_12_DW01_add_27
                    ADFULD1                                                                     umcl18u250t2_typ
                    AND2D1                                                                      umcl18u250t2_typ
                    EXOR2D1                                                                     umcl18u250t2_typ
                lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_14_DW01_add_29
                    ADFULD1                                                                     umcl18u250t2_typ
                    AND2D1                                                                      umcl18u250t2_typ
                    EXOR2D1                                                                     umcl18u250t2_typ
                lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_15_DW01_add_33
                    ADFULD1                                                                     umcl18u250t2_typ
                    AND2D1                                                                      umcl18u250t2_typ
                    EXOR2D1                                                                     umcl18u250t2_typ
                lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_16_DW01_add_35
                    ADFULD1                                                                     umcl18u250t2_typ
                    AND2D1                                                                      umcl18u250t2_typ
                    EXOR2D1                                                                     umcl18u250t2_typ
                lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_17_DW01_add_36
                    ADFULD1                                                                     umcl18u250t2_typ
                    AND2D1                                                                      umcl18u250t2_typ
                    EXOR2D1                                                                     umcl18u250t2_typ
                lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_18_DW01_add_37
                    ADFULD1                                                                     umcl18u250t2_typ
                    AND2D1                                                                      umcl18u250t2_typ
                    EXOR2D1                                                                     umcl18u250t2_typ
                lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_19_DW01_add_38
                    ADFULD1                                                                     umcl18u250t2_typ
                    AND2D1                                                                      umcl18u250t2_typ
                    EXOR2D1                                                                     umcl18u250t2_typ
                lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_20_DW01_add_39
                    ADFULD1                                                                     umcl18u250t2_typ
                    AND2D1                                                                      umcl18u250t2_typ
                    EXOR2D1                                                                     umcl18u250t2_typ
                lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_21_DW01_add_40
                    ADFULD1                                                                     umcl18u250t2_typ
                    AND2D1                                                                      umcl18u250t2_typ
                    EXOR2D1                                                                     umcl18u250t2_typ
                    EXOR3D1                                                                     umcl18u250t2_typ
                lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_22_DW01_add_41
                    ADFULD1                                                                     umcl18u250t2_typ
                    AND2D1                                                                      umcl18u250t2_typ
                    EXOR2D1                                                                     umcl18u250t2_typ
                    EXOR3D1                                                                     umcl18u250t2_typ
                lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_sub_1_DW01_sub_3
                    ADFULD1                                                                     umcl18u250t2_typ
                    EXNOR2D1                                                                    umcl18u250t2_typ
                    INVD1                                                                       umcl18u250t2_typ
                    NAN2D1                                                                      umcl18u250t2_typ
                lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_sub_2_DW01_sub_5
                    ADFULD1                                                                     umcl18u250t2_typ
                    AND2D1                                                                      umcl18u250t2_typ
                    EXOR2D1                                                                     umcl18u250t2_typ
                    INVD1                                                                       umcl18u250t2_typ
                lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_sub_3_DW01_sub_6
                    ADFULD1                                                                     umcl18u250t2_typ
                    EXNOR2D1                                                                    umcl18u250t2_typ
                    INVD1                                                                       umcl18u250t2_typ
                    NAN2D1                                                                      umcl18u250t2_typ
                lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_sub_5_DW01_sub_11
                    ADFULD1                                                                     umcl18u250t2_typ
                    AND2D1                                                                      umcl18u250t2_typ
                    AOI22M20D1                                                                  umcl18u250t2_typ
                    INVD1                                                                       umcl18u250t2_typ
                    NOR2D1                                                                      umcl18u250t2_typ
                    NOR2M1D1                                                                    umcl18u250t2_typ
                    OAI22D1                                                                     umcl18u250t2_typ
                lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_sub_6_DW01_sub_12
                    ADFULD1                                                                     umcl18u250t2_typ
                    AND2D1                                                                      umcl18u250t2_typ
                    EXOR2D1                                                                     umcl18u250t2_typ
                    INVD1                                                                       umcl18u250t2_typ
            lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1
                ADFULD1                                                                         umcl18u250t2_typ
                AND2D1                                                                          umcl18u250t2_typ
                BUFD1                                                                           umcl18u250t2_typ
                DFFRPQ1                                                                         umcl18u250t2_typ
                EXOR2D1                                                                         umcl18u250t2_typ
                INVD1                                                                           umcl18u250t2_typ
                NAN4D1                                                                          umcl18u250t2_typ
                OAI21M20D1                                                                      umcl18u250t2_typ
                OAI22D1                                                                         umcl18u250t2_typ
                OR2D1                                                                           umcl18u250t2_typ
                OR4D1                                                                           umcl18u250t2_typ
                TIELO                                                                           umcl18u250t2_typ
                lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_1_DW01_add_7
                    ADFULD1                                                                     umcl18u250t2_typ
                    AND2D1                                                                      umcl18u250t2_typ
                    EXOR2D1                                                                     umcl18u250t2_typ
                lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_2_DW01_add_8
                    ADFULD1                                                                     umcl18u250t2_typ
                    AND2D1                                                                      umcl18u250t2_typ
                    EXOR2D1                                                                     umcl18u250t2_typ
                    EXOR3D1                                                                     umcl18u250t2_typ
                lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_3_DW01_add_9
                    ADFULD1                                                                     umcl18u250t2_typ
                    AND2D1                                                                      umcl18u250t2_typ
                    EXOR2D1                                                                     umcl18u250t2_typ
                lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_4_DW01_add_10
                    ADFULD1                                                                     umcl18u250t2_typ
                    AND2D1                                                                      umcl18u250t2_typ
                    EXOR2D1                                                                     umcl18u250t2_typ
                    EXOR3D1                                                                     umcl18u250t2_typ
                lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_5_DW01_add_11
                    ADFULD1                                                                     umcl18u250t2_typ
                    AND2D1                                                                      umcl18u250t2_typ
                    EXOR2D1                                                                     umcl18u250t2_typ
                lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_6_DW01_add_15
                    ADFULD1                                                                     umcl18u250t2_typ
                    AND2D1                                                                      umcl18u250t2_typ
                    EXOR2D1                                                                     umcl18u250t2_typ
                    EXOR3D1                                                                     umcl18u250t2_typ
                lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_7_DW01_add_16
                    ADFULD1                                                                     umcl18u250t2_typ
                    AND2D1                                                                      umcl18u250t2_typ
                    EXOR2D1                                                                     umcl18u250t2_typ
                lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_8_DW01_add_17
                    ADFULD1                                                                     umcl18u250t2_typ
                    AND2D1                                                                      umcl18u250t2_typ
                    EXOR2D1                                                                     umcl18u250t2_typ
                lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_9_DW01_add_21
                    ADFULD1                                                                     umcl18u250t2_typ
                    AND2D1                                                                      umcl18u250t2_typ
                    EXOR2D1                                                                     umcl18u250t2_typ
                lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_10_DW01_add_22
                    ADFULD1                                                                     umcl18u250t2_typ
                    AND2D1                                                                      umcl18u250t2_typ
                    EXOR2D1                                                                     umcl18u250t2_typ
                lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_11_DW01_add_23
                    ADFULD1                                                                     umcl18u250t2_typ
                    AND2D1                                                                      umcl18u250t2_typ
                    EXOR2D1                                                                     umcl18u250t2_typ
                lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_12_DW01_add_30
                    ADFULD1                                                                     umcl18u250t2_typ
                    AND2D1                                                                      umcl18u250t2_typ
                    EXOR2D1                                                                     umcl18u250t2_typ
                lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_14_DW01_add_32
                    ADFULD1                                                                     umcl18u250t2_typ
                    AND2D1                                                                      umcl18u250t2_typ
                    EXOR2D1                                                                     umcl18u250t2_typ
                lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_15_DW01_add_34
                    ADFULD1                                                                     umcl18u250t2_typ
                    AND2D1                                                                      umcl18u250t2_typ
                    EXOR2D1                                                                     umcl18u250t2_typ
                lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_16_DW01_add_42
                    ADFULD1                                                                     umcl18u250t2_typ
                    AND2D1                                                                      umcl18u250t2_typ
                    EXOR2D1                                                                     umcl18u250t2_typ
                lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_17_DW01_add_43
                    ADFULD1                                                                     umcl18u250t2_typ
                    AND2D1                                                                      umcl18u250t2_typ
                    EXOR2D1                                                                     umcl18u250t2_typ
                lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_18_DW01_add_44
                    ADFULD1                                                                     umcl18u250t2_typ
                    AND2D1                                                                      umcl18u250t2_typ
                    EXOR2D1                                                                     umcl18u250t2_typ
                lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_19_DW01_add_45
                    ADFULD1                                                                     umcl18u250t2_typ
                    AND2D1                                                                      umcl18u250t2_typ
                    EXOR2D1                                                                     umcl18u250t2_typ
                lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_20_DW01_add_46
                    ADFULD1                                                                     umcl18u250t2_typ
                    AND2D1                                                                      umcl18u250t2_typ
                    EXOR2D1                                                                     umcl18u250t2_typ
                lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_21_DW01_add_47
                    ADFULD1                                                                     umcl18u250t2_typ
                    AND2D1                                                                      umcl18u250t2_typ
                    EXOR2D1                                                                     umcl18u250t2_typ
                    EXOR3D1                                                                     umcl18u250t2_typ
                lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_22_DW01_add_48
                    ADFULD1                                                                     umcl18u250t2_typ
                    AND2D1                                                                      umcl18u250t2_typ
                    EXOR2D1                                                                     umcl18u250t2_typ
                    EXOR3D1                                                                     umcl18u250t2_typ
                lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_sub_1_DW01_sub_4
                    ADFULD1                                                                     umcl18u250t2_typ
                    EXNOR2D1                                                                    umcl18u250t2_typ
                    INVD1                                                                       umcl18u250t2_typ
                    NAN2D1                                                                      umcl18u250t2_typ
                lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_sub_2_DW01_sub_7
                    ADFULD1                                                                     umcl18u250t2_typ
                    AND2D1                                                                      umcl18u250t2_typ
                    EXOR2D1                                                                     umcl18u250t2_typ
                    INVD1                                                                       umcl18u250t2_typ
                lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_sub_3_DW01_sub_8
                    ADFULD1                                                                     umcl18u250t2_typ
                    EXNOR2D1                                                                    umcl18u250t2_typ
                    INVD1                                                                       umcl18u250t2_typ
                    NAN2D1                                                                      umcl18u250t2_typ
                lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_sub_5_DW01_sub_13
                    ADFULD1                                                                     umcl18u250t2_typ
                    AND2D1                                                                      umcl18u250t2_typ
                    AOI22M20D1                                                                  umcl18u250t2_typ
                    INVD1                                                                       umcl18u250t2_typ
                    NOR2D1                                                                      umcl18u250t2_typ
                    NOR2M1D1                                                                    umcl18u250t2_typ
                    OAI22D1                                                                     umcl18u250t2_typ
                lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_sub_6_DW01_sub_14
                    ADFULD1                                                                     umcl18u250t2_typ
                    AND2D1                                                                      umcl18u250t2_typ
                    EXOR2D1                                                                     umcl18u250t2_typ
                    INVD1                                                                       umcl18u250t2_typ
    mixer_std
        mixer
            AND2D1                                                                              umcl18u250t2_typ
            AOI22D1                                                                             umcl18u250t2_typ
            DFFRPQ1                                                                             umcl18u250t2_typ
            EXNOR2D1                                                                            umcl18u250t2_typ
            EXOR2D1                                                                             umcl18u250t2_typ
            INVD1                                                                               umcl18u250t2_typ
            NAN2D1                                                                              umcl18u250t2_typ
            NOR2D1                                                                              umcl18u250t2_typ
            NOR2M1D1                                                                            umcl18u250t2_typ
            OAI211D1                                                                            umcl18u250t2_typ
            TIEHI                                                                               umcl18u250t2_typ
            TIELO                                                                               umcl18u250t2_typ
            mixer_DW_mult_tc_0                                                                            r
                ADFULD1                                                                         umcl18u250t2_typ
                ADHALFDL                                                                        umcl18u250t2_typ
                AOI22D1                                                                         umcl18u250t2_typ
                INVD1                                                                           umcl18u250t2_typ
                NAN2D1                                                                          umcl18u250t2_typ
                OAI21M20D1                                                                      umcl18u250t2_typ
                OAI211D1                                                                        umcl18u250t2_typ
            mixer_DW_mult_tc_1                                                                            r
                ADFULD1                                                                         umcl18u250t2_typ
                ADHALFDL                                                                        umcl18u250t2_typ
                EXNOR2D1                                                                        umcl18u250t2_typ
                EXNOR3D1                                                                        umcl18u250t2_typ
                INVD1                                                                           umcl18u250t2_typ
                NAN2D1                                                                          umcl18u250t2_typ
                OAI22D1                                                                         umcl18u250t2_typ
                OAI211D1                                                                        umcl18u250t2_typ
    slicer_std
        slicer                                                                                            r
            AOI21D1                                                                             umcl18u250t2_typ
            DFFRPQ1                                                                             umcl18u250t2_typ
            EXNOR2D1                                                                            umcl18u250t2_typ
            EXOR2D1                                                                             umcl18u250t2_typ
            INVD1                                                                               umcl18u250t2_typ
            NOR4D1                                                                              umcl18u250t2_typ
            OAI21D1                                                                             umcl18u250t2_typ
            OAI31M10D1                                                                          umcl18u250t2_typ
            TIELO                                                                               umcl18u250t2_typ
            slicer_DW01_add_0_DW01_add_24
                ADFULD1                                                                         umcl18u250t2_typ
                AND2D1                                                                          umcl18u250t2_typ
                EXOR2D1                                                                         umcl18u250t2_typ
            slicer_DW01_add_1_DW01_add_25
                ADFULD1                                                                         umcl18u250t2_typ
                AND2D1                                                                          umcl18u250t2_typ
                EXOR2D1                                                                         umcl18u250t2_typ
            slicer_DW01_add_2_DW01_add_26
                ADFULD1                                                                         umcl18u250t2_typ
                AND2D1                                                                          umcl18u250t2_typ
                EXOR2D1                                                                         umcl18u250t2_typ
1
dc_shell> Information: Updating graph... (UID-83)
 
****************************************
Report : reference
Design : gfsk
Version: R-2020.09-SP2
Date   : Sat Apr 22 14:06:48 2023
****************************************

Attributes:
    b - black box (unknown)
   bo - allows boundary optimization
    d - dont_touch
   mo - map_only
    h - hierarchical
    n - noncombinational
    r - removable
    s - synthetic operator
    u - contains unmapped logic

Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
TIEHI              umcl18u250t2_typ
                                  8.130000       1      8.130000  
TIELO              umcl18u250t2_typ
                                  8.130000       1      8.130000  
clock_gen                       296.779992       1    296.779992  h, n
demodulator_std                8082.439987       1   8082.439987  h, n
filter_std                    116177.060856
                                                 1  116177.060856 h, n
mixer_std                      6830.090108       1   6830.090108  h, n
slicer_std                     3744.380003       1   3744.380003  h, n
-----------------------------------------------------------------------------
Total 7 references                                  135147.010946

****************************************
Design: clock_gen 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2D1             umcl18u250t2_typ
                                 16.260000       1     16.260000  
DFFRPQ1            umcl18u250t2_typ
                                 81.309998       3    243.929993  n
EXNOR2D1           umcl18u250t2_typ
                                 28.459999       1     28.459999  
INVD1              umcl18u250t2_typ
                                  8.130000       1      8.130000  
-----------------------------------------------------------------------------
Total 4 references                                    296.779992

****************************************
Design: demodulator_std 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
demodulator                    8082.439987       1   8082.439987  h, n
-----------------------------------------------------------------------------
Total 1 references                                   8082.439987

****************************************
Design: demodulator 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
DFFRPQ1            umcl18u250t2_typ
                                 81.309998      49   3984.189880  n
INVD1              umcl18u250t2_typ
                                  8.130000       6     48.780001  
NAN3D1             umcl18u250t2_typ
                                 16.260000       1     16.260000  
OAI21M20D1         umcl18u250t2_typ
                                 24.389999       6    146.339996  
OAI31D1            umcl18u250t2_typ
                                 24.389999       1     24.389999  
OR2D1              umcl18u250t2_typ
                                 16.260000       1     16.260000  
TIELO              umcl18u250t2_typ
                                  8.130000       1      8.130000  
demodulator_DW01_sub_0_DW01_sub_15
                                715.530028       1    715.530028  h
demodulator_DW_mult_tc_0_DW_mult_tc_2
                               1561.280041       1   1561.280041  h
demodulator_DW_mult_tc_1_DW_mult_tc_3
                               1561.280041       1   1561.280041  h
-----------------------------------------------------------------------------
Total 10 references                                  8082.439987

****************************************
Design: demodulator_DW01_sub_0_DW01_sub_15 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
ADFULD1            umcl18u250t2_typ
                                 65.050003       9    585.450027  r
AND2D1             umcl18u250t2_typ
                                 16.260000       1     16.260000  
INVD1              umcl18u250t2_typ
                                  8.130000       9     73.170001  
NOR2M1D1           umcl18u250t2_typ
                                 16.260000       1     16.260000  
OAI22D1            umcl18u250t2_typ
                                 24.389999       1     24.389999  
-----------------------------------------------------------------------------
Total 5 references                                    715.530028

****************************************
Design: demodulator_DW_mult_tc_0_DW_mult_tc_2 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
ADFULD1            umcl18u250t2_typ
                                 65.050003      15    975.750046  r
ADHALFDL           umcl18u250t2_typ
                                 40.660000       4    162.639999  r
AND2D1             umcl18u250t2_typ
                                 16.260000       1     16.260000  
EXNOR2D1           umcl18u250t2_typ
                                 28.459999       1     28.459999  
INVD1              umcl18u250t2_typ
                                  8.130000       9     73.170001  
NAN2D1             umcl18u250t2_typ
                                 12.200000      11    134.199998  
NOR2D1             umcl18u250t2_typ
                                 12.200000      14    170.799997  
-----------------------------------------------------------------------------
Total 7 references                                   1561.280041

****************************************
Design: demodulator_DW_mult_tc_1_DW_mult_tc_3 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
ADFULD1            umcl18u250t2_typ
                                 65.050003      15    975.750046  r
ADHALFDL           umcl18u250t2_typ
                                 40.660000       4    162.639999  r
AND2D1             umcl18u250t2_typ
                                 16.260000       1     16.260000  
EXNOR2D1           umcl18u250t2_typ
                                 28.459999       1     28.459999  
INVD1              umcl18u250t2_typ
                                  8.130000       9     73.170001  
NAN2D1             umcl18u250t2_typ
                                 12.200000      11    134.199998  
NOR2D1             umcl18u250t2_typ
                                 12.200000      14    170.799997  
-----------------------------------------------------------------------------
Total 7 references                                   1561.280041

****************************************
Design: filter_std 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
filter                        116177.060856
                                                 1  116177.060856 h, n
-----------------------------------------------------------------------------
Total 1 references                                  116177.060856

****************************************
Design: filter 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0
                              58088.530428       1  58088.530428  h, n
lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1
                              58088.530428       1  58088.530428  h, n
-----------------------------------------------------------------------------
Total 2 references                                  116177.060856

****************************************
Design: lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
ADFULD1            umcl18u250t2_typ
                                 65.050003      51   3317.550156  r
AND2D1             umcl18u250t2_typ
                                 16.260000       9    146.340002  
BUFD1              umcl18u250t2_typ
                                 12.200000       2     24.400000  
DFFRPQ1            umcl18u250t2_typ
                                 81.309998     336  27320.159180  n
EXOR2D1            umcl18u250t2_typ
                                 28.459999       9    256.139992  
INVD1              umcl18u250t2_typ
                                  8.130000      61    495.930007  
NAN4D1             umcl18u250t2_typ
                                 20.330000       2     40.660000  
OAI21M20D1         umcl18u250t2_typ
                                 24.389999       4     97.559998  
OAI22D1            umcl18u250t2_typ
                                 24.389999       1     24.389999  
OR2D1              umcl18u250t2_typ
                                 16.260000       1     16.260000  
OR4D1              umcl18u250t2_typ
                                 24.389999       2     48.779999  
TIELO              umcl18u250t2_typ
                                  8.130000       1      8.130000  
lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_1
                                825.320036       1    825.320036  h
lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_2
                                813.120031       1    813.120031  h
lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_3
                                825.320036       1    825.320036  h
lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_4
                                813.120031       1    813.120031  h
lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_5
                                825.320036       1    825.320036  h
lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_6_DW01_add_12
                                878.170034       1    878.170034  h
lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_7_DW01_add_13
                                825.320036       1    825.320036  h
lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_8_DW01_add_14
                                825.320036       1    825.320036  h
lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_9_DW01_add_18
                                890.370039       1    890.370039  h
lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_10_DW01_add_19
                                825.320036       1    825.320036  h
lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_11_DW01_add_20
                                825.320036       1    825.320036  h
lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_12_DW01_add_27
                                825.320036       1    825.320036  h
lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_14_DW01_add_29
                                825.320036       1    825.320036  h
lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_15_DW01_add_33
                                890.370039       1    890.370039  h
lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_16_DW01_add_35
                               1475.820066       1   1475.820066  h
lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_17_DW01_add_36
                               1475.820066       1   1475.820066  h
lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_18_DW01_add_37
                               1215.620054       1   1215.620054  h
lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_19_DW01_add_38
                               1150.570051       1   1150.570051  h
lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_20_DW01_add_39
                               1280.670057       1   1280.670057  h
lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_21_DW01_add_40
                                878.170034       1    878.170034  h
lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_22_DW01_add_41
                                813.120031       1    813.120031  h
lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_sub_1_DW01_sub_3
                               1073.310043       1   1073.310043  h
lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_sub_2_DW01_sub_5
                               1276.580050       1   1276.580050  h
lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_sub_3_DW01_sub_6
                               1000.130040       1   1000.130040  h
lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_sub_5_DW01_sub_11
                               1341.620035       1   1341.620035  h
lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_sub_6_DW01_sub_12
                               1597.770068       1   1597.770068  h
-----------------------------------------------------------------------------
Total 38 references                                 58088.530428

****************************************
Design: lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_1 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
ADFULD1            umcl18u250t2_typ
                                 65.050003      12    780.600037  r
AND2D1             umcl18u250t2_typ
                                 16.260000       1     16.260000  
EXOR2D1            umcl18u250t2_typ
                                 28.459999       1     28.459999  
-----------------------------------------------------------------------------
Total 3 references                                    825.320036

****************************************
Design: lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_2 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
ADFULD1            umcl18u250t2_typ
                                 65.050003      11    715.550034  r
AND2D1             umcl18u250t2_typ
                                 16.260000       1     16.260000  
EXOR2D1            umcl18u250t2_typ
                                 28.459999       1     28.459999  
EXOR3D1            umcl18u250t2_typ
                                 52.849998       1     52.849998  
-----------------------------------------------------------------------------
Total 4 references                                    813.120031

****************************************
Design: lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_3 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
ADFULD1            umcl18u250t2_typ
                                 65.050003      12    780.600037  r
AND2D1             umcl18u250t2_typ
                                 16.260000       1     16.260000  
EXOR2D1            umcl18u250t2_typ
                                 28.459999       1     28.459999  
-----------------------------------------------------------------------------
Total 3 references                                    825.320036

****************************************
Design: lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_4 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
ADFULD1            umcl18u250t2_typ
                                 65.050003      11    715.550034  r
AND2D1             umcl18u250t2_typ
                                 16.260000       1     16.260000  
EXOR2D1            umcl18u250t2_typ
                                 28.459999       1     28.459999  
EXOR3D1            umcl18u250t2_typ
                                 52.849998       1     52.849998  
-----------------------------------------------------------------------------
Total 4 references                                    813.120031

****************************************
Design: lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_5 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
ADFULD1            umcl18u250t2_typ
                                 65.050003      12    780.600037  r
AND2D1             umcl18u250t2_typ
                                 16.260000       1     16.260000  
EXOR2D1            umcl18u250t2_typ
                                 28.459999       1     28.459999  
-----------------------------------------------------------------------------
Total 3 references                                    825.320036

****************************************
Design: lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_6_DW01_add_12 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
ADFULD1            umcl18u250t2_typ
                                 65.050003      12    780.600037  r
AND2D1             umcl18u250t2_typ
                                 16.260000       1     16.260000  
EXOR2D1            umcl18u250t2_typ
                                 28.459999       1     28.459999  
EXOR3D1            umcl18u250t2_typ
                                 52.849998       1     52.849998  
-----------------------------------------------------------------------------
Total 4 references                                    878.170034

****************************************
Design: lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_7_DW01_add_13 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
ADFULD1            umcl18u250t2_typ
                                 65.050003      12    780.600037  r
AND2D1             umcl18u250t2_typ
                                 16.260000       1     16.260000  
EXOR2D1            umcl18u250t2_typ
                                 28.459999       1     28.459999  
-----------------------------------------------------------------------------
Total 3 references                                    825.320036

****************************************
Design: lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_8_DW01_add_14 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
ADFULD1            umcl18u250t2_typ
                                 65.050003      12    780.600037  r
AND2D1             umcl18u250t2_typ
                                 16.260000       1     16.260000  
EXOR2D1            umcl18u250t2_typ
                                 28.459999       1     28.459999  
-----------------------------------------------------------------------------
Total 3 references                                    825.320036

****************************************
Design: lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_9_DW01_add_18 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
ADFULD1            umcl18u250t2_typ
                                 65.050003      13    845.650040  r
AND2D1             umcl18u250t2_typ
                                 16.260000       1     16.260000  
EXOR2D1            umcl18u250t2_typ
                                 28.459999       1     28.459999  
-----------------------------------------------------------------------------
Total 3 references                                    890.370039

****************************************
Design: lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_10_DW01_add_19 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
ADFULD1            umcl18u250t2_typ
                                 65.050003      12    780.600037  r
AND2D1             umcl18u250t2_typ
                                 16.260000       1     16.260000  
EXOR2D1            umcl18u250t2_typ
                                 28.459999       1     28.459999  
-----------------------------------------------------------------------------
Total 3 references                                    825.320036

****************************************
Design: lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_11_DW01_add_20 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
ADFULD1            umcl18u250t2_typ
                                 65.050003      12    780.600037  r
AND2D1             umcl18u250t2_typ
                                 16.260000       1     16.260000  
EXOR2D1            umcl18u250t2_typ
                                 28.459999       1     28.459999  
-----------------------------------------------------------------------------
Total 3 references                                    825.320036

****************************************
Design: lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_12_DW01_add_27 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
ADFULD1            umcl18u250t2_typ
                                 65.050003      12    780.600037  r
AND2D1             umcl18u250t2_typ
                                 16.260000       1     16.260000  
EXOR2D1            umcl18u250t2_typ
                                 28.459999       1     28.459999  
-----------------------------------------------------------------------------
Total 3 references                                    825.320036

****************************************
Design: lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_14_DW01_add_29 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
ADFULD1            umcl18u250t2_typ
                                 65.050003      12    780.600037  r
AND2D1             umcl18u250t2_typ
                                 16.260000       1     16.260000  
EXOR2D1            umcl18u250t2_typ
                                 28.459999       1     28.459999  
-----------------------------------------------------------------------------
Total 3 references                                    825.320036

****************************************
Design: lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_15_DW01_add_33 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
ADFULD1            umcl18u250t2_typ
                                 65.050003      13    845.650040  r
AND2D1             umcl18u250t2_typ
                                 16.260000       1     16.260000  
EXOR2D1            umcl18u250t2_typ
                                 28.459999       1     28.459999  
-----------------------------------------------------------------------------
Total 3 references                                    890.370039

****************************************
Design: lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_16_DW01_add_35 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
ADFULD1            umcl18u250t2_typ
                                 65.050003      22   1431.100067  r
AND2D1             umcl18u250t2_typ
                                 16.260000       1     16.260000  
EXOR2D1            umcl18u250t2_typ
                                 28.459999       1     28.459999  
-----------------------------------------------------------------------------
Total 3 references                                   1475.820066

****************************************
Design: lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_17_DW01_add_36 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
ADFULD1            umcl18u250t2_typ
                                 65.050003      22   1431.100067  r
AND2D1             umcl18u250t2_typ
                                 16.260000       1     16.260000  
EXOR2D1            umcl18u250t2_typ
                                 28.459999       1     28.459999  
-----------------------------------------------------------------------------
Total 3 references                                   1475.820066

****************************************
Design: lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_18_DW01_add_37 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
ADFULD1            umcl18u250t2_typ
                                 65.050003      18   1170.900055  r
AND2D1             umcl18u250t2_typ
                                 16.260000       1     16.260000  
EXOR2D1            umcl18u250t2_typ
                                 28.459999       1     28.459999  
-----------------------------------------------------------------------------
Total 3 references                                   1215.620054

****************************************
Design: lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_19_DW01_add_38 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
ADFULD1            umcl18u250t2_typ
                                 65.050003      17   1105.850052  r
AND2D1             umcl18u250t2_typ
                                 16.260000       1     16.260000  
EXOR2D1            umcl18u250t2_typ
                                 28.459999       1     28.459999  
-----------------------------------------------------------------------------
Total 3 references                                   1150.570051

****************************************
Design: lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_20_DW01_add_39 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
ADFULD1            umcl18u250t2_typ
                                 65.050003      19   1235.950058  r
AND2D1             umcl18u250t2_typ
                                 16.260000       1     16.260000  
EXOR2D1            umcl18u250t2_typ
                                 28.459999       1     28.459999  
-----------------------------------------------------------------------------
Total 3 references                                   1280.670057

****************************************
Design: lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_21_DW01_add_40 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
ADFULD1            umcl18u250t2_typ
                                 65.050003      12    780.600037  r
AND2D1             umcl18u250t2_typ
                                 16.260000       1     16.260000  
EXOR2D1            umcl18u250t2_typ
                                 28.459999       1     28.459999  
EXOR3D1            umcl18u250t2_typ
                                 52.849998       1     52.849998  
-----------------------------------------------------------------------------
Total 4 references                                    878.170034

****************************************
Design: lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_add_22_DW01_add_41 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
ADFULD1            umcl18u250t2_typ
                                 65.050003      11    715.550034  r
AND2D1             umcl18u250t2_typ
                                 16.260000       1     16.260000  
EXOR2D1            umcl18u250t2_typ
                                 28.459999       1     28.459999  
EXOR3D1            umcl18u250t2_typ
                                 52.849998       1     52.849998  
-----------------------------------------------------------------------------
Total 4 references                                    813.120031

****************************************
Design: lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_sub_1_DW01_sub_3 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
ADFULD1            umcl18u250t2_typ
                                 65.050003      14    910.700043  r
EXNOR2D1           umcl18u250t2_typ
                                 28.459999       1     28.459999  
INVD1              umcl18u250t2_typ
                                  8.130000      15    121.950002  
NAN2D1             umcl18u250t2_typ
                                 12.200000       1     12.200000  
-----------------------------------------------------------------------------
Total 4 references                                   1073.310043

****************************************
Design: lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_sub_2_DW01_sub_5 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
ADFULD1            umcl18u250t2_typ
                                 65.050003      16   1040.800049  r
AND2D1             umcl18u250t2_typ
                                 16.260000       2     32.520000  
EXOR2D1            umcl18u250t2_typ
                                 28.459999       2     56.919998  
INVD1              umcl18u250t2_typ
                                  8.130000      18    146.340002  
-----------------------------------------------------------------------------
Total 4 references                                   1276.580050

****************************************
Design: lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_sub_3_DW01_sub_6 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
ADFULD1            umcl18u250t2_typ
                                 65.050003      13    845.650040  r
EXNOR2D1           umcl18u250t2_typ
                                 28.459999       1     28.459999  
INVD1              umcl18u250t2_typ
                                  8.130000      14    113.820002  
NAN2D1             umcl18u250t2_typ
                                 12.200000       1     12.200000  
-----------------------------------------------------------------------------
Total 4 references                                   1000.130040

****************************************
Design: lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_sub_5_DW01_sub_11 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
ADFULD1            umcl18u250t2_typ
                                 65.050003      12    780.600037  r
AND2D1             umcl18u250t2_typ
                                 16.260000       6     97.560001  
AOI22M20D1         umcl18u250t2_typ
                                 36.590000       5    182.950001  
INVD1              umcl18u250t2_typ
                                  8.130000       7     56.910001  
NOR2D1             umcl18u250t2_typ
                                 12.200000       5     60.999999  
NOR2M1D1           umcl18u250t2_typ
                                 16.260000       1     16.260000  
OAI22D1            umcl18u250t2_typ
                                 24.389999       6    146.339996  
-----------------------------------------------------------------------------
Total 7 references                                   1341.620035

****************************************
Design: lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0_DW01_sub_6_DW01_sub_12 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
ADFULD1            umcl18u250t2_typ
                                 65.050003      22   1431.100067  r
AND2D1             umcl18u250t2_typ
                                 16.260000       1     16.260000  
EXOR2D1            umcl18u250t2_typ
                                 28.459999       1     28.459999  
INVD1              umcl18u250t2_typ
                                  8.130000      15    121.950002  
-----------------------------------------------------------------------------
Total 4 references                                   1597.770068

****************************************
Design: lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
ADFULD1            umcl18u250t2_typ
                                 65.050003      51   3317.550156  r
AND2D1             umcl18u250t2_typ
                                 16.260000       9    146.340002  
BUFD1              umcl18u250t2_typ
                                 12.200000       2     24.400000  
DFFRPQ1            umcl18u250t2_typ
                                 81.309998     336  27320.159180  n
EXOR2D1            umcl18u250t2_typ
                                 28.459999       9    256.139992  
INVD1              umcl18u250t2_typ
                                  8.130000      61    495.930007  
NAN4D1             umcl18u250t2_typ
                                 20.330000       2     40.660000  
OAI21M20D1         umcl18u250t2_typ
                                 24.389999       4     97.559998  
OAI22D1            umcl18u250t2_typ
                                 24.389999       1     24.389999  
OR2D1              umcl18u250t2_typ
                                 16.260000       1     16.260000  
OR4D1              umcl18u250t2_typ
                                 24.389999       2     48.779999  
TIELO              umcl18u250t2_typ
                                  8.130000       1      8.130000  
lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_1_DW01_add_7
                                825.320036       1    825.320036  h
lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_2_DW01_add_8
                                813.120031       1    813.120031  h
lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_3_DW01_add_9
                                825.320036       1    825.320036  h
lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_4_DW01_add_10
                                813.120031       1    813.120031  h
lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_5_DW01_add_11
                                825.320036       1    825.320036  h
lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_6_DW01_add_15
                                878.170034       1    878.170034  h
lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_7_DW01_add_16
                                825.320036       1    825.320036  h
lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_8_DW01_add_17
                                825.320036       1    825.320036  h
lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_9_DW01_add_21
                                890.370039       1    890.370039  h
lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_10_DW01_add_22
                                825.320036       1    825.320036  h
lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_11_DW01_add_23
                                825.320036       1    825.320036  h
lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_12_DW01_add_30
                                825.320036       1    825.320036  h
lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_14_DW01_add_32
                                825.320036       1    825.320036  h
lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_15_DW01_add_34
                                890.370039       1    890.370039  h
lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_16_DW01_add_42
                               1475.820066       1   1475.820066  h
lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_17_DW01_add_43
                               1475.820066       1   1475.820066  h
lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_18_DW01_add_44
                               1215.620054       1   1215.620054  h
lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_19_DW01_add_45
                               1150.570051       1   1150.570051  h
lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_20_DW01_add_46
                               1280.670057       1   1280.670057  h
lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_21_DW01_add_47
                                878.170034       1    878.170034  h
lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_22_DW01_add_48
                                813.120031       1    813.120031  h
lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_sub_1_DW01_sub_4
                               1073.310043       1   1073.310043  h
lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_sub_2_DW01_sub_7
                               1276.580050       1   1276.580050  h
lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_sub_3_DW01_sub_8
                               1000.130040       1   1000.130040  h
lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_sub_5_DW01_sub_13
                               1341.620035       1   1341.620035  h
lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_sub_6_DW01_sub_14
                               1597.770068       1   1597.770068  h
-----------------------------------------------------------------------------
Total 38 references                                 58088.530428

****************************************
Design: lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_1_DW01_add_7 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
ADFULD1            umcl18u250t2_typ
                                 65.050003      12    780.600037  r
AND2D1             umcl18u250t2_typ
                                 16.260000       1     16.260000  
EXOR2D1            umcl18u250t2_typ
                                 28.459999       1     28.459999  
-----------------------------------------------------------------------------
Total 3 references                                    825.320036

****************************************
Design: lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_2_DW01_add_8 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
ADFULD1            umcl18u250t2_typ
                                 65.050003      11    715.550034  r
AND2D1             umcl18u250t2_typ
                                 16.260000       1     16.260000  
EXOR2D1            umcl18u250t2_typ
                                 28.459999       1     28.459999  
EXOR3D1            umcl18u250t2_typ
                                 52.849998       1     52.849998  
-----------------------------------------------------------------------------
Total 4 references                                    813.120031

****************************************
Design: lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_3_DW01_add_9 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
ADFULD1            umcl18u250t2_typ
                                 65.050003      12    780.600037  r
AND2D1             umcl18u250t2_typ
                                 16.260000       1     16.260000  
EXOR2D1            umcl18u250t2_typ
                                 28.459999       1     28.459999  
-----------------------------------------------------------------------------
Total 3 references                                    825.320036

****************************************
Design: lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_4_DW01_add_10 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
ADFULD1            umcl18u250t2_typ
                                 65.050003      11    715.550034  r
AND2D1             umcl18u250t2_typ
                                 16.260000       1     16.260000  
EXOR2D1            umcl18u250t2_typ
                                 28.459999       1     28.459999  
EXOR3D1            umcl18u250t2_typ
                                 52.849998       1     52.849998  
-----------------------------------------------------------------------------
Total 4 references                                    813.120031

****************************************
Design: lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_5_DW01_add_11 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
ADFULD1            umcl18u250t2_typ
                                 65.050003      12    780.600037  r
AND2D1             umcl18u250t2_typ
                                 16.260000       1     16.260000  
EXOR2D1            umcl18u250t2_typ
                                 28.459999       1     28.459999  
-----------------------------------------------------------------------------
Total 3 references                                    825.320036

****************************************
Design: lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_6_DW01_add_15 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
ADFULD1            umcl18u250t2_typ
                                 65.050003      12    780.600037  r
AND2D1             umcl18u250t2_typ
                                 16.260000       1     16.260000  
EXOR2D1            umcl18u250t2_typ
                                 28.459999       1     28.459999  
EXOR3D1            umcl18u250t2_typ
                                 52.849998       1     52.849998  
-----------------------------------------------------------------------------
Total 4 references                                    878.170034

****************************************
Design: lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_7_DW01_add_16 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
ADFULD1            umcl18u250t2_typ
                                 65.050003      12    780.600037  r
AND2D1             umcl18u250t2_typ
                                 16.260000       1     16.260000  
EXOR2D1            umcl18u250t2_typ
                                 28.459999       1     28.459999  
-----------------------------------------------------------------------------
Total 3 references                                    825.320036

****************************************
Design: lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_8_DW01_add_17 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
ADFULD1            umcl18u250t2_typ
                                 65.050003      12    780.600037  r
AND2D1             umcl18u250t2_typ
                                 16.260000       1     16.260000  
EXOR2D1            umcl18u250t2_typ
                                 28.459999       1     28.459999  
-----------------------------------------------------------------------------
Total 3 references                                    825.320036

****************************************
Design: lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_9_DW01_add_21 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
ADFULD1            umcl18u250t2_typ
                                 65.050003      13    845.650040  r
AND2D1             umcl18u250t2_typ
                                 16.260000       1     16.260000  
EXOR2D1            umcl18u250t2_typ
                                 28.459999       1     28.459999  
-----------------------------------------------------------------------------
Total 3 references                                    890.370039

****************************************
Design: lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_10_DW01_add_22 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
ADFULD1            umcl18u250t2_typ
                                 65.050003      12    780.600037  r
AND2D1             umcl18u250t2_typ
                                 16.260000       1     16.260000  
EXOR2D1            umcl18u250t2_typ
                                 28.459999       1     28.459999  
-----------------------------------------------------------------------------
Total 3 references                                    825.320036

****************************************
Design: lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_11_DW01_add_23 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
ADFULD1            umcl18u250t2_typ
                                 65.050003      12    780.600037  r
AND2D1             umcl18u250t2_typ
                                 16.260000       1     16.260000  
EXOR2D1            umcl18u250t2_typ
                                 28.459999       1     28.459999  
-----------------------------------------------------------------------------
Total 3 references                                    825.320036

****************************************
Design: lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_12_DW01_add_30 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
ADFULD1            umcl18u250t2_typ
                                 65.050003      12    780.600037  r
AND2D1             umcl18u250t2_typ
                                 16.260000       1     16.260000  
EXOR2D1            umcl18u250t2_typ
                                 28.459999       1     28.459999  
-----------------------------------------------------------------------------
Total 3 references                                    825.320036

****************************************
Design: lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_14_DW01_add_32 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
ADFULD1            umcl18u250t2_typ
                                 65.050003      12    780.600037  r
AND2D1             umcl18u250t2_typ
                                 16.260000       1     16.260000  
EXOR2D1            umcl18u250t2_typ
                                 28.459999       1     28.459999  
-----------------------------------------------------------------------------
Total 3 references                                    825.320036

****************************************
Design: lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_15_DW01_add_34 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
ADFULD1            umcl18u250t2_typ
                                 65.050003      13    845.650040  r
AND2D1             umcl18u250t2_typ
                                 16.260000       1     16.260000  
EXOR2D1            umcl18u250t2_typ
                                 28.459999       1     28.459999  
-----------------------------------------------------------------------------
Total 3 references                                    890.370039

****************************************
Design: lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_16_DW01_add_42 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
ADFULD1            umcl18u250t2_typ
                                 65.050003      22   1431.100067  r
AND2D1             umcl18u250t2_typ
                                 16.260000       1     16.260000  
EXOR2D1            umcl18u250t2_typ
                                 28.459999       1     28.459999  
-----------------------------------------------------------------------------
Total 3 references                                   1475.820066

****************************************
Design: lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_17_DW01_add_43 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
ADFULD1            umcl18u250t2_typ
                                 65.050003      22   1431.100067  r
AND2D1             umcl18u250t2_typ
                                 16.260000       1     16.260000  
EXOR2D1            umcl18u250t2_typ
                                 28.459999       1     28.459999  
-----------------------------------------------------------------------------
Total 3 references                                   1475.820066

****************************************
Design: lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_18_DW01_add_44 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
ADFULD1            umcl18u250t2_typ
                                 65.050003      18   1170.900055  r
AND2D1             umcl18u250t2_typ
                                 16.260000       1     16.260000  
EXOR2D1            umcl18u250t2_typ
                                 28.459999       1     28.459999  
-----------------------------------------------------------------------------
Total 3 references                                   1215.620054

****************************************
Design: lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_19_DW01_add_45 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
ADFULD1            umcl18u250t2_typ
                                 65.050003      17   1105.850052  r
AND2D1             umcl18u250t2_typ
                                 16.260000       1     16.260000  
EXOR2D1            umcl18u250t2_typ
                                 28.459999       1     28.459999  
-----------------------------------------------------------------------------
Total 3 references                                   1150.570051

****************************************
Design: lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_20_DW01_add_46 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
ADFULD1            umcl18u250t2_typ
                                 65.050003      19   1235.950058  r
AND2D1             umcl18u250t2_typ
                                 16.260000       1     16.260000  
EXOR2D1            umcl18u250t2_typ
                                 28.459999       1     28.459999  
-----------------------------------------------------------------------------
Total 3 references                                   1280.670057

****************************************
Design: lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_21_DW01_add_47 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
ADFULD1            umcl18u250t2_typ
                                 65.050003      12    780.600037  r
AND2D1             umcl18u250t2_typ
                                 16.260000       1     16.260000  
EXOR2D1            umcl18u250t2_typ
                                 28.459999       1     28.459999  
EXOR3D1            umcl18u250t2_typ
                                 52.849998       1     52.849998  
-----------------------------------------------------------------------------
Total 4 references                                    878.170034

****************************************
Design: lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_add_22_DW01_add_48 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
ADFULD1            umcl18u250t2_typ
                                 65.050003      11    715.550034  r
AND2D1             umcl18u250t2_typ
                                 16.260000       1     16.260000  
EXOR2D1            umcl18u250t2_typ
                                 28.459999       1     28.459999  
EXOR3D1            umcl18u250t2_typ
                                 52.849998       1     52.849998  
-----------------------------------------------------------------------------
Total 4 references                                    813.120031

****************************************
Design: lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_sub_1_DW01_sub_4 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
ADFULD1            umcl18u250t2_typ
                                 65.050003      14    910.700043  r
EXNOR2D1           umcl18u250t2_typ
                                 28.459999       1     28.459999  
INVD1              umcl18u250t2_typ
                                  8.130000      15    121.950002  
NAN2D1             umcl18u250t2_typ
                                 12.200000       1     12.200000  
-----------------------------------------------------------------------------
Total 4 references                                   1073.310043

****************************************
Design: lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_sub_2_DW01_sub_7 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
ADFULD1            umcl18u250t2_typ
                                 65.050003      16   1040.800049  r
AND2D1             umcl18u250t2_typ
                                 16.260000       2     32.520000  
EXOR2D1            umcl18u250t2_typ
                                 28.459999       2     56.919998  
INVD1              umcl18u250t2_typ
                                  8.130000      18    146.340002  
-----------------------------------------------------------------------------
Total 4 references                                   1276.580050

****************************************
Design: lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_sub_3_DW01_sub_8 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
ADFULD1            umcl18u250t2_typ
                                 65.050003      13    845.650040  r
EXNOR2D1           umcl18u250t2_typ
                                 28.459999       1     28.459999  
INVD1              umcl18u250t2_typ
                                  8.130000      14    113.820002  
NAN2D1             umcl18u250t2_typ
                                 12.200000       1     12.200000  
-----------------------------------------------------------------------------
Total 4 references                                   1000.130040

****************************************
Design: lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_sub_5_DW01_sub_13 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
ADFULD1            umcl18u250t2_typ
                                 65.050003      12    780.600037  r
AND2D1             umcl18u250t2_typ
                                 16.260000       6     97.560001  
AOI22M20D1         umcl18u250t2_typ
                                 36.590000       5    182.950001  
INVD1              umcl18u250t2_typ
                                  8.130000       7     56.910001  
NOR2D1             umcl18u250t2_typ
                                 12.200000       5     60.999999  
NOR2M1D1           umcl18u250t2_typ
                                 16.260000       1     16.260000  
OAI22D1            umcl18u250t2_typ
                                 24.389999       6    146.339996  
-----------------------------------------------------------------------------
Total 7 references                                   1341.620035

****************************************
Design: lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1_DW01_sub_6_DW01_sub_14 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
ADFULD1            umcl18u250t2_typ
                                 65.050003      22   1431.100067  r
AND2D1             umcl18u250t2_typ
                                 16.260000       1     16.260000  
EXOR2D1            umcl18u250t2_typ
                                 28.459999       1     28.459999  
INVD1              umcl18u250t2_typ
                                  8.130000      15    121.950002  
-----------------------------------------------------------------------------
Total 4 references                                   1597.770068

****************************************
Design: mixer_std 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
mixer                          6830.090108       1   6830.090108  h, n
-----------------------------------------------------------------------------
Total 1 references                                   6830.090108

****************************************
Design: mixer 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2D1             umcl18u250t2_typ
                                 16.260000      10    162.600002  
AOI22D1            umcl18u250t2_typ
                                 24.389999      36    878.039978  
DFFRPQ1            umcl18u250t2_typ
                                 81.309998       3    243.929993  n
EXNOR2D1           umcl18u250t2_typ
                                 28.459999       2     56.919998  
EXOR2D1            umcl18u250t2_typ
                                 28.459999      12    341.519989  
INVD1              umcl18u250t2_typ
                                  8.130000      25    203.250003  
NAN2D1             umcl18u250t2_typ
                                 12.200000      27    329.399995  
NOR2D1             umcl18u250t2_typ
                                 12.200000       4     48.799999  
NOR2M1D1           umcl18u250t2_typ
                                 16.260000       4     65.040001  
OAI211D1           umcl18u250t2_typ
                                 24.389999      12    292.679993  
TIEHI              umcl18u250t2_typ
                                  8.130000       1      8.130000  
TIELO              umcl18u250t2_typ
                                  8.130000       1      8.130000  
mixer_DW_mult_tc_0             2016.550079       1   2016.550079  h
mixer_DW_mult_tc_1             2175.100078       1   2175.100078  h
-----------------------------------------------------------------------------
Total 14 references                                  6830.090108

****************************************
Design: mixer_DW_mult_tc_0 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
ADFULD1            umcl18u250t2_typ
                                 65.050003      27   1756.350082  r
ADHALFDL           umcl18u250t2_typ
                                 40.660000       2     81.320000  r
AOI22D1            umcl18u250t2_typ
                                 24.389999       1     24.389999  
INVD1              umcl18u250t2_typ
                                  8.130000       4     32.520000  
NAN2D1             umcl18u250t2_typ
                                 12.200000       4     48.799999  
OAI21M20D1         umcl18u250t2_typ
                                 24.389999       1     24.389999  
OAI211D1           umcl18u250t2_typ
                                 24.389999       2     48.779999  
-----------------------------------------------------------------------------
Total 7 references                                   2016.550079

****************************************
Design: mixer_DW_mult_tc_1 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
ADFULD1            umcl18u250t2_typ
                                 65.050003      27   1756.350082  r
ADHALFDL           umcl18u250t2_typ
                                 40.660000       1     40.660000  r
EXNOR2D1           umcl18u250t2_typ
                                 28.459999       1     28.459999  
EXNOR3D1           umcl18u250t2_typ
                                 52.849998       1     52.849998  
INVD1              umcl18u250t2_typ
                                  8.130000      14    113.820002  
NAN2D1             umcl18u250t2_typ
                                 12.200000       7     85.399999  
OAI22D1            umcl18u250t2_typ
                                 24.389999       1     24.389999  
OAI211D1           umcl18u250t2_typ
                                 24.389999       3     73.169998  
-----------------------------------------------------------------------------
Total 8 references                                   2175.100078

****************************************
Design: slicer_std 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
slicer                         3744.380003       1   3744.380003  h, n
-----------------------------------------------------------------------------
Total 1 references                                   3744.380003

****************************************
Design: slicer 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AOI21D1            umcl18u250t2_typ
                                 20.330000       1     20.330000  
DFFRPQ1            umcl18u250t2_typ
                                 81.309998      24   1951.439941  n
EXNOR2D1           umcl18u250t2_typ
                                 28.459999       2     56.919998  
EXOR2D1            umcl18u250t2_typ
                                 28.459999       1     28.459999  
INVD1              umcl18u250t2_typ
                                  8.130000       3     24.390000  
NOR4D1             umcl18u250t2_typ
                                 20.330000       2     40.660000  
OAI21D1            umcl18u250t2_typ
                                 20.330000       1     20.330000  
OAI31M10D1         umcl18u250t2_typ
                                 28.459999       1     28.459999  
TIELO              umcl18u250t2_typ
                                  8.130000       1      8.130000  
slicer_DW01_add_0_DW01_add_24   565.120024       1    565.120024  h
slicer_DW01_add_1_DW01_add_25   500.070021       1    500.070021  h
slicer_DW01_add_2_DW01_add_26   500.070021       1    500.070021  h
-----------------------------------------------------------------------------
Total 12 references                                  3744.380003

****************************************
Design: slicer_DW01_add_0_DW01_add_24 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
ADFULD1            umcl18u250t2_typ
                                 65.050003       8    520.400024  r
AND2D1             umcl18u250t2_typ
                                 16.260000       1     16.260000  
EXOR2D1            umcl18u250t2_typ
                                 28.459999       1     28.459999  
-----------------------------------------------------------------------------
Total 3 references                                    565.120024

****************************************
Design: slicer_DW01_add_1_DW01_add_25 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
ADFULD1            umcl18u250t2_typ
                                 65.050003       7    455.350021  r
AND2D1             umcl18u250t2_typ
                                 16.260000       1     16.260000  
EXOR2D1            umcl18u250t2_typ
                                 28.459999       1     28.459999  
-----------------------------------------------------------------------------
Total 3 references                                    500.070021

****************************************
Design: slicer_DW01_add_2_DW01_add_26 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
ADFULD1            umcl18u250t2_typ
                                 65.050003       7    455.350021  r
AND2D1             umcl18u250t2_typ
                                 16.260000       1     16.260000  
EXOR2D1            umcl18u250t2_typ
                                 28.459999       1     28.459999  
-----------------------------------------------------------------------------
Total 3 references                                    500.070021
1
dc_shell> dc_shell> dc_shell>  
****************************************
Report : resources
Design : gfsk
Version: R-2020.09-SP2
Date   : Sat Apr 22 14:06:48 2023
****************************************


No resource sharing information to report.

No implementations to report

No resource sharing information to report.
 
****************************************
Design : slicer_std
****************************************

No implementations to report
 
****************************************
Design : slicer
****************************************
Resource Sharing Report for design slicer in file ./slicer.vhd

===============================================================================
|          |              |            | Contained     |                      |
| Resource | Module       | Parameters | Resources     | Contained Operations |
===============================================================================
| r390     | DW_cmp       | width=2    |               | eq_123               |
| r392     | DW_cmp       | width=9    |               | lt_gt_124            |
| r394     | DW01_inc     | width=2    |               | add_130              |
| r1120    | DW01_add     | width=8    |               | add_2_root_add_122   |
| r1122    | DW01_add     | width=8    |               | add_1_root_add_122   |
| r1124    | DW01_add     | width=9    |               | add_0_root_add_122   |
===============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_0_root_add_122 | DW01_add         | rpl                |                |
| add_1_root_add_122 | DW01_add         | rpl                |                |
| add_2_root_add_122 | DW01_add         | rpl                |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : demodulator_std
****************************************

No implementations to report
 
****************************************
Design : demodulator
****************************************
Resource Sharing Report for design demodulator in file ./demodulator.vhd

===============================================================================
|          |              |            | Contained     |                      |
| Resource | Module       | Parameters | Resources     | Contained Operations |
===============================================================================
| r1096    | DW_mult_tc   | a_width=5  |               | mult_131             |
|          |              | b_width=5  |               |                      |
| r1098    | DW_mult_tc   | a_width=5  |               | mult_130             |
|          |              | b_width=5  |               |                      |
| r1100    | DW01_sub     | width=11   |               | sub_132              |
===============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| sub_132            | DW01_sub         | rpl                |                |
| mult_130           | DW_mult_tc       | apparch (area)     |                |
|                    |                  | mult_arch: and     |                |
| mult_131           | DW_mult_tc       | apparch (area)     |                |
|                    |                  | mult_arch: and     |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : filter_std
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : filter
****************************************

No implementations to report
 
****************************************
Design : lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0
****************************************
Resource Sharing Report for design
        lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0 in file ./filter.vhd

===============================================================================
|          |              |            | Contained     |                      |
| Resource | Module       | Parameters | Resources     | Contained Operations |
===============================================================================
| r726     | DW01_add     | width=13   |               | add_1_root_add_277   |
| r728     | DW01_add     | width=13   |               | add_2_root_add_277   |
| r730     | DW01_add     | width=14   |               | add_0_root_add_277   |
| r1460    | DW01_add     | width=13   |               | add_2_root_sub_287   |
| r1462    | DW01_add     | width=13   |               | add_3_root_sub_287   |
| r1464    | DW01_add     | width=14   |               | add_1_root_sub_287   |
| r1466    | DW01_sub     | width=17   |               | sub_0_root_sub_287   |
| r2191    | DW01_add     | width=18   |               | add_1_root_add_286   |
| r2193    | DW01_add     | width=18   |               | add_2_root_add_286   |
| r2195    | DW01_sub     | width=19   |               | sub_0_root_add_286   |
| r2915    | DW01_add     | width=13   |               | add_1_root_sub_279   |
| r2917    | DW01_sub     | width=16   |               | sub_0_root_sub_279   |
| r3637    | DW01_add     | width=20   |               | add_1_root_add_285   |
| r3639    | DW01_sub     | width=21   |               | sub_0_root_add_285   |
| r4398    | DW01_add     | width=13   |               | add_5_root_add_292   |
| r4400    | DW01_add     | width=15   |               | add_4_root_add_292   |
| r4402    | DW01_add     | width=23   |               | add_7_root_add_292   |
| r4404    | DW01_add     | width=21   |               | add_8_root_add_292   |
| r4406    | DW01_add     | width=23   |               | add_6_root_add_292   |
| r4408    | DW01_add     | width=24   |               | add_2_root_sub_0_root_add_292 |
| r4410    | DW01_sub     | width=24   |               | sub_3_root_sub_0_root_add_292 |
| r4412    | DW01_add     | width=24   |               | add_1_root_sub_0_root_add_292 |
| r4414    | DW01_sub     | width=24   |               | sub_0_root_sub_0_root_add_292 |
===============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| sub_0_root_sub_279 | DW01_sub         | rpl                |                |
| add_1_root_sub_279 | DW01_add         | rpl                |                |
| add_0_root_add_277 | DW01_add         | rpl                |                |
| add_2_root_add_277 | DW01_add         | rpl                |                |
| add_1_root_add_277 | DW01_add         | rpl                |                |
| sub_0_root_add_286 | DW01_sub         | rpl                |                |
| add_2_root_add_286 | DW01_add         | rpl                |                |
| sub_0_root_sub_287 | DW01_sub         | rpl                |                |
| add_1_root_sub_287 | DW01_add         | rpl                |                |
| add_3_root_sub_287 | DW01_add         | rpl                |                |
| add_2_root_sub_287 | DW01_add         | rpl                |                |
| add_1_root_add_285 | DW01_add         | rpl                |                |
| sub_0_root_sub_0_root_add_292         |                    |                |
|                    | DW01_sub         | rpl                |                |
| add_1_root_sub_0_root_add_292         |                    |                |
|                    | DW01_add         | rpl                |                |
| sub_3_root_sub_0_root_add_292         |                    |                |
|                    | DW01_sub         | rpl                |                |
| add_2_root_sub_0_root_add_292         |                    |                |
|                    | DW01_add         | rpl                |                |
| add_6_root_add_292 | DW01_add         | rpl                |                |
| add_8_root_add_292 | DW01_add         | rpl                |                |
| add_7_root_add_292 | DW01_add         | rpl                |                |
| add_4_root_add_292 | DW01_add         | rpl                |                |
| add_5_root_add_292 | DW01_add         | rpl                |                |
| add_264            | DW01_add         | rpl                |                |
| add_268            | DW01_add         | rpl                |                |
| add_271            | DW01_add         | rpl                |                |
| add_272            | DW01_add         | rpl                |                |
| add_273            | DW01_add         | rpl                |                |
===============================================================================

 
****************************************
Design : lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_1
****************************************
Resource Sharing Report for design
        lpf_5_12_signed_12_6_1_6_signed_5_1_sat_trunc_0 in file ./filter.vhd

===============================================================================
|          |              |            | Contained     |                      |
| Resource | Module       | Parameters | Resources     | Contained Operations |
===============================================================================
| r487     | DW01_add     | width=13   |               | add_264              |
| r495     | DW01_add     | width=13   |               | add_268              |
| r501     | DW01_add     | width=13   |               | add_271              |
| r503     | DW01_add     | width=13   |               | add_272              |
| r505     | DW01_add     | width=13   |               | add_273              |
| r519     | DW01_sub     | width=20   |               | sub_280              |
| r527     | DW01_add     | width=16   |               | add_284              |
| r1269    | DW01_add     | width=13   |               | add_1_root_add_277   |
| r1271    | DW01_add     | width=13   |               | add_2_root_add_277   |
| r1273    | DW01_add     | width=14   |               | add_0_root_add_277   |
| r2003    | DW01_add     | width=13   |               | add_2_root_sub_287   |
| r2005    | DW01_add     | width=13   |               | add_3_root_sub_287   |
| r2007    | DW01_add     | width=14   |               | add_1_root_sub_287   |
| r2009    | DW01_sub     | width=17   |               | sub_0_root_sub_287   |
| r2734    | DW01_add     | width=18   |               | add_1_root_add_286   |
| r2736    | DW01_add     | width=18   |               | add_2_root_add_286   |
| r2738    | DW01_sub     | width=19   |               | sub_0_root_add_286   |
| r3458    | DW01_add     | width=13   |               | add_1_root_sub_279   |
| r3460    | DW01_sub     | width=16   |               | sub_0_root_sub_279   |
| r4180    | DW01_add     | width=20   |               | add_1_root_add_285   |
| r4182    | DW01_sub     | width=21   |               | sub_0_root_add_285   |
| r4941    | DW01_add     | width=13   |               | add_5_root_add_292   |
| r4943    | DW01_add     | width=15   |               | add_4_root_add_292   |
| r4945    | DW01_add     | width=23   |               | add_7_root_add_292   |
| r4947    | DW01_add     | width=21   |               | add_8_root_add_292   |
| r4949    | DW01_add     | width=23   |               | add_6_root_add_292   |
| r4951    | DW01_add     | width=24   |               | add_2_root_sub_0_root_add_292 |
| r4953    | DW01_sub     | width=24   |               | sub_3_root_sub_0_root_add_292 |
| r4955    | DW01_add     | width=24   |               | add_1_root_sub_0_root_add_292 |
| r4957    | DW01_sub     | width=24   |               | sub_0_root_sub_0_root_add_292 |
===============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| sub_0_root_sub_279 | DW01_sub         | rpl                |                |
| add_1_root_sub_279 | DW01_add         | rpl                |                |
| add_0_root_add_277 | DW01_add         | rpl                |                |
| add_2_root_add_277 | DW01_add         | rpl                |                |
| add_1_root_add_277 | DW01_add         | rpl                |                |
| sub_0_root_add_286 | DW01_sub         | rpl                |                |
| add_2_root_add_286 | DW01_add         | rpl                |                |
| sub_0_root_sub_287 | DW01_sub         | rpl                |                |
| add_1_root_sub_287 | DW01_add         | rpl                |                |
| add_3_root_sub_287 | DW01_add         | rpl                |                |
| add_2_root_sub_287 | DW01_add         | rpl                |                |
| add_1_root_add_285 | DW01_add         | rpl                |                |
| sub_0_root_sub_0_root_add_292         |                    |                |
|                    | DW01_sub         | rpl                |                |
| add_1_root_sub_0_root_add_292         |                    |                |
|                    | DW01_add         | rpl                |                |
| sub_3_root_sub_0_root_add_292         |                    |                |
|                    | DW01_sub         | rpl                |                |
| add_2_root_sub_0_root_add_292         |                    |                |
|                    | DW01_add         | rpl                |                |
| add_6_root_add_292 | DW01_add         | rpl                |                |
| add_8_root_add_292 | DW01_add         | rpl                |                |
| add_7_root_add_292 | DW01_add         | rpl                |                |
| add_4_root_add_292 | DW01_add         | rpl                |                |
| add_5_root_add_292 | DW01_add         | rpl                |                |
| add_264            | DW01_add         | rpl                |                |
| add_268            | DW01_add         | rpl                |                |
| add_271            | DW01_add         | rpl                |                |
| add_272            | DW01_add         | rpl                |                |
| add_273            | DW01_add         | rpl                |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : mixer_std
****************************************

No implementations to report
 
****************************************
Design : mixer
****************************************
Resource Sharing Report for design mixer in file ./mixer.vhd

===============================================================================
|          |              |            | Contained     |                      |
| Resource | Module       | Parameters | Resources     | Contained Operations |
===============================================================================
| r377     | DW01_sub     | width=18   |               | sub_mult_121         |
|          |              |            |               | sub_mult_130         |
| r1093    | DW_mult_tc   | a_width=7  |               | mult_118 mult_133    |
|          |              | b_width=12 |               | mult_142             |
| r1809    | DW_mult_tc   | a_width=7  |               | mult_117 mult_126    |
|          |              | b_width=12 |               | mult_134             |
===============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| r376               | DW_mult_tc       | apparch (area)     |                |
| r375               | DW_mult_tc       | apparch (area)     |                |
===============================================================================

 
****************************************
Design : clock_gen
****************************************
Resource Sharing Report for design clock_gen in file ./clock_gen.vhd

===============================================================================
|          |              |            | Contained     |                      |
| Resource | Module       | Parameters | Resources     | Contained Operations |
===============================================================================
| r360     | DW01_inc     | width=2    |               | add_46               |
===============================================================================


No implementations to report
1
dc_shell> dc_shell> dc_shell> TRUE
dc_shell> Warning: Design 'gfsk' inherited license information from design 'mixer_DW_mult_tc_1'. (DDB-74)
Information: Added key list 'DesignWare' to design 'gfsk'. (DDB-72)
1
dc_shell> dc_shell> dc_shell>  
****************************************
Report : reference
Design : gfsk
Version: R-2020.09-SP2
Date   : Sat Apr 22 14:06:48 2023
****************************************

Attributes:
    b - black box (unknown)
   bo - allows boundary optimization
    d - dont_touch
   mo - map_only
    h - hierarchical
    n - noncombinational
    r - removable
    s - synthetic operator
    u - contains unmapped logic

Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
ADFULD1            umcl18u250t2_typ
                                 65.050003     949  61732.452896  r
ADHALFDL           umcl18u250t2_typ
                                 40.660000      11    447.259998  r
AND2D1             umcl18u250t2_typ
                                 16.260000      95   1544.700022  
AOI21D1            umcl18u250t2_typ
                                 20.330000       1     20.330000  
AOI22D1            umcl18u250t2_typ
                                 24.389999      37    902.429977  
AOI22M20D1         umcl18u250t2_typ
                                 36.590000      10    365.900002  
BUFD1              umcl18u250t2_typ
                                 12.200000       4     48.799999  
DFFRPQ1            umcl18u250t2_typ
                                 81.309998     751  61063.808167  n
EXNOR2D1           umcl18u250t2_typ
                                 28.459999      12    341.519989  
EXNOR3D1           umcl18u250t2_typ
                                 52.849998       1     52.849998  
EXOR2D1            umcl18u250t2_typ
                                 28.459999      82   2333.719925  
EXOR3D1            umcl18u250t2_typ
                                 52.849998      10    528.499985  
INVD1              umcl18u250t2_typ
                                  8.130000     340   2764.200039  
NAN2D1             umcl18u250t2_typ
                                 12.200000      64    780.799988  
NAN3D1             umcl18u250t2_typ
                                 16.260000       1     16.260000  
NAN4D1             umcl18u250t2_typ
                                 20.330000       4     81.320000  
NOR2D1             umcl18u250t2_typ
                                 12.200000      42    512.399992  
NOR2M1D1           umcl18u250t2_typ
                                 16.260000       7    113.820002  
NOR4D1             umcl18u250t2_typ
                                 20.330000       2     40.660000  
OAI21D1            umcl18u250t2_typ
                                 20.330000       1     20.330000  
OAI21M20D1         umcl18u250t2_typ
                                 24.389999      15    365.849991  
OAI22D1            umcl18u250t2_typ
                                 24.389999      16    390.239990  
OAI31D1            umcl18u250t2_typ
                                 24.389999       1     24.389999  
OAI31M10D1         umcl18u250t2_typ
                                 28.459999       1     28.459999  
OAI211D1           umcl18u250t2_typ
                                 24.389999      17    414.629990  
OR2D1              umcl18u250t2_typ
                                 16.260000       3     48.780001  
OR4D1              umcl18u250t2_typ
                                 24.389999       4     97.559998  
TIEHI              umcl18u250t2_typ
                                  8.130000       2     16.260000  
TIELO              umcl18u250t2_typ
                                  8.130000       6     48.780001  
-----------------------------------------------------------------------------
Total 29 references                                 135147.010946
1
dc_shell> dc_shell> Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : gfsk
Version: R-2020.09-SP2
Date   : Sat Apr 22 14:06:48 2023
****************************************

Operating Conditions: nom_pvt   Library: umcl18u250t2_typ
Wire Load Model Mode: top

  Startpoint: mixer_in(2)
              (input port clocked by clk)
  Endpoint: lpf/filter_inst/lpf_i/arx_input_reg_reg_0__11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    5.00       5.00 f
  mixer_in(2) (in)                                        0.00       5.00 f
  mx/mixer_inst/r375/U61/Z (INVD1)                        0.09       5.09 r
  mx/mixer_inst/r375/U84/Z (OAI22D1)                      0.09       5.18 f
  mx/mixer_inst/r375/U83/Z (NAN2D1)                       0.05       5.23 r
  mx/mixer_inst/r375/U81/Z (OAI211D1)                     0.07       5.31 f
  mx/mixer_inst/r375/U80/Z (NAN2D1)                       0.06       5.37 r
  mx/mixer_inst/r375/U78/Z (OAI211D1)                     0.07       5.44 f
  mx/mixer_inst/r375/U77/Z (NAN2D1)                       0.06       5.51 r
  mx/mixer_inst/r375/U75/Z (OAI211D1)                     0.08       5.58 f
  mx/mixer_inst/r375/U13/CO (ADFULD1)                     0.17       5.75 f
  mx/mixer_inst/r375/U12/CO (ADFULD1)                     0.16       5.92 f
  mx/mixer_inst/r375/U11/CO (ADFULD1)                     0.16       6.08 f
  mx/mixer_inst/r375/U10/CO (ADFULD1)                     0.16       6.24 f
  mx/mixer_inst/r375/U9/CO (ADFULD1)                      0.16       6.40 f
  mx/mixer_inst/r375/U8/CO (ADFULD1)                      0.16       6.56 f
  mx/mixer_inst/r375/U7/CO (ADFULD1)                      0.16       6.72 f
  mx/mixer_inst/r375/U6/CO (ADFULD1)                      0.16       6.88 f
  mx/mixer_inst/r375/U5/CO (ADFULD1)                      0.16       7.04 f
  mx/mixer_inst/r375/U4/CO (ADFULD1)                      0.16       7.21 f
  mx/mixer_inst/r375/U3/CO (ADFULD1)                      0.15       7.36 f
  mx/mixer_inst/r375/U72/Z (EXNOR3D1)                     0.21       7.57 r
  mx/mixer_inst/U7/Z (INVD1)                              0.03       7.60 f
  mx/mixer_inst/U80/Z (OAI211D1)                          0.20       7.80 r
  lpf/filter_inst/lpf_i/arx_input_reg_reg_0__11_/D (DFFRPQ1)
                                                          0.00       7.80 r
  data arrival time                                                  7.80

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  lpf/filter_inst/lpf_i/arx_input_reg_reg_0__11_/CK (DFFRPQ1)
                                                          0.00      10.00 r
  library setup time                                     -0.07       9.93
  data required time                                                 9.93
  --------------------------------------------------------------------------
  data required time                                                 9.93
  data arrival time                                                 -7.80
  --------------------------------------------------------------------------
  slack (MET)                                                        2.13


1
dc_shell> dc_shell> dc_shell> 1
dc_shell> dc_shell> dc_shell> flat_structure_none_10
dc_shell> dc_shell> dc_shell> Writing vhdl file '/home/s2981416/IDSP191210950/Assignment3/GFS-8/vhdl/synopsys_out/gfsk_structure_none_10_flat.vhd'.
1
dc_shell> dc_shell> dc_shell> Writing ddc file 'synopsys_out/gfsk_structure_none_10_flat.ddc'.
1
dc_shell> dc_shell> dc_shell> dc_shell> Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/s2981416/IDSP191210950/Assignment3/GFS-8/vhdl/synopsys_out/gfsk_structure_none_10_flat.sdf'. (WT-3)
1
dc_shell> 
Memory usage for this session 166 Mbytes.
Memory usage for this session including child processes 166 Mbytes.
CPU usage for this session 11 seconds ( 0.00 hours ).
Elapsed time for this session 14 seconds ( 0.00 hours ).

Thank you...
