

================================================================
== Vitis HLS Report for 'equalizer'
================================================================
* Date:           Tue Apr 23 13:44:30 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        equalizer
* Solution:       solution7 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------+------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                     |                                          |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                       Instance                      |                  Module                  |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------------------------------------+------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_522  |equalizer_Pipeline_Shift_Accumulate_Loop  |       44|       44|  0.440 us|  0.440 us|   44|   44|       no|
        |grp_equalizer_Pipeline_Coef_Read_Loop_fu_532         |equalizer_Pipeline_Coef_Read_Loop         |       40|       40|  0.400 us|  0.400 us|   40|   40|       no|
        +-----------------------------------------------------+------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Running_Loop   |        ?|        ?|         ?|          -|          -|     ?|        no|
        | + Running_Loop  |        ?|        ?|    3 ~ 45|          -|          -|     ?|        no|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 21
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 6 8 19 
4 --> 5 
5 --> 6 
6 --> 7 19 
7 --> 3 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 21 
20 --> 2 
21 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_out_data_V = alloca i32 1"   --->   Operation 22 'alloca' 'tmp_out_data_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_out_keep_V = alloca i32 1"   --->   Operation 23 'alloca' 'tmp_out_keep_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_out_strb_V = alloca i32 1"   --->   Operation 24 'alloca' 'tmp_out_strb_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%state_3 = alloca i32 1"   --->   Operation 25 'alloca' 'state_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.00ns)   --->   "%coefs_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %coefs"   --->   Operation 26 'read' 'coefs_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%accumulate_loc = alloca i64 1"   --->   Operation 27 'alloca' 'accumulate_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_4_0_0_0112_phi_loc = alloca i64 1"   --->   Operation 28 'alloca' 'p_4_0_0_0112_phi_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_data_V_1_loc = alloca i64 1"   --->   Operation 29 'alloca' 'tmp_data_V_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_10" [equalizer.cpp:3]   --->   Operation 30 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln3 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_11, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0" [equalizer.cpp:3]   --->   Operation 31 'specinterface' 'specinterface_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 99, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 33 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_r_V_data_V, i4 %output_r_V_keep_V, i4 %output_r_V_strb_V, i1 %output_r_V_user_V, i1 %output_r_V_last_V, i1 %output_r_V_id_V, i1 %output_r_V_dest_V, void @empty_3, i32 1, i32 1, void @empty_4, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %output_r_V_data_V"   --->   Operation 35 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %output_r_V_keep_V"   --->   Operation 36 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %output_r_V_strb_V"   --->   Operation 37 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %output_r_V_user_V"   --->   Operation 38 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %output_r_V_last_V"   --->   Operation 39 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %output_r_V_id_V"   --->   Operation 40 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %output_r_V_dest_V"   --->   Operation 41 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %coefs, void @empty_5, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_6, void @empty_7, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_8, i32 4294967295, i32 0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %coefs, void @empty_9, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_8, i32 4294967295, i32 0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_r_V_data_V, i4 %input_r_V_keep_V, i4 %input_r_V_strb_V, i1 %input_r_V_user_V, i1 %input_r_V_last_V, i1 %input_r_V_id_V, i1 %input_r_V_dest_V, void @empty_3, i32 1, i32 1, void @empty_4, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %input_r_V_data_V"   --->   Operation 45 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %input_r_V_keep_V"   --->   Operation 46 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %input_r_V_strb_V"   --->   Operation 47 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %input_r_V_user_V"   --->   Operation 48 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %input_r_V_last_V"   --->   Operation 49 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %input_r_V_id_V"   --->   Operation 50 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %input_r_V_dest_V"   --->   Operation 51 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %coefs_read, i32 2, i32 63" [equalizer.cpp:62]   --->   Operation 52 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%sext_ln62 = sext i62 %trunc_ln" [equalizer.cpp:62]   --->   Operation 53 'sext' 'sext_ln62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln62" [equalizer.cpp:62]   --->   Operation 54 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (1.58ns)   --->   "%store_ln26 = store i32 0, i32 %state_3" [equalizer.cpp:26]   --->   Operation 55 'store' 'store_ln26' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln26 = br void %while.body.outer" [equalizer.cpp:26]   --->   Operation 56 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.58>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_out_dest_V = phi i1 0, void %entry, i1 %tmp_out_dest_0_ph_be, void %while.body.outer.backedge"   --->   Operation 57 'phi' 'tmp_out_dest_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_out_id_V = phi i1 0, void %entry, i1 %tmp_out_id_0_ph_be, void %while.body.outer.backedge"   --->   Operation 58 'phi' 'tmp_out_id_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_out_user_V = phi i1 0, void %entry, i1 %tmp_out_user_0_ph_be, void %while.body.outer.backedge"   --->   Operation 59 'phi' 'tmp_out_user_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_out_data_V_2 = load i32 %tmp_out_data_V"   --->   Operation 60 'load' 'tmp_out_data_V_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_out_keep_V_2 = load i4 %tmp_out_keep_V"   --->   Operation 61 'load' 'tmp_out_keep_V_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_out_strb_V_2 = load i4 %tmp_out_strb_V"   --->   Operation 62 'load' 'tmp_out_strb_V_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%state_3_load = load i32 %state_3"   --->   Operation 63 'load' 'state_3_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13"   --->   Operation 64 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (1.58ns)   --->   "%br_ln0 = br void %while.body"   --->   Operation 65 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 3 <SV = 2> <Delay = 3.52>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%state = phi i32 %state_3_load, void %while.body.outer, i32 %zext_ln18, void %while.body.backedge" [equalizer.cpp:18]   --->   Operation 66 'phi' 'state' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%empty = read i44 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %input_r_V_data_V, i4 %input_r_V_keep_V, i4 %input_r_V_strb_V, i1 %input_r_V_user_V, i1 %input_r_V_last_V, i1 %input_r_V_id_V, i1 %input_r_V_dest_V"   --->   Operation 67 'read' 'empty' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_data_V = extractvalue i44 %empty"   --->   Operation 68 'extractvalue' 'tmp_data_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_keep_V = extractvalue i44 %empty"   --->   Operation 69 'extractvalue' 'tmp_keep_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_strb_V = extractvalue i44 %empty"   --->   Operation 70 'extractvalue' 'tmp_strb_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_user_V = extractvalue i44 %empty"   --->   Operation 71 'extractvalue' 'tmp_user_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_last_V = extractvalue i44 %empty"   --->   Operation 72 'extractvalue' 'tmp_last_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_id_V = extractvalue i44 %empty"   --->   Operation 73 'extractvalue' 'tmp_id_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_dest_V = extractvalue i44 %empty"   --->   Operation 74 'extractvalue' 'tmp_dest_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.95ns)   --->   "%switch_ln30 = switch i32 %state, void %sw.epilog.loopexit, i32 0, void %sw.bb, i32 17, void %for.inc.preheader, i32 4096, void %for.inc24.preheader" [equalizer.cpp:30]   --->   Operation 75 'switch' 'switch_ln30' <Predicate = true> <Delay = 0.95>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%empty_21 = wait i32 @_ssdm_op_Wait"   --->   Operation 76 'wait' 'empty_21' <Predicate = (state == 17)> <Delay = 0.00>
ST_3 : Operation 77 [2/2] (3.52ns)   --->   "%call_ln0 = call void @equalizer_Pipeline_Shift_Accumulate_Loop, i32 %gmem, i64 %coefs_read, i32 %accumulate_loc, i32 %signal_shift_reg"   --->   Operation 77 'call' 'call_ln0' <Predicate = (state == 4096)> <Delay = 3.52> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 78 [1/1] (1.58ns)   --->   "%br_ln0 = br void %sw.epilog"   --->   Operation 78 'br' 'br_ln0' <Predicate = (state != 0 & state != 17 & state != 4096)> <Delay = 1.58>

State 4 <SV = 3> <Delay = 1.58>
ST_4 : Operation 79 [2/2] (1.58ns)   --->   "%call_ln283 = call void @equalizer_Pipeline_Coef_Read_Loop, i32 %tmp_data_V, i32 %gmem, i64 %coefs_read, i32 %input_r_V_data_V, i4 %input_r_V_keep_V, i4 %input_r_V_strb_V, i1 %input_r_V_user_V, i1 %input_r_V_last_V, i1 %input_r_V_id_V, i1 %input_r_V_dest_V, i32 %tmp_data_V_1_loc, i1 %p_4_0_0_0112_phi_loc"   --->   Operation 79 'call' 'call_ln283' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 80 [1/2] (0.00ns)   --->   "%call_ln283 = call void @equalizer_Pipeline_Coef_Read_Loop, i32 %tmp_data_V, i32 %gmem, i64 %coefs_read, i32 %input_r_V_data_V, i4 %input_r_V_keep_V, i4 %input_r_V_strb_V, i1 %input_r_V_user_V, i1 %input_r_V_last_V, i1 %input_r_V_id_V, i1 %input_r_V_dest_V, i32 %tmp_data_V_1_loc, i1 %p_4_0_0_0112_phi_loc"   --->   Operation 80 'call' 'call_ln283' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 3.66>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_data_V_1_loc_load = load i32 %tmp_data_V_1_loc"   --->   Operation 81 'load' 'tmp_data_V_1_loc_load' <Predicate = (state == 17)> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%p_4_0_0_0112_phi_loc_load = load i1 %p_4_0_0_0112_phi_loc"   --->   Operation 82 'load' 'p_4_0_0_0112_phi_loc_load' <Predicate = (state == 17)> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%empty_22 = wait i32 @_ssdm_op_Wait"   --->   Operation 83 'wait' 'empty_22' <Predicate = (state == 17)> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (2.47ns)   --->   "%icmp_ln47 = icmp_eq  i32 %tmp_data_V_1_loc_load, i32 43962" [equalizer.cpp:47]   --->   Operation 84 'icmp' 'icmp_ln47' <Predicate = (state == 17)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 85 [1/1] (0.69ns)   --->   "%state_4 = select i1 %icmp_ln47, i13 4096, i13 17" [equalizer.cpp:47]   --->   Operation 85 'select' 'state_4' <Predicate = (state == 17)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 86 [1/1] (1.58ns)   --->   "%br_ln84 = br i1 %p_4_0_0_0112_phi_loc_load, void %while.body.backedge, void %while.end.loopexit" [equalizer.cpp:84]   --->   Operation 86 'br' 'br_ln84' <Predicate = (state == 17)> <Delay = 1.58>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%specloopname_ln32 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [equalizer.cpp:32]   --->   Operation 87 'specloopname' 'specloopname_ln32' <Predicate = (state == 0)> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (2.47ns)   --->   "%icmp_ln32 = icmp_eq  i32 %tmp_data_V, i32 48879" [equalizer.cpp:32]   --->   Operation 88 'icmp' 'icmp_ln32' <Predicate = (state == 0)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 89 [1/1] (1.18ns)   --->   "%select_ln17 = select i1 %icmp_ln32, i13 17, i13 0" [equalizer.cpp:17]   --->   Operation 89 'select' 'select_ln17' <Predicate = (state == 0)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 90 [1/1] (1.58ns)   --->   "%br_ln84 = br i1 %tmp_last_V, void %while.body.backedge, void %while.end.loopexit" [equalizer.cpp:84]   --->   Operation 90 'br' 'br_ln84' <Predicate = (state == 0)> <Delay = 1.58>
ST_6 : Operation 91 [1/1] (1.58ns)   --->   "%br_ln0 = br void %while.end"   --->   Operation 91 'br' 'br_ln0' <Predicate = (state == 17 & p_4_0_0_0112_phi_loc_load) | (state == 0 & tmp_last_V)> <Delay = 1.58>

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%state_0_be = phi i13 %select_ln17, void %sw.bb, i13 %state_4, void %for.inc.preheader"   --->   Operation 92 'phi' 'state_0_be' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i13 %state_0_be" [equalizer.cpp:18]   --->   Operation 93 'zext' 'zext_ln18' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln18 = br void %while.body" [equalizer.cpp:18]   --->   Operation 94 'br' 'br_ln18' <Predicate = true> <Delay = 0.00>

State 8 <SV = 3> <Delay = 0.00>
ST_8 : Operation 95 [1/2] (0.00ns)   --->   "%call_ln0 = call void @equalizer_Pipeline_Shift_Accumulate_Loop, i32 %gmem, i64 %coefs_read, i32 %accumulate_loc, i32 %signal_shift_reg"   --->   Operation 95 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 4> <Delay = 7.30>
ST_9 : Operation 96 [7/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [equalizer.cpp:62]   --->   Operation 96 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 97 [1/1] (3.25ns)   --->   "%store_ln63 = store i32 %tmp_data_V, i32 0" [equalizer.cpp:63]   --->   Operation 97 'store' 'store_ln63' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 33> <RAM>

State 10 <SV = 5> <Delay = 7.30>
ST_10 : Operation 98 [6/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [equalizer.cpp:62]   --->   Operation 98 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 6> <Delay = 7.30>
ST_11 : Operation 99 [5/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [equalizer.cpp:62]   --->   Operation 99 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 7> <Delay = 7.30>
ST_12 : Operation 100 [4/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [equalizer.cpp:62]   --->   Operation 100 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 8> <Delay = 7.30>
ST_13 : Operation 101 [3/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [equalizer.cpp:62]   --->   Operation 101 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 9> <Delay = 7.30>
ST_14 : Operation 102 [2/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [equalizer.cpp:62]   --->   Operation 102 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 10> <Delay = 7.30>
ST_15 : Operation 103 [1/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [equalizer.cpp:62]   --->   Operation 103 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 11> <Delay = 7.30>
ST_16 : Operation 104 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr" [equalizer.cpp:62]   --->   Operation 104 'read' 'gmem_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 12> <Delay = 6.91>
ST_17 : Operation 105 [2/2] (6.91ns)   --->   "%mul_ln62 = mul i32 %gmem_addr_read, i32 %tmp_data_V" [equalizer.cpp:62]   --->   Operation 105 'mul' 'mul_ln62' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 13> <Delay = 6.91>
ST_18 : Operation 106 [1/2] (6.91ns)   --->   "%mul_ln62 = mul i32 %gmem_addr_read, i32 %tmp_data_V" [equalizer.cpp:62]   --->   Operation 106 'mul' 'mul_ln62' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 14> <Delay = 5.72>
ST_19 : Operation 107 [1/1] (0.00ns)   --->   "%accumulate_loc_load = load i32 %accumulate_loc"   --->   Operation 107 'load' 'accumulate_loc_load' <Predicate = (state == 4096)> <Delay = 0.00>
ST_19 : Operation 108 [1/1] (2.55ns)   --->   "%accumulate = add i32 %mul_ln62, i32 %accumulate_loc_load" [equalizer.cpp:62]   --->   Operation 108 'add' 'accumulate' <Predicate = (state == 4096)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 109 [1/1] (1.58ns)   --->   "%br_ln73 = br i1 %tmp_last_V, void %if.end44, void %sw.epilog" [equalizer.cpp:73]   --->   Operation 109 'br' 'br_ln73' <Predicate = (state == 4096)> <Delay = 1.58>
ST_19 : Operation 110 [2/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %output_r_V_data_V, i4 %output_r_V_keep_V, i4 %output_r_V_strb_V, i1 %output_r_V_user_V, i1 %output_r_V_last_V, i1 %output_r_V_id_V, i1 %output_r_V_dest_V, i32 %accumulate, i4 %tmp_keep_V, i4 %tmp_strb_V, i1 %tmp_user_V, i1 0, i1 %tmp_id_V, i1 %tmp_dest_V"   --->   Operation 110 'write' 'write_ln304' <Predicate = (state == 4096 & !tmp_last_V)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_19 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_out_dest_V_1 = phi i1 %tmp_dest_V, void %for.inc24.preheader, i1 %tmp_out_dest_V, void %sw.epilog.loopexit"   --->   Operation 111 'phi' 'tmp_out_dest_V_1' <Predicate = (state == 4096 & tmp_last_V) | (state != 0 & state != 17 & state != 4096)> <Delay = 0.00>
ST_19 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_out_id_V_1 = phi i1 %tmp_id_V, void %for.inc24.preheader, i1 %tmp_out_id_V, void %sw.epilog.loopexit"   --->   Operation 112 'phi' 'tmp_out_id_V_1' <Predicate = (state == 4096 & tmp_last_V) | (state != 0 & state != 17 & state != 4096)> <Delay = 0.00>
ST_19 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_out_user_V_1 = phi i1 %tmp_user_V, void %for.inc24.preheader, i1 %tmp_out_user_V, void %sw.epilog.loopexit"   --->   Operation 113 'phi' 'tmp_out_user_V_1' <Predicate = (state == 4096 & tmp_last_V) | (state != 0 & state != 17 & state != 4096)> <Delay = 0.00>
ST_19 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_out_strb_V_1 = phi i4 %tmp_strb_V, void %for.inc24.preheader, i4 %tmp_out_strb_V_2, void %sw.epilog.loopexit"   --->   Operation 114 'phi' 'tmp_out_strb_V_1' <Predicate = (state == 4096 & tmp_last_V) | (state != 0 & state != 17 & state != 4096)> <Delay = 0.00>
ST_19 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_out_keep_V_1 = phi i4 %tmp_keep_V, void %for.inc24.preheader, i4 %tmp_out_keep_V_2, void %sw.epilog.loopexit"   --->   Operation 115 'phi' 'tmp_out_keep_V_1' <Predicate = (state == 4096 & tmp_last_V) | (state != 0 & state != 17 & state != 4096)> <Delay = 0.00>
ST_19 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_out_data_V_1 = phi i32 %accumulate, void %for.inc24.preheader, i32 %tmp_out_data_V_2, void %sw.epilog.loopexit"   --->   Operation 116 'phi' 'tmp_out_data_V_1' <Predicate = (state == 4096 & tmp_last_V) | (state != 0 & state != 17 & state != 4096)> <Delay = 0.00>
ST_19 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_last_V_1 = phi i1 1, void %for.inc24.preheader, i1 %tmp_last_V, void %sw.epilog.loopexit"   --->   Operation 117 'phi' 'tmp_last_V_1' <Predicate = (state == 4096 & tmp_last_V) | (state != 0 & state != 17 & state != 4096)> <Delay = 0.00>
ST_19 : Operation 118 [1/1] (0.00ns)   --->   "%state_1 = phi i32 4096, void %for.inc24.preheader, i32 %state, void %sw.epilog.loopexit"   --->   Operation 118 'phi' 'state_1' <Predicate = (state == 4096 & tmp_last_V) | (state != 0 & state != 17 & state != 4096)> <Delay = 0.00>
ST_19 : Operation 119 [1/1] (1.58ns)   --->   "%br_ln84 = br i1 %tmp_last_V_1, void %while.body.outer.backedge, void %while.end.loopexit66" [equalizer.cpp:84]   --->   Operation 119 'br' 'br_ln84' <Predicate = (state == 4096 & tmp_last_V) | (state != 0 & state != 17 & state != 4096)> <Delay = 1.58>
ST_19 : Operation 120 [1/1] (1.58ns)   --->   "%br_ln0 = br void %while.end"   --->   Operation 120 'br' 'br_ln0' <Predicate = (state == 4096 & tmp_last_V & tmp_last_V_1) | (state != 0 & state != 17 & state != 4096 & tmp_last_V_1)> <Delay = 1.58>
ST_19 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_dest_V_1 = phi i1 %tmp_out_dest_V, void %while.end.loopexit, i1 %tmp_out_dest_V_1, void %while.end.loopexit66"   --->   Operation 121 'phi' 'tmp_dest_V_1' <Predicate = (state == 4096 & tmp_last_V & tmp_last_V_1) | (state == 17 & p_4_0_0_0112_phi_loc_load) | (state != 0 & state != 17 & state != 4096 & tmp_last_V_1) | (state == 0 & tmp_last_V)> <Delay = 0.00>
ST_19 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_id_V_1 = phi i1 %tmp_out_id_V, void %while.end.loopexit, i1 %tmp_out_id_V_1, void %while.end.loopexit66"   --->   Operation 122 'phi' 'tmp_id_V_1' <Predicate = (state == 4096 & tmp_last_V & tmp_last_V_1) | (state == 17 & p_4_0_0_0112_phi_loc_load) | (state != 0 & state != 17 & state != 4096 & tmp_last_V_1) | (state == 0 & tmp_last_V)> <Delay = 0.00>
ST_19 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_user_V_1 = phi i1 %tmp_out_user_V, void %while.end.loopexit, i1 %tmp_out_user_V_1, void %while.end.loopexit66"   --->   Operation 123 'phi' 'tmp_user_V_1' <Predicate = (state == 4096 & tmp_last_V & tmp_last_V_1) | (state == 17 & p_4_0_0_0112_phi_loc_load) | (state != 0 & state != 17 & state != 4096 & tmp_last_V_1) | (state == 0 & tmp_last_V)> <Delay = 0.00>
ST_19 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_strb_V_1 = phi i4 %tmp_out_strb_V_2, void %while.end.loopexit, i4 %tmp_out_strb_V_1, void %while.end.loopexit66"   --->   Operation 124 'phi' 'tmp_strb_V_1' <Predicate = (state == 4096 & tmp_last_V & tmp_last_V_1) | (state == 17 & p_4_0_0_0112_phi_loc_load) | (state != 0 & state != 17 & state != 4096 & tmp_last_V_1) | (state == 0 & tmp_last_V)> <Delay = 0.00>
ST_19 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_keep_V_1 = phi i4 %tmp_out_keep_V_2, void %while.end.loopexit, i4 %tmp_out_keep_V_1, void %while.end.loopexit66"   --->   Operation 125 'phi' 'tmp_keep_V_1' <Predicate = (state == 4096 & tmp_last_V & tmp_last_V_1) | (state == 17 & p_4_0_0_0112_phi_loc_load) | (state != 0 & state != 17 & state != 4096 & tmp_last_V_1) | (state == 0 & tmp_last_V)> <Delay = 0.00>
ST_19 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_data_V_4 = phi i32 %tmp_out_data_V_2, void %while.end.loopexit, i32 %tmp_out_data_V_1, void %while.end.loopexit66"   --->   Operation 126 'phi' 'tmp_data_V_4' <Predicate = (state == 4096 & tmp_last_V & tmp_last_V_1) | (state == 17 & p_4_0_0_0112_phi_loc_load) | (state != 0 & state != 17 & state != 4096 & tmp_last_V_1) | (state == 0 & tmp_last_V)> <Delay = 0.00>
ST_19 : Operation 127 [2/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %output_r_V_data_V, i4 %output_r_V_keep_V, i4 %output_r_V_strb_V, i1 %output_r_V_user_V, i1 %output_r_V_last_V, i1 %output_r_V_id_V, i1 %output_r_V_dest_V, i32 %tmp_data_V_4, i4 %tmp_keep_V_1, i4 %tmp_strb_V_1, i1 %tmp_user_V_1, i1 1, i1 %tmp_id_V_1, i1 %tmp_dest_V_1"   --->   Operation 127 'write' 'write_ln304' <Predicate = (state == 4096 & tmp_last_V & tmp_last_V_1) | (state == 17 & p_4_0_0_0112_phi_loc_load) | (state != 0 & state != 17 & state != 4096 & tmp_last_V_1) | (state == 0 & tmp_last_V)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 20 <SV = 15> <Delay = 3.17>
ST_20 : Operation 128 [1/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %output_r_V_data_V, i4 %output_r_V_keep_V, i4 %output_r_V_strb_V, i1 %output_r_V_user_V, i1 %output_r_V_last_V, i1 %output_r_V_id_V, i1 %output_r_V_dest_V, i32 %accumulate, i4 %tmp_keep_V, i4 %tmp_strb_V, i1 %tmp_user_V, i1 0, i1 %tmp_id_V, i1 %tmp_dest_V"   --->   Operation 128 'write' 'write_ln304' <Predicate = (state == 4096 & !tmp_last_V)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_20 : Operation 129 [1/1] (1.58ns)   --->   "%br_ln84 = br void %while.body.outer.backedge" [equalizer.cpp:84]   --->   Operation 129 'br' 'br_ln84' <Predicate = (state == 4096 & !tmp_last_V)> <Delay = 1.58>
ST_20 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_out_dest_0_ph_be = phi i1 %tmp_dest_V, void %if.end44, i1 %tmp_out_dest_V_1, void %sw.epilog"   --->   Operation 130 'phi' 'tmp_out_dest_0_ph_be' <Predicate = (state == 4096 & !tmp_last_V) | (state != 0 & state != 17 & !tmp_last_V_1)> <Delay = 0.00>
ST_20 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_out_id_0_ph_be = phi i1 %tmp_id_V, void %if.end44, i1 %tmp_out_id_V_1, void %sw.epilog"   --->   Operation 131 'phi' 'tmp_out_id_0_ph_be' <Predicate = (state == 4096 & !tmp_last_V) | (state != 0 & state != 17 & !tmp_last_V_1)> <Delay = 0.00>
ST_20 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_out_user_0_ph_be = phi i1 %tmp_user_V, void %if.end44, i1 %tmp_out_user_V_1, void %sw.epilog"   --->   Operation 132 'phi' 'tmp_out_user_0_ph_be' <Predicate = (state == 4096 & !tmp_last_V) | (state != 0 & state != 17 & !tmp_last_V_1)> <Delay = 0.00>
ST_20 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_out_strb_0_ph_be = phi i4 %tmp_strb_V, void %if.end44, i4 %tmp_out_strb_V_1, void %sw.epilog"   --->   Operation 133 'phi' 'tmp_out_strb_0_ph_be' <Predicate = (state == 4096 & !tmp_last_V) | (state != 0 & state != 17 & !tmp_last_V_1)> <Delay = 0.00>
ST_20 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_out_keep_0_ph_be = phi i4 %tmp_keep_V, void %if.end44, i4 %tmp_out_keep_V_1, void %sw.epilog"   --->   Operation 134 'phi' 'tmp_out_keep_0_ph_be' <Predicate = (state == 4096 & !tmp_last_V) | (state != 0 & state != 17 & !tmp_last_V_1)> <Delay = 0.00>
ST_20 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_out_data_0_ph_be = phi i32 %accumulate, void %if.end44, i32 %tmp_out_data_V_1, void %sw.epilog"   --->   Operation 135 'phi' 'tmp_out_data_0_ph_be' <Predicate = (state == 4096 & !tmp_last_V) | (state != 0 & state != 17 & !tmp_last_V_1)> <Delay = 0.00>
ST_20 : Operation 136 [1/1] (0.00ns)   --->   "%state_0_ph_be = phi i32 4096, void %if.end44, i32 %state_1, void %sw.epilog"   --->   Operation 136 'phi' 'state_0_ph_be' <Predicate = (state == 4096 & !tmp_last_V) | (state != 0 & state != 17 & !tmp_last_V_1)> <Delay = 0.00>
ST_20 : Operation 137 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %state_0_ph_be, i32 %state_3"   --->   Operation 137 'store' 'store_ln0' <Predicate = (state == 4096 & !tmp_last_V) | (state != 0 & state != 17 & !tmp_last_V_1)> <Delay = 1.58>
ST_20 : Operation 138 [1/1] (0.00ns)   --->   "%store_ln0 = store i4 %tmp_out_strb_0_ph_be, i4 %tmp_out_strb_V"   --->   Operation 138 'store' 'store_ln0' <Predicate = (state == 4096 & !tmp_last_V) | (state != 0 & state != 17 & !tmp_last_V_1)> <Delay = 0.00>
ST_20 : Operation 139 [1/1] (0.00ns)   --->   "%store_ln0 = store i4 %tmp_out_keep_0_ph_be, i4 %tmp_out_keep_V"   --->   Operation 139 'store' 'store_ln0' <Predicate = (state == 4096 & !tmp_last_V) | (state != 0 & state != 17 & !tmp_last_V_1)> <Delay = 0.00>
ST_20 : Operation 140 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 %tmp_out_data_0_ph_be, i32 %tmp_out_data_V"   --->   Operation 140 'store' 'store_ln0' <Predicate = (state == 4096 & !tmp_last_V) | (state != 0 & state != 17 & !tmp_last_V_1)> <Delay = 0.00>
ST_20 : Operation 141 [1/1] (0.00ns)   --->   "%br_ln0 = br void %while.body.outer"   --->   Operation 141 'br' 'br_ln0' <Predicate = (state == 4096 & !tmp_last_V) | (state != 0 & state != 17 & !tmp_last_V_1)> <Delay = 0.00>

State 21 <SV = 15> <Delay = 0.00>
ST_21 : Operation 142 [1/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %output_r_V_data_V, i4 %output_r_V_keep_V, i4 %output_r_V_strb_V, i1 %output_r_V_user_V, i1 %output_r_V_last_V, i1 %output_r_V_id_V, i1 %output_r_V_dest_V, i32 %tmp_data_V_4, i4 %tmp_keep_V_1, i4 %tmp_strb_V_1, i1 %tmp_user_V_1, i1 1, i1 %tmp_id_V_1, i1 %tmp_dest_V_1"   --->   Operation 142 'write' 'write_ln304' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_21 : Operation 143 [1/1] (0.00ns)   --->   "%ret_ln90 = ret" [equalizer.cpp:90]   --->   Operation 143 'ret' 'ret_ln90' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ output_r_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_r_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_r_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_r_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_r_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_r_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_r_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ coefs]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_r_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_r_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_r_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_r_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_r_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_r_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_r_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ signal_shift_reg]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[01]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tmp_out_data_V            (alloca       ) [ 0011111111111111111110]
tmp_out_keep_V            (alloca       ) [ 0011111111111111111110]
tmp_out_strb_V            (alloca       ) [ 0011111111111111111110]
state_3                   (alloca       ) [ 0111111111111111111110]
coefs_read                (read         ) [ 0011111111111111111110]
accumulate_loc            (alloca       ) [ 0011111111111111111110]
p_4_0_0_0112_phi_loc      (alloca       ) [ 0011111111111111111110]
tmp_data_V_1_loc          (alloca       ) [ 0011111111111111111110]
spectopmodule_ln3         (spectopmodule) [ 0000000000000000000000]
specinterface_ln3         (specinterface) [ 0000000000000000000000]
specinterface_ln0         (specinterface) [ 0000000000000000000000]
specbitsmap_ln0           (specbitsmap  ) [ 0000000000000000000000]
specinterface_ln0         (specinterface) [ 0000000000000000000000]
specbitsmap_ln0           (specbitsmap  ) [ 0000000000000000000000]
specbitsmap_ln0           (specbitsmap  ) [ 0000000000000000000000]
specbitsmap_ln0           (specbitsmap  ) [ 0000000000000000000000]
specbitsmap_ln0           (specbitsmap  ) [ 0000000000000000000000]
specbitsmap_ln0           (specbitsmap  ) [ 0000000000000000000000]
specbitsmap_ln0           (specbitsmap  ) [ 0000000000000000000000]
specbitsmap_ln0           (specbitsmap  ) [ 0000000000000000000000]
specinterface_ln0         (specinterface) [ 0000000000000000000000]
specinterface_ln0         (specinterface) [ 0000000000000000000000]
specinterface_ln0         (specinterface) [ 0000000000000000000000]
specbitsmap_ln0           (specbitsmap  ) [ 0000000000000000000000]
specbitsmap_ln0           (specbitsmap  ) [ 0000000000000000000000]
specbitsmap_ln0           (specbitsmap  ) [ 0000000000000000000000]
specbitsmap_ln0           (specbitsmap  ) [ 0000000000000000000000]
specbitsmap_ln0           (specbitsmap  ) [ 0000000000000000000000]
specbitsmap_ln0           (specbitsmap  ) [ 0000000000000000000000]
specbitsmap_ln0           (specbitsmap  ) [ 0000000000000000000000]
trunc_ln                  (partselect   ) [ 0000000000000000000000]
sext_ln62                 (sext         ) [ 0000000000000000000000]
gmem_addr                 (getelementptr) [ 0011111111111111111110]
store_ln26                (store        ) [ 0000000000000000000000]
br_ln26                   (br           ) [ 0111111111111111111110]
tmp_out_dest_V            (phi          ) [ 0011111111111111111100]
tmp_out_id_V              (phi          ) [ 0011111111111111111100]
tmp_out_user_V            (phi          ) [ 0011111111111111111100]
tmp_out_data_V_2          (load         ) [ 0001111111111111111100]
tmp_out_keep_V_2          (load         ) [ 0001111111111111111100]
tmp_out_strb_V_2          (load         ) [ 0001111111111111111100]
state_3_load              (load         ) [ 0011111111111111111110]
specloopname_ln0          (specloopname ) [ 0000000000000000000000]
br_ln0                    (br           ) [ 0011111111111111111110]
state                     (phi          ) [ 0001111011111111111110]
empty                     (read         ) [ 0000000000000000000000]
tmp_data_V                (extractvalue ) [ 0000111011111111111000]
tmp_keep_V                (extractvalue ) [ 0011111111111111111110]
tmp_strb_V                (extractvalue ) [ 0011111111111111111110]
tmp_user_V                (extractvalue ) [ 0011111111111111111110]
tmp_last_V                (extractvalue ) [ 0011111111111111111110]
tmp_id_V                  (extractvalue ) [ 0011111111111111111110]
tmp_dest_V                (extractvalue ) [ 0011111111111111111110]
switch_ln30               (switch       ) [ 0000000000000000000000]
empty_21                  (wait         ) [ 0000000000000000000000]
br_ln0                    (br           ) [ 0011111111111111111110]
call_ln283                (call         ) [ 0000000000000000000000]
tmp_data_V_1_loc_load     (load         ) [ 0000000000000000000000]
p_4_0_0_0112_phi_loc_load (load         ) [ 0011111111111111111110]
empty_22                  (wait         ) [ 0000000000000000000000]
icmp_ln47                 (icmp         ) [ 0000000000000000000000]
state_4                   (select       ) [ 0011111111111111111110]
br_ln84                   (br           ) [ 0011111111111111111110]
specloopname_ln32         (specloopname ) [ 0000000000000000000000]
icmp_ln32                 (icmp         ) [ 0000000000000000000000]
select_ln17               (select       ) [ 0011111111111111111110]
br_ln84                   (br           ) [ 0011111111111111111110]
br_ln0                    (br           ) [ 0011111111111111111110]
state_0_be                (phi          ) [ 0000000100000000000000]
zext_ln18                 (zext         ) [ 0011111111111111111110]
br_ln18                   (br           ) [ 0011111111111111111110]
call_ln0                  (call         ) [ 0000000000000000000000]
store_ln63                (store        ) [ 0000000000000000000000]
gmem_load_1_req           (readreq      ) [ 0000000000000000000000]
gmem_addr_read            (read         ) [ 0000000000000000011000]
mul_ln62                  (mul          ) [ 0011111100000000000110]
accumulate_loc_load       (load         ) [ 0000000000000000000000]
accumulate                (add          ) [ 0011111111111111111110]
br_ln73                   (br           ) [ 0000000000000000000000]
tmp_out_dest_V_1          (phi          ) [ 0000111011111111111110]
tmp_out_id_V_1            (phi          ) [ 0000111011111111111110]
tmp_out_user_V_1          (phi          ) [ 0000111011111111111110]
tmp_out_strb_V_1          (phi          ) [ 0000111011111111111110]
tmp_out_keep_V_1          (phi          ) [ 0000111011111111111110]
tmp_out_data_V_1          (phi          ) [ 0000111011111111111110]
tmp_last_V_1              (phi          ) [ 0011111111111111111110]
state_1                   (phi          ) [ 0000111011111111111110]
br_ln84                   (br           ) [ 0011111111111111111110]
br_ln0                    (br           ) [ 0000000000000000000000]
tmp_dest_V_1              (phi          ) [ 0011000111111111111111]
tmp_id_V_1                (phi          ) [ 0011000111111111111111]
tmp_user_V_1              (phi          ) [ 0011000111111111111111]
tmp_strb_V_1              (phi          ) [ 0011000111111111111111]
tmp_keep_V_1              (phi          ) [ 0011000111111111111111]
tmp_data_V_4              (phi          ) [ 0011000111111111111111]
write_ln304               (write        ) [ 0000000000000000000000]
br_ln84                   (br           ) [ 0000000000000000000000]
tmp_out_dest_0_ph_be      (phi          ) [ 0110000000000000000010]
tmp_out_id_0_ph_be        (phi          ) [ 0110000000000000000010]
tmp_out_user_0_ph_be      (phi          ) [ 0110000000000000000010]
tmp_out_strb_0_ph_be      (phi          ) [ 0000000000000000000010]
tmp_out_keep_0_ph_be      (phi          ) [ 0000000000000000000010]
tmp_out_data_0_ph_be      (phi          ) [ 0000000000000000000010]
state_0_ph_be             (phi          ) [ 0000000000000000000010]
store_ln0                 (store        ) [ 0000000000000000000000]
store_ln0                 (store        ) [ 0000000000000000000000]
store_ln0                 (store        ) [ 0000000000000000000000]
store_ln0                 (store        ) [ 0000000000000000000000]
br_ln0                    (br           ) [ 0111111111111111111110]
write_ln304               (write        ) [ 0000000000000000000000]
ret_ln90                  (ret          ) [ 0000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r_V_data_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="output_r_V_keep_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="output_r_V_strb_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="output_r_V_user_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="output_r_V_last_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="output_r_V_id_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="output_r_V_dest_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="coefs">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="coefs"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="input_r_V_data_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="input_r_V_keep_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="input_r_V_strb_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="input_r_V_user_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="input_r_V_last_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="input_r_V_id_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="input_r_V_dest_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="signal_shift_reg">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="signal_shift_reg"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="equalizer_Pipeline_Shift_Accumulate_Loop"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="equalizer_Pipeline_Coef_Read_Loop"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1004" name="tmp_out_data_V_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_out_data_V/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="tmp_out_keep_V_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_out_keep_V/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="tmp_out_strb_V_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_out_strb_V/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="state_3_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="state_3/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="accumulate_loc_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="accumulate_loc/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="p_4_0_0_0112_phi_loc_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_4_0_0_0112_phi_loc/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="tmp_data_V_1_loc_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_data_V_1_loc/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="coefs_read_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="64" slack="0"/>
<pin id="156" dir="0" index="1" bw="64" slack="0"/>
<pin id="157" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="coefs_read/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="empty_read_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="44" slack="0"/>
<pin id="162" dir="0" index="1" bw="32" slack="0"/>
<pin id="163" dir="0" index="2" bw="4" slack="0"/>
<pin id="164" dir="0" index="3" bw="4" slack="0"/>
<pin id="165" dir="0" index="4" bw="1" slack="0"/>
<pin id="166" dir="0" index="5" bw="1" slack="0"/>
<pin id="167" dir="0" index="6" bw="1" slack="0"/>
<pin id="168" dir="0" index="7" bw="1" slack="0"/>
<pin id="169" dir="1" index="8" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/3 "/>
</bind>
</comp>

<comp id="178" class="1004" name="grp_readreq_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="0" index="1" bw="32" slack="4"/>
<pin id="181" dir="0" index="2" bw="1" slack="0"/>
<pin id="182" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_1_req/9 "/>
</bind>
</comp>

<comp id="185" class="1004" name="gmem_addr_read_read_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="0"/>
<pin id="187" dir="0" index="1" bw="32" slack="11"/>
<pin id="188" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read/16 "/>
</bind>
</comp>

<comp id="190" class="1004" name="grp_write_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="0" slack="0"/>
<pin id="192" dir="0" index="1" bw="32" slack="0"/>
<pin id="193" dir="0" index="2" bw="4" slack="0"/>
<pin id="194" dir="0" index="3" bw="4" slack="0"/>
<pin id="195" dir="0" index="4" bw="1" slack="0"/>
<pin id="196" dir="0" index="5" bw="1" slack="0"/>
<pin id="197" dir="0" index="6" bw="1" slack="0"/>
<pin id="198" dir="0" index="7" bw="1" slack="0"/>
<pin id="199" dir="0" index="8" bw="32" slack="0"/>
<pin id="200" dir="0" index="9" bw="4" slack="0"/>
<pin id="201" dir="0" index="10" bw="4" slack="0"/>
<pin id="202" dir="0" index="11" bw="1" slack="0"/>
<pin id="203" dir="0" index="12" bw="1" slack="0"/>
<pin id="204" dir="0" index="13" bw="1" slack="0"/>
<pin id="205" dir="0" index="14" bw="1" slack="0"/>
<pin id="206" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln304/19 write_ln304/19 "/>
</bind>
</comp>

<comp id="217" class="1004" name="store_ln63_access_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="32" slack="0"/>
<pin id="219" dir="0" index="1" bw="32" slack="2"/>
<pin id="220" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="221" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln63/9 "/>
</bind>
</comp>

<comp id="223" class="1005" name="tmp_out_dest_V_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="1" slack="1"/>
<pin id="225" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_out_dest_V (phireg) "/>
</bind>
</comp>

<comp id="227" class="1004" name="tmp_out_dest_V_phi_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="1" slack="1"/>
<pin id="229" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="230" dir="0" index="2" bw="1" slack="1"/>
<pin id="231" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="232" dir="1" index="4" bw="1" slack="13"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_out_dest_V/2 "/>
</bind>
</comp>

<comp id="235" class="1005" name="tmp_out_id_V_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="1" slack="1"/>
<pin id="237" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_out_id_V (phireg) "/>
</bind>
</comp>

<comp id="239" class="1004" name="tmp_out_id_V_phi_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="1" slack="1"/>
<pin id="241" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="242" dir="0" index="2" bw="1" slack="1"/>
<pin id="243" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="244" dir="1" index="4" bw="1" slack="13"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_out_id_V/2 "/>
</bind>
</comp>

<comp id="247" class="1005" name="tmp_out_user_V_reg_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="1" slack="1"/>
<pin id="249" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_out_user_V (phireg) "/>
</bind>
</comp>

<comp id="251" class="1004" name="tmp_out_user_V_phi_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="1" slack="1"/>
<pin id="253" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="254" dir="0" index="2" bw="1" slack="1"/>
<pin id="255" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="256" dir="1" index="4" bw="1" slack="13"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_out_user_V/2 "/>
</bind>
</comp>

<comp id="259" class="1005" name="state_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="32" slack="3"/>
<pin id="261" dir="1" index="1" bw="32" slack="12"/>
</pin_list>
<bind>
<opset="state (phireg) "/>
</bind>
</comp>

<comp id="262" class="1004" name="state_phi_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="264" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="265" dir="0" index="2" bw="13" slack="1"/>
<pin id="266" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="267" dir="1" index="4" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="state/3 "/>
</bind>
</comp>

<comp id="269" class="1005" name="state_0_be_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="13" slack="2147483647"/>
<pin id="271" dir="1" index="1" bw="13" slack="2147483647"/>
</pin_list>
<bind>
<opset="state_0_be (phireg) "/>
</bind>
</comp>

<comp id="272" class="1004" name="state_0_be_phi_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="6" slack="1"/>
<pin id="274" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="275" dir="0" index="2" bw="13" slack="1"/>
<pin id="276" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="277" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="state_0_be/7 "/>
</bind>
</comp>

<comp id="278" class="1005" name="tmp_out_dest_V_1_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="1"/>
<pin id="280" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_out_dest_V_1 (phireg) "/>
</bind>
</comp>

<comp id="281" class="1004" name="tmp_out_dest_V_1_phi_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="1" slack="12"/>
<pin id="283" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="284" dir="0" index="2" bw="1" slack="13"/>
<pin id="285" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="286" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_out_dest_V_1/19 "/>
</bind>
</comp>

<comp id="289" class="1005" name="tmp_out_id_V_1_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="1" slack="1"/>
<pin id="291" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_out_id_V_1 (phireg) "/>
</bind>
</comp>

<comp id="292" class="1004" name="tmp_out_id_V_1_phi_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="1" slack="12"/>
<pin id="294" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="295" dir="0" index="2" bw="1" slack="13"/>
<pin id="296" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="297" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_out_id_V_1/19 "/>
</bind>
</comp>

<comp id="300" class="1005" name="tmp_out_user_V_1_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1" slack="1"/>
<pin id="302" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_out_user_V_1 (phireg) "/>
</bind>
</comp>

<comp id="303" class="1004" name="tmp_out_user_V_1_phi_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="1" slack="12"/>
<pin id="305" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="306" dir="0" index="2" bw="1" slack="13"/>
<pin id="307" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="308" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_out_user_V_1/19 "/>
</bind>
</comp>

<comp id="311" class="1005" name="tmp_out_strb_V_1_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="4" slack="1"/>
<pin id="313" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_out_strb_V_1 (phireg) "/>
</bind>
</comp>

<comp id="314" class="1004" name="tmp_out_strb_V_1_phi_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="4" slack="12"/>
<pin id="316" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="317" dir="0" index="2" bw="4" slack="2147483647"/>
<pin id="318" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="319" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_out_strb_V_1/19 "/>
</bind>
</comp>

<comp id="321" class="1005" name="tmp_out_keep_V_1_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="4" slack="1"/>
<pin id="323" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_out_keep_V_1 (phireg) "/>
</bind>
</comp>

<comp id="324" class="1004" name="tmp_out_keep_V_1_phi_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="4" slack="12"/>
<pin id="326" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="327" dir="0" index="2" bw="4" slack="2147483647"/>
<pin id="328" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="329" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_out_keep_V_1/19 "/>
</bind>
</comp>

<comp id="331" class="1005" name="tmp_out_data_V_1_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="32" slack="1"/>
<pin id="333" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_out_data_V_1 (phireg) "/>
</bind>
</comp>

<comp id="334" class="1004" name="tmp_out_data_V_1_phi_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="32" slack="0"/>
<pin id="336" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="337" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="338" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="339" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_out_data_V_1/19 "/>
</bind>
</comp>

<comp id="341" class="1005" name="tmp_last_V_1_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="1" slack="1"/>
<pin id="343" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_last_V_1 (phireg) "/>
</bind>
</comp>

<comp id="344" class="1004" name="tmp_last_V_1_phi_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="0"/>
<pin id="346" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="347" dir="0" index="2" bw="1" slack="12"/>
<pin id="348" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="349" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_last_V_1/19 "/>
</bind>
</comp>

<comp id="352" class="1005" name="state_1_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="32" slack="1"/>
<pin id="354" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="state_1 (phireg) "/>
</bind>
</comp>

<comp id="355" class="1004" name="state_1_phi_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="14" slack="0"/>
<pin id="357" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="358" dir="0" index="2" bw="32" slack="12"/>
<pin id="359" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="360" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="state_1/19 "/>
</bind>
</comp>

<comp id="364" class="1005" name="tmp_dest_V_1_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="1" slack="1"/>
<pin id="366" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_dest_V_1 (phireg) "/>
</bind>
</comp>

<comp id="368" class="1004" name="tmp_dest_V_1_phi_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="1" slack="13"/>
<pin id="370" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="371" dir="0" index="2" bw="1" slack="0"/>
<pin id="372" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="373" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_dest_V_1/19 "/>
</bind>
</comp>

<comp id="378" class="1005" name="tmp_id_V_1_reg_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="1" slack="1"/>
<pin id="380" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_id_V_1 (phireg) "/>
</bind>
</comp>

<comp id="382" class="1004" name="tmp_id_V_1_phi_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="1" slack="13"/>
<pin id="384" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="385" dir="0" index="2" bw="1" slack="0"/>
<pin id="386" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="387" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_id_V_1/19 "/>
</bind>
</comp>

<comp id="392" class="1005" name="tmp_user_V_1_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="1" slack="1"/>
<pin id="394" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_user_V_1 (phireg) "/>
</bind>
</comp>

<comp id="396" class="1004" name="tmp_user_V_1_phi_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="1" slack="13"/>
<pin id="398" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="399" dir="0" index="2" bw="1" slack="0"/>
<pin id="400" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="401" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_user_V_1/19 "/>
</bind>
</comp>

<comp id="406" class="1005" name="tmp_strb_V_1_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="4" slack="1"/>
<pin id="408" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_strb_V_1 (phireg) "/>
</bind>
</comp>

<comp id="410" class="1004" name="tmp_strb_V_1_phi_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="4" slack="2147483647"/>
<pin id="412" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="413" dir="0" index="2" bw="4" slack="0"/>
<pin id="414" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="415" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_strb_V_1/19 "/>
</bind>
</comp>

<comp id="419" class="1005" name="tmp_keep_V_1_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="4" slack="1"/>
<pin id="421" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_keep_V_1 (phireg) "/>
</bind>
</comp>

<comp id="423" class="1004" name="tmp_keep_V_1_phi_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="4" slack="2147483647"/>
<pin id="425" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="426" dir="0" index="2" bw="4" slack="0"/>
<pin id="427" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="428" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_keep_V_1/19 "/>
</bind>
</comp>

<comp id="432" class="1005" name="tmp_data_V_4_reg_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="32" slack="1"/>
<pin id="434" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V_4 (phireg) "/>
</bind>
</comp>

<comp id="436" class="1004" name="tmp_data_V_4_phi_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="438" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="439" dir="0" index="2" bw="32" slack="0"/>
<pin id="440" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="441" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_data_V_4/19 "/>
</bind>
</comp>

<comp id="445" class="1005" name="tmp_out_dest_0_ph_be_reg_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="1" slack="1"/>
<pin id="447" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_out_dest_0_ph_be (phireg) "/>
</bind>
</comp>

<comp id="449" class="1004" name="tmp_out_dest_0_ph_be_phi_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="1" slack="13"/>
<pin id="451" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="452" dir="0" index="2" bw="1" slack="1"/>
<pin id="453" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="454" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_out_dest_0_ph_be/20 "/>
</bind>
</comp>

<comp id="457" class="1005" name="tmp_out_id_0_ph_be_reg_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="1" slack="1"/>
<pin id="459" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_out_id_0_ph_be (phireg) "/>
</bind>
</comp>

<comp id="461" class="1004" name="tmp_out_id_0_ph_be_phi_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="1" slack="13"/>
<pin id="463" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="464" dir="0" index="2" bw="1" slack="1"/>
<pin id="465" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="466" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_out_id_0_ph_be/20 "/>
</bind>
</comp>

<comp id="469" class="1005" name="tmp_out_user_0_ph_be_reg_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="1" slack="1"/>
<pin id="471" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_out_user_0_ph_be (phireg) "/>
</bind>
</comp>

<comp id="473" class="1004" name="tmp_out_user_0_ph_be_phi_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="1" slack="13"/>
<pin id="475" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="476" dir="0" index="2" bw="1" slack="1"/>
<pin id="477" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="478" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_out_user_0_ph_be/20 "/>
</bind>
</comp>

<comp id="481" class="1005" name="tmp_out_strb_0_ph_be_reg_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="4" slack="2147483647"/>
<pin id="483" dir="1" index="1" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_out_strb_0_ph_be (phireg) "/>
</bind>
</comp>

<comp id="484" class="1004" name="tmp_out_strb_0_ph_be_phi_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="4" slack="13"/>
<pin id="486" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="487" dir="0" index="2" bw="4" slack="1"/>
<pin id="488" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="489" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_out_strb_0_ph_be/20 "/>
</bind>
</comp>

<comp id="491" class="1005" name="tmp_out_keep_0_ph_be_reg_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="4" slack="2147483647"/>
<pin id="493" dir="1" index="1" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_out_keep_0_ph_be (phireg) "/>
</bind>
</comp>

<comp id="494" class="1004" name="tmp_out_keep_0_ph_be_phi_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="4" slack="13"/>
<pin id="496" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="497" dir="0" index="2" bw="4" slack="1"/>
<pin id="498" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="499" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_out_keep_0_ph_be/20 "/>
</bind>
</comp>

<comp id="501" class="1005" name="tmp_out_data_0_ph_be_reg_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="503" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_out_data_0_ph_be (phireg) "/>
</bind>
</comp>

<comp id="504" class="1004" name="tmp_out_data_0_ph_be_phi_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="32" slack="1"/>
<pin id="506" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="507" dir="0" index="2" bw="32" slack="1"/>
<pin id="508" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="509" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_out_data_0_ph_be/20 "/>
</bind>
</comp>

<comp id="511" class="1005" name="state_0_ph_be_reg_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="513" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="state_0_ph_be (phireg) "/>
</bind>
</comp>

<comp id="514" class="1004" name="state_0_ph_be_phi_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="14" slack="0"/>
<pin id="516" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="517" dir="0" index="2" bw="32" slack="1"/>
<pin id="518" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="519" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="state_0_ph_be/20 "/>
</bind>
</comp>

<comp id="522" class="1004" name="grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="0" slack="0"/>
<pin id="524" dir="0" index="1" bw="32" slack="0"/>
<pin id="525" dir="0" index="2" bw="64" slack="2"/>
<pin id="526" dir="0" index="3" bw="32" slack="2"/>
<pin id="527" dir="0" index="4" bw="32" slack="0"/>
<pin id="528" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

<comp id="532" class="1004" name="grp_equalizer_Pipeline_Coef_Read_Loop_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="0" slack="0"/>
<pin id="534" dir="0" index="1" bw="32" slack="1"/>
<pin id="535" dir="0" index="2" bw="32" slack="0"/>
<pin id="536" dir="0" index="3" bw="64" slack="3"/>
<pin id="537" dir="0" index="4" bw="32" slack="0"/>
<pin id="538" dir="0" index="5" bw="4" slack="0"/>
<pin id="539" dir="0" index="6" bw="4" slack="0"/>
<pin id="540" dir="0" index="7" bw="1" slack="0"/>
<pin id="541" dir="0" index="8" bw="1" slack="0"/>
<pin id="542" dir="0" index="9" bw="1" slack="0"/>
<pin id="543" dir="0" index="10" bw="1" slack="0"/>
<pin id="544" dir="0" index="11" bw="32" slack="3"/>
<pin id="545" dir="0" index="12" bw="1" slack="3"/>
<pin id="546" dir="1" index="13" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln283/4 "/>
</bind>
</comp>

<comp id="556" class="1004" name="trunc_ln_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="62" slack="0"/>
<pin id="558" dir="0" index="1" bw="64" slack="0"/>
<pin id="559" dir="0" index="2" bw="3" slack="0"/>
<pin id="560" dir="0" index="3" bw="7" slack="0"/>
<pin id="561" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="566" class="1004" name="sext_ln62_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="62" slack="0"/>
<pin id="568" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln62/1 "/>
</bind>
</comp>

<comp id="570" class="1004" name="gmem_addr_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="32" slack="0"/>
<pin id="572" dir="0" index="1" bw="62" slack="0"/>
<pin id="573" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/1 "/>
</bind>
</comp>

<comp id="576" class="1004" name="store_ln26_store_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="1" slack="0"/>
<pin id="578" dir="0" index="1" bw="32" slack="0"/>
<pin id="579" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/1 "/>
</bind>
</comp>

<comp id="581" class="1004" name="tmp_out_data_V_2_load_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="32" slack="1"/>
<pin id="583" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_out_data_V_2/2 "/>
</bind>
</comp>

<comp id="584" class="1004" name="tmp_out_keep_V_2_load_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="4" slack="1"/>
<pin id="586" dir="1" index="1" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_out_keep_V_2/2 "/>
</bind>
</comp>

<comp id="587" class="1004" name="tmp_out_strb_V_2_load_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="4" slack="1"/>
<pin id="589" dir="1" index="1" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_out_strb_V_2/2 "/>
</bind>
</comp>

<comp id="590" class="1004" name="state_3_load_load_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="32" slack="1"/>
<pin id="592" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="state_3_load/2 "/>
</bind>
</comp>

<comp id="593" class="1004" name="tmp_data_V_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="44" slack="0"/>
<pin id="595" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V/3 "/>
</bind>
</comp>

<comp id="597" class="1004" name="tmp_keep_V_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="44" slack="0"/>
<pin id="599" dir="1" index="1" bw="4" slack="12"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_keep_V/3 "/>
</bind>
</comp>

<comp id="601" class="1004" name="tmp_strb_V_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="44" slack="0"/>
<pin id="603" dir="1" index="1" bw="4" slack="12"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_strb_V/3 "/>
</bind>
</comp>

<comp id="605" class="1004" name="tmp_user_V_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="44" slack="0"/>
<pin id="607" dir="1" index="1" bw="1" slack="12"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_user_V/3 "/>
</bind>
</comp>

<comp id="609" class="1004" name="tmp_last_V_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="44" slack="0"/>
<pin id="611" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_last_V/3 "/>
</bind>
</comp>

<comp id="613" class="1004" name="tmp_id_V_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="44" slack="0"/>
<pin id="615" dir="1" index="1" bw="1" slack="12"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_id_V/3 "/>
</bind>
</comp>

<comp id="617" class="1004" name="tmp_dest_V_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="44" slack="0"/>
<pin id="619" dir="1" index="1" bw="1" slack="12"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_dest_V/3 "/>
</bind>
</comp>

<comp id="621" class="1004" name="tmp_data_V_1_loc_load_load_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="32" slack="5"/>
<pin id="623" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_data_V_1_loc_load/6 "/>
</bind>
</comp>

<comp id="624" class="1004" name="p_4_0_0_0112_phi_loc_load_load_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="1" slack="5"/>
<pin id="626" dir="1" index="1" bw="1" slack="9"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_4_0_0_0112_phi_loc_load/6 "/>
</bind>
</comp>

<comp id="627" class="1004" name="icmp_ln47_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="32" slack="0"/>
<pin id="629" dir="0" index="1" bw="17" slack="0"/>
<pin id="630" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln47/6 "/>
</bind>
</comp>

<comp id="633" class="1004" name="state_4_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="1" slack="0"/>
<pin id="635" dir="0" index="1" bw="13" slack="0"/>
<pin id="636" dir="0" index="2" bw="6" slack="0"/>
<pin id="637" dir="1" index="3" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="state_4/6 "/>
</bind>
</comp>

<comp id="641" class="1004" name="icmp_ln32_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="32" slack="3"/>
<pin id="643" dir="0" index="1" bw="17" slack="0"/>
<pin id="644" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32/6 "/>
</bind>
</comp>

<comp id="646" class="1004" name="select_ln17_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="1" slack="0"/>
<pin id="648" dir="0" index="1" bw="6" slack="0"/>
<pin id="649" dir="0" index="2" bw="1" slack="0"/>
<pin id="650" dir="1" index="3" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln17/6 "/>
</bind>
</comp>

<comp id="654" class="1004" name="zext_ln18_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="13" slack="0"/>
<pin id="656" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18/7 "/>
</bind>
</comp>

<comp id="658" class="1004" name="grp_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="32" slack="1"/>
<pin id="660" dir="0" index="1" bw="32" slack="10"/>
<pin id="661" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln62/17 "/>
</bind>
</comp>

<comp id="662" class="1004" name="accumulate_loc_load_load_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="32" slack="14"/>
<pin id="664" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="accumulate_loc_load/19 "/>
</bind>
</comp>

<comp id="665" class="1004" name="accumulate_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="32" slack="1"/>
<pin id="667" dir="0" index="1" bw="32" slack="0"/>
<pin id="668" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="accumulate/19 "/>
</bind>
</comp>

<comp id="672" class="1004" name="store_ln0_store_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="32" slack="0"/>
<pin id="674" dir="0" index="1" bw="32" slack="15"/>
<pin id="675" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/20 "/>
</bind>
</comp>

<comp id="677" class="1004" name="store_ln0_store_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="4" slack="0"/>
<pin id="679" dir="0" index="1" bw="4" slack="15"/>
<pin id="680" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/20 "/>
</bind>
</comp>

<comp id="682" class="1004" name="store_ln0_store_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="4" slack="0"/>
<pin id="684" dir="0" index="1" bw="4" slack="15"/>
<pin id="685" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/20 "/>
</bind>
</comp>

<comp id="687" class="1004" name="store_ln0_store_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="32" slack="0"/>
<pin id="689" dir="0" index="1" bw="32" slack="15"/>
<pin id="690" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/20 "/>
</bind>
</comp>

<comp id="692" class="1005" name="tmp_out_data_V_reg_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="32" slack="1"/>
<pin id="694" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_out_data_V "/>
</bind>
</comp>

<comp id="698" class="1005" name="tmp_out_keep_V_reg_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="4" slack="1"/>
<pin id="700" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_out_keep_V "/>
</bind>
</comp>

<comp id="704" class="1005" name="tmp_out_strb_V_reg_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="4" slack="1"/>
<pin id="706" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_out_strb_V "/>
</bind>
</comp>

<comp id="710" class="1005" name="state_3_reg_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="32" slack="0"/>
<pin id="712" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="state_3 "/>
</bind>
</comp>

<comp id="717" class="1005" name="coefs_read_reg_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="64" slack="2"/>
<pin id="719" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="coefs_read "/>
</bind>
</comp>

<comp id="723" class="1005" name="accumulate_loc_reg_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="32" slack="2"/>
<pin id="725" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="accumulate_loc "/>
</bind>
</comp>

<comp id="729" class="1005" name="p_4_0_0_0112_phi_loc_reg_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="1" slack="3"/>
<pin id="731" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="p_4_0_0_0112_phi_loc "/>
</bind>
</comp>

<comp id="735" class="1005" name="tmp_data_V_1_loc_reg_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="32" slack="3"/>
<pin id="737" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_data_V_1_loc "/>
</bind>
</comp>

<comp id="741" class="1005" name="gmem_addr_reg_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="32" slack="4"/>
<pin id="743" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="759" class="1005" name="tmp_data_V_reg_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="32" slack="1"/>
<pin id="761" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V "/>
</bind>
</comp>

<comp id="767" class="1005" name="tmp_keep_V_reg_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="4" slack="12"/>
<pin id="769" dir="1" index="1" bw="4" slack="12"/>
</pin_list>
<bind>
<opset="tmp_keep_V "/>
</bind>
</comp>

<comp id="774" class="1005" name="tmp_strb_V_reg_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="4" slack="12"/>
<pin id="776" dir="1" index="1" bw="4" slack="12"/>
</pin_list>
<bind>
<opset="tmp_strb_V "/>
</bind>
</comp>

<comp id="781" class="1005" name="tmp_user_V_reg_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="1" slack="12"/>
<pin id="783" dir="1" index="1" bw="1" slack="12"/>
</pin_list>
<bind>
<opset="tmp_user_V "/>
</bind>
</comp>

<comp id="788" class="1005" name="tmp_last_V_reg_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="1" slack="3"/>
<pin id="790" dir="1" index="1" bw="1" slack="12"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

<comp id="793" class="1005" name="tmp_id_V_reg_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="1" slack="12"/>
<pin id="795" dir="1" index="1" bw="1" slack="12"/>
</pin_list>
<bind>
<opset="tmp_id_V "/>
</bind>
</comp>

<comp id="800" class="1005" name="tmp_dest_V_reg_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="1" slack="12"/>
<pin id="802" dir="1" index="1" bw="1" slack="12"/>
</pin_list>
<bind>
<opset="tmp_dest_V "/>
</bind>
</comp>

<comp id="807" class="1005" name="p_4_0_0_0112_phi_loc_load_reg_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="1" slack="9"/>
<pin id="809" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_4_0_0_0112_phi_loc_load "/>
</bind>
</comp>

<comp id="811" class="1005" name="state_4_reg_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="13" slack="1"/>
<pin id="813" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="state_4 "/>
</bind>
</comp>

<comp id="816" class="1005" name="select_ln17_reg_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="13" slack="1"/>
<pin id="818" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="select_ln17 "/>
</bind>
</comp>

<comp id="821" class="1005" name="zext_ln18_reg_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="32" slack="1"/>
<pin id="823" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln18 "/>
</bind>
</comp>

<comp id="826" class="1005" name="gmem_addr_read_reg_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="32" slack="1"/>
<pin id="828" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_read "/>
</bind>
</comp>

<comp id="831" class="1005" name="mul_ln62_reg_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="32" slack="1"/>
<pin id="833" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln62 "/>
</bind>
</comp>

<comp id="836" class="1005" name="accumulate_reg_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="32" slack="1"/>
<pin id="838" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="accumulate "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="129"><net_src comp="34" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="34" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="34" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="34" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="38" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="38" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="38" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="158"><net_src comp="36" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="16" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="170"><net_src comp="92" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="171"><net_src comp="18" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="172"><net_src comp="20" pin="0"/><net_sink comp="160" pin=2"/></net>

<net id="173"><net_src comp="22" pin="0"/><net_sink comp="160" pin=3"/></net>

<net id="174"><net_src comp="24" pin="0"/><net_sink comp="160" pin=4"/></net>

<net id="175"><net_src comp="26" pin="0"/><net_sink comp="160" pin=5"/></net>

<net id="176"><net_src comp="28" pin="0"/><net_sink comp="160" pin=6"/></net>

<net id="177"><net_src comp="30" pin="0"/><net_sink comp="160" pin=7"/></net>

<net id="183"><net_src comp="114" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="34" pin="0"/><net_sink comp="178" pin=2"/></net>

<net id="189"><net_src comp="118" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="207"><net_src comp="120" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="208"><net_src comp="2" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="209"><net_src comp="4" pin="0"/><net_sink comp="190" pin=2"/></net>

<net id="210"><net_src comp="6" pin="0"/><net_sink comp="190" pin=3"/></net>

<net id="211"><net_src comp="8" pin="0"/><net_sink comp="190" pin=4"/></net>

<net id="212"><net_src comp="10" pin="0"/><net_sink comp="190" pin=5"/></net>

<net id="213"><net_src comp="12" pin="0"/><net_sink comp="190" pin=6"/></net>

<net id="214"><net_src comp="14" pin="0"/><net_sink comp="190" pin=7"/></net>

<net id="215"><net_src comp="122" pin="0"/><net_sink comp="190" pin=12"/></net>

<net id="216"><net_src comp="124" pin="0"/><net_sink comp="190" pin=12"/></net>

<net id="222"><net_src comp="116" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="226"><net_src comp="86" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="233"><net_src comp="223" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="234"><net_src comp="227" pin="4"/><net_sink comp="223" pin=0"/></net>

<net id="238"><net_src comp="86" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="245"><net_src comp="235" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="246"><net_src comp="239" pin="4"/><net_sink comp="235" pin=0"/></net>

<net id="250"><net_src comp="86" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="257"><net_src comp="247" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="258"><net_src comp="251" pin="4"/><net_sink comp="247" pin=0"/></net>

<net id="268"><net_src comp="262" pin="4"/><net_sink comp="259" pin=0"/></net>

<net id="287"><net_src comp="223" pin="1"/><net_sink comp="281" pin=2"/></net>

<net id="288"><net_src comp="281" pin="4"/><net_sink comp="278" pin=0"/></net>

<net id="298"><net_src comp="235" pin="1"/><net_sink comp="292" pin=2"/></net>

<net id="299"><net_src comp="292" pin="4"/><net_sink comp="289" pin=0"/></net>

<net id="309"><net_src comp="247" pin="1"/><net_sink comp="303" pin=2"/></net>

<net id="310"><net_src comp="303" pin="4"/><net_sink comp="300" pin=0"/></net>

<net id="320"><net_src comp="314" pin="4"/><net_sink comp="311" pin=0"/></net>

<net id="330"><net_src comp="324" pin="4"/><net_sink comp="321" pin=0"/></net>

<net id="340"><net_src comp="334" pin="4"/><net_sink comp="331" pin=0"/></net>

<net id="350"><net_src comp="124" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="351"><net_src comp="344" pin="4"/><net_sink comp="341" pin=0"/></net>

<net id="361"><net_src comp="96" pin="0"/><net_sink comp="355" pin=0"/></net>

<net id="362"><net_src comp="259" pin="1"/><net_sink comp="355" pin=2"/></net>

<net id="363"><net_src comp="355" pin="4"/><net_sink comp="352" pin=0"/></net>

<net id="367"><net_src comp="364" pin="1"/><net_sink comp="190" pin=14"/></net>

<net id="374"><net_src comp="223" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="375"><net_src comp="281" pin="4"/><net_sink comp="368" pin=2"/></net>

<net id="376"><net_src comp="368" pin="4"/><net_sink comp="190" pin=14"/></net>

<net id="377"><net_src comp="368" pin="4"/><net_sink comp="364" pin=0"/></net>

<net id="381"><net_src comp="378" pin="1"/><net_sink comp="190" pin=13"/></net>

<net id="388"><net_src comp="235" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="389"><net_src comp="292" pin="4"/><net_sink comp="382" pin=2"/></net>

<net id="390"><net_src comp="382" pin="4"/><net_sink comp="190" pin=13"/></net>

<net id="391"><net_src comp="382" pin="4"/><net_sink comp="378" pin=0"/></net>

<net id="395"><net_src comp="392" pin="1"/><net_sink comp="190" pin=11"/></net>

<net id="402"><net_src comp="247" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="403"><net_src comp="303" pin="4"/><net_sink comp="396" pin=2"/></net>

<net id="404"><net_src comp="396" pin="4"/><net_sink comp="190" pin=11"/></net>

<net id="405"><net_src comp="396" pin="4"/><net_sink comp="392" pin=0"/></net>

<net id="409"><net_src comp="406" pin="1"/><net_sink comp="190" pin=10"/></net>

<net id="416"><net_src comp="314" pin="4"/><net_sink comp="410" pin=2"/></net>

<net id="417"><net_src comp="410" pin="4"/><net_sink comp="190" pin=10"/></net>

<net id="418"><net_src comp="410" pin="4"/><net_sink comp="406" pin=0"/></net>

<net id="422"><net_src comp="419" pin="1"/><net_sink comp="190" pin=9"/></net>

<net id="429"><net_src comp="324" pin="4"/><net_sink comp="423" pin=2"/></net>

<net id="430"><net_src comp="423" pin="4"/><net_sink comp="190" pin=9"/></net>

<net id="431"><net_src comp="423" pin="4"/><net_sink comp="419" pin=0"/></net>

<net id="435"><net_src comp="432" pin="1"/><net_sink comp="190" pin=8"/></net>

<net id="442"><net_src comp="334" pin="4"/><net_sink comp="436" pin=2"/></net>

<net id="443"><net_src comp="436" pin="4"/><net_sink comp="190" pin=8"/></net>

<net id="444"><net_src comp="436" pin="4"/><net_sink comp="432" pin=0"/></net>

<net id="448"><net_src comp="445" pin="1"/><net_sink comp="227" pin=2"/></net>

<net id="455"><net_src comp="278" pin="1"/><net_sink comp="449" pin=2"/></net>

<net id="456"><net_src comp="449" pin="4"/><net_sink comp="445" pin=0"/></net>

<net id="460"><net_src comp="457" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="467"><net_src comp="289" pin="1"/><net_sink comp="461" pin=2"/></net>

<net id="468"><net_src comp="461" pin="4"/><net_sink comp="457" pin=0"/></net>

<net id="472"><net_src comp="469" pin="1"/><net_sink comp="251" pin=2"/></net>

<net id="479"><net_src comp="300" pin="1"/><net_sink comp="473" pin=2"/></net>

<net id="480"><net_src comp="473" pin="4"/><net_sink comp="469" pin=0"/></net>

<net id="490"><net_src comp="311" pin="1"/><net_sink comp="484" pin=2"/></net>

<net id="500"><net_src comp="321" pin="1"/><net_sink comp="494" pin=2"/></net>

<net id="510"><net_src comp="331" pin="1"/><net_sink comp="504" pin=2"/></net>

<net id="520"><net_src comp="96" pin="0"/><net_sink comp="514" pin=0"/></net>

<net id="521"><net_src comp="352" pin="1"/><net_sink comp="514" pin=2"/></net>

<net id="529"><net_src comp="100" pin="0"/><net_sink comp="522" pin=0"/></net>

<net id="530"><net_src comp="0" pin="0"/><net_sink comp="522" pin=1"/></net>

<net id="531"><net_src comp="32" pin="0"/><net_sink comp="522" pin=4"/></net>

<net id="547"><net_src comp="102" pin="0"/><net_sink comp="532" pin=0"/></net>

<net id="548"><net_src comp="0" pin="0"/><net_sink comp="532" pin=2"/></net>

<net id="549"><net_src comp="18" pin="0"/><net_sink comp="532" pin=4"/></net>

<net id="550"><net_src comp="20" pin="0"/><net_sink comp="532" pin=5"/></net>

<net id="551"><net_src comp="22" pin="0"/><net_sink comp="532" pin=6"/></net>

<net id="552"><net_src comp="24" pin="0"/><net_sink comp="532" pin=7"/></net>

<net id="553"><net_src comp="26" pin="0"/><net_sink comp="532" pin=8"/></net>

<net id="554"><net_src comp="28" pin="0"/><net_sink comp="532" pin=9"/></net>

<net id="555"><net_src comp="30" pin="0"/><net_sink comp="532" pin=10"/></net>

<net id="562"><net_src comp="80" pin="0"/><net_sink comp="556" pin=0"/></net>

<net id="563"><net_src comp="154" pin="2"/><net_sink comp="556" pin=1"/></net>

<net id="564"><net_src comp="82" pin="0"/><net_sink comp="556" pin=2"/></net>

<net id="565"><net_src comp="84" pin="0"/><net_sink comp="556" pin=3"/></net>

<net id="569"><net_src comp="556" pin="4"/><net_sink comp="566" pin=0"/></net>

<net id="574"><net_src comp="0" pin="0"/><net_sink comp="570" pin=0"/></net>

<net id="575"><net_src comp="566" pin="1"/><net_sink comp="570" pin=1"/></net>

<net id="580"><net_src comp="46" pin="0"/><net_sink comp="576" pin=0"/></net>

<net id="596"><net_src comp="160" pin="8"/><net_sink comp="593" pin=0"/></net>

<net id="600"><net_src comp="160" pin="8"/><net_sink comp="597" pin=0"/></net>

<net id="604"><net_src comp="160" pin="8"/><net_sink comp="601" pin=0"/></net>

<net id="608"><net_src comp="160" pin="8"/><net_sink comp="605" pin=0"/></net>

<net id="612"><net_src comp="160" pin="8"/><net_sink comp="609" pin=0"/></net>

<net id="616"><net_src comp="160" pin="8"/><net_sink comp="613" pin=0"/></net>

<net id="620"><net_src comp="160" pin="8"/><net_sink comp="617" pin=0"/></net>

<net id="631"><net_src comp="621" pin="1"/><net_sink comp="627" pin=0"/></net>

<net id="632"><net_src comp="104" pin="0"/><net_sink comp="627" pin=1"/></net>

<net id="638"><net_src comp="627" pin="2"/><net_sink comp="633" pin=0"/></net>

<net id="639"><net_src comp="106" pin="0"/><net_sink comp="633" pin=1"/></net>

<net id="640"><net_src comp="108" pin="0"/><net_sink comp="633" pin=2"/></net>

<net id="645"><net_src comp="110" pin="0"/><net_sink comp="641" pin=1"/></net>

<net id="651"><net_src comp="641" pin="2"/><net_sink comp="646" pin=0"/></net>

<net id="652"><net_src comp="108" pin="0"/><net_sink comp="646" pin=1"/></net>

<net id="653"><net_src comp="112" pin="0"/><net_sink comp="646" pin=2"/></net>

<net id="657"><net_src comp="272" pin="4"/><net_sink comp="654" pin=0"/></net>

<net id="669"><net_src comp="662" pin="1"/><net_sink comp="665" pin=1"/></net>

<net id="670"><net_src comp="665" pin="2"/><net_sink comp="190" pin=8"/></net>

<net id="671"><net_src comp="665" pin="2"/><net_sink comp="334" pin=0"/></net>

<net id="676"><net_src comp="514" pin="4"/><net_sink comp="672" pin=0"/></net>

<net id="681"><net_src comp="484" pin="4"/><net_sink comp="677" pin=0"/></net>

<net id="686"><net_src comp="494" pin="4"/><net_sink comp="682" pin=0"/></net>

<net id="691"><net_src comp="504" pin="4"/><net_sink comp="687" pin=0"/></net>

<net id="695"><net_src comp="126" pin="1"/><net_sink comp="692" pin=0"/></net>

<net id="696"><net_src comp="692" pin="1"/><net_sink comp="581" pin=0"/></net>

<net id="697"><net_src comp="692" pin="1"/><net_sink comp="687" pin=1"/></net>

<net id="701"><net_src comp="130" pin="1"/><net_sink comp="698" pin=0"/></net>

<net id="702"><net_src comp="698" pin="1"/><net_sink comp="584" pin=0"/></net>

<net id="703"><net_src comp="698" pin="1"/><net_sink comp="682" pin=1"/></net>

<net id="707"><net_src comp="134" pin="1"/><net_sink comp="704" pin=0"/></net>

<net id="708"><net_src comp="704" pin="1"/><net_sink comp="587" pin=0"/></net>

<net id="709"><net_src comp="704" pin="1"/><net_sink comp="677" pin=1"/></net>

<net id="713"><net_src comp="138" pin="1"/><net_sink comp="710" pin=0"/></net>

<net id="714"><net_src comp="710" pin="1"/><net_sink comp="576" pin=1"/></net>

<net id="715"><net_src comp="710" pin="1"/><net_sink comp="590" pin=0"/></net>

<net id="716"><net_src comp="710" pin="1"/><net_sink comp="672" pin=1"/></net>

<net id="720"><net_src comp="154" pin="2"/><net_sink comp="717" pin=0"/></net>

<net id="721"><net_src comp="717" pin="1"/><net_sink comp="522" pin=2"/></net>

<net id="722"><net_src comp="717" pin="1"/><net_sink comp="532" pin=3"/></net>

<net id="726"><net_src comp="142" pin="1"/><net_sink comp="723" pin=0"/></net>

<net id="727"><net_src comp="723" pin="1"/><net_sink comp="522" pin=3"/></net>

<net id="728"><net_src comp="723" pin="1"/><net_sink comp="662" pin=0"/></net>

<net id="732"><net_src comp="146" pin="1"/><net_sink comp="729" pin=0"/></net>

<net id="733"><net_src comp="729" pin="1"/><net_sink comp="532" pin=12"/></net>

<net id="734"><net_src comp="729" pin="1"/><net_sink comp="624" pin=0"/></net>

<net id="738"><net_src comp="150" pin="1"/><net_sink comp="735" pin=0"/></net>

<net id="739"><net_src comp="735" pin="1"/><net_sink comp="532" pin=11"/></net>

<net id="740"><net_src comp="735" pin="1"/><net_sink comp="621" pin=0"/></net>

<net id="744"><net_src comp="570" pin="2"/><net_sink comp="741" pin=0"/></net>

<net id="745"><net_src comp="741" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="746"><net_src comp="741" pin="1"/><net_sink comp="185" pin=1"/></net>

<net id="762"><net_src comp="593" pin="1"/><net_sink comp="759" pin=0"/></net>

<net id="763"><net_src comp="759" pin="1"/><net_sink comp="532" pin=1"/></net>

<net id="764"><net_src comp="759" pin="1"/><net_sink comp="641" pin=0"/></net>

<net id="765"><net_src comp="759" pin="1"/><net_sink comp="217" pin=1"/></net>

<net id="766"><net_src comp="759" pin="1"/><net_sink comp="658" pin=1"/></net>

<net id="770"><net_src comp="597" pin="1"/><net_sink comp="767" pin=0"/></net>

<net id="771"><net_src comp="767" pin="1"/><net_sink comp="190" pin=9"/></net>

<net id="772"><net_src comp="767" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="773"><net_src comp="767" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="777"><net_src comp="601" pin="1"/><net_sink comp="774" pin=0"/></net>

<net id="778"><net_src comp="774" pin="1"/><net_sink comp="190" pin=10"/></net>

<net id="779"><net_src comp="774" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="780"><net_src comp="774" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="784"><net_src comp="605" pin="1"/><net_sink comp="781" pin=0"/></net>

<net id="785"><net_src comp="781" pin="1"/><net_sink comp="190" pin=11"/></net>

<net id="786"><net_src comp="781" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="787"><net_src comp="781" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="791"><net_src comp="609" pin="1"/><net_sink comp="788" pin=0"/></net>

<net id="792"><net_src comp="788" pin="1"/><net_sink comp="344" pin=2"/></net>

<net id="796"><net_src comp="613" pin="1"/><net_sink comp="793" pin=0"/></net>

<net id="797"><net_src comp="793" pin="1"/><net_sink comp="190" pin=13"/></net>

<net id="798"><net_src comp="793" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="799"><net_src comp="793" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="803"><net_src comp="617" pin="1"/><net_sink comp="800" pin=0"/></net>

<net id="804"><net_src comp="800" pin="1"/><net_sink comp="190" pin=14"/></net>

<net id="805"><net_src comp="800" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="806"><net_src comp="800" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="810"><net_src comp="624" pin="1"/><net_sink comp="807" pin=0"/></net>

<net id="814"><net_src comp="633" pin="3"/><net_sink comp="811" pin=0"/></net>

<net id="815"><net_src comp="811" pin="1"/><net_sink comp="272" pin=2"/></net>

<net id="819"><net_src comp="646" pin="3"/><net_sink comp="816" pin=0"/></net>

<net id="820"><net_src comp="816" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="824"><net_src comp="654" pin="1"/><net_sink comp="821" pin=0"/></net>

<net id="825"><net_src comp="821" pin="1"/><net_sink comp="262" pin=2"/></net>

<net id="829"><net_src comp="185" pin="2"/><net_sink comp="826" pin=0"/></net>

<net id="830"><net_src comp="826" pin="1"/><net_sink comp="658" pin=0"/></net>

<net id="834"><net_src comp="658" pin="2"/><net_sink comp="831" pin=0"/></net>

<net id="835"><net_src comp="831" pin="1"/><net_sink comp="665" pin=0"/></net>

<net id="839"><net_src comp="665" pin="2"/><net_sink comp="836" pin=0"/></net>

<net id="840"><net_src comp="836" pin="1"/><net_sink comp="190" pin=8"/></net>

<net id="841"><net_src comp="836" pin="1"/><net_sink comp="504" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {4 5 }
	Port: output_r_V_data_V | {20 21 }
	Port: output_r_V_keep_V | {20 21 }
	Port: output_r_V_strb_V | {20 21 }
	Port: output_r_V_user_V | {20 21 }
	Port: output_r_V_last_V | {20 21 }
	Port: output_r_V_id_V | {20 21 }
	Port: output_r_V_dest_V | {20 21 }
	Port: signal_shift_reg | {3 8 9 }
 - Input state : 
	Port: equalizer : gmem | {3 8 9 10 11 12 13 14 15 16 }
	Port: equalizer : coefs | {1 }
	Port: equalizer : input_r_V_data_V | {3 4 5 }
	Port: equalizer : input_r_V_keep_V | {3 4 5 }
	Port: equalizer : input_r_V_strb_V | {3 4 5 }
	Port: equalizer : input_r_V_user_V | {3 4 5 }
	Port: equalizer : input_r_V_last_V | {3 4 5 }
	Port: equalizer : input_r_V_id_V | {3 4 5 }
	Port: equalizer : input_r_V_dest_V | {3 4 5 }
	Port: equalizer : signal_shift_reg | {3 8 }
  - Chain level:
	State 1
		sext_ln62 : 1
		gmem_addr : 2
		store_ln26 : 1
	State 2
	State 3
		switch_ln30 : 1
	State 4
	State 5
	State 6
		icmp_ln47 : 1
		state_4 : 2
		br_ln84 : 1
		select_ln17 : 1
	State 7
		zext_ln18 : 1
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
		accumulate : 1
		write_ln304 : 2
		tmp_out_dest_V_1 : 1
		tmp_out_id_V_1 : 1
		tmp_out_user_V_1 : 1
		tmp_out_strb_V_1 : 1
		tmp_out_keep_V_1 : 1
		tmp_out_data_V_1 : 2
		tmp_last_V_1 : 1
		state_1 : 1
		br_ln84 : 2
		tmp_dest_V_1 : 2
		tmp_id_V_1 : 2
		tmp_user_V_1 : 2
		tmp_strb_V_1 : 2
		tmp_keep_V_1 : 2
		tmp_data_V_4 : 3
		write_ln304 : 4
	State 20
		tmp_out_dest_0_ph_be : 1
		tmp_out_id_0_ph_be : 1
		tmp_out_user_0_ph_be : 1
		tmp_out_strb_0_ph_be : 1
		tmp_out_keep_0_ph_be : 1
		tmp_out_data_0_ph_be : 1
		state_0_ph_be : 1
		store_ln0 : 2
		store_ln0 : 2
		store_ln0 : 2
		store_ln0 : 2
	State 21


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------------------|---------|---------|---------|---------|
| Operation|                   Functional Unit                   |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------------------------|---------|---------|---------|---------|
|   call   | grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_522 |    3    |  1.588  |   344   |   193   |
|          |     grp_equalizer_Pipeline_Coef_Read_Loop_fu_532    |    0    |  1.588  |   168   |    95   |
|----------|-----------------------------------------------------|---------|---------|---------|---------|
|    mul   |                      grp_fu_658                     |    3    |    0    |   165   |    50   |
|----------|-----------------------------------------------------|---------|---------|---------|---------|
|    add   |                  accumulate_fu_665                  |    0    |    0    |    0    |    39   |
|----------|-----------------------------------------------------|---------|---------|---------|---------|
|   icmp   |                   icmp_ln47_fu_627                  |    0    |    0    |    0    |    18   |
|          |                   icmp_ln32_fu_641                  |    0    |    0    |    0    |    18   |
|----------|-----------------------------------------------------|---------|---------|---------|---------|
|  select  |                    state_4_fu_633                   |    0    |    0    |    0    |    13   |
|          |                  select_ln17_fu_646                 |    0    |    0    |    0    |    6    |
|----------|-----------------------------------------------------|---------|---------|---------|---------|
|          |                coefs_read_read_fu_154               |    0    |    0    |    0    |    0    |
|   read   |                  empty_read_fu_160                  |    0    |    0    |    0    |    0    |
|          |              gmem_addr_read_read_fu_185             |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------|---------|---------|---------|---------|
|  readreq |                  grp_readreq_fu_178                 |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------|---------|---------|---------|---------|
|   write  |                   grp_write_fu_190                  |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------|---------|---------|---------|---------|
|partselect|                   trunc_ln_fu_556                   |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------|---------|---------|---------|---------|
|   sext   |                   sext_ln62_fu_566                  |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------|---------|---------|---------|---------|
|          |                  tmp_data_V_fu_593                  |    0    |    0    |    0    |    0    |
|          |                  tmp_keep_V_fu_597                  |    0    |    0    |    0    |    0    |
|          |                  tmp_strb_V_fu_601                  |    0    |    0    |    0    |    0    |
|extractvalue|                  tmp_user_V_fu_605                  |    0    |    0    |    0    |    0    |
|          |                  tmp_last_V_fu_609                  |    0    |    0    |    0    |    0    |
|          |                   tmp_id_V_fu_613                   |    0    |    0    |    0    |    0    |
|          |                  tmp_dest_V_fu_617                  |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------|---------|---------|---------|---------|
|   zext   |                   zext_ln18_fu_654                  |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                     |    6    |  3.176  |   677   |   432   |
|----------|-----------------------------------------------------|---------|---------|---------|---------|

Memories:
+----------------+--------+--------+--------+--------+
|                |  BRAM  |   FF   |   LUT  |  URAM  |
+----------------+--------+--------+--------+--------+
|signal_shift_reg|    1   |    0   |    0   |    0   |
+----------------+--------+--------+--------+--------+
|      Total     |    1   |    0   |    0   |    0   |
+----------------+--------+--------+--------+--------+

* Register list:
+---------------------------------+--------+
|                                 |   FF   |
+---------------------------------+--------+
|      accumulate_loc_reg_723     |   32   |
|        accumulate_reg_836       |   32   |
|        coefs_read_reg_717       |   64   |
|      gmem_addr_read_reg_826     |   32   |
|        gmem_addr_reg_741        |   32   |
|         mul_ln62_reg_831        |   32   |
|p_4_0_0_0112_phi_loc_load_reg_807|    1   |
|   p_4_0_0_0112_phi_loc_reg_729  |    1   |
|       select_ln17_reg_816       |   13   |
|        state_0_be_reg_269       |   13   |
|      state_0_ph_be_reg_511      |   32   |
|         state_1_reg_352         |   32   |
|         state_3_reg_710         |   32   |
|         state_4_reg_811         |   13   |
|          state_reg_259          |   32   |
|     tmp_data_V_1_loc_reg_735    |   32   |
|       tmp_data_V_4_reg_432      |   32   |
|        tmp_data_V_reg_759       |   32   |
|       tmp_dest_V_1_reg_364      |    1   |
|        tmp_dest_V_reg_800       |    1   |
|        tmp_id_V_1_reg_378       |    1   |
|         tmp_id_V_reg_793        |    1   |
|       tmp_keep_V_1_reg_419      |    4   |
|        tmp_keep_V_reg_767       |    4   |
|       tmp_last_V_1_reg_341      |    1   |
|        tmp_last_V_reg_788       |    1   |
|   tmp_out_data_0_ph_be_reg_501  |   32   |
|     tmp_out_data_V_1_reg_331    |   32   |
|      tmp_out_data_V_reg_692     |   32   |
|   tmp_out_dest_0_ph_be_reg_445  |    1   |
|     tmp_out_dest_V_1_reg_278    |    1   |
|      tmp_out_dest_V_reg_223     |    1   |
|    tmp_out_id_0_ph_be_reg_457   |    1   |
|      tmp_out_id_V_1_reg_289     |    1   |
|       tmp_out_id_V_reg_235      |    1   |
|   tmp_out_keep_0_ph_be_reg_491  |    4   |
|     tmp_out_keep_V_1_reg_321    |    4   |
|      tmp_out_keep_V_reg_698     |    4   |
|   tmp_out_strb_0_ph_be_reg_481  |    4   |
|     tmp_out_strb_V_1_reg_311    |    4   |
|      tmp_out_strb_V_reg_704     |    4   |
|   tmp_out_user_0_ph_be_reg_469  |    1   |
|     tmp_out_user_V_1_reg_300    |    1   |
|      tmp_out_user_V_reg_247     |    1   |
|       tmp_strb_V_1_reg_406      |    4   |
|        tmp_strb_V_reg_774       |    4   |
|       tmp_user_V_1_reg_392      |    1   |
|        tmp_user_V_reg_781       |    1   |
|        zext_ln18_reg_821        |   32   |
+---------------------------------+--------+
|              Total              |   674  |
+---------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------------|------|------|------|--------||---------||---------|
|          Comp          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------|------|------|------|--------||---------||---------|
|    grp_write_fu_190    |  p8  |   4  |  32  |   128  ||    20   |
|    grp_write_fu_190    |  p9  |   3  |   4  |   12   ||    14   |
|    grp_write_fu_190    |  p10 |   3  |   4  |   12   ||    14   |
|    grp_write_fu_190    |  p11 |   3  |   1  |    3   ||    14   |
|    grp_write_fu_190    |  p12 |   2  |   1  |    2   |
|    grp_write_fu_190    |  p13 |   3  |   1  |    3   ||    14   |
|    grp_write_fu_190    |  p14 |   3  |   1  |    3   ||    14   |
| tmp_out_dest_V_reg_223 |  p0  |   2  |   1  |    2   ||    9    |
|  tmp_out_id_V_reg_235  |  p0  |   2  |   1  |    2   ||    9    |
| tmp_out_user_V_reg_247 |  p0  |   2  |   1  |    2   ||    9    |
|------------------------|------|------|------|--------||---------||---------|
|          Total         |      |      |      |   169  || 16.7151 ||   117   |
|------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    6   |    3   |   677  |   432  |    -   |
|   Memory  |    1   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |   16   |    -   |   117  |    -   |
|  Register |    -   |    -   |    -   |   674  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    1   |    6   |   19   |  1351  |   549  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
