Output for test 3: Branch
Assembly:

.orig x3000
add r6 r6 #-1
lshf r6 r6 #1
add r5 r5 #1
add r1 r1 #3
add r2 r2 #1
add r3 r3 #-1
add r4 r4 #-1
loopStart lshf r2 r2 #1
rshfl r3 r3 #1
rshfa r4 r4 #1
add r1 r1 #-1
brp loopStart
halt
.end


START SIMULATOR OUTPUT

LC-3b Simulator

Loading Control Store from file: ucode3

Read 13 words from program into memory.

LC-3b-SIM> 
Simulating...

in microsequencer
CYCLE_COUNT = 0
state number = 18
current pc = 0x3000
IRD = 0
j = 33
in cycle_memory
in drive_bus
putting current pc on bus
current pc = 0x3000
putting busval into MAR
loading new pc
old PC = 0x3000, new PC = 0x3002

in microsequencer
CYCLE_COUNT = 1
state number = 33
current pc = 0x3002
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 1
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x3000
mdr = 0x1dbf

in microsequencer
CYCLE_COUNT = 2
state number = 33
current pc = 0x3002
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 2
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x3000
mdr = 0x1dbf

in microsequencer
CYCLE_COUNT = 3
state number = 33
current pc = 0x3002
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 3
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x3000
mdr = 0x1dbf

in microsequencer
CYCLE_COUNT = 4
state number = 33
current pc = 0x3002
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 4
Latching ready bit
incrmenting mem_counter
in drive_bus
performing word read into mdr
mar = 0x3000
mdr = 0x1dbf

in microsequencer
CYCLE_COUNT = 5
state number = 33
current pc = 0x3002
IRD = 0
READY = 1, incrementing j by 2
j = 35
in cycle_memory
Memory I/O Enabled
mem_counter = 5
in drive_bus
performing word read into mdr
mar = 0x3000
mdr = 0x1dbf

in microsequencer
CYCLE_COUNT = 6
state number = 35
current pc = 0x3002
IRD = 0
j = 32
in cycle_memory
in drive_bus
putting MDR onto bus
busVal = 0X1dbf

in microsequencer
CYCLE_COUNT = 7
state number = 32
current pc = 0x3002
IRD = 1
CURRENT_LATCHES.IR = 0x1dbf
opcode = 1
in cycle_memory
in drive_bus

in microsequencer
CYCLE_COUNT = 8
state number = 1
current pc = 0x3002
IRD = 0
j = 18
in cycle_memory
in drive_bus
putting ALU val on BUS
busVal = 0Xffff
loading BUS = 0xffff, into REGS[6]

in microsequencer
CYCLE_COUNT = 9
state number = 18
current pc = 0x3002
IRD = 0
j = 33
in cycle_memory
in drive_bus
putting current pc on bus
current pc = 0x3002
putting busval into MAR
loading new pc
old PC = 0x3002, new PC = 0x3004

in microsequencer
CYCLE_COUNT = 10
state number = 33
current pc = 0x3004
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 1
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x3002
mdr = 0xdd81

in microsequencer
CYCLE_COUNT = 11
state number = 33
current pc = 0x3004
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 2
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x3002
mdr = 0xdd81

in microsequencer
CYCLE_COUNT = 12
state number = 33
current pc = 0x3004
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 3
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x3002
mdr = 0xdd81

in microsequencer
CYCLE_COUNT = 13
state number = 33
current pc = 0x3004
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 4
Latching ready bit
incrmenting mem_counter
in drive_bus
performing word read into mdr
mar = 0x3002
mdr = 0xdd81

in microsequencer
CYCLE_COUNT = 14
state number = 33
current pc = 0x3004
IRD = 0
READY = 1, incrementing j by 2
j = 35
in cycle_memory
Memory I/O Enabled
mem_counter = 5
in drive_bus
performing word read into mdr
mar = 0x3002
mdr = 0xdd81

in microsequencer
CYCLE_COUNT = 15
state number = 35
current pc = 0x3004
IRD = 0
j = 32
in cycle_memory
in drive_bus
putting MDR onto bus
busVal = 0Xdd81

in microsequencer
CYCLE_COUNT = 16
state number = 32
current pc = 0x3004
IRD = 1
CURRENT_LATCHES.IR = 0xdd81
opcode = 13
in cycle_memory
in drive_bus

in microsequencer
CYCLE_COUNT = 17
state number = 13
current pc = 0x3004
IRD = 0
j = 18
in cycle_memory
in drive_bus
putting SHF val on BUS
performing shift
busVal = 0Xfffe
loading BUS = 0xfffe, into REGS[6]

in microsequencer
CYCLE_COUNT = 18
state number = 18
current pc = 0x3004
IRD = 0
j = 33
in cycle_memory
in drive_bus
putting current pc on bus
current pc = 0x3004
putting busval into MAR
loading new pc
old PC = 0x3004, new PC = 0x3006

in microsequencer
CYCLE_COUNT = 19
state number = 33
current pc = 0x3006
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 1
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x3004
mdr = 0x1b61

in microsequencer
CYCLE_COUNT = 20
state number = 33
current pc = 0x3006
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 2
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x3004
mdr = 0x1b61

in microsequencer
CYCLE_COUNT = 21
state number = 33
current pc = 0x3006
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 3
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x3004
mdr = 0x1b61

in microsequencer
CYCLE_COUNT = 22
state number = 33
current pc = 0x3006
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 4
Latching ready bit
incrmenting mem_counter
in drive_bus
performing word read into mdr
mar = 0x3004
mdr = 0x1b61

in microsequencer
CYCLE_COUNT = 23
state number = 33
current pc = 0x3006
IRD = 0
READY = 1, incrementing j by 2
j = 35
in cycle_memory
Memory I/O Enabled
mem_counter = 5
in drive_bus
performing word read into mdr
mar = 0x3004
mdr = 0x1b61

in microsequencer
CYCLE_COUNT = 24
state number = 35
current pc = 0x3006
IRD = 0
j = 32
in cycle_memory
in drive_bus
putting MDR onto bus
busVal = 0X1b61

in microsequencer
CYCLE_COUNT = 25
state number = 32
current pc = 0x3006
IRD = 1
CURRENT_LATCHES.IR = 0x1b61
opcode = 1
in cycle_memory
in drive_bus

in microsequencer
CYCLE_COUNT = 26
state number = 1
current pc = 0x3006
IRD = 0
j = 18
in cycle_memory
in drive_bus
putting ALU val on BUS
busVal = 0X0001
loading BUS = 0x0001, into REGS[5]

in microsequencer
CYCLE_COUNT = 27
state number = 18
current pc = 0x3006
IRD = 0
j = 33
in cycle_memory
in drive_bus
putting current pc on bus
current pc = 0x3006
putting busval into MAR
loading new pc
old PC = 0x3006, new PC = 0x3008

in microsequencer
CYCLE_COUNT = 28
state number = 33
current pc = 0x3008
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 1
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x3006
mdr = 0x1263

in microsequencer
CYCLE_COUNT = 29
state number = 33
current pc = 0x3008
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 2
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x3006
mdr = 0x1263

in microsequencer
CYCLE_COUNT = 30
state number = 33
current pc = 0x3008
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 3
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x3006
mdr = 0x1263

in microsequencer
CYCLE_COUNT = 31
state number = 33
current pc = 0x3008
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 4
Latching ready bit
incrmenting mem_counter
in drive_bus
performing word read into mdr
mar = 0x3006
mdr = 0x1263

in microsequencer
CYCLE_COUNT = 32
state number = 33
current pc = 0x3008
IRD = 0
READY = 1, incrementing j by 2
j = 35
in cycle_memory
Memory I/O Enabled
mem_counter = 5
in drive_bus
performing word read into mdr
mar = 0x3006
mdr = 0x1263

in microsequencer
CYCLE_COUNT = 33
state number = 35
current pc = 0x3008
IRD = 0
j = 32
in cycle_memory
in drive_bus
putting MDR onto bus
busVal = 0X1263

in microsequencer
CYCLE_COUNT = 34
state number = 32
current pc = 0x3008
IRD = 1
CURRENT_LATCHES.IR = 0x1263
opcode = 1
in cycle_memory
in drive_bus

in microsequencer
CYCLE_COUNT = 35
state number = 1
current pc = 0x3008
IRD = 0
j = 18
in cycle_memory
in drive_bus
putting ALU val on BUS
busVal = 0X0003
loading BUS = 0x0003, into REGS[1]

in microsequencer
CYCLE_COUNT = 36
state number = 18
current pc = 0x3008
IRD = 0
j = 33
in cycle_memory
in drive_bus
putting current pc on bus
current pc = 0x3008
putting busval into MAR
loading new pc
old PC = 0x3008, new PC = 0x300a

in microsequencer
CYCLE_COUNT = 37
state number = 33
current pc = 0x300a
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 1
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x3008
mdr = 0x14a1

in microsequencer
CYCLE_COUNT = 38
state number = 33
current pc = 0x300a
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 2
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x3008
mdr = 0x14a1

in microsequencer
CYCLE_COUNT = 39
state number = 33
current pc = 0x300a
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 3
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x3008
mdr = 0x14a1

in microsequencer
CYCLE_COUNT = 40
state number = 33
current pc = 0x300a
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 4
Latching ready bit
incrmenting mem_counter
in drive_bus
performing word read into mdr
mar = 0x3008
mdr = 0x14a1

in microsequencer
CYCLE_COUNT = 41
state number = 33
current pc = 0x300a
IRD = 0
READY = 1, incrementing j by 2
j = 35
in cycle_memory
Memory I/O Enabled
mem_counter = 5
in drive_bus
performing word read into mdr
mar = 0x3008
mdr = 0x14a1

in microsequencer
CYCLE_COUNT = 42
state number = 35
current pc = 0x300a
IRD = 0
j = 32
in cycle_memory
in drive_bus
putting MDR onto bus
busVal = 0X14a1

in microsequencer
CYCLE_COUNT = 43
state number = 32
current pc = 0x300a
IRD = 1
CURRENT_LATCHES.IR = 0x14a1
opcode = 1
in cycle_memory
in drive_bus

in microsequencer
CYCLE_COUNT = 44
state number = 1
current pc = 0x300a
IRD = 0
j = 18
in cycle_memory
in drive_bus
putting ALU val on BUS
busVal = 0X0001
loading BUS = 0x0001, into REGS[2]

in microsequencer
CYCLE_COUNT = 45
state number = 18
current pc = 0x300a
IRD = 0
j = 33
in cycle_memory
in drive_bus
putting current pc on bus
current pc = 0x300a
putting busval into MAR
loading new pc
old PC = 0x300a, new PC = 0x300c

in microsequencer
CYCLE_COUNT = 46
state number = 33
current pc = 0x300c
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 1
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x300a
mdr = 0x16ff

in microsequencer
CYCLE_COUNT = 47
state number = 33
current pc = 0x300c
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 2
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x300a
mdr = 0x16ff

in microsequencer
CYCLE_COUNT = 48
state number = 33
current pc = 0x300c
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 3
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x300a
mdr = 0x16ff

in microsequencer
CYCLE_COUNT = 49
state number = 33
current pc = 0x300c
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 4
Latching ready bit
incrmenting mem_counter
in drive_bus
performing word read into mdr
mar = 0x300a
mdr = 0x16ff

in microsequencer
CYCLE_COUNT = 50
state number = 33
current pc = 0x300c
IRD = 0
READY = 1, incrementing j by 2
j = 35
in cycle_memory
Memory I/O Enabled
mem_counter = 5
in drive_bus
performing word read into mdr
mar = 0x300a
mdr = 0x16ff

in microsequencer
CYCLE_COUNT = 51
state number = 35
current pc = 0x300c
IRD = 0
j = 32
in cycle_memory
in drive_bus
putting MDR onto bus
busVal = 0X16ff

in microsequencer
CYCLE_COUNT = 52
state number = 32
current pc = 0x300c
IRD = 1
CURRENT_LATCHES.IR = 0x16ff
opcode = 1
in cycle_memory
in drive_bus

in microsequencer
CYCLE_COUNT = 53
state number = 1
current pc = 0x300c
IRD = 0
j = 18
in cycle_memory
in drive_bus
putting ALU val on BUS
busVal = 0Xffff
loading BUS = 0xffff, into REGS[3]

in microsequencer
CYCLE_COUNT = 54
state number = 18
current pc = 0x300c
IRD = 0
j = 33
in cycle_memory
in drive_bus
putting current pc on bus
current pc = 0x300c
putting busval into MAR
loading new pc
old PC = 0x300c, new PC = 0x300e

in microsequencer
CYCLE_COUNT = 55
state number = 33
current pc = 0x300e
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 1
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x300c
mdr = 0x193f

in microsequencer
CYCLE_COUNT = 56
state number = 33
current pc = 0x300e
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 2
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x300c
mdr = 0x193f

in microsequencer
CYCLE_COUNT = 57
state number = 33
current pc = 0x300e
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 3
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x300c
mdr = 0x193f

in microsequencer
CYCLE_COUNT = 58
state number = 33
current pc = 0x300e
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 4
Latching ready bit
incrmenting mem_counter
in drive_bus
performing word read into mdr
mar = 0x300c
mdr = 0x193f

in microsequencer
CYCLE_COUNT = 59
state number = 33
current pc = 0x300e
IRD = 0
READY = 1, incrementing j by 2
j = 35
in cycle_memory
Memory I/O Enabled
mem_counter = 5
in drive_bus
performing word read into mdr
mar = 0x300c
mdr = 0x193f

in microsequencer
CYCLE_COUNT = 60
state number = 35
current pc = 0x300e
IRD = 0
j = 32
in cycle_memory
in drive_bus
putting MDR onto bus
busVal = 0X193f

in microsequencer
CYCLE_COUNT = 61
state number = 32
current pc = 0x300e
IRD = 1
CURRENT_LATCHES.IR = 0x193f
opcode = 1
in cycle_memory
in drive_bus

in microsequencer
CYCLE_COUNT = 62
state number = 1
current pc = 0x300e
IRD = 0
j = 18
in cycle_memory
in drive_bus
putting ALU val on BUS
busVal = 0Xffff
loading BUS = 0xffff, into REGS[4]

in microsequencer
CYCLE_COUNT = 63
state number = 18
current pc = 0x300e
IRD = 0
j = 33
in cycle_memory
in drive_bus
putting current pc on bus
current pc = 0x300e
putting busval into MAR
loading new pc
old PC = 0x300e, new PC = 0x3010

in microsequencer
CYCLE_COUNT = 64
state number = 33
current pc = 0x3010
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 1
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x300e
mdr = 0xd481

in microsequencer
CYCLE_COUNT = 65
state number = 33
current pc = 0x3010
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 2
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x300e
mdr = 0xd481

in microsequencer
CYCLE_COUNT = 66
state number = 33
current pc = 0x3010
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 3
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x300e
mdr = 0xd481

in microsequencer
CYCLE_COUNT = 67
state number = 33
current pc = 0x3010
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 4
Latching ready bit
incrmenting mem_counter
in drive_bus
performing word read into mdr
mar = 0x300e
mdr = 0xd481

in microsequencer
CYCLE_COUNT = 68
state number = 33
current pc = 0x3010
IRD = 0
READY = 1, incrementing j by 2
j = 35
in cycle_memory
Memory I/O Enabled
mem_counter = 5
in drive_bus
performing word read into mdr
mar = 0x300e
mdr = 0xd481

in microsequencer
CYCLE_COUNT = 69
state number = 35
current pc = 0x3010
IRD = 0
j = 32
in cycle_memory
in drive_bus
putting MDR onto bus
busVal = 0Xd481

in microsequencer
CYCLE_COUNT = 70
state number = 32
current pc = 0x3010
IRD = 1
CURRENT_LATCHES.IR = 0xd481
opcode = 13
in cycle_memory
in drive_bus

in microsequencer
CYCLE_COUNT = 71
state number = 13
current pc = 0x3010
IRD = 0
j = 18
in cycle_memory
in drive_bus
putting SHF val on BUS
performing shift
busVal = 0X0002
loading BUS = 0x0002, into REGS[2]

in microsequencer
CYCLE_COUNT = 72
state number = 18
current pc = 0x3010
IRD = 0
j = 33
in cycle_memory
in drive_bus
putting current pc on bus
current pc = 0x3010
putting busval into MAR
loading new pc
old PC = 0x3010, new PC = 0x3012

in microsequencer
CYCLE_COUNT = 73
state number = 33
current pc = 0x3012
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 1
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x3010
mdr = 0xd6d1

in microsequencer
CYCLE_COUNT = 74
state number = 33
current pc = 0x3012
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 2
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x3010
mdr = 0xd6d1

in microsequencer
CYCLE_COUNT = 75
state number = 33
current pc = 0x3012
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 3
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x3010
mdr = 0xd6d1

in microsequencer
CYCLE_COUNT = 76
state number = 33
current pc = 0x3012
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 4
Latching ready bit
incrmenting mem_counter
in drive_bus
performing word read into mdr
mar = 0x3010
mdr = 0xd6d1

in microsequencer
CYCLE_COUNT = 77
state number = 33
current pc = 0x3012
IRD = 0
READY = 1, incrementing j by 2
j = 35
in cycle_memory
Memory I/O Enabled
mem_counter = 5
in drive_bus
performing word read into mdr
mar = 0x3010
mdr = 0xd6d1

in microsequencer
CYCLE_COUNT = 78
state number = 35
current pc = 0x3012
IRD = 0
j = 32
in cycle_memory
in drive_bus
putting MDR onto bus
busVal = 0Xd6d1

in microsequencer
CYCLE_COUNT = 79
state number = 32
current pc = 0x3012
IRD = 1
CURRENT_LATCHES.IR = 0xd6d1
opcode = 13
in cycle_memory
in drive_bus

in microsequencer
CYCLE_COUNT = 80
state number = 13
current pc = 0x3012
IRD = 0
j = 18
in cycle_memory
in drive_bus
putting SHF val on BUS
performing shift
busVal = 0X7fff
loading BUS = 0x7fff, into REGS[3]

in microsequencer
CYCLE_COUNT = 81
state number = 18
current pc = 0x3012
IRD = 0
j = 33
in cycle_memory
in drive_bus
putting current pc on bus
current pc = 0x3012
putting busval into MAR
loading new pc
old PC = 0x3012, new PC = 0x3014

in microsequencer
CYCLE_COUNT = 82
state number = 33
current pc = 0x3014
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 1
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x3012
mdr = 0xd931

in microsequencer
CYCLE_COUNT = 83
state number = 33
current pc = 0x3014
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 2
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x3012
mdr = 0xd931

in microsequencer
CYCLE_COUNT = 84
state number = 33
current pc = 0x3014
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 3
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x3012
mdr = 0xd931

in microsequencer
CYCLE_COUNT = 85
state number = 33
current pc = 0x3014
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 4
Latching ready bit
incrmenting mem_counter
in drive_bus
performing word read into mdr
mar = 0x3012
mdr = 0xd931

in microsequencer
CYCLE_COUNT = 86
state number = 33
current pc = 0x3014
IRD = 0
READY = 1, incrementing j by 2
j = 35
in cycle_memory
Memory I/O Enabled
mem_counter = 5
in drive_bus
performing word read into mdr
mar = 0x3012
mdr = 0xd931

in microsequencer
CYCLE_COUNT = 87
state number = 35
current pc = 0x3014
IRD = 0
j = 32
in cycle_memory
in drive_bus
putting MDR onto bus
busVal = 0Xd931

in microsequencer
CYCLE_COUNT = 88
state number = 32
current pc = 0x3014
IRD = 1
CURRENT_LATCHES.IR = 0xd931
opcode = 13
in cycle_memory
in drive_bus

in microsequencer
CYCLE_COUNT = 89
state number = 13
current pc = 0x3014
IRD = 0
j = 18
in cycle_memory
in drive_bus
putting SHF val on BUS
performing shift
busVal = 0Xffff
loading BUS = 0xffff, into REGS[4]

in microsequencer
CYCLE_COUNT = 90
state number = 18
current pc = 0x3014
IRD = 0
j = 33
in cycle_memory
in drive_bus
putting current pc on bus
current pc = 0x3014
putting busval into MAR
loading new pc
old PC = 0x3014, new PC = 0x3016

in microsequencer
CYCLE_COUNT = 91
state number = 33
current pc = 0x3016
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 1
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x3014
mdr = 0x127f

in microsequencer
CYCLE_COUNT = 92
state number = 33
current pc = 0x3016
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 2
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x3014
mdr = 0x127f

in microsequencer
CYCLE_COUNT = 93
state number = 33
current pc = 0x3016
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 3
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x3014
mdr = 0x127f

in microsequencer
CYCLE_COUNT = 94
state number = 33
current pc = 0x3016
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 4
Latching ready bit
incrmenting mem_counter
in drive_bus
performing word read into mdr
mar = 0x3014
mdr = 0x127f

in microsequencer
CYCLE_COUNT = 95
state number = 33
current pc = 0x3016
IRD = 0
READY = 1, incrementing j by 2
j = 35
in cycle_memory
Memory I/O Enabled
mem_counter = 5
in drive_bus
performing word read into mdr
mar = 0x3014
mdr = 0x127f

in microsequencer
CYCLE_COUNT = 96
state number = 35
current pc = 0x3016
IRD = 0
j = 32
in cycle_memory
in drive_bus
putting MDR onto bus
busVal = 0X127f

in microsequencer
CYCLE_COUNT = 97
state number = 32
current pc = 0x3016
IRD = 1
CURRENT_LATCHES.IR = 0x127f
opcode = 1
in cycle_memory
in drive_bus

in microsequencer
CYCLE_COUNT = 98
state number = 1
current pc = 0x3016
IRD = 0
j = 18
in cycle_memory
in drive_bus
putting ALU val on BUS
busVal = 0X0002
loading BUS = 0x0002, into REGS[1]

in microsequencer
CYCLE_COUNT = 99
state number = 18
current pc = 0x3016
IRD = 0
j = 33
in cycle_memory
in drive_bus
putting current pc on bus
current pc = 0x3016
putting busval into MAR
loading new pc
old PC = 0x3016, new PC = 0x3018

in microsequencer
CYCLE_COUNT = 100
state number = 33
current pc = 0x3018
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 1
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x3016
mdr = 0x03fb

in microsequencer
CYCLE_COUNT = 101
state number = 33
current pc = 0x3018
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 2
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x3016
mdr = 0x03fb

in microsequencer
CYCLE_COUNT = 102
state number = 33
current pc = 0x3018
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 3
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x3016
mdr = 0x03fb

in microsequencer
CYCLE_COUNT = 103
state number = 33
current pc = 0x3018
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 4
Latching ready bit
incrmenting mem_counter
in drive_bus
performing word read into mdr
mar = 0x3016
mdr = 0x03fb

in microsequencer
CYCLE_COUNT = 104
state number = 33
current pc = 0x3018
IRD = 0
READY = 1, incrementing j by 2
j = 35
in cycle_memory
Memory I/O Enabled
mem_counter = 5
in drive_bus
performing word read into mdr
mar = 0x3016
mdr = 0x03fb

in microsequencer
CYCLE_COUNT = 105
state number = 35
current pc = 0x3018
IRD = 0
j = 32
in cycle_memory
in drive_bus
putting MDR onto bus
busVal = 0X03fb

in microsequencer
CYCLE_COUNT = 106
state number = 32
current pc = 0x3018
IRD = 1
CURRENT_LATCHES.IR = 0x03fb
opcode = 0
in cycle_memory
in drive_bus

in microsequencer
CYCLE_COUNT = 107
state number = 0
current pc = 0x3018
IRD = 0
BEN = 1, incrementing j by 4
j = 22
in cycle_memory
in drive_bus

in microsequencer
CYCLE_COUNT = 108
state number = 22
current pc = 0x3018
IRD = 0
j = 18
in cycle_memory
in drive_bus
loading new pc
old PC = 0x3018, new PC = 0x300e

in microsequencer
CYCLE_COUNT = 109
state number = 18
current pc = 0x300e
IRD = 0
j = 33
in cycle_memory
in drive_bus
putting current pc on bus
current pc = 0x300e
putting busval into MAR
loading new pc
old PC = 0x300e, new PC = 0x3010

in microsequencer
CYCLE_COUNT = 110
state number = 33
current pc = 0x3010
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 1
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x300e
mdr = 0xd481

in microsequencer
CYCLE_COUNT = 111
state number = 33
current pc = 0x3010
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 2
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x300e
mdr = 0xd481

in microsequencer
CYCLE_COUNT = 112
state number = 33
current pc = 0x3010
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 3
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x300e
mdr = 0xd481

in microsequencer
CYCLE_COUNT = 113
state number = 33
current pc = 0x3010
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 4
Latching ready bit
incrmenting mem_counter
in drive_bus
performing word read into mdr
mar = 0x300e
mdr = 0xd481

in microsequencer
CYCLE_COUNT = 114
state number = 33
current pc = 0x3010
IRD = 0
READY = 1, incrementing j by 2
j = 35
in cycle_memory
Memory I/O Enabled
mem_counter = 5
in drive_bus
performing word read into mdr
mar = 0x300e
mdr = 0xd481

in microsequencer
CYCLE_COUNT = 115
state number = 35
current pc = 0x3010
IRD = 0
j = 32
in cycle_memory
in drive_bus
putting MDR onto bus
busVal = 0Xd481

in microsequencer
CYCLE_COUNT = 116
state number = 32
current pc = 0x3010
IRD = 1
CURRENT_LATCHES.IR = 0xd481
opcode = 13
in cycle_memory
in drive_bus

in microsequencer
CYCLE_COUNT = 117
state number = 13
current pc = 0x3010
IRD = 0
j = 18
in cycle_memory
in drive_bus
putting SHF val on BUS
performing shift
busVal = 0X0004
loading BUS = 0x0004, into REGS[2]

in microsequencer
CYCLE_COUNT = 118
state number = 18
current pc = 0x3010
IRD = 0
j = 33
in cycle_memory
in drive_bus
putting current pc on bus
current pc = 0x3010
putting busval into MAR
loading new pc
old PC = 0x3010, new PC = 0x3012

in microsequencer
CYCLE_COUNT = 119
state number = 33
current pc = 0x3012
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 1
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x3010
mdr = 0xd6d1

in microsequencer
CYCLE_COUNT = 120
state number = 33
current pc = 0x3012
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 2
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x3010
mdr = 0xd6d1

in microsequencer
CYCLE_COUNT = 121
state number = 33
current pc = 0x3012
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 3
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x3010
mdr = 0xd6d1

in microsequencer
CYCLE_COUNT = 122
state number = 33
current pc = 0x3012
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 4
Latching ready bit
incrmenting mem_counter
in drive_bus
performing word read into mdr
mar = 0x3010
mdr = 0xd6d1

in microsequencer
CYCLE_COUNT = 123
state number = 33
current pc = 0x3012
IRD = 0
READY = 1, incrementing j by 2
j = 35
in cycle_memory
Memory I/O Enabled
mem_counter = 5
in drive_bus
performing word read into mdr
mar = 0x3010
mdr = 0xd6d1

in microsequencer
CYCLE_COUNT = 124
state number = 35
current pc = 0x3012
IRD = 0
j = 32
in cycle_memory
in drive_bus
putting MDR onto bus
busVal = 0Xd6d1

in microsequencer
CYCLE_COUNT = 125
state number = 32
current pc = 0x3012
IRD = 1
CURRENT_LATCHES.IR = 0xd6d1
opcode = 13
in cycle_memory
in drive_bus

in microsequencer
CYCLE_COUNT = 126
state number = 13
current pc = 0x3012
IRD = 0
j = 18
in cycle_memory
in drive_bus
putting SHF val on BUS
performing shift
busVal = 0X3fff
loading BUS = 0x3fff, into REGS[3]

in microsequencer
CYCLE_COUNT = 127
state number = 18
current pc = 0x3012
IRD = 0
j = 33
in cycle_memory
in drive_bus
putting current pc on bus
current pc = 0x3012
putting busval into MAR
loading new pc
old PC = 0x3012, new PC = 0x3014

in microsequencer
CYCLE_COUNT = 128
state number = 33
current pc = 0x3014
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 1
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x3012
mdr = 0xd931

in microsequencer
CYCLE_COUNT = 129
state number = 33
current pc = 0x3014
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 2
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x3012
mdr = 0xd931

in microsequencer
CYCLE_COUNT = 130
state number = 33
current pc = 0x3014
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 3
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x3012
mdr = 0xd931

in microsequencer
CYCLE_COUNT = 131
state number = 33
current pc = 0x3014
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 4
Latching ready bit
incrmenting mem_counter
in drive_bus
performing word read into mdr
mar = 0x3012
mdr = 0xd931

in microsequencer
CYCLE_COUNT = 132
state number = 33
current pc = 0x3014
IRD = 0
READY = 1, incrementing j by 2
j = 35
in cycle_memory
Memory I/O Enabled
mem_counter = 5
in drive_bus
performing word read into mdr
mar = 0x3012
mdr = 0xd931

in microsequencer
CYCLE_COUNT = 133
state number = 35
current pc = 0x3014
IRD = 0
j = 32
in cycle_memory
in drive_bus
putting MDR onto bus
busVal = 0Xd931

in microsequencer
CYCLE_COUNT = 134
state number = 32
current pc = 0x3014
IRD = 1
CURRENT_LATCHES.IR = 0xd931
opcode = 13
in cycle_memory
in drive_bus

in microsequencer
CYCLE_COUNT = 135
state number = 13
current pc = 0x3014
IRD = 0
j = 18
in cycle_memory
in drive_bus
putting SHF val on BUS
performing shift
busVal = 0Xffff
loading BUS = 0xffff, into REGS[4]

in microsequencer
CYCLE_COUNT = 136
state number = 18
current pc = 0x3014
IRD = 0
j = 33
in cycle_memory
in drive_bus
putting current pc on bus
current pc = 0x3014
putting busval into MAR
loading new pc
old PC = 0x3014, new PC = 0x3016

in microsequencer
CYCLE_COUNT = 137
state number = 33
current pc = 0x3016
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 1
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x3014
mdr = 0x127f

in microsequencer
CYCLE_COUNT = 138
state number = 33
current pc = 0x3016
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 2
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x3014
mdr = 0x127f

in microsequencer
CYCLE_COUNT = 139
state number = 33
current pc = 0x3016
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 3
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x3014
mdr = 0x127f

in microsequencer
CYCLE_COUNT = 140
state number = 33
current pc = 0x3016
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 4
Latching ready bit
incrmenting mem_counter
in drive_bus
performing word read into mdr
mar = 0x3014
mdr = 0x127f

in microsequencer
CYCLE_COUNT = 141
state number = 33
current pc = 0x3016
IRD = 0
READY = 1, incrementing j by 2
j = 35
in cycle_memory
Memory I/O Enabled
mem_counter = 5
in drive_bus
performing word read into mdr
mar = 0x3014
mdr = 0x127f

in microsequencer
CYCLE_COUNT = 142
state number = 35
current pc = 0x3016
IRD = 0
j = 32
in cycle_memory
in drive_bus
putting MDR onto bus
busVal = 0X127f

in microsequencer
CYCLE_COUNT = 143
state number = 32
current pc = 0x3016
IRD = 1
CURRENT_LATCHES.IR = 0x127f
opcode = 1
in cycle_memory
in drive_bus

in microsequencer
CYCLE_COUNT = 144
state number = 1
current pc = 0x3016
IRD = 0
j = 18
in cycle_memory
in drive_bus
putting ALU val on BUS
busVal = 0X0001
loading BUS = 0x0001, into REGS[1]

in microsequencer
CYCLE_COUNT = 145
state number = 18
current pc = 0x3016
IRD = 0
j = 33
in cycle_memory
in drive_bus
putting current pc on bus
current pc = 0x3016
putting busval into MAR
loading new pc
old PC = 0x3016, new PC = 0x3018

in microsequencer
CYCLE_COUNT = 146
state number = 33
current pc = 0x3018
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 1
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x3016
mdr = 0x03fb

in microsequencer
CYCLE_COUNT = 147
state number = 33
current pc = 0x3018
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 2
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x3016
mdr = 0x03fb

in microsequencer
CYCLE_COUNT = 148
state number = 33
current pc = 0x3018
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 3
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x3016
mdr = 0x03fb

in microsequencer
CYCLE_COUNT = 149
state number = 33
current pc = 0x3018
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 4
Latching ready bit
incrmenting mem_counter
in drive_bus
performing word read into mdr
mar = 0x3016
mdr = 0x03fb

in microsequencer
CYCLE_COUNT = 150
state number = 33
current pc = 0x3018
IRD = 0
READY = 1, incrementing j by 2
j = 35
in cycle_memory
Memory I/O Enabled
mem_counter = 5
in drive_bus
performing word read into mdr
mar = 0x3016
mdr = 0x03fb

in microsequencer
CYCLE_COUNT = 151
state number = 35
current pc = 0x3018
IRD = 0
j = 32
in cycle_memory
in drive_bus
putting MDR onto bus
busVal = 0X03fb

in microsequencer
CYCLE_COUNT = 152
state number = 32
current pc = 0x3018
IRD = 1
CURRENT_LATCHES.IR = 0x03fb
opcode = 0
in cycle_memory
in drive_bus

in microsequencer
CYCLE_COUNT = 153
state number = 0
current pc = 0x3018
IRD = 0
BEN = 1, incrementing j by 4
j = 22
in cycle_memory
in drive_bus

in microsequencer
CYCLE_COUNT = 154
state number = 22
current pc = 0x3018
IRD = 0
j = 18
in cycle_memory
in drive_bus
loading new pc
old PC = 0x3018, new PC = 0x300e

in microsequencer
CYCLE_COUNT = 155
state number = 18
current pc = 0x300e
IRD = 0
j = 33
in cycle_memory
in drive_bus
putting current pc on bus
current pc = 0x300e
putting busval into MAR
loading new pc
old PC = 0x300e, new PC = 0x3010

in microsequencer
CYCLE_COUNT = 156
state number = 33
current pc = 0x3010
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 1
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x300e
mdr = 0xd481

in microsequencer
CYCLE_COUNT = 157
state number = 33
current pc = 0x3010
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 2
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x300e
mdr = 0xd481

in microsequencer
CYCLE_COUNT = 158
state number = 33
current pc = 0x3010
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 3
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x300e
mdr = 0xd481

in microsequencer
CYCLE_COUNT = 159
state number = 33
current pc = 0x3010
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 4
Latching ready bit
incrmenting mem_counter
in drive_bus
performing word read into mdr
mar = 0x300e
mdr = 0xd481

in microsequencer
CYCLE_COUNT = 160
state number = 33
current pc = 0x3010
IRD = 0
READY = 1, incrementing j by 2
j = 35
in cycle_memory
Memory I/O Enabled
mem_counter = 5
in drive_bus
performing word read into mdr
mar = 0x300e
mdr = 0xd481

in microsequencer
CYCLE_COUNT = 161
state number = 35
current pc = 0x3010
IRD = 0
j = 32
in cycle_memory
in drive_bus
putting MDR onto bus
busVal = 0Xd481

in microsequencer
CYCLE_COUNT = 162
state number = 32
current pc = 0x3010
IRD = 1
CURRENT_LATCHES.IR = 0xd481
opcode = 13
in cycle_memory
in drive_bus

in microsequencer
CYCLE_COUNT = 163
state number = 13
current pc = 0x3010
IRD = 0
j = 18
in cycle_memory
in drive_bus
putting SHF val on BUS
performing shift
busVal = 0X0008
loading BUS = 0x0008, into REGS[2]

in microsequencer
CYCLE_COUNT = 164
state number = 18
current pc = 0x3010
IRD = 0
j = 33
in cycle_memory
in drive_bus
putting current pc on bus
current pc = 0x3010
putting busval into MAR
loading new pc
old PC = 0x3010, new PC = 0x3012

in microsequencer
CYCLE_COUNT = 165
state number = 33
current pc = 0x3012
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 1
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x3010
mdr = 0xd6d1

in microsequencer
CYCLE_COUNT = 166
state number = 33
current pc = 0x3012
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 2
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x3010
mdr = 0xd6d1

in microsequencer
CYCLE_COUNT = 167
state number = 33
current pc = 0x3012
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 3
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x3010
mdr = 0xd6d1

in microsequencer
CYCLE_COUNT = 168
state number = 33
current pc = 0x3012
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 4
Latching ready bit
incrmenting mem_counter
in drive_bus
performing word read into mdr
mar = 0x3010
mdr = 0xd6d1

in microsequencer
CYCLE_COUNT = 169
state number = 33
current pc = 0x3012
IRD = 0
READY = 1, incrementing j by 2
j = 35
in cycle_memory
Memory I/O Enabled
mem_counter = 5
in drive_bus
performing word read into mdr
mar = 0x3010
mdr = 0xd6d1

in microsequencer
CYCLE_COUNT = 170
state number = 35
current pc = 0x3012
IRD = 0
j = 32
in cycle_memory
in drive_bus
putting MDR onto bus
busVal = 0Xd6d1

in microsequencer
CYCLE_COUNT = 171
state number = 32
current pc = 0x3012
IRD = 1
CURRENT_LATCHES.IR = 0xd6d1
opcode = 13
in cycle_memory
in drive_bus

in microsequencer
CYCLE_COUNT = 172
state number = 13
current pc = 0x3012
IRD = 0
j = 18
in cycle_memory
in drive_bus
putting SHF val on BUS
performing shift
busVal = 0X1fff
loading BUS = 0x1fff, into REGS[3]

in microsequencer
CYCLE_COUNT = 173
state number = 18
current pc = 0x3012
IRD = 0
j = 33
in cycle_memory
in drive_bus
putting current pc on bus
current pc = 0x3012
putting busval into MAR
loading new pc
old PC = 0x3012, new PC = 0x3014

in microsequencer
CYCLE_COUNT = 174
state number = 33
current pc = 0x3014
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 1
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x3012
mdr = 0xd931

in microsequencer
CYCLE_COUNT = 175
state number = 33
current pc = 0x3014
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 2
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x3012
mdr = 0xd931

in microsequencer
CYCLE_COUNT = 176
state number = 33
current pc = 0x3014
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 3
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x3012
mdr = 0xd931

in microsequencer
CYCLE_COUNT = 177
state number = 33
current pc = 0x3014
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 4
Latching ready bit
incrmenting mem_counter
in drive_bus
performing word read into mdr
mar = 0x3012
mdr = 0xd931

in microsequencer
CYCLE_COUNT = 178
state number = 33
current pc = 0x3014
IRD = 0
READY = 1, incrementing j by 2
j = 35
in cycle_memory
Memory I/O Enabled
mem_counter = 5
in drive_bus
performing word read into mdr
mar = 0x3012
mdr = 0xd931

in microsequencer
CYCLE_COUNT = 179
state number = 35
current pc = 0x3014
IRD = 0
j = 32
in cycle_memory
in drive_bus
putting MDR onto bus
busVal = 0Xd931

in microsequencer
CYCLE_COUNT = 180
state number = 32
current pc = 0x3014
IRD = 1
CURRENT_LATCHES.IR = 0xd931
opcode = 13
in cycle_memory
in drive_bus

in microsequencer
CYCLE_COUNT = 181
state number = 13
current pc = 0x3014
IRD = 0
j = 18
in cycle_memory
in drive_bus
putting SHF val on BUS
performing shift
busVal = 0Xffff
loading BUS = 0xffff, into REGS[4]

in microsequencer
CYCLE_COUNT = 182
state number = 18
current pc = 0x3014
IRD = 0
j = 33
in cycle_memory
in drive_bus
putting current pc on bus
current pc = 0x3014
putting busval into MAR
loading new pc
old PC = 0x3014, new PC = 0x3016

in microsequencer
CYCLE_COUNT = 183
state number = 33
current pc = 0x3016
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 1
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x3014
mdr = 0x127f

in microsequencer
CYCLE_COUNT = 184
state number = 33
current pc = 0x3016
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 2
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x3014
mdr = 0x127f

in microsequencer
CYCLE_COUNT = 185
state number = 33
current pc = 0x3016
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 3
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x3014
mdr = 0x127f

in microsequencer
CYCLE_COUNT = 186
state number = 33
current pc = 0x3016
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 4
Latching ready bit
incrmenting mem_counter
in drive_bus
performing word read into mdr
mar = 0x3014
mdr = 0x127f

in microsequencer
CYCLE_COUNT = 187
state number = 33
current pc = 0x3016
IRD = 0
READY = 1, incrementing j by 2
j = 35
in cycle_memory
Memory I/O Enabled
mem_counter = 5
in drive_bus
performing word read into mdr
mar = 0x3014
mdr = 0x127f

in microsequencer
CYCLE_COUNT = 188
state number = 35
current pc = 0x3016
IRD = 0
j = 32
in cycle_memory
in drive_bus
putting MDR onto bus
busVal = 0X127f

in microsequencer
CYCLE_COUNT = 189
state number = 32
current pc = 0x3016
IRD = 1
CURRENT_LATCHES.IR = 0x127f
opcode = 1
in cycle_memory
in drive_bus

in microsequencer
CYCLE_COUNT = 190
state number = 1
current pc = 0x3016
IRD = 0
j = 18
in cycle_memory
in drive_bus
putting ALU val on BUS
busVal = 0X0000
loading BUS = 0x0000, into REGS[1]

in microsequencer
CYCLE_COUNT = 191
state number = 18
current pc = 0x3016
IRD = 0
j = 33
in cycle_memory
in drive_bus
putting current pc on bus
current pc = 0x3016
putting busval into MAR
loading new pc
old PC = 0x3016, new PC = 0x3018

in microsequencer
CYCLE_COUNT = 192
state number = 33
current pc = 0x3018
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 1
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x3016
mdr = 0x03fb

in microsequencer
CYCLE_COUNT = 193
state number = 33
current pc = 0x3018
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 2
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x3016
mdr = 0x03fb

in microsequencer
CYCLE_COUNT = 194
state number = 33
current pc = 0x3018
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 3
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x3016
mdr = 0x03fb

in microsequencer
CYCLE_COUNT = 195
state number = 33
current pc = 0x3018
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 4
Latching ready bit
incrmenting mem_counter
in drive_bus
performing word read into mdr
mar = 0x3016
mdr = 0x03fb

in microsequencer
CYCLE_COUNT = 196
state number = 33
current pc = 0x3018
IRD = 0
READY = 1, incrementing j by 2
j = 35
in cycle_memory
Memory I/O Enabled
mem_counter = 5
in drive_bus
performing word read into mdr
mar = 0x3016
mdr = 0x03fb

in microsequencer
CYCLE_COUNT = 197
state number = 35
current pc = 0x3018
IRD = 0
j = 32
in cycle_memory
in drive_bus
putting MDR onto bus
busVal = 0X03fb

in microsequencer
CYCLE_COUNT = 198
state number = 32
current pc = 0x3018
IRD = 1
CURRENT_LATCHES.IR = 0x03fb
opcode = 0
in cycle_memory
in drive_bus

in microsequencer
CYCLE_COUNT = 199
state number = 0
current pc = 0x3018
IRD = 0
j = 18
in cycle_memory
in drive_bus

in microsequencer
CYCLE_COUNT = 200
state number = 18
current pc = 0x3018
IRD = 0
j = 33
in cycle_memory
in drive_bus
putting current pc on bus
current pc = 0x3018
putting busval into MAR
loading new pc
old PC = 0x3018, new PC = 0x301a

in microsequencer
CYCLE_COUNT = 201
state number = 33
current pc = 0x301a
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 1
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x3018
mdr = 0xf025

in microsequencer
CYCLE_COUNT = 202
state number = 33
current pc = 0x301a
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 2
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x3018
mdr = 0xf025

in microsequencer
CYCLE_COUNT = 203
state number = 33
current pc = 0x301a
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 3
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x3018
mdr = 0xf025

in microsequencer
CYCLE_COUNT = 204
state number = 33
current pc = 0x301a
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 4
Latching ready bit
incrmenting mem_counter
in drive_bus
performing word read into mdr
mar = 0x3018
mdr = 0xf025

in microsequencer
CYCLE_COUNT = 205
state number = 33
current pc = 0x301a
IRD = 0
READY = 1, incrementing j by 2
j = 35
in cycle_memory
Memory I/O Enabled
mem_counter = 5
in drive_bus
performing word read into mdr
mar = 0x3018
mdr = 0xf025

in microsequencer
CYCLE_COUNT = 206
state number = 35
current pc = 0x301a
IRD = 0
j = 32
in cycle_memory
in drive_bus
putting MDR onto bus
busVal = 0Xf025

in microsequencer
CYCLE_COUNT = 207
state number = 32
current pc = 0x301a
IRD = 1
CURRENT_LATCHES.IR = 0xf025
opcode = 15
in cycle_memory
in drive_bus

in microsequencer
CYCLE_COUNT = 208
state number = 15
current pc = 0x301a
IRD = 0
j = 28
in cycle_memory
in drive_bus
marmux = 0, putting lshf(zext(IR)) on bus
IR = 0xf025
busVal = 0X004a
putting busval into MAR

in microsequencer
CYCLE_COUNT = 209
state number = 28
current pc = 0x301a
IRD = 0
j = 28
in cycle_memory
Memory I/O Enabled
mem_counter = 1
incrementing mem_counter
in drive_bus
putting current pc on bus
current pc = 0x301a
performing word read into mdr
mar = 0x004a
mdr = 0x0000
loading BUS = 0x301a, into REGS[7]

in microsequencer
CYCLE_COUNT = 210
state number = 28
current pc = 0x301a
IRD = 0
j = 28
in cycle_memory
Memory I/O Enabled
mem_counter = 2
incrementing mem_counter
in drive_bus
putting current pc on bus
current pc = 0x301a
performing word read into mdr
mar = 0x004a
mdr = 0x0000
loading BUS = 0x301a, into REGS[7]

in microsequencer
CYCLE_COUNT = 211
state number = 28
current pc = 0x301a
IRD = 0
j = 28
in cycle_memory
Memory I/O Enabled
mem_counter = 3
incrementing mem_counter
in drive_bus
putting current pc on bus
current pc = 0x301a
performing word read into mdr
mar = 0x004a
mdr = 0x0000
loading BUS = 0x301a, into REGS[7]

in microsequencer
CYCLE_COUNT = 212
state number = 28
current pc = 0x301a
IRD = 0
j = 28
in cycle_memory
Memory I/O Enabled
mem_counter = 4
Latching ready bit
incrmenting mem_counter
in drive_bus
putting current pc on bus
current pc = 0x301a
performing word read into mdr
mar = 0x004a
mdr = 0x0000
loading BUS = 0x301a, into REGS[7]

in microsequencer
CYCLE_COUNT = 213
state number = 28
current pc = 0x301a
IRD = 0
READY = 1, incrementing j by 2
j = 30
in cycle_memory
Memory I/O Enabled
mem_counter = 5
in drive_bus
putting current pc on bus
current pc = 0x301a
performing word read into mdr
mar = 0x004a
mdr = 0x0000
loading BUS = 0x301a, into REGS[7]

in microsequencer
CYCLE_COUNT = 214
state number = 30
current pc = 0x301a
IRD = 0
j = 18
in cycle_memory
in drive_bus
putting MDR onto bus
busVal = 0X0000
loading new pc
old PC = 0x301a, new PC = 0x0000

Simulator halted

LC-3b-SIM> 

Current register/bus values :
-------------------------------------
Cycle Count  : 215
PC           : 0x0000
IR           : 0xf025
STATE_NUMBER : 0x0012

BUS          : 0x0000
MDR          : 0x0000
MAR          : 0x004a
CCs: N = 0  Z = 1  P = 0
Registers:
0: 0x0000
1: 0x0000
2: 0x0008
3: 0x1fff
4: 0xffff
5: 0x0001
6: 0xfffe
7: 0x301a

LC-3b-SIM> 

Memory content [0x3000..0x3020] :
-------------------------------------
  0x3000 (12288) : 0x1dbf
  0x3002 (12290) : 0xdd81
  0x3004 (12292) : 0x1b61
  0x3006 (12294) : 0x1263
  0x3008 (12296) : 0x14a1
  0x300a (12298) : 0x16ff
  0x300c (12300) : 0x193f
  0x300e (12302) : 0xd481
  0x3010 (12304) : 0xd6d1
  0x3012 (12306) : 0xd931
  0x3014 (12308) : 0x127f
  0x3016 (12310) : 0x03fb
  0x3018 (12312) : 0xf025
  0x301a (12314) : 0x0000
  0x301c (12316) : 0x0000
  0x301e (12318) : 0x0000
  0x3020 (12320) : 0x0000

LC-3b-SIM> 
Bye.
