

================================================================
== Vivado HLS Report for 'gradient_kernel'
================================================================
* Date:           Thu Sep 14 01:53:18 2017

* Version:        2017.1 (Build 1846317 on Thu Jun 22 18:17:09 MDT 2017)
* Project:        gradient_kernel
* Solution:       solution_OCL_REGION_0
* Product family: virtex7
* Target device:  xc7vx690tffg1157-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      3.65|        1.35|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------+---------+-----+--------+-----+--------+---------+
        |                    |         |    Latency   |   Interval   | Pipeline|
        |      Instance      |  Module | min |   max  | min |   max  |   Type  |
        +--------------------+---------+-----+--------+-----+--------+---------+
        |grp_compute_fu_471  |compute  |    1|  100105|    1|  100105|   none  |
        |grp_store_fu_515    |store    |    1|    6379|    1|    6379|   none  |
        |grp_load_fu_541     |load     |    1|    6381|    1|    6381|   none  |
        +--------------------+---------+-----+--------+-----+--------+---------+

        * Loop: 
        +----------+-----+-----+------------+-----------+-----------+------+----------+
        |          |  Latency  |  Iteration |  Initiation Interval  | Trip |          |
        | Loop Name| min | max |   Latency  |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+------------+-----------+-----------+------+----------+
        |- burst   |    ?|    ?| 5 ~ 100109 |          -|          -|     ?|    no    |
        +----------+-----+-----+------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|    1026|
|FIFO             |        -|      -|       -|       -|
|Instance         |       60|     26|   10606|   10177|
|Memory           |     1032|      -|       0|       0|
|Multiplexer      |        -|      -|       -|    3185|
|Register         |        -|      -|     994|       -|
+-----------------+---------+-------+--------+--------+
|Total            |     1092|     26|   11600|   14388|
+-----------------+---------+-------+--------+--------+
|Available        |     2940|   3600|  866400|  433200|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |       37|   ~0  |       1|       3|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +---------------------------------+-------------------------------+---------+-------+------+------+
    |             Instance            |             Module            | BRAM_18K| DSP48E|  FF  |  LUT |
    +---------------------------------+-------------------------------+---------+-------+------+------+
    |grp_compute_fu_471               |compute                        |        0|     26|  5803|  4590|
    |gradient_kernel_control_s_axi_U  |gradient_kernel_control_s_axi  |        0|      0|   500|   872|
    |gradient_kernel_gmem1_m_axi_U    |gradient_kernel_gmem1_m_axi    |       30|      0|  1415|  1585|
    |gradient_kernel_gmem2_m_axi_U    |gradient_kernel_gmem2_m_axi    |       30|      0|  1415|  1585|
    |grp_load_fu_541                  |load                           |        0|      0|   750|   784|
    |grp_store_fu_515                 |store                          |        0|      0|   723|   761|
    +---------------------------------+-------------------------------+---------+-------+------+------+
    |Total                            |                               |       60|     26| 10606| 10177|
    +---------------------------------+-------------------------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    +-----------------+-------------------------------+---------+---+----+------+-----+------+-------------+
    |      Memory     |             Module            | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+-------------------------------+---------+---+----+------+-----+------+-------------+
    |FIFO_1999_0_0_U  |gradient_kernel_FIFO_1999_0_0  |        4|  0|   0|  1999|   32|     1|        63968|
    |FIFO_1999_0_1_U  |gradient_kernel_FIFO_1999_0_0  |        4|  0|   0|  1999|   32|     1|        63968|
    |input_0_0_0_U    |gradient_kernel_input_0_0_0    |       16|  0|   0|  6252|   32|     1|       200064|
    |input_0_0_1_U    |gradient_kernel_input_0_0_0    |       16|  0|   0|  6252|   32|     1|       200064|
    |input_0_0_2_U    |gradient_kernel_input_0_0_0    |       16|  0|   0|  6252|   32|     1|       200064|
    |input_0_0_3_U    |gradient_kernel_input_0_0_0    |       16|  0|   0|  6252|   32|     1|       200064|
    |input_0_0_4_U    |gradient_kernel_input_0_0_0    |       16|  0|   0|  6252|   32|     1|       200064|
    |input_0_0_5_U    |gradient_kernel_input_0_0_0    |       16|  0|   0|  6252|   32|     1|       200064|
    |input_0_0_6_U    |gradient_kernel_input_0_0_0    |       16|  0|   0|  6252|   32|     1|       200064|
    |input_0_0_7_U    |gradient_kernel_input_0_0_0    |       16|  0|   0|  6252|   32|     1|       200064|
    |input_0_0_8_U    |gradient_kernel_input_0_0_0    |       16|  0|   0|  6252|   32|     1|       200064|
    |input_0_0_9_U    |gradient_kernel_input_0_0_0    |       16|  0|   0|  6252|   32|     1|       200064|
    |input_0_0_10_U   |gradient_kernel_input_0_0_0    |       16|  0|   0|  6252|   32|     1|       200064|
    |input_0_0_11_U   |gradient_kernel_input_0_0_0    |       16|  0|   0|  6252|   32|     1|       200064|
    |input_0_0_12_U   |gradient_kernel_input_0_0_0    |       16|  0|   0|  6252|   32|     1|       200064|
    |input_0_0_13_U   |gradient_kernel_input_0_0_0    |       16|  0|   0|  6252|   32|     1|       200064|
    |input_0_0_14_U   |gradient_kernel_input_0_0_0    |       16|  0|   0|  6252|   32|     1|       200064|
    |input_0_0_15_U   |gradient_kernel_input_0_0_0    |       16|  0|   0|  6252|   32|     1|       200064|
    |input_1_0_0_U    |gradient_kernel_input_0_0_0    |       16|  0|   0|  6252|   32|     1|       200064|
    |input_1_0_1_U    |gradient_kernel_input_0_0_0    |       16|  0|   0|  6252|   32|     1|       200064|
    |input_1_0_2_U    |gradient_kernel_input_0_0_0    |       16|  0|   0|  6252|   32|     1|       200064|
    |input_1_0_3_U    |gradient_kernel_input_0_0_0    |       16|  0|   0|  6252|   32|     1|       200064|
    |input_1_0_4_U    |gradient_kernel_input_0_0_0    |       16|  0|   0|  6252|   32|     1|       200064|
    |input_1_0_5_U    |gradient_kernel_input_0_0_0    |       16|  0|   0|  6252|   32|     1|       200064|
    |input_1_0_6_U    |gradient_kernel_input_0_0_0    |       16|  0|   0|  6252|   32|     1|       200064|
    |input_1_0_7_U    |gradient_kernel_input_0_0_0    |       16|  0|   0|  6252|   32|     1|       200064|
    |input_1_0_8_U    |gradient_kernel_input_0_0_0    |       16|  0|   0|  6252|   32|     1|       200064|
    |input_1_0_9_U    |gradient_kernel_input_0_0_0    |       16|  0|   0|  6252|   32|     1|       200064|
    |input_1_0_10_U   |gradient_kernel_input_0_0_0    |       16|  0|   0|  6252|   32|     1|       200064|
    |input_1_0_11_U   |gradient_kernel_input_0_0_0    |       16|  0|   0|  6252|   32|     1|       200064|
    |input_1_0_12_U   |gradient_kernel_input_0_0_0    |       16|  0|   0|  6252|   32|     1|       200064|
    |input_1_0_13_U   |gradient_kernel_input_0_0_0    |       16|  0|   0|  6252|   32|     1|       200064|
    |input_1_0_14_U   |gradient_kernel_input_0_0_0    |       16|  0|   0|  6252|   32|     1|       200064|
    |input_1_0_15_U   |gradient_kernel_input_0_0_0    |       16|  0|   0|  6252|   32|     1|       200064|
    |output_0_0_0_U   |gradient_kernel_input_0_0_0    |       16|  0|   0|  6252|   32|     1|       200064|
    |output_0_0_1_U   |gradient_kernel_input_0_0_0    |       16|  0|   0|  6252|   32|     1|       200064|
    |output_0_0_2_U   |gradient_kernel_input_0_0_0    |       16|  0|   0|  6252|   32|     1|       200064|
    |output_0_0_3_U   |gradient_kernel_input_0_0_0    |       16|  0|   0|  6252|   32|     1|       200064|
    |output_0_0_4_U   |gradient_kernel_input_0_0_0    |       16|  0|   0|  6252|   32|     1|       200064|
    |output_0_0_5_U   |gradient_kernel_input_0_0_0    |       16|  0|   0|  6252|   32|     1|       200064|
    |output_0_0_6_U   |gradient_kernel_input_0_0_0    |       16|  0|   0|  6252|   32|     1|       200064|
    |output_0_0_7_U   |gradient_kernel_input_0_0_0    |       16|  0|   0|  6252|   32|     1|       200064|
    |output_0_0_8_U   |gradient_kernel_input_0_0_0    |       16|  0|   0|  6252|   32|     1|       200064|
    |output_0_0_9_U   |gradient_kernel_input_0_0_0    |       16|  0|   0|  6252|   32|     1|       200064|
    |output_0_0_10_U  |gradient_kernel_input_0_0_0    |       16|  0|   0|  6252|   32|     1|       200064|
    |output_0_0_11_U  |gradient_kernel_input_0_0_0    |       16|  0|   0|  6252|   32|     1|       200064|
    |output_0_0_12_U  |gradient_kernel_input_0_0_0    |       16|  0|   0|  6252|   32|     1|       200064|
    |output_0_0_13_U  |gradient_kernel_input_0_0_0    |       16|  0|   0|  6252|   32|     1|       200064|
    |output_0_0_14_U  |gradient_kernel_input_0_0_0    |       16|  0|   0|  6252|   32|     1|       200064|
    |output_0_0_15_U  |gradient_kernel_input_0_0_0    |       16|  0|   0|  6252|   32|     1|       200064|
    |output_1_0_0_U   |gradient_kernel_input_0_0_0    |       16|  0|   0|  6252|   32|     1|       200064|
    |output_1_0_1_U   |gradient_kernel_input_0_0_0    |       16|  0|   0|  6252|   32|     1|       200064|
    |output_1_0_2_U   |gradient_kernel_input_0_0_0    |       16|  0|   0|  6252|   32|     1|       200064|
    |output_1_0_3_U   |gradient_kernel_input_0_0_0    |       16|  0|   0|  6252|   32|     1|       200064|
    |output_1_0_4_U   |gradient_kernel_input_0_0_0    |       16|  0|   0|  6252|   32|     1|       200064|
    |output_1_0_5_U   |gradient_kernel_input_0_0_0    |       16|  0|   0|  6252|   32|     1|       200064|
    |output_1_0_6_U   |gradient_kernel_input_0_0_0    |       16|  0|   0|  6252|   32|     1|       200064|
    |output_1_0_7_U   |gradient_kernel_input_0_0_0    |       16|  0|   0|  6252|   32|     1|       200064|
    |output_1_0_8_U   |gradient_kernel_input_0_0_0    |       16|  0|   0|  6252|   32|     1|       200064|
    |output_1_0_9_U   |gradient_kernel_input_0_0_0    |       16|  0|   0|  6252|   32|     1|       200064|
    |output_1_0_10_U  |gradient_kernel_input_0_0_0    |       16|  0|   0|  6252|   32|     1|       200064|
    |output_1_0_11_U  |gradient_kernel_input_0_0_0    |       16|  0|   0|  6252|   32|     1|       200064|
    |output_1_0_12_U  |gradient_kernel_input_0_0_0    |       16|  0|   0|  6252|   32|     1|       200064|
    |output_1_0_13_U  |gradient_kernel_input_0_0_0    |       16|  0|   0|  6252|   32|     1|       200064|
    |output_1_0_14_U  |gradient_kernel_input_0_0_0    |       16|  0|   0|  6252|   32|     1|       200064|
    |output_1_0_15_U  |gradient_kernel_input_0_0_0    |       16|  0|   0|  6252|   32|     1|       200064|
    +-----------------+-------------------------------+---------+---+----+------+-----+------+-------------+
    |Total            |                               |     1032|  0|   0|404126| 2112|    66|     12932032|
    +-----------------+-------------------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |burst_index_in_total_1_fu_666_p2  |     +    |      0|  0|  38|           1|          31|
    |burst_index_load_1_fu_719_p2      |     +    |      0|  0|  39|          32|           1|
    |burst_index_store_1_fu_749_p2     |     +    |      0|  0|  39|          32|           1|
    |p_01_idx2_01_idx1_fu_785_p2       |     +    |      0|  0|  71|          64|          64|
    |p_0_idx2_0_idx1_fu_804_p2         |     +    |      0|  0|  71|          64|          64|
    |tmp_8_fu_614_p2                   |     +    |      0|  0|  39|          32|           2|
    |tmp_9_fu_620_p2                   |     +    |      0|  0|  39|          32|           1|
    |p_sum4_fu_626_p2                  |     -    |      0|  0|  71|          13|          64|
    |p_sum_fu_632_p2                   |     -    |      0|  0|  71|          13|          64|
    |compute_flag_fu_688_p2            |    and   |      0|  0|   8|           1|           1|
    |load_flag_fu_672_p2               |   icmp   |      0|  0|  18|          32|          32|
    |store_flag_fu_704_p2              |   icmp   |      0|  0|  18|          30|           1|
    |tmp_1_fu_677_p2                   |   icmp   |      0|  0|  18|          31|           1|
    |tmp_2_fu_683_p2                   |   icmp   |      0|  0|  18|          32|          32|
    |tmp_3_fu_759_p2                   |   icmp   |      0|  0|  29|          64|          64|
    |tmp_6_fu_729_p2                   |   icmp   |      0|  0|  29|          64|          64|
    |tmp_s_fu_661_p2                   |   icmp   |      0|  0|  18|          32|          32|
    |ap_block_state4_on_subcall_done   |    or    |      0|  0|   8|           1|           1|
    |burst_index_load_2_fu_742_p3      |  select  |      0|  0|  32|           1|          32|
    |burst_index_store_2_fu_772_p3     |  select  |      0|  0|  32|           1|          32|
    |p_01_idx2_01_idx1_v_fu_779_p3     |  select  |      0|  0|  64|           1|          64|
    |p_0_idx2_0_idx1_v_fu_798_p3       |  select  |      0|  0|  64|           1|          64|
    |p_23_idx_fu_791_p3                |  select  |      0|  0|  64|           1|          64|
    |p_2_idx_fu_810_p3                 |  select  |      0|  0|  64|           1|          64|
    |p_burst_index_load_1_fu_734_p3    |  select  |      0|  0|  32|           1|           1|
    |p_burst_index_store_1_fu_764_p3   |  select  |      0|  0|  32|           1|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|1026|         578|         842|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |FIFO_1999_0_0_ce0               |   9|          2|    1|          2|
    |FIFO_1999_0_0_ce1               |   9|          2|    1|          2|
    |FIFO_1999_0_0_we1               |   9|          2|    1|          2|
    |FIFO_1999_0_1_ce0               |   9|          2|    1|          2|
    |FIFO_1999_0_1_ce1               |   9|          2|    1|          2|
    |FIFO_1999_0_1_we1               |   9|          2|    1|          2|
    |FIFO_ptrs_0_2_fu_92             |   9|          2|   32|         64|
    |ap_NS_fsm                       |  38|          7|    1|          7|
    |burst_index_in_total_reg_436    |   9|          2|   31|         62|
    |burst_index_load_reg_412        |   9|          2|   32|         64|
    |burst_index_store_reg_424       |   9|          2|   32|         64|
    |gmem1_AWVALID                   |   9|          2|    1|          2|
    |gmem1_BREADY                    |   9|          2|    1|          2|
    |gmem1_WVALID                    |   9|          2|    1|          2|
    |gmem2_ARVALID                   |   9|          2|    1|          2|
    |gmem2_RREADY                    |   9|          2|    1|          2|
    |grp_compute_fu_471_input_0_q0   |  15|          3|   32|         96|
    |grp_compute_fu_471_input_10_q0  |  15|          3|   32|         96|
    |grp_compute_fu_471_input_11_q0  |  15|          3|   32|         96|
    |grp_compute_fu_471_input_12_q0  |  15|          3|   32|         96|
    |grp_compute_fu_471_input_13_q0  |  15|          3|   32|         96|
    |grp_compute_fu_471_input_14_q0  |  15|          3|   32|         96|
    |grp_compute_fu_471_input_15_q0  |  15|          3|   32|         96|
    |grp_compute_fu_471_input_1_q0   |  15|          3|   32|         96|
    |grp_compute_fu_471_input_2_q0   |  15|          3|   32|         96|
    |grp_compute_fu_471_input_3_q0   |  15|          3|   32|         96|
    |grp_compute_fu_471_input_4_q0   |  15|          3|   32|         96|
    |grp_compute_fu_471_input_5_q0   |  15|          3|   32|         96|
    |grp_compute_fu_471_input_6_q0   |  15|          3|   32|         96|
    |grp_compute_fu_471_input_7_q0   |  15|          3|   32|         96|
    |grp_compute_fu_471_input_8_q0   |  15|          3|   32|         96|
    |grp_compute_fu_471_input_9_q0   |  15|          3|   32|         96|
    |grp_store_fu_515_from_0_q0      |  15|          3|   32|         96|
    |grp_store_fu_515_from_10_q0     |  15|          3|   32|         96|
    |grp_store_fu_515_from_11_q0     |  15|          3|   32|         96|
    |grp_store_fu_515_from_12_q0     |  15|          3|   32|         96|
    |grp_store_fu_515_from_13_q0     |  15|          3|   32|         96|
    |grp_store_fu_515_from_14_q0     |  15|          3|   32|         96|
    |grp_store_fu_515_from_15_q0     |  15|          3|   32|         96|
    |grp_store_fu_515_from_1_q0      |  15|          3|   32|         96|
    |grp_store_fu_515_from_2_q0      |  15|          3|   32|         96|
    |grp_store_fu_515_from_3_q0      |  15|          3|   32|         96|
    |grp_store_fu_515_from_4_q0      |  15|          3|   32|         96|
    |grp_store_fu_515_from_5_q0      |  15|          3|   32|         96|
    |grp_store_fu_515_from_6_q0      |  15|          3|   32|         96|
    |grp_store_fu_515_from_7_q0      |  15|          3|   32|         96|
    |grp_store_fu_515_from_8_q0      |  15|          3|   32|         96|
    |grp_store_fu_515_from_9_q0      |  15|          3|   32|         96|
    |i_base_0_2_fu_96                |   9|          2|   32|         64|
    |input_0_0_0_address0            |  15|          3|   13|         39|
    |input_0_0_0_ce0                 |  15|          3|    1|          3|
    |input_0_0_0_we0                 |   9|          2|    1|          2|
    |input_0_0_10_address0           |  15|          3|   13|         39|
    |input_0_0_10_ce0                |  15|          3|    1|          3|
    |input_0_0_10_we0                |   9|          2|    1|          2|
    |input_0_0_11_address0           |  15|          3|   13|         39|
    |input_0_0_11_ce0                |  15|          3|    1|          3|
    |input_0_0_11_we0                |   9|          2|    1|          2|
    |input_0_0_12_address0           |  15|          3|   13|         39|
    |input_0_0_12_ce0                |  15|          3|    1|          3|
    |input_0_0_12_we0                |   9|          2|    1|          2|
    |input_0_0_13_address0           |  15|          3|   13|         39|
    |input_0_0_13_ce0                |  15|          3|    1|          3|
    |input_0_0_13_we0                |   9|          2|    1|          2|
    |input_0_0_14_address0           |  15|          3|   13|         39|
    |input_0_0_14_ce0                |  15|          3|    1|          3|
    |input_0_0_14_we0                |   9|          2|    1|          2|
    |input_0_0_15_address0           |  15|          3|   13|         39|
    |input_0_0_15_ce0                |  15|          3|    1|          3|
    |input_0_0_15_we0                |   9|          2|    1|          2|
    |input_0_0_1_address0            |  15|          3|   13|         39|
    |input_0_0_1_ce0                 |  15|          3|    1|          3|
    |input_0_0_1_we0                 |   9|          2|    1|          2|
    |input_0_0_2_address0            |  15|          3|   13|         39|
    |input_0_0_2_ce0                 |  15|          3|    1|          3|
    |input_0_0_2_we0                 |   9|          2|    1|          2|
    |input_0_0_3_address0            |  15|          3|   13|         39|
    |input_0_0_3_ce0                 |  15|          3|    1|          3|
    |input_0_0_3_we0                 |   9|          2|    1|          2|
    |input_0_0_4_address0            |  15|          3|   13|         39|
    |input_0_0_4_ce0                 |  15|          3|    1|          3|
    |input_0_0_4_we0                 |   9|          2|    1|          2|
    |input_0_0_5_address0            |  15|          3|   13|         39|
    |input_0_0_5_ce0                 |  15|          3|    1|          3|
    |input_0_0_5_we0                 |   9|          2|    1|          2|
    |input_0_0_6_address0            |  15|          3|   13|         39|
    |input_0_0_6_ce0                 |  15|          3|    1|          3|
    |input_0_0_6_we0                 |   9|          2|    1|          2|
    |input_0_0_7_address0            |  15|          3|   13|         39|
    |input_0_0_7_ce0                 |  15|          3|    1|          3|
    |input_0_0_7_we0                 |   9|          2|    1|          2|
    |input_0_0_8_address0            |  15|          3|   13|         39|
    |input_0_0_8_ce0                 |  15|          3|    1|          3|
    |input_0_0_8_we0                 |   9|          2|    1|          2|
    |input_0_0_9_address0            |  15|          3|   13|         39|
    |input_0_0_9_ce0                 |  15|          3|    1|          3|
    |input_0_0_9_we0                 |   9|          2|    1|          2|
    |input_1_0_0_address0            |  15|          3|   13|         39|
    |input_1_0_0_ce0                 |  15|          3|    1|          3|
    |input_1_0_0_we0                 |   9|          2|    1|          2|
    |input_1_0_10_address0           |  15|          3|   13|         39|
    |input_1_0_10_ce0                |  15|          3|    1|          3|
    |input_1_0_10_we0                |   9|          2|    1|          2|
    |input_1_0_11_address0           |  15|          3|   13|         39|
    |input_1_0_11_ce0                |  15|          3|    1|          3|
    |input_1_0_11_we0                |   9|          2|    1|          2|
    |input_1_0_12_address0           |  15|          3|   13|         39|
    |input_1_0_12_ce0                |  15|          3|    1|          3|
    |input_1_0_12_we0                |   9|          2|    1|          2|
    |input_1_0_13_address0           |  15|          3|   13|         39|
    |input_1_0_13_ce0                |  15|          3|    1|          3|
    |input_1_0_13_we0                |   9|          2|    1|          2|
    |input_1_0_14_address0           |  15|          3|   13|         39|
    |input_1_0_14_ce0                |  15|          3|    1|          3|
    |input_1_0_14_we0                |   9|          2|    1|          2|
    |input_1_0_15_address0           |  15|          3|   13|         39|
    |input_1_0_15_ce0                |  15|          3|    1|          3|
    |input_1_0_15_we0                |   9|          2|    1|          2|
    |input_1_0_1_address0            |  15|          3|   13|         39|
    |input_1_0_1_ce0                 |  15|          3|    1|          3|
    |input_1_0_1_we0                 |   9|          2|    1|          2|
    |input_1_0_2_address0            |  15|          3|   13|         39|
    |input_1_0_2_ce0                 |  15|          3|    1|          3|
    |input_1_0_2_we0                 |   9|          2|    1|          2|
    |input_1_0_3_address0            |  15|          3|   13|         39|
    |input_1_0_3_ce0                 |  15|          3|    1|          3|
    |input_1_0_3_we0                 |   9|          2|    1|          2|
    |input_1_0_4_address0            |  15|          3|   13|         39|
    |input_1_0_4_ce0                 |  15|          3|    1|          3|
    |input_1_0_4_we0                 |   9|          2|    1|          2|
    |input_1_0_5_address0            |  15|          3|   13|         39|
    |input_1_0_5_ce0                 |  15|          3|    1|          3|
    |input_1_0_5_we0                 |   9|          2|    1|          2|
    |input_1_0_6_address0            |  15|          3|   13|         39|
    |input_1_0_6_ce0                 |  15|          3|    1|          3|
    |input_1_0_6_we0                 |   9|          2|    1|          2|
    |input_1_0_7_address0            |  15|          3|   13|         39|
    |input_1_0_7_ce0                 |  15|          3|    1|          3|
    |input_1_0_7_we0                 |   9|          2|    1|          2|
    |input_1_0_8_address0            |  15|          3|   13|         39|
    |input_1_0_8_ce0                 |  15|          3|    1|          3|
    |input_1_0_8_we0                 |   9|          2|    1|          2|
    |input_1_0_9_address0            |  15|          3|   13|         39|
    |input_1_0_9_ce0                 |  15|          3|    1|          3|
    |input_1_0_9_we0                 |   9|          2|    1|          2|
    |j_base_0_2_fu_100               |   9|          2|   32|         64|
    |output_0_0_0_address0           |  15|          3|   13|         39|
    |output_0_0_0_ce0                |  15|          3|    1|          3|
    |output_0_0_0_we0                |   9|          2|    1|          2|
    |output_0_0_10_address0          |  15|          3|   13|         39|
    |output_0_0_10_ce0               |  15|          3|    1|          3|
    |output_0_0_10_we0               |   9|          2|    1|          2|
    |output_0_0_11_address0          |  15|          3|   13|         39|
    |output_0_0_11_ce0               |  15|          3|    1|          3|
    |output_0_0_11_we0               |   9|          2|    1|          2|
    |output_0_0_12_address0          |  15|          3|   13|         39|
    |output_0_0_12_ce0               |  15|          3|    1|          3|
    |output_0_0_12_we0               |   9|          2|    1|          2|
    |output_0_0_13_address0          |  15|          3|   13|         39|
    |output_0_0_13_ce0               |  15|          3|    1|          3|
    |output_0_0_13_we0               |   9|          2|    1|          2|
    |output_0_0_14_address0          |  15|          3|   13|         39|
    |output_0_0_14_ce0               |  15|          3|    1|          3|
    |output_0_0_14_we0               |   9|          2|    1|          2|
    |output_0_0_15_address0          |  15|          3|   13|         39|
    |output_0_0_15_ce0               |  15|          3|    1|          3|
    |output_0_0_15_we0               |   9|          2|    1|          2|
    |output_0_0_1_address0           |  15|          3|   13|         39|
    |output_0_0_1_ce0                |  15|          3|    1|          3|
    |output_0_0_1_we0                |   9|          2|    1|          2|
    |output_0_0_2_address0           |  15|          3|   13|         39|
    |output_0_0_2_ce0                |  15|          3|    1|          3|
    |output_0_0_2_we0                |   9|          2|    1|          2|
    |output_0_0_3_address0           |  15|          3|   13|         39|
    |output_0_0_3_ce0                |  15|          3|    1|          3|
    |output_0_0_3_we0                |   9|          2|    1|          2|
    |output_0_0_4_address0           |  15|          3|   13|         39|
    |output_0_0_4_ce0                |  15|          3|    1|          3|
    |output_0_0_4_we0                |   9|          2|    1|          2|
    |output_0_0_5_address0           |  15|          3|   13|         39|
    |output_0_0_5_ce0                |  15|          3|    1|          3|
    |output_0_0_5_we0                |   9|          2|    1|          2|
    |output_0_0_6_address0           |  15|          3|   13|         39|
    |output_0_0_6_ce0                |  15|          3|    1|          3|
    |output_0_0_6_we0                |   9|          2|    1|          2|
    |output_0_0_7_address0           |  15|          3|   13|         39|
    |output_0_0_7_ce0                |  15|          3|    1|          3|
    |output_0_0_7_we0                |   9|          2|    1|          2|
    |output_0_0_8_address0           |  15|          3|   13|         39|
    |output_0_0_8_ce0                |  15|          3|    1|          3|
    |output_0_0_8_we0                |   9|          2|    1|          2|
    |output_0_0_9_address0           |  15|          3|   13|         39|
    |output_0_0_9_ce0                |  15|          3|    1|          3|
    |output_0_0_9_we0                |   9|          2|    1|          2|
    |output_1_0_0_address0           |  15|          3|   13|         39|
    |output_1_0_0_ce0                |  15|          3|    1|          3|
    |output_1_0_0_we0                |   9|          2|    1|          2|
    |output_1_0_10_address0          |  15|          3|   13|         39|
    |output_1_0_10_ce0               |  15|          3|    1|          3|
    |output_1_0_10_we0               |   9|          2|    1|          2|
    |output_1_0_11_address0          |  15|          3|   13|         39|
    |output_1_0_11_ce0               |  15|          3|    1|          3|
    |output_1_0_11_we0               |   9|          2|    1|          2|
    |output_1_0_12_address0          |  15|          3|   13|         39|
    |output_1_0_12_ce0               |  15|          3|    1|          3|
    |output_1_0_12_we0               |   9|          2|    1|          2|
    |output_1_0_13_address0          |  15|          3|   13|         39|
    |output_1_0_13_ce0               |  15|          3|    1|          3|
    |output_1_0_13_we0               |   9|          2|    1|          2|
    |output_1_0_14_address0          |  15|          3|   13|         39|
    |output_1_0_14_ce0               |  15|          3|    1|          3|
    |output_1_0_14_we0               |   9|          2|    1|          2|
    |output_1_0_15_address0          |  15|          3|   13|         39|
    |output_1_0_15_ce0               |  15|          3|    1|          3|
    |output_1_0_15_we0               |   9|          2|    1|          2|
    |output_1_0_1_address0           |  15|          3|   13|         39|
    |output_1_0_1_ce0                |  15|          3|    1|          3|
    |output_1_0_1_we0                |   9|          2|    1|          2|
    |output_1_0_2_address0           |  15|          3|   13|         39|
    |output_1_0_2_ce0                |  15|          3|    1|          3|
    |output_1_0_2_we0                |   9|          2|    1|          2|
    |output_1_0_3_address0           |  15|          3|   13|         39|
    |output_1_0_3_ce0                |  15|          3|    1|          3|
    |output_1_0_3_we0                |   9|          2|    1|          2|
    |output_1_0_4_address0           |  15|          3|   13|         39|
    |output_1_0_4_ce0                |  15|          3|    1|          3|
    |output_1_0_4_we0                |   9|          2|    1|          2|
    |output_1_0_5_address0           |  15|          3|   13|         39|
    |output_1_0_5_ce0                |  15|          3|    1|          3|
    |output_1_0_5_we0                |   9|          2|    1|          2|
    |output_1_0_6_address0           |  15|          3|   13|         39|
    |output_1_0_6_ce0                |  15|          3|    1|          3|
    |output_1_0_6_we0                |   9|          2|    1|          2|
    |output_1_0_7_address0           |  15|          3|   13|         39|
    |output_1_0_7_ce0                |  15|          3|    1|          3|
    |output_1_0_7_we0                |   9|          2|    1|          2|
    |output_1_0_8_address0           |  15|          3|   13|         39|
    |output_1_0_8_ce0                |  15|          3|    1|          3|
    |output_1_0_8_we0                |   9|          2|    1|          2|
    |output_1_0_9_address0           |  15|          3|   13|         39|
    |output_1_0_9_ce0                |  15|          3|    1|          3|
    |output_1_0_9_we0                |   9|          2|    1|          2|
    |p_01_idx_reg_447                |   9|          2|   64|        128|
    |p_0_idx_reg_459                 |   9|          2|   64|        128|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           |3185|        653| 2315|       6555|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |FF_0_0_fu_360                       |  32|   0|   32|          0|
    |FF_0_1_fu_364                       |  32|   0|   32|          0|
    |FIFO_ptrs_0_2_fu_92                 |  32|   0|   32|          0|
    |FIFO_ptrs_0_2_load_reg_920          |  32|   0|   32|          0|
    |ap_CS_fsm                           |   6|   0|    6|          0|
    |ap_reg_grp_compute_fu_471_ap_start  |   1|   0|    1|          0|
    |ap_reg_grp_load_fu_541_ap_start     |   1|   0|    1|          0|
    |ap_reg_grp_store_fu_515_ap_start    |   1|   0|    1|          0|
    |ap_rst_n_inv                        |   1|   0|    1|          0|
    |burst_index_in_total_1_reg_896      |  31|   0|   31|          0|
    |burst_index_in_total_reg_436        |  31|   0|   31|          0|
    |burst_index_load_2_reg_940          |  32|   0|   32|          0|
    |burst_index_load_reg_412            |  32|   0|   32|          0|
    |burst_index_store_2_reg_950         |  32|   0|   32|          0|
    |burst_index_store_reg_424           |  32|   0|   32|          0|
    |compute_flag_reg_908                |   1|   0|    1|          0|
    |i_base_0_2_fu_96                    |  32|   0|   32|          0|
    |i_base_0_2_load_reg_925             |  32|   0|   32|          0|
    |j_base_0_2_fu_100                   |  32|   0|   32|          0|
    |j_base_0_2_load_reg_930             |  32|   0|   32|          0|
    |load_flag_reg_901                   |   1|   0|    1|          0|
    |p_01_idx_reg_447                    |  64|   0|   64|          0|
    |p_0_idx_reg_459                     |  64|   0|   64|          0|
    |p_sum4_reg_879                      |  64|   0|   64|          0|
    |p_sum_reg_884                       |  64|   0|   64|          0|
    |store_flag_reg_913                  |   1|   0|    1|          0|
    |tile_burst_num_read_reg_843         |  64|   0|   64|          0|
    |tmp_3_reg_945                       |   1|   0|    1|          0|
    |tmp_6_reg_935                       |   1|   0|    1|          0|
    |tmp_8_reg_869                       |  32|   0|   32|          0|
    |tmp_9_reg_874                       |  32|   0|   32|          0|
    |tmp_reg_889                         |   1|   0|    1|          0|
    |total_burst_num_read_reg_838        |  32|   0|   32|          0|
    |var_input_V3_reg_849                |  58|   0|   58|          0|
    |var_output_V1_reg_854               |  58|   0|   58|          0|
    +------------------------------------+----+----+-----+-----------+
    |Total                               | 994|   0|  994|          0|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-----------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-----------------------+-----+-----+------------+-----------------+--------------+
|s_axi_control_AWVALID  |  in |    1|    s_axi   |     control     |    scalar    |
|s_axi_control_AWREADY  | out |    1|    s_axi   |     control     |    scalar    |
|s_axi_control_AWADDR   |  in |    7|    s_axi   |     control     |    scalar    |
|s_axi_control_WVALID   |  in |    1|    s_axi   |     control     |    scalar    |
|s_axi_control_WREADY   | out |    1|    s_axi   |     control     |    scalar    |
|s_axi_control_WDATA    |  in |   32|    s_axi   |     control     |    scalar    |
|s_axi_control_WSTRB    |  in |    4|    s_axi   |     control     |    scalar    |
|s_axi_control_ARVALID  |  in |    1|    s_axi   |     control     |    scalar    |
|s_axi_control_ARREADY  | out |    1|    s_axi   |     control     |    scalar    |
|s_axi_control_ARADDR   |  in |    7|    s_axi   |     control     |    scalar    |
|s_axi_control_RVALID   | out |    1|    s_axi   |     control     |    scalar    |
|s_axi_control_RREADY   |  in |    1|    s_axi   |     control     |    scalar    |
|s_axi_control_RDATA    | out |   32|    s_axi   |     control     |    scalar    |
|s_axi_control_RRESP    | out |    2|    s_axi   |     control     |    scalar    |
|s_axi_control_BVALID   | out |    1|    s_axi   |     control     |    scalar    |
|s_axi_control_BREADY   |  in |    1|    s_axi   |     control     |    scalar    |
|s_axi_control_BRESP    | out |    2|    s_axi   |     control     |    scalar    |
|ap_clk                 |  in |    1| ap_ctrl_hs | gradient_kernel | return value |
|ap_rst_n               |  in |    1| ap_ctrl_hs | gradient_kernel | return value |
|interrupt              | out |    1| ap_ctrl_hs | gradient_kernel | return value |
|m_axi_gmem1_AWVALID    | out |    1|    m_axi   |      gmem1      |    pointer   |
|m_axi_gmem1_AWREADY    |  in |    1|    m_axi   |      gmem1      |    pointer   |
|m_axi_gmem1_AWADDR     | out |   64|    m_axi   |      gmem1      |    pointer   |
|m_axi_gmem1_AWID       | out |    1|    m_axi   |      gmem1      |    pointer   |
|m_axi_gmem1_AWLEN      | out |    8|    m_axi   |      gmem1      |    pointer   |
|m_axi_gmem1_AWSIZE     | out |    3|    m_axi   |      gmem1      |    pointer   |
|m_axi_gmem1_AWBURST    | out |    2|    m_axi   |      gmem1      |    pointer   |
|m_axi_gmem1_AWLOCK     | out |    2|    m_axi   |      gmem1      |    pointer   |
|m_axi_gmem1_AWCACHE    | out |    4|    m_axi   |      gmem1      |    pointer   |
|m_axi_gmem1_AWPROT     | out |    3|    m_axi   |      gmem1      |    pointer   |
|m_axi_gmem1_AWQOS      | out |    4|    m_axi   |      gmem1      |    pointer   |
|m_axi_gmem1_AWREGION   | out |    4|    m_axi   |      gmem1      |    pointer   |
|m_axi_gmem1_AWUSER     | out |    1|    m_axi   |      gmem1      |    pointer   |
|m_axi_gmem1_WVALID     | out |    1|    m_axi   |      gmem1      |    pointer   |
|m_axi_gmem1_WREADY     |  in |    1|    m_axi   |      gmem1      |    pointer   |
|m_axi_gmem1_WDATA      | out |  512|    m_axi   |      gmem1      |    pointer   |
|m_axi_gmem1_WSTRB      | out |   64|    m_axi   |      gmem1      |    pointer   |
|m_axi_gmem1_WLAST      | out |    1|    m_axi   |      gmem1      |    pointer   |
|m_axi_gmem1_WID        | out |    1|    m_axi   |      gmem1      |    pointer   |
|m_axi_gmem1_WUSER      | out |    1|    m_axi   |      gmem1      |    pointer   |
|m_axi_gmem1_ARVALID    | out |    1|    m_axi   |      gmem1      |    pointer   |
|m_axi_gmem1_ARREADY    |  in |    1|    m_axi   |      gmem1      |    pointer   |
|m_axi_gmem1_ARADDR     | out |   64|    m_axi   |      gmem1      |    pointer   |
|m_axi_gmem1_ARID       | out |    1|    m_axi   |      gmem1      |    pointer   |
|m_axi_gmem1_ARLEN      | out |    8|    m_axi   |      gmem1      |    pointer   |
|m_axi_gmem1_ARSIZE     | out |    3|    m_axi   |      gmem1      |    pointer   |
|m_axi_gmem1_ARBURST    | out |    2|    m_axi   |      gmem1      |    pointer   |
|m_axi_gmem1_ARLOCK     | out |    2|    m_axi   |      gmem1      |    pointer   |
|m_axi_gmem1_ARCACHE    | out |    4|    m_axi   |      gmem1      |    pointer   |
|m_axi_gmem1_ARPROT     | out |    3|    m_axi   |      gmem1      |    pointer   |
|m_axi_gmem1_ARQOS      | out |    4|    m_axi   |      gmem1      |    pointer   |
|m_axi_gmem1_ARREGION   | out |    4|    m_axi   |      gmem1      |    pointer   |
|m_axi_gmem1_ARUSER     | out |    1|    m_axi   |      gmem1      |    pointer   |
|m_axi_gmem1_RVALID     |  in |    1|    m_axi   |      gmem1      |    pointer   |
|m_axi_gmem1_RREADY     | out |    1|    m_axi   |      gmem1      |    pointer   |
|m_axi_gmem1_RDATA      |  in |  512|    m_axi   |      gmem1      |    pointer   |
|m_axi_gmem1_RLAST      |  in |    1|    m_axi   |      gmem1      |    pointer   |
|m_axi_gmem1_RID        |  in |    1|    m_axi   |      gmem1      |    pointer   |
|m_axi_gmem1_RUSER      |  in |    1|    m_axi   |      gmem1      |    pointer   |
|m_axi_gmem1_RRESP      |  in |    2|    m_axi   |      gmem1      |    pointer   |
|m_axi_gmem1_BVALID     |  in |    1|    m_axi   |      gmem1      |    pointer   |
|m_axi_gmem1_BREADY     | out |    1|    m_axi   |      gmem1      |    pointer   |
|m_axi_gmem1_BRESP      |  in |    2|    m_axi   |      gmem1      |    pointer   |
|m_axi_gmem1_BID        |  in |    1|    m_axi   |      gmem1      |    pointer   |
|m_axi_gmem1_BUSER      |  in |    1|    m_axi   |      gmem1      |    pointer   |
|m_axi_gmem2_AWVALID    | out |    1|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_AWREADY    |  in |    1|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_AWADDR     | out |   64|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_AWID       | out |    1|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_AWLEN      | out |    8|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_AWSIZE     | out |    3|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_AWBURST    | out |    2|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_AWLOCK     | out |    2|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_AWCACHE    | out |    4|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_AWPROT     | out |    3|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_AWQOS      | out |    4|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_AWREGION   | out |    4|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_AWUSER     | out |    1|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_WVALID     | out |    1|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_WREADY     |  in |    1|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_WDATA      | out |  512|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_WSTRB      | out |   64|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_WLAST      | out |    1|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_WID        | out |    1|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_WUSER      | out |    1|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_ARVALID    | out |    1|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_ARREADY    |  in |    1|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_ARADDR     | out |   64|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_ARID       | out |    1|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_ARLEN      | out |    8|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_ARSIZE     | out |    3|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_ARBURST    | out |    2|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_ARLOCK     | out |    2|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_ARCACHE    | out |    4|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_ARPROT     | out |    3|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_ARQOS      | out |    4|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_ARREGION   | out |    4|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_ARUSER     | out |    1|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_RVALID     |  in |    1|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_RREADY     | out |    1|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_RDATA      |  in |  512|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_RLAST      |  in |    1|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_RID        |  in |    1|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_RUSER      |  in |    1|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_RRESP      |  in |    2|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_BVALID     |  in |    1|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_BREADY     | out |    1|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_BRESP      |  in |    2|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_BID        |  in |    1|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_BUSER      |  in |    1|    m_axi   |      gmem2      |    pointer   |
+-----------------------+-----+-----+------------+-----------------+--------------+

