<html>
  <head>
    <link rel="stylesheet" href="connectivity_table_styles.css">
  </head>
  <body>
    <h3>Instance Name: <span style="font-weight:normal">tag_array_m</span>
    </h3>
    <h3>Module: <span style="font-weight:normal">tag_array</span>
    </h3>
    <h3>Instance Hierarchy: <span style="font-weight:normal">
        <a href="instruction_cache.html">instruction_cache</a>.<a href="instruction_cache.icache_stage1_m.html">icache_stage1_m</a>.<a href="instruction_cache.icache_stage1_m.tag_array_m.html">tag_array_m</a>
      </span>
    </h3>
    <table>
      <thead>
        <tr>
          <td>Variable Name</td>
          <td>Variable Info</td>
          <td>Driver</td>
          <td>Load</td>
        </tr>
      </thead>
      <tbody>
        <tr>
          <td rowspan="1" id="TAG_WIDTH">
            <p>TAG_WIDTH</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, parameter</p>
            <p>
              <strong>dim</strong>: [31:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__tag_array.v.html#3">src/tag_array.v, 3:30</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="i_tag">
            <p>i_tag</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, input</p>
            <p>
              <strong>dim</strong>: [0:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__tag_array.v.html#5">src/tag_array.v, 5:45</a>
            </p>
          </td>
          <td>
            <p>1'h0</p>
            <p>Examine RTL: <a href="src__icache_stage1.v.html#83">src/icache_stage1.v:83</a>
            </p>
          </td>
          <td>
            <h4>o_tag</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.tag_array_m.html#o_tag">instruction_cache.icache_stage1_m.tag_array_m.o_tag</a>
            </p>
            <p>Examine RTL: <a href="src__tag_array.v.html#77">src/tag_array.v:77</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="i_r_addr">
            <p>i_r_addr</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, input</p>
            <p>
              <strong>dim</strong>: [3:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__tag_array.v.html#6">src/tag_array.v, 6:45</a>
            </p>
          </td>
          <td>
            <h4>i_r_set_addr</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.html#i_r_set_addr">instruction_cache.icache_stage1_m.i_r_set_addr</a>
            </p>
            <p>Examine RTL: <a href="src__icache_stage1.v.html#84">src/icache_stage1.v:84</a>
            </p>
          </td>
          <td>
            <h4>addr1</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.tag_array_m.tag_sram.html#addr1">instruction_cache.icache_stage1_m.tag_array_m.tag_sram.addr1</a>
            </p>
            <p>Examine RTL: <a href="src__tag_array.v.html#52">src/tag_array.v:52</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="3" id="i_r_valid">
            <p>i_r_valid</p>
          </td>
          <td rowspan="3">
            <p>
              <strong>type</strong>: logic, input</p>
            <p>
              <strong>dim</strong>: [0:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__tag_array.v.html#7">src/tag_array.v, 7:45</a>
            </p>
          </td>
          <td>
            <h4>i_r_valid</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.html#i_r_valid">instruction_cache.icache_stage1_m.i_r_valid</a>
            </p>
            <p>Examine RTL: <a href="src__icache_stage1.v.html#85">src/icache_stage1.v:85</a>
            </p>
          </td>
          <td>
            <h4>csb1</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.tag_array_m.tag_sram.html#csb1">instruction_cache.icache_stage1_m.tag_array_m.tag_sram.csb1</a>
            </p>
            <p>Examine RTL: <a href="src__tag_array.v.html#51">src/tag_array.v:51</a>
            </p>
          </td>
        </tr>
        <tr>
          <td>
            <p>None</p>
          </td>
          <td>
            <h4>o_valid</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.tag_array_m.html#o_valid">instruction_cache.icache_stage1_m.tag_array_m.o_valid</a>
            </p>
            <p>Examine RTL: <a href="src__tag_array.v.html#64">src/tag_array.v:64</a>
            </p>
          </td>
        </tr>
        <tr>
          <td>
            <p>None</p>
          </td>
          <td>
            <h4>o_tag</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.tag_array_m.html#o_tag">instruction_cache.icache_stage1_m.tag_array_m.o_tag</a>
            </p>
            <p>Examine RTL: <a href="src__tag_array.v.html#77">src/tag_array.v:77</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="i_w_addr">
            <p>i_w_addr</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, input</p>
            <p>
              <strong>dim</strong>: [3:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__tag_array.v.html#10">src/tag_array.v, 10:45</a>
            </p>
          </td>
          <td>
            <h4>i_w_ta_set_addr</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.html#i_w_ta_set_addr">instruction_cache.icache_stage1_m.i_w_ta_set_addr</a>
            </p>
            <p>Examine RTL: <a href="src__icache_stage1.v.html#87">src/icache_stage1.v:87</a>
            </p>
          </td>
          <td>
            <h4>addr0</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.tag_array_m.tag_sram.html#addr0">instruction_cache.icache_stage1_m.tag_array_m.tag_sram.addr0</a>
            </p>
            <p>Examine RTL: <a href="src__tag_array.v.html#47">src/tag_array.v:47</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="i_w_data">
            <p>i_w_data</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, input</p>
            <p>
              <strong>dim</strong>: [31:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__tag_array.v.html#11">src/tag_array.v, 11:45</a>
            </p>
          </td>
          <td>
            <h4>i_w_ta_data</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.html#i_w_ta_data">instruction_cache.icache_stage1_m.i_w_ta_data</a>
            </p>
            <p>Examine RTL: <a href="src__icache_stage1.v.html#88">src/icache_stage1.v:88</a>
            </p>
          </td>
          <td>
            <h4>din0</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.tag_array_m.tag_sram.html#din0">instruction_cache.icache_stage1_m.tag_array_m.tag_sram.din0</a>
            </p>
            <p>Examine RTL: <a href="src__tag_array.v.html#48">src/tag_array.v:48</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="i_w_wmask">
            <p>i_w_wmask</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, input</p>
            <p>
              <strong>dim</strong>: [3:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__tag_array.v.html#12">src/tag_array.v, 12:45</a>
            </p>
          </td>
          <td>
            <h4>i_w_ta_mask</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.html#i_w_ta_mask">instruction_cache.icache_stage1_m.i_w_ta_mask</a>
            </p>
            <p>Examine RTL: <a href="src__icache_stage1.v.html#89">src/icache_stage1.v:89</a>
            </p>
          </td>
          <td>
            <h4>wmask0</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.tag_array_m.tag_sram.html#wmask0">instruction_cache.icache_stage1_m.tag_array_m.tag_sram.wmask0</a>
            </p>
            <p>Examine RTL: <a href="src__tag_array.v.html#46">src/tag_array.v:46</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="2" id="i_w_valid">
            <p>i_w_valid</p>
          </td>
          <td rowspan="2">
            <p>
              <strong>type</strong>: logic, input</p>
            <p>
              <strong>dim</strong>: [0:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__tag_array.v.html#13">src/tag_array.v, 13:45</a>
            </p>
          </td>
          <td>
            <h4>i_w_ta_valid</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.html#i_w_ta_valid">instruction_cache.icache_stage1_m.i_w_ta_valid</a>
            </p>
            <p>Examine RTL: <a href="src__icache_stage1.v.html#90">src/icache_stage1.v:90</a>
            </p>
          </td>
          <td>
            <h4>csb0</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.tag_array_m.tag_sram.html#csb0">instruction_cache.icache_stage1_m.tag_array_m.tag_sram.csb0</a>
            </p>
            <p>Examine RTL: <a href="src__tag_array.v.html#45">src/tag_array.v:45</a>
            </p>
          </td>
        </tr>
        <tr>
          <td>
            <p>None</p>
          </td>
          <td>
            <h4>r_w_valid</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.tag_array_m.html#r_w_valid">instruction_cache.icache_stage1_m.tag_array_m.r_w_valid</a>
            </p>
            <p>Examine RTL: <a href="src__tag_array.v.html#65">src/tag_array.v:65</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="clk">
            <p>clk</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, input</p>
            <p>
              <strong>dim</strong>: [0:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__tag_array.v.html#16">src/tag_array.v, 16:45</a>
            </p>
          </td>
          <td>
            <h4>clk</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.html#clk">instruction_cache.icache_stage1_m.clk</a>
            </p>
            <p>Examine RTL: <a href="src__icache_stage1.v.html#92">src/icache_stage1.v:92</a>
            </p>
          </td>
          <td>
            <h4>clk</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.tag_array_m.cg.html#clk">instruction_cache.icache_stage1_m.tag_array_m.cg.clk</a>
            </p>
            <p>Examine RTL: <a href="src__tag_array.v.html#38">src/tag_array.v:38</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="arst_n">
            <p>arst_n</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, input</p>
            <p>
              <strong>dim</strong>: [0:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__tag_array.v.html#17">src/tag_array.v, 17:45</a>
            </p>
          </td>
          <td>
            <h4>arst_n</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.html#arst_n">instruction_cache.icache_stage1_m.arst_n</a>
            </p>
            <p>Examine RTL: <a href="src__icache_stage1.v.html#93">src/icache_stage1.v:93</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td rowspan="2" id="i_halt">
            <p>i_halt</p>
          </td>
          <td rowspan="2">
            <p>
              <strong>type</strong>: logic, input</p>
            <p>
              <strong>dim</strong>: [0:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__tag_array.v.html#18">src/tag_array.v, 18:45</a>
            </p>
          </td>
          <td>
            <h4>i_halt</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.html#i_halt">instruction_cache.icache_stage1_m.i_halt</a>
            </p>
            <p>Examine RTL: <a href="src__icache_stage1.v.html#94">src/icache_stage1.v:94</a>
            </p>
          </td>
          <td>
            <h4>stop_clock</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.tag_array_m.cg.html#stop_clock">instruction_cache.icache_stage1_m.tag_array_m.cg.stop_clock</a>
            </p>
            <p>Examine RTL: <a href="src__tag_array.v.html#39">src/tag_array.v:39</a>
            </p>
          </td>
        </tr>
        <tr>
          <td>
            <p>None</p>
          </td>
          <td>
            <h4>o_ready</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.tag_array_m.html#o_ready">instruction_cache.icache_stage1_m.tag_array_m.o_ready</a>
            </p>
            <p>Examine RTL: <a href="src__tag_array.v.html#32">src/tag_array.v:32</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="3" id="o_tag">
            <p>o_tag</p>
          </td>
          <td rowspan="3">
            <p>
              <strong>type</strong>: logic, output</p>
            <p>
              <strong>dim</strong>: [0:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__tag_array.v.html#20">src/tag_array.v, 20:45</a>
            </p>
          </td>
          <td>
            <h4>i_tag</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.tag_array_m.html#i_tag">instruction_cache.icache_stage1_m.tag_array_m.i_tag</a>
            </p>
            <p>Examine RTL: <a href="src__tag_array.v.html#77">src/tag_array.v:77</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td>
            <h4>i_r_valid</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.tag_array_m.html#i_r_valid">instruction_cache.icache_stage1_m.tag_array_m.i_r_valid</a>
            </p>
            <p>Examine RTL: <a href="src__tag_array.v.html#77">src/tag_array.v:77</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td>
            <p>1'h0</p>
            <p>Examine RTL: <a href="src__tag_array.v.html#74">src/tag_array.v:74</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td rowspan="4" id="o_data">
            <p>o_data</p>
          </td>
          <td rowspan="4">
            <p>
              <strong>type</strong>: logic, output</p>
            <p>
              <strong>dim</strong>: [31:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__tag_array.v.html#21">src/tag_array.v, 21:45</a>
            </p>
          </td>
          <td>
            <h4>ss_data</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.tag_array_m.html#ss_data">instruction_cache.icache_stage1_m.tag_array_m.ss_data</a>
            </p>
            <p>Examine RTL: <a href="src__tag_array.v.html#69">src/tag_array.v:69</a>
            </p>
          </td>
          <td>
            <h4>o_ta_data</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.html#o_ta_data">instruction_cache.icache_stage1_m.o_ta_data</a>
            </p>
            <p>Examine RTL: <a href="src__icache_stage1.v.html#98">src/icache_stage1.v:98</a>
            </p>
          </td>
        </tr>
        <tr>
          <td>
            <h4>r_w_valid</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.tag_array_m.html#r_w_valid">instruction_cache.icache_stage1_m.tag_array_m.r_w_valid</a>
            </p>
            <p>Examine RTL: <a href="src__tag_array.v.html#69">src/tag_array.v:69</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td>
            <h4>o_valid</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.tag_array_m.html#o_valid">instruction_cache.icache_stage1_m.tag_array_m.o_valid</a>
            </p>
            <p>Examine RTL: <a href="src__tag_array.v.html#69">src/tag_array.v:69</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td>
            <p>32'h20</p>
            <p>Examine RTL: <a href="src__tag_array.v.html#69">src/tag_array.v:69</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td rowspan="2" id="o_valid">
            <p>o_valid</p>
          </td>
          <td rowspan="2">
            <p>
              <strong>type</strong>: logic, output</p>
            <p>
              <strong>dim</strong>: [0:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__tag_array.v.html#22">src/tag_array.v, 22:45</a>
            </p>
          </td>
          <td>
            <h4>i_r_valid</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.tag_array_m.html#i_r_valid">instruction_cache.icache_stage1_m.tag_array_m.i_r_valid</a>
            </p>
            <p>Examine RTL: <a href="src__tag_array.v.html#64">src/tag_array.v:64</a>
            </p>
          </td>
          <td>
            <h4>o_data</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.tag_array_m.html#o_data">instruction_cache.icache_stage1_m.tag_array_m.o_data</a>
            </p>
            <p>Examine RTL: <a href="src__tag_array.v.html#69">src/tag_array.v:69</a>
            </p>
          </td>
        </tr>
        <tr>
          <td>
            <p>1'h0</p>
            <p>Examine RTL: <a href="src__tag_array.v.html#60">src/tag_array.v:60</a>
            </p>
          </td>
          <td>
            <h4>o_ta_data_valid</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.html#o_ta_data_valid">instruction_cache.icache_stage1_m.o_ta_data_valid</a>
            </p>
            <p>Examine RTL: <a href="src__icache_stage1.v.html#99">src/icache_stage1.v:99</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="o_ready">
            <p>o_ready</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, output</p>
            <p>
              <strong>dim</strong>: [0:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__tag_array.v.html#23">src/tag_array.v, 23:45</a>
            </p>
          </td>
          <td>
            <h4>i_halt</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.tag_array_m.html#i_halt">instruction_cache.icache_stage1_m.tag_array_m.i_halt</a>
            </p>
            <p>Examine RTL: <a href="src__tag_array.v.html#32">src/tag_array.v:32</a>
            </p>
          </td>
          <td>
            <h4>ta_ready</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.html#ta_ready">instruction_cache.icache_stage1_m.ta_ready</a>
            </p>
            <p>Examine RTL: <a href="src__icache_stage1.v.html#100">src/icache_stage1.v:100</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="NUM_ROWS">
            <p>NUM_ROWS</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, localparam</p>
            <p>
              <strong>dim</strong>: [31:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__tag_array.v.html#26">src/tag_array.v, 26:16</a>
            </p>
          </td>
          <td>
            <p>32'sh10</p>
            <p>Examine RTL: <a href="src__tag_array.v.html#26">src/tag_array.v:26</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="ADDR_WIDTH">
            <p>ADDR_WIDTH</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, localparam</p>
            <p>
              <strong>dim</strong>: [31:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__tag_array.v.html#27">src/tag_array.v, 27:16</a>
            </p>
          </td>
          <td>
            <p>32'sh4</p>
            <p>Examine RTL: <a href="src__tag_array.v.html#27">src/tag_array.v:27</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="NUM_BLOCKS">
            <p>NUM_BLOCKS</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, localparam</p>
            <p>
              <strong>dim</strong>: [31:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__tag_array.v.html#28">src/tag_array.v, 28:16</a>
            </p>
          </td>
          <td>
            <p>32'sh4</p>
            <p>Examine RTL: <a href="src__tag_array.v.html#28">src/tag_array.v:28</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="BLOCK_WIDTH">
            <p>BLOCK_WIDTH</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, localparam</p>
            <p>
              <strong>dim</strong>: [31:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__tag_array.v.html#29">src/tag_array.v, 29:16</a>
            </p>
          </td>
          <td>
            <p>32'sh8</p>
            <p>Examine RTL: <a href="src__tag_array.v.html#29">src/tag_array.v:29</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="ROW_WIDTH">
            <p>ROW_WIDTH</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, localparam</p>
            <p>
              <strong>dim</strong>: [31:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__tag_array.v.html#30">src/tag_array.v, 30:16</a>
            </p>
          </td>
          <td>
            <p>32'h20</p>
            <p>Examine RTL: <a href="src__tag_array.v.html#30">src/tag_array.v:30</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td rowspan="2" id="gated_clk">
            <p>gated_clk</p>
          </td>
          <td rowspan="2">
            <p>
              <strong>type</strong>: logic</p>
            <p>
              <strong>dim</strong>: [0:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__tag_array.v.html#34">src/tag_array.v, 34:10</a>
            </p>
          </td>
          <td>
            <h4>gated_clock</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.tag_array_m.cg.html#gated_clock">instruction_cache.icache_stage1_m.tag_array_m.cg.gated_clock</a>
            </p>
            <p>Examine RTL: <a href="src__tag_array.v.html#40">src/tag_array.v:40</a>
            </p>
          </td>
          <td>
            <h4>clk0</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.tag_array_m.tag_sram.html#clk0">instruction_cache.icache_stage1_m.tag_array_m.tag_sram.clk0</a>
            </p>
            <p>Examine RTL: <a href="src__tag_array.v.html#44">src/tag_array.v:44</a>
            </p>
          </td>
        </tr>
        <tr>
          <td>
            <p>None</p>
          </td>
          <td>
            <h4>clk1</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.tag_array_m.tag_sram.html#clk1">instruction_cache.icache_stage1_m.tag_array_m.tag_sram.clk1</a>
            </p>
            <p>Examine RTL: <a href="src__tag_array.v.html#50">src/tag_array.v:50</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="ss_data">
            <p>ss_data</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic</p>
            <p>
              <strong>dim</strong>: [31:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__tag_array.v.html#35">src/tag_array.v, 35:26</a>
            </p>
          </td>
          <td>
            <h4>dout1</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.tag_array_m.tag_sram.html#dout1">instruction_cache.icache_stage1_m.tag_array_m.tag_sram.dout1</a>
            </p>
            <p>Examine RTL: <a href="src__tag_array.v.html#53">src/tag_array.v:53</a>
            </p>
          </td>
          <td>
            <h4>o_data</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.tag_array_m.html#o_data">instruction_cache.icache_stage1_m.tag_array_m.o_data</a>
            </p>
            <p>Examine RTL: <a href="src__tag_array.v.html#69">src/tag_array.v:69</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="2" id="r_w_valid">
            <p>r_w_valid</p>
          </td>
          <td rowspan="2">
            <p>
              <strong>type</strong>: logic</p>
            <p>
              <strong>dim</strong>: [0:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__tag_array.v.html#56">src/tag_array.v, 56:9</a>
            </p>
          </td>
          <td>
            <h4>i_w_valid</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.tag_array_m.html#i_w_valid">instruction_cache.icache_stage1_m.tag_array_m.i_w_valid</a>
            </p>
            <p>Examine RTL: <a href="src__tag_array.v.html#65">src/tag_array.v:65</a>
            </p>
          </td>
          <td>
            <h4>o_data</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.tag_array_m.html#o_data">instruction_cache.icache_stage1_m.tag_array_m.o_data</a>
            </p>
            <p>Examine RTL: <a href="src__tag_array.v.html#69">src/tag_array.v:69</a>
            </p>
          </td>
        </tr>
        <tr>
          <td>
            <p>1'h0</p>
            <p>Examine RTL: <a href="src__tag_array.v.html#61">src/tag_array.v:61</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
      </tbody>
    </table>
  </body>
  <p>
    <a href="index.html">Design Hierarchy Index</a>
  </p>
</html>