
# Arch-final-project
!!!!!Visualizing Verilog!!!!!

"wire/reg" name ADD arg1 arg2...

wire b = 1;
wire a = b + c + d;

wire b = 1
wire (b + c) + b c
wire a ADD (b + c) d

wire .temp0 + b c
wire a + .temp0 d

