Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Thu Oct  9 12:52:27 2025
| Host         : hvm1 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing_summary -file reports/4_2_timing.rpt
| Design       : waiz_benchmark
| Device       : 7vx690t-ffg1761
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 66 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.793        0.000                      0                 7790        0.040        0.000                      0                 7790        2.100        0.000                       0                  7393  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)         Period(ns)      Frequency(MHz)
-----    ------------         ----------      --------------
sys_clk  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk             0.793        0.000                      0                 7790        0.040        0.000                      0                 7790        2.100        0.000                       0                  7393  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.793ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.040ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.793ns  (required time - arrival time)
  Source:                 softmax/add/output_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            softmax/multiply_and_store[2].mow/internal_operation/buff0_reg/B[2]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.891ns  (logic 1.027ns (26.397%)  route 2.864ns (73.603%))
  Logic Levels:           7  (CARRY4=2 LUT2=2 LUT6=3)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.190ns = ( 9.190 - 5.000 ) 
    Source Clock Delay      (SCD):    4.508ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.681     0.681 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.933     2.614    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=7392, routed)        1.801     4.508    softmax/add/CLK
    SLICE_X13Y134        FDRE                                         r  softmax/add/output_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y134        FDRE (Prop_fdre_C_Q)         0.223     4.731 f  softmax/add/output_data_reg[8]/Q
                         net (fo=3, routed)           0.358     5.089    softmax/add/tempSum[8]
    SLICE_X13Y134        LUT2 (Prop_lut2_I0_O)        0.043     5.132 r  softmax/add/buff0_reg_i_142/O
                         net (fo=1, routed)           0.000     5.132    softmax/add/buff0_reg_i_142_n_0
    SLICE_X13Y134        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     5.399 r  softmax/add/buff0_reg_i_63/CO[3]
                         net (fo=1, routed)           0.000     5.399    softmax/add/buff0_reg_i_63_n_0
    SLICE_X13Y135        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     5.538 r  softmax/add/buff0_reg_i_21/CO[0]
                         net (fo=29, routed)          0.393     5.931    softmax/add/CO[0]
    SLICE_X12Y135        LUT2 (Prop_lut2_I1_O)        0.135     6.066 r  softmax/add/buff0_reg_i_68/O
                         net (fo=115, routed)         0.814     6.879    softmax/sel[2]
    SLICE_X18Y138        LUT6 (Prop_lut6_I1_O)        0.134     7.013 r  softmax/p_0_out_inferred__5/buff0_reg_i_108/O
                         net (fo=1, routed)           0.346     7.359    softmax/p_0_out_inferred__5/buff0_reg_i_108_n_0
    SLICE_X19Y138        LUT6 (Prop_lut6_I1_O)        0.043     7.402 r  softmax/p_0_out_inferred__5/buff0_reg_i_52/O
                         net (fo=1, routed)           0.374     7.776    softmax/p_0_out_inferred__5/buff0_reg_i_52_n_0
    SLICE_X19Y133        LUT6 (Prop_lut6_I1_O)        0.043     7.819 r  softmax/p_0_out_inferred__5/buff0_reg_i_15/O
                         net (fo=5, routed)           0.580     8.399    softmax/multiply_and_store[2].mow/internal_operation/B[2]
    DSP48_X0Y55          DSP48E1                                      r  softmax/multiply_and_store[2].mow/internal_operation/buff0_reg/B[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    AU32                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.574     5.574 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.814     7.388    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.471 r  clk_IBUF_BUFG_inst/O
                         net (fo=7392, routed)        1.719     9.190    softmax/multiply_and_store[2].mow/internal_operation/CLK
    DSP48_X0Y55          DSP48E1                                      r  softmax/multiply_and_store[2].mow/internal_operation/buff0_reg/CLK
                         clock pessimism              0.354     9.544    
                         clock uncertainty           -0.035     9.508    
    DSP48_X0Y55          DSP48E1 (Setup_dsp48e1_CLK_B[2])
                                                     -0.317     9.191    softmax/multiply_and_store[2].mow/internal_operation/buff0_reg
  -------------------------------------------------------------------
                         required time                          9.191    
                         arrival time                          -8.399    
  -------------------------------------------------------------------
                         slack                                  0.793    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 denselayer1/sum_all/col_trees[55].column_tree/genblk2[0].genblk1[1].tree_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            denselayer1/sum_all/col_trees[55].column_tree/output_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.118ns (52.195%)  route 0.108ns (47.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.263ns
    Source Clock Delay      (SCD):    1.850ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.187     0.187 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.880     1.067    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.093 r  clk_IBUF_BUFG_inst/O
                         net (fo=7392, routed)        0.757     1.850    denselayer1/sum_all/col_trees[55].column_tree/CLK
    SLICE_X34Y149        FDRE                                         r  denselayer1/sum_all/col_trees[55].column_tree/genblk2[0].genblk1[1].tree_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y149        FDRE (Prop_fdre_C_Q)         0.118     1.968 r  denselayer1/sum_all/col_trees[55].column_tree/genblk2[0].genblk1[1].tree_reg[1][3]/Q
                         net (fo=1, routed)           0.108     2.076    denselayer1/sum_all/col_trees[55].column_tree/genblk2[0].genblk1[1].tree_reg[1]_287[3]
    SLICE_X34Y150        FDRE                                         r  denselayer1/sum_all/col_trees[55].column_tree/output_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.354     0.354 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.950     1.304    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.334 r  clk_IBUF_BUFG_inst/O
                         net (fo=7392, routed)        0.929     2.263    denselayer1/sum_all/col_trees[55].column_tree/CLK
    SLICE_X34Y150        FDRE                                         r  denselayer1/sum_all/col_trees[55].column_tree/output_data_reg[3]/C
                         clock pessimism             -0.269     1.994    
    SLICE_X34Y150        FDRE (Hold_fdre_C_D)         0.042     2.036    denselayer1/sum_all/col_trees[55].column_tree/output_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.036    
                         arrival time                           2.076    
  -------------------------------------------------------------------
                         slack                                  0.040    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK  n/a            1.538         5.000       3.462      DSP48_X0Y56    softmax/multiply_and_store[1].mow/internal_operation/buff0_reg/CLK
Low Pulse Width   Slow    FDRE/C       n/a            0.400         2.500       2.100      SLICE_X35Y152  denselayer1/INPUT_SIZE_rows[0].OUTPUT_SIZE_cols[20].sa/data_out_reg[2]/C
High Pulse Width  Slow    FDCE/C       n/a            0.350         2.500       2.150      SLICE_X26Y139  denselayer2/cycle_count_reg[11]/C



