{"bIdx":29747,"bType":"thm","type":"","name":"crctcshlem1","params":"class c0, class c1, class c2, class c3, class c4, class c5, wff w0","body":["|- wi(w0, wcel(c0, cn0))","-| wceq(c1, cfv(cvtx, c2))","-| wceq(c3, cfv(ciedg, c2))","-| wi(w0, wbr(c4, cfv(ccrcts, c2), c5))","-| wceq(c0, cfv(chash, c4))"],"bodyPretty":["⊢ (w0 → c0 ∈ ℕ0)","⊣ c1 =(Vtx ` c2)","⊣ c3 =(iEdg ` c2)","⊣ (w0 → c4[(Circuits ` c2)]c5)","⊣ c0 =(# ` c4)"],"proof":[{"stmt":{"origin":"a1ii(wi(w0, wcel(c0, cn0)), wceq(c1, cfv(cvtx, c2)))","pretty":"a1ii((w0 → c0 ∈ ℕ0), c1 =(Vtx ` c2))"},"body":{"origin":"|- wi(w0, wcel(c0, cn0))\n-| wi(w0, wcel(c0, cn0))\n-| wceq(c1, cfv(cvtx, c2))","pretty":"⊢ (w0 → c0 ∈ ℕ0)\n⊣ (w0 → c0 ∈ ℕ0)\n⊣ c1 =(Vtx ` c2)"},"cumulated":{"origin":"|- wi(w0, wcel(c0, cn0))\n-| wi(w0, wcel(c0, cn0))\n-| wceq(c1, cfv(cvtx, c2))","pretty":"⊢ (w0 → c0 ∈ ℕ0)\n⊣ (w0 → c0 ∈ ℕ0)\n⊣ c1 =(Vtx ` c2)"}},{"stmt":{"origin":"a1ii(wi(w0, wcel(c0, cn0)), wceq(c3, cfv(ciedg, c2)))","pretty":"a1ii((w0 → c0 ∈ ℕ0), c3 =(iEdg ` c2))"},"body":{"origin":"|- wi(w0, wcel(c0, cn0))\n-| wi(w0, wcel(c0, cn0))\n-| wceq(c3, cfv(ciedg, c2))","pretty":"⊢ (w0 → c0 ∈ ℕ0)\n⊣ (w0 → c0 ∈ ℕ0)\n⊣ c3 =(iEdg ` c2)"},"cumulated":{"origin":"|- wi(w0, wcel(c0, cn0))\n-| wceq(c1, cfv(cvtx, c2))\n-| wi(w0, wcel(c0, cn0))\n-| wceq(c3, cfv(ciedg, c2))","pretty":"⊢ (w0 → c0 ∈ ℕ0)\n⊣ c1 =(Vtx ` c2)\n⊣ (w0 → c0 ∈ ℕ0)\n⊣ c3 =(iEdg ` c2)"}},{"stmt":{"origin":"3syl(w0, wcel(c0, cn0), wbr(c4, cfv(ccrcts, c2), c5), wbr(c4, cfv(cwlks, c2), c5))","pretty":"3syl(w0, c0 ∈ ℕ0, c4[(Circuits ` c2)]c5, c4[(Walks ` c2)]c5)"},"body":{"origin":"|- wi(w0, wcel(c0, cn0))\n-| wi(w0, wbr(c4, cfv(ccrcts, c2), c5))\n-| wi(wbr(c4, cfv(ccrcts, c2), c5), wbr(c4, cfv(cwlks, c2), c5))\n-| wi(wbr(c4, cfv(cwlks, c2), c5), wcel(c0, cn0))","pretty":"⊢ (w0 → c0 ∈ ℕ0)\n⊣ (w0 → c4[(Circuits ` c2)]c5)\n⊣ (c4[(Circuits ` c2)]c5 → c4[(Walks ` c2)]c5)\n⊣ (c4[(Walks ` c2)]c5 → c0 ∈ ℕ0)"},"cumulated":{"origin":"|- wi(w0, wcel(c0, cn0))\n-| wceq(c1, cfv(cvtx, c2))\n-| wceq(c3, cfv(ciedg, c2))\n-| wi(w0, wbr(c4, cfv(ccrcts, c2), c5))\n-| wi(wbr(c4, cfv(ccrcts, c2), c5), wbr(c4, cfv(cwlks, c2), c5))\n-| wi(wbr(c4, cfv(cwlks, c2), c5), wcel(c0, cn0))","pretty":"⊢ (w0 → c0 ∈ ℕ0)\n⊣ c1 =(Vtx ` c2)\n⊣ c3 =(iEdg ` c2)\n⊣ (w0 → c4[(Circuits ` c2)]c5)\n⊣ (c4[(Circuits ` c2)]c5 → c4[(Walks ` c2)]c5)\n⊣ (c4[(Walks ` c2)]c5 → c0 ∈ ℕ0)"}},{"stmt":{"origin":"crctiswlk(c4, c2, c5)","pretty":"crctiswlk(c4, c2, c5)"},"body":{"origin":"|- wi(wbr(c4, cfv(ccrcts, c2), c5), wbr(c4, cfv(cwlks, c2), c5))","pretty":"⊢ (c4[(Circuits ` c2)]c5 → c4[(Walks ` c2)]c5)"},"cumulated":{"origin":"|- wi(w0, wcel(c0, cn0))\n-| wceq(c1, cfv(cvtx, c2))\n-| wceq(c3, cfv(ciedg, c2))\n-| wi(w0, wbr(c4, cfv(ccrcts, c2), c5))\n-| wi(wbr(c4, cfv(cwlks, c2), c5), wcel(c0, cn0))","pretty":"⊢ (w0 → c0 ∈ ℕ0)\n⊣ c1 =(Vtx ` c2)\n⊣ c3 =(iEdg ` c2)\n⊣ (w0 → c4[(Circuits ` c2)]c5)\n⊣ (c4[(Walks ` c2)]c5 → c0 ∈ ℕ0)"}},{"stmt":{"origin":"syl5eqel(c0, cn0, cfv(chash, c4), wbr(c4, cfv(cwlks, c2), c5))","pretty":"syl5eqel(c0, cn0, (# ` c4), c4[(Walks ` c2)]c5)"},"body":{"origin":"|- wi(wbr(c4, cfv(cwlks, c2), c5), wcel(c0, cn0))\n-| wceq(c0, cfv(chash, c4))\n-| wi(wbr(c4, cfv(cwlks, c2), c5), wcel(cfv(chash, c4), cn0))","pretty":"⊢ (c4[(Walks ` c2)]c5 → c0 ∈ ℕ0)\n⊣ c0 =(# ` c4)\n⊣ (c4[(Walks ` c2)]c5 →(# ` c4)∈ ℕ0)"},"cumulated":{"origin":"|- wi(w0, wcel(c0, cn0))\n-| wceq(c1, cfv(cvtx, c2))\n-| wceq(c3, cfv(ciedg, c2))\n-| wi(w0, wbr(c4, cfv(ccrcts, c2), c5))\n-| wceq(c0, cfv(chash, c4))\n-| wi(wbr(c4, cfv(cwlks, c2), c5), wcel(cfv(chash, c4), cn0))","pretty":"⊢ (w0 → c0 ∈ ℕ0)\n⊣ c1 =(Vtx ` c2)\n⊣ c3 =(iEdg ` c2)\n⊣ (w0 → c4[(Circuits ` c2)]c5)\n⊣ c0 =(# ` c4)\n⊣ (c4[(Walks ` c2)]c5 →(# ` c4)∈ ℕ0)"}},{"stmt":{"origin":"wlkcl(c4, c2, c5)","pretty":"wlkcl(c4, c2, c5)"},"body":{"origin":"|- wi(wbr(c4, cfv(cwlks, c2), c5), wcel(cfv(chash, c4), cn0))","pretty":"⊢ (c4[(Walks ` c2)]c5 →(# ` c4)∈ ℕ0)"},"cumulated":{"origin":"|- wi(w0, wcel(c0, cn0))\n-| wceq(c1, cfv(cvtx, c2))\n-| wceq(c3, cfv(ciedg, c2))\n-| wi(w0, wbr(c4, cfv(ccrcts, c2), c5))\n-| wceq(c0, cfv(chash, c4))","pretty":"⊢ (w0 → c0 ∈ ℕ0)\n⊣ c1 =(Vtx ` c2)\n⊣ c3 =(iEdg ` c2)\n⊣ (w0 → c4[(Circuits ` c2)]c5)\n⊣ c0 =(# ` c4)"}}],"comment":"Lemma for ~ crctcsh . (Contributed by AV, 10-Mar-2021.)","parent":["a1ii","3syl","crctiswlk","syl5eqel","wlkcl"],"children":["crctcshlem4","crctcsh","eucrct2eupthOLD","eucrct2eupth"]}