<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.2 Trace  (nt)</twExecVer><twCopyright>Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.2\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml wave_gen.twx wave_gen.ncd -o wave_gen.twr wave_gen.pcf -ucf
wave_gen_timing.ucf -ucf wave_gen_pins.ucf

</twCmdLine><twDesign>wave_gen.ncd</twDesign><twDesignPath>wave_gen.ncd</twDesignPath><twPCF>wave_gen.pcf</twPCF><twPcfPath>wave_gen.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="fgg484"><twDevName>xc6slx45t</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-2</twSpeedGrade><twSpeedVer>PRODUCTION 1.22 2012-07-09</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.</twInfo><twInfo anchorID="3">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="4">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="5">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="6" twConstType="NETDELAY" ><twConstHead uID="1"><twConstName UCFConstName="NET &quot;clkx_nsamp_i0/meta_harden_bus_new_i0/signal_meta&quot; MAXDELAY = 2 ns;" ScopeName="">NET &quot;uart_rx_i0/meta_harden_rxd_i0/signal_meta&quot; MAXDELAY = 2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.712</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>1.288</twSlack><twNet>uart_rx_i0/meta_harden_rxd_i0/signal_meta</twNet><twDel>0.712</twDel><twTimeConst>2.000</twTimeConst><twAbsSlack>1.288</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X33Y74.AQ</twSrc><twDest>SLICE_X32Y74.DX</twDest><twNetDelInfo twAcc="twRouted">0.712</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="7" twConstType="NETDELAY" ><twConstHead uID="2"><twConstName UCFConstName="NET &quot;clkx_nsamp_i0/meta_harden_bus_new_i0/signal_meta&quot; MAXDELAY = 2 ns;" ScopeName="">NET &quot;clkx_nsamp_i0/meta_harden_bus_new_i0/signal_meta&quot; MAXDELAY = 2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.857</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>1.143</twSlack><twNet>clkx_nsamp_i0/meta_harden_bus_new_i0/signal_meta</twNet><twDel>0.857</twDel><twTimeConst>2.000</twTimeConst><twAbsSlack>1.143</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X17Y30.AQ</twSrc><twDest>SLICE_X17Y30.DX</twDest><twNetDelInfo twAcc="twRouted">0.857</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="8" twConstType="NETDELAY" ><twConstHead uID="3"><twConstName UCFConstName="NET &quot;clkx_nsamp_i0/meta_harden_bus_new_i0/signal_meta&quot; MAXDELAY = 2 ns;" ScopeName="">NET &quot;clkx_spd_i0/meta_harden_bus_new_i0/signal_meta&quot; MAXDELAY = 2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.598</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>1.402</twSlack><twNet>clkx_spd_i0/meta_harden_bus_new_i0/signal_meta</twNet><twDel>0.598</twDel><twTimeConst>2.000</twTimeConst><twAbsSlack>1.402</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X26Y36.CQ</twSrc><twDest>SLICE_X26Y36.DX</twDest><twNetDelInfo twAcc="twRouted">0.598</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="9" twConstType="NETDELAY" ><twConstHead uID="4"><twConstName UCFConstName="NET &quot;clkx_nsamp_i0/meta_harden_bus_new_i0/signal_meta&quot; MAXDELAY = 2 ns;" ScopeName="">NET &quot;clkx_pre_i0/meta_harden_bus_new_i0/signal_meta&quot; MAXDELAY = 2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.822</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>1.178</twSlack><twNet>clkx_pre_i0/meta_harden_bus_new_i0/signal_meta</twNet><twDel>0.822</twDel><twTimeConst>2.000</twTimeConst><twAbsSlack>1.178</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X24Y42.AQ</twSrc><twDest>SLICE_X24Y42.A5</twDest><twNetDelInfo twAcc="twRouted">0.822</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="10" twConstType="NETDELAY" ><twConstHead uID="5"><twConstName UCFConstName="NET &quot;clkx_nsamp_i0/meta_harden_bus_new_i0/signal_meta&quot; MAXDELAY = 2 ns;" ScopeName="">NET &quot;lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/signal_meta&quot; MAXDELAY = 2         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.488</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.512</twSlack><twNet>lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/signal_meta</twNet><twDel>1.488</twDel><twTimeConst>2.000</twTimeConst><twAbsSlack>0.512</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X52Y108.BQ</twSrc><twDest>SLICE_X45Y98.BX</twDest><twNetDelInfo twAcc="twRouted">1.488</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="11" twConstType="NETDELAY" ><twConstHead uID="6"><twConstName UCFConstName="NET &quot;clkx_nsamp_i0/meta_harden_bus_new_i0/signal_meta&quot; MAXDELAY = 2 ns;" ScopeName="">NET &quot;samp_gen_i0/meta_harden_samp_gen_go_i0/signal_meta&quot; MAXDELAY = 2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.714</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>1.286</twSlack><twNet>samp_gen_i0/meta_harden_samp_gen_go_i0/signal_meta</twNet><twDel>0.714</twDel><twTimeConst>2.000</twTimeConst><twAbsSlack>1.286</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X24Y46.AQ</twSrc><twDest>SLICE_X25Y40.AX</twDest><twNetDelInfo twAcc="twRouted">0.714</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="12" twConstType="PERIOD" ><twConstHead uID="7"><twConstName UCFConstName="TIMESPEC TS_clk_pin = PERIOD &quot;clk_pin&quot; 37.037 ns HIGH 50%;" ScopeName="">TS_clk_pin = PERIOD TIMEGRP &quot;clk_pin&quot; 37.037 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>16.000</twMinPer></twConstHead><twPinLimitRpt anchorID="13"><twPinLimitBanner>Component Switching Limit Checks: TS_clk_pin = PERIOD TIMEGRP &quot;clk_pin&quot; 37.037 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="14" type="MINLOWPULSE" name="Tdcmpw_CLKIN_25_50" slack="21.037" period="37.037" constraintValue="18.518" deviceLimit="8.000" physResource="clk_gen_i0/clk_core_i0/dcm_sp_inst/CLKIN" logResource="clk_gen_i0/clk_core_i0/dcm_sp_inst/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="clk_gen_i0/clk_core_i0/dcm_sp_inst_ML_NEW_DIVCLK"/><twPinLimit anchorID="15" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_25_50" slack="21.037" period="37.037" constraintValue="18.518" deviceLimit="8.000" physResource="clk_gen_i0/clk_core_i0/dcm_sp_inst/CLKIN" logResource="clk_gen_i0/clk_core_i0/dcm_sp_inst/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="clk_gen_i0/clk_core_i0/dcm_sp_inst_ML_NEW_DIVCLK"/><twPinLimit anchorID="16" type="MINPERIOD" name="Tdcmper_CLKIN" slack="33.037" period="37.037" constraintValue="37.037" deviceLimit="4.000" freqLimit="250.000" physResource="clk_gen_i0/clk_core_i0/dcm_sp_inst/CLKIN" logResource="clk_gen_i0/clk_core_i0/dcm_sp_inst/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="clk_gen_i0/clk_core_i0/dcm_sp_inst_ML_NEW_DIVCLK"/></twPinLimitRpt></twConst><twConst anchorID="17" twConstType="PERIOD" ><twConstHead uID="8"><twConstName UCFConstName="TIMESPEC TS_clk_pin = PERIOD &quot;clk_pin&quot; 37.037 ns HIGH 50%;" ScopeName="">TS_clk_gen_i0_clk_core_i0_clk0 = PERIOD TIMEGRP &quot;clk_gen_i0_clk_core_i0_clk0&quot;         TS_clk_pin HIGH 50%;</twConstName><twItemCnt>7129</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1234</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>9.454</twMinPer></twConstHead><twPathRptBanner iPaths="70" iCriticalPaths="0" sType="EndPoint">Paths for end point char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X2Y38.DIA0), 70 paths
</twPathRptBanner><twPathRpt anchorID="18"><twConstPath anchorID="19" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>27.583</twSlack><twSrc BELType="FF">cmd_parse_i0/send_resp_data_3</twSrc><twDest BELType="RAM">char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>9.294</twTotPathDel><twClkSkew dest = "0.708" src = "0.733">0.025</twClkSkew><twDelConst>37.037</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cmd_parse_i0/send_resp_data_3</twSrc><twDest BELType='RAM'>char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X14Y38.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_rx</twSrcClk><twPathDel><twSite>SLICE_X14Y38.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>send_resp_data&lt;3&gt;</twComp><twBEL>cmd_parse_i0/send_resp_data_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y54.D2</twSite><twDelType>net</twDelType><twFanCnt>42</twFanCnt><twDelInfo twEdge="twRising">2.191</twDelInfo><twComp>send_resp_data&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y54.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>resp_gen_i0/Mmux_char_fifo_din15</twComp><twBEL>resp_gen_i0/Mmux_char_fifo_din15_F</twBEL><twBEL>resp_gen_i0/Mmux_char_fifo_din15</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y55.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.205</twDelInfo><twComp>resp_gen_i0/Mmux_char_fifo_din15</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y55.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>resp_gen_i0/Mmux_char_fifo_din35</twComp><twBEL>resp_gen_i0/Mmux_char_fifo_din111_F</twBEL><twBEL>resp_gen_i0/Mmux_char_fifo_din111</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y57.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.442</twDelInfo><twComp>resp_gen_i0/Mmux_char_fifo_din111</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y57.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>resp_gen_i0/Mmux_char_fifo_din112</twComp><twBEL>resp_gen_i0/Mmux_char_fifo_din114</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y38.DIA0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.568</twDelInfo><twComp>char_fifo_din&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X2Y38.CLKA</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>1.888</twLogDel><twRouteDel>7.406</twRouteDel><twTotDel>9.294</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.037">clk_rx</twDestClk><twPctLog>20.3</twPctLog><twPctRoute>79.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="20"><twConstPath anchorID="21" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>27.996</twSlack><twSrc BELType="FF">cmd_parse_i0/send_resp_data_3</twSrc><twDest BELType="RAM">char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>8.881</twTotPathDel><twClkSkew dest = "0.708" src = "0.733">0.025</twClkSkew><twDelConst>37.037</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cmd_parse_i0/send_resp_data_3</twSrc><twDest BELType='RAM'>char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X14Y38.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_rx</twSrcClk><twPathDel><twSite>SLICE_X14Y38.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>send_resp_data&lt;3&gt;</twComp><twBEL>cmd_parse_i0/send_resp_data_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y54.C3</twSite><twDelType>net</twDelType><twFanCnt>42</twFanCnt><twDelInfo twEdge="twRising">1.777</twDelInfo><twComp>send_resp_data&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y54.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>resp_gen_i0/Mmux_char_fifo_din15</twComp><twBEL>resp_gen_i0/Mmux_char_fifo_din15_G</twBEL><twBEL>resp_gen_i0/Mmux_char_fifo_din15</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y55.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.205</twDelInfo><twComp>resp_gen_i0/Mmux_char_fifo_din15</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y55.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>resp_gen_i0/Mmux_char_fifo_din35</twComp><twBEL>resp_gen_i0/Mmux_char_fifo_din111_F</twBEL><twBEL>resp_gen_i0/Mmux_char_fifo_din111</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y57.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.442</twDelInfo><twComp>resp_gen_i0/Mmux_char_fifo_din111</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y57.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>resp_gen_i0/Mmux_char_fifo_din112</twComp><twBEL>resp_gen_i0/Mmux_char_fifo_din114</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y38.DIA0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.568</twDelInfo><twComp>char_fifo_din&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X2Y38.CLKA</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>1.889</twLogDel><twRouteDel>6.992</twRouteDel><twTotDel>8.881</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.037">clk_rx</twDestClk><twPctLog>21.3</twPctLog><twPctRoute>78.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="22"><twConstPath anchorID="23" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>28.124</twSlack><twSrc BELType="FF">cmd_parse_i0/send_resp_data_0</twSrc><twDest BELType="RAM">char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>8.755</twTotPathDel><twClkSkew dest = "0.708" src = "0.731">0.023</twClkSkew><twDelConst>37.037</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cmd_parse_i0/send_resp_data_0</twSrc><twDest BELType='RAM'>char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X17Y39.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_rx</twSrcClk><twPathDel><twSite>SLICE_X17Y39.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>send_resp_data&lt;1&gt;</twComp><twBEL>cmd_parse_i0/send_resp_data_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y54.C1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.746</twDelInfo><twComp>send_resp_data&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y54.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>resp_gen_i0/Mmux_char_fifo_din15</twComp><twBEL>resp_gen_i0/Mmux_char_fifo_din15_G</twBEL><twBEL>resp_gen_i0/Mmux_char_fifo_din15</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y55.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.205</twDelInfo><twComp>resp_gen_i0/Mmux_char_fifo_din15</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y55.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>resp_gen_i0/Mmux_char_fifo_din35</twComp><twBEL>resp_gen_i0/Mmux_char_fifo_din111_F</twBEL><twBEL>resp_gen_i0/Mmux_char_fifo_din111</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y57.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.442</twDelInfo><twComp>resp_gen_i0/Mmux_char_fifo_din111</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y57.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>resp_gen_i0/Mmux_char_fifo_din112</twComp><twBEL>resp_gen_i0/Mmux_char_fifo_din114</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y38.DIA0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.568</twDelInfo><twComp>char_fifo_din&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X2Y38.CLKA</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>1.794</twLogDel><twRouteDel>6.961</twRouteDel><twTotDel>8.755</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.037">clk_rx</twDestClk><twPctLog>20.5</twPctLog><twPctRoute>79.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="49" iCriticalPaths="0" sType="EndPoint">Paths for end point char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X2Y38.DIA6), 49 paths
</twPathRptBanner><twPathRpt anchorID="24"><twConstPath anchorID="25" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>27.695</twSlack><twSrc BELType="FF">cmd_parse_i0/send_resp_data_2</twSrc><twDest BELType="RAM">char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>9.182</twTotPathDel><twClkSkew dest = "0.708" src = "0.733">0.025</twClkSkew><twDelConst>37.037</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cmd_parse_i0/send_resp_data_2</twSrc><twDest BELType='RAM'>char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X14Y38.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_rx</twSrcClk><twPathDel><twSite>SLICE_X14Y38.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>send_resp_data&lt;3&gt;</twComp><twBEL>cmd_parse_i0/send_resp_data_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y56.D1</twSite><twDelType>net</twDelType><twFanCnt>27</twFanCnt><twDelInfo twEdge="twRising">2.154</twDelInfo><twComp>send_resp_data&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y56.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>resp_gen_i0/char_cnt&lt;3&gt;</twComp><twBEL>resp_gen_i0/Mmux_char_fifo_din4141</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y54.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>resp_gen_i0/Mmux_char_fifo_din414</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y54.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>resp_gen_i0/Madd_n0142_lut&lt;3&gt;</twComp><twBEL>resp_gen_i0/Mmux_char_fifo_din72</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y56.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.204</twDelInfo><twComp>resp_gen_i0/Mmux_char_fifo_din72</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y56.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>resp_gen_i0/Mmux_char_fifo_din73</twComp><twBEL>resp_gen_i0/Mmux_char_fifo_din75</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y56.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>resp_gen_i0/Mmux_char_fifo_din75</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y56.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>resp_gen_i0/Mmux_char_fifo_din73</twComp><twBEL>resp_gen_i0/Mmux_char_fifo_din77</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y38.DIA6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.724</twDelInfo><twComp>char_fifo_din&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X2Y38.CLKA</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>1.861</twLogDel><twRouteDel>7.321</twRouteDel><twTotDel>9.182</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.037">clk_rx</twDestClk><twPctLog>20.3</twPctLog><twPctRoute>79.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="26"><twConstPath anchorID="27" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>28.209</twSlack><twSrc BELType="FF">cmd_parse_i0/send_resp_data_1</twSrc><twDest BELType="RAM">char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>8.670</twTotPathDel><twClkSkew dest = "0.708" src = "0.731">0.023</twClkSkew><twDelConst>37.037</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cmd_parse_i0/send_resp_data_1</twSrc><twDest BELType='RAM'>char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X17Y39.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_rx</twSrcClk><twPathDel><twSite>SLICE_X17Y39.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>send_resp_data&lt;1&gt;</twComp><twBEL>cmd_parse_i0/send_resp_data_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y56.D5</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.737</twDelInfo><twComp>send_resp_data&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y56.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>resp_gen_i0/char_cnt&lt;3&gt;</twComp><twBEL>resp_gen_i0/Mmux_char_fifo_din4141</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y54.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>resp_gen_i0/Mmux_char_fifo_din414</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y54.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>resp_gen_i0/Madd_n0142_lut&lt;3&gt;</twComp><twBEL>resp_gen_i0/Mmux_char_fifo_din72</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y56.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.204</twDelInfo><twComp>resp_gen_i0/Mmux_char_fifo_din72</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y56.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>resp_gen_i0/Mmux_char_fifo_din73</twComp><twBEL>resp_gen_i0/Mmux_char_fifo_din75</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y56.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>resp_gen_i0/Mmux_char_fifo_din75</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y56.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>resp_gen_i0/Mmux_char_fifo_din73</twComp><twBEL>resp_gen_i0/Mmux_char_fifo_din77</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y38.DIA6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.724</twDelInfo><twComp>char_fifo_din&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X2Y38.CLKA</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>1.766</twLogDel><twRouteDel>6.904</twRouteDel><twTotDel>8.670</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.037">clk_rx</twDestClk><twPctLog>20.4</twPctLog><twPctRoute>79.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="28"><twConstPath anchorID="29" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>28.329</twSlack><twSrc BELType="FF">resp_gen_i0/to_bcd_i0/bcd_out_11</twSrc><twDest BELType="RAM">char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>8.523</twTotPathDel><twClkSkew dest = "0.708" src = "0.758">0.050</twClkSkew><twDelConst>37.037</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>resp_gen_i0/to_bcd_i0/bcd_out_11</twSrc><twDest BELType='RAM'>char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X6Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_rx</twSrcClk><twPathDel><twSite>SLICE_X6Y54.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>resp_gen_i0/Madd_n0146_cy&lt;0&gt;</twComp><twBEL>resp_gen_i0/to_bcd_i0/bcd_out_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y55.D4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.851</twDelInfo><twComp>resp_gen_i0/Madd_n0146_lut&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y55.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>resp_gen_i0/Mmux_char_fifo_din11322</twComp><twBEL>resp_gen_i0/Mmux_char_fifo_din113221</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y55.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>resp_gen_i0/Mmux_char_fifo_din11322</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y55.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>resp_gen_i0/Mmux_char_fifo_din11322</twComp><twBEL>resp_gen_i0/Mmux_char_fifo_din711</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y55.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.894</twDelInfo><twComp>resp_gen_i0/Mmux_char_fifo_din71</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y55.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>resp_gen_i0/Mmux_char_fifo_din11322</twComp><twBEL>resp_gen_i0/Mmux_char_fifo_din74</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y56.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>resp_gen_i0/Mmux_char_fifo_din74</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y56.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>resp_gen_i0/Mmux_char_fifo_din73</twComp><twBEL>resp_gen_i0/Mmux_char_fifo_din75</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y56.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>resp_gen_i0/Mmux_char_fifo_din75</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y56.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>resp_gen_i0/Mmux_char_fifo_din73</twComp><twBEL>resp_gen_i0/Mmux_char_fifo_din77</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y38.DIA6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.724</twDelInfo><twComp>char_fifo_din&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X2Y38.CLKA</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>2.177</twLogDel><twRouteDel>6.346</twRouteDel><twTotDel>8.523</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.037">clk_rx</twDestClk><twPctLog>25.5</twPctLog><twPctRoute>74.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="41" iCriticalPaths="0" sType="EndPoint">Paths for end point char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X2Y38.DIA4), 41 paths
</twPathRptBanner><twPathRpt anchorID="30"><twConstPath anchorID="31" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>27.789</twSlack><twSrc BELType="FF">cmd_parse_i0/send_resp_data_7</twSrc><twDest BELType="RAM">char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>9.085</twTotPathDel><twClkSkew dest = "0.708" src = "0.736">0.028</twClkSkew><twDelConst>37.037</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cmd_parse_i0/send_resp_data_7</twSrc><twDest BELType='RAM'>char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X20Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_rx</twSrcClk><twPathDel><twSite>SLICE_X20Y37.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>send_resp_data&lt;7&gt;</twComp><twBEL>cmd_parse_i0/send_resp_data_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y54.D4</twSite><twDelType>net</twDelType><twFanCnt>30</twFanCnt><twDelInfo twEdge="twRising">2.102</twDelInfo><twComp>send_resp_data&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y54.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>resp_gen_i0/Mmux_char_fifo_din1121</twComp><twBEL>resp_gen_i0/Mmux_char_fifo_din11211</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y55.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.542</twDelInfo><twComp>resp_gen_i0/Mmux_char_fifo_din1121</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y55.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>resp_gen_i0/Mmux_char_fifo_din1134</twComp><twBEL>resp_gen_i0/Mmux_char_fifo_din51</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y55.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.361</twDelInfo><twComp>resp_gen_i0/Mmux_char_fifo_din5</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y55.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>resp_gen_i0/Mmux_char_fifo_din1134</twComp><twBEL>resp_gen_i0/Mmux_char_fifo_din54_F</twBEL><twBEL>resp_gen_i0/Mmux_char_fifo_din54</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y56.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.772</twDelInfo><twComp>resp_gen_i0/Mmux_char_fifo_din53</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y56.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>send_char&lt;7&gt;</twComp><twBEL>resp_gen_i0/Mmux_char_fifo_din55</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y56.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.440</twDelInfo><twComp>resp_gen_i0/Mmux_char_fifo_din54</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y56.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>send_char&lt;7&gt;</twComp><twBEL>resp_gen_i0/Mmux_char_fifo_din56</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y38.DIA4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.532</twDelInfo><twComp>char_fifo_din&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X2Y38.CLKA</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>2.336</twLogDel><twRouteDel>6.749</twRouteDel><twTotDel>9.085</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.037">clk_rx</twDestClk><twPctLog>25.7</twPctLog><twPctRoute>74.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="32"><twConstPath anchorID="33" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>27.961</twSlack><twSrc BELType="FF">cmd_parse_i0/send_resp_data_11</twSrc><twDest BELType="RAM">char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>8.915</twTotPathDel><twClkSkew dest = "0.708" src = "0.734">0.026</twClkSkew><twDelConst>37.037</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cmd_parse_i0/send_resp_data_11</twSrc><twDest BELType='RAM'>char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X18Y41.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_rx</twSrcClk><twPathDel><twSite>SLICE_X18Y41.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>send_resp_data&lt;12&gt;</twComp><twBEL>cmd_parse_i0/send_resp_data_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y55.D1</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">1.931</twDelInfo><twComp>send_resp_data&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y55.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>resp_gen_i0/Mmux_char_fifo_din1111</twComp><twBEL>resp_gen_i0/Mmux_char_fifo_din11111</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y55.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.513</twDelInfo><twComp>resp_gen_i0/Mmux_char_fifo_din1111</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y55.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>resp_gen_i0/Mmux_char_fifo_din1134</twComp><twBEL>resp_gen_i0/Mmux_char_fifo_din51</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y55.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.361</twDelInfo><twComp>resp_gen_i0/Mmux_char_fifo_din5</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y55.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>resp_gen_i0/Mmux_char_fifo_din1134</twComp><twBEL>resp_gen_i0/Mmux_char_fifo_din54_F</twBEL><twBEL>resp_gen_i0/Mmux_char_fifo_din54</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y56.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.772</twDelInfo><twComp>resp_gen_i0/Mmux_char_fifo_din53</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y56.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>send_char&lt;7&gt;</twComp><twBEL>resp_gen_i0/Mmux_char_fifo_din55</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y56.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.440</twDelInfo><twComp>resp_gen_i0/Mmux_char_fifo_din54</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y56.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>send_char&lt;7&gt;</twComp><twBEL>resp_gen_i0/Mmux_char_fifo_din56</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y38.DIA4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.532</twDelInfo><twComp>char_fifo_din&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X2Y38.CLKA</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>2.366</twLogDel><twRouteDel>6.549</twRouteDel><twTotDel>8.915</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.037">clk_rx</twDestClk><twPctLog>26.5</twPctLog><twPctRoute>73.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="34"><twConstPath anchorID="35" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>27.965</twSlack><twSrc BELType="FF">cmd_parse_i0/send_resp_data_15</twSrc><twDest BELType="RAM">char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>8.910</twTotPathDel><twClkSkew dest = "0.708" src = "0.735">0.027</twClkSkew><twDelConst>37.037</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cmd_parse_i0/send_resp_data_15</twSrc><twDest BELType='RAM'>char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X16Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_rx</twSrcClk><twPathDel><twSite>SLICE_X16Y42.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>send_resp_data&lt;15&gt;</twComp><twBEL>cmd_parse_i0/send_resp_data_15</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y42.D3</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">0.812</twDelInfo><twComp>send_resp_data&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y42.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>send_resp_data&lt;15&gt;</twComp><twBEL>resp_gen_i0/Mmux_char_fifo_din1211</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y55.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.676</twDelInfo><twComp>resp_gen_i0/Mmux_char_fifo_din121</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y55.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>resp_gen_i0/Mmux_char_fifo_din1134</twComp><twBEL>resp_gen_i0/Mmux_char_fifo_din51</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y55.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.361</twDelInfo><twComp>resp_gen_i0/Mmux_char_fifo_din5</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y55.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>resp_gen_i0/Mmux_char_fifo_din1134</twComp><twBEL>resp_gen_i0/Mmux_char_fifo_din54_F</twBEL><twBEL>resp_gen_i0/Mmux_char_fifo_din54</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y56.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.772</twDelInfo><twComp>resp_gen_i0/Mmux_char_fifo_din53</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y56.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>send_char&lt;7&gt;</twComp><twBEL>resp_gen_i0/Mmux_char_fifo_din55</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y56.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.440</twDelInfo><twComp>resp_gen_i0/Mmux_char_fifo_din54</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y56.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>send_char&lt;7&gt;</twComp><twBEL>resp_gen_i0/Mmux_char_fifo_din56</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y38.DIA4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.532</twDelInfo><twComp>char_fifo_din&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X2Y38.CLKA</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>2.317</twLogDel><twRouteDel>6.593</twRouteDel><twTotDel>8.910</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.037">clk_rx</twDestClk><twPctLog>26.0</twPctLog><twPctRoute>74.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clk_gen_i0_clk_core_i0_clk0 = PERIOD TIMEGRP &quot;clk_gen_i0_clk_core_i0_clk0&quot;
        TS_clk_pin HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point samp_ram_i0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAMB16_X1Y18.ADDRA9), 1 path
</twPathRptBanner><twPathRpt anchorID="36"><twConstPath anchorID="37" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.262</twSlack><twSrc BELType="FF">cmd_parse_i0/cmd_samp_ram_addr_5</twSrc><twDest BELType="RAM">samp_ram_i0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram</twDest><twTotPathDel>0.265</twTotPathDel><twClkSkew dest = "0.070" src = "0.067">-0.003</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>cmd_parse_i0/cmd_samp_ram_addr_5</twSrc><twDest BELType='RAM'>samp_ram_i0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X16Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="37.037">clk_rx</twSrcClk><twPathDel><twSite>SLICE_X16Y37.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>cmd_samp_ram_addr&lt;7&gt;</twComp><twBEL>cmd_parse_i0/cmd_samp_ram_addr_5</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y18.ADDRA9</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.131</twDelInfo><twComp>cmd_samp_ram_addr&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X1Y18.CLKA</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>samp_ram_i0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram</twComp><twBEL>samp_ram_i0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram</twBEL></twPathDel><twLogDel>0.134</twLogDel><twRouteDel>0.131</twRouteDel><twTotDel>0.265</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.037">clk_rx</twDestClk><twPctLog>50.6</twPctLog><twPctRoute>49.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point samp_ram_i0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAMB16_X1Y18.ADDRA10), 1 path
</twPathRptBanner><twPathRpt anchorID="38"><twConstPath anchorID="39" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.263</twSlack><twSrc BELType="FF">cmd_parse_i0/cmd_samp_ram_addr_6</twSrc><twDest BELType="RAM">samp_ram_i0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram</twDest><twTotPathDel>0.266</twTotPathDel><twClkSkew dest = "0.070" src = "0.067">-0.003</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>cmd_parse_i0/cmd_samp_ram_addr_6</twSrc><twDest BELType='RAM'>samp_ram_i0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X16Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="37.037">clk_rx</twSrcClk><twPathDel><twSite>SLICE_X16Y37.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>cmd_samp_ram_addr&lt;7&gt;</twComp><twBEL>cmd_parse_i0/cmd_samp_ram_addr_6</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y18.ADDRA10</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.132</twDelInfo><twComp>cmd_samp_ram_addr&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X1Y18.CLKA</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>samp_ram_i0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram</twComp><twBEL>samp_ram_i0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram</twBEL></twPathDel><twLogDel>0.134</twLogDel><twRouteDel>0.132</twRouteDel><twTotDel>0.266</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.037">clk_rx</twDestClk><twPctLog>50.4</twPctLog><twPctRoute>49.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point samp_ram_i0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAMB16_X1Y18.DIA1), 1 path
</twPathRptBanner><twPathRpt anchorID="40"><twConstPath anchorID="41" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.269</twSlack><twSrc BELType="FF">cmd_parse_i0/cmd_samp_ram_din_1</twSrc><twDest BELType="RAM">samp_ram_i0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram</twDest><twTotPathDel>0.270</twTotPathDel><twClkSkew dest = "0.070" src = "0.069">-0.001</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>cmd_parse_i0/cmd_samp_ram_din_1</twSrc><twDest BELType='RAM'>samp_ram_i0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X17Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="37.037">clk_rx</twSrcClk><twPathDel><twSite>SLICE_X17Y36.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>cmd_samp_ram_din&lt;3&gt;</twComp><twBEL>cmd_parse_i0/cmd_samp_ram_din_1</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y18.DIA1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.125</twDelInfo><twComp>cmd_samp_ram_din&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X1Y18.CLKA</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.053</twDelInfo><twComp>samp_ram_i0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram</twComp><twBEL>samp_ram_i0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram</twBEL></twPathDel><twLogDel>0.145</twLogDel><twRouteDel>0.125</twRouteDel><twTotDel>0.270</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.037">clk_rx</twDestClk><twPctLog>53.7</twPctLog><twPctRoute>46.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="42"><twPinLimitBanner>Component Switching Limit Checks: TS_clk_gen_i0_clk_core_i0_clk0 = PERIOD TIMEGRP &quot;clk_gen_i0_clk_core_i0_clk0&quot;
        TS_clk_pin HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="43" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="33.467" period="37.037" constraintValue="37.037" deviceLimit="3.570" freqLimit="280.112" physResource="samp_ram_i0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA" logResource="samp_ram_i0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA" locationPin="RAMB16_X1Y18.CLKA" clockNet="clk_rx"/><twPinLimit anchorID="44" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="33.467" period="37.037" constraintValue="37.037" deviceLimit="3.570" freqLimit="280.112" physResource="char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" logResource="char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X2Y38.CLKA" clockNet="clk_rx"/><twPinLimit anchorID="45" type="MINPERIOD" name="Tbcper_I" slack="34.371" period="37.037" constraintValue="37.037" deviceLimit="2.666" freqLimit="375.094" physResource="clk_gen_i0/clk_core_i0/clkout1_buf/I0" logResource="clk_gen_i0/clk_core_i0/clkout1_buf/I0" locationPin="BUFGMUX_X2Y3.I0" clockNet="clk_gen_i0/clk_core_i0/clk0"/></twPinLimitRpt></twConst><twConst anchorID="46" twConstType="PATHDELAY" ><twConstHead uID="9"><twConstName UCFConstName="TIMESPEC TS_to_bcd = FROM &quot;TNM_send_resp_data&quot; TO &quot;TNM_to_bcd_flops&quot; TS_clk_gen_i0_clk_core_i0_clk0 * 2;" ScopeName="">TS_to_bcd = MAXDELAY FROM TIMEGRP &quot;TNM_send_resp_data&quot; TO TIMEGRP         &quot;TNM_to_bcd_flops&quot; TS_clk_gen_i0_clk_core_i0_clk0 * 2;</twConstName><twItemCnt>154573712</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>90</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>21.368</twMaxDel></twConstHead><twPathRptBanner iPaths="3558947" iCriticalPaths="0" sType="EndPoint">Paths for end point resp_gen_i0/to_bcd_i0/bcd_out_3 (SLICE_X9Y55.A2), 3558947 paths
</twPathRptBanner><twPathRpt anchorID="47"><twConstPath anchorID="48" twDataPathType="twDataPathFromToDelay"><twSlack>52.706</twSlack><twSrc BELType="FF">cmd_parse_i0/send_resp_data_7</twSrc><twDest BELType="FF">resp_gen_i0/to_bcd_i0/bcd_out_3</twDest><twTotPathDel>21.220</twTotPathDel><twClkSkew dest = "0.626" src = "0.639">0.013</twClkSkew><twDelConst>74.074</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cmd_parse_i0/send_resp_data_7</twSrc><twDest BELType='FF'>resp_gen_i0/to_bcd_i0/bcd_out_3</twDest><twLogLvls>13</twLogLvls><twSrcSite>SLICE_X20Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_rx</twSrcClk><twPathDel><twSite>SLICE_X20Y37.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>send_resp_data&lt;7&gt;</twComp><twBEL>cmd_parse_i0/send_resp_data_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y44.B3</twSite><twDelType>net</twDelType><twFanCnt>30</twFanCnt><twDelInfo twEdge="twRising">2.848</twDelInfo><twComp>send_resp_data&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y44.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>resp_gen_i0/to_bcd_i0/PWR_25_o_value[15]_LessThan_5_o1</twComp><twBEL>resp_gen_i0/to_bcd_i0/Msub_value[15]_PWR_25_o_sub_6_OUT&lt;13:0&gt;_cy&lt;7&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y44.D1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.609</twDelInfo><twComp>resp_gen_i0/to_bcd_i0/Msub_value[15]_PWR_25_o_sub_6_OUT&lt;13:0&gt;_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y44.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>resp_gen_i0/to_bcd_i0/PWR_25_o_value[15]_LessThan_5_o1</twComp><twBEL>resp_gen_i0/to_bcd_i0/PWR_25_o_value[15]_LessThan_5_o1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y46.D3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.553</twDelInfo><twComp>resp_gen_i0/to_bcd_i0/PWR_25_o_value[15]_LessThan_5_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y46.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>resp_gen_i0/bcd_out&lt;18&gt;</twComp><twBEL>resp_gen_i0/to_bcd_i0/Mmux_dig431</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y41.B2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.463</twDelInfo><twComp>resp_gen_i0/to_bcd_i0/dig4&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y41.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>resp_gen_i0/to_bcd_i0/GND_21_o_rmn4[13]_LessThan_41_o11</twComp><twBEL>resp_gen_i0/to_bcd_i0/Mmux_rmn437</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y46.C3</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.902</twDelInfo><twComp>resp_gen_i0/to_bcd_i0/rmn4&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y46.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>resp_gen_i0/to_bcd_i0/N176</twComp><twBEL>resp_gen_i0/to_bcd_i0/GND_21_o_rmn4[13]_LessThan_31_o1_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y48.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.982</twDelInfo><twComp>resp_gen_i0/to_bcd_i0/N153</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>resp_gen_i0/to_bcd_i0/N22</twComp><twBEL>resp_gen_i0/to_bcd_i0/GND_21_o_rmn4[13]_LessThan_31_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y50.C1</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.792</twDelInfo><twComp>resp_gen_i0/to_bcd_i0/GND_21_o_rmn4[13]_LessThan_31_o</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y50.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>resp_gen_i0/to_bcd_i0/Mmux_rmn3184</twComp><twBEL>resp_gen_i0/to_bcd_i0/Mmux_rmn3184</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y50.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.747</twDelInfo><twComp>resp_gen_i0/to_bcd_i0/Mmux_rmn3184</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y50.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>resp_gen_i0/to_bcd_i0/N51</twComp><twBEL>resp_gen_i0/to_bcd_i0/Mmux_rmn3188</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y53.A2</twSite><twDelType>net</twDelType><twFanCnt>28</twFanCnt><twDelInfo twEdge="twRising">1.680</twDelInfo><twComp>resp_gen_i0/to_bcd_i0/Msub_rmn3[9]_GND_21_o_sub_70_OUT&lt;6:0&gt;_lut&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y53.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>resp_gen_i0/to_bcd_i0/N128</twComp><twBEL>resp_gen_i0/to_bcd_i0/PWR_25_o_rmn3[9]_LessThan_65_o211_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y53.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.434</twDelInfo><twComp>resp_gen_i0/to_bcd_i0/N128</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y53.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>resp_gen_i0/to_bcd_i0/Mmux_rmn221</twComp><twBEL>resp_gen_i0/to_bcd_i0/PWR_25_o_rmn3[9]_LessThan_65_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y54.A3</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.251</twDelInfo><twComp>resp_gen_i0/to_bcd_i0/PWR_25_o_rmn3[9]_LessThan_65_o</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y54.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>resp_gen_i0/Madd_n0146_cy&lt;0&gt;</twComp><twBEL>resp_gen_i0/to_bcd_i0/Mmux_rmn2125_SW3</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y54.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.563</twDelInfo><twComp>resp_gen_i0/to_bcd_i0/N119</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y54.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>resp_gen_i0/to_bcd_i0/GND_21_o_rmn3[9]_LessThan_77_o</twComp><twBEL>resp_gen_i0/to_bcd_i0/Mmux_rmn2125</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y55.A2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.511</twDelInfo><twComp>resp_gen_i0/to_bcd_i0/Msub_rmn2[6]_GND_21_o_sub_104_OUT&lt;3:0&gt;_lut&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y55.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>resp_gen_i0/Madd_n0154_lut&lt;3&gt;</twComp><twBEL>resp_gen_i0/to_bcd_i0/Mmux_dig0121</twBEL><twBEL>resp_gen_i0/to_bcd_i0/bcd_out_3</twBEL></twPathDel><twLogDel>3.885</twLogDel><twRouteDel>17.335</twRouteDel><twTotDel>21.220</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.037">clk_rx</twDestClk><twPctLog>18.3</twPctLog><twPctRoute>81.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="49"><twConstPath anchorID="50" twDataPathType="twDataPathFromToDelay"><twSlack>53.128</twSlack><twSrc BELType="FF">cmd_parse_i0/send_resp_data_12</twSrc><twDest BELType="FF">resp_gen_i0/to_bcd_i0/bcd_out_3</twDest><twTotPathDel>20.800</twTotPathDel><twClkSkew dest = "0.626" src = "0.637">0.011</twClkSkew><twDelConst>74.074</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cmd_parse_i0/send_resp_data_12</twSrc><twDest BELType='FF'>resp_gen_i0/to_bcd_i0/bcd_out_3</twDest><twLogLvls>13</twLogLvls><twSrcSite>SLICE_X18Y41.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_rx</twSrcClk><twPathDel><twSite>SLICE_X18Y41.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>send_resp_data&lt;12&gt;</twComp><twBEL>cmd_parse_i0/send_resp_data_12</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y44.C2</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">2.093</twDelInfo><twComp>send_resp_data&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y44.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>resp_gen_i0/to_bcd_i0/PWR_25_o_value[15]_LessThan_5_o1</twComp><twBEL>resp_gen_i0/to_bcd_i0/PWR_25_o_value[15]_LessThan_5_o1_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y44.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.894</twDelInfo><twComp>resp_gen_i0/to_bcd_i0/N87</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y44.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>resp_gen_i0/to_bcd_i0/PWR_25_o_value[15]_LessThan_5_o1</twComp><twBEL>resp_gen_i0/to_bcd_i0/PWR_25_o_value[15]_LessThan_5_o1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y46.D3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.553</twDelInfo><twComp>resp_gen_i0/to_bcd_i0/PWR_25_o_value[15]_LessThan_5_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y46.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>resp_gen_i0/bcd_out&lt;18&gt;</twComp><twBEL>resp_gen_i0/to_bcd_i0/Mmux_dig431</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y41.B2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.463</twDelInfo><twComp>resp_gen_i0/to_bcd_i0/dig4&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y41.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>resp_gen_i0/to_bcd_i0/GND_21_o_rmn4[13]_LessThan_41_o11</twComp><twBEL>resp_gen_i0/to_bcd_i0/Mmux_rmn437</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y46.C3</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.902</twDelInfo><twComp>resp_gen_i0/to_bcd_i0/rmn4&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y46.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>resp_gen_i0/to_bcd_i0/N176</twComp><twBEL>resp_gen_i0/to_bcd_i0/GND_21_o_rmn4[13]_LessThan_31_o1_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y48.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.982</twDelInfo><twComp>resp_gen_i0/to_bcd_i0/N153</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>resp_gen_i0/to_bcd_i0/N22</twComp><twBEL>resp_gen_i0/to_bcd_i0/GND_21_o_rmn4[13]_LessThan_31_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y50.C1</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.792</twDelInfo><twComp>resp_gen_i0/to_bcd_i0/GND_21_o_rmn4[13]_LessThan_31_o</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y50.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>resp_gen_i0/to_bcd_i0/Mmux_rmn3184</twComp><twBEL>resp_gen_i0/to_bcd_i0/Mmux_rmn3184</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y50.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.747</twDelInfo><twComp>resp_gen_i0/to_bcd_i0/Mmux_rmn3184</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y50.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>resp_gen_i0/to_bcd_i0/N51</twComp><twBEL>resp_gen_i0/to_bcd_i0/Mmux_rmn3188</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y53.A2</twSite><twDelType>net</twDelType><twFanCnt>28</twFanCnt><twDelInfo twEdge="twRising">1.680</twDelInfo><twComp>resp_gen_i0/to_bcd_i0/Msub_rmn3[9]_GND_21_o_sub_70_OUT&lt;6:0&gt;_lut&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y53.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>resp_gen_i0/to_bcd_i0/N128</twComp><twBEL>resp_gen_i0/to_bcd_i0/PWR_25_o_rmn3[9]_LessThan_65_o211_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y53.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.434</twDelInfo><twComp>resp_gen_i0/to_bcd_i0/N128</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y53.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>resp_gen_i0/to_bcd_i0/Mmux_rmn221</twComp><twBEL>resp_gen_i0/to_bcd_i0/PWR_25_o_rmn3[9]_LessThan_65_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y54.A3</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.251</twDelInfo><twComp>resp_gen_i0/to_bcd_i0/PWR_25_o_rmn3[9]_LessThan_65_o</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y54.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>resp_gen_i0/Madd_n0146_cy&lt;0&gt;</twComp><twBEL>resp_gen_i0/to_bcd_i0/Mmux_rmn2125_SW3</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y54.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.563</twDelInfo><twComp>resp_gen_i0/to_bcd_i0/N119</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y54.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>resp_gen_i0/to_bcd_i0/GND_21_o_rmn3[9]_LessThan_77_o</twComp><twBEL>resp_gen_i0/to_bcd_i0/Mmux_rmn2125</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y55.A2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.511</twDelInfo><twComp>resp_gen_i0/to_bcd_i0/Msub_rmn2[6]_GND_21_o_sub_104_OUT&lt;3:0&gt;_lut&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y55.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>resp_gen_i0/Madd_n0154_lut&lt;3&gt;</twComp><twBEL>resp_gen_i0/to_bcd_i0/Mmux_dig0121</twBEL><twBEL>resp_gen_i0/to_bcd_i0/bcd_out_3</twBEL></twPathDel><twLogDel>3.935</twLogDel><twRouteDel>16.865</twRouteDel><twTotDel>20.800</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.037">clk_rx</twDestClk><twPctLog>18.9</twPctLog><twPctRoute>81.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="51"><twConstPath anchorID="52" twDataPathType="twDataPathFromToDelay"><twSlack>53.220</twSlack><twSrc BELType="FF">cmd_parse_i0/send_resp_data_13</twSrc><twDest BELType="FF">resp_gen_i0/to_bcd_i0/bcd_out_3</twDest><twTotPathDel>20.707</twTotPathDel><twClkSkew dest = "0.626" src = "0.638">0.012</twClkSkew><twDelConst>74.074</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cmd_parse_i0/send_resp_data_13</twSrc><twDest BELType='FF'>resp_gen_i0/to_bcd_i0/bcd_out_3</twDest><twLogLvls>13</twLogLvls><twSrcSite>SLICE_X16Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_rx</twSrcClk><twPathDel><twSite>SLICE_X16Y42.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>send_resp_data&lt;15&gt;</twComp><twBEL>cmd_parse_i0/send_resp_data_13</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y44.C1</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">2.049</twDelInfo><twComp>send_resp_data&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y44.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>resp_gen_i0/to_bcd_i0/PWR_25_o_value[15]_LessThan_5_o1</twComp><twBEL>resp_gen_i0/to_bcd_i0/PWR_25_o_value[15]_LessThan_5_o1_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y44.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.894</twDelInfo><twComp>resp_gen_i0/to_bcd_i0/N87</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y44.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>resp_gen_i0/to_bcd_i0/PWR_25_o_value[15]_LessThan_5_o1</twComp><twBEL>resp_gen_i0/to_bcd_i0/PWR_25_o_value[15]_LessThan_5_o1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y46.D3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.553</twDelInfo><twComp>resp_gen_i0/to_bcd_i0/PWR_25_o_value[15]_LessThan_5_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y46.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>resp_gen_i0/bcd_out&lt;18&gt;</twComp><twBEL>resp_gen_i0/to_bcd_i0/Mmux_dig431</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y41.B2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.463</twDelInfo><twComp>resp_gen_i0/to_bcd_i0/dig4&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y41.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>resp_gen_i0/to_bcd_i0/GND_21_o_rmn4[13]_LessThan_41_o11</twComp><twBEL>resp_gen_i0/to_bcd_i0/Mmux_rmn437</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y46.C3</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.902</twDelInfo><twComp>resp_gen_i0/to_bcd_i0/rmn4&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y46.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>resp_gen_i0/to_bcd_i0/N176</twComp><twBEL>resp_gen_i0/to_bcd_i0/GND_21_o_rmn4[13]_LessThan_31_o1_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y48.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.982</twDelInfo><twComp>resp_gen_i0/to_bcd_i0/N153</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>resp_gen_i0/to_bcd_i0/N22</twComp><twBEL>resp_gen_i0/to_bcd_i0/GND_21_o_rmn4[13]_LessThan_31_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y50.C1</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.792</twDelInfo><twComp>resp_gen_i0/to_bcd_i0/GND_21_o_rmn4[13]_LessThan_31_o</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y50.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>resp_gen_i0/to_bcd_i0/Mmux_rmn3184</twComp><twBEL>resp_gen_i0/to_bcd_i0/Mmux_rmn3184</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y50.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.747</twDelInfo><twComp>resp_gen_i0/to_bcd_i0/Mmux_rmn3184</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y50.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>resp_gen_i0/to_bcd_i0/N51</twComp><twBEL>resp_gen_i0/to_bcd_i0/Mmux_rmn3188</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y53.A2</twSite><twDelType>net</twDelType><twFanCnt>28</twFanCnt><twDelInfo twEdge="twRising">1.680</twDelInfo><twComp>resp_gen_i0/to_bcd_i0/Msub_rmn3[9]_GND_21_o_sub_70_OUT&lt;6:0&gt;_lut&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y53.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>resp_gen_i0/to_bcd_i0/N128</twComp><twBEL>resp_gen_i0/to_bcd_i0/PWR_25_o_rmn3[9]_LessThan_65_o211_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y53.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.434</twDelInfo><twComp>resp_gen_i0/to_bcd_i0/N128</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y53.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>resp_gen_i0/to_bcd_i0/Mmux_rmn221</twComp><twBEL>resp_gen_i0/to_bcd_i0/PWR_25_o_rmn3[9]_LessThan_65_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y54.A3</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.251</twDelInfo><twComp>resp_gen_i0/to_bcd_i0/PWR_25_o_rmn3[9]_LessThan_65_o</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y54.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>resp_gen_i0/Madd_n0146_cy&lt;0&gt;</twComp><twBEL>resp_gen_i0/to_bcd_i0/Mmux_rmn2125_SW3</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y54.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.563</twDelInfo><twComp>resp_gen_i0/to_bcd_i0/N119</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y54.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>resp_gen_i0/to_bcd_i0/GND_21_o_rmn3[9]_LessThan_77_o</twComp><twBEL>resp_gen_i0/to_bcd_i0/Mmux_rmn2125</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y55.A2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.511</twDelInfo><twComp>resp_gen_i0/to_bcd_i0/Msub_rmn2[6]_GND_21_o_sub_104_OUT&lt;3:0&gt;_lut&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y55.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>resp_gen_i0/Madd_n0154_lut&lt;3&gt;</twComp><twBEL>resp_gen_i0/to_bcd_i0/Mmux_dig0121</twBEL><twBEL>resp_gen_i0/to_bcd_i0/bcd_out_3</twBEL></twPathDel><twLogDel>3.886</twLogDel><twRouteDel>16.821</twRouteDel><twTotDel>20.707</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.037">clk_rx</twDestClk><twPctLog>18.8</twPctLog><twPctRoute>81.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="6554383" iCriticalPaths="0" sType="EndPoint">Paths for end point resp_gen_i0/to_bcd_i0/bcd_out_3 (SLICE_X9Y55.A1), 6554383 paths
</twPathRptBanner><twPathRpt anchorID="53"><twConstPath anchorID="54" twDataPathType="twDataPathFromToDelay"><twSlack>52.712</twSlack><twSrc BELType="FF">cmd_parse_i0/send_resp_data_7</twSrc><twDest BELType="FF">resp_gen_i0/to_bcd_i0/bcd_out_3</twDest><twTotPathDel>21.214</twTotPathDel><twClkSkew dest = "0.626" src = "0.639">0.013</twClkSkew><twDelConst>74.074</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cmd_parse_i0/send_resp_data_7</twSrc><twDest BELType='FF'>resp_gen_i0/to_bcd_i0/bcd_out_3</twDest><twLogLvls>13</twLogLvls><twSrcSite>SLICE_X20Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_rx</twSrcClk><twPathDel><twSite>SLICE_X20Y37.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>send_resp_data&lt;7&gt;</twComp><twBEL>cmd_parse_i0/send_resp_data_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y44.B3</twSite><twDelType>net</twDelType><twFanCnt>30</twFanCnt><twDelInfo twEdge="twRising">2.848</twDelInfo><twComp>send_resp_data&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y44.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>resp_gen_i0/to_bcd_i0/PWR_25_o_value[15]_LessThan_5_o1</twComp><twBEL>resp_gen_i0/to_bcd_i0/Msub_value[15]_PWR_25_o_sub_6_OUT&lt;13:0&gt;_cy&lt;7&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y44.D1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.609</twDelInfo><twComp>resp_gen_i0/to_bcd_i0/Msub_value[15]_PWR_25_o_sub_6_OUT&lt;13:0&gt;_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y44.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>resp_gen_i0/to_bcd_i0/PWR_25_o_value[15]_LessThan_5_o1</twComp><twBEL>resp_gen_i0/to_bcd_i0/PWR_25_o_value[15]_LessThan_5_o1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y46.D3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.553</twDelInfo><twComp>resp_gen_i0/to_bcd_i0/PWR_25_o_value[15]_LessThan_5_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y46.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>resp_gen_i0/bcd_out&lt;18&gt;</twComp><twBEL>resp_gen_i0/to_bcd_i0/Mmux_dig431</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y41.B2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.463</twDelInfo><twComp>resp_gen_i0/to_bcd_i0/dig4&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y41.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>resp_gen_i0/to_bcd_i0/GND_21_o_rmn4[13]_LessThan_41_o11</twComp><twBEL>resp_gen_i0/to_bcd_i0/Mmux_rmn437</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y46.C3</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.902</twDelInfo><twComp>resp_gen_i0/to_bcd_i0/rmn4&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y46.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>resp_gen_i0/to_bcd_i0/N176</twComp><twBEL>resp_gen_i0/to_bcd_i0/GND_21_o_rmn4[13]_LessThan_31_o1_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y48.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.982</twDelInfo><twComp>resp_gen_i0/to_bcd_i0/N153</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>resp_gen_i0/to_bcd_i0/N22</twComp><twBEL>resp_gen_i0/to_bcd_i0/GND_21_o_rmn4[13]_LessThan_31_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y50.C1</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.792</twDelInfo><twComp>resp_gen_i0/to_bcd_i0/GND_21_o_rmn4[13]_LessThan_31_o</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y50.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>resp_gen_i0/to_bcd_i0/Mmux_rmn3184</twComp><twBEL>resp_gen_i0/to_bcd_i0/Mmux_rmn3184</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y50.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.747</twDelInfo><twComp>resp_gen_i0/to_bcd_i0/Mmux_rmn3184</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y50.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>resp_gen_i0/to_bcd_i0/N51</twComp><twBEL>resp_gen_i0/to_bcd_i0/Mmux_rmn3188</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y53.A2</twSite><twDelType>net</twDelType><twFanCnt>28</twFanCnt><twDelInfo twEdge="twRising">1.680</twDelInfo><twComp>resp_gen_i0/to_bcd_i0/Msub_rmn3[9]_GND_21_o_sub_70_OUT&lt;6:0&gt;_lut&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y53.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>resp_gen_i0/to_bcd_i0/N128</twComp><twBEL>resp_gen_i0/to_bcd_i0/PWR_25_o_rmn3[9]_LessThan_65_o211_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y53.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.434</twDelInfo><twComp>resp_gen_i0/to_bcd_i0/N128</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y53.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>resp_gen_i0/to_bcd_i0/Mmux_rmn221</twComp><twBEL>resp_gen_i0/to_bcd_i0/PWR_25_o_rmn3[9]_LessThan_65_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y52.D3</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.270</twDelInfo><twComp>resp_gen_i0/to_bcd_i0/PWR_25_o_rmn3[9]_LessThan_65_o</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y52.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>resp_gen_i0/Madd_n0150_lut&lt;3&gt;</twComp><twBEL>resp_gen_i0/to_bcd_i0/Mmux_rmn2156</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y52.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.543</twDelInfo><twComp>resp_gen_i0/to_bcd_i0/Mmux_rmn2156</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y52.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>resp_gen_i0/Madd_n0150_lut&lt;3&gt;</twComp><twBEL>resp_gen_i0/to_bcd_i0/Mmux_rmn21510</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y55.A1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.501</twDelInfo><twComp>resp_gen_i0/to_bcd_i0/rmn2&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y55.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>resp_gen_i0/Madd_n0154_lut&lt;3&gt;</twComp><twBEL>resp_gen_i0/to_bcd_i0/Mmux_dig0121</twBEL><twBEL>resp_gen_i0/to_bcd_i0/bcd_out_3</twBEL></twPathDel><twLogDel>3.890</twLogDel><twRouteDel>17.324</twRouteDel><twTotDel>21.214</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.037">clk_rx</twDestClk><twPctLog>18.3</twPctLog><twPctRoute>81.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="55"><twConstPath anchorID="56" twDataPathType="twDataPathFromToDelay"><twSlack>52.905</twSlack><twSrc BELType="FF">cmd_parse_i0/send_resp_data_7</twSrc><twDest BELType="FF">resp_gen_i0/to_bcd_i0/bcd_out_3</twDest><twTotPathDel>21.021</twTotPathDel><twClkSkew dest = "0.626" src = "0.639">0.013</twClkSkew><twDelConst>74.074</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cmd_parse_i0/send_resp_data_7</twSrc><twDest BELType='FF'>resp_gen_i0/to_bcd_i0/bcd_out_3</twDest><twLogLvls>12</twLogLvls><twSrcSite>SLICE_X20Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_rx</twSrcClk><twPathDel><twSite>SLICE_X20Y37.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>send_resp_data&lt;7&gt;</twComp><twBEL>cmd_parse_i0/send_resp_data_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y44.B3</twSite><twDelType>net</twDelType><twFanCnt>30</twFanCnt><twDelInfo twEdge="twRising">2.848</twDelInfo><twComp>send_resp_data&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y44.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>resp_gen_i0/to_bcd_i0/PWR_25_o_value[15]_LessThan_5_o1</twComp><twBEL>resp_gen_i0/to_bcd_i0/Msub_value[15]_PWR_25_o_sub_6_OUT&lt;13:0&gt;_cy&lt;7&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y44.D1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.609</twDelInfo><twComp>resp_gen_i0/to_bcd_i0/Msub_value[15]_PWR_25_o_sub_6_OUT&lt;13:0&gt;_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y44.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>resp_gen_i0/to_bcd_i0/PWR_25_o_value[15]_LessThan_5_o1</twComp><twBEL>resp_gen_i0/to_bcd_i0/PWR_25_o_value[15]_LessThan_5_o1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y46.D3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.553</twDelInfo><twComp>resp_gen_i0/to_bcd_i0/PWR_25_o_value[15]_LessThan_5_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y46.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>resp_gen_i0/bcd_out&lt;18&gt;</twComp><twBEL>resp_gen_i0/to_bcd_i0/Mmux_dig431</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y43.B6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.753</twDelInfo><twComp>resp_gen_i0/to_bcd_i0/dig4&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y43.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>resp_gen_i0/to_bcd_i0/N78</twComp><twBEL>resp_gen_i0/to_bcd_i0/Mmux_rmn454</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y41.D5</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">2.036</twDelInfo><twComp>resp_gen_i0/to_bcd_i0/rmn4&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y41.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>resp_gen_i0/to_bcd_i0/GND_21_o_rmn4[13]_LessThan_41_o11</twComp><twBEL>resp_gen_i0/to_bcd_i0/GND_21_o_rmn4[13]_LessThan_41_o111</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y46.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.880</twDelInfo><twComp>resp_gen_i0/to_bcd_i0/GND_21_o_rmn4[13]_LessThan_41_o11</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y46.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>resp_gen_i0/to_bcd_i0/N81</twComp><twBEL>resp_gen_i0/to_bcd_i0/PWR_25_o_rmn4[13]_LessThan_25_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y50.D5</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.965</twDelInfo><twComp>resp_gen_i0/to_bcd_i0/PWR_25_o_rmn4[13]_LessThan_25_o</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y50.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>resp_gen_i0/to_bcd_i0/Mmux_rmn321</twComp><twBEL>resp_gen_i0/to_bcd_i0/Mmux_rmn3211</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y50.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.754</twDelInfo><twComp>resp_gen_i0/to_bcd_i0/Mmux_rmn321</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y50.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>resp_gen_i0/to_bcd_i0/Mmux_rmn22113</twComp><twBEL>resp_gen_i0/to_bcd_i0/Mmux_rmn3216</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y54.B4</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.384</twDelInfo><twComp>resp_gen_i0/to_bcd_i0/Msub_rmn3[9]_GND_21_o_sub_70_OUT&lt;6:0&gt;_lut&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y54.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>resp_gen_i0/Madd_n0146_cy&lt;0&gt;</twComp><twBEL>resp_gen_i0/to_bcd_i0/PWR_25_o_rmn3[9]_LessThan_63_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y52.B3</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.486</twDelInfo><twComp>resp_gen_i0/to_bcd_i0/Mmux_rmn212</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y52.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>resp_gen_i0/to_bcd_i0/N245</twComp><twBEL>resp_gen_i0/to_bcd_i0/Mmux_rmn2159</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y52.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.651</twDelInfo><twComp>resp_gen_i0/to_bcd_i0/Mmux_rmn2159</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y52.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>resp_gen_i0/Madd_n0150_lut&lt;3&gt;</twComp><twBEL>resp_gen_i0/to_bcd_i0/Mmux_rmn21510</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y55.A1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.501</twDelInfo><twComp>resp_gen_i0/to_bcd_i0/rmn2&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y55.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>resp_gen_i0/Madd_n0154_lut&lt;3&gt;</twComp><twBEL>resp_gen_i0/to_bcd_i0/Mmux_dig0121</twBEL><twBEL>resp_gen_i0/to_bcd_i0/bcd_out_3</twBEL></twPathDel><twLogDel>3.601</twLogDel><twRouteDel>17.420</twRouteDel><twTotDel>21.021</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.037">clk_rx</twDestClk><twPctLog>17.1</twPctLog><twPctRoute>82.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="57"><twConstPath anchorID="58" twDataPathType="twDataPathFromToDelay"><twSlack>53.134</twSlack><twSrc BELType="FF">cmd_parse_i0/send_resp_data_12</twSrc><twDest BELType="FF">resp_gen_i0/to_bcd_i0/bcd_out_3</twDest><twTotPathDel>20.794</twTotPathDel><twClkSkew dest = "0.626" src = "0.637">0.011</twClkSkew><twDelConst>74.074</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cmd_parse_i0/send_resp_data_12</twSrc><twDest BELType='FF'>resp_gen_i0/to_bcd_i0/bcd_out_3</twDest><twLogLvls>13</twLogLvls><twSrcSite>SLICE_X18Y41.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_rx</twSrcClk><twPathDel><twSite>SLICE_X18Y41.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>send_resp_data&lt;12&gt;</twComp><twBEL>cmd_parse_i0/send_resp_data_12</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y44.C2</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">2.093</twDelInfo><twComp>send_resp_data&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y44.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>resp_gen_i0/to_bcd_i0/PWR_25_o_value[15]_LessThan_5_o1</twComp><twBEL>resp_gen_i0/to_bcd_i0/PWR_25_o_value[15]_LessThan_5_o1_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y44.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.894</twDelInfo><twComp>resp_gen_i0/to_bcd_i0/N87</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y44.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>resp_gen_i0/to_bcd_i0/PWR_25_o_value[15]_LessThan_5_o1</twComp><twBEL>resp_gen_i0/to_bcd_i0/PWR_25_o_value[15]_LessThan_5_o1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y46.D3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.553</twDelInfo><twComp>resp_gen_i0/to_bcd_i0/PWR_25_o_value[15]_LessThan_5_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y46.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>resp_gen_i0/bcd_out&lt;18&gt;</twComp><twBEL>resp_gen_i0/to_bcd_i0/Mmux_dig431</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y41.B2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.463</twDelInfo><twComp>resp_gen_i0/to_bcd_i0/dig4&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y41.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>resp_gen_i0/to_bcd_i0/GND_21_o_rmn4[13]_LessThan_41_o11</twComp><twBEL>resp_gen_i0/to_bcd_i0/Mmux_rmn437</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y46.C3</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.902</twDelInfo><twComp>resp_gen_i0/to_bcd_i0/rmn4&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y46.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>resp_gen_i0/to_bcd_i0/N176</twComp><twBEL>resp_gen_i0/to_bcd_i0/GND_21_o_rmn4[13]_LessThan_31_o1_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y48.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.982</twDelInfo><twComp>resp_gen_i0/to_bcd_i0/N153</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>resp_gen_i0/to_bcd_i0/N22</twComp><twBEL>resp_gen_i0/to_bcd_i0/GND_21_o_rmn4[13]_LessThan_31_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y50.C1</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.792</twDelInfo><twComp>resp_gen_i0/to_bcd_i0/GND_21_o_rmn4[13]_LessThan_31_o</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y50.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>resp_gen_i0/to_bcd_i0/Mmux_rmn3184</twComp><twBEL>resp_gen_i0/to_bcd_i0/Mmux_rmn3184</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y50.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.747</twDelInfo><twComp>resp_gen_i0/to_bcd_i0/Mmux_rmn3184</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y50.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>resp_gen_i0/to_bcd_i0/N51</twComp><twBEL>resp_gen_i0/to_bcd_i0/Mmux_rmn3188</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y53.A2</twSite><twDelType>net</twDelType><twFanCnt>28</twFanCnt><twDelInfo twEdge="twRising">1.680</twDelInfo><twComp>resp_gen_i0/to_bcd_i0/Msub_rmn3[9]_GND_21_o_sub_70_OUT&lt;6:0&gt;_lut&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y53.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>resp_gen_i0/to_bcd_i0/N128</twComp><twBEL>resp_gen_i0/to_bcd_i0/PWR_25_o_rmn3[9]_LessThan_65_o211_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y53.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.434</twDelInfo><twComp>resp_gen_i0/to_bcd_i0/N128</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y53.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>resp_gen_i0/to_bcd_i0/Mmux_rmn221</twComp><twBEL>resp_gen_i0/to_bcd_i0/PWR_25_o_rmn3[9]_LessThan_65_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y52.D3</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.270</twDelInfo><twComp>resp_gen_i0/to_bcd_i0/PWR_25_o_rmn3[9]_LessThan_65_o</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y52.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>resp_gen_i0/Madd_n0150_lut&lt;3&gt;</twComp><twBEL>resp_gen_i0/to_bcd_i0/Mmux_rmn2156</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y52.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.543</twDelInfo><twComp>resp_gen_i0/to_bcd_i0/Mmux_rmn2156</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y52.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>resp_gen_i0/Madd_n0150_lut&lt;3&gt;</twComp><twBEL>resp_gen_i0/to_bcd_i0/Mmux_rmn21510</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y55.A1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.501</twDelInfo><twComp>resp_gen_i0/to_bcd_i0/rmn2&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y55.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>resp_gen_i0/Madd_n0154_lut&lt;3&gt;</twComp><twBEL>resp_gen_i0/to_bcd_i0/Mmux_dig0121</twBEL><twBEL>resp_gen_i0/to_bcd_i0/bcd_out_3</twBEL></twPathDel><twLogDel>3.940</twLogDel><twRouteDel>16.854</twRouteDel><twTotDel>20.794</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.037">clk_rx</twDestClk><twPctLog>18.9</twPctLog><twPctRoute>81.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="4644260" iCriticalPaths="0" sType="EndPoint">Paths for end point resp_gen_i0/to_bcd_i0/bcd_out_2 (SLICE_X8Y55.B3), 4644260 paths
</twPathRptBanner><twPathRpt anchorID="59"><twConstPath anchorID="60" twDataPathType="twDataPathFromToDelay"><twSlack>52.776</twSlack><twSrc BELType="FF">cmd_parse_i0/send_resp_data_7</twSrc><twDest BELType="FF">resp_gen_i0/to_bcd_i0/bcd_out_2</twDest><twTotPathDel>21.150</twTotPathDel><twClkSkew dest = "0.626" src = "0.639">0.013</twClkSkew><twDelConst>74.074</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cmd_parse_i0/send_resp_data_7</twSrc><twDest BELType='FF'>resp_gen_i0/to_bcd_i0/bcd_out_2</twDest><twLogLvls>12</twLogLvls><twSrcSite>SLICE_X20Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_rx</twSrcClk><twPathDel><twSite>SLICE_X20Y37.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>send_resp_data&lt;7&gt;</twComp><twBEL>cmd_parse_i0/send_resp_data_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y44.B3</twSite><twDelType>net</twDelType><twFanCnt>30</twFanCnt><twDelInfo twEdge="twRising">2.848</twDelInfo><twComp>send_resp_data&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y44.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>resp_gen_i0/to_bcd_i0/PWR_25_o_value[15]_LessThan_5_o1</twComp><twBEL>resp_gen_i0/to_bcd_i0/Msub_value[15]_PWR_25_o_sub_6_OUT&lt;13:0&gt;_cy&lt;7&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y44.D1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.609</twDelInfo><twComp>resp_gen_i0/to_bcd_i0/Msub_value[15]_PWR_25_o_sub_6_OUT&lt;13:0&gt;_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y44.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>resp_gen_i0/to_bcd_i0/PWR_25_o_value[15]_LessThan_5_o1</twComp><twBEL>resp_gen_i0/to_bcd_i0/PWR_25_o_value[15]_LessThan_5_o1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y46.D3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.553</twDelInfo><twComp>resp_gen_i0/to_bcd_i0/PWR_25_o_value[15]_LessThan_5_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y46.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>resp_gen_i0/bcd_out&lt;18&gt;</twComp><twBEL>resp_gen_i0/to_bcd_i0/Mmux_dig431</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y43.B6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.753</twDelInfo><twComp>resp_gen_i0/to_bcd_i0/dig4&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y43.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>resp_gen_i0/to_bcd_i0/N78</twComp><twBEL>resp_gen_i0/to_bcd_i0/Mmux_rmn454</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y41.D5</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">2.036</twDelInfo><twComp>resp_gen_i0/to_bcd_i0/rmn4&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y41.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>resp_gen_i0/to_bcd_i0/GND_21_o_rmn4[13]_LessThan_41_o11</twComp><twBEL>resp_gen_i0/to_bcd_i0/GND_21_o_rmn4[13]_LessThan_41_o111</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y46.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.880</twDelInfo><twComp>resp_gen_i0/to_bcd_i0/GND_21_o_rmn4[13]_LessThan_41_o11</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y46.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>resp_gen_i0/to_bcd_i0/N81</twComp><twBEL>resp_gen_i0/to_bcd_i0/PWR_25_o_rmn4[13]_LessThan_25_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y50.D5</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.965</twDelInfo><twComp>resp_gen_i0/to_bcd_i0/PWR_25_o_rmn4[13]_LessThan_25_o</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y50.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>resp_gen_i0/to_bcd_i0/Mmux_rmn321</twComp><twBEL>resp_gen_i0/to_bcd_i0/Mmux_rmn3211</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y50.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.754</twDelInfo><twComp>resp_gen_i0/to_bcd_i0/Mmux_rmn321</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y50.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>resp_gen_i0/to_bcd_i0/Mmux_rmn22113</twComp><twBEL>resp_gen_i0/to_bcd_i0/Mmux_rmn3216</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y54.B4</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.384</twDelInfo><twComp>resp_gen_i0/to_bcd_i0/Msub_rmn3[9]_GND_21_o_sub_70_OUT&lt;6:0&gt;_lut&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y54.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>resp_gen_i0/Madd_n0146_cy&lt;0&gt;</twComp><twBEL>resp_gen_i0/to_bcd_i0/PWR_25_o_rmn3[9]_LessThan_63_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y51.D6</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.393</twDelInfo><twComp>resp_gen_i0/to_bcd_i0/Mmux_rmn212</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y51.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>resp_gen_i0/to_bcd_i0/Mmux_rmn218</twComp><twBEL>resp_gen_i0/to_bcd_i0/Mmux_rmn2181</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y53.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.788</twDelInfo><twComp>resp_gen_i0/to_bcd_i0/Mmux_rmn218</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y53.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>resp_gen_i0/to_bcd_i0/rmn2&lt;5&gt;</twComp><twBEL>resp_gen_i0/to_bcd_i0/Mmux_rmn2187</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y55.B3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.610</twDelInfo><twComp>resp_gen_i0/to_bcd_i0/rmn2&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y55.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>resp_gen_i0/bcd_out&lt;5&gt;</twComp><twBEL>resp_gen_i0/to_bcd_i0/Mmux_dig091</twBEL><twBEL>resp_gen_i0/to_bcd_i0/bcd_out_2</twBEL></twPathDel><twLogDel>3.577</twLogDel><twRouteDel>17.573</twRouteDel><twTotDel>21.150</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.037">clk_rx</twDestClk><twPctLog>16.9</twPctLog><twPctRoute>83.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="61"><twConstPath anchorID="62" twDataPathType="twDataPathFromToDelay"><twSlack>53.011</twSlack><twSrc BELType="FF">cmd_parse_i0/send_resp_data_7</twSrc><twDest BELType="FF">resp_gen_i0/to_bcd_i0/bcd_out_2</twDest><twTotPathDel>20.915</twTotPathDel><twClkSkew dest = "0.626" src = "0.639">0.013</twClkSkew><twDelConst>74.074</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cmd_parse_i0/send_resp_data_7</twSrc><twDest BELType='FF'>resp_gen_i0/to_bcd_i0/bcd_out_2</twDest><twLogLvls>13</twLogLvls><twSrcSite>SLICE_X20Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_rx</twSrcClk><twPathDel><twSite>SLICE_X20Y37.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>send_resp_data&lt;7&gt;</twComp><twBEL>cmd_parse_i0/send_resp_data_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y44.B3</twSite><twDelType>net</twDelType><twFanCnt>30</twFanCnt><twDelInfo twEdge="twRising">2.848</twDelInfo><twComp>send_resp_data&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y44.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>resp_gen_i0/to_bcd_i0/PWR_25_o_value[15]_LessThan_5_o1</twComp><twBEL>resp_gen_i0/to_bcd_i0/Msub_value[15]_PWR_25_o_sub_6_OUT&lt;13:0&gt;_cy&lt;7&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y44.D1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.609</twDelInfo><twComp>resp_gen_i0/to_bcd_i0/Msub_value[15]_PWR_25_o_sub_6_OUT&lt;13:0&gt;_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y44.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>resp_gen_i0/to_bcd_i0/PWR_25_o_value[15]_LessThan_5_o1</twComp><twBEL>resp_gen_i0/to_bcd_i0/PWR_25_o_value[15]_LessThan_5_o1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y46.D3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.553</twDelInfo><twComp>resp_gen_i0/to_bcd_i0/PWR_25_o_value[15]_LessThan_5_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y46.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>resp_gen_i0/bcd_out&lt;18&gt;</twComp><twBEL>resp_gen_i0/to_bcd_i0/Mmux_dig431</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y41.B2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.463</twDelInfo><twComp>resp_gen_i0/to_bcd_i0/dig4&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y41.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>resp_gen_i0/to_bcd_i0/GND_21_o_rmn4[13]_LessThan_41_o11</twComp><twBEL>resp_gen_i0/to_bcd_i0/Mmux_rmn437</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y46.C3</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.902</twDelInfo><twComp>resp_gen_i0/to_bcd_i0/rmn4&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y46.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>resp_gen_i0/to_bcd_i0/N176</twComp><twBEL>resp_gen_i0/to_bcd_i0/GND_21_o_rmn4[13]_LessThan_31_o1_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y48.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.982</twDelInfo><twComp>resp_gen_i0/to_bcd_i0/N153</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>resp_gen_i0/to_bcd_i0/N22</twComp><twBEL>resp_gen_i0/to_bcd_i0/GND_21_o_rmn4[13]_LessThan_31_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y50.C1</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.792</twDelInfo><twComp>resp_gen_i0/to_bcd_i0/GND_21_o_rmn4[13]_LessThan_31_o</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y50.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>resp_gen_i0/to_bcd_i0/Mmux_rmn3184</twComp><twBEL>resp_gen_i0/to_bcd_i0/Mmux_rmn3184</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y50.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.747</twDelInfo><twComp>resp_gen_i0/to_bcd_i0/Mmux_rmn3184</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y50.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>resp_gen_i0/to_bcd_i0/N51</twComp><twBEL>resp_gen_i0/to_bcd_i0/Mmux_rmn3188</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y53.A2</twSite><twDelType>net</twDelType><twFanCnt>28</twFanCnt><twDelInfo twEdge="twRising">1.680</twDelInfo><twComp>resp_gen_i0/to_bcd_i0/Msub_rmn3[9]_GND_21_o_sub_70_OUT&lt;6:0&gt;_lut&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y53.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>resp_gen_i0/to_bcd_i0/N128</twComp><twBEL>resp_gen_i0/to_bcd_i0/PWR_25_o_rmn3[9]_LessThan_65_o211_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y53.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.434</twDelInfo><twComp>resp_gen_i0/to_bcd_i0/N128</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y53.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>resp_gen_i0/to_bcd_i0/Mmux_rmn221</twComp><twBEL>resp_gen_i0/to_bcd_i0/PWR_25_o_rmn3[9]_LessThan_65_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y51.D5</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.646</twDelInfo><twComp>resp_gen_i0/to_bcd_i0/PWR_25_o_rmn3[9]_LessThan_65_o</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y51.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>resp_gen_i0/to_bcd_i0/Mmux_rmn218</twComp><twBEL>resp_gen_i0/to_bcd_i0/Mmux_rmn2181</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y53.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.788</twDelInfo><twComp>resp_gen_i0/to_bcd_i0/Mmux_rmn218</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y53.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>resp_gen_i0/to_bcd_i0/rmn2&lt;5&gt;</twComp><twBEL>resp_gen_i0/to_bcd_i0/Mmux_rmn2187</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y55.B3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.610</twDelInfo><twComp>resp_gen_i0/to_bcd_i0/rmn2&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y55.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>resp_gen_i0/bcd_out&lt;5&gt;</twComp><twBEL>resp_gen_i0/to_bcd_i0/Mmux_dig091</twBEL><twBEL>resp_gen_i0/to_bcd_i0/bcd_out_2</twBEL></twPathDel><twLogDel>3.861</twLogDel><twRouteDel>17.054</twRouteDel><twTotDel>20.915</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.037">clk_rx</twDestClk><twPctLog>18.5</twPctLog><twPctRoute>81.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="63"><twConstPath anchorID="64" twDataPathType="twDataPathFromToDelay"><twSlack>53.120</twSlack><twSrc BELType="FF">cmd_parse_i0/send_resp_data_7</twSrc><twDest BELType="FF">resp_gen_i0/to_bcd_i0/bcd_out_2</twDest><twTotPathDel>20.806</twTotPathDel><twClkSkew dest = "0.626" src = "0.639">0.013</twClkSkew><twDelConst>74.074</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cmd_parse_i0/send_resp_data_7</twSrc><twDest BELType='FF'>resp_gen_i0/to_bcd_i0/bcd_out_2</twDest><twLogLvls>12</twLogLvls><twSrcSite>SLICE_X20Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_rx</twSrcClk><twPathDel><twSite>SLICE_X20Y37.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>send_resp_data&lt;7&gt;</twComp><twBEL>cmd_parse_i0/send_resp_data_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y44.B3</twSite><twDelType>net</twDelType><twFanCnt>30</twFanCnt><twDelInfo twEdge="twRising">2.848</twDelInfo><twComp>send_resp_data&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y44.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>resp_gen_i0/to_bcd_i0/PWR_25_o_value[15]_LessThan_5_o1</twComp><twBEL>resp_gen_i0/to_bcd_i0/Msub_value[15]_PWR_25_o_sub_6_OUT&lt;13:0&gt;_cy&lt;7&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y44.D1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.609</twDelInfo><twComp>resp_gen_i0/to_bcd_i0/Msub_value[15]_PWR_25_o_sub_6_OUT&lt;13:0&gt;_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y44.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>resp_gen_i0/to_bcd_i0/PWR_25_o_value[15]_LessThan_5_o1</twComp><twBEL>resp_gen_i0/to_bcd_i0/PWR_25_o_value[15]_LessThan_5_o1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y46.D3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.553</twDelInfo><twComp>resp_gen_i0/to_bcd_i0/PWR_25_o_value[15]_LessThan_5_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y46.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>resp_gen_i0/bcd_out&lt;18&gt;</twComp><twBEL>resp_gen_i0/to_bcd_i0/Mmux_dig431</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y43.B6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.753</twDelInfo><twComp>resp_gen_i0/to_bcd_i0/dig4&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y43.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>resp_gen_i0/to_bcd_i0/N78</twComp><twBEL>resp_gen_i0/to_bcd_i0/Mmux_rmn454</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y41.D5</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">2.036</twDelInfo><twComp>resp_gen_i0/to_bcd_i0/rmn4&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y41.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>resp_gen_i0/to_bcd_i0/GND_21_o_rmn4[13]_LessThan_41_o11</twComp><twBEL>resp_gen_i0/to_bcd_i0/GND_21_o_rmn4[13]_LessThan_41_o111</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y46.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.880</twDelInfo><twComp>resp_gen_i0/to_bcd_i0/GND_21_o_rmn4[13]_LessThan_41_o11</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y46.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>resp_gen_i0/to_bcd_i0/N81</twComp><twBEL>resp_gen_i0/to_bcd_i0/PWR_25_o_rmn4[13]_LessThan_25_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y50.D5</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.965</twDelInfo><twComp>resp_gen_i0/to_bcd_i0/PWR_25_o_rmn4[13]_LessThan_25_o</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y50.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>resp_gen_i0/to_bcd_i0/Mmux_rmn321</twComp><twBEL>resp_gen_i0/to_bcd_i0/Mmux_rmn3211</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y50.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.754</twDelInfo><twComp>resp_gen_i0/to_bcd_i0/Mmux_rmn321</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y50.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>resp_gen_i0/to_bcd_i0/Mmux_rmn22113</twComp><twBEL>resp_gen_i0/to_bcd_i0/Mmux_rmn3216</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y50.C3</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.314</twDelInfo><twComp>resp_gen_i0/to_bcd_i0/Msub_rmn3[9]_GND_21_o_sub_70_OUT&lt;6:0&gt;_lut&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y50.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>resp_gen_i0/to_bcd_i0/N51</twComp><twBEL>resp_gen_i0/to_bcd_i0/GND_21_o_rmn3[9]_LessThan_69_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y53.A1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.044</twDelInfo><twComp>resp_gen_i0/to_bcd_i0/GND_21_o_rmn3[9]_LessThan_69_o</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y53.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>resp_gen_i0/to_bcd_i0/Mmux_rmn22111</twComp><twBEL>resp_gen_i0/to_bcd_i0/Mmux_rmn2186</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y53.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>resp_gen_i0/to_bcd_i0/Mmux_rmn2185</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y53.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>resp_gen_i0/to_bcd_i0/rmn2&lt;5&gt;</twComp><twBEL>resp_gen_i0/to_bcd_i0/Mmux_rmn2187</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y55.B3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.610</twDelInfo><twComp>resp_gen_i0/to_bcd_i0/rmn2&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y55.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>resp_gen_i0/bcd_out&lt;5&gt;</twComp><twBEL>resp_gen_i0/to_bcd_i0/Mmux_dig091</twBEL><twBEL>resp_gen_i0/to_bcd_i0/bcd_out_2</twBEL></twPathDel><twLogDel>3.553</twLogDel><twRouteDel>17.253</twRouteDel><twTotDel>20.806</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.037">clk_rx</twDestClk><twPctLog>17.1</twPctLog><twPctRoute>82.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_to_bcd = MAXDELAY FROM TIMEGRP &quot;TNM_send_resp_data&quot; TO TIMEGRP
        &quot;TNM_to_bcd_flops&quot; TS_clk_gen_i0_clk_core_i0_clk0 * 2;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point resp_gen_i0/to_bcd_i0/bcd_out_0 (SLICE_X11Y55.AX), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="65"><twSlack>1.120</twSlack><twSrc BELType="FF">cmd_parse_i0/send_resp_data_0</twSrc><twDest BELType="FF">resp_gen_i0/to_bcd_i0/bcd_out_0</twDest><twClkSkew dest = "0.230" src = "0.196">0.034</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>cmd_parse_i0/send_resp_data_0</twSrc><twDest BELType='FF'>resp_gen_i0/to_bcd_i0/bcd_out_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X17Y39.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="37.037">clk_rx</twSrcClk><twPathDel><twSite>SLICE_X17Y39.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>send_resp_data&lt;1&gt;</twComp><twBEL>cmd_parse_i0/send_resp_data_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y55.AX</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.897</twDelInfo><twComp>send_resp_data&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X11Y55.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>resp_gen_i0/Madd_n0154_cy&lt;0&gt;</twComp><twBEL>resp_gen_i0/to_bcd_i0/bcd_out_0</twBEL></twPathDel><twLogDel>0.257</twLogDel><twRouteDel>0.897</twRouteDel><twTotDel>1.154</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.037">clk_rx</twDestClk><twPctLog>22.3</twPctLog><twPctRoute>77.7</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point resp_gen_i0/to_bcd_i0/bcd_out_2 (SLICE_X8Y55.B4), 1 path
</twPathRptBanner><twRacePath anchorID="66"><twSlack>1.337</twSlack><twSrc BELType="FF">cmd_parse_i0/send_resp_data_1</twSrc><twDest BELType="FF">resp_gen_i0/to_bcd_i0/bcd_out_2</twDest><twClkSkew dest = "0.230" src = "0.196">0.034</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>cmd_parse_i0/send_resp_data_1</twSrc><twDest BELType='FF'>resp_gen_i0/to_bcd_i0/bcd_out_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X17Y39.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="37.037">clk_rx</twSrcClk><twPathDel><twSite>SLICE_X17Y39.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>send_resp_data&lt;1&gt;</twComp><twBEL>cmd_parse_i0/send_resp_data_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y55.B4</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.983</twDelInfo><twComp>send_resp_data&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X8Y55.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>resp_gen_i0/bcd_out&lt;5&gt;</twComp><twBEL>resp_gen_i0/to_bcd_i0/Mmux_dig091</twBEL><twBEL>resp_gen_i0/to_bcd_i0/bcd_out_2</twBEL></twPathDel><twLogDel>0.388</twLogDel><twRouteDel>0.983</twRouteDel><twTotDel>1.371</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.037">clk_rx</twDestClk><twPctLog>28.3</twPctLog><twPctRoute>71.7</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point resp_gen_i0/to_bcd_i0/bcd_out_3 (SLICE_X9Y55.A4), 1 path
</twPathRptBanner><twRacePath anchorID="67"><twSlack>1.348</twSlack><twSrc BELType="FF">cmd_parse_i0/send_resp_data_1</twSrc><twDest BELType="FF">resp_gen_i0/to_bcd_i0/bcd_out_3</twDest><twClkSkew dest = "0.230" src = "0.196">0.034</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>cmd_parse_i0/send_resp_data_1</twSrc><twDest BELType='FF'>resp_gen_i0/to_bcd_i0/bcd_out_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X17Y39.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="37.037">clk_rx</twSrcClk><twPathDel><twSite>SLICE_X17Y39.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>send_resp_data&lt;1&gt;</twComp><twBEL>cmd_parse_i0/send_resp_data_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y55.A4</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.969</twDelInfo><twComp>send_resp_data&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X9Y55.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>resp_gen_i0/Madd_n0154_lut&lt;3&gt;</twComp><twBEL>resp_gen_i0/to_bcd_i0/Mmux_dig0121</twBEL><twBEL>resp_gen_i0/to_bcd_i0/bcd_out_3</twBEL></twPathDel><twLogDel>0.413</twLogDel><twRouteDel>0.969</twRouteDel><twTotDel>1.382</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.037">clk_rx</twDestClk><twPctLog>29.9</twPctLog><twPctRoute>70.1</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="68" twConstType="PATHDELAY" ><twConstHead uID="10"><twConstName UCFConstName="TIMESPEC TS_uart_rx_ctl = FROM &quot;TNM_uart_rx_ctl&quot; TO &quot;TNM_uart_rx_ctl&quot; TS_clk_gen_i0_clk_core_i0_clk0 * 54;" ScopeName="">TS_uart_rx_ctl = MAXDELAY FROM TIMEGRP &quot;TNM_uart_rx_ctl&quot; TO TIMEGRP         &quot;TNM_uart_rx_ctl&quot; TS_clk_gen_i0_clk_core_i0_clk0 * 54;</twConstName><twItemCnt>194</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>83</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>3.764</twMaxDel></twConstHead><twPathRptBanner iPaths="6" iCriticalPaths="0" sType="EndPoint">Paths for end point uart_rx_i0/uart_rx_ctl_i0/rx_data_6 (SLICE_X25Y53.CE), 6 paths
</twPathRptBanner><twPathRpt anchorID="69"><twConstPath anchorID="70" twDataPathType="twDataPathFromToDelay"><twSlack>1996.234</twSlack><twSrc BELType="FF">uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_0</twSrc><twDest BELType="FF">uart_rx_i0/uart_rx_ctl_i0/rx_data_6</twDest><twTotPathDel>3.613</twTotPathDel><twClkSkew dest = "0.291" src = "0.307">0.016</twClkSkew><twDelConst>1999.998</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_0</twSrc><twDest BELType='FF'>uart_rx_i0/uart_rx_ctl_i0/rx_data_6</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X27Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_rx</twSrcClk><twPathDel><twSite>SLICE_X27Y53.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>uart_rx_i0/uart_rx_ctl_i0/Mcount_over_sample_cnt_xor&lt;2&gt;11</twComp><twBEL>uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y53.D1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.744</twDelInfo><twComp>uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y53.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>uart_rx_i0/uart_rx_ctl_i0/Mcount_over_sample_cnt_xor&lt;2&gt;11</twComp><twBEL>uart_rx_i0/uart_rx_ctl_i0/Mcount_over_sample_cnt_xor&lt;2&gt;111</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y51.D4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.727</twDelInfo><twComp>uart_rx_i0/uart_rx_ctl_i0/Mcount_over_sample_cnt_xor&lt;2&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y51.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>uart_rx_i0/uart_baud_gen_rx_i0/internal_count&lt;3&gt;</twComp><twBEL>uart_rx_i0/uart_rx_ctl_i0/_n0117_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y53.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.722</twDelInfo><twComp>uart_rx_i0/uart_rx_ctl_i0/_n0117_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y53.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rx_data&lt;7&gt;</twComp><twBEL>uart_rx_i0/uart_rx_ctl_i0/rx_data_6</twBEL></twPathDel><twLogDel>1.420</twLogDel><twRouteDel>2.193</twRouteDel><twTotDel>3.613</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.037">clk_rx</twDestClk><twPctLog>39.3</twPctLog><twPctRoute>60.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="71"><twConstPath anchorID="72" twDataPathType="twDataPathFromToDelay"><twSlack>1996.367</twSlack><twSrc BELType="FF">uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_1</twSrc><twDest BELType="FF">uart_rx_i0/uart_rx_ctl_i0/rx_data_6</twDest><twTotPathDel>3.477</twTotPathDel><twClkSkew dest = "0.291" src = "0.310">0.019</twClkSkew><twDelConst>1999.998</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_1</twSrc><twDest BELType='FF'>uart_rx_i0/uart_rx_ctl_i0/rx_data_6</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X27Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_rx</twSrcClk><twPathDel><twSite>SLICE_X27Y52.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt&lt;3&gt;</twComp><twBEL>uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y53.D4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.696</twDelInfo><twComp>uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y53.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>uart_rx_i0/uart_rx_ctl_i0/Mcount_over_sample_cnt_xor&lt;2&gt;11</twComp><twBEL>uart_rx_i0/uart_rx_ctl_i0/Mcount_over_sample_cnt_xor&lt;2&gt;111</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y51.D4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.727</twDelInfo><twComp>uart_rx_i0/uart_rx_ctl_i0/Mcount_over_sample_cnt_xor&lt;2&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y51.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>uart_rx_i0/uart_baud_gen_rx_i0/internal_count&lt;3&gt;</twComp><twBEL>uart_rx_i0/uart_rx_ctl_i0/_n0117_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y53.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.722</twDelInfo><twComp>uart_rx_i0/uart_rx_ctl_i0/_n0117_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y53.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rx_data&lt;7&gt;</twComp><twBEL>uart_rx_i0/uart_rx_ctl_i0/rx_data_6</twBEL></twPathDel><twLogDel>1.332</twLogDel><twRouteDel>2.145</twRouteDel><twTotDel>3.477</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.037">clk_rx</twDestClk><twPctLog>38.3</twPctLog><twPctRoute>61.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="73"><twConstPath anchorID="74" twDataPathType="twDataPathFromToDelay"><twSlack>1996.382</twSlack><twSrc BELType="FF">uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_2</twSrc><twDest BELType="FF">uart_rx_i0/uart_rx_ctl_i0/rx_data_6</twDest><twTotPathDel>3.462</twTotPathDel><twClkSkew dest = "0.291" src = "0.310">0.019</twClkSkew><twDelConst>1999.998</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_2</twSrc><twDest BELType='FF'>uart_rx_i0/uart_rx_ctl_i0/rx_data_6</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X27Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_rx</twSrcClk><twPathDel><twSite>SLICE_X27Y52.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt&lt;3&gt;</twComp><twBEL>uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y53.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.593</twDelInfo><twComp>uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y53.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>uart_rx_i0/uart_rx_ctl_i0/Mcount_over_sample_cnt_xor&lt;2&gt;11</twComp><twBEL>uart_rx_i0/uart_rx_ctl_i0/Mcount_over_sample_cnt_xor&lt;2&gt;111</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y51.D4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.727</twDelInfo><twComp>uart_rx_i0/uart_rx_ctl_i0/Mcount_over_sample_cnt_xor&lt;2&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y51.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>uart_rx_i0/uart_baud_gen_rx_i0/internal_count&lt;3&gt;</twComp><twBEL>uart_rx_i0/uart_rx_ctl_i0/_n0117_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y53.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.722</twDelInfo><twComp>uart_rx_i0/uart_rx_ctl_i0/_n0117_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y53.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rx_data&lt;7&gt;</twComp><twBEL>uart_rx_i0/uart_rx_ctl_i0/rx_data_6</twBEL></twPathDel><twLogDel>1.420</twLogDel><twRouteDel>2.042</twRouteDel><twTotDel>3.462</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.037">clk_rx</twDestClk><twPctLog>41.0</twPctLog><twPctRoute>59.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="6" iCriticalPaths="0" sType="EndPoint">Paths for end point uart_rx_i0/uart_rx_ctl_i0/rx_data_5 (SLICE_X25Y53.CE), 6 paths
</twPathRptBanner><twPathRpt anchorID="75"><twConstPath anchorID="76" twDataPathType="twDataPathFromToDelay"><twSlack>1996.252</twSlack><twSrc BELType="FF">uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_0</twSrc><twDest BELType="FF">uart_rx_i0/uart_rx_ctl_i0/rx_data_5</twDest><twTotPathDel>3.595</twTotPathDel><twClkSkew dest = "0.291" src = "0.307">0.016</twClkSkew><twDelConst>1999.998</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_0</twSrc><twDest BELType='FF'>uart_rx_i0/uart_rx_ctl_i0/rx_data_5</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X27Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_rx</twSrcClk><twPathDel><twSite>SLICE_X27Y53.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>uart_rx_i0/uart_rx_ctl_i0/Mcount_over_sample_cnt_xor&lt;2&gt;11</twComp><twBEL>uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y53.D1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.744</twDelInfo><twComp>uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y53.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>uart_rx_i0/uart_rx_ctl_i0/Mcount_over_sample_cnt_xor&lt;2&gt;11</twComp><twBEL>uart_rx_i0/uart_rx_ctl_i0/Mcount_over_sample_cnt_xor&lt;2&gt;111</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y51.D4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.727</twDelInfo><twComp>uart_rx_i0/uart_rx_ctl_i0/Mcount_over_sample_cnt_xor&lt;2&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y51.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>uart_rx_i0/uart_baud_gen_rx_i0/internal_count&lt;3&gt;</twComp><twBEL>uart_rx_i0/uart_rx_ctl_i0/_n0117_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y53.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.722</twDelInfo><twComp>uart_rx_i0/uart_rx_ctl_i0/_n0117_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y53.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>rx_data&lt;7&gt;</twComp><twBEL>uart_rx_i0/uart_rx_ctl_i0/rx_data_5</twBEL></twPathDel><twLogDel>1.402</twLogDel><twRouteDel>2.193</twRouteDel><twTotDel>3.595</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.037">clk_rx</twDestClk><twPctLog>39.0</twPctLog><twPctRoute>61.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="77"><twConstPath anchorID="78" twDataPathType="twDataPathFromToDelay"><twSlack>1996.385</twSlack><twSrc BELType="FF">uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_1</twSrc><twDest BELType="FF">uart_rx_i0/uart_rx_ctl_i0/rx_data_5</twDest><twTotPathDel>3.459</twTotPathDel><twClkSkew dest = "0.291" src = "0.310">0.019</twClkSkew><twDelConst>1999.998</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_1</twSrc><twDest BELType='FF'>uart_rx_i0/uart_rx_ctl_i0/rx_data_5</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X27Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_rx</twSrcClk><twPathDel><twSite>SLICE_X27Y52.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt&lt;3&gt;</twComp><twBEL>uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y53.D4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.696</twDelInfo><twComp>uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y53.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>uart_rx_i0/uart_rx_ctl_i0/Mcount_over_sample_cnt_xor&lt;2&gt;11</twComp><twBEL>uart_rx_i0/uart_rx_ctl_i0/Mcount_over_sample_cnt_xor&lt;2&gt;111</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y51.D4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.727</twDelInfo><twComp>uart_rx_i0/uart_rx_ctl_i0/Mcount_over_sample_cnt_xor&lt;2&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y51.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>uart_rx_i0/uart_baud_gen_rx_i0/internal_count&lt;3&gt;</twComp><twBEL>uart_rx_i0/uart_rx_ctl_i0/_n0117_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y53.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.722</twDelInfo><twComp>uart_rx_i0/uart_rx_ctl_i0/_n0117_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y53.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>rx_data&lt;7&gt;</twComp><twBEL>uart_rx_i0/uart_rx_ctl_i0/rx_data_5</twBEL></twPathDel><twLogDel>1.314</twLogDel><twRouteDel>2.145</twRouteDel><twTotDel>3.459</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.037">clk_rx</twDestClk><twPctLog>38.0</twPctLog><twPctRoute>62.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="79"><twConstPath anchorID="80" twDataPathType="twDataPathFromToDelay"><twSlack>1996.400</twSlack><twSrc BELType="FF">uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_2</twSrc><twDest BELType="FF">uart_rx_i0/uart_rx_ctl_i0/rx_data_5</twDest><twTotPathDel>3.444</twTotPathDel><twClkSkew dest = "0.291" src = "0.310">0.019</twClkSkew><twDelConst>1999.998</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_2</twSrc><twDest BELType='FF'>uart_rx_i0/uart_rx_ctl_i0/rx_data_5</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X27Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_rx</twSrcClk><twPathDel><twSite>SLICE_X27Y52.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt&lt;3&gt;</twComp><twBEL>uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y53.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.593</twDelInfo><twComp>uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y53.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>uart_rx_i0/uart_rx_ctl_i0/Mcount_over_sample_cnt_xor&lt;2&gt;11</twComp><twBEL>uart_rx_i0/uart_rx_ctl_i0/Mcount_over_sample_cnt_xor&lt;2&gt;111</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y51.D4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.727</twDelInfo><twComp>uart_rx_i0/uart_rx_ctl_i0/Mcount_over_sample_cnt_xor&lt;2&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y51.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>uart_rx_i0/uart_baud_gen_rx_i0/internal_count&lt;3&gt;</twComp><twBEL>uart_rx_i0/uart_rx_ctl_i0/_n0117_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y53.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.722</twDelInfo><twComp>uart_rx_i0/uart_rx_ctl_i0/_n0117_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y53.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>rx_data&lt;7&gt;</twComp><twBEL>uart_rx_i0/uart_rx_ctl_i0/rx_data_5</twBEL></twPathDel><twLogDel>1.402</twLogDel><twRouteDel>2.042</twRouteDel><twTotDel>3.444</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.037">clk_rx</twDestClk><twPctLog>40.7</twPctLog><twPctRoute>59.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="6" iCriticalPaths="0" sType="EndPoint">Paths for end point uart_rx_i0/uart_rx_ctl_i0/rx_data_7 (SLICE_X25Y53.CE), 6 paths
</twPathRptBanner><twPathRpt anchorID="81"><twConstPath anchorID="82" twDataPathType="twDataPathFromToDelay"><twSlack>1996.260</twSlack><twSrc BELType="FF">uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_0</twSrc><twDest BELType="FF">uart_rx_i0/uart_rx_ctl_i0/rx_data_7</twDest><twTotPathDel>3.587</twTotPathDel><twClkSkew dest = "0.291" src = "0.307">0.016</twClkSkew><twDelConst>1999.998</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_0</twSrc><twDest BELType='FF'>uart_rx_i0/uart_rx_ctl_i0/rx_data_7</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X27Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_rx</twSrcClk><twPathDel><twSite>SLICE_X27Y53.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>uart_rx_i0/uart_rx_ctl_i0/Mcount_over_sample_cnt_xor&lt;2&gt;11</twComp><twBEL>uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y53.D1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.744</twDelInfo><twComp>uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y53.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>uart_rx_i0/uart_rx_ctl_i0/Mcount_over_sample_cnt_xor&lt;2&gt;11</twComp><twBEL>uart_rx_i0/uart_rx_ctl_i0/Mcount_over_sample_cnt_xor&lt;2&gt;111</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y51.D4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.727</twDelInfo><twComp>uart_rx_i0/uart_rx_ctl_i0/Mcount_over_sample_cnt_xor&lt;2&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y51.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>uart_rx_i0/uart_baud_gen_rx_i0/internal_count&lt;3&gt;</twComp><twBEL>uart_rx_i0/uart_rx_ctl_i0/_n0117_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y53.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.722</twDelInfo><twComp>uart_rx_i0/uart_rx_ctl_i0/_n0117_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y53.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.382</twDelInfo><twComp>rx_data&lt;7&gt;</twComp><twBEL>uart_rx_i0/uart_rx_ctl_i0/rx_data_7</twBEL></twPathDel><twLogDel>1.394</twLogDel><twRouteDel>2.193</twRouteDel><twTotDel>3.587</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.037">clk_rx</twDestClk><twPctLog>38.9</twPctLog><twPctRoute>61.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="83"><twConstPath anchorID="84" twDataPathType="twDataPathFromToDelay"><twSlack>1996.393</twSlack><twSrc BELType="FF">uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_1</twSrc><twDest BELType="FF">uart_rx_i0/uart_rx_ctl_i0/rx_data_7</twDest><twTotPathDel>3.451</twTotPathDel><twClkSkew dest = "0.291" src = "0.310">0.019</twClkSkew><twDelConst>1999.998</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_1</twSrc><twDest BELType='FF'>uart_rx_i0/uart_rx_ctl_i0/rx_data_7</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X27Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_rx</twSrcClk><twPathDel><twSite>SLICE_X27Y52.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt&lt;3&gt;</twComp><twBEL>uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y53.D4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.696</twDelInfo><twComp>uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y53.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>uart_rx_i0/uart_rx_ctl_i0/Mcount_over_sample_cnt_xor&lt;2&gt;11</twComp><twBEL>uart_rx_i0/uart_rx_ctl_i0/Mcount_over_sample_cnt_xor&lt;2&gt;111</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y51.D4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.727</twDelInfo><twComp>uart_rx_i0/uart_rx_ctl_i0/Mcount_over_sample_cnt_xor&lt;2&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y51.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>uart_rx_i0/uart_baud_gen_rx_i0/internal_count&lt;3&gt;</twComp><twBEL>uart_rx_i0/uart_rx_ctl_i0/_n0117_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y53.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.722</twDelInfo><twComp>uart_rx_i0/uart_rx_ctl_i0/_n0117_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y53.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.382</twDelInfo><twComp>rx_data&lt;7&gt;</twComp><twBEL>uart_rx_i0/uart_rx_ctl_i0/rx_data_7</twBEL></twPathDel><twLogDel>1.306</twLogDel><twRouteDel>2.145</twRouteDel><twTotDel>3.451</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.037">clk_rx</twDestClk><twPctLog>37.8</twPctLog><twPctRoute>62.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="85"><twConstPath anchorID="86" twDataPathType="twDataPathFromToDelay"><twSlack>1996.408</twSlack><twSrc BELType="FF">uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_2</twSrc><twDest BELType="FF">uart_rx_i0/uart_rx_ctl_i0/rx_data_7</twDest><twTotPathDel>3.436</twTotPathDel><twClkSkew dest = "0.291" src = "0.310">0.019</twClkSkew><twDelConst>1999.998</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_2</twSrc><twDest BELType='FF'>uart_rx_i0/uart_rx_ctl_i0/rx_data_7</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X27Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_rx</twSrcClk><twPathDel><twSite>SLICE_X27Y52.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt&lt;3&gt;</twComp><twBEL>uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y53.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.593</twDelInfo><twComp>uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y53.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>uart_rx_i0/uart_rx_ctl_i0/Mcount_over_sample_cnt_xor&lt;2&gt;11</twComp><twBEL>uart_rx_i0/uart_rx_ctl_i0/Mcount_over_sample_cnt_xor&lt;2&gt;111</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y51.D4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.727</twDelInfo><twComp>uart_rx_i0/uart_rx_ctl_i0/Mcount_over_sample_cnt_xor&lt;2&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y51.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>uart_rx_i0/uart_baud_gen_rx_i0/internal_count&lt;3&gt;</twComp><twBEL>uart_rx_i0/uart_rx_ctl_i0/_n0117_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y53.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.722</twDelInfo><twComp>uart_rx_i0/uart_rx_ctl_i0/_n0117_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y53.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.382</twDelInfo><twComp>rx_data&lt;7&gt;</twComp><twBEL>uart_rx_i0/uart_rx_ctl_i0/rx_data_7</twBEL></twPathDel><twLogDel>1.394</twLogDel><twRouteDel>2.042</twRouteDel><twTotDel>3.436</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.037">clk_rx</twDestClk><twPctLog>40.6</twPctLog><twPctRoute>59.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_uart_rx_ctl = MAXDELAY FROM TIMEGRP &quot;TNM_uart_rx_ctl&quot; TO TIMEGRP
        &quot;TNM_uart_rx_ctl&quot; TS_clk_gen_i0_clk_core_i0_clk0 * 54;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point uart_rx_i0/uart_rx_ctl_i0/rx_data_0 (SLICE_X24Y52.A6), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="87"><twSlack>0.427</twSlack><twSrc BELType="FF">uart_rx_i0/uart_rx_ctl_i0/rx_data_0</twSrc><twDest BELType="FF">uart_rx_i0/uart_rx_ctl_i0/rx_data_0</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>uart_rx_i0/uart_rx_ctl_i0/rx_data_0</twSrc><twDest BELType='FF'>uart_rx_i0/uart_rx_ctl_i0/rx_data_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X24Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="37.037">clk_rx</twSrcClk><twPathDel><twSite>SLICE_X24Y52.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>rx_data&lt;3&gt;</twComp><twBEL>uart_rx_i0/uart_rx_ctl_i0/rx_data_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y52.A6</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">0.037</twDelInfo><twComp>rx_data&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X24Y52.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>rx_data&lt;3&gt;</twComp><twBEL>uart_rx_i0/uart_rx_ctl_i0/Mmux_rx_data[0]_rxd_clk_rx_MUX_40_o11</twBEL><twBEL>uart_rx_i0/uart_rx_ctl_i0/rx_data_0</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.037</twRouteDel><twTotDel>0.427</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.037">clk_rx</twDestClk><twPctLog>91.3</twPctLog><twPctRoute>8.7</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point uart_rx_i0/uart_rx_ctl_i0/rx_data_3 (SLICE_X24Y52.D6), 1 path
</twPathRptBanner><twRacePath anchorID="88"><twSlack>0.427</twSlack><twSrc BELType="FF">uart_rx_i0/uart_rx_ctl_i0/rx_data_3</twSrc><twDest BELType="FF">uart_rx_i0/uart_rx_ctl_i0/rx_data_3</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>uart_rx_i0/uart_rx_ctl_i0/rx_data_3</twSrc><twDest BELType='FF'>uart_rx_i0/uart_rx_ctl_i0/rx_data_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X24Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="37.037">clk_rx</twSrcClk><twPathDel><twSite>SLICE_X24Y52.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>rx_data&lt;3&gt;</twComp><twBEL>uart_rx_i0/uart_rx_ctl_i0/rx_data_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y52.D6</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">0.037</twDelInfo><twComp>rx_data&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X24Y52.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>rx_data&lt;3&gt;</twComp><twBEL>uart_rx_i0/uart_rx_ctl_i0/Mmux_rx_data[3]_rxd_clk_rx_MUX_37_o11</twBEL><twBEL>uart_rx_i0/uart_rx_ctl_i0/rx_data_3</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.037</twRouteDel><twTotDel>0.427</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.037">clk_rx</twDestClk><twPctLog>91.3</twPctLog><twPctRoute>8.7</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point uart_rx_i0/uart_rx_ctl_i0/bit_cnt_2 (SLICE_X25Y51.B5), 1 path
</twPathRptBanner><twRacePath anchorID="89"><twSlack>0.443</twSlack><twSrc BELType="FF">uart_rx_i0/uart_rx_ctl_i0/bit_cnt_1</twSrc><twDest BELType="FF">uart_rx_i0/uart_rx_ctl_i0/bit_cnt_2</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>uart_rx_i0/uart_rx_ctl_i0/bit_cnt_1</twSrc><twDest BELType='FF'>uart_rx_i0/uart_rx_ctl_i0/bit_cnt_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X25Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="37.037">clk_rx</twSrcClk><twPathDel><twSite>SLICE_X25Y51.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>uart_rx_i0/uart_rx_ctl_i0/bit_cnt&lt;1&gt;</twComp><twBEL>uart_rx_i0/uart_rx_ctl_i0/bit_cnt_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y51.B5</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.090</twDelInfo><twComp>uart_rx_i0/uart_rx_ctl_i0/bit_cnt&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X25Y51.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>uart_rx_i0/uart_rx_ctl_i0/bit_cnt&lt;1&gt;</twComp><twBEL>uart_rx_i0/uart_rx_ctl_i0/Mcount_bit_cnt_xor&lt;2&gt;11</twBEL><twBEL>uart_rx_i0/uart_rx_ctl_i0/bit_cnt_2</twBEL></twPathDel><twLogDel>0.353</twLogDel><twRouteDel>0.090</twRouteDel><twTotDel>0.443</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.037">clk_rx</twDestClk><twPctLog>79.7</twPctLog><twPctRoute>20.3</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="90" twConstType="PERIOD" ><twConstHead uID="11"><twConstName UCFConstName="TIMESPEC TS_clk_pin = PERIOD &quot;clk_pin&quot; 37.037 ns HIGH 50%;" ScopeName="">TS_clk_gen_i0_clkout_fx = PERIOD TIMEGRP &quot;clk_gen_i0_clkout_fx&quot; TS_clk_pin         HIGH 50%;</twConstName><twItemCnt>4086</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>795</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>18.668</twMinPer></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDR2_inst (OLOGIC_X25Y118.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="91"><twConstPath anchorID="92" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>9.184</twSlack><twSrc BELType="FF">rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst</twSrc><twDest BELType="FF">dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDR2_inst</twDest><twTotPathDel>9.256</twTotPathDel><twClkSkew dest = "1.188" src = "0.760">-0.428</twClkSkew><twDelConst>18.518</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.940" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.506</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst</twSrc><twDest BELType='FF'>dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDR2_inst</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X29Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_tx</twSrcClk><twPathDel><twSite>SLICE_X29Y54.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>rst_clk_tx</twComp><twBEL>rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X25Y118.SR</twSite><twDelType>net</twDelType><twFanCnt>71</twFanCnt><twDelInfo twEdge="twRising">8.013</twDelInfo><twComp>rst_clk_tx</twComp></twPathDel><twPathDel><twSite>OLOGIC_X25Y118.CLK1</twSite><twDelType>Tosrck</twDelType><twDelInfo twEdge="twRising">0.813</twDelInfo><twComp>spi_clk_o</twComp><twBEL>dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDR2_inst</twBEL></twPathDel><twLogDel>1.243</twLogDel><twRouteDel>8.013</twRouteDel><twTotDel>9.256</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="18.518">clk_tx</twDestClk><twPctLog>13.4</twPctLog><twPctRoute>86.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="93"><twConstPath anchorID="94" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>27.763</twSlack><twSrc BELType="FF">rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst</twSrc><twDest BELType="FF">dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDR2_inst</twDest><twTotPathDel>9.256</twTotPathDel><twClkSkew dest = "1.248" src = "0.760">-0.488</twClkSkew><twDelConst>37.037</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.940" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.506</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst</twSrc><twDest BELType='FF'>dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDR2_inst</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X29Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_tx</twSrcClk><twPathDel><twSite>SLICE_X29Y54.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>rst_clk_tx</twComp><twBEL>rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X25Y118.SR</twSite><twDelType>net</twDelType><twFanCnt>71</twFanCnt><twDelInfo twEdge="twRising">8.013</twDelInfo><twComp>rst_clk_tx</twComp></twPathDel><twPathDel><twSite>OLOGIC_X25Y118.CLK0</twSite><twDelType>Tosrck</twDelType><twDelInfo twEdge="twRising">0.813</twDelInfo><twComp>spi_clk_o</twComp><twBEL>dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDR2_inst</twBEL></twPathDel><twLogDel>1.243</twLogDel><twRouteDel>8.013</twRouteDel><twTotDel>9.256</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.037">clk_tx</twDestClk><twPctLog>13.4</twPctLog><twPctRoute>86.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDR2_inst (OLOGIC_X25Y118.D2), 2 paths
</twPathRptBanner><twPathRpt anchorID="95"><twConstPath anchorID="96" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>10.247</twSlack><twSrc BELType="FF">dac_spi_i0/active</twSrc><twDest BELType="FF">dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDR2_inst</twDest><twTotPathDel>8.189</twTotPathDel><twClkSkew dest = "1.096" src = "0.672">-0.424</twClkSkew><twDelConst>18.518</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.940" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.506</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>dac_spi_i0/active</twSrc><twDest BELType='FF'>dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDR2_inst</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X25Y65.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_tx</twSrcClk><twPathDel><twSite>SLICE_X25Y65.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>dac_spi_i0/active</twComp><twBEL>dac_spi_i0/active</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y65.D1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>dac_spi_i0/active</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y65.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>dac_spi_i0/active</twComp><twBEL>dac_spi_i0/active_old_active_OR_188_o1</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X25Y118.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">5.974</twDelInfo><twComp>dac_spi_i0/active_old_active_OR_188_o</twComp></twPathDel><twPathDel><twSite>OLOGIC_X25Y118.CLK1</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">0.969</twDelInfo><twComp>spi_clk_o</twComp><twBEL>dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDR2_inst</twBEL></twPathDel><twLogDel>1.658</twLogDel><twRouteDel>6.531</twRouteDel><twTotDel>8.189</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="18.518">clk_tx</twDestClk><twPctLog>20.2</twPctLog><twPctRoute>79.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="97"><twConstPath anchorID="98" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>10.510</twSlack><twSrc BELType="FF">dac_spi_i0/old_active</twSrc><twDest BELType="FF">dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDR2_inst</twDest><twTotPathDel>7.926</twTotPathDel><twClkSkew dest = "1.096" src = "0.672">-0.424</twClkSkew><twDelConst>18.518</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.940" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.506</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>dac_spi_i0/old_active</twSrc><twDest BELType='FF'>dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDR2_inst</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X25Y65.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_tx</twSrcClk><twPathDel><twSite>SLICE_X25Y65.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>dac_spi_i0/active</twComp><twBEL>dac_spi_i0/old_active</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y65.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.294</twDelInfo><twComp>dac_spi_i0/old_active</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y65.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>dac_spi_i0/active</twComp><twBEL>dac_spi_i0/active_old_active_OR_188_o1</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X25Y118.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">5.974</twDelInfo><twComp>dac_spi_i0/active_old_active_OR_188_o</twComp></twPathDel><twPathDel><twSite>OLOGIC_X25Y118.CLK1</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">0.969</twDelInfo><twComp>spi_clk_o</twComp><twBEL>dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDR2_inst</twBEL></twPathDel><twLogDel>1.658</twLogDel><twRouteDel>6.268</twRouteDel><twTotDel>7.926</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="18.518">clk_tx</twDestClk><twPctLog>20.9</twPctLog><twPctRoute>79.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/signal_meta (SLICE_X52Y108.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="99"><twConstPath anchorID="100" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>29.156</twSlack><twSrc BELType="FF">rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst</twSrc><twDest BELType="FF">lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/signal_meta</twDest><twTotPathDel>7.297</twTotPathDel><twClkSkew dest = "0.682" src = "0.760">0.078</twClkSkew><twDelConst>37.037</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.940" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.506</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst</twSrc><twDest BELType='FF'>lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/signal_meta</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X29Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_tx</twSrcClk><twPathDel><twSite>SLICE_X29Y54.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>rst_clk_tx</twComp><twBEL>rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y108.SR</twSite><twDelType>net</twDelType><twFanCnt>71</twFanCnt><twDelInfo twEdge="twRising">6.417</twDelInfo><twComp>rst_clk_tx</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y108.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/signal_meta</twComp><twBEL>lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/signal_meta</twBEL></twPathDel><twLogDel>0.880</twLogDel><twRouteDel>6.417</twRouteDel><twTotDel>7.297</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.037">clk_tx</twDestClk><twPctLog>12.1</twPctLog><twPctRoute>87.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clk_gen_i0_clkout_fx = PERIOD TIMEGRP &quot;clk_gen_i0_clkout_fx&quot; TS_clk_pin
        HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="8" iCriticalPaths="0" sType="EndPoint">Paths for end point dac_spi_i0/bit_cnt_4 (SLICE_X22Y57.CE), 8 paths
</twPathRptBanner><twPathRpt anchorID="101"><twConstPath anchorID="102" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.365</twSlack><twSrc BELType="FF">samp_gen_i0/samp_val</twSrc><twDest BELType="FF">dac_spi_i0/bit_cnt_4</twDest><twTotPathDel>0.937</twTotPathDel><twClkSkew dest = "1.235" src = "1.169">-0.066</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.940" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.506</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>samp_gen_i0/samp_val</twSrc><twDest BELType='FF'>dac_spi_i0/bit_cnt_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X25Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="37.037">clk_samp</twSrcClk><twPathDel><twSite>SLICE_X25Y57.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>samp_val</twComp><twBEL>samp_gen_i0/samp_val</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y57.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.037</twDelInfo><twComp>samp_val</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y57.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>dac_spi_i0/N0</twComp><twBEL>dac_spi_i0/_n0047_inv2</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y57.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.664</twDelInfo><twComp>dac_spi_i0/_n0047_inv</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X22Y57.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.104</twDelInfo><twComp>dac_spi_i0/bit_cnt&lt;4&gt;</twComp><twBEL>dac_spi_i0/bit_cnt_4</twBEL></twPathDel><twLogDel>0.236</twLogDel><twRouteDel>0.701</twRouteDel><twTotDel>0.937</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.037">clk_tx</twDestClk><twPctLog>25.2</twPctLog><twPctRoute>74.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="103"><twConstPath anchorID="104" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.297</twSlack><twSrc BELType="FF">dac_spi_i0/bit_cnt_2</twSrc><twDest BELType="FF">dac_spi_i0/bit_cnt_4</twDest><twTotPathDel>1.297</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>dac_spi_i0/bit_cnt_2</twSrc><twDest BELType='FF'>dac_spi_i0/bit_cnt_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X22Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="37.037">clk_tx</twSrcClk><twPathDel><twSite>SLICE_X22Y57.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.266</twDelInfo><twComp>dac_spi_i0/bit_cnt&lt;4&gt;</twComp><twBEL>dac_spi_i0/bit_cnt_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y57.C3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.329</twDelInfo><twComp>dac_spi_i0/bit_cnt&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y57.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>dac_spi_i0/N0</twComp><twBEL>dac_spi_i0/_n0047_inv2</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y57.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.664</twDelInfo><twComp>dac_spi_i0/_n0047_inv</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X22Y57.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.104</twDelInfo><twComp>dac_spi_i0/bit_cnt&lt;4&gt;</twComp><twBEL>dac_spi_i0/bit_cnt_4</twBEL></twPathDel><twLogDel>0.304</twLogDel><twRouteDel>0.993</twRouteDel><twTotDel>1.297</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.037">clk_tx</twDestClk><twPctLog>23.4</twPctLog><twPctRoute>76.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="105"><twConstPath anchorID="106" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.321</twSlack><twSrc BELType="FF">dac_spi_i0/bit_cnt_0</twSrc><twDest BELType="FF">dac_spi_i0/bit_cnt_4</twDest><twTotPathDel>1.321</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>dac_spi_i0/bit_cnt_0</twSrc><twDest BELType='FF'>dac_spi_i0/bit_cnt_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X22Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="37.037">clk_tx</twSrcClk><twPathDel><twSite>SLICE_X22Y57.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>dac_spi_i0/bit_cnt&lt;4&gt;</twComp><twBEL>dac_spi_i0/bit_cnt_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y57.C2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.385</twDelInfo><twComp>dac_spi_i0/bit_cnt&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y57.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>dac_spi_i0/N0</twComp><twBEL>dac_spi_i0/_n0047_inv2</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y57.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.664</twDelInfo><twComp>dac_spi_i0/_n0047_inv</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X22Y57.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.104</twDelInfo><twComp>dac_spi_i0/bit_cnt&lt;4&gt;</twComp><twBEL>dac_spi_i0/bit_cnt_4</twBEL></twPathDel><twLogDel>0.272</twLogDel><twRouteDel>1.049</twRouteDel><twTotDel>1.321</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.037">clk_tx</twDestClk><twPctLog>20.6</twPctLog><twPctRoute>79.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="8" iCriticalPaths="0" sType="EndPoint">Paths for end point dac_spi_i0/bit_cnt_3 (SLICE_X22Y57.CE), 8 paths
</twPathRptBanner><twPathRpt anchorID="107"><twConstPath anchorID="108" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.367</twSlack><twSrc BELType="FF">samp_gen_i0/samp_val</twSrc><twDest BELType="FF">dac_spi_i0/bit_cnt_3</twDest><twTotPathDel>0.939</twTotPathDel><twClkSkew dest = "1.235" src = "1.169">-0.066</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.940" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.506</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>samp_gen_i0/samp_val</twSrc><twDest BELType='FF'>dac_spi_i0/bit_cnt_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X25Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="37.037">clk_samp</twSrcClk><twPathDel><twSite>SLICE_X25Y57.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>samp_val</twComp><twBEL>samp_gen_i0/samp_val</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y57.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.037</twDelInfo><twComp>samp_val</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y57.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>dac_spi_i0/N0</twComp><twBEL>dac_spi_i0/_n0047_inv2</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y57.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.664</twDelInfo><twComp>dac_spi_i0/_n0047_inv</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X22Y57.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.102</twDelInfo><twComp>dac_spi_i0/bit_cnt&lt;4&gt;</twComp><twBEL>dac_spi_i0/bit_cnt_3</twBEL></twPathDel><twLogDel>0.238</twLogDel><twRouteDel>0.701</twRouteDel><twTotDel>0.939</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.037">clk_tx</twDestClk><twPctLog>25.3</twPctLog><twPctRoute>74.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="109"><twConstPath anchorID="110" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.299</twSlack><twSrc BELType="FF">dac_spi_i0/bit_cnt_2</twSrc><twDest BELType="FF">dac_spi_i0/bit_cnt_3</twDest><twTotPathDel>1.299</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>dac_spi_i0/bit_cnt_2</twSrc><twDest BELType='FF'>dac_spi_i0/bit_cnt_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X22Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="37.037">clk_tx</twSrcClk><twPathDel><twSite>SLICE_X22Y57.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.266</twDelInfo><twComp>dac_spi_i0/bit_cnt&lt;4&gt;</twComp><twBEL>dac_spi_i0/bit_cnt_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y57.C3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.329</twDelInfo><twComp>dac_spi_i0/bit_cnt&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y57.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>dac_spi_i0/N0</twComp><twBEL>dac_spi_i0/_n0047_inv2</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y57.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.664</twDelInfo><twComp>dac_spi_i0/_n0047_inv</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X22Y57.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.102</twDelInfo><twComp>dac_spi_i0/bit_cnt&lt;4&gt;</twComp><twBEL>dac_spi_i0/bit_cnt_3</twBEL></twPathDel><twLogDel>0.306</twLogDel><twRouteDel>0.993</twRouteDel><twTotDel>1.299</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.037">clk_tx</twDestClk><twPctLog>23.6</twPctLog><twPctRoute>76.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="111"><twConstPath anchorID="112" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.323</twSlack><twSrc BELType="FF">dac_spi_i0/bit_cnt_0</twSrc><twDest BELType="FF">dac_spi_i0/bit_cnt_3</twDest><twTotPathDel>1.323</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>dac_spi_i0/bit_cnt_0</twSrc><twDest BELType='FF'>dac_spi_i0/bit_cnt_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X22Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="37.037">clk_tx</twSrcClk><twPathDel><twSite>SLICE_X22Y57.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>dac_spi_i0/bit_cnt&lt;4&gt;</twComp><twBEL>dac_spi_i0/bit_cnt_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y57.C2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.385</twDelInfo><twComp>dac_spi_i0/bit_cnt&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y57.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>dac_spi_i0/N0</twComp><twBEL>dac_spi_i0/_n0047_inv2</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y57.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.664</twDelInfo><twComp>dac_spi_i0/_n0047_inv</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X22Y57.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.102</twDelInfo><twComp>dac_spi_i0/bit_cnt&lt;4&gt;</twComp><twBEL>dac_spi_i0/bit_cnt_3</twBEL></twPathDel><twLogDel>0.274</twLogDel><twRouteDel>1.049</twRouteDel><twTotDel>1.323</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.037">clk_tx</twDestClk><twPctLog>20.7</twPctLog><twPctRoute>79.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="8" iCriticalPaths="0" sType="EndPoint">Paths for end point dac_spi_i0/bit_cnt_0 (SLICE_X22Y57.CE), 8 paths
</twPathRptBanner><twPathRpt anchorID="113"><twConstPath anchorID="114" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.377</twSlack><twSrc BELType="FF">samp_gen_i0/samp_val</twSrc><twDest BELType="FF">dac_spi_i0/bit_cnt_0</twDest><twTotPathDel>0.949</twTotPathDel><twClkSkew dest = "1.235" src = "1.169">-0.066</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.940" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.506</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>samp_gen_i0/samp_val</twSrc><twDest BELType='FF'>dac_spi_i0/bit_cnt_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X25Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="37.037">clk_samp</twSrcClk><twPathDel><twSite>SLICE_X25Y57.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>samp_val</twComp><twBEL>samp_gen_i0/samp_val</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y57.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.037</twDelInfo><twComp>samp_val</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y57.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>dac_spi_i0/N0</twComp><twBEL>dac_spi_i0/_n0047_inv2</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y57.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.664</twDelInfo><twComp>dac_spi_i0/_n0047_inv</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X22Y57.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.092</twDelInfo><twComp>dac_spi_i0/bit_cnt&lt;4&gt;</twComp><twBEL>dac_spi_i0/bit_cnt_0</twBEL></twPathDel><twLogDel>0.248</twLogDel><twRouteDel>0.701</twRouteDel><twTotDel>0.949</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.037">clk_tx</twDestClk><twPctLog>26.1</twPctLog><twPctRoute>73.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="115"><twConstPath anchorID="116" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.309</twSlack><twSrc BELType="FF">dac_spi_i0/bit_cnt_2</twSrc><twDest BELType="FF">dac_spi_i0/bit_cnt_0</twDest><twTotPathDel>1.309</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>dac_spi_i0/bit_cnt_2</twSrc><twDest BELType='FF'>dac_spi_i0/bit_cnt_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X22Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="37.037">clk_tx</twSrcClk><twPathDel><twSite>SLICE_X22Y57.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.266</twDelInfo><twComp>dac_spi_i0/bit_cnt&lt;4&gt;</twComp><twBEL>dac_spi_i0/bit_cnt_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y57.C3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.329</twDelInfo><twComp>dac_spi_i0/bit_cnt&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y57.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>dac_spi_i0/N0</twComp><twBEL>dac_spi_i0/_n0047_inv2</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y57.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.664</twDelInfo><twComp>dac_spi_i0/_n0047_inv</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X22Y57.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.092</twDelInfo><twComp>dac_spi_i0/bit_cnt&lt;4&gt;</twComp><twBEL>dac_spi_i0/bit_cnt_0</twBEL></twPathDel><twLogDel>0.316</twLogDel><twRouteDel>0.993</twRouteDel><twTotDel>1.309</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.037">clk_tx</twDestClk><twPctLog>24.1</twPctLog><twPctRoute>75.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="117"><twConstPath anchorID="118" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.333</twSlack><twSrc BELType="FF">dac_spi_i0/bit_cnt_0</twSrc><twDest BELType="FF">dac_spi_i0/bit_cnt_0</twDest><twTotPathDel>1.333</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>dac_spi_i0/bit_cnt_0</twSrc><twDest BELType='FF'>dac_spi_i0/bit_cnt_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X22Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="37.037">clk_tx</twSrcClk><twPathDel><twSite>SLICE_X22Y57.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>dac_spi_i0/bit_cnt&lt;4&gt;</twComp><twBEL>dac_spi_i0/bit_cnt_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y57.C2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.385</twDelInfo><twComp>dac_spi_i0/bit_cnt&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y57.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>dac_spi_i0/N0</twComp><twBEL>dac_spi_i0/_n0047_inv2</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y57.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.664</twDelInfo><twComp>dac_spi_i0/_n0047_inv</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X22Y57.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.092</twDelInfo><twComp>dac_spi_i0/bit_cnt&lt;4&gt;</twComp><twBEL>dac_spi_i0/bit_cnt_0</twBEL></twPathDel><twLogDel>0.284</twLogDel><twRouteDel>1.049</twRouteDel><twTotDel>1.333</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.037">clk_tx</twDestClk><twPctLog>21.3</twPctLog><twPctRoute>78.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="119"><twPinLimitBanner>Component Switching Limit Checks: TS_clk_gen_i0_clkout_fx = PERIOD TIMEGRP &quot;clk_gen_i0_clkout_fx&quot; TS_clk_pin
        HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="120" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="33.467" period="37.037" constraintValue="37.037" deviceLimit="3.570" freqLimit="280.112" physResource="samp_ram_i0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB" logResource="samp_ram_i0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB" locationPin="RAMB16_X1Y18.CLKB" clockNet="clk_samp"/><twPinLimit anchorID="121" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="33.467" period="37.037" constraintValue="37.037" deviceLimit="3.570" freqLimit="280.112" physResource="char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB" logResource="char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB" locationPin="RAMB16_X2Y38.CLKB" clockNet="clk_tx"/><twPinLimit anchorID="122" type="MINPERIOD" name="Tbcper_I" slack="34.371" period="37.037" constraintValue="37.037" deviceLimit="2.666" freqLimit="375.094" physResource="clk_gen_i0/BUFG_clk_tx_i0/I0" logResource="clk_gen_i0/BUFG_clk_tx_i0/I0" locationPin="BUFGMUX_X2Y2.I0" clockNet="clk_gen_i0/clkout_fx"/></twPinLimitRpt></twConst><twConst anchorID="123" twConstType="PATHDELAY" ><twConstHead uID="12"><twConstName UCFConstName="TIMESPEC TS_uart_tx_ctl = FROM &quot;TNM_uart_tx_ctl&quot; TO &quot;TNM_uart_tx_ctl&quot; TS_clk_gen_i0_clkout_fx * 54;" ScopeName="">TS_uart_tx_ctl = MAXDELAY FROM TIMEGRP &quot;TNM_uart_tx_ctl&quot; TO TIMEGRP         &quot;TNM_uart_tx_ctl&quot; TS_clk_gen_i0_clkout_fx * 54;</twConstName><twItemCnt>104</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>41</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>4.496</twMaxDel></twConstHead><twPathRptBanner iPaths="8" iCriticalPaths="0" sType="EndPoint">Paths for end point uart_tx_i0/uart_tx_ctl_i0/state_FSM_FFd2 (SLICE_X40Y90.C5), 8 paths
</twPathRptBanner><twPathRpt anchorID="124"><twConstPath anchorID="125" twDataPathType="twDataPathFromToDelay"><twSlack>1995.502</twSlack><twSrc BELType="FF">uart_tx_i0/uart_tx_ctl_i0/over_sample_cnt_0</twSrc><twDest BELType="FF">uart_tx_i0/uart_tx_ctl_i0/state_FSM_FFd2</twDest><twTotPathDel>3.979</twTotPathDel><twClkSkew dest = "0.188" src = "0.199">0.011</twClkSkew><twDelConst>1999.998</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.940" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.506</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>uart_tx_i0/uart_tx_ctl_i0/over_sample_cnt_0</twSrc><twDest BELType='FF'>uart_tx_i0/uart_tx_ctl_i0/state_FSM_FFd2</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X41Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_tx</twSrcClk><twPathDel><twSite>SLICE_X41Y90.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>uart_tx_i0/uart_tx_ctl_i0/over_sample_cnt&lt;1&gt;</twComp><twBEL>uart_tx_i0/uart_tx_ctl_i0/over_sample_cnt_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y90.B4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.197</twDelInfo><twComp>uart_tx_i0/uart_tx_ctl_i0/over_sample_cnt&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y90.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>uart_tx_i0/uart_tx_ctl_i0/over_sample_cnt&lt;1&gt;</twComp><twBEL>uart_tx_i0/uart_tx_ctl_i0/state_FSM_FFd2-In31_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y89.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.735</twDelInfo><twComp>uart_tx_i0/uart_tx_ctl_i0/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y89.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>uart_tx_i0/uart_tx_ctl_i0/char_fifo_pop</twComp><twBEL>uart_tx_i0/uart_tx_ctl_i0/state_FSM_FFd2-In31</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y90.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>uart_tx_i0/uart_tx_ctl_i0/state_FSM_FFd2-In31</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y90.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>uart_tx_i0/uart_tx_ctl_i0/state_FSM_FFd2</twComp><twBEL>uart_tx_i0/uart_tx_ctl_i0/state_FSM_FFd2-In1</twBEL><twBEL>uart_tx_i0/uart_tx_ctl_i0/state_FSM_FFd2</twBEL></twPathDel><twLogDel>1.375</twLogDel><twRouteDel>2.604</twRouteDel><twTotDel>3.979</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.037">clk_tx</twDestClk><twPctLog>34.6</twPctLog><twPctRoute>65.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="126"><twConstPath anchorID="127" twDataPathType="twDataPathFromToDelay"><twSlack>1995.977</twSlack><twSrc BELType="FF">uart_tx_i0/uart_tx_ctl_i0/over_sample_cnt_1</twSrc><twDest BELType="FF">uart_tx_i0/uart_tx_ctl_i0/state_FSM_FFd2</twDest><twTotPathDel>3.504</twTotPathDel><twClkSkew dest = "0.188" src = "0.199">0.011</twClkSkew><twDelConst>1999.998</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.940" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.506</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>uart_tx_i0/uart_tx_ctl_i0/over_sample_cnt_1</twSrc><twDest BELType='FF'>uart_tx_i0/uart_tx_ctl_i0/state_FSM_FFd2</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X41Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_tx</twSrcClk><twPathDel><twSite>SLICE_X41Y90.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>uart_tx_i0/uart_tx_ctl_i0/over_sample_cnt&lt;1&gt;</twComp><twBEL>uart_tx_i0/uart_tx_ctl_i0/over_sample_cnt_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y90.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.722</twDelInfo><twComp>uart_tx_i0/uart_tx_ctl_i0/over_sample_cnt&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y90.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>uart_tx_i0/uart_tx_ctl_i0/over_sample_cnt&lt;1&gt;</twComp><twBEL>uart_tx_i0/uart_tx_ctl_i0/state_FSM_FFd2-In31_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y89.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.735</twDelInfo><twComp>uart_tx_i0/uart_tx_ctl_i0/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y89.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>uart_tx_i0/uart_tx_ctl_i0/char_fifo_pop</twComp><twBEL>uart_tx_i0/uart_tx_ctl_i0/state_FSM_FFd2-In31</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y90.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>uart_tx_i0/uart_tx_ctl_i0/state_FSM_FFd2-In31</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y90.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>uart_tx_i0/uart_tx_ctl_i0/state_FSM_FFd2</twComp><twBEL>uart_tx_i0/uart_tx_ctl_i0/state_FSM_FFd2-In1</twBEL><twBEL>uart_tx_i0/uart_tx_ctl_i0/state_FSM_FFd2</twBEL></twPathDel><twLogDel>1.375</twLogDel><twRouteDel>2.129</twRouteDel><twTotDel>3.504</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.037">clk_tx</twDestClk><twPctLog>39.2</twPctLog><twPctRoute>60.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="128"><twConstPath anchorID="129" twDataPathType="twDataPathFromToDelay"><twSlack>1996.198</twSlack><twSrc BELType="FF">uart_tx_i0/uart_tx_ctl_i0/over_sample_cnt_2</twSrc><twDest BELType="FF">uart_tx_i0/uart_tx_ctl_i0/state_FSM_FFd2</twDest><twTotPathDel>3.294</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>1999.998</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.940" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.506</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>uart_tx_i0/uart_tx_ctl_i0/over_sample_cnt_2</twSrc><twDest BELType='FF'>uart_tx_i0/uart_tx_ctl_i0/state_FSM_FFd2</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X40Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_tx</twSrcClk><twPathDel><twSite>SLICE_X40Y90.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.535</twDelInfo><twComp>uart_tx_i0/uart_tx_ctl_i0/state_FSM_FFd2</twComp><twBEL>uart_tx_i0/uart_tx_ctl_i0/over_sample_cnt_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y90.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.407</twDelInfo><twComp>uart_tx_i0/uart_tx_ctl_i0/over_sample_cnt&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y90.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>uart_tx_i0/uart_tx_ctl_i0/over_sample_cnt&lt;1&gt;</twComp><twBEL>uart_tx_i0/uart_tx_ctl_i0/state_FSM_FFd2-In31_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y89.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.735</twDelInfo><twComp>uart_tx_i0/uart_tx_ctl_i0/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y89.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>uart_tx_i0/uart_tx_ctl_i0/char_fifo_pop</twComp><twBEL>uart_tx_i0/uart_tx_ctl_i0/state_FSM_FFd2-In31</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y90.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>uart_tx_i0/uart_tx_ctl_i0/state_FSM_FFd2-In31</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y90.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>uart_tx_i0/uart_tx_ctl_i0/state_FSM_FFd2</twComp><twBEL>uart_tx_i0/uart_tx_ctl_i0/state_FSM_FFd2-In1</twBEL><twBEL>uart_tx_i0/uart_tx_ctl_i0/state_FSM_FFd2</twBEL></twPathDel><twLogDel>1.480</twLogDel><twRouteDel>1.814</twRouteDel><twTotDel>3.294</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.037">clk_tx</twDestClk><twPctLog>44.9</twPctLog><twPctRoute>55.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="8" iCriticalPaths="0" sType="EndPoint">Paths for end point uart_tx_i0/uart_tx_ctl_i0/char_fifo_pop (SLICE_X41Y89.C4), 8 paths
</twPathRptBanner><twPathRpt anchorID="130"><twConstPath anchorID="131" twDataPathType="twDataPathFromToDelay"><twSlack>1995.820</twSlack><twSrc BELType="FF">uart_tx_i0/uart_tx_ctl_i0/over_sample_cnt_0</twSrc><twDest BELType="FF">uart_tx_i0/uart_tx_ctl_i0/char_fifo_pop</twDest><twTotPathDel>3.659</twTotPathDel><twClkSkew dest = "0.186" src = "0.199">0.013</twClkSkew><twDelConst>1999.998</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.940" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.506</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>uart_tx_i0/uart_tx_ctl_i0/over_sample_cnt_0</twSrc><twDest BELType='FF'>uart_tx_i0/uart_tx_ctl_i0/char_fifo_pop</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X41Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_tx</twSrcClk><twPathDel><twSite>SLICE_X41Y90.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>uart_tx_i0/uart_tx_ctl_i0/over_sample_cnt&lt;1&gt;</twComp><twBEL>uart_tx_i0/uart_tx_ctl_i0/over_sample_cnt_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y90.B4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.197</twDelInfo><twComp>uart_tx_i0/uart_tx_ctl_i0/over_sample_cnt&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y90.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>uart_tx_i0/uart_tx_ctl_i0/over_sample_cnt&lt;1&gt;</twComp><twBEL>uart_tx_i0/uart_tx_ctl_i0/state_FSM_FFd2-In31_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y89.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.735</twDelInfo><twComp>uart_tx_i0/uart_tx_ctl_i0/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y89.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>uart_tx_i0/uart_tx_ctl_i0/char_fifo_pop</twComp><twBEL>uart_tx_i0/uart_tx_ctl_i0/state_FSM_FFd2-In31</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y89.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.328</twDelInfo><twComp>uart_tx_i0/uart_tx_ctl_i0/state_FSM_FFd2-In31</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y89.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>uart_tx_i0/uart_tx_ctl_i0/char_fifo_pop</twComp><twBEL>uart_tx_i0/uart_tx_ctl_i0/Mmux_state[1]_GND_24_o_Mux_7_o11</twBEL><twBEL>uart_tx_i0/uart_tx_ctl_i0/char_fifo_pop</twBEL></twPathDel><twLogDel>1.399</twLogDel><twRouteDel>2.260</twRouteDel><twTotDel>3.659</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.037">clk_tx</twDestClk><twPctLog>38.2</twPctLog><twPctRoute>61.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="132"><twConstPath anchorID="133" twDataPathType="twDataPathFromToDelay"><twSlack>1996.295</twSlack><twSrc BELType="FF">uart_tx_i0/uart_tx_ctl_i0/over_sample_cnt_1</twSrc><twDest BELType="FF">uart_tx_i0/uart_tx_ctl_i0/char_fifo_pop</twDest><twTotPathDel>3.184</twTotPathDel><twClkSkew dest = "0.186" src = "0.199">0.013</twClkSkew><twDelConst>1999.998</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.940" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.506</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>uart_tx_i0/uart_tx_ctl_i0/over_sample_cnt_1</twSrc><twDest BELType='FF'>uart_tx_i0/uart_tx_ctl_i0/char_fifo_pop</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X41Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_tx</twSrcClk><twPathDel><twSite>SLICE_X41Y90.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>uart_tx_i0/uart_tx_ctl_i0/over_sample_cnt&lt;1&gt;</twComp><twBEL>uart_tx_i0/uart_tx_ctl_i0/over_sample_cnt_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y90.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.722</twDelInfo><twComp>uart_tx_i0/uart_tx_ctl_i0/over_sample_cnt&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y90.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>uart_tx_i0/uart_tx_ctl_i0/over_sample_cnt&lt;1&gt;</twComp><twBEL>uart_tx_i0/uart_tx_ctl_i0/state_FSM_FFd2-In31_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y89.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.735</twDelInfo><twComp>uart_tx_i0/uart_tx_ctl_i0/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y89.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>uart_tx_i0/uart_tx_ctl_i0/char_fifo_pop</twComp><twBEL>uart_tx_i0/uart_tx_ctl_i0/state_FSM_FFd2-In31</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y89.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.328</twDelInfo><twComp>uart_tx_i0/uart_tx_ctl_i0/state_FSM_FFd2-In31</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y89.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>uart_tx_i0/uart_tx_ctl_i0/char_fifo_pop</twComp><twBEL>uart_tx_i0/uart_tx_ctl_i0/Mmux_state[1]_GND_24_o_Mux_7_o11</twBEL><twBEL>uart_tx_i0/uart_tx_ctl_i0/char_fifo_pop</twBEL></twPathDel><twLogDel>1.399</twLogDel><twRouteDel>1.785</twRouteDel><twTotDel>3.184</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.037">clk_tx</twDestClk><twPctLog>43.9</twPctLog><twPctRoute>56.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="134"><twConstPath anchorID="135" twDataPathType="twDataPathFromToDelay"><twSlack>1996.505</twSlack><twSrc BELType="FF">uart_tx_i0/uart_tx_ctl_i0/over_sample_cnt_2</twSrc><twDest BELType="FF">uart_tx_i0/uart_tx_ctl_i0/char_fifo_pop</twDest><twTotPathDel>2.974</twTotPathDel><twClkSkew dest = "0.186" src = "0.199">0.013</twClkSkew><twDelConst>1999.998</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.940" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.506</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>uart_tx_i0/uart_tx_ctl_i0/over_sample_cnt_2</twSrc><twDest BELType='FF'>uart_tx_i0/uart_tx_ctl_i0/char_fifo_pop</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X40Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_tx</twSrcClk><twPathDel><twSite>SLICE_X40Y90.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.535</twDelInfo><twComp>uart_tx_i0/uart_tx_ctl_i0/state_FSM_FFd2</twComp><twBEL>uart_tx_i0/uart_tx_ctl_i0/over_sample_cnt_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y90.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.407</twDelInfo><twComp>uart_tx_i0/uart_tx_ctl_i0/over_sample_cnt&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y90.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>uart_tx_i0/uart_tx_ctl_i0/over_sample_cnt&lt;1&gt;</twComp><twBEL>uart_tx_i0/uart_tx_ctl_i0/state_FSM_FFd2-In31_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y89.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.735</twDelInfo><twComp>uart_tx_i0/uart_tx_ctl_i0/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y89.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>uart_tx_i0/uart_tx_ctl_i0/char_fifo_pop</twComp><twBEL>uart_tx_i0/uart_tx_ctl_i0/state_FSM_FFd2-In31</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y89.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.328</twDelInfo><twComp>uart_tx_i0/uart_tx_ctl_i0/state_FSM_FFd2-In31</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y89.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>uart_tx_i0/uart_tx_ctl_i0/char_fifo_pop</twComp><twBEL>uart_tx_i0/uart_tx_ctl_i0/Mmux_state[1]_GND_24_o_Mux_7_o11</twBEL><twBEL>uart_tx_i0/uart_tx_ctl_i0/char_fifo_pop</twBEL></twPathDel><twLogDel>1.504</twLogDel><twRouteDel>1.470</twRouteDel><twTotDel>2.974</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.037">clk_tx</twDestClk><twPctLog>50.6</twPctLog><twPctRoute>49.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="5" iCriticalPaths="0" sType="EndPoint">Paths for end point uart_tx_i0/uart_tx_ctl_i0/txd_tx (SLICE_X41Y89.C3), 5 paths
</twPathRptBanner><twPathRpt anchorID="136"><twConstPath anchorID="137" twDataPathType="twDataPathFromToDelay"><twSlack>1995.880</twSlack><twSrc BELType="FF">uart_tx_i0/uart_tx_ctl_i0/bit_cnt_1</twSrc><twDest BELType="FF">uart_tx_i0/uart_tx_ctl_i0/txd_tx</twDest><twTotPathDel>3.601</twTotPathDel><twClkSkew dest = "0.186" src = "0.197">0.011</twClkSkew><twDelConst>1999.998</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.940" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.506</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>uart_tx_i0/uart_tx_ctl_i0/bit_cnt_1</twSrc><twDest BELType='FF'>uart_tx_i0/uart_tx_ctl_i0/txd_tx</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X40Y89.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_tx</twSrcClk><twPathDel><twSite>SLICE_X40Y89.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.535</twDelInfo><twComp>uart_tx_i0/uart_tx_ctl_i0/bit_cnt&lt;2&gt;</twComp><twBEL>uart_tx_i0/uart_tx_ctl_i0/bit_cnt_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y85.C1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.272</twDelInfo><twComp>uart_tx_i0/uart_tx_ctl_i0/bit_cnt&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y85.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>uart_tx_i0/uart_tx_ctl_i0/bit_cnt[2]_char_fifo_dout[7]_Mux_38_o</twComp><twBEL>uart_tx_i0/uart_tx_ctl_i0/Mmux_bit_cnt[2]_char_fifo_dout[7]_Mux_38_o_3</twBEL><twBEL>uart_tx_i0/uart_tx_ctl_i0/Mmux_bit_cnt[2]_char_fifo_dout[7]_Mux_38_o_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y89.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.100</twDelInfo><twComp>uart_tx_i0/uart_tx_ctl_i0/bit_cnt[2]_char_fifo_dout[7]_Mux_38_o</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y89.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.264</twDelInfo><twComp>uart_tx_i0/uart_tx_ctl_i0/char_fifo_pop</twComp><twBEL>uart_tx_i0/uart_tx_ctl_i0/txd_tx_glue_rst</twBEL><twBEL>uart_tx_i0/uart_tx_ctl_i0/txd_tx</twBEL></twPathDel><twLogDel>1.229</twLogDel><twRouteDel>2.372</twRouteDel><twTotDel>3.601</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.037">clk_tx</twDestClk><twPctLog>34.1</twPctLog><twPctRoute>65.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="138"><twConstPath anchorID="139" twDataPathType="twDataPathFromToDelay"><twSlack>1996.082</twSlack><twSrc BELType="FF">uart_tx_i0/uart_tx_ctl_i0/bit_cnt_0</twSrc><twDest BELType="FF">uart_tx_i0/uart_tx_ctl_i0/txd_tx</twDest><twTotPathDel>3.399</twTotPathDel><twClkSkew dest = "0.186" src = "0.197">0.011</twClkSkew><twDelConst>1999.998</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.940" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.506</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>uart_tx_i0/uart_tx_ctl_i0/bit_cnt_0</twSrc><twDest BELType='FF'>uart_tx_i0/uart_tx_ctl_i0/txd_tx</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X40Y89.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_tx</twSrcClk><twPathDel><twSite>SLICE_X40Y89.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>uart_tx_i0/uart_tx_ctl_i0/bit_cnt&lt;2&gt;</twComp><twBEL>uart_tx_i0/uart_tx_ctl_i0/bit_cnt_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y85.D6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.103</twDelInfo><twComp>uart_tx_i0/uart_tx_ctl_i0/bit_cnt&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y85.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>uart_tx_i0/uart_tx_ctl_i0/bit_cnt[2]_char_fifo_dout[7]_Mux_38_o</twComp><twBEL>uart_tx_i0/uart_tx_ctl_i0/Mmux_bit_cnt[2]_char_fifo_dout[7]_Mux_38_o_4</twBEL><twBEL>uart_tx_i0/uart_tx_ctl_i0/Mmux_bit_cnt[2]_char_fifo_dout[7]_Mux_38_o_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y89.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.100</twDelInfo><twComp>uart_tx_i0/uart_tx_ctl_i0/bit_cnt[2]_char_fifo_dout[7]_Mux_38_o</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y89.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.264</twDelInfo><twComp>uart_tx_i0/uart_tx_ctl_i0/char_fifo_pop</twComp><twBEL>uart_tx_i0/uart_tx_ctl_i0/txd_tx_glue_rst</twBEL><twBEL>uart_tx_i0/uart_tx_ctl_i0/txd_tx</twBEL></twPathDel><twLogDel>1.196</twLogDel><twRouteDel>2.203</twRouteDel><twTotDel>3.399</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.037">clk_tx</twDestClk><twPctLog>35.2</twPctLog><twPctRoute>64.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="140"><twConstPath anchorID="141" twDataPathType="twDataPathFromToDelay"><twSlack>1996.085</twSlack><twSrc BELType="FF">uart_tx_i0/uart_tx_ctl_i0/bit_cnt_1</twSrc><twDest BELType="FF">uart_tx_i0/uart_tx_ctl_i0/txd_tx</twDest><twTotPathDel>3.396</twTotPathDel><twClkSkew dest = "0.186" src = "0.197">0.011</twClkSkew><twDelConst>1999.998</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.940" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.506</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>uart_tx_i0/uart_tx_ctl_i0/bit_cnt_1</twSrc><twDest BELType='FF'>uart_tx_i0/uart_tx_ctl_i0/txd_tx</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X40Y89.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_tx</twSrcClk><twPathDel><twSite>SLICE_X40Y89.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.535</twDelInfo><twComp>uart_tx_i0/uart_tx_ctl_i0/bit_cnt&lt;2&gt;</twComp><twBEL>uart_tx_i0/uart_tx_ctl_i0/bit_cnt_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y85.D4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.041</twDelInfo><twComp>uart_tx_i0/uart_tx_ctl_i0/bit_cnt&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y85.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>uart_tx_i0/uart_tx_ctl_i0/bit_cnt[2]_char_fifo_dout[7]_Mux_38_o</twComp><twBEL>uart_tx_i0/uart_tx_ctl_i0/Mmux_bit_cnt[2]_char_fifo_dout[7]_Mux_38_o_4</twBEL><twBEL>uart_tx_i0/uart_tx_ctl_i0/Mmux_bit_cnt[2]_char_fifo_dout[7]_Mux_38_o_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y89.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.100</twDelInfo><twComp>uart_tx_i0/uart_tx_ctl_i0/bit_cnt[2]_char_fifo_dout[7]_Mux_38_o</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y89.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.264</twDelInfo><twComp>uart_tx_i0/uart_tx_ctl_i0/char_fifo_pop</twComp><twBEL>uart_tx_i0/uart_tx_ctl_i0/txd_tx_glue_rst</twBEL><twBEL>uart_tx_i0/uart_tx_ctl_i0/txd_tx</twBEL></twPathDel><twLogDel>1.255</twLogDel><twRouteDel>2.141</twRouteDel><twTotDel>3.396</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.037">clk_tx</twDestClk><twPctLog>37.0</twPctLog><twPctRoute>63.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_uart_tx_ctl = MAXDELAY FROM TIMEGRP &quot;TNM_uart_tx_ctl&quot; TO TIMEGRP
        &quot;TNM_uart_tx_ctl&quot; TS_clk_gen_i0_clkout_fx * 54;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point uart_tx_i0/uart_tx_ctl_i0/over_sample_cnt_2 (SLICE_X40Y90.B5), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="142"><twSlack>0.405</twSlack><twSrc BELType="FF">uart_tx_i0/uart_tx_ctl_i0/state_FSM_FFd1</twSrc><twDest BELType="FF">uart_tx_i0/uart_tx_ctl_i0/over_sample_cnt_2</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>uart_tx_i0/uart_tx_ctl_i0/state_FSM_FFd1</twSrc><twDest BELType='FF'>uart_tx_i0/uart_tx_ctl_i0/over_sample_cnt_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X40Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="37.037">clk_tx</twSrcClk><twPathDel><twSite>SLICE_X40Y90.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>uart_tx_i0/uart_tx_ctl_i0/state_FSM_FFd2</twComp><twBEL>uart_tx_i0/uart_tx_ctl_i0/state_FSM_FFd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y90.B5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.084</twDelInfo><twComp>uart_tx_i0/uart_tx_ctl_i0/state_FSM_FFd1</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X40Y90.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.121</twDelInfo><twComp>uart_tx_i0/uart_tx_ctl_i0/state_FSM_FFd2</twComp><twBEL>uart_tx_i0/uart_tx_ctl_i0/over_sample_cnt_2_glue_set</twBEL><twBEL>uart_tx_i0/uart_tx_ctl_i0/over_sample_cnt_2</twBEL></twPathDel><twLogDel>0.321</twLogDel><twRouteDel>0.084</twRouteDel><twTotDel>0.405</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.037">clk_tx</twDestClk><twPctLog>79.3</twPctLog><twPctRoute>20.7</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point uart_tx_i0/uart_tx_ctl_i0/bit_cnt_0 (SLICE_X40Y89.A6), 1 path
</twPathRptBanner><twRacePath anchorID="143"><twSlack>0.431</twSlack><twSrc BELType="FF">uart_tx_i0/uart_tx_ctl_i0/bit_cnt_0</twSrc><twDest BELType="FF">uart_tx_i0/uart_tx_ctl_i0/bit_cnt_0</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>uart_tx_i0/uart_tx_ctl_i0/bit_cnt_0</twSrc><twDest BELType='FF'>uart_tx_i0/uart_tx_ctl_i0/bit_cnt_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X40Y89.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="37.037">clk_tx</twSrcClk><twPathDel><twSite>SLICE_X40Y89.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>uart_tx_i0/uart_tx_ctl_i0/bit_cnt&lt;2&gt;</twComp><twBEL>uart_tx_i0/uart_tx_ctl_i0/bit_cnt_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y89.A6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.041</twDelInfo><twComp>uart_tx_i0/uart_tx_ctl_i0/bit_cnt&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X40Y89.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>uart_tx_i0/uart_tx_ctl_i0/bit_cnt&lt;2&gt;</twComp><twBEL>uart_tx_i0/uart_tx_ctl_i0/Mcount_bit_cnt_xor&lt;0&gt;11</twBEL><twBEL>uart_tx_i0/uart_tx_ctl_i0/bit_cnt_0</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.041</twRouteDel><twTotDel>0.431</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.037">clk_tx</twDestClk><twPctLog>90.5</twPctLog><twPctRoute>9.5</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point uart_tx_i0/uart_tx_ctl_i0/state_FSM_FFd1 (SLICE_X40Y90.B5), 1 path
</twPathRptBanner><twRacePath anchorID="144"><twSlack>0.474</twSlack><twSrc BELType="FF">uart_tx_i0/uart_tx_ctl_i0/state_FSM_FFd1</twSrc><twDest BELType="FF">uart_tx_i0/uart_tx_ctl_i0/state_FSM_FFd1</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>uart_tx_i0/uart_tx_ctl_i0/state_FSM_FFd1</twSrc><twDest BELType='FF'>uart_tx_i0/uart_tx_ctl_i0/state_FSM_FFd1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X40Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="37.037">clk_tx</twSrcClk><twPathDel><twSite>SLICE_X40Y90.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>uart_tx_i0/uart_tx_ctl_i0/state_FSM_FFd2</twComp><twBEL>uart_tx_i0/uart_tx_ctl_i0/state_FSM_FFd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y90.B5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.084</twDelInfo><twComp>uart_tx_i0/uart_tx_ctl_i0/state_FSM_FFd1</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X40Y90.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>uart_tx_i0/uart_tx_ctl_i0/state_FSM_FFd2</twComp><twBEL>uart_tx_i0/uart_tx_ctl_i0/state_FSM_FFd1-In1</twBEL><twBEL>uart_tx_i0/uart_tx_ctl_i0/state_FSM_FFd1</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.084</twRouteDel><twTotDel>0.474</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.037">clk_tx</twDestClk><twPctLog>82.3</twPctLog><twPctRoute>17.7</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="145" twConstType="PATHDELAY" ><twConstHead uID="13"><twConstName UCFConstName="TIMESPEC TS_clk_samp = FROM &quot;TNM_clk_samp&quot; TO &quot;TNM_clk_samp&quot; TS_clk_gen_i0_clkout_fx * 32;" ScopeName="">TS_clk_samp = MAXDELAY FROM TIMEGRP &quot;TNM_clk_samp&quot; TO TIMEGRP &quot;TNM_clk_samp&quot;         TS_clk_gen_i0_clkout_fx * 32;</twConstName><twItemCnt>2378</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>200</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>7.254</twMaxDel></twConstHead><twPathRptBanner iPaths="48" iCriticalPaths="0" sType="EndPoint">Paths for end point samp_gen_i0/samp_cnt_4 (SLICE_X16Y33.CE), 48 paths
</twPathRptBanner><twPathRpt anchorID="146"><twConstPath anchorID="147" twDataPathType="twDataPathFromToDelay"><twSlack>1177.930</twSlack><twSrc BELType="FF">samp_gen_i0/samp_cnt_1</twSrc><twDest BELType="FF">samp_gen_i0/samp_cnt_4</twDest><twTotPathDel>6.736</twTotPathDel><twClkSkew dest = "0.195" src = "0.207">0.012</twClkSkew><twDelConst>1185.184</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.940" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.506</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>samp_gen_i0/samp_cnt_1</twSrc><twDest BELType='FF'>samp_gen_i0/samp_cnt_4</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X16Y32.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_samp</twSrcClk><twPathDel><twSite>SLICE_X16Y32.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>samp_gen_samp_ram_addr&lt;3&gt;</twComp><twBEL>samp_gen_i0/samp_cnt_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y32.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.962</twDelInfo><twComp>samp_gen_samp_ram_addr&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y32.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>samp_gen_i0/samp_cnt_done1133</twComp><twBEL>samp_gen_i0/samp_cnt_done11111</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y32.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.809</twDelInfo><twComp>samp_gen_i0/samp_cnt_done1111</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y32.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>samp_gen_i0/samp_cnt_done1133</twComp><twBEL>samp_gen_i0/samp_cnt_done1110_F</twBEL><twBEL>samp_gen_i0/samp_cnt_done1110</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y33.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.045</twDelInfo><twComp>samp_gen_i0/samp_cnt_done1112</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y33.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>samp_gen_i0/_n0091_inv</twComp><twBEL>samp_gen_i0/samp_cnt_done1113</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y34.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.867</twDelInfo><twComp>samp_gen_i0/samp_cnt_done</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y34.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>samp_gen_i0/doing_read</twComp><twBEL>samp_gen_i0/active_active_OR_183_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y33.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.963</twDelInfo><twComp>samp_gen_i0/active_active_OR_183_o</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y33.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>samp_gen_samp_ram_addr&lt;7&gt;</twComp><twBEL>samp_gen_i0/samp_cnt_4</twBEL></twPathDel><twLogDel>2.090</twLogDel><twRouteDel>4.646</twRouteDel><twTotDel>6.736</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.037">clk_samp</twDestClk><twPctLog>31.0</twPctLog><twPctRoute>69.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="148"><twConstPath anchorID="149" twDataPathType="twDataPathFromToDelay"><twSlack>1177.996</twSlack><twSrc BELType="FF">samp_gen_i0/samp_cnt_1</twSrc><twDest BELType="FF">samp_gen_i0/samp_cnt_4</twDest><twTotPathDel>6.670</twTotPathDel><twClkSkew dest = "0.195" src = "0.207">0.012</twClkSkew><twDelConst>1185.184</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.940" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.506</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>samp_gen_i0/samp_cnt_1</twSrc><twDest BELType='FF'>samp_gen_i0/samp_cnt_4</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X16Y32.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_samp</twSrcClk><twPathDel><twSite>SLICE_X16Y32.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>samp_gen_samp_ram_addr&lt;3&gt;</twComp><twBEL>samp_gen_i0/samp_cnt_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y32.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.962</twDelInfo><twComp>samp_gen_samp_ram_addr&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y32.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>samp_gen_i0/samp_cnt_done1133</twComp><twBEL>samp_gen_i0/samp_cnt_done11111</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y32.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.401</twDelInfo><twComp>samp_gen_i0/samp_cnt_done1111</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y32.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>clkx_nsamp_i0/bus_new_stretch_old_dst</twComp><twBEL>samp_gen_i0/samp_cnt_done1111</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y32.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>samp_gen_i0/samp_cnt_done1113</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y32.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>clkx_nsamp_i0/bus_new_stretch_old_dst</twComp><twBEL>samp_gen_i0/samp_cnt_done1112</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y33.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.095</twDelInfo><twComp>samp_gen_i0/samp_cnt_done1114</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y33.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>samp_gen_i0/_n0091_inv</twComp><twBEL>samp_gen_i0/samp_cnt_done1113</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y34.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.867</twDelInfo><twComp>samp_gen_i0/samp_cnt_done</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y34.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>samp_gen_i0/doing_read</twComp><twBEL>samp_gen_i0/active_active_OR_183_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y33.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.963</twDelInfo><twComp>samp_gen_i0/active_active_OR_183_o</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y33.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>samp_gen_samp_ram_addr&lt;7&gt;</twComp><twBEL>samp_gen_i0/samp_cnt_4</twBEL></twPathDel><twLogDel>2.152</twLogDel><twRouteDel>4.518</twRouteDel><twTotDel>6.670</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.037">clk_samp</twDestClk><twPctLog>32.3</twPctLog><twPctRoute>67.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="150"><twConstPath anchorID="151" twDataPathType="twDataPathFromToDelay"><twSlack>1178.020</twSlack><twSrc BELType="FF">samp_gen_i0/samp_cnt_8</twSrc><twDest BELType="FF">samp_gen_i0/samp_cnt_4</twDest><twTotPathDel>6.648</twTotPathDel><twClkSkew dest = "0.195" src = "0.205">0.010</twClkSkew><twDelConst>1185.184</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.940" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.506</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>samp_gen_i0/samp_cnt_8</twSrc><twDest BELType='FF'>samp_gen_i0/samp_cnt_4</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X16Y34.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_samp</twSrcClk><twPathDel><twSite>SLICE_X16Y34.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>samp_gen_samp_ram_addr&lt;9&gt;</twComp><twBEL>samp_gen_i0/samp_cnt_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y33.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.155</twDelInfo><twComp>samp_gen_samp_ram_addr&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y33.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>nsamp_clk_tx&lt;9&gt;</twComp><twBEL>samp_gen_i0/samp_cnt_done114_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y33.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.502</twDelInfo><twComp>samp_gen_i0/N2</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y33.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>nsamp_clk_tx&lt;9&gt;</twComp><twBEL>samp_gen_i0/samp_cnt_done114</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y33.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>samp_gen_i0/samp_cnt_done115</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y33.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>samp_gen_i0/samp_cnt_done61</twComp><twBEL>samp_gen_i0/samp_cnt_done115</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y33.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.860</twDelInfo><twComp>samp_gen_i0/samp_cnt_done116</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y33.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>samp_gen_i0/_n0091_inv</twComp><twBEL>samp_gen_i0/samp_cnt_done1113</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y34.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.867</twDelInfo><twComp>samp_gen_i0/samp_cnt_done</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y34.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>samp_gen_i0/doing_read</twComp><twBEL>samp_gen_i0/active_active_OR_183_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y33.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.963</twDelInfo><twComp>samp_gen_i0/active_active_OR_183_o</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y33.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>samp_gen_samp_ram_addr&lt;7&gt;</twComp><twBEL>samp_gen_i0/samp_cnt_4</twBEL></twPathDel><twLogDel>2.158</twLogDel><twRouteDel>4.490</twRouteDel><twTotDel>6.648</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.037">clk_samp</twDestClk><twPctLog>32.5</twPctLog><twPctRoute>67.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="48" iCriticalPaths="0" sType="EndPoint">Paths for end point samp_gen_i0/samp_cnt_7 (SLICE_X16Y33.CE), 48 paths
</twPathRptBanner><twPathRpt anchorID="152"><twConstPath anchorID="153" twDataPathType="twDataPathFromToDelay"><twSlack>1177.953</twSlack><twSrc BELType="FF">samp_gen_i0/samp_cnt_1</twSrc><twDest BELType="FF">samp_gen_i0/samp_cnt_7</twDest><twTotPathDel>6.713</twTotPathDel><twClkSkew dest = "0.195" src = "0.207">0.012</twClkSkew><twDelConst>1185.184</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.940" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.506</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>samp_gen_i0/samp_cnt_1</twSrc><twDest BELType='FF'>samp_gen_i0/samp_cnt_7</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X16Y32.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_samp</twSrcClk><twPathDel><twSite>SLICE_X16Y32.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>samp_gen_samp_ram_addr&lt;3&gt;</twComp><twBEL>samp_gen_i0/samp_cnt_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y32.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.962</twDelInfo><twComp>samp_gen_samp_ram_addr&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y32.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>samp_gen_i0/samp_cnt_done1133</twComp><twBEL>samp_gen_i0/samp_cnt_done11111</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y32.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.809</twDelInfo><twComp>samp_gen_i0/samp_cnt_done1111</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y32.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>samp_gen_i0/samp_cnt_done1133</twComp><twBEL>samp_gen_i0/samp_cnt_done1110_F</twBEL><twBEL>samp_gen_i0/samp_cnt_done1110</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y33.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.045</twDelInfo><twComp>samp_gen_i0/samp_cnt_done1112</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y33.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>samp_gen_i0/_n0091_inv</twComp><twBEL>samp_gen_i0/samp_cnt_done1113</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y34.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.867</twDelInfo><twComp>samp_gen_i0/samp_cnt_done</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y34.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>samp_gen_i0/doing_read</twComp><twBEL>samp_gen_i0/active_active_OR_183_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y33.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.963</twDelInfo><twComp>samp_gen_i0/active_active_OR_183_o</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y33.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.291</twDelInfo><twComp>samp_gen_samp_ram_addr&lt;7&gt;</twComp><twBEL>samp_gen_i0/samp_cnt_7</twBEL></twPathDel><twLogDel>2.067</twLogDel><twRouteDel>4.646</twRouteDel><twTotDel>6.713</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.037">clk_samp</twDestClk><twPctLog>30.8</twPctLog><twPctRoute>69.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="154"><twConstPath anchorID="155" twDataPathType="twDataPathFromToDelay"><twSlack>1178.019</twSlack><twSrc BELType="FF">samp_gen_i0/samp_cnt_1</twSrc><twDest BELType="FF">samp_gen_i0/samp_cnt_7</twDest><twTotPathDel>6.647</twTotPathDel><twClkSkew dest = "0.195" src = "0.207">0.012</twClkSkew><twDelConst>1185.184</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.940" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.506</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>samp_gen_i0/samp_cnt_1</twSrc><twDest BELType='FF'>samp_gen_i0/samp_cnt_7</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X16Y32.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_samp</twSrcClk><twPathDel><twSite>SLICE_X16Y32.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>samp_gen_samp_ram_addr&lt;3&gt;</twComp><twBEL>samp_gen_i0/samp_cnt_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y32.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.962</twDelInfo><twComp>samp_gen_samp_ram_addr&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y32.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>samp_gen_i0/samp_cnt_done1133</twComp><twBEL>samp_gen_i0/samp_cnt_done11111</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y32.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.401</twDelInfo><twComp>samp_gen_i0/samp_cnt_done1111</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y32.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>clkx_nsamp_i0/bus_new_stretch_old_dst</twComp><twBEL>samp_gen_i0/samp_cnt_done1111</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y32.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>samp_gen_i0/samp_cnt_done1113</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y32.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>clkx_nsamp_i0/bus_new_stretch_old_dst</twComp><twBEL>samp_gen_i0/samp_cnt_done1112</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y33.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.095</twDelInfo><twComp>samp_gen_i0/samp_cnt_done1114</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y33.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>samp_gen_i0/_n0091_inv</twComp><twBEL>samp_gen_i0/samp_cnt_done1113</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y34.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.867</twDelInfo><twComp>samp_gen_i0/samp_cnt_done</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y34.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>samp_gen_i0/doing_read</twComp><twBEL>samp_gen_i0/active_active_OR_183_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y33.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.963</twDelInfo><twComp>samp_gen_i0/active_active_OR_183_o</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y33.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.291</twDelInfo><twComp>samp_gen_samp_ram_addr&lt;7&gt;</twComp><twBEL>samp_gen_i0/samp_cnt_7</twBEL></twPathDel><twLogDel>2.129</twLogDel><twRouteDel>4.518</twRouteDel><twTotDel>6.647</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.037">clk_samp</twDestClk><twPctLog>32.0</twPctLog><twPctRoute>68.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="156"><twConstPath anchorID="157" twDataPathType="twDataPathFromToDelay"><twSlack>1178.043</twSlack><twSrc BELType="FF">samp_gen_i0/samp_cnt_8</twSrc><twDest BELType="FF">samp_gen_i0/samp_cnt_7</twDest><twTotPathDel>6.625</twTotPathDel><twClkSkew dest = "0.195" src = "0.205">0.010</twClkSkew><twDelConst>1185.184</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.940" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.506</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>samp_gen_i0/samp_cnt_8</twSrc><twDest BELType='FF'>samp_gen_i0/samp_cnt_7</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X16Y34.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_samp</twSrcClk><twPathDel><twSite>SLICE_X16Y34.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>samp_gen_samp_ram_addr&lt;9&gt;</twComp><twBEL>samp_gen_i0/samp_cnt_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y33.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.155</twDelInfo><twComp>samp_gen_samp_ram_addr&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y33.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>nsamp_clk_tx&lt;9&gt;</twComp><twBEL>samp_gen_i0/samp_cnt_done114_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y33.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.502</twDelInfo><twComp>samp_gen_i0/N2</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y33.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>nsamp_clk_tx&lt;9&gt;</twComp><twBEL>samp_gen_i0/samp_cnt_done114</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y33.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>samp_gen_i0/samp_cnt_done115</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y33.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>samp_gen_i0/samp_cnt_done61</twComp><twBEL>samp_gen_i0/samp_cnt_done115</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y33.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.860</twDelInfo><twComp>samp_gen_i0/samp_cnt_done116</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y33.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>samp_gen_i0/_n0091_inv</twComp><twBEL>samp_gen_i0/samp_cnt_done1113</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y34.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.867</twDelInfo><twComp>samp_gen_i0/samp_cnt_done</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y34.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>samp_gen_i0/doing_read</twComp><twBEL>samp_gen_i0/active_active_OR_183_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y33.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.963</twDelInfo><twComp>samp_gen_i0/active_active_OR_183_o</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y33.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.291</twDelInfo><twComp>samp_gen_samp_ram_addr&lt;7&gt;</twComp><twBEL>samp_gen_i0/samp_cnt_7</twBEL></twPathDel><twLogDel>2.135</twLogDel><twRouteDel>4.490</twRouteDel><twTotDel>6.625</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.037">clk_samp</twDestClk><twPctLog>32.2</twPctLog><twPctRoute>67.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="48" iCriticalPaths="0" sType="EndPoint">Paths for end point samp_gen_i0/samp_cnt_6 (SLICE_X16Y33.CE), 48 paths
</twPathRptBanner><twPathRpt anchorID="158"><twConstPath anchorID="159" twDataPathType="twDataPathFromToDelay"><twSlack>1177.955</twSlack><twSrc BELType="FF">samp_gen_i0/samp_cnt_1</twSrc><twDest BELType="FF">samp_gen_i0/samp_cnt_6</twDest><twTotPathDel>6.711</twTotPathDel><twClkSkew dest = "0.195" src = "0.207">0.012</twClkSkew><twDelConst>1185.184</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.940" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.506</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>samp_gen_i0/samp_cnt_1</twSrc><twDest BELType='FF'>samp_gen_i0/samp_cnt_6</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X16Y32.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_samp</twSrcClk><twPathDel><twSite>SLICE_X16Y32.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>samp_gen_samp_ram_addr&lt;3&gt;</twComp><twBEL>samp_gen_i0/samp_cnt_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y32.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.962</twDelInfo><twComp>samp_gen_samp_ram_addr&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y32.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>samp_gen_i0/samp_cnt_done1133</twComp><twBEL>samp_gen_i0/samp_cnt_done11111</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y32.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.809</twDelInfo><twComp>samp_gen_i0/samp_cnt_done1111</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y32.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>samp_gen_i0/samp_cnt_done1133</twComp><twBEL>samp_gen_i0/samp_cnt_done1110_F</twBEL><twBEL>samp_gen_i0/samp_cnt_done1110</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y33.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.045</twDelInfo><twComp>samp_gen_i0/samp_cnt_done1112</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y33.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>samp_gen_i0/_n0091_inv</twComp><twBEL>samp_gen_i0/samp_cnt_done1113</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y34.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.867</twDelInfo><twComp>samp_gen_i0/samp_cnt_done</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y34.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>samp_gen_i0/doing_read</twComp><twBEL>samp_gen_i0/active_active_OR_183_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y33.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.963</twDelInfo><twComp>samp_gen_i0/active_active_OR_183_o</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y33.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>samp_gen_samp_ram_addr&lt;7&gt;</twComp><twBEL>samp_gen_i0/samp_cnt_6</twBEL></twPathDel><twLogDel>2.065</twLogDel><twRouteDel>4.646</twRouteDel><twTotDel>6.711</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.037">clk_samp</twDestClk><twPctLog>30.8</twPctLog><twPctRoute>69.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="160"><twConstPath anchorID="161" twDataPathType="twDataPathFromToDelay"><twSlack>1178.021</twSlack><twSrc BELType="FF">samp_gen_i0/samp_cnt_1</twSrc><twDest BELType="FF">samp_gen_i0/samp_cnt_6</twDest><twTotPathDel>6.645</twTotPathDel><twClkSkew dest = "0.195" src = "0.207">0.012</twClkSkew><twDelConst>1185.184</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.940" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.506</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>samp_gen_i0/samp_cnt_1</twSrc><twDest BELType='FF'>samp_gen_i0/samp_cnt_6</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X16Y32.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_samp</twSrcClk><twPathDel><twSite>SLICE_X16Y32.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>samp_gen_samp_ram_addr&lt;3&gt;</twComp><twBEL>samp_gen_i0/samp_cnt_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y32.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.962</twDelInfo><twComp>samp_gen_samp_ram_addr&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y32.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>samp_gen_i0/samp_cnt_done1133</twComp><twBEL>samp_gen_i0/samp_cnt_done11111</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y32.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.401</twDelInfo><twComp>samp_gen_i0/samp_cnt_done1111</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y32.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>clkx_nsamp_i0/bus_new_stretch_old_dst</twComp><twBEL>samp_gen_i0/samp_cnt_done1111</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y32.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>samp_gen_i0/samp_cnt_done1113</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y32.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>clkx_nsamp_i0/bus_new_stretch_old_dst</twComp><twBEL>samp_gen_i0/samp_cnt_done1112</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y33.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.095</twDelInfo><twComp>samp_gen_i0/samp_cnt_done1114</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y33.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>samp_gen_i0/_n0091_inv</twComp><twBEL>samp_gen_i0/samp_cnt_done1113</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y34.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.867</twDelInfo><twComp>samp_gen_i0/samp_cnt_done</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y34.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>samp_gen_i0/doing_read</twComp><twBEL>samp_gen_i0/active_active_OR_183_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y33.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.963</twDelInfo><twComp>samp_gen_i0/active_active_OR_183_o</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y33.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>samp_gen_samp_ram_addr&lt;7&gt;</twComp><twBEL>samp_gen_i0/samp_cnt_6</twBEL></twPathDel><twLogDel>2.127</twLogDel><twRouteDel>4.518</twRouteDel><twTotDel>6.645</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.037">clk_samp</twDestClk><twPctLog>32.0</twPctLog><twPctRoute>68.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="162"><twConstPath anchorID="163" twDataPathType="twDataPathFromToDelay"><twSlack>1178.045</twSlack><twSrc BELType="FF">samp_gen_i0/samp_cnt_8</twSrc><twDest BELType="FF">samp_gen_i0/samp_cnt_6</twDest><twTotPathDel>6.623</twTotPathDel><twClkSkew dest = "0.195" src = "0.205">0.010</twClkSkew><twDelConst>1185.184</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.940" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.506</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>samp_gen_i0/samp_cnt_8</twSrc><twDest BELType='FF'>samp_gen_i0/samp_cnt_6</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X16Y34.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_samp</twSrcClk><twPathDel><twSite>SLICE_X16Y34.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>samp_gen_samp_ram_addr&lt;9&gt;</twComp><twBEL>samp_gen_i0/samp_cnt_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y33.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.155</twDelInfo><twComp>samp_gen_samp_ram_addr&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y33.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>nsamp_clk_tx&lt;9&gt;</twComp><twBEL>samp_gen_i0/samp_cnt_done114_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y33.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.502</twDelInfo><twComp>samp_gen_i0/N2</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y33.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>nsamp_clk_tx&lt;9&gt;</twComp><twBEL>samp_gen_i0/samp_cnt_done114</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y33.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>samp_gen_i0/samp_cnt_done115</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y33.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>samp_gen_i0/samp_cnt_done61</twComp><twBEL>samp_gen_i0/samp_cnt_done115</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y33.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.860</twDelInfo><twComp>samp_gen_i0/samp_cnt_done116</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y33.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>samp_gen_i0/_n0091_inv</twComp><twBEL>samp_gen_i0/samp_cnt_done1113</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y34.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.867</twDelInfo><twComp>samp_gen_i0/samp_cnt_done</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y34.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>samp_gen_i0/doing_read</twComp><twBEL>samp_gen_i0/active_active_OR_183_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y33.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.963</twDelInfo><twComp>samp_gen_i0/active_active_OR_183_o</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y33.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>samp_gen_samp_ram_addr&lt;7&gt;</twComp><twBEL>samp_gen_i0/samp_cnt_6</twBEL></twPathDel><twLogDel>2.133</twLogDel><twRouteDel>4.490</twRouteDel><twTotDel>6.623</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.037">clk_samp</twDestClk><twPctLog>32.2</twPctLog><twPctRoute>67.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_clk_samp = MAXDELAY FROM TIMEGRP &quot;TNM_clk_samp&quot; TO TIMEGRP &quot;TNM_clk_samp&quot;
        TS_clk_gen_i0_clkout_fx * 32;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point samp_ram_i0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAMB16_X1Y18.ADDRB12), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="164"><twSlack>0.415</twSlack><twSrc BELType="FF">samp_gen_i0/samp_cnt_8</twSrc><twDest BELType="RAM">samp_ram_i0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram</twDest><twClkSkew dest = "0.069" src = "0.072">-0.003</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>samp_gen_i0/samp_cnt_8</twSrc><twDest BELType='RAM'>samp_ram_i0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X16Y34.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="37.037">clk_samp</twSrcClk><twPathDel><twSite>SLICE_X16Y34.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>samp_gen_samp_ram_addr&lt;9&gt;</twComp><twBEL>samp_gen_i0/samp_cnt_8</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y18.ADDRB12</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.278</twDelInfo><twComp>samp_gen_samp_ram_addr&lt;8&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X1Y18.CLKB</twSite><twDelType>Trckc_ADDRB</twDelType><twDelInfo twEdge="twRising">-0.066</twDelInfo><twComp>samp_ram_i0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram</twComp><twBEL>samp_ram_i0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram</twBEL></twPathDel><twLogDel>0.134</twLogDel><twRouteDel>0.278</twRouteDel><twTotDel>0.412</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.037">clk_samp</twDestClk><twPctLog>32.5</twPctLog><twPctRoute>67.5</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point samp_ram_i0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAMB16_X1Y18.ADDRB9), 1 path
</twPathRptBanner><twRacePath anchorID="165"><twSlack>0.431</twSlack><twSrc BELType="FF">samp_gen_i0/samp_cnt_5</twSrc><twDest BELType="RAM">samp_ram_i0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram</twDest><twClkSkew dest = "0.069" src = "0.073">-0.004</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>samp_gen_i0/samp_cnt_5</twSrc><twDest BELType='RAM'>samp_ram_i0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X16Y33.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="37.037">clk_samp</twSrcClk><twPathDel><twSite>SLICE_X16Y33.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>samp_gen_samp_ram_addr&lt;7&gt;</twComp><twBEL>samp_gen_i0/samp_cnt_5</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y18.ADDRB9</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.293</twDelInfo><twComp>samp_gen_samp_ram_addr&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X1Y18.CLKB</twSite><twDelType>Trckc_ADDRB</twDelType><twDelInfo twEdge="twRising">-0.066</twDelInfo><twComp>samp_ram_i0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram</twComp><twBEL>samp_ram_i0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram</twBEL></twPathDel><twLogDel>0.134</twLogDel><twRouteDel>0.293</twRouteDel><twTotDel>0.427</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.037">clk_samp</twDestClk><twPctLog>31.4</twPctLog><twPctRoute>68.6</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point samp_ram_i0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAMB16_X1Y18.ADDRB10), 1 path
</twPathRptBanner><twRacePath anchorID="166"><twSlack>0.515</twSlack><twSrc BELType="FF">samp_gen_i0/samp_cnt_6</twSrc><twDest BELType="RAM">samp_ram_i0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram</twDest><twClkSkew dest = "0.069" src = "0.073">-0.004</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>samp_gen_i0/samp_cnt_6</twSrc><twDest BELType='RAM'>samp_ram_i0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X16Y33.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="37.037">clk_samp</twSrcClk><twPathDel><twSite>SLICE_X16Y33.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>samp_gen_samp_ram_addr&lt;7&gt;</twComp><twBEL>samp_gen_i0/samp_cnt_6</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y18.ADDRB10</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.377</twDelInfo><twComp>samp_gen_samp_ram_addr&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X1Y18.CLKB</twSite><twDelType>Trckc_ADDRB</twDelType><twDelInfo twEdge="twRising">-0.066</twDelInfo><twComp>samp_ram_i0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram</twComp><twBEL>samp_ram_i0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram</twBEL></twPathDel><twLogDel>0.134</twLogDel><twRouteDel>0.377</twRouteDel><twTotDel>0.511</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.037">clk_samp</twDestClk><twPctLog>26.2</twPctLog><twPctRoute>73.8</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="167" twConstType="PATHDELAY" ><twConstHead uID="14"><twConstName UCFConstName="TIMESPEC TS_clk0_to_clkfx = FROM &quot;TNM_clk0&quot; TO &quot;TNM_clkfx&quot; 5 ns DATAPATHONLY;" ScopeName="">TS_clk0_to_clkfx = MAXDELAY FROM TIMEGRP &quot;TNM_clk0&quot; TO TIMEGRP &quot;TNM_clkfx&quot; 5         ns DATAPATHONLY;</twConstName><twItemCnt>101</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>101</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>2.142</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point clkx_nsamp_i0/bus_dst_10 (SLICE_X17Y33.A2), 1 path
</twPathRptBanner><twPathRpt anchorID="168"><twConstPath anchorID="169" twDataPathType="twDataPathFromToDelay"><twSlack>2.858</twSlack><twSrc BELType="FF">clkx_nsamp_i0/bus_samp_src_10</twSrc><twDest BELType="FF">clkx_nsamp_i0/bus_dst_10</twDest><twTotPathDel>2.142</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>clkx_nsamp_i0/bus_samp_src_10</twSrc><twDest BELType='FF'>clkx_nsamp_i0/bus_dst_10</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X15Y34.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_rx</twSrcClk><twPathDel><twSite>SLICE_X15Y34.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>clkx_nsamp_i0/bus_samp_src&lt;10&gt;</twComp><twBEL>clkx_nsamp_i0/bus_samp_src_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y33.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.448</twDelInfo><twComp>clkx_nsamp_i0/bus_samp_src&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y33.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.264</twDelInfo><twComp>nsamp_clk_tx&lt;7&gt;</twComp><twBEL>clkx_nsamp_i0/Mmux_bus_dst[10]_bus_src[10]_mux_14_OUT21</twBEL><twBEL>clkx_nsamp_i0/bus_dst_10</twBEL></twPathDel><twLogDel>0.694</twLogDel><twRouteDel>1.448</twRouteDel><twTotDel>2.142</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.037">clk_tx</twDestClk><twPctLog>32.4</twPctLog><twPctRoute>67.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point clkx_pre_i0/bus_dst_0 (SLICE_X25Y42.A2), 1 path
</twPathRptBanner><twPathRpt anchorID="170"><twConstPath anchorID="171" twDataPathType="twDataPathFromToDelay"><twSlack>2.869</twSlack><twSrc BELType="FF">clkx_pre_i0/bus_samp_src_0</twSrc><twDest BELType="FF">clkx_pre_i0/bus_dst_0</twDest><twTotPathDel>2.131</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>clkx_pre_i0/bus_samp_src_0</twSrc><twDest BELType='FF'>clkx_pre_i0/bus_dst_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X25Y41.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_rx</twSrcClk><twPathDel><twSite>SLICE_X25Y41.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>clkx_pre_i0/bus_samp_src&lt;3&gt;</twComp><twBEL>clkx_pre_i0/bus_samp_src_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y42.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.437</twDelInfo><twComp>clkx_pre_i0/bus_samp_src&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y42.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.264</twDelInfo><twComp>clkx_pre_i0/_n0040_inv</twComp><twBEL>clkx_pre_i0/Mmux_bus_dst[15]_bus_src[15]_mux_14_OUT11</twBEL><twBEL>clkx_pre_i0/bus_dst_0</twBEL></twPathDel><twLogDel>0.694</twLogDel><twRouteDel>1.437</twRouteDel><twTotDel>2.131</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.037">clk_tx</twDestClk><twPctLog>32.6</twPctLog><twPctRoute>67.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point clkx_spd_i0/bus_dst_15 (SLICE_X23Y38.D2), 1 path
</twPathRptBanner><twPathRpt anchorID="172"><twConstPath anchorID="173" twDataPathType="twDataPathFromToDelay"><twSlack>2.925</twSlack><twSrc BELType="FF">cmd_parse_i0/speed_15</twSrc><twDest BELType="FF">clkx_spd_i0/bus_dst_15</twDest><twTotPathDel>2.075</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cmd_parse_i0/speed_15</twSrc><twDest BELType='FF'>clkx_spd_i0/bus_dst_15</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X22Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_rx</twSrcClk><twPathDel><twSite>SLICE_X22Y42.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>spd_clk_rx&lt;15&gt;</twComp><twBEL>cmd_parse_i0/speed_15</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y38.D2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.177</twDelInfo><twComp>spd_clk_rx&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y38.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>spd_clk_tx&lt;15&gt;</twComp><twBEL>clkx_spd_i0/Mmux_bus_dst[15]_bus_src[15]_mux_14_OUT71</twBEL><twBEL>clkx_spd_i0/bus_dst_15</twBEL></twPathDel><twLogDel>0.898</twLogDel><twRouteDel>1.177</twRouteDel><twTotDel>2.075</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.037">clk_tx</twDestClk><twPctLog>43.3</twPctLog><twPctRoute>56.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_clk0_to_clkfx = MAXDELAY FROM TIMEGRP &quot;TNM_clk0&quot; TO TIMEGRP &quot;TNM_clkfx&quot; 5
        ns DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point samp_gen_i0/meta_harden_samp_gen_go_i0/signal_meta (SLICE_X24Y46.AX), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="174"><twSlack>0.448</twSlack><twSrc BELType="FF">cmd_parse_i0/samp_gen_go_clk_rx</twSrc><twDest BELType="FF">samp_gen_i0/meta_harden_samp_gen_go_i0/signal_meta</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>cmd_parse_i0/samp_gen_go_clk_rx</twSrc><twDest BELType='FF'>samp_gen_i0/meta_harden_samp_gen_go_i0/signal_meta</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X24Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="37.037">clk_rx</twSrcClk><twPathDel><twSite>SLICE_X24Y47.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>samp_gen_go_clk_rx</twComp><twBEL>cmd_parse_i0/samp_gen_go_clk_rx</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y46.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>samp_gen_go_clk_rx</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X24Y46.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.048</twDelInfo><twComp>samp_gen_i0/meta_harden_samp_gen_go_i0/signal_meta</twComp><twBEL>samp_gen_i0/meta_harden_samp_gen_go_i0/signal_meta</twBEL></twPathDel><twLogDel>0.248</twLogDel><twRouteDel>0.200</twRouteDel><twTotDel>0.448</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.037">clk_tx</twDestClk><twPctLog>55.4</twPctLog><twPctRoute>44.6</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_4 (SLICE_X30Y78.AX), 1 path
</twPathRptBanner><twRacePath anchorID="175"><twSlack>0.457</twSlack><twSrc BELType="FF">char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4</twSrc><twDest BELType="FF">char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_4</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4</twSrc><twDest BELType='FF'>char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_4</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X31Y77.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="37.037">clk_rx</twSrcClk><twPathDel><twSite>SLICE_X31Y77.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc&lt;6&gt;</twComp><twBEL>char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y78.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.218</twDelInfo><twComp>char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X30Y78.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.041</twDelInfo><twComp>char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg&lt;7&gt;</twComp><twBEL>char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_4</twBEL></twPathDel><twLogDel>0.239</twLogDel><twRouteDel>0.218</twRouteDel><twTotDel>0.457</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.037">clk_tx</twDestClk><twPctLog>52.3</twPctLog><twPctRoute>47.7</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point clkx_pre_i0/bus_dst_7 (SLICE_X24Y41.D4), 1 path
</twPathRptBanner><twRacePath anchorID="176"><twSlack>0.466</twSlack><twSrc BELType="FF">clkx_pre_i0/bus_samp_src_7</twSrc><twDest BELType="FF">clkx_pre_i0/bus_dst_7</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>clkx_pre_i0/bus_samp_src_7</twSrc><twDest BELType='FF'>clkx_pre_i0/bus_dst_7</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X25Y41.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="37.037">clk_rx</twSrcClk><twPathDel><twSite>SLICE_X25Y41.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>clkx_pre_i0/bus_samp_src&lt;3&gt;</twComp><twBEL>clkx_pre_i0/bus_samp_src_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y41.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.101</twDelInfo><twComp>clkx_pre_i0/bus_samp_src&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X24Y41.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.121</twDelInfo><twComp>pre_clk_tx&lt;8&gt;</twComp><twBEL>clkx_pre_i0/Mmux_bus_dst[15]_bus_src[15]_mux_14_OUT141</twBEL><twBEL>clkx_pre_i0/bus_dst_7</twBEL></twPathDel><twLogDel>0.365</twLogDel><twRouteDel>0.101</twRouteDel><twTotDel>0.466</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.037">clk_tx</twDestClk><twPctLog>78.3</twPctLog><twPctRoute>21.7</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="177" twConstType="PATHDELAY" ><twConstHead uID="15"><twConstName UCFConstName="TIMESPEC TS_clkfx_to_clk0 = FROM &quot;TNM_clkfx&quot; TO &quot;TNM_clk0&quot; 5 ns DATAPATHONLY;" ScopeName="">TS_clkfx_to_clk0 = MAXDELAY FROM TIMEGRP &quot;TNM_clkfx&quot; TO TIMEGRP &quot;TNM_clk0&quot; 5         ns DATAPATHONLY;</twConstName><twItemCnt>11</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>11</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>1.843</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_3 (SLICE_X28Y74.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="178"><twConstPath anchorID="179" twDataPathType="twDataPathFromToDelay"><twSlack>3.157</twSlack><twSrc BELType="FF">char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3</twSrc><twDest BELType="FF">char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_3</twDest><twTotPathDel>1.843</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3</twSrc><twDest BELType='FF'>char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X31Y79.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_tx</twSrcClk><twPathDel><twSite>SLICE_X31Y79.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc&lt;6&gt;</twComp><twBEL>char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y74.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.299</twDelInfo><twComp>char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y74.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg&lt;3&gt;</twComp><twBEL>char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_3</twBEL></twPathDel><twLogDel>0.544</twLogDel><twRouteDel>1.299</twRouteDel><twTotDel>1.843</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.037">clk_rx</twDestClk><twPctLog>29.5</twPctLog><twPctRoute>70.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_0 (SLICE_X28Y74.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="180"><twConstPath anchorID="181" twDataPathType="twDataPathFromToDelay"><twSlack>3.175</twSlack><twSrc BELType="FF">char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0</twSrc><twDest BELType="FF">char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_0</twDest><twTotPathDel>1.825</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0</twSrc><twDest BELType='FF'>char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X31Y79.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_tx</twSrcClk><twPathDel><twSite>SLICE_X31Y79.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc&lt;6&gt;</twComp><twBEL>char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y74.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.193</twDelInfo><twComp>char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y74.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg&lt;3&gt;</twComp><twBEL>char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_0</twBEL></twPathDel><twLogDel>0.632</twLogDel><twRouteDel>1.193</twRouteDel><twTotDel>1.825</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.037">clk_rx</twDestClk><twPctLog>34.6</twPctLog><twPctRoute>65.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_2 (SLICE_X28Y74.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="182"><twConstPath anchorID="183" twDataPathType="twDataPathFromToDelay"><twSlack>3.187</twSlack><twSrc BELType="FF">char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2</twSrc><twDest BELType="FF">char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_2</twDest><twTotPathDel>1.813</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2</twSrc><twDest BELType='FF'>char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X31Y79.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_tx</twSrcClk><twPathDel><twSite>SLICE_X31Y79.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc&lt;6&gt;</twComp><twBEL>char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y74.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.181</twDelInfo><twComp>char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y74.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg&lt;3&gt;</twComp><twBEL>char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_2</twBEL></twPathDel><twLogDel>0.632</twLogDel><twRouteDel>1.181</twRouteDel><twTotDel>1.813</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.037">clk_rx</twDestClk><twPctLog>34.9</twPctLog><twPctRoute>65.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_clkfx_to_clk0 = MAXDELAY FROM TIMEGRP &quot;TNM_clkfx&quot; TO TIMEGRP &quot;TNM_clk0&quot; 5
        ns DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_9 (SLICE_X26Y76.B5), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="184"><twSlack>0.663</twSlack><twSrc BELType="FF">char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_9</twSrc><twDest BELType="FF">char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_9</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_9</twSrc><twDest BELType='FF'>char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_9</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X29Y79.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="37.037">clk_tx</twSrcClk><twPathDel><twSite>SLICE_X29Y79.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc&lt;10&gt;</twComp><twBEL>char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y76.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.334</twDelInfo><twComp>char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc&lt;9&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X26Y76.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.131</twDelInfo><twComp>char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg&lt;7&gt;</twComp><twBEL>char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc&lt;9&gt;_rt</twBEL><twBEL>char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_9</twBEL></twPathDel><twLogDel>0.329</twLogDel><twRouteDel>0.334</twRouteDel><twTotDel>0.663</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.037">clk_rx</twDestClk><twPctLog>49.6</twPctLog><twPctRoute>50.4</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_10 (SLICE_X26Y76.C5), 1 path
</twPathRptBanner><twRacePath anchorID="185"><twSlack>0.663</twSlack><twSrc BELType="FF">char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_10</twSrc><twDest BELType="FF">char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_10</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_10</twSrc><twDest BELType='FF'>char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_10</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X29Y79.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="37.037">clk_tx</twSrcClk><twPathDel><twSite>SLICE_X29Y79.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc&lt;10&gt;</twComp><twBEL>char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y76.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.334</twDelInfo><twComp>char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc&lt;10&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X26Y76.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.131</twDelInfo><twComp>char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg&lt;7&gt;</twComp><twBEL>char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc&lt;10&gt;_rt</twBEL><twBEL>char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_10</twBEL></twPathDel><twLogDel>0.329</twLogDel><twRouteDel>0.334</twRouteDel><twTotDel>0.663</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.037">clk_rx</twDestClk><twPctLog>49.6</twPctLog><twPctRoute>50.4</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_7 (SLICE_X26Y76.DX), 1 path
</twPathRptBanner><twRacePath anchorID="186"><twSlack>0.675</twSlack><twSrc BELType="FF">char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_7</twSrc><twDest BELType="FF">char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_7</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_7</twSrc><twDest BELType='FF'>char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_7</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X29Y79.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="37.037">clk_tx</twSrcClk><twPathDel><twSite>SLICE_X29Y79.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc&lt;10&gt;</twComp><twBEL>char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y76.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.436</twDelInfo><twComp>char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X26Y76.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.041</twDelInfo><twComp>char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg&lt;7&gt;</twComp><twBEL>char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_7</twBEL></twPathDel><twLogDel>0.239</twLogDel><twRouteDel>0.436</twRouteDel><twTotDel>0.675</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.037">clk_rx</twDestClk><twPctLog>35.4</twPctLog><twPctRoute>64.6</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="187" twConstType="OFFSETOUTDELAY" ><twConstHead uID="16"><twConstName UCFConstName="NET &quot;spi_clk_pin&quot; OFFSET = OUT 15 ns AFTER &quot;clk_pin&quot; RISING;" ScopeName="">COMP &quot;spi_clk_pin&quot; OFFSET = OUT 15 ns AFTER COMP &quot;clk_pin&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>6.181</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point spi_clk_pin (A18.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="188"><twConstOffOut anchorID="189" twDataPathType="twDataPathMaxDelay"><twSlack>8.819</twSlack><twSrc BELType="FF">dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDR2_inst</twSrc><twDest BELType="PAD">spi_clk_pin</twDest><twClkDel>1.649</twClkDel><twClkSrc>clk_pin</twClkSrc><twClkDest>spi_clk_o</twClkDest><twDataDel>3.887</twDataDel><twDataSrc>spi_clk_o</twDataSrc><twDataDest>spi_clk_pin</twDataDest><twOff>15.000</twOff><twOffSrc>clk_pin</twOffSrc><twOffDest>spi_clk_pin</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.940" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.645</twClkUncert><twClkPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk_pin</twSrc><twDest BELType='FF'>dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDR2_inst</twDest><twLogLvls>4</twLogLvls><twSrcSite>AB13.PAD</twSrcSite><twPathDel><twSite>AB13.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.037</twDelInfo><twComp>clk_pin</twComp><twBEL>clk_pin</twBEL><twBEL>clk_gen_i0/clk_core_i0/clkin1_buf</twBEL><twBEL>ProtoComp254.IMUX.2</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y7.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.921</twDelInfo><twComp>clk_gen_i0/clk_core_i0/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y7.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.232</twDelInfo><twComp>clk_gen_i0/clk_core_i0/dcm_sp_inst_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKFX</twSite><twDelType>Tdmcko_CLKFX</twDelType><twDelInfo twEdge="twRising">-7.514</twDelInfo><twComp>clk_gen_i0/clk_core_i0/dcm_sp_inst</twComp><twBEL>clk_gen_i0/clk_core_i0/dcm_sp_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y2.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.207</twDelInfo><twComp>clk_gen_i0/clkout_fx</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y2.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>clk_gen_i0/BUFG_clk_tx_i0</twComp><twBEL>clk_gen_i0/BUFG_clk_tx_i0</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X25Y118.CLK0</twSite><twDelType>net</twDelType><twFanCnt>69</twFanCnt><twDelInfo twEdge="twRising">2.367</twDelInfo><twComp>clk_tx</twComp></twPathDel><twLogDel>-6.078</twLogDel><twRouteDel>7.727</twRouteDel><twTotDel>1.649</twTotDel></twClkPath><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDR2_inst</twSrc><twDest BELType='PAD'>spi_clk_pin</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X25Y118.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_tx</twSrcClk><twPathDel><twSite>OLOGIC_X25Y118.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">1.158</twDelInfo><twComp>spi_clk_o</twComp><twBEL>dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDR2_inst</twBEL></twPathDel><twPathDel><twSite>A18.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.387</twDelInfo><twComp>spi_clk_o</twComp></twPathDel><twPathDel><twSite>A18.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.342</twDelInfo><twComp>spi_clk_pin</twComp><twBEL>OBUF_spi_clk</twBEL><twBEL>spi_clk_pin</twBEL></twPathDel><twLogDel>3.500</twLogDel><twRouteDel>0.387</twRouteDel><twTotDel>3.887</twTotDel><twPctLog>90.0</twPctLog><twPctRoute>10.0</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: COMP &quot;spi_clk_pin&quot; OFFSET = OUT 15 ns AFTER COMP &quot;clk_pin&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point spi_clk_pin (A18.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="190"><twConstOffOut anchorID="191" twDataPathType="twDataPathMinDelay"><twSlack>1.892</twSlack><twSrc BELType="FF">dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDR2_inst</twSrc><twDest BELType="PAD">spi_clk_pin</twDest><twClkDel>0.812</twClkDel><twClkSrc>clk_pin</twClkSrc><twClkDest>spi_clk_o</twClkDest><twDataDel>1.725</twDataDel><twDataSrc>spi_clk_o</twDataSrc><twDataDest>spi_clk_pin</twDataDest><twOff>15.000</twOff><twOffSrc>clk_pin</twOffSrc><twOffDest>spi_clk_pin</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.940" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.645</twClkUncert><twClkPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>clk_pin</twSrc><twDest BELType='FF'>dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDR2_inst</twDest><twLogLvls>4</twLogLvls><twSrcSite>AB13.PAD</twSrcSite><twPathDel><twSite>AB13.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.321</twDelInfo><twComp>clk_pin</twComp><twBEL>clk_pin</twBEL><twBEL>clk_gen_i0/clk_core_i0/clkin1_buf</twBEL><twBEL>ProtoComp254.IMUX.2</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y7.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.315</twDelInfo><twComp>clk_gen_i0/clk_core_i0/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y7.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.122</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.372</twDelInfo><twComp>clk_gen_i0/clk_core_i0/dcm_sp_inst_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKFX</twSite><twDelType>Tdmcko_CLKFX</twDelType><twDelInfo twEdge="twRising">-2.690</twDelInfo><twComp>clk_gen_i0/clk_core_i0/dcm_sp_inst</twComp><twBEL>clk_gen_i0/clk_core_i0/dcm_sp_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y2.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>clk_gen_i0/clkout_fx</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y2.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>clk_gen_i0/BUFG_clk_tx_i0</twComp><twBEL>clk_gen_i0/BUFG_clk_tx_i0</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X25Y118.CLK0</twSite><twDelType>net</twDelType><twFanCnt>69</twFanCnt><twDelInfo twEdge="twRising">0.919</twDelInfo><twComp>clk_tx</twComp></twPathDel><twLogDel>-2.188</twLogDel><twRouteDel>3.000</twRouteDel><twTotDel>0.812</twTotDel></twClkPath><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDR2_inst</twSrc><twDest BELType='PAD'>spi_clk_pin</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X25Y118.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_tx</twSrcClk><twPathDel><twSite>OLOGIC_X25Y118.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.419</twDelInfo><twComp>spi_clk_o</twComp><twBEL>dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDR2_inst</twBEL></twPathDel><twPathDel><twSite>A18.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.268</twDelInfo><twComp>spi_clk_o</twComp></twPathDel><twPathDel><twSite>A18.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.038</twDelInfo><twComp>spi_clk_pin</twComp><twBEL>OBUF_spi_clk</twBEL><twBEL>spi_clk_pin</twBEL></twPathDel><twLogDel>1.457</twLogDel><twRouteDel>0.268</twRouteDel><twTotDel>1.725</twTotDel><twPctLog>84.5</twPctLog><twPctRoute>15.5</twPctRoute></twDataPath></twConstOffOut></twPathRpt></twConst><twConst anchorID="192" twConstType="OFFSETOUTDELAY" ><twConstHead uID="17"><twConstName UCFConstName="NET &quot;spi_clk_pin&quot; OFFSET = OUT 15 ns AFTER &quot;clk_pin&quot; FALLING;" ScopeName="">COMP &quot;spi_clk_pin&quot; OFFSET = OUT 15 ns AFTER COMP &quot;clk_pin&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>6.119</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point spi_clk_pin (A18.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="193"><twConstOffOut anchorID="194" twDataPathType="twDataPathMaxDelay"><twSlack>8.881</twSlack><twSrc BELType="FF">dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDR2_inst</twSrc><twDest BELType="PAD">spi_clk_pin</twDest><twClkDel>1.587</twClkDel><twClkSrc>clk_pin</twClkSrc><twClkDest>spi_clk_o</twClkDest><twDataDel>3.887</twDataDel><twDataSrc>spi_clk_o</twDataSrc><twDataDest>spi_clk_pin</twDataDest><twOff>15.000</twOff><twOffSrc>clk_pin</twOffSrc><twOffDest>spi_clk_pin</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.940" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.645</twClkUncert><twClkPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk_pin</twSrc><twDest BELType='FF'>dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDR2_inst</twDest><twLogLvls>4</twLogLvls><twSrcSite>AB13.PAD</twSrcSite><twPathDel><twSite>AB13.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.037</twDelInfo><twComp>clk_pin</twComp><twBEL>clk_pin</twBEL><twBEL>clk_gen_i0/clk_core_i0/clkin1_buf</twBEL><twBEL>ProtoComp254.IMUX.2</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y7.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.921</twDelInfo><twComp>clk_gen_i0/clk_core_i0/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y7.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.232</twDelInfo><twComp>clk_gen_i0/clk_core_i0/dcm_sp_inst_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKFX</twSite><twDelType>Tdmcko_CLKFX</twDelType><twDelInfo twEdge="twRising">-7.514</twDelInfo><twComp>clk_gen_i0/clk_core_i0/dcm_sp_inst</twComp><twBEL>clk_gen_i0/clk_core_i0/dcm_sp_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y2.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.207</twDelInfo><twComp>clk_gen_i0/clkout_fx</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y2.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twFalling">0.209</twDelInfo><twComp>clk_gen_i0/BUFG_clk_tx_i0</twComp><twBEL>clk_gen_i0/BUFG_clk_tx_i0</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X25Y118.CLK1</twSite><twDelType>net</twDelType><twFanCnt>69</twFanCnt><twDelInfo twEdge="twFalling">2.305</twDelInfo><twComp>clk_tx</twComp></twPathDel><twLogDel>-6.078</twLogDel><twRouteDel>7.665</twRouteDel><twTotDel>1.587</twTotDel></twClkPath><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDR2_inst</twSrc><twDest BELType='PAD'>spi_clk_pin</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X25Y118.CLK1</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="0.000">clk_tx</twSrcClk><twPathDel><twSite>OLOGIC_X25Y118.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">1.158</twDelInfo><twComp>spi_clk_o</twComp><twBEL>dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDR2_inst</twBEL></twPathDel><twPathDel><twSite>A18.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.387</twDelInfo><twComp>spi_clk_o</twComp></twPathDel><twPathDel><twSite>A18.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twFalling">2.342</twDelInfo><twComp>spi_clk_pin</twComp><twBEL>OBUF_spi_clk</twBEL><twBEL>spi_clk_pin</twBEL></twPathDel><twLogDel>3.500</twLogDel><twRouteDel>0.387</twRouteDel><twTotDel>3.887</twTotDel><twPctLog>90.0</twPctLog><twPctRoute>10.0</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: COMP &quot;spi_clk_pin&quot; OFFSET = OUT 15 ns AFTER COMP &quot;clk_pin&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point spi_clk_pin (A18.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="195"><twConstOffOut anchorID="196" twDataPathType="twDataPathMinDelay"><twSlack>1.826</twSlack><twSrc BELType="FF">dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDR2_inst</twSrc><twDest BELType="PAD">spi_clk_pin</twDest><twClkDel>0.740</twClkDel><twClkSrc>clk_pin</twClkSrc><twClkDest>spi_clk_o</twClkDest><twDataDel>1.731</twDataDel><twDataSrc>spi_clk_o</twDataSrc><twDataDest>spi_clk_pin</twDataDest><twOff>15.000</twOff><twOffSrc>clk_pin</twOffSrc><twOffDest>spi_clk_pin</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.940" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.645</twClkUncert><twClkPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>clk_pin</twSrc><twDest BELType='FF'>dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDR2_inst</twDest><twLogLvls>4</twLogLvls><twSrcSite>AB13.PAD</twSrcSite><twPathDel><twSite>AB13.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.321</twDelInfo><twComp>clk_pin</twComp><twBEL>clk_pin</twBEL><twBEL>clk_gen_i0/clk_core_i0/clkin1_buf</twBEL><twBEL>ProtoComp254.IMUX.2</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y7.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.315</twDelInfo><twComp>clk_gen_i0/clk_core_i0/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y7.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.122</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.372</twDelInfo><twComp>clk_gen_i0/clk_core_i0/dcm_sp_inst_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKFX</twSite><twDelType>Tdmcko_CLKFX</twDelType><twDelInfo twEdge="twRising">-2.690</twDelInfo><twComp>clk_gen_i0/clk_core_i0/dcm_sp_inst</twComp><twBEL>clk_gen_i0/clk_core_i0/dcm_sp_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y2.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>clk_gen_i0/clkout_fx</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y2.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>clk_gen_i0/BUFG_clk_tx_i0</twComp><twBEL>clk_gen_i0/BUFG_clk_tx_i0</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X25Y118.CLK1</twSite><twDelType>net</twDelType><twFanCnt>69</twFanCnt><twDelInfo twEdge="twFalling">0.847</twDelInfo><twComp>clk_tx</twComp></twPathDel><twLogDel>-2.188</twLogDel><twRouteDel>2.928</twRouteDel><twTotDel>0.740</twTotDel></twClkPath><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDR2_inst</twSrc><twDest BELType='PAD'>spi_clk_pin</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X25Y118.CLK1</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="0.000">clk_tx</twSrcClk><twPathDel><twSite>OLOGIC_X25Y118.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.425</twDelInfo><twComp>spi_clk_o</twComp><twBEL>dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDR2_inst</twBEL></twPathDel><twPathDel><twSite>A18.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.268</twDelInfo><twComp>spi_clk_o</twComp></twPathDel><twPathDel><twSite>A18.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twFalling">1.038</twDelInfo><twComp>spi_clk_pin</twComp><twBEL>OBUF_spi_clk</twBEL><twBEL>spi_clk_pin</twBEL></twPathDel><twLogDel>1.463</twLogDel><twRouteDel>0.268</twRouteDel><twTotDel>1.731</twTotDel><twPctLog>84.5</twPctLog><twPctRoute>15.5</twPctRoute></twDataPath></twConstOffOut></twPathRpt></twConst><twConst anchorID="197" twConstType="OFFSETINDELAY" ><twConstHead uID="18"><twConstName UCFConstName="OFFSET = IN 15 ns VALID 20 ns BEFORE &quot;clk_pin&quot; RISING;" ScopeName="">OFFSET = IN 15 ns VALID 20 ns BEFORE COMP &quot;clk_pin&quot; &quot;RISING&quot;;</twConstName><twItemCnt>14</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>14</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>10.811</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst (SLICE_X29Y54.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="198"><twConstOffIn anchorID="199" twDataPathType="twDataPathMaxDelay"><twSlack>4.189</twSlack><twSrc BELType="PAD">rst_pin</twSrc><twDest BELType="FF">rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst</twDest><twClkDel>0.835</twClkDel><twClkSrc>clk_pin</twClkSrc><twClkDest>rst_clk_tx</twClkDest><twOff>15.000</twOff><twOffSrc>rst_pin</twOffSrc><twOffDest>clk_pin</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.940" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.645</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>rst_pin</twSrc><twDest BELType='FF'>rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst</twDest><twLogLvls>2</twLogLvls><twSrcSite>F3.PAD</twSrcSite><twPathDel><twSite>F3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.197</twDelInfo><twComp>rst_pin</twComp><twBEL>rst_pin</twBEL><twBEL>IBUF_rst_i0</twBEL><twBEL>ProtoComp254.IMUX.1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y40.A2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">7.712</twDelInfo><twComp>rst_i</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y40.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.254</twDelInfo><twComp>rst_gen_i0/reset_bridge_clk_samp_i0/rst_meta</twComp><twBEL>rst_gen_i0/int_rst1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y54.SR</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">1.517</twDelInfo><twComp>rst_gen_i0/int_rst</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y54.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twFalling">0.321</twDelInfo><twComp>rst_clk_tx</twComp><twBEL>rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst</twBEL></twPathDel><twLogDel>1.772</twLogDel><twRouteDel>9.229</twRouteDel><twTotDel>11.001</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk_tx</twDestClk><twPctLog>16.1</twPctLog><twPctRoute>83.9</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk_pin</twSrc><twDest BELType='FF'>rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst</twDest><twLogLvls>4</twLogLvls><twSrcSite>AB13.PAD</twSrcSite><twPathDel><twSite>AB13.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.902</twDelInfo><twComp>clk_pin</twComp><twBEL>clk_pin</twBEL><twBEL>clk_gen_i0/clk_core_i0/clkin1_buf</twBEL><twBEL>ProtoComp254.IMUX.2</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y7.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.529</twDelInfo><twComp>clk_gen_i0/clk_core_i0/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y7.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.070</twDelInfo><twComp>clk_gen_i0/clk_core_i0/dcm_sp_inst_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKFX</twSite><twDelType>Tdmcko_CLKFX</twDelType><twDelInfo twEdge="twRising">-6.519</twDelInfo><twComp>clk_gen_i0/clk_core_i0/dcm_sp_inst</twComp><twBEL>clk_gen_i0/clk_core_i0/dcm_sp_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y2.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>clk_gen_i0/clkout_fx</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y2.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>clk_gen_i0/BUFG_clk_tx_i0</twComp><twBEL>clk_gen_i0/BUFG_clk_tx_i0</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y54.CLK</twSite><twDelType>net</twDelType><twFanCnt>69</twFanCnt><twDelInfo twEdge="twRising">1.413</twDelInfo><twComp>clk_tx</twComp></twPathDel><twLogDel>-5.241</twLogDel><twRouteDel>6.076</twRouteDel><twTotDel>0.835</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point rst_gen_i0/reset_bridge_clk_tx_i0/rst_meta (SLICE_X28Y54.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="200"><twConstOffIn anchorID="201" twDataPathType="twDataPathMaxDelay"><twSlack>4.227</twSlack><twSrc BELType="PAD">rst_pin</twSrc><twDest BELType="FF">rst_gen_i0/reset_bridge_clk_tx_i0/rst_meta</twDest><twClkDel>0.835</twClkDel><twClkSrc>clk_pin</twClkSrc><twClkDest>rst_gen_i0/reset_bridge_clk_tx_i0/rst_meta</twClkDest><twOff>15.000</twOff><twOffSrc>rst_pin</twOffSrc><twOffDest>clk_pin</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.940" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.645</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>rst_pin</twSrc><twDest BELType='FF'>rst_gen_i0/reset_bridge_clk_tx_i0/rst_meta</twDest><twLogLvls>2</twLogLvls><twSrcSite>F3.PAD</twSrcSite><twPathDel><twSite>F3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.197</twDelInfo><twComp>rst_pin</twComp><twBEL>rst_pin</twBEL><twBEL>IBUF_rst_i0</twBEL><twBEL>ProtoComp254.IMUX.1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y40.A2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">7.712</twDelInfo><twComp>rst_i</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y40.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.254</twDelInfo><twComp>rst_gen_i0/reset_bridge_clk_samp_i0/rst_meta</twComp><twBEL>rst_gen_i0/int_rst1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y54.SR</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">1.517</twDelInfo><twComp>rst_gen_i0/int_rst</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y54.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twFalling">0.283</twDelInfo><twComp>rst_gen_i0/reset_bridge_clk_tx_i0/rst_meta</twComp><twBEL>rst_gen_i0/reset_bridge_clk_tx_i0/rst_meta</twBEL></twPathDel><twLogDel>1.734</twLogDel><twRouteDel>9.229</twRouteDel><twTotDel>10.963</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk_tx</twDestClk><twPctLog>15.8</twPctLog><twPctRoute>84.2</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk_pin</twSrc><twDest BELType='FF'>rst_gen_i0/reset_bridge_clk_tx_i0/rst_meta</twDest><twLogLvls>4</twLogLvls><twSrcSite>AB13.PAD</twSrcSite><twPathDel><twSite>AB13.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.902</twDelInfo><twComp>clk_pin</twComp><twBEL>clk_pin</twBEL><twBEL>clk_gen_i0/clk_core_i0/clkin1_buf</twBEL><twBEL>ProtoComp254.IMUX.2</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y7.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.529</twDelInfo><twComp>clk_gen_i0/clk_core_i0/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y7.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.070</twDelInfo><twComp>clk_gen_i0/clk_core_i0/dcm_sp_inst_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKFX</twSite><twDelType>Tdmcko_CLKFX</twDelType><twDelInfo twEdge="twRising">-6.519</twDelInfo><twComp>clk_gen_i0/clk_core_i0/dcm_sp_inst</twComp><twBEL>clk_gen_i0/clk_core_i0/dcm_sp_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y2.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>clk_gen_i0/clkout_fx</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y2.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>clk_gen_i0/BUFG_clk_tx_i0</twComp><twBEL>clk_gen_i0/BUFG_clk_tx_i0</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y54.CLK</twSite><twDelType>net</twDelType><twFanCnt>69</twFanCnt><twDelInfo twEdge="twRising">1.413</twDelInfo><twComp>clk_tx</twComp></twPathDel><twLogDel>-5.241</twLogDel><twRouteDel>6.076</twRouteDel><twTotDel>0.835</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point rst_gen_i0/reset_bridge_clk_samp_i0/rst_dst (SLICE_X26Y40.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="202"><twConstOffIn anchorID="203" twDataPathType="twDataPathMaxDelay"><twSlack>5.172</twSlack><twSrc BELType="PAD">rst_pin</twSrc><twDest BELType="FF">rst_gen_i0/reset_bridge_clk_samp_i0/rst_dst</twDest><twClkDel>0.807</twClkDel><twClkSrc>clk_pin</twClkSrc><twClkDest>rst_gen_i0/reset_bridge_clk_samp_i0/rst_meta</twClkDest><twOff>15.000</twOff><twOffSrc>rst_pin</twOffSrc><twOffDest>clk_pin</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.940" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.645</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>rst_pin</twSrc><twDest BELType='FF'>rst_gen_i0/reset_bridge_clk_samp_i0/rst_dst</twDest><twLogLvls>2</twLogLvls><twSrcSite>F3.PAD</twSrcSite><twPathDel><twSite>F3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.197</twDelInfo><twComp>rst_pin</twComp><twBEL>rst_pin</twBEL><twBEL>IBUF_rst_i0</twBEL><twBEL>ProtoComp254.IMUX.1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y40.A2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">7.712</twDelInfo><twComp>rst_i</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y40.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.254</twDelInfo><twComp>rst_gen_i0/reset_bridge_clk_samp_i0/rst_meta</twComp><twBEL>rst_gen_i0/int_rst1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y40.SR</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.591</twDelInfo><twComp>rst_gen_i0/int_rst</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y40.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twFalling">0.236</twDelInfo><twComp>rst_gen_i0/reset_bridge_clk_samp_i0/rst_meta</twComp><twBEL>rst_gen_i0/reset_bridge_clk_samp_i0/rst_dst</twBEL></twPathDel><twLogDel>1.687</twLogDel><twRouteDel>8.303</twRouteDel><twTotDel>9.990</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk_samp</twDestClk><twPctLog>16.9</twPctLog><twPctRoute>83.1</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk_pin</twSrc><twDest BELType='FF'>rst_gen_i0/reset_bridge_clk_samp_i0/rst_dst</twDest><twLogLvls>4</twLogLvls><twSrcSite>AB13.PAD</twSrcSite><twPathDel><twSite>AB13.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.902</twDelInfo><twComp>clk_pin</twComp><twBEL>clk_pin</twBEL><twBEL>clk_gen_i0/clk_core_i0/clkin1_buf</twBEL><twBEL>ProtoComp254.IMUX.2</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y7.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.529</twDelInfo><twComp>clk_gen_i0/clk_core_i0/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y7.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.070</twDelInfo><twComp>clk_gen_i0/clk_core_i0/dcm_sp_inst_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKFX</twSite><twDelType>Tdmcko_CLKFX</twDelType><twDelInfo twEdge="twRising">-6.519</twDelInfo><twComp>clk_gen_i0/clk_core_i0/dcm_sp_inst</twComp><twBEL>clk_gen_i0/clk_core_i0/dcm_sp_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>clk_gen_i0/clkout_fx</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>clk_gen_i0/BUFGCE_clk_samp_i0</twComp><twBEL>clk_gen_i0/BUFGCE_clk_samp_i0</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y40.CLK</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.385</twDelInfo><twComp>clk_samp</twComp></twPathDel><twLogDel>-5.241</twLogDel><twRouteDel>6.048</twRouteDel><twTotDel>0.807</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: OFFSET = IN 15 ns VALID 20 ns BEFORE COMP &quot;clk_pin&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/signal_meta (SLICE_X52Y108.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="204"><twConstOffIn anchorID="205" twDataPathType="twDataPathMinDelay"><twSlack>5.890</twSlack><twSrc BELType="PAD">lb_sel_pin</twSrc><twDest BELType="FF">lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/signal_meta</twDest><twClkDel>0.537</twClkDel><twClkSrc>clk_pin</twClkSrc><twClkDest>lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/signal_meta</twClkDest><twOff>5.000</twOff><twOffSrc>lb_sel_pin</twOffSrc><twOffDest>clk_pin</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.940" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.645</twClkUncert><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>lb_sel_pin</twSrc><twDest BELType='FF'>lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/signal_meta</twDest><twLogLvls>1</twLogLvls><twSrcSite>C18.PAD</twSrcSite><twPathDel><twSite>C18.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.321</twDelInfo><twComp>lb_sel_pin</twComp><twBEL>lb_sel_pin</twBEL><twBEL>IBUF_lb_sel_i0</twBEL><twBEL>ProtoComp254.IMUX.3</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y108.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.710</twDelInfo><twComp>lb_sel_i</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X52Y108.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.041</twDelInfo><twComp>lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/signal_meta</twComp><twBEL>lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/signal_meta</twBEL></twPathDel><twLogDel>0.362</twLogDel><twRouteDel>1.710</twRouteDel><twTotDel>2.072</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk_tx</twDestClk><twPctLog>17.5</twPctLog><twPctRoute>82.5</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>clk_pin</twSrc><twDest BELType='FF'>lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/signal_meta</twDest><twLogLvls>4</twLogLvls><twSrcSite>AB13.PAD</twSrcSite><twPathDel><twSite>AB13.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.367</twDelInfo><twComp>clk_pin</twComp><twBEL>clk_pin</twBEL><twBEL>clk_gen_i0/clk_core_i0/clkin1_buf</twBEL><twBEL>ProtoComp254.IMUX.2</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y7.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.377</twDelInfo><twComp>clk_gen_i0/clk_core_i0/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y7.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>clk_gen_i0/clk_core_i0/dcm_sp_inst_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKFX</twSite><twDelType>Tdmcko_CLKFX</twDelType><twDelInfo twEdge="twRising">-2.953</twDelInfo><twComp>clk_gen_i0/clk_core_i0/dcm_sp_inst</twComp><twBEL>clk_gen_i0/clk_core_i0/dcm_sp_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y2.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>clk_gen_i0/clkout_fx</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y2.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>clk_gen_i0/BUFG_clk_tx_i0</twComp><twBEL>clk_gen_i0/BUFG_clk_tx_i0</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y108.CLK</twSite><twDelType>net</twDelType><twFanCnt>69</twFanCnt><twDelInfo twEdge="twRising">0.695</twDelInfo><twComp>clk_tx</twComp></twPathDel><twLogDel>-2.393</twLogDel><twRouteDel>2.930</twRouteDel><twTotDel>0.537</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg (SLICE_X29Y86.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="206"><twConstOffIn anchorID="207" twDataPathType="twDataPathMinDelay"><twSlack>6.998</twSlack><twSrc BELType="PAD">rst_pin</twSrc><twDest BELType="FF">char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg</twDest><twClkDel>0.551</twClkDel><twClkSrc>clk_pin</twClkSrc><twClkDest>char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg</twClkDest><twOff>5.000</twOff><twOffSrc>rst_pin</twOffSrc><twOffDest>clk_pin</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.940" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.645</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>rst_pin</twSrc><twDest BELType='FF'>char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg</twDest><twLogLvls>1</twLogLvls><twSrcSite>F3.PAD</twSrcSite><twPathDel><twSite>F3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.457</twDelInfo><twComp>rst_pin</twComp><twBEL>rst_pin</twBEL><twBEL>IBUF_rst_i0</twBEL><twBEL>ProtoComp254.IMUX.1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y86.SR</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.558</twDelInfo><twComp>rst_i</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X29Y86.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg</twComp><twBEL>char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg</twBEL></twPathDel><twLogDel>0.636</twLogDel><twRouteDel>2.558</twRouteDel><twTotDel>3.194</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk_tx</twDestClk><twPctLog>19.9</twPctLog><twPctRoute>80.1</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>clk_pin</twSrc><twDest BELType='FF'>char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg</twDest><twLogLvls>4</twLogLvls><twSrcSite>AB13.PAD</twSrcSite><twPathDel><twSite>AB13.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.367</twDelInfo><twComp>clk_pin</twComp><twBEL>clk_pin</twBEL><twBEL>clk_gen_i0/clk_core_i0/clkin1_buf</twBEL><twBEL>ProtoComp254.IMUX.2</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y7.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.377</twDelInfo><twComp>clk_gen_i0/clk_core_i0/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y7.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>clk_gen_i0/clk_core_i0/dcm_sp_inst_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKFX</twSite><twDelType>Tdmcko_CLKFX</twDelType><twDelInfo twEdge="twRising">-2.953</twDelInfo><twComp>clk_gen_i0/clk_core_i0/dcm_sp_inst</twComp><twBEL>clk_gen_i0/clk_core_i0/dcm_sp_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y2.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>clk_gen_i0/clkout_fx</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y2.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>clk_gen_i0/BUFG_clk_tx_i0</twComp><twBEL>clk_gen_i0/BUFG_clk_tx_i0</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y86.CLK</twSite><twDelType>net</twDelType><twFanCnt>69</twFanCnt><twDelInfo twEdge="twRising">0.709</twDelInfo><twComp>clk_tx</twComp></twPathDel><twLogDel>-2.393</twLogDel><twRouteDel>2.944</twRouteDel><twTotDel>0.551</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg (SLICE_X23Y79.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="208"><twConstOffIn anchorID="209" twDataPathType="twDataPathMinDelay"><twSlack>7.458</twSlack><twSrc BELType="PAD">rst_pin</twSrc><twDest BELType="FF">char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg</twDest><twClkDel>0.587</twClkDel><twClkSrc>clk_pin</twClkSrc><twClkDest>char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb</twClkDest><twOff>5.000</twOff><twOffSrc>rst_pin</twOffSrc><twOffDest>clk_pin</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>rst_pin</twSrc><twDest BELType='FF'>char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg</twDest><twLogLvls>1</twLogLvls><twSrcSite>F3.PAD</twSrcSite><twPathDel><twSite>F3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.457</twDelInfo><twComp>rst_pin</twComp><twBEL>rst_pin</twBEL><twBEL>IBUF_rst_i0</twBEL><twBEL>ProtoComp254.IMUX.1</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y79.SR</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.691</twDelInfo><twComp>rst_i</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X23Y79.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.172</twDelInfo><twComp>char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb</twComp><twBEL>char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg</twBEL></twPathDel><twLogDel>0.629</twLogDel><twRouteDel>2.691</twRouteDel><twTotDel>3.320</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk_rx</twDestClk><twPctLog>18.9</twPctLog><twPctRoute>81.1</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>clk_pin</twSrc><twDest BELType='FF'>char_fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg</twDest><twLogLvls>4</twLogLvls><twSrcSite>AB13.PAD</twSrcSite><twPathDel><twSite>AB13.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.367</twDelInfo><twComp>clk_pin</twComp><twBEL>clk_pin</twBEL><twBEL>clk_gen_i0/clk_core_i0/clkin1_buf</twBEL><twBEL>ProtoComp254.IMUX.2</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y7.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.377</twDelInfo><twComp>clk_gen_i0/clk_core_i0/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y7.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>clk_gen_i0/clk_core_i0/dcm_sp_inst_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.953</twDelInfo><twComp>clk_gen_i0/clk_core_i0/dcm_sp_inst</twComp><twBEL>clk_gen_i0/clk_core_i0/dcm_sp_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>clk_gen_i0/clk_core_i0/clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>clk_gen_i0/clk_core_i0/clkout1_buf</twComp><twBEL>clk_gen_i0/clk_core_i0/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y79.CLK</twSite><twDelType>net</twDelType><twFanCnt>110</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>clk_rx</twComp></twPathDel><twLogDel>-2.393</twLogDel><twRouteDel>2.980</twRouteDel><twTotDel>0.587</twTotDel></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="210" twConstType="OFFSETOUTDELAY" ><twConstHead uID="19"><twConstName UCFConstName="OFFSET = OUT 15 ns AFTER &quot;clk_pin&quot;;" ScopeName="">OFFSET = OUT 15 ns AFTER COMP &quot;clk_pin&quot;;</twConstName><twItemCnt>13</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>12</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>13.264</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point led_pins&lt;0&gt; (D17.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="211"><twConstOffOut anchorID="212" twDataPathType="twDataPathMaxDelay"><twSlack>1.736</twSlack><twSrc BELType="FF">samp_gen_i0/led_o_0</twSrc><twDest BELType="PAD">led_pins&lt;0&gt;</twDest><twClkDel>1.052</twClkDel><twClkSrc>clk_pin</twClkSrc><twClkDest>led_o&lt;3&gt;</twClkDest><twDataDel>11.567</twDataDel><twDataSrc>led_o&lt;3&gt;</twDataSrc><twDataDest>led_pins&lt;0&gt;</twDataDest><twOff>15.000</twOff><twOffSrc>clk_pin</twOffSrc><twOffDest>led_pins&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.940" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.645</twClkUncert><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk_pin</twSrc><twDest BELType='FF'>samp_gen_i0/led_o_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>AB13.PAD</twSrcSite><twPathDel><twSite>AB13.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.037</twDelInfo><twComp>clk_pin</twComp><twBEL>clk_pin</twBEL><twBEL>clk_gen_i0/clk_core_i0/clkin1_buf</twBEL><twBEL>ProtoComp254.IMUX.2</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y7.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.921</twDelInfo><twComp>clk_gen_i0/clk_core_i0/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y7.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.232</twDelInfo><twComp>clk_gen_i0/clk_core_i0/dcm_sp_inst_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKFX</twSite><twDelType>Tdmcko_CLKFX</twDelType><twDelInfo twEdge="twRising">-7.514</twDelInfo><twComp>clk_gen_i0/clk_core_i0/dcm_sp_inst</twComp><twBEL>clk_gen_i0/clk_core_i0/dcm_sp_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.207</twDelInfo><twComp>clk_gen_i0/clkout_fx</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>clk_gen_i0/BUFGCE_clk_samp_i0</twComp><twBEL>clk_gen_i0/BUFGCE_clk_samp_i0</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y48.CLK</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.770</twDelInfo><twComp>clk_samp</twComp></twPathDel><twLogDel>-6.078</twLogDel><twRouteDel>7.130</twRouteDel><twTotDel>1.052</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>samp_gen_i0/led_o_0</twSrc><twDest BELType='PAD'>led_pins&lt;0&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X23Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_samp</twSrcClk><twPathDel><twSite>SLICE_X23Y48.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>led_o&lt;3&gt;</twComp><twBEL>samp_gen_i0/led_o_0</twBEL></twPathDel><twPathDel><twSite>D17.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">8.795</twDelInfo><twComp>led_o&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>D17.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.342</twDelInfo><twComp>led_pins&lt;0&gt;</twComp><twBEL>OBUF_led_i0</twBEL><twBEL>led_pins&lt;0&gt;</twBEL></twPathDel><twLogDel>2.772</twLogDel><twRouteDel>8.795</twRouteDel><twTotDel>11.567</twTotDel><twPctLog>24.0</twPctLog><twPctRoute>76.0</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point spi_mosi_pin (B18.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="213"><twConstOffOut anchorID="214" twDataPathType="twDataPathMaxDelay"><twSlack>2.338</twSlack><twSrc BELType="FF">dac_spi_i0/spi_mosi_o</twSrc><twDest BELType="PAD">spi_mosi_pin</twDest><twClkDel>1.042</twClkDel><twClkSrc>clk_pin</twClkSrc><twClkDest>spi_mosi_o</twClkDest><twDataDel>10.975</twDataDel><twDataSrc>spi_mosi_o</twDataSrc><twDataDest>spi_mosi_pin</twDataDest><twOff>15.000</twOff><twOffSrc>clk_pin</twOffSrc><twOffDest>spi_mosi_pin</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.940" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.645</twClkUncert><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk_pin</twSrc><twDest BELType='FF'>dac_spi_i0/spi_mosi_o</twDest><twLogLvls>4</twLogLvls><twSrcSite>AB13.PAD</twSrcSite><twPathDel><twSite>AB13.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.037</twDelInfo><twComp>clk_pin</twComp><twBEL>clk_pin</twBEL><twBEL>clk_gen_i0/clk_core_i0/clkin1_buf</twBEL><twBEL>ProtoComp254.IMUX.2</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y7.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.921</twDelInfo><twComp>clk_gen_i0/clk_core_i0/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y7.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.232</twDelInfo><twComp>clk_gen_i0/clk_core_i0/dcm_sp_inst_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKFX</twSite><twDelType>Tdmcko_CLKFX</twDelType><twDelInfo twEdge="twRising">-7.514</twDelInfo><twComp>clk_gen_i0/clk_core_i0/dcm_sp_inst</twComp><twBEL>clk_gen_i0/clk_core_i0/dcm_sp_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y2.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.207</twDelInfo><twComp>clk_gen_i0/clkout_fx</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y2.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>clk_gen_i0/BUFG_clk_tx_i0</twComp><twBEL>clk_gen_i0/BUFG_clk_tx_i0</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y57.CLK</twSite><twDelType>net</twDelType><twFanCnt>69</twFanCnt><twDelInfo twEdge="twRising">1.760</twDelInfo><twComp>clk_tx</twComp></twPathDel><twLogDel>-6.078</twLogDel><twRouteDel>7.120</twRouteDel><twTotDel>1.042</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>dac_spi_i0/spi_mosi_o</twSrc><twDest BELType='PAD'>spi_mosi_pin</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X23Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_tx</twSrcClk><twPathDel><twSite>SLICE_X23Y57.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>spi_mosi_o</twComp><twBEL>dac_spi_i0/spi_mosi_o</twBEL></twPathDel><twPathDel><twSite>B18.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">8.203</twDelInfo><twComp>spi_mosi_o</twComp></twPathDel><twPathDel><twSite>B18.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.342</twDelInfo><twComp>spi_mosi_pin</twComp><twBEL>OBUF_spi_mosi</twBEL><twBEL>spi_mosi_pin</twBEL></twPathDel><twLogDel>2.772</twLogDel><twRouteDel>8.203</twRouteDel><twTotDel>10.975</twTotDel><twPctLog>25.3</twPctLog><twPctRoute>74.7</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point led_pins&lt;4&gt; (G7.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="215"><twConstOffOut anchorID="216" twDataPathType="twDataPathMaxDelay"><twSlack>3.250</twSlack><twSrc BELType="FF">samp_gen_i0/led_o_4</twSrc><twDest BELType="PAD">led_pins&lt;4&gt;</twDest><twClkDel>1.040</twClkDel><twClkSrc>clk_pin</twClkSrc><twClkDest>led_o&lt;7&gt;</twClkDest><twDataDel>10.065</twDataDel><twDataSrc>led_o&lt;7&gt;</twDataSrc><twDataDest>led_pins&lt;4&gt;</twDataDest><twOff>15.000</twOff><twOffSrc>clk_pin</twOffSrc><twOffDest>led_pins&lt;4&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.940" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.645</twClkUncert><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk_pin</twSrc><twDest BELType='FF'>samp_gen_i0/led_o_4</twDest><twLogLvls>4</twLogLvls><twSrcSite>AB13.PAD</twSrcSite><twPathDel><twSite>AB13.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.037</twDelInfo><twComp>clk_pin</twComp><twBEL>clk_pin</twBEL><twBEL>clk_gen_i0/clk_core_i0/clkin1_buf</twBEL><twBEL>ProtoComp254.IMUX.2</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y7.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.921</twDelInfo><twComp>clk_gen_i0/clk_core_i0/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y7.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.232</twDelInfo><twComp>clk_gen_i0/clk_core_i0/dcm_sp_inst_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKFX</twSite><twDelType>Tdmcko_CLKFX</twDelType><twDelInfo twEdge="twRising">-7.514</twDelInfo><twComp>clk_gen_i0/clk_core_i0/dcm_sp_inst</twComp><twBEL>clk_gen_i0/clk_core_i0/dcm_sp_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.207</twDelInfo><twComp>clk_gen_i0/clkout_fx</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>clk_gen_i0/BUFGCE_clk_samp_i0</twComp><twBEL>clk_gen_i0/BUFGCE_clk_samp_i0</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y57.CLK</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.758</twDelInfo><twComp>clk_samp</twComp></twPathDel><twLogDel>-6.078</twLogDel><twRouteDel>7.118</twRouteDel><twTotDel>1.040</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>samp_gen_i0/led_o_4</twSrc><twDest BELType='PAD'>led_pins&lt;4&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X14Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_samp</twSrcClk><twPathDel><twSite>SLICE_X14Y57.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>led_o&lt;7&gt;</twComp><twBEL>samp_gen_i0/led_o_4</twBEL></twPathDel><twPathDel><twSite>G7.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">7.178</twDelInfo><twComp>led_o&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>G7.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.362</twDelInfo><twComp>led_pins&lt;4&gt;</twComp><twBEL>OBUF_led_i4</twBEL><twBEL>led_pins&lt;4&gt;</twBEL></twPathDel><twLogDel>2.887</twLogDel><twRouteDel>7.178</twRouteDel><twTotDel>10.065</twTotDel><twPctLog>28.7</twPctLog><twPctRoute>71.3</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: OFFSET = OUT 15 ns AFTER COMP &quot;clk_pin&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point dac_clr_n_pin (F9.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="217"><twConstOffOut anchorID="218" twDataPathType="twDataPathMinDelay"><twSlack>2.299</twSlack><twSrc BELType="FF">dac_spi_i0/dac_clr_n_o</twSrc><twDest BELType="PAD">dac_clr_n_pin</twDest><twClkDel>0.605</twClkDel><twClkSrc>clk_pin</twClkSrc><twClkDest>dac_clr_n_o</twClkDest><twDataDel>2.339</twDataDel><twDataSrc>dac_clr_n_o</twDataSrc><twDataDest>dac_clr_n_pin</twDataDest><twOff>15.000</twOff><twOffSrc>clk_pin</twOffSrc><twOffDest>dac_clr_n_pin</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.940" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.645</twClkUncert><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>clk_pin</twSrc><twDest BELType='FF'>dac_spi_i0/dac_clr_n_o</twDest><twLogLvls>4</twLogLvls><twSrcSite>AB13.PAD</twSrcSite><twPathDel><twSite>AB13.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.321</twDelInfo><twComp>clk_pin</twComp><twBEL>clk_pin</twBEL><twBEL>clk_gen_i0/clk_core_i0/clkin1_buf</twBEL><twBEL>ProtoComp254.IMUX.2</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y7.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.315</twDelInfo><twComp>clk_gen_i0/clk_core_i0/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y7.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.122</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.372</twDelInfo><twComp>clk_gen_i0/clk_core_i0/dcm_sp_inst_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKFX</twSite><twDelType>Tdmcko_CLKFX</twDelType><twDelInfo twEdge="twRising">-2.690</twDelInfo><twComp>clk_gen_i0/clk_core_i0/dcm_sp_inst</twComp><twBEL>clk_gen_i0/clk_core_i0/dcm_sp_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y2.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>clk_gen_i0/clkout_fx</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y2.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>clk_gen_i0/BUFG_clk_tx_i0</twComp><twBEL>clk_gen_i0/BUFG_clk_tx_i0</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y125.CLK</twSite><twDelType>net</twDelType><twFanCnt>69</twFanCnt><twDelInfo twEdge="twRising">0.712</twDelInfo><twComp>clk_tx</twComp></twPathDel><twLogDel>-2.188</twLogDel><twRouteDel>2.793</twRouteDel><twTotDel>0.605</twTotDel></twClkPath><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>dac_spi_i0/dac_clr_n_o</twSrc><twDest BELType='PAD'>dac_clr_n_pin</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X26Y125.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_tx</twSrcClk><twPathDel><twSite>SLICE_X26Y125.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>dac_clr_n_o</twComp><twBEL>dac_spi_i0/dac_clr_n_o</twBEL></twPathDel><twPathDel><twSite>F9.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.067</twDelInfo><twComp>dac_clr_n_o</twComp></twPathDel><twPathDel><twSite>F9.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.038</twDelInfo><twComp>dac_clr_n_pin</twComp><twBEL>OBUF_dac_clr_n</twBEL><twBEL>dac_clr_n_pin</twBEL></twPathDel><twLogDel>1.272</twLogDel><twRouteDel>1.067</twRouteDel><twTotDel>2.339</twTotDel><twPctLog>54.4</twPctLog><twPctRoute>45.6</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point led_pins&lt;6&gt; (D1.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="219"><twConstOffOut anchorID="220" twDataPathType="twDataPathMinDelay"><twSlack>4.215</twSlack><twSrc BELType="FF">samp_gen_i0/led_o_6</twSrc><twDest BELType="PAD">led_pins&lt;6&gt;</twDest><twClkDel>0.607</twClkDel><twClkSrc>clk_pin</twClkSrc><twClkDest>led_o&lt;7&gt;</twClkDest><twDataDel>4.253</twDataDel><twDataSrc>led_o&lt;7&gt;</twDataSrc><twDataDest>led_pins&lt;6&gt;</twDataDest><twOff>15.000</twOff><twOffSrc>clk_pin</twOffSrc><twOffDest>led_pins&lt;6&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.940" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.645</twClkUncert><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>clk_pin</twSrc><twDest BELType='FF'>samp_gen_i0/led_o_6</twDest><twLogLvls>4</twLogLvls><twSrcSite>AB13.PAD</twSrcSite><twPathDel><twSite>AB13.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.321</twDelInfo><twComp>clk_pin</twComp><twBEL>clk_pin</twBEL><twBEL>clk_gen_i0/clk_core_i0/clkin1_buf</twBEL><twBEL>ProtoComp254.IMUX.2</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y7.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.315</twDelInfo><twComp>clk_gen_i0/clk_core_i0/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y7.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.122</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.372</twDelInfo><twComp>clk_gen_i0/clk_core_i0/dcm_sp_inst_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKFX</twSite><twDelType>Tdmcko_CLKFX</twDelType><twDelInfo twEdge="twRising">-2.690</twDelInfo><twComp>clk_gen_i0/clk_core_i0/dcm_sp_inst</twComp><twBEL>clk_gen_i0/clk_core_i0/dcm_sp_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>clk_gen_i0/clkout_fx</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>clk_gen_i0/BUFGCE_clk_samp_i0</twComp><twBEL>clk_gen_i0/BUFGCE_clk_samp_i0</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y57.CLK</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.714</twDelInfo><twComp>clk_samp</twComp></twPathDel><twLogDel>-2.188</twLogDel><twRouteDel>2.795</twRouteDel><twTotDel>0.607</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>samp_gen_i0/led_o_6</twSrc><twDest BELType='PAD'>led_pins&lt;6&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X14Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_samp</twSrcClk><twPathDel><twSite>SLICE_X14Y57.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>led_o&lt;7&gt;</twComp><twBEL>samp_gen_i0/led_o_6</twBEL></twPathDel><twPathDel><twSite>D1.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.962</twDelInfo><twComp>led_o&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>D1.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.057</twDelInfo><twComp>led_pins&lt;6&gt;</twComp><twBEL>OBUF_led_i6</twBEL><twBEL>led_pins&lt;6&gt;</twBEL></twPathDel><twLogDel>1.291</twLogDel><twRouteDel>2.962</twRouteDel><twTotDel>4.253</twTotDel><twPctLog>30.4</twPctLog><twPctRoute>69.6</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point txd_pin (B21.PAD), 2 paths
</twPathRptBanner><twPathRpt anchorID="221"><twConstOffOut anchorID="222" twDataPathType="twDataPathMinDelay"><twSlack>4.575</twSlack><twSrc BELType="FF">lb_ctl_i0/debouncer_i0/signal_out_reg</twSrc><twDest BELType="PAD">txd_pin</twDest><twClkDel>0.558</twClkDel><twClkSrc>clk_pin</twClkSrc><twClkDest>lb_ctl_i0/lb_sel_filt</twClkDest><twDataDel>4.662</twDataDel><twDataSrc>lb_ctl_i0/lb_sel_filt</twDataSrc><twDataDest>txd_pin</twDataDest><twOff>15.000</twOff><twOffSrc>clk_pin</twOffSrc><twOffDest>txd_pin</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.940" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.645</twClkUncert><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>clk_pin</twSrc><twDest BELType='FF'>lb_ctl_i0/debouncer_i0/signal_out_reg</twDest><twLogLvls>4</twLogLvls><twSrcSite>AB13.PAD</twSrcSite><twPathDel><twSite>AB13.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.321</twDelInfo><twComp>clk_pin</twComp><twBEL>clk_pin</twBEL><twBEL>clk_gen_i0/clk_core_i0/clkin1_buf</twBEL><twBEL>ProtoComp254.IMUX.2</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y7.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.315</twDelInfo><twComp>clk_gen_i0/clk_core_i0/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y7.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.122</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.372</twDelInfo><twComp>clk_gen_i0/clk_core_i0/dcm_sp_inst_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKFX</twSite><twDelType>Tdmcko_CLKFX</twDelType><twDelInfo twEdge="twRising">-2.690</twDelInfo><twComp>clk_gen_i0/clk_core_i0/dcm_sp_inst</twComp><twBEL>clk_gen_i0/clk_core_i0/dcm_sp_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y2.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>clk_gen_i0/clkout_fx</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y2.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>clk_gen_i0/BUFG_clk_tx_i0</twComp><twBEL>clk_gen_i0/BUFG_clk_tx_i0</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y87.CLK</twSite><twDelType>net</twDelType><twFanCnt>69</twFanCnt><twDelInfo twEdge="twRising">0.665</twDelInfo><twComp>clk_tx</twComp></twPathDel><twLogDel>-2.188</twLogDel><twRouteDel>2.746</twRouteDel><twTotDel>0.558</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>lb_ctl_i0/debouncer_i0/signal_out_reg</twSrc><twDest BELType='PAD'>txd_pin</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X45Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_tx</twSrcClk><twPathDel><twSite>SLICE_X45Y87.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>lb_ctl_i0/lb_sel_filt</twComp><twBEL>lb_ctl_i0/debouncer_i0/signal_out_reg</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y89.D4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.484</twDelInfo><twComp>lb_ctl_i0/lb_sel_filt</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y89.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>uart_tx_i0/uart_tx_ctl_i0/char_fifo_pop</twComp><twBEL>lb_ctl_i0/Mmux_txd_o11</twBEL></twPathDel><twPathDel><twSite>B21.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.786</twDelInfo><twComp>txd_o</twComp></twPathDel><twPathDel><twSite>B21.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.038</twDelInfo><twComp>txd_pin</twComp><twBEL>OBUF_txd</twBEL><twBEL>txd_pin</twBEL></twPathDel><twLogDel>1.392</twLogDel><twRouteDel>3.270</twRouteDel><twTotDel>4.662</twTotDel><twPctLog>29.9</twPctLog><twPctRoute>70.1</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="223"><twConstOffOut anchorID="224" twDataPathType="twDataPathMinDelay"><twSlack>4.310</twSlack><twSrc BELType="FF">uart_tx_i0/uart_tx_ctl_i0/txd_tx</twSrc><twDest BELType="PAD">txd_pin</twDest><twClkDel>0.562</twClkDel><twClkSrc>clk_pin</twClkSrc><twClkDest>uart_tx_i0/uart_tx_ctl_i0/char_fifo_pop</twClkDest><twDataDel>4.393</twDataDel><twDataSrc>uart_tx_i0/uart_tx_ctl_i0/char_fifo_pop</twDataSrc><twDataDest>txd_pin</twDataDest><twOff>15.000</twOff><twOffSrc>clk_pin</twOffSrc><twOffDest>txd_pin</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.940" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.645</twClkUncert><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>clk_pin</twSrc><twDest BELType='FF'>uart_tx_i0/uart_tx_ctl_i0/txd_tx</twDest><twLogLvls>4</twLogLvls><twSrcSite>AB13.PAD</twSrcSite><twPathDel><twSite>AB13.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.321</twDelInfo><twComp>clk_pin</twComp><twBEL>clk_pin</twBEL><twBEL>clk_gen_i0/clk_core_i0/clkin1_buf</twBEL><twBEL>ProtoComp254.IMUX.2</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y7.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.315</twDelInfo><twComp>clk_gen_i0/clk_core_i0/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y7.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.122</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.372</twDelInfo><twComp>clk_gen_i0/clk_core_i0/dcm_sp_inst_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKFX</twSite><twDelType>Tdmcko_CLKFX</twDelType><twDelInfo twEdge="twRising">-2.690</twDelInfo><twComp>clk_gen_i0/clk_core_i0/dcm_sp_inst</twComp><twBEL>clk_gen_i0/clk_core_i0/dcm_sp_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y2.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>clk_gen_i0/clkout_fx</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y2.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>clk_gen_i0/BUFG_clk_tx_i0</twComp><twBEL>clk_gen_i0/BUFG_clk_tx_i0</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y89.CLK</twSite><twDelType>net</twDelType><twFanCnt>69</twFanCnt><twDelInfo twEdge="twRising">0.669</twDelInfo><twComp>clk_tx</twComp></twPathDel><twLogDel>-2.188</twLogDel><twRouteDel>2.750</twRouteDel><twTotDel>0.562</twTotDel></twClkPath><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>uart_tx_i0/uart_tx_ctl_i0/txd_tx</twSrc><twDest BELType='PAD'>txd_pin</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X41Y89.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_tx</twSrcClk><twPathDel><twSite>SLICE_X41Y89.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>uart_tx_i0/uart_tx_ctl_i0/char_fifo_pop</twComp><twBEL>uart_tx_i0/uart_tx_ctl_i0/txd_tx</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y89.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.169</twDelInfo><twComp>txd_tx</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y89.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>uart_tx_i0/uart_tx_ctl_i0/char_fifo_pop</twComp><twBEL>lb_ctl_i0/Mmux_txd_o11</twBEL></twPathDel><twPathDel><twSite>B21.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.786</twDelInfo><twComp>txd_o</twComp></twPathDel><twPathDel><twSite>B21.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.038</twDelInfo><twComp>txd_pin</twComp><twBEL>OBUF_txd</twBEL><twBEL>txd_pin</twBEL></twPathDel><twLogDel>1.438</twLogDel><twRouteDel>2.955</twRouteDel><twTotDel>4.393</twTotDel><twPctLog>32.7</twPctLog><twPctRoute>67.3</twPctRoute></twDataPath></twConstOffOut></twPathRpt></twConst><twConstRollupTable uID="7" anchorID="225"><twConstRollup name="TS_clk_pin" fullName="TS_clk_pin = PERIOD TIMEGRP &quot;clk_pin&quot; 37.037 ns HIGH 50%;" type="origin" depth="0" requirement="37.037" prefType="period" actual="16.000" actualRollup="18.668" errors="0" errorRollup="0" items="0" itemsRollup="154587603"/><twConstRollup name="TS_clk_gen_i0_clk_core_i0_clk0" fullName="TS_clk_gen_i0_clk_core_i0_clk0 = PERIOD TIMEGRP &quot;clk_gen_i0_clk_core_i0_clk0&quot;         TS_clk_pin HIGH 50%;" type="child" depth="1" requirement="37.037" prefType="period" actual="9.454" actualRollup="10.684" errors="0" errorRollup="0" items="7129" itemsRollup="154573906"/><twConstRollup name="TS_to_bcd" fullName="TS_to_bcd = MAXDELAY FROM TIMEGRP &quot;TNM_send_resp_data&quot; TO TIMEGRP         &quot;TNM_to_bcd_flops&quot; TS_clk_gen_i0_clk_core_i0_clk0 * 2;" type="child" depth="2" requirement="74.074" prefType="maxdelay" actual="21.368" actualRollup="N/A" errors="0" errorRollup="0" items="154573712" itemsRollup="0"/><twConstRollup name="TS_uart_rx_ctl" fullName="TS_uart_rx_ctl = MAXDELAY FROM TIMEGRP &quot;TNM_uart_rx_ctl&quot; TO TIMEGRP         &quot;TNM_uart_rx_ctl&quot; TS_clk_gen_i0_clk_core_i0_clk0 * 54;" type="child" depth="2" requirement="1999.998" prefType="maxdelay" actual="3.764" actualRollup="N/A" errors="0" errorRollup="0" items="194" itemsRollup="0"/><twConstRollup name="TS_clk_gen_i0_clkout_fx" fullName="TS_clk_gen_i0_clkout_fx = PERIOD TIMEGRP &quot;clk_gen_i0_clkout_fx&quot; TS_clk_pin         HIGH 50%;" type="child" depth="1" requirement="37.037" prefType="period" actual="18.668" actualRollup="0.227" errors="0" errorRollup="0" items="4086" itemsRollup="2482"/><twConstRollup name="TS_uart_tx_ctl" fullName="TS_uart_tx_ctl = MAXDELAY FROM TIMEGRP &quot;TNM_uart_tx_ctl&quot; TO TIMEGRP         &quot;TNM_uart_tx_ctl&quot; TS_clk_gen_i0_clkout_fx * 54;" type="child" depth="2" requirement="1999.998" prefType="maxdelay" actual="4.496" actualRollup="N/A" errors="0" errorRollup="0" items="104" itemsRollup="0"/><twConstRollup name="TS_clk_samp" fullName="TS_clk_samp = MAXDELAY FROM TIMEGRP &quot;TNM_clk_samp&quot; TO TIMEGRP &quot;TNM_clk_samp&quot;         TS_clk_gen_i0_clkout_fx * 32;" type="child" depth="2" requirement="1185.184" prefType="maxdelay" actual="7.254" actualRollup="N/A" errors="0" errorRollup="0" items="2378" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="226">0</twUnmetConstCnt><twDataSheet anchorID="227" twNameLen="15"><twSUH2ClkList anchorID="228" twDestWidth="10" twPhaseWidth="8"><twDest>clk_pin</twDest><twSUH2Clk ><twSrc>lb_sel_pin</twSrc><twSUHTime twInternalClk ="clk_tx" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.498</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.890</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>rst_pin</twSrc><twSUHTime twInternalClk ="clk_rx" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">9.681</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-2.458</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>rst_pin</twSrc><twSUHTime twInternalClk ="clk_samp" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">9.828</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-3.957</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>rst_pin</twSrc><twSUHTime twInternalClk ="clk_tx" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">10.811</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.998</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>rxd_pin</twSrc><twSUHTime twInternalClk ="clk_rx" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">7.429</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-3.142</twH2ClkTime></twSUHTime></twSUH2Clk></twSUH2ClkList><twClk2OutList anchorID="229" twDestWidth="13" twPhaseWidth="8"><twSrc>clk_pin</twSrc><twClk2Out  twOutPad = "dac_clr_n_pin" twMinTime = "2.299" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.860" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_tx" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "dac_cs_n_pin" twMinTime = "4.440" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "10.719" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_tx" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "led_pins&lt;0&gt;" twMinTime = "6.063" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "13.264" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_samp" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "led_pins&lt;1&gt;" twMinTime = "4.525" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "10.642" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_samp" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "led_pins&lt;2&gt;" twMinTime = "5.015" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.459" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_samp" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "led_pins&lt;3&gt;" twMinTime = "4.370" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "10.430" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_samp" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "led_pins&lt;4&gt;" twMinTime = "5.063" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.750" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_samp" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "led_pins&lt;5&gt;" twMinTime = "5.036" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.691" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_samp" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "led_pins&lt;6&gt;" twMinTime = "4.215" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "10.248" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_samp" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "led_pins&lt;7&gt;" twMinTime = "4.469" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "10.705" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_samp" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "spi_clk_pin" twMinTime = "1.892" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.181" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_tx" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "spi_clk_pin" twMinTime = "1.826" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "6.119" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="clk_tx" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "spi_mosi_pin" twMinTime = "5.692" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "12.662" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_tx" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "txd_pin" twMinTime = "4.310" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "10.869" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_tx" twClkPhase="0.000" ></twClk2Out></twClk2OutList><twClk2SUList anchorID="230" twDestWidth="7"><twDest>clk_pin</twDest><twClk2SU><twSrc>clk_pin</twSrc><twRiseRise>21.368</twRiseRise><twRiseFall>9.334</twRiseFall></twClk2SU></twClk2SUList><twOffsetTables><twOffsetInTable anchorID="231" twDestWidth="10" twWorstWindow="9.921" twWorstSetup="10.811" twWorstHold="-0.890" twWorstSetupSlack="4.189" twWorstHoldSlack="5.890" ><twConstName>OFFSET = IN 15 ns VALID 20 ns BEFORE COMP &quot;clk_pin&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>lb_sel_pin</twSrc><twSUHSlackTime twSetupSlack = "10.502" twHoldSlack = "5.890" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.498</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.890</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>rst_pin</twSrc><twSUHSlackTime twSetupSlack = "5.319" twHoldSlack = "7.458" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">9.681</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-2.458</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>rst_pin</twSrc><twSUHSlackTime twSetupSlack = "5.172" twHoldSlack = "8.957" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">9.828</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-3.957</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>rst_pin</twSrc><twSUHSlackTime twSetupSlack = "4.189" twHoldSlack = "6.998" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">10.811</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.998</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>rxd_pin</twSrc><twSUHSlackTime twSetupSlack = "7.571" twHoldSlack = "8.142" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">7.429</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-3.142</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetOutTable anchorID="232" twDestWidth="11" twMinSlack="8.819" twMaxSlack="8.819" twRelSkew="0.000" ><twConstName>COMP &quot;spi_clk_pin&quot; OFFSET = OUT 15 ns AFTER COMP &quot;clk_pin&quot; &quot;RISING&quot;;</twConstName><twOffOutTblRow twOutPad = "spi_clk_pin" twSlack = "6.181" twMaxDelayCrnr="f" twMinDelay = "1.892" twMinDelayCrnr="t" twRelSkew = "0.000" ></twOffOutTblRow></twOffsetOutTable><twOffsetOutTable anchorID="233" twDestWidth="11" twMinSlack="27.399" twMaxSlack="27.399" twRelSkew="0.000" ><twConstName>COMP &quot;spi_clk_pin&quot; OFFSET = OUT 15 ns AFTER COMP &quot;clk_pin&quot; &quot;FALLING&quot;;</twConstName><twOffOutTblRow twOutPad = "spi_clk_pin" twSlack = "6.119" twMaxDelayCrnr="f" twMinDelay = "1.826" twMinDelayCrnr="t" twRelSkew = "0.000" ></twOffOutTblRow></twOffsetOutTable><twOffsetOutTable anchorID="234" twDestWidth="13" twMinSlack="1.736" twMaxSlack="8.140" twRelSkew="6.404" ><twConstName>OFFSET = OUT 15 ns AFTER COMP &quot;clk_pin&quot;;</twConstName><twOffOutTblRow twOutPad = "dac_clr_n_pin" twSlack = "6.860" twMaxDelayCrnr="f" twMinDelay = "2.299" twMinDelayCrnr="t" twRelSkew = "0.000" ></twOffOutTblRow><twOffOutTblRow twOutPad = "dac_cs_n_pin" twSlack = "10.719" twMaxDelayCrnr="f" twMinDelay = "4.440" twMinDelayCrnr="t" twRelSkew = "3.859" ></twOffOutTblRow><twOffOutTblRow twOutPad = "led_pins&lt;0&gt;" twSlack = "13.264" twMaxDelayCrnr="f" twMinDelay = "6.063" twMinDelayCrnr="t" twRelSkew = "6.404" ></twOffOutTblRow><twOffOutTblRow twOutPad = "led_pins&lt;1&gt;" twSlack = "10.642" twMaxDelayCrnr="f" twMinDelay = "4.525" twMinDelayCrnr="t" twRelSkew = "3.782" ></twOffOutTblRow><twOffOutTblRow twOutPad = "led_pins&lt;2&gt;" twSlack = "11.459" twMaxDelayCrnr="f" twMinDelay = "5.015" twMinDelayCrnr="t" twRelSkew = "4.599" ></twOffOutTblRow><twOffOutTblRow twOutPad = "led_pins&lt;3&gt;" twSlack = "10.430" twMaxDelayCrnr="f" twMinDelay = "4.370" twMinDelayCrnr="t" twRelSkew = "3.570" ></twOffOutTblRow><twOffOutTblRow twOutPad = "led_pins&lt;4&gt;" twSlack = "11.750" twMaxDelayCrnr="f" twMinDelay = "5.063" twMinDelayCrnr="t" twRelSkew = "4.890" ></twOffOutTblRow><twOffOutTblRow twOutPad = "led_pins&lt;5&gt;" twSlack = "11.691" twMaxDelayCrnr="f" twMinDelay = "5.036" twMinDelayCrnr="t" twRelSkew = "4.831" ></twOffOutTblRow><twOffOutTblRow twOutPad = "led_pins&lt;6&gt;" twSlack = "10.248" twMaxDelayCrnr="f" twMinDelay = "4.215" twMinDelayCrnr="t" twRelSkew = "3.388" ></twOffOutTblRow><twOffOutTblRow twOutPad = "led_pins&lt;7&gt;" twSlack = "10.705" twMaxDelayCrnr="f" twMinDelay = "4.469" twMinDelayCrnr="t" twRelSkew = "3.845" ></twOffOutTblRow><twOffOutTblRow twOutPad = "spi_mosi_pin" twSlack = "12.662" twMaxDelayCrnr="f" twMinDelay = "5.692" twMinDelayCrnr="t" twRelSkew = "5.802" ></twOffOutTblRow><twOffOutTblRow twOutPad = "txd_pin" twSlack = "10.869" twMaxDelayCrnr="f" twMinDelay = "4.310" twMinDelayCrnr="t" twRelSkew = "4.009" ></twOffOutTblRow></twOffsetOutTable></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="235"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>154587744</twPathCnt><twNetCnt>6</twNetCnt><twConnCnt>4754</twConnCnt></twConstCov><twStats anchorID="236"><twMinPer>21.368</twMinPer><twFootnote number="1" /><twMaxFreq>46.799</twMaxFreq><twMaxFromToDel>21.368</twMaxFromToDel><twMaxNetDel>1.488</twMaxNetDel><twMinInBeforeClk>10.811</twMinInBeforeClk><twMinOutAfterClk>13.264</twMinOutAfterClk></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Thu Nov 21 00:07:56 2013 </twTimestamp></twFoot><twClientInfo anchorID="237"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 240 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
