// Seed: 2925405742
module module_0 (
    output supply1 id_0,
    output wire id_1,
    input wire id_2,
    output tri1 id_3,
    output tri1 id_4,
    output wor id_5,
    inout wor id_6,
    input tri1 id_7,
    input wire id_8
);
  assign module_1.id_2 = 0;
endmodule
module module_1 #(
    parameter id_6 = 32'd12
) (
    output uwire id_0,
    input  wire  id_1,
    inout  uwire id_2,
    output tri1  id_3,
    input  wire  id_4,
    output tri0  id_5,
    input  tri0  _id_6
);
  logic ["" -  id_6 : -1] id_8;
  wire id_9;
  ;
  module_0 modCall_1 (
      id_2,
      id_5,
      id_4,
      id_0,
      id_3,
      id_3,
      id_2,
      id_2,
      id_4
  );
endmodule
