
---------- Begin Simulation Statistics ----------
simSeconds                                   0.024141                       # Number of seconds simulated (Second)
simTicks                                  24140892000                       # Number of ticks simulated (Tick)
finalTick                                 24140892000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    238.61                       # Real time elapsed on the host (Second)
hostTickRate                                101174766                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     681140                       # Number of bytes of host memory used (Byte)
simInsts                                     75987673                       # Number of instructions simulated (Count)
simOps                                       94001007                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   318465                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     393959                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                         48281785                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        94704875                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                      401                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       94520170                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                   9309                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined               704268                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined            586711                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                 128                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples            48142750                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               1.963331                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.830492                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                  28599897     59.41%     59.41% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   2869417      5.96%     65.37% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   1605033      3.33%     68.70% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   1143068      2.37%     71.07% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   2435463      5.06%     76.13% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                   3695637      7.68%     83.81% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                   2474427      5.14%     88.95% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                    613580      1.27%     90.22% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                   4706228      9.78%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              48142750                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                  227656     10.14%     10.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     10.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                    1225      0.05%     10.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     10.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     10.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     10.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     10.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     10.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     10.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     10.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     10.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     10.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     10.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                1369510     60.98%     71.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                     15      0.00%     71.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     71.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     71.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     71.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     71.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     71.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     71.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     71.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     71.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     71.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     71.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     71.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     71.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     71.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     71.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     71.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     71.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     71.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     71.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     71.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     71.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     71.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     71.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     71.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     71.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     71.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     71.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     71.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     71.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     71.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     71.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     71.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                 632557     28.16%     99.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                 14943      0.67%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass      7104323      7.52%      7.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      43551985     46.08%     53.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult         7638      0.01%     53.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv          2705      0.00%     53.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     53.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     53.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     53.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     53.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     53.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     53.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            2      0.00%     53.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     53.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd      7101639      7.51%     61.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     61.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu     14203292     15.03%     76.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp          117      0.00%     76.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     76.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc      7101671      7.51%     83.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     83.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     83.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     83.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     83.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     83.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     83.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     83.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     83.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     83.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     83.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     83.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     83.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     83.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     83.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     83.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     83.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     83.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     83.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     83.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     83.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     83.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     83.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     83.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     83.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     83.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     83.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     83.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     83.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     83.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead     15013311     15.88%     99.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite       433487      0.46%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       94520170                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         1.957678                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                             2245906                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.023761                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                137965807                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                45559813                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        44665294                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                         0                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        0                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                101472498                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                49849823                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses        49722653                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    45045314                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            0                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                    44616439                       # Number of vector alu accesses (Count)
system.cpu.numInsts                          94491140                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                      14997776                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                     29030                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                2287                       # Number of nop insts executed (Count)
system.cpu.numRefs                           15429712                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                        6334461                       # Number of branches executed (Count)
system.cpu.numStoreInsts                       431936                       # Number of stores executed (Count)
system.cpu.numRate                           1.957076                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                            1453                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                          139035                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                    75987673                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      94001007                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.635390                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.635390                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               1.573837                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          1.573837                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                   75596933                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                  36564299                       # Number of integer regfile writes (Count)
system.cpu.vecRegfileReads                  120750536                       # number of vector regfile reads (Count)
system.cpu.ccRegfileReads                    25584354                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                   25579044                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                  87406328                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                      213                       # number of misc regfile writes (Count)
system.cpu.MemDepUnit__0.insertedLoads       14973466                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores        439277                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads        11799                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores        13395                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                 6473335                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted           6396979                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect             18990                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups              2178702                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                11413                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                 2175844                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.998688                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                   17523                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                 41                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups            6697                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits               1340                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             5357                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted          663                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts          697172                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls             273                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts             18869                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     48036152                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     1.956921                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     3.232785                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        32021617     66.66%     66.66% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1         3379673      7.04%     73.70% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2          116114      0.24%     73.94% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3           64504      0.13%     74.07% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4         2011011      4.19%     78.26% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5          236550      0.49%     78.75% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6          237902      0.50%     79.25% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7          206918      0.43%     79.68% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         9761863     20.32%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     48036152                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted             75989615                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               94002949                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                    15234225                       # Number of memory references committed (Count)
system.cpu.commit.loads                      14832602                       # Number of loads committed (Count)
system.cpu.commit.amos                            106                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                         114                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    6277722                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions         49681279                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                          0                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                    59551465                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                 11005                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass      7097025      7.55%      7.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     43274058     46.03%     53.58% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult         7070      0.01%     53.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv         2567      0.00%     53.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     53.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     53.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     53.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     53.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     53.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     53.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            2      0.00%     53.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     53.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd      7096971      7.55%     61.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     61.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu     14193943     15.10%     76.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp           93      0.00%     76.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     76.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc      7096995      7.55%     83.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     83.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     83.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     83.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     83.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     83.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     83.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     83.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     83.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     83.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     83.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     83.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     83.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     83.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     83.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     83.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     83.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     83.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     83.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     83.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     83.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     83.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     83.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     83.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     83.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     83.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     83.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     83.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     83.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     83.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead     14832602     15.78%     99.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite       401623      0.43%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     94002949                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       9761863                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data       14814283                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total          14814283                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data      14814283                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         14814283                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data       486685                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total          486685                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data       486685                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total         486685                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data  38450593668                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total  38450593668                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data  38450593668                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total  38450593668                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data     15300968                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      15300968                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data     15300968                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     15300968                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.031807                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.031807                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.031807                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.031807                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 79005.092962                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 79005.092962                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 79005.092962                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 79005.092962                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs       459371                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets          516                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs         8447                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets           10                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      54.382739                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets    51.600000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks       210626                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total            210626                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data        61793                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total         61793                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data        61793                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total        61793                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data       424892                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total       424892                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data       424892                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total       424892                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data  33782300884                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total  33782300884                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data  33782300884                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total  33782300884                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.027769                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.027769                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.027769                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.027769                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 79507.971164                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 79507.971164                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 79507.971164                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 79507.971164                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                 423874                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data     14626394                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total        14626394                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data       273043                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total        273043                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data  21076276500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total  21076276500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data     14899437                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total     14899437                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.018326                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.018326                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 77190.319840                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 77190.319840                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data        58343                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total        58343                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data       214700                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total       214700                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data  16818776000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total  16818776000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.014410                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.014410                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 78336.171402                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 78336.171402                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.hits::cpu.data          100                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.hits::total             100                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.misses::cpu.data            6                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.misses::total             6                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.missLatency::cpu.data       371000                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.missLatency::total       371000                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.accesses::cpu.data          106                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.accesses::total          106                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.missRate::cpu.data     0.056604                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.missRate::total     0.056604                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMissLatency::cpu.data 61833.333333                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMissLatency::total 61833.333333                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.mshrMisses::cpu.data            6                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMisses::total            6                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMissLatency::cpu.data       365000                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissLatency::total       365000                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissRate::cpu.data     0.056604                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.mshrMissRate::total     0.056604                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMshrMissLatency::cpu.data 60833.333333                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMshrMissLatency::total 60833.333333                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.misses::cpu.data          131                       # number of WriteLineReq misses (Count)
system.cpu.dcache.WriteLineReq.misses::total          131                       # number of WriteLineReq misses (Count)
system.cpu.dcache.WriteLineReq.missLatency::cpu.data      4174908                       # number of WriteLineReq miss ticks (Tick)
system.cpu.dcache.WriteLineReq.missLatency::total      4174908                       # number of WriteLineReq miss ticks (Tick)
system.cpu.dcache.WriteLineReq.accesses::cpu.data          131                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.accesses::total          131                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.missRate::cpu.data            1                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.missRate::total            1                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.avgMissLatency::cpu.data 31869.526718                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.avgMissLatency::total 31869.526718                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.mshrMisses::cpu.data          131                       # number of WriteLineReq MSHR misses (Count)
system.cpu.dcache.WriteLineReq.mshrMisses::total          131                       # number of WriteLineReq MSHR misses (Count)
system.cpu.dcache.WriteLineReq.mshrMissLatency::cpu.data      4043908                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteLineReq.mshrMissLatency::total      4043908                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteLineReq.mshrMissRate::cpu.data            1                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.mshrMissRate::total            1                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.avgMshrMissLatency::cpu.data 30869.526718                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.avgMshrMissLatency::total 30869.526718                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data       187889                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total         187889                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data       213511                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total       213511                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data  17370142260                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total  17370142260                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data       401400                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total       401400                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.531916                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.531916                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 81354.788559                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 81354.788559                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data         3450                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total         3450                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data       210061                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total       210061                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data  16959480976                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total  16959480976                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.523321                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.523321                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 80735.981339                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 80735.981339                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  24140892000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse          1022.448878                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             15239281                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs             424898                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              35.865740                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              253500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data  1022.448878                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.998485                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.998485                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           94                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          803                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          118                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3            7                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::4            2                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           61629194                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          61629194                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  24140892000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                  5228009                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              28962686                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                  12861193                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               1070951                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                  19911                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              2148549                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   836                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               94907591                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  2817                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles            6671873                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                       77013216                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                     6473335                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches            2194707                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      41444676                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                   41442                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  724                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          4724                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles           32                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                   6622977                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                  6673                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           48142750                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              1.977035                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.200146                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 33090357     68.73%     68.73% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                   250520      0.52%     69.25% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                  2287102      4.75%     74.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                    79036      0.16%     74.17% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                    96700      0.20%     74.37% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                  1938764      4.03%     78.40% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                  1463860      3.04%     81.44% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                   237011      0.49%     81.93% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  8699400     18.07%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             48142750                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.134074                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        1.595078                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst        6620383                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           6620383                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst       6620383                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          6620383                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst         2594                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total            2594                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst         2594                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total           2594                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst    173991999                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total    173991999                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst    173991999                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total    173991999                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst      6622977                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       6622977                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst      6622977                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      6622977                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000392                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000392                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000392                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000392                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 67074.787587                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 67074.787587                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 67074.787587                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 67074.787587                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs          609                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs           13                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      46.846154                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks         1769                       # number of writebacks (Count)
system.cpu.icache.writebacks::total              1769                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst          568                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           568                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          568                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          568                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst         2026                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total         2026                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst         2026                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total         2026                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst    137122500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total    137122500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst    137122500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total    137122500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000306                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000306                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000306                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000306                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 67681.391905                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 67681.391905                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 67681.391905                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 67681.391905                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                   1769                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst      6620383                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         6620383                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst         2594                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total          2594                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst    173991999                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total    173991999                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst      6622977                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      6622977                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000392                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000392                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 67074.787587                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 67074.787587                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          568                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          568                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst         2026                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total         2026                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst    137122500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total    137122500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000306                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000306                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 67681.391905                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 67681.391905                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  24140892000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           255.837383                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs              6622408                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs               2025                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs            3270.324938                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               87500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   255.837383                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.999365                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.999365                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           77                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1           96                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4           83                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           26493933                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          26493933                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  24140892000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                     19911                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                   25274769                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                   439456                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               94707563                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                16398                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                 14973466                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                  439277                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                   395                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                    401825                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                    26651                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents             92                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect           7876                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect        13469                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                21345                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 94398658                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                94387947                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                  79585412                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                 131541869                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        1.954939                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.605020                       # Average fanout of values written-back ((Count/Count))
system.cpu.lsq0.forwLoads                       28116                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                  140864                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                   41                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                  92                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                  37654                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                 9256                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                   7722                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples           14832602                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              6.604304                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            23.837555                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9               14551647     98.11%     98.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                 3558      0.02%     98.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                 7665      0.05%     98.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                 1963      0.01%     98.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                 6246      0.04%     98.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                  797      0.01%     98.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                  472      0.00%     98.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                  426      0.00%     98.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                  423      0.00%     98.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                  580      0.00%     98.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                960      0.01%     98.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119               1696      0.01%     98.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129               2581      0.02%     98.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139              12778      0.09%     98.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149             191678      1.29%     99.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159               1811      0.01%     99.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169               1982      0.01%     99.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179              11898      0.08%     99.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189               1162      0.01%     99.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199               3100      0.02%     99.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209               5115      0.03%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219               1415      0.01%     99.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                701      0.00%     99.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239               1226      0.01%     99.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249               1131      0.01%     99.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259               1510      0.01%     99.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269               1219      0.01%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279               1376      0.01%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289               2551      0.02%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299               1029      0.01%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows            11906      0.08%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value             1279                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total             14832602                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         9                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  24140892000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         9                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  24140892000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   9                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  9                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  24140892000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  9                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  24140892000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  24140892000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                  19911                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                  5845351                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                27094724                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles          36720                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                  13303688                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               1842356                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               94833095                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                  4553                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                1307358                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                 297687                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                  35362                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands           118415247                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                   259816833                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                 75982174                       # Number of integer rename lookups (Count)
system.cpu.rename.vecLookups                 71116167                       # Number of vector rename lookups (Count)
system.cpu.rename.committedMaps             117533226                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                   882021                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                     376                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                  98                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   7787526                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                        132961852                       # The number of ROB reads (Count)
system.cpu.rob.writes                       189507708                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 75987673                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   94001007                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    54                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                    402                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                   4468                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                      4870                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                   402                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                  4468                       # number of overall hits (Count)
system.l2.overallHits::total                     4870                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                 1624                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data               420284                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                  421908                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                1624                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data              420284                       # number of overall misses (Count)
system.l2.overallMisses::total                 421908                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst       129750000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data     33089226500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total        33218976500                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst      129750000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data    33089226500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total       33218976500                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst               2026                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data             424752                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                426778                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst              2026                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data            424752                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total               426778                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.801579                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.989481                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.988589                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.801579                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.989481                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.988589                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 79895.320197                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 78730.635713                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    78735.118794                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 79895.320197                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 78730.635713                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   78735.118794                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks               208707                       # number of writebacks (Count)
system.l2.writebacks::total                    208707                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst             1624                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data           420284                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total              421908                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst            1624                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data          420284                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total             421908                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst    113520000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data  28886386500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total    28999906500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst    113520000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data  28886386500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total   28999906500                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.801579                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.989481                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.988589                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.801579                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.989481                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.988589                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 69901.477833                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 68730.635713                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 68735.142496                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 69901.477833                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 68730.635713                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 68735.142496                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                         418487                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks          305                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total            305                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.InvalidateReq.hits::cpu.data              1                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.hits::total                 1                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.misses::cpu.data          145                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.misses::total             145                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.accesses::cpu.data          146                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::total           146                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.missRate::cpu.data     0.993151                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.missRate::total      0.993151                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMisses::cpu.data          145                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMisses::total          145                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMissLatency::cpu.data      2748500                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissLatency::total      2748500                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissRate::cpu.data     0.993151                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMissRate::total     0.993151                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.avgMshrMissLatency::cpu.data 18955.172414                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.InvalidateReq.avgMshrMissLatency::total 18955.172414                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.hits::cpu.inst             402                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                402                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst          1624                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total             1624                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst    129750000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total    129750000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst         2026                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total           2026                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.801579                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.801579                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 79895.320197                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 79895.320197                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst         1624                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total         1624                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst    113520000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total    113520000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.801579                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.801579                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 69901.477833                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 69901.477833                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data                638                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                   638                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data           209414                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total              209414                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data  16633659000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total    16633659000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data         210052                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total            210052                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.996963                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.996963                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 79429.546258                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 79429.546258                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data       209414                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total          209414                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data  14539519000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total  14539519000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.996963                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.996963                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 69429.546258                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 69429.546258                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data           3830                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total              3830                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data       210870                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total          210870                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data  16455567500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total  16455567500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data       214700                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total        214700                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.982161                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.982161                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 78036.550956                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 78036.550956                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data       210870                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total       210870                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data  14346867500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total  14346867500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.982161                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.982161                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 68036.550956                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 68036.550956                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks         1768                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total             1768                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks         1768                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total         1768                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks       210626                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total           210626                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks       210626                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total       210626                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  24140892000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                  4079.347707                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                       852115                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                     422584                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       2.016439                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                       77000                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks       4.373314                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst        13.566700                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      4061.407694                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.001068                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.003312                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.991555                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.995934                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           4096                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  226                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                 1946                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 1924                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                    7243112                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                   7243112                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  24140892000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples    208707.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples      1623.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples    420270.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000166672500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds        12912                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds        12912                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState             1028526                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState             196104                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                      421907                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                     208707                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                    421907                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                   208707                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                     14                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.19                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      25.67                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                421907                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6               208707                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                  382105                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                   34190                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                    4084                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                    1480                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                      31                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                    282                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                   1143                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                  10522                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                  12728                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                  12991                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                  13023                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                  12988                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                  13762                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                  13161                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                  13852                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                  13234                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                  13066                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                  13054                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                  13033                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                  13062                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                  12934                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                  12930                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                  12915                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                     11                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples        12912                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      32.672320                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     29.427553                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev     37.448452                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-127         12850     99.52%     99.52% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::128-255           52      0.40%     99.92% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::256-383            6      0.05%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::384-511            2      0.02%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::640-767            1      0.01%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::3584-3711            1      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total         12912                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples        12912                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.161400                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.154341                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      0.497040                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16            11308     87.58%     87.58% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17             1307     10.12%     97.70% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18              158      1.22%     98.92% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19              104      0.81%     99.73% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20               30      0.23%     99.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21                2      0.02%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::22                2      0.02%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::23                1      0.01%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total         12912                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                     896                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                27002048                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys             13357248                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              1118519067.14963150                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              553303829.86676717                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   24140867500                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      38281.53                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst       103872                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data     26897280                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks     13355264                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 4302740.760366269387                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 1114179210.942163944244                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 553221645.662471771240                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst         1623                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data       420284                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks       208707                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst     46714000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data  11733902250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 593723717500                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     28782.50                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     27918.98                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   2844771.46                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst       103872                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data     26898176                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total       27002048                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst       103872                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total       103872                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks     13357248                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total     13357248                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst         1623                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data       420284                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total          421907                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks       208707                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total         208707                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst        4302741                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data     1114216326                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total        1118519067                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst      4302741                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total       4302741                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks    553303830                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        553303830                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks    553303830                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst       4302741                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data    1114216326                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       1671822897                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts               421893                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts              208676                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0        25925                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1        26352                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2        26998                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3        26025                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4        25411                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5        25988                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6        26871                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7        25992                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8        27156                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9        26783                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10        26279                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11        26898                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12        26928                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13        25368                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14        25944                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15        26975                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0        13816                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1        13301                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2        12880                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3        13938                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4        13474                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5        11792                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6        12737                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7        12962                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8        11807                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9        12770                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10        13373                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11        12812                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12        12839                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13        13422                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14        13818                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15        12935                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat              3870122500                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat            2109465000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat        11780616250                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                 9173.23                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           27923.23                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits              383949                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits             187494                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            91.01                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           89.85                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples        59113                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   682.649705                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   521.073809                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   362.971422                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127         5101      8.63%      8.63% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255         5320      9.00%     17.63% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383         4763      8.06%     25.69% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511         4464      7.55%     33.24% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639         3845      6.50%     39.74% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767         4387      7.42%     47.16% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895         3084      5.22%     52.38% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023         2865      4.85%     57.23% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151        25284     42.77%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total        59113                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead              27001152                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten           13355264                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW             1118.481952                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW              553.221646                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                   13.06                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                8.74                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               4.32                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               90.62                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  24140892000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy       209401920                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy       111276990                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy     1496272680                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy     547578000                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 1905384000.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy   8175239820                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy   2385690240                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy   14830843650                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   614.345305                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   6104877500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF    806000000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  17230014500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy       212757720                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy       113056845                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy     1516043340                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy     541710720                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 1905384000.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy   8226217770                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy   2342761440                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy   14857931835                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   615.467392                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   5994121750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF    806000000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  17340770250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  24140892000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp              212493                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty        208707                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict            209154                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq             209414                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp            209414                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq         212493                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq            145                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port      1261820                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                 1261820                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port     40359296                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                 40359296                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples             422052                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                   422052    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total               422052                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  24140892000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy          1686802500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy         2220125500                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests         839913                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests       417861                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp             216725                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty       419333                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean         1769                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict           423028                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq            210052                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp           210052                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq           2026                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq        214700                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateReq           146                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateResp          146                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         5820                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1273670                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                1279490                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       242816                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     40664192                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                40907008                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                          418487                       # Total snoops (Count)
system.tol2bus.snoopTraffic                  13357248                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples            845411                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.001101                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.033167                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                  844480     99.89%     99.89% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                     931      0.11%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total              845411                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  24140892000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy          638678500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy           3038498                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy         637201000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests        852567                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests       425643                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops             930                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops          930                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
