Start time: 15:25:08 on Feb 19,2024
qverilog "+incdir+/home/cad/eda/Questa_2019/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/uvm_pkg.sv" "+incdir+." top.sv -R "+UVM_TESTNAME=ext_test" 
** Note: (qverilog-2286) top.sv(9): Using implicit +incdir+/home/cad/eda/Questa_2019/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
-- Compiling package top_sv_unit
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Compiling module top

Top level modules:
	top
# vsim -lib work "+UVM_TESTNAME=ext_test" work.top_sv_unit work.top -c -do "run -all; quit -f" -appendlog -l qverilog.log -vopt 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# //  Questa Sim-64
# //  Version 2019.2 linux_x86_64 Apr 16 2019
# //
# //  Copyright 1991-2019 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.top_sv_unit(fast)
# Loading work.top(fast)
# Loading /home/cad/eda/Questa_2019/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
# run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test ext_test...
# UVM_INFO my_test.sv(34) @ 0: uvm_test_top [my_test] THIS IS BUILD PHASE IN TEST
# UVM_INFO my_env.sv(25) @ 0: uvm_test_top.env_h [my_env] THIS IS BUILD PHASE IN ENV
# UVM_INFO my_agent.sv(27) @ 0: uvm_test_top.env_h.agt_h [my_agent] THIS IS BUILD PHASE IN AGENT
# UVM_INFO my_env.sv(34) @ 0: uvm_test_top.env_h [my_env] THIS IS RUN PHASE IN ENV
# UVM_INFO my_agent.sv(42) @ 0: uvm_test_top.env_h.agt_h [my_agent] THIS IS RUN PHASE IN AGENT
#                    0 - Waiting to receive ctrl_agt
# TST_CLASS ::: control_reg value == 11101100000000 ::: 15104
#                 1000 - Received ctrl_agt value
# ATH_CLASS ::: control_reg value == 11101100000000 ::: 15104
# 
#                 1000 - Waiting to receive ctrl_agt
# TST_CLASS ::: control_reg value == 11101100000101 ::: 15109
#                 2000 - Received ctrl_agt value
# ATH_CLASS ::: control_reg value == 11101100000101 ::: 15109
# 
#                 2000 - Waiting to receive ctrl_agt
# TST_CLASS ::: control_reg value == 11101100000011 ::: 15107
#                 3000 - Received ctrl_agt value
# ATH_CLASS ::: control_reg value == 11101100000011 ::: 15107
# 
#                 3000 - Waiting to receive ctrl_agt
# TST_CLASS ::: control_reg value == 11101100000110 ::: 15110
#                 4000 - Received ctrl_agt value
# ATH_CLASS ::: control_reg value == 11101100000110 ::: 15110
# 
#                 4000 - Waiting to receive ctrl_agt
# TST_CLASS ::: control_reg value == 11101100000100 ::: 15108
#                 5000 - Received ctrl_agt value
# ATH_CLASS ::: control_reg value == 11101100000100 ::: 15108
# 
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 5000: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    9
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [my_agent]     2
# [my_env]     2
# [my_test]     1
# ** Note: $finish    : /home/cad/eda/Questa_2019/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 5 us  Iteration: 54  Instance: /top
# End time: 15:25:14 on Feb 19,2024, Elapsed time: 0:00:06
# Errors: 0, Warnings: 0
