{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1721412445016 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1721412445017 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 19 15:07:24 2024 " "Processing started: Fri Jul 19 15:07:24 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1721412445017 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721412445017 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off selena_gomes -c selena_gomes " "Command: quartus_map --read_settings_files=on --write_settings_files=off selena_gomes -c selena_gomes" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721412445017 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1721412445124 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1721412445125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "/home/aluno/PBL3_implementa3/main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721412450102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721412450102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file divisor_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divisor " "Found entity 1: clock_divisor" {  } { { "divisor_clock.v" "" { Text "/home/aluno/PBL3_implementa3/divisor_clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721412450102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721412450102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nivel_caixa.v 1 1 " "Found 1 design units, including 1 entities, in source file nivel_caixa.v" { { "Info" "ISGN_ENTITY_NAME" "1 nivel_caixa " "Found entity 1: nivel_caixa" {  } { { "nivel_caixa.v" "" { Text "/home/aluno/PBL3_implementa3/nivel_caixa.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721412450103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721412450103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflop_t.v 1 1 " "Found 1 design units, including 1 entities, in source file flipflop_t.v" { { "Info" "ISGN_ENTITY_NAME" "1 flipflop_t " "Found entity 1: flipflop_t" {  } { { "flipflop_t.v" "" { Text "/home/aluno/PBL3_implementa3/flipflop_t.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721412450103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721412450103 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rega REGA MEF1.v(1) " "Verilog HDL Declaration information at MEF1.v(1): object \"rega\" differs only in case from object \"REGA\" in the same scope" {  } { { "MEF1.v" "" { Text "/home/aluno/PBL3_implementa3/MEF1.v" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1721412450103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MEF1.v 1 1 " "Found 1 design units, including 1 entities, in source file MEF1.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEF1 " "Found entity 1: MEF1" {  } { { "MEF1.v" "" { Text "/home/aluno/PBL3_implementa3/MEF1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721412450103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721412450103 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "asp ASP MEF2.v(1) " "Verilog HDL Declaration information at MEF2.v(1): object \"asp\" differs only in case from object \"ASP\" in the same scope" {  } { { "MEF2.v" "" { Text "/home/aluno/PBL3_implementa3/MEF2.v" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1721412450104 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "got GOT MEF2.v(1) " "Verilog HDL Declaration information at MEF2.v(1): object \"got\" differs only in case from object \"GOT\" in the same scope" {  } { { "MEF2.v" "" { Text "/home/aluno/PBL3_implementa3/MEF2.v" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1721412450104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MEF2.v 1 1 " "Found 1 design units, including 1 entities, in source file MEF2.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEF2 " "Found entity 1: MEF2" {  } { { "MEF2.v" "" { Text "/home/aluno/PBL3_implementa3/MEF2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721412450104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721412450104 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "adb ADB limp_register.v(1) " "Verilog HDL Declaration information at limp_register.v(1): object \"adb\" differs only in case from object \"ADB\" in the same scope" {  } { { "limp_register.v" "" { Text "/home/aluno/PBL3_implementa3/limp_register.v" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1721412450104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "limp_register.v 1 1 " "Found 1 design units, including 1 entities, in source file limp_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 limp_register " "Found entity 1: limp_register" {  } { { "limp_register.v" "" { Text "/home/aluno/PBL3_implementa3/limp_register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721412450104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721412450104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "valida_rega.v 1 1 " "Found 1 design units, including 1 entities, in source file valida_rega.v" { { "Info" "ISGN_ENTITY_NAME" "1 valida_rega " "Found entity 1: valida_rega" {  } { { "valida_rega.v" "" { Text "/home/aluno/PBL3_implementa3/valida_rega.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721412450105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721412450105 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "adbN main.v(5) " "Verilog HDL Implicit Net warning at main.v(5): created implicit net for \"adbN\"" {  } { { "main.v" "" { Text "/home/aluno/PBL3_implementa3/main.v" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721412450105 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rega main.v(6) " "Verilog HDL Implicit Net warning at main.v(6): created implicit net for \"rega\"" {  } { { "main.v" "" { Text "/home/aluno/PBL3_implementa3/main.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721412450105 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rega_begin main.v(8) " "Verilog HDL Implicit Net warning at main.v(8): created implicit net for \"rega_begin\"" {  } { { "main.v" "" { Text "/home/aluno/PBL3_implementa3/main.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721412450105 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c main.v(9) " "Verilog HDL Implicit Net warning at main.v(9): created implicit net for \"c\"" {  } { { "main.v" "" { Text "/home/aluno/PBL3_implementa3/main.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721412450105 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rega_open main.v(11) " "Verilog HDL Implicit Net warning at main.v(11): created implicit net for \"rega_open\"" {  } { { "main.v" "" { Text "/home/aluno/PBL3_implementa3/main.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721412450105 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Low main.v(12) " "Verilog HDL Implicit Net warning at main.v(12): created implicit net for \"Low\"" {  } { { "main.v" "" { Text "/home/aluno/PBL3_implementa3/main.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721412450105 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "aduba main.v(13) " "Verilog HDL Implicit Net warning at main.v(13): created implicit net for \"aduba\"" {  } { { "main.v" "" { Text "/home/aluno/PBL3_implementa3/main.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721412450105 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "new_frequency1 main.v(15) " "Verilog HDL Implicit Net warning at main.v(15): created implicit net for \"new_frequency1\"" {  } { { "main.v" "" { Text "/home/aluno/PBL3_implementa3/main.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721412450105 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "new_frequency2 main.v(16) " "Verilog HDL Implicit Net warning at main.v(16): created implicit net for \"new_frequency2\"" {  } { { "main.v" "" { Text "/home/aluno/PBL3_implementa3/main.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721412450105 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "new_frequency3 main.v(17) " "Verilog HDL Implicit Net warning at main.v(17): created implicit net for \"new_frequency3\"" {  } { { "main.v" "" { Text "/home/aluno/PBL3_implementa3/main.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721412450105 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "new_frequency4 main.v(18) " "Verilog HDL Implicit Net warning at main.v(18): created implicit net for \"new_frequency4\"" {  } { { "main.v" "" { Text "/home/aluno/PBL3_implementa3/main.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721412450105 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "new_frequency5 main.v(19) " "Verilog HDL Implicit Net warning at main.v(19): created implicit net for \"new_frequency5\"" {  } { { "main.v" "" { Text "/home/aluno/PBL3_implementa3/main.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721412450105 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wire_1 divisor_clock.v(8) " "Verilog HDL Implicit Net warning at divisor_clock.v(8): created implicit net for \"wire_1\"" {  } { { "divisor_clock.v" "" { Text "/home/aluno/PBL3_implementa3/divisor_clock.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721412450105 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wire_2 divisor_clock.v(9) " "Verilog HDL Implicit Net warning at divisor_clock.v(9): created implicit net for \"wire_2\"" {  } { { "divisor_clock.v" "" { Text "/home/aluno/PBL3_implementa3/divisor_clock.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721412450105 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wire_3 divisor_clock.v(10) " "Verilog HDL Implicit Net warning at divisor_clock.v(10): created implicit net for \"wire_3\"" {  } { { "divisor_clock.v" "" { Text "/home/aluno/PBL3_implementa3/divisor_clock.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721412450105 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wire_4 divisor_clock.v(11) " "Verilog HDL Implicit Net warning at divisor_clock.v(11): created implicit net for \"wire_4\"" {  } { { "divisor_clock.v" "" { Text "/home/aluno/PBL3_implementa3/divisor_clock.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721412450105 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "resetN nivel_caixa.v(10) " "Verilog HDL Implicit Net warning at nivel_caixa.v(10): created implicit net for \"resetN\"" {  } { { "nivel_caixa.v" "" { Text "/home/aluno/PBL3_implementa3/nivel_caixa.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721412450105 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "resetN MEF1.v(11) " "Verilog HDL Implicit Net warning at MEF1.v(11): created implicit net for \"resetN\"" {  } { { "MEF1.v" "" { Text "/home/aluno/PBL3_implementa3/MEF1.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721412450105 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "resetN MEF2.v(8) " "Verilog HDL Implicit Net warning at MEF2.v(8): created implicit net for \"resetN\"" {  } { { "MEF2.v" "" { Text "/home/aluno/PBL3_implementa3/MEF2.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721412450105 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "resetN limp_register.v(12) " "Verilog HDL Implicit Net warning at limp_register.v(12): created implicit net for \"resetN\"" {  } { { "limp_register.v" "" { Text "/home/aluno/PBL3_implementa3/limp_register.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721412450105 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "adbn limp_register.v(13) " "Verilog HDL Implicit Net warning at limp_register.v(13): created implicit net for \"adbn\"" {  } { { "limp_register.v" "" { Text "/home/aluno/PBL3_implementa3/limp_register.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721412450105 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "divisor_clock.v(8) " "Verilog HDL Instantiation warning at divisor_clock.v(8): instance has no name" {  } { { "divisor_clock.v" "" { Text "/home/aluno/PBL3_implementa3/divisor_clock.v" 8 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721412450105 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "divisor_clock.v(9) " "Verilog HDL Instantiation warning at divisor_clock.v(9): instance has no name" {  } { { "divisor_clock.v" "" { Text "/home/aluno/PBL3_implementa3/divisor_clock.v" 9 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721412450105 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "divisor_clock.v(10) " "Verilog HDL Instantiation warning at divisor_clock.v(10): instance has no name" {  } { { "divisor_clock.v" "" { Text "/home/aluno/PBL3_implementa3/divisor_clock.v" 10 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721412450105 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "divisor_clock.v(11) " "Verilog HDL Instantiation warning at divisor_clock.v(11): instance has no name" {  } { { "divisor_clock.v" "" { Text "/home/aluno/PBL3_implementa3/divisor_clock.v" 11 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721412450105 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "divisor_clock.v(13) " "Verilog HDL Instantiation warning at divisor_clock.v(13): instance has no name" {  } { { "divisor_clock.v" "" { Text "/home/aluno/PBL3_implementa3/divisor_clock.v" 13 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721412450105 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(15) " "Verilog HDL Instantiation warning at main.v(15): instance has no name" {  } { { "main.v" "" { Text "/home/aluno/PBL3_implementa3/main.v" 15 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721412450105 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(16) " "Verilog HDL Instantiation warning at main.v(16): instance has no name" {  } { { "main.v" "" { Text "/home/aluno/PBL3_implementa3/main.v" 16 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721412450105 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(17) " "Verilog HDL Instantiation warning at main.v(17): instance has no name" {  } { { "main.v" "" { Text "/home/aluno/PBL3_implementa3/main.v" 17 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721412450105 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(18) " "Verilog HDL Instantiation warning at main.v(18): instance has no name" {  } { { "main.v" "" { Text "/home/aluno/PBL3_implementa3/main.v" 18 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721412450105 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(19) " "Verilog HDL Instantiation warning at main.v(19): instance has no name" {  } { { "main.v" "" { Text "/home/aluno/PBL3_implementa3/main.v" 19 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721412450105 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(23) " "Verilog HDL Instantiation warning at main.v(23): instance has no name" {  } { { "main.v" "" { Text "/home/aluno/PBL3_implementa3/main.v" 23 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721412450106 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(25) " "Verilog HDL Instantiation warning at main.v(25): instance has no name" {  } { { "main.v" "" { Text "/home/aluno/PBL3_implementa3/main.v" 25 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721412450106 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(27) " "Verilog HDL Instantiation warning at main.v(27): instance has no name" {  } { { "main.v" "" { Text "/home/aluno/PBL3_implementa3/main.v" 27 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721412450106 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(28) " "Verilog HDL Instantiation warning at main.v(28): instance has no name" {  } { { "main.v" "" { Text "/home/aluno/PBL3_implementa3/main.v" 28 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721412450106 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1721412450139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divisor clock_divisor:comb_10 " "Elaborating entity \"clock_divisor\" for hierarchy \"clock_divisor:comb_10\"" {  } { { "main.v" "comb_10" { Text "/home/aluno/PBL3_implementa3/main.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721412450144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipflop_t clock_divisor:comb_10\|flipflop_t:comb_3 " "Elaborating entity \"flipflop_t\" for hierarchy \"clock_divisor:comb_10\|flipflop_t:comb_3\"" {  } { { "divisor_clock.v" "comb_3" { Text "/home/aluno/PBL3_implementa3/divisor_clock.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721412450144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nivel_caixa nivel_caixa:comb_15 " "Elaborating entity \"nivel_caixa\" for hierarchy \"nivel_caixa:comb_15\"" {  } { { "main.v" "comb_15" { Text "/home/aluno/PBL3_implementa3/main.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721412450147 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nivel_caixa.v(18) " "Verilog HDL assignment warning at nivel_caixa.v(18): truncated value with size 4 to match size of target (3)" {  } { { "nivel_caixa.v" "" { Text "/home/aluno/PBL3_implementa3/nivel_caixa.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721412450147 "|main|nivel_caixa:comb_8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 nivel_caixa.v(29) " "Verilog HDL assignment warning at nivel_caixa.v(29): truncated value with size 32 to match size of target (3)" {  } { { "nivel_caixa.v" "" { Text "/home/aluno/PBL3_implementa3/nivel_caixa.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721412450147 "|main|nivel_caixa:comb_8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 nivel_caixa.v(35) " "Verilog HDL assignment warning at nivel_caixa.v(35): truncated value with size 32 to match size of target (3)" {  } { { "nivel_caixa.v" "" { Text "/home/aluno/PBL3_implementa3/nivel_caixa.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721412450147 "|main|nivel_caixa:comb_8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 nivel_caixa.v(42) " "Verilog HDL assignment warning at nivel_caixa.v(42): truncated value with size 32 to match size of target (3)" {  } { { "nivel_caixa.v" "" { Text "/home/aluno/PBL3_implementa3/nivel_caixa.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721412450147 "|main|nivel_caixa:comb_8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 nivel_caixa.v(44) " "Verilog HDL assignment warning at nivel_caixa.v(44): truncated value with size 32 to match size of target (3)" {  } { { "nivel_caixa.v" "" { Text "/home/aluno/PBL3_implementa3/nivel_caixa.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721412450147 "|main|nivel_caixa:comb_8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 nivel_caixa.v(45) " "Verilog HDL assignment warning at nivel_caixa.v(45): truncated value with size 32 to match size of target (3)" {  } { { "nivel_caixa.v" "" { Text "/home/aluno/PBL3_implementa3/nivel_caixa.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721412450148 "|main|nivel_caixa:comb_8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 nivel_caixa.v(50) " "Verilog HDL assignment warning at nivel_caixa.v(50): truncated value with size 32 to match size of target (3)" {  } { { "nivel_caixa.v" "" { Text "/home/aluno/PBL3_implementa3/nivel_caixa.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721412450148 "|main|nivel_caixa:comb_8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 nivel_caixa.v(51) " "Verilog HDL assignment warning at nivel_caixa.v(51): truncated value with size 32 to match size of target (3)" {  } { { "nivel_caixa.v" "" { Text "/home/aluno/PBL3_implementa3/nivel_caixa.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721412450148 "|main|nivel_caixa:comb_8"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ve nivel_caixa.v(25) " "Verilog HDL Always Construct warning at nivel_caixa.v(25): inferring latch(es) for variable \"ve\", which holds its previous value in one or more paths through the always construct" {  } { { "nivel_caixa.v" "" { Text "/home/aluno/PBL3_implementa3/nivel_caixa.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1721412450148 "|main|nivel_caixa:comb_8"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_state nivel_caixa.v(25) " "Verilog HDL Always Construct warning at nivel_caixa.v(25): inferring latch(es) for variable \"next_state\", which holds its previous value in one or more paths through the always construct" {  } { { "nivel_caixa.v" "" { Text "/home/aluno/PBL3_implementa3/nivel_caixa.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1721412450148 "|main|nivel_caixa:comb_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[0\] nivel_caixa.v(25) " "Inferred latch for \"next_state\[0\]\" at nivel_caixa.v(25)" {  } { { "nivel_caixa.v" "" { Text "/home/aluno/PBL3_implementa3/nivel_caixa.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721412450148 "|main|nivel_caixa:comb_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[1\] nivel_caixa.v(25) " "Inferred latch for \"next_state\[1\]\" at nivel_caixa.v(25)" {  } { { "nivel_caixa.v" "" { Text "/home/aluno/PBL3_implementa3/nivel_caixa.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721412450148 "|main|nivel_caixa:comb_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[2\] nivel_caixa.v(25) " "Inferred latch for \"next_state\[2\]\" at nivel_caixa.v(25)" {  } { { "nivel_caixa.v" "" { Text "/home/aluno/PBL3_implementa3/nivel_caixa.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721412450148 "|main|nivel_caixa:comb_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ve nivel_caixa.v(25) " "Inferred latch for \"ve\" at nivel_caixa.v(25)" {  } { { "nivel_caixa.v" "" { Text "/home/aluno/PBL3_implementa3/nivel_caixa.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721412450148 "|main|nivel_caixa:comb_8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "limp_register limp_register:comb_16 " "Elaborating entity \"limp_register\" for hierarchy \"limp_register:comb_16\"" {  } { { "main.v" "comb_16" { Text "/home/aluno/PBL3_implementa3/main.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721412450148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEF2 MEF2:comb_17 " "Elaborating entity \"MEF2\" for hierarchy \"MEF2:comb_17\"" {  } { { "main.v" "comb_17" { Text "/home/aluno/PBL3_implementa3/main.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721412450148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEF1 MEF1:comb_18 " "Elaborating entity \"MEF1\" for hierarchy \"MEF1:comb_18\"" {  } { { "main.v" "comb_18" { Text "/home/aluno/PBL3_implementa3/main.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721412450149 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 comb_7 32 1 " "Port \"ordered port 3\" on the entity instantiation of \"comb_7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "divisor_clock.v" "comb_7" { Text "/home/aluno/PBL3_implementa3/divisor_clock.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1721412450155 "|main|clock_divisor:comb_10|flipflop_t:comb_7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 comb_6 32 1 " "Port \"ordered port 3\" on the entity instantiation of \"comb_6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "divisor_clock.v" "comb_6" { Text "/home/aluno/PBL3_implementa3/divisor_clock.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1721412450155 "|main|clock_divisor:comb_10|flipflop_t:comb_6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 comb_5 32 1 " "Port \"ordered port 3\" on the entity instantiation of \"comb_5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "divisor_clock.v" "comb_5" { Text "/home/aluno/PBL3_implementa3/divisor_clock.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1721412450155 "|main|clock_divisor:comb_10|flipflop_t:comb_5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 comb_4 32 1 " "Port \"ordered port 3\" on the entity instantiation of \"comb_4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "divisor_clock.v" "comb_4" { Text "/home/aluno/PBL3_implementa3/divisor_clock.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1721412450155 "|main|clock_divisor:comb_10|flipflop_t:comb_4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 comb_3 32 1 " "Port \"ordered port 3\" on the entity instantiation of \"comb_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "divisor_clock.v" "comb_3" { Text "/home/aluno/PBL3_implementa3/divisor_clock.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1721412450155 "|main|clock_divisor:comb_10|flipflop_t:comb_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 comb_7 32 1 " "Port \"ordered port 3\" on the entity instantiation of \"comb_7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "divisor_clock.v" "comb_7" { Text "/home/aluno/PBL3_implementa3/divisor_clock.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1721412450156 "|main|clock_divisor:comb_10|flipflop_t:comb_7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 comb_6 32 1 " "Port \"ordered port 3\" on the entity instantiation of \"comb_6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "divisor_clock.v" "comb_6" { Text "/home/aluno/PBL3_implementa3/divisor_clock.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1721412450156 "|main|clock_divisor:comb_10|flipflop_t:comb_6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 comb_5 32 1 " "Port \"ordered port 3\" on the entity instantiation of \"comb_5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "divisor_clock.v" "comb_5" { Text "/home/aluno/PBL3_implementa3/divisor_clock.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1721412450156 "|main|clock_divisor:comb_10|flipflop_t:comb_5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 comb_4 32 1 " "Port \"ordered port 3\" on the entity instantiation of \"comb_4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "divisor_clock.v" "comb_4" { Text "/home/aluno/PBL3_implementa3/divisor_clock.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1721412450156 "|main|clock_divisor:comb_10|flipflop_t:comb_4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 comb_3 32 1 " "Port \"ordered port 3\" on the entity instantiation of \"comb_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "divisor_clock.v" "comb_3" { Text "/home/aluno/PBL3_implementa3/divisor_clock.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1721412450156 "|main|clock_divisor:comb_10|flipflop_t:comb_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 comb_7 32 1 " "Port \"ordered port 3\" on the entity instantiation of \"comb_7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "divisor_clock.v" "comb_7" { Text "/home/aluno/PBL3_implementa3/divisor_clock.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1721412450156 "|main|clock_divisor:comb_10|flipflop_t:comb_7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 comb_6 32 1 " "Port \"ordered port 3\" on the entity instantiation of \"comb_6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "divisor_clock.v" "comb_6" { Text "/home/aluno/PBL3_implementa3/divisor_clock.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1721412450156 "|main|clock_divisor:comb_10|flipflop_t:comb_6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 comb_5 32 1 " "Port \"ordered port 3\" on the entity instantiation of \"comb_5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "divisor_clock.v" "comb_5" { Text "/home/aluno/PBL3_implementa3/divisor_clock.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1721412450156 "|main|clock_divisor:comb_10|flipflop_t:comb_5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 comb_4 32 1 " "Port \"ordered port 3\" on the entity instantiation of \"comb_4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "divisor_clock.v" "comb_4" { Text "/home/aluno/PBL3_implementa3/divisor_clock.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1721412450156 "|main|clock_divisor:comb_10|flipflop_t:comb_4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 comb_3 32 1 " "Port \"ordered port 3\" on the entity instantiation of \"comb_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "divisor_clock.v" "comb_3" { Text "/home/aluno/PBL3_implementa3/divisor_clock.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1721412450156 "|main|clock_divisor:comb_10|flipflop_t:comb_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 comb_7 32 1 " "Port \"ordered port 3\" on the entity instantiation of \"comb_7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "divisor_clock.v" "comb_7" { Text "/home/aluno/PBL3_implementa3/divisor_clock.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1721412450156 "|main|clock_divisor:comb_10|flipflop_t:comb_7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 comb_6 32 1 " "Port \"ordered port 3\" on the entity instantiation of \"comb_6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "divisor_clock.v" "comb_6" { Text "/home/aluno/PBL3_implementa3/divisor_clock.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1721412450156 "|main|clock_divisor:comb_10|flipflop_t:comb_6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 comb_5 32 1 " "Port \"ordered port 3\" on the entity instantiation of \"comb_5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "divisor_clock.v" "comb_5" { Text "/home/aluno/PBL3_implementa3/divisor_clock.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1721412450157 "|main|clock_divisor:comb_10|flipflop_t:comb_5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 comb_4 32 1 " "Port \"ordered port 3\" on the entity instantiation of \"comb_4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "divisor_clock.v" "comb_4" { Text "/home/aluno/PBL3_implementa3/divisor_clock.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1721412450157 "|main|clock_divisor:comb_10|flipflop_t:comb_4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 comb_3 32 1 " "Port \"ordered port 3\" on the entity instantiation of \"comb_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "divisor_clock.v" "comb_3" { Text "/home/aluno/PBL3_implementa3/divisor_clock.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1721412450157 "|main|clock_divisor:comb_10|flipflop_t:comb_3"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "10 " "10 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1721412450341 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "nivel_caixa:comb_15\|ve " "Latch nivel_caixa:comb_15\|ve has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nivel_caixa:comb_15\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal nivel_caixa:comb_15\|state\[1\]" {  } { { "nivel_caixa.v" "" { Text "/home/aluno/PBL3_implementa3/nivel_caixa.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721412450344 ""}  } { { "nivel_caixa.v" "" { Text "/home/aluno/PBL3_implementa3/nivel_caixa.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721412450344 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "nivel_caixa:comb_15\|next_state\[0\] " "Latch nivel_caixa:comb_15\|next_state\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nivel_caixa:comb_15\|state\[0\] " "Ports D and ENA on the latch are fed by the same signal nivel_caixa:comb_15\|state\[0\]" {  } { { "nivel_caixa.v" "" { Text "/home/aluno/PBL3_implementa3/nivel_caixa.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721412450344 ""}  } { { "nivel_caixa.v" "" { Text "/home/aluno/PBL3_implementa3/nivel_caixa.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721412450344 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "nivel_caixa:comb_15\|next_state\[1\] " "Latch nivel_caixa:comb_15\|next_state\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nivel_caixa:comb_15\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal nivel_caixa:comb_15\|state\[1\]" {  } { { "nivel_caixa.v" "" { Text "/home/aluno/PBL3_implementa3/nivel_caixa.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721412450344 ""}  } { { "nivel_caixa.v" "" { Text "/home/aluno/PBL3_implementa3/nivel_caixa.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721412450344 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "nivel_caixa:comb_15\|next_state\[2\] " "Latch nivel_caixa:comb_15\|next_state\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nivel_caixa:comb_15\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal nivel_caixa:comb_15\|state\[2\]" {  } { { "nivel_caixa.v" "" { Text "/home/aluno/PBL3_implementa3/nivel_caixa.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721412450344 ""}  } { { "nivel_caixa.v" "" { Text "/home/aluno/PBL3_implementa3/nivel_caixa.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721412450344 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1721412450367 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "62 " "Implemented 62 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1721412450370 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1721412450370 ""} { "Info" "ICUT_CUT_TM_LCELLS" "49 " "Implemented 49 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1721412450370 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1721412450370 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/aluno/PBL3_implementa3/output_files/selena_gomes.map.smsg " "Generated suppressed messages file /home/aluno/PBL3_implementa3/output_files/selena_gomes.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721412450390 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 75 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 75 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "338 " "Peak virtual memory: 338 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1721412450396 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 19 15:07:30 2024 " "Processing ended: Fri Jul 19 15:07:30 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1721412450396 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1721412450396 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1721412450396 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1721412450396 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1721412450988 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1721412450988 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 19 15:07:30 2024 " "Processing started: Fri Jul 19 15:07:30 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1721412450988 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1721412450988 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off selena_gomes -c selena_gomes " "Command: quartus_fit --read_settings_files=off --write_settings_files=off selena_gomes -c selena_gomes" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1721412450988 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1721412451015 ""}
{ "Info" "0" "" "Project  = selena_gomes" {  } {  } 0 0 "Project  = selena_gomes" 0 0 "Fitter" 0 0 1721412451015 ""}
{ "Info" "0" "" "Revision = selena_gomes" {  } {  } 0 0 "Revision = selena_gomes" 0 0 "Fitter" 0 0 1721412451015 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1721412451051 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1721412451051 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "selena_gomes EPM240T100C5 " "Selected device EPM240T100C5 for design \"selena_gomes\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1721412451053 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1721412451105 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1721412451105 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1721412451128 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1721412451130 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100I5 " "Device EPM240T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1721412451160 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100A5 " "Device EPM240T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1721412451160 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100C5 " "Device EPM570T100C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1721412451160 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100I5 " "Device EPM570T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1721412451160 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100A5 " "Device EPM570T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1721412451160 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1721412451160 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "4 " "The Timing Analyzer is analyzing 4 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1721412451187 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "selena_gomes.sdc " "Synopsys Design Constraints File file not found: 'selena_gomes.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1721412451188 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1721412451188 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1721412451191 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1721412451191 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 27 clocks " "Found 27 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721412451192 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721412451192 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000        clock " "   1.000        clock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721412451192 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 clock_divisor:comb_10\|flipflop_t:comb_3\|q " "   1.000 clock_divisor:comb_10\|flipflop_t:comb_3\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721412451192 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 clock_divisor:comb_10\|flipflop_t:comb_4\|q " "   1.000 clock_divisor:comb_10\|flipflop_t:comb_4\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721412451192 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 clock_divisor:comb_10\|flipflop_t:comb_5\|q " "   1.000 clock_divisor:comb_10\|flipflop_t:comb_5\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721412451192 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 clock_divisor:comb_10\|flipflop_t:comb_6\|q " "   1.000 clock_divisor:comb_10\|flipflop_t:comb_6\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721412451192 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 clock_divisor:comb_10\|flipflop_t:comb_7\|q " "   1.000 clock_divisor:comb_10\|flipflop_t:comb_7\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721412451192 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 clock_divisor:comb_11\|flipflop_t:comb_3\|q " "   1.000 clock_divisor:comb_11\|flipflop_t:comb_3\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721412451192 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 clock_divisor:comb_11\|flipflop_t:comb_4\|q " "   1.000 clock_divisor:comb_11\|flipflop_t:comb_4\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721412451192 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 clock_divisor:comb_11\|flipflop_t:comb_5\|q " "   1.000 clock_divisor:comb_11\|flipflop_t:comb_5\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721412451192 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 clock_divisor:comb_11\|flipflop_t:comb_6\|q " "   1.000 clock_divisor:comb_11\|flipflop_t:comb_6\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721412451192 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 clock_divisor:comb_11\|flipflop_t:comb_7\|q " "   1.000 clock_divisor:comb_11\|flipflop_t:comb_7\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721412451192 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 clock_divisor:comb_12\|flipflop_t:comb_3\|q " "   1.000 clock_divisor:comb_12\|flipflop_t:comb_3\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721412451192 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 clock_divisor:comb_12\|flipflop_t:comb_4\|q " "   1.000 clock_divisor:comb_12\|flipflop_t:comb_4\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721412451192 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 clock_divisor:comb_12\|flipflop_t:comb_5\|q " "   1.000 clock_divisor:comb_12\|flipflop_t:comb_5\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721412451192 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 clock_divisor:comb_12\|flipflop_t:comb_6\|q " "   1.000 clock_divisor:comb_12\|flipflop_t:comb_6\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721412451192 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 clock_divisor:comb_12\|flipflop_t:comb_7\|q " "   1.000 clock_divisor:comb_12\|flipflop_t:comb_7\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721412451192 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 clock_divisor:comb_13\|flipflop_t:comb_3\|q " "   1.000 clock_divisor:comb_13\|flipflop_t:comb_3\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721412451192 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 clock_divisor:comb_13\|flipflop_t:comb_4\|q " "   1.000 clock_divisor:comb_13\|flipflop_t:comb_4\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721412451192 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 clock_divisor:comb_13\|flipflop_t:comb_5\|q " "   1.000 clock_divisor:comb_13\|flipflop_t:comb_5\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721412451192 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 clock_divisor:comb_13\|flipflop_t:comb_6\|q " "   1.000 clock_divisor:comb_13\|flipflop_t:comb_6\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721412451192 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 clock_divisor:comb_13\|flipflop_t:comb_7\|q " "   1.000 clock_divisor:comb_13\|flipflop_t:comb_7\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721412451192 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 clock_divisor:comb_14\|flipflop_t:comb_3\|q " "   1.000 clock_divisor:comb_14\|flipflop_t:comb_3\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721412451192 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 clock_divisor:comb_14\|flipflop_t:comb_4\|q " "   1.000 clock_divisor:comb_14\|flipflop_t:comb_4\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721412451192 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 clock_divisor:comb_14\|flipflop_t:comb_5\|q " "   1.000 clock_divisor:comb_14\|flipflop_t:comb_5\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721412451192 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 clock_divisor:comb_14\|flipflop_t:comb_6\|q " "   1.000 clock_divisor:comb_14\|flipflop_t:comb_6\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721412451192 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 clock_divisor:comb_14\|flipflop_t:comb_7\|q " "   1.000 clock_divisor:comb_14\|flipflop_t:comb_7\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721412451192 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 MEF2:comb_17\|state.NADA " "   1.000 MEF2:comb_17\|state.NADA" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721412451192 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1721412451192 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1721412451194 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1721412451194 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1721412451195 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "clock_divisor:comb_14\|flipflop_t:comb_7\|q Global clock " "Automatically promoted some destinations of signal \"clock_divisor:comb_14\|flipflop_t:comb_7\|q\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "clock_divisor:comb_14\|flipflop_t:comb_7\|q " "Destination \"clock_divisor:comb_14\|flipflop_t:comb_7\|q\" may be non-global or may not use global clock" {  } { { "flipflop_t.v" "" { Text "/home/aluno/PBL3_implementa3/flipflop_t.v" 2 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1721412451197 ""}  } { { "flipflop_t.v" "" { Text "/home/aluno/PBL3_implementa3/flipflop_t.v" 2 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1721412451197 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "nivel_caixa:comb_15\|Mux2~0 Global clock " "Automatically promoted signal \"nivel_caixa:comb_15\|Mux2~0\" to use Global clock" {  } { { "nivel_caixa.v" "" { Text "/home/aluno/PBL3_implementa3/nivel_caixa.v" 25 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1721412451197 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "reset Global clock " "Automatically promoted signal \"reset\" to use Global clock" {  } { { "main.v" "" { Text "/home/aluno/PBL3_implementa3/main.v" 1 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1721412451197 ""}
{ "Info" "IFYGR_FYGR_PIN_USES_INTERNAL_GLOBAL" "reset " "Pin \"reset\" drives global clock, but is not placed in a dedicated clock pin position" {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { reset } } } { "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "reset" } } } } { "main.v" "" { Text "/home/aluno/PBL3_implementa3/main.v" 1 -1 0 } } { "temporary_test_loc" "" { Generic "/home/aluno/PBL3_implementa3/" { { 0 { 0 ""} 0 170 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 186228 "Pin \"%1!s!\" drives global clock, but is not placed in a dedicated clock pin position" 0 0 "Fitter" 0 -1 1721412451197 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1721412451197 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1721412451198 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1721412451212 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1721412451228 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1721412451229 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1721412451229 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1721412451229 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1721412451232 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1721412451234 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1721412451307 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1721412451347 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1721412451349 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1721412451567 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1721412451568 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1721412451580 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X0_Y0 X8_Y5 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5" {  } { { "loc" "" { Generic "/home/aluno/PBL3_implementa3/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5"} { { 12 { 0 ""} 0 0 9 6 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1721412451645 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1721412451645 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1721412451721 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1721412451721 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1721412451722 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.17 " "Total time spent on timing analysis during the Fitter is 0.17 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1721412451731 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1721412451736 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1721412451740 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "972 " "Peak virtual memory: 972 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1721412451761 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 19 15:07:31 2024 " "Processing ended: Fri Jul 19 15:07:31 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1721412451761 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1721412451761 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1721412451761 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1721412451761 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1721412452374 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1721412452374 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 19 15:07:32 2024 " "Processing started: Fri Jul 19 15:07:32 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1721412452374 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1721412452374 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off selena_gomes -c selena_gomes " "Command: quartus_asm --read_settings_files=off --write_settings_files=off selena_gomes -c selena_gomes" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1721412452375 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1721412452492 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1721412452501 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1721412452503 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "329 " "Peak virtual memory: 329 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1721412452544 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 19 15:07:32 2024 " "Processing ended: Fri Jul 19 15:07:32 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1721412452544 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1721412452544 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1721412452544 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1721412452544 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1721412452626 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1721412453101 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1721412453101 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 19 15:07:32 2024 " "Processing started: Fri Jul 19 15:07:32 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1721412453101 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1721412453101 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta selena_gomes -c selena_gomes " "Command: quartus_sta selena_gomes -c selena_gomes" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1721412453101 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1721412453130 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1721412453178 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1721412453178 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1721412453231 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1721412453231 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1721412453295 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1721412453340 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "4 " "The Timing Analyzer is analyzing 4 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1721412453350 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "selena_gomes.sdc " "Synopsys Design Constraints File file not found: 'selena_gomes.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1721412453354 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1721412453354 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_divisor:comb_14\|flipflop_t:comb_7\|q clock_divisor:comb_14\|flipflop_t:comb_7\|q " "create_clock -period 1.000 -name clock_divisor:comb_14\|flipflop_t:comb_7\|q clock_divisor:comb_14\|flipflop_t:comb_7\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721412453355 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name MEF2:comb_17\|state.NADA MEF2:comb_17\|state.NADA " "create_clock -period 1.000 -name MEF2:comb_17\|state.NADA MEF2:comb_17\|state.NADA" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721412453355 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_divisor:comb_14\|flipflop_t:comb_6\|q clock_divisor:comb_14\|flipflop_t:comb_6\|q " "create_clock -period 1.000 -name clock_divisor:comb_14\|flipflop_t:comb_6\|q clock_divisor:comb_14\|flipflop_t:comb_6\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721412453355 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_divisor:comb_14\|flipflop_t:comb_5\|q clock_divisor:comb_14\|flipflop_t:comb_5\|q " "create_clock -period 1.000 -name clock_divisor:comb_14\|flipflop_t:comb_5\|q clock_divisor:comb_14\|flipflop_t:comb_5\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721412453355 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_divisor:comb_14\|flipflop_t:comb_4\|q clock_divisor:comb_14\|flipflop_t:comb_4\|q " "create_clock -period 1.000 -name clock_divisor:comb_14\|flipflop_t:comb_4\|q clock_divisor:comb_14\|flipflop_t:comb_4\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721412453355 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_divisor:comb_14\|flipflop_t:comb_3\|q clock_divisor:comb_14\|flipflop_t:comb_3\|q " "create_clock -period 1.000 -name clock_divisor:comb_14\|flipflop_t:comb_3\|q clock_divisor:comb_14\|flipflop_t:comb_3\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721412453355 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_divisor:comb_13\|flipflop_t:comb_7\|q clock_divisor:comb_13\|flipflop_t:comb_7\|q " "create_clock -period 1.000 -name clock_divisor:comb_13\|flipflop_t:comb_7\|q clock_divisor:comb_13\|flipflop_t:comb_7\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721412453355 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_divisor:comb_13\|flipflop_t:comb_6\|q clock_divisor:comb_13\|flipflop_t:comb_6\|q " "create_clock -period 1.000 -name clock_divisor:comb_13\|flipflop_t:comb_6\|q clock_divisor:comb_13\|flipflop_t:comb_6\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721412453355 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_divisor:comb_13\|flipflop_t:comb_5\|q clock_divisor:comb_13\|flipflop_t:comb_5\|q " "create_clock -period 1.000 -name clock_divisor:comb_13\|flipflop_t:comb_5\|q clock_divisor:comb_13\|flipflop_t:comb_5\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721412453355 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_divisor:comb_13\|flipflop_t:comb_4\|q clock_divisor:comb_13\|flipflop_t:comb_4\|q " "create_clock -period 1.000 -name clock_divisor:comb_13\|flipflop_t:comb_4\|q clock_divisor:comb_13\|flipflop_t:comb_4\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721412453355 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_divisor:comb_13\|flipflop_t:comb_3\|q clock_divisor:comb_13\|flipflop_t:comb_3\|q " "create_clock -period 1.000 -name clock_divisor:comb_13\|flipflop_t:comb_3\|q clock_divisor:comb_13\|flipflop_t:comb_3\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721412453355 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_divisor:comb_12\|flipflop_t:comb_7\|q clock_divisor:comb_12\|flipflop_t:comb_7\|q " "create_clock -period 1.000 -name clock_divisor:comb_12\|flipflop_t:comb_7\|q clock_divisor:comb_12\|flipflop_t:comb_7\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721412453355 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_divisor:comb_12\|flipflop_t:comb_6\|q clock_divisor:comb_12\|flipflop_t:comb_6\|q " "create_clock -period 1.000 -name clock_divisor:comb_12\|flipflop_t:comb_6\|q clock_divisor:comb_12\|flipflop_t:comb_6\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721412453355 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_divisor:comb_12\|flipflop_t:comb_5\|q clock_divisor:comb_12\|flipflop_t:comb_5\|q " "create_clock -period 1.000 -name clock_divisor:comb_12\|flipflop_t:comb_5\|q clock_divisor:comb_12\|flipflop_t:comb_5\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721412453355 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_divisor:comb_12\|flipflop_t:comb_4\|q clock_divisor:comb_12\|flipflop_t:comb_4\|q " "create_clock -period 1.000 -name clock_divisor:comb_12\|flipflop_t:comb_4\|q clock_divisor:comb_12\|flipflop_t:comb_4\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721412453355 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_divisor:comb_12\|flipflop_t:comb_3\|q clock_divisor:comb_12\|flipflop_t:comb_3\|q " "create_clock -period 1.000 -name clock_divisor:comb_12\|flipflop_t:comb_3\|q clock_divisor:comb_12\|flipflop_t:comb_3\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721412453355 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_divisor:comb_11\|flipflop_t:comb_7\|q clock_divisor:comb_11\|flipflop_t:comb_7\|q " "create_clock -period 1.000 -name clock_divisor:comb_11\|flipflop_t:comb_7\|q clock_divisor:comb_11\|flipflop_t:comb_7\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721412453355 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_divisor:comb_11\|flipflop_t:comb_6\|q clock_divisor:comb_11\|flipflop_t:comb_6\|q " "create_clock -period 1.000 -name clock_divisor:comb_11\|flipflop_t:comb_6\|q clock_divisor:comb_11\|flipflop_t:comb_6\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721412453355 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_divisor:comb_11\|flipflop_t:comb_5\|q clock_divisor:comb_11\|flipflop_t:comb_5\|q " "create_clock -period 1.000 -name clock_divisor:comb_11\|flipflop_t:comb_5\|q clock_divisor:comb_11\|flipflop_t:comb_5\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721412453355 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_divisor:comb_11\|flipflop_t:comb_4\|q clock_divisor:comb_11\|flipflop_t:comb_4\|q " "create_clock -period 1.000 -name clock_divisor:comb_11\|flipflop_t:comb_4\|q clock_divisor:comb_11\|flipflop_t:comb_4\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721412453355 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_divisor:comb_11\|flipflop_t:comb_3\|q clock_divisor:comb_11\|flipflop_t:comb_3\|q " "create_clock -period 1.000 -name clock_divisor:comb_11\|flipflop_t:comb_3\|q clock_divisor:comb_11\|flipflop_t:comb_3\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721412453355 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_divisor:comb_10\|flipflop_t:comb_7\|q clock_divisor:comb_10\|flipflop_t:comb_7\|q " "create_clock -period 1.000 -name clock_divisor:comb_10\|flipflop_t:comb_7\|q clock_divisor:comb_10\|flipflop_t:comb_7\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721412453355 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_divisor:comb_10\|flipflop_t:comb_6\|q clock_divisor:comb_10\|flipflop_t:comb_6\|q " "create_clock -period 1.000 -name clock_divisor:comb_10\|flipflop_t:comb_6\|q clock_divisor:comb_10\|flipflop_t:comb_6\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721412453355 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_divisor:comb_10\|flipflop_t:comb_5\|q clock_divisor:comb_10\|flipflop_t:comb_5\|q " "create_clock -period 1.000 -name clock_divisor:comb_10\|flipflop_t:comb_5\|q clock_divisor:comb_10\|flipflop_t:comb_5\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721412453355 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_divisor:comb_10\|flipflop_t:comb_4\|q clock_divisor:comb_10\|flipflop_t:comb_4\|q " "create_clock -period 1.000 -name clock_divisor:comb_10\|flipflop_t:comb_4\|q clock_divisor:comb_10\|flipflop_t:comb_4\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721412453355 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_divisor:comb_10\|flipflop_t:comb_3\|q clock_divisor:comb_10\|flipflop_t:comb_3\|q " "create_clock -period 1.000 -name clock_divisor:comb_10\|flipflop_t:comb_3\|q clock_divisor:comb_10\|flipflop_t:comb_3\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721412453355 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721412453355 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1721412453355 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1721412453358 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1721412453362 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1721412453364 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.881 " "Worst-case setup slack is -4.881" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721412453364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721412453364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.881             -26.151 clock_divisor:comb_14\|flipflop_t:comb_7\|q  " "   -4.881             -26.151 clock_divisor:comb_14\|flipflop_t:comb_7\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721412453364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.028             -13.687 MEF2:comb_17\|state.NADA  " "   -4.028             -13.687 MEF2:comb_17\|state.NADA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721412453364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.211               0.000 clock_divisor:comb_14\|flipflop_t:comb_4\|q  " "    0.211               0.000 clock_divisor:comb_14\|flipflop_t:comb_4\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721412453364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.466               0.000 clock_divisor:comb_10\|flipflop_t:comb_4\|q  " "    0.466               0.000 clock_divisor:comb_10\|flipflop_t:comb_4\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721412453364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.466               0.000 clock_divisor:comb_11\|flipflop_t:comb_5\|q  " "    0.466               0.000 clock_divisor:comb_11\|flipflop_t:comb_5\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721412453364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.466               0.000 clock_divisor:comb_11\|flipflop_t:comb_7\|q  " "    0.466               0.000 clock_divisor:comb_11\|flipflop_t:comb_7\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721412453364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.466               0.000 clock_divisor:comb_12\|flipflop_t:comb_6\|q  " "    0.466               0.000 clock_divisor:comb_12\|flipflop_t:comb_6\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721412453364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.466               0.000 clock_divisor:comb_13\|flipflop_t:comb_5\|q  " "    0.466               0.000 clock_divisor:comb_13\|flipflop_t:comb_5\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721412453364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.467               0.000 clock_divisor:comb_10\|flipflop_t:comb_6\|q  " "    0.467               0.000 clock_divisor:comb_10\|flipflop_t:comb_6\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721412453364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.467               0.000 clock_divisor:comb_11\|flipflop_t:comb_3\|q  " "    0.467               0.000 clock_divisor:comb_11\|flipflop_t:comb_3\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721412453364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.467               0.000 clock_divisor:comb_12\|flipflop_t:comb_4\|q  " "    0.467               0.000 clock_divisor:comb_12\|flipflop_t:comb_4\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721412453364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.467               0.000 clock_divisor:comb_13\|flipflop_t:comb_3\|q  " "    0.467               0.000 clock_divisor:comb_13\|flipflop_t:comb_3\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721412453364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.467               0.000 clock_divisor:comb_13\|flipflop_t:comb_7\|q  " "    0.467               0.000 clock_divisor:comb_13\|flipflop_t:comb_7\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721412453364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.561               0.000 clock_divisor:comb_14\|flipflop_t:comb_3\|q  " "    0.561               0.000 clock_divisor:comb_14\|flipflop_t:comb_3\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721412453364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.808               0.000 clock_divisor:comb_10\|flipflop_t:comb_7\|q  " "    0.808               0.000 clock_divisor:comb_10\|flipflop_t:comb_7\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721412453364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.808               0.000 clock_divisor:comb_12\|flipflop_t:comb_3\|q  " "    0.808               0.000 clock_divisor:comb_12\|flipflop_t:comb_3\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721412453364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.825               0.000 clock_divisor:comb_13\|flipflop_t:comb_6\|q  " "    0.825               0.000 clock_divisor:comb_13\|flipflop_t:comb_6\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721412453364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.828               0.000 clock_divisor:comb_12\|flipflop_t:comb_7\|q  " "    0.828               0.000 clock_divisor:comb_12\|flipflop_t:comb_7\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721412453364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.841               0.000 clock_divisor:comb_14\|flipflop_t:comb_6\|q  " "    0.841               0.000 clock_divisor:comb_14\|flipflop_t:comb_6\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721412453364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.853               0.000 clock_divisor:comb_10\|flipflop_t:comb_5\|q  " "    0.853               0.000 clock_divisor:comb_10\|flipflop_t:comb_5\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721412453364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.090               0.000 clock_divisor:comb_12\|flipflop_t:comb_5\|q  " "    1.090               0.000 clock_divisor:comb_12\|flipflop_t:comb_5\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721412453364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.114               0.000 clock_divisor:comb_10\|flipflop_t:comb_3\|q  " "    1.114               0.000 clock_divisor:comb_10\|flipflop_t:comb_3\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721412453364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.194               0.000 clock_divisor:comb_14\|flipflop_t:comb_5\|q  " "    1.194               0.000 clock_divisor:comb_14\|flipflop_t:comb_5\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721412453364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.270               0.000 clock_divisor:comb_11\|flipflop_t:comb_4\|q  " "    1.270               0.000 clock_divisor:comb_11\|flipflop_t:comb_4\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721412453364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.273               0.000 clock_divisor:comb_11\|flipflop_t:comb_6\|q  " "    1.273               0.000 clock_divisor:comb_11\|flipflop_t:comb_6\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721412453364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.413               0.000 clock_divisor:comb_13\|flipflop_t:comb_4\|q  " "    1.413               0.000 clock_divisor:comb_13\|flipflop_t:comb_4\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721412453364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.682               0.000 clock  " "    1.682               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721412453364 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1721412453364 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.999 " "Worst-case hold slack is -3.999" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721412453366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721412453366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.999             -10.613 MEF2:comb_17\|state.NADA  " "   -3.999             -10.613 MEF2:comb_17\|state.NADA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721412453366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.355              -2.355 clock_divisor:comb_14\|flipflop_t:comb_7\|q  " "   -2.355              -2.355 clock_divisor:comb_14\|flipflop_t:comb_7\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721412453366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.736              -1.736 clock  " "   -1.736              -1.736 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721412453366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.467              -1.467 clock_divisor:comb_13\|flipflop_t:comb_4\|q  " "   -1.467              -1.467 clock_divisor:comb_13\|flipflop_t:comb_4\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721412453366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.327              -1.327 clock_divisor:comb_11\|flipflop_t:comb_6\|q  " "   -1.327              -1.327 clock_divisor:comb_11\|flipflop_t:comb_6\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721412453366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.324              -1.324 clock_divisor:comb_11\|flipflop_t:comb_4\|q  " "   -1.324              -1.324 clock_divisor:comb_11\|flipflop_t:comb_4\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721412453366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.248              -1.248 clock_divisor:comb_14\|flipflop_t:comb_5\|q  " "   -1.248              -1.248 clock_divisor:comb_14\|flipflop_t:comb_5\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721412453366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.168              -1.168 clock_divisor:comb_10\|flipflop_t:comb_3\|q  " "   -1.168              -1.168 clock_divisor:comb_10\|flipflop_t:comb_3\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721412453366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.144              -1.144 clock_divisor:comb_12\|flipflop_t:comb_5\|q  " "   -1.144              -1.144 clock_divisor:comb_12\|flipflop_t:comb_5\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721412453366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.907              -0.907 clock_divisor:comb_10\|flipflop_t:comb_5\|q  " "   -0.907              -0.907 clock_divisor:comb_10\|flipflop_t:comb_5\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721412453366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.895              -0.895 clock_divisor:comb_14\|flipflop_t:comb_6\|q  " "   -0.895              -0.895 clock_divisor:comb_14\|flipflop_t:comb_6\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721412453366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.882              -0.882 clock_divisor:comb_12\|flipflop_t:comb_7\|q  " "   -0.882              -0.882 clock_divisor:comb_12\|flipflop_t:comb_7\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721412453366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.879              -0.879 clock_divisor:comb_13\|flipflop_t:comb_6\|q  " "   -0.879              -0.879 clock_divisor:comb_13\|flipflop_t:comb_6\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721412453366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.862              -0.862 clock_divisor:comb_10\|flipflop_t:comb_7\|q  " "   -0.862              -0.862 clock_divisor:comb_10\|flipflop_t:comb_7\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721412453366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.862              -0.862 clock_divisor:comb_12\|flipflop_t:comb_3\|q  " "   -0.862              -0.862 clock_divisor:comb_12\|flipflop_t:comb_3\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721412453366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.615              -0.615 clock_divisor:comb_14\|flipflop_t:comb_3\|q  " "   -0.615              -0.615 clock_divisor:comb_14\|flipflop_t:comb_3\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721412453366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.521              -0.521 clock_divisor:comb_10\|flipflop_t:comb_6\|q  " "   -0.521              -0.521 clock_divisor:comb_10\|flipflop_t:comb_6\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721412453366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.521              -0.521 clock_divisor:comb_11\|flipflop_t:comb_3\|q  " "   -0.521              -0.521 clock_divisor:comb_11\|flipflop_t:comb_3\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721412453366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.521              -0.521 clock_divisor:comb_12\|flipflop_t:comb_4\|q  " "   -0.521              -0.521 clock_divisor:comb_12\|flipflop_t:comb_4\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721412453366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.521              -0.521 clock_divisor:comb_13\|flipflop_t:comb_3\|q  " "   -0.521              -0.521 clock_divisor:comb_13\|flipflop_t:comb_3\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721412453366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.521              -0.521 clock_divisor:comb_13\|flipflop_t:comb_7\|q  " "   -0.521              -0.521 clock_divisor:comb_13\|flipflop_t:comb_7\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721412453366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.520              -0.520 clock_divisor:comb_10\|flipflop_t:comb_4\|q  " "   -0.520              -0.520 clock_divisor:comb_10\|flipflop_t:comb_4\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721412453366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.520              -0.520 clock_divisor:comb_11\|flipflop_t:comb_5\|q  " "   -0.520              -0.520 clock_divisor:comb_11\|flipflop_t:comb_5\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721412453366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.520              -0.520 clock_divisor:comb_11\|flipflop_t:comb_7\|q  " "   -0.520              -0.520 clock_divisor:comb_11\|flipflop_t:comb_7\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721412453366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.520              -0.520 clock_divisor:comb_12\|flipflop_t:comb_6\|q  " "   -0.520              -0.520 clock_divisor:comb_12\|flipflop_t:comb_6\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721412453366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.520              -0.520 clock_divisor:comb_13\|flipflop_t:comb_5\|q  " "   -0.520              -0.520 clock_divisor:comb_13\|flipflop_t:comb_5\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721412453366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.265              -0.265 clock_divisor:comb_14\|flipflop_t:comb_4\|q  " "   -0.265              -0.265 clock_divisor:comb_14\|flipflop_t:comb_4\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721412453366 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1721412453366 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1721412453367 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1721412453367 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.289 " "Worst-case minimum pulse width slack is -2.289" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721412453368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721412453368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289              -2.289 clock  " "   -2.289              -2.289 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721412453368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 clock_divisor:comb_10\|flipflop_t:comb_3\|q  " "    0.234               0.000 clock_divisor:comb_10\|flipflop_t:comb_3\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721412453368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 clock_divisor:comb_10\|flipflop_t:comb_4\|q  " "    0.234               0.000 clock_divisor:comb_10\|flipflop_t:comb_4\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721412453368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 clock_divisor:comb_10\|flipflop_t:comb_5\|q  " "    0.234               0.000 clock_divisor:comb_10\|flipflop_t:comb_5\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721412453368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 clock_divisor:comb_10\|flipflop_t:comb_6\|q  " "    0.234               0.000 clock_divisor:comb_10\|flipflop_t:comb_6\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721412453368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 clock_divisor:comb_10\|flipflop_t:comb_7\|q  " "    0.234               0.000 clock_divisor:comb_10\|flipflop_t:comb_7\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721412453368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 clock_divisor:comb_11\|flipflop_t:comb_3\|q  " "    0.234               0.000 clock_divisor:comb_11\|flipflop_t:comb_3\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721412453368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 clock_divisor:comb_11\|flipflop_t:comb_4\|q  " "    0.234               0.000 clock_divisor:comb_11\|flipflop_t:comb_4\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721412453368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 clock_divisor:comb_11\|flipflop_t:comb_5\|q  " "    0.234               0.000 clock_divisor:comb_11\|flipflop_t:comb_5\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721412453368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 clock_divisor:comb_11\|flipflop_t:comb_6\|q  " "    0.234               0.000 clock_divisor:comb_11\|flipflop_t:comb_6\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721412453368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 clock_divisor:comb_11\|flipflop_t:comb_7\|q  " "    0.234               0.000 clock_divisor:comb_11\|flipflop_t:comb_7\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721412453368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 clock_divisor:comb_12\|flipflop_t:comb_3\|q  " "    0.234               0.000 clock_divisor:comb_12\|flipflop_t:comb_3\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721412453368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 clock_divisor:comb_12\|flipflop_t:comb_4\|q  " "    0.234               0.000 clock_divisor:comb_12\|flipflop_t:comb_4\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721412453368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 clock_divisor:comb_12\|flipflop_t:comb_5\|q  " "    0.234               0.000 clock_divisor:comb_12\|flipflop_t:comb_5\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721412453368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 clock_divisor:comb_12\|flipflop_t:comb_6\|q  " "    0.234               0.000 clock_divisor:comb_12\|flipflop_t:comb_6\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721412453368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 clock_divisor:comb_12\|flipflop_t:comb_7\|q  " "    0.234               0.000 clock_divisor:comb_12\|flipflop_t:comb_7\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721412453368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 clock_divisor:comb_13\|flipflop_t:comb_3\|q  " "    0.234               0.000 clock_divisor:comb_13\|flipflop_t:comb_3\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721412453368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 clock_divisor:comb_13\|flipflop_t:comb_4\|q  " "    0.234               0.000 clock_divisor:comb_13\|flipflop_t:comb_4\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721412453368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 clock_divisor:comb_13\|flipflop_t:comb_5\|q  " "    0.234               0.000 clock_divisor:comb_13\|flipflop_t:comb_5\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721412453368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 clock_divisor:comb_13\|flipflop_t:comb_6\|q  " "    0.234               0.000 clock_divisor:comb_13\|flipflop_t:comb_6\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721412453368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 clock_divisor:comb_13\|flipflop_t:comb_7\|q  " "    0.234               0.000 clock_divisor:comb_13\|flipflop_t:comb_7\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721412453368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 clock_divisor:comb_14\|flipflop_t:comb_3\|q  " "    0.234               0.000 clock_divisor:comb_14\|flipflop_t:comb_3\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721412453368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 clock_divisor:comb_14\|flipflop_t:comb_4\|q  " "    0.234               0.000 clock_divisor:comb_14\|flipflop_t:comb_4\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721412453368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 clock_divisor:comb_14\|flipflop_t:comb_5\|q  " "    0.234               0.000 clock_divisor:comb_14\|flipflop_t:comb_5\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721412453368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 clock_divisor:comb_14\|flipflop_t:comb_6\|q  " "    0.234               0.000 clock_divisor:comb_14\|flipflop_t:comb_6\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721412453368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 clock_divisor:comb_14\|flipflop_t:comb_7\|q  " "    0.234               0.000 clock_divisor:comb_14\|flipflop_t:comb_7\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721412453368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500               0.000 MEF2:comb_17\|state.NADA  " "    0.500               0.000 MEF2:comb_17\|state.NADA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721412453368 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1721412453368 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Timing Analyzer" 0 -1 1721412453418 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1721412453424 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1721412453424 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 4 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "365 " "Peak virtual memory: 365 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1721412453438 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 19 15:07:33 2024 " "Processing ended: Fri Jul 19 15:07:33 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1721412453438 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1721412453438 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1721412453438 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1721412453438 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1721412454066 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1721412454066 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 19 15:07:33 2024 " "Processing started: Fri Jul 19 15:07:33 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1721412454066 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1721412454066 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off selena_gomes -c selena_gomes " "Command: quartus_eda --read_settings_files=off --write_settings_files=off selena_gomes -c selena_gomes" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1721412454066 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1721412454217 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "selena_gomes.vo /home/aluno/PBL3_implementa3/simulation/modelsim/ simulation " "Generated file selena_gomes.vo in folder \"/home/aluno/PBL3_implementa3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1721412454246 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "578 " "Peak virtual memory: 578 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1721412454253 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 19 15:07:34 2024 " "Processing ended: Fri Jul 19 15:07:34 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1721412454253 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1721412454253 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1721412454253 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1721412454253 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 86 s " "Quartus Prime Full Compilation was successful. 0 errors, 86 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1721412454346 ""}
