# Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# OpenFile {D:/ModelSim/Mips processor Pipelined/decode_stage.v}
