
---------- Begin Simulation Statistics ----------
simSeconds                                   0.196058                       # Number of seconds simulated (Second)
simTicks                                 196057711750                       # Number of ticks simulated (Tick)
finalTick                                196057711750                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   1864.95                       # Real time elapsed on the host (Second)
hostTickRate                                105127345                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8793744                       # Number of bytes of host memory used (Byte)
simInsts                                    598335705                       # Number of instructions simulated (Count)
simOps                                     1007452197                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   320831                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     540202                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
board.cache_hierarchy.dptw_caches0.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches0.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches0.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches0.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches0.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches0.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches0.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.dptw_caches0.power_state.pwrStateResidencyTicks::UNDEFINED 196057711750                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches0.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.dptw_caches0.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches0.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches0.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.dptw_caches0.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.dptw_caches0.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.dptw_caches0.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.dptw_caches0.tags.power_state.pwrStateResidencyTicks::UNDEFINED 196057711750                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches1.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches1.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches1.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches1.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches1.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches1.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches1.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.dptw_caches1.power_state.pwrStateResidencyTicks::UNDEFINED 196057711750                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches1.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.dptw_caches1.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches1.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches1.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.dptw_caches1.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.dptw_caches1.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.dptw_caches1.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.dptw_caches1.tags.power_state.pwrStateResidencyTicks::UNDEFINED 196057711750                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches0.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches0.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches0.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches0.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches0.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches0.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches0.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.iptw_caches0.power_state.pwrStateResidencyTicks::UNDEFINED 196057711750                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches0.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.iptw_caches0.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches0.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches0.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.iptw_caches0.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.iptw_caches0.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.iptw_caches0.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.iptw_caches0.tags.power_state.pwrStateResidencyTicks::UNDEFINED 196057711750                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches1.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches1.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches1.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches1.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches1.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches1.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches1.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.iptw_caches1.power_state.pwrStateResidencyTicks::UNDEFINED 196057711750                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches1.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.iptw_caches1.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches1.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches1.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.iptw_caches1.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.iptw_caches1.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.iptw_caches1.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.iptw_caches1.tags.power_state.pwrStateResidencyTicks::UNDEFINED 196057711750                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches0.demandHits::processor.cores0.core.data    232617673                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1dcaches0.demandHits::total    232617673                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1dcaches0.overallHits::processor.cores0.core.data    232619689                       # number of overall hits (Count)
board.cache_hierarchy.l1dcaches0.overallHits::total    232619689                       # number of overall hits (Count)
board.cache_hierarchy.l1dcaches0.demandMisses::processor.cores0.core.data     57528962                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1dcaches0.demandMisses::total     57528962                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1dcaches0.overallMisses::processor.cores0.core.data     57531360                       # number of overall misses (Count)
board.cache_hierarchy.l1dcaches0.overallMisses::total     57531360                       # number of overall misses (Count)
board.cache_hierarchy.l1dcaches0.demandMissLatency::processor.cores0.core.data 262337385750                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.demandMissLatency::total 262337385750                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.overallMissLatency::processor.cores0.core.data 262337385750                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.overallMissLatency::total 262337385750                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.demandAccesses::processor.cores0.core.data    290146635                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches0.demandAccesses::total    290146635                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches0.overallAccesses::processor.cores0.core.data    290151049                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches0.overallAccesses::total    290151049                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches0.demandMissRate::processor.cores0.core.data     0.198275                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches0.demandMissRate::total     0.198275                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches0.overallMissRate::processor.cores0.core.data     0.198281                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches0.overallMissRate::total     0.198281                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches0.demandAvgMissLatency::processor.cores0.core.data  4560.092458                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1dcaches0.demandAvgMissLatency::total  4560.092458                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1dcaches0.overallAvgMissLatency::processor.cores0.core.data  4559.902386                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.overallAvgMissLatency::total  4559.902386                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches0.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches0.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches0.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches0.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches0.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches0.writebacks::writebacks     23052781                       # number of writebacks (Count)
board.cache_hierarchy.l1dcaches0.writebacks::total     23052781                       # number of writebacks (Count)
board.cache_hierarchy.l1dcaches0.demandMshrHits::processor.cores0.core.data     38808479                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1dcaches0.demandMshrHits::total     38808479                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1dcaches0.overallMshrHits::processor.cores0.core.data     38808479                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1dcaches0.overallMshrHits::total     38808479                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1dcaches0.demandMshrMisses::processor.cores0.core.data     18720483                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.demandMshrMisses::total     18720483                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.overallMshrMisses::cache_hierarchy.l1dcaches0.prefetcher      6172559                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.overallMshrMisses::processor.cores0.core.data     18722881                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.overallMshrMisses::total     24895440                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.demandMshrMissLatency::processor.cores0.core.data  77442707000                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.demandMshrMissLatency::total  77442707000                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.overallMshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher  30311529499                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.overallMshrMissLatency::processor.cores0.core.data  77453277500                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.overallMshrMissLatency::total 107764806999                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.demandMshrMissRate::processor.cores0.core.data     0.064521                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches0.demandMshrMissRate::total     0.064521                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches0.overallMshrMissRate::cache_hierarchy.l1dcaches0.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches0.overallMshrMissRate::processor.cores0.core.data     0.064528                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches0.overallMshrMissRate::total     0.085802                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches0.demandAvgMshrMissLatency::processor.cores0.core.data  4136.790007                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.demandAvgMshrMissLatency::total  4136.790007                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.overallAvgMshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher  4910.690930                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.overallAvgMshrMissLatency::processor.cores0.core.data  4136.824749                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.overallAvgMshrMissLatency::total  4328.696621                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.replacements     24546491                       # number of replacements (Count)
board.cache_hierarchy.l1dcaches0.HardPFReq.mshrMisses::cache_hierarchy.l1dcaches0.prefetcher      6172559                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.HardPFReq.mshrMisses::total      6172559                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.HardPFReq.mshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher  30311529499                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.HardPFReq.mshrMissLatency::total  30311529499                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.HardPFReq.mshrMissRate::cache_hierarchy.l1dcaches0.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.HardPFReq.avgMshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher  4910.690930                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.HardPFReq.avgMshrMissLatency::total  4910.690930                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.LockedRMWReadReq.hits::processor.cores0.core.data          173                       # number of LockedRMWReadReq hits (Count)
board.cache_hierarchy.l1dcaches0.LockedRMWReadReq.hits::total          173                       # number of LockedRMWReadReq hits (Count)
board.cache_hierarchy.l1dcaches0.LockedRMWReadReq.misses::processor.cores0.core.data           18                       # number of LockedRMWReadReq misses (Count)
board.cache_hierarchy.l1dcaches0.LockedRMWReadReq.misses::total           18                       # number of LockedRMWReadReq misses (Count)
board.cache_hierarchy.l1dcaches0.LockedRMWReadReq.missLatency::processor.cores0.core.data       213500                       # number of LockedRMWReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.LockedRMWReadReq.missLatency::total       213500                       # number of LockedRMWReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.LockedRMWReadReq.accesses::processor.cores0.core.data          191                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches0.LockedRMWReadReq.accesses::total          191                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches0.LockedRMWReadReq.missRate::processor.cores0.core.data     0.094241                       # miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.LockedRMWReadReq.missRate::total     0.094241                       # miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.LockedRMWReadReq.avgMissLatency::processor.cores0.core.data 11861.111111                       # average LockedRMWReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.LockedRMWReadReq.avgMissLatency::total 11861.111111                       # average LockedRMWReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.LockedRMWReadReq.mshrMisses::processor.cores0.core.data           18                       # number of LockedRMWReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.LockedRMWReadReq.mshrMisses::total           18                       # number of LockedRMWReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.LockedRMWReadReq.mshrMissLatency::processor.cores0.core.data       784000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.LockedRMWReadReq.mshrMissLatency::total       784000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.LockedRMWReadReq.mshrMissRate::processor.cores0.core.data     0.094241                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.LockedRMWReadReq.mshrMissRate::total     0.094241                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.LockedRMWReadReq.avgMshrMissLatency::processor.cores0.core.data 43555.555556                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.LockedRMWReadReq.avgMshrMissLatency::total 43555.555556                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.LockedRMWWriteReq.hits::processor.cores0.core.data          191                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.l1dcaches0.LockedRMWWriteReq.hits::total          191                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.l1dcaches0.LockedRMWWriteReq.accesses::processor.cores0.core.data          191                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches0.LockedRMWWriteReq.accesses::total          191                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches0.ReadReq.hits::processor.cores0.core.data    157315200                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1dcaches0.ReadReq.hits::total    157315200                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1dcaches0.ReadReq.misses::processor.cores0.core.data     28819157                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1dcaches0.ReadReq.misses::total     28819157                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1dcaches0.ReadReq.missLatency::processor.cores0.core.data 111055013000                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.ReadReq.missLatency::total 111055013000                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.ReadReq.accesses::processor.cores0.core.data    186134357                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches0.ReadReq.accesses::total    186134357                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches0.ReadReq.missRate::processor.cores0.core.data     0.154830                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.ReadReq.missRate::total     0.154830                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.ReadReq.avgMissLatency::processor.cores0.core.data  3853.513585                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.ReadReq.avgMissLatency::total  3853.513585                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.ReadReq.mshrHits::processor.cores0.core.data     21197235                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches0.ReadReq.mshrHits::total     21197235                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches0.ReadReq.mshrMisses::processor.cores0.core.data      7621922                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.ReadReq.mshrMisses::total      7621922                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.ReadReq.mshrMissLatency::processor.cores0.core.data  32504260000                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.ReadReq.mshrMissLatency::total  32504260000                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.ReadReq.mshrMissRate::processor.cores0.core.data     0.040948                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.ReadReq.mshrMissRate::total     0.040948                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.ReadReq.avgMshrMissLatency::processor.cores0.core.data  4264.575261                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.ReadReq.avgMshrMissLatency::total  4264.575261                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.SoftPFReq.hits::processor.cores0.core.data         2016                       # number of SoftPFReq hits (Count)
board.cache_hierarchy.l1dcaches0.SoftPFReq.hits::total         2016                       # number of SoftPFReq hits (Count)
board.cache_hierarchy.l1dcaches0.SoftPFReq.misses::processor.cores0.core.data         2398                       # number of SoftPFReq misses (Count)
board.cache_hierarchy.l1dcaches0.SoftPFReq.misses::total         2398                       # number of SoftPFReq misses (Count)
board.cache_hierarchy.l1dcaches0.SoftPFReq.accesses::processor.cores0.core.data         4414                       # number of SoftPFReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches0.SoftPFReq.accesses::total         4414                       # number of SoftPFReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches0.SoftPFReq.missRate::processor.cores0.core.data     0.543271                       # miss rate for SoftPFReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.SoftPFReq.missRate::total     0.543271                       # miss rate for SoftPFReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.SoftPFReq.mshrMisses::processor.cores0.core.data         2398                       # number of SoftPFReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.SoftPFReq.mshrMisses::total         2398                       # number of SoftPFReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.SoftPFReq.mshrMissLatency::processor.cores0.core.data     10570500                       # number of SoftPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.SoftPFReq.mshrMissLatency::total     10570500                       # number of SoftPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.SoftPFReq.mshrMissRate::processor.cores0.core.data     0.543271                       # mshr miss rate for SoftPFReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.SoftPFReq.mshrMissRate::total     0.543271                       # mshr miss rate for SoftPFReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.SoftPFReq.avgMshrMissLatency::processor.cores0.core.data  4408.048374                       # average SoftPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.SoftPFReq.avgMshrMissLatency::total  4408.048374                       # average SoftPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.WriteReq.hits::processor.cores0.core.data     75302473                       # number of WriteReq hits (Count)
board.cache_hierarchy.l1dcaches0.WriteReq.hits::total     75302473                       # number of WriteReq hits (Count)
board.cache_hierarchy.l1dcaches0.WriteReq.misses::processor.cores0.core.data     28709805                       # number of WriteReq misses (Count)
board.cache_hierarchy.l1dcaches0.WriteReq.misses::total     28709805                       # number of WriteReq misses (Count)
board.cache_hierarchy.l1dcaches0.WriteReq.missLatency::processor.cores0.core.data 151282372750                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.WriteReq.missLatency::total 151282372750                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.WriteReq.accesses::processor.cores0.core.data    104012278                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches0.WriteReq.accesses::total    104012278                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches0.WriteReq.missRate::processor.cores0.core.data     0.276023                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.WriteReq.missRate::total     0.276023                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.WriteReq.avgMissLatency::processor.cores0.core.data  5269.362601                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.WriteReq.avgMissLatency::total  5269.362601                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.WriteReq.mshrHits::processor.cores0.core.data     17611244                       # number of WriteReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches0.WriteReq.mshrHits::total     17611244                       # number of WriteReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches0.WriteReq.mshrMisses::processor.cores0.core.data     11098561                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.WriteReq.mshrMisses::total     11098561                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.WriteReq.mshrMissLatency::processor.cores0.core.data  44938447000                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.WriteReq.mshrMissLatency::total  44938447000                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.WriteReq.mshrMissRate::processor.cores0.core.data     0.106704                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.WriteReq.mshrMissRate::total     0.106704                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.WriteReq.avgMshrMissLatency::processor.cores0.core.data  4049.033654                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.WriteReq.avgMshrMissLatency::total  4049.033654                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.power_state.pwrStateResidencyTicks::UNDEFINED 196057711750                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches0.prefetcher.demandMshrMisses     18720483                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfIssued      8640384                       # number of hwpf issued (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfUnused       295032                       # number of HardPF blocks evicted w/o reference (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfUseful      5872680                       # number of useful prefetch (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfUsefulButMiss         3297                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.accuracy     0.679678                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.coverage     0.238793                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfHitInCache      1050206                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfHitInMSHR      1417619                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfLate      2467825                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfIdentified     10969085                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfBufferHit      2054012                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfRemovedDemand           16                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfSpanPage      6307499                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfUsefulSpanPage         9256                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 196057711750                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches0.tags.tagsInUse   511.934037                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1dcaches0.tags.totalRefs    259900593                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches0.tags.sampledRefs     24547003                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches0.tags.avgRefs    10.587875                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1dcaches0.tags.warmupTick       139000                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1dcaches0.tags.occupancies::cache_hierarchy.l1dcaches0.prefetcher   124.766393                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1dcaches0.tags.occupancies::processor.cores0.core.data   387.167644                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1dcaches0.tags.avgOccs::cache_hierarchy.l1dcaches0.prefetcher     0.243684                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches0.tags.avgOccs::processor.cores0.core.data     0.756187                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches0.tags.avgOccs::total     0.999871                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches0.tags.occupanciesTaskId::1022          104                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1dcaches0.tags.occupanciesTaskId::1024          408                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1dcaches0.tags.ageTaskId_1022::0           14                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches0.tags.ageTaskId_1022::1           90                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches0.tags.ageTaskId_1024::0          221                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches0.tags.ageTaskId_1024::1          113                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches0.tags.ageTaskId_1024::2           74                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches0.tags.ratioOccsTaskId::1022     0.203125                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1dcaches0.tags.ratioOccsTaskId::1024     0.796875                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1dcaches0.tags.tagAccesses   2345758451                       # Number of tag accesses (Count)
board.cache_hierarchy.l1dcaches0.tags.dataAccesses   2345758451                       # Number of data accesses (Count)
board.cache_hierarchy.l1dcaches0.tags.power_state.pwrStateResidencyTicks::UNDEFINED 196057711750                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches1.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches1.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches1.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches1.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches1.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches1.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches1.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.l1dcaches1.power_state.pwrStateResidencyTicks::UNDEFINED 196057711750                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches1.prefetcher.demandMshrMisses            0                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfIssued            0                       # number of hwpf issued (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.accuracy          nan                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.coverage          nan                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 196057711750                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches1.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1dcaches1.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches1.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches1.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1dcaches1.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1dcaches1.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.l1dcaches1.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.l1dcaches1.tags.power_state.pwrStateResidencyTicks::UNDEFINED 196057711750                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches0.demandHits::processor.cores0.core.inst     54114000                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1icaches0.demandHits::total     54114000                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1icaches0.overallHits::processor.cores0.core.inst     54114000                       # number of overall hits (Count)
board.cache_hierarchy.l1icaches0.overallHits::total     54114000                       # number of overall hits (Count)
board.cache_hierarchy.l1icaches0.demandMisses::processor.cores0.core.inst        12629                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1icaches0.demandMisses::total        12629                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1icaches0.overallMisses::processor.cores0.core.inst        12629                       # number of overall misses (Count)
board.cache_hierarchy.l1icaches0.overallMisses::total        12629                       # number of overall misses (Count)
board.cache_hierarchy.l1icaches0.demandMissLatency::processor.cores0.core.inst    251550750                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1icaches0.demandMissLatency::total    251550750                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1icaches0.overallMissLatency::processor.cores0.core.inst    251550750                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1icaches0.overallMissLatency::total    251550750                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1icaches0.demandAccesses::processor.cores0.core.inst     54126629                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1icaches0.demandAccesses::total     54126629                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1icaches0.overallAccesses::processor.cores0.core.inst     54126629                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1icaches0.overallAccesses::total     54126629                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1icaches0.demandMissRate::processor.cores0.core.inst     0.000233                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1icaches0.demandMissRate::total     0.000233                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1icaches0.overallMissRate::processor.cores0.core.inst     0.000233                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1icaches0.overallMissRate::total     0.000233                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1icaches0.demandAvgMissLatency::processor.cores0.core.inst 19918.501069                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1icaches0.demandAvgMissLatency::total 19918.501069                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1icaches0.overallAvgMissLatency::processor.cores0.core.inst 19918.501069                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches0.overallAvgMissLatency::total 19918.501069                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches0.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches0.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches0.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches0.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches0.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches0.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches0.writebacks::writebacks        10916                       # number of writebacks (Count)
board.cache_hierarchy.l1icaches0.writebacks::total        10916                       # number of writebacks (Count)
board.cache_hierarchy.l1icaches0.demandMshrHits::processor.cores0.core.inst         1200                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1icaches0.demandMshrHits::total         1200                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1icaches0.overallMshrHits::processor.cores0.core.inst         1200                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1icaches0.overallMshrHits::total         1200                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1icaches0.demandMshrMisses::processor.cores0.core.inst        11429                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1icaches0.demandMshrMisses::total        11429                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1icaches0.overallMshrMisses::processor.cores0.core.inst        11429                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1icaches0.overallMshrMisses::total        11429                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1icaches0.demandMshrMissLatency::processor.cores0.core.inst    215000750                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches0.demandMshrMissLatency::total    215000750                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches0.overallMshrMissLatency::processor.cores0.core.inst    215000750                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches0.overallMshrMissLatency::total    215000750                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches0.demandMshrMissRate::processor.cores0.core.inst     0.000211                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1icaches0.demandMshrMissRate::total     0.000211                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1icaches0.overallMshrMissRate::processor.cores0.core.inst     0.000211                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1icaches0.overallMshrMissRate::total     0.000211                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1icaches0.demandAvgMshrMissLatency::processor.cores0.core.inst 18811.860180                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches0.demandAvgMshrMissLatency::total 18811.860180                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches0.overallAvgMshrMissLatency::processor.cores0.core.inst 18811.860180                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches0.overallAvgMshrMissLatency::total 18811.860180                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches0.replacements        10916                       # number of replacements (Count)
board.cache_hierarchy.l1icaches0.ReadReq.hits::processor.cores0.core.inst     54114000                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1icaches0.ReadReq.hits::total     54114000                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1icaches0.ReadReq.misses::processor.cores0.core.inst        12629                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1icaches0.ReadReq.misses::total        12629                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1icaches0.ReadReq.missLatency::processor.cores0.core.inst    251550750                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1icaches0.ReadReq.missLatency::total    251550750                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1icaches0.ReadReq.accesses::processor.cores0.core.inst     54126629                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1icaches0.ReadReq.accesses::total     54126629                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1icaches0.ReadReq.missRate::processor.cores0.core.inst     0.000233                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches0.ReadReq.missRate::total     0.000233                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches0.ReadReq.avgMissLatency::processor.cores0.core.inst 19918.501069                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches0.ReadReq.avgMissLatency::total 19918.501069                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches0.ReadReq.mshrHits::processor.cores0.core.inst         1200                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1icaches0.ReadReq.mshrHits::total         1200                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1icaches0.ReadReq.mshrMisses::processor.cores0.core.inst        11429                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1icaches0.ReadReq.mshrMisses::total        11429                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1icaches0.ReadReq.mshrMissLatency::processor.cores0.core.inst    215000750                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches0.ReadReq.mshrMissLatency::total    215000750                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches0.ReadReq.mshrMissRate::processor.cores0.core.inst     0.000211                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches0.ReadReq.mshrMissRate::total     0.000211                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches0.ReadReq.avgMshrMissLatency::processor.cores0.core.inst 18811.860180                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches0.ReadReq.avgMshrMissLatency::total 18811.860180                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches0.power_state.pwrStateResidencyTicks::UNDEFINED 196057711750                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches0.prefetcher.demandMshrMisses        11429                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfIssued            0                       # number of hwpf issued (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1icaches0.prefetcher.accuracy          nan                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1icaches0.prefetcher.coverage            0                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1icaches0.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 196057711750                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches0.tags.tagsInUse   511.944498                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1icaches0.tags.totalRefs     54125428                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches0.tags.sampledRefs        11428                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches0.tags.avgRefs  4736.211761                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1icaches0.tags.warmupTick        69750                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1icaches0.tags.occupancies::processor.cores0.core.inst   511.944498                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1icaches0.tags.avgOccs::processor.cores0.core.inst     0.999892                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1icaches0.tags.avgOccs::total     0.999892                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1icaches0.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1icaches0.tags.ageTaskId_1024::0          151                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1icaches0.tags.ageTaskId_1024::1          324                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1icaches0.tags.ageTaskId_1024::2           31                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1icaches0.tags.ageTaskId_1024::4            6                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1icaches0.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1icaches0.tags.tagAccesses    433024460                       # Number of tag accesses (Count)
board.cache_hierarchy.l1icaches0.tags.dataAccesses    433024460                       # Number of data accesses (Count)
board.cache_hierarchy.l1icaches0.tags.power_state.pwrStateResidencyTicks::UNDEFINED 196057711750                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches1.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches1.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches1.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches1.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches1.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches1.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches1.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.l1icaches1.power_state.pwrStateResidencyTicks::UNDEFINED 196057711750                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches1.prefetcher.demandMshrMisses            0                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfIssued            0                       # number of hwpf issued (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1icaches1.prefetcher.accuracy          nan                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1icaches1.prefetcher.coverage          nan                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1icaches1.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 196057711750                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches1.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1icaches1.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches1.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches1.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1icaches1.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1icaches1.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.l1icaches1.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.l1icaches1.tags.power_state.pwrStateResidencyTicks::UNDEFINED 196057711750                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2buses0.transDist::ReadResp     13808307                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses0.transDist::WritebackDirty     25954690                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses0.transDist::WritebackClean        10916                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses0.transDist::CleanEvict      1505188                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses0.transDist::HardPFReq      1364817                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses0.transDist::UpgradeReq       348604                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses0.transDist::UpgradeResp       348604                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses0.transDist::ReadExReq     10750124                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses0.transDist::ReadExResp     10750124                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses0.transDist::ReadSharedReq     13808308                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses0.transDist::InvalidateReq            2                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses0.transDist::InvalidateResp            2                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses0.pktCount_board.cache_hierarchy.l1icaches0.mem_side_port::board.cache_hierarchy.l2caches0.cpu_side_port        33772                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2buses0.pktCount_board.cache_hierarchy.l1dcaches0.mem_side_port::board.cache_hierarchy.l2caches0.cpu_side_port     74337709                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2buses0.pktCount::total     74371481                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2buses0.pktSize_board.cache_hierarchy.l1icaches0.mem_side_port::board.cache_hierarchy.l2caches0.cpu_side_port      1429952                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2buses0.pktSize_board.cache_hierarchy.l1dcaches0.mem_side_port::board.cache_hierarchy.l2caches0.cpu_side_port   3046386176                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2buses0.pktSize::total   3047816128                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2buses0.snoops         4278205                       # Total snoops (Count)
board.cache_hierarchy.l2buses0.snoopTraffic    185722240                       # Total snoop traffic (Byte)
board.cache_hierarchy.l2buses0.snoopFanout::samples     29185266                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses0.snoopFanout::mean     0.000275                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses0.snoopFanout::stdev     0.016582                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses0.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses0.snoopFanout::0     29177239     99.97%     99.97% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses0.snoopFanout::1         8027      0.03%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses0.snoopFanout::2            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses0.snoopFanout::3            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses0.snoopFanout::4            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses0.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses0.snoopFanout::min_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses0.snoopFanout::max_value            1                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses0.snoopFanout::total     29185266                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses0.power_state.pwrStateResidencyTicks::UNDEFINED 196057711750                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2buses0.reqLayer0.occupancy  23921648264                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2buses0.reqLayer0.utilization          0.1                       # Layer utilization (Ratio)
board.cache_hierarchy.l2buses0.respLayer0.occupancy      8575233                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2buses0.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2buses0.respLayer1.occupancy  18497406987                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2buses0.respLayer1.utilization          0.1                       # Layer utilization (Ratio)
board.cache_hierarchy.l2buses0.snoop_filter.totRequests     49464485                       # Total number of requests made to the snoop filter. (Count)
board.cache_hierarchy.l2buses0.snoop_filter.hitSingleRequests     24906029                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.l2buses0.snoop_filter.hitMultiRequests           16                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.l2buses0.snoop_filter.totSnoops         8011                       # Total number of snoops made to the snoop filter. (Count)
board.cache_hierarchy.l2buses0.snoop_filter.hitSingleSnoops         8011                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.l2buses0.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.l2buses1.snoops               0                       # Total snoops (Count)
board.cache_hierarchy.l2buses1.snoopTraffic            0                       # Total snoop traffic (Byte)
board.cache_hierarchy.l2buses1.snoopFanout::samples            0                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses1.snoopFanout::mean          nan                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses1.snoopFanout::stdev          nan                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses1.snoopFanout::underflows            0                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses1.snoopFanout::0            0                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses1.snoopFanout::1            0                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses1.snoopFanout::2            0                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses1.snoopFanout::3            0                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses1.snoopFanout::4            0                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses1.snoopFanout::overflows            0                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses1.snoopFanout::min_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses1.snoopFanout::max_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses1.snoopFanout::total            0                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses1.power_state.pwrStateResidencyTicks::UNDEFINED 196057711750                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2buses1.snoop_filter.totRequests            0                       # Total number of requests made to the snoop filter. (Count)
board.cache_hierarchy.l2buses1.snoop_filter.hitSingleRequests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.l2buses1.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.l2buses1.snoop_filter.totSnoops            0                       # Total number of snoops made to the snoop filter. (Count)
board.cache_hierarchy.l2buses1.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.l2buses1.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.l2caches0.demandHits::cache_hierarchy.l1dcaches0.prefetcher      5570958                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2caches0.demandHits::processor.cores0.core.inst         5476                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2caches0.demandHits::processor.cores0.core.data     16796492                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2caches0.demandHits::total     22372926                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2caches0.overallHits::cache_hierarchy.l1dcaches0.prefetcher      5570958                       # number of overall hits (Count)
board.cache_hierarchy.l2caches0.overallHits::processor.cores0.core.inst         5476                       # number of overall hits (Count)
board.cache_hierarchy.l2caches0.overallHits::processor.cores0.core.data     16796492                       # number of overall hits (Count)
board.cache_hierarchy.l2caches0.overallHits::total     22372926                       # number of overall hits (Count)
board.cache_hierarchy.l2caches0.demandMisses::cache_hierarchy.l1dcaches0.prefetcher       601601                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2caches0.demandMisses::processor.cores0.core.inst         5952                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2caches0.demandMisses::processor.cores0.core.data      1577952                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2caches0.demandMisses::total      2185505                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2caches0.overallMisses::cache_hierarchy.l1dcaches0.prefetcher       601601                       # number of overall misses (Count)
board.cache_hierarchy.l2caches0.overallMisses::processor.cores0.core.inst         5952                       # number of overall misses (Count)
board.cache_hierarchy.l2caches0.overallMisses::processor.cores0.core.data      1577952                       # number of overall misses (Count)
board.cache_hierarchy.l2caches0.overallMisses::total      2185505                       # number of overall misses (Count)
board.cache_hierarchy.l2caches0.demandMissLatency::cache_hierarchy.l1dcaches0.prefetcher   6202390285                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2caches0.demandMissLatency::processor.cores0.core.inst    193871250                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2caches0.demandMissLatency::processor.cores0.core.data  19827196249                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2caches0.demandMissLatency::total  26223457784                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2caches0.overallMissLatency::cache_hierarchy.l1dcaches0.prefetcher   6202390285                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2caches0.overallMissLatency::processor.cores0.core.inst    193871250                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2caches0.overallMissLatency::processor.cores0.core.data  19827196249                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2caches0.overallMissLatency::total  26223457784                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2caches0.demandAccesses::cache_hierarchy.l1dcaches0.prefetcher      6172559                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2caches0.demandAccesses::processor.cores0.core.inst        11428                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2caches0.demandAccesses::processor.cores0.core.data     18374444                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2caches0.demandAccesses::total     24558431                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2caches0.overallAccesses::cache_hierarchy.l1dcaches0.prefetcher      6172559                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2caches0.overallAccesses::processor.cores0.core.inst        11428                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2caches0.overallAccesses::processor.cores0.core.data     18374444                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2caches0.overallAccesses::total     24558431                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2caches0.demandMissRate::cache_hierarchy.l1dcaches0.prefetcher     0.097464                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2caches0.demandMissRate::processor.cores0.core.inst     0.520826                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2caches0.demandMissRate::processor.cores0.core.data     0.085878                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2caches0.demandMissRate::total     0.088992                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2caches0.overallMissRate::cache_hierarchy.l1dcaches0.prefetcher     0.097464                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2caches0.overallMissRate::processor.cores0.core.inst     0.520826                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2caches0.overallMissRate::processor.cores0.core.data     0.085878                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2caches0.overallMissRate::total     0.088992                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2caches0.demandAvgMissLatency::cache_hierarchy.l1dcaches0.prefetcher 10309.807140                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2caches0.demandAvgMissLatency::processor.cores0.core.inst 32572.454637                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2caches0.demandAvgMissLatency::processor.cores0.core.data 12565.145359                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2caches0.demandAvgMissLatency::total 11998.809330                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2caches0.overallAvgMissLatency::cache_hierarchy.l1dcaches0.prefetcher 10309.807140                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.overallAvgMissLatency::processor.cores0.core.inst 32572.454637                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.overallAvgMissLatency::processor.cores0.core.data 12565.145359                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.overallAvgMissLatency::total 11998.809330                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.blockedCycles::no_mshrs          780                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l2caches0.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l2caches0.blockedCauses::no_mshrs           48                       # number of times access was blocked (Count)
board.cache_hierarchy.l2caches0.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l2caches0.avgBlocked::no_mshrs    16.250000                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l2caches0.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l2caches0.writebacks::writebacks      2901909                       # number of writebacks (Count)
board.cache_hierarchy.l2caches0.writebacks::total      2901909                       # number of writebacks (Count)
board.cache_hierarchy.l2caches0.demandMshrHits::cache_hierarchy.l1dcaches0.prefetcher        41901                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l2caches0.demandMshrHits::processor.cores0.core.data         6926                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l2caches0.demandMshrHits::total        48827                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l2caches0.overallMshrHits::cache_hierarchy.l1dcaches0.prefetcher        41901                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l2caches0.overallMshrHits::processor.cores0.core.data         6926                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l2caches0.overallMshrHits::total        48827                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l2caches0.demandMshrMisses::cache_hierarchy.l1dcaches0.prefetcher       559700                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2caches0.demandMshrMisses::processor.cores0.core.inst         5952                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2caches0.demandMshrMisses::processor.cores0.core.data      1571026                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2caches0.demandMshrMisses::total      2136678                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2caches0.overallMshrMisses::cache_hierarchy.l1dcaches0.prefetcher       559700                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2caches0.overallMshrMisses::cache_hierarchy.l2caches0.prefetcher       781407                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2caches0.overallMshrMisses::processor.cores0.core.inst         5952                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2caches0.overallMshrMisses::processor.cores0.core.data      1571026                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2caches0.overallMshrMisses::total      2918085                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2caches0.demandMshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher   5725089574                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches0.demandMshrMissLatency::processor.cores0.core.inst    192383500                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches0.demandMshrMissLatency::processor.cores0.core.data  19291844499                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches0.demandMshrMissLatency::total  25209317573                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches0.overallMshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher   5725089574                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches0.overallMshrMissLatency::cache_hierarchy.l2caches0.prefetcher   8411169354                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches0.overallMshrMissLatency::processor.cores0.core.inst    192383500                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches0.overallMshrMissLatency::processor.cores0.core.data  19291844499                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches0.overallMshrMissLatency::total  33620486927                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches0.demandMshrMissRate::cache_hierarchy.l1dcaches0.prefetcher     0.090676                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2caches0.demandMshrMissRate::processor.cores0.core.inst     0.520826                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2caches0.demandMshrMissRate::processor.cores0.core.data     0.085501                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2caches0.demandMshrMissRate::total     0.087004                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2caches0.overallMshrMissRate::cache_hierarchy.l1dcaches0.prefetcher     0.090676                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2caches0.overallMshrMissRate::cache_hierarchy.l2caches0.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2caches0.overallMshrMissRate::processor.cores0.core.inst     0.520826                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2caches0.overallMshrMissRate::processor.cores0.core.data     0.085501                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2caches0.overallMshrMissRate::total     0.118822                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2caches0.demandAvgMshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher 10228.853982                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.demandAvgMshrMissLatency::processor.cores0.core.inst 32322.496640                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.demandAvgMshrMissLatency::processor.cores0.core.data 12279.774172                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.demandAvgMshrMissLatency::total 11798.369980                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.overallAvgMshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher 10228.853982                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.overallAvgMshrMissLatency::cache_hierarchy.l2caches0.prefetcher 10764.133613                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.overallAvgMshrMissLatency::processor.cores0.core.inst 32322.496640                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.overallAvgMshrMissLatency::processor.cores0.core.data 12279.774172                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.overallAvgMshrMissLatency::total 11521.421387                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.replacements      2913387                       # number of replacements (Count)
board.cache_hierarchy.l2caches0.CleanEvict.mshrMisses::writebacks           29                       # number of CleanEvict MSHR misses (Count)
board.cache_hierarchy.l2caches0.CleanEvict.mshrMisses::total           29                       # number of CleanEvict MSHR misses (Count)
board.cache_hierarchy.l2caches0.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
board.cache_hierarchy.l2caches0.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
board.cache_hierarchy.l2caches0.HardPFReq.mshrMisses::cache_hierarchy.l2caches0.prefetcher       781407                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l2caches0.HardPFReq.mshrMisses::total       781407                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l2caches0.HardPFReq.mshrMissLatency::cache_hierarchy.l2caches0.prefetcher   8411169354                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches0.HardPFReq.mshrMissLatency::total   8411169354                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches0.HardPFReq.mshrMissRate::cache_hierarchy.l2caches0.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l2caches0.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l2caches0.HardPFReq.avgMshrMissLatency::cache_hierarchy.l2caches0.prefetcher 10764.133613                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.HardPFReq.avgMshrMissLatency::total 10764.133613                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.InvalidateReq.hits::processor.cores0.core.data            2                       # number of InvalidateReq hits (Count)
board.cache_hierarchy.l2caches0.InvalidateReq.hits::total            2                       # number of InvalidateReq hits (Count)
board.cache_hierarchy.l2caches0.InvalidateReq.accesses::processor.cores0.core.data            2                       # number of InvalidateReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches0.InvalidateReq.accesses::total            2                       # number of InvalidateReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches0.ReadExReq.hits::processor.cores0.core.data     10318510                       # number of ReadExReq hits (Count)
board.cache_hierarchy.l2caches0.ReadExReq.hits::total     10318510                       # number of ReadExReq hits (Count)
board.cache_hierarchy.l2caches0.ReadExReq.misses::processor.cores0.core.data       431614                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l2caches0.ReadExReq.misses::total       431614                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l2caches0.ReadExReq.missLatency::processor.cores0.core.data   9562316250                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l2caches0.ReadExReq.missLatency::total   9562316250                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l2caches0.ReadExReq.accesses::processor.cores0.core.data     10750124                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches0.ReadExReq.accesses::total     10750124                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches0.ReadExReq.missRate::processor.cores0.core.data     0.040150                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2caches0.ReadExReq.missRate::total     0.040150                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2caches0.ReadExReq.avgMissLatency::processor.cores0.core.data 22154.787032                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.ReadExReq.avgMissLatency::total 22154.787032                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.ReadExReq.mshrHits::processor.cores0.core.data         6919                       # number of ReadExReq MSHR hits (Count)
board.cache_hierarchy.l2caches0.ReadExReq.mshrHits::total         6919                       # number of ReadExReq MSHR hits (Count)
board.cache_hierarchy.l2caches0.ReadExReq.mshrMisses::processor.cores0.core.data       424695                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l2caches0.ReadExReq.mshrMisses::total       424695                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l2caches0.ReadExReq.mshrMissLatency::processor.cores0.core.data   9313573500                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches0.ReadExReq.mshrMissLatency::total   9313573500                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches0.ReadExReq.mshrMissRate::processor.cores0.core.data     0.039506                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2caches0.ReadExReq.mshrMissRate::total     0.039506                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2caches0.ReadExReq.avgMshrMissLatency::processor.cores0.core.data 21930.028609                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.ReadExReq.avgMshrMissLatency::total 21930.028609                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.ReadSharedReq.hits::cache_hierarchy.l1dcaches0.prefetcher      5570958                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2caches0.ReadSharedReq.hits::processor.cores0.core.inst         5476                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2caches0.ReadSharedReq.hits::processor.cores0.core.data      6477982                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2caches0.ReadSharedReq.hits::total     12054416                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2caches0.ReadSharedReq.misses::cache_hierarchy.l1dcaches0.prefetcher       601601                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2caches0.ReadSharedReq.misses::processor.cores0.core.inst         5952                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2caches0.ReadSharedReq.misses::processor.cores0.core.data      1146338                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2caches0.ReadSharedReq.misses::total      1753891                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2caches0.ReadSharedReq.missLatency::cache_hierarchy.l1dcaches0.prefetcher   6202390285                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2caches0.ReadSharedReq.missLatency::processor.cores0.core.inst    193871250                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2caches0.ReadSharedReq.missLatency::processor.cores0.core.data  10264879999                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2caches0.ReadSharedReq.missLatency::total  16661141534                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2caches0.ReadSharedReq.accesses::cache_hierarchy.l1dcaches0.prefetcher      6172559                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches0.ReadSharedReq.accesses::processor.cores0.core.inst        11428                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches0.ReadSharedReq.accesses::processor.cores0.core.data      7624320                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches0.ReadSharedReq.accesses::total     13808307                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches0.ReadSharedReq.missRate::cache_hierarchy.l1dcaches0.prefetcher     0.097464                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches0.ReadSharedReq.missRate::processor.cores0.core.inst     0.520826                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches0.ReadSharedReq.missRate::processor.cores0.core.data     0.150353                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches0.ReadSharedReq.missRate::total     0.127017                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches0.ReadSharedReq.avgMissLatency::cache_hierarchy.l1dcaches0.prefetcher 10309.807140                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.ReadSharedReq.avgMissLatency::processor.cores0.core.inst 32572.454637                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.ReadSharedReq.avgMissLatency::processor.cores0.core.data  8954.496840                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.ReadSharedReq.avgMissLatency::total  9499.530777                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.ReadSharedReq.mshrHits::cache_hierarchy.l1dcaches0.prefetcher        41901                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.l2caches0.ReadSharedReq.mshrHits::processor.cores0.core.data            7                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.l2caches0.ReadSharedReq.mshrHits::total        41908                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.l2caches0.ReadSharedReq.mshrMisses::cache_hierarchy.l1dcaches0.prefetcher       559700                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2caches0.ReadSharedReq.mshrMisses::processor.cores0.core.inst         5952                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2caches0.ReadSharedReq.mshrMisses::processor.cores0.core.data      1146331                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2caches0.ReadSharedReq.mshrMisses::total      1711983                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2caches0.ReadSharedReq.mshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher   5725089574                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches0.ReadSharedReq.mshrMissLatency::processor.cores0.core.inst    192383500                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches0.ReadSharedReq.mshrMissLatency::processor.cores0.core.data   9978270999                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches0.ReadSharedReq.mshrMissLatency::total  15895744073                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches0.ReadSharedReq.mshrMissRate::cache_hierarchy.l1dcaches0.prefetcher     0.090676                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches0.ReadSharedReq.mshrMissRate::processor.cores0.core.inst     0.520826                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches0.ReadSharedReq.mshrMissRate::processor.cores0.core.data     0.150352                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches0.ReadSharedReq.mshrMissRate::total     0.123982                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches0.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher 10228.853982                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.ReadSharedReq.avgMshrMissLatency::processor.cores0.core.inst 32322.496640                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.ReadSharedReq.avgMshrMissLatency::processor.cores0.core.data  8704.528621                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.ReadSharedReq.avgMshrMissLatency::total  9284.989438                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.UpgradeReq.hits::processor.cores0.core.data       348604                       # number of UpgradeReq hits (Count)
board.cache_hierarchy.l2caches0.UpgradeReq.hits::total       348604                       # number of UpgradeReq hits (Count)
board.cache_hierarchy.l2caches0.UpgradeReq.accesses::processor.cores0.core.data       348604                       # number of UpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches0.UpgradeReq.accesses::total       348604                       # number of UpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches0.WritebackClean.hits::writebacks        10906                       # number of WritebackClean hits (Count)
board.cache_hierarchy.l2caches0.WritebackClean.hits::total        10906                       # number of WritebackClean hits (Count)
board.cache_hierarchy.l2caches0.WritebackClean.accesses::writebacks        10906                       # number of WritebackClean accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches0.WritebackClean.accesses::total        10906                       # number of WritebackClean accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches0.WritebackDirty.hits::writebacks     23052781                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.l2caches0.WritebackDirty.hits::total     23052781                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.l2caches0.WritebackDirty.accesses::writebacks     23052781                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches0.WritebackDirty.accesses::total     23052781                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches0.power_state.pwrStateResidencyTicks::UNDEFINED 196057711750                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2caches0.prefetcher.demandMshrMisses      2136678                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l2caches0.prefetcher.pfIssued       972592                       # number of hwpf issued (Count)
board.cache_hierarchy.l2caches0.prefetcher.pfUnused          331                       # number of HardPF blocks evicted w/o reference (Count)
board.cache_hierarchy.l2caches0.prefetcher.pfUseful       732238                       # number of useful prefetch (Count)
board.cache_hierarchy.l2caches0.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l2caches0.prefetcher.accuracy     0.752873                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l2caches0.prefetcher.coverage     0.255232                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l2caches0.prefetcher.pfHitInCache       148207                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l2caches0.prefetcher.pfHitInMSHR        42978                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l2caches0.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l2caches0.prefetcher.pfLate       191185                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l2caches0.prefetcher.pfIdentified      1158074                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l2caches0.prefetcher.pfBufferHit       107990                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l2caches0.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l2caches0.prefetcher.pfRemovedDemand        42742                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l2caches0.prefetcher.pfRemovedFull           18                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l2caches0.prefetcher.pfSpanPage       819690                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l2caches0.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l2caches0.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 196057711750                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2caches0.tags.tagsInUse  8178.811564                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l2caches0.tags.totalRefs     50196975                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l2caches0.tags.sampledRefs      2921581                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l2caches0.tags.avgRefs    17.181442                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l2caches0.tags.warmupTick        69250                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l2caches0.tags.occupancies::writebacks     6.530297                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2caches0.tags.occupancies::cache_hierarchy.l1dcaches0.prefetcher  1444.654376                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2caches0.tags.occupancies::cache_hierarchy.l2caches0.prefetcher  2092.630979                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2caches0.tags.occupancies::processor.cores0.core.inst    11.706128                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2caches0.tags.occupancies::processor.cores0.core.data  4623.289784                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2caches0.tags.avgOccs::writebacks     0.000797                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2caches0.tags.avgOccs::cache_hierarchy.l1dcaches0.prefetcher     0.176349                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2caches0.tags.avgOccs::cache_hierarchy.l2caches0.prefetcher     0.255448                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2caches0.tags.avgOccs::processor.cores0.core.inst     0.001429                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2caches0.tags.avgOccs::processor.cores0.core.data     0.564366                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2caches0.tags.avgOccs::total     0.998390                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2caches0.tags.occupanciesTaskId::1022          972                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l2caches0.tags.occupanciesTaskId::1024         7220                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l2caches0.tags.ageTaskId_1022::0            3                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2caches0.tags.ageTaskId_1022::1          419                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2caches0.tags.ageTaskId_1022::2          257                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2caches0.tags.ageTaskId_1022::3           81                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2caches0.tags.ageTaskId_1022::4          212                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2caches0.tags.ageTaskId_1024::0          257                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2caches0.tags.ageTaskId_1024::1          407                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2caches0.tags.ageTaskId_1024::2         5742                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2caches0.tags.ageTaskId_1024::3          477                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2caches0.tags.ageTaskId_1024::4          337                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2caches0.tags.ratioOccsTaskId::1022     0.118652                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l2caches0.tags.ratioOccsTaskId::1024     0.881348                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l2caches0.tags.tagAccesses    398637005                       # Number of tag accesses (Count)
board.cache_hierarchy.l2caches0.tags.dataAccesses    398637005                       # Number of data accesses (Count)
board.cache_hierarchy.l2caches0.tags.power_state.pwrStateResidencyTicks::UNDEFINED 196057711750                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2caches1.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l2caches1.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l2caches1.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l2caches1.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l2caches1.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l2caches1.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l2caches1.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.l2caches1.power_state.pwrStateResidencyTicks::UNDEFINED 196057711750                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2caches1.prefetcher.demandMshrMisses            0                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l2caches1.prefetcher.pfIssued            0                       # number of hwpf issued (Count)
board.cache_hierarchy.l2caches1.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
board.cache_hierarchy.l2caches1.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l2caches1.prefetcher.accuracy          nan                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l2caches1.prefetcher.coverage          nan                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l2caches1.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l2caches1.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l2caches1.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l2caches1.prefetcher.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l2caches1.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l2caches1.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l2caches1.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l2caches1.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l2caches1.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l2caches1.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l2caches1.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l2caches1.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 196057711750                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2caches1.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l2caches1.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l2caches1.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l2caches1.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l2caches1.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l2caches1.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.l2caches1.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.l2caches1.tags.power_state.pwrStateResidencyTicks::UNDEFINED 196057711750                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l3bus.transDist::ReadResp      2493386                       # Transaction distribution (Count)
board.cache_hierarchy.l3bus.transDist::WritebackDirty      2901909                       # Transaction distribution (Count)
board.cache_hierarchy.l3bus.transDist::CleanEvict         7973                       # Transaction distribution (Count)
board.cache_hierarchy.l3bus.transDist::HardPFReq         5961                       # Transaction distribution (Count)
board.cache_hierarchy.l3bus.transDist::ReadExReq       424695                       # Transaction distribution (Count)
board.cache_hierarchy.l3bus.transDist::ReadExResp       424695                       # Transaction distribution (Count)
board.cache_hierarchy.l3bus.transDist::ReadSharedReq      2493386                       # Transaction distribution (Count)
board.cache_hierarchy.l3bus.pktCount_board.cache_hierarchy.l2caches0.mem_side_port::board.cache_hierarchy.l3cache.cpu_side_port      8746044                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l3bus.pktCount::total      8746044                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l3bus.pktSize_board.cache_hierarchy.l2caches0.mem_side_port::board.cache_hierarchy.l3cache.cpu_side_port    372479360                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l3bus.pktSize::total    372479360                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l3bus.snoops               5961                       # Total snoops (Count)
board.cache_hierarchy.l3bus.snoopTraffic            0                       # Total snoop traffic (Byte)
board.cache_hierarchy.l3bus.snoopFanout::samples      2924042                       # Request fanout histogram (Count)
board.cache_hierarchy.l3bus.snoopFanout::mean     0.000002                       # Request fanout histogram (Count)
board.cache_hierarchy.l3bus.snoopFanout::stdev     0.001308                       # Request fanout histogram (Count)
board.cache_hierarchy.l3bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
board.cache_hierarchy.l3bus.snoopFanout::0      2924037    100.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l3bus.snoopFanout::1            5      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l3bus.snoopFanout::2            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l3bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l3bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.l3bus.snoopFanout::max_value            1                       # Request fanout histogram (Count)
board.cache_hierarchy.l3bus.snoopFanout::total      2924042                       # Request fanout histogram (Count)
board.cache_hierarchy.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 196057711750                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l3bus.reqLayer0.occupancy   2917025712                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l3bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l3bus.respLayer0.occupancy   2188560750                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l3bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l3bus.snoop_filter.totRequests      5827963                       # Total number of requests made to the snoop filter. (Count)
board.cache_hierarchy.l3bus.snoop_filter.hitSingleRequests      2909889                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.l3bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.l3bus.snoop_filter.totSnoops            5                       # Total number of snoops made to the snoop filter. (Count)
board.cache_hierarchy.l3bus.snoop_filter.hitSingleSnoops            5                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.l3bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.l3cache.demandHits::cache_hierarchy.l1dcaches0.prefetcher       559185                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l3cache.demandHits::cache_hierarchy.l2caches0.prefetcher       722747                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l3cache.demandHits::processor.cores0.core.inst         2859                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l3cache.demandHits::processor.cores0.core.data      1461118                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l3cache.demandHits::total      2745909                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l3cache.overallHits::cache_hierarchy.l1dcaches0.prefetcher       559185                       # number of overall hits (Count)
board.cache_hierarchy.l3cache.overallHits::cache_hierarchy.l2caches0.prefetcher       722747                       # number of overall hits (Count)
board.cache_hierarchy.l3cache.overallHits::processor.cores0.core.inst         2859                       # number of overall hits (Count)
board.cache_hierarchy.l3cache.overallHits::processor.cores0.core.data      1461118                       # number of overall hits (Count)
board.cache_hierarchy.l3cache.overallHits::total      2745909                       # number of overall hits (Count)
board.cache_hierarchy.l3cache.demandMisses::cache_hierarchy.l1dcaches0.prefetcher         4982                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l3cache.demandMisses::cache_hierarchy.l2caches0.prefetcher        54190                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l3cache.demandMisses::processor.cores0.core.inst         3092                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l3cache.demandMisses::processor.cores0.core.data       109908                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l3cache.demandMisses::total       172172                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l3cache.overallMisses::cache_hierarchy.l1dcaches0.prefetcher         4982                       # number of overall misses (Count)
board.cache_hierarchy.l3cache.overallMisses::cache_hierarchy.l2caches0.prefetcher        54190                       # number of overall misses (Count)
board.cache_hierarchy.l3cache.overallMisses::processor.cores0.core.inst         3092                       # number of overall misses (Count)
board.cache_hierarchy.l3cache.overallMisses::processor.cores0.core.data       109908                       # number of overall misses (Count)
board.cache_hierarchy.l3cache.overallMisses::total       172172                       # number of overall misses (Count)
board.cache_hierarchy.l3cache.demandMissLatency::cache_hierarchy.l1dcaches0.prefetcher    362125682                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l3cache.demandMissLatency::cache_hierarchy.l2caches0.prefetcher   3462829008                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l3cache.demandMissLatency::processor.cores0.core.inst    158676750                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l3cache.demandMissLatency::processor.cores0.core.data   6343353000                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l3cache.demandMissLatency::total  10326984440                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l3cache.overallMissLatency::cache_hierarchy.l1dcaches0.prefetcher    362125682                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l3cache.overallMissLatency::cache_hierarchy.l2caches0.prefetcher   3462829008                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l3cache.overallMissLatency::processor.cores0.core.inst    158676750                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l3cache.overallMissLatency::processor.cores0.core.data   6343353000                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l3cache.overallMissLatency::total  10326984440                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l3cache.demandAccesses::cache_hierarchy.l1dcaches0.prefetcher       564167                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l3cache.demandAccesses::cache_hierarchy.l2caches0.prefetcher       776937                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l3cache.demandAccesses::processor.cores0.core.inst         5951                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l3cache.demandAccesses::processor.cores0.core.data      1571026                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l3cache.demandAccesses::total      2918081                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l3cache.overallAccesses::cache_hierarchy.l1dcaches0.prefetcher       564167                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l3cache.overallAccesses::cache_hierarchy.l2caches0.prefetcher       776937                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l3cache.overallAccesses::processor.cores0.core.inst         5951                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l3cache.overallAccesses::processor.cores0.core.data      1571026                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l3cache.overallAccesses::total      2918081                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l3cache.demandMissRate::cache_hierarchy.l1dcaches0.prefetcher     0.008831                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l3cache.demandMissRate::cache_hierarchy.l2caches0.prefetcher     0.069748                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l3cache.demandMissRate::processor.cores0.core.inst     0.519577                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l3cache.demandMissRate::processor.cores0.core.data     0.069959                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l3cache.demandMissRate::total     0.059002                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l3cache.overallMissRate::cache_hierarchy.l1dcaches0.prefetcher     0.008831                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l3cache.overallMissRate::cache_hierarchy.l2caches0.prefetcher     0.069748                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l3cache.overallMissRate::processor.cores0.core.inst     0.519577                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l3cache.overallMissRate::processor.cores0.core.data     0.069959                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l3cache.overallMissRate::total     0.059002                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l3cache.demandAvgMissLatency::cache_hierarchy.l1dcaches0.prefetcher 72686.808912                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l3cache.demandAvgMissLatency::cache_hierarchy.l2caches0.prefetcher 63901.624063                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l3cache.demandAvgMissLatency::processor.cores0.core.inst 51318.483182                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l3cache.demandAvgMissLatency::processor.cores0.core.data 57715.116279                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l3cache.demandAvgMissLatency::total 59980.626583                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l3cache.overallAvgMissLatency::cache_hierarchy.l1dcaches0.prefetcher 72686.808912                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.overallAvgMissLatency::cache_hierarchy.l2caches0.prefetcher 63901.624063                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.overallAvgMissLatency::processor.cores0.core.inst 51318.483182                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.overallAvgMissLatency::processor.cores0.core.data 57715.116279                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.overallAvgMissLatency::total 59980.626583                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.blockedCycles::no_mshrs          213                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l3cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l3cache.blockedCauses::no_mshrs           24                       # number of times access was blocked (Count)
board.cache_hierarchy.l3cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l3cache.avgBlocked::no_mshrs     8.875000                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l3cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l3cache.demandMshrHits::cache_hierarchy.l1dcaches0.prefetcher           11                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l3cache.demandMshrHits::cache_hierarchy.l2caches0.prefetcher          311                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l3cache.demandMshrHits::processor.cores0.core.data           21                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l3cache.demandMshrHits::total          343                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l3cache.overallMshrHits::cache_hierarchy.l1dcaches0.prefetcher           11                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l3cache.overallMshrHits::cache_hierarchy.l2caches0.prefetcher          311                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l3cache.overallMshrHits::processor.cores0.core.data           21                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l3cache.overallMshrHits::total          343                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l3cache.demandMshrMisses::cache_hierarchy.l1dcaches0.prefetcher         4971                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l3cache.demandMshrMisses::cache_hierarchy.l2caches0.prefetcher        53879                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l3cache.demandMshrMisses::processor.cores0.core.inst         3092                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l3cache.demandMshrMisses::processor.cores0.core.data       109887                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l3cache.demandMshrMisses::total       171829                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l3cache.overallMshrMisses::cache_hierarchy.l1dcaches0.prefetcher         4971                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l3cache.overallMshrMisses::cache_hierarchy.l2caches0.prefetcher        53879                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l3cache.overallMshrMisses::cache_hierarchy.l3cache.prefetcher         3433                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l3cache.overallMshrMisses::processor.cores0.core.inst         3092                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l3cache.overallMshrMisses::processor.cores0.core.data       109887                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l3cache.overallMshrMisses::total       175262                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l3cache.demandMshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher    360466682                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l3cache.demandMshrMissLatency::cache_hierarchy.l2caches0.prefetcher   3441582670                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l3cache.demandMshrMissLatency::processor.cores0.core.inst    157903750                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l3cache.demandMshrMissLatency::processor.cores0.core.data   6315327000                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l3cache.demandMshrMissLatency::total  10275280102                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l3cache.overallMshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher    360466682                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l3cache.overallMshrMissLatency::cache_hierarchy.l2caches0.prefetcher   3441582670                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l3cache.overallMshrMissLatency::cache_hierarchy.l3cache.prefetcher    213495177                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l3cache.overallMshrMissLatency::processor.cores0.core.inst    157903750                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l3cache.overallMshrMissLatency::processor.cores0.core.data   6315327000                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l3cache.overallMshrMissLatency::total  10488775279                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l3cache.demandMshrMissRate::cache_hierarchy.l1dcaches0.prefetcher     0.008811                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l3cache.demandMshrMissRate::cache_hierarchy.l2caches0.prefetcher     0.069348                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l3cache.demandMshrMissRate::processor.cores0.core.inst     0.519577                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l3cache.demandMshrMissRate::processor.cores0.core.data     0.069946                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l3cache.demandMshrMissRate::total     0.058884                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l3cache.overallMshrMissRate::cache_hierarchy.l1dcaches0.prefetcher     0.008811                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l3cache.overallMshrMissRate::cache_hierarchy.l2caches0.prefetcher     0.069348                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l3cache.overallMshrMissRate::cache_hierarchy.l3cache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l3cache.overallMshrMissRate::processor.cores0.core.inst     0.519577                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l3cache.overallMshrMissRate::processor.cores0.core.data     0.069946                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l3cache.overallMshrMissRate::total     0.060061                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l3cache.demandAvgMshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher 72513.917119                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.demandAvgMshrMissLatency::cache_hierarchy.l2caches0.prefetcher 63876.142282                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.demandAvgMshrMissLatency::processor.cores0.core.inst 51068.483182                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.demandAvgMshrMissLatency::processor.cores0.core.data 57471.102132                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.demandAvgMshrMissLatency::total 59799.452374                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.overallAvgMshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher 72513.917119                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.overallAvgMshrMissLatency::cache_hierarchy.l2caches0.prefetcher 63876.142282                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.overallAvgMshrMissLatency::cache_hierarchy.l3cache.prefetcher 62189.099039                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.overallAvgMshrMissLatency::processor.cores0.core.inst 51068.483182                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.overallAvgMshrMissLatency::processor.cores0.core.data 57471.102132                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.overallAvgMshrMissLatency::total 59846.260336                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.l3cache.HardPFReq.mshrMisses::cache_hierarchy.l3cache.prefetcher         3433                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l3cache.HardPFReq.mshrMisses::total         3433                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l3cache.HardPFReq.mshrMissLatency::cache_hierarchy.l3cache.prefetcher    213495177                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3cache.HardPFReq.mshrMissLatency::total    213495177                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3cache.HardPFReq.mshrMissRate::cache_hierarchy.l3cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l3cache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l3cache.HardPFReq.avgMshrMissLatency::cache_hierarchy.l3cache.prefetcher 62189.099039                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.HardPFReq.avgMshrMissLatency::total 62189.099039                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.ReadExReq.hits::processor.cores0.core.data       316811                       # number of ReadExReq hits (Count)
board.cache_hierarchy.l3cache.ReadExReq.hits::total       316811                       # number of ReadExReq hits (Count)
board.cache_hierarchy.l3cache.ReadExReq.misses::processor.cores0.core.data       107884                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l3cache.ReadExReq.misses::total       107884                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l3cache.ReadExReq.missLatency::processor.cores0.core.data   6230718500                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l3cache.ReadExReq.missLatency::total   6230718500                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l3cache.ReadExReq.accesses::processor.cores0.core.data       424695                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3cache.ReadExReq.accesses::total       424695                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3cache.ReadExReq.missRate::processor.cores0.core.data     0.254027                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l3cache.ReadExReq.missRate::total     0.254027                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l3cache.ReadExReq.avgMissLatency::processor.cores0.core.data 57753.869897                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.ReadExReq.avgMissLatency::total 57753.869897                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.ReadExReq.mshrHits::processor.cores0.core.data           21                       # number of ReadExReq MSHR hits (Count)
board.cache_hierarchy.l3cache.ReadExReq.mshrHits::total           21                       # number of ReadExReq MSHR hits (Count)
board.cache_hierarchy.l3cache.ReadExReq.mshrMisses::processor.cores0.core.data       107863                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l3cache.ReadExReq.mshrMisses::total       107863                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l3cache.ReadExReq.mshrMissLatency::processor.cores0.core.data   6203198500                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3cache.ReadExReq.mshrMissLatency::total   6203198500                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3cache.ReadExReq.mshrMissRate::processor.cores0.core.data     0.253978                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l3cache.ReadExReq.mshrMissRate::total     0.253978                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l3cache.ReadExReq.avgMshrMissLatency::processor.cores0.core.data 57509.975617                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.ReadExReq.avgMshrMissLatency::total 57509.975617                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.ReadSharedReq.hits::cache_hierarchy.l1dcaches0.prefetcher       559185                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l3cache.ReadSharedReq.hits::cache_hierarchy.l2caches0.prefetcher       722747                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l3cache.ReadSharedReq.hits::processor.cores0.core.inst         2859                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l3cache.ReadSharedReq.hits::processor.cores0.core.data      1144307                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l3cache.ReadSharedReq.hits::total      2429098                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l3cache.ReadSharedReq.misses::cache_hierarchy.l1dcaches0.prefetcher         4982                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l3cache.ReadSharedReq.misses::cache_hierarchy.l2caches0.prefetcher        54190                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l3cache.ReadSharedReq.misses::processor.cores0.core.inst         3092                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l3cache.ReadSharedReq.misses::processor.cores0.core.data         2024                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l3cache.ReadSharedReq.misses::total        64288                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l3cache.ReadSharedReq.missLatency::cache_hierarchy.l1dcaches0.prefetcher    362125682                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l3cache.ReadSharedReq.missLatency::cache_hierarchy.l2caches0.prefetcher   3462829008                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l3cache.ReadSharedReq.missLatency::processor.cores0.core.inst    158676750                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l3cache.ReadSharedReq.missLatency::processor.cores0.core.data    112634500                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l3cache.ReadSharedReq.missLatency::total   4096265940                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l3cache.ReadSharedReq.accesses::cache_hierarchy.l1dcaches0.prefetcher       564167                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3cache.ReadSharedReq.accesses::cache_hierarchy.l2caches0.prefetcher       776937                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3cache.ReadSharedReq.accesses::processor.cores0.core.inst         5951                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3cache.ReadSharedReq.accesses::processor.cores0.core.data      1146331                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3cache.ReadSharedReq.accesses::total      2493386                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3cache.ReadSharedReq.missRate::cache_hierarchy.l1dcaches0.prefetcher     0.008831                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3cache.ReadSharedReq.missRate::cache_hierarchy.l2caches0.prefetcher     0.069748                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3cache.ReadSharedReq.missRate::processor.cores0.core.inst     0.519577                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3cache.ReadSharedReq.missRate::processor.cores0.core.data     0.001766                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3cache.ReadSharedReq.missRate::total     0.025783                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3cache.ReadSharedReq.avgMissLatency::cache_hierarchy.l1dcaches0.prefetcher 72686.808912                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.ReadSharedReq.avgMissLatency::cache_hierarchy.l2caches0.prefetcher 63901.624063                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.ReadSharedReq.avgMissLatency::processor.cores0.core.inst 51318.483182                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.ReadSharedReq.avgMissLatency::processor.cores0.core.data 55649.456522                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.ReadSharedReq.avgMissLatency::total 63717.426891                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.ReadSharedReq.mshrHits::cache_hierarchy.l1dcaches0.prefetcher           11                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.l3cache.ReadSharedReq.mshrHits::cache_hierarchy.l2caches0.prefetcher          311                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.l3cache.ReadSharedReq.mshrHits::total          322                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.l3cache.ReadSharedReq.mshrMisses::cache_hierarchy.l1dcaches0.prefetcher         4971                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l3cache.ReadSharedReq.mshrMisses::cache_hierarchy.l2caches0.prefetcher        53879                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l3cache.ReadSharedReq.mshrMisses::processor.cores0.core.inst         3092                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l3cache.ReadSharedReq.mshrMisses::processor.cores0.core.data         2024                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l3cache.ReadSharedReq.mshrMisses::total        63966                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l3cache.ReadSharedReq.mshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher    360466682                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3cache.ReadSharedReq.mshrMissLatency::cache_hierarchy.l2caches0.prefetcher   3441582670                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3cache.ReadSharedReq.mshrMissLatency::processor.cores0.core.inst    157903750                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3cache.ReadSharedReq.mshrMissLatency::processor.cores0.core.data    112128500                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3cache.ReadSharedReq.mshrMissLatency::total   4072081602                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3cache.ReadSharedReq.mshrMissRate::cache_hierarchy.l1dcaches0.prefetcher     0.008811                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3cache.ReadSharedReq.mshrMissRate::cache_hierarchy.l2caches0.prefetcher     0.069348                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3cache.ReadSharedReq.mshrMissRate::processor.cores0.core.inst     0.519577                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3cache.ReadSharedReq.mshrMissRate::processor.cores0.core.data     0.001766                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3cache.ReadSharedReq.mshrMissRate::total     0.025654                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3cache.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher 72513.917119                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.l2caches0.prefetcher 63876.142282                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.ReadSharedReq.avgMshrMissLatency::processor.cores0.core.inst 51068.483182                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.ReadSharedReq.avgMshrMissLatency::processor.cores0.core.data 55399.456522                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.ReadSharedReq.avgMshrMissLatency::total 63660.094456                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.WritebackDirty.hits::writebacks      2901909                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.l3cache.WritebackDirty.hits::total      2901909                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.l3cache.WritebackDirty.accesses::writebacks      2901909                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.l3cache.WritebackDirty.accesses::total      2901909                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 196057711750                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l3cache.prefetcher.demandMshrMisses       171829                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l3cache.prefetcher.pfIssued         5962                       # number of hwpf issued (Count)
board.cache_hierarchy.l3cache.prefetcher.pfUseful         3063                       # number of useful prefetch (Count)
board.cache_hierarchy.l3cache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l3cache.prefetcher.accuracy     0.513754                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l3cache.prefetcher.coverage     0.017514                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l3cache.prefetcher.pfHitInCache         1311                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l3cache.prefetcher.pfHitInMSHR         1218                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l3cache.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l3cache.prefetcher.pfLate         2529                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l3cache.prefetcher.pfIdentified         8179                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l3cache.prefetcher.pfBufferHit         1016                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l3cache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l3cache.prefetcher.pfRemovedDemand          691                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l3cache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l3cache.prefetcher.pfSpanPage        72325                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l3cache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l3cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 196057711750                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l3cache.tags.tagsInUse 159005.539251                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l3cache.tags.totalRefs      5831053                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l3cache.tags.sampledRefs       175262                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l3cache.tags.avgRefs    33.270492                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l3cache.tags.warmupTick        68750                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l3cache.tags.occupancies::cache_hierarchy.l1dcaches0.prefetcher  3970.244741                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l3cache.tags.occupancies::cache_hierarchy.l2caches0.prefetcher 50528.592548                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l3cache.tags.occupancies::cache_hierarchy.l3cache.prefetcher  2996.253933                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l3cache.tags.occupancies::processor.cores0.core.inst  2676.091541                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l3cache.tags.occupancies::processor.cores0.core.data 98834.356488                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l3cache.tags.avgOccs::cache_hierarchy.l1dcaches0.prefetcher     0.015145                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l3cache.tags.avgOccs::cache_hierarchy.l2caches0.prefetcher     0.192751                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l3cache.tags.avgOccs::cache_hierarchy.l3cache.prefetcher     0.011430                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l3cache.tags.avgOccs::processor.cores0.core.inst     0.010208                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l3cache.tags.avgOccs::processor.cores0.core.data     0.377023                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l3cache.tags.avgOccs::total     0.606558                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l3cache.tags.occupanciesTaskId::1022        62283                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l3cache.tags.occupanciesTaskId::1024       112979                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l3cache.tags.ageTaskId_1022::1          359                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l3cache.tags.ageTaskId_1022::2          181                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l3cache.tags.ageTaskId_1022::4        61743                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l3cache.tags.ageTaskId_1024::0           63                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l3cache.tags.ageTaskId_1024::1          179                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l3cache.tags.ageTaskId_1024::2          108                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l3cache.tags.ageTaskId_1024::4       112629                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l3cache.tags.ratioOccsTaskId::1022     0.237591                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l3cache.tags.ratioOccsTaskId::1024     0.430981                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l3cache.tags.tagAccesses     93422670                       # Number of tag accesses (Count)
board.cache_hierarchy.l3cache.tags.dataAccesses     93422670                       # Number of data accesses (Count)
board.cache_hierarchy.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 196057711750                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.membus.transDist::ReadResp        67399                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::ReadExReq       107863                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::ReadExResp       107863                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::ReadSharedReq        67399                       # Transaction distribution (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.l3cache.mem_side_port::board.memory.mem_ctrl.port       350524                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.l3cache.mem_side_port::total       350524                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount::total       350524                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.l3cache.mem_side_port::board.memory.mem_ctrl.port     11216768                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.l3cache.mem_side_port::total     11216768                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize::total     11216768                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.snoops                 0                       # Total snoops (Count)
board.cache_hierarchy.membus.snoopTraffic            0                       # Total snoop traffic (Byte)
board.cache_hierarchy.membus.snoopFanout::samples       175262                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::mean            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::stdev            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::0       175262    100.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::1            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::max_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::total       175262                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED 196057711750                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.membus.power_state.pwrStateResidencyTicks::UNDEFINED 196057711750                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.membus.reqLayer0.occupancy     43934700                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.respLayer3.occupancy     88469416                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.respLayer3.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.snoop_filter.totRequests       175262                       # Total number of requests made to the snoop filter. (Count)
board.cache_hierarchy.membus.snoop_filter.hitSingleRequests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.membus.snoop_filter.totSnoops            0                       # Total number of snoops made to the snoop filter. (Count)
board.cache_hierarchy.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.clk_domain.clock                            250                       # Clock period in ticks (Tick)
board.clk_domain.voltage_domain.voltage             1                       # Voltage in Volts (Volt)
board.memory.mem_ctrl.avgPriority_cache_hierarchy.l1dcaches0.prefetcher::samples      4973.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_cache_hierarchy.l2caches0.prefetcher::samples     53882.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_cache_hierarchy.l3cache.prefetcher::samples      3428.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores0.core.inst::samples      3092.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores0.core.data::samples    109887.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.priorityMinLatency 0.000000018750                       # per QoS priority minimum request to response latency (Second)
board.memory.mem_ctrl.priorityMaxLatency 0.000000854508                       # per QoS priority maximum request to response latency (Second)
board.memory.mem_ctrl.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
board.memory.mem_ctrl.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
board.memory.mem_ctrl.numStayReadState         382711                       # Number of times bus staying in READ state (Count)
board.memory.mem_ctrl.numStayWriteState             0                       # Number of times bus staying in WRITE state (Count)
board.memory.mem_ctrl.readReqs                 175262                       # Number of read requests accepted (Count)
board.memory.mem_ctrl.writeReqs                     0                       # Number of write requests accepted (Count)
board.memory.mem_ctrl.readBursts               175262                       # Number of controller read bursts, including those serviced by the write queue (Count)
board.memory.mem_ctrl.writeBursts                   0                       # Number of controller write bursts, including those merged in the write queue (Count)
board.memory.mem_ctrl.servicedByWrQ                 0                       # Number of controller read bursts serviced by the write queue (Count)
board.memory.mem_ctrl.mergedWrBursts                0                       # Number of controller write bursts merged with an existing one (Count)
board.memory.mem_ctrl.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
board.memory.mem_ctrl.avgRdQLen                  1.33                       # Average read queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl.avgWrQLen                  0.00                       # Average write queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl.numRdRetry                    0                       # Number of times read queue was full causing retry (Count)
board.memory.mem_ctrl.numWrRetry                    0                       # Number of times write queue was full causing retry (Count)
board.memory.mem_ctrl.readPktSize::0                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::1                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::2                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::3                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::4                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::5                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::6           175262                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::0               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::1               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::2               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::3               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::4               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::5               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::6               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.rdQLenPdf::0              56013                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::1              42163                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::2              31636                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::3              14622                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::4              10680                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::5               6161                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::6               4774                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::7               2720                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::8               2178                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::9               1781                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::10              1447                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::11               471                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::12               436                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::13                92                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::14                52                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::15                16                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::16                11                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::17                 7                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::18                 1                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::19                 1                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::20                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::21                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::22                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::23                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::24                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::25                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::26                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::27                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::28                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::29                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::30                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::31                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::0                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::1                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::2                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::3                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::4                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::5                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::6                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::7                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::8                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::9                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::10                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::11                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::12                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::13                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::14                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::15                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::16                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::17                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::18                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::19                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::20                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::21                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::22                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::23                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::24                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::25                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::26                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::27                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::28                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::29                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::30                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::31                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::32                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::33                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::34                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::35                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::36                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::37                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::38                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::39                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::40                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::41                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::42                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::43                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::44                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::45                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::46                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::47                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::48                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::49                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::50                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::51                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::52                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::53                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::54                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::55                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::56                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::57                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::58                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::59                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::60                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::61                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::62                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::63                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.bytesReadWrQ                  0                       # Total number of bytes read from write queue (Byte)
board.memory.mem_ctrl.bytesReadSys           11216768                       # Total read bytes from the system interface side (Byte)
board.memory.mem_ctrl.bytesWrittenSys               0                       # Total written bytes from the system interface side (Byte)
board.memory.mem_ctrl.avgRdBWSys         57211562.35008440                       # Average system read bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl.avgWrBWSys           0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl.totGap             196057660250                       # Total gap between requests (Tick)
board.memory.mem_ctrl.avgGap               1118654.70                       # Average gap between requests ((Tick/Count))
board.memory.mem_ctrl.requestorReadBytes::cache_hierarchy.l1dcaches0.prefetcher       318272                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::cache_hierarchy.l2caches0.prefetcher      3448448                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::cache_hierarchy.l3cache.prefetcher       219392                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores0.core.inst       197888                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores0.core.data      7032768                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadRate::cache_hierarchy.l1dcaches0.prefetcher 1623358.740439854097                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::cache_hierarchy.l2caches0.prefetcher 17588943.424970887601                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::cache_hierarchy.l3cache.prefetcher 1119017.446657514665                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores0.core.inst 1009335.456553394091                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores0.core.data 35870907.281462751329                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadAccesses::cache_hierarchy.l1dcaches0.prefetcher         4973                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::cache_hierarchy.l2caches0.prefetcher        53882                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::cache_hierarchy.l3cache.prefetcher         3428                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores0.core.inst         3092                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores0.core.data       109887                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadTotalLat::cache_hierarchy.l1dcaches0.prefetcher    234786811                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::cache_hierarchy.l2caches0.prefetcher   2077183370                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::cache_hierarchy.l3cache.prefetcher    135677985                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores0.core.inst     79830502                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores0.core.data   3540638166                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadAvgLat::cache_hierarchy.l1dcaches0.prefetcher     47212.31                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::cache_hierarchy.l2caches0.prefetcher     38550.60                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::cache_hierarchy.l3cache.prefetcher     39579.34                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores0.core.inst     25818.40                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores0.core.data     32220.72                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.dram.bytesRead::cache_hierarchy.l1dcaches0.prefetcher       318272                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::cache_hierarchy.l2caches0.prefetcher      3448448                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::cache_hierarchy.l3cache.prefetcher       219392                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores0.core.inst       197888                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores0.core.data      7032768                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::total     11216768                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesInstRead::processor.cores0.core.inst       197888                       # Number of instructions bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesInstRead::total       197888                       # Number of instructions bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.numReads::cache_hierarchy.l1dcaches0.prefetcher         4973                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::cache_hierarchy.l2caches0.prefetcher        53882                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::cache_hierarchy.l3cache.prefetcher         3428                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores0.core.inst         3092                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores0.core.data       109887                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::total       175262                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.bwRead::cache_hierarchy.l1dcaches0.prefetcher      1623359                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::cache_hierarchy.l2caches0.prefetcher     17588943                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::cache_hierarchy.l3cache.prefetcher      1119017                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores0.core.inst      1009335                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores0.core.data     35870907                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::total     57211562                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwInstRead::processor.cores0.core.inst      1009335                       # Instruction read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwInstRead::total      1009335                       # Instruction read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::cache_hierarchy.l1dcaches0.prefetcher      1623359                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::cache_hierarchy.l2caches0.prefetcher     17588943                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::cache_hierarchy.l3cache.prefetcher      1119017                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores0.core.inst      1009335                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores0.core.data     35870907                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::total     57211562                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.readBursts          175262                       # Number of DRAM read bursts (Count)
board.memory.mem_ctrl.dram.writeBursts              0                       # Number of DRAM write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::0        11080                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::1        11186                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::2        11007                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::3        10811                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::4        10890                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::5        10898                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::6        10966                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::7        10963                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::8        11045                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::9        10862                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::10        10864                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::11        10950                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::12        10918                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::13        10892                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::14        10936                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::15        10994                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.totQLat         2781954334                       # Total ticks spent queuing (Tick)
board.memory.mem_ctrl.dram.totBusLat        876310000                       # Total ticks spent in databus transfers (Tick)
board.memory.mem_ctrl.dram.totMemAccLat    6068116834                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
board.memory.mem_ctrl.dram.avgQLat           15873.12                       # Average queueing delay per DRAM burst ((Tick/Count))
board.memory.mem_ctrl.dram.avgBusLat          5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl.dram.avgMemAccLat      34623.12                       # Average memory access latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl.dram.readRowHits         157330                       # Number of row buffer hits during reads (Count)
board.memory.mem_ctrl.dram.writeRowHits             0                       # Number of row buffer hits during writes (Count)
board.memory.mem_ctrl.dram.readRowHitRate        89.77                       # Row buffer hit rate for reads (Ratio)
board.memory.mem_ctrl.dram.writeRowHitRate          nan                       # Row buffer hit rate for writes (Ratio)
board.memory.mem_ctrl.dram.bytesPerActivate::samples        17921                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::mean   625.811506                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::gmean   520.431917                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::stdev   306.301888                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::0-127          972      5.42%      5.42% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::128-255         1124      6.27%     11.70% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::256-383          870      4.85%     16.55% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::384-511          745      4.16%     20.71% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::512-639         7778     43.40%     64.11% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::640-767          352      1.96%     66.07% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::768-895          305      1.70%     67.78% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::896-1023          354      1.98%     69.75% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::1024-1151         5421     30.25%    100.00% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::total        17921                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.dramBytesRead     11216768                       # Total bytes read (Byte)
board.memory.mem_ctrl.dram.dramBytesWritten            0                       # Total bytes written (Byte)
board.memory.mem_ctrl.dram.avgRdBW          57.211562                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl.dram.avgWrBW                  0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl.dram.peakBW            12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
board.memory.mem_ctrl.dram.busUtil               0.45                       # Data bus utilization in percentage (Ratio)
board.memory.mem_ctrl.dram.busUtilRead           0.45                       # Data bus utilization in percentage for reads (Ratio)
board.memory.mem_ctrl.dram.busUtilWrite          0.00                       # Data bus utilization in percentage for writes (Ratio)
board.memory.mem_ctrl.dram.pageHitRate          89.77                       # Row buffer hit rate, read and write combined (Ratio)
board.memory.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 196057711750                       # Cumulative time (in ticks) in various power states (Tick)
board.memory.mem_ctrl.dram.rank0.actEnergy     64774080                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.preEnergy     34413060                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.readEnergy    626899140                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.refreshEnergy 15476020560.000002                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.actBackEnergy   6710942310                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.preBackEnergy  69634841760                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.totalEnergy  92547890910                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.averagePower   472.044125                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::IDLE 180943962024                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::REF   6546540000                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::ACT   8567209726                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.actEnergy     63260400                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.preEnergy     33597135                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.readEnergy    624471540                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.refreshEnergy 15476020560.000002                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.actBackEnergy   6653208150                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.preBackEnergy  69683460000                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.totalEnergy  92534017785                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.averagePower   471.973364                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::IDLE 181071190000                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::REF   6546540000                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::ACT   8439981750                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 196057711750                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.numCycles       784230848                       # Number of cpu cycles simulated (Cycle)
board.processor.cores0.core.cpi              1.310687                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores0.core.ipc              0.762959                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores0.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores0.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores0.core.instsAdded     1012120335                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores0.core.nonSpecInstsAdded         1091                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores0.core.instsIssued    1106746786                       # Number of instructions issued (Count)
board.processor.cores0.core.squashedInstsIssued       218216                       # Number of squashed instructions issued (Count)
board.processor.cores0.core.squashedInstsExamined      4669223                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores0.core.squashedOperandsExamined      5986133                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores0.core.squashedNonSpecRemoved          140                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores0.core.numIssuedDist::samples    783777920                       # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::mean     1.412067                       # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::stdev     1.521880                       # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::0    356840446     45.53%     45.53% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::1     88252497     11.26%     56.79% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::2    112315269     14.33%     71.12% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::3    111615081     14.24%     85.36% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::4    114754627     14.64%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::max_value            4                       # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::total    783777920                       # Number of insts issued each cycle (Count)
board.processor.cores0.core.statFuBusy::No_OpClass            0                       # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::IntAlu            0                       # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::IntMult            0                       # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::IntDiv            0                       # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatAdd            0                       # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatCmp            0                       # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatCvt            0                       # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatMult            0                       # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatDiv            0                       # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatMisc            0                       # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatSqrt            0                       # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdAdd            0                       # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdAddAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdAlu            0                       # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdCmp            0                       # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdCvt            0                       # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdMisc            0                       # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdMult            0                       # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdMatMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdShift            0                       # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdShiftAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdDiv            0                       # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdSqrt            0                       # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatAdd            0                       # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatAlu            0                       # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatCmp            0                       # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatCvt            0                       # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatDiv            0                       # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatMisc            0                       # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatMult            0                       # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatMatMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatSqrt            0                       # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdReduceAdd            0                       # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdReduceAlu            0                       # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdReduceCmp            0                       # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatReduceAdd            0                       # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatReduceCmp            0                       # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdAes            0                       # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdAesMix            0                       # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdSha1Hash            0                       # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdSha1Hash2            0                       # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdSha256Hash            0                       # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdSha256Hash2            0                       # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdShaSigma2            0                       # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdShaSigma3            0                       # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdPredAlu            0                       # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::Matrix            0                       # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::MatrixMov            0                       # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::MatrixOP            0                       # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::MemRead            0                       # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::MemWrite            0                       # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatMemRead            0                       # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatMemWrite            0                       # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::IprAccess            0                       # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::InstPrefetch            0                       # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorUnitStrideLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorUnitStrideStore            0                       # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorUnitStrideMaskLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorUnitStrideMaskStore            0                       # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorStridedLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorStridedStore            0                       # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorIndexedLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorIndexedStore            0                       # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorWholeRegisterLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorWholeRegisterStore            0                       # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorIntegerArith            0                       # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorFloatArith            0                       # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorFloatConvert            0                       # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorIntegerReduce            0                       # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorFloatReduce            0                       # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorMisc            0                       # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorIntegerExtension            0                       # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorConfig            0                       # attempts to use FU when none available (Count)
board.processor.cores0.core.statIssuedInstType_0::No_OpClass      2240756      0.20%      0.20% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::IntAlu    370922052     33.51%     33.72% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::IntMult       462841      0.04%     33.76% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::IntDiv       144266      0.01%     33.77% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatAdd     84311536      7.62%     41.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatCmp            0      0.00%     41.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatCvt          672      0.00%     41.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatMult            0      0.00%     41.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     41.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatDiv            0      0.00%     41.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatMisc            0      0.00%     41.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatSqrt            0      0.00%     41.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdAdd       493667      0.04%     41.43% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     41.43% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdAlu      7218772      0.65%     42.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdCmp           24      0.00%     42.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdCvt         5747      0.00%     42.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdMisc      7884765      0.71%     42.80% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdMult       245760      0.02%     42.82% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     42.82% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     42.82% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdShift       370832      0.03%     42.86% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     42.86% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdDiv            0      0.00%     42.86% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdSqrt            0      0.00%     42.86% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatAdd    143156592     12.93%     55.79% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     55.79% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     55.79% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatCvt      7096357      0.64%     56.43% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatDiv           76      0.00%     56.43% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     56.43% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatMult     96229293      8.69%     65.13% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     65.13% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     65.13% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatSqrt            6      0.00%     65.13% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     65.13% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     65.13% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     65.13% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     65.13% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     65.13% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdAes            0      0.00%     65.13% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdAesMix            0      0.00%     65.13% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     65.13% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     65.13% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     65.13% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     65.13% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     65.13% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     65.13% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     65.13% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::Matrix            0      0.00%     65.13% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::MatrixMov            0      0.00%     65.13% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::MatrixOP            0      0.00%     65.13% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::MemRead      9169710      0.83%     65.95% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::MemWrite      2522714      0.23%     66.18% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatMemRead    272748860     24.64%     90.83% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatMemWrite    101521488      9.17%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::total   1106746786                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.issueRate        1.411251                       # Inst issue rate ((Count/Cycle))
board.processor.cores0.core.fuBusy                  0                       # FU busy when requested (Count)
board.processor.cores0.core.fuBusyRate              0                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores0.core.intInstQueueReads   1288853540                       # Number of integer instruction queue reads (Count)
board.processor.cores0.core.intInstQueueWrites    252637633                       # Number of integer instruction queue writes (Count)
board.processor.cores0.core.intInstQueueWakeupAccesses    249936528                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores0.core.fpInstQueueReads   1708636168                       # Number of floating instruction queue reads (Count)
board.processor.cores0.core.fpInstQueueWrites    764155487                       # Number of floating instruction queue writes (Count)
board.processor.cores0.core.fpInstQueueWakeupAccesses    759491649                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores0.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores0.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores0.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores0.core.intAluAccesses    250270453                       # Number of integer alu accesses (Count)
board.processor.cores0.core.fpAluAccesses    854235577                       # Number of floating point alu accesses (Count)
board.processor.cores0.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores0.core.numSquashedInsts      1151343                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores0.core.numSwp                  0                       # Number of swp insts executed (Count)
board.processor.cores0.core.timesIdled           5119                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores0.core.idleCycles         452928                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores0.core.MemDepUnit__0.insertedLoads    186876979                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores0.core.MemDepUnit__0.insertedStores    104063170                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores0.core.MemDepUnit__0.conflictingLoads        79371                       # Number of conflicting loads. (Count)
board.processor.cores0.core.MemDepUnit__0.conflictingStores         8546                       # Number of conflicting stores. (Count)
board.processor.cores0.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores0.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores0.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores0.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores0.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores0.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores0.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores0.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores0.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores0.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores0.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores0.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores0.core.branchPred.lookups_0::NoBranch         2715      0.01%      0.01% # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::Return      1070853      3.20%      3.20% # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::CallDirect       834629      2.49%      5.70% # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::CallIndirect         1243      0.00%      5.70% # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::DirectCond     30422802     90.81%     96.51% # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::DirectUncond        46385      0.14%     96.64% # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::IndirectCond            0      0.00%     96.64% # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::IndirectUncond      1124079      3.36%    100.00% # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::total     33502706                       # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.squashes_0::NoBranch         2550      0.16%      0.16% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::Return       263977     16.72%     16.88% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::CallDirect        28244      1.79%     18.67% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::CallIndirect          747      0.05%     18.71% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::DirectCond      1056381     66.89%     85.61% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::DirectUncond        33081      2.09%     87.70% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::IndirectCond            0      0.00%     87.70% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::IndirectUncond       194211     12.30%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::total      1579191                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.corrected_0::NoBranch          165      0.01%      0.01% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::Return           24      0.00%      0.01% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::CallDirect       392363     28.01%     28.02% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::CallIndirect          468      0.03%     28.05% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::DirectCond       973980     69.52%     97.58% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::DirectUncond        16093      1.15%     98.73% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::IndirectCond            0      0.00%     98.73% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::IndirectUncond        17848      1.27%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::total      1400941                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.committed_0::NoBranch          165      0.00%      0.00% # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::Return       806876      2.53%      2.53% # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::CallDirect       806385      2.53%      5.05% # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::CallIndirect          496      0.00%      5.06% # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::DirectCond     29366420     91.99%     97.05% # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::DirectUncond        13304      0.04%     97.09% # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::IndirectCond            0      0.00%     97.09% # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::IndirectUncond       929868      2.91%    100.00% # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::total     31923514                       # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.mispredicted_0::NoBranch          165      0.01%      0.01% # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::Return           22      0.00%      0.01% # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::CallDirect       391580     28.10%     28.11% # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::CallIndirect          451      0.03%     28.14% # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::DirectCond       973927     69.88%     98.03% # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::DirectUncond         9693      0.70%     98.72% # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::IndirectCond            0      0.00%     98.72% # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::IndirectUncond        17813      1.28%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::total      1393651                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.targetProvider_0::NoTarget      3862291     11.53%     11.53% # The component providing the target for taken branches (Count)
board.processor.cores0.core.branchPred.targetProvider_0::BTB     27645815     82.52%     94.05% # The component providing the target for taken branches (Count)
board.processor.cores0.core.branchPred.targetProvider_0::RAS      1070853      3.20%     97.24% # The component providing the target for taken branches (Count)
board.processor.cores0.core.branchPred.targetProvider_0::Indirect       923747      2.76%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores0.core.branchPred.targetProvider_0::total     33502706                       # The component providing the target for taken branches (Count)
board.processor.cores0.core.branchPred.targetWrong_0::NoBranch       658529     47.04%     47.04% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::Return       740921     52.92%     99.96% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::CallDirect           24      0.00%     99.96% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::CallIndirect          516      0.04%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::total      1399990                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.condPredicted     30425517                       # Number of conditional branches predicted (Count)
board.processor.cores0.core.branchPred.condPredictedTaken     27427643                       # Number of conditional branches predicted as taken (Count)
board.processor.cores0.core.branchPred.condIncorrect      1400941                       # Number of conditional branches incorrect (Count)
board.processor.cores0.core.branchPred.predTakenBTBMiss       614735                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores0.core.branchPred.NotTakenMispredicted       659937                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores0.core.branchPred.TakenMispredicted       741004                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores0.core.branchPred.BTBLookups     33502706                       # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.BTBUpdates       641432                       # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.BTBHits     28087179                       # Number of BTB hits (Count)
board.processor.cores0.core.branchPred.BTBHitRatio     0.838356                       # BTB Hit Ratio (Ratio)
board.processor.cores0.core.branchPred.BTBMispredicted       620352                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores0.core.branchPred.indirectLookups      1125322                       # Number of indirect predictor lookups. (Count)
board.processor.cores0.core.branchPred.indirectHits       923747                       # Number of indirect target hits. (Count)
board.processor.cores0.core.branchPred.indirectMisses       201575                       # Number of indirect misses. (Count)
board.processor.cores0.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores0.core.branchPred.btb.lookups::NoBranch         2715      0.01%      0.01% # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::Return      1070853      3.20%      3.20% # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::CallDirect       834629      2.49%      5.70% # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::CallIndirect         1243      0.00%      5.70% # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::DirectCond     30422802     90.81%     96.51% # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::DirectUncond        46385      0.14%     96.64% # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::IndirectCond            0      0.00%     96.64% # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::IndirectUncond      1124079      3.36%    100.00% # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::total     33502706                       # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.misses::NoBranch         2089      0.04%      0.04% # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::Return      1070848     19.77%     19.81% # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::CallDirect       407596      7.53%     27.34% # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::CallIndirect         1243      0.02%     27.36% # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::DirectCond      2784554     51.42%     78.78% # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::DirectUncond        25118      0.46%     79.24% # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::IndirectCond            0      0.00%     79.24% # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::IndirectUncond      1124079     20.76%    100.00% # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::total      5415527                       # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::CallDirect       392363     61.17%     61.17% # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::CallIndirect            0      0.00%     61.17% # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::DirectCond       232976     36.32%     97.49% # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::DirectUncond        16093      2.51%    100.00% # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::total       641432                       # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::CallDirect       392363     61.17%     61.17% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::CallIndirect            0      0.00%     61.17% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::DirectCond       232976     36.32%     97.49% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::DirectUncond        16093      2.51%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::total       641432                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 196057711750                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.branchPred.indirectBranchPred.lookups      1125322                       # Number of lookups (Count)
board.processor.cores0.core.branchPred.indirectBranchPred.hits       923747                       # Number of hits of a tag (Count)
board.processor.cores0.core.branchPred.indirectBranchPred.misses       201575                       # Number of misses (Count)
board.processor.cores0.core.branchPred.indirectBranchPred.targetRecords        18316                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores0.core.branchPred.indirectBranchPred.indirectRecords      1143638                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores0.core.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores0.core.branchPred.ras.pushes      1099849                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores0.core.branchPred.ras.pops      1099844                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores0.core.branchPred.ras.squashes       292968                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores0.core.branchPred.ras.used       806876                       # Number of times the RAS is the provider (Count)
board.processor.cores0.core.branchPred.ras.correct       806854                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores0.core.branchPred.ras.incorrect           22                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores0.core.commit.commitSquashedInsts      4667875                       # The number of squashed insts skipped by commit (Count)
board.processor.cores0.core.commit.commitNonSpecStalls          951                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores0.core.commit.branchMispredicts       996795                       # The number of times a branch was mispredicted (Count)
board.processor.cores0.core.commit.numCommittedDist::samples    782229444                       # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::mean     1.287924                       # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::stdev     1.531311                       # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::0    372127994     47.57%     47.57% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::1    137751752     17.61%     65.18% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::2     87161619     11.14%     76.33% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::3     45375109      5.80%     82.13% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::4    139812970     17.87%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::max_value            4                       # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::total    782229444                       # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.amos             0                       # Number of atomic instructions committed (Count)
board.processor.cores0.core.commit.membars          382                       # Number of memory barriers committed (Count)
board.processor.cores0.core.commit.functionCalls       806881                       # Number of function calls committed. (Count)
board.processor.cores0.core.commit.committedInstType_0::No_OpClass      2176581      0.22%      0.22% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::IntAlu    369106979     36.64%     36.85% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::IntMult       462799      0.05%     36.90% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::IntDiv       144115      0.01%     36.91% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatAdd     83798811      8.32%     45.23% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatCmp            0      0.00%     45.23% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatCvt          672      0.00%     45.23% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatMult            0      0.00%     45.23% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     45.23% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatDiv            0      0.00%     45.23% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatMisc            0      0.00%     45.23% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatSqrt            0      0.00%     45.23% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdAdd       493604      0.05%     45.28% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     45.28% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdAlu      7164881      0.71%     45.99% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdCmp           24      0.00%     45.99% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdCvt         5308      0.00%     45.99% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdMisc      7884670      0.78%     46.78% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdMult       245760      0.02%     46.80% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     46.80% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     46.80% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdShift       370098      0.04%     46.84% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     46.84% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdDiv            0      0.00%     46.84% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdSqrt            0      0.00%     46.84% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatAdd    143156566     14.21%     61.05% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     61.05% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     61.05% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatCvt      7096334      0.70%     61.75% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatDiv           76      0.00%     61.75% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     61.75% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatMult     96229200      9.55%     71.30% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     71.30% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     71.30% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatSqrt            6      0.00%     71.30% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     71.30% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     71.30% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     71.30% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     71.30% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     71.30% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdAes            0      0.00%     71.30% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdAesMix            0      0.00%     71.30% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     71.30% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     71.30% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     71.30% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     71.30% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     71.30% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     71.30% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     71.30% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::Matrix            0      0.00%     71.30% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::MatrixMov            0      0.00%     71.30% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::MatrixOP            0      0.00%     71.30% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::MemRead      6990835      0.69%     72.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::MemWrite      2491959      0.25%     72.24% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatMemRead    178112434     17.68%     89.92% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatMemWrite    101520485     10.08%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::total   1007452197                       # Class of committed instruction (Count)
board.processor.cores0.core.commit.commitEligibleSamples    139812970                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores0.core.commitStats0.numInsts    598335705                       # Number of instructions committed (thread level) (Count)
board.processor.cores0.core.commitStats0.numOps   1007452197                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores0.core.commitStats0.numInstsNotNOP    598335705                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores0.core.commitStats0.numOpsNotNOP   1007452197                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores0.core.commitStats0.cpi     1.310687                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores0.core.commitStats0.ipc     0.762959                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores0.core.commitStats0.numMemRefs    289115713                       # Number of memory references committed (Count)
board.processor.cores0.core.commitStats0.numFpInsts    758600763                       # Number of float instructions (Count)
board.processor.cores0.core.commitStats0.numIntInsts    533616017                       # Number of integer instructions (Count)
board.processor.cores0.core.commitStats0.numLoadInsts    185103269                       # Number of load instructions (Count)
board.processor.cores0.core.commitStats0.numStoreInsts    104012444                       # Number of store instructions (Count)
board.processor.cores0.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores0.core.commitStats0.committedInstType::No_OpClass      2176581      0.22%      0.22% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::IntAlu    369106979     36.64%     36.85% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::IntMult       462799      0.05%     36.90% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::IntDiv       144115      0.01%     36.91% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatAdd     83798811      8.32%     45.23% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatCmp            0      0.00%     45.23% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatCvt          672      0.00%     45.23% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatMult            0      0.00%     45.23% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     45.23% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatDiv            0      0.00%     45.23% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatMisc            0      0.00%     45.23% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     45.23% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdAdd       493604      0.05%     45.28% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     45.28% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdAlu      7164881      0.71%     45.99% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdCmp           24      0.00%     45.99% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdCvt         5308      0.00%     45.99% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdMisc      7884670      0.78%     46.78% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdMult       245760      0.02%     46.80% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     46.80% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     46.80% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdShift       370098      0.04%     46.84% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     46.84% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdDiv            0      0.00%     46.84% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     46.84% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatAdd    143156566     14.21%     61.05% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     61.05% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     61.05% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatCvt      7096334      0.70%     61.75% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatDiv           76      0.00%     61.75% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     61.75% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatMult     96229200      9.55%     71.30% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     71.30% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     71.30% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatSqrt            6      0.00%     71.30% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     71.30% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     71.30% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     71.30% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     71.30% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     71.30% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdAes            0      0.00%     71.30% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     71.30% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     71.30% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     71.30% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     71.30% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     71.30% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     71.30% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     71.30% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     71.30% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::Matrix            0      0.00%     71.30% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::MatrixMov            0      0.00%     71.30% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::MatrixOP            0      0.00%     71.30% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::MemRead      6990835      0.69%     72.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::MemWrite      2491959      0.25%     72.24% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatMemRead    178112434     17.68%     89.92% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatMemWrite    101520485     10.08%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::total   1007452197                       # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedControl::IsControl     31923514                       # Class of control type instructions committed (Count)
board.processor.cores0.core.commitStats0.committedControl::IsDirectControl     30186109                       # Class of control type instructions committed (Count)
board.processor.cores0.core.commitStats0.committedControl::IsIndirectControl      1737240                       # Class of control type instructions committed (Count)
board.processor.cores0.core.commitStats0.committedControl::IsCondControl     29366420                       # Class of control type instructions committed (Count)
board.processor.cores0.core.commitStats0.committedControl::IsUncondControl      2556929                       # Class of control type instructions committed (Count)
board.processor.cores0.core.commitStats0.committedControl::IsCall       806881                       # Class of control type instructions committed (Count)
board.processor.cores0.core.commitStats0.committedControl::IsReturn       806876                       # Class of control type instructions committed (Count)
board.processor.cores0.core.decode.idleCycles     36034431                       # Number of cycles decode is idle (Cycle)
board.processor.cores0.core.decode.blockedCycles    491062710                       # Number of cycles decode is blocked (Cycle)
board.processor.cores0.core.decode.runCycles    185580228                       # Number of cycles decode is running (Cycle)
board.processor.cores0.core.decode.unblockCycles     70100827                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores0.core.decode.squashCycles       999724                       # Number of cycles decode is squashing (Cycle)
board.processor.cores0.core.decode.branchResolved     27365416                       # Number of times decode resolved a branch (Count)
board.processor.cores0.core.decode.branchMispred       408666                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores0.core.decode.decodedInsts   1017892017                       # Number of instructions handled by decode (Count)
board.processor.cores0.core.decode.squashedInsts      1406114                       # Number of squashed instructions handled by decode (Count)
board.processor.cores0.core.executeStats0.numInsts   1105595443                       # Number of executed instructions (Count)
board.processor.cores0.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores0.core.executeStats0.numBranches     31948885                       # Number of branches executed (Count)
board.processor.cores0.core.executeStats0.numLoadInsts    281382840                       # Number of load instructions executed (Count)
board.processor.cores0.core.executeStats0.numStoreInsts    104027552                       # Number of stores executed (Count)
board.processor.cores0.core.executeStats0.instRate     1.409783                       # Inst execution rate ((Count/Cycle))
board.processor.cores0.core.executeStats0.numCCRegReads    152732415                       # Number of times the CC registers were read (Count)
board.processor.cores0.core.executeStats0.numCCRegWrites    154773790                       # Number of times the CC registers were written (Count)
board.processor.cores0.core.executeStats0.numFpRegReads   1125733015                       # Number of times the floating registers were read (Count)
board.processor.cores0.core.executeStats0.numFpRegWrites    653637482                       # Number of times the floating registers were written (Count)
board.processor.cores0.core.executeStats0.numIntRegReads    903582305                       # Number of times the integer registers were read (Count)
board.processor.cores0.core.executeStats0.numIntRegWrites    189432706                       # Number of times the integer registers were written (Count)
board.processor.cores0.core.executeStats0.numMemRefs    385410392                       # Number of memory refs (Count)
board.processor.cores0.core.executeStats0.numMiscRegReads    452076908                       # Number of times the Misc registers were read (Count)
board.processor.cores0.core.executeStats0.numMiscRegWrites          378                       # Number of times the Misc registers were written (Count)
board.processor.cores0.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores0.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores0.core.fetch.predictedBranches     29640415                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores0.core.fetch.cycles    727384936                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores0.core.fetch.squashCycles      2816392                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores0.core.fetch.miscStallCycles          449                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores0.core.fetch.pendingTrapStallCycles        27252                       # Number of stall cycles due to pending traps (Cycle)
board.processor.cores0.core.fetch.cacheLines     54126629                       # Number of cache lines fetched (Count)
board.processor.cores0.core.fetch.icacheSquashes       328688                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores0.core.fetch.nisnDist::samples    783777920                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::mean     1.340628                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::stdev     1.807892                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::0    484964938     61.88%     61.88% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::1     24660919      3.15%     65.02% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::2     26467819      3.38%     68.40% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::3     17579027      2.24%     70.64% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::4    230105217     29.36%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::max_value            4                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::total    783777920                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetchStats0.numInsts    623968629                       # Number of instructions fetched (thread level) (Count)
board.processor.cores0.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores0.core.fetchStats0.fetchRate     0.795644                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores0.core.fetchStats0.numBranches     33502706                       # Number of branches fetched (Count)
board.processor.cores0.core.fetchStats0.branchRate     0.042720                       # Number of branch fetches per cycle (Ratio)
board.processor.cores0.core.fetchStats0.icacheStallCycles     54957087                       # ICache total stall cycles (Cycle)
board.processor.cores0.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores0.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores0.core.iew.squashCycles       999724                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores0.core.iew.blockCycles       548752                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores0.core.iew.unblockCycles       225425                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores0.core.iew.dispatchedInsts   1012121426                       # Number of instructions dispatched to IQ (Count)
board.processor.cores0.core.iew.dispSquashedInsts        36504                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores0.core.iew.dispLoadInsts    186876979                       # Number of dispatched load instructions (Count)
board.processor.cores0.core.iew.dispStoreInsts    104063170                       # Number of dispatched store instructions (Count)
board.processor.cores0.core.iew.dispNonSpecInsts          640                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores0.core.iew.iqFullEvents            0                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores0.core.iew.lsqFullEvents       225230                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores0.core.iew.memOrderViolationEvents         2478                       # Number of memory order violations (Count)
board.processor.cores0.core.iew.predictedTakenIncorrect       741682                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores0.core.iew.predictedNotTakenIncorrect       268523                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores0.core.iew.branchMispredicts      1010205                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores0.core.iew.instsToCommit   1009590396                       # Cumulative count of insts sent to commit (Count)
board.processor.cores0.core.iew.writebackCount   1009428177                       # Cumulative count of insts written-back (Count)
board.processor.cores0.core.iew.producerInst    590577491                       # Number of instructions producing a value (Count)
board.processor.cores0.core.iew.consumerInst    980362687                       # Number of instructions consuming a value (Count)
board.processor.cores0.core.iew.wbRate       1.287157                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores0.core.iew.wbFanout     0.602407                       # Average fanout of values written-back ((Count/Count))
board.processor.cores0.core.interrupts.clk_domain.clock         4000                       # Clock period in ticks (Tick)
board.processor.cores0.core.lsq0.forwLoads        22499                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores0.core.lsq0.squashedLoads      1773710                       # Number of loads squashed (Count)
board.processor.cores0.core.lsq0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores0.core.lsq0.memOrderViolation         2478                       # Number of memory ordering violations (Count)
board.processor.cores0.core.lsq0.squashedStores        50726                       # Number of stores squashed (Count)
board.processor.cores0.core.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled (Count)
board.processor.cores0.core.lsq0.blockedByCache            0                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores0.core.lsq0.loadToUse::samples    185103269                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::mean     6.279970                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::stdev     6.825390                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::0-9    159466077     86.15%     86.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::10-19     19564949     10.57%     96.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::20-29      1394286      0.75%     97.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::30-39      1539448      0.83%     98.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::40-49      3115713      1.68%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::50-59        19421      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::60-69          651      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::70-79            9      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::80-89            5      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::90-99            4      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::100-109            1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::110-119           10      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::120-129            4      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::130-139            3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::140-149            3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::150-159            5      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::160-169           14      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::170-179           39      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::180-189           88      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::190-199         1425      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::200-209           21      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::210-219           33      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::220-229           28      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::230-239           35      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::240-249          402      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::250-259           53      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::260-269           38      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::270-279            9      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::280-289           32      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::290-299           22      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::overflows          441      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::max_value         1361                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::total    185103269                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.mmu.dtb.rdAccesses    186452691                       # TLB accesses on read requests (Count)
board.processor.cores0.core.mmu.dtb.wrAccesses    104027582                       # TLB accesses on write requests (Count)
board.processor.cores0.core.mmu.dtb.rdMisses       110697                       # TLB misses on read requests (Count)
board.processor.cores0.core.mmu.dtb.wrMisses        99999                       # TLB misses on write requests (Count)
board.processor.cores0.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 196057711750                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores0.core.mmu.itb.wrAccesses     54131082                       # TLB accesses on write requests (Count)
board.processor.cores0.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores0.core.mmu.itb.wrMisses         5231                       # TLB misses on write requests (Count)
board.processor.cores0.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 196057711750                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.power_state.pwrStateResidencyTicks::ON 196057711750                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.rename.squashCycles       999724                       # Number of cycles rename is squashing (Cycle)
board.processor.cores0.core.rename.idleCycles     70023805                       # Number of cycles rename is idle (Cycle)
board.processor.cores0.core.rename.blockCycles      1443254                       # Number of cycles rename is blocking (Cycle)
board.processor.cores0.core.rename.serializeStallCycles         6575                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores0.core.rename.runCycles    221659413                       # Number of cycles rename is running (Cycle)
board.processor.cores0.core.rename.unblockCycles    489645149                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores0.core.rename.renamedInsts   1012783393                       # Number of instructions processed by rename (Count)
board.processor.cores0.core.rename.ROBFullEvents           55                       # Number of times rename has blocked due to ROB full (Count)
board.processor.cores0.core.rename.LQFullEvents         1259                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores0.core.rename.SQFullEvents     10406798                       # Number of times rename has blocked due to SQ full (Count)
board.processor.cores0.core.rename.fullRegistersEvents    450460032                       # Number of times there has been no free registers (Count)
board.processor.cores0.core.rename.renamedOperands   1260120138                       # Number of destination operands rename has renamed (Count)
board.processor.cores0.core.rename.lookups   2902463663                       # Number of register rename lookups that rename has made (Count)
board.processor.cores0.core.rename.intLookups    750869932                       # Number of integer rename lookups (Count)
board.processor.cores0.core.rename.fpLookups   1126723482                       # Number of floating rename lookups (Count)
board.processor.cores0.core.rename.committedMaps   1254829758                       # Number of HB maps that are committed (Count)
board.processor.cores0.core.rename.undoneMaps      5290371                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores0.core.rename.serializing          456                       # count of serializing insts renamed (Count)
board.processor.cores0.core.rename.tempSerializing          444                       # count of temporary serializing insts renamed (Count)
board.processor.cores0.core.rename.skidInsts    233772321                       # count of insts added to the skid buffer (Count)
board.processor.cores0.core.rob.reads      1654530592                       # The number of ROB reads (Count)
board.processor.cores0.core.rob.writes     2025788639                       # The number of ROB writes (Count)
board.processor.cores0.core.thread_0.numInsts    598335705                       # Number of Instructions committed (Count)
board.processor.cores0.core.thread_0.numOps   1007452197                       # Number of Ops committed (Count)
board.processor.cores0.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores0.core.workload.numSyscalls          145                       # Number of system calls (Count)
board.processor.cores1.core.numCycles               0                       # Number of cpu cycles simulated (Cycle)
board.processor.cores1.core.cpi                   nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores1.core.ipc                   nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores1.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores1.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores1.core.numIssuedDist::samples            0                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::mean          nan                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::stdev          nan                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::underflows            0                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::0            0                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::1            0                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::2            0                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::3            0                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::4            0                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::overflows            0                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::max_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::total            0                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.statFuBusy::No_OpClass            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::IntAlu            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::IntMult            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::IntDiv            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatAdd            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatCmp            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatCvt            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatMult            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatDiv            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatMisc            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatSqrt            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdAdd            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdAddAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdAlu            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdCmp            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdCvt            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdMisc            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdMult            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdMatMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdShift            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdShiftAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdDiv            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdSqrt            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatAdd            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatAlu            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatCmp            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatCvt            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatDiv            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatMisc            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatMult            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatMatMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatSqrt            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdReduceAdd            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdReduceAlu            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdReduceCmp            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatReduceAdd            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatReduceCmp            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdAes            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdAesMix            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdSha1Hash            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdSha1Hash2            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdSha256Hash            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdSha256Hash2            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdShaSigma2            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdShaSigma3            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdPredAlu            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::Matrix            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::MatrixMov            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::MatrixOP            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::MemRead            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::MemWrite            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatMemRead            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatMemWrite            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::IprAccess            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::InstPrefetch            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorUnitStrideLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorUnitStrideStore            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorUnitStrideMaskLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorUnitStrideMaskStore            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorStridedLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorStridedStore            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorIndexedLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorIndexedStore            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorWholeRegisterLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorWholeRegisterStore            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorIntegerArith            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorFloatArith            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorFloatConvert            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorIntegerReduce            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorFloatReduce            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorMisc            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorIntegerExtension            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorConfig            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statIssuedInstType_0::No_OpClass            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::IntAlu            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::IntMult            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::IntDiv            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdAdd            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdAddAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdAlu            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdCmp            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdCvt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdMisc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdMult            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdShift            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdShiftAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdDiv            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatAlu            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdReduceAlu            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdAes            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdAesMix            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdSha1Hash            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdSha1Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdSha256Hash            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdSha256Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdShaSigma2            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdShaSigma3            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdPredAlu            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::Matrix            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::MatrixMov            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::MatrixOP            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::MemRead            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::MemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatMemRead            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatMemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::IprAccess            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::InstPrefetch            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorUnitStrideLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorUnitStrideStore            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorUnitStrideMaskLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorUnitStrideMaskStore            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorStridedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorStridedStore            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorIndexedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorIndexedStore            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorWholeRegisterLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorWholeRegisterStore            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorIntegerArith            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorFloatArith            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorFloatConvert            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorIntegerReduce            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorFloatReduce            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorMisc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorIntegerExtension            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorConfig            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::total            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.issueRate             nan                       # Inst issue rate ((Count/Cycle))
board.processor.cores1.core.fuBusy                  0                       # FU busy when requested (Count)
board.processor.cores1.core.fuBusyRate            nan                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores1.core.intInstQueueReads            0                       # Number of integer instruction queue reads (Count)
board.processor.cores1.core.intInstQueueWrites            0                       # Number of integer instruction queue writes (Count)
board.processor.cores1.core.intInstQueueWakeupAccesses            0                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores1.core.fpInstQueueReads            0                       # Number of floating instruction queue reads (Count)
board.processor.cores1.core.fpInstQueueWrites            0                       # Number of floating instruction queue writes (Count)
board.processor.cores1.core.fpInstQueueWakeupAccesses            0                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores1.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores1.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores1.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores1.core.intAluAccesses            0                       # Number of integer alu accesses (Count)
board.processor.cores1.core.fpAluAccesses            0                       # Number of floating point alu accesses (Count)
board.processor.cores1.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores1.core.numSquashedInsts            0                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores1.core.numSwp                  0                       # Number of swp insts executed (Count)
board.processor.cores1.core.MemDepUnit__0.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__0.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__0.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores1.core.MemDepUnit__0.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores1.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores1.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores1.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores1.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores1.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores1.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores1.core.branchPred.lookups_0::NoBranch            0                       # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::Return            0                       # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::CallDirect            0                       # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::CallIndirect            0                       # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::DirectCond            0                       # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::DirectUncond            0                       # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::IndirectCond            0                       # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::IndirectUncond            0                       # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::total            0                       # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.squashes_0::NoBranch            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::Return            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::CallDirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::CallIndirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::DirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::DirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::IndirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::IndirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::total            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.corrected_0::NoBranch            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::Return            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::CallDirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::CallIndirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::DirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::DirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::IndirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::IndirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::total            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.committed_0::NoBranch            0                       # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::Return            0                       # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::CallDirect            0                       # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::CallIndirect            0                       # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::DirectCond            0                       # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::DirectUncond            0                       # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::IndirectCond            0                       # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::IndirectUncond            0                       # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::total            0                       # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.mispredicted_0::NoBranch            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::Return            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::CallDirect            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::CallIndirect            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::DirectCond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::DirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::IndirectCond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::IndirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::total            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.targetProvider_0::NoTarget            0                       # The component providing the target for taken branches (Count)
board.processor.cores1.core.branchPred.targetProvider_0::BTB            0                       # The component providing the target for taken branches (Count)
board.processor.cores1.core.branchPred.targetProvider_0::RAS            0                       # The component providing the target for taken branches (Count)
board.processor.cores1.core.branchPred.targetProvider_0::Indirect            0                       # The component providing the target for taken branches (Count)
board.processor.cores1.core.branchPred.targetProvider_0::total            0                       # The component providing the target for taken branches (Count)
board.processor.cores1.core.branchPred.targetWrong_0::NoBranch            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::Return            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::CallDirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::CallIndirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::DirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::DirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::IndirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::IndirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::total            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.condPredicted            0                       # Number of conditional branches predicted (Count)
board.processor.cores1.core.branchPred.condPredictedTaken            0                       # Number of conditional branches predicted as taken (Count)
board.processor.cores1.core.branchPred.condIncorrect            0                       # Number of conditional branches incorrect (Count)
board.processor.cores1.core.branchPred.predTakenBTBMiss            0                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores1.core.branchPred.NotTakenMispredicted            0                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores1.core.branchPred.TakenMispredicted            0                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores1.core.branchPred.BTBLookups            0                       # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.BTBUpdates            0                       # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.BTBHits            0                       # Number of BTB hits (Count)
board.processor.cores1.core.branchPred.BTBHitRatio          nan                       # BTB Hit Ratio (Ratio)
board.processor.cores1.core.branchPred.BTBMispredicted            0                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores1.core.branchPred.indirectLookups            0                       # Number of indirect predictor lookups. (Count)
board.processor.cores1.core.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
board.processor.cores1.core.branchPred.indirectMisses            0                       # Number of indirect misses. (Count)
board.processor.cores1.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores1.core.branchPred.btb.lookups::NoBranch            0                       # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::Return            0                       # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::CallDirect            0                       # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::CallIndirect            0                       # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::DirectCond            0                       # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::DirectUncond            0                       # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::IndirectCond            0                       # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::IndirectUncond            0                       # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::total            0                       # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.misses::NoBranch            0                       # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::Return            0                       # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::CallDirect            0                       # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::CallIndirect            0                       # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::DirectCond            0                       # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::DirectUncond            0                       # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::IndirectCond            0                       # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::IndirectUncond            0                       # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::total            0                       # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.updates::NoBranch            0                       # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::Return            0                       # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::CallDirect            0                       # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::CallIndirect            0                       # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::DirectCond            0                       # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::DirectUncond            0                       # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::IndirectCond            0                       # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::IndirectUncond            0                       # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::total            0                       # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.mispredict::NoBranch            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::Return            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::CallDirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::CallIndirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::DirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::DirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::IndirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::IndirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::total            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 196057711750                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores1.core.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
board.processor.cores1.core.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
board.processor.cores1.core.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
board.processor.cores1.core.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores1.core.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores1.core.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores1.core.branchPred.ras.pushes            0                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores1.core.branchPred.ras.pops            0                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores1.core.branchPred.ras.squashes            0                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores1.core.branchPred.ras.used            0                       # Number of times the RAS is the provider (Count)
board.processor.cores1.core.branchPred.ras.correct            0                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores1.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores1.core.commit.numCommittedDist::samples            0                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::mean          nan                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::stdev          nan                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::underflows            0                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::0            0                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::1            0                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::2            0                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::3            0                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::4            0                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::overflows            0                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::max_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::total            0                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.amos             0                       # Number of atomic instructions committed (Count)
board.processor.cores1.core.commit.membars            0                       # Number of memory barriers committed (Count)
board.processor.cores1.core.commit.functionCalls            0                       # Number of function calls committed. (Count)
board.processor.cores1.core.commit.committedInstType_0::No_OpClass            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::IntAlu            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::IntMult            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::IntDiv            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatAdd            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatCmp            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatCvt            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatMult            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatMultAcc            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatDiv            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatMisc            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatSqrt            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdAdd            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdAddAcc            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdAlu            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdCmp            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdCvt            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdMisc            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdMult            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdMultAcc            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdMatMultAcc            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdShift            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdShiftAcc            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdDiv            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdSqrt            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatAdd            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatAlu            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatCmp            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatCvt            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatDiv            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatMisc            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatMult            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatMultAcc            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatMatMultAcc            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatSqrt            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdReduceAdd            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdReduceAlu            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdReduceCmp            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatReduceAdd            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatReduceCmp            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdAes            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdAesMix            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdSha1Hash            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdSha1Hash2            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdSha256Hash            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdSha256Hash2            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdShaSigma2            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdShaSigma3            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdPredAlu            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::Matrix            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::MatrixMov            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::MatrixOP            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::MemRead            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::MemWrite            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatMemRead            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatMemWrite            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::IprAccess            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::InstPrefetch            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorUnitStrideLoad            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorUnitStrideStore            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorUnitStrideMaskLoad            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorUnitStrideMaskStore            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorStridedLoad            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorStridedStore            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorIndexedLoad            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorIndexedStore            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorWholeRegisterLoad            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorWholeRegisterStore            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorIntegerArith            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorFloatArith            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorFloatConvert            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorIntegerReduce            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorFloatReduce            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorMisc            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorIntegerExtension            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorConfig            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::total            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.commitEligibleSamples            0                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores1.core.commitStats0.numOps            0                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores1.core.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores1.core.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores1.core.commitStats0.cpi          nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores1.core.commitStats0.ipc          nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores1.core.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
board.processor.cores1.core.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
board.processor.cores1.core.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
board.processor.cores1.core.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
board.processor.cores1.core.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
board.processor.cores1.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores1.core.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.executeStats0.numInsts            0                       # Number of executed instructions (Count)
board.processor.cores1.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores1.core.executeStats0.numBranches            0                       # Number of branches executed (Count)
board.processor.cores1.core.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
board.processor.cores1.core.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
board.processor.cores1.core.executeStats0.instRate          nan                       # Inst execution rate ((Count/Cycle))
board.processor.cores1.core.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
board.processor.cores1.core.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
board.processor.cores1.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores1.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores1.core.fetch.nisnDist::samples            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::mean          nan                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::stdev          nan                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::underflows            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::0            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::1            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::2            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::3            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::4            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::overflows            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::max_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::total            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.idleRate          nan                       # Ratio of cycles fetch was idle (Ratio)
board.processor.cores1.core.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
board.processor.cores1.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores1.core.fetchStats0.fetchRate          nan                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores1.core.fetchStats0.branchRate          nan                       # Number of branch fetches per cycle (Ratio)
board.processor.cores1.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores1.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores1.core.iew.squashCycles            0                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores1.core.iew.blockCycles            0                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores1.core.iew.unblockCycles            0                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores1.core.iew.dispatchedInsts            0                       # Number of instructions dispatched to IQ (Count)
board.processor.cores1.core.iew.dispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores1.core.iew.dispLoadInsts            0                       # Number of dispatched load instructions (Count)
board.processor.cores1.core.iew.dispStoreInsts            0                       # Number of dispatched store instructions (Count)
board.processor.cores1.core.iew.dispNonSpecInsts            0                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores1.core.iew.iqFullEvents            0                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores1.core.iew.lsqFullEvents            0                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores1.core.iew.memOrderViolationEvents            0                       # Number of memory order violations (Count)
board.processor.cores1.core.iew.predictedTakenIncorrect            0                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores1.core.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores1.core.iew.branchMispredicts            0                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores1.core.iew.instsToCommit            0                       # Cumulative count of insts sent to commit (Count)
board.processor.cores1.core.iew.writebackCount            0                       # Cumulative count of insts written-back (Count)
board.processor.cores1.core.iew.producerInst            0                       # Number of instructions producing a value (Count)
board.processor.cores1.core.iew.consumerInst            0                       # Number of instructions consuming a value (Count)
board.processor.cores1.core.iew.wbRate            nan                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores1.core.iew.wbFanout          nan                       # Average fanout of values written-back ((Count/Count))
board.processor.cores1.core.interrupts.clk_domain.clock         4000                       # Clock period in ticks (Tick)
board.processor.cores1.core.lsq0.forwLoads            0                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores1.core.lsq0.squashedLoads            0                       # Number of loads squashed (Count)
board.processor.cores1.core.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores1.core.lsq0.memOrderViolation            0                       # Number of memory ordering violations (Count)
board.processor.cores1.core.lsq0.squashedStores            0                       # Number of stores squashed (Count)
board.processor.cores1.core.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled (Count)
board.processor.cores1.core.lsq0.blockedByCache            0                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores1.core.mmu.dtb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores1.core.mmu.dtb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.cores1.core.mmu.dtb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores1.core.mmu.dtb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores1.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 196057711750                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores1.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores1.core.mmu.itb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.cores1.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores1.core.mmu.itb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores1.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 196057711750                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores1.core.power_state.pwrStateResidencyTicks::ON 196057711750                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores1.core.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores1.core.rename.serializing            0                       # count of serializing insts renamed (Count)
board.processor.cores1.core.rename.tempSerializing            0                       # count of temporary serializing insts renamed (Count)
board.processor.cores1.core.rename.skidInsts            0                       # count of insts added to the skid buffer (Count)
board.processor.cores1.core.rob.reads               0                       # The number of ROB reads (Count)
board.processor.cores1.core.rob.writes              0                       # The number of ROB writes (Count)
board.processor.cores1.core.thread_0.numInsts            0                       # Number of Instructions committed (Count)
board.processor.cores1.core.thread_0.numOps            0                       # Number of Ops committed (Count)
board.processor.cores1.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.workload.inst.arm                             0                       # number of arm instructions executed (Count)
board.workload.inst.quiesce                         0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
