// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2013.3
// Copyright (C) 2013 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module dct_2d (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        in_block_address0,
        in_block_ce0,
        in_block_q0,
        in_block_address1,
        in_block_ce1,
        in_block_q1,
        out_block_address0,
        out_block_ce0,
        out_block_we0,
        out_block_d0
);

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [5:0] in_block_address0;
output   in_block_ce0;
input  [15:0] in_block_q0;
output  [5:0] in_block_address1;
output   in_block_ce1;
input  [15:0] in_block_q1;
output  [5:0] out_block_address0;
output   out_block_ce0;
output   out_block_we0;
output  [15:0] out_block_d0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg in_block_ce0;
reg in_block_ce1;
reg out_block_ce0;
reg out_block_we0;
reg   [2:0] ap_CS_fsm = 3'b000;
reg   [6:0] indvar_flatten_reg_143;
reg   [3:0] j_reg_154;
reg   [3:0] i_1_reg_165;
reg   [6:0] indvar_flatten2_reg_188;
reg   [3:0] j_1_reg_199;
reg   [3:0] i_3_reg_210;
wire   [3:0] i_4_fu_257_p2;
reg   [3:0] i_4_reg_470;
wire   [0:0] exitcond_flatten_fu_263_p2;
reg   [0:0] exitcond_flatten_reg_475;
reg    ap_reg_ppiten_pp0_it0 = 1'b0;
reg    ap_reg_ppiten_pp0_it1 = 1'b0;
reg    ap_reg_ppiten_pp0_it2 = 1'b0;
reg   [0:0] ap_reg_ppstg_exitcond_flatten_reg_475_pp0_it1;
wire   [6:0] indvar_flatten_next_fu_269_p2;
wire   [3:0] i_1_mid2_fu_281_p3;
reg   [3:0] i_1_mid2_reg_484;
reg   [3:0] ap_reg_ppstg_i_1_mid2_reg_484_pp0_it1;
wire   [3:0] j_mid2_fu_295_p3;
reg   [3:0] j_mid2_reg_490;
reg   [3:0] ap_reg_ppstg_j_mid2_reg_490_pp0_it1;
wire   [3:0] i_6_fu_303_p2;
wire   [3:0] i_5_fu_365_p2;
reg   [3:0] i_5_reg_510;
wire   [0:0] exitcond_flatten2_fu_371_p2;
reg   [0:0] exitcond_flatten2_reg_515;
reg    ap_reg_ppiten_pp1_it0 = 1'b0;
reg    ap_reg_ppiten_pp1_it1 = 1'b0;
reg    ap_reg_ppiten_pp1_it2 = 1'b0;
reg   [0:0] ap_reg_ppstg_exitcond_flatten2_reg_515_pp1_it1;
wire   [6:0] indvar_flatten_next2_fu_377_p2;
wire   [3:0] i_3_mid2_fu_389_p3;
reg   [3:0] i_3_mid2_reg_524;
reg   [3:0] ap_reg_ppstg_i_3_mid2_reg_524_pp1_it1;
wire   [3:0] j_1_mid2_fu_403_p3;
reg   [3:0] j_1_mid2_reg_530;
reg   [3:0] ap_reg_ppstg_j_1_mid2_reg_530_pp1_it1;
wire   [3:0] i_7_fu_411_p2;
wire   [0:0] exitcond7_fu_251_p2;
wire   [0:0] exitcond4_fu_359_p2;
reg   [5:0] row_outbuf_address0;
reg    row_outbuf_ce0;
reg    row_outbuf_we0;
wire   [15:0] row_outbuf_d0;
wire   [15:0] row_outbuf_q0;
reg   [5:0] col_outbuf_address0;
reg    col_outbuf_ce0;
reg    col_outbuf_we0;
wire   [15:0] col_outbuf_d0;
wire   [15:0] col_outbuf_q0;
reg   [5:0] col_inbuf_address0;
reg    col_inbuf_ce0;
reg    col_inbuf_we0;
wire   [15:0] col_inbuf_d0;
wire   [15:0] col_inbuf_q0;
wire   [5:0] col_inbuf_address1;
reg    col_inbuf_ce1;
wire   [15:0] col_inbuf_q1;
wire    grp_dct_1d_fu_222_ap_start;
wire    grp_dct_1d_fu_222_ap_done;
wire    grp_dct_1d_fu_222_ap_idle;
wire    grp_dct_1d_fu_222_ap_ready;
wire   [5:0] grp_dct_1d_fu_222_src_address0;
wire    grp_dct_1d_fu_222_src_ce0;
reg   [15:0] grp_dct_1d_fu_222_src_q0;
wire   [5:0] grp_dct_1d_fu_222_src_address1;
wire    grp_dct_1d_fu_222_src_ce1;
reg   [15:0] grp_dct_1d_fu_222_src_q1;
reg   [3:0] grp_dct_1d_fu_222_tmp_1;
wire   [5:0] grp_dct_1d_fu_222_dst_address0;
wire    grp_dct_1d_fu_222_dst_ce0;
wire    grp_dct_1d_fu_222_dst_we0;
wire   [15:0] grp_dct_1d_fu_222_dst_d0;
reg   [3:0] grp_dct_1d_fu_222_tmp_11;
reg   [3:0] i_reg_131;
reg   [3:0] j_phi_fu_158_p4;
reg   [3:0] i_2_reg_176;
reg   [3:0] j_1_phi_fu_203_p4;
reg    grp_dct_1d_fu_222_ap_start_ap_start_reg = 1'b0;
wire   [63:0] tmp_6_fu_329_p1;
wire   [63:0] tmp_8_fu_354_p1;
wire   [63:0] tmp_2_fu_437_p1;
wire   [63:0] tmp_4_fu_462_p1;
wire   [0:0] exitcond_fu_275_p2;
wire   [3:0] j_s_fu_289_p2;
wire   [6:0] tmp_fu_312_p3;
wire   [7:0] p_addr_cast_fu_319_p1;
wire   [7:0] tmp_trn_cast_fu_309_p1;
wire   [7:0] p_addr5_fu_323_p2;
wire   [6:0] tmp_7_fu_337_p3;
wire   [7:0] p_addr6_cast_fu_344_p1;
wire   [7:0] tmp_2_trn_cast_fu_334_p1;
wire   [7:0] p_addr7_fu_348_p2;
wire   [0:0] exitcond1_fu_383_p2;
wire   [3:0] j_2_fu_397_p2;
wire   [6:0] tmp_s_fu_420_p3;
wire   [7:0] p_addr8_cast_fu_427_p1;
wire   [7:0] tmp_3_trn_cast_fu_417_p1;
wire   [7:0] p_addr9_fu_431_p2;
wire   [6:0] tmp_3_fu_445_p3;
wire   [7:0] p_addr3_cast_fu_452_p1;
wire   [7:0] tmp_4_trn_cast_fu_442_p1;
wire   [7:0] p_addr4_fu_456_p2;
reg   [2:0] ap_NS_fsm;
parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm_0 = 3'b000;
parameter    ap_ST_st2_fsm_1 = 3'b1;
parameter    ap_ST_st3_fsm_2 = 3'b10;
parameter    ap_ST_pp0_stg0_fsm_3 = 3'b11;
parameter    ap_ST_st7_fsm_4 = 3'b100;
parameter    ap_ST_st8_fsm_5 = 3'b101;
parameter    ap_ST_pp1_stg0_fsm_6 = 3'b110;
parameter    ap_ST_st12_fsm_7 = 3'b111;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv4_0 = 4'b0000;
parameter    ap_const_lv7_0 = 7'b0000000;
parameter    ap_const_lv4_8 = 4'b1000;
parameter    ap_const_lv4_1 = 4'b1;
parameter    ap_const_lv7_40 = 7'b1000000;
parameter    ap_const_lv7_1 = 7'b1;
parameter    ap_const_lv3_0 = 3'b000;
parameter    ap_true = 1'b1;


dct_2d_row_outbuf #(
    .DataWidth( 16 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
row_outbuf_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( row_outbuf_address0 ),
    .ce0( row_outbuf_ce0 ),
    .we0( row_outbuf_we0 ),
    .d0( row_outbuf_d0 ),
    .q0( row_outbuf_q0 )
);

dct_2d_row_outbuf #(
    .DataWidth( 16 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
col_outbuf_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( col_outbuf_address0 ),
    .ce0( col_outbuf_ce0 ),
    .we0( col_outbuf_we0 ),
    .d0( col_outbuf_d0 ),
    .q0( col_outbuf_q0 )
);

dct_2d_col_inbuf #(
    .DataWidth( 16 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
col_inbuf_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( col_inbuf_address0 ),
    .ce0( col_inbuf_ce0 ),
    .we0( col_inbuf_we0 ),
    .d0( col_inbuf_d0 ),
    .q0( col_inbuf_q0 ),
    .address1( col_inbuf_address1 ),
    .ce1( col_inbuf_ce1 ),
    .q1( col_inbuf_q1 )
);

dct_1d grp_dct_1d_fu_222(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .ap_start( grp_dct_1d_fu_222_ap_start ),
    .ap_done( grp_dct_1d_fu_222_ap_done ),
    .ap_idle( grp_dct_1d_fu_222_ap_idle ),
    .ap_ready( grp_dct_1d_fu_222_ap_ready ),
    .src_address0( grp_dct_1d_fu_222_src_address0 ),
    .src_ce0( grp_dct_1d_fu_222_src_ce0 ),
    .src_q0( grp_dct_1d_fu_222_src_q0 ),
    .src_address1( grp_dct_1d_fu_222_src_address1 ),
    .src_ce1( grp_dct_1d_fu_222_src_ce1 ),
    .src_q1( grp_dct_1d_fu_222_src_q1 ),
    .tmp_1( grp_dct_1d_fu_222_tmp_1 ),
    .dst_address0( grp_dct_1d_fu_222_dst_address0 ),
    .dst_ce0( grp_dct_1d_fu_222_dst_ce0 ),
    .dst_we0( grp_dct_1d_fu_222_dst_we0 ),
    .dst_d0( grp_dct_1d_fu_222_dst_d0 ),
    .tmp_11( grp_dct_1d_fu_222_tmp_11 )
);



/// the current state (ap_CS_fsm) of the state machine. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

/// ap_reg_ppiten_pp0_it0 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it0
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~(exitcond_flatten_fu_263_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond7_fu_251_p2))) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ppiten_pp0_it1 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (exitcond_flatten_fu_263_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it1 <= ap_const_logic_1;
        end else if ((((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond7_fu_251_p2)) | ((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~(exitcond_flatten_fu_263_p2 == ap_const_lv1_0)))) begin
            ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it2 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it2
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
    end else begin
        if ((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond7_fu_251_p2))) begin
            ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp1_it0 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp1_it0
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp1_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp1_stg0_fsm_6 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond_flatten2_fu_371_p2))) begin
            ap_reg_ppiten_pp1_it0 <= ap_const_logic_0;
        end else if (((ap_ST_st7_fsm_4 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond4_fu_359_p2))) begin
            ap_reg_ppiten_pp1_it0 <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ppiten_pp1_it1 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp1_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp1_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp1_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond_flatten2_fu_371_p2))) begin
            ap_reg_ppiten_pp1_it1 <= ap_const_logic_1;
        end else if ((((ap_ST_st7_fsm_4 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond4_fu_359_p2)) | ((ap_ST_pp1_stg0_fsm_6 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond_flatten2_fu_371_p2)))) begin
            ap_reg_ppiten_pp1_it1 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp1_it2 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp1_it2
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp1_it2 <= ap_const_logic_0;
    end else begin
        if ((ap_ST_pp1_stg0_fsm_6 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp1_it2 <= ap_reg_ppiten_pp1_it1;
        end else if (((ap_ST_st7_fsm_4 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond4_fu_359_p2))) begin
            ap_reg_ppiten_pp1_it2 <= ap_const_logic_0;
        end
    end
end

/// grp_dct_1d_fu_222_ap_start_ap_start_reg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_grp_dct_1d_fu_222_ap_start_ap_start_reg
    if (ap_rst == 1'b1) begin
        grp_dct_1d_fu_222_ap_start_ap_start_reg <= ap_const_logic_0;
    end else begin
        if ((((ap_ST_st2_fsm_1 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond7_fu_251_p2)) | ((ap_ST_st7_fsm_4 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond4_fu_359_p2)))) begin
            grp_dct_1d_fu_222_ap_start_ap_start_reg <= ap_const_logic_1;
        end else if ((ap_const_logic_1 == grp_dct_1d_fu_222_ap_ready)) begin
            grp_dct_1d_fu_222_ap_start_ap_start_reg <= ap_const_logic_0;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond7_fu_251_p2))) begin
        i_1_reg_165 <= ap_const_lv4_0;
    end else if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond_flatten_fu_263_p2 == ap_const_lv1_0))) begin
        i_1_reg_165 <= i_6_fu_303_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(exitcond_flatten_fu_263_p2 == ap_const_lv1_0))) begin
        i_2_reg_176 <= ap_const_lv4_0;
    end else if ((~(ap_const_logic_0 == grp_dct_1d_fu_222_ap_done) & (ap_ST_st8_fsm_5 == ap_CS_fsm))) begin
        i_2_reg_176 <= i_5_reg_510;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st7_fsm_4 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond4_fu_359_p2))) begin
        i_3_reg_210 <= ap_const_lv4_0;
    end else if (((ap_ST_pp1_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_lv1_0 == exitcond_flatten2_fu_371_p2))) begin
        i_3_reg_210 <= i_7_fu_411_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st3_fsm_2 == ap_CS_fsm) & ~(ap_const_logic_0 == grp_dct_1d_fu_222_ap_done))) begin
        i_reg_131 <= i_4_reg_470;
    end else if (((ap_ST_st1_fsm_0 == ap_CS_fsm) & ~(ap_start == ap_const_logic_0))) begin
        i_reg_131 <= ap_const_lv4_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st7_fsm_4 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond4_fu_359_p2))) begin
        indvar_flatten2_reg_188 <= ap_const_lv7_0;
    end else if (((ap_ST_pp1_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_lv1_0 == exitcond_flatten2_fu_371_p2))) begin
        indvar_flatten2_reg_188 <= indvar_flatten_next2_fu_377_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond7_fu_251_p2))) begin
        indvar_flatten_reg_143 <= ap_const_lv7_0;
    end else if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond_flatten_fu_263_p2 == ap_const_lv1_0))) begin
        indvar_flatten_reg_143 <= indvar_flatten_next_fu_269_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st7_fsm_4 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond4_fu_359_p2))) begin
        j_1_reg_199 <= ap_const_lv4_0;
    end else if (((ap_ST_pp1_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_lv1_0 == exitcond_flatten2_reg_515))) begin
        j_1_reg_199 <= j_1_mid2_reg_530;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond7_fu_251_p2))) begin
        j_reg_154 <= ap_const_lv4_0;
    end else if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_475 == ap_const_lv1_0))) begin
        j_reg_154 <= j_mid2_reg_490;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_pp1_stg0_fsm_6 == ap_CS_fsm)) begin
        ap_reg_ppstg_exitcond_flatten2_reg_515_pp1_it1 <= exitcond_flatten2_reg_515;
        ap_reg_ppstg_i_3_mid2_reg_524_pp1_it1 <= i_3_mid2_reg_524;
        ap_reg_ppstg_j_1_mid2_reg_530_pp1_it1 <= j_1_mid2_reg_530;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm)) begin
        ap_reg_ppstg_exitcond_flatten_reg_475_pp0_it1 <= exitcond_flatten_reg_475;
        ap_reg_ppstg_i_1_mid2_reg_484_pp0_it1 <= i_1_mid2_reg_484;
        ap_reg_ppstg_j_mid2_reg_490_pp0_it1 <= j_mid2_reg_490;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp1_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0))) begin
        exitcond_flatten2_reg_515 <= exitcond_flatten2_fu_371_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
        exitcond_flatten_reg_475 <= exitcond_flatten_fu_263_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond_flatten_fu_263_p2 == ap_const_lv1_0))) begin
        i_1_mid2_reg_484 <= i_1_mid2_fu_281_p3;
        j_mid2_reg_490 <= j_mid2_fu_295_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp1_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_lv1_0 == exitcond_flatten2_fu_371_p2))) begin
        i_3_mid2_reg_524 <= i_3_mid2_fu_389_p3;
        j_1_mid2_reg_530 <= j_1_mid2_fu_403_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st2_fsm_1 == ap_CS_fsm)) begin
        i_4_reg_470 <= i_4_fu_257_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st7_fsm_4 == ap_CS_fsm)) begin
        i_5_reg_510 <= i_5_fu_365_p2;
    end
end

/// ap_done assign process. ///
always @ (ap_start or ap_CS_fsm)
begin
    if (((~(ap_const_logic_1 == ap_start) & (ap_ST_st1_fsm_0 == ap_CS_fsm)) | (ap_ST_st12_fsm_7 == ap_CS_fsm))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

/// ap_idle assign process. ///
always @ (ap_start or ap_CS_fsm)
begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_ST_st1_fsm_0 == ap_CS_fsm))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

/// ap_ready assign process. ///
always @ (ap_CS_fsm)
begin
    if ((ap_ST_st12_fsm_7 == ap_CS_fsm)) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

/// col_inbuf_address0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it2 or grp_dct_1d_fu_222_src_address0 or tmp_8_fu_354_p1)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) begin
        col_inbuf_address0 = tmp_8_fu_354_p1;
    end else if ((ap_ST_st8_fsm_5 == ap_CS_fsm)) begin
        col_inbuf_address0 = grp_dct_1d_fu_222_src_address0;
    end else begin
        col_inbuf_address0 = 'bx;
    end
end

/// col_inbuf_ce0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it2 or ap_reg_ppstg_exitcond_flatten_reg_475_pp0_it1 or grp_dct_1d_fu_222_src_ce0)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_exitcond_flatten_reg_475_pp0_it1 == ap_const_lv1_0))) begin
        col_inbuf_ce0 = ap_const_logic_1;
    end else if ((ap_ST_st8_fsm_5 == ap_CS_fsm)) begin
        col_inbuf_ce0 = grp_dct_1d_fu_222_src_ce0;
    end else begin
        col_inbuf_ce0 = ap_const_logic_0;
    end
end

/// col_inbuf_ce1 assign process. ///
always @ (ap_CS_fsm or grp_dct_1d_fu_222_src_ce1)
begin
    if ((ap_ST_st8_fsm_5 == ap_CS_fsm)) begin
        col_inbuf_ce1 = grp_dct_1d_fu_222_src_ce1;
    end else begin
        col_inbuf_ce1 = ap_const_logic_0;
    end
end

/// col_inbuf_we0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it2 or ap_reg_ppstg_exitcond_flatten_reg_475_pp0_it1)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_exitcond_flatten_reg_475_pp0_it1 == ap_const_lv1_0))) begin
        col_inbuf_we0 = ap_const_logic_1;
    end else begin
        col_inbuf_we0 = ap_const_logic_0;
    end
end

/// col_outbuf_address0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp1_it1 or grp_dct_1d_fu_222_dst_address0 or tmp_2_fu_437_p1)
begin
    if (((ap_ST_pp1_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1))) begin
        col_outbuf_address0 = tmp_2_fu_437_p1;
    end else if ((ap_ST_st8_fsm_5 == ap_CS_fsm)) begin
        col_outbuf_address0 = grp_dct_1d_fu_222_dst_address0;
    end else begin
        col_outbuf_address0 = 'bx;
    end
end

/// col_outbuf_ce0 assign process. ///
always @ (ap_CS_fsm or exitcond_flatten2_reg_515 or ap_reg_ppiten_pp1_it1 or grp_dct_1d_fu_222_dst_ce0)
begin
    if (((ap_ST_pp1_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_lv1_0 == exitcond_flatten2_reg_515))) begin
        col_outbuf_ce0 = ap_const_logic_1;
    end else if ((ap_ST_st8_fsm_5 == ap_CS_fsm)) begin
        col_outbuf_ce0 = grp_dct_1d_fu_222_dst_ce0;
    end else begin
        col_outbuf_ce0 = ap_const_logic_0;
    end
end

/// col_outbuf_we0 assign process. ///
always @ (ap_CS_fsm or grp_dct_1d_fu_222_dst_we0)
begin
    if ((ap_ST_st8_fsm_5 == ap_CS_fsm)) begin
        col_outbuf_we0 = grp_dct_1d_fu_222_dst_we0;
    end else begin
        col_outbuf_we0 = ap_const_logic_0;
    end
end

/// grp_dct_1d_fu_222_src_q0 assign process. ///
always @ (ap_CS_fsm or in_block_q0 or col_inbuf_q0)
begin
    if ((ap_ST_st8_fsm_5 == ap_CS_fsm)) begin
        grp_dct_1d_fu_222_src_q0 = col_inbuf_q0;
    end else if ((ap_ST_st3_fsm_2 == ap_CS_fsm)) begin
        grp_dct_1d_fu_222_src_q0 = in_block_q0;
    end else begin
        grp_dct_1d_fu_222_src_q0 = 'bx;
    end
end

/// grp_dct_1d_fu_222_src_q1 assign process. ///
always @ (ap_CS_fsm or in_block_q1 or col_inbuf_q1)
begin
    if ((ap_ST_st8_fsm_5 == ap_CS_fsm)) begin
        grp_dct_1d_fu_222_src_q1 = col_inbuf_q1;
    end else if ((ap_ST_st3_fsm_2 == ap_CS_fsm)) begin
        grp_dct_1d_fu_222_src_q1 = in_block_q1;
    end else begin
        grp_dct_1d_fu_222_src_q1 = 'bx;
    end
end

/// grp_dct_1d_fu_222_tmp_1 assign process. ///
always @ (ap_CS_fsm or i_reg_131 or i_2_reg_176)
begin
    if ((ap_ST_st8_fsm_5 == ap_CS_fsm)) begin
        grp_dct_1d_fu_222_tmp_1 = i_2_reg_176;
    end else if ((ap_ST_st3_fsm_2 == ap_CS_fsm)) begin
        grp_dct_1d_fu_222_tmp_1 = i_reg_131;
    end else begin
        grp_dct_1d_fu_222_tmp_1 = 'bx;
    end
end

/// grp_dct_1d_fu_222_tmp_11 assign process. ///
always @ (ap_CS_fsm or i_reg_131 or i_2_reg_176)
begin
    if ((ap_ST_st8_fsm_5 == ap_CS_fsm)) begin
        grp_dct_1d_fu_222_tmp_11 = i_2_reg_176;
    end else if ((ap_ST_st3_fsm_2 == ap_CS_fsm)) begin
        grp_dct_1d_fu_222_tmp_11 = i_reg_131;
    end else begin
        grp_dct_1d_fu_222_tmp_11 = 'bx;
    end
end

/// in_block_ce0 assign process. ///
always @ (ap_CS_fsm or grp_dct_1d_fu_222_src_ce0)
begin
    if ((ap_ST_st3_fsm_2 == ap_CS_fsm)) begin
        in_block_ce0 = grp_dct_1d_fu_222_src_ce0;
    end else begin
        in_block_ce0 = ap_const_logic_0;
    end
end

/// in_block_ce1 assign process. ///
always @ (ap_CS_fsm or grp_dct_1d_fu_222_src_ce1)
begin
    if ((ap_ST_st3_fsm_2 == ap_CS_fsm)) begin
        in_block_ce1 = grp_dct_1d_fu_222_src_ce1;
    end else begin
        in_block_ce1 = ap_const_logic_0;
    end
end

/// j_1_phi_fu_203_p4 assign process. ///
always @ (ap_CS_fsm or j_1_reg_199 or exitcond_flatten2_reg_515 or ap_reg_ppiten_pp1_it1 or j_1_mid2_reg_530)
begin
    if (((ap_ST_pp1_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_lv1_0 == exitcond_flatten2_reg_515))) begin
        j_1_phi_fu_203_p4 = j_1_mid2_reg_530;
    end else begin
        j_1_phi_fu_203_p4 = j_1_reg_199;
    end
end

/// j_phi_fu_158_p4 assign process. ///
always @ (ap_CS_fsm or j_reg_154 or exitcond_flatten_reg_475 or ap_reg_ppiten_pp0_it1 or j_mid2_reg_490)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_475 == ap_const_lv1_0))) begin
        j_phi_fu_158_p4 = j_mid2_reg_490;
    end else begin
        j_phi_fu_158_p4 = j_reg_154;
    end
end

/// out_block_ce0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp1_it2 or ap_reg_ppstg_exitcond_flatten2_reg_515_pp1_it1)
begin
    if (((ap_ST_pp1_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it2) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten2_reg_515_pp1_it1))) begin
        out_block_ce0 = ap_const_logic_1;
    end else begin
        out_block_ce0 = ap_const_logic_0;
    end
end

/// out_block_we0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp1_it2 or ap_reg_ppstg_exitcond_flatten2_reg_515_pp1_it1)
begin
    if (((ap_ST_pp1_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it2) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten2_reg_515_pp1_it1))) begin
        out_block_we0 = ap_const_logic_1;
    end else begin
        out_block_we0 = ap_const_logic_0;
    end
end

/// row_outbuf_address0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it1 or grp_dct_1d_fu_222_dst_address0 or tmp_6_fu_329_p1)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) begin
        row_outbuf_address0 = tmp_6_fu_329_p1;
    end else if ((ap_ST_st3_fsm_2 == ap_CS_fsm)) begin
        row_outbuf_address0 = grp_dct_1d_fu_222_dst_address0;
    end else begin
        row_outbuf_address0 = 'bx;
    end
end

/// row_outbuf_ce0 assign process. ///
always @ (ap_CS_fsm or exitcond_flatten_reg_475 or ap_reg_ppiten_pp0_it1 or grp_dct_1d_fu_222_dst_ce0)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_475 == ap_const_lv1_0))) begin
        row_outbuf_ce0 = ap_const_logic_1;
    end else if ((ap_ST_st3_fsm_2 == ap_CS_fsm)) begin
        row_outbuf_ce0 = grp_dct_1d_fu_222_dst_ce0;
    end else begin
        row_outbuf_ce0 = ap_const_logic_0;
    end
end

/// row_outbuf_we0 assign process. ///
always @ (ap_CS_fsm or grp_dct_1d_fu_222_dst_we0)
begin
    if ((ap_ST_st3_fsm_2 == ap_CS_fsm)) begin
        row_outbuf_we0 = grp_dct_1d_fu_222_dst_we0;
    end else begin
        row_outbuf_we0 = ap_const_logic_0;
    end
end
always @ (ap_start or ap_CS_fsm or exitcond_flatten_fu_263_p2 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or exitcond_flatten2_fu_371_p2 or ap_reg_ppiten_pp1_it0 or ap_reg_ppiten_pp1_it1 or ap_reg_ppiten_pp1_it2 or exitcond7_fu_251_p2 or exitcond4_fu_359_p2 or grp_dct_1d_fu_222_ap_done)
begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : 
            if (~(ap_start == ap_const_logic_0)) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        ap_ST_st2_fsm_1 : 
            if (~(ap_const_lv1_0 == exitcond7_fu_251_p2)) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_3;
            end else begin
                ap_NS_fsm = ap_ST_st3_fsm_2;
            end
        ap_ST_st3_fsm_2 : 
            if (~(ap_const_logic_0 == grp_dct_1d_fu_222_ap_done)) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st3_fsm_2;
            end
        ap_ST_pp0_stg0_fsm_3 : 
            if ((~((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(exitcond_flatten_fu_263_p2 == ap_const_lv1_0) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_3;
            end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(exitcond_flatten_fu_263_p2 == ap_const_lv1_0) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) begin
                ap_NS_fsm = ap_ST_st7_fsm_4;
            end else begin
                ap_NS_fsm = ap_ST_st7_fsm_4;
            end
        ap_ST_st7_fsm_4 : 
            if (~(ap_const_lv1_0 == exitcond4_fu_359_p2)) begin
                ap_NS_fsm = ap_ST_pp1_stg0_fsm_6;
            end else begin
                ap_NS_fsm = ap_ST_st8_fsm_5;
            end
        ap_ST_st8_fsm_5 : 
            if (~(ap_const_logic_0 == grp_dct_1d_fu_222_ap_done)) begin
                ap_NS_fsm = ap_ST_st7_fsm_4;
            end else begin
                ap_NS_fsm = ap_ST_st8_fsm_5;
            end
        ap_ST_pp1_stg0_fsm_6 : 
            if ((~((ap_ST_pp1_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp1_it1)) & ~((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_const_lv1_0 == exitcond_flatten2_fu_371_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp1_it1)))) begin
                ap_NS_fsm = ap_ST_pp1_stg0_fsm_6;
            end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_const_lv1_0 == exitcond_flatten2_fu_371_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp1_it1))) begin
                ap_NS_fsm = ap_ST_st12_fsm_7;
            end else begin
                ap_NS_fsm = ap_ST_st12_fsm_7;
            end
        ap_ST_st12_fsm_7 : 
            ap_NS_fsm = ap_ST_st1_fsm_0;
        default : 
            ap_NS_fsm = 'bx;
    endcase
end
assign col_inbuf_address1 = grp_dct_1d_fu_222_src_address1;
assign col_inbuf_d0 = row_outbuf_q0;
assign col_outbuf_d0 = grp_dct_1d_fu_222_dst_d0;
assign exitcond1_fu_383_p2 = (i_3_reg_210 == ap_const_lv4_8? 1'b1: 1'b0);
assign exitcond4_fu_359_p2 = (i_2_reg_176 == ap_const_lv4_8? 1'b1: 1'b0);
assign exitcond7_fu_251_p2 = (i_reg_131 == ap_const_lv4_8? 1'b1: 1'b0);
assign exitcond_flatten2_fu_371_p2 = (indvar_flatten2_reg_188 == ap_const_lv7_40? 1'b1: 1'b0);
assign exitcond_flatten_fu_263_p2 = (indvar_flatten_reg_143 == ap_const_lv7_40? 1'b1: 1'b0);
assign exitcond_fu_275_p2 = (i_1_reg_165 == ap_const_lv4_8? 1'b1: 1'b0);
assign grp_dct_1d_fu_222_ap_start = grp_dct_1d_fu_222_ap_start_ap_start_reg;
assign i_1_mid2_fu_281_p3 = ((exitcond_fu_275_p2)? ap_const_lv4_0: i_1_reg_165);
assign i_3_mid2_fu_389_p3 = ((exitcond1_fu_383_p2)? ap_const_lv4_0: i_3_reg_210);
assign i_4_fu_257_p2 = (i_reg_131 + ap_const_lv4_1);
assign i_5_fu_365_p2 = (i_2_reg_176 + ap_const_lv4_1);
assign i_6_fu_303_p2 = (i_1_mid2_fu_281_p3 + ap_const_lv4_1);
assign i_7_fu_411_p2 = (i_3_mid2_fu_389_p3 + ap_const_lv4_1);
assign in_block_address0 = grp_dct_1d_fu_222_src_address0;
assign in_block_address1 = grp_dct_1d_fu_222_src_address1;
assign indvar_flatten_next2_fu_377_p2 = (indvar_flatten2_reg_188 + ap_const_lv7_1);
assign indvar_flatten_next_fu_269_p2 = (indvar_flatten_reg_143 + ap_const_lv7_1);
assign j_1_mid2_fu_403_p3 = ((exitcond1_fu_383_p2)? j_2_fu_397_p2: j_1_phi_fu_203_p4);
assign j_2_fu_397_p2 = (j_1_phi_fu_203_p4 + ap_const_lv4_1);
assign j_mid2_fu_295_p3 = ((exitcond_fu_275_p2)? j_s_fu_289_p2: j_phi_fu_158_p4);
assign j_s_fu_289_p2 = (j_phi_fu_158_p4 + ap_const_lv4_1);
assign out_block_address0 = tmp_4_fu_462_p1;
assign out_block_d0 = col_outbuf_q0;
assign p_addr3_cast_fu_452_p1 = $unsigned(tmp_3_fu_445_p3);
assign p_addr4_fu_456_p2 = (p_addr3_cast_fu_452_p1 + tmp_4_trn_cast_fu_442_p1);
assign p_addr5_fu_323_p2 = (p_addr_cast_fu_319_p1 + tmp_trn_cast_fu_309_p1);
assign p_addr6_cast_fu_344_p1 = $unsigned(tmp_7_fu_337_p3);
assign p_addr7_fu_348_p2 = (p_addr6_cast_fu_344_p1 + tmp_2_trn_cast_fu_334_p1);
assign p_addr8_cast_fu_427_p1 = $unsigned(tmp_s_fu_420_p3);
assign p_addr9_fu_431_p2 = (p_addr8_cast_fu_427_p1 + tmp_3_trn_cast_fu_417_p1);
assign p_addr_cast_fu_319_p1 = $unsigned(tmp_fu_312_p3);
assign row_outbuf_d0 = grp_dct_1d_fu_222_dst_d0;
assign tmp_2_fu_437_p1 = $unsigned(p_addr9_fu_431_p2);
assign tmp_2_trn_cast_fu_334_p1 = $unsigned(ap_reg_ppstg_i_1_mid2_reg_484_pp0_it1);
assign tmp_3_fu_445_p3 = {{ap_reg_ppstg_j_1_mid2_reg_530_pp1_it1}, {ap_const_lv3_0}};
assign tmp_3_trn_cast_fu_417_p1 = $unsigned(j_1_mid2_reg_530);
assign tmp_4_fu_462_p1 = $unsigned(p_addr4_fu_456_p2);
assign tmp_4_trn_cast_fu_442_p1 = $unsigned(ap_reg_ppstg_i_3_mid2_reg_524_pp1_it1);
assign tmp_6_fu_329_p1 = $unsigned(p_addr5_fu_323_p2);
assign tmp_7_fu_337_p3 = {{ap_reg_ppstg_j_mid2_reg_490_pp0_it1}, {ap_const_lv3_0}};
assign tmp_8_fu_354_p1 = $unsigned(p_addr7_fu_348_p2);
assign tmp_fu_312_p3 = {{i_1_mid2_reg_484}, {ap_const_lv3_0}};
assign tmp_s_fu_420_p3 = {{i_3_mid2_reg_524}, {ap_const_lv3_0}};
assign tmp_trn_cast_fu_309_p1 = $unsigned(j_mid2_reg_490);


endmodule //dct_2d

