
main.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000006  00800100  00001acc  00001b60  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001acc  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000585  00800106  00800106  00001b66  2**0
                  ALLOC
  3 .stab         00000d74  00000000  00000000  00001b68  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      0000006c  00000000  00000000  000028dc  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000060  00000000  00000000  00002948  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 000007ba  00000000  00000000  000029a8  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   000017ae  00000000  00000000  00003162  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00000404  00000000  00000000  00004910  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00001309  00000000  00000000  00004d14  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  000004f0  00000000  00000000  00006020  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    000008ec  00000000  00000000  00006510  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    000005f7  00000000  00000000  00006dfc  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000078  00000000  00000000  000073f3  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 34 00 	jmp	0x68	; 0x68 <__ctors_end>
       4:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
       8:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
       c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      10:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      14:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      18:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      1c:	0c 94 85 07 	jmp	0xf0a	; 0xf0a <__vector_7>
      20:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      24:	0c 94 76 08 	jmp	0x10ec	; 0x10ec <__vector_9>
      28:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      2c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      30:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      34:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      38:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      3c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      40:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      44:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      48:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      4c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      50:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      54:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      58:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      5c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      60:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      64:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>

00000068 <__ctors_end>:
      68:	11 24       	eor	r1, r1
      6a:	1f be       	out	0x3f, r1	; 63
      6c:	cf ef       	ldi	r28, 0xFF	; 255
      6e:	d8 e0       	ldi	r29, 0x08	; 8
      70:	de bf       	out	0x3e, r29	; 62
      72:	cd bf       	out	0x3d, r28	; 61

00000074 <__do_copy_data>:
      74:	11 e0       	ldi	r17, 0x01	; 1
      76:	a0 e0       	ldi	r26, 0x00	; 0
      78:	b1 e0       	ldi	r27, 0x01	; 1
      7a:	ec ec       	ldi	r30, 0xCC	; 204
      7c:	fa e1       	ldi	r31, 0x1A	; 26
      7e:	02 c0       	rjmp	.+4      	; 0x84 <.do_copy_data_start>

00000080 <.do_copy_data_loop>:
      80:	05 90       	lpm	r0, Z+
      82:	0d 92       	st	X+, r0

00000084 <.do_copy_data_start>:
      84:	a6 30       	cpi	r26, 0x06	; 6
      86:	b1 07       	cpc	r27, r17
      88:	d9 f7       	brne	.-10     	; 0x80 <.do_copy_data_loop>

0000008a <__do_clear_bss>:
      8a:	16 e0       	ldi	r17, 0x06	; 6
      8c:	a6 e0       	ldi	r26, 0x06	; 6
      8e:	b1 e0       	ldi	r27, 0x01	; 1
      90:	01 c0       	rjmp	.+2      	; 0x94 <.do_clear_bss_start>

00000092 <.do_clear_bss_loop>:
      92:	1d 92       	st	X+, r1

00000094 <.do_clear_bss_start>:
      94:	ab 38       	cpi	r26, 0x8B	; 139
      96:	b1 07       	cpc	r27, r17
      98:	e1 f7       	brne	.-8      	; 0x92 <.do_clear_bss_loop>
      9a:	0e 94 53 00 	call	0xa6	; 0xa6 <main>
      9e:	0c 94 64 0d 	jmp	0x1ac8	; 0x1ac8 <_exit>

000000a2 <__bad_interrupt>:
      a2:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000a6 <main>:



int main(void) {
    
	Kernel_Init();
      a6:	0e 94 f1 0a 	call	0x15e2	; 0x15e2 <Kernel_Init>

	Kernel_Task_Create(Tasks_Task1,  5);
      aa:	8a eb       	ldi	r24, 0xBA	; 186
      ac:	91 e0       	ldi	r25, 0x01	; 1
      ae:	65 e0       	ldi	r22, 0x05	; 5
      b0:	0e 94 af 09 	call	0x135e	; 0x135e <Kernel_Task_Create>
	//Kernel_Task_Create(Tasks_Task5,  0);
	//Kernel_Task_Create(Tasks_Task6,  6);
	//Kernel_Task_Create(Tasks_Task7,  4);
	//Kernel_Task_Create(Tasks_Task8,  8);
	//Kernel_Task_Create(Tasks_Task9,  7);
	Kernel_PreSleep_Hook(Tasks_Disable_Peripherals);
      b4:	81 e6       	ldi	r24, 0x61	; 97
      b6:	90 e0       	ldi	r25, 0x00	; 0
      b8:	0e 94 d9 0c 	call	0x19b2	; 0x19b2 <Kernel_PreSleep_Hook>
	
	Kernel_Start_Tasks();
      bc:	0e 94 27 0a 	call	0x144e	; 0x144e <Kernel_Start_Tasks>
      c0:	ff cf       	rjmp	.-2      	; 0xc0 <SRUCSR0A>

000000c2 <Tasks_Disable_Peripherals>:
#include "debug.h"
#include "nrf24l01p.h"

void Tasks_Disable_Peripherals(void){
  
}
      c2:	08 95       	ret

000000c4 <Tasks_Task9>:
  }
}

void Tasks_Task9(void){
  
  Debug_Init(0);
      c4:	80 e0       	ldi	r24, 0x00	; 0
      c6:	90 e0       	ldi	r25, 0x00	; 0
      c8:	0e 94 06 0d 	call	0x1a0c	; 0x1a0c <Debug_Init>
  
  while(1){
    
	  Debug_Tx_Byte(9);
      cc:	89 e0       	ldi	r24, 0x09	; 9
      ce:	0e 94 16 0d 	call	0x1a2c	; 0x1a2c <Debug_Tx_Byte>
    Debug_Tx_Word(Kernel_Task_Sleep_Time_Get(1));
      d2:	81 e0       	ldi	r24, 0x01	; 1
      d4:	0e 94 dc 0c 	call	0x19b8	; 0x19b8 <Kernel_Task_Sleep_Time_Get>
      d8:	0e 94 1f 0d 	call	0x1a3e	; 0x1a3e <Debug_Tx_Word>
    Debug_Tx_Byte(0x20+Kernel_Task_Status_Get(1));
      dc:	81 e0       	ldi	r24, 0x01	; 1
      de:	0e 94 e6 0c 	call	0x19cc	; 0x19cc <Kernel_Task_Status_Get>
      e2:	80 5e       	subi	r24, 0xE0	; 224
      e4:	0e 94 16 0d 	call	0x1a2c	; 0x1a2c <Debug_Tx_Byte>
    Debug_Tx_Word(Kernel_Task_Sleep_Time_Get(9));
      e8:	89 e0       	ldi	r24, 0x09	; 9
      ea:	0e 94 dc 0c 	call	0x19b8	; 0x19b8 <Kernel_Task_Sleep_Time_Get>
      ee:	0e 94 1f 0d 	call	0x1a3e	; 0x1a3e <Debug_Tx_Word>
    Debug_Tx_Byte(0x20+Kernel_Task_Status_Get(9));
      f2:	89 e0       	ldi	r24, 0x09	; 9
      f4:	0e 94 e6 0c 	call	0x19cc	; 0x19cc <Kernel_Task_Status_Get>
      f8:	80 5e       	subi	r24, 0xE0	; 224
      fa:	0e 94 16 0d 	call	0x1a2c	; 0x1a2c <Debug_Tx_Byte>
    Debug_Tx_Byte(0x10+Kernel_Abs_High_Prio_Task_ID_Get());
      fe:	0e 94 00 0d 	call	0x1a00	; 0x1a00 <Kernel_Abs_High_Prio_Task_ID_Get>
     102:	80 5f       	subi	r24, 0xF0	; 240
     104:	0e 94 16 0d 	call	0x1a2c	; 0x1a2c <Debug_Tx_Byte>
    Debug_Tx_Byte(Kernel_Lowest_Prio_Get());
     108:	0e 94 f9 0c 	call	0x19f2	; 0x19f2 <Kernel_Lowest_Prio_Get>
     10c:	0e 94 16 0d 	call	0x1a2c	; 0x1a2c <Debug_Tx_Byte>
    
    Kernel_Task_Sleep(7000/KER_TICK_TIME);
     110:	87 e0       	ldi	r24, 0x07	; 7
     112:	90 e0       	ldi	r25, 0x00	; 0
     114:	0e 94 37 0b 	call	0x166e	; 0x166e <Kernel_Task_Sleep>
     118:	d9 cf       	rjmp	.-78     	; 0xcc <SRUDR0+0x6>

0000011a <Tasks_Task8>:
  }
}

void Tasks_Task8(void){
  
  Debug_Init(0);
     11a:	80 e0       	ldi	r24, 0x00	; 0
     11c:	90 e0       	ldi	r25, 0x00	; 0
     11e:	0e 94 06 0d 	call	0x1a0c	; 0x1a0c <Debug_Init>
  
  while(1){
    
	  Debug_Tx_Byte(8);
     122:	88 e0       	ldi	r24, 0x08	; 8
     124:	0e 94 16 0d 	call	0x1a2c	; 0x1a2c <Debug_Tx_Byte>
    Debug_Tx_Word(Kernel_Task_Sleep_Time_Get(1));
     128:	81 e0       	ldi	r24, 0x01	; 1
     12a:	0e 94 dc 0c 	call	0x19b8	; 0x19b8 <Kernel_Task_Sleep_Time_Get>
     12e:	0e 94 1f 0d 	call	0x1a3e	; 0x1a3e <Debug_Tx_Word>
    Debug_Tx_Byte(0x20+Kernel_Task_Status_Get(1));
     132:	81 e0       	ldi	r24, 0x01	; 1
     134:	0e 94 e6 0c 	call	0x19cc	; 0x19cc <Kernel_Task_Status_Get>
     138:	80 5e       	subi	r24, 0xE0	; 224
     13a:	0e 94 16 0d 	call	0x1a2c	; 0x1a2c <Debug_Tx_Byte>
    Debug_Tx_Word(Kernel_Task_Sleep_Time_Get(8));
     13e:	88 e0       	ldi	r24, 0x08	; 8
     140:	0e 94 dc 0c 	call	0x19b8	; 0x19b8 <Kernel_Task_Sleep_Time_Get>
     144:	0e 94 1f 0d 	call	0x1a3e	; 0x1a3e <Debug_Tx_Word>
    Debug_Tx_Byte(0x20+Kernel_Task_Status_Get(8));
     148:	88 e0       	ldi	r24, 0x08	; 8
     14a:	0e 94 e6 0c 	call	0x19cc	; 0x19cc <Kernel_Task_Status_Get>
     14e:	80 5e       	subi	r24, 0xE0	; 224
     150:	0e 94 16 0d 	call	0x1a2c	; 0x1a2c <Debug_Tx_Byte>
    Debug_Tx_Byte(0x10+Kernel_Abs_High_Prio_Task_ID_Get());
     154:	0e 94 00 0d 	call	0x1a00	; 0x1a00 <Kernel_Abs_High_Prio_Task_ID_Get>
     158:	80 5f       	subi	r24, 0xF0	; 240
     15a:	0e 94 16 0d 	call	0x1a2c	; 0x1a2c <Debug_Tx_Byte>
    Debug_Tx_Byte(Kernel_Lowest_Prio_Get());
     15e:	0e 94 f9 0c 	call	0x19f2	; 0x19f2 <Kernel_Lowest_Prio_Get>
     162:	0e 94 16 0d 	call	0x1a2c	; 0x1a2c <Debug_Tx_Byte>
    
    Kernel_Task_Sleep(7000/KER_TICK_TIME);
     166:	87 e0       	ldi	r24, 0x07	; 7
     168:	90 e0       	ldi	r25, 0x00	; 0
     16a:	0e 94 37 0b 	call	0x166e	; 0x166e <Kernel_Task_Sleep>
     16e:	d9 cf       	rjmp	.-78     	; 0x122 <Tasks_Task8+0x8>

00000170 <Tasks_Task7>:
  }
}

void Tasks_Task7(void){
  
  Debug_Init(0);
     170:	80 e0       	ldi	r24, 0x00	; 0
     172:	90 e0       	ldi	r25, 0x00	; 0
     174:	0e 94 06 0d 	call	0x1a0c	; 0x1a0c <Debug_Init>
  
  while(1){

	  Debug_Tx_Byte(7);
     178:	87 e0       	ldi	r24, 0x07	; 7
     17a:	0e 94 16 0d 	call	0x1a2c	; 0x1a2c <Debug_Tx_Byte>
    Debug_Tx_Word(Kernel_Task_Sleep_Time_Get(1));
     17e:	81 e0       	ldi	r24, 0x01	; 1
     180:	0e 94 dc 0c 	call	0x19b8	; 0x19b8 <Kernel_Task_Sleep_Time_Get>
     184:	0e 94 1f 0d 	call	0x1a3e	; 0x1a3e <Debug_Tx_Word>
    Debug_Tx_Byte(0x20+Kernel_Task_Status_Get(1));
     188:	81 e0       	ldi	r24, 0x01	; 1
     18a:	0e 94 e6 0c 	call	0x19cc	; 0x19cc <Kernel_Task_Status_Get>
     18e:	80 5e       	subi	r24, 0xE0	; 224
     190:	0e 94 16 0d 	call	0x1a2c	; 0x1a2c <Debug_Tx_Byte>
    Debug_Tx_Word(Kernel_Task_Sleep_Time_Get(7));
     194:	87 e0       	ldi	r24, 0x07	; 7
     196:	0e 94 dc 0c 	call	0x19b8	; 0x19b8 <Kernel_Task_Sleep_Time_Get>
     19a:	0e 94 1f 0d 	call	0x1a3e	; 0x1a3e <Debug_Tx_Word>
    Debug_Tx_Byte(0x20+Kernel_Task_Status_Get(7));
     19e:	87 e0       	ldi	r24, 0x07	; 7
     1a0:	0e 94 e6 0c 	call	0x19cc	; 0x19cc <Kernel_Task_Status_Get>
     1a4:	80 5e       	subi	r24, 0xE0	; 224
     1a6:	0e 94 16 0d 	call	0x1a2c	; 0x1a2c <Debug_Tx_Byte>
    Debug_Tx_Byte(0x10+Kernel_Abs_High_Prio_Task_ID_Get());
     1aa:	0e 94 00 0d 	call	0x1a00	; 0x1a00 <Kernel_Abs_High_Prio_Task_ID_Get>
     1ae:	80 5f       	subi	r24, 0xF0	; 240
     1b0:	0e 94 16 0d 	call	0x1a2c	; 0x1a2c <Debug_Tx_Byte>
    Debug_Tx_Byte(Kernel_Lowest_Prio_Get());
     1b4:	0e 94 f9 0c 	call	0x19f2	; 0x19f2 <Kernel_Lowest_Prio_Get>
     1b8:	0e 94 16 0d 	call	0x1a2c	; 0x1a2c <Debug_Tx_Byte>
    
    Kernel_Task_Sleep(7000/KER_TICK_TIME);
     1bc:	87 e0       	ldi	r24, 0x07	; 7
     1be:	90 e0       	ldi	r25, 0x00	; 0
     1c0:	0e 94 37 0b 	call	0x166e	; 0x166e <Kernel_Task_Sleep>
     1c4:	d9 cf       	rjmp	.-78     	; 0x178 <Tasks_Task7+0x8>

000001c6 <Tasks_Task6>:
  }
}

void Tasks_Task6(void){
  
  Debug_Init(0);
     1c6:	80 e0       	ldi	r24, 0x00	; 0
     1c8:	90 e0       	ldi	r25, 0x00	; 0
     1ca:	0e 94 06 0d 	call	0x1a0c	; 0x1a0c <Debug_Init>
  
  while(1){

    Debug_Tx_Byte(6);
     1ce:	86 e0       	ldi	r24, 0x06	; 6
     1d0:	0e 94 16 0d 	call	0x1a2c	; 0x1a2c <Debug_Tx_Byte>
    Debug_Tx_Word(Kernel_Task_Sleep_Time_Get(1));
     1d4:	81 e0       	ldi	r24, 0x01	; 1
     1d6:	0e 94 dc 0c 	call	0x19b8	; 0x19b8 <Kernel_Task_Sleep_Time_Get>
     1da:	0e 94 1f 0d 	call	0x1a3e	; 0x1a3e <Debug_Tx_Word>
    Debug_Tx_Byte(0x20+Kernel_Task_Status_Get(1));
     1de:	81 e0       	ldi	r24, 0x01	; 1
     1e0:	0e 94 e6 0c 	call	0x19cc	; 0x19cc <Kernel_Task_Status_Get>
     1e4:	80 5e       	subi	r24, 0xE0	; 224
     1e6:	0e 94 16 0d 	call	0x1a2c	; 0x1a2c <Debug_Tx_Byte>
    Debug_Tx_Word(Kernel_Task_Sleep_Time_Get(6));
     1ea:	86 e0       	ldi	r24, 0x06	; 6
     1ec:	0e 94 dc 0c 	call	0x19b8	; 0x19b8 <Kernel_Task_Sleep_Time_Get>
     1f0:	0e 94 1f 0d 	call	0x1a3e	; 0x1a3e <Debug_Tx_Word>
    Debug_Tx_Byte(0x20+Kernel_Task_Status_Get(6));
     1f4:	86 e0       	ldi	r24, 0x06	; 6
     1f6:	0e 94 e6 0c 	call	0x19cc	; 0x19cc <Kernel_Task_Status_Get>
     1fa:	80 5e       	subi	r24, 0xE0	; 224
     1fc:	0e 94 16 0d 	call	0x1a2c	; 0x1a2c <Debug_Tx_Byte>
    Debug_Tx_Byte(0x10+Kernel_Abs_High_Prio_Task_ID_Get());
     200:	0e 94 00 0d 	call	0x1a00	; 0x1a00 <Kernel_Abs_High_Prio_Task_ID_Get>
     204:	80 5f       	subi	r24, 0xF0	; 240
     206:	0e 94 16 0d 	call	0x1a2c	; 0x1a2c <Debug_Tx_Byte>
    Debug_Tx_Byte(Kernel_Lowest_Prio_Get());
     20a:	0e 94 f9 0c 	call	0x19f2	; 0x19f2 <Kernel_Lowest_Prio_Get>
     20e:	0e 94 16 0d 	call	0x1a2c	; 0x1a2c <Debug_Tx_Byte>
    
    Kernel_Task_Sleep(7000/KER_TICK_TIME);
     212:	87 e0       	ldi	r24, 0x07	; 7
     214:	90 e0       	ldi	r25, 0x00	; 0
     216:	0e 94 37 0b 	call	0x166e	; 0x166e <Kernel_Task_Sleep>
     21a:	d9 cf       	rjmp	.-78     	; 0x1ce <Tasks_Task6+0x8>

0000021c <Tasks_Task5>:

void Tasks_Task5(void){
  
  //DDRC |= (1<<5);

  Debug_Init(0);
     21c:	80 e0       	ldi	r24, 0x00	; 0
     21e:	90 e0       	ldi	r25, 0x00	; 0
     220:	0e 94 06 0d 	call	0x1a0c	; 0x1a0c <Debug_Init>
  
  while(1){

    //PORTC ^= (1<<5);

	  Debug_Tx_Byte(5);
     224:	85 e0       	ldi	r24, 0x05	; 5
     226:	0e 94 16 0d 	call	0x1a2c	; 0x1a2c <Debug_Tx_Byte>
    Debug_Tx_Word(Kernel_Task_Sleep_Time_Get(1));
     22a:	81 e0       	ldi	r24, 0x01	; 1
     22c:	0e 94 dc 0c 	call	0x19b8	; 0x19b8 <Kernel_Task_Sleep_Time_Get>
     230:	0e 94 1f 0d 	call	0x1a3e	; 0x1a3e <Debug_Tx_Word>
    Debug_Tx_Byte(0x20+Kernel_Task_Status_Get(1));
     234:	81 e0       	ldi	r24, 0x01	; 1
     236:	0e 94 e6 0c 	call	0x19cc	; 0x19cc <Kernel_Task_Status_Get>
     23a:	80 5e       	subi	r24, 0xE0	; 224
     23c:	0e 94 16 0d 	call	0x1a2c	; 0x1a2c <Debug_Tx_Byte>
    Debug_Tx_Word(Kernel_Task_Sleep_Time_Get(5));
     240:	85 e0       	ldi	r24, 0x05	; 5
     242:	0e 94 dc 0c 	call	0x19b8	; 0x19b8 <Kernel_Task_Sleep_Time_Get>
     246:	0e 94 1f 0d 	call	0x1a3e	; 0x1a3e <Debug_Tx_Word>
    Debug_Tx_Byte(0x20+Kernel_Task_Status_Get(5));
     24a:	85 e0       	ldi	r24, 0x05	; 5
     24c:	0e 94 e6 0c 	call	0x19cc	; 0x19cc <Kernel_Task_Status_Get>
     250:	80 5e       	subi	r24, 0xE0	; 224
     252:	0e 94 16 0d 	call	0x1a2c	; 0x1a2c <Debug_Tx_Byte>
    Debug_Tx_Byte(0x10+Kernel_Abs_High_Prio_Task_ID_Get());
     256:	0e 94 00 0d 	call	0x1a00	; 0x1a00 <Kernel_Abs_High_Prio_Task_ID_Get>
     25a:	80 5f       	subi	r24, 0xF0	; 240
     25c:	0e 94 16 0d 	call	0x1a2c	; 0x1a2c <Debug_Tx_Byte>
    Debug_Tx_Byte(Kernel_Lowest_Prio_Get());
     260:	0e 94 f9 0c 	call	0x19f2	; 0x19f2 <Kernel_Lowest_Prio_Get>
     264:	0e 94 16 0d 	call	0x1a2c	; 0x1a2c <Debug_Tx_Byte>
    
    Kernel_Task_Sleep(7000/KER_TICK_TIME);
     268:	87 e0       	ldi	r24, 0x07	; 7
     26a:	90 e0       	ldi	r25, 0x00	; 0
     26c:	0e 94 37 0b 	call	0x166e	; 0x166e <Kernel_Task_Sleep>
     270:	d9 cf       	rjmp	.-78     	; 0x224 <Tasks_Task5+0x8>

00000272 <Tasks_Task4>:

void Tasks_Task4(void){
  
  //DDRC |= (1<<4);

  Debug_Init(0);
     272:	80 e0       	ldi	r24, 0x00	; 0
     274:	90 e0       	ldi	r25, 0x00	; 0
     276:	0e 94 06 0d 	call	0x1a0c	; 0x1a0c <Debug_Init>
  
  while(1){

    //PORTC ^= (1<<4);

	  Debug_Tx_Byte(4);
     27a:	84 e0       	ldi	r24, 0x04	; 4
     27c:	0e 94 16 0d 	call	0x1a2c	; 0x1a2c <Debug_Tx_Byte>
    Debug_Tx_Word(Kernel_Task_Sleep_Time_Get(1));
     280:	81 e0       	ldi	r24, 0x01	; 1
     282:	0e 94 dc 0c 	call	0x19b8	; 0x19b8 <Kernel_Task_Sleep_Time_Get>
     286:	0e 94 1f 0d 	call	0x1a3e	; 0x1a3e <Debug_Tx_Word>
    Debug_Tx_Byte(0x20+Kernel_Task_Status_Get(1));
     28a:	81 e0       	ldi	r24, 0x01	; 1
     28c:	0e 94 e6 0c 	call	0x19cc	; 0x19cc <Kernel_Task_Status_Get>
     290:	80 5e       	subi	r24, 0xE0	; 224
     292:	0e 94 16 0d 	call	0x1a2c	; 0x1a2c <Debug_Tx_Byte>
    Debug_Tx_Word(Kernel_Task_Sleep_Time_Get(4));
     296:	84 e0       	ldi	r24, 0x04	; 4
     298:	0e 94 dc 0c 	call	0x19b8	; 0x19b8 <Kernel_Task_Sleep_Time_Get>
     29c:	0e 94 1f 0d 	call	0x1a3e	; 0x1a3e <Debug_Tx_Word>
    Debug_Tx_Byte(0x20+Kernel_Task_Status_Get(4));
     2a0:	84 e0       	ldi	r24, 0x04	; 4
     2a2:	0e 94 e6 0c 	call	0x19cc	; 0x19cc <Kernel_Task_Status_Get>
     2a6:	80 5e       	subi	r24, 0xE0	; 224
     2a8:	0e 94 16 0d 	call	0x1a2c	; 0x1a2c <Debug_Tx_Byte>
    Debug_Tx_Byte(0x10+Kernel_Abs_High_Prio_Task_ID_Get());
     2ac:	0e 94 00 0d 	call	0x1a00	; 0x1a00 <Kernel_Abs_High_Prio_Task_ID_Get>
     2b0:	80 5f       	subi	r24, 0xF0	; 240
     2b2:	0e 94 16 0d 	call	0x1a2c	; 0x1a2c <Debug_Tx_Byte>
    Debug_Tx_Byte(Kernel_Lowest_Prio_Get());
     2b6:	0e 94 f9 0c 	call	0x19f2	; 0x19f2 <Kernel_Lowest_Prio_Get>
     2ba:	0e 94 16 0d 	call	0x1a2c	; 0x1a2c <Debug_Tx_Byte>
    
    Kernel_Task_Sleep(7000/KER_TICK_TIME);
     2be:	87 e0       	ldi	r24, 0x07	; 7
     2c0:	90 e0       	ldi	r25, 0x00	; 0
     2c2:	0e 94 37 0b 	call	0x166e	; 0x166e <Kernel_Task_Sleep>
     2c6:	d9 cf       	rjmp	.-78     	; 0x27a <Tasks_Task4+0x8>

000002c8 <Tasks_Task3>:

void Tasks_Task3(void){
  
  //DDRC |= (1<<3);

  Debug_Init(0);
     2c8:	80 e0       	ldi	r24, 0x00	; 0
     2ca:	90 e0       	ldi	r25, 0x00	; 0
     2cc:	0e 94 06 0d 	call	0x1a0c	; 0x1a0c <Debug_Init>
  
  while(1){

    //PORTC ^= (1<<3);

	  Debug_Tx_Byte(3);
     2d0:	83 e0       	ldi	r24, 0x03	; 3
     2d2:	0e 94 16 0d 	call	0x1a2c	; 0x1a2c <Debug_Tx_Byte>
    Debug_Tx_Word(Kernel_Task_Sleep_Time_Get(1));
     2d6:	81 e0       	ldi	r24, 0x01	; 1
     2d8:	0e 94 dc 0c 	call	0x19b8	; 0x19b8 <Kernel_Task_Sleep_Time_Get>
     2dc:	0e 94 1f 0d 	call	0x1a3e	; 0x1a3e <Debug_Tx_Word>
    Debug_Tx_Byte(0x20+Kernel_Task_Status_Get(1));
     2e0:	81 e0       	ldi	r24, 0x01	; 1
     2e2:	0e 94 e6 0c 	call	0x19cc	; 0x19cc <Kernel_Task_Status_Get>
     2e6:	80 5e       	subi	r24, 0xE0	; 224
     2e8:	0e 94 16 0d 	call	0x1a2c	; 0x1a2c <Debug_Tx_Byte>
    Debug_Tx_Word(Kernel_Task_Sleep_Time_Get(3));
     2ec:	83 e0       	ldi	r24, 0x03	; 3
     2ee:	0e 94 dc 0c 	call	0x19b8	; 0x19b8 <Kernel_Task_Sleep_Time_Get>
     2f2:	0e 94 1f 0d 	call	0x1a3e	; 0x1a3e <Debug_Tx_Word>
    Debug_Tx_Byte(0x20+Kernel_Task_Status_Get(3));
     2f6:	83 e0       	ldi	r24, 0x03	; 3
     2f8:	0e 94 e6 0c 	call	0x19cc	; 0x19cc <Kernel_Task_Status_Get>
     2fc:	80 5e       	subi	r24, 0xE0	; 224
     2fe:	0e 94 16 0d 	call	0x1a2c	; 0x1a2c <Debug_Tx_Byte>
    Debug_Tx_Byte(0x10+Kernel_Abs_High_Prio_Task_ID_Get());
     302:	0e 94 00 0d 	call	0x1a00	; 0x1a00 <Kernel_Abs_High_Prio_Task_ID_Get>
     306:	80 5f       	subi	r24, 0xF0	; 240
     308:	0e 94 16 0d 	call	0x1a2c	; 0x1a2c <Debug_Tx_Byte>
    Debug_Tx_Byte(Kernel_Lowest_Prio_Get());
     30c:	0e 94 f9 0c 	call	0x19f2	; 0x19f2 <Kernel_Lowest_Prio_Get>
     310:	0e 94 16 0d 	call	0x1a2c	; 0x1a2c <Debug_Tx_Byte>
    
    Kernel_Task_Sleep(7000/KER_TICK_TIME);
     314:	87 e0       	ldi	r24, 0x07	; 7
     316:	90 e0       	ldi	r25, 0x00	; 0
     318:	0e 94 37 0b 	call	0x166e	; 0x166e <Kernel_Task_Sleep>
     31c:	d9 cf       	rjmp	.-78     	; 0x2d0 <Tasks_Task3+0x8>

0000031e <Tasks_Task2>:

void Tasks_Task2(void){
  
  //DDRC |= (1<<2);

  Debug_Init(0);
     31e:	80 e0       	ldi	r24, 0x00	; 0
     320:	90 e0       	ldi	r25, 0x00	; 0
     322:	0e 94 06 0d 	call	0x1a0c	; 0x1a0c <Debug_Init>
  while(1){
    

    //PORTC ^= (1<<2);

	  Debug_Tx_Byte(2);
     326:	82 e0       	ldi	r24, 0x02	; 2
     328:	0e 94 16 0d 	call	0x1a2c	; 0x1a2c <Debug_Tx_Byte>
    Debug_Tx_Word(Kernel_Task_Sleep_Time_Get(1));
     32c:	81 e0       	ldi	r24, 0x01	; 1
     32e:	0e 94 dc 0c 	call	0x19b8	; 0x19b8 <Kernel_Task_Sleep_Time_Get>
     332:	0e 94 1f 0d 	call	0x1a3e	; 0x1a3e <Debug_Tx_Word>
    Debug_Tx_Byte(0x20+Kernel_Task_Status_Get(1));
     336:	81 e0       	ldi	r24, 0x01	; 1
     338:	0e 94 e6 0c 	call	0x19cc	; 0x19cc <Kernel_Task_Status_Get>
     33c:	80 5e       	subi	r24, 0xE0	; 224
     33e:	0e 94 16 0d 	call	0x1a2c	; 0x1a2c <Debug_Tx_Byte>
    Debug_Tx_Word(Kernel_Task_Sleep_Time_Get(2));
     342:	82 e0       	ldi	r24, 0x02	; 2
     344:	0e 94 dc 0c 	call	0x19b8	; 0x19b8 <Kernel_Task_Sleep_Time_Get>
     348:	0e 94 1f 0d 	call	0x1a3e	; 0x1a3e <Debug_Tx_Word>
    Debug_Tx_Byte(0x20+Kernel_Task_Status_Get(2));
     34c:	82 e0       	ldi	r24, 0x02	; 2
     34e:	0e 94 e6 0c 	call	0x19cc	; 0x19cc <Kernel_Task_Status_Get>
     352:	80 5e       	subi	r24, 0xE0	; 224
     354:	0e 94 16 0d 	call	0x1a2c	; 0x1a2c <Debug_Tx_Byte>
    Debug_Tx_Byte(0x10+Kernel_Abs_High_Prio_Task_ID_Get());
     358:	0e 94 00 0d 	call	0x1a00	; 0x1a00 <Kernel_Abs_High_Prio_Task_ID_Get>
     35c:	80 5f       	subi	r24, 0xF0	; 240
     35e:	0e 94 16 0d 	call	0x1a2c	; 0x1a2c <Debug_Tx_Byte>
    Debug_Tx_Byte(Kernel_Lowest_Prio_Get());
     362:	0e 94 f9 0c 	call	0x19f2	; 0x19f2 <Kernel_Lowest_Prio_Get>
     366:	0e 94 16 0d 	call	0x1a2c	; 0x1a2c <Debug_Tx_Byte>

    Kernel_Task_Sleep(7000/KER_TICK_TIME);
     36a:	87 e0       	ldi	r24, 0x07	; 7
     36c:	90 e0       	ldi	r25, 0x00	; 0
     36e:	0e 94 37 0b 	call	0x166e	; 0x166e <Kernel_Task_Sleep>
     372:	d9 cf       	rjmp	.-78     	; 0x326 <Tasks_Task2+0x8>

00000374 <Tasks_Task1>:
void Tasks_Disable_Peripherals(void){
  
}

//will be used with AVR USB V3.0 Board
void Tasks_Task1(void){
     374:	1f 93       	push	r17
  
  //Pull-up for USB bus
  DDRD  &=~ ((1<<3)|(1<<2));
     376:	8a b1       	in	r24, 0x0a	; 10
     378:	83 7f       	andi	r24, 0xF3	; 243
     37a:	8a b9       	out	0x0a, r24	; 10
  PORTD |=  (1<<3)|(1<<2);
     37c:	8b b1       	in	r24, 0x0b	; 11
     37e:	8c 60       	ori	r24, 0x0C	; 12
     380:	8b b9       	out	0x0b, r24	; 11
  
  //LED pin
  DDRD  |=  (1<<4);
     382:	54 9a       	sbi	0x0a, 4	; 10
  PORTD &=~ (1<<4);
     384:	5c 98       	cbi	0x0b, 4	; 11
  
  //VsenseEn
  DDRC  |=  (1<<1);
     386:	39 9a       	sbi	0x07, 1	; 7
  PORTC &=~ (1<<1);
     388:	41 98       	cbi	0x08, 1	; 8
  
  Debug_Init(0);
     38a:	80 e0       	ldi	r24, 0x00	; 0
     38c:	90 e0       	ldi	r25, 0x00	; 0
     38e:	0e 94 06 0d 	call	0x1a0c	; 0x1a0c <Debug_Init>
  nRF24L01P_Init();
     392:	0e 94 fd 06 	call	0xdfa	; 0xdfa <nRF24L01P_Init>
  
  while(1){
    
    //LED on
    PORTD|= (1<<4);
     396:	5c 9a       	sbi	0x0b, 4	; 11
     398:	10 e0       	ldi	r17, 0x00	; 0

    for(uint8_t i=0;i<200;i++){
      Debug_Tx_Byte(i);
     39a:	81 2f       	mov	r24, r17
     39c:	0e 94 16 0d 	call	0x1a2c	; 0x1a2c <Debug_Tx_Byte>
  while(1){
    
    //LED on
    PORTD|= (1<<4);

    for(uint8_t i=0;i<200;i++){
     3a0:	1f 5f       	subi	r17, 0xFF	; 255
     3a2:	18 3c       	cpi	r17, 0xC8	; 200
     3a4:	d1 f7       	brne	.-12     	; 0x39a <Tasks_Task1+0x26>
      Debug_Tx_Byte(i);
    }

    //LED off
    PORTD&=~(1<<4);
     3a6:	5c 98       	cbi	0x0b, 4	; 11

    Kernel_Task_Sleep(5000/KER_TICK_TIME);
     3a8:	85 e0       	ldi	r24, 0x05	; 5
     3aa:	90 e0       	ldi	r25, 0x00	; 0
     3ac:	0e 94 37 0b 	call	0x166e	; 0x166e <Kernel_Task_Sleep>
     3b0:	f2 cf       	rjmp	.-28     	; 0x396 <Tasks_Task1+0x22>

000003b2 <nRF24L01P_Struct_Init>:


/* initialize structure of the driver */

void nRF24L01P_Struct_Init(void){
  nRF24L01P.Mode = 0x00;
     3b2:	10 92 60 06 	sts	0x0660, r1
  nRF24L01P.Enable = 0x01;
     3b6:	91 e0       	ldi	r25, 0x01	; 1
     3b8:	90 93 61 06 	sts	0x0661, r25
  nRF24L01P.TempBuf[0] = 0x00;
     3bc:	10 92 62 06 	sts	0x0662, r1
  nRF24L01P.TempBuf[1] = 0x00;
     3c0:	10 92 63 06 	sts	0x0663, r1
  nRF24L01P.Address.Own = 0x01;
     3c4:	90 93 64 06 	sts	0x0664, r25
  nRF24L01P.Address.Dest = 0x02;
     3c8:	82 e0       	ldi	r24, 0x02	; 2
     3ca:	80 93 65 06 	sts	0x0665, r24
  nRF24L01P.Config.RxTicks = 0;
     3ce:	10 92 69 06 	sts	0x0669, r1
     3d2:	10 92 68 06 	sts	0x0668, r1
  nRF24L01P.Config.RxTimeout = 10;
     3d6:	2a e0       	ldi	r18, 0x0A	; 10
     3d8:	30 e0       	ldi	r19, 0x00	; 0
     3da:	30 93 67 06 	sts	0x0667, r19
     3de:	20 93 66 06 	sts	0x0666, r18
  nRF24L01P.Config.MaxDataLen = 20;
     3e2:	84 e1       	ldi	r24, 0x14	; 20
     3e4:	80 93 6a 06 	sts	0x066A, r24
  nRF24L01P.Config.MaxRetry = 10;
     3e8:	30 93 6c 06 	sts	0x066C, r19
     3ec:	20 93 6b 06 	sts	0x066B, r18
  nRF24L01P.Config.RetryOccured = 0;
     3f0:	10 92 6e 06 	sts	0x066E, r1
     3f4:	10 92 6d 06 	sts	0x066D, r1
  nRF24L01P.Packet.TxPID = 0x01;
     3f8:	90 93 6f 06 	sts	0x066F, r25
  nRF24L01P.Packet.RxPID = 0x00;
     3fc:	10 92 70 06 	sts	0x0670, r1
  nRF24L01P.Packet.LastRxPID = 0x00;
     400:	10 92 71 06 	sts	0x0671, r1
  nRF24L01P.Packet.AckReq = 1;
     404:	90 93 72 06 	sts	0x0672, r25
  nRF24L01P.Blocks.Remaining = 0;
     408:	10 92 73 06 	sts	0x0673, r1
  nRF24L01P.Blocks.FailedPos = 0;
     40c:	10 92 74 06 	sts	0x0674, r1
  nRF24L01P.SpaceAlloc.CRCLSB = nRF24L01P_PACKET_LEN-1;
     410:	8f e1       	ldi	r24, 0x1F	; 31
     412:	80 93 76 06 	sts	0x0676, r24
  nRF24L01P.SpaceAlloc.CRCMSB = nRF24L01P_PACKET_LEN-2;
     416:	8e e1       	ldi	r24, 0x1E	; 30
     418:	80 93 75 06 	sts	0x0675, r24
  nRF24L01P.SpaceAlloc.CRCLen = nRF24L01P_PACKET_LEN-2;
     41c:	80 93 7c 06 	sts	0x067C, r24
  nRF24L01P.SpaceAlloc.Len = nRF24L01P_PACKET_LEN-3;
     420:	8d e1       	ldi	r24, 0x1D	; 29
     422:	80 93 77 06 	sts	0x0677, r24
  nRF24L01P.SpaceAlloc.Dest = nRF24L01P_PACKET_LEN-4;
     426:	8c e1       	ldi	r24, 0x1C	; 28
     428:	80 93 78 06 	sts	0x0678, r24
  nRF24L01P.SpaceAlloc.Own = nRF24L01P_PACKET_LEN-5;
     42c:	8b e1       	ldi	r24, 0x1B	; 27
     42e:	80 93 79 06 	sts	0x0679, r24
  nRF24L01P.SpaceAlloc.Ack = nRF24L01P_PACKET_LEN-6;
     432:	8a e1       	ldi	r24, 0x1A	; 26
     434:	80 93 7a 06 	sts	0x067A, r24
  nRF24L01P.SpaceAlloc.PID = nRF24L01P_PACKET_LEN-7;
     438:	89 e1       	ldi	r24, 0x19	; 25
     43a:	80 93 7b 06 	sts	0x067B, r24
  nRF24L01P.SpaceAlloc.Blocks = nRF24L01P_PACKET_LEN-8;
     43e:	88 e1       	ldi	r24, 0x18	; 24
     440:	80 93 7d 06 	sts	0x067D, r24
  nRF24L01P.ErrorTicks = 0;
     444:	10 92 7f 06 	sts	0x067F, r1
     448:	10 92 7e 06 	sts	0x067E, r1
  nRF24L01P.Error = 0;
     44c:	10 92 80 06 	sts	0x0680, r1
     450:	10 92 81 06 	sts	0x0681, r1
  for(uint8_t i = 0; i < nRF24L01P_ERROR_FLAGS; i++){
    nRF24L01P.Errors[0] = 0;
  }
}
     454:	08 95       	ret

00000456 <nRF24L01P_Set_SCK_DD>:


/* set data direction of associated gpio */

void nRF24L01P_Set_SCK_DD(uint8_t state){
  if(state){
     456:	88 23       	and	r24, r24
     458:	11 f0       	breq	.+4      	; 0x45e <nRF24L01P_Set_SCK_DD+0x8>
    nRF24L01P_SCK_DDR |= (1<<nRF24L01P_SCK_bp);
     45a:	25 9a       	sbi	0x04, 5	; 4
     45c:	08 95       	ret
  }else{
    nRF24L01P_SCK_DDR &=~(1<<nRF24L01P_SCK_bp);
     45e:	25 98       	cbi	0x04, 5	; 4
     460:	08 95       	ret

00000462 <nRF24L01P_Set_MISO_DD>:
  }
}

void nRF24L01P_Set_MISO_DD(uint8_t state){
  if(state){
     462:	88 23       	and	r24, r24
     464:	11 f0       	breq	.+4      	; 0x46a <nRF24L01P_Set_MISO_DD+0x8>
    nRF24L01P_MISO_DDR |= (1<<nRF24L01P_MISO_bp);
     466:	24 9a       	sbi	0x04, 4	; 4
     468:	08 95       	ret
  }else{
    nRF24L01P_MISO_DDR &=~(1<<nRF24L01P_MISO_bp);
     46a:	24 98       	cbi	0x04, 4	; 4
     46c:	08 95       	ret

0000046e <nRF24L01P_Set_MOSI_DD>:
  }
}

void nRF24L01P_Set_MOSI_DD(uint8_t state){
  if(state){
     46e:	88 23       	and	r24, r24
     470:	11 f0       	breq	.+4      	; 0x476 <nRF24L01P_Set_MOSI_DD+0x8>
    nRF24L01P_MOSI_DDR |= (1<<nRF24L01P_MOSI_bp);
     472:	23 9a       	sbi	0x04, 3	; 4
     474:	08 95       	ret
  }else{
    nRF24L01P_MOSI_DDR &=~(1<<nRF24L01P_MOSI_bp);
     476:	23 98       	cbi	0x04, 3	; 4
     478:	08 95       	ret

0000047a <nRF24L01P_Set_CSN_DD>:
  }
}


void nRF24L01P_Set_CSN_DD(uint8_t state){
  if(state){
     47a:	88 23       	and	r24, r24
     47c:	11 f0       	breq	.+4      	; 0x482 <nRF24L01P_Set_CSN_DD+0x8>
    nRF24L01P_CSN_DDR |= (1<<nRF24L01P_CSN_bp);
     47e:	22 9a       	sbi	0x04, 2	; 4
     480:	08 95       	ret
  }else{
    nRF24L01P_CSN_DDR &=~(1<<nRF24L01P_CSN_bp);
     482:	22 98       	cbi	0x04, 2	; 4
     484:	08 95       	ret

00000486 <nRF24L01P_Set_CE_DD>:
  }
}

void nRF24L01P_Set_CE_DD(uint8_t state){
  if(state){
     486:	88 23       	and	r24, r24
     488:	11 f0       	breq	.+4      	; 0x48e <nRF24L01P_Set_CE_DD+0x8>
    nRF24L01P_CE_DDR |= (1<<nRF24L01P_CE_bp);
     48a:	38 9a       	sbi	0x07, 0	; 7
     48c:	08 95       	ret
  }else{
    nRF24L01P_CE_DDR &=~(1<<nRF24L01P_CE_bp);
     48e:	38 98       	cbi	0x07, 0	; 7
     490:	08 95       	ret

00000492 <nRF24L01P_Set_SCK>:


/* set output state of associated gpio */

void nRF24L01P_Set_SCK(uint8_t state){
  if(state){
     492:	88 23       	and	r24, r24
     494:	11 f0       	breq	.+4      	; 0x49a <nRF24L01P_Set_SCK+0x8>
    nRF24L01P_SCK_PORT |= (1<<nRF24L01P_SCK_bp);
     496:	2d 9a       	sbi	0x05, 5	; 5
     498:	08 95       	ret
  }else{
    nRF24L01P_SCK_PORT &=~(1<<nRF24L01P_SCK_bp);
     49a:	2d 98       	cbi	0x05, 5	; 5
     49c:	08 95       	ret

0000049e <nRF24L01P_Set_MISO>:
  }
}

void nRF24L01P_Set_MISO(uint8_t state){
  if(state){
     49e:	88 23       	and	r24, r24
     4a0:	11 f0       	breq	.+4      	; 0x4a6 <nRF24L01P_Set_MISO+0x8>
    nRF24L01P_MISO_PORT |= (1<<nRF24L01P_MISO_bp);
     4a2:	2c 9a       	sbi	0x05, 4	; 5
     4a4:	08 95       	ret
  }else{
    nRF24L01P_MISO_PORT &=~(1<<nRF24L01P_MISO_bp);
     4a6:	2c 98       	cbi	0x05, 4	; 5
     4a8:	08 95       	ret

000004aa <nRF24L01P_Set_MOSI>:
  }
}

void nRF24L01P_Set_MOSI(uint8_t state){
  if(state){
     4aa:	88 23       	and	r24, r24
     4ac:	11 f0       	breq	.+4      	; 0x4b2 <nRF24L01P_Set_MOSI+0x8>
    nRF24L01P_MOSI_PORT |= (1<<nRF24L01P_MOSI_bp);
     4ae:	2b 9a       	sbi	0x05, 3	; 5
     4b0:	08 95       	ret
  }else{
    nRF24L01P_MOSI_PORT &=~(1<<nRF24L01P_MOSI_bp);
     4b2:	2b 98       	cbi	0x05, 3	; 5
     4b4:	08 95       	ret

000004b6 <nRF24L01P_Set_CSN>:
  }
}

void nRF24L01P_Set_CSN(uint8_t state){
  if(state){
     4b6:	88 23       	and	r24, r24
     4b8:	11 f0       	breq	.+4      	; 0x4be <nRF24L01P_Set_CSN+0x8>
    nRF24L01P_CSN_PORT |= (1<<nRF24L01P_CSN_bp);
     4ba:	2a 9a       	sbi	0x05, 2	; 5
     4bc:	08 95       	ret
  }else{
    nRF24L01P_CSN_PORT &=~(1<<nRF24L01P_CSN_bp);
     4be:	2a 98       	cbi	0x05, 2	; 5
     4c0:	08 95       	ret

000004c2 <nRF24L01P_Set_CE>:
  }
}

void nRF24L01P_Set_CE(uint8_t state){
  if(state){
     4c2:	88 23       	and	r24, r24
     4c4:	11 f0       	breq	.+4      	; 0x4ca <nRF24L01P_Set_CE+0x8>
    nRF24L01P_CE_PORT |= (1<<nRF24L01P_CE_bp);
     4c6:	40 9a       	sbi	0x08, 0	; 8
     4c8:	08 95       	ret
  }else{
    nRF24L01P_CE_PORT &=~(1<<nRF24L01P_CE_bp);
     4ca:	40 98       	cbi	0x08, 0	; 8
     4cc:	08 95       	ret

000004ce <nRF24L01P_GPIO_Enable>:

/* set data direction of associated gpio */

void nRF24L01P_Set_SCK_DD(uint8_t state){
  if(state){
    nRF24L01P_SCK_DDR |= (1<<nRF24L01P_SCK_bp);
     4ce:	25 9a       	sbi	0x04, 5	; 4

void nRF24L01P_Set_MISO_DD(uint8_t state){
  if(state){
    nRF24L01P_MISO_DDR |= (1<<nRF24L01P_MISO_bp);
  }else{
    nRF24L01P_MISO_DDR &=~(1<<nRF24L01P_MISO_bp);
     4d0:	24 98       	cbi	0x04, 4	; 4
  }
}

void nRF24L01P_Set_MOSI_DD(uint8_t state){
  if(state){
    nRF24L01P_MOSI_DDR |= (1<<nRF24L01P_MOSI_bp);
     4d2:	23 9a       	sbi	0x04, 3	; 4
}


void nRF24L01P_Set_CSN_DD(uint8_t state){
  if(state){
    nRF24L01P_CSN_DDR |= (1<<nRF24L01P_CSN_bp);
     4d4:	22 9a       	sbi	0x04, 2	; 4
  }
}

void nRF24L01P_Set_CE_DD(uint8_t state){
  if(state){
    nRF24L01P_CE_DDR |= (1<<nRF24L01P_CE_bp);
     4d6:	38 9a       	sbi	0x07, 0	; 7
  }
}

void nRF24L01P_Set_CSN(uint8_t state){
  if(state){
    nRF24L01P_CSN_PORT |= (1<<nRF24L01P_CSN_bp);
     4d8:	2a 9a       	sbi	0x05, 2	; 5

void nRF24L01P_Set_CE(uint8_t state){
  if(state){
    nRF24L01P_CE_PORT |= (1<<nRF24L01P_CE_bp);
  }else{
    nRF24L01P_CE_PORT &=~(1<<nRF24L01P_CE_bp);
     4da:	40 98       	cbi	0x08, 0	; 8
  nRF24L01P_Set_CSN_DD(1);
  nRF24L01P_Set_CE_DD(1);
  nRF24L01P_Set_CSN(1);
  nRF24L01P_Set_CE(0);
  #ifdef nRF24L01P_USE_HW_SPI
  DDRB |= (1<<2);
     4dc:	22 9a       	sbi	0x04, 2	; 4
  #endif
}
     4de:	08 95       	ret

000004e0 <nRF24L01P_GPIO_Disable>:

/* set data direction of associated gpio */

void nRF24L01P_Set_SCK_DD(uint8_t state){
  if(state){
    nRF24L01P_SCK_DDR |= (1<<nRF24L01P_SCK_bp);
     4e0:	25 9a       	sbi	0x04, 5	; 4
  }
}

void nRF24L01P_Set_MISO_DD(uint8_t state){
  if(state){
    nRF24L01P_MISO_DDR |= (1<<nRF24L01P_MISO_bp);
     4e2:	24 9a       	sbi	0x04, 4	; 4
  }
}

void nRF24L01P_Set_MOSI_DD(uint8_t state){
  if(state){
    nRF24L01P_MOSI_DDR |= (1<<nRF24L01P_MOSI_bp);
     4e4:	23 9a       	sbi	0x04, 3	; 4
}


void nRF24L01P_Set_CSN_DD(uint8_t state){
  if(state){
    nRF24L01P_CSN_DDR |= (1<<nRF24L01P_CSN_bp);
     4e6:	22 9a       	sbi	0x04, 2	; 4
  }
}

void nRF24L01P_Set_CE_DD(uint8_t state){
  if(state){
    nRF24L01P_CE_DDR |= (1<<nRF24L01P_CE_bp);
     4e8:	38 9a       	sbi	0x07, 0	; 7

void nRF24L01P_Set_SCK(uint8_t state){
  if(state){
    nRF24L01P_SCK_PORT |= (1<<nRF24L01P_SCK_bp);
  }else{
    nRF24L01P_SCK_PORT &=~(1<<nRF24L01P_SCK_bp);
     4ea:	2d 98       	cbi	0x05, 5	; 5

void nRF24L01P_Set_MISO(uint8_t state){
  if(state){
    nRF24L01P_MISO_PORT |= (1<<nRF24L01P_MISO_bp);
  }else{
    nRF24L01P_MISO_PORT &=~(1<<nRF24L01P_MISO_bp);
     4ec:	2c 98       	cbi	0x05, 4	; 5

void nRF24L01P_Set_MOSI(uint8_t state){
  if(state){
    nRF24L01P_MOSI_PORT |= (1<<nRF24L01P_MOSI_bp);
  }else{
    nRF24L01P_MOSI_PORT &=~(1<<nRF24L01P_MOSI_bp);
     4ee:	2b 98       	cbi	0x05, 3	; 5
  }
}

void nRF24L01P_Set_CSN(uint8_t state){
  if(state){
    nRF24L01P_CSN_PORT |= (1<<nRF24L01P_CSN_bp);
     4f0:	2a 9a       	sbi	0x05, 2	; 5

void nRF24L01P_Set_CE(uint8_t state){
  if(state){
    nRF24L01P_CE_PORT |= (1<<nRF24L01P_CE_bp);
  }else{
    nRF24L01P_CE_PORT &=~(1<<nRF24L01P_CE_bp);
     4f2:	40 98       	cbi	0x08, 0	; 8
  nRF24L01P_Set_SCK(0);
  nRF24L01P_Set_MISO(0);
  nRF24L01P_Set_MOSI(0);
  nRF24L01P_Set_CSN(1);
  nRF24L01P_Set_CE(0);
}
     4f4:	08 95       	ret

000004f6 <nRF24L01P_SPI_Enable>:

/* configuration of spi for different states */

void nRF24L01P_SPI_Enable(void){
  #ifdef nRF24L01P_USE_HW_SPI
  SPCR = (1<<SPE)|(1<<MSTR);                     
     4f6:	80 e5       	ldi	r24, 0x50	; 80
     4f8:	8c bd       	out	0x2c, r24	; 44
  SPSR = (1<<SPI2X);
     4fa:	81 e0       	ldi	r24, 0x01	; 1
     4fc:	8d bd       	out	0x2d, r24	; 45
  SPSR = 0;
     4fe:	1d bc       	out	0x2d, r1	; 45
  #endif
}
     500:	08 95       	ret

00000502 <nRF24L01P_SPI_Disable>:

void nRF24L01P_SPI_Disable(void){
  #ifdef nRF24L01P_USE_HW_SPI
  SPCR = 0x00;                     
     502:	1c bc       	out	0x2c, r1	; 44
  SPSR = 0x00;
     504:	1d bc       	out	0x2d, r1	; 45
  #endif
}
     506:	08 95       	ret

00000508 <nRF24L01P_Enable>:


/* configuration of gpio & spi for different states */

void nRF24L01P_Enable(void){
  nRF24L01P_GPIO_Enable();
     508:	0e 94 67 02 	call	0x4ce	; 0x4ce <nRF24L01P_GPIO_Enable>

/* configuration of spi for different states */

void nRF24L01P_SPI_Enable(void){
  #ifdef nRF24L01P_USE_HW_SPI
  SPCR = (1<<SPE)|(1<<MSTR);                     
     50c:	80 e5       	ldi	r24, 0x50	; 80
     50e:	8c bd       	out	0x2c, r24	; 44
  SPSR = (1<<SPI2X);
     510:	81 e0       	ldi	r24, 0x01	; 1
     512:	8d bd       	out	0x2d, r24	; 45
  SPSR = 0;
     514:	1d bc       	out	0x2d, r1	; 45
/* configuration of gpio & spi for different states */

void nRF24L01P_Enable(void){
  nRF24L01P_GPIO_Enable();
  nRF24L01P_SPI_Enable();
  nRF24L01P.Enable = 1;
     516:	80 93 61 06 	sts	0x0661, r24
}
     51a:	08 95       	ret

0000051c <nRF24L01P_Disable>:
  #endif
}

void nRF24L01P_SPI_Disable(void){
  #ifdef nRF24L01P_USE_HW_SPI
  SPCR = 0x00;                     
     51c:	1c bc       	out	0x2c, r1	; 44
  SPSR = 0x00;
     51e:	1d bc       	out	0x2d, r1	; 45
  nRF24L01P.Enable = 1;
}

void nRF24L01P_Disable(void){
  nRF24L01P_SPI_Disable();
  nRF24L01P_GPIO_Disable();
     520:	0e 94 70 02 	call	0x4e0	; 0x4e0 <nRF24L01P_GPIO_Disable>
  nRF24L01P.Enable = 0;
     524:	10 92 61 06 	sts	0x0661, r1
}
     528:	08 95       	ret

0000052a <nRF24L01P_Error_Clear>:


/* error handling */

void nRF24L01P_Error_Clear(void){
  nRF24L01P.Error = 0;
     52a:	10 92 80 06 	sts	0x0680, r1
}
     52e:	08 95       	ret

00000530 <nRF24L01P_Error_Clear_Ticks>:

void nRF24L01P_Error_Clear_Ticks(void){
  nRF24L01P.ErrorTicks = 0;
     530:	10 92 7f 06 	sts	0x067F, r1
     534:	10 92 7e 06 	sts	0x067E, r1
}
     538:	08 95       	ret

0000053a <nRF24L01P_Error_Clear_Buf>:

void nRF24L01P_Error_Clear_Buf(void){
     53a:	e1 e8       	ldi	r30, 0x81	; 129
     53c:	f6 e0       	ldi	r31, 0x06	; 6
  for(uint8_t i = 0; i < nRF24L01P_ERROR_FLAGS; i++){
    nRF24L01P.Errors[i] = 0;
     53e:	11 92       	st	Z+, r1
void nRF24L01P_Error_Clear_Ticks(void){
  nRF24L01P.ErrorTicks = 0;
}

void nRF24L01P_Error_Clear_Buf(void){
  for(uint8_t i = 0; i < nRF24L01P_ERROR_FLAGS; i++){
     540:	86 e0       	ldi	r24, 0x06	; 6
     542:	eb 38       	cpi	r30, 0x8B	; 139
     544:	f8 07       	cpc	r31, r24
     546:	d9 f7       	brne	.-10     	; 0x53e <nRF24L01P_Error_Clear_Buf+0x4>
    nRF24L01P.Errors[i] = 0;
  }
}
     548:	08 95       	ret

0000054a <nRF24L01P_Error_Clear_All>:


/* error handling */

void nRF24L01P_Error_Clear(void){
  nRF24L01P.Error = 0;
     54a:	10 92 80 06 	sts	0x0680, r1
}

void nRF24L01P_Error_Clear_Ticks(void){
  nRF24L01P.ErrorTicks = 0;
     54e:	10 92 7f 06 	sts	0x067F, r1
     552:	10 92 7e 06 	sts	0x067E, r1
     556:	e1 e8       	ldi	r30, 0x81	; 129
     558:	f6 e0       	ldi	r31, 0x06	; 6
}

void nRF24L01P_Error_Clear_Buf(void){
  for(uint8_t i = 0; i < nRF24L01P_ERROR_FLAGS; i++){
    nRF24L01P.Errors[i] = 0;
     55a:	11 92       	st	Z+, r1
void nRF24L01P_Error_Clear_Ticks(void){
  nRF24L01P.ErrorTicks = 0;
}

void nRF24L01P_Error_Clear_Buf(void){
  for(uint8_t i = 0; i < nRF24L01P_ERROR_FLAGS; i++){
     55c:	86 e0       	ldi	r24, 0x06	; 6
     55e:	eb 38       	cpi	r30, 0x8B	; 139
     560:	f8 07       	cpc	r31, r24
     562:	d9 f7       	brne	.-10     	; 0x55a <nRF24L01P_Error_Clear_All+0x10>

void nRF24L01P_Error_Clear_All(void){
  nRF24L01P_Error_Clear();
  nRF24L01P_Error_Clear_Ticks();
  nRF24L01P_Error_Clear_Buf();
}
     564:	08 95       	ret

00000566 <nRF24L01P_Error_Set>:

void nRF24L01P_Error_Set(uint8_t val){
  nRF24L01P.Error = val;
     566:	80 93 80 06 	sts	0x0680, r24
}
     56a:	08 95       	ret

0000056c <nRF24L01P_Error_Get>:

uint8_t nRF24L01P_Error_Get(void){
  return nRF24L01P.Error;
}
     56c:	80 91 80 06 	lds	r24, 0x0680
     570:	08 95       	ret

00000572 <nRF24L01P_Error_Get_Index>:

uint8_t nRF24L01P_Error_Get_Index(uint8_t index){
     572:	e0 e6       	ldi	r30, 0x60	; 96
     574:	f6 e0       	ldi	r31, 0x06	; 6
     576:	e8 0f       	add	r30, r24
     578:	f1 1d       	adc	r31, r1
  return nRF24L01P.Errors[index];
}
     57a:	81 a1       	ldd	r24, Z+33	; 0x21
     57c:	08 95       	ret

0000057e <nRF24L01P_Error_Timeout>:
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
     57e:	e8 ec       	ldi	r30, 0xC8	; 200
     580:	f0 e0       	ldi	r31, 0x00	; 0
     582:	31 97       	sbiw	r30, 0x01	; 1
     584:	f1 f7       	brne	.-4      	; 0x582 <nRF24L01P_Error_Timeout+0x4>

uint8_t nRF24L01P_Error_Timeout(uint16_t ticks){
  _delay_us(100);
  nRF24L01P.ErrorTicks++;
     586:	20 91 7e 06 	lds	r18, 0x067E
     58a:	30 91 7f 06 	lds	r19, 0x067F
     58e:	2f 5f       	subi	r18, 0xFF	; 255
     590:	3f 4f       	sbci	r19, 0xFF	; 255
     592:	30 93 7f 06 	sts	0x067F, r19
     596:	20 93 7e 06 	sts	0x067E, r18
     59a:	40 e0       	ldi	r20, 0x00	; 0
     59c:	82 17       	cp	r24, r18
     59e:	93 07       	cpc	r25, r19
     5a0:	08 f4       	brcc	.+2      	; 0x5a4 <nRF24L01P_Error_Timeout+0x26>
     5a2:	41 e0       	ldi	r20, 0x01	; 1
	return 1;
  }
  else{
    return 0;
  }
}
     5a4:	84 2f       	mov	r24, r20
     5a6:	08 95       	ret

000005a8 <nRF24L01P_Error_Free>:

uint8_t nRF24L01P_Error_Free(void){
     5a8:	90 e0       	ldi	r25, 0x00	; 0
     5aa:	80 91 80 06 	lds	r24, 0x0680
     5ae:	88 23       	and	r24, r24
     5b0:	09 f4       	brne	.+2      	; 0x5b4 <nRF24L01P_Error_Free+0xc>
     5b2:	91 e0       	ldi	r25, 0x01	; 1
    return 1;
  }
  else{
    return 0;
  }
}
     5b4:	89 2f       	mov	r24, r25
     5b6:	08 95       	ret

000005b8 <nRF24L01P_CRC>:


/* crc calcultions and validation */

uint16_t nRF24L01P_CRC(uint16_t crc, uint8_t data){
  crc=crc^((uint16_t)data<<8);
     5b8:	36 2f       	mov	r19, r22
     5ba:	20 e0       	ldi	r18, 0x00	; 0
     5bc:	28 27       	eor	r18, r24
     5be:	39 27       	eor	r19, r25
     5c0:	40 e0       	ldi	r20, 0x00	; 0
  for(uint8_t i = 0; i < 8; i++){
    if(crc & 0x8000){
	  crc = (crc<<1)^0x1021;
     5c2:	61 e2       	ldi	r22, 0x21	; 33
     5c4:	70 e1       	ldi	r23, 0x10	; 16
     5c6:	c9 01       	movw	r24, r18
     5c8:	88 0f       	add	r24, r24
     5ca:	99 1f       	adc	r25, r25
/* crc calcultions and validation */

uint16_t nRF24L01P_CRC(uint16_t crc, uint8_t data){
  crc=crc^((uint16_t)data<<8);
  for(uint8_t i = 0; i < 8; i++){
    if(crc & 0x8000){
     5cc:	37 ff       	sbrs	r19, 7
     5ce:	04 c0       	rjmp	.+8      	; 0x5d8 <nRF24L01P_CRC+0x20>
	  crc = (crc<<1)^0x1021;
     5d0:	9c 01       	movw	r18, r24
     5d2:	26 27       	eor	r18, r22
     5d4:	37 27       	eor	r19, r23
     5d6:	01 c0       	rjmp	.+2      	; 0x5da <nRF24L01P_CRC+0x22>
	}
    else{
	  crc <<= 1;
     5d8:	9c 01       	movw	r18, r24

/* crc calcultions and validation */

uint16_t nRF24L01P_CRC(uint16_t crc, uint8_t data){
  crc=crc^((uint16_t)data<<8);
  for(uint8_t i = 0; i < 8; i++){
     5da:	4f 5f       	subi	r20, 0xFF	; 255
     5dc:	48 30       	cpi	r20, 0x08	; 8
     5de:	99 f7       	brne	.-26     	; 0x5c6 <nRF24L01P_CRC+0xe>
    else{
	  crc <<= 1;
	}
  }
  return crc;
}
     5e0:	c9 01       	movw	r24, r18
     5e2:	08 95       	ret

000005e4 <nRF24L01P_CRC_Block>:

uint16_t nRF24L01P_CRC_Block(uint8_t *buf, uint8_t len){
     5e4:	0f 93       	push	r16
     5e6:	1f 93       	push	r17
     5e8:	cf 93       	push	r28
     5ea:	df 93       	push	r29
     5ec:	06 2f       	mov	r16, r22
     5ee:	ec 01       	movw	r28, r24
     5f0:	20 e0       	ldi	r18, 0x00	; 0
     5f2:	30 e0       	ldi	r19, 0x00	; 0
     5f4:	10 e0       	ldi	r17, 0x00	; 0
     5f6:	06 c0       	rjmp	.+12     	; 0x604 <nRF24L01P_CRC_Block+0x20>
  uint16_t crc = 0;
  for(uint8_t i = 0; i < len; i++){
    crc = nRF24L01P_CRC(crc,buf[i]);
     5f8:	c9 01       	movw	r24, r18
     5fa:	69 91       	ld	r22, Y+
     5fc:	0e 94 dc 02 	call	0x5b8	; 0x5b8 <nRF24L01P_CRC>
     600:	9c 01       	movw	r18, r24
  return crc;
}

uint16_t nRF24L01P_CRC_Block(uint8_t *buf, uint8_t len){
  uint16_t crc = 0;
  for(uint8_t i = 0; i < len; i++){
     602:	1f 5f       	subi	r17, 0xFF	; 255
     604:	10 17       	cp	r17, r16
     606:	c0 f3       	brcs	.-16     	; 0x5f8 <nRF24L01P_CRC_Block+0x14>
    crc = nRF24L01P_CRC(crc,buf[i]);
  }
  return crc;
}
     608:	c9 01       	movw	r24, r18
     60a:	df 91       	pop	r29
     60c:	cf 91       	pop	r28
     60e:	1f 91       	pop	r17
     610:	0f 91       	pop	r16
     612:	08 95       	ret

00000614 <nRF24L01P_SPI_Transfer>:



/* spi transfer */

uint8_t nRF24L01P_SPI_Transfer(uint8_t data){
     614:	98 2f       	mov	r25, r24
    return 0;
  }
}

uint8_t nRF24L01P_Error_Free(void){
  if(nRF24L01P_Error_Get() == 0){
     616:	80 91 80 06 	lds	r24, 0x0680
     61a:	88 23       	and	r24, r24
     61c:	69 f4       	brne	.+26     	; 0x638 <nRF24L01P_SPI_Transfer+0x24>

/* spi transfer */

uint8_t nRF24L01P_SPI_Transfer(uint8_t data){
  if(nRF24L01P_Error_Free()){
    SPDR = data;
     61e:	9e bd       	out	0x2e, r25	; 46
     620:	90 e0       	ldi	r25, 0x00	; 0
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
     622:	2a e1       	ldi	r18, 0x1A	; 26
     624:	0b c0       	rjmp	.+22     	; 0x63c <nRF24L01P_SPI_Transfer+0x28>
     626:	82 2f       	mov	r24, r18
     628:	8a 95       	dec	r24
     62a:	f1 f7       	brne	.-4      	; 0x628 <nRF24L01P_SPI_Transfer+0x14>
    uint8_t i = 0;
    while(!(SPSR & (1 << SPIF))){
	  _delay_us(10);
	  i++;
     62c:	9f 5f       	subi	r25, 0xFF	; 255
	  if(i > 200){
     62e:	99 3c       	cpi	r25, 0xC9	; 201
     630:	29 f4       	brne	.+10     	; 0x63c <nRF24L01P_SPI_Transfer+0x28>
  nRF24L01P_Error_Clear_Ticks();
  nRF24L01P_Error_Clear_Buf();
}

void nRF24L01P_Error_Set(uint8_t val){
  nRF24L01P.Error = val;
     632:	81 e0       	ldi	r24, 0x01	; 1
     634:	80 93 80 06 	sts	0x0680, r24
     638:	80 e0       	ldi	r24, 0x00	; 0
     63a:	08 95       	ret

uint8_t nRF24L01P_SPI_Transfer(uint8_t data){
  if(nRF24L01P_Error_Free()){
    SPDR = data;
    uint8_t i = 0;
    while(!(SPSR & (1 << SPIF))){
     63c:	0d b4       	in	r0, 0x2d	; 45
     63e:	07 fe       	sbrs	r0, 7
     640:	f2 cf       	rjmp	.-28     	; 0x626 <nRF24L01P_SPI_Transfer+0x12>
	  if(i > 200){
	    nRF24L01P_Error_Set(0x01);
	    return 0;
	  }
    }
	return SPDR;
     642:	8e b5       	in	r24, 0x2e	; 46
  }else{
    return 0;
  }
}
     644:	08 95       	ret

00000646 <nRF24L01P_ReadWrite_Register>:


/* register read write */

void nRF24L01P_ReadWrite_Register(uint8_t reg, uint8_t rw, uint8_t *data, uint8_t len){
     646:	df 92       	push	r13
     648:	ef 92       	push	r14
     64a:	ff 92       	push	r15
     64c:	0f 93       	push	r16
     64e:	1f 93       	push	r17
     650:	cf 93       	push	r28
     652:	df 93       	push	r29
     654:	18 2f       	mov	r17, r24
     656:	06 2f       	mov	r16, r22
     658:	f4 2e       	mov	r15, r20
     65a:	e5 2e       	mov	r14, r21
     65c:	d2 2e       	mov	r13, r18
    return 0;
  }
}

uint8_t nRF24L01P_Error_Free(void){
  if(nRF24L01P_Error_Get() == 0){
     65e:	80 91 80 06 	lds	r24, 0x0680
     662:	88 23       	and	r24, r24
     664:	59 f5       	brne	.+86     	; 0x6bc <nRF24L01P_ReadWrite_Register+0x76>

/* register read write */

void nRF24L01P_ReadWrite_Register(uint8_t reg, uint8_t rw, uint8_t *data, uint8_t len){
  if(nRF24L01P_Error_Free()){
    if(nRF24L01P.Enable == 0){
     666:	80 91 61 06 	lds	r24, 0x0661
     66a:	88 23       	and	r24, r24
     66c:	11 f4       	brne	.+4      	; 0x672 <nRF24L01P_ReadWrite_Register+0x2c>
      nRF24L01P_Enable();
     66e:	0e 94 84 02 	call	0x508	; 0x508 <nRF24L01P_Enable>

void nRF24L01P_Set_CSN(uint8_t state){
  if(state){
    nRF24L01P_CSN_PORT |= (1<<nRF24L01P_CSN_bp);
  }else{
    nRF24L01P_CSN_PORT &=~(1<<nRF24L01P_CSN_bp);
     672:	2a 98       	cbi	0x05, 2	; 5
  if(nRF24L01P_Error_Free()){
    if(nRF24L01P.Enable == 0){
      nRF24L01P_Enable();
    }
    nRF24L01P_Set_CSN(0);
    if(rw == 0){
     674:	00 23       	and	r16, r16
     676:	89 f4       	brne	.+34     	; 0x69a <nRF24L01P_ReadWrite_Register+0x54>
      reg |= 0x20;
	  nRF24L01P_SPI_Transfer(reg);
     678:	81 2f       	mov	r24, r17
     67a:	80 62       	ori	r24, 0x20	; 32
     67c:	0e 94 0a 03 	call	0x614	; 0x614 <nRF24L01P_SPI_Transfer>
     680:	8f 2d       	mov	r24, r15
     682:	9e 2d       	mov	r25, r14
     684:	9c 01       	movw	r18, r24
     686:	e9 01       	movw	r28, r18
     688:	10 e0       	ldi	r17, 0x00	; 0
     68a:	04 c0       	rjmp	.+8      	; 0x694 <nRF24L01P_ReadWrite_Register+0x4e>
	  for(uint8_t i = 0; i < len; i++){
	    nRF24L01P_SPI_Transfer(data[i]);
     68c:	89 91       	ld	r24, Y+
     68e:	0e 94 0a 03 	call	0x614	; 0x614 <nRF24L01P_SPI_Transfer>
    }
    nRF24L01P_Set_CSN(0);
    if(rw == 0){
      reg |= 0x20;
	  nRF24L01P_SPI_Transfer(reg);
	  for(uint8_t i = 0; i < len; i++){
     692:	1f 5f       	subi	r17, 0xFF	; 255
     694:	1d 15       	cp	r17, r13
     696:	d0 f3       	brcs	.-12     	; 0x68c <nRF24L01P_ReadWrite_Register+0x46>
     698:	10 c0       	rjmp	.+32     	; 0x6ba <nRF24L01P_ReadWrite_Register+0x74>
	    nRF24L01P_SPI_Transfer(data[i]);
	  }
    }else{
      nRF24L01P_SPI_Transfer(reg);
     69a:	81 2f       	mov	r24, r17
     69c:	0e 94 0a 03 	call	0x614	; 0x614 <nRF24L01P_SPI_Transfer>
     6a0:	8f 2d       	mov	r24, r15
     6a2:	9e 2d       	mov	r25, r14
     6a4:	9c 01       	movw	r18, r24
     6a6:	e9 01       	movw	r28, r18
     6a8:	10 e0       	ldi	r17, 0x00	; 0
     6aa:	05 c0       	rjmp	.+10     	; 0x6b6 <nRF24L01P_ReadWrite_Register+0x70>
      for(uint8_t i = 0; i < len; i++){
        data[i] = nRF24L01P_SPI_Transfer(0xFF);
     6ac:	8f ef       	ldi	r24, 0xFF	; 255
     6ae:	0e 94 0a 03 	call	0x614	; 0x614 <nRF24L01P_SPI_Transfer>
     6b2:	89 93       	st	Y+, r24
	  for(uint8_t i = 0; i < len; i++){
	    nRF24L01P_SPI_Transfer(data[i]);
	  }
    }else{
      nRF24L01P_SPI_Transfer(reg);
      for(uint8_t i = 0; i < len; i++){
     6b4:	1f 5f       	subi	r17, 0xFF	; 255
     6b6:	1d 15       	cp	r17, r13
     6b8:	c8 f3       	brcs	.-14     	; 0x6ac <nRF24L01P_ReadWrite_Register+0x66>
  }
}

void nRF24L01P_Set_CSN(uint8_t state){
  if(state){
    nRF24L01P_CSN_PORT |= (1<<nRF24L01P_CSN_bp);
     6ba:	2a 9a       	sbi	0x05, 2	; 5
        data[i] = nRF24L01P_SPI_Transfer(0xFF);
      }
    }
    nRF24L01P_Set_CSN(1);
  }
}
     6bc:	df 91       	pop	r29
     6be:	cf 91       	pop	r28
     6c0:	1f 91       	pop	r17
     6c2:	0f 91       	pop	r16
     6c4:	ff 90       	pop	r15
     6c6:	ef 90       	pop	r14
     6c8:	df 90       	pop	r13
     6ca:	08 95       	ret

000006cc <nRF24L01P_ReadModifyWrite_Register>:

void nRF24L01P_ReadModifyWrite_Register( uint8_t reg, uint8_t bit_pos, uint8_t bit_val ){
     6cc:	ff 92       	push	r15
     6ce:	0f 93       	push	r16
     6d0:	1f 93       	push	r17
     6d2:	f8 2e       	mov	r15, r24
     6d4:	06 2f       	mov	r16, r22
     6d6:	14 2f       	mov	r17, r20
    return 0;
  }
}

uint8_t nRF24L01P_Error_Free(void){
  if(nRF24L01P_Error_Get() == 0){
     6d8:	80 91 80 06 	lds	r24, 0x0680
     6dc:	88 23       	and	r24, r24
     6de:	41 f5       	brne	.+80     	; 0x730 <nRF24L01P_ReadModifyWrite_Register+0x64>
  }
}

void nRF24L01P_ReadModifyWrite_Register( uint8_t reg, uint8_t bit_pos, uint8_t bit_val ){
  if(nRF24L01P_Error_Free()){
    nRF24L01P_ReadWrite_Register( reg, 1, nRF24L01P.TempBuf, 1);
     6e0:	8f 2d       	mov	r24, r15
     6e2:	61 e0       	ldi	r22, 0x01	; 1
     6e4:	42 e6       	ldi	r20, 0x62	; 98
     6e6:	56 e0       	ldi	r21, 0x06	; 6
     6e8:	21 e0       	ldi	r18, 0x01	; 1
     6ea:	0e 94 23 03 	call	0x646	; 0x646 <nRF24L01P_ReadWrite_Register>
     6ee:	20 91 62 06 	lds	r18, 0x0662
    if(bit_val){
     6f2:	11 23       	and	r17, r17
     6f4:	59 f0       	breq	.+22     	; 0x70c <nRF24L01P_ReadModifyWrite_Register+0x40>
      nRF24L01P.TempBuf[0]|=(1<<bit_pos);
     6f6:	81 e0       	ldi	r24, 0x01	; 1
     6f8:	90 e0       	ldi	r25, 0x00	; 0
     6fa:	02 c0       	rjmp	.+4      	; 0x700 <nRF24L01P_ReadModifyWrite_Register+0x34>
     6fc:	88 0f       	add	r24, r24
     6fe:	99 1f       	adc	r25, r25
     700:	0a 95       	dec	r16
     702:	e2 f7       	brpl	.-8      	; 0x6fc <nRF24L01P_ReadModifyWrite_Register+0x30>
     704:	28 2b       	or	r18, r24
     706:	20 93 62 06 	sts	0x0662, r18
     70a:	0b c0       	rjmp	.+22     	; 0x722 <nRF24L01P_ReadModifyWrite_Register+0x56>
    }else{
      nRF24L01P.TempBuf[0]&=~(1<<bit_pos);
     70c:	81 e0       	ldi	r24, 0x01	; 1
     70e:	90 e0       	ldi	r25, 0x00	; 0
     710:	02 c0       	rjmp	.+4      	; 0x716 <nRF24L01P_ReadModifyWrite_Register+0x4a>
     712:	88 0f       	add	r24, r24
     714:	99 1f       	adc	r25, r25
     716:	0a 95       	dec	r16
     718:	e2 f7       	brpl	.-8      	; 0x712 <nRF24L01P_ReadModifyWrite_Register+0x46>
     71a:	80 95       	com	r24
     71c:	82 23       	and	r24, r18
     71e:	80 93 62 06 	sts	0x0662, r24
    }
    nRF24L01P_ReadWrite_Register( reg, 0, nRF24L01P.TempBuf, 1 );
     722:	8f 2d       	mov	r24, r15
     724:	60 e0       	ldi	r22, 0x00	; 0
     726:	42 e6       	ldi	r20, 0x62	; 98
     728:	56 e0       	ldi	r21, 0x06	; 6
     72a:	21 e0       	ldi	r18, 0x01	; 1
     72c:	0e 94 23 03 	call	0x646	; 0x646 <nRF24L01P_ReadWrite_Register>
  }
}
     730:	1f 91       	pop	r17
     732:	0f 91       	pop	r16
     734:	ff 90       	pop	r15
     736:	08 95       	ret

00000738 <nRF24L01P_Flush_Tx_Buf>:


/* tx and rx buffer flush */

void nRF24L01P_Flush_Tx_Buf(void){
  nRF24L01P_ReadWrite_Register( 0xE1, 0, nRF24L01P.TempBuf, 0 );
     738:	81 ee       	ldi	r24, 0xE1	; 225
     73a:	60 e0       	ldi	r22, 0x00	; 0
     73c:	42 e6       	ldi	r20, 0x62	; 98
     73e:	56 e0       	ldi	r21, 0x06	; 6
     740:	20 e0       	ldi	r18, 0x00	; 0
     742:	0e 94 23 03 	call	0x646	; 0x646 <nRF24L01P_ReadWrite_Register>
    return 0;
  }
}

uint8_t nRF24L01P_Error_Free(void){
  if(nRF24L01P_Error_Get() == 0){
     746:	80 91 80 06 	lds	r24, 0x0680
     74a:	88 23       	and	r24, r24
     74c:	19 f0       	breq	.+6      	; 0x754 <nRF24L01P_Flush_Tx_Buf+0x1c>
  nRF24L01P_Error_Clear_Ticks();
  nRF24L01P_Error_Clear_Buf();
}

void nRF24L01P_Error_Set(uint8_t val){
  nRF24L01P.Error = val;
     74e:	82 e0       	ldi	r24, 0x02	; 2
     750:	80 93 80 06 	sts	0x0680, r24
     754:	08 95       	ret

00000756 <nRF24L01P_Flush_Rx_Buf>:
    nRF24L01P_Error_Set(0x02);
  }
}

void nRF24L01P_Flush_Rx_Buf(void){
  nRF24L01P_ReadWrite_Register( 0xE2, 0, nRF24L01P.TempBuf, 0 );
     756:	82 ee       	ldi	r24, 0xE2	; 226
     758:	60 e0       	ldi	r22, 0x00	; 0
     75a:	42 e6       	ldi	r20, 0x62	; 98
     75c:	56 e0       	ldi	r21, 0x06	; 6
     75e:	20 e0       	ldi	r18, 0x00	; 0
     760:	0e 94 23 03 	call	0x646	; 0x646 <nRF24L01P_ReadWrite_Register>
    return 0;
  }
}

uint8_t nRF24L01P_Error_Free(void){
  if(nRF24L01P_Error_Get() == 0){
     764:	80 91 80 06 	lds	r24, 0x0680
     768:	88 23       	and	r24, r24
     76a:	19 f0       	breq	.+6      	; 0x772 <nRF24L01P_Flush_Rx_Buf+0x1c>
  nRF24L01P_Error_Clear_Ticks();
  nRF24L01P_Error_Clear_Buf();
}

void nRF24L01P_Error_Set(uint8_t val){
  nRF24L01P.Error = val;
     76c:	83 e0       	ldi	r24, 0x03	; 3
     76e:	80 93 80 06 	sts	0x0680, r24
     772:	08 95       	ret

00000774 <nRF24L01P_Write_Data_Tx_Buf>:



/* read and write in tx and rx fifo */

void nRF24L01P_Write_Data_Tx_Buf(uint8_t *data){
     774:	ac 01       	movw	r20, r24
  nRF24L01P_ReadWrite_Register( 0xA0, 0, data, nRF24L01P_PACKET_LEN );
     776:	80 ea       	ldi	r24, 0xA0	; 160
     778:	60 e0       	ldi	r22, 0x00	; 0
     77a:	20 e2       	ldi	r18, 0x20	; 32
     77c:	0e 94 23 03 	call	0x646	; 0x646 <nRF24L01P_ReadWrite_Register>
    return 0;
  }
}

uint8_t nRF24L01P_Error_Free(void){
  if(nRF24L01P_Error_Get() == 0){
     780:	80 91 80 06 	lds	r24, 0x0680
     784:	88 23       	and	r24, r24
     786:	19 f0       	breq	.+6      	; 0x78e <nRF24L01P_Write_Data_Tx_Buf+0x1a>
  nRF24L01P_Error_Clear_Ticks();
  nRF24L01P_Error_Clear_Buf();
}

void nRF24L01P_Error_Set(uint8_t val){
  nRF24L01P.Error = val;
     788:	84 e0       	ldi	r24, 0x04	; 4
     78a:	80 93 80 06 	sts	0x0680, r24
     78e:	08 95       	ret

00000790 <nRF24L01P_Read_Data_Rx_Buf>:
  if( !nRF24L01P_Error_Free() ){
    nRF24L01P_Error_Set(0x04);
  }
}

void nRF24L01P_Read_Data_Rx_Buf(uint8_t *data){
     790:	ac 01       	movw	r20, r24
  nRF24L01P_ReadWrite_Register( 0x61, 1, data, nRF24L01P_PACKET_LEN );
     792:	81 e6       	ldi	r24, 0x61	; 97
     794:	61 e0       	ldi	r22, 0x01	; 1
     796:	20 e2       	ldi	r18, 0x20	; 32
     798:	0e 94 23 03 	call	0x646	; 0x646 <nRF24L01P_ReadWrite_Register>
    return 0;
  }
}

uint8_t nRF24L01P_Error_Free(void){
  if(nRF24L01P_Error_Get() == 0){
     79c:	80 91 80 06 	lds	r24, 0x0680
     7a0:	88 23       	and	r24, r24
     7a2:	19 f0       	breq	.+6      	; 0x7aa <nRF24L01P_Read_Data_Rx_Buf+0x1a>
  nRF24L01P_Error_Clear_Ticks();
  nRF24L01P_Error_Clear_Buf();
}

void nRF24L01P_Error_Set(uint8_t val){
  nRF24L01P.Error = val;
     7a4:	85 e0       	ldi	r24, 0x05	; 5
     7a6:	80 93 80 06 	sts	0x0680, r24
     7aa:	08 95       	ret

000007ac <nRF24L01P_Tx_Buf_Empty>:
    return 0;
  }
}

uint8_t nRF24L01P_Error_Free(void){
  if(nRF24L01P_Error_Get() == 0){
     7ac:	80 91 80 06 	lds	r24, 0x0680
     7b0:	88 23       	and	r24, r24
     7b2:	11 f0       	breq	.+4      	; 0x7b8 <nRF24L01P_Tx_Buf_Empty+0xc>
     7b4:	80 e0       	ldi	r24, 0x00	; 0
     7b6:	08 95       	ret

/* read tx and rx fifo status */

uint8_t nRF24L01P_Tx_Buf_Empty(void){
  if(nRF24L01P_Error_Free()){
    nRF24L01P.TempBuf[0] = 0;
     7b8:	10 92 62 06 	sts	0x0662, r1
    nRF24L01P_ReadWrite_Register( 0x17, 1, nRF24L01P.TempBuf, 1);
     7bc:	87 e1       	ldi	r24, 0x17	; 23
     7be:	61 e0       	ldi	r22, 0x01	; 1
     7c0:	42 e6       	ldi	r20, 0x62	; 98
     7c2:	56 e0       	ldi	r21, 0x06	; 6
     7c4:	21 e0       	ldi	r18, 0x01	; 1
     7c6:	0e 94 23 03 	call	0x646	; 0x646 <nRF24L01P_ReadWrite_Register>
     7ca:	80 91 62 06 	lds	r24, 0x0662
     7ce:	90 e0       	ldi	r25, 0x00	; 0
     7d0:	64 e0       	ldi	r22, 0x04	; 4
     7d2:	96 95       	lsr	r25
     7d4:	87 95       	ror	r24
     7d6:	6a 95       	dec	r22
     7d8:	e1 f7       	brne	.-8      	; 0x7d2 <nRF24L01P_Tx_Buf_Empty+0x26>
     7da:	81 70       	andi	r24, 0x01	; 1
      return 0;
    }
  }else{
    return 0;
  }
}
     7dc:	08 95       	ret

000007de <nRF24L01P_Rx_Buf_Not_Empty>:
    return 0;
  }
}

uint8_t nRF24L01P_Error_Free(void){
  if(nRF24L01P_Error_Get() == 0){
     7de:	80 91 80 06 	lds	r24, 0x0680
     7e2:	88 23       	and	r24, r24
     7e4:	11 f0       	breq	.+4      	; 0x7ea <nRF24L01P_Rx_Buf_Not_Empty+0xc>
     7e6:	80 e0       	ldi	r24, 0x00	; 0
     7e8:	08 95       	ret
}


uint8_t nRF24L01P_Rx_Buf_Not_Empty(void){
  if(nRF24L01P_Error_Free()){
    nRF24L01P.TempBuf[0] = 0;
     7ea:	10 92 62 06 	sts	0x0662, r1
    nRF24L01P_ReadWrite_Register( 0x17, 1, nRF24L01P.TempBuf, 1);
     7ee:	87 e1       	ldi	r24, 0x17	; 23
     7f0:	61 e0       	ldi	r22, 0x01	; 1
     7f2:	42 e6       	ldi	r20, 0x62	; 98
     7f4:	56 e0       	ldi	r21, 0x06	; 6
     7f6:	21 e0       	ldi	r18, 0x01	; 1
     7f8:	0e 94 23 03 	call	0x646	; 0x646 <nRF24L01P_ReadWrite_Register>
     7fc:	80 91 62 06 	lds	r24, 0x0662
     800:	80 95       	com	r24
     802:	81 70       	andi	r24, 0x01	; 1
      return 0;
    }
  }else{
    return 0;
  }
}
     804:	08 95       	ret

00000806 <nRF24L01P_Wait_Tx_Complete>:


uint8_t nRF24L01P_Wait_Tx_Complete(void){
     806:	cf 93       	push	r28
     808:	df 93       	push	r29
    return 0;
  }
}

uint8_t nRF24L01P_Error_Free(void){
  if(nRF24L01P_Error_Get() == 0){
     80a:	80 91 80 06 	lds	r24, 0x0680
     80e:	88 23       	and	r24, r24
     810:	c9 f4       	brne	.+50     	; 0x844 <nRF24L01P_Wait_Tx_Complete+0x3e>
void nRF24L01P_Error_Clear(void){
  nRF24L01P.Error = 0;
}

void nRF24L01P_Error_Clear_Ticks(void){
  nRF24L01P.ErrorTicks = 0;
     812:	10 92 7f 06 	sts	0x067F, r1
     816:	10 92 7e 06 	sts	0x067E, r1
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
     81a:	c8 ec       	ldi	r28, 0xC8	; 200
     81c:	d0 e0       	ldi	r29, 0x00	; 0
     81e:	14 c0       	rjmp	.+40     	; 0x848 <nRF24L01P_Wait_Tx_Complete+0x42>
     820:	ce 01       	movw	r24, r28
     822:	01 97       	sbiw	r24, 0x01	; 1
     824:	f1 f7       	brne	.-4      	; 0x822 <nRF24L01P_Wait_Tx_Complete+0x1c>
  return nRF24L01P.Errors[index];
}

uint8_t nRF24L01P_Error_Timeout(uint16_t ticks){
  _delay_us(100);
  nRF24L01P.ErrorTicks++;
     826:	80 91 7e 06 	lds	r24, 0x067E
     82a:	90 91 7f 06 	lds	r25, 0x067F
     82e:	01 96       	adiw	r24, 0x01	; 1
     830:	90 93 7f 06 	sts	0x067F, r25
     834:	80 93 7e 06 	sts	0x067E, r24
  if(nRF24L01P.ErrorTicks>ticks){
     838:	85 36       	cpi	r24, 0x65	; 101
     83a:	91 05       	cpc	r25, r1
     83c:	28 f0       	brcs	.+10     	; 0x848 <nRF24L01P_Wait_Tx_Complete+0x42>
  nRF24L01P_Error_Clear_Ticks();
  nRF24L01P_Error_Clear_Buf();
}

void nRF24L01P_Error_Set(uint8_t val){
  nRF24L01P.Error = val;
     83e:	86 e0       	ldi	r24, 0x06	; 6
     840:	80 93 80 06 	sts	0x0680, r24
     844:	80 e0       	ldi	r24, 0x00	; 0
     846:	05 c0       	rjmp	.+10     	; 0x852 <nRF24L01P_Wait_Tx_Complete+0x4c>


uint8_t nRF24L01P_Wait_Tx_Complete(void){
  if(nRF24L01P_Error_Free()){
    nRF24L01P_Error_Clear_Ticks();
    while( !nRF24L01P_Tx_Buf_Empty() ){
     848:	0e 94 d6 03 	call	0x7ac	; 0x7ac <nRF24L01P_Tx_Buf_Empty>
     84c:	88 23       	and	r24, r24
     84e:	41 f3       	breq	.-48     	; 0x820 <nRF24L01P_Wait_Tx_Complete+0x1a>
     850:	81 e0       	ldi	r24, 0x01	; 1
    }
	return 1;
  }else{
    return 0;
  }
}
     852:	df 91       	pop	r29
     854:	cf 91       	pop	r28
     856:	08 95       	ret

00000858 <nRF24L01P_Mode_Set_DeepSleep>:
    return 0;
  }
}

uint8_t nRF24L01P_Error_Free(void){
  if(nRF24L01P_Error_Get() == 0){
     858:	80 91 80 06 	lds	r24, 0x0680
     85c:	88 23       	and	r24, r24
     85e:	51 f4       	brne	.+20     	; 0x874 <nRF24L01P_Mode_Set_DeepSleep+0x1c>

/* set Modes */

void nRF24L01P_Mode_Set_DeepSleep(void){
  if(nRF24L01P_Error_Free()){
    nRF24L01P.TempBuf[0] = 0x00;
     860:	10 92 62 06 	sts	0x0662, r1
    nRF24L01P_ReadWrite_Register( 0x00, 0, nRF24L01P.TempBuf, 1 );
     864:	60 e0       	ldi	r22, 0x00	; 0
     866:	42 e6       	ldi	r20, 0x62	; 98
     868:	56 e0       	ldi	r21, 0x06	; 6
     86a:	21 e0       	ldi	r18, 0x01	; 1
     86c:	0e 94 23 03 	call	0x646	; 0x646 <nRF24L01P_ReadWrite_Register>
    nRF24L01P.Mode = 0x00;
     870:	10 92 60 06 	sts	0x0660, r1
  }
  nRF24L01P_Disable();
     874:	0e 94 8e 02 	call	0x51c	; 0x51c <nRF24L01P_Disable>
}
     878:	08 95       	ret

0000087a <nRF24L01P_Mode_Set_Sleep>:

void nRF24L01P_Mode_Set_Sleep(void){
  if(nRF24L01P.Enable == 0){
     87a:	80 91 61 06 	lds	r24, 0x0661
     87e:	88 23       	and	r24, r24
     880:	11 f4       	brne	.+4      	; 0x886 <nRF24L01P_Mode_Set_Sleep+0xc>
    nRF24L01P_Enable();
     882:	0e 94 84 02 	call	0x508	; 0x508 <nRF24L01P_Enable>
    return 0;
  }
}

uint8_t nRF24L01P_Error_Free(void){
  if(nRF24L01P_Error_Get() == 0){
     886:	80 91 80 06 	lds	r24, 0x0680
     88a:	88 23       	and	r24, r24
     88c:	61 f4       	brne	.+24     	; 0x8a6 <nRF24L01P_Mode_Set_Sleep+0x2c>
void nRF24L01P_Mode_Set_Sleep(void){
  if(nRF24L01P.Enable == 0){
    nRF24L01P_Enable();
  }
  if(nRF24L01P_Error_Free()){
    nRF24L01P.TempBuf[0] = 0x00;
     88e:	10 92 62 06 	sts	0x0662, r1

void nRF24L01P_Set_CE(uint8_t state){
  if(state){
    nRF24L01P_CE_PORT |= (1<<nRF24L01P_CE_bp);
  }else{
    nRF24L01P_CE_PORT &=~(1<<nRF24L01P_CE_bp);
     892:	40 98       	cbi	0x08, 0	; 8
    nRF24L01P_Enable();
  }
  if(nRF24L01P_Error_Free()){
    nRF24L01P.TempBuf[0] = 0x00;
	nRF24L01P_Set_CE(0);
    nRF24L01P_ReadWrite_Register( 0x00, 0, nRF24L01P.TempBuf, 1 );
     894:	60 e0       	ldi	r22, 0x00	; 0
     896:	42 e6       	ldi	r20, 0x62	; 98
     898:	56 e0       	ldi	r21, 0x06	; 6
     89a:	21 e0       	ldi	r18, 0x01	; 1
     89c:	0e 94 23 03 	call	0x646	; 0x646 <nRF24L01P_ReadWrite_Register>
    nRF24L01P.Mode = 0x01;
     8a0:	81 e0       	ldi	r24, 0x01	; 1
     8a2:	80 93 60 06 	sts	0x0660, r24
     8a6:	08 95       	ret

000008a8 <nRF24L01P_Mode_Set_Rx>:
  }
}

void nRF24L01P_Mode_Set_Rx(void){
  if(nRF24L01P.Enable == 0){
     8a8:	80 91 61 06 	lds	r24, 0x0661
     8ac:	88 23       	and	r24, r24
     8ae:	11 f4       	brne	.+4      	; 0x8b4 <nRF24L01P_Mode_Set_Rx+0xc>
    nRF24L01P_Enable();
     8b0:	0e 94 84 02 	call	0x508	; 0x508 <nRF24L01P_Enable>
    return 0;
  }
}

uint8_t nRF24L01P_Error_Free(void){
  if(nRF24L01P_Error_Get() == 0){
     8b4:	80 91 80 06 	lds	r24, 0x0680
     8b8:	88 23       	and	r24, r24
     8ba:	71 f4       	brne	.+28     	; 0x8d8 <nRF24L01P_Mode_Set_Rx+0x30>
void nRF24L01P_Mode_Set_Rx(void){
  if(nRF24L01P.Enable == 0){
    nRF24L01P_Enable();
  }
  if(nRF24L01P_Error_Free()){
    nRF24L01P.TempBuf[0] = 0x73;
     8bc:	83 e7       	ldi	r24, 0x73	; 115
     8be:	80 93 62 06 	sts	0x0662, r24
  }
}

void nRF24L01P_Set_CE(uint8_t state){
  if(state){
    nRF24L01P_CE_PORT |= (1<<nRF24L01P_CE_bp);
     8c2:	40 9a       	sbi	0x08, 0	; 8
    nRF24L01P_Enable();
  }
  if(nRF24L01P_Error_Free()){
    nRF24L01P.TempBuf[0] = 0x73;
    nRF24L01P_Set_CE(1);
    nRF24L01P_ReadWrite_Register( 0x00, 0, nRF24L01P.TempBuf, 1 );
     8c4:	80 e0       	ldi	r24, 0x00	; 0
     8c6:	60 e0       	ldi	r22, 0x00	; 0
     8c8:	42 e6       	ldi	r20, 0x62	; 98
     8ca:	56 e0       	ldi	r21, 0x06	; 6
     8cc:	21 e0       	ldi	r18, 0x01	; 1
     8ce:	0e 94 23 03 	call	0x646	; 0x646 <nRF24L01P_ReadWrite_Register>
	nRF24L01P.Mode = 0x02;
     8d2:	82 e0       	ldi	r24, 0x02	; 2
     8d4:	80 93 60 06 	sts	0x0660, r24
     8d8:	08 95       	ret

000008da <nRF24L01P_Mode_Set_Tx>:
  }
}

void nRF24L01P_Mode_Set_Tx(void){
  if(nRF24L01P.Enable == 0){
     8da:	80 91 61 06 	lds	r24, 0x0661
     8de:	88 23       	and	r24, r24
     8e0:	11 f4       	brne	.+4      	; 0x8e6 <nRF24L01P_Mode_Set_Tx+0xc>
    nRF24L01P_Enable();
     8e2:	0e 94 84 02 	call	0x508	; 0x508 <nRF24L01P_Enable>
    return 0;
  }
}

uint8_t nRF24L01P_Error_Free(void){
  if(nRF24L01P_Error_Get() == 0){
     8e6:	80 91 80 06 	lds	r24, 0x0680
     8ea:	88 23       	and	r24, r24
     8ec:	79 f4       	brne	.+30     	; 0x90c <__stack+0xd>
void nRF24L01P_Mode_Set_Tx(void){
  if(nRF24L01P.Enable == 0){
    nRF24L01P_Enable();
  }
  if(nRF24L01P_Error_Free()){
    nRF24L01P.TempBuf[0] = 0x72;
     8ee:	82 e7       	ldi	r24, 0x72	; 114
     8f0:	80 93 62 06 	sts	0x0662, r24

void nRF24L01P_Set_CE(uint8_t state){
  if(state){
    nRF24L01P_CE_PORT |= (1<<nRF24L01P_CE_bp);
  }else{
    nRF24L01P_CE_PORT &=~(1<<nRF24L01P_CE_bp);
     8f4:	40 98       	cbi	0x08, 0	; 8
    nRF24L01P_Enable();
  }
  if(nRF24L01P_Error_Free()){
    nRF24L01P.TempBuf[0] = 0x72;
    nRF24L01P_Set_CE(0);
    nRF24L01P_ReadWrite_Register( 0x00, 0, nRF24L01P.TempBuf, 1 );
     8f6:	80 e0       	ldi	r24, 0x00	; 0
     8f8:	60 e0       	ldi	r22, 0x00	; 0
     8fa:	42 e6       	ldi	r20, 0x62	; 98
     8fc:	56 e0       	ldi	r21, 0x06	; 6
     8fe:	21 e0       	ldi	r18, 0x01	; 1
     900:	0e 94 23 03 	call	0x646	; 0x646 <nRF24L01P_ReadWrite_Register>
  }
}

void nRF24L01P_Set_CE(uint8_t state){
  if(state){
    nRF24L01P_CE_PORT |= (1<<nRF24L01P_CE_bp);
     904:	40 9a       	sbi	0x08, 0	; 8
  if(nRF24L01P_Error_Free()){
    nRF24L01P.TempBuf[0] = 0x72;
    nRF24L01P_Set_CE(0);
    nRF24L01P_ReadWrite_Register( 0x00, 0, nRF24L01P.TempBuf, 1 );
	nRF24L01P_Set_CE(1);
	nRF24L01P.Mode = 0x03;
     906:	83 e0       	ldi	r24, 0x03	; 3
     908:	80 93 60 06 	sts	0x0660, r24
     90c:	08 95       	ret

0000090e <nRF24L01P_Mode_Set>:
  }
}

void nRF24L01P_Mode_Set(uint8_t Mode){
     90e:	98 2f       	mov	r25, r24
    return 0;
  }
}

uint8_t nRF24L01P_Error_Free(void){
  if(nRF24L01P_Error_Get() == 0){
     910:	80 91 80 06 	lds	r24, 0x0680
     914:	88 23       	and	r24, r24
     916:	b1 f4       	brne	.+44     	; 0x944 <nRF24L01P_Mode_Set+0x36>
  }
}

void nRF24L01P_Mode_Set(uint8_t Mode){
  if(nRF24L01P_Error_Free()){
    if(Mode == 0){
     918:	99 23       	and	r25, r25
     91a:	19 f4       	brne	.+6      	; 0x922 <nRF24L01P_Mode_Set+0x14>
	  nRF24L01P_Mode_Set_DeepSleep();
     91c:	0e 94 2c 04 	call	0x858	; 0x858 <nRF24L01P_Mode_Set_DeepSleep>
     920:	08 95       	ret
	}else if(Mode == 1){
     922:	91 30       	cpi	r25, 0x01	; 1
     924:	19 f4       	brne	.+6      	; 0x92c <nRF24L01P_Mode_Set+0x1e>
	  nRF24L01P_Mode_Set_Sleep();
     926:	0e 94 3d 04 	call	0x87a	; 0x87a <nRF24L01P_Mode_Set_Sleep>
     92a:	08 95       	ret
	}else if(Mode == 2){
     92c:	92 30       	cpi	r25, 0x02	; 2
     92e:	19 f4       	brne	.+6      	; 0x936 <nRF24L01P_Mode_Set+0x28>
	  nRF24L01P_Mode_Set_Rx();
     930:	0e 94 54 04 	call	0x8a8	; 0x8a8 <nRF24L01P_Mode_Set_Rx>
     934:	08 95       	ret
	}else if(Mode == 3){
     936:	93 30       	cpi	r25, 0x03	; 3
     938:	19 f4       	brne	.+6      	; 0x940 <nRF24L01P_Mode_Set+0x32>
	  nRF24L01P_Mode_Set_Tx();
     93a:	0e 94 6d 04 	call	0x8da	; 0x8da <nRF24L01P_Mode_Set_Tx>
     93e:	08 95       	ret
	}else{
	  nRF24L01P_Mode_Set_Rx();
     940:	0e 94 54 04 	call	0x8a8	; 0x8a8 <nRF24L01P_Mode_Set_Rx>
     944:	08 95       	ret

00000946 <nRF24L01P_Mode_Get>:
    return 0;
  }
}

uint8_t nRF24L01P_Error_Free(void){
  if(nRF24L01P_Error_Get() == 0){
     946:	80 91 80 06 	lds	r24, 0x0680
     94a:	88 23       	and	r24, r24
     94c:	11 f0       	breq	.+4      	; 0x952 <nRF24L01P_Mode_Get+0xc>
     94e:	80 e0       	ldi	r24, 0x00	; 0
     950:	08 95       	ret
  }
}

uint8_t nRF24L01P_Mode_Get(void){
  if(nRF24L01P_Error_Free()){
    nRF24L01P_ReadWrite_Register( 0x00, 1, nRF24L01P.TempBuf, 1 );
     952:	80 e0       	ldi	r24, 0x00	; 0
     954:	61 e0       	ldi	r22, 0x01	; 1
     956:	42 e6       	ldi	r20, 0x62	; 98
     958:	56 e0       	ldi	r21, 0x06	; 6
     95a:	21 e0       	ldi	r18, 0x01	; 1
     95c:	0e 94 23 03 	call	0x646	; 0x646 <nRF24L01P_ReadWrite_Register>
    if(nRF24L01P.TempBuf[0] & (1<<1)){
     960:	80 91 62 06 	lds	r24, 0x0662
     964:	81 ff       	sbrs	r24, 1
     966:	08 c0       	rjmp	.+16     	; 0x978 <nRF24L01P_Mode_Get+0x32>
      if(nRF24L01P.TempBuf[0] & (1<<0)){
     968:	80 ff       	sbrs	r24, 0
     96a:	02 c0       	rjmp	.+4      	; 0x970 <nRF24L01P_Mode_Get+0x2a>
	    nRF24L01P.Mode = 0x02;
     96c:	82 e0       	ldi	r24, 0x02	; 2
     96e:	01 c0       	rjmp	.+2      	; 0x972 <nRF24L01P_Mode_Get+0x2c>
	    return 2; //rx Mode
	  }else{
	    nRF24L01P.Mode = 0x03;
     970:	83 e0       	ldi	r24, 0x03	; 3
     972:	80 93 60 06 	sts	0x0660, r24
     976:	08 95       	ret
	    return 3; //tx Mode
	  }
    }else{
      nRF24L01P.Mode = 0x01;
     978:	81 e0       	ldi	r24, 0x01	; 1
     97a:	80 93 60 06 	sts	0x0660, r24
      return 1;   //pwr down
    }
  }else{
    return 0;
  }
}
     97e:	08 95       	ret

00000980 <nRF24L01P_Channel_Set>:



void nRF24L01P_Channel_Set(uint8_t channel){
     980:	98 2f       	mov	r25, r24
    return 0;
  }
}

uint8_t nRF24L01P_Error_Free(void){
  if(nRF24L01P_Error_Get() == 0){
     982:	80 91 80 06 	lds	r24, 0x0680
     986:	88 23       	and	r24, r24
     988:	69 f4       	brne	.+26     	; 0x9a4 <nRF24L01P_Channel_Set+0x24>
void nRF24L01P_Channel_Set(uint8_t channel){
  if(nRF24L01P_Error_Free()){
    if(channel > 120){
      channel = 120;
    }
    nRF24L01P.TempBuf[0] = channel;
     98a:	89 2f       	mov	r24, r25
     98c:	99 37       	cpi	r25, 0x79	; 121
     98e:	08 f0       	brcs	.+2      	; 0x992 <nRF24L01P_Channel_Set+0x12>
     990:	88 e7       	ldi	r24, 0x78	; 120
     992:	80 93 62 06 	sts	0x0662, r24
    nRF24L01P_ReadWrite_Register( 0x05, 0, nRF24L01P.TempBuf, 1 );
     996:	85 e0       	ldi	r24, 0x05	; 5
     998:	60 e0       	ldi	r22, 0x00	; 0
     99a:	42 e6       	ldi	r20, 0x62	; 98
     99c:	56 e0       	ldi	r21, 0x06	; 6
     99e:	21 e0       	ldi	r18, 0x01	; 1
     9a0:	0e 94 23 03 	call	0x646	; 0x646 <nRF24L01P_ReadWrite_Register>
     9a4:	08 95       	ret

000009a6 <nRF24L01P_Channel_Get>:
    return 0;
  }
}

uint8_t nRF24L01P_Error_Free(void){
  if(nRF24L01P_Error_Get() == 0){
     9a6:	80 91 80 06 	lds	r24, 0x0680
     9aa:	88 23       	and	r24, r24
     9ac:	11 f0       	breq	.+4      	; 0x9b2 <nRF24L01P_Channel_Get+0xc>
     9ae:	80 e0       	ldi	r24, 0x00	; 0
     9b0:	08 95       	ret
  }
}

uint8_t nRF24L01P_Channel_Get(void){
  if(nRF24L01P_Error_Free()){
    nRF24L01P_ReadWrite_Register( 0x05, 1, nRF24L01P.TempBuf, 1 );
     9b2:	85 e0       	ldi	r24, 0x05	; 5
     9b4:	61 e0       	ldi	r22, 0x01	; 1
     9b6:	42 e6       	ldi	r20, 0x62	; 98
     9b8:	56 e0       	ldi	r21, 0x06	; 6
     9ba:	21 e0       	ldi	r18, 0x01	; 1
     9bc:	0e 94 23 03 	call	0x646	; 0x646 <nRF24L01P_ReadWrite_Register>
    return nRF24L01P.TempBuf[0];
     9c0:	80 91 62 06 	lds	r24, 0x0662
  }else{
    return 0;
  }
}
     9c4:	08 95       	ret

000009c6 <nRF24L01P_Speed_Set>:



void nRF24L01P_Speed_Set(uint8_t index){
  if(index == 0){       //250kbps
     9c6:	88 23       	and	r24, r24
     9c8:	21 f4       	brne	.+8      	; 0x9d2 <nRF24L01P_Speed_Set+0xc>
    nRF24L01P_ReadModifyWrite_Register( 0x06, 5, 1 );
     9ca:	86 e0       	ldi	r24, 0x06	; 6
     9cc:	65 e0       	ldi	r22, 0x05	; 5
     9ce:	41 e0       	ldi	r20, 0x01	; 1
     9d0:	05 c0       	rjmp	.+10     	; 0x9dc <nRF24L01P_Speed_Set+0x16>
    nRF24L01P_ReadModifyWrite_Register( 0x06, 3, 0 );
  }
  else if(index == 1){  //1Mbps
     9d2:	81 30       	cpi	r24, 0x01	; 1
     9d4:	49 f4       	brne	.+18     	; 0x9e8 <nRF24L01P_Speed_Set+0x22>
    nRF24L01P_ReadModifyWrite_Register( 0x06, 5, 0 );
     9d6:	86 e0       	ldi	r24, 0x06	; 6
     9d8:	65 e0       	ldi	r22, 0x05	; 5
     9da:	40 e0       	ldi	r20, 0x00	; 0
     9dc:	0e 94 66 03 	call	0x6cc	; 0x6cc <nRF24L01P_ReadModifyWrite_Register>
    nRF24L01P_ReadModifyWrite_Register( 0x06, 3, 0 );
     9e0:	86 e0       	ldi	r24, 0x06	; 6
     9e2:	63 e0       	ldi	r22, 0x03	; 3
     9e4:	40 e0       	ldi	r20, 0x00	; 0
     9e6:	08 c0       	rjmp	.+16     	; 0x9f8 <nRF24L01P_Speed_Set+0x32>
  }
  else if(index == 2){  //2Mbps
    nRF24L01P_ReadModifyWrite_Register( 0x06, 5, 0 );
    nRF24L01P_ReadModifyWrite_Register( 0x06, 3, 1 );
  }else{                //2Mbps
    nRF24L01P_ReadModifyWrite_Register( 0x06, 5, 0 );
     9e8:	86 e0       	ldi	r24, 0x06	; 6
     9ea:	65 e0       	ldi	r22, 0x05	; 5
     9ec:	40 e0       	ldi	r20, 0x00	; 0
     9ee:	0e 94 66 03 	call	0x6cc	; 0x6cc <nRF24L01P_ReadModifyWrite_Register>
    nRF24L01P_ReadModifyWrite_Register( 0x06, 3, 1 );
     9f2:	86 e0       	ldi	r24, 0x06	; 6
     9f4:	63 e0       	ldi	r22, 0x03	; 3
     9f6:	41 e0       	ldi	r20, 0x01	; 1
     9f8:	0e 94 66 03 	call	0x6cc	; 0x6cc <nRF24L01P_ReadModifyWrite_Register>
     9fc:	08 95       	ret

000009fe <nRF24L01P_Speed_Get>:
    return 0;
  }
}

uint8_t nRF24L01P_Error_Free(void){
  if(nRF24L01P_Error_Get() == 0){
     9fe:	80 91 80 06 	lds	r24, 0x0680
     a02:	88 23       	and	r24, r24
     a04:	11 f0       	breq	.+4      	; 0xa0a <nRF24L01P_Speed_Get+0xc>
     a06:	80 e0       	ldi	r24, 0x00	; 0
     a08:	08 95       	ret
  }
}

uint8_t nRF24L01P_Speed_Get(void){
  if(nRF24L01P_Error_Free()){
    nRF24L01P_ReadWrite_Register( 0x06, 1, nRF24L01P.TempBuf, 1 );
     a0a:	86 e0       	ldi	r24, 0x06	; 6
     a0c:	61 e0       	ldi	r22, 0x01	; 1
     a0e:	42 e6       	ldi	r20, 0x62	; 98
     a10:	56 e0       	ldi	r21, 0x06	; 6
     a12:	21 e0       	ldi	r18, 0x01	; 1
     a14:	0e 94 23 03 	call	0x646	; 0x646 <nRF24L01P_ReadWrite_Register>
    nRF24L01P.TempBuf[1] = (nRF24L01P.TempBuf[0] >> 3) & 0x01;
     a18:	90 91 62 06 	lds	r25, 0x0662
    nRF24L01P.TempBuf[0] >>= 4;
    nRF24L01P.TempBuf[0] &= 0x02;
     a1c:	89 2f       	mov	r24, r25
     a1e:	82 95       	swap	r24
     a20:	82 70       	andi	r24, 0x02	; 2
     a22:	80 93 62 06 	sts	0x0662, r24
    nRF24L01P.TempBuf[1] |= nRF24L01P.TempBuf[0];
     a26:	96 95       	lsr	r25
     a28:	96 95       	lsr	r25
     a2a:	96 95       	lsr	r25
     a2c:	91 70       	andi	r25, 0x01	; 1
     a2e:	98 2b       	or	r25, r24
     a30:	90 93 63 06 	sts	0x0663, r25
    if      (nRF24L01P.TempBuf[1] == 0x02){
     a34:	92 30       	cpi	r25, 0x02	; 2
     a36:	19 f4       	brne	.+6      	; 0xa3e <nRF24L01P_Speed_Get+0x40>
      nRF24L01P.TempBuf[0] = 0;
     a38:	10 92 62 06 	sts	0x0662, r1
     a3c:	0a c0       	rjmp	.+20     	; 0xa52 <nRF24L01P_Speed_Get+0x54>
    }else if(nRF24L01P.TempBuf[1] == 0x01){
     a3e:	91 30       	cpi	r25, 0x01	; 1
     a40:	19 f4       	brne	.+6      	; 0xa48 <nRF24L01P_Speed_Get+0x4a>
      nRF24L01P.TempBuf[0] = 1;
     a42:	90 93 62 06 	sts	0x0662, r25
     a46:	05 c0       	rjmp	.+10     	; 0xa52 <nRF24L01P_Speed_Get+0x54>
    }else if(nRF24L01P.TempBuf[1] == 0x00){
     a48:	99 23       	and	r25, r25
     a4a:	19 f4       	brne	.+6      	; 0xa52 <nRF24L01P_Speed_Get+0x54>
      nRF24L01P.TempBuf[0] = 2;
     a4c:	82 e0       	ldi	r24, 0x02	; 2
     a4e:	80 93 62 06 	sts	0x0662, r24
    }
    return nRF24L01P.TempBuf[0];
     a52:	80 91 62 06 	lds	r24, 0x0662
  }else{
    return 0;
  }
}
     a56:	08 95       	ret

00000a58 <nRF24L01P_Tx_Power_Set>:



void nRF24L01P_Tx_Power_Set(uint8_t index){
     a58:	98 2f       	mov	r25, r24
    return 0;
  }
}

uint8_t nRF24L01P_Error_Free(void){
  if(nRF24L01P_Error_Get() == 0){
     a5a:	80 91 80 06 	lds	r24, 0x0680
     a5e:	88 23       	and	r24, r24
     a60:	71 f5       	brne	.+92     	; 0xabe <nRF24L01P_Tx_Power_Set+0x66>



void nRF24L01P_Tx_Power_Set(uint8_t index){
  if(nRF24L01P_Error_Free()){
    if(index == 0){
     a62:	99 23       	and	r25, r25
     a64:	21 f4       	brne	.+8      	; 0xa6e <nRF24L01P_Tx_Power_Set+0x16>
      nRF24L01P_ReadModifyWrite_Register( 0x06, 2, 0 );
     a66:	86 e0       	ldi	r24, 0x06	; 6
     a68:	62 e0       	ldi	r22, 0x02	; 2
     a6a:	40 e0       	ldi	r20, 0x00	; 0
     a6c:	0b c0       	rjmp	.+22     	; 0xa84 <nRF24L01P_Tx_Power_Set+0x2c>
      nRF24L01P_ReadModifyWrite_Register( 0x06, 1, 0 );
    }
    else if(index == 1){
     a6e:	91 30       	cpi	r25, 0x01	; 1
     a70:	21 f4       	brne	.+8      	; 0xa7a <nRF24L01P_Tx_Power_Set+0x22>
      nRF24L01P_ReadModifyWrite_Register( 0x06, 2, 0 );
     a72:	86 e0       	ldi	r24, 0x06	; 6
     a74:	62 e0       	ldi	r22, 0x02	; 2
     a76:	40 e0       	ldi	r20, 0x00	; 0
     a78:	10 c0       	rjmp	.+32     	; 0xa9a <nRF24L01P_Tx_Power_Set+0x42>
      nRF24L01P_ReadModifyWrite_Register( 0x06, 1, 1 );
    }
    else if(index == 2){
     a7a:	92 30       	cpi	r25, 0x02	; 2
     a7c:	49 f4       	brne	.+18     	; 0xa90 <nRF24L01P_Tx_Power_Set+0x38>
      nRF24L01P_ReadModifyWrite_Register( 0x06, 2, 1 );
     a7e:	86 e0       	ldi	r24, 0x06	; 6
     a80:	62 e0       	ldi	r22, 0x02	; 2
     a82:	41 e0       	ldi	r20, 0x01	; 1
     a84:	0e 94 66 03 	call	0x6cc	; 0x6cc <nRF24L01P_ReadModifyWrite_Register>
      nRF24L01P_ReadModifyWrite_Register( 0x06, 1, 0 );
     a88:	86 e0       	ldi	r24, 0x06	; 6
     a8a:	61 e0       	ldi	r22, 0x01	; 1
     a8c:	40 e0       	ldi	r20, 0x00	; 0
     a8e:	0a c0       	rjmp	.+20     	; 0xaa4 <nRF24L01P_Tx_Power_Set+0x4c>
    }
    else if(index == 3){
     a90:	93 30       	cpi	r25, 0x03	; 3
     a92:	59 f4       	brne	.+22     	; 0xaaa <nRF24L01P_Tx_Power_Set+0x52>
      nRF24L01P_ReadModifyWrite_Register( 0x06, 2, 1 );
     a94:	86 e0       	ldi	r24, 0x06	; 6
     a96:	62 e0       	ldi	r22, 0x02	; 2
     a98:	41 e0       	ldi	r20, 0x01	; 1
     a9a:	0e 94 66 03 	call	0x6cc	; 0x6cc <nRF24L01P_ReadModifyWrite_Register>
      nRF24L01P_ReadModifyWrite_Register( 0x06, 1, 1 );
     a9e:	86 e0       	ldi	r24, 0x06	; 6
     aa0:	61 e0       	ldi	r22, 0x01	; 1
     aa2:	41 e0       	ldi	r20, 0x01	; 1
     aa4:	0e 94 66 03 	call	0x6cc	; 0x6cc <nRF24L01P_ReadModifyWrite_Register>
     aa8:	08 95       	ret
    }else{
      nRF24L01P_ReadModifyWrite_Register( 0x06, 2, 1 );
     aaa:	86 e0       	ldi	r24, 0x06	; 6
     aac:	62 e0       	ldi	r22, 0x02	; 2
     aae:	41 e0       	ldi	r20, 0x01	; 1
     ab0:	0e 94 66 03 	call	0x6cc	; 0x6cc <nRF24L01P_ReadModifyWrite_Register>
      nRF24L01P_ReadModifyWrite_Register( 0x06, 1, 1 );
     ab4:	86 e0       	ldi	r24, 0x06	; 6
     ab6:	61 e0       	ldi	r22, 0x01	; 1
     ab8:	41 e0       	ldi	r20, 0x01	; 1
     aba:	0e 94 66 03 	call	0x6cc	; 0x6cc <nRF24L01P_ReadModifyWrite_Register>
     abe:	08 95       	ret

00000ac0 <nRF24L01P_Tx_Power_Get>:
    return 0;
  }
}

uint8_t nRF24L01P_Error_Free(void){
  if(nRF24L01P_Error_Get() == 0){
     ac0:	80 91 80 06 	lds	r24, 0x0680
     ac4:	88 23       	and	r24, r24
     ac6:	11 f0       	breq	.+4      	; 0xacc <nRF24L01P_Tx_Power_Get+0xc>
     ac8:	80 e0       	ldi	r24, 0x00	; 0
     aca:	08 95       	ret
  }
}

uint8_t nRF24L01P_Tx_Power_Get(void){
  if(nRF24L01P_Error_Free()){
    nRF24L01P_ReadWrite_Register( 0x06, 1, nRF24L01P.TempBuf, 1 );
     acc:	86 e0       	ldi	r24, 0x06	; 6
     ace:	61 e0       	ldi	r22, 0x01	; 1
     ad0:	42 e6       	ldi	r20, 0x62	; 98
     ad2:	56 e0       	ldi	r21, 0x06	; 6
     ad4:	21 e0       	ldi	r18, 0x01	; 1
     ad6:	0e 94 23 03 	call	0x646	; 0x646 <nRF24L01P_ReadWrite_Register>
    nRF24L01P.TempBuf[0] >>= 1;
    nRF24L01P.TempBuf[0] &= 0x03;
     ada:	80 91 62 06 	lds	r24, 0x0662
     ade:	86 95       	lsr	r24
     ae0:	83 70       	andi	r24, 0x03	; 3
     ae2:	80 93 62 06 	sts	0x0662, r24
    return nRF24L01P.TempBuf[0];
  }else{
    return 0;
  }
}  
     ae6:	08 95       	ret

00000ae8 <nRF24L01P_Own_Addr_Set>:

void nRF24L01P_Own_Addr_Set(uint8_t addr){
  nRF24L01P.Address.Own=addr;
     ae8:	80 93 64 06 	sts	0x0664, r24
}
     aec:	08 95       	ret

00000aee <nRF24L01P_Own_Addr_Get>:

uint8_t nRF24L01P_Own_Addr_Get(void){
  return nRF24L01P.Address.Own;
}
     aee:	80 91 64 06 	lds	r24, 0x0664
     af2:	08 95       	ret

00000af4 <nRF24L01P_Dest_Addr_Set>:

void nRF24L01P_Dest_Addr_Set(uint8_t addr){
  nRF24L01P.Address.Dest=addr;
     af4:	80 93 65 06 	sts	0x0665, r24
}
     af8:	08 95       	ret

00000afa <nRF24L01P_Dest_Addr_Get>:

uint8_t nRF24L01P_Dest_Addr_Get(void){
  return nRF24L01P.Address.Dest;
}
     afa:	80 91 65 06 	lds	r24, 0x0665
     afe:	08 95       	ret

00000b00 <nRF24L01P_RxTicks_Set>:

void nRF24L01P_RxTicks_Set(uint16_t val){
  nRF24L01P.Config.RxTicks=val;
     b00:	90 93 69 06 	sts	0x0669, r25
     b04:	80 93 68 06 	sts	0x0668, r24
}
     b08:	08 95       	ret

00000b0a <nRF24L01P_RxTicks_Get>:

uint16_t nRF24L01P_RxTicks_Get(void){
  return nRF24L01P.Config.RxTicks;
}
     b0a:	80 91 68 06 	lds	r24, 0x0668
     b0e:	90 91 69 06 	lds	r25, 0x0669
     b12:	08 95       	ret

00000b14 <nRF24L01P_RxTimeout_Set>:

void nRF24L01P_RxTimeout_Set(uint16_t val){
  nRF24L01P.Config.RxTimeout=val;
     b14:	90 93 67 06 	sts	0x0667, r25
     b18:	80 93 66 06 	sts	0x0666, r24
}
     b1c:	08 95       	ret

00000b1e <nRF24L01P_RxTimeout_Get>:

uint16_t nRF24L01P_RxTimeout_Get(void){
  return nRF24L01P.Config.RxTimeout;
}
     b1e:	80 91 66 06 	lds	r24, 0x0666
     b22:	90 91 67 06 	lds	r25, 0x0667
     b26:	08 95       	ret

00000b28 <nRF24L01P_MaxRetransmission_Set>:

void nRF24L01P_MaxRetransmission_Set(uint16_t val){
  nRF24L01P.Config.MaxRetry=val;
     b28:	90 93 6c 06 	sts	0x066C, r25
     b2c:	80 93 6b 06 	sts	0x066B, r24
}
     b30:	08 95       	ret

00000b32 <nRF24L01P_MaxRetransmission_Get>:

uint16_t nRF24L01P_MaxRetransmission_Get(void){
  return nRF24L01P.Config.MaxRetry;
}
     b32:	80 91 6b 06 	lds	r24, 0x066B
     b36:	90 91 6c 06 	lds	r25, 0x066C
     b3a:	08 95       	ret

00000b3c <nRF24L01P_Tx_Basic>:

void nRF24L01P_Tx_Basic(uint8_t *buf, uint8_t len){
     b3c:	ff 92       	push	r15
     b3e:	0f 93       	push	r16
     b40:	1f 93       	push	r17
     b42:	8c 01       	movw	r16, r24
     b44:	f6 2e       	mov	r15, r22


/* error handling */

void nRF24L01P_Error_Clear(void){
  nRF24L01P.Error = 0;
     b46:	10 92 80 06 	sts	0x0680, r1
  return nRF24L01P.Config.MaxRetry;
}

void nRF24L01P_Tx_Basic(uint8_t *buf, uint8_t len){
  nRF24L01P_Error_Clear();
  nRF24L01P_Flush_Tx_Buf();
     b4a:	0e 94 9c 03 	call	0x738	; 0x738 <nRF24L01P_Flush_Tx_Buf>
  buf[nRF24L01P.SpaceAlloc.Blocks] = nRF24L01P.Blocks.Remaining;      //24
     b4e:	80 91 7d 06 	lds	r24, 0x067D
     b52:	f8 01       	movw	r30, r16
     b54:	e8 0f       	add	r30, r24
     b56:	f1 1d       	adc	r31, r1
     b58:	80 91 73 06 	lds	r24, 0x0673
     b5c:	80 83       	st	Z, r24
  buf[nRF24L01P.SpaceAlloc.PID   ] = nRF24L01P.Packet.TxPID;          //25
     b5e:	80 91 7b 06 	lds	r24, 0x067B
     b62:	f8 01       	movw	r30, r16
     b64:	e8 0f       	add	r30, r24
     b66:	f1 1d       	adc	r31, r1
     b68:	80 91 6f 06 	lds	r24, 0x066F
     b6c:	80 83       	st	Z, r24
  buf[nRF24L01P.SpaceAlloc.Ack   ] = nRF24L01P.Packet.AckReq;         //26
     b6e:	80 91 7a 06 	lds	r24, 0x067A
     b72:	f8 01       	movw	r30, r16
     b74:	e8 0f       	add	r30, r24
     b76:	f1 1d       	adc	r31, r1
     b78:	80 91 72 06 	lds	r24, 0x0672
     b7c:	80 83       	st	Z, r24
  buf[nRF24L01P.SpaceAlloc.Own   ] = nRF24L01P.Address.Own;           //27
     b7e:	80 91 79 06 	lds	r24, 0x0679
     b82:	f8 01       	movw	r30, r16
     b84:	e8 0f       	add	r30, r24
     b86:	f1 1d       	adc	r31, r1
     b88:	80 91 64 06 	lds	r24, 0x0664
     b8c:	80 83       	st	Z, r24
  buf[nRF24L01P.SpaceAlloc.Dest  ] = nRF24L01P.Address.Dest;          //28
     b8e:	80 91 78 06 	lds	r24, 0x0678
     b92:	f8 01       	movw	r30, r16
     b94:	e8 0f       	add	r30, r24
     b96:	f1 1d       	adc	r31, r1
     b98:	80 91 65 06 	lds	r24, 0x0665
     b9c:	80 83       	st	Z, r24
  buf[nRF24L01P.SpaceAlloc.Len   ] = len;                             //29
     b9e:	80 91 77 06 	lds	r24, 0x0677
     ba2:	f8 01       	movw	r30, r16
     ba4:	e8 0f       	add	r30, r24
     ba6:	f1 1d       	adc	r31, r1
     ba8:	f0 82       	st	Z, r15
  uint16_t temp = nRF24L01P_CRC_Block( buf, nRF24L01P.SpaceAlloc.CRCLen );
     baa:	c8 01       	movw	r24, r16
     bac:	60 91 7c 06 	lds	r22, 0x067C
     bb0:	0e 94 f2 02 	call	0x5e4	; 0x5e4 <nRF24L01P_CRC_Block>
  buf[nRF24L01P.SpaceAlloc.CRCMSB] = (temp & 0xFF00)>>8;              //30
     bb4:	20 91 75 06 	lds	r18, 0x0675
     bb8:	f8 01       	movw	r30, r16
     bba:	e2 0f       	add	r30, r18
     bbc:	f1 1d       	adc	r31, r1
     bbe:	90 83       	st	Z, r25
  buf[nRF24L01P.SpaceAlloc.CRCLSB] = (temp & 0x00FF);                 //31
     bc0:	90 91 76 06 	lds	r25, 0x0676
     bc4:	f8 01       	movw	r30, r16
     bc6:	e9 0f       	add	r30, r25
     bc8:	f1 1d       	adc	r31, r1
     bca:	80 83       	st	Z, r24
  nRF24L01P_Write_Data_Tx_Buf(buf);
     bcc:	c8 01       	movw	r24, r16
     bce:	0e 94 ba 03 	call	0x774	; 0x774 <nRF24L01P_Write_Data_Tx_Buf>
  nRF24L01P_Mode_Set(3);                                              //tx
     bd2:	83 e0       	ldi	r24, 0x03	; 3
     bd4:	0e 94 87 04 	call	0x90e	; 0x90e <nRF24L01P_Mode_Set>
  nRF24L01P_Wait_Tx_Complete(); 
     bd8:	0e 94 03 04 	call	0x806	; 0x806 <nRF24L01P_Wait_Tx_Complete>
  //nRF24L01P_Mode_Set(2);                                            //rx
}
     bdc:	1f 91       	pop	r17
     bde:	0f 91       	pop	r16
     be0:	ff 90       	pop	r15
     be2:	08 95       	ret

00000be4 <nRF24L01P_Rx_Basic>:


uint8_t nRF24L01P_Rx_Basic(uint8_t *buf){
     be4:	cf 92       	push	r12
     be6:	df 92       	push	r13
     be8:	ef 92       	push	r14
     bea:	ff 92       	push	r15
     bec:	0f 93       	push	r16
     bee:	1f 93       	push	r17
     bf0:	cf 93       	push	r28
     bf2:	df 93       	push	r29
     bf4:	ec 01       	movw	r28, r24


/* error handling */

void nRF24L01P_Error_Clear(void){
  nRF24L01P.Error = 0;
     bf6:	10 92 80 06 	sts	0x0680, r1
uint8_t nRF24L01P_Dest_Addr_Get(void){
  return nRF24L01P.Address.Dest;
}

void nRF24L01P_RxTicks_Set(uint16_t val){
  nRF24L01P.Config.RxTicks=val;
     bfa:	10 92 69 06 	sts	0x0669, r1
     bfe:	10 92 68 06 	sts	0x0668, r1
     c02:	78 ec       	ldi	r23, 0xC8	; 200
     c04:	c7 2e       	mov	r12, r23
     c06:	d1 2c       	mov	r13, r1
     c08:	3c c0       	rjmp	.+120    	; 0xc82 <nRF24L01P_Rx_Basic+0x9e>
uint8_t nRF24L01P_Rx_Basic(uint8_t *buf){
  uint8_t sts=0;
  nRF24L01P_Error_Clear();
  nRF24L01P_RxTicks_Set(0);
  while(nRF24L01P_RxTicks_Get() < nRF24L01P_RxTimeout_Get()){
    if(nRF24L01P_Rx_Buf_Not_Empty()){
     c0a:	0e 94 ef 03 	call	0x7de	; 0x7de <nRF24L01P_Rx_Buf_Not_Empty>
     c0e:	88 23       	and	r24, r24
     c10:	61 f1       	breq	.+88     	; 0xc6a <nRF24L01P_Rx_Basic+0x86>
      nRF24L01P_Read_Data_Rx_Buf(buf);
     c12:	ce 01       	movw	r24, r28
     c14:	0e 94 c8 03 	call	0x790	; 0x790 <nRF24L01P_Read_Data_Rx_Buf>
	  uint16_t rec_crc=buf[nRF24L01P.SpaceAlloc.CRCMSB];               //30
     c18:	80 91 75 06 	lds	r24, 0x0675
     c1c:	fe 01       	movw	r30, r28
     c1e:	e8 0f       	add	r30, r24
     c20:	f1 1d       	adc	r31, r1
	  rec_crc<<=8;
     c22:	f0 80       	ld	r15, Z
     c24:	ee 24       	eor	r14, r14
	  rec_crc|=buf[nRF24L01P.SpaceAlloc.CRCLSB];                       //31
     c26:	80 91 76 06 	lds	r24, 0x0676
     c2a:	fe 01       	movw	r30, r28
     c2c:	e8 0f       	add	r30, r24
     c2e:	f1 1d       	adc	r31, r1
     c30:	00 81       	ld	r16, Z
     c32:	10 e0       	ldi	r17, 0x00	; 0
     c34:	0e 29       	or	r16, r14
     c36:	1f 29       	or	r17, r15
      uint16_t calc_crc=nRF24L01P_CRC_Block(buf, nRF24L01P.SpaceAlloc.CRCLen);
     c38:	ce 01       	movw	r24, r28
     c3a:	60 91 7c 06 	lds	r22, 0x067C
     c3e:	0e 94 f2 02 	call	0x5e4	; 0x5e4 <nRF24L01P_CRC_Block>
      if(rec_crc == calc_crc){
     c42:	08 17       	cp	r16, r24
     c44:	19 07       	cpc	r17, r25
     c46:	e9 f4       	brne	.+58     	; 0xc82 <nRF24L01P_Rx_Basic+0x9e>
	    nRF24L01P.Packet.RxPID = buf[nRF24L01P.SpaceAlloc.PID];        //25
     c48:	80 91 7b 06 	lds	r24, 0x067B
     c4c:	fe 01       	movw	r30, r28
     c4e:	e8 0f       	add	r30, r24
     c50:	f1 1d       	adc	r31, r1
     c52:	80 81       	ld	r24, Z
     c54:	80 93 70 06 	sts	0x0670, r24
	    nRF24L01P.Blocks.Remaining = buf[nRF24L01P.SpaceAlloc.Blocks]; //24
     c58:	80 91 7d 06 	lds	r24, 0x067D
     c5c:	c8 0f       	add	r28, r24
     c5e:	d1 1d       	adc	r29, r1
     c60:	88 81       	ld	r24, Y
     c62:	80 93 73 06 	sts	0x0673, r24
     c66:	81 e0       	ldi	r24, 0x01	; 1
     c68:	19 c0       	rjmp	.+50     	; 0xc9c <nRF24L01P_Rx_Basic+0xb8>
     c6a:	c6 01       	movw	r24, r12
     c6c:	01 97       	sbiw	r24, 0x01	; 1
     c6e:	f1 f7       	brne	.-4      	; 0xc6c <nRF24L01P_Rx_Basic+0x88>
		sts=1;
		break;
	  }
    }else{
      _delay_us(100);
      nRF24L01P.Config.RxTicks++;
     c70:	80 91 68 06 	lds	r24, 0x0668
     c74:	90 91 69 06 	lds	r25, 0x0669
     c78:	01 96       	adiw	r24, 0x01	; 1
     c7a:	90 93 69 06 	sts	0x0669, r25
     c7e:	80 93 68 06 	sts	0x0668, r24

uint8_t nRF24L01P_Rx_Basic(uint8_t *buf){
  uint8_t sts=0;
  nRF24L01P_Error_Clear();
  nRF24L01P_RxTicks_Set(0);
  while(nRF24L01P_RxTicks_Get() < nRF24L01P_RxTimeout_Get()){
     c82:	20 91 68 06 	lds	r18, 0x0668
     c86:	30 91 69 06 	lds	r19, 0x0669
     c8a:	80 91 66 06 	lds	r24, 0x0666
     c8e:	90 91 67 06 	lds	r25, 0x0667
     c92:	28 17       	cp	r18, r24
     c94:	39 07       	cpc	r19, r25
     c96:	08 f4       	brcc	.+2      	; 0xc9a <nRF24L01P_Rx_Basic+0xb6>
     c98:	b8 cf       	rjmp	.-144    	; 0xc0a <nRF24L01P_Rx_Basic+0x26>
     c9a:	80 e0       	ldi	r24, 0x00	; 0
      _delay_us(100);
      nRF24L01P.Config.RxTicks++;
	}
  }
  return sts;
}
     c9c:	df 91       	pop	r29
     c9e:	cf 91       	pop	r28
     ca0:	1f 91       	pop	r17
     ca2:	0f 91       	pop	r16
     ca4:	ff 90       	pop	r15
     ca6:	ef 90       	pop	r14
     ca8:	df 90       	pop	r13
     caa:	cf 90       	pop	r12
     cac:	08 95       	ret

00000cae <nRF24L01P_Tx_With_Ack>:


uint8_t nRF24L01P_Tx_With_Ack(uint8_t *buf, uint8_t len){
     cae:	ef 92       	push	r14
     cb0:	ff 92       	push	r15
     cb2:	0f 93       	push	r16
     cb4:	1f 93       	push	r17
     cb6:	df 93       	push	r29
     cb8:	cf 93       	push	r28
     cba:	cd b7       	in	r28, 0x3d	; 61
     cbc:	de b7       	in	r29, 0x3e	; 62
     cbe:	a0 97       	sbiw	r28, 0x20	; 32
     cc0:	0f b6       	in	r0, 0x3f	; 63
     cc2:	f8 94       	cli
     cc4:	de bf       	out	0x3e, r29	; 62
     cc6:	0f be       	out	0x3f, r0	; 63
     cc8:	cd bf       	out	0x3d, r28	; 61
void nRF24L01P_RxTimeout_Set(uint16_t val){
  nRF24L01P.Config.RxTimeout=val;
}

uint16_t nRF24L01P_RxTimeout_Get(void){
  return nRF24L01P.Config.RxTimeout;
     cca:	e0 90 66 06 	lds	r14, 0x0666
     cce:	f0 90 67 06 	lds	r15, 0x0667
uint16_t nRF24L01P_RxTicks_Get(void){
  return nRF24L01P.Config.RxTicks;
}

void nRF24L01P_RxTimeout_Set(uint16_t val){
  nRF24L01P.Config.RxTimeout=val;
     cd2:	25 e0       	ldi	r18, 0x05	; 5
     cd4:	30 e0       	ldi	r19, 0x00	; 0
     cd6:	30 93 67 06 	sts	0x0667, r19
     cda:	20 93 66 06 	sts	0x0666, r18

uint8_t nRF24L01P_Tx_With_Ack(uint8_t *buf, uint8_t len){
  uint8_t  sts = 0, ack_buf[32];
  uint16_t timeout_mem = nRF24L01P_RxTimeout_Get();
  nRF24L01P_RxTimeout_Set(nRF24L01P_TX_ACK_RCV_TIMEOUT);
  nRF24L01P_Tx_Basic(buf, len);
     cde:	0e 94 9e 05 	call	0xb3c	; 0xb3c <nRF24L01P_Tx_Basic>
  if( nRF24L01P.Packet.AckReq ){                    //need to improve ack type
     ce2:	80 91 72 06 	lds	r24, 0x0672
     ce6:	88 23       	and	r24, r24
     ce8:	a1 f0       	breq	.+40     	; 0xd12 <nRF24L01P_Tx_With_Ack+0x64>
    if( nRF24L01P_Rx_Basic(ack_buf) ){
     cea:	8e 01       	movw	r16, r28
     cec:	0f 5f       	subi	r16, 0xFF	; 255
     cee:	1f 4f       	sbci	r17, 0xFF	; 255
     cf0:	c8 01       	movw	r24, r16
     cf2:	0e 94 f2 05 	call	0xbe4	; 0xbe4 <nRF24L01P_Rx_Basic>
     cf6:	88 23       	and	r24, r24
     cf8:	61 f0       	breq	.+24     	; 0xd12 <nRF24L01P_Tx_With_Ack+0x64>
      if( nRF24L01P_Own_Addr_Get() == ack_buf[nRF24L01P.SpaceAlloc.Dest] ){
     cfa:	80 91 78 06 	lds	r24, 0x0678
     cfe:	08 0f       	add	r16, r24
     d00:	11 1d       	adc	r17, r1
     d02:	90 91 64 06 	lds	r25, 0x0664
     d06:	f8 01       	movw	r30, r16
     d08:	80 81       	ld	r24, Z
     d0a:	98 17       	cp	r25, r24
     d0c:	11 f4       	brne	.+4      	; 0xd12 <nRF24L01P_Tx_With_Ack+0x64>
     d0e:	81 e0       	ldi	r24, 0x01	; 1
     d10:	01 c0       	rjmp	.+2      	; 0xd14 <nRF24L01P_Tx_With_Ack+0x66>
     d12:	80 e0       	ldi	r24, 0x00	; 0
uint16_t nRF24L01P_RxTicks_Get(void){
  return nRF24L01P.Config.RxTicks;
}

void nRF24L01P_RxTimeout_Set(uint16_t val){
  nRF24L01P.Config.RxTimeout=val;
     d14:	f0 92 67 06 	sts	0x0667, r15
     d18:	e0 92 66 06 	sts	0x0666, r14
      }
    }
  }
  nRF24L01P_RxTimeout_Set(timeout_mem);
  return sts;
}
     d1c:	a0 96       	adiw	r28, 0x20	; 32
     d1e:	0f b6       	in	r0, 0x3f	; 63
     d20:	f8 94       	cli
     d22:	de bf       	out	0x3e, r29	; 62
     d24:	0f be       	out	0x3f, r0	; 63
     d26:	cd bf       	out	0x3d, r28	; 61
     d28:	cf 91       	pop	r28
     d2a:	df 91       	pop	r29
     d2c:	1f 91       	pop	r17
     d2e:	0f 91       	pop	r16
     d30:	ff 90       	pop	r15
     d32:	ef 90       	pop	r14
     d34:	08 95       	ret

00000d36 <nRF24L01P_Rx_With_Ack>:

uint8_t nRF24L01P_Rx_With_Ack(uint8_t *buf){
     d36:	0f 93       	push	r16
     d38:	1f 93       	push	r17
     d3a:	df 93       	push	r29
     d3c:	cf 93       	push	r28
     d3e:	cd b7       	in	r28, 0x3d	; 61
     d40:	de b7       	in	r29, 0x3e	; 62
     d42:	a0 97       	sbiw	r28, 0x20	; 32
     d44:	0f b6       	in	r0, 0x3f	; 63
     d46:	f8 94       	cli
     d48:	de bf       	out	0x3e, r29	; 62
     d4a:	0f be       	out	0x3f, r0	; 63
     d4c:	cd bf       	out	0x3d, r28	; 61
     d4e:	8c 01       	movw	r16, r24
  uint8_t sts=0, ack_buf[32]="~^~";
     d50:	8e e7       	ldi	r24, 0x7E	; 126
     d52:	9e e5       	ldi	r25, 0x5E	; 94
     d54:	ae e7       	ldi	r26, 0x7E	; 126
     d56:	b0 e0       	ldi	r27, 0x00	; 0
     d58:	89 83       	std	Y+1, r24	; 0x01
     d5a:	9a 83       	std	Y+2, r25	; 0x02
     d5c:	ab 83       	std	Y+3, r26	; 0x03
     d5e:	bc 83       	std	Y+4, r27	; 0x04
     d60:	fe 01       	movw	r30, r28
     d62:	35 96       	adiw	r30, 0x05	; 5
     d64:	8c e1       	ldi	r24, 0x1C	; 28
     d66:	df 01       	movw	r26, r30
     d68:	1d 92       	st	X+, r1
     d6a:	8a 95       	dec	r24
     d6c:	e9 f7       	brne	.-6      	; 0xd68 <nRF24L01P_Rx_With_Ack+0x32>
  if( nRF24L01P_Rx_Basic(buf) ){
     d6e:	c8 01       	movw	r24, r16
     d70:	0e 94 f2 05 	call	0xbe4	; 0xbe4 <nRF24L01P_Rx_Basic>
     d74:	88 23       	and	r24, r24
     d76:	a9 f1       	breq	.+106    	; 0xde2 <nRF24L01P_Rx_With_Ack+0xac>
    if( ((buf[nRF24L01P.SpaceAlloc.Ack] & 1)==1) && ( nRF24L01P_Own_Addr_Get() == buf[nRF24L01P.SpaceAlloc.Dest]) ){ //check ack type
     d78:	80 91 7a 06 	lds	r24, 0x067A
     d7c:	f8 01       	movw	r30, r16
     d7e:	e8 0f       	add	r30, r24
     d80:	f1 1d       	adc	r31, r1
     d82:	80 81       	ld	r24, Z
     d84:	80 ff       	sbrs	r24, 0
     d86:	2d c0       	rjmp	.+90     	; 0xde2 <nRF24L01P_Rx_With_Ack+0xac>
     d88:	80 91 78 06 	lds	r24, 0x0678
     d8c:	f8 01       	movw	r30, r16
     d8e:	e8 0f       	add	r30, r24
     d90:	f1 1d       	adc	r31, r1
     d92:	90 91 64 06 	lds	r25, 0x0664
     d96:	80 81       	ld	r24, Z
     d98:	98 17       	cp	r25, r24
     d9a:	19 f5       	brne	.+70     	; 0xde2 <nRF24L01P_Rx_With_Ack+0xac>
     d9c:	88 ee       	ldi	r24, 0xE8	; 232
     d9e:	93 e0       	ldi	r25, 0x03	; 3
     da0:	01 97       	sbiw	r24, 0x01	; 1
     da2:	f1 f7       	brne	.-4      	; 0xda0 <nRF24L01P_Rx_With_Ack+0x6a>
uint8_t nRF24L01P_Own_Addr_Get(void){
  return nRF24L01P.Address.Own;
}

void nRF24L01P_Dest_Addr_Set(uint8_t addr){
  nRF24L01P.Address.Dest=addr;
     da4:	80 91 79 06 	lds	r24, 0x0679
     da8:	f8 01       	movw	r30, r16
     daa:	e8 0f       	add	r30, r24
     dac:	f1 1d       	adc	r31, r1
     dae:	80 81       	ld	r24, Z
     db0:	80 93 65 06 	sts	0x0665, r24
  uint8_t sts=0, ack_buf[32]="~^~";
  if( nRF24L01P_Rx_Basic(buf) ){
    if( ((buf[nRF24L01P.SpaceAlloc.Ack] & 1)==1) && ( nRF24L01P_Own_Addr_Get() == buf[nRF24L01P.SpaceAlloc.Dest]) ){ //check ack type
      _delay_us(nRF24L01P_RX_ACK_SEND_DELAY);                                                                                               //check delay
	  nRF24L01P_Dest_Addr_Set(buf[nRF24L01P.SpaceAlloc.Own]);
	  nRF24L01P.Packet.TxPID = buf[nRF24L01P.SpaceAlloc.PID];
     db4:	80 91 7b 06 	lds	r24, 0x067B
     db8:	f8 01       	movw	r30, r16
     dba:	e8 0f       	add	r30, r24
     dbc:	f1 1d       	adc	r31, r1
     dbe:	80 81       	ld	r24, Z
     dc0:	80 93 6f 06 	sts	0x066F, r24
	  nRF24L01P.Blocks.Remaining = buf[nRF24L01P.SpaceAlloc.Blocks];
     dc4:	80 91 7d 06 	lds	r24, 0x067D
     dc8:	08 0f       	add	r16, r24
     dca:	11 1d       	adc	r17, r1
     dcc:	f8 01       	movw	r30, r16
     dce:	80 81       	ld	r24, Z
     dd0:	80 93 73 06 	sts	0x0673, r24
      nRF24L01P_Tx_Basic(ack_buf, 3);
     dd4:	ce 01       	movw	r24, r28
     dd6:	01 96       	adiw	r24, 0x01	; 1
     dd8:	63 e0       	ldi	r22, 0x03	; 3
     dda:	0e 94 9e 05 	call	0xb3c	; 0xb3c <nRF24L01P_Tx_Basic>
     dde:	81 e0       	ldi	r24, 0x01	; 1
     de0:	01 c0       	rjmp	.+2      	; 0xde4 <nRF24L01P_Rx_With_Ack+0xae>
     de2:	80 e0       	ldi	r24, 0x00	; 0
      sts=1;
    }
  }
  return sts;
}
     de4:	a0 96       	adiw	r28, 0x20	; 32
     de6:	0f b6       	in	r0, 0x3f	; 63
     de8:	f8 94       	cli
     dea:	de bf       	out	0x3e, r29	; 62
     dec:	0f be       	out	0x3f, r0	; 63
     dee:	cd bf       	out	0x3d, r28	; 61
     df0:	cf 91       	pop	r28
     df2:	df 91       	pop	r29
     df4:	1f 91       	pop	r17
     df6:	0f 91       	pop	r16
     df8:	08 95       	ret

00000dfa <nRF24L01P_Init>:

void nRF24L01P_Init(void){
     dfa:	ff 92       	push	r15
     dfc:	0f 93       	push	r16
     dfe:	1f 93       	push	r17
  nRF24L01P_Struct_Init();
     e00:	0e 94 d9 01 	call	0x3b2	; 0x3b2 <nRF24L01P_Struct_Init>
  nRF24L01P_Enable();
     e04:	0e 94 84 02 	call	0x508	; 0x508 <nRF24L01P_Enable>
  nRF24L01P.TempBuf[0] = 0x00;  nRF24L01P_ReadWrite_Register( 0x00, 0, nRF24L01P.TempBuf, 1 );
     e08:	02 e6       	ldi	r16, 0x62	; 98
     e0a:	16 e0       	ldi	r17, 0x06	; 6
     e0c:	10 92 62 06 	sts	0x0662, r1
     e10:	80 e0       	ldi	r24, 0x00	; 0
     e12:	60 e0       	ldi	r22, 0x00	; 0
     e14:	a8 01       	movw	r20, r16
     e16:	21 e0       	ldi	r18, 0x01	; 1
     e18:	0e 94 23 03 	call	0x646	; 0x646 <nRF24L01P_ReadWrite_Register>
  nRF24L01P.TempBuf[0] = 0x00;  nRF24L01P_ReadWrite_Register( 0x01, 0, nRF24L01P.TempBuf, 1 );
     e1c:	10 92 62 06 	sts	0x0662, r1
     e20:	81 e0       	ldi	r24, 0x01	; 1
     e22:	60 e0       	ldi	r22, 0x00	; 0
     e24:	a8 01       	movw	r20, r16
     e26:	21 e0       	ldi	r18, 0x01	; 1
     e28:	0e 94 23 03 	call	0x646	; 0x646 <nRF24L01P_ReadWrite_Register>
  nRF24L01P.TempBuf[0] = 0x03;  nRF24L01P_ReadWrite_Register( 0x02, 0, nRF24L01P.TempBuf, 1 );
     e2c:	83 e0       	ldi	r24, 0x03	; 3
     e2e:	80 93 62 06 	sts	0x0662, r24
     e32:	82 e0       	ldi	r24, 0x02	; 2
     e34:	60 e0       	ldi	r22, 0x00	; 0
     e36:	a8 01       	movw	r20, r16
     e38:	21 e0       	ldi	r18, 0x01	; 1
     e3a:	0e 94 23 03 	call	0x646	; 0x646 <nRF24L01P_ReadWrite_Register>
  nRF24L01P.TempBuf[0] = 0x01;  nRF24L01P_ReadWrite_Register( 0x03, 0, nRF24L01P.TempBuf, 1 );
     e3e:	81 e0       	ldi	r24, 0x01	; 1
     e40:	80 93 62 06 	sts	0x0662, r24
     e44:	83 e0       	ldi	r24, 0x03	; 3
     e46:	60 e0       	ldi	r22, 0x00	; 0
     e48:	a8 01       	movw	r20, r16
     e4a:	21 e0       	ldi	r18, 0x01	; 1
     e4c:	0e 94 23 03 	call	0x646	; 0x646 <nRF24L01P_ReadWrite_Register>
  nRF24L01P.TempBuf[0] = 0x00;  nRF24L01P_ReadWrite_Register( 0x04, 0, nRF24L01P.TempBuf, 1 );
     e50:	10 92 62 06 	sts	0x0662, r1
     e54:	84 e0       	ldi	r24, 0x04	; 4
     e56:	60 e0       	ldi	r22, 0x00	; 0
     e58:	a8 01       	movw	r20, r16
     e5a:	21 e0       	ldi	r18, 0x01	; 1
     e5c:	0e 94 23 03 	call	0x646	; 0x646 <nRF24L01P_ReadWrite_Register>
  nRF24L01P.TempBuf[0] = 0x02;  nRF24L01P_ReadWrite_Register( 0x05, 0, nRF24L01P.TempBuf, 1 );
     e60:	82 e0       	ldi	r24, 0x02	; 2
     e62:	80 93 62 06 	sts	0x0662, r24
     e66:	85 e0       	ldi	r24, 0x05	; 5
     e68:	60 e0       	ldi	r22, 0x00	; 0
     e6a:	a8 01       	movw	r20, r16
     e6c:	21 e0       	ldi	r18, 0x01	; 1
     e6e:	0e 94 23 03 	call	0x646	; 0x646 <nRF24L01P_ReadWrite_Register>
  nRF24L01P.TempBuf[0] = 0x26;  nRF24L01P_ReadWrite_Register( 0x06, 0, nRF24L01P.TempBuf, 1 ); 
     e72:	86 e2       	ldi	r24, 0x26	; 38
     e74:	80 93 62 06 	sts	0x0662, r24
     e78:	86 e0       	ldi	r24, 0x06	; 6
     e7a:	60 e0       	ldi	r22, 0x00	; 0
     e7c:	a8 01       	movw	r20, r16
     e7e:	21 e0       	ldi	r18, 0x01	; 1
     e80:	0e 94 23 03 	call	0x646	; 0x646 <nRF24L01P_ReadWrite_Register>
  nRF24L01P.TempBuf[0] = 0x70;  nRF24L01P_ReadWrite_Register( 0x07, 0, nRF24L01P.TempBuf, 1 );
     e84:	80 e7       	ldi	r24, 0x70	; 112
     e86:	80 93 62 06 	sts	0x0662, r24
     e8a:	87 e0       	ldi	r24, 0x07	; 7
     e8c:	60 e0       	ldi	r22, 0x00	; 0
     e8e:	a8 01       	movw	r20, r16
     e90:	21 e0       	ldi	r18, 0x01	; 1
     e92:	0e 94 23 03 	call	0x646	; 0x646 <nRF24L01P_ReadWrite_Register>
  nRF24L01P.TempBuf[0] = nRF24L01P_PACKET_LEN;  
     e96:	e0 e2       	ldi	r30, 0x20	; 32
     e98:	fe 2e       	mov	r15, r30
     e9a:	f0 92 62 06 	sts	0x0662, r15
  nRF24L01P_ReadWrite_Register( 0x11, 0, nRF24L01P.TempBuf, 1 );
     e9e:	81 e1       	ldi	r24, 0x11	; 17
     ea0:	60 e0       	ldi	r22, 0x00	; 0
     ea2:	a8 01       	movw	r20, r16
     ea4:	21 e0       	ldi	r18, 0x01	; 1
     ea6:	0e 94 23 03 	call	0x646	; 0x646 <nRF24L01P_ReadWrite_Register>
  nRF24L01P.TempBuf[0] = nRF24L01P_PACKET_LEN;  
     eaa:	f0 92 62 06 	sts	0x0662, r15
  nRF24L01P_ReadWrite_Register( 0x12, 0, nRF24L01P.TempBuf, 1 );
     eae:	82 e1       	ldi	r24, 0x12	; 18
     eb0:	60 e0       	ldi	r22, 0x00	; 0
     eb2:	a8 01       	movw	r20, r16
     eb4:	21 e0       	ldi	r18, 0x01	; 1
     eb6:	0e 94 23 03 	call	0x646	; 0x646 <nRF24L01P_ReadWrite_Register>
  nRF24L01P.TempBuf[0] = 0x00;  nRF24L01P_ReadWrite_Register( 0x1C, 0, nRF24L01P.TempBuf, 1 );
     eba:	10 92 62 06 	sts	0x0662, r1
     ebe:	8c e1       	ldi	r24, 0x1C	; 28
     ec0:	60 e0       	ldi	r22, 0x00	; 0
     ec2:	a8 01       	movw	r20, r16
     ec4:	21 e0       	ldi	r18, 0x01	; 1
     ec6:	0e 94 23 03 	call	0x646	; 0x646 <nRF24L01P_ReadWrite_Register>
  nRF24L01P.TempBuf[0] = 0x00;  nRF24L01P_ReadWrite_Register( 0x1D, 0, nRF24L01P.TempBuf, 1 );
     eca:	10 92 62 06 	sts	0x0662, r1
     ece:	8d e1       	ldi	r24, 0x1D	; 29
     ed0:	60 e0       	ldi	r22, 0x00	; 0
     ed2:	a8 01       	movw	r20, r16
     ed4:	21 e0       	ldi	r18, 0x01	; 1
     ed6:	0e 94 23 03 	call	0x646	; 0x646 <nRF24L01P_ReadWrite_Register>
  nRF24L01P_ReadWrite_Register( 0x10, 0, (uint8_t*)"ACK00", 5 );
     eda:	00 e0       	ldi	r16, 0x00	; 0
     edc:	11 e0       	ldi	r17, 0x01	; 1
     ede:	80 e1       	ldi	r24, 0x10	; 16
     ee0:	60 e0       	ldi	r22, 0x00	; 0
     ee2:	a8 01       	movw	r20, r16
     ee4:	25 e0       	ldi	r18, 0x05	; 5
     ee6:	0e 94 23 03 	call	0x646	; 0x646 <nRF24L01P_ReadWrite_Register>
  nRF24L01P_ReadWrite_Register( 0x0A, 0, (uint8_t*)"ACK00", 5 );
     eea:	8a e0       	ldi	r24, 0x0A	; 10
     eec:	60 e0       	ldi	r22, 0x00	; 0
     eee:	a8 01       	movw	r20, r16
     ef0:	25 e0       	ldi	r18, 0x05	; 5
     ef2:	0e 94 23 03 	call	0x646	; 0x646 <nRF24L01P_ReadWrite_Register>
  nRF24L01P_Speed_Set(4);
     ef6:	84 e0       	ldi	r24, 0x04	; 4
     ef8:	0e 94 e3 04 	call	0x9c6	; 0x9c6 <nRF24L01P_Speed_Set>
  nRF24L01P_Mode_Set(0);
     efc:	80 e0       	ldi	r24, 0x00	; 0
     efe:	0e 94 87 04 	call	0x90e	; 0x90e <nRF24L01P_Mode_Set>
}
     f02:	1f 91       	pop	r17
     f04:	0f 91       	pop	r16
     f06:	ff 90       	pop	r15
     f08:	08 95       	ret

00000f0a <__vector_7>:

#ifdef  KER_TOSC_AS_TICK_SRC                                                                   
.global  __vector_7                                                                            
    __vector_7:                                           ;total 40.00uS @8MHz    (344 clocks) 
	    KER_DEBUG_PIN_SET                                 ;debug pin set          (  2 clocks) 
		KER_EXIT_SLEEP                                    ;exit sleep if enabled  (  5 clocks) 
     f0a:	20 91 53 00 	lds	r18, 0x0053
     f0e:	2e 7f       	andi	r18, 0xFE	; 254
     f10:	20 93 53 00 	sts	0x0053, r18
        KER_CONTEXT_SAVE_HANDLER                          ;save context           ( 68 clocks) 
     f14:	0f 92       	push	r0
     f16:	0f b6       	in	r0, 0x3f	; 63
     f18:	0f 92       	push	r0
     f1a:	1f 92       	push	r1
     f1c:	11 24       	eor	r1, r1
     f1e:	2f 92       	push	r2
     f20:	3f 92       	push	r3
     f22:	4f 92       	push	r4
     f24:	5f 92       	push	r5
     f26:	6f 92       	push	r6
     f28:	7f 92       	push	r7
     f2a:	8f 92       	push	r8
     f2c:	9f 92       	push	r9
     f2e:	af 92       	push	r10
     f30:	bf 92       	push	r11
     f32:	cf 92       	push	r12
     f34:	df 92       	push	r13
     f36:	ef 92       	push	r14
     f38:	ff 92       	push	r15
     f3a:	0f 93       	push	r16
     f3c:	1f 93       	push	r17
     f3e:	2f 93       	push	r18
     f40:	3f 93       	push	r19
     f42:	4f 93       	push	r20
     f44:	5f 93       	push	r21
     f46:	6f 93       	push	r22
     f48:	7f 93       	push	r23
     f4a:	8f 93       	push	r24
     f4c:	9f 93       	push	r25
     f4e:	af 93       	push	r26
     f50:	bf 93       	push	r27
     f52:	cf 93       	push	r28
     f54:	df 93       	push	r29
     f56:	ef 93       	push	r30
     f58:	ff 93       	push	r31
		KER_SAVE_CURR_TASK_SP                             ;save current task SP   ( 14 clocks) 
     f5a:	e6 e1       	ldi	r30, 0x16	; 22
     f5c:	f1 e0       	ldi	r31, 0x01	; 1
     f5e:	20 91 0d 01 	lds	r18, 0x010D
     f62:	22 0f       	add	r18, r18
     f64:	e2 0f       	add	r30, r18
     f66:	20 e0       	ldi	r18, 0x00	; 0
     f68:	f2 1f       	adc	r31, r18
     f6a:	2d b7       	in	r18, 0x3d	; 61
     f6c:	3e b7       	in	r19, 0x3e	; 62
     f6e:	20 83       	st	Z, r18
     f70:	31 83       	std	Z+1, r19	; 0x01
		KER_COUNTER_RELOAD                                ;counter reload         (  4 clocks) 
     f72:	20 91 0c 01 	lds	r18, 0x010C
     f76:	20 93 46 00 	sts	0x0046, r18
		KER_TICK_INCREMENT                                ;increment tick counter ( 26 clocks) 
     f7a:	20 91 06 01 	lds	r18, 0x0106
     f7e:	23 95       	inc	r18
     f80:	20 93 06 01 	sts	0x0106, r18
     f84:	30 e0       	ldi	r19, 0x00	; 0
     f86:	20 91 07 01 	lds	r18, 0x0107
     f8a:	23 1f       	adc	r18, r19
     f8c:	20 93 07 01 	sts	0x0107, r18
     f90:	20 91 08 01 	lds	r18, 0x0108
     f94:	23 1f       	adc	r18, r19
     f96:	20 93 08 01 	sts	0x0108, r18
     f9a:	20 91 09 01 	lds	r18, 0x0109
     f9e:	23 1f       	adc	r18, r19
     fa0:	20 93 09 01 	sts	0x0109, r18
     fa4:	20 91 0a 01 	lds	r18, 0x010A
     fa8:	23 1f       	adc	r18, r19
     faa:	20 93 0a 01 	sts	0x010A, r18
		LDI    R24               , SCH_MODE_HANDLER       ;set sch mode           (  1 clock ) 
     fae:	80 e0       	ldi	r24, 0x00	; 0
		KER_RUN_SCHEDULER                                 ;run scheduler          (106 clocks) 
     fb0:	2f ef       	ldi	r18, 0xFF	; 255
     fb2:	20 93 0f 01 	sts	0x010F, r18
     fb6:	20 e0       	ldi	r18, 0x00	; 0
     fb8:	20 93 10 01 	sts	0x0110, r18
     fbc:	58 2f       	mov	r21, r24

00000fbe <_KER_SCH_LOOP9>:
     fbe:	20 93 0d 01 	sts	0x010D, r18
     fc2:	85 2f       	mov	r24, r21
     fc4:	ec e4       	ldi	r30, 0x4C	; 76
     fc6:	f1 e0       	ldi	r31, 0x01	; 1
     fc8:	20 91 0d 01 	lds	r18, 0x010D
     fcc:	22 0f       	add	r18, r18
     fce:	e2 0f       	add	r30, r18
     fd0:	20 e0       	ldi	r18, 0x00	; 0
     fd2:	f2 1f       	adc	r31, r18
     fd4:	20 81       	ld	r18, Z
     fd6:	31 81       	ldd	r19, Z+1	; 0x01
     fd8:	42 2f       	mov	r20, r18
     fda:	43 2b       	or	r20, r19
     fdc:	59 f0       	breq	.+22     	; 0xff4 <_VAL_NULL10>
     fde:	81 30       	cpi	r24, 0x01	; 1
     fe0:	99 f0       	breq	.+38     	; 0x1008 <_VAL_NOT_NULL10>
     fe2:	41 e0       	ldi	r20, 0x01	; 1
     fe4:	24 1b       	sub	r18, r20
     fe6:	40 e0       	ldi	r20, 0x00	; 0
     fe8:	34 0b       	sbc	r19, r20
     fea:	20 83       	st	Z, r18
     fec:	31 83       	std	Z+1, r19	; 0x01
     fee:	42 2f       	mov	r20, r18
     ff0:	43 2b       	or	r20, r19
     ff2:	51 f4       	brne	.+20     	; 0x1008 <_VAL_NOT_NULL10>

00000ff4 <_VAL_NULL10>:
     ff4:	e8 e3       	ldi	r30, 0x38	; 56
     ff6:	f1 e0       	ldi	r31, 0x01	; 1
     ff8:	20 91 0d 01 	lds	r18, 0x010D
     ffc:	e2 0f       	add	r30, r18
     ffe:	20 e0       	ldi	r18, 0x00	; 0
    1000:	f2 1f       	adc	r31, r18
    1002:	81 e0       	ldi	r24, 0x01	; 1
    1004:	80 83       	st	Z, r24
    1006:	08 c0       	rjmp	.+16     	; 0x1018 <_EXIT_SLP_TIME10>

00001008 <_VAL_NOT_NULL10>:
    1008:	e8 e3       	ldi	r30, 0x38	; 56
    100a:	f1 e0       	ldi	r31, 0x01	; 1
    100c:	20 91 0d 01 	lds	r18, 0x010D
    1010:	e2 0f       	add	r30, r18
    1012:	20 e0       	ldi	r18, 0x00	; 0
    1014:	f2 1f       	adc	r31, r18
    1016:	80 81       	ld	r24, Z

00001018 <_EXIT_SLP_TIME10>:
    1018:	81 30       	cpi	r24, 0x01	; 1
    101a:	19 f0       	breq	.+6      	; 0x1022 <_KER_CALC_PRIO9>
    101c:	84 30       	cpi	r24, 0x04	; 4
    101e:	09 f0       	breq	.+2      	; 0x1022 <_KER_CALC_PRIO9>
    1020:	12 c0       	rjmp	.+36     	; 0x1046 <_KER_SCH_NEXT9>

00001022 <_KER_CALC_PRIO9>:
    1022:	e2 e4       	ldi	r30, 0x42	; 66
    1024:	f1 e0       	ldi	r31, 0x01	; 1
    1026:	20 e0       	ldi	r18, 0x00	; 0
    1028:	80 91 0d 01 	lds	r24, 0x010D
    102c:	e8 0f       	add	r30, r24
    102e:	f2 1f       	adc	r31, r18
    1030:	80 81       	ld	r24, Z
    1032:	20 91 0f 01 	lds	r18, 0x010F
    1036:	82 17       	cp	r24, r18
    1038:	30 f4       	brcc	.+12     	; 0x1046 <_KER_SCH_NEXT9>
    103a:	80 93 0f 01 	sts	0x010F, r24
    103e:	20 91 0d 01 	lds	r18, 0x010D
    1042:	20 93 10 01 	sts	0x0110, r18

00001046 <_KER_SCH_NEXT9>:
    1046:	20 91 0d 01 	lds	r18, 0x010D
    104a:	23 95       	inc	r18
    104c:	30 91 0e 01 	lds	r19, 0x010E
    1050:	23 17       	cp	r18, r19
    1052:	08 f4       	brcc	.+2      	; 0x1056 <_KER_SCH_EXIT9>
    1054:	b4 cf       	rjmp	.-152    	; 0xfbe <_KER_SCH_LOOP9>

00001056 <_KER_SCH_EXIT9>:
    1056:	20 91 10 01 	lds	r18, 0x0110
    105a:	20 93 0d 01 	sts	0x010D, r18
		KER_CPU_USAGE                                     ;calc cpu usage         ( 26 clocks) 
    105e:	20 91 0d 01 	lds	r18, 0x010D
    1062:	22 23       	and	r18, r18
    1064:	29 f0       	breq	.+10     	; 0x1070 <_KER_USG_TICK15>
    1066:	20 91 12 01 	lds	r18, 0x0112
    106a:	23 95       	inc	r18
    106c:	20 93 12 01 	sts	0x0112, r18

00001070 <_KER_USG_TICK15>:
    1070:	20 91 11 01 	lds	r18, 0x0111
    1074:	23 95       	inc	r18
    1076:	24 36       	cpi	r18, 0x64	; 100
    1078:	40 f0       	brcs	.+16     	; 0x108a <_KER_USG_UTC_SV15>
    107a:	20 e0       	ldi	r18, 0x00	; 0
    107c:	30 91 12 01 	lds	r19, 0x0112
    1080:	30 93 13 01 	sts	0x0113, r19
    1084:	30 e0       	ldi	r19, 0x00	; 0
    1086:	30 93 12 01 	sts	0x0112, r19

0000108a <_KER_USG_UTC_SV15>:
    108a:	20 93 11 01 	sts	0x0111, r18
		KER_LOAD_TASK_ID_AND_SP                           ;load next task id, SP  ( 14 clocks) 
    108e:	e6 e1       	ldi	r30, 0x16	; 22
    1090:	f1 e0       	ldi	r31, 0x01	; 1
    1092:	20 91 0d 01 	lds	r18, 0x010D
    1096:	22 0f       	add	r18, r18
    1098:	e2 0f       	add	r30, r18
    109a:	20 e0       	ldi	r18, 0x00	; 0
    109c:	f2 1f       	adc	r31, r18
    109e:	20 81       	ld	r18, Z
    10a0:	31 81       	ldd	r19, Z+1	; 0x01
    10a2:	2d bf       	out	0x3d, r18	; 61
    10a4:	3e bf       	out	0x3e, r19	; 62
		KER_CONTEXT_RESTORE_HANDLER                       ;restore context        ( 67 clocks) 
    10a6:	ff 91       	pop	r31
    10a8:	ef 91       	pop	r30
    10aa:	df 91       	pop	r29
    10ac:	cf 91       	pop	r28
    10ae:	bf 91       	pop	r27
    10b0:	af 91       	pop	r26
    10b2:	9f 91       	pop	r25
    10b4:	8f 91       	pop	r24
    10b6:	7f 91       	pop	r23
    10b8:	6f 91       	pop	r22
    10ba:	5f 91       	pop	r21
    10bc:	4f 91       	pop	r20
    10be:	3f 91       	pop	r19
    10c0:	2f 91       	pop	r18
    10c2:	1f 91       	pop	r17
    10c4:	0f 91       	pop	r16
    10c6:	ff 90       	pop	r15
    10c8:	ef 90       	pop	r14
    10ca:	df 90       	pop	r13
    10cc:	cf 90       	pop	r12
    10ce:	bf 90       	pop	r11
    10d0:	af 90       	pop	r10
    10d2:	9f 90       	pop	r9
    10d4:	8f 90       	pop	r8
    10d6:	7f 90       	pop	r7
    10d8:	6f 90       	pop	r6
    10da:	5f 90       	pop	r5
    10dc:	4f 90       	pop	r4
    10de:	3f 90       	pop	r3
    10e0:	2f 90       	pop	r2
    10e2:	1f 90       	pop	r1
    10e4:	0f 90       	pop	r0
    10e6:	0f be       	out	0x3f, r0	; 63
    10e8:	0f 90       	pop	r0
	    KER_DEBUG_PIN_CLEAR                               ;debug pin clear        (  2 clocks) 
		RETI                                              ;return from interrupt  (  4 clocks) 
    10ea:	18 95       	reti

000010ec <__vector_9>:
.global  __vector_9                                                                            
    __vector_9:                                           ;total 40.00uS @8MHz    (344 clocks) 
	    KER_DEBUG_PIN_SET                                 ;debug pin set          (  2 clocks) 
		KER_EXIT_SLEEP                                    ;exit sleep if enabled  (  5 clocks) 
    10ec:	20 91 53 00 	lds	r18, 0x0053
    10f0:	2e 7f       	andi	r18, 0xFE	; 254
    10f2:	20 93 53 00 	sts	0x0053, r18
        KER_CONTEXT_SAVE_HANDLER                          ;save context           ( 68 clocks) 
    10f6:	0f 92       	push	r0
    10f8:	0f b6       	in	r0, 0x3f	; 63
    10fa:	0f 92       	push	r0
    10fc:	1f 92       	push	r1
    10fe:	11 24       	eor	r1, r1
    1100:	2f 92       	push	r2
    1102:	3f 92       	push	r3
    1104:	4f 92       	push	r4
    1106:	5f 92       	push	r5
    1108:	6f 92       	push	r6
    110a:	7f 92       	push	r7
    110c:	8f 92       	push	r8
    110e:	9f 92       	push	r9
    1110:	af 92       	push	r10
    1112:	bf 92       	push	r11
    1114:	cf 92       	push	r12
    1116:	df 92       	push	r13
    1118:	ef 92       	push	r14
    111a:	ff 92       	push	r15
    111c:	0f 93       	push	r16
    111e:	1f 93       	push	r17
    1120:	2f 93       	push	r18
    1122:	3f 93       	push	r19
    1124:	4f 93       	push	r20
    1126:	5f 93       	push	r21
    1128:	6f 93       	push	r22
    112a:	7f 93       	push	r23
    112c:	8f 93       	push	r24
    112e:	9f 93       	push	r25
    1130:	af 93       	push	r26
    1132:	bf 93       	push	r27
    1134:	cf 93       	push	r28
    1136:	df 93       	push	r29
    1138:	ef 93       	push	r30
    113a:	ff 93       	push	r31
		KER_SAVE_CURR_TASK_SP                             ;save current task SP   ( 14 clocks) 
    113c:	e6 e1       	ldi	r30, 0x16	; 22
    113e:	f1 e0       	ldi	r31, 0x01	; 1
    1140:	20 91 0d 01 	lds	r18, 0x010D
    1144:	22 0f       	add	r18, r18
    1146:	e2 0f       	add	r30, r18
    1148:	20 e0       	ldi	r18, 0x00	; 0
    114a:	f2 1f       	adc	r31, r18
    114c:	2d b7       	in	r18, 0x3d	; 61
    114e:	3e b7       	in	r19, 0x3e	; 62
    1150:	20 83       	st	Z, r18
    1152:	31 83       	std	Z+1, r19	; 0x01
		KER_COUNTER_RELOAD                                ;counter reload         (  4 clocks) 
    1154:	20 91 0c 01 	lds	r18, 0x010C
    1158:	20 93 46 00 	sts	0x0046, r18
		KER_TICK_INCREMENT                                ;increment tick counter ( 26 clocks) 
    115c:	20 91 06 01 	lds	r18, 0x0106
    1160:	23 95       	inc	r18
    1162:	20 93 06 01 	sts	0x0106, r18
    1166:	30 e0       	ldi	r19, 0x00	; 0
    1168:	20 91 07 01 	lds	r18, 0x0107
    116c:	23 1f       	adc	r18, r19
    116e:	20 93 07 01 	sts	0x0107, r18
    1172:	20 91 08 01 	lds	r18, 0x0108
    1176:	23 1f       	adc	r18, r19
    1178:	20 93 08 01 	sts	0x0108, r18
    117c:	20 91 09 01 	lds	r18, 0x0109
    1180:	23 1f       	adc	r18, r19
    1182:	20 93 09 01 	sts	0x0109, r18
    1186:	20 91 0a 01 	lds	r18, 0x010A
    118a:	23 1f       	adc	r18, r19
    118c:	20 93 0a 01 	sts	0x010A, r18
		LDI    R24               , SCH_MODE_HANDLER       ;set sch mode           (  1 clock ) 
    1190:	80 e0       	ldi	r24, 0x00	; 0
		KER_RUN_SCHEDULER                                 ;run scheduler          (106 clocks) 
    1192:	2f ef       	ldi	r18, 0xFF	; 255
    1194:	20 93 0f 01 	sts	0x010F, r18
    1198:	20 e0       	ldi	r18, 0x00	; 0
    119a:	20 93 10 01 	sts	0x0110, r18
    119e:	58 2f       	mov	r21, r24

000011a0 <_KER_SCH_LOOP31>:
    11a0:	20 93 0d 01 	sts	0x010D, r18
    11a4:	85 2f       	mov	r24, r21
    11a6:	ec e4       	ldi	r30, 0x4C	; 76
    11a8:	f1 e0       	ldi	r31, 0x01	; 1
    11aa:	20 91 0d 01 	lds	r18, 0x010D
    11ae:	22 0f       	add	r18, r18
    11b0:	e2 0f       	add	r30, r18
    11b2:	20 e0       	ldi	r18, 0x00	; 0
    11b4:	f2 1f       	adc	r31, r18
    11b6:	20 81       	ld	r18, Z
    11b8:	31 81       	ldd	r19, Z+1	; 0x01
    11ba:	42 2f       	mov	r20, r18
    11bc:	43 2b       	or	r20, r19
    11be:	59 f0       	breq	.+22     	; 0x11d6 <_VAL_NULL32>
    11c0:	81 30       	cpi	r24, 0x01	; 1
    11c2:	99 f0       	breq	.+38     	; 0x11ea <_VAL_NOT_NULL32>
    11c4:	41 e0       	ldi	r20, 0x01	; 1
    11c6:	24 1b       	sub	r18, r20
    11c8:	40 e0       	ldi	r20, 0x00	; 0
    11ca:	34 0b       	sbc	r19, r20
    11cc:	20 83       	st	Z, r18
    11ce:	31 83       	std	Z+1, r19	; 0x01
    11d0:	42 2f       	mov	r20, r18
    11d2:	43 2b       	or	r20, r19
    11d4:	51 f4       	brne	.+20     	; 0x11ea <_VAL_NOT_NULL32>

000011d6 <_VAL_NULL32>:
    11d6:	e8 e3       	ldi	r30, 0x38	; 56
    11d8:	f1 e0       	ldi	r31, 0x01	; 1
    11da:	20 91 0d 01 	lds	r18, 0x010D
    11de:	e2 0f       	add	r30, r18
    11e0:	20 e0       	ldi	r18, 0x00	; 0
    11e2:	f2 1f       	adc	r31, r18
    11e4:	81 e0       	ldi	r24, 0x01	; 1
    11e6:	80 83       	st	Z, r24
    11e8:	08 c0       	rjmp	.+16     	; 0x11fa <_EXIT_SLP_TIME32>

000011ea <_VAL_NOT_NULL32>:
    11ea:	e8 e3       	ldi	r30, 0x38	; 56
    11ec:	f1 e0       	ldi	r31, 0x01	; 1
    11ee:	20 91 0d 01 	lds	r18, 0x010D
    11f2:	e2 0f       	add	r30, r18
    11f4:	20 e0       	ldi	r18, 0x00	; 0
    11f6:	f2 1f       	adc	r31, r18
    11f8:	80 81       	ld	r24, Z

000011fa <_EXIT_SLP_TIME32>:
    11fa:	81 30       	cpi	r24, 0x01	; 1
    11fc:	19 f0       	breq	.+6      	; 0x1204 <_KER_CALC_PRIO31>
    11fe:	84 30       	cpi	r24, 0x04	; 4
    1200:	09 f0       	breq	.+2      	; 0x1204 <_KER_CALC_PRIO31>
    1202:	12 c0       	rjmp	.+36     	; 0x1228 <_KER_SCH_NEXT31>

00001204 <_KER_CALC_PRIO31>:
    1204:	e2 e4       	ldi	r30, 0x42	; 66
    1206:	f1 e0       	ldi	r31, 0x01	; 1
    1208:	20 e0       	ldi	r18, 0x00	; 0
    120a:	80 91 0d 01 	lds	r24, 0x010D
    120e:	e8 0f       	add	r30, r24
    1210:	f2 1f       	adc	r31, r18
    1212:	80 81       	ld	r24, Z
    1214:	20 91 0f 01 	lds	r18, 0x010F
    1218:	82 17       	cp	r24, r18
    121a:	30 f4       	brcc	.+12     	; 0x1228 <_KER_SCH_NEXT31>
    121c:	80 93 0f 01 	sts	0x010F, r24
    1220:	20 91 0d 01 	lds	r18, 0x010D
    1224:	20 93 10 01 	sts	0x0110, r18

00001228 <_KER_SCH_NEXT31>:
    1228:	20 91 0d 01 	lds	r18, 0x010D
    122c:	23 95       	inc	r18
    122e:	30 91 0e 01 	lds	r19, 0x010E
    1232:	23 17       	cp	r18, r19
    1234:	08 f4       	brcc	.+2      	; 0x1238 <_KER_SCH_EXIT31>
    1236:	b4 cf       	rjmp	.-152    	; 0x11a0 <_KER_SCH_LOOP31>

00001238 <_KER_SCH_EXIT31>:
    1238:	20 91 10 01 	lds	r18, 0x0110
    123c:	20 93 0d 01 	sts	0x010D, r18
		KER_CPU_USAGE                                     ;calc cpu usage         ( 26 clocks) 
    1240:	20 91 0d 01 	lds	r18, 0x010D
    1244:	22 23       	and	r18, r18
    1246:	29 f0       	breq	.+10     	; 0x1252 <_KER_USG_TICK37>
    1248:	20 91 12 01 	lds	r18, 0x0112
    124c:	23 95       	inc	r18
    124e:	20 93 12 01 	sts	0x0112, r18

00001252 <_KER_USG_TICK37>:
    1252:	20 91 11 01 	lds	r18, 0x0111
    1256:	23 95       	inc	r18
    1258:	24 36       	cpi	r18, 0x64	; 100
    125a:	40 f0       	brcs	.+16     	; 0x126c <_KER_USG_UTC_SV37>
    125c:	20 e0       	ldi	r18, 0x00	; 0
    125e:	30 91 12 01 	lds	r19, 0x0112
    1262:	30 93 13 01 	sts	0x0113, r19
    1266:	30 e0       	ldi	r19, 0x00	; 0
    1268:	30 93 12 01 	sts	0x0112, r19

0000126c <_KER_USG_UTC_SV37>:
    126c:	20 93 11 01 	sts	0x0111, r18
		KER_LOAD_TASK_ID_AND_SP                           ;load next task id, SP  ( 14 clocks) 
    1270:	e6 e1       	ldi	r30, 0x16	; 22
    1272:	f1 e0       	ldi	r31, 0x01	; 1
    1274:	20 91 0d 01 	lds	r18, 0x010D
    1278:	22 0f       	add	r18, r18
    127a:	e2 0f       	add	r30, r18
    127c:	20 e0       	ldi	r18, 0x00	; 0
    127e:	f2 1f       	adc	r31, r18
    1280:	20 81       	ld	r18, Z
    1282:	31 81       	ldd	r19, Z+1	; 0x01
    1284:	2d bf       	out	0x3d, r18	; 61
    1286:	3e bf       	out	0x3e, r19	; 62
		KER_CONTEXT_RESTORE_HANDLER                       ;restore context        ( 67 clocks) 
    1288:	ff 91       	pop	r31
    128a:	ef 91       	pop	r30
    128c:	df 91       	pop	r29
    128e:	cf 91       	pop	r28
    1290:	bf 91       	pop	r27
    1292:	af 91       	pop	r26
    1294:	9f 91       	pop	r25
    1296:	8f 91       	pop	r24
    1298:	7f 91       	pop	r23
    129a:	6f 91       	pop	r22
    129c:	5f 91       	pop	r21
    129e:	4f 91       	pop	r20
    12a0:	3f 91       	pop	r19
    12a2:	2f 91       	pop	r18
    12a4:	1f 91       	pop	r17
    12a6:	0f 91       	pop	r16
    12a8:	ff 90       	pop	r15
    12aa:	ef 90       	pop	r14
    12ac:	df 90       	pop	r13
    12ae:	cf 90       	pop	r12
    12b0:	bf 90       	pop	r11
    12b2:	af 90       	pop	r10
    12b4:	9f 90       	pop	r9
    12b6:	8f 90       	pop	r8
    12b8:	7f 90       	pop	r7
    12ba:	6f 90       	pop	r6
    12bc:	5f 90       	pop	r5
    12be:	4f 90       	pop	r4
    12c0:	3f 90       	pop	r3
    12c2:	2f 90       	pop	r2
    12c4:	1f 90       	pop	r1
    12c6:	0f 90       	pop	r0
    12c8:	0f be       	out	0x3f, r0	; 63
    12ca:	0f 90       	pop	r0
	    KER_DEBUG_PIN_CLEAR                               ;debug pin clear        (  2 clocks) 
		RETI                                              ;return from interrupt  (  4 clocks) 
    12cc:	18 95       	reti

000012ce <Kernel_SysTick_Reg_Init>:
;used registers          : R18, R19, R22, R24, R26(XL), R27(XH), R30(ZL), R31(ZH)              
;arg registers           : R24(Prescaler), R22(ReloadVal)                                      
;return registers        : None                                                                
;unsafe access registers : R18, R19, R22, R24, R26(XL), R27(XH), R30(ZL), R31(ZH)              
Kernel_SysTick_Reg_Init:                                  ;total 11.50uS @8MHz    ( 92 clocks) 
        CLI                                               ;disable global int     (  1 clock ) 
    12ce:	f8 94       	cli
		KER_DEBUG_PIN_INIT                                ;debug pin init         (  4 clocks) 
        KER_PUSH_MSP_ZP                                   ;push MSP and ZP        ( 18 clocks) 
    12d0:	a0 91 2a 01 	lds	r26, 0x012A
    12d4:	b0 91 2b 01 	lds	r27, 0x012B
    12d8:	2d b7       	in	r18, 0x3d	; 61
    12da:	3e b7       	in	r19, 0x3e	; 62
    12dc:	2d 93       	st	X+, r18
    12de:	3d 93       	st	X+, r19
    12e0:	ed 93       	st	X+, r30
    12e2:	fd 93       	st	X+, r31
    12e4:	a0 93 2a 01 	sts	0x012A, r26
    12e8:	b0 93 2b 01 	sts	0x012B, r27
		;clear reg                                                                             
		LDI   R18                , 0x00                   ;set 0x00 to R18        (  1 clock ) 
    12ec:	20 e0       	ldi	r18, 0x00	; 0
		;clear tick counter                                                                    
		STS   KerBase+OFB_TICK0  , R18                    ;clear  KerBase[0]      (  2 clocks) 
    12ee:	20 93 06 01 	sts	0x0106, r18
		STS   KerBase+OFB_TICK1  , R18                    ;clear  KerBase[1]      (  2 clocks) 
    12f2:	20 93 07 01 	sts	0x0107, r18
		STS   KerBase+OFB_TICK2  , R18                    ;clear  KerBase[2]      (  2 clocks) 
    12f6:	20 93 08 01 	sts	0x0108, r18
		STS   KerBase+OFB_TICK3  , R18                    ;clear  KerBase[3]      (  2 clocks) 
    12fa:	20 93 09 01 	sts	0x0109, r18
		STS   KerBase+OFB_TICK4  , R18                    ;clear  KerBase[4]      (  2 clocks) 
    12fe:	20 93 0a 01 	sts	0x010A, r18
		;clear system registers                                                                
		STS   KerBase+OFB_PRS    , R18                    ;clear  KerBase[5]      (  2 clocks) 
    1302:	20 93 0b 01 	sts	0x010B, r18
		STS   KerBase+OFB_RLD    , R18                    ;clear  KerBase[6]      (  2 clocks) 
    1306:	20 93 0c 01 	sts	0x010C, r18
		STS   KerBase+OFB_TID    , R18                    ;clear  KerBase[7]      (  2 clocks) 
    130a:	20 93 0d 01 	sts	0x010D, r18
		STS   KerBase+OFB_NTSK   , R18                    ;clear  KerBase[8]      (  2 clocks) 
    130e:	20 93 0e 01 	sts	0x010E, r18
		STS   KerBase+OFB_LPR    , R18                    ;clear  KerBase[9]      (  2 clocks) 
    1312:	20 93 0f 01 	sts	0x010F, r18
        STS   KerBase+OFB_PTID   , R18                    ;clear  KerBase[10]     (  2 clocks) 
    1316:	20 93 10 01 	sts	0x0110, r18
		STS   KerBase+OFB_UTC    , R18                    ;clear  KerBase[11]     (  2 clocks) 
    131a:	20 93 11 01 	sts	0x0111, r18
		STS   KerBase+OFB_UATC   , R18                    ;clear  KerBase[12]     (  2 clocks) 
    131e:	20 93 12 01 	sts	0x0112, r18
		STS   KerBase+OFB_USAGE  , R18                    ;clear  KerBase[13]     (  2 clocks) 
    1322:	20 93 13 01 	sts	0x0113, r18
		STS   SRWDTCSR           , R18                    ;set val                (  2 clocks) 
		LDI   R18                , 0x00                   ;clear WDE              (  1 clock ) 
		STS   SRWDTCSR           , R18                    ;set val                (  2 clocks) 
		#endif                                                                                 
		#ifdef KER_TOSC_AS_TICK_SRC                                                            
        LDI   R18                , 0x00                   ;clear interrupt enbits (  1 clock ) 
    1326:	20 e0       	ldi	r18, 0x00	; 0
		STS   SRTIMSK2           , R18                    ;set val to TIMSK2      (  2 clocks) 
    1328:	20 93 70 00 	sts	0x0070, r18
		LDI   R18                , 0x00                   ;clear reg              (  1 clock ) 
    132c:	20 e0       	ldi	r18, 0x00	; 0
		STS   SRTCCR2B           , R18                    ;set val to TCCR2B      (  2 clocks) 
    132e:	20 93 b1 00 	sts	0x00B1, r18
		LDI   R18                , 0x00                   ;clear AS2 bit          (  1 clock ) 
    1332:	20 e0       	ldi	r18, 0x00	; 0
		STS   SRASSR             , R18                    ;set val to ASSR        (  2 clocks) 
    1334:	20 93 b6 00 	sts	0x00B6, r18
		#endif                                                                                 
		;save values for future use                                                            
		STS   KerBase+OFB_PRS    , R24                    ;KerBase[5] prescaler   (  2 clocks) 
    1338:	80 93 0b 01 	sts	0x010B, r24
		STS   KerBase+OFB_RLD    , R22                    ;KerBase[6] reload val  (  2 clocks) 
    133c:	60 93 0c 01 	sts	0x010C, r22
        KER_POP_MSP_ZP                                    ;pop MSP and ZP         ( 18 clocks) 
    1340:	a0 91 2a 01 	lds	r26, 0x012A
    1344:	b0 91 2b 01 	lds	r27, 0x012B
    1348:	fe 91       	ld	r31, -X
    134a:	ee 91       	ld	r30, -X
    134c:	3e 91       	ld	r19, -X
    134e:	2e 91       	ld	r18, -X
    1350:	2d bf       	out	0x3d, r18	; 61
    1352:	3e bf       	out	0x3e, r19	; 62
    1354:	a0 93 2a 01 	sts	0x012A, r26
    1358:	b0 93 2b 01 	sts	0x012B, r27
		RET                                               ;return from subroutine (  4 clocks) 
    135c:	08 95       	ret

0000135e <Kernel_Task_Create>:
;used registers          : R18, R19, R20, R22, R24, R25, R26(XL), R27(XH), R30(ZL), R31(ZH)    
;arg registers           : R25:R24(FuncPtr), R22(TaskPriority)                                 
;return registers        : None                                                                
;unsafe access registers : R18, R19, R20, R22, R24, R25, R26(XL), R27(XH), R30(ZL), R31(ZH)    
Kernel_Task_Create:                                       ;total 21.50uS @8MHz    (172 clocks) 
        KER_PUSH_MSP_ZP                                   ;push MSP and ZP        ( 18 clocks) 
    135e:	a0 91 2a 01 	lds	r26, 0x012A
    1362:	b0 91 2b 01 	lds	r27, 0x012B
    1366:	2d b7       	in	r18, 0x3d	; 61
    1368:	3e b7       	in	r19, 0x3e	; 62
    136a:	2d 93       	st	X+, r18
    136c:	3d 93       	st	X+, r19
    136e:	ed 93       	st	X+, r30
    1370:	fd 93       	st	X+, r31
    1372:	a0 93 2a 01 	sts	0x012A, r26
    1376:	b0 93 2b 01 	sts	0x012B, r27
		;set priority to KerSchPr+task_id                                                      
		LDI   ZL                 , lo8(KerSchPr)          ;load low byte          (  1 clock ) 
    137a:	e2 e4       	ldi	r30, 0x42	; 66
		LDI   ZH                 , hi8(KerSchPr)          ;load high byte         (  1 clock ) 
    137c:	f1 e0       	ldi	r31, 0x01	; 1
		KER_CALC_ADDR_OFF_BYTES                           ;calc offset            (  5 clocks) 
    137e:	20 91 0d 01 	lds	r18, 0x010D
    1382:	e2 0f       	add	r30, r18
    1384:	20 e0       	ldi	r18, 0x00	; 0
    1386:	f2 1f       	adc	r31, r18
		ST    Z                  , R22                    ;save priority          (  2 clocks) 
    1388:	60 83       	st	Z, r22
		;set task status to KerSchSts+task_id                                                  
		LDI   ZL                 , lo8(KerSchSts)         ;load low byte          (  1 clock ) 
    138a:	e8 e3       	ldi	r30, 0x38	; 56
		LDI   ZH                 , hi8(KerSchSts)         ;load high byte         (  1 clock ) 
    138c:	f1 e0       	ldi	r31, 0x01	; 1
		KER_CALC_ADDR_OFF_BYTES                           ;calc offset            (  5 clocks) 
    138e:	20 91 0d 01 	lds	r18, 0x010D
    1392:	e2 0f       	add	r30, r18
    1394:	20 e0       	ldi	r18, 0x00	; 0
    1396:	f2 1f       	adc	r31, r18
		LDI   R18                , TASK_READY             ;set status as ready    (  1 clock ) 
    1398:	21 e0       	ldi	r18, 0x01	; 1
		ST    Z                  , R18                    ;save status            (  2 clocks) 
    139a:	20 83       	st	Z, r18
		;stack pointer for current task (KerStack + KER_STK_SZ*(task_id+1) - 1) ->stack top    
		LDS   R18                , KerBase+OFB_TID        ;load task_id           (  2 clocks) 
    139c:	20 91 0d 01 	lds	r18, 0x010D
		INC   R18                                         ;increment task_id      (  1 clock ) 
    13a0:	23 95       	inc	r18
		LDI   R19                , KER_STK_SZ             ;load stack size        (  1 clock ) 
    13a2:	30 e8       	ldi	r19, 0x80	; 128
		MUL   R18                , R19                    ;multiply to get offset (  2 clocks) 
    13a4:	23 9f       	mul	r18, r19
		MOV   ZL                 , R0                     ;load multiplied low    (  1 clocks) 
    13a6:	e0 2d       	mov	r30, r0
		MOV   ZH                 , R1                     ;load multiplied high   (  1 clocks) 
    13a8:	f1 2d       	mov	r31, r1
		SBIW  ZL                 , 0x01                   ;dec multiplied val-1   (  2 clocks) 
    13aa:	31 97       	sbiw	r30, 0x01	; 1
		CLR   R1                                          ;gcc expects cleared    (  1 clock ) 
    13ac:	11 24       	eor	r1, r1
		LDI   R18                , lo8(KerStack)          ;load base addr low     (  1 clock ) 
    13ae:	20 e6       	ldi	r18, 0x60	; 96
		LDI   R19                , hi8(KerStack)          ;load base addr high    (  1 clock ) 
    13b0:	31 e0       	ldi	r19, 0x01	; 1
		ADD   ZL                 , R18                    ;add low bytes          (  1 clock ) 
    13b2:	e2 0f       	add	r30, r18
		ADC   ZH                 , R19                    ;add high bytes+carry   (  1 clock ) 
    13b4:	f3 1f       	adc	r31, r19
		OUT   IOSPL              , ZL                     ;load SPL               (  1 clock ) 
    13b6:	ed bf       	out	0x3d, r30	; 61
        OUT   IOSPH              , ZH                     ;load SPH               (  1 clock ) 
    13b8:	fe bf       	out	0x3e, r31	; 62
		;function argument directly returns word address                                       
	    PUSH  R24                                         ;push word addr low     (  2 clocks) 
    13ba:	8f 93       	push	r24
		PUSH  R25                                         ;push word addr high    (  2 clocks) 
    13bc:	9f 93       	push	r25
		;push context to stack of this task                                                    
		KER_CONTEXT_SAVE_HANDLER                          ;save context           ( 68 clocks) 
    13be:	0f 92       	push	r0
    13c0:	0f b6       	in	r0, 0x3f	; 63
    13c2:	0f 92       	push	r0
    13c4:	1f 92       	push	r1
    13c6:	11 24       	eor	r1, r1
    13c8:	2f 92       	push	r2
    13ca:	3f 92       	push	r3
    13cc:	4f 92       	push	r4
    13ce:	5f 92       	push	r5
    13d0:	6f 92       	push	r6
    13d2:	7f 92       	push	r7
    13d4:	8f 92       	push	r8
    13d6:	9f 92       	push	r9
    13d8:	af 92       	push	r10
    13da:	bf 92       	push	r11
    13dc:	cf 92       	push	r12
    13de:	df 92       	push	r13
    13e0:	ef 92       	push	r14
    13e2:	ff 92       	push	r15
    13e4:	0f 93       	push	r16
    13e6:	1f 93       	push	r17
    13e8:	2f 93       	push	r18
    13ea:	3f 93       	push	r19
    13ec:	4f 93       	push	r20
    13ee:	5f 93       	push	r21
    13f0:	6f 93       	push	r22
    13f2:	7f 93       	push	r23
    13f4:	8f 93       	push	r24
    13f6:	9f 93       	push	r25
    13f8:	af 93       	push	r26
    13fa:	bf 93       	push	r27
    13fc:	cf 93       	push	r28
    13fe:	df 93       	push	r29
    1400:	ef 93       	push	r30
    1402:	ff 93       	push	r31
		;read stack pointer of current task (necessary when restore)                           
		IN    R18                , IOSPL                  ;read SPL               (  1 clock ) 
    1404:	2d b7       	in	r18, 0x3d	; 61
        IN    R19                , IOSPH                  ;read SPH               (  1 clock ) 
    1406:	3e b7       	in	r19, 0x3e	; 62
		;calculate the address where current task's SP will be stored and store SP             
		LDS   R20                , KerBase+OFB_TID        ;load task_id           (  2 clocks) 
    1408:	40 91 0d 01 	lds	r20, 0x010D
		LSL   R20                                         ;left shift to multiply (  1 clock ) 
    140c:	44 0f       	add	r20, r20
		LDI   ZL                 , lo8(KerPSP)            ;fetch base pos low     (  1 clock ) 
    140e:	e6 e1       	ldi	r30, 0x16	; 22
		LDI   ZH                 , hi8(KerPSP)            ;fetch base pos high    (  1 clock ) 
    1410:	f1 e0       	ldi	r31, 0x01	; 1
		ADD   ZL                 , R20                    ;add offset to array    (  1 clock ) 
    1412:	e4 0f       	add	r30, r20
		LDI   R20                , 0x00                   ;clear reg              (  1 clock ) 
    1414:	40 e0       	ldi	r20, 0x00	; 0
		ADC   ZH                 , R20                    ;add carry if any       (  1 clock ) 
    1416:	f4 1f       	adc	r31, r20
		ST    Z+                 , R18                    ;SPL at KerPSp+offset   (  2 clocks) 
    1418:	21 93       	st	Z+, r18
		ST    Z                  , R19                    ;SPH at KerPSp+offset   (  2 clocks) 
    141a:	30 83       	st	Z, r19
		;increment task_id                                                                     
		LDS   R18                , KerBase+OFB_TID        ;load task_id           (  2 clocks) 
    141c:	20 91 0d 01 	lds	r18, 0x010D
		INC   R18                                         ;increment task_id      (  1 clock ) 
    1420:	23 95       	inc	r18
		STS   KerBase+OFB_TID    , R18                    ;store task_id          (  2 clocks) 
    1422:	20 93 0d 01 	sts	0x010D, r18
		;increment ntask                                                                       
		LDS   R18                , KerBase+OFB_NTSK       ;load ntask             (  2 clocks) 
    1426:	20 91 0e 01 	lds	r18, 0x010E
		INC   R18                                         ;increment ntask        (  1 clock ) 
    142a:	23 95       	inc	r18
		STS   KerBase+OFB_NTSK   , R18                    ;store ntask            (  2 clocks) 
    142c:	20 93 0e 01 	sts	0x010E, r18
		KER_POP_MSP_ZP                                    ;pop MSP and ZP         ( 18 clocks) 
    1430:	a0 91 2a 01 	lds	r26, 0x012A
    1434:	b0 91 2b 01 	lds	r27, 0x012B
    1438:	fe 91       	ld	r31, -X
    143a:	ee 91       	ld	r30, -X
    143c:	3e 91       	ld	r19, -X
    143e:	2e 91       	ld	r18, -X
    1440:	2d bf       	out	0x3d, r18	; 61
    1442:	3e bf       	out	0x3e, r19	; 62
    1444:	a0 93 2a 01 	sts	0x012A, r26
    1448:	b0 93 2b 01 	sts	0x012B, r27
		RET                                               ;return from subroutine (  4 clocks) 
    144c:	08 95       	ret

0000144e <Kernel_Start_Tasks>:
;used registers          : R0~R31                                                              
;arg registers           : None                                                                
;return registers        : None                                                                
;unsafe access registers : R18, R19, R20, R24, R25, R30(ZL), R31(ZH)                           
Kernel_Start_Tasks:                                       ;total 25.63uS @8MHz    (205 clocks) 
		LDI    R24               , SCH_MODE_THREAD        ;set sch mode           (  1 clock ) 
    144e:	81 e0       	ldi	r24, 0x01	; 1
		KER_RUN_SCHEDULER                                 ;run scheduler          (106 clocks) 
    1450:	2f ef       	ldi	r18, 0xFF	; 255
    1452:	20 93 0f 01 	sts	0x010F, r18
    1456:	20 e0       	ldi	r18, 0x00	; 0
    1458:	20 93 10 01 	sts	0x0110, r18
    145c:	58 2f       	mov	r21, r24

0000145e <_KER_SCH_LOOP54>:
    145e:	20 93 0d 01 	sts	0x010D, r18
    1462:	85 2f       	mov	r24, r21
    1464:	ec e4       	ldi	r30, 0x4C	; 76
    1466:	f1 e0       	ldi	r31, 0x01	; 1
    1468:	20 91 0d 01 	lds	r18, 0x010D
    146c:	22 0f       	add	r18, r18
    146e:	e2 0f       	add	r30, r18
    1470:	20 e0       	ldi	r18, 0x00	; 0
    1472:	f2 1f       	adc	r31, r18
    1474:	20 81       	ld	r18, Z
    1476:	31 81       	ldd	r19, Z+1	; 0x01
    1478:	42 2f       	mov	r20, r18
    147a:	43 2b       	or	r20, r19
    147c:	59 f0       	breq	.+22     	; 0x1494 <_VAL_NULL55>
    147e:	81 30       	cpi	r24, 0x01	; 1
    1480:	99 f0       	breq	.+38     	; 0x14a8 <_VAL_NOT_NULL55>
    1482:	41 e0       	ldi	r20, 0x01	; 1
    1484:	24 1b       	sub	r18, r20
    1486:	40 e0       	ldi	r20, 0x00	; 0
    1488:	34 0b       	sbc	r19, r20
    148a:	20 83       	st	Z, r18
    148c:	31 83       	std	Z+1, r19	; 0x01
    148e:	42 2f       	mov	r20, r18
    1490:	43 2b       	or	r20, r19
    1492:	51 f4       	brne	.+20     	; 0x14a8 <_VAL_NOT_NULL55>

00001494 <_VAL_NULL55>:
    1494:	e8 e3       	ldi	r30, 0x38	; 56
    1496:	f1 e0       	ldi	r31, 0x01	; 1
    1498:	20 91 0d 01 	lds	r18, 0x010D
    149c:	e2 0f       	add	r30, r18
    149e:	20 e0       	ldi	r18, 0x00	; 0
    14a0:	f2 1f       	adc	r31, r18
    14a2:	81 e0       	ldi	r24, 0x01	; 1
    14a4:	80 83       	st	Z, r24
    14a6:	08 c0       	rjmp	.+16     	; 0x14b8 <_EXIT_SLP_TIME55>

000014a8 <_VAL_NOT_NULL55>:
    14a8:	e8 e3       	ldi	r30, 0x38	; 56
    14aa:	f1 e0       	ldi	r31, 0x01	; 1
    14ac:	20 91 0d 01 	lds	r18, 0x010D
    14b0:	e2 0f       	add	r30, r18
    14b2:	20 e0       	ldi	r18, 0x00	; 0
    14b4:	f2 1f       	adc	r31, r18
    14b6:	80 81       	ld	r24, Z

000014b8 <_EXIT_SLP_TIME55>:
    14b8:	81 30       	cpi	r24, 0x01	; 1
    14ba:	19 f0       	breq	.+6      	; 0x14c2 <_KER_CALC_PRIO54>
    14bc:	84 30       	cpi	r24, 0x04	; 4
    14be:	09 f0       	breq	.+2      	; 0x14c2 <_KER_CALC_PRIO54>
    14c0:	12 c0       	rjmp	.+36     	; 0x14e6 <_KER_SCH_NEXT54>

000014c2 <_KER_CALC_PRIO54>:
    14c2:	e2 e4       	ldi	r30, 0x42	; 66
    14c4:	f1 e0       	ldi	r31, 0x01	; 1
    14c6:	20 e0       	ldi	r18, 0x00	; 0
    14c8:	80 91 0d 01 	lds	r24, 0x010D
    14cc:	e8 0f       	add	r30, r24
    14ce:	f2 1f       	adc	r31, r18
    14d0:	80 81       	ld	r24, Z
    14d2:	20 91 0f 01 	lds	r18, 0x010F
    14d6:	82 17       	cp	r24, r18
    14d8:	30 f4       	brcc	.+12     	; 0x14e6 <_KER_SCH_NEXT54>
    14da:	80 93 0f 01 	sts	0x010F, r24
    14de:	20 91 0d 01 	lds	r18, 0x010D
    14e2:	20 93 10 01 	sts	0x0110, r18

000014e6 <_KER_SCH_NEXT54>:
    14e6:	20 91 0d 01 	lds	r18, 0x010D
    14ea:	23 95       	inc	r18
    14ec:	30 91 0e 01 	lds	r19, 0x010E
    14f0:	23 17       	cp	r18, r19
    14f2:	08 f4       	brcc	.+2      	; 0x14f6 <_KER_SCH_EXIT54>
    14f4:	b4 cf       	rjmp	.-152    	; 0x145e <_KER_SCH_LOOP54>

000014f6 <_KER_SCH_EXIT54>:
    14f6:	20 91 10 01 	lds	r18, 0x0110
    14fa:	20 93 0d 01 	sts	0x010D, r18
		KER_LOAD_TASK_ID_AND_SP                           ;load next task id, SP  ( 14 clocks) 
    14fe:	e6 e1       	ldi	r30, 0x16	; 22
    1500:	f1 e0       	ldi	r31, 0x01	; 1
    1502:	20 91 0d 01 	lds	r18, 0x010D
    1506:	22 0f       	add	r18, r18
    1508:	e2 0f       	add	r30, r18
    150a:	20 e0       	ldi	r18, 0x00	; 0
    150c:	f2 1f       	adc	r31, r18
    150e:	20 81       	ld	r18, Z
    1510:	31 81       	ldd	r19, Z+1	; 0x01
    1512:	2d bf       	out	0x3d, r18	; 61
    1514:	3e bf       	out	0x3e, r19	; 62
		KER_CONTEXT_RESTORE_THREAD                        ;restore context        ( 68 clocks) 
    1516:	ff 91       	pop	r31
    1518:	ef 91       	pop	r30
    151a:	df 91       	pop	r29
    151c:	cf 91       	pop	r28
    151e:	bf 91       	pop	r27
    1520:	af 91       	pop	r26
    1522:	9f 91       	pop	r25
    1524:	8f 91       	pop	r24
    1526:	7f 91       	pop	r23
    1528:	6f 91       	pop	r22
    152a:	5f 91       	pop	r21
    152c:	4f 91       	pop	r20
    152e:	3f 91       	pop	r19
    1530:	2f 91       	pop	r18
    1532:	1f 91       	pop	r17
    1534:	0f 91       	pop	r16
    1536:	ff 90       	pop	r15
    1538:	ef 90       	pop	r14
    153a:	df 90       	pop	r13
    153c:	cf 90       	pop	r12
    153e:	bf 90       	pop	r11
    1540:	af 90       	pop	r10
    1542:	9f 90       	pop	r9
    1544:	8f 90       	pop	r8
    1546:	7f 90       	pop	r7
    1548:	6f 90       	pop	r6
    154a:	5f 90       	pop	r5
    154c:	4f 90       	pop	r4
    154e:	3f 90       	pop	r3
    1550:	2f 90       	pop	r2
    1552:	1f 90       	pop	r1
    1554:	0f 90       	pop	r0
    1556:	0f be       	out	0x3f, r0	; 63
    1558:	0f 90       	pop	r0
    155a:	78 94       	sei
		                                                                                       
		STS   SRWDTCSR           , R18                    ;set val                (  2 clocks) 
		SEI                                               ;force enable interrupt (  1 clock ) 
		#endif                                                                                 
                                                                                               
		#ifdef KER_TOSC_AS_TICK_SRC                                                            
    155c:	20 e0       	ldi	r18, 0x00	; 0
    155e:	20 93 70 00 	sts	0x0070, r18
    1562:	20 e2       	ldi	r18, 0x20	; 32
    1564:	20 93 b6 00 	sts	0x00B6, r18
		LDI   R18                , 0x80                   ;4Hz->clk/64/128        (  1 clock ) 
		#endif                                                                                 
		#ifdef KER_TOSC_TICK_500MS                                                             
		LDI   R18                , 0x80                   ;2Hz->clk/128/128       (  1 clock ) 
		#endif                                                                                 
		#ifdef KER_TOSC_TICK_1000MS                                                            
    1568:	20 e8       	ldi	r18, 0x80	; 128
    156a:	20 93 b3 00 	sts	0x00B3, r18
    156e:	20 e0       	ldi	r18, 0x00	; 0
    1570:	20 93 b4 00 	sts	0x00B4, r18
    1574:	22 e0       	ldi	r18, 0x02	; 2
    1576:	20 93 b0 00 	sts	0x00B0, r18
		LDI   R18                , 0x04                   ;4Hz->clk/64/128        (  1 clock ) 
		#endif                                                                                 
		#ifdef KER_TOSC_TICK_500MS                                                             
		LDI   R18                , 0x05                   ;2Hz->clk/128/128       (  1 clock ) 
		#endif                                                                                 
		#ifdef KER_TOSC_TICK_1000MS                                                            
    157a:	26 e0       	ldi	r18, 0x06	; 6
    157c:	20 93 b1 00 	sts	0x00B1, r18
    1580:	20 e0       	ldi	r18, 0x00	; 0
    1582:	20 93 b2 00 	sts	0x00B2, r18

00001586 <_KER_TC2_AUB65>:
    1586:	20 91 b6 00 	lds	r18, 0x00B6
    158a:	22 70       	andi	r18, 0x02	; 2
    158c:	e1 f7       	brne	.-8      	; 0x1586 <_KER_TC2_AUB65>

0000158e <_KER_TC2_BUB65>:
    158e:	20 91 b6 00 	lds	r18, 0x00B6
    1592:	21 70       	andi	r18, 0x01	; 1
    1594:	e1 f7       	brne	.-8      	; 0x158e <_KER_TC2_BUB65>

00001596 <_KER_OC2_AUB65>:
    1596:	20 91 b6 00 	lds	r18, 0x00B6
    159a:	28 70       	andi	r18, 0x08	; 8
    159c:	e1 f7       	brne	.-8      	; 0x1596 <_KER_OC2_AUB65>

0000159e <_KER_OC2_BUB65>:
    159e:	20 91 b6 00 	lds	r18, 0x00B6
    15a2:	24 70       	andi	r18, 0x04	; 4
    15a4:	e1 f7       	brne	.-8      	; 0x159e <_KER_OC2_BUB65>

000015a6 <_KER_TC2_UB65>:
    15a6:	20 91 b6 00 	lds	r18, 0x00B6
    15aa:	20 71       	andi	r18, 0x10	; 16
    15ac:	e1 f7       	brne	.-8      	; 0x15a6 <_KER_TC2_UB65>

000015ae <_KER_TC2_TOV265>:
    15ae:	20 91 37 00 	lds	r18, 0x0037
    15b2:	21 70       	andi	r18, 0x01	; 1
    15b4:	19 f0       	breq	.+6      	; 0x15bc <_KER_TC2_OCF2A65>
    15b6:	21 e0       	ldi	r18, 0x01	; 1
    15b8:	20 93 37 00 	sts	0x0037, r18

000015bc <_KER_TC2_OCF2A65>:
    15bc:	20 91 37 00 	lds	r18, 0x0037
    15c0:	22 70       	andi	r18, 0x02	; 2
    15c2:	19 f0       	breq	.+6      	; 0x15ca <_KER_TC2_OCF2B65>
    15c4:	22 e0       	ldi	r18, 0x02	; 2
    15c6:	20 93 37 00 	sts	0x0037, r18

000015ca <_KER_TC2_OCF2B65>:
    15ca:	20 91 37 00 	lds	r18, 0x0037
    15ce:	24 70       	andi	r18, 0x04	; 4
    15d0:	19 f0       	breq	.+6      	; 0x15d8 <_KER_TC2_INTEN65>
    15d2:	24 e0       	ldi	r18, 0x04	; 4
    15d4:	20 93 37 00 	sts	0x0037, r18

000015d8 <_KER_TC2_INTEN65>:
    15d8:	22 e0       	ldi	r18, 0x02	; 2
    15da:	20 93 70 00 	sts	0x0070, r18
    15de:	78 94       	sei
		KER_LOAD_TASK_ID_AND_SP                           ;load next task id, SP  ( 14 clocks) 
		KER_CONTEXT_RESTORE_THREAD                        ;restore context        ( 68 clocks) 
		;config timer for system tick                                                          
		KER_TIMER_INIT                                    ;init timer, int enable ( 12 clocks) 
		;execute return to jump to highest priority task                                       
		RET                                               ;return from subroutine (  4 clocks) 
    15e0:	08 95       	ret

000015e2 <Kernel_Init>:
;used registers          : R1, R18, R19, R22, R24, R25, R26(XL), R27(XH), R30(ZL), R31(ZH)     
;arg registers           : None                                                                
;return registers        : None                                                                
;unsafe access registers : R1, R18, R19, R22, R24, R25, R26(XL), R27(XH), R30(ZL), R31(ZH)     
Kernel_Init:                                              ;total 39.75uS @8MHz    (318 clocks) 
		CLR   R1                                          ;gcc expects            (  1 clock ) 
    15e2:	11 24       	eor	r1, r1
        ;store stack top (for MSP) addr to KerSSZ+OFM_MSPI0:1                                  
		LDI   R18                , lo8(KerSSZ+OFM_MSPS)   ;load low address       (  1 clock ) 
    15e4:	2c e2       	ldi	r18, 0x2C	; 44
		LDI   R19                , hi8(KerSSZ+OFM_MSPS)   ;load high address      (  1 clock ) 
    15e6:	31 e0       	ldi	r19, 0x01	; 1
        STS   KerSSZ+OFM_MSPI+0  , R18                    ;set mspi to stack top  (  2 clocks) 
    15e8:	20 93 2a 01 	sts	0x012A, r18
		STS   KerSSZ+OFM_MSPI+1  , R19                    ;set mspi to stack top  (  2 clocks) 
    15ec:	30 93 2b 01 	sts	0x012B, r19
		KER_PUSH_MSP_ZP                                   ;push MSP and ZP        ( 18 clocks) 
    15f0:	a0 91 2a 01 	lds	r26, 0x012A
    15f4:	b0 91 2b 01 	lds	r27, 0x012B
    15f8:	2d b7       	in	r18, 0x3d	; 61
    15fa:	3e b7       	in	r19, 0x3e	; 62
    15fc:	2d 93       	st	X+, r18
    15fe:	3d 93       	st	X+, r19
    1600:	ed 93       	st	X+, r30
    1602:	fd 93       	st	X+, r31
    1604:	a0 93 2a 01 	sts	0x012A, r26
    1608:	b0 93 2b 01 	sts	0x012B, r27
		;init timer for kernel                                                                 
		LDI   R24                , 0x03                   ;set prescaler          (  1 clock ) 
    160c:	83 e0       	ldi	r24, 0x03	; 3
		LDI   R22                , 0x82                   ;set reload val         (  1 clock ) 
    160e:	62 e8       	ldi	r22, 0x82	; 130
		CALL  Kernel_SysTick_Reg_Init                     ;init timer             ( 92 clocks) 
    1610:	0e 94 67 09 	call	0x12ce	; 0x12ce <Kernel_SysTick_Reg_Init>
		;create idle task at task_id 0, priority 0xFF (lowest)                                 
		LDI   R24                , lo8(Kernel_Task_Idle)  ;load func addr low     (  1 clock ) 
    1614:	80 e4       	ldi	r24, 0x40	; 64
		LDI   R25                , hi8(Kernel_Task_Idle)  ;load func addr high    (  1 clock ) 
    1616:	96 e1       	ldi	r25, 0x16	; 22
		LSR   R25                                         ;right shift to divide  (  1 clock ) 
    1618:	96 95       	lsr	r25
		ROR   R24                                         ;rotate right th carry  (  1 clock ) 
    161a:	87 95       	ror	r24
		LDI   R22                , 0xFF                   ;set max val            (  1 clock ) 
    161c:	6f ef       	ldi	r22, 0xFF	; 255
		CALL  Kernel_Task_Create                          ;init idle task         (172 clocks) 
    161e:	0e 94 af 09 	call	0x135e	; 0x135e <Kernel_Task_Create>
		KER_POP_MSP_ZP                                    ;pop MSP and ZP         ( 18 clocks) 
    1622:	a0 91 2a 01 	lds	r26, 0x012A
    1626:	b0 91 2b 01 	lds	r27, 0x012B
    162a:	fe 91       	ld	r31, -X
    162c:	ee 91       	ld	r30, -X
    162e:	3e 91       	ld	r19, -X
    1630:	2e 91       	ld	r18, -X
    1632:	2d bf       	out	0x3d, r18	; 61
    1634:	3e bf       	out	0x3e, r19	; 62
    1636:	a0 93 2a 01 	sts	0x012A, r26
    163a:	b0 93 2b 01 	sts	0x012B, r27
		;execute return to jump to task0, pushed while task init                               
		RET                                               ;return from subroutine (  4 clocks) 
    163e:	08 95       	ret

00001640 <Kernel_Task_Idle>:
                                                                                               
		#ifdef KER_SLEEP_MODE_POWER_DOWN                                                       
		LDI   R18                , 0x04                   ;set SM[2:0] val        (  1 clock ) 
        #endif                                                                                 
		                                                                                       
		#ifdef KER_SLEEP_MODE_POWER_SAVE                                                       
    1640:	26 e0       	ldi	r18, 0x06	; 6
    1642:	20 93 53 00 	sts	0x0053, r18
    1646:	20 93 14 01 	sts	0x0114, r18

0000164a <_IDLE_LOOP>:
;return registers        : None                                                                
;unsafe access registers : None                                                                
Kernel_Task_Idle:                                                                              
	    KER_SLEEP_INIT                                    ;sleep init             (  5 clocks) 
    _IDLE_LOOP:                                           ;forever loop                        
	    KER_DISABLE_ANALOG_DOMAIN                         ;disable adc, ac        ( 10 clocks) 
    164a:	20 91 7a 00 	lds	r18, 0x007A
    164e:	2f 77       	andi	r18, 0x7F	; 127
    1650:	20 93 7a 00 	sts	0x007A, r18
    1654:	20 91 50 00 	lds	r18, 0x0050
    1658:	20 68       	ori	r18, 0x80	; 128
    165a:	20 93 50 00 	sts	0x0050, r18
		#ifdef KER_CALL_FUNC_BEFORE_SLEEP                                                      
		CALL  Kernel_PreSleep_Hook                        ;call func before sleep (  8 clocks) 
		#endif                                                                                 
	    KER_ENTER_SLEEP                                   ;enter sleep mode       (  6 clocks) 
    165e:	20 91 53 00 	lds	r18, 0x0053
    1662:	21 60       	ori	r18, 0x01	; 1
    1664:	20 93 53 00 	sts	0x0053, r18
    1668:	88 95       	sleep
		JMP   _IDLE_LOOP                                  ;jump to loop start     (  2 clocks) 
    166a:	0c 94 25 0b 	jmp	0x164a	; 0x164a <_IDLE_LOOP>

0000166e <Kernel_Task_Sleep>:
;arg registers           : R25:R24(SleepTime)                                                  
;return registers        : None                                                                
;unsafe access registers : R18, R19, R20, R24, R25, R30(ZL), R31(ZH)                           
Kernel_Task_Sleep:                                        ;total 37.25uS @8MHz    (298 clocks) 
        ;save current context                                                                  
        KER_CONTEXT_SAVE_THREAD                           ;save context           ( 69 clocks) 
    166e:	0f 92       	push	r0
    1670:	0f b6       	in	r0, 0x3f	; 63
    1672:	f8 94       	cli
    1674:	0f 92       	push	r0
    1676:	1f 92       	push	r1
    1678:	11 24       	eor	r1, r1
    167a:	2f 92       	push	r2
    167c:	3f 92       	push	r3
    167e:	4f 92       	push	r4
    1680:	5f 92       	push	r5
    1682:	6f 92       	push	r6
    1684:	7f 92       	push	r7
    1686:	8f 92       	push	r8
    1688:	9f 92       	push	r9
    168a:	af 92       	push	r10
    168c:	bf 92       	push	r11
    168e:	cf 92       	push	r12
    1690:	df 92       	push	r13
    1692:	ef 92       	push	r14
    1694:	ff 92       	push	r15
    1696:	0f 93       	push	r16
    1698:	1f 93       	push	r17
    169a:	2f 93       	push	r18
    169c:	3f 93       	push	r19
    169e:	4f 93       	push	r20
    16a0:	5f 93       	push	r21
    16a2:	6f 93       	push	r22
    16a4:	7f 93       	push	r23
    16a6:	8f 93       	push	r24
    16a8:	9f 93       	push	r25
    16aa:	af 93       	push	r26
    16ac:	bf 93       	push	r27
    16ae:	cf 93       	push	r28
    16b0:	df 93       	push	r29
    16b2:	ef 93       	push	r30
    16b4:	ff 93       	push	r31
		KER_SAVE_CURR_TASK_SP                             ;save current task SP   ( 14 clocks) 
    16b6:	e6 e1       	ldi	r30, 0x16	; 22
    16b8:	f1 e0       	ldi	r31, 0x01	; 1
    16ba:	20 91 0d 01 	lds	r18, 0x010D
    16be:	22 0f       	add	r18, r18
    16c0:	e2 0f       	add	r30, r18
    16c2:	20 e0       	ldi	r18, 0x00	; 0
    16c4:	f2 1f       	adc	r31, r18
    16c6:	2d b7       	in	r18, 0x3d	; 61
    16c8:	3e b7       	in	r19, 0x3e	; 62
    16ca:	20 83       	st	Z, r18
    16cc:	31 83       	std	Z+1, r19	; 0x01
		;create next task wakeup time (args R25:R24)                                           
		LDI   ZL                 , lo8(KerSchSlp)         ;load low byte          (  1 clock ) 
    16ce:	ec e4       	ldi	r30, 0x4C	; 76
		LDI   ZH                 , hi8(KerSchSlp)         ;load high byte         (  1 clock ) 
    16d0:	f1 e0       	ldi	r31, 0x01	; 1
		KER_CALC_ADDR_OFF_WORD                            ;offset calc            (  6 clocks) 
    16d2:	20 91 0d 01 	lds	r18, 0x010D
    16d6:	22 0f       	add	r18, r18
    16d8:	e2 0f       	add	r30, r18
    16da:	20 e0       	ldi	r18, 0x00	; 0
    16dc:	f2 1f       	adc	r31, r18
		STD   Z+0                , R24                    ;save sleep time low    (  2 clocks) 
    16de:	80 83       	st	Z, r24
		STD   Z+1                , R25                    ;save sleep time high   (  2 clocks) 
    16e0:	91 83       	std	Z+1, r25	; 0x01
		;update task scheduler status as blocked                                               
		LDI   ZL                 , lo8(KerSchSts)         ;load low byte          (  1 clock ) 
    16e2:	e8 e3       	ldi	r30, 0x38	; 56
		LDI   ZH                 , hi8(KerSchSts)         ;load high byte         (  1 clock ) 
    16e4:	f1 e0       	ldi	r31, 0x01	; 1
		KER_CALC_ADDR_OFF_BYTES                           ;offset calc            (  5 clocks) 
    16e6:	20 91 0d 01 	lds	r18, 0x010D
    16ea:	e2 0f       	add	r30, r18
    16ec:	20 e0       	ldi	r18, 0x00	; 0
    16ee:	f2 1f       	adc	r31, r18
        LDI   R18                , TASK_BLOCKED           ;block task until cnt=0 (  1 clock ) 
    16f0:	20 e0       	ldi	r18, 0x00	; 0
		STD   Z+0                , R18                    ;save block flag        (  2 clocks) 
    16f2:	20 83       	st	Z, r18
		;run scheduler, load next task sp, restore context                                     
		LDI    R24               , SCH_MODE_THREAD        ;set sch mode           (  1 clock ) 
    16f4:	81 e0       	ldi	r24, 0x01	; 1
		KER_RUN_SCHEDULER                                 ;run scheduler          (106 clocks) 
    16f6:	2f ef       	ldi	r18, 0xFF	; 255
    16f8:	20 93 0f 01 	sts	0x010F, r18
    16fc:	20 e0       	ldi	r18, 0x00	; 0
    16fe:	20 93 10 01 	sts	0x0110, r18
    1702:	58 2f       	mov	r21, r24

00001704 <_KER_SCH_LOOP78>:
    1704:	20 93 0d 01 	sts	0x010D, r18
    1708:	85 2f       	mov	r24, r21
    170a:	ec e4       	ldi	r30, 0x4C	; 76
    170c:	f1 e0       	ldi	r31, 0x01	; 1
    170e:	20 91 0d 01 	lds	r18, 0x010D
    1712:	22 0f       	add	r18, r18
    1714:	e2 0f       	add	r30, r18
    1716:	20 e0       	ldi	r18, 0x00	; 0
    1718:	f2 1f       	adc	r31, r18
    171a:	20 81       	ld	r18, Z
    171c:	31 81       	ldd	r19, Z+1	; 0x01
    171e:	42 2f       	mov	r20, r18
    1720:	43 2b       	or	r20, r19
    1722:	59 f0       	breq	.+22     	; 0x173a <_VAL_NULL79>
    1724:	81 30       	cpi	r24, 0x01	; 1
    1726:	99 f0       	breq	.+38     	; 0x174e <_VAL_NOT_NULL79>
    1728:	41 e0       	ldi	r20, 0x01	; 1
    172a:	24 1b       	sub	r18, r20
    172c:	40 e0       	ldi	r20, 0x00	; 0
    172e:	34 0b       	sbc	r19, r20
    1730:	20 83       	st	Z, r18
    1732:	31 83       	std	Z+1, r19	; 0x01
    1734:	42 2f       	mov	r20, r18
    1736:	43 2b       	or	r20, r19
    1738:	51 f4       	brne	.+20     	; 0x174e <_VAL_NOT_NULL79>

0000173a <_VAL_NULL79>:
    173a:	e8 e3       	ldi	r30, 0x38	; 56
    173c:	f1 e0       	ldi	r31, 0x01	; 1
    173e:	20 91 0d 01 	lds	r18, 0x010D
    1742:	e2 0f       	add	r30, r18
    1744:	20 e0       	ldi	r18, 0x00	; 0
    1746:	f2 1f       	adc	r31, r18
    1748:	81 e0       	ldi	r24, 0x01	; 1
    174a:	80 83       	st	Z, r24
    174c:	08 c0       	rjmp	.+16     	; 0x175e <_EXIT_SLP_TIME79>

0000174e <_VAL_NOT_NULL79>:
    174e:	e8 e3       	ldi	r30, 0x38	; 56
    1750:	f1 e0       	ldi	r31, 0x01	; 1
    1752:	20 91 0d 01 	lds	r18, 0x010D
    1756:	e2 0f       	add	r30, r18
    1758:	20 e0       	ldi	r18, 0x00	; 0
    175a:	f2 1f       	adc	r31, r18
    175c:	80 81       	ld	r24, Z

0000175e <_EXIT_SLP_TIME79>:
    175e:	81 30       	cpi	r24, 0x01	; 1
    1760:	19 f0       	breq	.+6      	; 0x1768 <_KER_CALC_PRIO78>
    1762:	84 30       	cpi	r24, 0x04	; 4
    1764:	09 f0       	breq	.+2      	; 0x1768 <_KER_CALC_PRIO78>
    1766:	12 c0       	rjmp	.+36     	; 0x178c <_KER_SCH_NEXT78>

00001768 <_KER_CALC_PRIO78>:
    1768:	e2 e4       	ldi	r30, 0x42	; 66
    176a:	f1 e0       	ldi	r31, 0x01	; 1
    176c:	20 e0       	ldi	r18, 0x00	; 0
    176e:	80 91 0d 01 	lds	r24, 0x010D
    1772:	e8 0f       	add	r30, r24
    1774:	f2 1f       	adc	r31, r18
    1776:	80 81       	ld	r24, Z
    1778:	20 91 0f 01 	lds	r18, 0x010F
    177c:	82 17       	cp	r24, r18
    177e:	30 f4       	brcc	.+12     	; 0x178c <_KER_SCH_NEXT78>
    1780:	80 93 0f 01 	sts	0x010F, r24
    1784:	20 91 0d 01 	lds	r18, 0x010D
    1788:	20 93 10 01 	sts	0x0110, r18

0000178c <_KER_SCH_NEXT78>:
    178c:	20 91 0d 01 	lds	r18, 0x010D
    1790:	23 95       	inc	r18
    1792:	30 91 0e 01 	lds	r19, 0x010E
    1796:	23 17       	cp	r18, r19
    1798:	08 f4       	brcc	.+2      	; 0x179c <_KER_SCH_EXIT78>
    179a:	b4 cf       	rjmp	.-152    	; 0x1704 <_KER_SCH_LOOP78>

0000179c <_KER_SCH_EXIT78>:
    179c:	20 91 10 01 	lds	r18, 0x0110
    17a0:	20 93 0d 01 	sts	0x010D, r18
		KER_LOAD_TASK_ID_AND_SP                           ;load next task id, SP  ( 14 clocks) 
    17a4:	e6 e1       	ldi	r30, 0x16	; 22
    17a6:	f1 e0       	ldi	r31, 0x01	; 1
    17a8:	20 91 0d 01 	lds	r18, 0x010D
    17ac:	22 0f       	add	r18, r18
    17ae:	e2 0f       	add	r30, r18
    17b0:	20 e0       	ldi	r18, 0x00	; 0
    17b2:	f2 1f       	adc	r31, r18
    17b4:	20 81       	ld	r18, Z
    17b6:	31 81       	ldd	r19, Z+1	; 0x01
    17b8:	2d bf       	out	0x3d, r18	; 61
    17ba:	3e bf       	out	0x3e, r19	; 62
		KER_CONTEXT_RESTORE_THREAD                        ;restore context        ( 68 clocks) 
    17bc:	ff 91       	pop	r31
    17be:	ef 91       	pop	r30
    17c0:	df 91       	pop	r29
    17c2:	cf 91       	pop	r28
    17c4:	bf 91       	pop	r27
    17c6:	af 91       	pop	r26
    17c8:	9f 91       	pop	r25
    17ca:	8f 91       	pop	r24
    17cc:	7f 91       	pop	r23
    17ce:	6f 91       	pop	r22
    17d0:	5f 91       	pop	r21
    17d2:	4f 91       	pop	r20
    17d4:	3f 91       	pop	r19
    17d6:	2f 91       	pop	r18
    17d8:	1f 91       	pop	r17
    17da:	0f 91       	pop	r16
    17dc:	ff 90       	pop	r15
    17de:	ef 90       	pop	r14
    17e0:	df 90       	pop	r13
    17e2:	cf 90       	pop	r12
    17e4:	bf 90       	pop	r11
    17e6:	af 90       	pop	r10
    17e8:	9f 90       	pop	r9
    17ea:	8f 90       	pop	r8
    17ec:	7f 90       	pop	r7
    17ee:	6f 90       	pop	r6
    17f0:	5f 90       	pop	r5
    17f2:	4f 90       	pop	r4
    17f4:	3f 90       	pop	r3
    17f6:	2f 90       	pop	r2
    17f8:	1f 90       	pop	r1
    17fa:	0f 90       	pop	r0
    17fc:	0f be       	out	0x3f, r0	; 63
    17fe:	0f 90       	pop	r0
    1800:	78 94       	sei
		RET                                               ;return from subroutine (  4 clocks) 
    1802:	08 95       	ret

00001804 <Kernel_Task_Constant_Latency>:
;arg registers           : R25:R24(SleepTime)                                                  
;return registers        : None                                                                
;unsafe access registers : R18, R24, R25, R30(ZL), R31(ZH)                                     
Kernel_Task_Constant_Latency:                             ;total 3.50uS @8MHz     ( 28 clocks) 
		;create next task wakeup time (args R25:R24)                                           
		CLI                                               ;disable interrupt      (  1 clock ) 
    1804:	f8 94       	cli
		LDI   ZL                 , lo8(KerSchSlp)         ;load low byte          (  1 clock ) 
    1806:	ec e4       	ldi	r30, 0x4C	; 76
		LDI   ZH                 , hi8(KerSchSlp)         ;load high byte         (  1 clock ) 
    1808:	f1 e0       	ldi	r31, 0x01	; 1
		KER_CALC_ADDR_OFF_WORD                            ;offset calc            (  6 clocks) 
    180a:	20 91 0d 01 	lds	r18, 0x010D
    180e:	22 0f       	add	r18, r18
    1810:	e2 0f       	add	r30, r18
    1812:	20 e0       	ldi	r18, 0x00	; 0
    1814:	f2 1f       	adc	r31, r18
		STD   Z+0                , R24                    ;save sleep time low    (  2 clocks) 
    1816:	80 83       	st	Z, r24
		STD   Z+1                , R25                    ;save sleep time high   (  2 clocks) 
    1818:	91 83       	std	Z+1, r25	; 0x01
		;update task scheduler status as constant latency                                      
		LDI   ZL                 , lo8(KerSchSts)         ;load low byte          (  1 clock ) 
    181a:	e8 e3       	ldi	r30, 0x38	; 56
		LDI   ZH                 , hi8(KerSchSts)         ;load high byte         (  1 clock ) 
    181c:	f1 e0       	ldi	r31, 0x01	; 1
		KER_CALC_ADDR_OFF_BYTES                           ;offset calc            (  5 clocks) 
    181e:	20 91 0d 01 	lds	r18, 0x010D
    1822:	e2 0f       	add	r30, r18
    1824:	20 e0       	ldi	r18, 0x00	; 0
    1826:	f2 1f       	adc	r31, r18
        LDI   R18                , TASK_CONS_LAT          ;save as cons_lat       (  1 clock ) 
    1828:	24 e0       	ldi	r18, 0x04	; 4
		STD   Z+0                , R18                    ;save block flag        (  2 clocks) 
    182a:	20 83       	st	Z, r18
		SEI                                               ;enable interrupt       (  1 clock ) 
    182c:	78 94       	sei
		RET                                               ;return from subroutine (  4 clocks) 
    182e:	08 95       	ret

00001830 <Kernel_Task_Constant_Latency_Sleep>:
;arg registers           : R25:R24(SleepTime)                                                  
;return registers        : None                                                                
;unsafe access registers : R18, R19, R20, R24, R25, R30(ZL), R31(ZH)                           
Kernel_Task_Constant_Latency_Sleep:                       ;total 35.75uS @8MHz    (286 clocks) 
		;save current context                                                                  
        KER_CONTEXT_SAVE_THREAD                           ;save context           ( 69 clocks) 
    1830:	0f 92       	push	r0
    1832:	0f b6       	in	r0, 0x3f	; 63
    1834:	f8 94       	cli
    1836:	0f 92       	push	r0
    1838:	1f 92       	push	r1
    183a:	11 24       	eor	r1, r1
    183c:	2f 92       	push	r2
    183e:	3f 92       	push	r3
    1840:	4f 92       	push	r4
    1842:	5f 92       	push	r5
    1844:	6f 92       	push	r6
    1846:	7f 92       	push	r7
    1848:	8f 92       	push	r8
    184a:	9f 92       	push	r9
    184c:	af 92       	push	r10
    184e:	bf 92       	push	r11
    1850:	cf 92       	push	r12
    1852:	df 92       	push	r13
    1854:	ef 92       	push	r14
    1856:	ff 92       	push	r15
    1858:	0f 93       	push	r16
    185a:	1f 93       	push	r17
    185c:	2f 93       	push	r18
    185e:	3f 93       	push	r19
    1860:	4f 93       	push	r20
    1862:	5f 93       	push	r21
    1864:	6f 93       	push	r22
    1866:	7f 93       	push	r23
    1868:	8f 93       	push	r24
    186a:	9f 93       	push	r25
    186c:	af 93       	push	r26
    186e:	bf 93       	push	r27
    1870:	cf 93       	push	r28
    1872:	df 93       	push	r29
    1874:	ef 93       	push	r30
    1876:	ff 93       	push	r31
		KER_SAVE_CURR_TASK_SP                             ;save current task SP   ( 14 clocks) 
    1878:	e6 e1       	ldi	r30, 0x16	; 22
    187a:	f1 e0       	ldi	r31, 0x01	; 1
    187c:	20 91 0d 01 	lds	r18, 0x010D
    1880:	22 0f       	add	r18, r18
    1882:	e2 0f       	add	r30, r18
    1884:	20 e0       	ldi	r18, 0x00	; 0
    1886:	f2 1f       	adc	r31, r18
    1888:	2d b7       	in	r18, 0x3d	; 61
    188a:	3e b7       	in	r19, 0x3e	; 62
    188c:	20 83       	st	Z, r18
    188e:	31 83       	std	Z+1, r19	; 0x01
		;update task scheduler status as blocked                                               
		LDI   ZL                 , lo8(KerSchSts)         ;load low byte          (  1 clock ) 
    1890:	e8 e3       	ldi	r30, 0x38	; 56
		LDI   ZH                 , hi8(KerSchSts)         ;load high byte         (  1 clock ) 
    1892:	f1 e0       	ldi	r31, 0x01	; 1
		KER_CALC_ADDR_OFF_BYTES                           ;offset calc            (  5 clocks) 
    1894:	20 91 0d 01 	lds	r18, 0x010D
    1898:	e2 0f       	add	r30, r18
    189a:	20 e0       	ldi	r18, 0x00	; 0
    189c:	f2 1f       	adc	r31, r18
        LDI   R18                , TASK_BLOCKED           ;blocked until cnt=0    (  1 clock ) 
    189e:	20 e0       	ldi	r18, 0x00	; 0
		STD   Z+0                , R18                    ;save block flag        (  2 clocks) 
    18a0:	20 83       	st	Z, r18
		;run scheduler, load next task sp, restore context                                     
		LDI    R24               , SCH_MODE_THREAD        ;set sch mode           (  1 clock ) 
    18a2:	81 e0       	ldi	r24, 0x01	; 1
		KER_RUN_SCHEDULER                                 ;run scheduler          (106 clocks) 
    18a4:	2f ef       	ldi	r18, 0xFF	; 255
    18a6:	20 93 0f 01 	sts	0x010F, r18
    18aa:	20 e0       	ldi	r18, 0x00	; 0
    18ac:	20 93 10 01 	sts	0x0110, r18
    18b0:	58 2f       	mov	r21, r24

000018b2 <_KER_SCH_LOOP97>:
    18b2:	20 93 0d 01 	sts	0x010D, r18
    18b6:	85 2f       	mov	r24, r21
    18b8:	ec e4       	ldi	r30, 0x4C	; 76
    18ba:	f1 e0       	ldi	r31, 0x01	; 1
    18bc:	20 91 0d 01 	lds	r18, 0x010D
    18c0:	22 0f       	add	r18, r18
    18c2:	e2 0f       	add	r30, r18
    18c4:	20 e0       	ldi	r18, 0x00	; 0
    18c6:	f2 1f       	adc	r31, r18
    18c8:	20 81       	ld	r18, Z
    18ca:	31 81       	ldd	r19, Z+1	; 0x01
    18cc:	42 2f       	mov	r20, r18
    18ce:	43 2b       	or	r20, r19
    18d0:	59 f0       	breq	.+22     	; 0x18e8 <_VAL_NULL98>
    18d2:	81 30       	cpi	r24, 0x01	; 1
    18d4:	99 f0       	breq	.+38     	; 0x18fc <_VAL_NOT_NULL98>
    18d6:	41 e0       	ldi	r20, 0x01	; 1
    18d8:	24 1b       	sub	r18, r20
    18da:	40 e0       	ldi	r20, 0x00	; 0
    18dc:	34 0b       	sbc	r19, r20
    18de:	20 83       	st	Z, r18
    18e0:	31 83       	std	Z+1, r19	; 0x01
    18e2:	42 2f       	mov	r20, r18
    18e4:	43 2b       	or	r20, r19
    18e6:	51 f4       	brne	.+20     	; 0x18fc <_VAL_NOT_NULL98>

000018e8 <_VAL_NULL98>:
    18e8:	e8 e3       	ldi	r30, 0x38	; 56
    18ea:	f1 e0       	ldi	r31, 0x01	; 1
    18ec:	20 91 0d 01 	lds	r18, 0x010D
    18f0:	e2 0f       	add	r30, r18
    18f2:	20 e0       	ldi	r18, 0x00	; 0
    18f4:	f2 1f       	adc	r31, r18
    18f6:	81 e0       	ldi	r24, 0x01	; 1
    18f8:	80 83       	st	Z, r24
    18fa:	08 c0       	rjmp	.+16     	; 0x190c <_EXIT_SLP_TIME98>

000018fc <_VAL_NOT_NULL98>:
    18fc:	e8 e3       	ldi	r30, 0x38	; 56
    18fe:	f1 e0       	ldi	r31, 0x01	; 1
    1900:	20 91 0d 01 	lds	r18, 0x010D
    1904:	e2 0f       	add	r30, r18
    1906:	20 e0       	ldi	r18, 0x00	; 0
    1908:	f2 1f       	adc	r31, r18
    190a:	80 81       	ld	r24, Z

0000190c <_EXIT_SLP_TIME98>:
    190c:	81 30       	cpi	r24, 0x01	; 1
    190e:	19 f0       	breq	.+6      	; 0x1916 <_KER_CALC_PRIO97>
    1910:	84 30       	cpi	r24, 0x04	; 4
    1912:	09 f0       	breq	.+2      	; 0x1916 <_KER_CALC_PRIO97>
    1914:	12 c0       	rjmp	.+36     	; 0x193a <_KER_SCH_NEXT97>

00001916 <_KER_CALC_PRIO97>:
    1916:	e2 e4       	ldi	r30, 0x42	; 66
    1918:	f1 e0       	ldi	r31, 0x01	; 1
    191a:	20 e0       	ldi	r18, 0x00	; 0
    191c:	80 91 0d 01 	lds	r24, 0x010D
    1920:	e8 0f       	add	r30, r24
    1922:	f2 1f       	adc	r31, r18
    1924:	80 81       	ld	r24, Z
    1926:	20 91 0f 01 	lds	r18, 0x010F
    192a:	82 17       	cp	r24, r18
    192c:	30 f4       	brcc	.+12     	; 0x193a <_KER_SCH_NEXT97>
    192e:	80 93 0f 01 	sts	0x010F, r24
    1932:	20 91 0d 01 	lds	r18, 0x010D
    1936:	20 93 10 01 	sts	0x0110, r18

0000193a <_KER_SCH_NEXT97>:
    193a:	20 91 0d 01 	lds	r18, 0x010D
    193e:	23 95       	inc	r18
    1940:	30 91 0e 01 	lds	r19, 0x010E
    1944:	23 17       	cp	r18, r19
    1946:	08 f4       	brcc	.+2      	; 0x194a <_KER_SCH_EXIT97>
    1948:	b4 cf       	rjmp	.-152    	; 0x18b2 <_KER_SCH_LOOP97>

0000194a <_KER_SCH_EXIT97>:
    194a:	20 91 10 01 	lds	r18, 0x0110
    194e:	20 93 0d 01 	sts	0x010D, r18
		KER_LOAD_TASK_ID_AND_SP                           ;load next task id, SP  ( 14 clocks) 
    1952:	e6 e1       	ldi	r30, 0x16	; 22
    1954:	f1 e0       	ldi	r31, 0x01	; 1
    1956:	20 91 0d 01 	lds	r18, 0x010D
    195a:	22 0f       	add	r18, r18
    195c:	e2 0f       	add	r30, r18
    195e:	20 e0       	ldi	r18, 0x00	; 0
    1960:	f2 1f       	adc	r31, r18
    1962:	20 81       	ld	r18, Z
    1964:	31 81       	ldd	r19, Z+1	; 0x01
    1966:	2d bf       	out	0x3d, r18	; 61
    1968:	3e bf       	out	0x3e, r19	; 62
		KER_CONTEXT_RESTORE_THREAD                        ;restore context        ( 68 clocks) 
    196a:	ff 91       	pop	r31
    196c:	ef 91       	pop	r30
    196e:	df 91       	pop	r29
    1970:	cf 91       	pop	r28
    1972:	bf 91       	pop	r27
    1974:	af 91       	pop	r26
    1976:	9f 91       	pop	r25
    1978:	8f 91       	pop	r24
    197a:	7f 91       	pop	r23
    197c:	6f 91       	pop	r22
    197e:	5f 91       	pop	r21
    1980:	4f 91       	pop	r20
    1982:	3f 91       	pop	r19
    1984:	2f 91       	pop	r18
    1986:	1f 91       	pop	r17
    1988:	0f 91       	pop	r16
    198a:	ff 90       	pop	r15
    198c:	ef 90       	pop	r14
    198e:	df 90       	pop	r13
    1990:	cf 90       	pop	r12
    1992:	bf 90       	pop	r11
    1994:	af 90       	pop	r10
    1996:	9f 90       	pop	r9
    1998:	8f 90       	pop	r8
    199a:	7f 90       	pop	r7
    199c:	6f 90       	pop	r6
    199e:	5f 90       	pop	r5
    19a0:	4f 90       	pop	r4
    19a2:	3f 90       	pop	r3
    19a4:	2f 90       	pop	r2
    19a6:	1f 90       	pop	r1
    19a8:	0f 90       	pop	r0
    19aa:	0f be       	out	0x3f, r0	; 63
    19ac:	0f 90       	pop	r0
    19ae:	78 94       	sei
		RET                                               ;return from subroutine (  4 clocks) 
    19b0:	08 95       	ret

000019b2 <Kernel_PreSleep_Hook>:
;used registers          : R24, R25, R30(ZL), R31(ZH)                                          
;arg registers           : R25:R24(FunctionPtr)                                                
;return registers        : None                                                                
;unsafe access registers : R24, R25, R30(ZL), R31(ZH)                                          
Kernel_PreSleep_Hook:                                     ;total 1.00uS @8MHz     (  8 clocks) 
        MOVW  R30                , R24                    ;move pointer to Z      (  1 clock ) 
    19b2:	fc 01       	movw	r30, r24
		ICALL                                             ;indirect call          (  3 clocks) 
    19b4:	09 95       	icall
		RET                                               ;return from subroutine (  4 clocks) 
    19b6:	08 95       	ret

000019b8 <Kernel_Task_Sleep_Time_Get>:
;used registers          : R18, R24, R25, R30(ZL), R31(ZH)                                     
;arg registers           : R24(TaskID)                                                         
;return registers        : R25:R24(SleepTime)                                                  
;unsafe access registers : R18, R24, R25, R30(ZL), R31(ZH)                                     
Kernel_Task_Sleep_Time_Get:                               ;total 1.88uS @8MHz     ( 15 clocks) 
		MOV   R18                , R24                    ;copy                   (  1 clock ) 
    19b8:	28 2f       	mov	r18, r24
		LSL   R18                                         ;x2                     (  1 clock ) 
    19ba:	22 0f       	add	r18, r18
		LDI   ZL                 , lo8(KerSchSlp)         ;load low byte          (  1 clock ) 
    19bc:	ec e4       	ldi	r30, 0x4C	; 76
		LDI   ZH                 , hi8(KerSchSlp)         ;load high byte         (  1 clock ) 
    19be:	f1 e0       	ldi	r31, 0x01	; 1
		ADD   ZL                 , R18                    ;add low bytes          (  1 clock ) 
    19c0:	e2 0f       	add	r30, r18
		LDI   R18                , 0x00                   ;load 0                 (  1 clock ) 
    19c2:	20 e0       	ldi	r18, 0x00	; 0
		ADC   ZH                 , R18                    ;add high byte+carry    (  1 clock ) 
    19c4:	f2 1f       	adc	r31, r18
		LDD   R24                , Z+0                    ;load sleep time        (  2 clocks) 
    19c6:	80 81       	ld	r24, Z
		LDD   R25                , Z+1                    ;load sleep time        (  2 clocks) 
    19c8:	91 81       	ldd	r25, Z+1	; 0x01
		RET                                               ;return from subroutine (  4 clocks) 
    19ca:	08 95       	ret

000019cc <Kernel_Task_Status_Get>:
;used registers          : R18, R24, R30(ZL), R31(ZH)                                          
;arg registers           : R24(TaskID)                                                         
;return registers        : R24(TaskSts)                                                        
;unsafe access registers : R18, R24, R30(ZL), R31(ZH)                                          
Kernel_Task_Status_Get:                                   ;total 1.50uS @8MHz     ( 12 clocks) 
		MOV   R18                , R24                    ;copy                   (  1 clock ) 
    19cc:	28 2f       	mov	r18, r24
		LDI   ZL                 , lo8(KerSchSts)         ;load low byte          (  1 clock ) 
    19ce:	e8 e3       	ldi	r30, 0x38	; 56
		LDI   ZH                 , hi8(KerSchSts)         ;load high byte         (  1 clock ) 
    19d0:	f1 e0       	ldi	r31, 0x01	; 1
		ADD   ZL                 , R18                    ;add low bytes          (  1 clock ) 
    19d2:	e2 0f       	add	r30, r18
		LDI   R18                , 0x00                   ;load 0                 (  1 clock ) 
    19d4:	20 e0       	ldi	r18, 0x00	; 0
		ADC   ZH                 , R18                    ;add high byte+carry    (  1 clock ) 
    19d6:	f2 1f       	adc	r31, r18
		LD    R24                , Z                      ;load task status       (  2 clocks) 
    19d8:	80 81       	ld	r24, Z
		RET                                               ;return from subroutine (  4 clocks) 
    19da:	08 95       	ret

000019dc <Kernel_NTask_Get>:
;used registers          : R24                                                                 
;arg registers           : None                                                                
;return registers        : R24(NTask)                                                          
;unsafe access registers : R24                                                                 
Kernel_NTask_Get:                                         ;total 0.75uS @8MHz     (  6 clocks) 
		LDS   R24                 , KerBase+OFB_NTSK      ;load ntask             (  2 clock ) 
    19dc:	80 91 0e 01 	lds	r24, 0x010E
		RET                                               ;return from subroutine (  4 clocks) 
    19e0:	08 95       	ret

000019e2 <Kernel_Task_Prio_Get>:
;arg registers           : R24(TaskID)                                                         
;return registers        : R24(TaskPriority)                                                   
;unsafe access registers : R18, R24, R30(ZL), R31(ZH)                                          
Kernel_Task_Prio_Get:                                     ;total 1.50uS @8MHz     ( 12 clocks) 
		;get priority of the task id, arg (task_id->R24), return R24                           
		MOV   R18                , R24                    ;copy task_id           (  1 clock ) 
    19e2:	28 2f       	mov	r18, r24
		LDI   ZL                 , lo8(KerSchPr)          ;load low byte          (  1 clock ) 
    19e4:	e2 e4       	ldi	r30, 0x42	; 66
		LDI   ZH                 , hi8(KerSchPr)          ;load high byte         (  1 clock ) 
    19e6:	f1 e0       	ldi	r31, 0x01	; 1
		ADD   ZL                 , R18                    ;add low bytes          (  1 clock ) 
    19e8:	e2 0f       	add	r30, r18
		LDI   R18                , 0x00                   ;clear reg              (  1 clock ) 
    19ea:	20 e0       	ldi	r18, 0x00	; 0
		ADC   ZH                 , R18                    ;add high byte+carry    (  1 clock ) 
    19ec:	f2 1f       	adc	r31, r18
		LD    R24                , Z                      ;load priority          (  2 clocks) 
    19ee:	80 81       	ld	r24, Z
		RET                                               ;return from subroutine (  4 clocks) 
    19f0:	08 95       	ret

000019f2 <Kernel_Lowest_Prio_Get>:
;used registers          : R24                                                                 
;arg registers           : None                                                                
;return registers        : R24(LowestPriorityVal)                                              
;unsafe access registers : R24                                                                 
Kernel_Lowest_Prio_Get:                                   ;total 0.75uS @8MHz     (  6 clocks) 
		LDS   R24                , KerBase+OFB_LPR        ;load lowest priority   (  2 clocks) 
    19f2:	80 91 0f 01 	lds	r24, 0x010F
		RET                                               ;return from subroutine (  4 clocks) 
    19f6:	08 95       	ret

000019f8 <Kernel_High_Prio_Task_ID_Get>:
;used registers          : R24                                                                 
;arg registers           : None                                                                
;return registers        : R24(HighstPriorityTaskID)->UserTaskID (Excluding Idle Task)         
;unsafe access registers : R24                                                                 
Kernel_High_Prio_Task_ID_Get:                             ;total 0.88uS @8MHz     (  7 clocks) 
		LDS   R24                , KerBase+OFB_PTID       ;load priority tak_id   (  2 clocks) 
    19f8:	80 91 10 01 	lds	r24, 0x0110
		DEC   R24                                         ;decrement by 1         (  1 clock ) 
    19fc:	8a 95       	dec	r24
		RET                                               ;return from subroutine (  4 clocks) 
    19fe:	08 95       	ret

00001a00 <Kernel_Abs_High_Prio_Task_ID_Get>:
;used registers          : R24                                                                 
;arg registers           : None                                                                
;return registers        : R24(HighstPriorityTaskID)->AbsoluteTaskID (Including Idle Task)     
;unsafe access registers : R24                                                                 
Kernel_Abs_High_Prio_Task_ID_Get:                         ;total 0.75uS @8MHz     (  6 clocks) 
		LDS   R24                , KerBase+OFB_PTID       ;load priority tak_id   (  2 clocks) 
    1a00:	80 91 10 01 	lds	r24, 0x0110
		RET                                               ;return from subroutine (  4 clocks) 
    1a04:	08 95       	ret

00001a06 <Kernel_CPU_Usage_Get>:
;arg registers           : None                                                                
;return registers        : R24(CurrentCpuUsage)->In percentage                                 
;unsafe access registers : R24                                                                 
Kernel_CPU_Usage_Get:                                     ;total 0.75uS @8MHz     (  6 clocks) 
		;get cpu usage, return R24                                                             
		LDS   R24                , KerBase+OFB_USAGE      ;load cpu usage         (  2 clocks) 
    1a06:	80 91 13 01 	lds	r24, 0x0113
		RET                                               ;return from subroutine (  4 clocks) 
    1a0a:	08 95       	ret

00001a0c <Debug_Init>:


;;===================================debug init starting====================================;; 
Debug_Init:                                               ;total 2.38uS @8MHz     ( 19 clocks) 
        ;init registers for UART0 (Arg R25:R24->UBRRH:UBRRL)                                   
		LDI   R18                , (1<<1)                 ;mask U2x               (  1 clock ) 
    1a0c:	22 e0       	ldi	r18, 0x02	; 2
		STS   SRUCSR0A           , R18                    ;load val to UCSR0A     (  2 clocks) 
    1a0e:	20 93 c0 00 	sts	0x00C0, r18
		MOV   R18                , R25                    ;copy R25->baud rate H  (  1 clock ) 
    1a12:	29 2f       	mov	r18, r25
		STS   SRUBRR0H           , R18                    ;load val to UBRR0H     (  2 clocks) 
    1a14:	20 93 c5 00 	sts	0x00C5, r18
		MOV   R18                , R24                    ;copy R24->baud rate L  (  1 clock ) 
    1a18:	28 2f       	mov	r18, r24
		STS   SRUBRR0L           , R18                    ;load val to UBRR0L     (  2 clocks) 
    1a1a:	20 93 c4 00 	sts	0x00C4, r18
		LDI   R18                , (1<<1)|(1<<2)          ;config 8 data bit      (  1 clock ) 
    1a1e:	26 e0       	ldi	r18, 0x06	; 6
		STS   SRUCSR0C           , R18                    ;load val to UCSR0C     (  2 clocks) 
    1a20:	20 93 c2 00 	sts	0x00C2, r18
		LDI   R18                , (1<<3)                 ;enable tx              (  1 clock ) 
    1a24:	28 e0       	ldi	r18, 0x08	; 8
		STS   SRUCSR0B           , R18                    ;load val to UCSR0B     (  2 clocks) 
    1a26:	20 93 c1 00 	sts	0x00C1, r18
        RET                                               ;return from subroutine (  4 clocks) 
    1a2a:	08 95       	ret

00001a2c <Debug_Tx_Byte>:


;;====================================debug tx starting=====================================;; 
Debug_Tx_Byte:                                            ;total 2.00uS+LT @8MHz  ( 16 clocks) 
		;write single byte to data register (Arg R24)                                          
		PUSH  R18                                         ;save reg               (  2 clocks) 
    1a2c:	2f 93       	push	r18
		STS   SRUDR0             , R24                    ;load val to UDR0       (  2 clocks) 
    1a2e:	80 93 c6 00 	sts	0x00C6, r24

00001a32 <__UDRE0_CLEARED>:
                                                                                               
    __UDRE0_CLEARED:                                      ;undefined loop wrt ck               
		LDS   R18                , SRUCSR0A               ;load UCSR0A to R18     (  2 clocks) 
    1a32:	20 91 c0 00 	lds	r18, 0x00C0
		SBRS  R18                , 0x05                   ;skip if UDRE0 is set   (  2 clocks) 
    1a36:	25 ff       	sbrs	r18, 5
		RJMP  __UDRE0_CLEARED                             ;wait until UDRE0 is set(  2 clocks) 
    1a38:	fc cf       	rjmp	.-8      	; 0x1a32 <__UDRE0_CLEARED>
		POP   R18                                         ;restore reg            (  2 clocks) 
    1a3a:	2f 91       	pop	r18
        RET                                               ;return from subroutine (  4 clocks) 
    1a3c:	08 95       	ret

00001a3e <Debug_Tx_Word>:


;;==================================debug tx word starting==================================;; 
Debug_Tx_Word:                                            ;total 2.00uS+LT @8MHz  ( 16 clocks) 
		;write 2 bytes, (Arg R24, R25), Args retained                                          
		PUSH  R24                                         ;save reg               (  2 clocks) 
    1a3e:	8f 93       	push	r24
		MOV   R24                , R25                    ;copy reg               (  1 clock ) 
    1a40:	89 2f       	mov	r24, r25
		CALL  Debug_Tx_Byte                               ;send via uart          ( 21 clocks) 
    1a42:	0e 94 16 0d 	call	0x1a2c	; 0x1a2c <Debug_Tx_Byte>
        POP   R24                                         ;restore reg            (  2 clocks) 
    1a46:	8f 91       	pop	r24
		CALL  Debug_Tx_Byte                               ;send via uart          ( 21 clocks) 
    1a48:	0e 94 16 0d 	call	0x1a2c	; 0x1a2c <Debug_Tx_Byte>
        RET                                               ;return from subroutine (  4 clocks) 
    1a4c:	08 95       	ret

00001a4e <Debug_Tx_Byte_Conf>:


;;================================debug tx confirm starting=================================;; 
Debug_Tx_Byte_Conf:                                       ;total 2.63uS+LT @8MHz  ( 21 clocks) 
        ;write 1 byte, (Arg R24), Args retained                                                
		PUSH  R18                                         ;save reg               (  2 clocks) 
    1a4e:	2f 93       	push	r18
		STS   SRUDR0             , R24                    ;load val to UDR0,      (  2 clocks) 
    1a50:	80 93 c6 00 	sts	0x00C6, r24

00001a54 <__TXC0_CLEARED>:
    __TXC0_CLEARED:                                                                            
		LDS   R18                , SRUCSR0A               ;load UCSR0A to R18,    (  2 clocks) 
    1a54:	20 91 c0 00 	lds	r18, 0x00C0
		SBRS  R18                , 0x06                   ;skip if TXC0 is set,   (  2 clocks) 
    1a58:	26 ff       	sbrs	r18, 6
		RJMP  __TXC0_CLEARED                              ;wait until TXC0 is set (  2 clocks) 
    1a5a:	fc cf       	rjmp	.-8      	; 0x1a54 <__TXC0_CLEARED>
		LDS   R18                , SRUCSR0A               ;load UCSR0A to R18,    (  2 clocks) 
    1a5c:	20 91 c0 00 	lds	r18, 0x00C0
		ORI   R18                , (1<<6)                 ;mask bit 6,            (  1 clock ) 
    1a60:	20 64       	ori	r18, 0x40	; 64
		STS   SRUCSR0A           , R18                    ;write reg with bit msk (  2 clocks) 
    1a62:	20 93 c0 00 	sts	0x00C0, r18
		POP   R18                                         ;restore reg            (  2 clocks) 
    1a66:	2f 91       	pop	r18
        RET                                               ;return from subroutine (  4 clocks) 
    1a68:	08 95       	ret

00001a6a <Debug_Tx_Word_Conf>:


;;==============================debug tx word confirm starting==============================;; 
Debug_Tx_Word_Conf:                                       ;total 6.38uS+LT @8MHz  ( 51 clocks) 
        ;write 2 bytes, (Arg R24, R25), Args retained                                          
		CALL  Debug_Tx_Byte_Conf                          ;send via uart                       
    1a6a:	0e 94 27 0d 	call	0x1a4e	; 0x1a4e <Debug_Tx_Byte_Conf>
		PUSH  R24                                         ;save reg               (  2 clocks) 
    1a6e:	8f 93       	push	r24
		MOV   R24                , R25                    ;copy R25 to R24        (  1 clock ) 
    1a70:	89 2f       	mov	r24, r25
		CALL  Debug_Tx_Byte_Conf                          ;send via uart                       
    1a72:	0e 94 27 0d 	call	0x1a4e	; 0x1a4e <Debug_Tx_Byte_Conf>
		POP   R24                                         ;restore reg            (  2 clocks) 
    1a76:	8f 91       	pop	r24
        RET                                               ;return from subroutine (  4 clocks) 
    1a78:	08 95       	ret

00001a7a <Debug_Tx_DWord_Conf>:


;;==============================debug tx dword confirm starting=============================;; 
Debug_Tx_DWord_Conf:                                      ;total 12.38uS+LT @8MHz ( 99 clocks) 
        ;write 4 bytes, (Arg R22-R25), Args retained                                           
		STS   SRGPIOR1           , R24                    ;store R24 val,           (2 clocks) 
    1a7a:	80 93 4a 00 	sts	0x004A, r24
		MOV   R24                , R22                    ;copy R22 to R24          (1 clock ) 
    1a7e:	86 2f       	mov	r24, r22
		CALL  Debug_Tx_Byte_Conf                          ;send via uart                       
    1a80:	0e 94 27 0d 	call	0x1a4e	; 0x1a4e <Debug_Tx_Byte_Conf>
		MOV   R24                , R23                    ;copy R23 to R24          (1 clock ) 
    1a84:	87 2f       	mov	r24, r23
		CALL  Debug_Tx_Byte_Conf                          ;send via uart                       
    1a86:	0e 94 27 0d 	call	0x1a4e	; 0x1a4e <Debug_Tx_Byte_Conf>
		LDS   R24                , SRGPIOR1               ;restore R24              (2 clocks) 
    1a8a:	80 91 4a 00 	lds	r24, 0x004A
		CALL  Debug_Tx_Byte_Conf                          ;send via uart                       
    1a8e:	0e 94 27 0d 	call	0x1a4e	; 0x1a4e <Debug_Tx_Byte_Conf>
		STS   SRGPIOR1           , R24                    ;store R24 val,           (2 clocks) 
    1a92:	80 93 4a 00 	sts	0x004A, r24
		MOV   R24                , R25                    ;copy R22 to R24          (1 clock ) 
    1a96:	89 2f       	mov	r24, r25
		CALL  Debug_Tx_Byte_Conf                          ;send via uart                       
    1a98:	0e 94 27 0d 	call	0x1a4e	; 0x1a4e <Debug_Tx_Byte_Conf>
		LDS   R24                , SRGPIOR1               ;restore R24 val,         (2 clocks) 
    1a9c:	80 91 4a 00 	lds	r24, 0x004A
        RET                                               ;return from subroutine,  (4 clocks) 
    1aa0:	08 95       	ret

00001aa2 <Debug_Tx_From_RAM>:


;;=============================debug tx confirm from ram starting===========================;; 
Debug_Tx_From_RAM:                                        ;total 4.38uS+LT @8MHz  ( 35 clocks) 
        ;print data from RAM address (Arg R24-R25)                                             
		MOV   R16                , R30                    ;copy R30 to R16          (1 clock ) 
    1aa2:	0e 2f       	mov	r16, r30
		MOV   R17                , R31                    ;copy R31 to R17          (1 clock ) 
    1aa4:	1f 2f       	mov	r17, r31
		MOV   R18                , R24                    ;copy R24 to R18          (1 clock ) 
    1aa6:	28 2f       	mov	r18, r24
		MOV   R30                , R24                    ;copy R22 to R24          (1 clock ) 
    1aa8:	e8 2f       	mov	r30, r24
		MOV   R31                , R25                    ;copy R22 to R24          (1 clock ) 
    1aaa:	f9 2f       	mov	r31, r25
		LD    R24                , Z                      ;load val to R24          (2 clocks) 
    1aac:	80 81       	ld	r24, Z
		CALL  Debug_Tx_Byte_Conf                          ;send via uart                       
    1aae:	0e 94 27 0d 	call	0x1a4e	; 0x1a4e <Debug_Tx_Byte_Conf>
		MOV   R30                , R16                    ;copy R16 to R30          (1 clock ) 
    1ab2:	e0 2f       	mov	r30, r16
		MOV   R31                , R17                    ;copy R17 to R31          (1 clock ) 
    1ab4:	f1 2f       	mov	r31, r17
		MOV   R24                , R18                    ;copy R18 to R24          (1 clock ) 
    1ab6:	82 2f       	mov	r24, r18
        RET                                               ;return from subroutine,  (4 clocks) 
    1ab8:	08 95       	ret

00001aba <Debug_Tx_RAM_Area>:

;;=============================debug tx confirm ram area starting===========================;; 
Debug_Tx_RAM_Area:                                        ;5.5uS+LT x R22 @8MHz   ( 44 clocks) 
        ;print data from RAM address (arguments R24:R25, R22)                                  
	__DUMP_BYTES:                                                                              
	    CALL  Debug_Tx_From_RAM                           ;send via uart from ram              
    1aba:	0e 94 51 0d 	call	0x1aa2	; 0x1aa2 <Debug_Tx_From_RAM>
		SUBI  R24                , 0x01                   ;decrement from LSByte               
    1abe:	81 50       	subi	r24, 0x01	; 1
        SBCI  R25                , 0x00                   ;decrement if carry                  
    1ac0:	90 40       	sbci	r25, 0x00	; 0
		SUBI  R22                , 0x01                   ;decrement                           
    1ac2:	61 50       	subi	r22, 0x01	; 1
		BRNE  __DUMP_BYTES                                                                     
    1ac4:	d1 f7       	brne	.-12     	; 0x1aba <Debug_Tx_RAM_Area>
        RET                                               ;return from subroutine,  (4 clocks) 
    1ac6:	08 95       	ret

00001ac8 <_exit>:
    1ac8:	f8 94       	cli

00001aca <__stop_program>:
    1aca:	ff cf       	rjmp	.-2      	; 0x1aca <__stop_program>
