Saved contents of this file to system_log.92 during revup to EDK 10.1.

Generating Block Diagram : /home/kfleming/plbXMD/blkdiagram/system.html...

Generated --- system.svg

Rendering --- system.png

Locking assertion failure.  Backtrace:
#0 /usr/lib/libxcb-xlib.so.0 [0x7f4f2faf69fc]
#1 /usr/lib/libxcb-xlib.so.0(xcb_xlib_unlock+0x24) [0x7f4f2faf6ab4]
#2 /usr/lib/libX11.so.6(_XReply+0x268) [0x7f4f2fd42698]
#3 /usr/local/Xilinx/10.1/ISE/java/lin64/jre/lib/amd64/xawt/libmawt.so(XineramaQueryScreens+0xab) [0x7f4f344692ab]
#4 /usr/local/Xilinx/10.1/ISE/java/lin64/jre/lib/amd64/xawt/libmawt.so(xineramaInit+0x4c) [0x7f4f3445641c]
#5 /usr/local/Xilinx/10.1/ISE/java/lin64/jre/lib/amd64/xawt/libmawt.so(awt_init_Display+0xee) [0x7f4f3445657e]
#6 /usr/local/Xilinx/10.1/ISE/java/lin64/jre/lib/amd64/xawt/libmawt.so(Java_sun_awt_X11GraphicsEnvironment_initDisplay+0x9) [0x7f4f34456749]
#7 [0x7f4f5a3b6f9b]
Locking assertion failure.  Backtrace:
#0 /usr/lib/libxcb-xlib.so.0 [0x7f4f2faf69fc]
#1 /usr/lib/libxcb-xlib.so.0(xcb_xlib_lock+0x17) [0x7f4f2faf6b77]
#2 /usr/lib/libX11.so.6 [0x7f4f2fd418c0]
#3 /usr/lib/libX11.so.6(XGetVisualInfo+0x2e) [0x7f4f2fd3808e]
#4 /usr/local/Xilinx/10.1/ISE/java/lin64/jre/lib/amd64/xawt/libmawt.so [0x7f4f34455777]
#5 /usr/local/Xilinx/10.1/ISE/java/lin64/jre/lib/amd64/xawt/libmawt.so [0x7f4f344559b1]
#6 /usr/local/Xilinx/10.1/ISE/java/lin64/jre/lib/amd64/xawt/libmawt.so(awt_init_Display+0x189) [0x7f4f34456619]
#7 /usr/local/Xilinx/10.1/ISE/java/lin64/jre/lib/amd64/xawt/libmawt.so(Java_sun_awt_X11GraphicsEnvironment_initDisplay+0x9) [0x7f4f34456749]
#8 [0x7f4f5a3b6f9b]

Block diagram generated.

At Local date and time: Sun Feb 21 17:59:35 2010
 make -f system.make init_bram started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc2vp30ff896-7 -lang vhdl -lp /home/kfleming/xilinx_xup/  system.mhs


Release Xilinx EDK 10.1.03 - platgen EDK_K_SP3.6
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.



Command Line: platgen -p xc2vp30ff896-7 -lang vhdl -lp
/home/kfleming/xilinx_xup/ system.mhs 


Parse system.mhs ...

Read MPD definitions ...

WARNING:MDT - IPNAME:proc_sys_reset INSTANCE:reset_block -
   /home/kfleming/plbXMD/system.mhs line 63 - deprecated core for architecture
   'virtex2p'!

WARNING:MDT - IPNAME:opb_mdm INSTANCE:opb_mdm_0 -
   /home/kfleming/plbXMD/system.mhs line 184 - deprecated core for architecture
   'virtex2p'!


Overriding IP level properties ...


Performing IP level DRCs on properties...


Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0000000000-0x00003fff) plb_bram_if_cntlr_1	plb
  (0x10000000-0x1000ffff) opb_mdm_0	plb->plb2opb_bridge_0->opb_v20_0
  (0x80000000-0x80003fff) docm_cntlr	docm
  (0xffffc000-0xffffffff) iocm_cntlr	iocm
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Check platform address map ...

Computing clock values...


Overriding system level properties ...
INFO:MDT - IPNAME:jtagppc_0 INSTANCE:jtagppc_cntlr -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_01
   _c/data/jtagppc_cntlr_v2_1_0.mpd line 36 - tcl is overriding PARAMETER
   C_NUM_PPC_USED value to 2
INFO:MDT - IPNAME:iocm INSTANCE:isocm_v10 -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/isocm_v10_v2_00_b/d
   ata/isocm_v10_v2_1_0.mpd line 36 - tcl is overriding PARAMETER C_ISARCVALUE
   value to 0xFF
INFO:MDT - IPNAME:isocm_bram INSTANCE:bram_block -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/
   data/bram_block_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x4000
INFO:MDT - IPNAME:isocm_bram INSTANCE:bram_block -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/
   data/bram_block_v2_1_0.mpd line 37 - tool is overriding PARAMETER
   C_PORT_DWIDTH value to 64
INFO:MDT - IPNAME:isocm_bram INSTANCE:bram_block -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/
   data/bram_block_v2_1_0.mpd line 39 - tool is overriding PARAMETER C_NUM_WE
   value to 2
INFO:MDT - IPNAME:docm INSTANCE:dsocm_v10 -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/dsocm_v10_v2_00_b/d
   ata/dsocm_v10_v2_1_0.mpd line 36 - tcl is overriding PARAMETER C_DSARCVALUE
   value to 0x80
INFO:MDT - IPNAME:dsocm_bram INSTANCE:bram_block -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/
   data/bram_block_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x4000
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/dat
   a/plb_v34_v2_1_0.mpd line 40 - tool is overriding PARAMETER C_PLB_NUM_MASTERS
   value to 2
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/dat
   a/plb_v34_v2_1_0.mpd line 41 - tool is overriding PARAMETER C_PLB_NUM_SLAVES
   value to 2
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/dat
   a/plb_v34_v2_1_0.mpd line 42 - tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 1
INFO:MDT - IPNAME:plb_bram_if_cntlr_1 INSTANCE:plb_bram_if_cntlr -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v
   1_00_b/data/plb_bram_if_cntlr_v2_1_0.mpd line 42 - tool is overriding
   PARAMETER c_num_masters value to 2
INFO:MDT - IPNAME:plb_bram_if_cntlr_1 INSTANCE:plb_bram_if_cntlr -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v
   1_00_b/data/plb_bram_if_cntlr_v2_1_0.mpd line 49 - tool is overriding
   PARAMETER c_plb_mid_width value to 1
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/
   data/bram_block_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x4000
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/
   data/bram_block_v2_1_0.mpd line 37 - tool is overriding PARAMETER
   C_PORT_DWIDTH value to 64
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/
   data/bram_block_v2_1_0.mpd line 39 - tool is overriding PARAMETER C_NUM_WE
   value to 8
INFO:MDT - IPNAME:plb2opb_bridge_0 INSTANCE:plb2opb_bridge -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_0
   1_a/data/plb2opb_bridge_v2_1_0.mpd line 49 - tool is overriding PARAMETER
   C_PLB_NUM_MASTERS value to 2
INFO:MDT - IPNAME:plb2opb_bridge_0 INSTANCE:plb2opb_bridge -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_0
   1_a/data/plb2opb_bridge_v2_1_0.mpd line 50 - tool is overriding PARAMETER
   C_PLB_MID_WIDTH value to 1
INFO:MDT - IPNAME:opb_v20_0 INSTANCE:opb_v20 -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_v20_v1_10_c/dat
   a/opb_v20_v2_1_0.mpd line 38 - tool is overriding PARAMETER C_NUM_MASTERS
   value to 1
INFO:MDT - IPNAME:opb_v20_0 INSTANCE:opb_v20 -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_v20_v1_10_c/dat
   a/opb_v20_v2_1_0.mpd line 39 - tool is overriding PARAMETER C_NUM_SLAVES
   value to 1

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
WARNING:MDT - : plb2opb_bridge_0 DCR bus interface is not set

Check platform configuration ...
IPNAME:isocm_v10 INSTANCE:iocm - /home/kfleming/plbXMD/system.mhs line 79 - 1
master(s) : 1 slave(s)
IPNAME:dsocm_v10 INSTANCE:docm - /home/kfleming/plbXMD/system.mhs line 104 - 1
master(s) : 1 slave(s)
IPNAME:plb_v34 INSTANCE:plb - /home/kfleming/plbXMD/system.mhs line 127 - 2
master(s) : 2 slave(s)
IPNAME:opb_v20 INSTANCE:opb_v20_0 - /home/kfleming/plbXMD/system.mhs line 177 -
1 master(s) : 1 slave(s)

Check port drivers...

WARNING:MDT - PORT:Dbg_TDO_0 CONNECTOR:Dbg_TDO -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_mdm_v2_00_a/dat
   a/opb_mdm_v2_1_0.mpd line 68 - No driver found. Port will be driven to GND!
WARNING:MDT - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_mdm_v2_00_a/dat
   a/opb_mdm_v2_1_0.mpd line 121 - No driver found. Port will be driven to GND!
WARNING:MDT - PORT:Debug_Rst CONNECTOR:Debug_Rst -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_mdm_v2_00_a/dat
   a/opb_mdm_v2_1_0.mpd line 52 - floating connection!
WARNING:MDT - PORT:Ext_BRK CONNECTOR:Ext_BRK -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_mdm_v2_00_a/dat
   a/opb_mdm_v2_1_0.mpd line 53 - floating connection!
WARNING:MDT - PORT:Ext_NM_BRK CONNECTOR:Ext_NM_BRK -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_mdm_v2_00_a/dat
   a/opb_mdm_v2_1_0.mpd line 54 - floating connection!
WARNING:MDT - PORT:Dbg_Clk_0 CONNECTOR:Dbg_Clk -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_mdm_v2_00_a/dat
   a/opb_mdm_v2_1_0.mpd line 66 - floating connection!
WARNING:MDT - PORT:Dbg_TDI_0 CONNECTOR:Dbg_TDI -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_mdm_v2_00_a/dat
   a/opb_mdm_v2_1_0.mpd line 67 - floating connection!
WARNING:MDT - PORT:Dbg_Reg_En_0 CONNECTOR:Dbg_Reg_En -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_mdm_v2_00_a/dat
   a/opb_mdm_v2_1_0.mpd line 69 - floating connection!
WARNING:MDT - PORT:Dbg_Capture_0 CONNECTOR:Dbg_Capture -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_mdm_v2_00_a/dat
   a/opb_mdm_v2_1_0.mpd line 70 - floating connection!
WARNING:MDT - PORT:Dbg_Update_0 CONNECTOR:Dbg_Update -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_mdm_v2_00_a/dat
   a/opb_mdm_v2_1_0.mpd line 71 - floating connection!
WARNING:MDT - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_mdm_v2_00_a/dat
   a/opb_mdm_v2_1_0.mpd line 114 - floating connection!
WARNING:MDT - PORT:bscan_reset CONNECTOR:bscan_reset -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_mdm_v2_00_a/dat
   a/opb_mdm_v2_1_0.mpd line 115 - floating connection!
WARNING:MDT - PORT:bscan_shift CONNECTOR:bscan_shift -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_mdm_v2_00_a/dat
   a/opb_mdm_v2_1_0.mpd line 116 - floating connection!
WARNING:MDT - PORT:bscan_update CONNECTOR:bscan_update -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_mdm_v2_00_a/dat
   a/opb_mdm_v2_1_0.mpd line 117 - floating connection!
WARNING:MDT - PORT:bscan_capture CONNECTOR:bscan_capture -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_mdm_v2_00_a/dat
   a/opb_mdm_v2_1_0.mpd line 118 - floating connection!
WARNING:MDT - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_mdm_v2_00_a/dat
   a/opb_mdm_v2_1_0.mpd line 119 - floating connection!
WARNING:MDT - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_mdm_v2_00_a/dat
   a/opb_mdm_v2_1_0.mpd line 120 - floating connection!

Performing Clock DRCs...


Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:isocm_bram - /home/kfleming/plbXMD/system.mhs line 97
- elaborating IP
IPNAME:bram_block INSTANCE:dsocm_bram - /home/kfleming/plbXMD/system.mhs line
121 - elaborating IP
IPNAME:bram_block INSTANCE:plb_bram_if_cntlr_1_bram -
/home/kfleming/plbXMD/system.mhs line 147 - elaborating IP


Writing HDL for elaborated instances ...

Inserting wrapper level ...

Completion time: 0.00 seconds


Constructing platform-level connectivity ...

Completion time: 0.00 seconds

Writing (top-level) BMM ...


Writing (top-level and wrappers) HDL ...


Generating synthesis project file ...


Running XST synthesis ...

INFO:MDT - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized.
INSTANCE:ppc405_0 - /home/kfleming/plbXMD/system.mhs line 30 - Running XST
synthesis

INSTANCE:ppc405_1 - /home/kfleming/plbXMD/system.mhs line 50 - Running XST
synthesis

INSTANCE:jtagppc_0 - /home/kfleming/plbXMD/system.mhs line 56 - Running XST
synthesis

INSTANCE:reset_block - /home/kfleming/plbXMD/system.mhs line 63 - Running XST
synthesis

INSTANCE:iocm - /home/kfleming/plbXMD/system.mhs line 79 - Running XST synthesis

INSTANCE:iocm_cntlr - /home/kfleming/plbXMD/system.mhs line 87 - Running XST
synthesis

INSTANCE:isocm_bram - /home/kfleming/plbXMD/system.mhs line 97 - Running XST
synthesis

INSTANCE:docm - /home/kfleming/plbXMD/system.mhs line 104 - Running XST
synthesis

INSTANCE:docm_cntlr - /home/kfleming/plbXMD/system.mhs line 112 - Running XST
synthesis

INSTANCE:dsocm_bram - /home/kfleming/plbXMD/system.mhs line 121 - Running XST
synthesis

INSTANCE:plb - /home/kfleming/plbXMD/system.mhs line 127 - Running XST synthesis

INSTANCE:plb_bram_if_cntlr_1 - /home/kfleming/plbXMD/system.mhs line 137 -
Running XST synthesis

INSTANCE:plb_bram_if_cntlr_1_bram - /home/kfleming/plbXMD/system.mhs line 147 -
Running XST synthesis

INSTANCE:dcm_0 - /home/kfleming/plbXMD/system.mhs line 153 - Running XST
synthesis

INSTANCE:plb2opb_bridge_0 - /home/kfleming/plbXMD/system.mhs line 168 - Running
XST synthesis

INSTANCE:opb_v20_0 - /home/kfleming/plbXMD/system.mhs line 177 - Running XST
synthesis

INSTANCE:opb_mdm_0 - /home/kfleming/plbXMD/system.mhs line 184 - Running XST
synthesis


Running NGCBUILD ...


Rebuilding cache ...


Total run time: 390.00 seconds

Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"

xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...

XST completed

Release 10.1.03 - ngcbuild K.39 (lin64)

Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

Overriding Xilinx file <ngcflow.csf> with local file
</usr/local/Xilinx/10.1/ISE/data/ngcflow.csf>


Command Line: /usr/local/Xilinx/10.1/ISE/bin/lin64/unwrapped/ngcbuild
./system.ngc ../implementation/system.ngc


Reading NGO file "/home/kfleming/plbXMD/synthesis/system.ngc" ...


Partition Implementation Status
-------------------------------


  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../implementation/system.ngc" ...


Writing NGCBUILD log file "../implementation/system.blc"...


NGCBUILD done.
*********************************************

Running Xilinx Implementation tools..
*********************************************
xilperl /usr/local/Xilinx/10.1/EDK/data/fpga_impl/manage_fastruntime_opt.pl -reduce_fanout no

xflow -wd implementation -p xc2vp30ff896-7 -implement xflow.opt system.ngc

Release 10.1.03 - Xflow K.39 (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

xflow -wd implementation -p xc2vp30ff896-7 -implement xflow.opt system.ngc  
PMSPEC -- Overriding Xilinx file
</usr/local/Xilinx/10.1/EDK/virtex2p/data/virtex2p.acd> with local file
</usr/local/Xilinx/10.1/ISE/virtex2p/data/virtex2p.acd>

Using Flow File: /home/kfleming/plbXMD/implementation/fpga.flw 
Using Option File(s): 
 /home/kfleming/plbXMD/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc2vp30ff896-7 -nt timestamp -bm system.bmm
"/home/kfleming/plbXMD/implementation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#

Release 10.1.03 - ngdbuild K.39 (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</usr/local/Xilinx/10.1/EDK/virtex2p/data/virtex2p.acd> with local file
</usr/local/Xilinx/10.1/ISE/virtex2p/data/virtex2p.acd>


Command Line: /usr/local/Xilinx/10.1/ISE/bin/lin64/unwrapped/ngdbuild -p
xc2vp30ff896-7 -nt timestamp -bm system.bmm
/home/kfleming/plbXMD/implementation/system.ngc -uc system.ucf system.ngd

Reading NGO file "/home/kfleming/plbXMD/implementation/system.ngc" ...

Loading design module
"/home/kfleming/plbXMD/implementation/ppc405_0_wrapper.ngc"...
Loading design module
"/home/kfleming/plbXMD/implementation/ppc405_1_wrapper.ngc"...
Loading design module
"/home/kfleming/plbXMD/implementation/jtagppc_0_wrapper.ngc"...
Loading design module
"/home/kfleming/plbXMD/implementation/reset_block_wrapper.ngc"...
Loading design module "/home/kfleming/plbXMD/implementation/iocm_wrapper.ngc"...
Loading design module
"/home/kfleming/plbXMD/implementation/iocm_cntlr_wrapper.ngc"...
Loading design module
"/home/kfleming/plbXMD/implementation/isocm_bram_wrapper.ngc"...
Loading design module "/home/kfleming/plbXMD/implementation/docm_wrapper.ngc"...
Loading design module
"/home/kfleming/plbXMD/implementation/docm_cntlr_wrapper.ngc"...
Loading design module
"/home/kfleming/plbXMD/implementation/dsocm_bram_wrapper.ngc"...
Loading design module "/home/kfleming/plbXMD/implementation/plb_wrapper.ngc"...

Loading design module
"/home/kfleming/plbXMD/implementation/plb_bram_if_cntlr_1_wrapper.ngc"...
Loading design module
"/home/kfleming/plbXMD/implementation/plb_bram_if_cntlr_1_bram_wrapper.ngc"...
Loading design module
"/home/kfleming/plbXMD/implementation/dcm_0_wrapper.ngc"...
Loading design module
"/home/kfleming/plbXMD/implementation/plb2opb_bridge_0_wrapper.ngc"...
Loading design module
"/home/kfleming/plbXMD/implementation/opb_v20_0_wrapper.ngc"...
Loading design module
"/home/kfleming/plbXMD/implementation/opb_mdm_0_wrapper.ngc"...
Gathering constraint information from source properties...

Done.

Applying constraints in "system.ucf" to the design...

Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into DCM instance dcm_0/Using_Virtex.DCM_INST.
   The following new TNM groups and period specifications were generated at the
   DCM output(s): 
   CLK0: <TIMESPEC TS_dcm_0_dcm_0_CLK0_BUF = PERIOD "dcm_0_dcm_0_CLK0_BUF"
   TS_sys_clk_pin HIGH 50%>

Done...
Checking Partitions ...

Processing BMM file ...

Checking expanded design ...

WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SL
   OW_MODE_BURSTXFER.I_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SL
   OW_MODE_BURSTXFER.I_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[0].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[1].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[2].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG2' has unconnected output pin
WARNING:NgdBuild:478 - clock net opb_mdm_0/bscan_drck1 with clock driver
   opb_mdm_0/opb_mdm_0/BUFG_DRCK1 drives no clock pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  12

Writing NGD file "system.ngd" ...

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.




#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b system.ngd system.pcf 
#----------------------------------------------#

Release 10.1.03 - Map K.39 (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

PMSPEC -- Overriding Xilinx file
</usr/local/Xilinx/10.1/EDK/data/Xdh_PrimTypeLib.xda> with local file
</usr/local/Xilinx/10.1/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "2vp30ff896-7".

Mapping design into LUTs...

Writing file system_map.ngm...

Running directed packing...
Running delay-based LUT packing...

Running related packing...
Writing design file "system_map.ncd"...


Design Summary:
Number of errors:      0
Number of warnings:   37
Logic Utilization:
  Number of Slice Flip Flops:         1,000 out of  27,392    3%
  Number of 4 input LUTs:             1,144 out of  27,392    4%
Logic Distribution:
  Number of occupied Slices:          1,009 out of  13,696    7%
    Number of Slices containing only related logic:   1,009 out of   1,009 100%
    Number of Slices containing unrelated logic:          0 out of   1,009   0%
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:       1,181 out of  27,392    4%
    Number used as logic:               870
    Number used as a route-thru:         37
    Number used for Dual Port RAMs:     180
      (Two LUTs used per Dual Port RAM)
    Number used as Shift registers:      94
  Number of bonded IOBs:                  9 out of     556    1%
  Number of PPC405s:                      2 out of       2  100%
  Number of JTAGPPCs:                     1 out of       1  100%
  Number of RAMB16s:                     24 out of     136   17%
  Number of BUFGMUXs:                     2 out of      16   12%
  Number of DCMs:                         1 out of       8   12%
  Number of BSCANs:                       1 out of       1  100%

Peak Memory Usage:  481 MB
Total REAL time to MAP completion:  23 secs 
Total CPU time to MAP completion:   22 secs 

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Mapping completed.
See MAP report file "system_map.mrp" for details.




#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#

Release 10.1.03 - par K.39 (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </usr/local/Xilinx/10.1/EDK/data/parBmgr.acd> with local file
</usr/local/Xilinx/10.1/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '2vp30.nph' in environment
/usr/local/Xilinx/10.1/ISE:/usr/local/Xilinx/10.1/EDK.

   "system" is an NCD, version 3.2, device xc2vp30, package ff896, speed -7


Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.400 Volts. (default - Range: 1.400 to 1.600 Volts)


INFO:Timing:3377 - Intersecting Constraints found and resolved.  For more information see the TSI report.

Device speed data version:  "PRODUCTION 1.94 2008-07-25".


Device Utilization Summary:

   Number of BSCANs                          1 out of 1     100%
   Number of BUFGMUXs                        2 out of 16     12%
   Number of DCMs                            1 out of 8      12%
   Number of External IOBs                   9 out of 556     1%
      Number of LOCed IOBs                   9 out of 9     100%

   Number of JTAGPPCs                        1 out of 1     100%
   Number of PPC405s                         2 out of 2     100%
   Number of RAMB16s                        24 out of 136    17%
   Number of SLICEs                       1009 out of 13696   7%


Overall effort level (-ol):   High 
Placer effort level (-pl):    High 
Placer cost table entry (-t): 1
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 12 secs 
Finished initial Timing Analysis.  REAL time: 12 secs 

WARNING:Par:288 - The signal docm_DSOCMBRAMABUS<10> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal docm_DSOCMBRAMABUS<11> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal docm_DSOCMBRAMABUS<12> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal docm_DSOCMBRAMABUS<13> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal docm_DSOCMBRAMABUS<14> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal docm_DSOCMBRAMABUS<15> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal docm_DSOCMBRAMABUS<16> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal docm_DSOCMBRAMABUS<17> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal docm_DSOCMBRAMABUS<8> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal docm_DSOCMBRAMABUS<9> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal iocm_ISOCMBRAMRDABUS<10> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal iocm_ISOCMBRAMRDABUS<11> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal iocm_ISOCMBRAMRDABUS<12> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal iocm_ISOCMBRAMRDABUS<13> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal iocm_ISOCMBRAMRDABUS<14> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal iocm_ISOCMBRAMRDABUS<15> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal iocm_ISOCMBRAMRDABUS<16> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal iocm_ISOCMBRAMRDABUS<17> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal iocm_ISOCMBRAMRDABUS<8> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal iocm_ISOCMBRAMRDABUS<9> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal iocm_ISOCMBRAMWRABUS<10> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal iocm_ISOCMBRAMWRABUS<11> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal iocm_ISOCMBRAMWRABUS<12> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal iocm_ISOCMBRAMWRABUS<13> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal iocm_ISOCMBRAMWRABUS<14> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal iocm_ISOCMBRAMWRABUS<15> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal iocm_ISOCMBRAMWRABUS<16> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal iocm_ISOCMBRAMWRABUS<17> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal iocm_ISOCMBRAMWRABUS<8> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal iocm_ISOCMBRAMWRABUS<9> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal isocm_bram/BRAM_Din_A<0> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal isocm_bram/BRAM_Din_A<1> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal isocm_bram/BRAM_Din_A<2> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal isocm_bram/BRAM_Din_A<3> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal isocm_bram/BRAM_Din_A<4> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal isocm_bram/BRAM_Din_A<5> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal isocm_bram/BRAM_Din_A<6> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal isocm_bram/BRAM_Din_A<7> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal isocm_bram/BRAM_Din_A<8> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal isocm_bram/BRAM_Din_A<9> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal isocm_bram/BRAM_Din_A<10> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal isocm_bram/BRAM_Din_A<11> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal isocm_bram/BRAM_Din_A<12> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal isocm_bram/BRAM_Din_A<13> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal isocm_bram/BRAM_Din_A<14> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal isocm_bram/BRAM_Din_A<15> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal isocm_bram/BRAM_Din_A<16> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal isocm_bram/BRAM_Din_A<17> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal isocm_bram/BRAM_Din_A<18> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal isocm_bram/BRAM_Din_A<19> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal isocm_bram/BRAM_Din_A<20> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal isocm_bram/BRAM_Din_A<21> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal isocm_bram/BRAM_Din_A<22> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal isocm_bram/BRAM_Din_A<23> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal isocm_bram/BRAM_Din_A<24> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal isocm_bram/BRAM_Din_A<25> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal isocm_bram/BRAM_Din_A<26> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal isocm_bram/BRAM_Din_A<27> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal isocm_bram/BRAM_Din_A<28> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal isocm_bram/BRAM_Din_A<29> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal isocm_bram/BRAM_Din_A<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal isocm_bram/BRAM_Din_A<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal isocm_bram/BRAM_Din_A<32> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal isocm_bram/BRAM_Din_A<33> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal isocm_bram/BRAM_Din_A<34> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal isocm_bram/BRAM_Din_A<35> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal isocm_bram/BRAM_Din_A<36> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal isocm_bram/BRAM_Din_A<37> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal isocm_bram/BRAM_Din_A<38> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal isocm_bram/BRAM_Din_A<39> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal isocm_bram/BRAM_Din_A<40> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal isocm_bram/BRAM_Din_A<41> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal isocm_bram/BRAM_Din_A<42> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal isocm_bram/BRAM_Din_A<43> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal isocm_bram/BRAM_Din_A<44> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal isocm_bram/BRAM_Din_A<45> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal isocm_bram/BRAM_Din_A<46> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal isocm_bram/BRAM_Din_A<47> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal isocm_bram/BRAM_Din_A<48> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal isocm_bram/BRAM_Din_A<49> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal isocm_bram/BRAM_Din_A<50> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal isocm_bram/BRAM_Din_A<51> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal isocm_bram/BRAM_Din_A<52> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal isocm_bram/BRAM_Din_A<53> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal isocm_bram/BRAM_Din_A<54> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal isocm_bram/BRAM_Din_A<55> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal isocm_bram/BRAM_Din_A<56> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal isocm_bram/BRAM_Din_A<57> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal isocm_bram/BRAM_Din_A<58> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal isocm_bram/BRAM_Din_A<59> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal isocm_bram/BRAM_Din_A<60> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal isocm_bram/BRAM_Din_A<61> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal isocm_bram/BRAM_Din_A<62> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal isocm_bram/BRAM_Din_A<63> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dsocm_bram/dsocm_bram/BRAM_Din_B<0> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal dsocm_bram/dsocm_bram/BRAM_Din_B<1> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal dsocm_bram/dsocm_bram/BRAM_Din_B<2> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal dsocm_bram/dsocm_bram/BRAM_Din_B<3> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal dsocm_bram/dsocm_bram/BRAM_Din_B<4> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal dsocm_bram/dsocm_bram/BRAM_Din_B<5> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal dsocm_bram/dsocm_bram/BRAM_Din_B<6> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal dsocm_bram/dsocm_bram/BRAM_Din_B<7> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal dsocm_bram/dsocm_bram/BRAM_Din_B<8> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal dsocm_bram/dsocm_bram/BRAM_Din_B<9> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal dsocm_bram/dsocm_bram/BRAM_Din_B<10> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal dsocm_bram/dsocm_bram/BRAM_Din_B<11> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal dsocm_bram/dsocm_bram/BRAM_Din_B<12> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal dsocm_bram/dsocm_bram/BRAM_Din_B<13> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal dsocm_bram/dsocm_bram/BRAM_Din_B<14> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal dsocm_bram/dsocm_bram/BRAM_Din_B<15> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal dsocm_bram/dsocm_bram/BRAM_Din_B<16> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal dsocm_bram/dsocm_bram/BRAM_Din_B<17> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal dsocm_bram/dsocm_bram/BRAM_Din_B<18> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal dsocm_bram/dsocm_bram/BRAM_Din_B<19> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal dsocm_bram/dsocm_bram/BRAM_Din_B<20> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal dsocm_bram/dsocm_bram/BRAM_Din_B<21> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal dsocm_bram/dsocm_bram/BRAM_Din_B<22> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal dsocm_bram/dsocm_bram/BRAM_Din_B<23> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal dsocm_bram/dsocm_bram/BRAM_Din_B<24> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal dsocm_bram/dsocm_bram/BRAM_Din_B<25> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal dsocm_bram/dsocm_bram/BRAM_Din_B<26> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal dsocm_bram/dsocm_bram/BRAM_Din_B<27> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal dsocm_bram/dsocm_bram/BRAM_Din_B<28> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal dsocm_bram/dsocm_bram/BRAM_Din_B<29> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal dsocm_bram/dsocm_bram/BRAM_Din_B<30> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal dsocm_bram/dsocm_bram/BRAM_Din_B<31> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<0> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<1> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<2> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<3> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<4> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<5> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<6> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<7> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<8> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<9> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<10> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<11> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<12> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<13> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<14> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<15> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<16> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<17> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<18> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<19> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<20> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<21> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<22> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<23> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<24> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<25> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<26> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<27> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<28> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<29> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<30> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<31> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<32> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<33> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<34> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<35> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<36> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<37> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<38> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<39> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<40> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<41> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<42> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<43> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<44> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<45> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<46> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<47> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<48> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<49> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<50> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<51> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<52> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<53> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<54> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<55> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<56> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<57> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<58> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<59> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<60> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<61> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<62> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<63> has no load.  PAR will not
   attempt to route this signal.

Starting Placer


Phase 1.1
Phase 1.1 (Checksum:ba867) REAL time: 13 secs 

Phase 2.7
Phase 2.7 (Checksum:ba867) REAL time: 13 secs 

Phase 3.31
WARNING:Place:479 - Use of the left PPC405 has been detected. The left processor requires special design considerations
   when operating above 350 MHz in the -7 speed grade part. Please see Xilinx Application Note XAPP755 for details.
Phase 3.31 (Checksum:d0303) REAL time: 13 secs 

Phase 4.2

......
.

Phase 4.2 (Checksum:dedc9) REAL time: 14 secs 

Phase 5.30
Phase 5.30 (Checksum:dedc9) REAL time: 14 secs 

Phase 6.3
Phase 6.3 (Checksum:dedc9) REAL time: 14 secs 

Phase 7.5
Phase 7.5 (Checksum:dedc9) REAL time: 15 secs 

Phase 8.8

......................................
..
......
..................
.........
Phase 8.8 (Checksum:16d00e4) REAL time: 54 secs 

Phase 9.5

Phase 9.5 (Checksum:16d00e4) REAL time: 54 secs 

Phase 10.18

Phase 10.18 (Checksum:16c9b46) REAL time: 1 mins 5 secs 

Phase 11.5
Phase 11.5 (Checksum:16c9b46) REAL time: 1 mins 5 secs 

Phase 12.27
Phase 12.27 (Checksum:16c9b46) REAL time: 1 mins 6 secs 

Phase 13.24
Phase 13.24 (Checksum:16c9b46) REAL time: 1 mins 6 secs 


REAL time consumed by placer: 1 mins 6 secs 
CPU  time consumed by placer: 1 mins 2 secs 
Writing design to file system.ncd


Total REAL time to Placer completion: 1 mins 7 secs 
Total CPU time to Placer completion: 1 mins 3 secs 


Starting Router


Phase 1: 9659 unrouted;       REAL time: 1 mins 29 secs 


Phase 2: 8029 unrouted;       REAL time: 1 mins 30 secs 


Phase 3: 1292 unrouted;       REAL time: 1 mins 36 secs 

Phase 4: 1292 unrouted; (8928)      REAL time: 1 mins 36 secs 

Phase 5: 1288 unrouted; (0)      REAL time: 1 mins 36 secs 

Phase 6: 1288 unrouted; (0)      REAL time: 1 mins 36 secs 


Phase 7: 0 unrouted; (177)      REAL time: 1 mins 40 secs 


Phase 8: 0 unrouted; (177)      REAL time: 1 mins 44 secs 


Updating file: system.ncd with current fully routed design.


Phase 9: 0 unrouted; (177)      REAL time: 1 mins 47 secs 

Phase 10: 0 unrouted; (177)      REAL time: 1 mins 48 secs 


Phase 11: 0 unrouted; (177)      REAL time: 1 mins 50 secs 


Phase 12: 0 unrouted; (177)      REAL time: 1 mins 54 secs 


Phase 13: 0 unrouted; (177)      REAL time: 1 mins 57 secs 


Phase 14: 0 unrouted; (0)      REAL time: 2 mins 6 secs 

WARNING:Route - CLK Net:sys_clk_pin_IBUFG is being routed on general routing resources. Please consider using a
   dedicated clocking routing resource. For more information on clock routing resources, see the target architecture's
   user guide.

Total REAL time to Router completion: 2 mins 7 secs 
Total CPU time to Router completion: 1 mins 59 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|dsocm_porta_BRAM_Clk |              |      |      |            |             |
|                     |     BUFGMUX0P| No   |  719 |  0.258     |  1.251      |
+---------------------+--------------+------+------+------------+-------------+
| opb_mdm_0/Dbg_Clk_7 |     BUFGMUX7S| No   |   53 |  0.105     |  1.230      |
+---------------------+--------------+------+------+------------+-------------+
|   sys_clk_pin_IBUFG |         Local|      |    4 |  0.918     |  1.853      |
+---------------------+--------------+------+------+------------+-------------+
|opb_mdm_0/bscan_upda |              |      |      |            |             |
|                  te |         Local|      |    1 |  0.000     |  0.356      |
+---------------------+--------------+------+------+------------+-------------+
|jtagppc_0_0_JTGC405T |              |      |      |            |             |
|                  CK |         Local|      |    2 |  1.746     |  4.619      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

Timing Score: 0

INFO:Timing:2761 - N/A entries in the Constraints list may indicate that the constraint does not cover any paths or that it has no
   requested value.
Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

------------------------------------------------------------------------------------------------------
  Constraint                                |  Check  | Worst Case |  Best Case | Timing |   Timing   
                                            |         |    Slack   | Achievable | Errors |    Score   
------------------------------------------------------------------------------------------------------
  TS_dcm_0_dcm_0_CLK0_BUF = PERIOD TIMEGRP  | SETUP   |     0.086ns|     9.914ns|       0|           0
  "dcm_0_dcm_0_CLK0_BUF" TS_sys_clk_pin     | HOLD    |     0.255ns|            |       0|           0
       HIGH 50%                             |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | SETUP   |     7.206ns|     2.794ns|       0|           0
  pin" 10 ns HIGH 50%                       | HOLD    |     0.348ns|            |       0|           0
------------------------------------------------------------------------------------------------------
  PATH "TS_RST1_path" TIG                   | SETUP   |         N/A|     3.582ns|     N/A|           0
------------------------------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      2.794ns|      9.914ns|            0|            0|            5|        19324|
| TS_dcm_0_dcm_0_CLK0_BUF       |     10.000ns|      9.914ns|          N/A|            0|            0|        19324|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints list may indicate that the 
   constraint does not cover any paths or that it has no requested value.


Generating Pad Report.


All signals are completely routed.

WARNING:Par:283 - There are 190 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 2 mins 20 secs 
Total CPU time to PAR completion: 2 mins 11 secs 

Peak Memory Usage:  492 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 194
Number of info messages: 2


Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#

Release 10.1.03 - Trace  (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
</usr/local/Xilinx/10.1/EDK/virtex2p/data/virtex2p.acd> with local file
</usr/local/Xilinx/10.1/ISE/virtex2p/data/virtex2p.acd>
Loading device for application Rf_Device from file '2vp30.nph' in environment
/usr/local/Xilinx/10.1/ISE:/usr/local/Xilinx/10.1/EDK.

   "system" is an NCD, version 3.2, device xc2vp30, package ff896, speed -7

INFO:Timing:3377 - Intersecting Constraints found and resolved.  For more
   information see the TSI report.

--------------------------------------------------------------------------------
Release 10.1.03 Trace  (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

/usr/local/Xilinx/10.1/ISE/bin/lin64/unwrapped/trce -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc2vp30,-7 (PRODUCTION 1.94 2008-07-25)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover 19332 paths, 0 nets, and 7075 connections

Design statistics:
   Minimum period:   9.914ns (Maximum frequency: 100.867MHz)


Analysis completed Sun Feb 21 18:10:25 2010
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 3
Total time: 13 secs 



xflow done!
touch __xps/system_routed
xilperl /usr/local/Xilinx/10.1/EDK/data/fpga_impl/observe_par.pl -error no implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation; bitgen -w -f bitgen.ut system

Release 10.1.03 - Bitgen K.39 (lin64)

Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

PMSPEC -- Overriding Xilinx file
</usr/local/Xilinx/10.1/EDK/virtex2p/data/virtex2p.acd> with local file
</usr/local/Xilinx/10.1/ISE/virtex2p/data/virtex2p.acd>

Loading device for application Rf_Device from file '2vp30.nph' in environment
/usr/local/Xilinx/10.1/ISE:/usr/local/Xilinx/10.1/EDK.

   "system" is an NCD, version 3.2, device xc2vp30, package ff896, speed -7

Opened constraints file system.pcf.


Sun Feb 21 18:10:32 2010


INFO:Data2MEM:100 - BRAM 'plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s9_s9_0' updated to placement 'RAMB16_X4Y8' from design.


INFO:Data2MEM:100 - BRAM 'plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s9_s9_1' updated to placement 'RAMB16_X4Y11' from design.


INFO:Data2MEM:100 - BRAM 'plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s9_s9_2' updated to placement 'RAMB16_X4Y12' from design.


INFO:Data2MEM:100 - BRAM 'plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s9_s9_3' updated to placement 'RAMB16_X3Y8' from design.


INFO:Data2MEM:100 - BRAM 'plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s9_s9_4' updated to placement 'RAMB16_X3Y9' from design.


INFO:Data2MEM:100 - BRAM 'plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s9_s9_5' updated to placement 'RAMB16_X4Y10' from design.


INFO:Data2MEM:100 - BRAM 'plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s9_s9_6' updated to placement 'RAMB16_X5Y12' from design.


INFO:Data2MEM:100 - BRAM 'plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s9_s9_7' updated to placement 'RAMB16_X3Y11' from design.


INFO:Data2MEM:100 - BRAM 'dsocm_bram/dsocm_bram/ramb16_s4_s4_0' updated to placement 'RAMB16_X7Y12' from design.


INFO:Data2MEM:100 - BRAM 'dsocm_bram/dsocm_bram/ramb16_s4_s4_1' updated to placement 'RAMB16_X6Y12' from design.


INFO:Data2MEM:100 - BRAM 'dsocm_bram/dsocm_bram/ramb16_s4_s4_2' updated to placement 'RAMB16_X4Y14' from design.


INFO:Data2MEM:100 - BRAM 'dsocm_bram/dsocm_bram/ramb16_s4_s4_3' updated to placement 'RAMB16_X5Y13' from design.


INFO:Data2MEM:100 - BRAM 'dsocm_bram/dsocm_bram/ramb16_s4_s4_4' updated to placement 'RAMB16_X6Y13' from design.


INFO:Data2MEM:100 - BRAM 'dsocm_bram/dsocm_bram/ramb16_s4_s4_5' updated to placement 'RAMB16_X5Y14' from design.


INFO:Data2MEM:100 - BRAM 'dsocm_bram/dsocm_bram/ramb16_s4_s4_6' updated to placement 'RAMB16_X3Y12' from design.


INFO:Data2MEM:100 - BRAM 'dsocm_bram/dsocm_bram/ramb16_s4_s4_7' updated to placement 'RAMB16_X4Y13' fRunning DRC.

WARNING:PhysDesignRules:367 - The signal <docm_DSOCMBRAMABUS<10>> is incomplete.
   The signal does not drive any load pins in the design.

WARNING:PhysDesignRules:367 - The signal <docm_DSOCMBRAMABUS<11>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <docm_DSOCMBRAMABUS<12>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <docm_DSOCMBRAMABUS<13>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <docm_DSOCMBRAMABUS<14>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <docm_DSOCMBRAMABUS<15>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <docm_DSOCMBRAMABUS<16>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <docm_DSOCMBRAMABUS<17>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <docm_DSOCMBRAMABUS<8>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <docm_DSOCMBRAMABUS<9>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <iocm_ISOCMBRAMRDABUS<10>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <iocm_ISOCMBRAMRDABUS<11>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <iocm_ISOCMBRAMRDABUS<12>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <iocm_ISOCMBRAMRDABUS<13>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <iocm_ISOCMBRAMRDABUS<14>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <iocm_ISOCMBRAMRDABUS<15>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <iocm_ISOCMBRAMRDABUS<16>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <iocm_ISOCMBRAMRDABUS<17>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <iocm_ISOCMBRAMRDABUS<8>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <iocm_ISOCMBRAMRDABUS<9>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <iocm_ISOCMBRAMWRABUS<10>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <iocm_ISOCMBRAMWRABUS<11>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <iocm_ISOCMBRAMWRABUS<12>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <iocm_ISOCMBRAMWRABUS<13>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <iocm_ISOCMBRAMWRABUS<14>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <iocm_ISOCMBRAMWRABUS<15>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <iocm_ISOCMBRAMWRABUS<16>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <iocm_ISOCMBRAMWRABUS<17>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <iocm_ISOCMBRAMWRABUS<8>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <iocm_ISOCMBRAMWRABUS<9>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin CPMC405CLOCK for the
   comp ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin PLBCLK for the comp
   ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM driven
   clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMISOCMCLK for the
   comp ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMDSOCMCLK for the
   comp ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
DRC detected 0 errors and 34 warnings.  Please see the previously displayed
individual error or warning messages for more details.

Creating bit map...

Saving bit stream in "system.bit".

Bitstream generation is complete.

rom design.


INFO:Data2MEM:100 - BRAM 'isocm_bram/isocm_bram/ramb16_s9_s9_0' updated to placement 'RAMB16_X7Y9' from design.


INFO:Data2MEM:100 - BRAM 'isocm_bram/isocm_bram/ramb16_s9_s9_1' updated to placement 'RAMB16_X6Y7' from design.


INFO:Data2MEM:100 - BRAM 'isocm_bram/isocm_bram/ramb16_s9_s9_2' updated to placement 'RAMB16_X5Y6' from design.


INFO:Data2MEM:100 - BRAM 'isocm_bram/isocm_bram/ramb16_s9_s9_3' updated to placement 'RAMB16_X5Y7' from design.


INFO:Data2MEM:100 - BRAM 'isocm_bram/isocm_bram/ramb16_s9_s9_4' updated to placement 'RAMB16_X7Y8' from design.


INFO:Data2MEM:100 - BRAM 'isocm_bram/isocm_bram/ramb16_s9_s9_5' updated to placement 'RAMB16_X4Y9' from design.


INFO:Data2MEM:100 - BRAM 'isocm_bram/isocm_bram/ramb16_s9_s9_6' updated to placement 'RAMB16_X4Y7' from design.


INFO:Data2MEM:100 - BRAM 'isocm_bram/isocm_bram/ramb16_s9_s9_7' updated to placement 'RAMB16_X4Y6' from design.


*********************************************

Creating software libraries...
*********************************************
libgen -mhs system.mhs -p xc2vp30ff896-7 -lp /home/kfleming/xilinx_xup/ system.mss

libgen
Xilinx EDK 10.1.03 Build EDK_K_SP3.6
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.


Command Line: libgen -mhs system.mhs -p xc2vp30ff896-7 -lp
/home/kfleming/xilinx_xup/ system.mss 

Output Directory (-od)		: /home/kfleming/plbXMD/
Part (-p)			: virtex2p

Software Specification file	: system.mss

WARNING:MDT - IPNAME:proc_sys_reset INSTANCE:reset_block -
   /home/kfleming/plbXMD/system.mhs line 63 - deprecated core for architecture
   'virtex2p'!

WARNING:MDT - IPNAME:opb_mdm INSTANCE:opb_mdm_0 -
   /home/kfleming/plbXMD/system.mhs line 184 - deprecated core for architecture
   'virtex2p'!


Overriding IP level properties ...


Performing IP level DRCs on properties...


Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0000000000-0x00003fff) plb_bram_if_cntlr_1	plb
  (0x10000000-0x1000ffff) opb_mdm_0	plb->plb2opb_bridge_0->opb_v20_0
  (0x80000000-0x80003fff) docm_cntlr	docm
  (0xffffc000-0xffffffff) iocm_cntlr	iocm
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Check platform address map ...

Computing clock values...


Overriding system level properties ...
INFO:MDT - IPNAME:jtagppc_0 INSTANCE:jtagppc_cntlr -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_01
   _c/data/jtagppc_cntlr_v2_1_0.mpd line 36 - tcl is overriding PARAMETER
   C_NUM_PPC_USED value to 2
INFO:MDT - IPNAME:iocm INSTANCE:isocm_v10 -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/isocm_v10_v2_00_b/d
   ata/isocm_v10_v2_1_0.mpd line 36 - tcl is overriding PARAMETER C_ISARCVALUE
   value to 0xFF
INFO:MDT - IPNAME:isocm_bram INSTANCE:bram_block -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/
   data/bram_block_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x4000
INFO:MDT - IPNAME:isocm_bram INSTANCE:bram_block -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/
   data/bram_block_v2_1_0.mpd line 37 - tool is overriding PARAMETER
   C_PORT_DWIDTH value to 64
INFO:MDT - IPNAME:isocm_bram INSTANCE:bram_block -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/
   data/bram_block_v2_1_0.mpd line 39 - tool is overriding PARAMETER C_NUM_WE
   value to 2
INFO:MDT - IPNAME:docm INSTANCE:dsocm_v10 -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/dsocm_v10_v2_00_b/d
   ata/dsocm_v10_v2_1_0.mpd line 36 - tcl is overriding PARAMETER C_DSARCVALUE
   value to 0x80
INFO:MDT - IPNAME:dsocm_bram INSTANCE:bram_block -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/
   data/bram_block_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x4000
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/dat
   a/plb_v34_v2_1_0.mpd line 40 - tool is overriding PARAMETER C_PLB_NUM_MASTERS
   value to 2
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/dat
   a/plb_v34_v2_1_0.mpd line 41 - tool is overriding PARAMETER C_PLB_NUM_SLAVES
   value to 2
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/dat
   a/plb_v34_v2_1_0.mpd line 42 - tool is overriding PARAMETER C_PLB_MID_WIDTH
   value to 1
INFO:MDT - IPNAME:plb_bram_if_cntlr_1 INSTANCE:plb_bram_if_cntlr -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v
   1_00_b/data/plb_bram_if_cntlr_v2_1_0.mpd line 42 - tool is overriding
   PARAMETER c_num_masters value to 2
INFO:MDT - IPNAME:plb_bram_if_cntlr_1 INSTANCE:plb_bram_if_cntlr -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v
   1_00_b/data/plb_bram_if_cntlr_v2_1_0.mpd line 49 - tool is overriding
   PARAMETER c_plb_mid_width value to 1
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/
   data/bram_block_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x4000
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/
   data/bram_block_v2_1_0.mpd line 37 - tool is overriding PARAMETER
   C_PORT_DWIDTH value to 64
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/
   data/bram_block_v2_1_0.mpd line 39 - tool is overriding PARAMETER C_NUM_WE
   value to 8
INFO:MDT - IPNAME:plb2opb_bridge_0 INSTANCE:plb2opb_bridge -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_0
   1_a/data/plb2opb_bridge_v2_1_0.mpd line 49 - tool is overriding PARAMETER
   C_PLB_NUM_MASTERS value to 2
INFO:MDT - IPNAME:plb2opb_bridge_0 INSTANCE:plb2opb_bridge -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_0
   1_a/data/plb2opb_bridge_v2_1_0.mpd line 50 - tool is overriding PARAMETER
   C_PLB_MID_WIDTH value to 1
INFO:MDT - IPNAME:opb_v20_0 INSTANCE:opb_v20 -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_v20_v1_10_c/dat
   a/opb_v20_v2_1_0.mpd line 38 - tool is overriding PARAMETER C_NUM_MASTERS
   value to 1
INFO:MDT - IPNAME:opb_v20_0 INSTANCE:opb_v20 -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_v20_v1_10_c/dat
   a/opb_v20_v2_1_0.mpd line 39 - tool is overriding PARAMETER C_NUM_SLAVES
   value to 1

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
WARNING:MDT - : plb2opb_bridge_0 DCR bus interface is not set

Check platform configuration ...

IPNAME:isocm_v10 INSTANCE:iocm - /home/kfleming/plbXMD/system.mhs line 79 - 1
master(s) : 1 slave(s)
IPNAME:dsocm_v10 INSTANCE:docm - /home/kfleming/plbXMD/system.mhs line 104 - 1
master(s) : 1 slave(s)
IPNAME:plb_v34 INSTANCE:plb - /home/kfleming/plbXMD/system.mhs line 127 - 2
master(s) : 2 slave(s)
IPNAME:opb_v20 INSTANCE:opb_v20_0 - /home/kfleming/plbXMD/system.mhs line 177 -
1 master(s) : 1 slave(s)

Check port drivers...
WARNING:MDT - PORT:Dbg_TDO_0 CONNECTOR:Dbg_TDO -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_mdm_v2_00_a/dat
   a/opb_mdm_v2_1_0.mpd line 68 - No driver found. Port will be driven to GND!
WARNING:MDT - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_mdm_v2_00_a/dat
   a/opb_mdm_v2_1_0.mpd line 121 - No driver found. Port will be driven to GND!
WARNING:MDT - PORT:Debug_Rst CONNECTOR:Debug_Rst -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_mdm_v2_00_a/dat
   a/opb_mdm_v2_1_0.mpd line 52 - floating connection!
WARNING:MDT - PORT:Ext_BRK CONNECTOR:Ext_BRK -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_mdm_v2_00_a/dat
   a/opb_mdm_v2_1_0.mpd line 53 - floating connection!
WARNING:MDT - PORT:Ext_NM_BRK CONNECTOR:Ext_NM_BRK -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_mdm_v2_00_a/dat
   a/opb_mdm_v2_1_0.mpd line 54 - floating connection!
WARNING:MDT - PORT:Dbg_Clk_0 CONNECTOR:Dbg_Clk -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_mdm_v2_00_a/dat
   a/opb_mdm_v2_1_0.mpd line 66 - floating connection!
WARNING:MDT - PORT:Dbg_TDI_0 CONNECTOR:Dbg_TDI -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_mdm_v2_00_a/dat
   a/opb_mdm_v2_1_0.mpd line 67 - floating connection!
WARNING:MDT - PORT:Dbg_Reg_En_0 CONNECTOR:Dbg_Reg_En -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_mdm_v2_00_a/dat
   a/opb_mdm_v2_1_0.mpd line 69 - floating connection!
WARNING:MDT - PORT:Dbg_Capture_0 CONNECTOR:Dbg_Capture -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_mdm_v2_00_a/dat
   a/opb_mdm_v2_1_0.mpd line 70 - floating connection!
WARNING:MDT - PORT:Dbg_Update_0 CONNECTOR:Dbg_Update -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_mdm_v2_00_a/dat
   a/opb_mdm_v2_1_0.mpd line 71 - floating connection!
WARNING:MDT - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_mdm_v2_00_a/dat
   a/opb_mdm_v2_1_0.mpd line 114 - floating connection!
WARNING:MDT - PORT:bscan_reset CONNECTOR:bscan_reset -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_mdm_v2_00_a/dat
   a/opb_mdm_v2_1_0.mpd line 115 - floating connection!
WARNING:MDT - PORT:bscan_shift CONNECTOR:bscan_shift -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_mdm_v2_00_a/dat
   a/opb_mdm_v2_1_0.mpd line 116 - floating connection!
WARNING:MDT - PORT:bscan_update CONNECTOR:bscan_update -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_mdm_v2_00_a/dat
   a/opb_mdm_v2_1_0.mpd line 117 - floating connection!
WARNING:MDT - PORT:bscan_capture CONNECTOR:bscan_capture -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_mdm_v2_00_a/dat
   a/opb_mdm_v2_1_0.mpd line 118 - floating connection!
WARNING:MDT - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_mdm_v2_00_a/dat
   a/opb_mdm_v2_1_0.mpd line 119 - floating connection!
WARNING:MDT - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_mdm_v2_00_a/dat
   a/opb_mdm_v2_1_0.mpd line 120 - floating connection!

Performing Clock DRCs...

WARNING:MDT - standalone - /home/kfleming/plbXMD/system.mss line 5 - deprecated
   os!
WARNING:MDT - standalone - /home/kfleming/plbXMD/system.mss line 13 - deprecated
   os!
WARNING:MDT - /home/kfleming/plbXMD/system.mss line 26 - PARAMETER
   CORE_CLOCK_FREQ_HZ is deprecated !. .
   To avoid seeing this Warning again, please remove PARAMETER
   CORE_CLOCK_FREQ_HZ.
INFO:MDT - List of peripherals addressable from processor instance ppc405_0 : 
  - plb_bram_if_cntlr_1
  - opb_v20_0
  - opb_mdm_0
  - docm_cntlr
  - iocm_cntlr
INFO:MDT - List of peripherals addressable from processor instance ppc405_1 : 

Building Directory Structure for ppc405_0

Generating platform libraries and device drivers ...

Running CopyFiles ...

Copying files for os standalone_v1_00_a from
/usr/local/Xilinx/10.1/EDK/sw/lib/bsp/standalone_v1_00_a/src/ to
/home/kfleming/plbXMD/ppc405_0/libsrc/standalone_v1_00_a/ ...

Copying files for driver opbarb_v1_02_a from
/usr/local/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/opbarb_v1_02_a/src/
to /home/kfleming/plbXMD/ppc405_0/libsrc/opbarb_v1_02_a/ ...

Copying files for driver uartlite_v1_13_a from
/usr/local/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/uartlite_v1_13_a/src/
to /home/kfleming/plbXMD/ppc405_0/libsrc/uartlite_v1_13_a/ ...

Copying files for driver cpu_ppc405_v1_10_b from
/usr/local/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/cpu_ppc405_v1_10_b/sr
c/ to /home/kfleming/plbXMD/ppc405_0/libsrc/cpu_ppc405_v1_10_b/ ...


Running DRCs for OSes, Drivers and Libraries ... 

Running generate for OS'es, Drivers and Libraries ... 

Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:

gmake -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 


Configuring make for target libs using:


gmake -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 
Compiling common

powerpc-eabi-ar: creating ../../../lib/libxil.a

Compiling bsp

Compiling opbarb

Compiling uartlite

Compiling cpu_ppc405


Libraries generated in /home/kfleming/plbXMD/ppc405_0/lib/ directory

Running execs_generate for OS'es, Drivers and Libraries ... 


Building Directory Structure for ppc405_1


Generating platform libraries and device drivers ...

Running CopyFiles ...

Copying files for os standalone_v1_00_a from
/usr/local/Xilinx/10.1/EDK/sw/lib/bsp/standalone_v1_00_a/src/ to
/home/kfleming/plbXMD/ppc405_1/libsrc/standalone_v1_00_a/ ...


Copying files for driver cpu_ppc405_v1_10_b from
/usr/local/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/cpu_ppc405_v1_10_b/sr
c/ to /home/kfleming/plbXMD/ppc405_1/libsrc/cpu_ppc405_v1_10_b/ ...

Running DRCs for OSes, Drivers and Libraries ... 

Running generate for OS'es, Drivers and Libraries ... 

Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:

gmake -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 


Configuring make for target libs using:


gmake -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 
Compiling common

powerpc-eabi-ar: creating ../../../lib/libxil.a

Compiling bsp

Compiling cpu_ppc405


Libraries generated in /home/kfleming/plbXMD/ppc405_1/lib/ directory

Running execs_generate for OS'es, Drivers and Libraries ... 

LibGen Done. 

powerpc-eabi-gcc -O2 TestApp_Memory/src/TestApp_Memory.c  -o TestApp_Memory/executable.elf \
	     -Wl,-T -Wl,TestApp_Memory/src/TestApp_Memory_LinkScr.ld  -g    -I./ppc405_0/include/  -L./ppc405_0/lib/  \

	  

powerpc-eabi-size TestApp_Memory/executable.elf 

   text	   data	    bss	    dec	    hex	filename
   3990	    316	   2088	   6394	   18fa	TestApp_Memory/executable.elf


*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs -lp /home/kfleming/xilinx_xup/ -pe ppc405_0 TestApp_Memory/executable.elf  \
	-bt implementation/system.bit -o implementation/download.bit


bitinit version Xilinx EDK 10.1.03 Build EDK_K_SP3.6
Copyright (c) Xilinx Inc. 2002.


Parsing MHS File system.mhs...


Overriding IP level properties ...


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0000000000-0x00003fff) plb_bram_if_cntlr_1	plb
  (0x10000000-0x1000ffff) opb_mdm_0	plb->plb2opb_bridge_0->opb_v20_0
  (0x80000000-0x80003fff) docm_cntlr	docm
  (0xffffc000-0xffffffff) iocm_cntlr	iocm
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	


Initializing Memory...
Checking ELFs associated with PPC405 instance ppc405_0 for overlap...


Analyzing file TestApp_Memory/executable.elf...
Running Data2Mem with the following command:
data2mem -bm implementation/system_bd -bt implementation/system.bit  -bd
TestApp_Memory/executable.elf tag ppc405_0  -o b implementation/download.bit 

Memory Initialization completed successfully.




Done!

At Local date and time: Sun Feb 21 18:11:54 2010
 make -f system.make download started...



*********************************************

Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd

Release 10.1.03 - iMPACT K.39 (lin64)

Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

Preference Table

WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMP
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Reusing 78034001 key.
Reusing FC034001 key.
Connecting to cable (Parallel Port - parport0).
 Linux release = 2.6.24-19-generic.
Cable connection failed.
Reusing 79034001 key.
Reusing FD034001 key.
Connecting to cable (Parallel Port - parport1).
 Linux release = 2.6.24-19-generic.
Cable connection failed.
Reusing 7A034001 key.
Reusing FE034001 key.
Connecting to cable (Parallel Port - parport2).
 Linux release = 2.6.24-19-generic.
Cable connection failed.
Reusing 7B034001 key.
Reusing FF034001 key.
Connecting to cable (Parallel Port - parport3).
 Linux release = 2.6.24-19-generic.
Cable connection failed.
Reusing A0034001 key.
Reusing 24034001 key.
 Using libusb.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
File version of /usr/local/Xilinx/10.1/ISE/bin/lin64/xusbdfwu.hex = 1030.
File version of /usr/share/xusbdfwu.hex = 1030.
 Using libusb.

ACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.

 Max current requested during enumeration is 150 mA.
Type = 0x0605.

 Cable Type = 3, Revision = 0.

 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1100.
File version of /usr/local/Xilinx/10.1/ISE/data/xusbdfwu.hex = 1100.
Firmware hex file version = 1100.
PLD file version = 0012h.
 PLD version = 0012h.
Identifying chain contents ....
'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1

INFO:iMPACT:1777 - 
   Reading /usr/local/Xilinx/10.1/ISE/virtex2p/data/xc2vp30.bsd...

INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID =Xilinx xccace, Version : 0

INFO:iMPACT:1777 - 
   Reading /usr/local/Xilinx/10.1/ISE/acecf/data/xccace.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15

INFO:iMPACT:501 - '1': Added Device xccace successfully.
INFO:iMPACT:1777 - 
   Reading /usr/local/Xilinx/10.1/ISE/xcfp/data/xcf32p.bsd...

INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'3': Loading file 'implementation/download.bit' ...

done.

----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------

INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.

Maximum TCK operating frequency for this device chain: 15000000.
Validating chain...
Boundary-scan chain validated successfully.
'3': Programming device...

 Match_cycle = NoWait.

INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1011 1000 0000 0000 0000 0000 
INFO:iMPACT:579 - '3': Completed downloading bit file to device.
INFO:iMPACT - '3': Checking done pin....done.

Match cycle: NoWait
done.
'3': Reading status register contents...
CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
value of MODE pin M2                              :         1
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
 Match_cycle = NoWait.
Match cycle: NoWait
'3': Programmed successfully.
Elapsed time =      6 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------



Done!

At Local date and time: Sun Feb 21 18:15:27 2010
 make -f system.make init_bram started...

powerpc-eabi-gcc -O2 TestApp_Memory/src/TestApp_Memory.c  -o TestApp_Memory/executable.elf \
	     -Wl,-T -Wl,TestApp_Memory/src/TestApp_Memory_LinkScr.ld  -g    -I./ppc405_0/include/  -L./ppc405_0/lib/  \
	  

TestApp_Memory/src/TestApp_Memory.c: In function ‘testMem’:
TestApp_Memory/src/TestApp_Memory.c:48: warning: assignment makes integer from pointer without a cast
TestApp_Memory/src/TestApp_Memory.c:52: warning: comparison between pointer and integer
TestApp_Memory/src/TestApp_Memory.c: In function ‘main’:
TestApp_Memory/src/TestApp_Memory.c:74: warning: passing argument 1 of ‘testMem’ makes pointer from integer without a cast
TestApp_Memory/src/TestApp_Memory.c:75: warning: passing argument 1 of ‘testMem’ makes pointer from integer without a cast
TestApp_Memory/src/TestApp_Memory.c:76: warning: passing argument 1 of ‘testMem’ makes pointer from integer without a cast
TestApp_Memory/src/TestApp_Memory.c:77: warning: passing argument 1 of ‘testMem’ makes pointer from integer without a cast

powerpc-eabi-size TestApp_Memory/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   4290	    316	   2080	   6686	   1a1e	TestApp_Memory/executable.elf

*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs -lp /home/kfleming/xilinx_xup/ -pe ppc405_0 TestApp_Memory/executable.elf  \
	-bt implementation/system.bit -o implementation/download.bit


bitinit version Xilinx EDK 10.1.03 Build EDK_K_SP3.6
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Overriding IP level properties ...


Performing IP level DRCs on properties...


Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0000000000-0x00003fff) plb_bram_if_cntlr_1	plb
  (0x10000000-0x1000ffff) opb_mdm_0	plb->plb2opb_bridge_0->opb_v20_0
  (0x80000000-0x80003fff) docm_cntlr	docm
  (0xffffc000-0xffffffff) iocm_cntlr	iocm
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Initializing Memory...
Checking ELFs associated with PPC405 instance ppc405_0 for overlap...


Analyzing file TestApp_Memory/executable.elf...
Running Data2Mem with the following command:
data2mem -bm implementation/system_bd -bt implementation/system.bit  -bd
TestApp_Memory/executable.elf tag ppc405_0  -o b implementation/download.bit 

Memory Initialization completed successfully.




Done!

At Local date and time: Sun Feb 21 18:15:44 2010
 make -f system.make download started...


*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd

Release 10.1.03 - iMPACT K.39 (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

Preference Table

Name                 Setting             

StartupClock         Auto_Correction     

AutoSignature        False               

KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Reusing 78034001 key.
Reusing FC034001 key.
Connecting to cable (Parallel Port - parport0).

 Linux release = 2.6.24-19-generic.
Cable connection failed.
Reusing 79034001 key.
Reusing FD034001 key.
Connecting to cable (Parallel Port - parport1).
 Linux release = 2.6.24-19-generic.
Cable connection failed.
Reusing 7A034001 key.
Reusing FE034001 key.
Connecting to cable (Parallel Port - parport2).
 Linux release = 2.6.24-19-generic.
Cable connection failed.
Reusing 7B034001 key.
Reusing FF034001 key.
Connecting to cable (Parallel Port - parport3).
 Linux release = 2.6.24-19-generic.

WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMP
ACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.

Cable connection failed.
Reusing A0034001 key.
Reusing 24034001 key.
 Using libusb.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
File version of /usr/local/Xilinx/10.1/ISE/bin/lin64/xusbdfwu.hex = 1030.
File version of /usr/share/xusbdfwu.hex = 1030.
 Using libusb.

 Max current requested during enumeration is 150 mA.

Type = 0x0605.

 Cable Type = 3, Revision = 0.

 Setting cable speed to 6 MHz.
Cable connection established.

Firmware version = 1100.

File version of /usr/local/Xilinx/10.1/ISE/data/xusbdfwu.hex = 1100.

Firmware hex file version = 1100.
PLD file version = 0012h.
 PLD version = 0012h.

Identifying chain contents ....'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1

I
NFO:iMPACT:1777 - 
   Reading /usr/local/Xilinx/10.1/ISE/virtex2p/data/xc2vp30.bsd...

INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID =Xilinx xccace, Version : 0

INFO:iMPACT:1777 - 
   Reading /usr/local/Xilinx/10.1/ISE/acecf/data/xccace.bsd...

INFO:iMPACT:501 - '1': Added Device xccace successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15

I
----------------------------------------------------------------------
----------------------------------------------------------------------

NFO:iMPACT:1777 - 
   Reading /usr/local/Xilinx/10.1/ISE/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'3': Loading file 'implementation/download.bit' ...

done.

----------------------------------------------------------------------

----------------------------------------------------------------------
----------------------------------------------------------------------

INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.

Maximum TCK operating frequency for this device chain: 15000000.
Validating chain...
Boundary-scan chain validated successfully.

'3': Programming device...

 Match_cycle = NoWait.

Match cycle: NoWait
done.
'3': Reading status register contents...

CRC error                                         :         0

Decryptor security set                            :         0

DCM locked                                        :         1

DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
value of MODE pin M2                              :         1
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
 Match_cycle = NoWait.
Match cycle: NoWait
'3': Programmed successfully.

INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1011 1000 0000 0000 0000 0000 
INFO:iMPACT:579 - '3': Completed downloading bit file to device.
INFO:iMPACT - '3': Checking done pin....done.

Elapsed time =      7 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------



Done!

At Local date and time: Sun Feb 21 18:18:42 2010
 make -f system.make download started...

TestApp_Memory/src/TestApp_Memory.c: In function ‘testMem’:
TestApp_Memory/src/TestApp_Memory.c:48: warning: assignment makes integer from pointer without a cast
TestApp_Memory/src/TestApp_Memory.c:52: warning: comparison between pointer and integer
TestApp_Memory/src/TestApp_Memory.c: In function ‘main’:
TestApp_Memory/src/TestApp_Memory.c:75: warning: passing argument 1 of ‘testMem’ makes pointer from integer without a cast
TestApp_Memory/src/TestApp_Memory.c:76: warning: passing argument 1 of ‘testMem’ makes pointer from integer without a cast
TestApp_Memory/src/TestApp_Memory.c:77: warning: passing argument 1 of ‘testMem’ makes pointer from integer without a cast

powerpc-eabi-gcc -O2 TestApp_Memory/src/TestApp_Memory.c  -o TestApp_Memory/executable.elf \
	     -Wl,-T -Wl,TestApp_Memory/src/TestApp_Memory_LinkScr.ld  -g    -I./ppc405_0/include/  -L./ppc405_0/lib/  \
	  

powerpc-eabi-size TestApp_Memory/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   4278	    316	   2080	   6674	   1a12	TestApp_Memory/executable.elf

*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs -lp /home/kfleming/xilinx_xup/ -pe ppc405_0 TestApp_Memory/executable.elf  \
	-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 10.1.03 Build EDK_K_SP3.6
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Overriding IP level properties ...


Performing IP level DRCs on properties...


Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0000000000-0x00003fff) plb_bram_if_cntlr_1	plb
  (0x10000000-0x1000ffff) opb_mdm_0	plb->plb2opb_bridge_0->opb_v20_0
  (0x80000000-0x80003fff) docm_cntlr	docm
  (0xffffc000-0xffffffff) iocm_cntlr	iocm
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	


Initializing Memory...
Checking ELFs associated with PPC405 instance ppc405_0 for overlap...


Analyzing file TestApp_Memory/executable.elf...
Running Data2Mem with the following command:
data2mem -bm implementation/system_bd -bt implementation/system.bit  -bd
TestApp_Memory/executable.elf tag ppc405_0  -o b implementation/download.bit 

Memory Initialization completed successfully.




*********************************************

Downloading Bitstream onto the target board

*********************************************
impact -batch etc/download.cmd

Release 10.1.03 - iMPACT K.39 (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

Preference Table

Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     

AutoDetecting cable. Please wait.

WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMP
Reusing 78034001 key.
Reusing FC034001 key.
Connecting to cable (Parallel Port - parport0).
 Linux release = 2.6.24-19-generic.
Cable connection failed.
Reusing 79034001 key.
Reusing FD034001 key.
Connecting to cable (Parallel Port - parport1).
 Linux release = 2.6.24-19-generic.
Cable connection failed.
Reusing 7A034001 key.
Reusing FE034001 key.
Connecting to cable (Parallel Port - parport2).
 Linux release = 2.6.24-19-generic.
Cable connection failed.
Reusing 7B034001 key.
Reusing FF034001 key.
Connecting to cable (Parallel Port - parport3).
 Linux release = 2.6.24-19-generic.

ACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.

Cable connection failed.
Reusing A0034001 key.
Reusing 24034001 key.
 Cable is LOCKED. Retrying...

 Using libusb.

Connecting to cable (Usb Port - USB21).
Checking cable driver.
File version of /usr/local/Xilinx/10.1/ISE/bin/lin64/xusbdfwu.hex = 1030.
File version of /usr/share/xusbdfwu.hex = 1030.
 Using libusb.

 Max current requested during enumeration is 150 mA.

Type = 0x0605.

 Cable Type = 3, Revision = 0.

 Setting cable speed to 6 MHz.

Cable connection established.

Firmware version = 1100.

File version of /usr/local/Xilinx/10.1/ISE/data/xusbdfwu.hex = 1100.
Firmware hex file version = 1100.
PLD file version = 0012h.
 PLD version = 0012h.

Identifying chain contents ....'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1

I
NFO:iMPACT:1777 - 
   Reading /usr/local/Xilinx/10.1/ISE/virtex2p/data/xc2vp30.bsd...

I
----------------------------------------------------------------------
----------------------------------------------------------------------

NFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.

'2': : Manufacturer's ID =Xilinx xccace, Version : 0

INFO:iMPACT:1777 - 
   Reading /usr/local/Xilinx/10.1/ISE/acecf/data/xccace.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15

INFO:iMPACT:501 - '1': Added Device xccace successfully.

I
----------------------------------------------------------------------
----------------------------------------------------------------------

NFO:iMPACT:1777 - 
   Reading /usr/local/Xilinx/10.1/ISE/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

done.
Elapsed time =      0 sec.

Elapsed time =      0 sec.
'3': Loading file 'implementation/download.bit' ...

done.

----------------------------------------------------------------------

----------------------------------------------------------------------
----------------------------------------------------------------------

INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.

Maximum TCK operating frequency for this device chain: 15000000.
Validating chain...
Boundary-scan chain validated successfully.

'3': Programming device...

 Match_cycle = NoWait.

Match cycle: NoWait
done.
'3': Reading status register contents...
CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
value of MODE pin M2                              :         1
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
 Match_cycle = NoWait.
Match cycle: NoWait
'3': Programmed successfully.

INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1011 1000 0000 0000 0000 0000 
INFO:iMPACT:579 - '3': Completed downloading bit file to device.
INFO:iMPACT - '3': Checking done pin....done.

Elapsed time =      6 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------



Done!

At Local date and time: Sun Feb 21 18:19:35 2010
 make -f system.make download started...

powerpc-eabi-gcc -O2 TestApp_Memory/src/TestApp_Memory.c  -o TestApp_Memory/executable.elf \
	     -Wl,-T -Wl,TestApp_Memory/src/TestApp_Memory_LinkScr.ld  -g    -I./ppc405_0/include/  -L./ppc405_0/lib/  \
	  

TestApp_Memory/src/TestApp_Memory.c: In function ‘testMem’:
TestApp_Memory/src/TestApp_Memory.c:48: warning: assignment makes integer from pointer without a cast
TestApp_Memory/src/TestApp_Memory.c:52: warning: comparison between pointer and integer
TestApp_Memory/src/TestApp_Memory.c: In function ‘main’:
TestApp_Memory/src/TestApp_Memory.c:75: warning: passing argument 1 of ‘testMem’ makes pointer from integer without a cast
TestApp_Memory/src/TestApp_Memory.c:76: warning: passing argument 1 of ‘testMem’ makes pointer from integer without a cast
TestApp_Memory/src/TestApp_Memory.c:77: warning: passing argument 1 of ‘testMem’ makes pointer from integer without a cast

powerpc-eabi-size TestApp_Memory/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   4278	    316	   2080	   6674	   1a12	TestApp_Memory/executable.elf

*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs -lp /home/kfleming/xilinx_xup/ -pe ppc405_0 TestApp_Memory/executable.elf  \
	-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 10.1.03 Build EDK_K_SP3.6
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Overriding IP level properties ...


Performing IP level DRCs on properties...


Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

Address Map for Processor ppc405_0

  (0b0000010000-0b0000010011) ppc405_0	

  (0b0000100000-0b0000100011) ppc405_0	
  (0000000000-0x00003fff) plb_bram_if_cntlr_1	plb
  (0x10000000-0x1000ffff) opb_mdm_0	plb->plb2opb_bridge_0->opb_v20_0
  (0x80000000-0x80003fff) docm_cntlr	docm
  (0xffffc000-0xffffffff) iocm_cntlr	iocm
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Initializing Memory...
Checking ELFs associated with PPC405 instance ppc405_0 for overlap...


Analyzing file TestApp_Memory/executable.elf...
Running Data2Mem with the following command:
data2mem -bm implementation/system_bd -bt implementation/system.bit  -bd
TestApp_Memory/executable.elf tag ppc405_0  -o b implementation/download.bit 

Memory Initialization completed successfully.




*********************************************

Downloading Bitstream onto the target board

*********************************************

impact -batch etc/download.cmd

Release 10.1.03 - iMPACT K.39 (lin64)

Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

Preference Table

Name                 Setting             

StartupClock         Auto_Correction     

AutoSignature        False               

KeepSVF              False               

ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     

AutoDetecting cable. Please wait.
Reusing 78034001 key.
Reusing FC034001 key.
Connecting to cable (Parallel Port - parport0).
 Linux release = 2.6.24-19-generic.
Cable connection failed.
Reusing 79034001 key.
Reusing FD034001 key.
Connecting to cable (Parallel Port - parport1).
 Linux release = 2.6.24-19-generic.
Cable connection failed.
Reusing 7A034001 key.
Reusing FE034001 key.
Connecting to cable (Parallel Port - parport2).
 Linux release = 2.6.24-19-generic.
Cable connection failed.
Reusing 7B034001 key.
Reusing FF034001 key.
Connecting to cable (Parallel Port - parport3).
 Linux release = 2.6.24-19-generic.

WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMP
ACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.

Cable connection failed.
Reusing A0034001 key.
Reusing 24034001 key.
 Cable is LOCKED. Retrying...

 Using libusb.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
File version of /usr/local/Xilinx/10.1/ISE/bin/lin64/xusbdfwu.hex = 1030.
File version of /usr/share/xusbdfwu.hex = 1030.
 Using libusb.

 Max current requested during enumeration is 150 mA.
Type = 0x0605.

 Cable Type = 3, Revision = 0.

 Setting cable speed to 6 MHz.

Cable connection established.

Firmware version = 1100.

File version of /usr/local/Xilinx/10.1/ISE/data/xusbdfwu.hex = 1100.
Firmware hex file version = 1100.
PLD file version = 0012h.
 PLD version = 0012h.

Identifying chain contents ....'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1

INFO:iMPACT:1777 - 
   Reading /usr/local/Xilinx/10.1/ISE/virtex2p/data/xc2vp30.bsd...

I
NFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID =Xilinx xccace, Version : 0

INFO:iMPACT:1777 - 
   Reading /usr/local/Xilinx/10.1/ISE/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------

INFO:iMPACT:1777 - 
   Reading /usr/local/Xilinx/10.1/ISE/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------

done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'3': Loading file 'implementation/download.bit' ...

done.

----------------------------------------------------------------------

I
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 15000000.
Validating chain...
Boundary-scan chain validated successfully.

NFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.

'3': Programming device...

 Match_cycle = NoWait.
Match cycle: NoWait
done.
'3': Reading status register contents...

CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
value of MODE pin M2                              :         1
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
 Match_cycle = NoWait.
Match cycle: NoWait

INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1011 1000 0000 0000 0000 0000 
INFO:iMPACT:579 - '3': Completed downloading bit file to device.

'3': Programmed successfully.
Elapsed time =      6 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------

INFO:iMPACT - '3': Checking done pin....done.



Done!

Assigned Driver generic 1.00.a for instance ftl_0

ftl_0 has been added to the project

Make instance ftl_0 port IP2Bus_WrAckOut external with net as port name

Instance ftl_0 port IP2Bus_WrAckOut connector undefined, using ftl_0_IP2Bus_WrAckOut

Make instance ftl_0 port IP2Bus_RdAckOut external with net as port name

Instance ftl_0 port IP2Bus_RdAckOut connector undefined, using ftl_0_IP2Bus_RdAckOut

Make instance ftl_0 port IP2Bus_ToutSupOut external with net as port name

Instance ftl_0 port IP2Bus_ToutSupOut connector undefined, using ftl_0_IP2Bus_ToutSupOut

Make instance ftl_0 port IP2Bus_ErrorOut external with net as port name

Instance ftl_0 port IP2Bus_ErrorOut connector undefined, using ftl_0_IP2Bus_ErrorOut

Make instance ftl_0 port IP2Bus_RetryOut external with net as port name

Instance ftl_0 port IP2Bus_RetryOut connector undefined, using ftl_0_IP2Bus_RetryOut

Make instance ftl_0 port IP2Bus_DataOut external with net as port name

Instance ftl_0 port IP2Bus_DataOut connector undefined, using ftl_0_IP2Bus_DataOut

Make instance ftl_0 port Bus2IP_WrReqOut external with net as port name

Make instance ftl_0 port Bus2IP_RdReqOut external with net as port name

Instance ftl_0 port Bus2IP_RdReqOut connector undefined, using ftl_0_Bus2IP_RdReqOut

Make instance ftl_0 port Bus2IP_WrCEOut external with net as port name

Instance ftl_0 port Bus2IP_WrCEOut connector undefined, using ftl_0_Bus2IP_WrCEOut

Make instance ftl_0 port Bus2IP_RdCEOut external with net as port name

Instance ftl_0 port Bus2IP_RdCEOut connector undefined, using ftl_0_Bus2IP_RdCEOut

Make instance ftl_0 port Bus2IP_CSOut external with net as port name

Instance ftl_0 port Bus2IP_CSOut connector undefined, using ftl_0_Bus2IP_CSOut

Make instance ftl_0 port Bus2IP_BEOut external with net as port name

Instance ftl_0 port Bus2IP_BEOut connector undefined, using ftl_0_Bus2IP_BEOut

Make instance ftl_0 port Bus2IP_DataOut external with net as port name

Instance ftl_0 port Bus2IP_DataOut connector undefined, using ftl_0_Bus2IP_DataOut

Make instance ftl_0 port Bus2IP_AddrOut external with net as port name

Instance ftl_0 port Bus2IP_AddrOut connector undefined, using ftl_0_Bus2IP_AddrOut

Make instance ftl_0 port IP2Bus_IntrEventOut external with net as port name

Instance ftl_0 port IP2Bus_IntrEventOut connector undefined, using ftl_0_IP2Bus_IntrEventOut

Make instance ftl_0 port Bus2IP_ResetOut external with net as port name

Instance ftl_0 port Bus2IP_ResetOut connector undefined, using ftl_0_Bus2IP_ResetOut

Make instance ftl_0 port Bus2IP_ClkOut external with net as port name

Instance ftl_0 port Bus2IP_ClkOut connector undefined, using ftl_0_Bus2IP_ClkOut

Make instance ftl_0 port M_rdBurstOut external with net as port name

Instance ftl_0 port M_rdBurstOut connector undefined, using ftl_0_M_rdBurstOut

Make instance ftl_0 port M_wrBurstOut external with net as port name

Instance ftl_0 port M_wrBurstOut connector undefined, using ftl_0_M_wrBurstOut

Make instance ftl_0 port M_wrDBusOut external with net as port name

Instance ftl_0 port M_wrDBusOut connector undefined, using ftl_0_M_wrDBusOut

Make instance ftl_0 port M_ABusOut external with net as port name

Instance ftl_0 port M_ABusOut connector undefined, using ftl_0_M_ABusOut

Make instance ftl_0 port M_abortOut external with net as port name

Instance ftl_0 port M_abortOut connector undefined, using ftl_0_M_abortOut

Make instance ftl_0 port M_lockErrOut external with net as port name

Instance ftl_0 port M_lockErrOut connector undefined, using ftl_0_M_lockErrOut

Make instance ftl_0 port M_orderedOut external with net as port name

Instance ftl_0 port M_orderedOut connector undefined, using ftl_0_M_orderedOut

Make instance ftl_0 port M_guardedOut external with net as port name

Instance ftl_0 port M_guardedOut connector undefined, using ftl_0_M_guardedOut

Make instance ftl_0 port M_compressOut external with net as port name

Instance ftl_0 port M_compressOut connector undefined, using ftl_0_M_compressOut

Make instance ftl_0 port M_typeOut external with net as port name

Instance ftl_0 port M_typeOut connector undefined, using ftl_0_M_typeOut

Make instance ftl_0 port M_sizeOut external with net as port name

Instance ftl_0 port M_sizeOut connector undefined, using ftl_0_M_sizeOut

Make instance ftl_0 port M_MSizeOut external with net as port name

Instance ftl_0 port M_MSizeOut connector undefined, using ftl_0_M_MSizeOut

Make instance ftl_0 port M_BEOut external with net as port name

Instance ftl_0 port M_BEOut connector undefined, using ftl_0_M_BEOut

Make instance ftl_0 port M_RNWOut external with net as port name

Instance ftl_0 port M_RNWOut connector undefined, using ftl_0_M_RNWOut

Make instance ftl_0 port M_busLockOut external with net as port name

Instance ftl_0 port M_busLockOut connector undefined, using ftl_0_M_busLockOut

Make instance ftl_0 port M_priorityOut external with net as port name

Make instance ftl_0 port M_requestOut external with net as port name

Instance ftl_0 port M_requestOut connector undefined, using ftl_0_M_requestOut

Make instance ftl_0 port PLB_MWrBTermOut external with net as port name

Instance ftl_0 port PLB_MWrBTermOut connector undefined, using ftl_0_PLB_MWrBTermOut

Make instance ftl_0 port PLB_MRdBTermOut external with net as port name

Instance ftl_0 port PLB_MRdBTermOut connector undefined, using ftl_0_PLB_MRdBTermOut

Make instance ftl_0 port PLB_MRdDAckOut external with net as port name

Instance ftl_0 port PLB_MRdDAckOut connector undefined, using ftl_0_PLB_MRdDAckOut

Make instance ftl_0 port PLB_MRdWdAddrOut external with net as port name

Instance ftl_0 port PLB_MRdWdAddrOut connector undefined, using ftl_0_PLB_MRdWdAddrOut

Make instance ftl_0 port PLB_MRdDBusOut external with net as port name

Instance ftl_0 port PLB_MRdDBusOut connector undefined, using ftl_0_PLB_MRdDBusOut

Make instance ftl_0 port PLB_MWrDAckOut external with net as port name

Instance ftl_0 port PLB_MWrDAckOut connector undefined, using ftl_0_PLB_MWrDAckOut

Make instance ftl_0 port PLB_MErrOut external with net as port name

Instance ftl_0 port PLB_MErrOut connector undefined, using ftl_0_PLB_MErrOut

Make instance ftl_0 port PLB_MBusyOut external with net as port name

Instance ftl_0 port PLB_MBusyOut connector undefined, using ftl_0_PLB_MBusyOut

Make instance ftl_0 port PLB_MRearbitrateOut external with net as port name

Instance ftl_0 port PLB_MRearbitrateOut connector undefined, using ftl_0_PLB_MRearbitrateOut

Make instance ftl_0 port PLB_MSSizeOut external with net as port name

Instance ftl_0 port PLB_MSSizeOut connector undefined, using ftl_0_PLB_MSSizeOut

Make instance ftl_0 port PLB_MAddrAckOut external with net as port name

Instance ftl_0 port PLB_MAddrAckOut connector undefined, using ftl_0_PLB_MAddrAckOut

Make instance ftl_0 port IP2INTC_Irpt external with net as port name

Instance ftl_0 port IP2INTC_Irpt connector undefined, using ftl_0_IP2INTC_Irpt

At Local date and time: Sun Feb 21 19:42:59 2010
 make -f system.make init_bram started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc2vp30ff896-7 -lang vhdl -lp /home/kfleming/xilinx_xup/  system.mhs



Release Xilinx EDK 10.1.03 - platgen EDK_K_SP3.6

Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.




Command Line: platgen -p xc2vp30ff896-7 -lang vhdl -lp
/home/kfleming/xilinx_xup/ system.mhs 



Parse system.mhs ...


Read MPD definitions ...

WARNING:MDT - IPNAME:proc_sys_reset INSTANCE:reset_block -
   /home/kfleming/plbXMD/system.mhs line 109 - deprecated core for architecture
   'virtex2p'!

WARNING:MDT - IPNAME:opb_mdm INSTANCE:opb_mdm_0 -
   /home/kfleming/plbXMD/system.mhs line 230 - deprecated core for architecture
   'virtex2p'!


Overriding IP level properties ...


Performing IP level DRCs on properties...


Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0000000000-0x00003fff) plb_bram_if_cntlr_1	plb
  (0x10000000-0x1000ffff) opb_mdm_0	plb->plb2opb_bridge_0->opb_v20_0
  (0x80000000-0x80003fff) docm_cntlr	docm
  (0xffffc000-0xffffffff) iocm_cntlr	iocm
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	


Check platform address map ...

Computing clock values...


Overriding system level properties ...

INFO:MDT - IPNAME:jtagppc_0 INSTANCE:jtagppc_cntlr -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_01
   _c/data/jtagppc_cntlr_v2_1_0.mpd line 36 - tcl is overriding PARAMETER
   C_NUM_PPC_USED value to 2

INFO:MDT - IPNAME:iocm INSTANCE:isocm_v10 -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/isocm_v10_v2_00_b/d
   ata/isocm_v10_v2_1_0.mpd line 36 - tcl is overriding PARAMETER C_ISARCVALUE
   value to 0xFF

INFO:MDT - IPNAME:isocm_bram INSTANCE:bram_block -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/
   data/bram_block_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x4000

INFO:MDT - IPNAME:isocm_bram INSTANCE:bram_block -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/
   data/bram_block_v2_1_0.mpd line 37 - tool is overriding PARAMETER
   C_PORT_DWIDTH value to 64
INFO:MDT - IPNAME:isocm_bram INSTANCE:bram_block -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/
   data/bram_block_v2_1_0.mpd line 39 - tool is overriding PARAMETER C_NUM_WE
   value to 2
INFO:MDT - IPNAME:docm INSTANCE:dsocm_v10 -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/dsocm_v10_v2_00_b/d
   ata/dsocm_v10_v2_1_0.mpd line 36 - tcl is overriding PARAMETER C_DSARCVALUE
   value to 0x80
INFO:MDT - IPNAME:dsocm_bram INSTANCE:bram_block -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/
   data/bram_block_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x4000
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/dat
   a/plb_v34_v2_1_0.mpd line 40 - tool is overriding PARAMETER C_PLB_NUM_MASTERS
   value to 3
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/dat
   a/plb_v34_v2_1_0.mpd line 41 - tool is overriding PARAMETER C_PLB_NUM_SLAVES
   value to 3
INFO:MDT - IPNAME:plb_bram_if_cntlr_1 INSTANCE:plb_bram_if_cntlr -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v
   1_00_b/data/plb_bram_if_cntlr_v2_1_0.mpd line 42 - tool is overriding
   PARAMETER c_num_masters value to 3
INFO:MDT - IPNAME:plb_bram_if_cntlr_1 INSTANCE:plb_bram_if_cntlr -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v
   1_00_b/data/plb_bram_if_cntlr_v2_1_0.mpd line 49 - tool is overriding
   PARAMETER c_plb_mid_width value to 2
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/
   data/bram_block_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x4000
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/
   data/bram_block_v2_1_0.mpd line 37 - tool is overriding PARAMETER
   C_PORT_DWIDTH value to 64
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/
   data/bram_block_v2_1_0.mpd line 39 - tool is overriding PARAMETER C_NUM_WE
   value to 8
INFO:MDT - IPNAME:plb2opb_bridge_0 INSTANCE:plb2opb_bridge -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_0
   1_a/data/plb2opb_bridge_v2_1_0.mpd line 49 - tool is overriding PARAMETER
   C_PLB_NUM_MASTERS value to 3
INFO:MDT - IPNAME:plb2opb_bridge_0 INSTANCE:plb2opb_bridge -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_0
   1_a/data/plb2opb_bridge_v2_1_0.mpd line 50 - tool is overriding PARAMETER
   C_PLB_MID_WIDTH value to 2
INFO:MDT - IPNAME:opb_v20_0 INSTANCE:opb_v20 -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_v20_v1_10_c/dat
   a/opb_v20_v2_1_0.mpd line 38 - tool is overriding PARAMETER C_NUM_MASTERS
   value to 1
INFO:MDT - IPNAME:opb_v20_0 INSTANCE:opb_v20 -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_v20_v1_10_c/dat
   a/opb_v20_v2_1_0.mpd line 39 - tool is overriding PARAMETER C_NUM_SLAVES
   value to 1
INFO:MDT - IPNAME:ftl_0 INSTANCE:ftl -
   /home/kfleming/plbXMD/pcores/ftl_v1_00_a/data/ftl_v2_1_0.mpd line 27 - tool
   is overriding PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT - IPNAME:ftl_0 INSTANCE:ftl -
   /home/kfleming/plbXMD/pcores/ftl_v1_00_a/data/ftl_v2_1_0.mpd line 28 - tool
   is overriding PARAMETER C_PLB_MID_WIDTH value to 2

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
WARNING:MDT - : plb2opb_bridge_0 DCR bus interface is not set

Check platform configuration ...
IPNAME:isocm_v10 INSTANCE:iocm - /home/kfleming/plbXMD/system.mhs line 125 - 1
master(s) : 1 slave(s)
IPNAME:dsocm_v10 INSTANCE:docm - /home/kfleming/plbXMD/system.mhs line 150 - 1
master(s) : 1 slave(s)
IPNAME:plb_v34 INSTANCE:plb - /home/kfleming/plbXMD/system.mhs line 173 - 3
master(s) : 3 slave(s)
IPNAME:opb_v20 INSTANCE:opb_v20_0 - /home/kfleming/plbXMD/system.mhs line 223 -
1 master(s) : 1 slave(s)

Check port drivers...

WARNING:MDT - PORT:Dbg_TDO_0 CONNECTOR:Dbg_TDO -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_mdm_v2_00_a/dat
   a/opb_mdm_v2_1_0.mpd line 68 - No driver found. Port will be driven to GND!
WARNING:MDT - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_mdm_v2_00_a/dat
   a/opb_mdm_v2_1_0.mpd line 121 - No driver found. Port will be driven to GND!
WARNING:MDT - PORT:Debug_Rst CONNECTOR:Debug_Rst -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_mdm_v2_00_a/dat
   a/opb_mdm_v2_1_0.mpd line 52 - floating connection!
WARNING:MDT - PORT:Ext_BRK CONNECTOR:Ext_BRK -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_mdm_v2_00_a/dat
   a/opb_mdm_v2_1_0.mpd line 53 - floating connection!
WARNING:MDT - PORT:Ext_NM_BRK CONNECTOR:Ext_NM_BRK -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_mdm_v2_00_a/dat
   a/opb_mdm_v2_1_0.mpd line 54 - floating connection!
WARNING:MDT - PORT:Dbg_Clk_0 CONNECTOR:Dbg_Clk -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_mdm_v2_00_a/dat
   a/opb_mdm_v2_1_0.mpd line 66 - floating connection!
WARNING:MDT - PORT:Dbg_TDI_0 CONNECTOR:Dbg_TDI -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_mdm_v2_00_a/dat
   a/opb_mdm_v2_1_0.mpd line 67 - floating connection!
WARNING:MDT - PORT:Dbg_Reg_En_0 CONNECTOR:Dbg_Reg_En -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_mdm_v2_00_a/dat
   a/opb_mdm_v2_1_0.mpd line 69 - floating connection!
WARNING:MDT - PORT:Dbg_Capture_0 CONNECTOR:Dbg_Capture -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_mdm_v2_00_a/dat
   a/opb_mdm_v2_1_0.mpd line 70 - floating connection!
WARNING:MDT - PORT:Dbg_Update_0 CONNECTOR:Dbg_Update -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_mdm_v2_00_a/dat
   a/opb_mdm_v2_1_0.mpd line 71 - floating connection!
WARNING:MDT - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_mdm_v2_00_a/dat
   a/opb_mdm_v2_1_0.mpd line 114 - floating connection!
WARNING:MDT - PORT:bscan_reset CONNECTOR:bscan_reset -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_mdm_v2_00_a/dat
   a/opb_mdm_v2_1_0.mpd line 115 - floating connection!
WARNING:MDT - PORT:bscan_shift CONNECTOR:bscan_shift -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_mdm_v2_00_a/dat
   a/opb_mdm_v2_1_0.mpd line 116 - floating connection!
WARNING:MDT - PORT:bscan_update CONNECTOR:bscan_update -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_mdm_v2_00_a/dat
   a/opb_mdm_v2_1_0.mpd line 117 - floating connection!
WARNING:MDT - PORT:bscan_capture CONNECTOR:bscan_capture -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_mdm_v2_00_a/dat
   a/opb_mdm_v2_1_0.mpd line 118 - floating connection!
WARNING:MDT - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_mdm_v2_00_a/dat
   a/opb_mdm_v2_1_0.mpd line 119 - floating connection!
WARNING:MDT - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_mdm_v2_00_a/dat
   a/opb_mdm_v2_1_0.mpd line 120 - floating connection!


Performing Clock DRCs...



Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...


Modify defaults ...

Creating stub ...


Processing licensed instances ...

Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

IPNAME:ppc405 INSTANCE:ppc405_0 - /home/kfleming/plbXMD/system.mhs line 76 -
Copying cache implementation netlist
IPNAME:ppc405 INSTANCE:ppc405_1 - /home/kfleming/plbXMD/system.mhs line 96 -
Copying cache implementation netlist
IPNAME:jtagppc_cntlr INSTANCE:jtagppc_0 - /home/kfleming/plbXMD/system.mhs line
102 - Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:reset_block - /home/kfleming/plbXMD/system.mhs
line 109 - Copying cache implementation netlist
IPNAME:isocm_v10 INSTANCE:iocm - /home/kfleming/plbXMD/system.mhs line 125 -
Copying cache implementation netlist
IPNAME:isbram_if_cntlr INSTANCE:iocm_cntlr - /home/kfleming/plbXMD/system.mhs
line 133 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:isocm_bram - /home/kfleming/plbXMD/system.mhs line
143 - Copying cache implementation netlist
IPNAME:dsocm_v10 INSTANCE:docm - /home/kfleming/plbXMD/system.mhs line 150 -
Copying cache implementation netlist
IPNAME:dsbram_if_cntlr INSTANCE:docm_cntlr - /home/kfleming/plbXMD/system.mhs
line 158 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:dsocm_bram - /home/kfleming/plbXMD/system.mhs line
167 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:plb_bram_if_cntlr_1_bram -
/home/kfleming/plbXMD/system.mhs line 193 - Copying cache implementation netlist
IPNAME:dcm_module INSTANCE:dcm_0 - /home/kfleming/plbXMD/system.mhs line 199 -
Copying cache implementation netlist

IPNAME:opb_v20 INSTANCE:opb_v20_0 - /home/kfleming/plbXMD/system.mhs line 223 -
Copying cache implementation netlist
IPNAME:opb_mdm INSTANCE:opb_mdm_0 - /home/kfleming/plbXMD/system.mhs line 230 -
Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:isocm_bram - /home/kfleming/plbXMD/system.mhs line
143 - elaborating IP

IPNAME:bram_block INSTANCE:dsocm_bram - /home/kfleming/plbXMD/system.mhs line
167 - elaborating IP

IPNAME:bram_block INSTANCE:plb_bram_if_cntlr_1_bram -
/home/kfleming/plbXMD/system.mhs line 193 - elaborating IP


Writing HDL for elaborated instances ...


Inserting wrapper level ...

Completion time: 1.00 seconds


Constructing platform-level connectivity ...

Completion time: 1.00 seconds


Writing (top-level) BMM ...


Writing (top-level and wrappers) HDL ...


Generating synthesis project file ...


Running XST synthesis ...

INFO:MDT - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized.

INSTANCE:plb - /home/kfleming/plbXMD/system.mhs line 173 - Running XST synthesis

INSTANCE:plb_bram_if_cntlr_1 - /home/kfleming/plbXMD/system.mhs line 183 -
Running XST synthesis

INSTANCE:plb2opb_bridge_0 - /home/kfleming/plbXMD/system.mhs line 214 - Running
XST synthesis

INSTANCE:ftl_0 - /home/kfleming/plbXMD/system.mhs line 238 - Running XST
synthesis

ERROR:Xst:2585 - Port <Bus2IP_AddrOut> of instance <ftl_0> does not exist in definition <ftl>. Please compare the definition of block <ftl> to its component declaration to detect the mismatch.

ERROR:Xst:2585 - Port <Bus2IP_BEOut> of instance <ftl_0> does not exist in definition <ftl>. Please compare the definition of block <ftl> to its component declaration to detect the mismatch.
ERROR:Xst:2585 - Port <Bus2IP_ClkOut> of instance <ftl_0> does not exist in definition <ftl>. Please compare the definition of block <ftl> to its component declaration to detect the mismatch.
ERROR:Xst:2585 - Port <Bus2IP_CSOut> of instance <ftl_0> does not exist in definition <ftl>. Please compare the definition of block <ftl> to its component declaration to detect the mismatch.
ERROR:Xst:2585 - Port <Bus2IP_DataOut> of instance <ftl_0> does not exist in definition <ftl>. Please compare the definition of block <ftl> to its component declaration to detect the mismatch.
ERROR:Xst:2585 - Port <Bus2IP_RdCEOut> of instance <ftl_0> does not exist in definition <ftl>. Please compare the definition of block <ftl> to its component declaration to detect the mismatch.
ERROR:Xst:2585 - Port <Bus2IP_RdReqOut> of instance <ftl_0> does not exist in definition <ftl>. Please compare the definition of block <ftl> to its component declaration to detect the mismatch.
ERROR:Xst:2585 - Port <Bus2IP_ResetOut> of instance <ftl_0> does not exist in definition <ftl>. Please compare the definition of block <ftl> to its component declaration to detect the mismatch.
ERROR:Xst:2585 - Port <Bus2IP_WrCEOut> of instance <ftl_0> does not exist in definition <ftl>. Please compare the definition of block <ftl> to its component declaration to detect the mismatch.
ERROR:Xst:2585 - Port <Bus2IP_WrReqOut> of instance <ftl_0> does not exist in definition <ftl>. Please compare the definition of block <ftl> to its component declaration to detect the mismatch.
ERROR:Xst:2585 - Port <IP2Bus_DataOut> of instance <ftl_0> does not exist in definition <ftl>. Please compare the definition of block <ftl> to its component declaration to detect the mismatch.
ERROR:Xst:2585 - Port <IP2Bus_ErrorOut> of instance <ftl_0> does not exist in definition <ftl>. Please compare the definition of block <ftl> to its component declaration to detect the mismatch.
ERROR:Xst:2585 - Port <IP2Bus_IntrEventOut> of instance <ftl_0> does not exist in definition <ftl>. Please compare the definition of block <ftl> to its component declaration to detect the mismatch.
ERROR:Xst:2585 - Port <IP2Bus_RdAckOut> of instance <ftl_0> does not exist in definition <ftl>. Please compare the definition of block <ftl> to its component declaration to detect the mismatch.
ERROR:Xst:2585 - Port <IP2Bus_RetryOut> of instance <ftl_0> does not exist in definition <ftl>. Please compare the definition of block <ftl> to its component declaration to detect the mismatch.
ERROR:Xst:2585 - Port <IP2Bus_ToutSupOut> of instance <ftl_0> does not exist in definition <ftl>. Please compare the definition of block <ftl> to its component declaration to detect the mismatch.
ERROR:Xst:2585 - Port <IP2Bus_WrAckOut> of instance <ftl_0> does not exist in definition <ftl>. Please compare the definition of block <ftl> to its component declaration to detect the mismatch.
ERROR:Xst:2585 - Port <M_abortOut> of instance <ftl_0> does not exist in definition <ftl>. Please compare the definition of block <ftl> to its component declaration to detect the mismatch.
ERROR:Xst:2585 - Port <M_ABusOut> of instance <ftl_0> does not exist in definition <ftl>. Please compare the definition of block <ftl> to its component declaration to detect the mismatch.
ERROR:Xst:2585 - Port <M_BEOut> of instance <ftl_0> does not exist in definition <ftl>. Please compare the definition of block <ftl> to its component declaration to detect the mismatch.
ERROR:Xst:2585 - Port <M_busLockOut> of instance <ftl_0> does not exist in definition <ftl>. Please compare the definition of block <ftl> to its component declaration to detect the mismatch.
ERROR:Xst:2585 - Port <M_compressOut> of instance <ftl_0> does not exist in definition <ftl>. Please compare the definition of block <ftl> to its component declaration to detect the mismatch.
ERROR:Xst:2585 - Port <M_guardedOut> of instance <ftl_0> does not exist in definition <ftl>. Please compare the definition of block <ftl> to its component declaration to detect the mismatch.
ERROR:Xst:2585 - Port <M_lockErrOut> of instance <ftl_0> does not exist in definition <ftl>. Please compare the definition of block <ftl> to its component declaration to detect the mismatch.
ERROR:Xst:2585 - Port <M_MSizeOut> of instance <ftl_0> does not exist in definition <ftl>. Please compare the definition of block <ftl> to its component declaration to detect the mismatch.
ERROR:Xst:2585 - Port <M_orderedOut> of instance <ftl_0> does not exist in definition <ftl>. Please compare the definition of block <ftl> to its component declaration to detect the mismatch.
ERROR:Xst:2585 - Port <M_priorityOut> of instance <ftl_0> does not exist in definition <ftl>. Please compare the definition of block <ftl> to its component declaration to detect the mismatch.
ERROR:Xst:2585 - Port <M_rdBurstOut> of instance <ftl_0> does not exist in definition <ftl>. Please compare the definition of block <ftl> to its component declaration to detect the mismatch.
ERROR:Xst:2585 - Port <M_requestOut> of instance <ftl_0> does not exist in definition <ftl>. Please compare the definition of block <ftl> to its component declaration to detect the mismatch.
ERROR:Xst:2585 - Port <M_RNWOut> of instance <ftl_0> does not exist in definition <ftl>. Please compare the definition of block <ftl> to its component declaration to detect the mismatch.
ERROR:Xst:2585 - Port <M_sizeOut> of instance <ftl_0> does not exist in definition <ftl>. Please compare the definition of block <ftl> to its component declaration to detect the mismatch.
ERROR:Xst:2585 - Port <M_typeOut> of instance <ftl_0> does not exist in definition <ftl>. Please compare the definition of block <ftl> to its component declaration to detect the mismatch.
ERROR:Xst:2585 - Port <M_wrBurstOut> of instance <ftl_0> does not exist in definition <ftl>. Please compare the definition of block <ftl> to its component declaration to detect the mismatch.
ERROR:Xst:2585 - Port <M_wrDBusOut> of instance <ftl_0> does not exist in definition <ftl>. Please compare the definition of block <ftl> to its component declaration to detect the mismatch.
ERROR:Xst:2585 - Port <PLB_MAddrAckOut> of instance <ftl_0> does not exist in definition <ftl>. Please compare the definition of block <ftl> to its component declaration to detect the mismatch.
ERROR:Xst:2585 - Port <PLB_MBusyOut> of instance <ftl_0> does not exist in definition <ftl>. Please compare the definition of block <ftl> to its component declaration to detect the mismatch.
ERROR:Xst:2585 - Port <PLB_MErrOut> of instance <ftl_0> does not exist in definition <ftl>. Please compare the definition of block <ftl> to its component declaration to detect the mismatch.
ERROR:Xst:2585 - Port <PLB_MRdBTermOut> of instance <ftl_0> does not exist in definition <ftl>. Please compare the definition of block <ftl> to its component declaration to detect the mismatch.
ERROR:Xst:2585 - Port <PLB_MRdDAckOut> of instance <ftl_0> does not exist in definition <ftl>. Please compare the definition of block <ftl> to its component declaration to detect the mismatch.
ERROR:Xst:2585 - Port <PLB_MRdDBusOut> of instance <ftl_0> does not exist in definition <ftl>. Please compare the definition of block <ftl> to its component declaration to detect the mismatch.
ERROR:Xst:2585 - Port <PLB_MRdWdAddrOut> of instance <ftl_0> does not exist in definition <ftl>. Please compare the definition of block <ftl> to its component declaration to detect the mismatch.
ERROR:Xst:2585 - Port <PLB_MRearbitrateOut> of instance <ftl_0> does not exist in definition <ftl>. Please compare the definition of block <ftl> to its component declaration to detect the mismatch.
ERROR:Xst:2585 - Port <PLB_MSSizeOut> of instance <ftl_0> does not exist in definition <ftl>. Please compare the definition of block <ftl> to its component declaration to detect the mismatch.
ERROR:Xst:2585 - Port <PLB_MWrBTermOut> of instance <ftl_0> does not exist in definition <ftl>. Please compare the definition of block <ftl> to its component declaration to detect the mismatch.
ERROR:Xst:2585 - Port <PLB_MWrDAckOut> of instance <ftl_0> does not exist in definition <ftl>. Please compare the definition of block <ftl> to its component declaration to detect the mismatch.

ERROR:MDT - Aborting XST flow execution!
INFO:MDT - Refer to /home/kfleming/plbXMD/synthesis/ftl_0_wrapper_xst.srp for
   details

Running NGCBUILD ...


Rebuilding cache ...

ERROR:MDT - platgen failed with errors!

make: *** [implementation/system.bmm] Error 2



Done!

At Local date and time: Sun Feb 21 19:51:00 2010
 make -f system.make init_bram started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc2vp30ff896-7 -lang verilog -lp /home/kfleming/xilinx_xup/  system.mhs


Release Xilinx EDK 10.1.03 - platgen EDK_K_SP3.6
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.



Command Line: platgen -p xc2vp30ff896-7 -lang verilog -lp
/home/kfleming/xilinx_xup/ system.mhs 


Parse system.mhs ...

Read MPD definitions ...

WARNING:MDT - IPNAME:proc_sys_reset INSTANCE:reset_block -
   /home/kfleming/plbXMD/system.mhs line 109 - deprecated core for architecture
   'virtex2p'!

WARNING:MDT - IPNAME:opb_mdm INSTANCE:opb_mdm_0 -
   /home/kfleming/plbXMD/system.mhs line 230 - deprecated core for architecture
   'virtex2p'!

Overriding IP level properties ...


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0000000000-0x00003fff) plb_bram_if_cntlr_1	plb
  (0x10000000-0x1000ffff) opb_mdm_0	plb->plb2opb_bridge_0->opb_v20_0
  (0x80000000-0x80003fff) docm_cntlr	docm
  (0xffffc000-0xffffffff) iocm_cntlr	iocm
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Check platform address map ...

Computing clock values...

Overriding system level properties ...
INFO:MDT - IPNAME:jtagppc_0 INSTANCE:jtagppc_cntlr -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_01
   _c/data/jtagppc_cntlr_v2_1_0.mpd line 36 - tcl is overriding PARAMETER
   C_NUM_PPC_USED value to 2
INFO:MDT - IPNAME:iocm INSTANCE:isocm_v10 -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/isocm_v10_v2_00_b/d
   ata/isocm_v10_v2_1_0.mpd line 36 - tcl is overriding PARAMETER C_ISARCVALUE
   value to 0xFF
INFO:MDT - IPNAME:isocm_bram INSTANCE:bram_block -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/
   data/bram_block_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x4000
INFO:MDT - IPNAME:isocm_bram INSTANCE:bram_block -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/
   data/bram_block_v2_1_0.mpd line 37 - tool is overriding PARAMETER
   C_PORT_DWIDTH value to 64
INFO:MDT - IPNAME:isocm_bram INSTANCE:bram_block -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/
   data/bram_block_v2_1_0.mpd line 39 - tool is overriding PARAMETER C_NUM_WE
   value to 2
INFO:MDT - IPNAME:docm INSTANCE:dsocm_v10 -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/dsocm_v10_v2_00_b/d
   ata/dsocm_v10_v2_1_0.mpd line 36 - tcl is overriding PARAMETER C_DSARCVALUE
   value to 0x80
INFO:MDT - IPNAME:dsocm_bram INSTANCE:bram_block -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/
   data/bram_block_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x4000
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/dat
   a/plb_v34_v2_1_0.mpd line 40 - tool is overriding PARAMETER C_PLB_NUM_MASTERS
   value to 3
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/dat
   a/plb_v34_v2_1_0.mpd line 41 - tool is overriding PARAMETER C_PLB_NUM_SLAVES
   value to 3
INFO:MDT - IPNAME:plb_bram_if_cntlr_1 INSTANCE:plb_bram_if_cntlr -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v
   1_00_b/data/plb_bram_if_cntlr_v2_1_0.mpd line 42 - tool is overriding
   PARAMETER c_num_masters value to 3
INFO:MDT - IPNAME:plb_bram_if_cntlr_1 INSTANCE:plb_bram_if_cntlr -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v
   1_00_b/data/plb_bram_if_cntlr_v2_1_0.mpd line 49 - tool is overriding
   PARAMETER c_plb_mid_width value to 2
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/
   data/bram_block_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x4000
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/
   data/bram_block_v2_1_0.mpd line 37 - tool is overriding PARAMETER
   C_PORT_DWIDTH value to 64
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/
   data/bram_block_v2_1_0.mpd line 39 - tool is overriding PARAMETER C_NUM_WE
   value to 8
INFO:MDT - IPNAME:plb2opb_bridge_0 INSTANCE:plb2opb_bridge -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_0
   1_a/data/plb2opb_bridge_v2_1_0.mpd line 49 - tool is overriding PARAMETER
   C_PLB_NUM_MASTERS value to 3
INFO:MDT - IPNAME:plb2opb_bridge_0 INSTANCE:plb2opb_bridge -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_0
   1_a/data/plb2opb_bridge_v2_1_0.mpd line 50 - tool is overriding PARAMETER
   C_PLB_MID_WIDTH value to 2
INFO:MDT - IPNAME:opb_v20_0 INSTANCE:opb_v20 -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_v20_v1_10_c/dat
   a/opb_v20_v2_1_0.mpd line 38 - tool is overriding PARAMETER C_NUM_MASTERS
   value to 1
INFO:MDT - IPNAME:opb_v20_0 INSTANCE:opb_v20 -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_v20_v1_10_c/dat
   a/opb_v20_v2_1_0.mpd line 39 - tool is overriding PARAMETER C_NUM_SLAVES
   value to 1
INFO:MDT - IPNAME:ftl_0 INSTANCE:ftl -
   /home/kfleming/plbXMD/pcores/ftl_v1_00_a/data/ftl_v2_1_0.mpd line 27 - tool
   is overriding PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT - IPNAME:ftl_0 INSTANCE:ftl -
   /home/kfleming/plbXMD/pcores/ftl_v1_00_a/data/ftl_v2_1_0.mpd line 28 - tool
   is overriding PARAMETER C_PLB_MID_WIDTH value to 2

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
WARNING:MDT - : plb2opb_bridge_0 DCR bus interface is not set

Check platform configuration ...
IPNAME:isocm_v10 INSTANCE:iocm - /home/kfleming/plbXMD/system.mhs line 125 - 1
master(s) : 1 slave(s)
IPNAME:dsocm_v10 INSTANCE:docm - /home/kfleming/plbXMD/system.mhs line 150 - 1
master(s) : 1 slave(s)
IPNAME:plb_v34 INSTANCE:plb - /home/kfleming/plbXMD/system.mhs line 173 - 3
master(s) : 3 slave(s)
IPNAME:opb_v20 INSTANCE:opb_v20_0 - /home/kfleming/plbXMD/system.mhs line 223 -
1 master(s) : 1 slave(s)

Check port drivers...

WARNING:MDT - PORT:Dbg_TDO_0 CONNECTOR:Dbg_TDO -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_mdm_v2_00_a/dat
   a/opb_mdm_v2_1_0.mpd line 68 - No driver found. Port will be driven to GND!
WARNING:MDT - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_mdm_v2_00_a/dat
   a/opb_mdm_v2_1_0.mpd line 121 - No driver found. Port will be driven to GND!
WARNING:MDT - PORT:Debug_Rst CONNECTOR:Debug_Rst -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_mdm_v2_00_a/dat
   a/opb_mdm_v2_1_0.mpd line 52 - floating connection!
WARNING:MDT - PORT:Ext_BRK CONNECTOR:Ext_BRK -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_mdm_v2_00_a/dat
   a/opb_mdm_v2_1_0.mpd line 53 - floating connection!
WARNING:MDT - PORT:Ext_NM_BRK CONNECTOR:Ext_NM_BRK -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_mdm_v2_00_a/dat
   a/opb_mdm_v2_1_0.mpd line 54 - floating connection!
WARNING:MDT - PORT:Dbg_Clk_0 CONNECTOR:Dbg_Clk -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_mdm_v2_00_a/dat
   a/opb_mdm_v2_1_0.mpd line 66 - floating connection!
WARNING:MDT - PORT:Dbg_TDI_0 CONNECTOR:Dbg_TDI -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_mdm_v2_00_a/dat
   a/opb_mdm_v2_1_0.mpd line 67 - floating connection!
WARNING:MDT - PORT:Dbg_Reg_En_0 CONNECTOR:Dbg_Reg_En -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_mdm_v2_00_a/dat
   a/opb_mdm_v2_1_0.mpd line 69 - floating connection!
WARNING:MDT - PORT:Dbg_Capture_0 CONNECTOR:Dbg_Capture -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_mdm_v2_00_a/dat
   a/opb_mdm_v2_1_0.mpd line 70 - floating connection!
WARNING:MDT - PORT:Dbg_Update_0 CONNECTOR:Dbg_Update -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_mdm_v2_00_a/dat
   a/opb_mdm_v2_1_0.mpd line 71 - floating connection!
WARNING:MDT - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_mdm_v2_00_a/dat
   a/opb_mdm_v2_1_0.mpd line 114 - floating connection!
WARNING:MDT - PORT:bscan_reset CONNECTOR:bscan_reset -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_mdm_v2_00_a/dat
   a/opb_mdm_v2_1_0.mpd line 115 - floating connection!
WARNING:MDT - PORT:bscan_shift CONNECTOR:bscan_shift -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_mdm_v2_00_a/dat
   a/opb_mdm_v2_1_0.mpd line 116 - floating connection!
WARNING:MDT - PORT:bscan_update CONNECTOR:bscan_update -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_mdm_v2_00_a/dat
   a/opb_mdm_v2_1_0.mpd line 117 - floating connection!
WARNING:MDT - PORT:bscan_capture CONNECTOR:bscan_capture -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_mdm_v2_00_a/dat
   a/opb_mdm_v2_1_0.mpd line 118 - floating connection!
WARNING:MDT - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_mdm_v2_00_a/dat
   a/opb_mdm_v2_1_0.mpd line 119 - floating connection!
WARNING:MDT - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_mdm_v2_00_a/dat
   a/opb_mdm_v2_1_0.mpd line 120 - floating connection!

Performing Clock DRCs...



Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...

Modify defaults ...

Creating stub ...


Processing licensed instances ...

Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:ppc405 INSTANCE:ppc405_0 - /home/kfleming/plbXMD/system.mhs line 76 -
Copying cache implementation netlist
IPNAME:ppc405 INSTANCE:ppc405_1 - /home/kfleming/plbXMD/system.mhs line 96 -
Copying cache implementation netlist
IPNAME:jtagppc_cntlr INSTANCE:jtagppc_0 - /home/kfleming/plbXMD/system.mhs line
102 - Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:reset_block - /home/kfleming/plbXMD/system.mhs
line 109 - Copying cache implementation netlist
IPNAME:isocm_v10 INSTANCE:iocm - /home/kfleming/plbXMD/system.mhs line 125 -
Copying cache implementation netlist
IPNAME:isbram_if_cntlr INSTANCE:iocm_cntlr - /home/kfleming/plbXMD/system.mhs
line 133 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:isocm_bram - /home/kfleming/plbXMD/system.mhs line
143 - Copying cache implementation netlist
IPNAME:dsocm_v10 INSTANCE:docm - /home/kfleming/plbXMD/system.mhs line 150 -
Copying cache implementation netlist
IPNAME:dsbram_if_cntlr INSTANCE:docm_cntlr - /home/kfleming/plbXMD/system.mhs
line 158 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:dsocm_bram - /home/kfleming/plbXMD/system.mhs line
167 - Copying cache implementation netlist
IPNAME:plb_v34 INSTANCE:plb - /home/kfleming/plbXMD/system.mhs line 173 -
Copying cache implementation netlist
IPNAME:plb_bram_if_cntlr INSTANCE:plb_bram_if_cntlr_1 -
/home/kfleming/plbXMD/system.mhs line 183 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:plb_bram_if_cntlr_1_bram -
/home/kfleming/plbXMD/system.mhs line 193 - Copying cache implementation netlist

IPNAME:dcm_module INSTANCE:dcm_0 - /home/kfleming/plbXMD/system.mhs line 199 -
Copying cache implementation netlist
IPNAME:plb2opb_bridge INSTANCE:plb2opb_bridge_0 -
/home/kfleming/plbXMD/system.mhs line 214 - Copying cache implementation netlist
IPNAME:opb_v20 INSTANCE:opb_v20_0 - /home/kfleming/plbXMD/system.mhs line 223 -
Copying cache implementation netlist
IPNAME:opb_mdm INSTANCE:opb_mdm_0 - /home/kfleming/plbXMD/system.mhs line 230 -
Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:isocm_bram - /home/kfleming/plbXMD/system.mhs line
143 - elaborating IP

IPNAME:bram_block INSTANCE:dsocm_bram - /home/kfleming/plbXMD/system.mhs line
167 - elaborating IP

IPNAME:bram_block INSTANCE:plb_bram_if_cntlr_1_bram -
/home/kfleming/plbXMD/system.mhs line 193 - elaborating IP


Writing HDL for elaborated instances ...


Inserting wrapper level ...

Completion time: 0.00 seconds

Constructing platform-level connectivity ...

Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...


Generating synthesis project file ...


Running XST synthesis ...
INFO:MDT - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized.
INSTANCE:ftl_0 - /home/kfleming/plbXMD/system.mhs line 238 - Running XST
synthesis

ERROR:Xst:2585 - Port <Bus2IP_AddrOut> of instance <ftl_0> does not exist in definition <ftl>. Please compare the definition of block <ftl> to its component declaration to detect the mismatch.

ERROR:Xst:2585 - Port <Bus2IP_BEOut> of instance <ftl_0> does not exist in definition <ftl>. Please compare the definition of block <ftl> to its component declaration to detect the mismatch.
ERROR:Xst:2585 - Port <Bus2IP_ClkOut> of instance <ftl_0> does not exist in definition <ftl>. Please compare the definition of block <ftl> to its component declaration to detect the mismatch.
ERROR:Xst:2585 - Port <Bus2IP_CSOut> of instance <ftl_0> does not exist in definition <ftl>. Please compare the definition of block <ftl> to its component declaration to detect the mismatch.
ERROR:Xst:2585 - Port <Bus2IP_DataOut> of instance <ftl_0> does not exist in definition <ftl>. Please compare the definition of block <ftl> to its component declaration to detect the mismatch.
ERROR:Xst:2585 - Port <Bus2IP_RdCEOut> of instance <ftl_0> does not exist in definition <ftl>. Please compare the definition of block <ftl> to its component declaration to detect the mismatch.
ERROR:Xst:2585 - Port <Bus2IP_RdReqOut> of instance <ftl_0> does not exist in definition <ftl>. Please compare the definition of block <ftl> to its component declaration to detect the mismatch.
ERROR:Xst:2585 - Port <Bus2IP_ResetOut> of instance <ftl_0> does not exist in definition <ftl>. Please compare the definition of block <ftl> to its component declaration to detect the mismatch.
ERROR:Xst:2585 - Port <Bus2IP_WrCEOut> of instance <ftl_0> does not exist in definition <ftl>. Please compare the definition of block <ftl> to its component declaration to detect the mismatch.
ERROR:Xst:2585 - Port <Bus2IP_WrReqOut> of instance <ftl_0> does not exist in definition <ftl>. Please compare the definition of block <ftl> to its component declaration to detect the mismatch.
ERROR:Xst:2585 - Port <IP2Bus_DataOut> of instance <ftl_0> does not exist in definition <ftl>. Please compare the definition of block <ftl> to its component declaration to detect the mismatch.
ERROR:Xst:2585 - Port <IP2Bus_ErrorOut> of instance <ftl_0> does not exist in definition <ftl>. Please compare the definition of block <ftl> to its component declaration to detect the mismatch.
ERROR:Xst:2585 - Port <IP2Bus_IntrEventOut> of instance <ftl_0> does not exist in definition <ftl>. Please compare the definition of block <ftl> to its component declaration to detect the mismatch.
ERROR:Xst:2585 - Port <IP2Bus_RdAckOut> of instance <ftl_0> does not exist in definition <ftl>. Please compare the definition of block <ftl> to its component declaration to detect the mismatch.
ERROR:Xst:2585 - Port <IP2Bus_RetryOut> of instance <ftl_0> does not exist in definition <ftl>. Please compare the definition of block <ftl> to its component declaration to detect the mismatch.
ERROR:Xst:2585 - Port <IP2Bus_ToutSupOut> of instance <ftl_0> does not exist in definition <ftl>. Please compare the definition of block <ftl> to its component declaration to detect the mismatch.
ERROR:Xst:2585 - Port <IP2Bus_WrAckOut> of instance <ftl_0> does not exist in definition <ftl>. Please compare the definition of block <ftl> to its component declaration to detect the mismatch.
ERROR:Xst:2585 - Port <M_abortOut> of instance <ftl_0> does not exist in definition <ftl>. Please compare the definition of block <ftl> to its component declaration to detect the mismatch.
ERROR:Xst:2585 - Port <M_ABusOut> of instance <ftl_0> does not exist in definition <ftl>. Please compare the definition of block <ftl> to its component declaration to detect the mismatch.
ERROR:Xst:2585 - Port <M_BEOut> of instance <ftl_0> does not exist in definition <ftl>. Please compare the definition of block <ftl> to its component declaration to detect the mismatch.
ERROR:Xst:2585 - Port <M_busLockOut> of instance <ftl_0> does not exist in definition <ftl>. Please compare the definition of block <ftl> to its component declaration to detect the mismatch.
ERROR:Xst:2585 - Port <M_compressOut> of instance <ftl_0> does not exist in definition <ftl>. Please compare the definition of block <ftl> to its component declaration to detect the mismatch.
ERROR:Xst:2585 - Port <M_guardedOut> of instance <ftl_0> does not exist in definition <ftl>. Please compare the definition of block <ftl> to its component declaration to detect the mismatch.
ERROR:Xst:2585 - Port <M_lockErrOut> of instance <ftl_0> does not exist in definition <ftl>. Please compare the definition of block <ftl> to its component declaration to detect the mismatch.
ERROR:Xst:2585 - Port <M_MSizeOut> of instance <ftl_0> does not exist in definition <ftl>. Please compare the definition of block <ftl> to its component declaration to detect the mismatch.
ERROR:Xst:2585 - Port <M_orderedOut> of instance <ftl_0> does not exist in definition <ftl>. Please compare the definition of block <ftl> to its component declaration to detect the mismatch.
ERROR:Xst:2585 - Port <M_priorityOut> of instance <ftl_0> does not exist in definition <ftl>. Please compare the definition of block <ftl> to its component declaration to detect the mismatch.
ERROR:Xst:2585 - Port <M_rdBurstOut> of instance <ftl_0> does not exist in definition <ftl>. Please compare the definition of block <ftl> to its component declaration to detect the mismatch.
ERROR:Xst:2585 - Port <M_requestOut> of instance <ftl_0> does not exist in definition <ftl>. Please compare the definition of block <ftl> to its component declaration to detect the mismatch.
ERROR:Xst:2585 - Port <M_RNWOut> of instance <ftl_0> does not exist in definition <ftl>. Please compare the definition of block <ftl> to its component declaration to detect the mismatch.
ERROR:Xst:2585 - Port <M_sizeOut> of instance <ftl_0> does not exist in definition <ftl>. Please compare the definition of block <ftl> to its component declaration to detect the mismatch.
ERROR:Xst:2585 - Port <M_typeOut> of instance <ftl_0> does not exist in definition <ftl>. Please compare the definition of block <ftl> to its component declaration to detect the mismatch.
ERROR:Xst:2585 - Port <M_wrBurstOut> of instance <ftl_0> does not exist in definition <ftl>. Please compare the definition of block <ftl> to its component declaration to detect the mismatch.
ERROR:Xst:2585 - Port <M_wrDBusOut> of instance <ftl_0> does not exist in definition <ftl>. Please compare the definition of block <ftl> to its component declaration to detect the mismatch.
ERROR:Xst:2585 - Port <PLB_MAddrAckOut> of instance <ftl_0> does not exist in definition <ftl>. Please compare the definition of block <ftl> to its component declaration to detect the mismatch.
ERROR:Xst:2585 - Port <PLB_MBusyOut> of instance <ftl_0> does not exist in definition <ftl>. Please compare the definition of block <ftl> to its component declaration to detect the mismatch.
ERROR:Xst:2585 - Port <PLB_MErrOut> of instance <ftl_0> does not exist in definition <ftl>. Please compare the definition of block <ftl> to its component declaration to detect the mismatch.
ERROR:Xst:2585 - Port <PLB_MRdBTermOut> of instance <ftl_0> does not exist in definition <ftl>. Please compare the definition of block <ftl> to its component declaration to detect the mismatch.
ERROR:Xst:2585 - Port <PLB_MRdDAckOut> of instance <ftl_0> does not exist in definition <ftl>. Please compare the definition of block <ftl> to its component declaration to detect the mismatch.
ERROR:Xst:2585 - Port <PLB_MRdDBusOut> of instance <ftl_0> does not exist in definition <ftl>. Please compare the definition of block <ftl> to its component declaration to detect the mismatch.
ERROR:Xst:2585 - Port <PLB_MRdWdAddrOut> of instance <ftl_0> does not exist in definition <ftl>. Please compare the definition of block <ftl> to its component declaration to detect the mismatch.
ERROR:Xst:2585 - Port <PLB_MRearbitrateOut> of instance <ftl_0> does not exist in definition <ftl>. Please compare the definition of block <ftl> to its component declaration to detect the mismatch.
ERROR:Xst:2585 - Port <PLB_MSSizeOut> of instance <ftl_0> does not exist in definition <ftl>. Please compare the definition of block <ftl> to its component declaration to detect the mismatch.
ERROR:Xst:2585 - Port <PLB_MWrBTermOut> of instance <ftl_0> does not exist in definition <ftl>. Please compare the definition of block <ftl> to its component declaration to detect the mismatch.
ERROR:Xst:2585 - Port <PLB_MWrDAckOut> of instance <ftl_0> does not exist in definition <ftl>. Please compare the definition of block <ftl> to its component declaration to detect the mismatch.

ERROR:MDT - Aborting XST flow execution!
INFO:MDT - Refer to /home/kfleming/plbXMD/synthesis/ftl_0_wrapper_xst.srp for
   details


Running NGCBUILD ...

Rebuilding cache ...
ERROR:MDT - platgen failed with errors!

make: *** [implementation/system.bmm] Error 2



Done!

At Local date and time: Sun Feb 21 19:58:51 2010
 make -f system.make init_bram started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc2vp30ff896-7 -lang verilog -lp /home/kfleming/xilinx_xup/  system.mhs

Release Xilinx EDK 10.1.03 - platgen EDK_K_SP3.6
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.



Command Line: platgen -p xc2vp30ff896-7 -lang verilog -lp
/home/kfleming/xilinx_xup/ system.mhs 

Parse system.mhs ...

Read MPD definitions ...

WARNING:MDT - IPNAME:proc_sys_reset INSTANCE:reset_block -
   /home/kfleming/plbXMD/system.mhs line 109 - deprecated core for architecture
   'virtex2p'!

WARNING:MDT - IPNAME:opb_mdm INSTANCE:opb_mdm_0 -
   /home/kfleming/plbXMD/system.mhs line 230 - deprecated core for architecture
   'virtex2p'!


Overriding IP level properties ...


Performing IP level DRCs on properties...


Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0000000000-0x00003fff) plb_bram_if_cntlr_1	plb
  (0x10000000-0x1000ffff) opb_mdm_0	plb->plb2opb_bridge_0->opb_v20_0
  (0x80000000-0x80003fff) docm_cntlr	docm
  (0xffffc000-0xffffffff) iocm_cntlr	iocm
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Check platform address map ...

Computing clock values...


Overriding system level properties ...
INFO:MDT - IPNAME:jtagppc_0 INSTANCE:jtagppc_cntlr -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_01
   _c/data/jtagppc_cntlr_v2_1_0.mpd line 36 - tcl is overriding PARAMETER
   C_NUM_PPC_USED value to 2
INFO:MDT - IPNAME:iocm INSTANCE:isocm_v10 -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/isocm_v10_v2_00_b/d
   ata/isocm_v10_v2_1_0.mpd line 36 - tcl is overriding PARAMETER C_ISARCVALUE
   value to 0xFF
INFO:MDT - IPNAME:isocm_bram INSTANCE:bram_block -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/
   data/bram_block_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x4000
INFO:MDT - IPNAME:isocm_bram INSTANCE:bram_block -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/
   data/bram_block_v2_1_0.mpd line 37 - tool is overriding PARAMETER
   C_PORT_DWIDTH value to 64
INFO:MDT - IPNAME:isocm_bram INSTANCE:bram_block -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/
   data/bram_block_v2_1_0.mpd line 39 - tool is overriding PARAMETER C_NUM_WE
   value to 2
INFO:MDT - IPNAME:docm INSTANCE:dsocm_v10 -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/dsocm_v10_v2_00_b/d
   ata/dsocm_v10_v2_1_0.mpd line 36 - tcl is overriding PARAMETER C_DSARCVALUE
   value to 0x80
INFO:MDT - IPNAME:dsocm_bram INSTANCE:bram_block -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/
   data/bram_block_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x4000
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/dat
   a/plb_v34_v2_1_0.mpd line 40 - tool is overriding PARAMETER C_PLB_NUM_MASTERS
   value to 3
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/dat
   a/plb_v34_v2_1_0.mpd line 41 - tool is overriding PARAMETER C_PLB_NUM_SLAVES
   value to 3
INFO:MDT - IPNAME:plb_bram_if_cntlr_1 INSTANCE:plb_bram_if_cntlr -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v
   1_00_b/data/plb_bram_if_cntlr_v2_1_0.mpd line 42 - tool is overriding
   PARAMETER c_num_masters value to 3
INFO:MDT - IPNAME:plb_bram_if_cntlr_1 INSTANCE:plb_bram_if_cntlr -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v
   1_00_b/data/plb_bram_if_cntlr_v2_1_0.mpd line 49 - tool is overriding
   PARAMETER c_plb_mid_width value to 2
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/
   data/bram_block_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x4000
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/
   data/bram_block_v2_1_0.mpd line 37 - tool is overriding PARAMETER
   C_PORT_DWIDTH value to 64
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/
   data/bram_block_v2_1_0.mpd line 39 - tool is overriding PARAMETER C_NUM_WE
   value to 8
INFO:MDT - IPNAME:plb2opb_bridge_0 INSTANCE:plb2opb_bridge -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_0
   1_a/data/plb2opb_bridge_v2_1_0.mpd line 49 - tool is overriding PARAMETER
   C_PLB_NUM_MASTERS value to 3
INFO:MDT - IPNAME:plb2opb_bridge_0 INSTANCE:plb2opb_bridge -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_0
   1_a/data/plb2opb_bridge_v2_1_0.mpd line 50 - tool is overriding PARAMETER
   C_PLB_MID_WIDTH value to 2
INFO:MDT - IPNAME:opb_v20_0 INSTANCE:opb_v20 -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_v20_v1_10_c/dat
   a/opb_v20_v2_1_0.mpd line 38 - tool is overriding PARAMETER C_NUM_MASTERS
   value to 1
INFO:MDT - IPNAME:opb_v20_0 INSTANCE:opb_v20 -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_v20_v1_10_c/dat
   a/opb_v20_v2_1_0.mpd line 39 - tool is overriding PARAMETER C_NUM_SLAVES
   value to 1
INFO:MDT - IPNAME:ftl_0 INSTANCE:ftl -
   /home/kfleming/plbXMD/pcores/ftl_v1_00_a/data/ftl_v2_1_0.mpd line 27 - tool
   is overriding PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT - IPNAME:ftl_0 INSTANCE:ftl -
   /home/kfleming/plbXMD/pcores/ftl_v1_00_a/data/ftl_v2_1_0.mpd line 28 - tool
   is overriding PARAMETER C_PLB_MID_WIDTH value to 2

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
WARNING:MDT - : plb2opb_bridge_0 DCR bus interface is not set

Check platform configuration ...
IPNAME:isocm_v10 INSTANCE:iocm - /home/kfleming/plbXMD/system.mhs line 125 - 1
master(s) : 1 slave(s)
IPNAME:dsocm_v10 INSTANCE:docm - /home/kfleming/plbXMD/system.mhs line 150 - 1
master(s) : 1 slave(s)
IPNAME:plb_v34 INSTANCE:plb - /home/kfleming/plbXMD/system.mhs line 173 - 3
master(s) : 3 slave(s)
IPNAME:opb_v20 INSTANCE:opb_v20_0 - /home/kfleming/plbXMD/system.mhs line 223 -
1 master(s) : 1 slave(s)

Check port drivers...

WARNING:MDT - PORT:Dbg_TDO_0 CONNECTOR:Dbg_TDO -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_mdm_v2_00_a/dat
   a/opb_mdm_v2_1_0.mpd line 68 - No driver found. Port will be driven to GND!
WARNING:MDT - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_mdm_v2_00_a/dat
   a/opb_mdm_v2_1_0.mpd line 121 - No driver found. Port will be driven to GND!
WARNING:MDT - PORT:Debug_Rst CONNECTOR:Debug_Rst -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_mdm_v2_00_a/dat
   a/opb_mdm_v2_1_0.mpd line 52 - floating connection!
WARNING:MDT - PORT:Ext_BRK CONNECTOR:Ext_BRK -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_mdm_v2_00_a/dat
   a/opb_mdm_v2_1_0.mpd line 53 - floating connection!
WARNING:MDT - PORT:Ext_NM_BRK CONNECTOR:Ext_NM_BRK -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_mdm_v2_00_a/dat
   a/opb_mdm_v2_1_0.mpd line 54 - floating connection!
WARNING:MDT - PORT:Dbg_Clk_0 CONNECTOR:Dbg_Clk -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_mdm_v2_00_a/dat
   a/opb_mdm_v2_1_0.mpd line 66 - floating connection!
WARNING:MDT - PORT:Dbg_TDI_0 CONNECTOR:Dbg_TDI -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_mdm_v2_00_a/dat
   a/opb_mdm_v2_1_0.mpd line 67 - floating connection!
WARNING:MDT - PORT:Dbg_Reg_En_0 CONNECTOR:Dbg_Reg_En -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_mdm_v2_00_a/dat
   a/opb_mdm_v2_1_0.mpd line 69 - floating connection!
WARNING:MDT - PORT:Dbg_Capture_0 CONNECTOR:Dbg_Capture -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_mdm_v2_00_a/dat
   a/opb_mdm_v2_1_0.mpd line 70 - floating connection!
WARNING:MDT - PORT:Dbg_Update_0 CONNECTOR:Dbg_Update -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_mdm_v2_00_a/dat
   a/opb_mdm_v2_1_0.mpd line 71 - floating connection!
WARNING:MDT - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_mdm_v2_00_a/dat
   a/opb_mdm_v2_1_0.mpd line 114 - floating connection!
WARNING:MDT - PORT:bscan_reset CONNECTOR:bscan_reset -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_mdm_v2_00_a/dat
   a/opb_mdm_v2_1_0.mpd line 115 - floating connection!
WARNING:MDT - PORT:bscan_shift CONNECTOR:bscan_shift -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_mdm_v2_00_a/dat
   a/opb_mdm_v2_1_0.mpd line 116 - floating connection!
WARNING:MDT - PORT:bscan_update CONNECTOR:bscan_update -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_mdm_v2_00_a/dat
   a/opb_mdm_v2_1_0.mpd line 117 - floating connection!
WARNING:MDT - PORT:bscan_capture CONNECTOR:bscan_capture -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_mdm_v2_00_a/dat
   a/opb_mdm_v2_1_0.mpd line 118 - floating connection!
WARNING:MDT - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_mdm_v2_00_a/dat
   a/opb_mdm_v2_1_0.mpd line 119 - floating connection!
WARNING:MDT - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_mdm_v2_00_a/dat
   a/opb_mdm_v2_1_0.mpd line 120 - floating connection!

Performing Clock DRCs...



Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...

Modify defaults ...

Creating stub ...


Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:ppc405 INSTANCE:ppc405_0 - /home/kfleming/plbXMD/system.mhs line 76 -
Copying cache implementation netlist
IPNAME:ppc405 INSTANCE:ppc405_1 - /home/kfleming/plbXMD/system.mhs line 96 -
Copying cache implementation netlist
IPNAME:jtagppc_cntlr INSTANCE:jtagppc_0 - /home/kfleming/plbXMD/system.mhs line
102 - Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:reset_block - /home/kfleming/plbXMD/system.mhs
line 109 - Copying cache implementation netlist
IPNAME:isocm_v10 INSTANCE:iocm - /home/kfleming/plbXMD/system.mhs line 125 -
Copying cache implementation netlist
IPNAME:isbram_if_cntlr INSTANCE:iocm_cntlr - /home/kfleming/plbXMD/system.mhs
line 133 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:isocm_bram - /home/kfleming/plbXMD/system.mhs line
143 - Copying cache implementation netlist
IPNAME:dsocm_v10 INSTANCE:docm - /home/kfleming/plbXMD/system.mhs line 150 -
Copying cache implementation netlist
IPNAME:dsbram_if_cntlr INSTANCE:docm_cntlr - /home/kfleming/plbXMD/system.mhs
line 158 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:dsocm_bram - /home/kfleming/plbXMD/system.mhs line
167 - Copying cache implementation netlist
IPNAME:plb_v34 INSTANCE:plb - /home/kfleming/plbXMD/system.mhs line 173 -
Copying cache implementation netlist
IPNAME:plb_bram_if_cntlr INSTANCE:plb_bram_if_cntlr_1 -
/home/kfleming/plbXMD/system.mhs line 183 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:plb_bram_if_cntlr_1_bram -
/home/kfleming/plbXMD/system.mhs line 193 - Copying cache implementation netlist
IPNAME:dcm_module INSTANCE:dcm_0 - /home/kfleming/plbXMD/system.mhs line 199 -
Copying cache implementation netlist
IPNAME:plb2opb_bridge INSTANCE:plb2opb_bridge_0 -
/home/kfleming/plbXMD/system.mhs line 214 - Copying cache implementation netlist
IPNAME:opb_v20 INSTANCE:opb_v20_0 - /home/kfleming/plbXMD/system.mhs line 223 -
Copying cache implementation netlist
IPNAME:opb_mdm INSTANCE:opb_mdm_0 - /home/kfleming/plbXMD/system.mhs line 230 -
Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:isocm_bram - /home/kfleming/plbXMD/system.mhs line
143 - elaborating IP

IPNAME:bram_block INSTANCE:dsocm_bram - /home/kfleming/plbXMD/system.mhs line
167 - elaborating IP

IPNAME:bram_block INSTANCE:plb_bram_if_cntlr_1_bram -
/home/kfleming/plbXMD/system.mhs line 193 - elaborating IP


Writing HDL for elaborated instances ...


Inserting wrapper level ...

Completion time: 0.00 seconds


Constructing platform-level connectivity ...

Completion time: 1.00 seconds


Writing (top-level) BMM ...


Writing (top-level and wrappers) HDL ...


Generating synthesis project file ...


Running XST synthesis ...
INFO:MDT - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized.
INSTANCE:ftl_0 - /home/kfleming/plbXMD/system.mhs line 238 - Running XST
synthesis


Running NGCBUILD ...


Rebuilding cache ...


Total run time: 50.00 seconds

Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"

xst -ifn system_xst.scr -intstyle silent

Running XST synthesis ...

XST completed

Release 10.1.03 - ngcbuild K.39 (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

Overriding Xilinx file <ngcflow.csf> with local file
</usr/local/Xilinx/10.1/ISE/data/ngcflow.csf>



Command Line: /usr/local/Xilinx/10.1/ISE/bin/lin64/unwrapped/ngcbuild
./system.ngc ../implementation/system.ngc



Reading NGO file "/home/kfleming/plbXMD/synthesis/system.ngc" ...


Partition Implementation Status

-------------------------------


  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0


Writing NGC file "../implementation/system.ngc" ...



Writing NGCBUILD log file "../implementation/system.blc"...



NGCBUILD done.


*********************************************

Running Xilinx Implementation tools..

*********************************************

xilperl /usr/local/Xilinx/10.1/EDK/data/fpga_impl/manage_fastruntime_opt.pl -reduce_fanout no

xflow -wd implementation -p xc2vp30ff896-7 -implement xflow.opt system.ngc

Release 10.1.03 - Xflow K.39 (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

xflow -wd implementation -p xc2vp30ff896-7 -implement xflow.opt system.ngc  

PMSPEC -- Overriding Xilinx file
</usr/local/Xilinx/10.1/EDK/virtex2p/data/virtex2p.acd> with local file
</usr/local/Xilinx/10.1/ISE/virtex2p/data/virtex2p.acd>


Using Flow File: /home/kfleming/plbXMD/implementation/fpga.flw 

Using Option File(s): 

 /home/kfleming/plbXMD/implementation/xflow.opt 



Creating Script File ... 


#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc2vp30ff896-7 -nt timestamp -bm system.bmm
"/home/kfleming/plbXMD/implementation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#

Release 10.1.03 - ngdbuild K.39 (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</usr/local/Xilinx/10.1/EDK/virtex2p/data/virtex2p.acd> with local file
</usr/local/Xilinx/10.1/ISE/virtex2p/data/virtex2p.acd>


Command Line: /usr/local/Xilinx/10.1/ISE/bin/lin64/unwrapped/ngdbuild -p
xc2vp30ff896-7 -nt timestamp -bm system.bmm
/home/kfleming/plbXMD/implementation/system.ngc -uc system.ucf system.ngd

Reading NGO file "/home/kfleming/plbXMD/implementation/system.ngc" ...

Loading design module
"/home/kfleming/plbXMD/implementation/ppc405_0_wrapper.ngc"...
Loading design module
"/home/kfleming/plbXMD/implementation/ppc405_1_wrapper.ngc"...
Loading design module
"/home/kfleming/plbXMD/implementation/jtagppc_0_wrapper.ngc"...
Loading design module
"/home/kfleming/plbXMD/implementation/reset_block_wrapper.ngc"...
Loading design module "/home/kfleming/plbXMD/implementation/iocm_wrapper.ngc"...
Loading design module
"/home/kfleming/plbXMD/implementation/iocm_cntlr_wrapper.ngc"...
Loading design module
"/home/kfleming/plbXMD/implementation/isocm_bram_wrapper.ngc"...
Loading design module "/home/kfleming/plbXMD/implementation/docm_wrapper.ngc"...
Loading design module
"/home/kfleming/plbXMD/implementation/docm_cntlr_wrapper.ngc"...
Loading design module
"/home/kfleming/plbXMD/implementation/dsocm_bram_wrapper.ngc"...
Loading design module "/home/kfleming/plbXMD/implementation/plb_wrapper.ngc"...
Loading design module
"/home/kfleming/plbXMD/implementation/plb_bram_if_cntlr_1_wrapper.ngc"...
Loading design module
"/home/kfleming/plbXMD/implementation/plb_bram_if_cntlr_1_bram_wrapper.ngc"...
Loading design module
"/home/kfleming/plbXMD/implementation/dcm_0_wrapper.ngc"...
Loading design module
"/home/kfleming/plbXMD/implementation/plb2opb_bridge_0_wrapper.ngc"...

Loading design module
"/home/kfleming/plbXMD/implementation/opb_v20_0_wrapper.ngc"...
Loading design module
"/home/kfleming/plbXMD/implementation/opb_mdm_0_wrapper.ngc"...
Loading design module
"/home/kfleming/plbXMD/implementation/ftl_0_wrapper.ngc"...
Gathering constraint information from source properties...

Done.

Applying constraints in "system.ucf" to the design...

Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into DCM instance dcm_0/Using_Virtex.DCM_INST.
   The following new TNM groups and period specifications were generated at the
   DCM output(s): 
   CLK0: <TIMESPEC TS_dcm_0_dcm_0_CLK0_BUF = PERIOD "dcm_0_dcm_0_CLK0_BUF"
   TS_sys_clk_pin HIGH 50%>

Done...
Checking Partitions ...

Processing BMM file ...

Checking expanded design ...

WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SL
   OW_MODE_BURSTXFER.I_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SL
   OW_MODE_BURSTXFER.I_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[0].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[1].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[2].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG2' has unconnected output pin
WARNING:NgdBuild:478 - clock net opb_mdm_0/bscan_drck1 with clock driver
   opb_mdm_0/opb_mdm_0/BUFG_DRCK1 drives no clock pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  12

Writing NGD file "system.ngd" ...

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.




#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b system.ngd system.pcf 
#----------------------------------------------#

Release 10.1.03 - Map K.39 (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</usr/local/Xilinx/10.1/EDK/data/Xdh_PrimTypeLib.xda> with local file
</usr/local/Xilinx/10.1/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "2vp30ff896-7".

Mapping design into LUTs...

Writing file system_map.ngm...

Running directed packing...
Running delay-based LUT packing...
Running related packing...

Writing design file "system_map.ncd"...


Design Summary:
Number of errors:      0
Number of warnings:   40
Logic Utilization:
  Number of Slice Flip Flops:         1,341 out of  27,392    4%
  Number of 4 input LUTs:             1,746 out of  27,392    6%
Logic Distribution:
  Number of occupied Slices:          1,513 out of  13,696   11%
    Number of Slices containing only related logic:   1,513 out of   1,513 100%
    Number of Slices containing unrelated logic:          0 out of   1,513   0%
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:       1,790 out of  27,392    6%
    Number used as logic:             1,467
    Number used as a route-thru:         44
    Number used for Dual Port RAMs:     184
      (Two LUTs used per Dual Port RAM)
    Number used as Shift registers:      95
  Number of bonded IOBs:                392 out of     556   70%
    IOB Flip Flops:                      50
  Number of PPC405s:                      2 out of       2  100%
  Number of JTAGPPCs:                     1 out of       1  100%
  Number of RAMB16s:                     24 out of     136   17%
  Number of BUFGMUXs:                     2 out of      16   12%
  Number of DCMs:                         1 out of       8   12%
  Number of BSCANs:                       1 out of       1  100%

Peak Memory Usage:  498 MB
Total REAL time to MAP completion:  30 secs 
Total CPU time to MAP completion:   25 secs 

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.


Mapping completed.
See MAP report file "system_map.mrp" for details.




#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#

Release 10.1.03 - par K.39 (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </usr/local/Xilinx/10.1/EDK/data/parBmgr.acd> with local file
</usr/local/Xilinx/10.1/ISE/data/parBmgr.acd>



Constraints file: system.pcf.

Loading device for application Rf_Device from file '2vp30.nph' in environment
/usr/local/Xilinx/10.1/ISE:/usr/local/Xilinx/10.1/EDK.

   "system" is an NCD, version 3.2, device xc2vp30, package ff896, speed -7


Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.400 Volts. (default - Range: 1.400 to 1.600 Volts)


INFO:Timing:3377 - Intersecting Constraints found and resolved.  For more information see the TSI report.

Device speed data version:  "PRODUCTION 1.94 2008-07-25".


Device Utilization Summary:

   Number of BSCANs                          1 out of 1     100%
   Number of BUFGMUXs                        2 out of 16     12%
   Number of DCMs                            1 out of 8      12%
   Number of External IOBs                 392 out of 556    70%
      Number of LOCed IOBs                   9 out of 392     2%

   Number of JTAGPPCs                        1 out of 1     100%
   Number of PPC405s                         2 out of 2     100%
   Number of RAMB16s                        24 out of 136    17%
   Number of SLICEs                       1513 out of 13696  11%


Overall effort level (-ol):   High 
Placer effort level (-pl):    High 
Placer cost table entry (-t): 1
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 14 secs 

Finished initial Timing Analysis.  REAL time: 14 secs 

WARNING:Par:288 - The signal docm_DSOCMBRAMABUS<10> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal docm_DSOCMBRAMABUS<11> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal docm_DSOCMBRAMABUS<12> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal docm_DSOCMBRAMABUS<13> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal docm_DSOCMBRAMABUS<14> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal docm_DSOCMBRAMABUS<15> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal docm_DSOCMBRAMABUS<16> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal docm_DSOCMBRAMABUS<17> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal docm_DSOCMBRAMABUS<8> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal docm_DSOCMBRAMABUS<9> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal iocm_ISOCMBRAMRDABUS<10> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal iocm_ISOCMBRAMRDABUS<11> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal iocm_ISOCMBRAMRDABUS<12> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal iocm_ISOCMBRAMRDABUS<13> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal iocm_ISOCMBRAMRDABUS<14> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal iocm_ISOCMBRAMRDABUS<15> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal iocm_ISOCMBRAMRDABUS<16> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal iocm_ISOCMBRAMRDABUS<17> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal iocm_ISOCMBRAMRDABUS<8> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal iocm_ISOCMBRAMRDABUS<9> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal iocm_ISOCMBRAMWRABUS<10> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal iocm_ISOCMBRAMWRABUS<11> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal iocm_ISOCMBRAMWRABUS<12> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal iocm_ISOCMBRAMWRABUS<13> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal iocm_ISOCMBRAMWRABUS<14> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal iocm_ISOCMBRAMWRABUS<15> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal iocm_ISOCMBRAMWRABUS<16> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal iocm_ISOCMBRAMWRABUS<17> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal iocm_ISOCMBRAMWRABUS<8> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal iocm_ISOCMBRAMWRABUS<9> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal isocm_bram/BRAM_Din_A<0> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal isocm_bram/BRAM_Din_A<1> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal isocm_bram/BRAM_Din_A<2> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal isocm_bram/BRAM_Din_A<3> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal isocm_bram/BRAM_Din_A<4> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal isocm_bram/BRAM_Din_A<5> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal isocm_bram/BRAM_Din_A<6> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal isocm_bram/BRAM_Din_A<7> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal isocm_bram/BRAM_Din_A<8> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal isocm_bram/BRAM_Din_A<9> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal isocm_bram/BRAM_Din_A<10> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal isocm_bram/BRAM_Din_A<11> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal isocm_bram/BRAM_Din_A<12> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal isocm_bram/BRAM_Din_A<13> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal isocm_bram/BRAM_Din_A<14> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal isocm_bram/BRAM_Din_A<15> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal isocm_bram/BRAM_Din_A<16> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal isocm_bram/BRAM_Din_A<17> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal isocm_bram/BRAM_Din_A<18> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal isocm_bram/BRAM_Din_A<19> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal isocm_bram/BRAM_Din_A<20> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal isocm_bram/BRAM_Din_A<21> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal isocm_bram/BRAM_Din_A<22> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal isocm_bram/BRAM_Din_A<23> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal isocm_bram/BRAM_Din_A<24> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal isocm_bram/BRAM_Din_A<25> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal isocm_bram/BRAM_Din_A<26> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal isocm_bram/BRAM_Din_A<27> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal isocm_bram/BRAM_Din_A<28> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal isocm_bram/BRAM_Din_A<29> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal isocm_bram/BRAM_Din_A<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal isocm_bram/BRAM_Din_A<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal isocm_bram/BRAM_Din_A<32> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal isocm_bram/BRAM_Din_A<33> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal isocm_bram/BRAM_Din_A<34> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal isocm_bram/BRAM_Din_A<35> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal isocm_bram/BRAM_Din_A<36> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal isocm_bram/BRAM_Din_A<37> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal isocm_bram/BRAM_Din_A<38> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal isocm_bram/BRAM_Din_A<39> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal isocm_bram/BRAM_Din_A<40> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal isocm_bram/BRAM_Din_A<41> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal isocm_bram/BRAM_Din_A<42> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal isocm_bram/BRAM_Din_A<43> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal isocm_bram/BRAM_Din_A<44> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal isocm_bram/BRAM_Din_A<45> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal isocm_bram/BRAM_Din_A<46> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal isocm_bram/BRAM_Din_A<47> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal isocm_bram/BRAM_Din_A<48> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal isocm_bram/BRAM_Din_A<49> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal isocm_bram/BRAM_Din_A<50> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal isocm_bram/BRAM_Din_A<51> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal isocm_bram/BRAM_Din_A<52> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal isocm_bram/BRAM_Din_A<53> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal isocm_bram/BRAM_Din_A<54> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal isocm_bram/BRAM_Din_A<55> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal isocm_bram/BRAM_Din_A<56> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal isocm_bram/BRAM_Din_A<57> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal isocm_bram/BRAM_Din_A<58> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal isocm_bram/BRAM_Din_A<59> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal isocm_bram/BRAM_Din_A<60> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal isocm_bram/BRAM_Din_A<61> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal isocm_bram/BRAM_Din_A<62> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal isocm_bram/BRAM_Din_A<63> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dsocm_bram/dsocm_bram/BRAM_Din_B<0> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal dsocm_bram/dsocm_bram/BRAM_Din_B<1> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal dsocm_bram/dsocm_bram/BRAM_Din_B<2> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal dsocm_bram/dsocm_bram/BRAM_Din_B<3> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal dsocm_bram/dsocm_bram/BRAM_Din_B<4> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal dsocm_bram/dsocm_bram/BRAM_Din_B<5> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal dsocm_bram/dsocm_bram/BRAM_Din_B<6> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal dsocm_bram/dsocm_bram/BRAM_Din_B<7> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal dsocm_bram/dsocm_bram/BRAM_Din_B<8> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal dsocm_bram/dsocm_bram/BRAM_Din_B<9> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal dsocm_bram/dsocm_bram/BRAM_Din_B<10> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal dsocm_bram/dsocm_bram/BRAM_Din_B<11> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal dsocm_bram/dsocm_bram/BRAM_Din_B<12> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal dsocm_bram/dsocm_bram/BRAM_Din_B<13> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal dsocm_bram/dsocm_bram/BRAM_Din_B<14> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal dsocm_bram/dsocm_bram/BRAM_Din_B<15> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal dsocm_bram/dsocm_bram/BRAM_Din_B<16> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal dsocm_bram/dsocm_bram/BRAM_Din_B<17> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal dsocm_bram/dsocm_bram/BRAM_Din_B<18> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal dsocm_bram/dsocm_bram/BRAM_Din_B<19> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal dsocm_bram/dsocm_bram/BRAM_Din_B<20> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal dsocm_bram/dsocm_bram/BRAM_Din_B<21> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal dsocm_bram/dsocm_bram/BRAM_Din_B<22> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal dsocm_bram/dsocm_bram/BRAM_Din_B<23> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal dsocm_bram/dsocm_bram/BRAM_Din_B<24> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal dsocm_bram/dsocm_bram/BRAM_Din_B<25> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal dsocm_bram/dsocm_bram/BRAM_Din_B<26> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal dsocm_bram/dsocm_bram/BRAM_Din_B<27> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal dsocm_bram/dsocm_bram/BRAM_Din_B<28> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal dsocm_bram/dsocm_bram/BRAM_Din_B<29> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal dsocm_bram/dsocm_bram/BRAM_Din_B<30> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal dsocm_bram/dsocm_bram/BRAM_Din_B<31> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<0> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<1> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<2> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<3> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<4> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<5> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<6> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<7> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<8> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<9> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<10> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<11> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<12> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<13> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<14> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<15> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<16> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<17> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<18> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<19> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<20> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<21> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<22> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<23> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<24> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<25> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<26> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<27> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<28> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<29> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<30> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<31> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<32> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<33> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<34> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<35> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<36> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<37> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<38> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<39> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<40> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<41> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<42> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<43> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<44> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<45> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<46> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<47> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<48> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<49> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<50> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<51> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<52> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<53> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<54> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<55> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<56> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<57> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<58> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<59> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<60> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<61> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<62> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<63> has no load.  PAR will not
   attempt to route this signal.

Starting Placer

Phase 1.1

Phase 1.1 (Checksum:1fd9f3) REAL time: 17 secs 

Phase 2.7
INFO:Place:834 - Only a subset of IOs are locked. Out of 392 IOs, 9 are locked and 383 are not locked. If you would like
   to print the names of these IOs, please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 
Phase 2.7 (Checksum:1fd9f3) REAL time: 18 secs 

Phase 3.31
WARNING:Place:479 - Use of the left PPC405 has been detected. The left processor requires special design considerations
   when operating above 350 MHz in the -7 speed grade part. Please see Xilinx Application Note XAPP755 for details.
Phase 3.31 (Checksum:21348f) REAL time: 18 secs 

Phase 4.2

..
.
.......
........
Phase 4.2 (Checksum:21b546) REAL time: 22 secs 

Phase 5.30
Phase 5.30 (Checksum:21b546) REAL time: 22 secs 

Phase 6.3

...
Phase 6.3 (Checksum:67e286) REAL time: 22 secs 

Phase 7.5
Phase 7.5 (Checksum:67e286) REAL time: 23 secs 

Phase 8.8

.....
..................
...........

.......

.......

.....
..

Phase 8.8 (Checksum:1ee68ae) REAL time: 1 mins 14 secs 

Phase 9.5
Phase 9.5 (Checksum:1ee68ae) REAL time: 1 mins 14 secs 

Phase 10.18

Phase 10.18 (Checksum:1f13352) REAL time: 1 mins 36 secs 

Phase 11.5
Phase 11.5 (Checksum:1f13352) REAL time: 1 mins 37 secs 

Phase 12.27
Phase 12.27 (Checksum:1f13352) REAL time: 1 mins 38 secs 

Phase 13.24
Phase 13.24 (Checksum:1f13352) REAL time: 1 mins 38 secs 


REAL time consumed by placer: 1 mins 38 secs 
CPU  time consumed by placer: 1 mins 32 secs 
Writing design to file system.ncd


Total REAL time to Placer completion: 1 mins 39 secs 
Total CPU time to Placer completion: 1 mins 33 secs 


Starting Router


Phase 1: 12957 unrouted;       REAL time: 2 mins 5 secs 


Phase 2: 10745 unrouted;       REAL time: 2 mins 7 secs 


Phase 3: 2008 unrouted;       REAL time: 2 mins 13 secs 

Phase 4: 2008 unrouted; (1556)      REAL time: 2 mins 13 secs 


Phase 5: 2014 unrouted; (0)      REAL time: 2 mins 15 secs 

Phase 6: 2014 unrouted; (0)      REAL time: 2 mins 15 secs 


Phase 7: 0 unrouted; (0)      REAL time: 2 mins 20 secs 


Phase 8: 0 unrouted; (0)      REAL time: 2 mins 27 secs 


Phase 9: 0 unrouted; (0)      REAL time: 2 mins 37 secs 


WARNING:Route - CLK Net:sys_clk_pin_IBUFG is being routed on general routing resources. Please consider using a
   dedicated clocking routing resource. For more information on clock routing resources, see the target architecture's
   user guide.

Total REAL time to Router completion: 2 mins 39 secs 
Total CPU time to Router completion: 2 mins 26 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.


**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|dsocm_porta_BRAM_Clk |              |      |      |            |             |
|                     |     BUFGMUX4P| No   | 1004 |  0.281     |  1.258      |
+---------------------+--------------+------+------+------------+-------------+
| opb_mdm_0/Dbg_Clk_7 |     BUFGMUX7P| No   |   53 |  0.093     |  1.236      |
+---------------------+--------------+------+------+------------+-------------+
|   sys_clk_pin_IBUFG |         Local|      |    4 |  0.342     |  1.455      |
+---------------------+--------------+------+------+------------+-------------+
|opb_mdm_0/bscan_upda |              |      |      |            |             |
|                  te |         Local|      |    1 |  0.000     |  0.504      |
+---------------------+--------------+------+------+------------+-------------+
|jtagppc_0_0_JTGC405T |              |      |      |            |             |
|                  CK |         Local|      |    2 |  1.792     |  4.548      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

Timing Score: 0

INFO:Timing:2761 - N/A entries in the Constraints list may indicate that the constraint does not cover any paths or that it has no
   requested value.
Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

------------------------------------------------------------------------------------------------------
  Constraint                                |  Check  | Worst Case |  Best Case | Timing |   Timing   
                                            |         |    Slack   | Achievable | Errors |    Score   
------------------------------------------------------------------------------------------------------
  TS_dcm_0_dcm_0_CLK0_BUF = PERIOD TIMEGRP  | SETUP   |     0.091ns|     9.909ns|       0|           0
  "dcm_0_dcm_0_CLK0_BUF" TS_sys_clk_pin     | HOLD    |     0.241ns|            |       0|           0
       HIGH 50%                             |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | SETUP   |     7.206ns|     2.794ns|       0|           0
  pin" 10 ns HIGH 50%                       | HOLD    |     0.655ns|            |       0|           0
------------------------------------------------------------------------------------------------------
  PATH "TS_RST1_path" TIG                   | SETUP   |         N/A|     4.136ns|     N/A|           0
------------------------------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      2.794ns|      9.909ns|            0|            0|            5|        39786|
| TS_dcm_0_dcm_0_CLK0_BUF       |     10.000ns|      9.909ns|          N/A|            0|            0|        39786|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints list may indicate that the 
   constraint does not cover any paths or that it has no requested value.


Generating Pad Report.


All signals are completely routed.

WARNING:Par:283 - There are 190 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 2 mins 55 secs 
Total CPU time to PAR completion: 2 mins 40 secs 

Peak Memory Usage:  518 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 194
Number of info messages: 3

Writing design to file system.ncd




PAR done!





#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 

#----------------------------------------------#

Release 10.1.03 - Trace  (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
</usr/local/Xilinx/10.1/EDK/virtex2p/data/virtex2p.acd> with local file
</usr/local/Xilinx/10.1/ISE/virtex2p/data/virtex2p.acd>
Loading device for application Rf_Device from file '2vp30.nph' in environment
/usr/local/Xilinx/10.1/ISE:/usr/local/Xilinx/10.1/EDK.

   "system" is an NCD, version 3.2, device xc2vp30, package ff896, speed -7

INFO:Timing:3377 - Intersecting Constraints found and resolved.  For more
   information see the TSI report.

--------------------------------------------------------------------------------
Release 10.1.03 Trace  (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

/usr/local/Xilinx/10.1/ISE/bin/lin64/unwrapped/trce -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc2vp30,-7 (PRODUCTION 1.94 2008-07-25)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.



Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover 39794 paths, 0 nets, and 9731 connections

Design statistics:
   Minimum period:   9.909ns (Maximum frequency: 100.918MHz)


Analysis completed Sun Feb 21 20:05:12 2010
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 3
Total time: 15 secs 


xflow done!

touch __xps/system_routed

xilperl /usr/local/Xilinx/10.1/EDK/data/fpga_impl/observe_par.pl -error no implementation/system.par

Analyzing implementation/system.par

*********************************************

Running Bitgen..

*********************************************

cd implementation; bitgen -w -f bitgen.ut system

Release 10.1.03 - Bitgen K.39 (lin64)

Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

PMSPEC -- Overriding Xilinx file
</usr/local/Xilinx/10.1/EDK/virtex2p/data/virtex2p.acd> with local file
</usr/local/Xilinx/10.1/ISE/virtex2p/data/virtex2p.acd>

Loading device for application Rf_Device from file '2vp30.nph' in environment
/usr/local/Xilinx/10.1/ISE:/usr/local/Xilinx/10.1/EDK.

   "system" is an NCD, version 3.2, device xc2vp30, package ff896, speed -7

Opened constraints file system.pcf.


Sun Feb 21 20:05:23 2010



INFO:Data2MEM:100 - BRAM 'plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s9_s9_0' updated to placement 'RAMB16_X4Y7' from design.


INFO:Data2MEM:100 - BRAM 'plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s9_s9_1' updated to placement 'RAMB16_X3Y12' from design.


INFO:Data2MEM:100 - BRAM 'plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s9_s9_2' updated to placement 'RAMB16_X3Y11' from design.


INFO:Data2MEM:100 - BRAM 'plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s9_s9_3' updated to placement 'RAMB16_X4Y10' from design.


INFO:Data2MEM:100 - BRAM 'plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s9_s9_4' updated to placement 'RAMB16_X3Y10' from design.


INFO:Data2MEM:100 - BRAM 'plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s9_s9_5' updated to placement 'RAMB16_X4Y11' from design.


INFO:Data2MEM:100 - BRAM 'plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s9_s9_6' updated to placement 'RAMB16_X3Y9' from design.


INFO:Data2MEM:100 - BRAM
 'plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s9_s9_7' updated to placement 'RAMB16_X4Y9' from design.


INFO:Data2MEM:100 - BRAM 'dsocm_bram/dsocm_bram/ramb16_s4_s4_0' updated to placement 'RAMB16_X5Y13' from design.


INFO:Data2MEM:100 - BRAM 'dsocm_bram/dsocm_bram/ramb16_s4_s4_1' updated to placement 'RAMB16_X5Y12' from design.


INFO:Data2MEM:100 - BRAM 'dsocm_bram/dsocm_bram/ramb16_s4_s4_2' updated to placement 'RAMB16_X4Y12' from design.


INFO:Data2MEM:100 - BRAM 'dsocm_bram/dsocm_bram/ramb16_s4_s4_3' updated to placement 'RAMB16_X4Y13' from design.


INFO:Data2MEM:100 - BRAM 'dsocm_bram/dsocm_bram/ramb16_s4_s4_4' updated to placement 'RAMB16_X5Y6' from design.


INFO:Data2MEM:100 - BRAM 'dsocm_bram/dsocm_bram/ramb16_s4_s4_5' updated to placement 'RAMB16_X4Y6' from design.


INFO:Data2MEM:100 - BRAM 'dsocm_bram/dsocm_bram/ramb16_s4_s4_6' updated to placement 'RAMB16_X4Y14' from design.


INFO:Data2MEM:100 - BRAM 'dsocm_bram/dsocm_bram/ramb16_s4_s4_7' updated to placement 'RAMB16_X5Y14' froRunning DRC.

WARNING:PhysDesignRules:367 - The signal <docm_DSOCMBRAMABUS<10>> is incomplete.
   The signal does not drive any load pins in the design.

WARNING:PhysDesignRules:367 - The signal <docm_DSOCMBRAMABUS<11>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <docm_DSOCMBRAMABUS<12>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <docm_DSOCMBRAMABUS<13>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <docm_DSOCMBRAMABUS<14>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <docm_DSOCMBRAMABUS<15>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <docm_DSOCMBRAMABUS<16>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <docm_DSOCMBRAMABUS<17>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <docm_DSOCMBRAMABUS<8>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <docm_DSOCMBRAMABUS<9>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <iocm_ISOCMBRAMRDABUS<10>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <iocm_ISOCMBRAMRDABUS<11>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <iocm_ISOCMBRAMRDABUS<12>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <iocm_ISOCMBRAMRDABUS<13>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <iocm_ISOCMBRAMRDABUS<14>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <iocm_ISOCMBRAMRDABUS<15>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <iocm_ISOCMBRAMRDABUS<16>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <iocm_ISOCMBRAMRDABUS<17>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <iocm_ISOCMBRAMRDABUS<8>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <iocm_ISOCMBRAMRDABUS<9>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <iocm_ISOCMBRAMWRABUS<10>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <iocm_ISOCMBRAMWRABUS<11>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <iocm_ISOCMBRAMWRABUS<12>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <iocm_ISOCMBRAMWRABUS<13>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <iocm_ISOCMBRAMWRABUS<14>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <iocm_ISOCMBRAMWRABUS<15>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <iocm_ISOCMBRAMWRABUS<16>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <iocm_ISOCMBRAMWRABUS<17>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <iocm_ISOCMBRAMWRABUS<8>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <iocm_ISOCMBRAMWRABUS<9>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin CPMC405CLOCK for the
   comp ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin PLBCLK for the comp
   ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM driven
   clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMISOCMCLK for the
   comp ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMDSOCMCLK for the
   comp ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
DRC detected 0 errors and 34 warnings.  Please see the previously displayed
individual error or warning messages for more details.

Creating bit map...

Saving bit stream in "system.bit".

Bitstream generation is complete.

m design.


INFO:Data2MEM:100 - BRAM 'isocm_bram/isocm_bram/ramb16_s9_s9_0' updated to placement 'RAMB16_X4Y8' from design.


INFO:Data2MEM:100 - BRAM 'isocm_bram/isocm_bram/ramb16_s9_s9_1' updated to placement 'RAMB16_X6Y12' from design.


INFO:Data2MEM:100 - BRAM 'isocm_bram/isocm_bram/ramb16_s9_s9_2' updated to placement 'RAMB16_X6Y7' from design.


INFO:Data2MEM:100 - BRAM 'isocm_bram/isocm_bram/ramb16_s9_s9_3' updated to placement 'RAMB16_X7Y9' from design.


INFO:Data2MEM:100 - BRAM 'isocm_bram/isocm_bram/ramb16_s9_s9_4' updated to placement 'RAMB16_X7Y8' from design.


INFO:Data2MEM:100 - BRAM 'isocm_bram/isocm_bram/ramb16_s9_s9_5' updated to placement 'RAMB16_X7Y11' from design.


INFO:Data2MEM:100 - BRAM 'isocm_bram/isocm_bram/ramb16_s9_s9_6' updated to placement 'RAMB16_X5Y7' from design.


INFO:Data2MEM:100 - BRAM 'isocm_bram/isocm_bram/ramb16_s9_s9_7' updated to placement 'RAMB16_X7Y10' from design.


*********************************************

Creating software libraries...
*********************************************

libgen -mhs system.mhs -p xc2vp30ff896-7 -lp /home/kfleming/xilinx_xup/ system.mss

libgen

Xilinx EDK 10.1.03 Build EDK_K_SP3.6
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.



Command Line: libgen -mhs system.mhs -p xc2vp30ff896-7 -lp
/home/kfleming/xilinx_xup/ system.mss 



Output Directory (-od)		: /home/kfleming/plbXMD/

Part (-p)			: virtex2p

Software Specification file	: system.mss

WARNING:MDT - IPNAME:proc_sys_reset INSTANCE:reset_block -
   /home/kfleming/plbXMD/system.mhs line 109 - deprecated core for architecture
   'virtex2p'!

WARNING:MDT - IPNAME:opb_mdm INSTANCE:opb_mdm_0 -
   /home/kfleming/plbXMD/system.mhs line 230 - deprecated core for architecture
   'virtex2p'!


Overriding IP level properties ...


Performing IP level DRCs on properties...


Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

Address Map for Processor ppc405_0

  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0000000000-0x00003fff) plb_bram_if_cntlr_1	plb
  (0x10000000-0x1000ffff) opb_mdm_0	plb->plb2opb_bridge_0->opb_v20_0
  (0x80000000-0x80003fff) docm_cntlr	docm
  (0xffffc000-0xffffffff) iocm_cntlr	iocm
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	


Check platform address map ...

Computing clock values...


Overriding system level properties ...

INFO:MDT - IPNAME:jtagppc_0 INSTANCE:jtagppc_cntlr -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_01
   _c/data/jtagppc_cntlr_v2_1_0.mpd line 36 - tcl is overriding PARAMETER
   C_NUM_PPC_USED value to 2
INFO:MDT - IPNAME:iocm INSTANCE:isocm_v10 -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/isocm_v10_v2_00_b/d
   ata/isocm_v10_v2_1_0.mpd line 36 - tcl is overriding PARAMETER C_ISARCVALUE
   value to 0xFF
INFO:MDT - IPNAME:isocm_bram INSTANCE:bram_block -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/
   data/bram_block_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x4000
INFO:MDT - IPNAME:isocm_bram INSTANCE:bram_block -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/
   data/bram_block_v2_1_0.mpd line 37 - tool is overriding PARAMETER
   C_PORT_DWIDTH value to 64
INFO:MDT - IPNAME:isocm_bram INSTANCE:bram_block -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/
   data/bram_block_v2_1_0.mpd line 39 - tool is overriding PARAMETER C_NUM_WE
   value to 2
INFO:MDT - IPNAME:docm INSTANCE:dsocm_v10 -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/dsocm_v10_v2_00_b/d
   ata/dsocm_v10_v2_1_0.mpd line 36 - tcl is overriding PARAMETER C_DSARCVALUE
   value to 0x80
INFO:MDT - IPNAME:dsocm_bram INSTANCE:bram_block -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/
   data/bram_block_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x4000
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/dat
   a/plb_v34_v2_1_0.mpd line 40 - tool is overriding PARAMETER C_PLB_NUM_MASTERS
   value to 3
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/dat
   a/plb_v34_v2_1_0.mpd line 41 - tool is overriding PARAMETER C_PLB_NUM_SLAVES
   value to 3
INFO:MDT - IPNAME:plb_bram_if_cntlr_1 INSTANCE:plb_bram_if_cntlr -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v
   1_00_b/data/plb_bram_if_cntlr_v2_1_0.mpd line 42 - tool is overriding
   PARAMETER c_num_masters value to 3
INFO:MDT - IPNAME:plb_bram_if_cntlr_1 INSTANCE:plb_bram_if_cntlr -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v
   1_00_b/data/plb_bram_if_cntlr_v2_1_0.mpd line 49 - tool is overriding
   PARAMETER c_plb_mid_width value to 2
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/
   data/bram_block_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x4000
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/
   data/bram_block_v2_1_0.mpd line 37 - tool is overriding PARAMETER
   C_PORT_DWIDTH value to 64
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/
   data/bram_block_v2_1_0.mpd line 39 - tool is overriding PARAMETER C_NUM_WE
   value to 8
INFO:MDT - IPNAME:plb2opb_bridge_0 INSTANCE:plb2opb_bridge -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_0
   1_a/data/plb2opb_bridge_v2_1_0.mpd line 49 - tool is overriding PARAMETER
   C_PLB_NUM_MASTERS value to 3

INFO:MDT - IPNAME:plb2opb_bridge_0 INSTANCE:plb2opb_bridge -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_0
   1_a/data/plb2opb_bridge_v2_1_0.mpd line 50 - tool is overriding PARAMETER
   C_PLB_MID_WIDTH value to 2
INFO:MDT - IPNAME:opb_v20_0 INSTANCE:opb_v20 -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_v20_v1_10_c/dat
   a/opb_v20_v2_1_0.mpd line 38 - tool is overriding PARAMETER C_NUM_MASTERS
   value to 1
INFO:MDT - IPNAME:opb_v20_0 INSTANCE:opb_v20 -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_v20_v1_10_c/dat
   a/opb_v20_v2_1_0.mpd line 39 - tool is overriding PARAMETER C_NUM_SLAVES
   value to 1
INFO:MDT - IPNAME:ftl_0 INSTANCE:ftl -
   /home/kfleming/plbXMD/pcores/ftl_v1_00_a/data/ftl_v2_1_0.mpd line 27 - tool
   is overriding PARAMETER C_PLB_NUM_MASTERS value to 3
INFO:MDT - IPNAME:ftl_0 INSTANCE:ftl -
   /home/kfleming/plbXMD/pcores/ftl_v1_00_a/data/ftl_v2_1_0.mpd line 28 - tool
   is overriding PARAMETER C_PLB_MID_WIDTH value to 2

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
WARNING:MDT - : plb2opb_bridge_0 DCR bus interface is not set

Check platform configuration ...
IPNAME:isocm_v10 INSTANCE:iocm - /home/kfleming/plbXMD/system.mhs line 125 - 1
master(s) : 1 slave(s)
IPNAME:dsocm_v10 INSTANCE:docm - /home/kfleming/plbXMD/system.mhs line 150 - 1
master(s) : 1 slave(s)
IPNAME:plb_v34 INSTANCE:plb - /home/kfleming/plbXMD/system.mhs line 173 - 3
master(s) : 3 slave(s)
IPNAME:opb_v20 INSTANCE:opb_v20_0 - /home/kfleming/plbXMD/system.mhs line 223 -
1 master(s) : 1 slave(s)

Check port drivers...

WARNING:MDT - PORT:Dbg_TDO_0 CONNECTOR:Dbg_TDO -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_mdm_v2_00_a/dat
   a/opb_mdm_v2_1_0.mpd line 68 - No driver found. Port will be driven to GND!

WARNING:MDT - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_mdm_v2_00_a/dat
   a/opb_mdm_v2_1_0.mpd line 121 - No driver found. Port will be driven to GND!
WARNING:MDT - PORT:Debug_Rst CONNECTOR:Debug_Rst -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_mdm_v2_00_a/dat
   a/opb_mdm_v2_1_0.mpd line 52 - floating connection!
WARNING:MDT - PORT:Ext_BRK CONNECTOR:Ext_BRK -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_mdm_v2_00_a/dat
   a/opb_mdm_v2_1_0.mpd line 53 - floating connection!
WARNING:MDT - PORT:Ext_NM_BRK CONNECTOR:Ext_NM_BRK -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_mdm_v2_00_a/dat
   a/opb_mdm_v2_1_0.mpd line 54 - floating connection!
WARNING:MDT - PORT:Dbg_Clk_0 CONNECTOR:Dbg_Clk -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_mdm_v2_00_a/dat
   a/opb_mdm_v2_1_0.mpd line 66 - floating connection!
WARNING:MDT - PORT:Dbg_TDI_0 CONNECTOR:Dbg_TDI -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_mdm_v2_00_a/dat
   a/opb_mdm_v2_1_0.mpd line 67 - floating connection!
WARNING:MDT - PORT:Dbg_Reg_En_0 CONNECTOR:Dbg_Reg_En -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_mdm_v2_00_a/dat
   a/opb_mdm_v2_1_0.mpd line 69 - floating connection!
WARNING:MDT - PORT:Dbg_Capture_0 CONNECTOR:Dbg_Capture -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_mdm_v2_00_a/dat
   a/opb_mdm_v2_1_0.mpd line 70 - floating connection!
WARNING:MDT - PORT:Dbg_Update_0 CONNECTOR:Dbg_Update -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_mdm_v2_00_a/dat
   a/opb_mdm_v2_1_0.mpd line 71 - floating connection!
WARNING:MDT - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_mdm_v2_00_a/dat
   a/opb_mdm_v2_1_0.mpd line 114 - floating connection!
WARNING:MDT - PORT:bscan_reset CONNECTOR:bscan_reset -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_mdm_v2_00_a/dat
   a/opb_mdm_v2_1_0.mpd line 115 - floating connection!
WARNING:MDT - PORT:bscan_shift CONNECTOR:bscan_shift -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_mdm_v2_00_a/dat
   a/opb_mdm_v2_1_0.mpd line 116 - floating connection!
WARNING:MDT - PORT:bscan_update CONNECTOR:bscan_update -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_mdm_v2_00_a/dat
   a/opb_mdm_v2_1_0.mpd line 117 - floating connection!
WARNING:MDT - PORT:bscan_capture CONNECTOR:bscan_capture -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_mdm_v2_00_a/dat
   a/opb_mdm_v2_1_0.mpd line 118 - floating connection!
WARNING:MDT - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_mdm_v2_00_a/dat
   a/opb_mdm_v2_1_0.mpd line 119 - floating connection!
WARNING:MDT - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   /usr/local/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_mdm_v2_00_a/dat
   a/opb_mdm_v2_1_0.mpd line 120 - floating connection!

Performing Clock DRCs...


WARNING:MDT - standalone - /home/kfleming/plbXMD/system.mss line 5 - deprecated
   os!

WARNING:MDT - standalone - /home/kfleming/plbXMD/system.mss line 13 - deprecated
   os!
WARNING:MDT - /home/kfleming/plbXMD/system.mss line 26 - PARAMETER
   CORE_CLOCK_FREQ_HZ is deprecated !. .
   To avoid seeing this Warning again, please remove PARAMETER
   CORE_CLOCK_FREQ_HZ.
INFO:MDT - List of peripherals addressable from processor instance ppc405_0 : 
  - plb_bram_if_cntlr_1
  - opb_v20_0
  - opb_mdm_0
  - ftl_0
  - docm_cntlr
  - iocm_cntlr
INFO:MDT - List of peripherals addressable from processor instance ppc405_1 : 


Building Directory Structure for ppc405_0


Generating platform libraries and device drivers ...


Running CopyFiles ...

Copying files for os standalone_v1_00_a from
/usr/local/Xilinx/10.1/EDK/sw/lib/bsp/standalone_v1_00_a/src/ to
/home/kfleming/plbXMD/ppc405_0/libsrc/standalone_v1_00_a/ ...


Copying files for driver opbarb_v1_02_a from
/usr/local/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/opbarb_v1_02_a/src/
to /home/kfleming/plbXMD/ppc405_0/libsrc/opbarb_v1_02_a/ ...


Copying files for driver uartlite_v1_13_a from
/usr/local/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/uartlite_v1_13_a/src/
to /home/kfleming/plbXMD/ppc405_0/libsrc/uartlite_v1_13_a/ ...


Copying files for driver cpu_ppc405_v1_10_b from
/usr/local/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/cpu_ppc405_v1_10_b/sr
c/ to /home/kfleming/plbXMD/ppc405_0/libsrc/cpu_ppc405_v1_10_b/ ...


Running DRCs for OSes, Drivers and Libraries ... 


Running generate for OS'es, Drivers and Libraries ... 


Running post_generate for OS'es, Drivers and Libraries ... 


Running make for Drivers and Libraries ... 


Configuring make for target include using:

gmake -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 


Configuring make for target libs using:

gmake -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 

Compiling common

powerpc-eabi-ar: 
creating ../../../lib/libxil.a

Compiling bsp

Compiling opbarb

Compiling uartlite

Compiling cpu_ppc405


Libraries generated in /home/kfleming/plbXMD/ppc405_0/lib/ directory

Running execs_generate for OS'es, Drivers and Libraries ... 


Building Directory Structure for ppc405_1


Generating platform libraries and device drivers ...


Running CopyFiles ...


Copying files for os standalone_v1_00_a from
/usr/local/Xilinx/10.1/EDK/sw/lib/bsp/standalone_v1_00_a/src/ to
/home/kfleming/plbXMD/ppc405_1/libsrc/standalone_v1_00_a/ ...


Copying files for driver cpu_ppc405_v1_10_b from
/usr/local/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/cpu_ppc405_v1_10_b/sr
c/ to /home/kfleming/plbXMD/ppc405_1/libsrc/cpu_ppc405_v1_10_b/ ...


Running DRCs for OSes, Drivers and Libraries ... 


Running generate for OS'es, Drivers and Libraries ... 


Running post_generate for OS'es, Drivers and Libraries ... 


Running make for Drivers and Libraries ... 


Configuring make for target include using:


gmake -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 


Configuring make for target libs using:

gmake -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 

Compiling common

powerpc-eabi-ar: creating ../../../lib/libxil.a

Compiling bsp

Compiling cpu_ppc405


Libraries generated in /home/kfleming/plbXMD/ppc405_1/lib/ directory

Running execs_generate for OS'es, Drivers and Libraries ... 

LibGen Done. 

powerpc-eabi-gcc -O2 TestApp_Memory/src/TestApp_Memory.c  -o TestApp_Memory/executable.elf \
	     -Wl,-T -Wl,TestApp_Memory/src/TestApp_Memory_LinkScr.ld  -g    -I./ppc405_0/include/  -L./ppc405_0/lib/  \

	  

TestApp_Memory/src/TestApp_Memory.c: In function ‘testMem’:

TestApp_Memory/src/TestApp_Memory.c:48: warning: assignment makes integer from pointer without a cast
TestApp_Memory/src/TestApp_Memory.c:52: warning: comparison between pointer and integer
TestApp_Memory/src/TestApp_Memory.c: In function ‘main’:
TestApp_Memory/src/TestApp_Memory.c:75: warning: passing argument 1 of ‘testMem’ makes pointer from integer without a cast
TestApp_Memory/src/TestApp_Memory.c:76: warning: passing argument 1 of ‘testMem’ makes pointer from integer without a cast
TestApp_Memory/src/TestApp_Memory.c:77: warning: passing argument 1 of ‘testMem’ makes pointer from integer without a cast

powerpc-eabi-size TestApp_Memory/executable.elf 

   text	   data	    bss	    dec	    hex	filename
   4278	    316	   2080	   6674	   1a12	TestApp_Memory/executable.elf


*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs -lp /home/kfleming/xilinx_xup/ -pe ppc405_0 TestApp_Memory/executable.elf  \
	-bt implementation/system.bit -o implementation/download.bit


bitinit version Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Overriding IP level properties ...


Performing IP level DRCs on properties...


Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0000000000-0x00003fff) plb_bram_if_cntlr_1	plb
  (0x10000000-0x1000ffff) opb_mdm_0	plb->plb2opb_bridge_0->opb_v20_0
  (0x80000000-0x80003fff) docm_cntlr	docm
  (0xffffc000-0xffffffff) iocm_cntlr	iocm
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	


Initializing Memory...
Checking ELFs associated with PPC405 instance ppc405_0 for overlap...


Analyzing file TestApp_Memory/executable.elf...
Running Data2Mem with the following command:
data2mem -bm implementation/system_bd -bt implementation/system.bit  -bd
TestApp_Memory/executable.elf tag ppc405_0  -o b implementation/download.bit 

Memory Initialization completed successfully.




Done!

