<HTML>
<HEAD><TITLE>Lattice TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par_Twr"></A><B><U><big>Place & Route TRACE Report</big></U></B>

Loading design for application trce from file Ext10GenDvi_A.ncd.
Design name: TestVideoTop
NCD version: 3.2
Vendor:      LATTICE
Device:      LFXP2-17E
Package:     PQFP208
Performance: 5
Loading device for application trce from file 'mg5a50x47.nph' in environment: /usr/local/diamond/1.4/ispfpga.
Package Status:                     Final          Version 1.63
Performance Hardware Data Status:   Final          Version 10.6
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Par_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond_1.4_Production (87)</big></U></B>
Sun Jul 22 21:40:51 2012

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2011 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o Ext10GenDvi_A.twr Ext10GenDvi_A.ncd Ext10GenDvi_A.prf 
Design file:     Ext10GenDvi_A.ncd
Preference file: Ext10GenDvi_A.prf
Device,speed:    LFXP2-17E,5
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_0_0' Target='right'>FREQUENCY PORT "PinClk125" 125.000000 MHz (0 errors)</A></LI>            0 items scored, 0 timing errors detected.
Report:  255.363MHz is the maximum frequency for this preference.

<LI><A href='#par_twr_pref_0_1' Target='right'>FREQUENCY NET "PinClk125_c" 125.000000 MHz (0 errors)</A></LI>            0 items scored, 0 timing errors detected.

<FONT COLOR=red><LI><A href='#par_twr_pref_0_2' Target='right'><FONT COLOR=red>FREQUENCY NET "Clk50_c" 50.000000 MHz (21 errors)</FONT></A></LI>
</FONT>            4096 items scored, 21 timing errors detected.
Warning:  48.379MHz is the maximum frequency for this preference.

<LI><A href='#par_twr_pref_0_3' Target='right'>FREQUENCY NET "Clk100_c" 100.000000 MHz (0 errors)</A></LI>            765 items scored, 0 timing errors detected.
Report:  160.617MHz is the maximum frequency for this preference.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK INTERCLOCKDOMAIN PATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_0_0"></A>Preference: FREQUENCY PORT "PinClk125" 125.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 4.084ns
         The internal maximum frequency of the following component is 255.363 MHz

 Logical Details:  Cell type  Pin name       Component name

   Destination:    DP16KB     CLKA           uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_7_0

   Delay:               3.916ns -- based on Minimum Pulse Width

Report:  255.363MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_1"></A>Preference: FREQUENCY NET "PinClk125_c" 125.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2"></A>Preference: FREQUENCY NET "Clk50_c" 50.000000 MHz ;
            4096 items scored, 21 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 0.335ns (weighted slack = -0.670ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         DP16KB     Port           uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_7_0(ASIC)  (from Clk50_c -)
   Destination:    FF         Data in        uDvi/U_conf/dat022D  (to Clk50_c +)

   Delay:              10.081ns  (48.1% logic, 51.9% route), 6 logic levels.

 Constraint Details:

     10.081ns physical path delay uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_7_0 to uDvi/U_conf/SLICE_500 exceeds
     10.000ns delay constraint less
      0.161ns skew and
      0.093ns DIN_SET requirement (totaling 9.746ns) by 0.335ns

 Physical Path Details:

      Data path uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_7_0 to uDvi/U_conf/SLICE_500:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     3.545 *R_R25C23.CLKA to *R_R25C23.DOA1 uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_7_0 (from Clk50_c)
ROUTE         1     1.014 *R_R25C23.DOA1 to     R24C22C.D0 uForth/memory_data_o_29
CTOF_DEL    ---     0.260     R24C22C.D0 to     R24C22C.F0 uForth/SLICE_1681
ROUTE         2     0.834     R24C22C.F0 to     R22C22B.D1 uForth/un1_cpu_data_o_m1_29
CTOF_DEL    ---     0.260     R22C22B.D1 to     R22C22B.F1 SLICE_430
ROUTE         6     1.139     R22C22B.F1 to     R23C19D.D0 PokeDat_29
CTOF_DEL    ---     0.260     R23C19D.D0 to     R23C19D.F0 uDvi/U_conf/SLICE_1097
ROUTE         1     0.774     R23C19D.F0 to     R23C19D.C1 uDvi/U_conf/un71_add_0_a2_0_1
CTOF_DEL    ---     0.260     R23C19D.C1 to     R23C19D.F1 uDvi/U_conf/SLICE_1097
ROUTE        23     1.475     R23C19D.F1 to     R17C24C.D0 uDvi/U_conf/N_118
CTOF_DEL    ---     0.260     R17C24C.D0 to     R17C24C.F0 uDvi/U_conf/SLICE_500
ROUTE         1     0.000     R17C24C.F0 to    R17C24C.DI0 uDvi/U_conf/un55_add (to Clk50_c)
                  --------
                   10.081   (48.1% logic, 51.9% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path uPll/PLLInst_0 to uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_7_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       498     1.528    LRPLL.CLKOK to *R_R25C23.CLKA Clk50_c
                  --------
                    1.528   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path uPll/PLLInst_0 to uDvi/U_conf/SLICE_500:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       498     1.367    LRPLL.CLKOK to    R17C24C.CLK Clk50_c
                  --------
                    1.367   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 0.335ns (weighted slack = -0.670ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         DP16KB     Port           uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_7_0(ASIC)  (from Clk50_c -)
   Destination:    FF         Data in        uDvi/U_conf/dat031C  (to Clk50_c +)

   Delay:              10.081ns  (48.1% logic, 51.9% route), 6 logic levels.

 Constraint Details:

     10.081ns physical path delay uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_7_0 to uDvi/U_conf/SLICE_502 exceeds
     10.000ns delay constraint less
      0.161ns skew and
      0.093ns DIN_SET requirement (totaling 9.746ns) by 0.335ns

 Physical Path Details:

      Data path uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_7_0 to uDvi/U_conf/SLICE_502:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     3.545 *R_R25C23.CLKA to *R_R25C23.DOA1 uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_7_0 (from Clk50_c)
ROUTE         1     1.014 *R_R25C23.DOA1 to     R24C22C.D0 uForth/memory_data_o_29
CTOF_DEL    ---     0.260     R24C22C.D0 to     R24C22C.F0 uForth/SLICE_1681
ROUTE         2     0.834     R24C22C.F0 to     R22C22B.D1 uForth/un1_cpu_data_o_m1_29
CTOF_DEL    ---     0.260     R22C22B.D1 to     R22C22B.F1 SLICE_430
ROUTE         6     1.139     R22C22B.F1 to     R23C19D.D0 PokeDat_29
CTOF_DEL    ---     0.260     R23C19D.D0 to     R23C19D.F0 uDvi/U_conf/SLICE_1097
ROUTE         1     0.774     R23C19D.F0 to     R23C19D.C1 uDvi/U_conf/un71_add_0_a2_0_1
CTOF_DEL    ---     0.260     R23C19D.C1 to     R23C19D.F1 uDvi/U_conf/SLICE_1097
ROUTE        23     1.475     R23C19D.F1 to     R17C24B.D0 uDvi/U_conf/N_118
CTOF_DEL    ---     0.260     R17C24B.D0 to     R17C24B.F0 uDvi/U_conf/SLICE_502
ROUTE         1     0.000     R17C24B.F0 to    R17C24B.DI0 uDvi/U_conf/un65_add (to Clk50_c)
                  --------
                   10.081   (48.1% logic, 51.9% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path uPll/PLLInst_0 to uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_7_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       498     1.528    LRPLL.CLKOK to *R_R25C23.CLKA Clk50_c
                  --------
                    1.528   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path uPll/PLLInst_0 to uDvi/U_conf/SLICE_502:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       498     1.367    LRPLL.CLKOK to    R17C24B.CLK Clk50_c
                  --------
                    1.367   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 0.099ns (weighted slack = -0.198ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         DP16KB     Port           uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_7_0(ASIC)  (from Clk50_c -)
   Destination:    FF         Data in        uDvi/U_conf/dat022D  (to Clk50_c +)

   Delay:               9.845ns  (48.9% logic, 51.1% route), 5 logic levels.

 Constraint Details:

      9.845ns physical path delay uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_7_0 to uDvi/U_conf/SLICE_500 exceeds
     10.000ns delay constraint less
      0.161ns skew and
      0.093ns DIN_SET requirement (totaling 9.746ns) by 0.099ns

 Physical Path Details:

      Data path uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_7_0 to uDvi/U_conf/SLICE_500:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     3.545 *R_R25C23.CLKA to *R_R25C23.DOA3 uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_7_0 (from Clk50_c)
ROUTE         1     1.256 *R_R25C23.DOA3 to     R24C25C.D0 uForth/memory_data_o_31
CTOOFX_DEL  ---     0.494     R24C25C.D0 to   R24C25C.OFX0 SLICE_432
ROUTE         6     1.521   R24C25C.OFX0 to     R23C19D.C0 PokeDat_31
CTOF_DEL    ---     0.260     R23C19D.C0 to     R23C19D.F0 uDvi/U_conf/SLICE_1097
ROUTE         1     0.774     R23C19D.F0 to     R23C19D.C1 uDvi/U_conf/un71_add_0_a2_0_1
CTOF_DEL    ---     0.260     R23C19D.C1 to     R23C19D.F1 uDvi/U_conf/SLICE_1097
ROUTE        23     1.475     R23C19D.F1 to     R17C24C.D0 uDvi/U_conf/N_118
CTOF_DEL    ---     0.260     R17C24C.D0 to     R17C24C.F0 uDvi/U_conf/SLICE_500
ROUTE         1     0.000     R17C24C.F0 to    R17C24C.DI0 uDvi/U_conf/un55_add (to Clk50_c)
                  --------
                    9.845   (48.9% logic, 51.1% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path uPll/PLLInst_0 to uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_7_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       498     1.528    LRPLL.CLKOK to *R_R25C23.CLKA Clk50_c
                  --------
                    1.528   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path uPll/PLLInst_0 to uDvi/U_conf/SLICE_500:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       498     1.367    LRPLL.CLKOK to    R17C24C.CLK Clk50_c
                  --------
                    1.367   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 0.099ns (weighted slack = -0.198ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         DP16KB     Port           uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_7_0(ASIC)  (from Clk50_c -)
   Destination:    FF         Data in        uDvi/U_conf/dat031C  (to Clk50_c +)

   Delay:               9.845ns  (48.9% logic, 51.1% route), 5 logic levels.

 Constraint Details:

      9.845ns physical path delay uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_7_0 to uDvi/U_conf/SLICE_502 exceeds
     10.000ns delay constraint less
      0.161ns skew and
      0.093ns DIN_SET requirement (totaling 9.746ns) by 0.099ns

 Physical Path Details:

      Data path uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_7_0 to uDvi/U_conf/SLICE_502:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     3.545 *R_R25C23.CLKA to *R_R25C23.DOA3 uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_7_0 (from Clk50_c)
ROUTE         1     1.256 *R_R25C23.DOA3 to     R24C25C.D0 uForth/memory_data_o_31
CTOOFX_DEL  ---     0.494     R24C25C.D0 to   R24C25C.OFX0 SLICE_432
ROUTE         6     1.521   R24C25C.OFX0 to     R23C19D.C0 PokeDat_31
CTOF_DEL    ---     0.260     R23C19D.C0 to     R23C19D.F0 uDvi/U_conf/SLICE_1097
ROUTE         1     0.774     R23C19D.F0 to     R23C19D.C1 uDvi/U_conf/un71_add_0_a2_0_1
CTOF_DEL    ---     0.260     R23C19D.C1 to     R23C19D.F1 uDvi/U_conf/SLICE_1097
ROUTE        23     1.475     R23C19D.F1 to     R17C24B.D0 uDvi/U_conf/N_118
CTOF_DEL    ---     0.260     R17C24B.D0 to     R17C24B.F0 uDvi/U_conf/SLICE_502
ROUTE         1     0.000     R17C24B.F0 to    R17C24B.DI0 uDvi/U_conf/un65_add (to Clk50_c)
                  --------
                    9.845   (48.9% logic, 51.1% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path uPll/PLLInst_0 to uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_7_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       498     1.528    LRPLL.CLKOK to *R_R25C23.CLKA Clk50_c
                  --------
                    1.528   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path uPll/PLLInst_0 to uDvi/U_conf/SLICE_502:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       498     1.367    LRPLL.CLKOK to    R17C24B.CLK Clk50_c
                  --------
                    1.367   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 0.096ns (weighted slack = -0.192ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         DP16KB     Port           uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_6_1(ASIC)  (from Clk50_c -)
   Destination:    FF         Data in        uDvi/U_conf/dat022D  (to Clk50_c +)

   Delay:               9.842ns  (49.0% logic, 51.0% route), 5 logic levels.

 Constraint Details:

      9.842ns physical path delay uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_6_1 to uDvi/U_conf/SLICE_500 exceeds
     10.000ns delay constraint less
      0.161ns skew and
      0.093ns DIN_SET requirement (totaling 9.746ns) by 0.096ns

 Physical Path Details:

      Data path uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_6_1 to uDvi/U_conf/SLICE_500:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     3.545 *R_R25C14.CLKA to *R_R25C14.DOA2 uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_6_1 (from Clk50_c)
ROUTE         1     1.312 *R_R25C14.DOA2 to     R26C22B.D1 uForth/memory_data_o_26
CTOF_DEL    ---     0.260     R26C22B.D1 to     R26C22B.F1 SLICE_428
ROUTE         3     1.042     R26C22B.F1 to     R24C22B.B0 uForth_un1_cpu_data_o_m1_26
CTOOFX_DEL  ---     0.494     R24C22B.B0 to   R24C22B.OFX0 uDvi/U_conf/gen_conf_add_un71_add_0_a2_0_5_1/SLICE_812
ROUTE         6     1.194   R24C22B.OFX0 to     R23C19D.D1 uDvi/U_conf/un71_add_0_a2_0_5_1
CTOF_DEL    ---     0.260     R23C19D.D1 to     R23C19D.F1 uDvi/U_conf/SLICE_1097
ROUTE        23     1.475     R23C19D.F1 to     R17C24C.D0 uDvi/U_conf/N_118
CTOF_DEL    ---     0.260     R17C24C.D0 to     R17C24C.F0 uDvi/U_conf/SLICE_500
ROUTE         1     0.000     R17C24C.F0 to    R17C24C.DI0 uDvi/U_conf/un55_add (to Clk50_c)
                  --------
                    9.842   (49.0% logic, 51.0% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path uPll/PLLInst_0 to uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_6_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       498     1.528    LRPLL.CLKOK to *R_R25C14.CLKA Clk50_c
                  --------
                    1.528   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path uPll/PLLInst_0 to uDvi/U_conf/SLICE_500:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       498     1.367    LRPLL.CLKOK to    R17C24C.CLK Clk50_c
                  --------
                    1.367   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 0.096ns (weighted slack = -0.192ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         DP16KB     Port           uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_6_1(ASIC)  (from Clk50_c -)
   Destination:    FF         Data in        uDvi/U_conf/dat031C  (to Clk50_c +)

   Delay:               9.842ns  (49.0% logic, 51.0% route), 5 logic levels.

 Constraint Details:

      9.842ns physical path delay uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_6_1 to uDvi/U_conf/SLICE_502 exceeds
     10.000ns delay constraint less
      0.161ns skew and
      0.093ns DIN_SET requirement (totaling 9.746ns) by 0.096ns

 Physical Path Details:

      Data path uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_6_1 to uDvi/U_conf/SLICE_502:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     3.545 *R_R25C14.CLKA to *R_R25C14.DOA2 uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_6_1 (from Clk50_c)
ROUTE         1     1.312 *R_R25C14.DOA2 to     R26C22B.D1 uForth/memory_data_o_26
CTOF_DEL    ---     0.260     R26C22B.D1 to     R26C22B.F1 SLICE_428
ROUTE         3     1.042     R26C22B.F1 to     R24C22B.B0 uForth_un1_cpu_data_o_m1_26
CTOOFX_DEL  ---     0.494     R24C22B.B0 to   R24C22B.OFX0 uDvi/U_conf/gen_conf_add_un71_add_0_a2_0_5_1/SLICE_812
ROUTE         6     1.194   R24C22B.OFX0 to     R23C19D.D1 uDvi/U_conf/un71_add_0_a2_0_5_1
CTOF_DEL    ---     0.260     R23C19D.D1 to     R23C19D.F1 uDvi/U_conf/SLICE_1097
ROUTE        23     1.475     R23C19D.F1 to     R17C24B.D0 uDvi/U_conf/N_118
CTOF_DEL    ---     0.260     R17C24B.D0 to     R17C24B.F0 uDvi/U_conf/SLICE_502
ROUTE         1     0.000     R17C24B.F0 to    R17C24B.DI0 uDvi/U_conf/un65_add (to Clk50_c)
                  --------
                    9.842   (49.0% logic, 51.0% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path uPll/PLLInst_0 to uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_6_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       498     1.528    LRPLL.CLKOK to *R_R25C14.CLKA Clk50_c
                  --------
                    1.528   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path uPll/PLLInst_0 to uDvi/U_conf/SLICE_502:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       498     1.367    LRPLL.CLKOK to    R17C24B.CLK Clk50_c
                  --------
                    1.367   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 0.058ns (weighted slack = -0.116ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         DP16KB     Port           uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_7_0(ASIC)  (from Clk50_c -)
   Destination:    FF         Data in        uDvi/U_conf/dat022D  (to Clk50_c +)

   Delay:               9.804ns  (51.8% logic, 48.2% route), 6 logic levels.

 Constraint Details:

      9.804ns physical path delay uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_7_0 to uDvi/U_conf/SLICE_500 exceeds
     10.000ns delay constraint less
      0.161ns skew and
      0.093ns DIN_SET requirement (totaling 9.746ns) by 0.058ns

 Physical Path Details:

      Data path uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_7_0 to uDvi/U_conf/SLICE_500:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     3.545 *R_R25C23.CLKA to *R_R25C23.DOA0 uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_7_0 (from Clk50_c)
ROUTE         1     0.990 *R_R25C23.DOA0 to     R22C22D.D0 uForth/memory_data_o_28
CTOF_DEL    ---     0.260     R22C22D.D0 to     R22C22D.F0 uForth/SLICE_1680
ROUTE         1     0.528     R22C22D.F0 to     R22C22B.D0 uForth/un1_cpu_data_o_m1_28
CTOF_DEL    ---     0.260     R22C22B.D0 to     R22C22B.F0 SLICE_430
ROUTE         7     0.538     R22C22B.F0 to     R24C22B.D1 PokeDat_28
CTOOFX_DEL  ---     0.494     R24C22B.D1 to   R24C22B.OFX0 uDvi/U_conf/gen_conf_add_un71_add_0_a2_0_5_1/SLICE_812
ROUTE         6     1.194   R24C22B.OFX0 to     R23C19D.D1 uDvi/U_conf/un71_add_0_a2_0_5_1
CTOF_DEL    ---     0.260     R23C19D.D1 to     R23C19D.F1 uDvi/U_conf/SLICE_1097
ROUTE        23     1.475     R23C19D.F1 to     R17C24C.D0 uDvi/U_conf/N_118
CTOF_DEL    ---     0.260     R17C24C.D0 to     R17C24C.F0 uDvi/U_conf/SLICE_500
ROUTE         1     0.000     R17C24C.F0 to    R17C24C.DI0 uDvi/U_conf/un55_add (to Clk50_c)
                  --------
                    9.804   (51.8% logic, 48.2% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path uPll/PLLInst_0 to uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_7_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       498     1.528    LRPLL.CLKOK to *R_R25C23.CLKA Clk50_c
                  --------
                    1.528   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path uPll/PLLInst_0 to uDvi/U_conf/SLICE_500:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       498     1.367    LRPLL.CLKOK to    R17C24C.CLK Clk50_c
                  --------
                    1.367   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 0.058ns (weighted slack = -0.116ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         DP16KB     Port           uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_7_0(ASIC)  (from Clk50_c -)
   Destination:    FF         Data in        uDvi/U_conf/dat022D  (to Clk50_c +)

   Delay:               9.804ns  (51.8% logic, 48.2% route), 6 logic levels.

 Constraint Details:

      9.804ns physical path delay uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_7_0 to uDvi/U_conf/SLICE_500 exceeds
     10.000ns delay constraint less
      0.161ns skew and
      0.093ns DIN_SET requirement (totaling 9.746ns) by 0.058ns

 Physical Path Details:

      Data path uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_7_0 to uDvi/U_conf/SLICE_500:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     3.545 *R_R25C23.CLKA to *R_R25C23.DOA0 uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_7_0 (from Clk50_c)
ROUTE         1     0.990 *R_R25C23.DOA0 to     R22C22D.D0 uForth/memory_data_o_28
CTOF_DEL    ---     0.260     R22C22D.D0 to     R22C22D.F0 uForth/SLICE_1680
ROUTE         1     0.528     R22C22D.F0 to     R22C22B.D0 uForth/un1_cpu_data_o_m1_28
CTOF_DEL    ---     0.260     R22C22B.D0 to     R22C22B.F0 SLICE_430
ROUTE         7     0.538     R22C22B.F0 to     R24C22B.D0 PokeDat_28
CTOOFX_DEL  ---     0.494     R24C22B.D0 to   R24C22B.OFX0 uDvi/U_conf/gen_conf_add_un71_add_0_a2_0_5_1/SLICE_812
ROUTE         6     1.194   R24C22B.OFX0 to     R23C19D.D1 uDvi/U_conf/un71_add_0_a2_0_5_1
CTOF_DEL    ---     0.260     R23C19D.D1 to     R23C19D.F1 uDvi/U_conf/SLICE_1097
ROUTE        23     1.475     R23C19D.F1 to     R17C24C.D0 uDvi/U_conf/N_118
CTOF_DEL    ---     0.260     R17C24C.D0 to     R17C24C.F0 uDvi/U_conf/SLICE_500
ROUTE         1     0.000     R17C24C.F0 to    R17C24C.DI0 uDvi/U_conf/un55_add (to Clk50_c)
                  --------
                    9.804   (51.8% logic, 48.2% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path uPll/PLLInst_0 to uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_7_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       498     1.528    LRPLL.CLKOK to *R_R25C23.CLKA Clk50_c
                  --------
                    1.528   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path uPll/PLLInst_0 to uDvi/U_conf/SLICE_500:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       498     1.367    LRPLL.CLKOK to    R17C24C.CLK Clk50_c
                  --------
                    1.367   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 0.058ns (weighted slack = -0.116ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         DP16KB     Port           uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_7_0(ASIC)  (from Clk50_c -)
   Destination:    FF         Data in        uDvi/U_conf/dat031C  (to Clk50_c +)

   Delay:               9.804ns  (51.8% logic, 48.2% route), 6 logic levels.

 Constraint Details:

      9.804ns physical path delay uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_7_0 to uDvi/U_conf/SLICE_502 exceeds
     10.000ns delay constraint less
      0.161ns skew and
      0.093ns DIN_SET requirement (totaling 9.746ns) by 0.058ns

 Physical Path Details:

      Data path uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_7_0 to uDvi/U_conf/SLICE_502:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     3.545 *R_R25C23.CLKA to *R_R25C23.DOA0 uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_7_0 (from Clk50_c)
ROUTE         1     0.990 *R_R25C23.DOA0 to     R22C22D.D0 uForth/memory_data_o_28
CTOF_DEL    ---     0.260     R22C22D.D0 to     R22C22D.F0 uForth/SLICE_1680
ROUTE         1     0.528     R22C22D.F0 to     R22C22B.D0 uForth/un1_cpu_data_o_m1_28
CTOF_DEL    ---     0.260     R22C22B.D0 to     R22C22B.F0 SLICE_430
ROUTE         7     0.538     R22C22B.F0 to     R24C22B.D1 PokeDat_28
CTOOFX_DEL  ---     0.494     R24C22B.D1 to   R24C22B.OFX0 uDvi/U_conf/gen_conf_add_un71_add_0_a2_0_5_1/SLICE_812
ROUTE         6     1.194   R24C22B.OFX0 to     R23C19D.D1 uDvi/U_conf/un71_add_0_a2_0_5_1
CTOF_DEL    ---     0.260     R23C19D.D1 to     R23C19D.F1 uDvi/U_conf/SLICE_1097
ROUTE        23     1.475     R23C19D.F1 to     R17C24B.D0 uDvi/U_conf/N_118
CTOF_DEL    ---     0.260     R17C24B.D0 to     R17C24B.F0 uDvi/U_conf/SLICE_502
ROUTE         1     0.000     R17C24B.F0 to    R17C24B.DI0 uDvi/U_conf/un65_add (to Clk50_c)
                  --------
                    9.804   (51.8% logic, 48.2% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path uPll/PLLInst_0 to uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_7_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       498     1.528    LRPLL.CLKOK to *R_R25C23.CLKA Clk50_c
                  --------
                    1.528   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path uPll/PLLInst_0 to uDvi/U_conf/SLICE_502:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       498     1.367    LRPLL.CLKOK to    R17C24B.CLK Clk50_c
                  --------
                    1.367   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 0.058ns (weighted slack = -0.116ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         DP16KB     Port           uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_7_0(ASIC)  (from Clk50_c -)
   Destination:    FF         Data in        uDvi/U_conf/dat031C  (to Clk50_c +)

   Delay:               9.804ns  (51.8% logic, 48.2% route), 6 logic levels.

 Constraint Details:

      9.804ns physical path delay uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_7_0 to uDvi/U_conf/SLICE_502 exceeds
     10.000ns delay constraint less
      0.161ns skew and
      0.093ns DIN_SET requirement (totaling 9.746ns) by 0.058ns

 Physical Path Details:

      Data path uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_7_0 to uDvi/U_conf/SLICE_502:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     3.545 *R_R25C23.CLKA to *R_R25C23.DOA0 uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_7_0 (from Clk50_c)
ROUTE         1     0.990 *R_R25C23.DOA0 to     R22C22D.D0 uForth/memory_data_o_28
CTOF_DEL    ---     0.260     R22C22D.D0 to     R22C22D.F0 uForth/SLICE_1680
ROUTE         1     0.528     R22C22D.F0 to     R22C22B.D0 uForth/un1_cpu_data_o_m1_28
CTOF_DEL    ---     0.260     R22C22B.D0 to     R22C22B.F0 SLICE_430
ROUTE         7     0.538     R22C22B.F0 to     R24C22B.D0 PokeDat_28
CTOOFX_DEL  ---     0.494     R24C22B.D0 to   R24C22B.OFX0 uDvi/U_conf/gen_conf_add_un71_add_0_a2_0_5_1/SLICE_812
ROUTE         6     1.194   R24C22B.OFX0 to     R23C19D.D1 uDvi/U_conf/un71_add_0_a2_0_5_1
CTOF_DEL    ---     0.260     R23C19D.D1 to     R23C19D.F1 uDvi/U_conf/SLICE_1097
ROUTE        23     1.475     R23C19D.F1 to     R17C24B.D0 uDvi/U_conf/N_118
CTOF_DEL    ---     0.260     R17C24B.D0 to     R17C24B.F0 uDvi/U_conf/SLICE_502
ROUTE         1     0.000     R17C24B.F0 to    R17C24B.DI0 uDvi/U_conf/un65_add (to Clk50_c)
                  --------
                    9.804   (51.8% logic, 48.2% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path uPll/PLLInst_0 to uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_7_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       498     1.528    LRPLL.CLKOK to *R_R25C23.CLKA Clk50_c
                  --------
                    1.528   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path uPll/PLLInst_0 to uDvi/U_conf/SLICE_502:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       498     1.367    LRPLL.CLKOK to    R17C24B.CLK Clk50_c
                  --------
                    1.367   (0.0% logic, 100.0% route), 0 logic levels.

Warning:  48.379MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_3"></A>Preference: FREQUENCY NET "Clk100_c" 100.000000 MHz ;
            765 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 3.774ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uDvi/U_gen_cnt/cnth_3  (from Clk100_c +)
   Destination:    FF         Data in        uDvi/U_gen_cnt/cntv_3  (to Clk100_c +)
                   FF                        uDvi/U_gen_cnt/cntv_2

   Delay:               5.982ns  (31.9% logic, 68.1% route), 5 logic levels.

 Constraint Details:

      5.982ns physical path delay uDvi/U_gen_cnt/SLICE_509 to uDvi/U_gen_cnt/SLICE_515 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.244ns CE_SET requirement (totaling 9.756ns) by 3.774ns

 Physical Path Details:

      Data path uDvi/U_gen_cnt/SLICE_509 to uDvi/U_gen_cnt/SLICE_515:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383    R21C10A.CLK to     R21C10A.Q1 uDvi/U_gen_cnt/SLICE_509 (from Clk100_c)
ROUTE         4     1.756     R21C10A.Q1 to     R22C13B.A0 uDvi/U_gen_cnt/cnth_3
C0TOFCO_DE  ---     0.790     R22C13B.A0 to    R22C13B.FCO uDvi/U_gen_cnt/SLICE_82
ROUTE         1     0.000    R22C13B.FCO to    R22C13C.FCI uDvi/U_gen_cnt/un12_cnth_0_data_tmp_2
FCITOFCO_D  ---     0.081    R22C13C.FCI to    R22C13C.FCO uDvi/U_gen_cnt/SLICE_81
ROUTE         1     0.000    R22C13C.FCO to    R22C14A.FCI uDvi/U_gen_cnt/un12_cnth_0_data_tmp_4
FCITOF1_DE  ---     0.393    R22C14A.FCI to     R22C14A.F1 uDvi/U_gen_cnt/SLICE_80
ROUTE         1     1.175     R22C14A.F1 to     R15C14D.A0 uDvi/U_gen_cnt/un12_cnth_i
CTOF_DEL    ---     0.260     R15C14D.A0 to     R15C14D.F0 uDvi/U_gen_cnt/SLICE_1453
ROUTE         6     1.144     R15C14D.F0 to     R14C13B.CE uDvi/U_gen_cnt/cntve_0_i (to Clk100_c)
                  --------
                    5.982   (31.9% logic, 68.1% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path uPll/PLLInst_0 to uDvi/U_gen_cnt/SLICE_509:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        53     1.367    LRPLL.CLKOP to    R21C10A.CLK Clk100_c
                  --------
                    1.367   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path uPll/PLLInst_0 to uDvi/U_gen_cnt/SLICE_515:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        53     1.367    LRPLL.CLKOP to    R14C13B.CLK Clk100_c
                  --------
                    1.367   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 3.774ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uDvi/U_gen_cnt/cnth_3  (from Clk100_c +)
   Destination:    FF         Data in        uDvi/U_gen_cnt/cntv_1  (to Clk100_c +)
                   FF                        uDvi/U_gen_cnt/cntv_0

   Delay:               5.982ns  (31.9% logic, 68.1% route), 5 logic levels.

 Constraint Details:

      5.982ns physical path delay uDvi/U_gen_cnt/SLICE_509 to uDvi/U_gen_cnt/SLICE_514 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.244ns CE_SET requirement (totaling 9.756ns) by 3.774ns

 Physical Path Details:

      Data path uDvi/U_gen_cnt/SLICE_509 to uDvi/U_gen_cnt/SLICE_514:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383    R21C10A.CLK to     R21C10A.Q1 uDvi/U_gen_cnt/SLICE_509 (from Clk100_c)
ROUTE         4     1.756     R21C10A.Q1 to     R22C13B.A0 uDvi/U_gen_cnt/cnth_3
C0TOFCO_DE  ---     0.790     R22C13B.A0 to    R22C13B.FCO uDvi/U_gen_cnt/SLICE_82
ROUTE         1     0.000    R22C13B.FCO to    R22C13C.FCI uDvi/U_gen_cnt/un12_cnth_0_data_tmp_2
FCITOFCO_D  ---     0.081    R22C13C.FCI to    R22C13C.FCO uDvi/U_gen_cnt/SLICE_81
ROUTE         1     0.000    R22C13C.FCO to    R22C14A.FCI uDvi/U_gen_cnt/un12_cnth_0_data_tmp_4
FCITOF1_DE  ---     0.393    R22C14A.FCI to     R22C14A.F1 uDvi/U_gen_cnt/SLICE_80
ROUTE         1     1.175     R22C14A.F1 to     R15C14D.A0 uDvi/U_gen_cnt/un12_cnth_i
CTOF_DEL    ---     0.260     R15C14D.A0 to     R15C14D.F0 uDvi/U_gen_cnt/SLICE_1453
ROUTE         6     1.144     R15C14D.F0 to     R14C13A.CE uDvi/U_gen_cnt/cntve_0_i (to Clk100_c)
                  --------
                    5.982   (31.9% logic, 68.1% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path uPll/PLLInst_0 to uDvi/U_gen_cnt/SLICE_509:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        53     1.367    LRPLL.CLKOP to    R21C10A.CLK Clk100_c
                  --------
                    1.367   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path uPll/PLLInst_0 to uDvi/U_gen_cnt/SLICE_514:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        53     1.367    LRPLL.CLKOP to    R14C13A.CLK Clk100_c
                  --------
                    1.367   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 3.793ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uDvi/U_gen_cnt/cnth_7  (from Clk100_c +)
   Destination:    FF         Data in        uDvi/U_gen_cnt/cntv_3  (to Clk100_c +)
                   FF                        uDvi/U_gen_cnt/cntv_2

   Delay:               5.963ns  (30.6% logic, 69.4% route), 4 logic levels.

 Constraint Details:

      5.963ns physical path delay uDvi/U_gen_cnt/SLICE_511 to uDvi/U_gen_cnt/SLICE_515 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.244ns CE_SET requirement (totaling 9.756ns) by 3.793ns

 Physical Path Details:

      Data path uDvi/U_gen_cnt/SLICE_511 to uDvi/U_gen_cnt/SLICE_515:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383    R21C11A.CLK to     R21C11A.Q1 uDvi/U_gen_cnt/SLICE_511 (from Clk100_c)
ROUTE         4     1.818     R21C11A.Q1 to     R22C13C.C0 uDvi/U_gen_cnt/cnth_7
C0TOFCO_DE  ---     0.790     R22C13C.C0 to    R22C13C.FCO uDvi/U_gen_cnt/SLICE_81
ROUTE         1     0.000    R22C13C.FCO to    R22C14A.FCI uDvi/U_gen_cnt/un12_cnth_0_data_tmp_4
FCITOF1_DE  ---     0.393    R22C14A.FCI to     R22C14A.F1 uDvi/U_gen_cnt/SLICE_80
ROUTE         1     1.175     R22C14A.F1 to     R15C14D.A0 uDvi/U_gen_cnt/un12_cnth_i
CTOF_DEL    ---     0.260     R15C14D.A0 to     R15C14D.F0 uDvi/U_gen_cnt/SLICE_1453
ROUTE         6     1.144     R15C14D.F0 to     R14C13B.CE uDvi/U_gen_cnt/cntve_0_i (to Clk100_c)
                  --------
                    5.963   (30.6% logic, 69.4% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path uPll/PLLInst_0 to uDvi/U_gen_cnt/SLICE_511:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        53     1.367    LRPLL.CLKOP to    R21C11A.CLK Clk100_c
                  --------
                    1.367   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path uPll/PLLInst_0 to uDvi/U_gen_cnt/SLICE_515:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        53     1.367    LRPLL.CLKOP to    R14C13B.CLK Clk100_c
                  --------
                    1.367   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 3.793ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uDvi/U_gen_cnt/cnth_7  (from Clk100_c +)
   Destination:    FF         Data in        uDvi/U_gen_cnt/cntv_1  (to Clk100_c +)
                   FF                        uDvi/U_gen_cnt/cntv_0

   Delay:               5.963ns  (30.6% logic, 69.4% route), 4 logic levels.

 Constraint Details:

      5.963ns physical path delay uDvi/U_gen_cnt/SLICE_511 to uDvi/U_gen_cnt/SLICE_514 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.244ns CE_SET requirement (totaling 9.756ns) by 3.793ns

 Physical Path Details:

      Data path uDvi/U_gen_cnt/SLICE_511 to uDvi/U_gen_cnt/SLICE_514:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383    R21C11A.CLK to     R21C11A.Q1 uDvi/U_gen_cnt/SLICE_511 (from Clk100_c)
ROUTE         4     1.818     R21C11A.Q1 to     R22C13C.C0 uDvi/U_gen_cnt/cnth_7
C0TOFCO_DE  ---     0.790     R22C13C.C0 to    R22C13C.FCO uDvi/U_gen_cnt/SLICE_81
ROUTE         1     0.000    R22C13C.FCO to    R22C14A.FCI uDvi/U_gen_cnt/un12_cnth_0_data_tmp_4
FCITOF1_DE  ---     0.393    R22C14A.FCI to     R22C14A.F1 uDvi/U_gen_cnt/SLICE_80
ROUTE         1     1.175     R22C14A.F1 to     R15C14D.A0 uDvi/U_gen_cnt/un12_cnth_i
CTOF_DEL    ---     0.260     R15C14D.A0 to     R15C14D.F0 uDvi/U_gen_cnt/SLICE_1453
ROUTE         6     1.144     R15C14D.F0 to     R14C13A.CE uDvi/U_gen_cnt/cntve_0_i (to Clk100_c)
                  --------
                    5.963   (30.6% logic, 69.4% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path uPll/PLLInst_0 to uDvi/U_gen_cnt/SLICE_511:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        53     1.367    LRPLL.CLKOP to    R21C11A.CLK Clk100_c
                  --------
                    1.367   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path uPll/PLLInst_0 to uDvi/U_gen_cnt/SLICE_514:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        53     1.367    LRPLL.CLKOP to    R14C13A.CLK Clk100_c
                  --------
                    1.367   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 4.032ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uDvi/U_gen_cnt/cnth_2  (from Clk100_c +)
   Destination:    FF         Data in        uDvi/U_gen_cnt/cntv_3  (to Clk100_c +)
                   FF                        uDvi/U_gen_cnt/cntv_2

   Delay:               5.724ns  (33.3% logic, 66.7% route), 5 logic levels.

 Constraint Details:

      5.724ns physical path delay uDvi/U_gen_cnt/SLICE_509 to uDvi/U_gen_cnt/SLICE_515 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.244ns CE_SET requirement (totaling 9.756ns) by 4.032ns

 Physical Path Details:

      Data path uDvi/U_gen_cnt/SLICE_509 to uDvi/U_gen_cnt/SLICE_515:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383    R21C10A.CLK to     R21C10A.Q0 uDvi/U_gen_cnt/SLICE_509 (from Clk100_c)
ROUTE         4     1.498     R21C10A.Q0 to     R22C13B.C0 uDvi/U_gen_cnt/cnth_2
C0TOFCO_DE  ---     0.790     R22C13B.C0 to    R22C13B.FCO uDvi/U_gen_cnt/SLICE_82
ROUTE         1     0.000    R22C13B.FCO to    R22C13C.FCI uDvi/U_gen_cnt/un12_cnth_0_data_tmp_2
FCITOFCO_D  ---     0.081    R22C13C.FCI to    R22C13C.FCO uDvi/U_gen_cnt/SLICE_81
ROUTE         1     0.000    R22C13C.FCO to    R22C14A.FCI uDvi/U_gen_cnt/un12_cnth_0_data_tmp_4
FCITOF1_DE  ---     0.393    R22C14A.FCI to     R22C14A.F1 uDvi/U_gen_cnt/SLICE_80
ROUTE         1     1.175     R22C14A.F1 to     R15C14D.A0 uDvi/U_gen_cnt/un12_cnth_i
CTOF_DEL    ---     0.260     R15C14D.A0 to     R15C14D.F0 uDvi/U_gen_cnt/SLICE_1453
ROUTE         6     1.144     R15C14D.F0 to     R14C13B.CE uDvi/U_gen_cnt/cntve_0_i (to Clk100_c)
                  --------
                    5.724   (33.3% logic, 66.7% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path uPll/PLLInst_0 to uDvi/U_gen_cnt/SLICE_509:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        53     1.367    LRPLL.CLKOP to    R21C10A.CLK Clk100_c
                  --------
                    1.367   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path uPll/PLLInst_0 to uDvi/U_gen_cnt/SLICE_515:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        53     1.367    LRPLL.CLKOP to    R14C13B.CLK Clk100_c
                  --------
                    1.367   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 4.032ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uDvi/U_gen_cnt/cnth_2  (from Clk100_c +)
   Destination:    FF         Data in        uDvi/U_gen_cnt/cntv_1  (to Clk100_c +)
                   FF                        uDvi/U_gen_cnt/cntv_0

   Delay:               5.724ns  (33.3% logic, 66.7% route), 5 logic levels.

 Constraint Details:

      5.724ns physical path delay uDvi/U_gen_cnt/SLICE_509 to uDvi/U_gen_cnt/SLICE_514 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.244ns CE_SET requirement (totaling 9.756ns) by 4.032ns

 Physical Path Details:

      Data path uDvi/U_gen_cnt/SLICE_509 to uDvi/U_gen_cnt/SLICE_514:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383    R21C10A.CLK to     R21C10A.Q0 uDvi/U_gen_cnt/SLICE_509 (from Clk100_c)
ROUTE         4     1.498     R21C10A.Q0 to     R22C13B.C0 uDvi/U_gen_cnt/cnth_2
C0TOFCO_DE  ---     0.790     R22C13B.C0 to    R22C13B.FCO uDvi/U_gen_cnt/SLICE_82
ROUTE         1     0.000    R22C13B.FCO to    R22C13C.FCI uDvi/U_gen_cnt/un12_cnth_0_data_tmp_2
FCITOFCO_D  ---     0.081    R22C13C.FCI to    R22C13C.FCO uDvi/U_gen_cnt/SLICE_81
ROUTE         1     0.000    R22C13C.FCO to    R22C14A.FCI uDvi/U_gen_cnt/un12_cnth_0_data_tmp_4
FCITOF1_DE  ---     0.393    R22C14A.FCI to     R22C14A.F1 uDvi/U_gen_cnt/SLICE_80
ROUTE         1     1.175     R22C14A.F1 to     R15C14D.A0 uDvi/U_gen_cnt/un12_cnth_i
CTOF_DEL    ---     0.260     R15C14D.A0 to     R15C14D.F0 uDvi/U_gen_cnt/SLICE_1453
ROUTE         6     1.144     R15C14D.F0 to     R14C13A.CE uDvi/U_gen_cnt/cntve_0_i (to Clk100_c)
                  --------
                    5.724   (33.3% logic, 66.7% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path uPll/PLLInst_0 to uDvi/U_gen_cnt/SLICE_509:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        53     1.367    LRPLL.CLKOP to    R21C10A.CLK Clk100_c
                  --------
                    1.367   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path uPll/PLLInst_0 to uDvi/U_gen_cnt/SLICE_514:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        53     1.367    LRPLL.CLKOP to    R14C13A.CLK Clk100_c
                  --------
                    1.367   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 4.079ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uDvi/U_gen_cnt/cnth_3  (from Clk100_c +)
   Destination:    FF         Data in        uDvi/U_gen_cnt/cntv_9  (to Clk100_c +)
                   FF                        uDvi/U_gen_cnt/cntv_8

   Delay:               5.677ns  (33.6% logic, 66.4% route), 5 logic levels.

 Constraint Details:

      5.677ns physical path delay uDvi/U_gen_cnt/SLICE_509 to uDvi/U_gen_cnt/SLICE_518 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.244ns CE_SET requirement (totaling 9.756ns) by 4.079ns

 Physical Path Details:

      Data path uDvi/U_gen_cnt/SLICE_509 to uDvi/U_gen_cnt/SLICE_518:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383    R21C10A.CLK to     R21C10A.Q1 uDvi/U_gen_cnt/SLICE_509 (from Clk100_c)
ROUTE         4     1.756     R21C10A.Q1 to     R22C13B.A0 uDvi/U_gen_cnt/cnth_3
C0TOFCO_DE  ---     0.790     R22C13B.A0 to    R22C13B.FCO uDvi/U_gen_cnt/SLICE_82
ROUTE         1     0.000    R22C13B.FCO to    R22C13C.FCI uDvi/U_gen_cnt/un12_cnth_0_data_tmp_2
FCITOFCO_D  ---     0.081    R22C13C.FCI to    R22C13C.FCO uDvi/U_gen_cnt/SLICE_81
ROUTE         1     0.000    R22C13C.FCO to    R22C14A.FCI uDvi/U_gen_cnt/un12_cnth_0_data_tmp_4
FCITOF1_DE  ---     0.393    R22C14A.FCI to     R22C14A.F1 uDvi/U_gen_cnt/SLICE_80
ROUTE         1     1.175     R22C14A.F1 to     R15C14D.A0 uDvi/U_gen_cnt/un12_cnth_i
CTOF_DEL    ---     0.260     R15C14D.A0 to     R15C14D.F0 uDvi/U_gen_cnt/SLICE_1453
ROUTE         6     0.839     R15C14D.F0 to     R14C14C.CE uDvi/U_gen_cnt/cntve_0_i (to Clk100_c)
                  --------
                    5.677   (33.6% logic, 66.4% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path uPll/PLLInst_0 to uDvi/U_gen_cnt/SLICE_509:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        53     1.367    LRPLL.CLKOP to    R21C10A.CLK Clk100_c
                  --------
                    1.367   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path uPll/PLLInst_0 to uDvi/U_gen_cnt/SLICE_518:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        53     1.367    LRPLL.CLKOP to    R14C14C.CLK Clk100_c
                  --------
                    1.367   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 4.079ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uDvi/U_gen_cnt/cnth_3  (from Clk100_c +)
   Destination:    FF         Data in        uDvi/U_gen_cnt/cntv_5  (to Clk100_c +)
                   FF                        uDvi/U_gen_cnt/cntv_4

   Delay:               5.677ns  (33.6% logic, 66.4% route), 5 logic levels.

 Constraint Details:

      5.677ns physical path delay uDvi/U_gen_cnt/SLICE_509 to uDvi/U_gen_cnt/SLICE_516 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.244ns CE_SET requirement (totaling 9.756ns) by 4.079ns

 Physical Path Details:

      Data path uDvi/U_gen_cnt/SLICE_509 to uDvi/U_gen_cnt/SLICE_516:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383    R21C10A.CLK to     R21C10A.Q1 uDvi/U_gen_cnt/SLICE_509 (from Clk100_c)
ROUTE         4     1.756     R21C10A.Q1 to     R22C13B.A0 uDvi/U_gen_cnt/cnth_3
C0TOFCO_DE  ---     0.790     R22C13B.A0 to    R22C13B.FCO uDvi/U_gen_cnt/SLICE_82
ROUTE         1     0.000    R22C13B.FCO to    R22C13C.FCI uDvi/U_gen_cnt/un12_cnth_0_data_tmp_2
FCITOFCO_D  ---     0.081    R22C13C.FCI to    R22C13C.FCO uDvi/U_gen_cnt/SLICE_81
ROUTE         1     0.000    R22C13C.FCO to    R22C14A.FCI uDvi/U_gen_cnt/un12_cnth_0_data_tmp_4
FCITOF1_DE  ---     0.393    R22C14A.FCI to     R22C14A.F1 uDvi/U_gen_cnt/SLICE_80
ROUTE         1     1.175     R22C14A.F1 to     R15C14D.A0 uDvi/U_gen_cnt/un12_cnth_i
CTOF_DEL    ---     0.260     R15C14D.A0 to     R15C14D.F0 uDvi/U_gen_cnt/SLICE_1453
ROUTE         6     0.839     R15C14D.F0 to     R14C14B.CE uDvi/U_gen_cnt/cntve_0_i (to Clk100_c)
                  --------
                    5.677   (33.6% logic, 66.4% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path uPll/PLLInst_0 to uDvi/U_gen_cnt/SLICE_509:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        53     1.367    LRPLL.CLKOP to    R21C10A.CLK Clk100_c
                  --------
                    1.367   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path uPll/PLLInst_0 to uDvi/U_gen_cnt/SLICE_516:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        53     1.367    LRPLL.CLKOP to    R14C14B.CLK Clk100_c
                  --------
                    1.367   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 4.088ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uDvi/U_gen_cnt/cnth_3  (from Clk100_c +)
   Destination:    FF         Data in        uDvi/U_gen_cnt/cntv_11  (to Clk100_c +)
                   FF                        uDvi/U_gen_cnt/cntv_10

   Delay:               5.668ns  (33.6% logic, 66.4% route), 5 logic levels.

 Constraint Details:

      5.668ns physical path delay uDvi/U_gen_cnt/SLICE_509 to uDvi/U_gen_cnt/SLICE_519 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.244ns CE_SET requirement (totaling 9.756ns) by 4.088ns

 Physical Path Details:

      Data path uDvi/U_gen_cnt/SLICE_509 to uDvi/U_gen_cnt/SLICE_519:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383    R21C10A.CLK to     R21C10A.Q1 uDvi/U_gen_cnt/SLICE_509 (from Clk100_c)
ROUTE         4     1.756     R21C10A.Q1 to     R22C13B.A0 uDvi/U_gen_cnt/cnth_3
C0TOFCO_DE  ---     0.790     R22C13B.A0 to    R22C13B.FCO uDvi/U_gen_cnt/SLICE_82
ROUTE         1     0.000    R22C13B.FCO to    R22C13C.FCI uDvi/U_gen_cnt/un12_cnth_0_data_tmp_2
FCITOFCO_D  ---     0.081    R22C13C.FCI to    R22C13C.FCO uDvi/U_gen_cnt/SLICE_81
ROUTE         1     0.000    R22C13C.FCO to    R22C14A.FCI uDvi/U_gen_cnt/un12_cnth_0_data_tmp_4
FCITOF1_DE  ---     0.393    R22C14A.FCI to     R22C14A.F1 uDvi/U_gen_cnt/SLICE_80
ROUTE         1     1.175     R22C14A.F1 to     R15C14D.A0 uDvi/U_gen_cnt/un12_cnth_i
CTOF_DEL    ---     0.260     R15C14D.A0 to     R15C14D.F0 uDvi/U_gen_cnt/SLICE_1453
ROUTE         6     0.830     R15C14D.F0 to     R15C15B.CE uDvi/U_gen_cnt/cntve_0_i (to Clk100_c)
                  --------
                    5.668   (33.6% logic, 66.4% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path uPll/PLLInst_0 to uDvi/U_gen_cnt/SLICE_509:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        53     1.367    LRPLL.CLKOP to    R21C10A.CLK Clk100_c
                  --------
                    1.367   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path uPll/PLLInst_0 to uDvi/U_gen_cnt/SLICE_519:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        53     1.367    LRPLL.CLKOP to    R15C15B.CLK Clk100_c
                  --------
                    1.367   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 4.088ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uDvi/U_gen_cnt/cnth_3  (from Clk100_c +)
   Destination:    FF         Data in        uDvi/U_gen_cnt/cntv_7  (to Clk100_c +)
                   FF                        uDvi/U_gen_cnt/cntv_6

   Delay:               5.668ns  (33.6% logic, 66.4% route), 5 logic levels.

 Constraint Details:

      5.668ns physical path delay uDvi/U_gen_cnt/SLICE_509 to uDvi/U_gen_cnt/SLICE_517 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.244ns CE_SET requirement (totaling 9.756ns) by 4.088ns

 Physical Path Details:

      Data path uDvi/U_gen_cnt/SLICE_509 to uDvi/U_gen_cnt/SLICE_517:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383    R21C10A.CLK to     R21C10A.Q1 uDvi/U_gen_cnt/SLICE_509 (from Clk100_c)
ROUTE         4     1.756     R21C10A.Q1 to     R22C13B.A0 uDvi/U_gen_cnt/cnth_3
C0TOFCO_DE  ---     0.790     R22C13B.A0 to    R22C13B.FCO uDvi/U_gen_cnt/SLICE_82
ROUTE         1     0.000    R22C13B.FCO to    R22C13C.FCI uDvi/U_gen_cnt/un12_cnth_0_data_tmp_2
FCITOFCO_D  ---     0.081    R22C13C.FCI to    R22C13C.FCO uDvi/U_gen_cnt/SLICE_81
ROUTE         1     0.000    R22C13C.FCO to    R22C14A.FCI uDvi/U_gen_cnt/un12_cnth_0_data_tmp_4
FCITOF1_DE  ---     0.393    R22C14A.FCI to     R22C14A.F1 uDvi/U_gen_cnt/SLICE_80
ROUTE         1     1.175     R22C14A.F1 to     R15C14D.A0 uDvi/U_gen_cnt/un12_cnth_i
CTOF_DEL    ---     0.260     R15C14D.A0 to     R15C14D.F0 uDvi/U_gen_cnt/SLICE_1453
ROUTE         6     0.830     R15C14D.F0 to     R15C15C.CE uDvi/U_gen_cnt/cntve_0_i (to Clk100_c)
                  --------
                    5.668   (33.6% logic, 66.4% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path uPll/PLLInst_0 to uDvi/U_gen_cnt/SLICE_509:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        53     1.367    LRPLL.CLKOP to    R21C10A.CLK Clk100_c
                  --------
                    1.367   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path uPll/PLLInst_0 to uDvi/U_gen_cnt/SLICE_517:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        53     1.367    LRPLL.CLKOP to    R15C15C.CLK Clk100_c
                  --------
                    1.367   (0.0% logic, 100.0% route), 0 logic levels.

Report:  160.617MHz is the maximum frequency for this preference.

<A name="ptwr_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "PinClk125" 125.000000   |             |             |
MHz ;                                   |  125.000 MHz|  255.363 MHz|   0  
                                        |             |             |
FREQUENCY NET "PinClk125_c" 125.000000  |             |             |
MHz ;                                   |            -|            -|   0  
                                        |             |             |
FREQUENCY NET "Clk50_c" 50.000000 MHz ; |   50.000 MHz|   48.379 MHz|   6 *
                                        |             |             |
FREQUENCY NET "Clk100_c" 100.000000 MHz |             |             |
;                                       |  100.000 MHz|  160.617 MHz|   5  
                                        |             |             |
----------------------------------------------------------------------------


1 preference(marked by "*" above) not met.

----------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
----------------------------------------------------------------------------
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=uDvi/U_conf/N_118">uDvi/U_conf/N_118</a>                       |      23|      19|     90.48%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=uDvi/U_conf/un71_add_0_a2_0_1">uDvi/U_conf/un71_add_0_a2_0_1</a>           |       1|      13|     61.90%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=uForth/memory_data_o_29">uForth/memory_data_o_29</a>                 |       1|      11|     52.38%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=uForth/un1_cpu_data_o_m1_29">uForth/un1_cpu_data_o_m1_29</a>             |       2|      11|     52.38%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=PokeDat_29">PokeDat_29</a>                              |       6|      11|     52.38%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=uDvi/U_conf/un71_add_0_a2_0_5_1">uDvi/U_conf/un71_add_0_a2_0_5_1</a>         |       6|       6|     28.57%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=uDvi/U_conf/un55_add">uDvi/U_conf/un55_add</a>                    |       1|       5|     23.81%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=uDvi/U_conf/un65_add">uDvi/U_conf/un65_add</a>                    |       1|       5|     23.81%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=uForth/un1_cpu_data_o_m1_28">uForth/un1_cpu_data_o_m1_28</a>             |       1|       4|     19.05%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=uForth/memory_data_o_28">uForth/memory_data_o_28</a>                 |       1|       4|     19.05%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=PokeDat_28">PokeDat_28</a>                              |       7|       4|     19.05%
                                        |        |        |
----------------------------------------------------------------------------


<A name="ptwr_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

No clock domain analysis is done. To analyze clock domains, please remove the BLOCK INTERCLOCKDOMAIN PATHS preference.


<A name="ptwr_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 21  Score: 3080
Cumulative negative slack: 1540

Constraints cover 4640200 paths, 43 nets, and 11601 connections (91.6% coverage)

--------------------------------------------------------------------------------
<A name="Par_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond_1.4_Production (87)</big></U></B>
Sun Jul 22 21:40:52 2012

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2011 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o Ext10GenDvi_A.twr Ext10GenDvi_A.ncd Ext10GenDvi_A.prf 
Design file:     Ext10GenDvi_A.ncd
Preference file: Ext10GenDvi_A.prf
Device,speed:    LFXP2-17E,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_1_0' Target='right'>FREQUENCY PORT "PinClk125" 125.000000 MHz (0 errors)</A></LI>            0 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_1' Target='right'>FREQUENCY NET "PinClk125_c" 125.000000 MHz (0 errors)</A></LI>            0 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_2' Target='right'>FREQUENCY NET "Clk50_c" 50.000000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_3' Target='right'>FREQUENCY NET "Clk100_c" 100.000000 MHz (0 errors)</A></LI>            765 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK INTERCLOCKDOMAIN PATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_1_0"></A>Preference: FREQUENCY PORT "PinClk125" 125.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1"></A>Preference: FREQUENCY NET "PinClk125_c" 125.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2"></A>Preference: FREQUENCY NET "Clk50_c" 50.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RdLen_7  (from Clk50_c +)
   Destination:    FF         Data in        uMaster/SizXfr_7  (to Clk50_c +)

   Delay:               0.161ns  (74.5% logic, 25.5% route), 1 logic levels.

 Constraint Details:

      0.161ns physical path delay SLICE_452 to uMaster/SLICE_768 meets
     -0.014ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.014ns) by 0.175ns

 Physical Path Details:

      Data path SLICE_452 to uMaster/SLICE_768:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R18C31B.CLK to     R18C31B.Q1 SLICE_452 (from Clk50_c)
ROUTE         1     0.041     R18C31B.Q1 to     R18C31C.M1 RdLen_7 (to Clk50_c)
                  --------
                    0.161   (74.5% logic, 25.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path uPll/PLLInst_0 to SLICE_452:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       498     0.330    LRPLL.CLKOK to    R18C31B.CLK Clk50_c
                  --------
                    0.330   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path uPll/PLLInst_0 to uMaster/SLICE_768:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       498     0.330    LRPLL.CLKOK to    R18C31C.CLK Clk50_c
                  --------
                    0.330   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RdLen_6  (from Clk50_c +)
   Destination:    FF         Data in        uMaster/SizXfr_6  (to Clk50_c +)

   Delay:               0.161ns  (74.5% logic, 25.5% route), 1 logic levels.

 Constraint Details:

      0.161ns physical path delay SLICE_452 to uMaster/SLICE_768 meets
     -0.014ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.014ns) by 0.175ns

 Physical Path Details:

      Data path SLICE_452 to uMaster/SLICE_768:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R18C31B.CLK to     R18C31B.Q0 SLICE_452 (from Clk50_c)
ROUTE         1     0.041     R18C31B.Q0 to     R18C31C.M0 RdLen_6 (to Clk50_c)
                  --------
                    0.161   (74.5% logic, 25.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path uPll/PLLInst_0 to SLICE_452:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       498     0.330    LRPLL.CLKOK to    R18C31B.CLK Clk50_c
                  --------
                    0.330   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path uPll/PLLInst_0 to uMaster/SLICE_768:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       498     0.330    LRPLL.CLKOK to    R18C31C.CLK Clk50_c
                  --------
                    0.330   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uForth/uart1/uRx/XDat_6  (from Clk50_c +)
   Destination:    FF         Data in        uForth/uart1/uRx/Dat_6  (to Clk50_c +)

   Delay:               0.161ns  (74.5% logic, 25.5% route), 1 logic levels.

 Constraint Details:

      0.161ns physical path delay uForth/uart1/uRx/SLICE_738 to uForth/uart1/uRx/SLICE_724 meets
     -0.014ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.014ns) by 0.175ns

 Physical Path Details:

      Data path uForth/uart1/uRx/SLICE_738 to uForth/uart1/uRx/SLICE_724:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R22C34B.CLK to     R22C34B.Q0 uForth/uart1/uRx/SLICE_738 (from Clk50_c)
ROUTE         2     0.041     R22C34B.Q0 to     R22C34A.M0 uForth/uart1/uRx/XDat_6 (to Clk50_c)
                  --------
                    0.161   (74.5% logic, 25.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path uPll/PLLInst_0 to uForth/uart1/uRx/SLICE_738:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       498     0.330    LRPLL.CLKOK to    R22C34B.CLK Clk50_c
                  --------
                    0.330   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path uPll/PLLInst_0 to uForth/uart1/uRx/SLICE_724:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       498     0.330    LRPLL.CLKOK to    R22C34A.CLK Clk50_c
                  --------
                    0.330   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uForth/uart1/uRx/Trg  (from Clk50_c +)
   Destination:    FF         Data in        uForth/uart1/RxFull  (to Clk50_c +)

   Delay:               0.161ns  (74.5% logic, 25.5% route), 1 logic levels.

 Constraint Details:

      0.161ns physical path delay uForth/SLICE_1107 to uForth/uart1/SLICE_1478 meets
     -0.014ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.014ns) by 0.175ns

 Physical Path Details:

      Data path uForth/SLICE_1107 to uForth/uart1/SLICE_1478:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R23C29B.CLK to     R23C29B.Q0 uForth/SLICE_1107 (from Clk50_c)
ROUTE         6     0.041     R23C29B.Q0 to     R23C29C.M0 uForth/uart1/TrgRx (to Clk50_c)
                  --------
                    0.161   (74.5% logic, 25.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path uPll/PLLInst_0 to uForth/SLICE_1107:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       498     0.330    LRPLL.CLKOK to    R23C29B.CLK Clk50_c
                  --------
                    0.330   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path uPll/PLLInst_0 to uForth/uart1/SLICE_1478:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       498     0.330    LRPLL.CLKOK to    R23C29C.CLK Clk50_c
                  --------
                    0.330   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uForth/uart1/uRx/XDat_0  (from Clk50_c +)
   Destination:    FF         Data in        uForth/uart1/uRx/Dat_0  (to Clk50_c +)

   Delay:               0.161ns  (74.5% logic, 25.5% route), 1 logic levels.

 Constraint Details:

      0.161ns physical path delay uForth/uart1/uRx/SLICE_735 to uForth/uart1/uRx/SLICE_721 meets
     -0.014ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.014ns) by 0.175ns

 Physical Path Details:

      Data path uForth/uart1/uRx/SLICE_735 to uForth/uart1/uRx/SLICE_721:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R23C33B.CLK to     R23C33B.Q0 uForth/uart1/uRx/SLICE_735 (from Clk50_c)
ROUTE         2     0.041     R23C33B.Q0 to     R23C33A.M0 uForth/uart1/uRx/XDat_0 (to Clk50_c)
                  --------
                    0.161   (74.5% logic, 25.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path uPll/PLLInst_0 to uForth/uart1/uRx/SLICE_735:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       498     0.330    LRPLL.CLKOK to    R23C33B.CLK Clk50_c
                  --------
                    0.330   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path uPll/PLLInst_0 to uForth/uart1/uRx/SLICE_721:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       498     0.330    LRPLL.CLKOK to    R23C33A.CLK Clk50_c
                  --------
                    0.330   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uForth/uart1/uRx/XDat_3  (from Clk50_c +)
   Destination:    FF         Data in        uForth/uart1/uRx/Dat_3  (to Clk50_c +)

   Delay:               0.161ns  (74.5% logic, 25.5% route), 1 logic levels.

 Constraint Details:

      0.161ns physical path delay uForth/uart1/uRx/SLICE_736 to uForth/uart1/uRx/SLICE_722 meets
     -0.014ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.014ns) by 0.175ns

 Physical Path Details:

      Data path uForth/uart1/uRx/SLICE_736 to uForth/uart1/uRx/SLICE_722:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R22C33B.CLK to     R22C33B.Q1 uForth/uart1/uRx/SLICE_736 (from Clk50_c)
ROUTE         2     0.041     R22C33B.Q1 to     R22C33C.M1 uForth/uart1/uRx/XDat_3 (to Clk50_c)
                  --------
                    0.161   (74.5% logic, 25.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path uPll/PLLInst_0 to uForth/uart1/uRx/SLICE_736:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       498     0.330    LRPLL.CLKOK to    R22C33B.CLK Clk50_c
                  --------
                    0.330   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path uPll/PLLInst_0 to uForth/uart1/uRx/SLICE_722:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       498     0.330    LRPLL.CLKOK to    R22C33C.CLK Clk50_c
                  --------
                    0.330   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uMaster/uDevice/DatSrR_4  (from Clk50_c +)
   Destination:    FF         Data in        uMaster/uDevice/DatSrR_5  (to Clk50_c +)

   Delay:               0.161ns  (74.5% logic, 25.5% route), 1 logic levels.

 Constraint Details:

      0.161ns physical path delay uMaster/uDevice/SLICE_783 to uMaster/uDevice/SLICE_784 meets
     -0.014ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.014ns) by 0.175ns

 Physical Path Details:

      Data path uMaster/uDevice/SLICE_783 to uMaster/uDevice/SLICE_784:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R16C39B.CLK to     R16C39B.Q1 uMaster/uDevice/SLICE_783 (from Clk50_c)
ROUTE         2     0.041     R16C39B.Q1 to     R16C39C.M0 uMaster/uDevice/DatSrR_4 (to Clk50_c)
                  --------
                    0.161   (74.5% logic, 25.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path uPll/PLLInst_0 to uMaster/uDevice/SLICE_783:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       498     0.330    LRPLL.CLKOK to    R16C39B.CLK Clk50_c
                  --------
                    0.330   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path uPll/PLLInst_0 to uMaster/uDevice/SLICE_784:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       498     0.330    LRPLL.CLKOK to    R16C39C.CLK Clk50_c
                  --------
                    0.330   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uForth/uart1/uRx/XDat_2  (from Clk50_c +)
   Destination:    FF         Data in        uForth/uart1/uRx/Dat_2  (to Clk50_c +)

   Delay:               0.161ns  (74.5% logic, 25.5% route), 1 logic levels.

 Constraint Details:

      0.161ns physical path delay uForth/uart1/uRx/SLICE_736 to uForth/uart1/uRx/SLICE_722 meets
     -0.014ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.014ns) by 0.175ns

 Physical Path Details:

      Data path uForth/uart1/uRx/SLICE_736 to uForth/uart1/uRx/SLICE_722:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R22C33B.CLK to     R22C33B.Q0 uForth/uart1/uRx/SLICE_736 (from Clk50_c)
ROUTE         2     0.041     R22C33B.Q0 to     R22C33C.M0 uForth/uart1/uRx/XDat_2 (to Clk50_c)
                  --------
                    0.161   (74.5% logic, 25.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path uPll/PLLInst_0 to uForth/uart1/uRx/SLICE_736:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       498     0.330    LRPLL.CLKOK to    R22C33B.CLK Clk50_c
                  --------
                    0.330   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path uPll/PLLInst_0 to uForth/uart1/uRx/SLICE_722:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       498     0.330    LRPLL.CLKOK to    R22C33C.CLK Clk50_c
                  --------
                    0.330   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.235ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uFifoRxRaw/FF_21  (from Clk50_c +)
   Destination:    FF         Data in        uFifoRxRaw/FF_21  (to Clk50_c +)

   Delay:               0.236ns  (75.8% logic, 24.2% route), 2 logic levels.

 Constraint Details:

      0.236ns physical path delay SLICE_404 to SLICE_404 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.235ns

 Physical Path Details:

      Data path SLICE_404 to SLICE_404:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R17C34C.CLK to     R17C34C.Q0 SLICE_404 (from Clk50_c)
ROUTE         5     0.057     R17C34C.Q0 to     R17C34C.D0 Empty
CTOF_DEL    ---     0.059     R17C34C.D0 to     R17C34C.F0 SLICE_404
ROUTE         1     0.000     R17C34C.F0 to    R17C34C.DI0 uFifoRxRaw/empty_d (to Clk50_c)
                  --------
                    0.236   (75.8% logic, 24.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path uPll/PLLInst_0 to SLICE_404:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       498     0.330    LRPLL.CLKOK to    R17C34C.CLK Clk50_c
                  --------
                    0.330   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path uPll/PLLInst_0 to SLICE_404:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       498     0.330    LRPLL.CLKOK to    R17C34C.CLK Clk50_c
                  --------
                    0.330   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.235ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uFifoRxRaw/FF_20  (from Clk50_c +)
   Destination:    FF         Data in        uFifoRxRaw/FF_20  (to Clk50_c +)

   Delay:               0.236ns  (75.8% logic, 24.2% route), 2 logic levels.

 Constraint Details:

      0.236ns physical path delay SLICE_405 to SLICE_405 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.235ns

 Physical Path Details:

      Data path SLICE_405 to SLICE_405:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R18C34B.CLK to     R18C34B.Q0 SLICE_405 (from Clk50_c)
ROUTE         5     0.057     R18C34B.Q0 to     R18C34B.D0 Full
CTOF_DEL    ---     0.059     R18C34B.D0 to     R18C34B.F0 SLICE_405
ROUTE         1     0.000     R18C34B.F0 to    R18C34B.DI0 uFifoRxRaw/full_d (to Clk50_c)
                  --------
                    0.236   (75.8% logic, 24.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path uPll/PLLInst_0 to SLICE_405:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       498     0.330    LRPLL.CLKOK to    R18C34B.CLK Clk50_c
                  --------
                    0.330   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path uPll/PLLInst_0 to SLICE_405:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       498     0.330    LRPLL.CLKOK to    R18C34B.CLK Clk50_c
                  --------
                    0.330   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
<A name="par_twr_pref_1_3"></A>Preference: FREQUENCY NET "Clk100_c" 100.000000 MHz ;
            765 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.326ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uDvi/U_gen_sync/boundv_1  (from Clk100_c +)
   Destination:    FF         Data in        uDvi/U_gen_sync/dvi_if_vs  (to Clk100_c +)

   Delay:               0.327ns  (54.7% logic, 45.3% route), 2 logic levels.

 Constraint Details:

      0.327ns physical path delay uDvi/U_gen_sync/SLICE_59 to uDvi/U_gen_sync/SLICE_582 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.326ns

 Physical Path Details:

      Data path uDvi/U_gen_sync/SLICE_59 to uDvi/U_gen_sync/SLICE_582:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R14C22A.CLK to     R14C22A.Q1 uDvi/U_gen_sync/SLICE_59 (from Clk100_c)
ROUTE         1     0.148     R14C22A.Q1 to     R14C22C.D0 uDvi/U_gen_sync/boundv_1
CTOF_DEL    ---     0.059     R14C22C.D0 to     R14C22C.F0 uDvi/U_gen_sync/SLICE_582
ROUTE         1     0.000     R14C22C.F0 to    R14C22C.DI0 uDvi/U_gen_sync/N_200_i (to Clk100_c)
                  --------
                    0.327   (54.7% logic, 45.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path uPll/PLLInst_0 to uDvi/U_gen_sync/SLICE_59:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        53     0.330    LRPLL.CLKOP to    R14C22A.CLK Clk100_c
                  --------
                    0.330   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path uPll/PLLInst_0 to uDvi/U_gen_sync/SLICE_582:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        53     0.330    LRPLL.CLKOP to    R14C22C.CLK Clk100_c
                  --------
                    0.330   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.327ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uDvi/U_gen_cnt/srst2_0  (from Clk100_c +)
   Destination:    FF         Data in        uDvi/U_gen_cnt/cnth_11  (to Clk100_c +)

   Delay:               0.328ns  (54.6% logic, 45.4% route), 2 logic levels.

 Constraint Details:

      0.328ns physical path delay uDvi/U_gen_cnt/SLICE_522 to uDvi/U_gen_cnt/SLICE_513 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.327ns

 Physical Path Details:

      Data path uDvi/U_gen_cnt/SLICE_522 to uDvi/U_gen_cnt/SLICE_513:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R22C12C.CLK to     R22C12C.Q1 uDvi/U_gen_cnt/SLICE_522 (from Clk100_c)
ROUTE        25     0.149     R22C12C.Q1 to     R22C12B.D1 uDvi/U_gen_cnt/srst2
CTOF_DEL    ---     0.059     R22C12B.D1 to     R22C12B.F1 uDvi/U_gen_cnt/SLICE_513
ROUTE         1     0.000     R22C12B.F1 to    R22C12B.DI1 uDvi/U_gen_cnt/cnth_lm_11 (to Clk100_c)
                  --------
                    0.328   (54.6% logic, 45.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path uPll/PLLInst_0 to uDvi/U_gen_cnt/SLICE_522:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        53     0.330    LRPLL.CLKOP to    R22C12C.CLK Clk100_c
                  --------
                    0.330   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path uPll/PLLInst_0 to uDvi/U_gen_cnt/SLICE_513:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        53     0.330    LRPLL.CLKOP to    R22C12B.CLK Clk100_c
                  --------
                    0.330   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.327ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uDvi/U_gen_cnt/srst2_0  (from Clk100_c +)
   Destination:    FF         Data in        uDvi/U_gen_cnt/cnth_10  (to Clk100_c +)

   Delay:               0.328ns  (54.6% logic, 45.4% route), 2 logic levels.

 Constraint Details:

      0.328ns physical path delay uDvi/U_gen_cnt/SLICE_522 to uDvi/U_gen_cnt/SLICE_513 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.327ns

 Physical Path Details:

      Data path uDvi/U_gen_cnt/SLICE_522 to uDvi/U_gen_cnt/SLICE_513:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R22C12C.CLK to     R22C12C.Q1 uDvi/U_gen_cnt/SLICE_522 (from Clk100_c)
ROUTE        25     0.149     R22C12C.Q1 to     R22C12B.D0 uDvi/U_gen_cnt/srst2
CTOF_DEL    ---     0.059     R22C12B.D0 to     R22C12B.F0 uDvi/U_gen_cnt/SLICE_513
ROUTE         1     0.000     R22C12B.F0 to    R22C12B.DI0 uDvi/U_gen_cnt/cnth_lm_10 (to Clk100_c)
                  --------
                    0.328   (54.6% logic, 45.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path uPll/PLLInst_0 to uDvi/U_gen_cnt/SLICE_522:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        53     0.330    LRPLL.CLKOP to    R22C12C.CLK Clk100_c
                  --------
                    0.330   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path uPll/PLLInst_0 to uDvi/U_gen_cnt/SLICE_513:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        53     0.330    LRPLL.CLKOP to    R22C12B.CLK Clk100_c
                  --------
                    0.330   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.355ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uDvi/U_gen_tim/bound_sr_4  (from Clk100_c +)
   Destination:    FF         Data in        uDvi/U_gen_tim/bound_sr_5  (to Clk100_c +)

   Delay:               0.341ns  (35.2% logic, 64.8% route), 1 logic levels.

 Constraint Details:

      0.341ns physical path delay uDvi/U_gen_tim/SLICE_526 to uDvi/U_gen_tim/SLICE_526 meets
     -0.014ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.014ns) by 0.355ns

 Physical Path Details:

      Data path uDvi/U_gen_tim/SLICE_526 to uDvi/U_gen_tim/SLICE_526:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120     R4C44C.CLK to      R4C44C.Q0 uDvi/U_gen_tim/SLICE_526 (from Clk100_c)
ROUTE         1     0.221      R4C44C.Q0 to      R4C44C.M1 uDvi/U_gen_tim/bound_sr_Q_4 (to Clk100_c)
                  --------
                    0.341   (35.2% logic, 64.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path uPll/PLLInst_0 to uDvi/U_gen_tim/SLICE_526:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        53     0.330    LRPLL.CLKOP to     R4C44C.CLK Clk100_c
                  --------
                    0.330   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path uPll/PLLInst_0 to uDvi/U_gen_tim/SLICE_526:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        53     0.330    LRPLL.CLKOP to     R4C44C.CLK Clk100_c
                  --------
                    0.330   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.376ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uDvi/U_gen_cnt/srst0  (from Clk100_c +)
   Destination:    FF         Data in        uDvi/U_gen_cnt/srst1  (to Clk100_c +)

   Delay:               0.362ns  (33.1% logic, 66.9% route), 1 logic levels.

 Constraint Details:

      0.362ns physical path delay uDvi/U_gen_cnt/SLICE_521 to uDvi/U_gen_cnt/SLICE_522 meets
     -0.014ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.014ns) by 0.376ns

 Physical Path Details:

      Data path uDvi/U_gen_cnt/SLICE_521 to uDvi/U_gen_cnt/SLICE_522:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R23C12C.CLK to     R23C12C.Q0 uDvi/U_gen_cnt/SLICE_521 (from Clk100_c)
ROUTE         1     0.242     R23C12C.Q0 to     R22C12C.M0 uDvi/U_gen_cnt/srst0_Q (to Clk100_c)
                  --------
                    0.362   (33.1% logic, 66.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path uPll/PLLInst_0 to uDvi/U_gen_cnt/SLICE_521:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        53     0.330    LRPLL.CLKOP to    R23C12C.CLK Clk100_c
                  --------
                    0.330   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path uPll/PLLInst_0 to uDvi/U_gen_cnt/SLICE_522:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        53     0.330    LRPLL.CLKOP to    R22C12C.CLK Clk100_c
                  --------
                    0.330   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.384ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uDvi/U_gen_req/dvi_nf  (from Clk100_c +)
   Destination:    FF         Data in        uDvi/DviResH_1  (to Clk100_c +)
                   FF                        uDvi/DviResH_0

   Delay:               0.336ns  (35.7% logic, 64.3% route), 1 logic levels.

 Constraint Details:

      0.336ns physical path delay uDvi/U_gen_req/SLICE_480 to uDvi/SLICE_453 meets
     -0.048ns CE_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.048ns) by 0.384ns

 Physical Path Details:

      Data path uDvi/U_gen_req/SLICE_480 to uDvi/SLICE_453:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R16C22C.CLK to     R16C22C.Q0 uDvi/U_gen_req/SLICE_480 (from Clk100_c)
ROUTE         6     0.216     R16C22C.Q0 to     R17C22C.CE uDvi/NewDviFrame (to Clk100_c)
                  --------
                    0.336   (35.7% logic, 64.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path uPll/PLLInst_0 to uDvi/U_gen_req/SLICE_480:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        53     0.330    LRPLL.CLKOP to    R16C22C.CLK Clk100_c
                  --------
                    0.330   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path uPll/PLLInst_0 to uDvi/SLICE_453:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        53     0.330    LRPLL.CLKOP to    R17C22C.CLK Clk100_c
                  --------
                    0.330   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.400ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uDvi/U_gen_req/dvi_nf  (from Clk100_c +)
   Destination:    FF         Data in        uDvi/DviResH_3  (to Clk100_c +)
                   FF                        uDvi/DviResH_2

   Delay:               0.352ns  (34.1% logic, 65.9% route), 1 logic levels.

 Constraint Details:

      0.352ns physical path delay uDvi/U_gen_req/SLICE_480 to uDvi/SLICE_454 meets
     -0.048ns CE_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.048ns) by 0.400ns

 Physical Path Details:

      Data path uDvi/U_gen_req/SLICE_480 to uDvi/SLICE_454:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R16C22C.CLK to     R16C22C.Q0 uDvi/U_gen_req/SLICE_480 (from Clk100_c)
ROUTE         6     0.232     R16C22C.Q0 to     R18C22A.CE uDvi/NewDviFrame (to Clk100_c)
                  --------
                    0.352   (34.1% logic, 65.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path uPll/PLLInst_0 to uDvi/U_gen_req/SLICE_480:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        53     0.330    LRPLL.CLKOP to    R16C22C.CLK Clk100_c
                  --------
                    0.330   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path uPll/PLLInst_0 to uDvi/SLICE_454:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        53     0.330    LRPLL.CLKOP to    R18C22A.CLK Clk100_c
                  --------
                    0.330   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.400ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uDvi/U_gen_req/dvi_nf  (from Clk100_c +)
   Destination:    FF         Data in        uDvi/DviResH_5  (to Clk100_c +)
                   FF                        uDvi/DviResH_4

   Delay:               0.352ns  (34.1% logic, 65.9% route), 1 logic levels.

 Constraint Details:

      0.352ns physical path delay uDvi/U_gen_req/SLICE_480 to uDvi/SLICE_455 meets
     -0.048ns CE_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.048ns) by 0.400ns

 Physical Path Details:

      Data path uDvi/U_gen_req/SLICE_480 to uDvi/SLICE_455:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R16C22C.CLK to     R16C22C.Q0 uDvi/U_gen_req/SLICE_480 (from Clk100_c)
ROUTE         6     0.232     R16C22C.Q0 to     R18C22C.CE uDvi/NewDviFrame (to Clk100_c)
                  --------
                    0.352   (34.1% logic, 65.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path uPll/PLLInst_0 to uDvi/U_gen_req/SLICE_480:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        53     0.330    LRPLL.CLKOP to    R16C22C.CLK Clk100_c
                  --------
                    0.330   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path uPll/PLLInst_0 to uDvi/SLICE_455:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        53     0.330    LRPLL.CLKOP to    R18C22C.CLK Clk100_c
                  --------
                    0.330   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.420ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uDvi/U_gen_tim/act_bound_0  (from Clk100_c +)
   Destination:    FF         Data in        uDvi/U_gen_tim/bound_sr_0  (to Clk100_c +)

   Delay:               0.421ns  (42.5% logic, 57.5% route), 2 logic levels.

 Constraint Details:

      0.421ns physical path delay uDvi/U_gen_tim/SLICE_38 to uDvi/U_gen_tim/SLICE_524 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.420ns

 Physical Path Details:

      Data path uDvi/U_gen_tim/SLICE_38 to uDvi/U_gen_tim/SLICE_524:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R15C21A.CLK to     R15C21A.Q1 uDvi/U_gen_tim/SLICE_38 (from Clk100_c)
ROUTE         1     0.242     R15C21A.Q1 to     R15C21C.B0 uDvi/U_gen_tim/act_bound_0
CTOF_DEL    ---     0.059     R15C21C.B0 to     R15C21C.F0 uDvi/U_gen_tim/SLICE_524
ROUTE         1     0.000     R15C21C.F0 to    R15C21C.DI0 uDvi/U_gen_tim/un17_act_bound (to Clk100_c)
                  --------
                    0.421   (42.5% logic, 57.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path uPll/PLLInst_0 to uDvi/U_gen_tim/SLICE_38:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        53     0.330    LRPLL.CLKOP to    R15C21A.CLK Clk100_c
                  --------
                    0.330   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path uPll/PLLInst_0 to uDvi/U_gen_tim/SLICE_524:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        53     0.330    LRPLL.CLKOP to    R15C21C.CLK Clk100_c
                  --------
                    0.330   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.446ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uDvi/U_gen_tim/bound_sr_1  (from Clk100_c +)
   Destination:    FF         Data in        uDvi/U_gen_tim/bound_sr_2  (to Clk100_c +)

   Delay:               0.432ns  (27.8% logic, 72.2% route), 1 logic levels.

 Constraint Details:

      0.432ns physical path delay uDvi/U_gen_tim/SLICE_524 to uDvi/U_gen_tim/SLICE_525 meets
     -0.014ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.014ns) by 0.446ns

 Physical Path Details:

      Data path uDvi/U_gen_tim/SLICE_524 to uDvi/U_gen_tim/SLICE_525:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R15C21C.CLK to     R15C21C.Q1 uDvi/U_gen_tim/SLICE_524 (from Clk100_c)
ROUTE         1     0.312     R15C21C.Q1 to     R15C27C.M0 uDvi/U_gen_tim/bound_sr_Q_1 (to Clk100_c)
                  --------
                    0.432   (27.8% logic, 72.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path uPll/PLLInst_0 to uDvi/U_gen_tim/SLICE_524:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        53     0.330    LRPLL.CLKOP to    R15C21C.CLK Clk100_c
                  --------
                    0.330   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path uPll/PLLInst_0 to uDvi/U_gen_tim/SLICE_525:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        53     0.330    LRPLL.CLKOP to    R15C27C.CLK Clk100_c
                  --------
                    0.330   (0.0% logic, 100.0% route), 0 logic levels.

<A name="ptwr_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "PinClk125" 125.000000   |             |             |
MHz ;                                   |            -|            -|   0  
                                        |             |             |
FREQUENCY NET "PinClk125_c" 125.000000  |             |             |
MHz ;                                   |            -|            -|   0  
                                        |             |             |
FREQUENCY NET "Clk50_c" 50.000000 MHz ; |            -|            -|   1  
                                        |             |             |
FREQUENCY NET "Clk100_c" 100.000000 MHz |             |             |
;                                       |            -|            -|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

No clock domain analysis is done. To analyze clock domains, please remove the BLOCK INTERCLOCKDOMAIN PATHS preference.


<A name="ptwr_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 4640200 paths, 43 nets, and 11601 connections (91.6% coverage)



<A name="ptwr_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 21 (setup), 0 (hold)
Score: 3080 (setup), 0 (hold)
Cumulative negative slack: 1540 (1540+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
