
---------- Begin Simulation Statistics ----------
final_tick                               1637299909000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  61070                       # Simulator instruction rate (inst/s)
host_mem_usage                                 703852                       # Number of bytes of host memory used
host_op_rate                                    61234                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 25645.73                       # Real time elapsed on the host
host_tick_rate                               63842980                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1566186165                       # Number of instructions simulated
sim_ops                                    1570389943                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.637300                       # Number of seconds simulated
sim_ticks                                1637299909000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            85.963314                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              189514425                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           220459655                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         12742360                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        290760818                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          28164179                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       28780991                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          616812                       # Number of indirect misses.
system.cpu0.branchPred.lookups              374337871                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      2276557                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       2100283                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          8255914                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 343025434                       # Number of branches committed
system.cpu0.commit.bw_lim_events             56574446                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        6309814                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      131235703                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1408181421                       # Number of instructions committed
system.cpu0.commit.committedOps            1410285017                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2542864200                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.554605                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.431194                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1927578507     75.80%     75.80% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    353572569     13.90%     89.71% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     84465967      3.32%     93.03% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     74543657      2.93%     95.96% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     29582344      1.16%     97.12% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      8684309      0.34%     97.47% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      5233753      0.21%     97.67% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2628648      0.10%     97.78% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     56574446      2.22%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2542864200                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            29098057                       # Number of function calls committed.
system.cpu0.commit.int_insts               1363643282                       # Number of committed integer instructions.
system.cpu0.commit.loads                    423704823                       # Number of loads committed
system.cpu0.commit.membars                    4203770                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      4203776      0.30%      0.30% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       798537124     56.62%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       12621993      0.89%     57.82% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         3672708      0.26%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      425805098     30.19%     88.27% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     165444268     11.73%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1410285017                       # Class of committed instruction
system.cpu0.commit.refs                     591249394                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1408181421                       # Number of Instructions Simulated
system.cpu0.committedOps                   1410285017                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.314612                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.314612                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            631552276                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              4499870                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           186781727                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1561375190                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               843510460                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles               1069521617                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               8271426                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             13728375                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             11903076                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  374337871                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                275917108                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1698275300                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              5153318                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           56                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1588663537                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  73                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          401                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               25515870                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.114849                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         853725090                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         217678604                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.487411                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2564758855                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.620241                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.872198                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1420584492     55.39%     55.39% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               852618612     33.24%     88.63% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               181657254      7.08%     95.72% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                83932925      3.27%     98.99% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                12226925      0.48%     99.46% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                10411236      0.41%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1223186      0.05%     99.92% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 2100957      0.08%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    3268      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2564758855                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      23                       # number of floating regfile writes
system.cpu0.idleCycles                      694634734                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             8392068                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               358211470                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.466782                       # Inst execution rate
system.cpu0.iew.exec_refs                   660823377                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 187118755                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              455301627                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            473725526                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           2106323                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          4906514                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           189428312                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1541451441                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            473704622                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          9253138                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1521426641                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1616599                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             33698873                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               8271426                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             38166757                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       665349                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        41059508                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        36390                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        15995                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      8436949                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     50020703                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     21883730                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         15995                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       558076                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       7833992                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                682678402                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1507587382                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.837423                       # average fanout of values written-back
system.cpu0.iew.wb_producers                571690365                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.462536                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1507739374                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1876154449                       # number of integer regfile reads
system.cpu0.int_regfile_writes              974943958                       # number of integer regfile writes
system.cpu0.ipc                              0.432038                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.432038                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          4205707      0.27%      0.27% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            848131846     55.41%     55.68% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            12624770      0.82%     56.51% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              3673928      0.24%     56.75% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.75% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.75% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.75% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.75% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.75% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.75% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.75% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.75% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           476865439     31.15%     87.90% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          185178039     12.10%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1530679780                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     55                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                106                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           51                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                52                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    7289546                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.004762                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                1485857     20.38%     20.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                 20176      0.28%     20.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                1107934     15.20%     35.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     35.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     35.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     35.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     35.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     35.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     35.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     35.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     35.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     35.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     35.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     35.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     35.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     35.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     35.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     35.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     35.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     35.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     35.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     35.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     35.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     35.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     35.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     35.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     35.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     35.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     35.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     35.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     35.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     35.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     35.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     35.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     35.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     35.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     35.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     35.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     35.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     35.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     35.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     35.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     35.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     35.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     35.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     35.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               4021760     55.17%     91.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               653815      8.97%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1533763564                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        5633834919                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1507587331                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1672633228                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1535141039                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1530679780                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            6310402                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      131166339                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           427065                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           588                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     32448012                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2564758855                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.596812                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.861550                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1487047515     57.98%     57.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          740621654     28.88%     86.86% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          266971186     10.41%     97.27% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           42984091      1.68%     98.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           16306550      0.64%     99.58% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            4884691      0.19%     99.77% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            4496342      0.18%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            1038834      0.04%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             407992      0.02%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2564758855                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.469621                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         27440317                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         8768201                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           473725526                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          189428312                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1897                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      3259393589                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    15970560                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              513456589                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            911010508                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              16735205                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               854387987                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              51621236                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                81068                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1920048587                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1556565620                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         1013457743                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles               1069256016                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              50429867                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               8271426                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            119214370                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               102447167                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1920048543                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        172467                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              5962                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 45351194                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          5949                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  4027786281                       # The number of ROB reads
system.cpu0.rob.rob_writes                 3104994681                       # The number of ROB writes
system.cpu0.timesIdled                       26955970                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1864                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            87.117159                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               25593056                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            29377744                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2937450                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         33950459                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           2224287                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        2245309                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           21022                       # Number of indirect misses.
system.cpu1.branchPred.lookups               43109124                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted       148479                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       2100002                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1984776                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  34312712                       # Number of branches committed
system.cpu1.commit.bw_lim_events              6621550                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        6300693                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       20612616                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           158004744                       # Number of instructions committed
system.cpu1.commit.committedOps             160104926                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    634912561                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.252168                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.040331                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    571884138     90.07%     90.07% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     31480003      4.96%     95.03% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     12159186      1.92%     96.95% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      5783740      0.91%     97.86% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      3078850      0.48%     98.34% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      2328203      0.37%     98.71% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1011721      0.16%     98.87% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       565170      0.09%     98.96% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      6621550      1.04%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    634912561                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             3695594                       # Number of function calls committed.
system.cpu1.commit.int_insts                152798047                       # Number of committed integer instructions.
system.cpu1.commit.loads                     38886918                       # Number of loads committed
system.cpu1.commit.membars                    4200126                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      4200126      2.62%      2.62% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        98340434     61.42%     64.05% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult         265371      0.17%     64.21% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv          526963      0.33%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       40986920     25.60%     90.14% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite      15785100      9.86%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        160104926                       # Class of committed instruction
system.cpu1.commit.refs                      56772032                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  158004744                       # Number of Instructions Simulated
system.cpu1.committedOps                    160104926                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.082207                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.082207                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            496492773                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               970956                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            23899123                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             188328793                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                42747345                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 91970132                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1986878                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              2445199                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              5808693                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   43109124                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 34109496                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    589950042                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               794651                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           12                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     196537390                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                5879104                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.066835                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          46116213                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          27817343                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.304705                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         639005821                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.310855                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.736985                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               507644907     79.44%     79.44% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                88752147     13.89%     93.33% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                26792713      4.19%     97.52% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                10561270      1.65%     99.18% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 2353318      0.37%     99.55% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 2206261      0.35%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  694747      0.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     210      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     248      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           639005821                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        6002321                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2065104                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                37552488                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.271105                       # Inst execution rate
system.cpu1.iew.exec_refs                    62137278                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  18643295                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              395435280                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             44242135                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2100691                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1781958                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            19266967                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          180663299                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             43493983                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1655295                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            174865116                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1221334                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             17298289                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1986878                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             21285488                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       140668                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         1810408                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        33725                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2760                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         8199                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      5355217                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1381853                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2760                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       427718                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1637386                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 96525165                       # num instructions consuming a value
system.cpu1.iew.wb_count                    173249769                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.813481                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 78521390                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.268601                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     173344076                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               220622977                       # number of integer regfile reads
system.cpu1.int_regfile_writes              116972473                       # number of integer regfile writes
system.cpu1.ipc                              0.244966                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.244966                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          4200231      2.38%      2.38% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            108625245     61.54%     63.92% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult              265425      0.15%     64.07% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv               527107      0.30%     64.37% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.37% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.37% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.37% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.37% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.37% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.37% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.37% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.37% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            46270313     26.21%     90.58% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite           16632078      9.42%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             176520411                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    4361686                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.024709                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 755958     17.33%     17.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                  8713      0.20%     17.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                 492625     11.29%     28.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     28.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     28.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     28.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     28.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     28.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     28.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     28.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     28.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     28.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     28.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     28.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     28.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     28.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     28.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     28.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     28.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     28.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     28.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     28.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     28.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     28.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     28.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     28.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     28.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     28.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     28.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     28.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     28.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     28.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     28.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     28.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     28.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     28.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     28.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     28.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     28.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     28.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     28.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     28.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     28.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     28.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     28.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               2524892     57.89%     86.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               579494     13.29%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             176681850                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         996717194                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    173249757                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        201223974                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 174362276                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                176520411                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            6301023                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       20558372                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           308893                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           330                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      8964187                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    639005821                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.276242                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.760292                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          528839580     82.76%     82.76% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           73127266     11.44%     94.20% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           22535810      3.53%     97.73% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            5721999      0.90%     98.63% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            5726151      0.90%     99.52% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            1162682      0.18%     99.70% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            1045011      0.16%     99.87% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             611128      0.10%     99.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             236194      0.04%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      639005821                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.273672                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         15394863                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         2997284                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            44242135                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           19266967                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    105                       # number of misc regfile reads
system.cpu1.numCycles                       645008142                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  2629575832                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              436213915                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            107557313                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              15691931                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                46709550                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              10691208                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               103288                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            235162873                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             185588072                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          125450946                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 92551794                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              34553135                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1986878                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             61512700                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                17893633                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       235162861                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         30984                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               629                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 31532931                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           629                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   809008267                       # The number of ROB reads
system.cpu1.rob.rob_writes                  365569415                       # The number of ROB writes
system.cpu1.timesIdled                         543541                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         36427811                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit             41198651                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            87153661                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull            1462572                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               6041826                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     37008893                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      73904409                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      2769865                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       227986                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     75221494                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     15984795                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    150445592                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       16212781                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1637299909000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           32889301                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5139103                       # Transaction distribution
system.membus.trans_dist::CleanEvict         31756312                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              383                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            285                       # Transaction distribution
system.membus.trans_dist::ReadExReq           4117677                       # Transaction distribution
system.membus.trans_dist::ReadExResp          4117674                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      32889304                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          1336                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    110911375                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              110911375                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   2697348992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              2697348992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              556                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          37008985                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                37008985    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            37008985                       # Request fanout histogram
system.membus.respLayer1.occupancy       191009910728                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             11.7                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        102006576746                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               6.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1637299909000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1637299909000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1637299909000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1637299909000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1637299909000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1637299909000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1637299909000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1637299909000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1637299909000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1637299909000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 12                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            6                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean      1330880500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   1221550799.000148                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            6    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value      8805000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2950743000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              6                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1629314626000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   7985283000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1637299909000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    244312474                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       244312474                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    244312474                       # number of overall hits
system.cpu0.icache.overall_hits::total      244312474                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     31604634                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      31604634                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     31604634                       # number of overall misses
system.cpu0.icache.overall_misses::total     31604634                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 725716472999                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 725716472999                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 725716472999                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 725716472999                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    275917108                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    275917108                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    275917108                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    275917108                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.114544                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.114544                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.114544                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.114544                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 22962.343845                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 22962.343845                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 22962.343845                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 22962.343845                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3186                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               59                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs           54                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     29306743                       # number of writebacks
system.cpu0.icache.writebacks::total         29306743                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      2297858                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      2297858                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      2297858                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      2297858                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     29306776                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     29306776                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     29306776                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     29306776                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 663202939500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 663202939500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 663202939500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 663202939500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.106216                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.106216                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.106216                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.106216                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 22629.679208                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 22629.679208                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 22629.679208                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 22629.679208                       # average overall mshr miss latency
system.cpu0.icache.replacements              29306743                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    244312474                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      244312474                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     31604634                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     31604634                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 725716472999                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 725716472999                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    275917108                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    275917108                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.114544                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.114544                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 22962.343845                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 22962.343845                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      2297858                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      2297858                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     29306776                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     29306776                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 663202939500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 663202939500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.106216                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.106216                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 22629.679208                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 22629.679208                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1637299909000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999969                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          273619039                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         29306743                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             9.336385                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999969                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        581140991                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       581140991                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1637299909000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    507691158                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       507691158                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    507691158                       # number of overall hits
system.cpu0.dcache.overall_hits::total      507691158                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     80492563                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      80492563                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     80492563                       # number of overall misses
system.cpu0.dcache.overall_misses::total     80492563                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 2867687015858                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 2867687015858                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 2867687015858                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 2867687015858                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    588183721                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    588183721                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    588183721                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    588183721                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.136849                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.136849                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.136849                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.136849                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 35626.732570                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 35626.732570                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 35626.732570                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 35626.732570                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     28204361                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       270609                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          1148689                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2061                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    24.553522                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   131.299854                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     41802561                       # number of writebacks
system.cpu0.dcache.writebacks::total         41802561                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     39605035                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     39605035                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     39605035                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     39605035                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     40887528                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     40887528                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     40887528                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     40887528                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 1033880256738                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 1033880256738                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 1033880256738                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 1033880256738                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.069515                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.069515                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.069515                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.069515                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 25285.956557                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 25285.956557                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 25285.956557                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 25285.956557                       # average overall mshr miss latency
system.cpu0.dcache.replacements              41802561                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    375875085                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      375875085                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     46868240                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     46868240                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1638528029000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1638528029000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    422743325                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    422743325                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.110867                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.110867                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 34960.306361                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 34960.306361                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     17111696                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     17111696                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     29756544                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     29756544                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 723165878000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 723165878000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.070389                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.070389                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 24302.750951                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 24302.750951                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    131816073                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     131816073                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     33624323                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     33624323                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 1229158986858                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 1229158986858                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    165440396                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    165440396                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.203241                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.203241                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 36555.650113                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 36555.650113                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data     22493339                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total     22493339                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data     11130984                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total     11130984                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 310714378738                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 310714378738                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.067281                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.067281                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 27914.367565                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 27914.367565                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         2327                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2327                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1618                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1618                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     10476000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     10476000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3945                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3945                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.410139                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.410139                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  6474.660074                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  6474.660074                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1606                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1606                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           12                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           12                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       654500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       654500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.003042                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.003042                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 54541.666667                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 54541.666667                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         3718                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         3718                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          171                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          171                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       856500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       856500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3889                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3889                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.043970                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.043970                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  5008.771930                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  5008.771930                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          171                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          171                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       685500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       685500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.043970                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.043970                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  4008.771930                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  4008.771930                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1184301                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1184301                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       915982                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       915982                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  92954911999                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  92954911999                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      2100283                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      2100283                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.436123                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.436123                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 101481.155742                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 101481.155742                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       915981                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       915981                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  92038929999                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  92038929999                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.436123                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.436123                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 100481.265440                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 100481.265440                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1637299909000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.999543                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          550685303                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         41803222                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            13.173274                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           183500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.999543                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999986                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999986                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1222386930                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1222386930                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1637299909000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            25216305                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            35029018                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst              666104                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              614501                       # number of demand (read+write) hits
system.l2.demand_hits::total                 61525928                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           25216305                       # number of overall hits
system.l2.overall_hits::.cpu0.data           35029018                       # number of overall hits
system.l2.overall_hits::.cpu1.inst             666104                       # number of overall hits
system.l2.overall_hits::.cpu1.data             614501                       # number of overall hits
system.l2.overall_hits::total                61525928                       # number of overall hits
system.l2.demand_misses::.cpu0.inst           4090469                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           6772232                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              9569                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           2802215                       # number of demand (read+write) misses
system.l2.demand_misses::total               13674485                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst          4090469                       # number of overall misses
system.l2.overall_misses::.cpu0.data          6772232                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             9569                       # number of overall misses
system.l2.overall_misses::.cpu1.data          2802215                       # number of overall misses
system.l2.overall_misses::total              13674485                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst 348716537495                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 674970794260                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    905392999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 334429313354                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1359022038108                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst 348716537495                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 674970794260                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    905392999                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 334429313354                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1359022038108                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        29306774                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        41801250                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst          675673                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         3416716                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             75200413                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       29306774                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       41801250                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst         675673                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        3416716                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            75200413                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.139574                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.162010                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.014162                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.820149                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.181841                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.139574                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.162010                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.014162                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.820149                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.181841                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 85250.991389                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 99667.405703                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 94617.305779                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 119344.630356                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 99383.782139                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 85250.991389                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 99667.405703                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 94617.305779                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 119344.630356                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 99383.782139                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            3568716                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                    121714                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      29.320505                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  23365642                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             5139104                       # number of writebacks
system.l2.writebacks::total                   5139104                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            165                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         591974                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             41                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         299329                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              891509                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           165                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        591974                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            41                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        299329                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             891509                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst      4090304                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      6180258                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         9528                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      2502886                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          12782976                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst      4090304                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      6180258                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         9528                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      2502886                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     25620276                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         38403252                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst 307805329997                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 570499136924                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    807651499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 283357058270                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1162469176690                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst 307805329997                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 570499136924                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    807651499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 283357058270                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 2370574003095                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 3533043179785                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.139569                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.147849                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.014101                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.732541                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.169985                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.139569                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.147849                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.014101                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.732541                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.510679                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 75252.433559                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 92309.922486                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 84766.110306                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 113212.131224                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 90938.853104                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 75252.433559                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 92309.922486                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 84766.110306                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 113212.131224                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 92527.262513                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91998.541680                       # average overall mshr miss latency
system.l2.replacements                       51517682                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     14457036                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         14457036                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     14457036                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     14457036                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     59866462                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         59866462                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     59866462                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     59866462                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     25620276                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       25620276                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 2370574003095                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 2370574003095                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 92527.262513                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 92527.262513                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    5                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            79                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            22                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                101                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       424500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        61000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       485500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           84                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           22                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              106                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.940476                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.952830                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  5373.417722                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  2772.727273                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  4806.930693                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           79                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           22                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           101                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1588000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       443000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      2031000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.940476                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.952830                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20101.265823                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20136.363636                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20108.910891                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_misses::.cpu0.data            6                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                8                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              8                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            6                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            8                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       119000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data        39000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       158000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 19833.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        19500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        19750                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          9246265                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           223922                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               9470187                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        2801871                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1664999                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             4466870                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 282501332069                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 193702259751                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  476203591820                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data     12048136                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1888921                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          13937057                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.232556                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.881455                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.320503                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 100825.959535                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 116337.763417                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 106607.891392                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       230322                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data       128006                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           358328                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      2571549                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1536993                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        4108542                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 236510477204                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 165490580257                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 402001057461                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.213440                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.813688                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.294793                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 91971.989336                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 107671.655145                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 97845.186312                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      25216305                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst        666104                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           25882409                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst      4090469                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         9569                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          4100038                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst 348716537495                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    905392999                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 349621930494                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     29306774                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst       675673                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       29982447                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.139574                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.014162                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.136748                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 85250.991389                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 94617.305779                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85272.851250                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          165                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           41                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           206                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst      4090304                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         9528                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      4099832                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst 307805329997                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    807651499                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 308612981496                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.139569                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.014101                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.136741                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 75252.433559                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 84766.110306                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75274.543322                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     25782753                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       390579                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          26173332                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      3970361                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      1137216                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         5107577                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 392469462191                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 140727053603                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 533196515794                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     29753114                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1527795                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      31280909                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.133444                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.744351                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.163281                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 98849.817987                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 123746.987031                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 104393.240825                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       361652                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       171323                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       532975                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      3608709                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       965893                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      4574602                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 333988659720                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 117866478013                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 451855137733                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.121288                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.632214                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.146243                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 92550.732054                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 122028.504206                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 98774.743187                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          154                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data          128                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               282                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          980                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          800                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            1780                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     20369887                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data     16325910                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     36695797                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         1134                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          928                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          2062                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.864198                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.862069                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.863240                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 20785.598980                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 20407.387500                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 20615.616292                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          245                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data          201                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          446                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          735                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data          599                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         1334                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     15000922                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data     12308930                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     27309852                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.648148                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.645474                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.646945                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20409.417687                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20549.131886                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20472.152924                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1637299909000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1637299909000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999951                       # Cycle average of tags in use
system.l2.tags.total_refs                   172856559                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  51518408                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.355239                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      26.837627                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        1.322369                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       10.514704                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.137573                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.379241                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    24.808436                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.419338                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.020662                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.164292                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.002150                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.005926                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.387632                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            59                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024             5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           58                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.921875                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.078125                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1247727368                       # Number of tag accesses
system.l2.tags.data_accesses               1247727368                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1637299909000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst     261779456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     396061824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        609792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     160482816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   1549512576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         2368446464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst    261779456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       609792                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     262389248                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    328902592                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       328902592                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst        4090304                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        6188466                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           9528                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        2507544                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     24211134                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            37006976                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5139103                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5139103                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        159884853                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        241899375                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           372438                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         98016750                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    946382863                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1446556279                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    159884853                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       372438                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        160257291                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      200881091                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            200881091                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      200881091                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       159884853                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       241899375                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          372438                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        98016750                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    946382863                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1647437370                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   4656668.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples   4090304.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   5669643.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      9528.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   2476160.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  24120057.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006388803250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       285083                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       285083                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            58131799                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4392282                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    37006978                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5139103                       # Number of write requests accepted
system.mem_ctrls.readBursts                  37006978                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5139103                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 641286                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                482435                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           1620661                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           1612442                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           1617794                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1773699                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           3909057                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           6215776                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1805874                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1661067                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1667936                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1654921                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          1687575                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          2043073                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          2202284                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          2058636                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          1614466                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          3220431                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            276886                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            278675                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            276894                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            277035                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            280087                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            279501                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            281906                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            284103                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            293081                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            289405                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           289264                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           329649                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           387621                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           276181                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           278625                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           277734                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.24                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.47                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 1558248519375                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               181828460000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            2240105244375                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     42849.41                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                61599.41                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         9                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 29051418                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2549112                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 79.89                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                54.74                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              37006978                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5139103                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 8610074                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 4263344                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 2681075                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 2089834                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1747706                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 1714197                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 1675371                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 1629940                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 1444051                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                 1143455                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                1487362                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                3646116                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                1728616                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 709132                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 616882                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 530345                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 401441                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 208640                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  29025                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   9086                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  32450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  36061                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 112891                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 177858                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 214213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 236473                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 249152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 256751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 261558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 266933                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 272199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 282647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 281228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 284863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 280660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 271184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 266590                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 266203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  34056                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  24564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  20138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  17870                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  16223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  15214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  18274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  22250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  26239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  29520                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  31612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  32438                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  32450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  32242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  31766                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  31409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  30469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  29924                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  29004                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  28189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  27756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  29664                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  11743                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    736                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     45                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     21                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      9421800                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    278.654450                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   161.367013                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   318.119782                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      3778289     40.10%     40.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      2742150     29.10%     69.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       476759      5.06%     74.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       315815      3.35%     77.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       597622      6.34%     83.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       247141      2.62%     86.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       181331      1.92%     88.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        84816      0.90%     89.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       997877     10.59%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      9421800                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       285083                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     127.561749                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     71.637358                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    699.417034                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-16383       285078    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-32767            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::344064-360447            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        285083                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       285083                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.334355                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.311933                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.899844                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           244318     85.70%     85.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             4801      1.68%     87.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            24022      8.43%     95.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             7723      2.71%     98.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             2677      0.94%     99.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              995      0.35%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              334      0.12%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              139      0.05%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               49      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               16      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        285083                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             2327404288                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                41042304                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               298025408                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              2368446592                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            328902592                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1421.49                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       182.02                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1446.56                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    200.88                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.53                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.11                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.42                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1637299897500                       # Total gap between requests
system.mem_ctrls.avgGap                      38848.21                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst    261779456                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    362857152                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       609792                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    158474240                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   1543683648                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    298025408                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 159884853.447457194328                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 221619234.207139998674                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 372437.570324203814                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 96789988.888956815004                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 942822777.619784235954                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 182022491.030383378267                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst      4090304                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      6188466                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         9528                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      2507544                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     24211136                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5139103                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst 139342385655                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 318832869473                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    405679346                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 179158673849                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 1602365636052                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 40181786981815                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     34066.51                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     51520.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     42577.60                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     71447.87                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     66183.00                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7818832.78                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    77.03                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          25542778800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          13576293720                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        115306151940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        12640543200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     129246499200.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     711794495040                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      29317274880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1037424036780                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        633.618820                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  69332733910                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  54672800000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 1513294375090                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          41728937460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          22179437280                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        144344881800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        11667154140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     129246499200.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     722158357590                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      20589811680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1091915079150                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        666.899859                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  45291945882                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  54672800000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1537335163118                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                165                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           83                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    15836714885.542170                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   76917111800.676498                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           79     95.18%     95.18% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.20%     96.39% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1.5e+11-2e+11            1      1.20%     97.59% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::3e+11-3.5e+11            1      1.20%     98.80% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::6e+11-6.5e+11            1      1.20%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        27000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 617944572500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             83                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   322852573500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1314447335500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1637299909000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     33420919                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        33420919                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     33420919                       # number of overall hits
system.cpu1.icache.overall_hits::total       33420919                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst       688577                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        688577                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst       688577                       # number of overall misses
system.cpu1.icache.overall_misses::total       688577                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst  10442810000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total  10442810000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst  10442810000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total  10442810000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     34109496                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     34109496                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     34109496                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     34109496                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.020187                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.020187                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.020187                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.020187                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 15165.783928                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 15165.783928                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 15165.783928                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 15165.783928                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          190                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           95                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks       675641                       # number of writebacks
system.cpu1.icache.writebacks::total           675641                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst        12904                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total        12904                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst        12904                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total        12904                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst       675673                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total       675673                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst       675673                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total       675673                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   9615110000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   9615110000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   9615110000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   9615110000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.019809                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.019809                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.019809                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.019809                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 14230.419152                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 14230.419152                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 14230.419152                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 14230.419152                       # average overall mshr miss latency
system.cpu1.icache.replacements                675641                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     33420919                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       33420919                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst       688577                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       688577                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst  10442810000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total  10442810000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     34109496                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     34109496                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.020187                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.020187                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 15165.783928                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 15165.783928                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst        12904                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total        12904                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst       675673                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total       675673                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   9615110000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   9615110000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.019809                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.019809                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 14230.419152                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 14230.419152                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1637299909000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.993163                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           33386036                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           675641                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            49.413869                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        348558000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.993163                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999786                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999786                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           11                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         68894665                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        68894665                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1637299909000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     43947054                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        43947054                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     43947054                       # number of overall hits
system.cpu1.dcache.overall_hits::total       43947054                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     12938063                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      12938063                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     12938063                       # number of overall misses
system.cpu1.dcache.overall_misses::total     12938063                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 1354058158967                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1354058158967                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 1354058158967                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1354058158967                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     56885117                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     56885117                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     56885117                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     56885117                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.227442                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.227442                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.227442                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.227442                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 104656.945863                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 104656.945863                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 104656.945863                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 104656.945863                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     10397722                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       253838                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           157717                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1766                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    65.926451                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   143.736127                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      3417441                       # number of writebacks
system.cpu1.dcache.writebacks::total          3417441                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     10297171                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     10297171                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     10297171                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     10297171                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      2640892                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2640892                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      2640892                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2640892                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 269709774213                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 269709774213                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 269709774213                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 269709774213                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.046425                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.046425                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.046425                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.046425                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 102128.286281                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 102128.286281                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 102128.286281                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 102128.286281                       # average overall mshr miss latency
system.cpu1.dcache.replacements               3417441                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     34062057                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       34062057                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      7038408                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      7038408                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 694538304000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 694538304000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     41100465                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     41100465                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.171249                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.171249                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 98678.323848                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 98678.323848                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      5510278                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      5510278                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1528130                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1528130                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 148345848000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 148345848000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.037180                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.037180                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 97076.719913                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 97076.719913                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      9884997                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       9884997                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      5899655                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      5899655                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 659519854967                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 659519854967                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     15784652                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     15784652                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.373759                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.373759                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 111789.563113                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 111789.563113                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      4786893                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      4786893                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      1112762                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1112762                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 121363926213                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 121363926213                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.070496                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.070496                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 109065.484095                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 109065.484095                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          337                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          337                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          146                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          146                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      6528000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6528000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          483                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          483                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.302277                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.302277                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 44712.328767                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 44712.328767                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          144                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          144                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data            2                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data         6000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total         6000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.004141                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.004141                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data         3000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total         3000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          345                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          345                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          114                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          114                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       513000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       513000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          459                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          459                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.248366                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.248366                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data         4500                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total         4500                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          114                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          114                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       399000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       399000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.248366                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.248366                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data         3500                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total         3500                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1322374                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1322374                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       777628                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       777628                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  79711874500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  79711874500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      2100002                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      2100002                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.370299                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.370299                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 102506.435596                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 102506.435596                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       777628                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       777628                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  78934246500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  78934246500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.370299                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.370299                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 101506.435596                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 101506.435596                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1637299909000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.674711                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           48687279                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          3418374                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.242818                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        348569500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.674711                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.927335                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.927335                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        121390527                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       121390527                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1637299909000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          61264146                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     19596140                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     60745349                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        46378578                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         43451987                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              21                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             382                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           285                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            667                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         13937902                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        13937899                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      29982449                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     31281698                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         2062                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         2062                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     87920292                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    125408738                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side      2026987                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     10253752                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             225609769                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3751265024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   5350644544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     86484096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    437386496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             9625780160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        94971879                       # Total snoops (count)
system.tol2bus.snoopTraffic                 329008704                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        170195935                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.112886                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.320658                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              151211214     88.85%     88.85% # Request fanout histogram
system.tol2bus.snoop_fanout::1               18756732     11.02%     99.87% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 227986      0.13%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      3      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          170195935                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       150443617513                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       62713583104                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       44342444402                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.7                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        5130117717                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy        1014765980                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.1                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            31528                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1853181619000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1004671                       # Simulator instruction rate (inst/s)
host_mem_usage                                 709744                       # Number of bytes of host memory used
host_op_rate                                  1007492                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1622.94                       # Real time elapsed on the host
host_tick_rate                              133018546                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1630524484                       # Number of instructions simulated
sim_ops                                    1635103374                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.215882                       # Number of seconds simulated
sim_ticks                                215881710000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            80.457998                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                4957146                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups             6161160                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect           768912                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted          7553354                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits            397496                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups         458072                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           60576                       # Number of indirect misses.
system.cpu0.branchPred.lookups                9407014                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted        33200                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        104205                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts           549610                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                   6297239                       # Number of branches committed
system.cpu0.commit.bw_lim_events               655580                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         698272                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts        8067482                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            27126365                       # Number of instructions committed
system.cpu0.commit.committedOps              27380981                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    113900998                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.240393                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.890810                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0     99685974     87.52%     87.52% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1      9403650      8.26%     95.78% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      1668952      1.47%     97.24% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      1528527      1.34%     98.58% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       409622      0.36%     98.94% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       222949      0.20%     99.14% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       224235      0.20%     99.34% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       101509      0.09%     99.42% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8       655580      0.58%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    113900998                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      3583                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls              830649                       # Number of function calls committed.
system.cpu0.commit.int_insts                 26559558                       # Number of committed integer instructions.
system.cpu0.commit.loads                      5424213                       # Number of loads committed
system.cpu0.commit.membars                     416142                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass       416937      1.52%      1.52% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        16597361     60.62%     62.14% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult         177913      0.65%     62.79% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv           74144      0.27%     63.06% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     63.06% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           530      0.00%     63.06% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt          1591      0.01%     63.07% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     63.07% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     63.07% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           265      0.00%     63.07% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          299      0.00%     63.07% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     63.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     63.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     63.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     63.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     63.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     63.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     63.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     63.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     63.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     63.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     63.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     63.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     63.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     63.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     63.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     63.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     63.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     63.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     63.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     63.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     63.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     63.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     63.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     63.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     63.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     63.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     63.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     63.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     63.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     63.07% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        5527834     20.19%     83.26% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       4583209     16.74%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          584      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite          298      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         27380981                       # Class of committed instruction
system.cpu0.commit.refs                      10111925                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   27126365                       # Number of Instructions Simulated
system.cpu0.committedOps                     27380981                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              8.129971                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        8.129971                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             62431910                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               221071                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved             4513742                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts              37597969                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                31185400                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 20715947                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles                570303                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts               505337                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles               485462                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                    9407014                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                  4492086                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                     76385869                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               275792                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles         1109                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                      42722233                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 512                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles         1113                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                1579542                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.042655                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          38210648                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches           5354642                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.193719                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         115389022                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.375476                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.860251                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                87063933     75.45%     75.45% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                20982851     18.18%     93.64% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                 3277664      2.84%     96.48% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 1932557      1.67%     98.15% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 1462624      1.27%     99.42% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  327360      0.28%     99.70% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  100393      0.09%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   32816      0.03%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                  208824      0.18%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           115389022                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     3101                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    2240                       # number of floating regfile writes
system.cpu0.idleCycles                      105147544                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts              597216                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                 7056605                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.149143                       # Inst execution rate
system.cpu0.iew.exec_refs                    12838852                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   4972465                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles                2060110                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts              8139197                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            392335                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           170707                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             5219756                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           35369635                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts              7866387                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           400845                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             32891532                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                 14666                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              6679454                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles                570303                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              6682496                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       177438                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           86153                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses         1066                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          744                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads          108                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      2714984                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       532055                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           744                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       236658                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect        360558                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 17786098                       # num instructions consuming a value
system.cpu0.iew.wb_count                     31752283                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.756425                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 13453841                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.143977                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      31825174                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads                42823391                       # number of integer regfile reads
system.cpu0.int_regfile_writes               20229799                       # number of integer regfile writes
system.cpu0.ipc                              0.123002                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.123002                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           437312      1.31%      1.31% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             19491107     58.55%     59.86% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult              247004      0.74%     60.60% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                74216      0.22%     60.82% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 19      0.00%     60.82% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                530      0.00%     60.83% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt               1591      0.00%     60.83% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     60.83% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              9      0.00%     60.83% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                265      0.00%     60.83% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               299      0.00%     60.83% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     60.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     60.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     60.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     60.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     60.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     60.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     60.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     60.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     60.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     60.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     60.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     60.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     60.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     60.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     60.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     60.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     60.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     60.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     60.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     60.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     60.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     60.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     60.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     60.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     60.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     60.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     60.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     60.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     60.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     60.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     60.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     60.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     60.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     60.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     60.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     60.83% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead             8134608     24.43%     85.27% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            4904474     14.73%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            620      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite           322      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              33292376                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   3689                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               7346                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         3612                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              3707                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     176265                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.005294                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                  21476     12.18%     12.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                   111      0.06%     12.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                    134      0.08%     12.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     12.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     12.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     12.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     12.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     12.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     12.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     12.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     12.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     12.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     12.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     12.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     12.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     12.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     12.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     12.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     12.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     12.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     12.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     12.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     12.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     12.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     12.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     12.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     12.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     12.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     12.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     12.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     12.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     12.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     12.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     12.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     12.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     12.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     12.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     12.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     12.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     12.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     12.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     12.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     12.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     12.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     12.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                116911     66.33%     78.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                37599     21.33%     99.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               31      0.02%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              33027640                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         182207483                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     31748671                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes         43355337                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  34388075                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 33292376                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             981560                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined        7988738                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            64789                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        283288                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined      4239413                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    115389022                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.288523                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.706846                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           92894672     80.51%     80.51% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           15753217     13.65%     94.16% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2            4072069      3.53%     97.69% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            1765972      1.53%     99.22% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4             604681      0.52%     99.74% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             166800      0.14%     99.89% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6              90930      0.08%     99.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7              26647      0.02%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              14034      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      115389022                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.150961                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads           655804                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          175469                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads             8139197                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            5219756                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                  24206                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  2701                       # number of misc regfile writes
system.cpu0.numCycles                       220536566                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                   211226877                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles                8912520                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             16704602                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                154130                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                31952270                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               5229077                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                12289                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups             46952255                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts              36123383                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           23380694                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 20378972                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               7283872                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles                570303                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             12771963                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                 6676160                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             3110                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups        46949145                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles      40802994                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts            285598                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  2419504                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts        290962                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   148517445                       # The number of ROB reads
system.cpu0.rob.rob_writes                   72390131                       # The number of ROB writes
system.cpu0.timesIdled                        1249925                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                20152                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            73.262356                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                5283021                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             7211099                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           615612                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          7498198                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            848556                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         958537                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          109981                       # Number of indirect misses.
system.cpu1.branchPred.lookups                9719024                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted       109980                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                         74074                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           442491                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   8524380                       # Number of branches committed
system.cpu1.commit.bw_lim_events               814626                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         416759                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        2307368                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            37211954                       # Number of instructions committed
system.cpu1.commit.committedOps              37332450                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples     94201544                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.396304                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.087199                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     74585470     79.18%     79.18% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     12428778     13.19%     92.37% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      3111957      3.30%     95.67% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1920488      2.04%     97.71% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       719983      0.76%     98.48% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       298613      0.32%     98.79% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       223114      0.24%     99.03% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        98515      0.10%     99.14% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       814626      0.86%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     94201544                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                     78906                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1499073                       # Number of function calls committed.
system.cpu1.commit.int_insts                 36756166                       # Number of committed integer instructions.
system.cpu1.commit.loads                      6562511                       # Number of loads committed
system.cpu1.commit.membars                     193570                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       211768      0.57%      0.57% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        24129210     64.63%     65.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult         214219      0.57%     65.77% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv           69712      0.19%     65.96% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     65.96% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp         12132      0.03%     65.99% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt         36396      0.10%     66.09% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     66.09% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     66.09% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv          6066      0.02%     66.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc         6066      0.02%     66.12% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     66.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     66.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     66.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     66.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     66.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     66.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     66.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     66.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     66.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     66.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     66.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     66.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     66.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     66.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     66.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     66.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     66.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     66.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     66.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     66.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     66.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     66.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     66.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     66.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     66.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     66.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     66.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     66.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     66.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     66.12% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        6624421     17.74%     83.87% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       6004214     16.08%     99.95% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead        12164      0.03%     99.98% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite         6082      0.02%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         37332450                       # Class of committed instruction
system.cpu1.commit.refs                      12646881                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   37211954                       # Number of Instructions Simulated
system.cpu1.committedOps                     37332450                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              7.829936                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        7.829936                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             16414980                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               175079                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             5153016                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              40792751                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                52779984                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 24978645                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                486373                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               259115                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles               191449                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    9719024                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  5617548                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                     38636271                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               317821                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles         8170                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      42520118                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                 790                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles          384                       # Number of stall cycles due to pending traps
system.cpu1.fetch.SquashCycles                1319104                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.033357                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          55546264                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           6131577                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.145933                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples          94851431                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.450628                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.912650                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                66173110     69.77%     69.77% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                21514402     22.68%     92.45% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 3738948      3.94%     96.39% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 1644296      1.73%     98.12% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1023484      1.08%     99.20% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  305802      0.32%     99.52% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  167486      0.18%     99.70% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   81547      0.09%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                  202356      0.21%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            94851431                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                    66752                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                   48561                       # number of floating regfile writes
system.cpu1.idleCycles                      196515787                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              466223                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 8810555                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.134198                       # Inst execution rate
system.cpu1.iew.exec_refs                    13479907                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   6191649                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles                 390922                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts              7219950                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            257465                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           233050                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             6278830                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           39633838                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts              7288258                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           336498                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             39100870                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                  1901                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              1015489                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                486373                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              1017871                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        72509                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          354140                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         1863                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          645                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads           69                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads       657439                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       194460                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           645                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       203069                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        263154                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 16166631                       # num instructions consuming a value
system.cpu1.iew.wb_count                     38615517                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.789926                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 12770445                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.132532                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      38676251                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                51164016                       # number of integer regfile reads
system.cpu1.int_regfile_writes               24444366                       # number of integer regfile writes
system.cpu1.ipc                              0.127715                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.127715                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           255186      0.65%      0.65% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             25228692     63.97%     64.62% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult              219980      0.56%     65.18% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                69888      0.18%     65.35% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  1      0.00%     65.35% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp              12132      0.03%     65.38% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt              36396      0.09%     65.48% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     65.48% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              1      0.00%     65.48% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv               6066      0.02%     65.49% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc              6066      0.02%     65.51% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     65.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     65.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     65.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     65.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     65.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     65.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     65.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     65.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     65.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     65.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     65.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     65.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     65.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     65.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     65.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     65.51% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             7446549     18.88%     84.39% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            6138152     15.56%     99.95% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead          12172      0.03%     99.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite          6087      0.02%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              39437368                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                  78921                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads             157842                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses        78907                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes             78936                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     258789                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.006562                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                  10864      4.20%      4.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                  2320      0.90%      5.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                   3268      1.26%      6.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%      6.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      6.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%      6.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%      6.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%      6.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%      6.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%      6.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%      6.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%      6.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%      6.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%      6.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%      6.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%      6.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%      6.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%      6.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%      6.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%      6.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%      6.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%      6.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%      6.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%      6.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%      6.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%      6.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%      6.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%      6.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%      6.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%      6.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%      6.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%      6.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%      6.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%      6.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%      6.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%      6.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%      6.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%      6.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%      6.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%      6.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%      6.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%      6.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%      6.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%      6.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%      6.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%      6.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                161050     62.23%     68.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                81287     31.41%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              39362050                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         173853166                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     38536610                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         41856921                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  39168047                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 39437368                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             465791                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        2301388                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            26052                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved         49032                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined       928016                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples     94851431                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.415780                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.818275                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           67949983     71.64%     71.64% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           19288397     20.34%     91.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            4537003      4.78%     96.76% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            1872659      1.97%     98.73% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             771145      0.81%     99.54% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             283814      0.30%     99.84% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6              97637      0.10%     99.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              38828      0.04%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              11965      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       94851431                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.135353                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           243930                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores           90498                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads             7219950                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            6278830                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                 134327                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                 60660                       # number of misc regfile writes
system.cpu1.numCycles                       291367218                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   140318524                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles                1470245                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             23452474                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                 21602                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                53301118                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                684217                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 1469                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             52200598                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              40217349                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           25464362                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 24640638                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               7162691                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                486373                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              7965605                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 2011888                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups            66752                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        52133846                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles       6987452                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts            161519                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                   854724                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts        161674                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   132623931                       # The number of ROB reads
system.cpu1.rob.rob_writes                   79929768                       # The number of ROB writes
system.cpu1.timesIdled                        2310869                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          9085929                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              2155434                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            11989951                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  1                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                774161                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      8949931                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      17341627                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       718814                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       561276                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      5910976                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      5118317                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     11840880                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        5679593                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 215881710000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            8459464                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1114339                       # Transaction distribution
system.membus.trans_dist::WritebackClean            3                       # Transaction distribution
system.membus.trans_dist::CleanEvict          7287912                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            97989                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          48235                       # Transaction distribution
system.membus.trans_dist::ReadExReq            331896                       # Transaction distribution
system.membus.trans_dist::ReadExResp           328561                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       8459461                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          1736                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     26129596                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               26129596                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    633751488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               633751488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           122752                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           8939317                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 8939317    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             8939317                       # Request fanout histogram
system.membus.respLayer1.occupancy        45658139518                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             21.1                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         23520037523                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              10.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   215881710000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 215881710000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 215881710000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 215881710000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 215881710000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   215881710000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 215881710000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 215881710000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 215881710000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 215881710000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions              13198                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples         6599                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    16004961.054705                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   4623823.125499                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10         6599    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        13500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     76246000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total           6599                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   110264972000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED 105616738000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 215881710000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst      3187806                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         3187806                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      3187806                       # number of overall hits
system.cpu0.icache.overall_hits::total        3187806                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst      1304276                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       1304276                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst      1304276                       # number of overall misses
system.cpu0.icache.overall_misses::total      1304276                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst  84024725981                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  84024725981                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst  84024725981                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  84024725981                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      4492082                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      4492082                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      4492082                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      4492082                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.290350                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.290350                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.290350                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.290350                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 64422.504118                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 64422.504118                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 64422.504118                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 64422.504118                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        32297                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              561                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    57.570410                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks      1206917                       # number of writebacks
system.cpu0.icache.writebacks::total          1206917                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        97230                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        97230                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        97230                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        97230                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst      1207046                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total      1207046                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst      1207046                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total      1207046                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst  76950882483                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  76950882483                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst  76950882483                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  76950882483                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.268705                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.268705                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.268705                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.268705                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 63751.408383                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 63751.408383                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 63751.408383                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 63751.408383                       # average overall mshr miss latency
system.cpu0.icache.replacements               1206917                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      3187806                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        3187806                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst      1304276                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      1304276                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst  84024725981                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  84024725981                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      4492082                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      4492082                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.290350                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.290350                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 64422.504118                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 64422.504118                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        97230                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        97230                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst      1207046                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total      1207046                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst  76950882483                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  76950882483                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.268705                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.268705                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 63751.408383                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 63751.408383                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 215881710000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.997211                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            4395062                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          1207078                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             3.641075                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.997211                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999913                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999913                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         10191210                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        10191210                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 215881710000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      7375371                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         7375371                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      7375371                       # number of overall hits
system.cpu0.dcache.overall_hits::total        7375371                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      4054689                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       4054689                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      4054689                       # number of overall misses
system.cpu0.dcache.overall_misses::total      4054689                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 290503922112                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 290503922112                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 290503922112                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 290503922112                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     11430060                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     11430060                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     11430060                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     11430060                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.354739                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.354739                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.354739                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.354739                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 71646.412860                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 71646.412860                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 71646.412860                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 71646.412860                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     16845213                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets         1063                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           238088                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             12                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    70.752045                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    88.583333                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1362223                       # number of writebacks
system.cpu0.dcache.writebacks::total          1362223                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      2577155                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      2577155                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      2577155                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      2577155                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      1477534                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1477534                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      1477534                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1477534                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 113002213189                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 113002213189                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 113002213189                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 113002213189                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.129267                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.129267                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.129267                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.129267                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 76480.279431                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 76480.279431                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 76480.279431                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 76480.279431                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1362222                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      5099868                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        5099868                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      1903662                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      1903662                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 146085928500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 146085928500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      7003530                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      7003530                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.271815                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.271815                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 76739.425644                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 76739.425644                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data       859276                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       859276                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      1044386                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1044386                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  82768767500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  82768767500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.149123                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.149123                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 79251.126978                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 79251.126978                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      2275503                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       2275503                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      2151027                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      2151027                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 144417993612                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 144417993612                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      4426530                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4426530                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.485940                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.485940                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 67139.089194                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 67139.089194                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1717879                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1717879                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       433148                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       433148                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  30233445689                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  30233445689                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.097853                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.097853                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 69799.342693                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 69799.342693                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       151796                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       151796                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data        20971                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        20971                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data    945890500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    945890500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       172767                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       172767                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.121383                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.121383                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 45104.692194                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 45104.692194                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data        17541                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total        17541                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data         3430                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         3430                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data     40614000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total     40614000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.019853                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.019853                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 11840.816327                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11840.816327                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       135797                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       135797                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data        20959                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total        20959                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data    108002000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total    108002000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       156756                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       156756                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.133705                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.133705                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  5153.013025                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  5153.013025                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data        20872                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total        20872                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     87141000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     87141000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.133150                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.133150                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  4175.019164                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  4175.019164                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       215500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       215500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       204500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       204500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data        74794                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total          74794                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data        29411                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total        29411                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data    458750997                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total    458750997                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       104205                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       104205                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.282242                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.282242                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 15597.939444                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 15597.939444                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            2                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            2                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data        29409                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total        29409                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data    429261997                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total    429261997                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.282223                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.282223                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 14596.279948                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 14596.279948                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 215881710000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.589750                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            9288197                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1452602                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             6.394179                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.589750                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.987180                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.987180                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         25180146                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        25180146                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 215881710000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst              434248                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              246690                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst              818347                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              209474                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1708759                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst             434248                       # number of overall hits
system.l2.overall_hits::.cpu0.data             246690                       # number of overall hits
system.l2.overall_hits::.cpu1.inst             818347                       # number of overall hits
system.l2.overall_hits::.cpu1.data             209474                       # number of overall hits
system.l2.overall_hits::total                 1708759                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            772757                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1106573                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst           1360068                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            775765                       # number of demand (read+write) misses
system.l2.demand_misses::total                4015163                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           772757                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1106573                       # number of overall misses
system.l2.overall_misses::.cpu1.inst          1360068                       # number of overall misses
system.l2.overall_misses::.cpu1.data           775765                       # number of overall misses
system.l2.overall_misses::total               4015163                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  70171967485                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 107361200935                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst 122342515991                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  71337640454                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     371213324865                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  70171967485                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 107361200935                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst 122342515991                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  71337640454                       # number of overall miss cycles
system.l2.overall_miss_latency::total    371213324865                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst         1207005                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         1353263                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst         2178415                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          985239                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              5723922                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst        1207005                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        1353263                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst        2178415                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         985239                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             5723922                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.640227                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.817707                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.624338                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.787388                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.701471                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.640227                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.817707                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.624338                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.787388                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.701471                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 90807.288041                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 97021.345121                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 89953.234685                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 91957.797083                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 92452.865516                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 90807.288041                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 97021.345121                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 89953.234685                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 91957.797083                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 92452.865516                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs              16055                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                       415                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      38.686747                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   4396944                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             1114338                       # number of writebacks
system.l2.writebacks::total                   1114338                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst          10670                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         146666                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst          22846                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         184790                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              364972                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst         10670                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        146666                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst         22846                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        184790                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             364972                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       762087                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       959907                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst      1337222                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       590975                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           3650191                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       762087                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       959907                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst      1337222                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       590975                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      6625115                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         10275306                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  62052131506                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  85210234514                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst 107649261006                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  50707722977                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 305619350003                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  62052131506                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  85210234514                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst 107649261006                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  50707722977                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 410268519984                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 715887869987                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.631387                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.709328                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.613851                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.599829                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.637708                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.631387                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.709328                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.613851                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.599829                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.795151                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 81423.947011                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 88769.260474                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 80502.161201                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 85803.499263                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 83726.947440                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 81423.947011                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 88769.260474                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 80502.161201                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 85803.499263                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 61926.248825                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69670.710535                       # average overall mshr miss latency
system.l2.replacements                       12510818                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1238156                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1238156                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1238156                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1238156                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      4003648                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          4003648                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            3                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              3                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks      4003651                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      4003651                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000001                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000001                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            3                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            3                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000001                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000001                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      6625115                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        6625115                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 410268519984                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 410268519984                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 61926.248825                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 61926.248825                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data             784                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             339                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 1123                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data         15613                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data          4656                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              20269                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data     21948000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data      5341500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     27289500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data        16397                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data         4995                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            21392                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.952186                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.932132                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.947504                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  1405.751617                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  1147.229381                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1346.366372                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            9                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data            3                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total              12                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data        15604                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data         4653                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         20257                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data    314016000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     93195998                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    407211998                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.951637                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.931532                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.946943                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20124.070751                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20029.228025                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20102.285531                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           194                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           321                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                515                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          770                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data         5571                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             6341                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      1241000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data     11327500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     12568500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          964                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data         5892                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           6856                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.798755                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.945519                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.924883                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  1611.688312                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  2033.297433                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  1982.100615                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            8                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             8                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          762                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data         5571                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         6333                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data     15550464                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data    111347998                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total    126898462                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.790456                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.945519                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.923716                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20407.433071                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19987.075570                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20037.653877                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            95558                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           118639                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                214197                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         297073                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         287316                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              584389                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  28170739453                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  26142132964                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   54312872417                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       392631                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       405955                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            798586                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.756621                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.707753                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.731780                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 94827.666779                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 90987.390065                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 92939.587188                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       123609                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data       137264                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           260873                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       173464                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       150052                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         323516                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  15363888470                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  12811413480                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  28175301950                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.441799                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.369627                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.405111                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 88571.049151                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 85379.824861                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 87090.907250                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst        434248                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst        818347                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1252595                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       772757                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst      1360068                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          2132825                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  70171967485                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst 122342515991                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 192514483476                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst      1207005                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst      2178415                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        3385420                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.640227                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.624338                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.630003                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 90807.288041                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 89953.234685                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 90262.672032                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst        10670                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst        22846                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total         33516                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       762087                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst      1337222                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      2099309                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  62052131506                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst 107649261006                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 169701392512                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.631387                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.613851                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.620103                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 81423.947011                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 80502.161201                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 80836.786062                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       151132                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        90835                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            241967                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       809500                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       488449                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1297949                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  79190461482                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  45195507490                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 124385968972                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       960632                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       579284                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1539916                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.842674                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.843194                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.842870                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 97826.388489                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 92528.610950                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 95832.709122                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        23057                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        47526                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        70583                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       786443                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       440923                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1227366                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  69846346044                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  37896309497                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 107742655541                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.818672                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.761152                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.797034                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 88812.979509                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 85947.681334                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 87783.640366                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          621                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data          115                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               736                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         1600                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          273                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            1873                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      6558747                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      5166498                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     11725245                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         2221                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          388                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          2609                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.720396                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.703608                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.717900                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data  4099.216875                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 18924.901099                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total  6260.141484                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           92                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           60                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          152                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data         1508                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data          213                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         1721                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     29212983                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      4182240                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     33395223                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.678973                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.548969                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.659640                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19372.004642                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19634.929577                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19404.545613                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 215881710000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 215881710000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999464                       # Cycle average of tags in use
system.l2.tags.total_refs                    15742677                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  12511755                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.258231                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      14.631057                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        1.479631                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        0.586853                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        1.555060                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.310208                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    45.436656                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.228610                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.023119                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.009170                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.024298                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.004847                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.709948                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999992                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            41                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            23                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           23                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           17                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.640625                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.359375                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 100485371                       # Number of tag accesses
system.l2.tags.data_accesses                100485371                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 215881710000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst      48776704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      61573120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst      85598720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      38188992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    328296000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          562433536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     48776704                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst     85598720                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     134375424                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     71317696                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        71317696                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         762136                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         962080                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst        1337480                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         596703                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      5129625                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             8788024                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1114339                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1114339                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        225941809                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        285216937                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst        396507513                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        176897765                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   1520721695                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2605285719                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    225941809                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst    396507513                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        622449322                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      330355434                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            330355434                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      330355434                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       225941809                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       285216937                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst       396507513                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       176897765                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   1520721695                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2935641153                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1042818.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    762132.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    853299.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples   1337479.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    489242.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   4973878.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000292790250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        64330                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        64330                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            14750529                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             985075                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     8788022                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1114342                       # Number of write requests accepted
system.mem_ctrls.readBursts                   8788022                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1114342                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 371992                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 71524                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            120818                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            108861                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            952895                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            329787                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            569016                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1813270                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            477648                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            719954                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            231024                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            476369                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           242209                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           947880                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           595730                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           406476                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           261837                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           162256                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             47515                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             42145                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             48974                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             43865                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             75659                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             75110                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             48058                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             49156                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             61655                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             66506                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            54974                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           164275                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           135536                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            38579                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            47567                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            43246                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.98                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.04                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 247948378339                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                42080150000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            405748940839                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     29461.44                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                48211.44                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        56                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  6742261                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  831421                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 80.11                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                79.73                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               8788022                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1114342                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1971973                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1761059                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1189889                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  887666                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  664188                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  504466                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  373336                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  273445                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  199462                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  148447                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 118752                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 110764                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  69070                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  46996                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  34880                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  26211                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  19879                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  14721                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    773                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     53                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   4159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  28319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  35494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  37895                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  39000                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  39558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  40338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  41442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  43084                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  45629                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  48304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  47781                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  48373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  49174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  49951                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  50866                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  52013                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  11202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  10810                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  10866                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  11267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  11779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  12200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  12680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  13489                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  14324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  15185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  15884                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  16048                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  16295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  16585                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  16334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  16047                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  16231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  15927                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  15572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  15150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  14449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  14220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  13183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   4666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   2180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    876                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    594                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     96                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1885164                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    321.120836                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   202.106584                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   319.212935                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       503053     26.68%     26.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       586109     31.09%     57.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       239632     12.71%     70.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       126857      6.73%     77.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        81203      4.31%     81.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        57792      3.07%     84.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        43462      2.31%     86.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        33375      1.77%     88.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       213681     11.33%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1885164                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        64330                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     130.825525                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     61.577728                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    148.687149                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          26109     40.59%     40.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63          4430      6.89%     47.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95          5869      9.12%     56.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127         4982      7.74%     64.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159         3899      6.06%     70.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191         2958      4.60%     75.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223         2284      3.55%     78.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255         1944      3.02%     81.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287         1608      2.50%     84.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319         1561      2.43%     86.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351         1563      2.43%     88.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383         1433      2.23%     91.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415         1399      2.17%     93.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447         1113      1.73%     95.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479          866      1.35%     96.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511          670      1.04%     97.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543          481      0.75%     98.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575          334      0.52%     98.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-607          234      0.36%     99.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::608-639          150      0.23%     99.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671          125      0.19%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::672-703           94      0.15%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-735           56      0.09%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::736-767           47      0.07%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-799           46      0.07%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::800-831           29      0.05%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-863           22      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::864-895           12      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-927            4      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::928-959            7      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-991            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         64330                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        64330                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.210477                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.197796                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.670010                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            57654     89.62%     89.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1515      2.36%     91.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3853      5.99%     97.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1007      1.57%     99.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              234      0.36%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               48      0.07%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               13      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                5      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         64330                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              538625920                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                23807488                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                66740480                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               562433408                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             71317888                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2495.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       309.15                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2605.29                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    330.36                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        21.91                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    19.49                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.42                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  215881644500                       # Total gap between requests
system.mem_ctrls.avgGap                      21801.02                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst     48776448                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     54611136                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst     85598656                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     31311488                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    318328192                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     66740480                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 225940622.760492295027                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 252967868.375695198774                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 396507216.845743894577                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 145040022.149166792631                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 1474549150.087795734406                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 309153007.913454055786                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       762136                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       962080                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst      1337480                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       596703                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      5129623                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1114342                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst  30408270558                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  46270494764                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst  52260499895                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  26919753143                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 249889922479                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 5427640845627                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     39898.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     48094.23                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     39073.86                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     45114.16                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     48715.07                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4870713.70                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    80.07                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           6001241400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3189731655                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         23731803480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         3196404360                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     17041508640.000006                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      96163774320                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1918556160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       151243020015.000031                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        700.582833                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   4172506401                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   7208760000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 204500443599                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           7458858120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3964465725                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         36358657860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         2247116040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     17041508640.000006                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      97396977300                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        880069440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       165347653125.000031                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        765.917840                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1449716848                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   7208760000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 207223233152                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions              24704                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples        12353                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    5683176.394398                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   11768359.375141                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10        12353    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        15000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    633732000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total          12353                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   145677432000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  70204278000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 215881710000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      3344093                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         3344093                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      3344093                       # number of overall hits
system.cpu1.icache.overall_hits::total        3344093                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst      2273452                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total       2273452                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst      2273452                       # number of overall misses
system.cpu1.icache.overall_misses::total      2273452                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst 142356019486                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total 142356019486                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst 142356019486                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total 142356019486                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      5617545                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      5617545                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      5617545                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      5617545                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.404706                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.404706                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.404706                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.404706                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 62616.681366                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 62616.681366                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 62616.681366                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 62616.681366                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs       604653                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs             5106                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs   118.420094                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks      2178397                       # number of writebacks
system.cpu1.icache.writebacks::total          2178397                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst        95018                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total        95018                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst        95018                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total        95018                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst      2178434                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total      2178434                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst      2178434                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total      2178434                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst 134726506986                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total 134726506986                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst 134726506986                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total 134726506986                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.387791                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.387791                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.387791                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.387791                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 61845.576678                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 61845.576678                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 61845.576678                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 61845.576678                       # average overall mshr miss latency
system.cpu1.icache.replacements               2178397                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      3344093                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        3344093                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst      2273452                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total      2273452                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst 142356019486                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total 142356019486                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      5617545                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      5617545                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.404706                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.404706                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 62616.681366                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 62616.681366                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst        95018                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total        95018                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst      2178434                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total      2178434                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst 134726506986                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total 134726506986                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.387791                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.387791                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 61845.576678                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 61845.576678                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 215881710000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.999196                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            6233083                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs          2178466                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs             2.861226                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.999196                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999975                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999975                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           32                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         13413524                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        13413524                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 215881710000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      8865901                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         8865901                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      8865901                       # number of overall hits
system.cpu1.dcache.overall_hits::total        8865901                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      3620887                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       3620887                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      3620887                       # number of overall misses
system.cpu1.dcache.overall_misses::total      3620887                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 233007846657                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 233007846657                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 233007846657                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 233007846657                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     12486788                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     12486788                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     12486788                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     12486788                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.289977                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.289977                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.289977                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.289977                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 64351.040686                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 64351.040686                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 64351.040686                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 64351.040686                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      8652514                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets         2021                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           115510                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             53                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    74.907056                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    38.132075                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1009549                       # number of writebacks
system.cpu1.dcache.writebacks::total          1009549                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      2512372                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      2512372                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      2512372                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      2512372                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1108515                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1108515                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1108515                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1108515                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  76295827385                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  76295827385                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  76295827385                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  76295827385                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.088775                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.088775                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.088775                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.088775                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 68827.059070                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 68827.059070                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 68827.059070                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 68827.059070                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1009549                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      5306137                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        5306137                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1257936                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1257936                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data  81664542000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  81664542000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      6564073                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      6564073                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.191640                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.191640                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 64919.472851                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 64919.472851                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data       592221                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       592221                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       665715                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       665715                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  47528975000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  47528975000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.101418                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.101418                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 71395.379404                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 71395.379404                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      3559764                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3559764                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      2362951                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      2362951                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 151343304657                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 151343304657                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      5922715                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      5922715                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.398964                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.398964                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 64048.431244                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 64048.431244                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1920151                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1920151                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       442800                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       442800                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  28766852385                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  28766852385                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.074763                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.074763                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 64965.791294                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 64965.791294                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        80630                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        80630                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data        25377                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total        25377                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data    821655500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    821655500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data       106007                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       106007                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.239390                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.239390                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 32377.960358                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 32377.960358                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data        22007                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total        22007                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data         3370                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         3370                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     58362000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     58362000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.031790                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.031790                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 17318.100890                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 17318.100890                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        58126                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        58126                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data        27964                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total        27964                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data    273749000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total    273749000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        86090                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        86090                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.324823                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.324823                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  9789.336290                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  9789.336290                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data        27964                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total        27964                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data    245856000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total    245856000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.324823                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.324823                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  8791.875268                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  8791.875268                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       537500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       537500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       466500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       466500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data        47267                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total          47267                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data        26807                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total        26807                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data    135375500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total    135375500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data        74074                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total        74074                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.361895                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.361895                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data  5050.005596                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total  5050.005596                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            2                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            2                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data        26805                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total        26805                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data    108524500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total    108524500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.361868                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.361868                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data  4048.666294                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total  4048.666294                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 215881710000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.493946                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           10233808                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1097803                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             9.322081                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.493946                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.984186                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.984186                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         26603690                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        26603690                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 215881710000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           5102366                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2352494                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      4518926                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        11396480                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          9694864                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              48                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           98911                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         48754                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         147665                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           82                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           82                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           830763                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          830766                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       3385479                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1716886                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         2609                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         2609                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      3620968                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      4266444                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side      6535246                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3172739                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              17595397                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side    154491072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    173793408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side    278835968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    127667136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              734787584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        22534435                       # Total snoops (count)
system.tol2bus.snoopTraffic                  84715136                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         28289347                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.251380                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.477357                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               21739263     76.85%     76.85% # Request fanout histogram
system.tol2bus.snoop_fanout::1                5988804     21.17%     98.02% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 561280      1.98%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           28289347                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        11677868563                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2217975105                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1812581966                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.8                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1682440199                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.8                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy        3268691415                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             1.5                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            72035                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
