Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Wed Mar 27 16:52:28 2024
| Host         : thisguy running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file master_timing_summary_routed.rpt -pb master_timing_summary_routed.pb -rpx master_timing_summary_routed.rpx -warn_on_violation
| Design       : master
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     77          
TIMING-18  Warning           Missing input or output delay   6           
TIMING-20  Warning           Non-clocked latch               12          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (101)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (193)
5. checking no_input_delay (3)
6. checking no_output_delay (21)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (101)
--------------------------
 There are 12 register/latch pins with no clock driven by root clock pin: movement/atan/cordic/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[11].pipe_reg[11][0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: movement/atan/present_state_reg/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: screen/clk25/clk25mhz_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: screen/clk25/clk50mhz_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (193)
--------------------------------------------------
 There are 193 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (21)
--------------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.273       -0.968                      7                 9163        0.075        0.000                      0                 9163        4.020        0.000                       0                  3568  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                -0.273       -0.968                      7                 9163        0.075        0.000                      0                 9163        4.020        0.000                       0                  3568  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            7  Failing Endpoints,  Worst Slack       -0.273ns,  Total Violation       -0.968ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.075ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.273ns  (required time - arrival time)
  Source:                 screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screen/outMaster/r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.856ns  (logic 4.057ns (41.164%)  route 5.799ns (58.836%))
  Logic Levels:           8  (LUT3=1 LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.457ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.776ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=3567, routed)        2.013     5.776    screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/clka
    RAMB36_X4Y27         RAMB36E1                                     r  screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y27         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     8.230 f  screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[1]
                         net (fo=1, routed)           1.846    10.075    screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/ramloop[56].ram.ram_doutb[1]
    SLICE_X83Y111        LUT6 (Prop_lut6_I1_O)        0.124    10.199 f  screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_21/O
                         net (fo=1, routed)           0.000    10.199    screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_21_n_0
    SLICE_X83Y111        MUXF7 (Prop_muxf7_I0_O)      0.238    10.437 f  screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_9/O
                         net (fo=1, routed)           1.246    11.683    screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_9_n_0
    SLICE_X65Y96         LUT6 (Prop_lut6_I3_O)        0.298    11.981 f  screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    11.981    screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_2_n_0
    SLICE_X65Y96         MUXF7 (Prop_muxf7_I1_O)      0.245    12.226 f  screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0/O
                         net (fo=5, routed)           1.031    13.257    screen/outMaster/doutb[4]
    SLICE_X66Y94         LUT5 (Prop_lut5_I4_O)        0.298    13.555 r  screen/outMaster/g[1]_i_11_comp_1/O
                         net (fo=1, routed)           0.573    14.129    screen/outMaster/g[1]_i_11_n_0_repN_1
    SLICE_X65Y93         LUT6 (Prop_lut6_I5_O)        0.124    14.253 r  screen/outMaster/r[0]_i_4_comp_1/O
                         net (fo=1, routed)           0.313    14.566    screen/outMaster/r[0]_i_4_n_0
    SLICE_X62Y93         LUT6 (Prop_lut6_I1_O)        0.124    14.690 f  screen/outMaster/r[0]_i_3/O
                         net (fo=1, routed)           0.789    15.480    screen/outMaster/r[0]_i_3_n_0
    SLICE_X61Y93         LUT3 (Prop_lut3_I1_O)        0.152    15.632 r  screen/outMaster/r[0]_i_1/O
                         net (fo=1, routed)           0.000    15.632    screen/outMaster/r[0]_i_1_n_0
    SLICE_X61Y93         FDRE                                         r  screen/outMaster/r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=3567, routed)        1.543    15.025    screen/outMaster/clk_IBUF_BUFG
    SLICE_X61Y93         FDRE                                         r  screen/outMaster/r_reg[0]/C
                         clock pessimism              0.294    15.319    
                         clock uncertainty           -0.035    15.284    
    SLICE_X61Y93         FDRE (Setup_fdre_C_D)        0.075    15.359    screen/outMaster/r_reg[0]
  -------------------------------------------------------------------
                         required time                         15.359    
                         arrival time                         -15.632    
  -------------------------------------------------------------------
                         slack                                 -0.273    

Slack (VIOLATED) :        -0.149ns  (required time - arrival time)
  Source:                 screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screen/outMaster/b_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.689ns  (logic 4.126ns (42.586%)  route 5.563ns (57.414%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT4=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.776ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=3567, routed)        2.013     5.776    screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/clka
    RAMB36_X4Y27         RAMB36E1                                     r  screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y27         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     8.230 r  screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[0]
                         net (fo=1, routed)           1.888    10.117    screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/ramloop[56].ram.ram_doutb[0]
    SLICE_X84Y116        LUT6 (Prop_lut6_I1_O)        0.124    10.241 r  screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_21/O
                         net (fo=1, routed)           0.000    10.241    screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_21_n_0
    SLICE_X84Y116        MUXF7 (Prop_muxf7_I0_O)      0.238    10.479 r  screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_9/O
                         net (fo=1, routed)           1.301    11.781    screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_9_n_0
    SLICE_X67Y94         LUT6 (Prop_lut6_I3_O)        0.298    12.079 r  screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    12.079    screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_2_n_0
    SLICE_X67Y94         MUXF7 (Prop_muxf7_I1_O)      0.217    12.296 r  screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0/O
                         net (fo=4, routed)           0.642    12.938    screen/outMaster/doutb[3]
    SLICE_X66Y95         LUT4 (Prop_lut4_I0_O)        0.299    13.237 f  screen/outMaster/g[1]_i_10/O
                         net (fo=4, routed)           0.565    13.802    screen/outMaster/g[1]_i_10_n_0
    SLICE_X67Y93         LUT6 (Prop_lut6_I4_O)        0.124    13.926 r  screen/outMaster/g[1]_i_6/O
                         net (fo=8, routed)           0.366    14.292    screen/outMaster/g[1]_i_6_n_0
    SLICE_X66Y94         LUT2 (Prop_lut2_I1_O)        0.124    14.416 r  screen/outMaster/b[1]_i_4/O
                         net (fo=1, routed)           0.536    14.952    screen/outMaster/b[1]_i_4_n_0
    SLICE_X65Y95         LUT6 (Prop_lut6_I1_O)        0.124    15.076 r  screen/outMaster/b[1]_i_2/O
                         net (fo=1, routed)           0.264    15.340    screen/outMaster/b[1]_i_2_n_0
    SLICE_X65Y95         LUT3 (Prop_lut3_I0_O)        0.124    15.464 r  screen/outMaster/b[1]_i_1/O
                         net (fo=1, routed)           0.000    15.464    screen/outMaster/b[1]_i_1_n_0
    SLICE_X65Y95         FDRE                                         r  screen/outMaster/b_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=3567, routed)        1.544    15.026    screen/outMaster/clk_IBUF_BUFG
    SLICE_X65Y95         FDRE                                         r  screen/outMaster/b_reg[1]/C
                         clock pessimism              0.294    15.320    
                         clock uncertainty           -0.035    15.285    
    SLICE_X65Y95         FDRE (Setup_fdre_C_D)        0.031    15.316    screen/outMaster/b_reg[1]
  -------------------------------------------------------------------
                         required time                         15.316    
                         arrival time                         -15.464    
  -------------------------------------------------------------------
                         slack                                 -0.149    

Slack (VIOLATED) :        -0.138ns  (required time - arrival time)
  Source:                 screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screen/outMaster/r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.677ns  (logic 4.126ns (42.637%)  route 5.551ns (57.363%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT4=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.457ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.776ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=3567, routed)        2.013     5.776    screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/clka
    RAMB36_X4Y27         RAMB36E1                                     r  screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y27         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     8.230 r  screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[0]
                         net (fo=1, routed)           1.888    10.117    screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/ramloop[56].ram.ram_doutb[0]
    SLICE_X84Y116        LUT6 (Prop_lut6_I1_O)        0.124    10.241 r  screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_21/O
                         net (fo=1, routed)           0.000    10.241    screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_21_n_0
    SLICE_X84Y116        MUXF7 (Prop_muxf7_I0_O)      0.238    10.479 r  screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_9/O
                         net (fo=1, routed)           1.301    11.781    screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_9_n_0
    SLICE_X67Y94         LUT6 (Prop_lut6_I3_O)        0.298    12.079 r  screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    12.079    screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_2_n_0
    SLICE_X67Y94         MUXF7 (Prop_muxf7_I1_O)      0.217    12.296 r  screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0/O
                         net (fo=4, routed)           0.642    12.938    screen/outMaster/doutb[3]
    SLICE_X66Y95         LUT4 (Prop_lut4_I0_O)        0.299    13.237 f  screen/outMaster/g[1]_i_10/O
                         net (fo=4, routed)           0.565    13.802    screen/outMaster/g[1]_i_10_n_0
    SLICE_X67Y93         LUT6 (Prop_lut6_I4_O)        0.124    13.926 r  screen/outMaster/g[1]_i_6/O
                         net (fo=8, routed)           0.344    14.270    screen/outMaster/g[1]_i_6_n_0
    SLICE_X64Y93         LUT2 (Prop_lut2_I1_O)        0.124    14.394 r  screen/outMaster/r[1]_i_6/O
                         net (fo=1, routed)           0.546    14.941    screen/outMaster/r[1]_i_6_n_0
    SLICE_X65Y92         LUT6 (Prop_lut6_I5_O)        0.124    15.065 f  screen/outMaster/r[1]_i_3/O
                         net (fo=1, routed)           0.264    15.329    screen/outMaster/r[1]_i_3_n_0
    SLICE_X65Y92         LUT3 (Prop_lut3_I1_O)        0.124    15.453 r  screen/outMaster/r[1]_i_1/O
                         net (fo=1, routed)           0.000    15.453    screen/outMaster/r[1]_i_1_n_0
    SLICE_X65Y92         FDRE                                         r  screen/outMaster/r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=3567, routed)        1.543    15.025    screen/outMaster/clk_IBUF_BUFG
    SLICE_X65Y92         FDRE                                         r  screen/outMaster/r_reg[1]/C
                         clock pessimism              0.294    15.319    
                         clock uncertainty           -0.035    15.284    
    SLICE_X65Y92         FDRE (Setup_fdre_C_D)        0.031    15.315    screen/outMaster/r_reg[1]
  -------------------------------------------------------------------
                         required time                         15.315    
                         arrival time                         -15.453    
  -------------------------------------------------------------------
                         slack                                 -0.138    

Slack (VIOLATED) :        -0.103ns  (required time - arrival time)
  Source:                 movement/mover/playerX_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screen/outMaster/angelCount_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.418ns  (logic 4.303ns (45.691%)  route 5.115ns (54.309%))
  Logic Levels:           14  (CARRY4=8 LUT1=2 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.963ns = ( 14.963 - 10.000 ) 
    Source Clock Delay      (SCD):    5.483ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=3567, routed)        1.721     5.483    movement/mover/clk_IBUF_BUFG
    SLICE_X55Y37         FDRE                                         r  movement/mover/playerX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y37         FDRE (Prop_fdre_C_Q)         0.419     5.902 f  movement/mover/playerX_reg[3]/Q
                         net (fo=8, routed)           0.829     6.732    movement/mover/playerX_reg[3]_0[1]
    SLICE_X57Y34         LUT1 (Prop_lut1_I0_O)        0.299     7.031 r  movement/mover/angelCount[11]_i_241/O
                         net (fo=1, routed)           0.000     7.031    movement/mover/angelCount[11]_i_241_n_0
    SLICE_X57Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.581 r  movement/mover/angelCount_reg[11]_i_212/CO[3]
                         net (fo=1, routed)           0.000     7.581    movement/mover/angelCount_reg[11]_i_212_n_0
    SLICE_X57Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.695 r  movement/mover/r_reg[2]_i_71/CO[3]
                         net (fo=1, routed)           0.000     7.695    movement/mover/r_reg[2]_i_71_n_0
    SLICE_X57Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.809 r  movement/mover/angelCount_reg[11]_i_175/CO[3]
                         net (fo=1, routed)           0.000     7.809    movement/mover/angelCount_reg[11]_i_175_n_0
    SLICE_X57Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.923 r  movement/mover/r_reg[2]_i_55/CO[3]
                         net (fo=1, routed)           0.000     7.923    movement/mover/r_reg[2]_i_55_n_0
    SLICE_X57Y38         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.236 f  movement/mover/angelCount_reg[11]_i_117/O[3]
                         net (fo=4, routed)           0.791     9.027    movement_n_62
    SLICE_X53Y40         LUT1 (Prop_lut1_I0_O)        0.306     9.333 r  angelCount[11]_i_121/O
                         net (fo=1, routed)           0.000     9.333    movement/mover/angelCount[11]_i_63[0]
    SLICE_X53Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.865 r  movement/mover/angelCount_reg[11]_i_72/CO[3]
                         net (fo=1, routed)           0.000     9.865    movement/mover/angelCount_reg[11]_i_72_n_0
    SLICE_X53Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.199 f  movement/mover/angelCount_reg[11]_i_71/O[1]
                         net (fo=2, routed)           0.975    11.173    screen/outMaster/angelCount_reg[11]_i_9_1[1]
    SLICE_X58Y40         LUT2 (Prop_lut2_I0_O)        0.303    11.476 r  screen/outMaster/angelCount[11]_i_34/O
                         net (fo=1, routed)           0.000    11.476    screen/outMaster/angelCount[11]_i_34_n_0
    SLICE_X58Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.009 r  screen/outMaster/angelCount_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.854    12.864    screen/outMaster/enaAngel121_in
    SLICE_X57Y43         LUT3 (Prop_lut3_I1_O)        0.124    12.988 r  screen/outMaster/angelCount[11]_i_5/O
                         net (fo=3, routed)           0.600    13.587    screen/outMaster/angelCount[11]_i_5_n_0
    SLICE_X54Y45         LUT6 (Prop_lut6_I5_O)        0.124    13.711 r  screen/outMaster/angelCount[11]_i_2/O
                         net (fo=13, routed)          0.208    13.920    screen/outMaster/angelCount[11]_i_2_n_0
    SLICE_X54Y45         LUT2 (Prop_lut2_I1_O)        0.124    14.044 r  screen/outMaster/angelCount[11]_i_1/O
                         net (fo=11, routed)          0.858    14.901    screen/outMaster/angelCount[11]_i_1_n_0
    SLICE_X50Y47         FDRE                                         r  screen/outMaster/angelCount_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=3567, routed)        1.480    14.963    screen/outMaster/clk_IBUF_BUFG
    SLICE_X50Y47         FDRE                                         r  screen/outMaster/angelCount_reg[10]/C
                         clock pessimism              0.394    15.357    
                         clock uncertainty           -0.035    15.322    
    SLICE_X50Y47         FDRE (Setup_fdre_C_R)       -0.524    14.798    screen/outMaster/angelCount_reg[10]
  -------------------------------------------------------------------
                         required time                         14.798    
                         arrival time                         -14.901    
  -------------------------------------------------------------------
                         slack                                 -0.103    

Slack (VIOLATED) :        -0.103ns  (required time - arrival time)
  Source:                 movement/mover/playerX_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screen/outMaster/angelCount_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.418ns  (logic 4.303ns (45.691%)  route 5.115ns (54.309%))
  Logic Levels:           14  (CARRY4=8 LUT1=2 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.963ns = ( 14.963 - 10.000 ) 
    Source Clock Delay      (SCD):    5.483ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=3567, routed)        1.721     5.483    movement/mover/clk_IBUF_BUFG
    SLICE_X55Y37         FDRE                                         r  movement/mover/playerX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y37         FDRE (Prop_fdre_C_Q)         0.419     5.902 f  movement/mover/playerX_reg[3]/Q
                         net (fo=8, routed)           0.829     6.732    movement/mover/playerX_reg[3]_0[1]
    SLICE_X57Y34         LUT1 (Prop_lut1_I0_O)        0.299     7.031 r  movement/mover/angelCount[11]_i_241/O
                         net (fo=1, routed)           0.000     7.031    movement/mover/angelCount[11]_i_241_n_0
    SLICE_X57Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.581 r  movement/mover/angelCount_reg[11]_i_212/CO[3]
                         net (fo=1, routed)           0.000     7.581    movement/mover/angelCount_reg[11]_i_212_n_0
    SLICE_X57Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.695 r  movement/mover/r_reg[2]_i_71/CO[3]
                         net (fo=1, routed)           0.000     7.695    movement/mover/r_reg[2]_i_71_n_0
    SLICE_X57Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.809 r  movement/mover/angelCount_reg[11]_i_175/CO[3]
                         net (fo=1, routed)           0.000     7.809    movement/mover/angelCount_reg[11]_i_175_n_0
    SLICE_X57Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.923 r  movement/mover/r_reg[2]_i_55/CO[3]
                         net (fo=1, routed)           0.000     7.923    movement/mover/r_reg[2]_i_55_n_0
    SLICE_X57Y38         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.236 f  movement/mover/angelCount_reg[11]_i_117/O[3]
                         net (fo=4, routed)           0.791     9.027    movement_n_62
    SLICE_X53Y40         LUT1 (Prop_lut1_I0_O)        0.306     9.333 r  angelCount[11]_i_121/O
                         net (fo=1, routed)           0.000     9.333    movement/mover/angelCount[11]_i_63[0]
    SLICE_X53Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.865 r  movement/mover/angelCount_reg[11]_i_72/CO[3]
                         net (fo=1, routed)           0.000     9.865    movement/mover/angelCount_reg[11]_i_72_n_0
    SLICE_X53Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.199 f  movement/mover/angelCount_reg[11]_i_71/O[1]
                         net (fo=2, routed)           0.975    11.173    screen/outMaster/angelCount_reg[11]_i_9_1[1]
    SLICE_X58Y40         LUT2 (Prop_lut2_I0_O)        0.303    11.476 r  screen/outMaster/angelCount[11]_i_34/O
                         net (fo=1, routed)           0.000    11.476    screen/outMaster/angelCount[11]_i_34_n_0
    SLICE_X58Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.009 r  screen/outMaster/angelCount_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.854    12.864    screen/outMaster/enaAngel121_in
    SLICE_X57Y43         LUT3 (Prop_lut3_I1_O)        0.124    12.988 r  screen/outMaster/angelCount[11]_i_5/O
                         net (fo=3, routed)           0.600    13.587    screen/outMaster/angelCount[11]_i_5_n_0
    SLICE_X54Y45         LUT6 (Prop_lut6_I5_O)        0.124    13.711 r  screen/outMaster/angelCount[11]_i_2/O
                         net (fo=13, routed)          0.208    13.920    screen/outMaster/angelCount[11]_i_2_n_0
    SLICE_X54Y45         LUT2 (Prop_lut2_I1_O)        0.124    14.044 r  screen/outMaster/angelCount[11]_i_1/O
                         net (fo=11, routed)          0.858    14.901    screen/outMaster/angelCount[11]_i_1_n_0
    SLICE_X50Y47         FDRE                                         r  screen/outMaster/angelCount_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=3567, routed)        1.480    14.963    screen/outMaster/clk_IBUF_BUFG
    SLICE_X50Y47         FDRE                                         r  screen/outMaster/angelCount_reg[11]/C
                         clock pessimism              0.394    15.357    
                         clock uncertainty           -0.035    15.322    
    SLICE_X50Y47         FDRE (Setup_fdre_C_R)       -0.524    14.798    screen/outMaster/angelCount_reg[11]
  -------------------------------------------------------------------
                         required time                         14.798    
                         arrival time                         -14.901    
  -------------------------------------------------------------------
                         slack                                 -0.103    

Slack (VIOLATED) :        -0.103ns  (required time - arrival time)
  Source:                 movement/mover/playerX_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screen/outMaster/angelCount_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.418ns  (logic 4.303ns (45.691%)  route 5.115ns (54.309%))
  Logic Levels:           14  (CARRY4=8 LUT1=2 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.963ns = ( 14.963 - 10.000 ) 
    Source Clock Delay      (SCD):    5.483ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=3567, routed)        1.721     5.483    movement/mover/clk_IBUF_BUFG
    SLICE_X55Y37         FDRE                                         r  movement/mover/playerX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y37         FDRE (Prop_fdre_C_Q)         0.419     5.902 f  movement/mover/playerX_reg[3]/Q
                         net (fo=8, routed)           0.829     6.732    movement/mover/playerX_reg[3]_0[1]
    SLICE_X57Y34         LUT1 (Prop_lut1_I0_O)        0.299     7.031 r  movement/mover/angelCount[11]_i_241/O
                         net (fo=1, routed)           0.000     7.031    movement/mover/angelCount[11]_i_241_n_0
    SLICE_X57Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.581 r  movement/mover/angelCount_reg[11]_i_212/CO[3]
                         net (fo=1, routed)           0.000     7.581    movement/mover/angelCount_reg[11]_i_212_n_0
    SLICE_X57Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.695 r  movement/mover/r_reg[2]_i_71/CO[3]
                         net (fo=1, routed)           0.000     7.695    movement/mover/r_reg[2]_i_71_n_0
    SLICE_X57Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.809 r  movement/mover/angelCount_reg[11]_i_175/CO[3]
                         net (fo=1, routed)           0.000     7.809    movement/mover/angelCount_reg[11]_i_175_n_0
    SLICE_X57Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.923 r  movement/mover/r_reg[2]_i_55/CO[3]
                         net (fo=1, routed)           0.000     7.923    movement/mover/r_reg[2]_i_55_n_0
    SLICE_X57Y38         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.236 f  movement/mover/angelCount_reg[11]_i_117/O[3]
                         net (fo=4, routed)           0.791     9.027    movement_n_62
    SLICE_X53Y40         LUT1 (Prop_lut1_I0_O)        0.306     9.333 r  angelCount[11]_i_121/O
                         net (fo=1, routed)           0.000     9.333    movement/mover/angelCount[11]_i_63[0]
    SLICE_X53Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.865 r  movement/mover/angelCount_reg[11]_i_72/CO[3]
                         net (fo=1, routed)           0.000     9.865    movement/mover/angelCount_reg[11]_i_72_n_0
    SLICE_X53Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.199 f  movement/mover/angelCount_reg[11]_i_71/O[1]
                         net (fo=2, routed)           0.975    11.173    screen/outMaster/angelCount_reg[11]_i_9_1[1]
    SLICE_X58Y40         LUT2 (Prop_lut2_I0_O)        0.303    11.476 r  screen/outMaster/angelCount[11]_i_34/O
                         net (fo=1, routed)           0.000    11.476    screen/outMaster/angelCount[11]_i_34_n_0
    SLICE_X58Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.009 r  screen/outMaster/angelCount_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.854    12.864    screen/outMaster/enaAngel121_in
    SLICE_X57Y43         LUT3 (Prop_lut3_I1_O)        0.124    12.988 r  screen/outMaster/angelCount[11]_i_5/O
                         net (fo=3, routed)           0.600    13.587    screen/outMaster/angelCount[11]_i_5_n_0
    SLICE_X54Y45         LUT6 (Prop_lut6_I5_O)        0.124    13.711 r  screen/outMaster/angelCount[11]_i_2/O
                         net (fo=13, routed)          0.208    13.920    screen/outMaster/angelCount[11]_i_2_n_0
    SLICE_X54Y45         LUT2 (Prop_lut2_I1_O)        0.124    14.044 r  screen/outMaster/angelCount[11]_i_1/O
                         net (fo=11, routed)          0.858    14.901    screen/outMaster/angelCount[11]_i_1_n_0
    SLICE_X50Y47         FDRE                                         r  screen/outMaster/angelCount_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=3567, routed)        1.480    14.963    screen/outMaster/clk_IBUF_BUFG
    SLICE_X50Y47         FDRE                                         r  screen/outMaster/angelCount_reg[9]/C
                         clock pessimism              0.394    15.357    
                         clock uncertainty           -0.035    15.322    
    SLICE_X50Y47         FDRE (Setup_fdre_C_R)       -0.524    14.798    screen/outMaster/angelCount_reg[9]
  -------------------------------------------------------------------
                         required time                         14.798    
                         arrival time                         -14.901    
  -------------------------------------------------------------------
                         slack                                 -0.103    

Slack (VIOLATED) :        -0.099ns  (required time - arrival time)
  Source:                 screen/collision/currRow_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screen/collision/death_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.939ns  (logic 4.937ns (49.673%)  route 5.002ns (50.327%))
  Logic Levels:           14  (CARRY4=9 LUT1=1 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.041ns = ( 15.041 - 10.000 ) 
    Source Clock Delay      (SCD):    5.493ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=3567, routed)        1.731     5.493    screen/collision/clk_IBUF_BUFG
    SLICE_X74Y43         FDRE                                         r  screen/collision/currRow_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y43         FDRE (Prop_fdre_C_Q)         0.419     5.912 r  screen/collision/currRow_reg[4]/Q
                         net (fo=6, routed)           0.912     6.824    screen/collision/currRow_reg_n_0_[4]
    SLICE_X66Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.675     7.499 r  screen/collision/FSM_sequential_state_reg[0]_i_522/CO[3]
                         net (fo=1, routed)           0.000     7.499    screen/collision/FSM_sequential_state_reg[0]_i_522_n_0
    SLICE_X66Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.616 r  screen/collision/FSM_sequential_state_reg[0]_i_448/CO[3]
                         net (fo=1, routed)           0.000     7.616    screen/collision/FSM_sequential_state_reg[0]_i_448_n_0
    SLICE_X66Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.733 r  screen/collision/FSM_sequential_state_reg[0]_i_443/CO[3]
                         net (fo=1, routed)           0.000     7.733    screen/collision/FSM_sequential_state_reg[0]_i_443_n_0
    SLICE_X66Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.048 r  screen/collision/FSM_sequential_state_reg[0]_i_318/O[3]
                         net (fo=3, routed)           0.623     8.671    collision/collisionY4[16]
    SLICE_X67Y49         LUT2 (Prop_lut2_I1_O)        0.307     8.978 r  FSM_sequential_state[0]_i_322/O
                         net (fo=1, routed)           0.000     8.978    screen/collision/FSM_sequential_state_reg[0]_i_177[0]
    SLICE_X67Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.510 r  screen/collision/FSM_sequential_state_reg[0]_i_188/CO[3]
                         net (fo=1, routed)           0.001     9.511    screen/collision/FSM_sequential_state_reg[0]_i_188_n_0
    SLICE_X67Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.845 f  screen/collision/FSM_sequential_state_reg[0]_i_183/O[1]
                         net (fo=2, routed)           0.785    10.630    collision/collisionY3[25]
    SLICE_X72Y47         LUT1 (Prop_lut1_I0_O)        0.303    10.933 r  FSM_sequential_state[0]_i_187/O
                         net (fo=1, routed)           0.000    10.933    FSM_sequential_state[0]_i_187_n_0
    SLICE_X72Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.465 r  FSM_sequential_state_reg[0]_i_84/CO[3]
                         net (fo=1, routed)           0.000    11.465    FSM_sequential_state_reg[0]_i_84_n_0
    SLICE_X72Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.799 f  FSM_sequential_state_reg[0]_i_83/O[1]
                         net (fo=4, routed)           0.751    12.550    screen/collision/collisionY2[20]
    SLICE_X71Y46         LUT2 (Prop_lut2_I0_O)        0.303    12.853 r  screen/collision/FSM_sequential_state[0]_i_33/O
                         net (fo=1, routed)           0.000    12.853    screen/outMaster/FSM_sequential_state[0]_i_2_1[3]
    SLICE_X71Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.254 r  screen/outMaster/FSM_sequential_state_reg[0]_i_6/CO[3]
                         net (fo=2, routed)           1.102    14.357    screen/outMaster/collision/collisionY1
    SLICE_X74Y41         LUT4 (Prop_lut4_I2_O)        0.124    14.481 r  screen/outMaster/death_i_2/O
                         net (fo=1, routed)           0.633    15.113    screen/collision/death_reg_0
    SLICE_X77Y46         LUT6 (Prop_lut6_I0_O)        0.124    15.237 r  screen/collision/death_i_1/O
                         net (fo=1, routed)           0.195    15.432    screen/collision/death_i_1_n_0
    SLICE_X76Y46         FDRE                                         r  screen/collision/death_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=3567, routed)        1.558    15.041    screen/collision/clk_IBUF_BUFG
    SLICE_X76Y46         FDRE                                         r  screen/collision/death_reg/C
                         clock pessimism              0.394    15.435    
                         clock uncertainty           -0.035    15.400    
    SLICE_X76Y46         FDRE (Setup_fdre_C_D)       -0.067    15.333    screen/collision/death_reg
  -------------------------------------------------------------------
                         required time                         15.333    
                         arrival time                         -15.432    
  -------------------------------------------------------------------
                         slack                                 -0.099    

Slack (MET) :             0.013ns  (required time - arrival time)
  Source:                 screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screen/outMaster/g_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.574ns  (logic 4.002ns (41.803%)  route 5.572ns (58.197%))
  Logic Levels:           8  (LUT4=1 LUT6=5 MUXF7=2)
  Clock Path Skew:        -0.455ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.776ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=3567, routed)        2.013     5.776    screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/clka
    RAMB36_X4Y27         RAMB36E1                                     r  screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y27         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     8.230 r  screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[0]
                         net (fo=1, routed)           1.888    10.117    screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/ramloop[56].ram.ram_doutb[0]
    SLICE_X84Y116        LUT6 (Prop_lut6_I1_O)        0.124    10.241 r  screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_21/O
                         net (fo=1, routed)           0.000    10.241    screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_21_n_0
    SLICE_X84Y116        MUXF7 (Prop_muxf7_I0_O)      0.238    10.479 r  screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_9/O
                         net (fo=1, routed)           1.301    11.781    screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_9_n_0
    SLICE_X67Y94         LUT6 (Prop_lut6_I3_O)        0.298    12.079 r  screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    12.079    screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_2_n_0
    SLICE_X67Y94         MUXF7 (Prop_muxf7_I1_O)      0.217    12.296 r  screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0/O
                         net (fo=4, routed)           0.642    12.938    screen/outMaster/doutb[3]
    SLICE_X66Y95         LUT4 (Prop_lut4_I0_O)        0.299    13.237 f  screen/outMaster/g[1]_i_10/O
                         net (fo=4, routed)           0.565    13.802    screen/outMaster/g[1]_i_10_n_0
    SLICE_X67Y93         LUT6 (Prop_lut6_I4_O)        0.124    13.926 r  screen/outMaster/g[1]_i_6/O
                         net (fo=8, routed)           0.758    14.684    screen/outMaster/g[1]_i_6_n_0
    SLICE_X66Y97         LUT6 (Prop_lut6_I1_O)        0.124    14.808 r  screen/outMaster/g[1]_i_2/O
                         net (fo=1, routed)           0.417    15.225    screen/outMaster/g[1]_i_2_n_0
    SLICE_X66Y98         LUT6 (Prop_lut6_I0_O)        0.124    15.349 r  screen/outMaster/g[1]_i_1/O
                         net (fo=1, routed)           0.000    15.349    screen/outMaster/g[1]_i_1_n_0
    SLICE_X66Y98         FDRE                                         r  screen/outMaster/g_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=3567, routed)        1.545    15.027    screen/outMaster/clk_IBUF_BUFG
    SLICE_X66Y98         FDRE                                         r  screen/outMaster/g_reg[1]/C
                         clock pessimism              0.294    15.321    
                         clock uncertainty           -0.035    15.286    
    SLICE_X66Y98         FDRE (Setup_fdre_C_D)        0.077    15.363    screen/outMaster/g_reg[1]
  -------------------------------------------------------------------
                         required time                         15.363    
                         arrival time                         -15.349    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.022ns  (required time - arrival time)
  Source:                 movement/mover/playerX_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screen/outMaster/angelCount_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.291ns  (logic 4.303ns (46.312%)  route 4.988ns (53.688%))
  Logic Levels:           14  (CARRY4=8 LUT1=2 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.962ns = ( 14.962 - 10.000 ) 
    Source Clock Delay      (SCD):    5.483ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=3567, routed)        1.721     5.483    movement/mover/clk_IBUF_BUFG
    SLICE_X55Y37         FDRE                                         r  movement/mover/playerX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y37         FDRE (Prop_fdre_C_Q)         0.419     5.902 f  movement/mover/playerX_reg[3]/Q
                         net (fo=8, routed)           0.829     6.732    movement/mover/playerX_reg[3]_0[1]
    SLICE_X57Y34         LUT1 (Prop_lut1_I0_O)        0.299     7.031 r  movement/mover/angelCount[11]_i_241/O
                         net (fo=1, routed)           0.000     7.031    movement/mover/angelCount[11]_i_241_n_0
    SLICE_X57Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.581 r  movement/mover/angelCount_reg[11]_i_212/CO[3]
                         net (fo=1, routed)           0.000     7.581    movement/mover/angelCount_reg[11]_i_212_n_0
    SLICE_X57Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.695 r  movement/mover/r_reg[2]_i_71/CO[3]
                         net (fo=1, routed)           0.000     7.695    movement/mover/r_reg[2]_i_71_n_0
    SLICE_X57Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.809 r  movement/mover/angelCount_reg[11]_i_175/CO[3]
                         net (fo=1, routed)           0.000     7.809    movement/mover/angelCount_reg[11]_i_175_n_0
    SLICE_X57Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.923 r  movement/mover/r_reg[2]_i_55/CO[3]
                         net (fo=1, routed)           0.000     7.923    movement/mover/r_reg[2]_i_55_n_0
    SLICE_X57Y38         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.236 f  movement/mover/angelCount_reg[11]_i_117/O[3]
                         net (fo=4, routed)           0.791     9.027    movement_n_62
    SLICE_X53Y40         LUT1 (Prop_lut1_I0_O)        0.306     9.333 r  angelCount[11]_i_121/O
                         net (fo=1, routed)           0.000     9.333    movement/mover/angelCount[11]_i_63[0]
    SLICE_X53Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.865 r  movement/mover/angelCount_reg[11]_i_72/CO[3]
                         net (fo=1, routed)           0.000     9.865    movement/mover/angelCount_reg[11]_i_72_n_0
    SLICE_X53Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.199 f  movement/mover/angelCount_reg[11]_i_71/O[1]
                         net (fo=2, routed)           0.975    11.173    screen/outMaster/angelCount_reg[11]_i_9_1[1]
    SLICE_X58Y40         LUT2 (Prop_lut2_I0_O)        0.303    11.476 r  screen/outMaster/angelCount[11]_i_34/O
                         net (fo=1, routed)           0.000    11.476    screen/outMaster/angelCount[11]_i_34_n_0
    SLICE_X58Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.009 r  screen/outMaster/angelCount_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.854    12.864    screen/outMaster/enaAngel121_in
    SLICE_X57Y43         LUT3 (Prop_lut3_I1_O)        0.124    12.988 r  screen/outMaster/angelCount[11]_i_5/O
                         net (fo=3, routed)           0.600    13.587    screen/outMaster/angelCount[11]_i_5_n_0
    SLICE_X54Y45         LUT6 (Prop_lut6_I5_O)        0.124    13.711 r  screen/outMaster/angelCount[11]_i_2/O
                         net (fo=13, routed)          0.208    13.920    screen/outMaster/angelCount[11]_i_2_n_0
    SLICE_X54Y45         LUT2 (Prop_lut2_I1_O)        0.124    14.044 r  screen/outMaster/angelCount[11]_i_1/O
                         net (fo=11, routed)          0.731    14.775    screen/outMaster/angelCount[11]_i_1_n_0
    SLICE_X50Y45         FDRE                                         r  screen/outMaster/angelCount_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=3567, routed)        1.479    14.962    screen/outMaster/clk_IBUF_BUFG
    SLICE_X50Y45         FDRE                                         r  screen/outMaster/angelCount_reg[1]/C
                         clock pessimism              0.394    15.356    
                         clock uncertainty           -0.035    15.321    
    SLICE_X50Y45         FDRE (Setup_fdre_C_R)       -0.524    14.797    screen/outMaster/angelCount_reg[1]
  -------------------------------------------------------------------
                         required time                         14.797    
                         arrival time                         -14.775    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (required time - arrival time)
  Source:                 movement/mover/playerX_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screen/outMaster/angelCount_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.291ns  (logic 4.303ns (46.312%)  route 4.988ns (53.688%))
  Logic Levels:           14  (CARRY4=8 LUT1=2 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.962ns = ( 14.962 - 10.000 ) 
    Source Clock Delay      (SCD):    5.483ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=3567, routed)        1.721     5.483    movement/mover/clk_IBUF_BUFG
    SLICE_X55Y37         FDRE                                         r  movement/mover/playerX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y37         FDRE (Prop_fdre_C_Q)         0.419     5.902 f  movement/mover/playerX_reg[3]/Q
                         net (fo=8, routed)           0.829     6.732    movement/mover/playerX_reg[3]_0[1]
    SLICE_X57Y34         LUT1 (Prop_lut1_I0_O)        0.299     7.031 r  movement/mover/angelCount[11]_i_241/O
                         net (fo=1, routed)           0.000     7.031    movement/mover/angelCount[11]_i_241_n_0
    SLICE_X57Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.581 r  movement/mover/angelCount_reg[11]_i_212/CO[3]
                         net (fo=1, routed)           0.000     7.581    movement/mover/angelCount_reg[11]_i_212_n_0
    SLICE_X57Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.695 r  movement/mover/r_reg[2]_i_71/CO[3]
                         net (fo=1, routed)           0.000     7.695    movement/mover/r_reg[2]_i_71_n_0
    SLICE_X57Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.809 r  movement/mover/angelCount_reg[11]_i_175/CO[3]
                         net (fo=1, routed)           0.000     7.809    movement/mover/angelCount_reg[11]_i_175_n_0
    SLICE_X57Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.923 r  movement/mover/r_reg[2]_i_55/CO[3]
                         net (fo=1, routed)           0.000     7.923    movement/mover/r_reg[2]_i_55_n_0
    SLICE_X57Y38         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.236 f  movement/mover/angelCount_reg[11]_i_117/O[3]
                         net (fo=4, routed)           0.791     9.027    movement_n_62
    SLICE_X53Y40         LUT1 (Prop_lut1_I0_O)        0.306     9.333 r  angelCount[11]_i_121/O
                         net (fo=1, routed)           0.000     9.333    movement/mover/angelCount[11]_i_63[0]
    SLICE_X53Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.865 r  movement/mover/angelCount_reg[11]_i_72/CO[3]
                         net (fo=1, routed)           0.000     9.865    movement/mover/angelCount_reg[11]_i_72_n_0
    SLICE_X53Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.199 f  movement/mover/angelCount_reg[11]_i_71/O[1]
                         net (fo=2, routed)           0.975    11.173    screen/outMaster/angelCount_reg[11]_i_9_1[1]
    SLICE_X58Y40         LUT2 (Prop_lut2_I0_O)        0.303    11.476 r  screen/outMaster/angelCount[11]_i_34/O
                         net (fo=1, routed)           0.000    11.476    screen/outMaster/angelCount[11]_i_34_n_0
    SLICE_X58Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.009 r  screen/outMaster/angelCount_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.854    12.864    screen/outMaster/enaAngel121_in
    SLICE_X57Y43         LUT3 (Prop_lut3_I1_O)        0.124    12.988 r  screen/outMaster/angelCount[11]_i_5/O
                         net (fo=3, routed)           0.600    13.587    screen/outMaster/angelCount[11]_i_5_n_0
    SLICE_X54Y45         LUT6 (Prop_lut6_I5_O)        0.124    13.711 r  screen/outMaster/angelCount[11]_i_2/O
                         net (fo=13, routed)          0.208    13.920    screen/outMaster/angelCount[11]_i_2_n_0
    SLICE_X54Y45         LUT2 (Prop_lut2_I1_O)        0.124    14.044 r  screen/outMaster/angelCount[11]_i_1/O
                         net (fo=11, routed)          0.731    14.775    screen/outMaster/angelCount[11]_i_1_n_0
    SLICE_X50Y45         FDRE                                         r  screen/outMaster/angelCount_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=3567, routed)        1.479    14.962    screen/outMaster/clk_IBUF_BUFG
    SLICE_X50Y45         FDRE                                         r  screen/outMaster/angelCount_reg[2]/C
                         clock pessimism              0.394    15.356    
                         clock uncertainty           -0.035    15.321    
    SLICE_X50Y45         FDRE (Setup_fdre_C_R)       -0.524    14.797    screen/outMaster/angelCount_reg[2]
  -------------------------------------------------------------------
                         required time                         14.797    
                         arrival time                         -14.775    
  -------------------------------------------------------------------
                         slack                                  0.022    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 screen/outMaster/rowCount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screen/outMaster/playerY_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.141ns (32.702%)  route 0.290ns (67.298%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=3567, routed)        0.582     1.529    screen/outMaster/clk_IBUF_BUFG
    SLICE_X61Y51         FDRE                                         r  screen/outMaster/rowCount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y51         FDRE (Prop_fdre_C_Q)         0.141     1.670 r  screen/outMaster/rowCount_reg[5]/Q
                         net (fo=3, routed)           0.290     1.960    screen/outMaster/rowCount_reg_n_0_[5]
    SLICE_X66Y47         FDRE                                         r  screen/outMaster/playerY_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=3567, routed)        0.852     2.046    screen/outMaster/clk_IBUF_BUFG
    SLICE_X66Y47         FDRE                                         r  screen/outMaster/playerY_reg[5]/C
                         clock pessimism             -0.247     1.799    
    SLICE_X66Y47         FDRE (Hold_fdre_C_D)         0.086     1.885    screen/outMaster/playerY_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 screen/outMaster/addrAngel_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screen/memAngel/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.164ns (28.469%)  route 0.412ns (71.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=3567, routed)        0.557     1.504    screen/outMaster/clk_IBUF_BUFG
    SLICE_X50Y48         FDRE                                         r  screen/outMaster/addrAngel_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y48         FDRE (Prop_fdre_C_Q)         0.164     1.668 r  screen/outMaster/addrAngel_reg[9]/Q
                         net (fo=3, routed)           0.412     2.080    screen/memAngel/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[9]
    RAMB18_X2Y18         RAMB18E1                                     r  screen/memAngel/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=3567, routed)        0.871     2.066    screen/memAngel/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB18_X2Y18         RAMB18E1                                     r  screen/memAngel/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.252     1.814    
    RAMB18_X2Y18         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     1.997    screen/memAngel/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.997    
                         arrival time                           2.080    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 screen/outMaster/addrAngel_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screen/memAngel/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.164ns (28.416%)  route 0.413ns (71.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=3567, routed)        0.557     1.504    screen/outMaster/clk_IBUF_BUFG
    SLICE_X50Y48         FDRE                                         r  screen/outMaster/addrAngel_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y48         FDRE (Prop_fdre_C_Q)         0.164     1.668 r  screen/outMaster/addrAngel_reg[7]/Q
                         net (fo=3, routed)           0.413     2.081    screen/memAngel/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[7]
    RAMB18_X2Y18         RAMB18E1                                     r  screen/memAngel/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=3567, routed)        0.871     2.066    screen/memAngel/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB18_X2Y18         RAMB18E1                                     r  screen/memAngel/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.252     1.814    
    RAMB18_X2Y18         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.997    screen/memAngel/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.997    
                         arrival time                           2.081    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 screen/outMaster/address_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.141ns (24.399%)  route 0.437ns (75.601%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=3567, routed)        0.582     1.529    screen/outMaster/clk_IBUF_BUFG
    SLICE_X64Y51         FDRE                                         r  screen/outMaster/address_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y51         FDRE (Prop_fdre_C_Q)         0.141     1.670 r  screen/outMaster/address_reg[4]/Q
                         net (fo=80, routed)          0.437     2.107    screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addrb[4]
    RAMB36_X3Y9          RAMB36E1                                     r  screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=3567, routed)        0.890     2.085    screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X3Y9          RAMB36E1                                     r  screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism             -0.247     1.838    
    RAMB36_X3Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183     2.021    screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -2.021    
                         arrival time                           2.107    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 screen/outMaster/addrAngel_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screen/memAngel/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.141ns (23.684%)  route 0.454ns (76.316%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=3567, routed)        0.556     1.503    screen/outMaster/clk_IBUF_BUFG
    SLICE_X51Y45         FDRE                                         r  screen/outMaster/addrAngel_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y45         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  screen/outMaster/addrAngel_reg[3]/Q
                         net (fo=3, routed)           0.454     2.098    screen/memAngel/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[3]
    RAMB18_X2Y18         RAMB18E1                                     r  screen/memAngel/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=3567, routed)        0.871     2.066    screen/memAngel/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB18_X2Y18         RAMB18E1                                     r  screen/memAngel/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.252     1.814    
    RAMB18_X2Y18         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.997    screen/memAngel/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.997    
                         arrival time                           2.098    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 screen/outMaster/address_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.594ns  (logic 0.141ns (23.730%)  route 0.453ns (76.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=3567, routed)        0.582     1.529    screen/outMaster/clk_IBUF_BUFG
    SLICE_X64Y51         FDRE                                         r  screen/outMaster/address_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y51         FDRE (Prop_fdre_C_Q)         0.141     1.670 r  screen/outMaster/address_reg[5]/Q
                         net (fo=80, routed)          0.453     2.123    screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addrb[5]
    RAMB36_X3Y9          RAMB36E1                                     r  screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=3567, routed)        0.890     2.085    screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X3Y9          RAMB36E1                                     r  screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism             -0.247     1.838    
    RAMB36_X3Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     2.021    screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -2.021    
                         arrival time                           2.123    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 movement/mover/converterFixed2Float/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NEED_Z_DET.Z_DET/Z_C_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            movement/mover/converterFixed2Float/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NEED_Z_DET.Z_DET/ENCODE[0].Z_DET_DEL/i_pipe/opt_has_pipe.first_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=3567, routed)        0.578     1.525    movement/mover/converterFixed2Float/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NEED_Z_DET.Z_DET/Z_C_DEL/i_pipe/aclk
    SLICE_X67Y33         FDRE                                         r  movement/mover/converterFixed2Float/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NEED_Z_DET.Z_DET/Z_C_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y33         FDRE (Prop_fdre_C_Q)         0.141     1.666 r  movement/mover/converterFixed2Float/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NEED_Z_DET.Z_DET/Z_C_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/Q
                         net (fo=1, routed)           0.052     1.718    movement/mover/converterFixed2Float/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NEED_Z_DET.Z_DET/Z_C_DEL/i_pipe/opt_has_pipe.first_q_reg_n_0_[53]
    SLICE_X66Y33         LUT6 (Prop_lut6_I5_O)        0.045     1.763 r  movement/mover/converterFixed2Float/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NEED_Z_DET.Z_DET/Z_C_DEL/i_pipe/opt_has_pipe.first_q[5]_i_1/O
                         net (fo=1, routed)           0.000     1.763    movement/mover/converterFixed2Float/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NEED_Z_DET.Z_DET/ENCODE[0].Z_DET_DEL/i_pipe/opt_has_pipe.first_q_reg[15]_0[5]
    SLICE_X66Y33         FDRE                                         r  movement/mover/converterFixed2Float/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NEED_Z_DET.Z_DET/ENCODE[0].Z_DET_DEL/i_pipe/opt_has_pipe.first_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=3567, routed)        0.844     2.038    movement/mover/converterFixed2Float/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NEED_Z_DET.Z_DET/ENCODE[0].Z_DET_DEL/i_pipe/aclk
    SLICE_X66Y33         FDRE                                         r  movement/mover/converterFixed2Float/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NEED_Z_DET.Z_DET/ENCODE[0].Z_DET_DEL/i_pipe/opt_has_pipe.first_q_reg[5]/C
                         clock pessimism             -0.500     1.538    
    SLICE_X66Y33         FDRE (Hold_fdre_C_D)         0.121     1.659    movement/mover/converterFixed2Float/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NEED_Z_DET.Z_DET/ENCODE[0].Z_DET_DEL/i_pipe/opt_has_pipe.first_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 screen/outMaster/addrAngel_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screen/memAngel/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.141ns (23.538%)  route 0.458ns (76.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=3567, routed)        0.556     1.503    screen/outMaster/clk_IBUF_BUFG
    SLICE_X51Y46         FDRE                                         r  screen/outMaster/addrAngel_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y46         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  screen/outMaster/addrAngel_reg[5]/Q
                         net (fo=3, routed)           0.458     2.102    screen/memAngel/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[5]
    RAMB18_X2Y18         RAMB18E1                                     r  screen/memAngel/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=3567, routed)        0.871     2.066    screen/memAngel/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB18_X2Y18         RAMB18E1                                     r  screen/memAngel/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.252     1.814    
    RAMB18_X2Y18         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.997    screen/memAngel/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.997    
                         arrival time                           2.102    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 screen/outMaster/timeCount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screen/outMaster/timeCount_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.371ns (72.917%)  route 0.138ns (27.083%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=3567, routed)        0.582     1.529    screen/outMaster/clk_IBUF_BUFG
    SLICE_X58Y49         FDRE                                         r  screen/outMaster/timeCount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y49         FDRE (Prop_fdre_C_Q)         0.164     1.693 r  screen/outMaster/timeCount_reg[7]/Q
                         net (fo=1, routed)           0.137     1.830    screen/outMaster/timeCount_reg_n_0_[7]
    SLICE_X58Y49         LUT2 (Prop_lut2_I1_O)        0.045     1.875 r  screen/outMaster/timeCount[4]_i_2/O
                         net (fo=1, routed)           0.000     1.875    screen/outMaster/timeCount[4]_i_2_n_0
    SLICE_X58Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.984 r  screen/outMaster/timeCount_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.985    screen/outMaster/timeCount_reg[4]_i_1_n_0
    SLICE_X58Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.038 r  screen/outMaster/timeCount_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.038    screen/outMaster/timeCount_reg[8]_i_1_n_7
    SLICE_X58Y50         FDRE                                         r  screen/outMaster/timeCount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=3567, routed)        0.850     2.044    screen/outMaster/clk_IBUF_BUFG
    SLICE_X58Y50         FDRE                                         r  screen/outMaster/timeCount_reg[8]/C
                         clock pessimism             -0.247     1.797    
    SLICE_X58Y50         FDRE (Hold_fdre_C_D)         0.134     1.931    screen/outMaster/timeCount_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.931    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 movement/mover/converterFloat2Fixed/inst/i_synth/i_nd_to_rdy/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            movement/mover/converterFloat2Fixed/inst/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[5].pipe_reg[5][0]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=3567, routed)        0.577     1.524    movement/mover/converterFloat2Fixed/inst/i_synth/i_nd_to_rdy/aclk
    SLICE_X61Y32         FDRE                                         r  movement/mover/converterFloat2Fixed/inst/i_synth/i_nd_to_rdy/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y32         FDRE (Prop_fdre_C_Q)         0.141     1.665 r  movement/mover/converterFloat2Fixed/inst/i_synth/i_nd_to_rdy/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=1, routed)           0.099     1.764    movement/mover/converterFloat2Fixed/inst/i_synth/i_nd_to_rdy/opt_has_pipe.first_q
    SLICE_X62Y33         SRL16E                                       r  movement/mover/converterFloat2Fixed/inst/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[5].pipe_reg[5][0]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=3567, routed)        0.844     2.038    movement/mover/converterFloat2Fixed/inst/i_synth/i_nd_to_rdy/aclk
    SLICE_X62Y33         SRL16E                                       r  movement/mover/converterFloat2Fixed/inst/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[5].pipe_reg[5][0]_srl4/CLK
                         clock pessimism             -0.499     1.539    
    SLICE_X62Y33         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.656    movement/mover/converterFloat2Fixed/inst/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[5].pipe_reg[5][0]_srl4
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X5Y9   screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X5Y9   screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X5Y10  screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X5Y10  screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X5Y11  screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X5Y11  screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X5Y12  screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X5Y12  screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X3Y16  screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X3Y16  screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y39  movement/atan/cordic/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[9].pipe_reg[9][0]_srl8___i_nd_to_rdy_opt_has_pipe.i_pipe_r_6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y39  movement/atan/cordic/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[9].pipe_reg[9][0]_srl8___i_nd_to_rdy_opt_has_pipe.i_pipe_r_6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y40  movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[3].eng/cntrl/cntrl_vect_dly/gen_rtl.gen_reg.d_reg_reg[1]_srl5___i_nd_to_rdy_opt_has_pipe.i_pipe_r_3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y40  movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[3].eng/cntrl/cntrl_vect_dly/gen_rtl.gen_reg.d_reg_reg[1]_srl5___i_nd_to_rdy_opt_has_pipe.i_pipe_r_3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y45  movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[3].eng/cntrl/cntrl_vect_dly/gen_rtl.gen_reg.d_reg_reg[2]_srl5___i_nd_to_rdy_opt_has_pipe.i_pipe_r_3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y45  movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[3].eng/cntrl/cntrl_vect_dly/gen_rtl.gen_reg.d_reg_reg[2]_srl5___i_nd_to_rdy_opt_has_pipe.i_pipe_r_3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X66Y20  movement/mover/calculator/inst/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.one_dsp.FRAC_ADDSUB/LOGIC_ADD.LRG_LOGIC_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X66Y20  movement/mover/calculator/inst/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.one_dsp.FRAC_ADDSUB/LOGIC_ADD.LRG_LOGIC_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X66Y20  movement/mover/calculator/inst/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.one_dsp.FRAC_ADDSUB/LOGIC_ADD.LRG_LOGIC_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X66Y20  movement/mover/calculator/inst/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.one_dsp.FRAC_ADDSUB/LOGIC_ADD.LRG_LOGIC_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y39  movement/atan/cordic/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[9].pipe_reg[9][0]_srl8___i_nd_to_rdy_opt_has_pipe.i_pipe_r_6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y39  movement/atan/cordic/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[9].pipe_reg[9][0]_srl8___i_nd_to_rdy_opt_has_pipe.i_pipe_r_6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y40  movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[3].eng/cntrl/cntrl_vect_dly/gen_rtl.gen_reg.d_reg_reg[1]_srl5___i_nd_to_rdy_opt_has_pipe.i_pipe_r_3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y40  movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[3].eng/cntrl/cntrl_vect_dly/gen_rtl.gen_reg.d_reg_reg[1]_srl5___i_nd_to_rdy_opt_has_pipe.i_pipe_r_3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y45  movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[3].eng/cntrl/cntrl_vect_dly/gen_rtl.gen_reg.d_reg_reg[2]_srl5___i_nd_to_rdy_opt_has_pipe.i_pipe_r_3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y45  movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[3].eng/cntrl/cntrl_vect_dly/gen_rtl.gen_reg.d_reg_reg[2]_srl5___i_nd_to_rdy_opt_has_pipe.i_pipe_r_3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X66Y20  movement/mover/calculator/inst/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.one_dsp.FRAC_ADDSUB/LOGIC_ADD.LRG_LOGIC_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X66Y20  movement/mover/calculator/inst/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.one_dsp.FRAC_ADDSUB/LOGIC_ADD.LRG_LOGIC_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X66Y20  movement/mover/calculator/inst/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.one_dsp.FRAC_ADDSUB/LOGIC_ADD.LRG_LOGIC_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X66Y20  movement/mover/calculator/inst/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.one_dsp.FRAC_ADDSUB/LOGIC_ADD.LRG_LOGIC_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           187 Endpoints
Min Delay           187 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 screen/vga/v_rn_reg[30]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.025ns  (logic 4.963ns (41.276%)  route 7.062ns (58.724%))
  Logic Levels:           6  (FDRE=1 LUT3=1 LUT4=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y58         FDRE                         0.000     0.000 r  screen/vga/v_rn_reg[30]/C
    SLICE_X52Y58         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  screen/vga/v_rn_reg[30]/Q
                         net (fo=2, routed)           0.869     1.325    screen/vga/v_rn_reg_n_0_[30]
    SLICE_X53Y57         LUT4 (Prop_lut4_I3_O)        0.124     1.449 r  screen/vga/vsync_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.433     1.882    screen/vga/vsync_OBUF_inst_i_7_n_0
    SLICE_X53Y57         LUT5 (Prop_lut5_I3_O)        0.124     2.006 r  screen/vga/vsync_OBUF_inst_i_4/O
                         net (fo=2, routed)           0.727     2.734    screen/vga/vsync_OBUF_inst_i_4_n_0
    SLICE_X53Y54         LUT5 (Prop_lut5_I0_O)        0.150     2.884 r  screen/vga/vsync_OBUF_inst_i_2/O
                         net (fo=3, routed)           1.194     4.078    screen/vga/vsync_OBUF_inst_i_2_n_0
    SLICE_X57Y52         LUT3 (Prop_lut3_I0_O)        0.354     4.432 r  screen/vga/vsync_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.838     8.270    vsync_OBUF
    Y19                  OBUF (Prop_obuf_I_O)         3.755    12.025 r  vsync_OBUF_inst/O
                         net (fo=0)                   0.000    12.025    vsync
    Y19                                                               r  vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screen/vga/h_rn_reg[28]/C
                            (rising edge-triggered cell FDRE)
  Destination:            hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.950ns  (logic 4.679ns (39.155%)  route 7.271ns (60.845%))
  Logic Levels:           7  (FDRE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y56         FDRE                         0.000     0.000 r  screen/vga/h_rn_reg[28]/C
    SLICE_X62Y56         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  screen/vga/h_rn_reg[28]/Q
                         net (fo=2, routed)           0.809     1.327    screen/vga/h_rn[28]
    SLICE_X63Y57         LUT3 (Prop_lut3_I1_O)        0.124     1.451 r  screen/vga/v_rn[30]_i_7/O
                         net (fo=2, routed)           0.953     2.405    screen/vga/v_rn[30]_i_7_n_0
    SLICE_X60Y54         LUT5 (Prop_lut5_I0_O)        0.124     2.529 r  screen/vga/h_rn[30]_i_7/O
                         net (fo=2, routed)           0.428     2.957    screen/vga/h_rn[30]_i_7_n_0
    SLICE_X60Y55         LUT6 (Prop_lut6_I0_O)        0.124     3.081 r  screen/vga/h_rn[30]_i_3/O
                         net (fo=2, routed)           0.895     3.976    screen/vga/h_rn[30]_i_3_n_0
    SLICE_X61Y52         LUT6 (Prop_lut6_I0_O)        0.124     4.100 r  screen/vga/hsync_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.595     4.695    screen/vga/hsync_OBUF_inst_i_2_n_0
    SLICE_X61Y51         LUT4 (Prop_lut4_I0_O)        0.124     4.819 r  screen/vga/hsync_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.590     8.409    hsync_OBUF
    AA19                 OBUF (Prop_obuf_I_O)         3.541    11.950 r  hsync_OBUF_inst/O
                         net (fo=0)                   0.000    11.950    hsync
    AA19                                                              r  hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 movement/atan/thresholds_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            thresholds[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.196ns  (logic 4.298ns (52.441%)  route 3.898ns (47.559%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y42         LDCE                         0.000     0.000 r  movement/atan/thresholds_reg[2]/G
    SLICE_X49Y42         LDCE (EnToQ_ldce_G_Q)        0.767     0.767 r  movement/atan/thresholds_reg[2]/Q
                         net (fo=1, routed)           3.898     4.665    thresholds_OBUF[2]
    U22                  OBUF (Prop_obuf_I_O)         3.531     8.196 r  thresholds_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.196    thresholds[2]
    U22                                                               r  thresholds[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screen/vga/green_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            green[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.168ns  (logic 4.076ns (49.907%)  route 4.091ns (50.093%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y71         FDRE                         0.000     0.000 r  screen/vga/green_reg[2]/C
    SLICE_X66Y71         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  screen/vga/green_reg[2]/Q
                         net (fo=1, routed)           4.091     4.609    green_OBUF[2]
    AB21                 OBUF (Prop_obuf_I_O)         3.558     8.168 r  green_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.168    green[2]
    AB21                                                              r  green[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 movement/atan/thresholds_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            thresholds[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.167ns  (logic 4.281ns (52.414%)  route 3.886ns (47.586%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y42         LDCE                         0.000     0.000 r  movement/atan/thresholds_reg[1]/G
    SLICE_X49Y42         LDCE (EnToQ_ldce_G_Q)        0.767     0.767 r  movement/atan/thresholds_reg[1]/Q
                         net (fo=1, routed)           3.886     4.653    thresholds_OBUF[1]
    T21                  OBUF (Prop_obuf_I_O)         3.514     8.167 r  thresholds_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.167    thresholds[1]
    T21                                                               r  thresholds[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screen/vga/blue_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.060ns  (logic 4.003ns (49.667%)  route 4.057ns (50.333%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y72         FDRE                         0.000     0.000 r  screen/vga/blue_reg[2]/C
    SLICE_X80Y72         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  screen/vga/blue_reg[2]/Q
                         net (fo=1, routed)           4.057     4.513    blue_OBUF[2]
    AB20                 OBUF (Prop_obuf_I_O)         3.547     8.060 r  blue_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.060    blue[2]
    AB20                                                              r  blue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 movement/atan/thresholds_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            thresholds[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.040ns  (logic 4.289ns (53.347%)  route 3.751ns (46.653%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y42         LDCE                         0.000     0.000 r  movement/atan/thresholds_reg[0]/G
    SLICE_X49Y42         LDCE (EnToQ_ldce_G_Q)        0.767     0.767 r  movement/atan/thresholds_reg[0]/Q
                         net (fo=1, routed)           3.751     4.518    thresholds_OBUF[0]
    T22                  OBUF (Prop_obuf_I_O)         3.522     8.040 r  thresholds_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.040    thresholds[0]
    T22                                                               r  thresholds[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screen/vga/blue_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.001ns  (logic 3.993ns (49.902%)  route 4.008ns (50.098%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y72         FDRE                         0.000     0.000 r  screen/vga/blue_reg[3]/C
    SLICE_X80Y72         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  screen/vga/blue_reg[3]/Q
                         net (fo=1, routed)           4.008     4.464    blue_OBUF[3]
    AB19                 OBUF (Prop_obuf_I_O)         3.537     8.001 r  blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.001    blue[3]
    AB19                                                              r  blue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screen/vga/green_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.970ns  (logic 4.003ns (50.223%)  route 3.967ns (49.777%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y71         FDRE                         0.000     0.000 r  screen/vga/green_reg[3]/C
    SLICE_X80Y71         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  screen/vga/green_reg[3]/Q
                         net (fo=1, routed)           3.967     4.423    green_OBUF[3]
    AA21                 OBUF (Prop_obuf_I_O)         3.547     7.970 r  green_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.970    green[3]
    AA21                                                              r  green[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screen/vga/blue_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.957ns  (logic 3.988ns (50.122%)  route 3.969ns (49.878%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y72         FDRE                         0.000     0.000 r  screen/vga/blue_reg[0]/C
    SLICE_X80Y72         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  screen/vga/blue_reg[0]/Q
                         net (fo=1, routed)           3.969     4.425    blue_OBUF[0]
    Y21                  OBUF (Prop_obuf_I_O)         3.532     7.957 r  blue_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.957    blue[0]
    Y21                                                               r  blue[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 screen/vga/v_rn_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            screen/vga/endFrame_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.306ns  (logic 0.186ns (60.782%)  route 0.120ns (39.218%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y51         FDRE                         0.000     0.000 r  screen/vga/v_rn_reg[4]/C
    SLICE_X52Y51         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  screen/vga/v_rn_reg[4]/Q
                         net (fo=5, routed)           0.120     0.261    screen/vga/v_rn_reg_n_0_[4]
    SLICE_X51Y51         LUT6 (Prop_lut6_I3_O)        0.045     0.306 r  screen/vga/endFrame_i_1/O
                         net (fo=1, routed)           0.000     0.306    screen/vga/endFrame_i_1_n_0
    SLICE_X51Y51         FDRE                                         r  screen/vga/endFrame_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screen/vga/v_rn_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            screen/vga/v_rn_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.383ns  (logic 0.186ns (48.581%)  route 0.197ns (51.419%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y50         FDRE                         0.000     0.000 r  screen/vga/v_rn_reg[0]/C
    SLICE_X52Y50         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  screen/vga/v_rn_reg[0]/Q
                         net (fo=5, routed)           0.197     0.338    screen/vga/v_rn_reg_n_0_[0]
    SLICE_X52Y50         LUT6 (Prop_lut6_I5_O)        0.045     0.383 r  screen/vga/v_rn[0]_i_1/O
                         net (fo=1, routed)           0.000     0.383    screen/vga/v_rn[0]_i_1_n_0
    SLICE_X52Y50         FDRE                                         r  screen/vga/v_rn_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screen/vga/v_rn_reg[27]/C
                            (rising edge-triggered cell FDRE)
  Destination:            screen/vga/v_rn_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y57         FDRE                         0.000     0.000 r  screen/vga/v_rn_reg[27]/C
    SLICE_X52Y57         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  screen/vga/v_rn_reg[27]/Q
                         net (fo=2, routed)           0.133     0.274    screen/vga/v_rn_reg_n_0_[27]
    SLICE_X52Y57         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.385 r  screen/vga/v_rn_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.385    screen/vga/data0[27]
    SLICE_X52Y57         FDRE                                         r  screen/vga/v_rn_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screen/vga/v_rn_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            screen/vga/v_rn_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y56         FDRE                         0.000     0.000 r  screen/vga/v_rn_reg[23]/C
    SLICE_X52Y56         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  screen/vga/v_rn_reg[23]/Q
                         net (fo=2, routed)           0.133     0.274    screen/vga/v_rn_reg_n_0_[23]
    SLICE_X52Y56         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.385 r  screen/vga/v_rn_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.385    screen/vga/data0[23]
    SLICE_X52Y56         FDRE                                         r  screen/vga/v_rn_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screen/vga/v_rn_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            screen/vga/v_rn_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y55         FDRE                         0.000     0.000 r  screen/vga/v_rn_reg[19]/C
    SLICE_X52Y55         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  screen/vga/v_rn_reg[19]/Q
                         net (fo=2, routed)           0.134     0.275    screen/vga/v_rn_reg_n_0_[19]
    SLICE_X52Y55         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.386 r  screen/vga/v_rn_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.386    screen/vga/data0[19]
    SLICE_X52Y55         FDRE                                         r  screen/vga/v_rn_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screen/vga/v_rn_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            screen/vga/v_rn_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.396ns  (logic 0.252ns (63.690%)  route 0.144ns (36.310%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y54         FDRE                         0.000     0.000 r  screen/vga/v_rn_reg[15]/C
    SLICE_X52Y54         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  screen/vga/v_rn_reg[15]/Q
                         net (fo=3, routed)           0.144     0.285    screen/vga/v_rn_reg_n_0_[15]
    SLICE_X52Y54         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.396 r  screen/vga/v_rn_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.396    screen/vga/data0[15]
    SLICE_X52Y54         FDRE                                         r  screen/vga/v_rn_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screen/vga/h_rn_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            screen/vga/h_rn_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y55         FDRE                         0.000     0.000 r  screen/vga/h_rn_reg[23]/C
    SLICE_X62Y55         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  screen/vga/h_rn_reg[23]/Q
                         net (fo=2, routed)           0.125     0.289    screen/vga/h_rn[23]
    SLICE_X62Y55         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.399 r  screen/vga/h_rn_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.399    screen/vga/p_1_in[23]
    SLICE_X62Y55         FDRE                                         r  screen/vga/h_rn_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screen/vga/h_rn_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            screen/vga/h_rn_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y52         FDRE                         0.000     0.000 r  screen/vga/h_rn_reg[11]/C
    SLICE_X62Y52         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  screen/vga/h_rn_reg[11]/Q
                         net (fo=3, routed)           0.127     0.291    screen/vga/h_rn[11]
    SLICE_X62Y52         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.401 r  screen/vga/h_rn_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.401    screen/vga/p_1_in[11]
    SLICE_X62Y52         FDRE                                         r  screen/vga/h_rn_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screen/vga/h_rn_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            screen/vga/h_rn_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y53         FDRE                         0.000     0.000 r  screen/vga/h_rn_reg[15]/C
    SLICE_X62Y53         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  screen/vga/h_rn_reg[15]/Q
                         net (fo=3, routed)           0.127     0.291    screen/vga/h_rn[15]
    SLICE_X62Y53         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.401 r  screen/vga/h_rn_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.401    screen/vga/p_1_in[15]
    SLICE_X62Y53         FDRE                                         r  screen/vga/h_rn_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screen/vga/h_rn_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            screen/vga/h_rn_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y54         FDRE                         0.000     0.000 r  screen/vga/h_rn_reg[19]/C
    SLICE_X62Y54         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  screen/vga/h_rn_reg[19]/Q
                         net (fo=2, routed)           0.127     0.291    screen/vga/h_rn[19]
    SLICE_X62Y54         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.401 r  screen/vga/h_rn_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.401    screen/vga/p_1_in[19]
    SLICE_X62Y54         FDRE                                         r  screen/vga/h_rn_reg[19]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            27 Endpoints
Min Delay            27 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 movement/accelerometer/spi_master/sclk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sclk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.624ns  (logic 4.156ns (62.735%)  route 2.468ns (37.265%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=3567, routed)        1.752     5.514    movement/accelerometer/spi_master/clk_IBUF_BUFG
    SLICE_X20Y43         FDRE                                         r  movement/accelerometer/spi_master/sclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y43         FDRE (Prop_fdre_C_Q)         0.518     6.032 r  movement/accelerometer/spi_master/sclk_reg/Q
                         net (fo=2, routed)           2.468     8.501    sclk_OBUF
    W8                   OBUF (Prop_obuf_I_O)         3.638    12.138 r  sclk_OBUF_inst/O
                         net (fo=0)                   0.000    12.138    sclk
    W8                                                                r  sclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 movement/accelerometer/spi_master/cs_reg_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cs
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.560ns  (logic 4.244ns (64.702%)  route 2.315ns (35.298%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=3567, routed)        1.751     5.513    movement/accelerometer/spi_master/clk_IBUF_BUFG
    SLICE_X20Y41         FDPE                                         r  movement/accelerometer/spi_master/cs_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y41         FDPE (Prop_fdpe_C_Q)         0.518     6.031 r  movement/accelerometer/spi_master/cs_reg_lopt_replica/Q
                         net (fo=1, routed)           2.315     8.347    lopt
    W12                  OBUF (Prop_obuf_I_O)         3.726    12.073 r  cs_OBUF_inst/O
                         net (fo=0)                   0.000    12.073    cs
    W12                                                               r  cs (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 movement/accelerometer/spi_master/mosi_tristate_oe_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mosi
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.540ns  (logic 4.072ns (62.256%)  route 2.468ns (37.744%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=3567, routed)        1.752     5.514    movement/accelerometer/spi_master/clk_IBUF_BUFG
    SLICE_X20Y46         FDRE                                         r  movement/accelerometer/spi_master/mosi_tristate_oe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y46         FDRE (Prop_fdre_C_Q)         0.518     6.032 r  movement/accelerometer/spi_master/mosi_tristate_oe_reg/Q
                         net (fo=2, routed)           2.468     8.501    mosi_OBUF
    V10                  OBUFT (Prop_obuft_I_O)       3.554    12.054 r  mosi_OBUFT_inst/O
                         net (fo=0)                   0.000    12.054    mosi
    V10                                                               r  mosi (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/gen_rtl.gen_reg.d_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            movement/atan/angle_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.175ns  (logic 1.786ns (34.511%)  route 3.389ns (65.489%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=3567, routed)        1.663     5.425    movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/aclk
    SLICE_X46Y39         FDRE                                         r  movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/gen_rtl.gen_reg.d_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y39         FDRE (Prop_fdre_C_Q)         0.518     5.943 r  movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/gen_rtl.gen_reg.d_reg_reg[4]/Q
                         net (fo=8, routed)           0.964     6.908    movement/atan/buffer_angle[4]
    SLICE_X45Y40         LUT6 (Prop_lut6_I4_O)        0.124     7.032 r  movement/atan/thresholds_reg[3]_i_2/O
                         net (fo=6, routed)           0.812     7.844    movement/atan/thresholds_reg[3]_i_2_n_0
    SLICE_X47Y40         LUT4 (Prop_lut4_I1_O)        0.124     7.968 r  movement/atan/minusOp_carry_i_2/O
                         net (fo=1, routed)           0.000     7.968    movement/atan/minusOp_carry_i_2_n_0
    SLICE_X47Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.369 r  movement/atan/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     8.369    movement/atan/minusOp_carry_n_0
    SLICE_X47Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.682 r  movement/atan/minusOp_carry__0/O[3]
                         net (fo=1, routed)           0.802     9.483    movement/atan/minusOp_carry__0_n_4
    SLICE_X47Y42         LUT6 (Prop_lut6_I4_O)        0.306     9.789 r  movement/atan/angle_reg[7]_i_1/O
                         net (fo=1, routed)           0.811    10.601    movement/atan/angle_reg[7]_i_1_n_0
    SLICE_X47Y41         LDCE                                         r  movement/atan/angle_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/gen_rtl.gen_reg.d_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            movement/atan/angle_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.963ns  (logic 1.708ns (34.415%)  route 3.255ns (65.585%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=3567, routed)        1.663     5.425    movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/aclk
    SLICE_X46Y39         FDRE                                         r  movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/gen_rtl.gen_reg.d_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y39         FDRE (Prop_fdre_C_Q)         0.518     5.943 r  movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/gen_rtl.gen_reg.d_reg_reg[4]/Q
                         net (fo=8, routed)           0.964     6.908    movement/atan/buffer_angle[4]
    SLICE_X45Y40         LUT6 (Prop_lut6_I4_O)        0.124     7.032 r  movement/atan/thresholds_reg[3]_i_2/O
                         net (fo=6, routed)           0.812     7.844    movement/atan/thresholds_reg[3]_i_2_n_0
    SLICE_X47Y40         LUT4 (Prop_lut4_I1_O)        0.124     7.968 r  movement/atan/minusOp_carry_i_2/O
                         net (fo=1, routed)           0.000     7.968    movement/atan/minusOp_carry_i_2_n_0
    SLICE_X47Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.369 r  movement/atan/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     8.369    movement/atan/minusOp_carry_n_0
    SLICE_X47Y41         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.608 r  movement/atan/minusOp_carry__0/O[2]
                         net (fo=1, routed)           0.671     9.278    movement/atan/minusOp_carry__0_n_5
    SLICE_X46Y41         LUT6 (Prop_lut6_I4_O)        0.302     9.580 r  movement/atan/angle_reg[6]_i_1/O
                         net (fo=1, routed)           0.808    10.388    movement/atan/angle_reg[6]_i_1_n_0
    SLICE_X47Y41         LDCE                                         r  movement/atan/angle_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/gen_rtl.gen_reg.d_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            movement/atan/angle_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.807ns  (logic 1.804ns (37.528%)  route 3.003ns (62.472%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=3567, routed)        1.663     5.425    movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/aclk
    SLICE_X46Y39         FDRE                                         r  movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/gen_rtl.gen_reg.d_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y39         FDRE (Prop_fdre_C_Q)         0.518     5.943 r  movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/gen_rtl.gen_reg.d_reg_reg[4]/Q
                         net (fo=8, routed)           0.964     6.908    movement/atan/buffer_angle[4]
    SLICE_X45Y40         LUT6 (Prop_lut6_I4_O)        0.124     7.032 r  movement/atan/thresholds_reg[3]_i_2/O
                         net (fo=6, routed)           0.812     7.844    movement/atan/thresholds_reg[3]_i_2_n_0
    SLICE_X47Y40         LUT4 (Prop_lut4_I1_O)        0.124     7.968 r  movement/atan/minusOp_carry_i_2/O
                         net (fo=1, routed)           0.000     7.968    movement/atan/minusOp_carry_i_2_n_0
    SLICE_X47Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.369 r  movement/atan/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     8.369    movement/atan/minusOp_carry_n_0
    SLICE_X47Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.703 r  movement/atan/minusOp_carry__0/O[1]
                         net (fo=1, routed)           0.521     9.223    movement/atan/minusOp_carry__0_n_6
    SLICE_X46Y41         LUT6 (Prop_lut6_I4_O)        0.303     9.526 r  movement/atan/angle_reg[5]_i_1/O
                         net (fo=1, routed)           0.706    10.233    movement/atan/angle_reg[5]_i_1_n_0
    SLICE_X47Y41         LDCE                                         r  movement/atan/angle_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/gen_rtl.gen_reg.d_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            movement/atan/angle_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.724ns  (logic 1.688ns (35.733%)  route 3.036ns (64.267%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=3567, routed)        1.663     5.425    movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/aclk
    SLICE_X46Y39         FDRE                                         r  movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/gen_rtl.gen_reg.d_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y39         FDRE (Prop_fdre_C_Q)         0.518     5.943 r  movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/gen_rtl.gen_reg.d_reg_reg[4]/Q
                         net (fo=8, routed)           0.964     6.908    movement/atan/buffer_angle[4]
    SLICE_X45Y40         LUT6 (Prop_lut6_I4_O)        0.124     7.032 r  movement/atan/thresholds_reg[3]_i_2/O
                         net (fo=6, routed)           0.812     7.844    movement/atan/thresholds_reg[3]_i_2_n_0
    SLICE_X47Y40         LUT4 (Prop_lut4_I1_O)        0.124     7.968 r  movement/atan/minusOp_carry_i_2/O
                         net (fo=1, routed)           0.000     7.968    movement/atan/minusOp_carry_i_2_n_0
    SLICE_X47Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.369 r  movement/atan/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     8.369    movement/atan/minusOp_carry_n_0
    SLICE_X47Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.591 r  movement/atan/minusOp_carry__0/O[0]
                         net (fo=1, routed)           0.712     9.302    movement/atan/minusOp_carry__0_n_7
    SLICE_X46Y41         LUT6 (Prop_lut6_I4_O)        0.299     9.601 r  movement/atan/angle_reg[4]_i_1/O
                         net (fo=1, routed)           0.548    10.149    movement/atan/angle_reg[4]_i_1_n_0
    SLICE_X47Y40         LDCE                                         r  movement/atan/angle_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/gen_rtl.gen_reg.d_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            movement/atan/thresholds_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.684ns  (logic 0.890ns (19.003%)  route 3.794ns (80.997%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=3567, routed)        1.663     5.425    movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/aclk
    SLICE_X46Y39         FDRE                                         r  movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/gen_rtl.gen_reg.d_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y39         FDRE (Prop_fdre_C_Q)         0.518     5.943 r  movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/gen_rtl.gen_reg.d_reg_reg[4]/Q
                         net (fo=8, routed)           0.964     6.908    movement/atan/buffer_angle[4]
    SLICE_X45Y40         LUT6 (Prop_lut6_I4_O)        0.124     7.032 r  movement/atan/thresholds_reg[3]_i_2/O
                         net (fo=6, routed)           0.818     7.850    movement/atan/thresholds_reg[3]_i_2_n_0
    SLICE_X45Y41         LUT4 (Prop_lut4_I1_O)        0.124     7.974 f  movement/atan/angle_reg[7]_i_5/O
                         net (fo=12, routed)          1.037     9.011    movement/atan/angle_reg[7]_i_5_n_0
    SLICE_X47Y42         LUT4 (Prop_lut4_I3_O)        0.124     9.135 r  movement/atan/thresholds_reg[1]_i_1/O
                         net (fo=1, routed)           0.974    10.109    movement/atan/thresholds_reg[1]_i_1_n_0
    SLICE_X49Y42         LDCE                                         r  movement/atan/thresholds_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/gen_rtl.gen_reg.d_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            movement/atan/angle_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.396ns  (logic 1.320ns (30.026%)  route 3.076ns (69.974%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=3567, routed)        1.663     5.425    movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/aclk
    SLICE_X46Y39         FDRE                                         r  movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/gen_rtl.gen_reg.d_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y39         FDRE (Prop_fdre_C_Q)         0.518     5.943 r  movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/gen_rtl.gen_reg.d_reg_reg[4]/Q
                         net (fo=8, routed)           0.964     6.908    movement/atan/buffer_angle[4]
    SLICE_X45Y40         LUT6 (Prop_lut6_I4_O)        0.124     7.032 r  movement/atan/thresholds_reg[3]_i_2/O
                         net (fo=6, routed)           0.812     7.844    movement/atan/thresholds_reg[3]_i_2_n_0
    SLICE_X47Y40         LUT4 (Prop_lut4_I1_O)        0.124     7.968 r  movement/atan/minusOp_carry_i_2/O
                         net (fo=1, routed)           0.000     7.968    movement/atan/minusOp_carry_i_2_n_0
    SLICE_X47Y40         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     8.216 r  movement/atan/minusOp_carry/O[3]
                         net (fo=1, routed)           0.807     9.022    movement/atan/minusOp_carry_n_4
    SLICE_X46Y41         LUT6 (Prop_lut6_I3_O)        0.306     9.328 r  movement/atan/angle_reg[3]_i_1/O
                         net (fo=1, routed)           0.493     9.822    movement/atan/angle_reg[3]_i_1_n_0
    SLICE_X47Y41         LDCE                                         r  movement/atan/angle_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/gen_rtl.gen_reg.d_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            movement/atan/thresholds_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.391ns  (logic 0.914ns (20.816%)  route 3.477ns (79.184%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=3567, routed)        1.663     5.425    movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/aclk
    SLICE_X46Y39         FDRE                                         r  movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/gen_rtl.gen_reg.d_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y39         FDRE (Prop_fdre_C_Q)         0.518     5.943 r  movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/gen_rtl.gen_reg.d_reg_reg[4]/Q
                         net (fo=8, routed)           0.964     6.908    movement/atan/buffer_angle[4]
    SLICE_X45Y40         LUT6 (Prop_lut6_I4_O)        0.124     7.032 r  movement/atan/thresholds_reg[3]_i_2/O
                         net (fo=6, routed)           0.818     7.850    movement/atan/thresholds_reg[3]_i_2_n_0
    SLICE_X45Y41         LUT4 (Prop_lut4_I1_O)        0.124     7.974 f  movement/atan/angle_reg[7]_i_5/O
                         net (fo=12, routed)          0.887     8.861    movement/atan/angle_reg[7]_i_5_n_0
    SLICE_X46Y42         LUT5 (Prop_lut5_I4_O)        0.148     9.009 r  movement/atan/thresholds_reg[0]_i_1/O
                         net (fo=1, routed)           0.808     9.816    movement/atan/thresholds_reg[0]_i_1_n_0
    SLICE_X49Y42         LDCE                                         r  movement/atan/thresholds_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 screen/outMaster/g_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screen/vga/green_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.496ns  (logic 0.141ns (28.405%)  route 0.355ns (71.595%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=3567, routed)        0.576     1.523    screen/outMaster/clk_IBUF_BUFG
    SLICE_X65Y83         FDRE                                         r  screen/outMaster/g_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y83         FDRE (Prop_fdre_C_Q)         0.141     1.664 r  screen/outMaster/g_reg[2]/Q
                         net (fo=1, routed)           0.355     2.019    screen/vga/g[2]
    SLICE_X66Y71         FDRE                                         r  screen/vga/green_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/gen_rtl.gen_reg.d_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            movement/atan/angle_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.557ns  (logic 0.209ns (37.543%)  route 0.348ns (62.457%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=3567, routed)        0.559     1.506    movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/aclk
    SLICE_X46Y40         FDRE                                         r  movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/gen_rtl.gen_reg.d_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y40         FDRE (Prop_fdre_C_Q)         0.164     1.670 f  movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/gen_rtl.gen_reg.d_reg_reg[7]/Q
                         net (fo=18, routed)          0.191     1.861    movement/atan/buffer_angle[7]
    SLICE_X46Y41         LUT6 (Prop_lut6_I2_O)        0.045     1.906 r  movement/atan/angle_reg[3]_i_1/O
                         net (fo=1, routed)           0.156     2.063    movement/atan/angle_reg[3]_i_1_n_0
    SLICE_X47Y41         LDCE                                         r  movement/atan/angle_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/gen_rtl.gen_reg.d_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            movement/atan/angle_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.560ns  (logic 0.209ns (37.339%)  route 0.351ns (62.661%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=3567, routed)        0.559     1.506    movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/aclk
    SLICE_X46Y40         FDRE                                         r  movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/gen_rtl.gen_reg.d_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y40         FDRE (Prop_fdre_C_Q)         0.164     1.670 r  movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/gen_rtl.gen_reg.d_reg_reg[7]/Q
                         net (fo=18, routed)          0.194     1.864    movement/atan/buffer_angle[7]
    SLICE_X46Y40         LUT6 (Prop_lut6_I2_O)        0.045     1.909 r  movement/atan/angle_reg[0]_i_1/O
                         net (fo=1, routed)           0.156     2.066    movement/atan/angle_reg[0]_i_1_n_0
    SLICE_X47Y40         LDCE                                         r  movement/atan/angle_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screen/outMaster/r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screen/vga/red_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.555ns  (logic 0.128ns (23.080%)  route 0.427ns (76.920%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=3567, routed)        0.576     1.523    screen/outMaster/clk_IBUF_BUFG
    SLICE_X65Y83         FDRE                                         r  screen/outMaster/r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y83         FDRE (Prop_fdre_C_Q)         0.128     1.651 r  screen/outMaster/r_reg[2]/Q
                         net (fo=1, routed)           0.427     2.078    screen/vga/r[2]
    SLICE_X66Y71         FDRE                                         r  screen/vga/red_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/gen_rtl.gen_reg.d_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            movement/atan/angle_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.589ns  (logic 0.209ns (35.465%)  route 0.380ns (64.535%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=3567, routed)        0.559     1.506    movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/aclk
    SLICE_X46Y40         FDRE                                         r  movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/gen_rtl.gen_reg.d_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y40         FDRE (Prop_fdre_C_Q)         0.164     1.670 r  movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/gen_rtl.gen_reg.d_reg_reg[7]/Q
                         net (fo=18, routed)          0.189     1.859    movement/atan/buffer_angle[7]
    SLICE_X46Y41         LUT6 (Prop_lut6_I2_O)        0.045     1.904 r  movement/atan/angle_reg[4]_i_1/O
                         net (fo=1, routed)           0.191     2.095    movement/atan/angle_reg[4]_i_1_n_0
    SLICE_X47Y40         LDCE                                         r  movement/atan/angle_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/gen_rtl.gen_reg.d_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            movement/atan/angle_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.626ns  (logic 0.209ns (33.370%)  route 0.417ns (66.630%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=3567, routed)        0.559     1.506    movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/aclk
    SLICE_X46Y40         FDRE                                         r  movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/gen_rtl.gen_reg.d_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y40         FDRE (Prop_fdre_C_Q)         0.164     1.670 r  movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/gen_rtl.gen_reg.d_reg_reg[7]/Q
                         net (fo=18, routed)          0.198     1.868    movement/atan/buffer_angle[7]
    SLICE_X46Y40         LUT6 (Prop_lut6_I2_O)        0.045     1.913 r  movement/atan/angle_reg[1]_i_1/O
                         net (fo=1, routed)           0.219     2.132    movement/atan/angle_reg[1]_i_1_n_0
    SLICE_X47Y40         LDCE                                         r  movement/atan/angle_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/gen_rtl.gen_reg.d_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            movement/atan/thresholds_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.633ns  (logic 0.209ns (33.006%)  route 0.424ns (66.994%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=3567, routed)        0.559     1.506    movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/aclk
    SLICE_X46Y40         FDRE                                         r  movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/gen_rtl.gen_reg.d_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y40         FDRE (Prop_fdre_C_Q)         0.164     1.670 r  movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/gen_rtl.gen_reg.d_reg_reg[6]/Q
                         net (fo=20, routed)          0.202     1.872    movement/atan/buffer_angle[6]
    SLICE_X47Y42         LUT5 (Prop_lut5_I0_O)        0.045     1.917 r  movement/atan/thresholds_reg[2]_i_1/O
                         net (fo=1, routed)           0.222     2.139    movement/atan/thresholds_reg[2]_i_1_n_0
    SLICE_X49Y42         LDCE                                         r  movement/atan/thresholds_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/gen_rtl.gen_reg.d_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            movement/atan/thresholds_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.665ns  (logic 0.212ns (31.865%)  route 0.453ns (68.135%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=3567, routed)        0.559     1.506    movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/aclk
    SLICE_X46Y40         FDRE                                         r  movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/gen_rtl.gen_reg.d_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y40         FDRE (Prop_fdre_C_Q)         0.164     1.670 r  movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/gen_rtl.gen_reg.d_reg_reg[5]/Q
                         net (fo=8, routed)           0.172     1.842    movement/atan/buffer_angle[5]
    SLICE_X46Y42         LUT5 (Prop_lut5_I2_O)        0.048     1.890 r  movement/atan/thresholds_reg[0]_i_1/O
                         net (fo=1, routed)           0.282     2.171    movement/atan/thresholds_reg[0]_i_1_n_0
    SLICE_X49Y42         LDCE                                         r  movement/atan/thresholds_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/gen_rtl.gen_reg.d_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            movement/atan/thresholds_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.728ns  (logic 0.209ns (28.717%)  route 0.519ns (71.283%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=3567, routed)        0.559     1.506    movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/aclk
    SLICE_X46Y40         FDRE                                         r  movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/gen_rtl.gen_reg.d_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y40         FDRE (Prop_fdre_C_Q)         0.164     1.670 r  movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/gen_rtl.gen_reg.d_reg_reg[6]/Q
                         net (fo=20, routed)          0.236     1.906    movement/atan/buffer_angle[6]
    SLICE_X47Y42         LUT6 (Prop_lut6_I0_O)        0.045     1.951 r  movement/atan/thresholds_reg[3]_i_1/O
                         net (fo=1, routed)           0.283     2.234    movement/atan/thresholds_reg[3]_i_1_n_0
    SLICE_X49Y42         LDCE                                         r  movement/atan/thresholds_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/gen_rtl.gen_reg.d_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            movement/atan/angle_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.740ns  (logic 0.209ns (28.246%)  route 0.531ns (71.754%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=3567, routed)        0.559     1.506    movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/aclk
    SLICE_X46Y40         FDRE                                         r  movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/gen_rtl.gen_reg.d_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y40         FDRE (Prop_fdre_C_Q)         0.164     1.670 f  movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/gen_rtl.gen_reg.d_reg_reg[6]/Q
                         net (fo=20, routed)          0.300     1.970    movement/atan/buffer_angle[6]
    SLICE_X46Y41         LUT6 (Prop_lut6_I0_O)        0.045     2.015 r  movement/atan/angle_reg[5]_i_1/O
                         net (fo=1, routed)           0.231     2.246    movement/atan/angle_reg[5]_i_1_n_0
    SLICE_X47Y41         LDCE                                         r  movement/atan/angle_reg[5]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay           806 Endpoints
Min Delay           806 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            movement/accelerometer/acceleration_x_reg[13]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.720ns  (logic 1.078ns (11.094%)  route 8.642ns (88.906%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.050ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G22                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    G22                  IBUF (Prop_ibuf_I_O)         0.954     0.954 r  reset_IBUF_inst/O
                         net (fo=21, routed)          6.224     7.178    movement/accelerometer/spi_master/reset_IBUF
    SLICE_X20Y44         LUT1 (Prop_lut1_I0_O)        0.124     7.302 f  movement/accelerometer/spi_master/state_i_2/O
                         net (fo=47, routed)          2.418     9.720    movement/accelerometer/AR[0]
    SLICE_X31Y42         FDCE                                         f  movement/accelerometer/acceleration_x_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=3567, routed)        1.567     5.050    movement/accelerometer/clk_IBUF_BUFG
    SLICE_X31Y42         FDCE                                         r  movement/accelerometer/acceleration_x_reg[13]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            movement/accelerometer/acceleration_x_reg[15]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.720ns  (logic 1.078ns (11.094%)  route 8.642ns (88.906%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.050ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G22                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    G22                  IBUF (Prop_ibuf_I_O)         0.954     0.954 r  reset_IBUF_inst/O
                         net (fo=21, routed)          6.224     7.178    movement/accelerometer/spi_master/reset_IBUF
    SLICE_X20Y44         LUT1 (Prop_lut1_I0_O)        0.124     7.302 f  movement/accelerometer/spi_master/state_i_2/O
                         net (fo=47, routed)          2.418     9.720    movement/accelerometer/AR[0]
    SLICE_X31Y42         FDCE                                         f  movement/accelerometer/acceleration_x_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=3567, routed)        1.567     5.050    movement/accelerometer/clk_IBUF_BUFG
    SLICE_X31Y42         FDCE                                         r  movement/accelerometer/acceleration_x_reg[15]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            movement/accelerometer/acceleration_x_reg[9]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.720ns  (logic 1.078ns (11.094%)  route 8.642ns (88.906%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.050ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G22                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    G22                  IBUF (Prop_ibuf_I_O)         0.954     0.954 r  reset_IBUF_inst/O
                         net (fo=21, routed)          6.224     7.178    movement/accelerometer/spi_master/reset_IBUF
    SLICE_X20Y44         LUT1 (Prop_lut1_I0_O)        0.124     7.302 f  movement/accelerometer/spi_master/state_i_2/O
                         net (fo=47, routed)          2.418     9.720    movement/accelerometer/AR[0]
    SLICE_X31Y42         FDCE                                         f  movement/accelerometer/acceleration_x_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=3567, routed)        1.567     5.050    movement/accelerometer/clk_IBUF_BUFG
    SLICE_X31Y42         FDCE                                         r  movement/accelerometer/acceleration_x_reg[9]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            movement/accelerometer/acceleration_y_reg[12]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.720ns  (logic 1.078ns (11.094%)  route 8.642ns (88.906%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.050ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G22                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    G22                  IBUF (Prop_ibuf_I_O)         0.954     0.954 r  reset_IBUF_inst/O
                         net (fo=21, routed)          6.224     7.178    movement/accelerometer/spi_master/reset_IBUF
    SLICE_X20Y44         LUT1 (Prop_lut1_I0_O)        0.124     7.302 f  movement/accelerometer/spi_master/state_i_2/O
                         net (fo=47, routed)          2.418     9.720    movement/accelerometer/AR[0]
    SLICE_X31Y42         FDCE                                         f  movement/accelerometer/acceleration_y_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=3567, routed)        1.567     5.050    movement/accelerometer/clk_IBUF_BUFG
    SLICE_X31Y42         FDCE                                         r  movement/accelerometer/acceleration_y_reg[12]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            movement/accelerometer/acceleration_y_reg[13]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.720ns  (logic 1.078ns (11.094%)  route 8.642ns (88.906%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.050ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G22                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    G22                  IBUF (Prop_ibuf_I_O)         0.954     0.954 r  reset_IBUF_inst/O
                         net (fo=21, routed)          6.224     7.178    movement/accelerometer/spi_master/reset_IBUF
    SLICE_X20Y44         LUT1 (Prop_lut1_I0_O)        0.124     7.302 f  movement/accelerometer/spi_master/state_i_2/O
                         net (fo=47, routed)          2.418     9.720    movement/accelerometer/AR[0]
    SLICE_X31Y42         FDCE                                         f  movement/accelerometer/acceleration_y_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=3567, routed)        1.567     5.050    movement/accelerometer/clk_IBUF_BUFG
    SLICE_X31Y42         FDCE                                         r  movement/accelerometer/acceleration_y_reg[13]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            movement/accelerometer/acceleration_y_reg[14]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.720ns  (logic 1.078ns (11.094%)  route 8.642ns (88.906%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.050ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G22                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    G22                  IBUF (Prop_ibuf_I_O)         0.954     0.954 r  reset_IBUF_inst/O
                         net (fo=21, routed)          6.224     7.178    movement/accelerometer/spi_master/reset_IBUF
    SLICE_X20Y44         LUT1 (Prop_lut1_I0_O)        0.124     7.302 f  movement/accelerometer/spi_master/state_i_2/O
                         net (fo=47, routed)          2.418     9.720    movement/accelerometer/AR[0]
    SLICE_X31Y42         FDCE                                         f  movement/accelerometer/acceleration_y_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=3567, routed)        1.567     5.050    movement/accelerometer/clk_IBUF_BUFG
    SLICE_X31Y42         FDCE                                         r  movement/accelerometer/acceleration_y_reg[14]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            movement/accelerometer/acceleration_y_reg[15]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.720ns  (logic 1.078ns (11.094%)  route 8.642ns (88.906%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.050ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G22                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    G22                  IBUF (Prop_ibuf_I_O)         0.954     0.954 r  reset_IBUF_inst/O
                         net (fo=21, routed)          6.224     7.178    movement/accelerometer/spi_master/reset_IBUF
    SLICE_X20Y44         LUT1 (Prop_lut1_I0_O)        0.124     7.302 f  movement/accelerometer/spi_master/state_i_2/O
                         net (fo=47, routed)          2.418     9.720    movement/accelerometer/AR[0]
    SLICE_X31Y42         FDCE                                         f  movement/accelerometer/acceleration_y_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=3567, routed)        1.567     5.050    movement/accelerometer/clk_IBUF_BUFG
    SLICE_X31Y42         FDCE                                         r  movement/accelerometer/acceleration_y_reg[15]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            movement/accelerometer/spi_master/receive_reg[2]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.720ns  (logic 1.078ns (11.094%)  route 8.642ns (88.906%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.050ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G22                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    G22                  IBUF (Prop_ibuf_I_O)         0.954     0.954 r  reset_IBUF_inst/O
                         net (fo=21, routed)          6.224     7.178    movement/accelerometer/spi_master/reset_IBUF
    SLICE_X20Y44         LUT1 (Prop_lut1_I0_O)        0.124     7.302 f  movement/accelerometer/spi_master/state_i_2/O
                         net (fo=47, routed)          2.418     9.720    movement/accelerometer/spi_master/reset
    SLICE_X30Y42         FDCE                                         f  movement/accelerometer/spi_master/receive_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=3567, routed)        1.567     5.050    movement/accelerometer/spi_master/clk_IBUF_BUFG
    SLICE_X30Y42         FDCE                                         r  movement/accelerometer/spi_master/receive_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            movement/accelerometer/spi_master/receive_reg[3]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.720ns  (logic 1.078ns (11.094%)  route 8.642ns (88.906%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.050ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G22                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    G22                  IBUF (Prop_ibuf_I_O)         0.954     0.954 r  reset_IBUF_inst/O
                         net (fo=21, routed)          6.224     7.178    movement/accelerometer/spi_master/reset_IBUF
    SLICE_X20Y44         LUT1 (Prop_lut1_I0_O)        0.124     7.302 f  movement/accelerometer/spi_master/state_i_2/O
                         net (fo=47, routed)          2.418     9.720    movement/accelerometer/spi_master/reset
    SLICE_X30Y42         FDCE                                         f  movement/accelerometer/spi_master/receive_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=3567, routed)        1.567     5.050    movement/accelerometer/spi_master/clk_IBUF_BUFG
    SLICE_X30Y42         FDCE                                         r  movement/accelerometer/spi_master/receive_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            movement/accelerometer/spi_master/receive_reg[4]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.720ns  (logic 1.078ns (11.094%)  route 8.642ns (88.906%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.050ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G22                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    G22                  IBUF (Prop_ibuf_I_O)         0.954     0.954 r  reset_IBUF_inst/O
                         net (fo=21, routed)          6.224     7.178    movement/accelerometer/spi_master/reset_IBUF
    SLICE_X20Y44         LUT1 (Prop_lut1_I0_O)        0.124     7.302 f  movement/accelerometer/spi_master/state_i_2/O
                         net (fo=47, routed)          2.418     9.720    movement/accelerometer/spi_master/reset
    SLICE_X30Y42         FDCE                                         f  movement/accelerometer/spi_master/receive_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=3567, routed)        1.567     5.050    movement/accelerometer/spi_master/clk_IBUF_BUFG
    SLICE_X30Y42         FDCE                                         r  movement/accelerometer/spi_master/receive_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[0]
                            (internal pin)
  Destination:            movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y8           DSP48E1                      0.000     0.000 r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[0]
                         net (fo=1, routed)           0.002     0.002    movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/acout[0,0][0]
    DSP48_X3Y9           DSP48E1                                      r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=3567, routed)        1.869     5.631    movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/CLK
    DSP48_X3Y9           DSP48E1                                      r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[10]
                            (internal pin)
  Destination:            movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y8           DSP48E1                      0.000     0.000 r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[10]
                         net (fo=1, routed)           0.002     0.002    movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/acout[0,0][10]
    DSP48_X3Y9           DSP48E1                                      r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=3567, routed)        1.869     5.631    movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/CLK
    DSP48_X3Y9           DSP48E1                                      r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[11]
                            (internal pin)
  Destination:            movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y8           DSP48E1                      0.000     0.000 r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[11]
                         net (fo=1, routed)           0.002     0.002    movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/acout[0,0][11]
    DSP48_X3Y9           DSP48E1                                      r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=3567, routed)        1.869     5.631    movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/CLK
    DSP48_X3Y9           DSP48E1                                      r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[12]
                            (internal pin)
  Destination:            movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y8           DSP48E1                      0.000     0.000 r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[12]
                         net (fo=1, routed)           0.002     0.002    movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/acout[0,0][12]
    DSP48_X3Y9           DSP48E1                                      r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=3567, routed)        1.869     5.631    movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/CLK
    DSP48_X3Y9           DSP48E1                                      r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[13]
                            (internal pin)
  Destination:            movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y8           DSP48E1                      0.000     0.000 r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[13]
                         net (fo=1, routed)           0.002     0.002    movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/acout[0,0][13]
    DSP48_X3Y9           DSP48E1                                      r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=3567, routed)        1.869     5.631    movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/CLK
    DSP48_X3Y9           DSP48E1                                      r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[14]
                            (internal pin)
  Destination:            movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y8           DSP48E1                      0.000     0.000 r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[14]
                         net (fo=1, routed)           0.002     0.002    movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/acout[0,0][14]
    DSP48_X3Y9           DSP48E1                                      r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=3567, routed)        1.869     5.631    movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/CLK
    DSP48_X3Y9           DSP48E1                                      r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[15]
                            (internal pin)
  Destination:            movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y8           DSP48E1                      0.000     0.000 r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[15]
                         net (fo=1, routed)           0.002     0.002    movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/acout[0,0][15]
    DSP48_X3Y9           DSP48E1                                      r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=3567, routed)        1.869     5.631    movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/CLK
    DSP48_X3Y9           DSP48E1                                      r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[16]
                            (internal pin)
  Destination:            movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y8           DSP48E1                      0.000     0.000 r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/acout[0,0][16]
    DSP48_X3Y9           DSP48E1                                      r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=3567, routed)        1.869     5.631    movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/CLK
    DSP48_X3Y9           DSP48E1                                      r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[17]
                            (internal pin)
  Destination:            movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y8           DSP48E1                      0.000     0.000 r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[17]
                         net (fo=1, routed)           0.002     0.002    movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/acout[0,0][17]
    DSP48_X3Y9           DSP48E1                                      r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=3567, routed)        1.869     5.631    movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/CLK
    DSP48_X3Y9           DSP48E1                                      r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[18]
                            (internal pin)
  Destination:            movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y8           DSP48E1                      0.000     0.000 r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[18]
                         net (fo=1, routed)           0.002     0.002    movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/acout[0,0][18]
    DSP48_X3Y9           DSP48E1                                      r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=3567, routed)        1.869     5.631    movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/CLK
    DSP48_X3Y9           DSP48E1                                      r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK





