###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       172879   # Number of WRITE/WRITEP commands
num_reads_done                 =       487559   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       389621   # Number of read row buffer hits
num_read_cmds                  =       487559   # Number of READ/READP commands
num_writes_done                =       172882   # Number of read requests issued
num_write_row_hits             =       123031   # Number of write row buffer hits
num_act_cmds                   =       148282   # Number of ACT commands
num_pre_cmds                   =       148254   # Number of PRE commands
num_ondemand_pres              =       126701   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9431457   # Cyles of rank active rank.0
rank_active_cycles.1           =      9111962   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       568543   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       888038   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       613546   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         4073   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         2274   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2058   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          795   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          719   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1251   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2136   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2125   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         3631   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        27833   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           14   # Write cmd latency (cycles)
write_latency[20-39]           =          468   # Write cmd latency (cycles)
write_latency[40-59]           =          838   # Write cmd latency (cycles)
write_latency[60-79]           =         2216   # Write cmd latency (cycles)
write_latency[80-99]           =         4751   # Write cmd latency (cycles)
write_latency[100-119]         =         6636   # Write cmd latency (cycles)
write_latency[120-139]         =        10393   # Write cmd latency (cycles)
write_latency[140-159]         =        11461   # Write cmd latency (cycles)
write_latency[160-179]         =        12168   # Write cmd latency (cycles)
write_latency[180-199]         =        12233   # Write cmd latency (cycles)
write_latency[200-]            =       111701   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       225841   # Read request latency (cycles)
read_latency[40-59]            =        69954   # Read request latency (cycles)
read_latency[60-79]            =        67949   # Read request latency (cycles)
read_latency[80-99]            =        22097   # Read request latency (cycles)
read_latency[100-119]          =        15413   # Read request latency (cycles)
read_latency[120-139]          =        12245   # Read request latency (cycles)
read_latency[140-159]          =         7843   # Read request latency (cycles)
read_latency[160-179]          =         6189   # Read request latency (cycles)
read_latency[180-199]          =         5355   # Read request latency (cycles)
read_latency[200-]             =        54673   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  8.63012e+08   # Write energy
read_energy                    =  1.96584e+09   # Read energy
act_energy                     =    4.057e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.72901e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.26258e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.88523e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.68586e+09   # Active standby energy rank.1
average_read_latency           =      98.5932   # Average read request latency (cycles)
average_interarrival           =      15.1404   # Average request interarrival latency (cycles)
total_energy                   =  1.62095e+10   # Total energy (pJ)
average_power                  =      1620.95   # Average power (mW)
average_bandwidth              =      5.63576   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       171457   # Number of WRITE/WRITEP commands
num_reads_done                 =       477811   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       391205   # Number of read row buffer hits
num_read_cmds                  =       477810   # Number of READ/READP commands
num_writes_done                =       171458   # Number of read requests issued
num_write_row_hits             =       129460   # Number of write row buffer hits
num_act_cmds                   =       128981   # Number of ACT commands
num_pre_cmds                   =       128955   # Number of PRE commands
num_ondemand_pres              =       107133   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9294158   # Cyles of rank active rank.0
rank_active_cycles.1           =      9246569   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       705842   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       753431   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       601009   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         5492   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         2271   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2043   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          695   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          709   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1216   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2106   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2031   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         3682   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        28015   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           19   # Write cmd latency (cycles)
write_latency[20-39]           =          658   # Write cmd latency (cycles)
write_latency[40-59]           =         1440   # Write cmd latency (cycles)
write_latency[60-79]           =         3429   # Write cmd latency (cycles)
write_latency[80-99]           =         7033   # Write cmd latency (cycles)
write_latency[100-119]         =         9542   # Write cmd latency (cycles)
write_latency[120-139]         =        12549   # Write cmd latency (cycles)
write_latency[140-159]         =        12382   # Write cmd latency (cycles)
write_latency[160-179]         =        12338   # Write cmd latency (cycles)
write_latency[180-199]         =        11561   # Write cmd latency (cycles)
write_latency[200-]            =       100506   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            1   # Read request latency (cycles)
read_latency[20-39]            =       228753   # Read request latency (cycles)
read_latency[40-59]            =        73266   # Read request latency (cycles)
read_latency[60-79]            =        66977   # Read request latency (cycles)
read_latency[80-99]            =        20929   # Read request latency (cycles)
read_latency[100-119]          =        14817   # Read request latency (cycles)
read_latency[120-139]          =        11867   # Read request latency (cycles)
read_latency[140-159]          =         7108   # Read request latency (cycles)
read_latency[160-179]          =         5546   # Read request latency (cycles)
read_latency[180-199]          =         4429   # Read request latency (cycles)
read_latency[200-]             =        44118   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  8.55913e+08   # Write energy
read_energy                    =  1.92653e+09   # Read energy
act_energy                     =  3.52892e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.38804e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.61647e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.79955e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.76986e+09   # Active standby energy rank.1
average_read_latency           =      87.0966   # Average read request latency (cycles)
average_interarrival           =       15.401   # Average request interarrival latency (cycles)
total_energy                   =  1.61098e+10   # Total energy (pJ)
average_power                  =      1610.98   # Average power (mW)
average_bandwidth              =      5.54043   # Average bandwidth
