INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Eternal/Desktop/QAQ/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Eternal/Desktop/QAQ/Soc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simply
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Eternal/Desktop/QAQ/de_coder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Eternal/Desktop/QAQ/ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Eternal/Desktop/QAQ/mux_2_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2_64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Eternal/Desktop/QAQ/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Eternal/Desktop/QAQ/regers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Eternal/Desktop/QAQ/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Eternal/Desktop/QAQ/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Eternal/Desktop/QAQ/project_1/project_1.srcs/sim_1/new/QAQtb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module QAQtb
