{"Source Block": ["hdl/library/util_wfifo/util_wfifo.v@126:136@HdlIdDef", "  reg                             fifo_rst_p = 'd0;\n  reg                             fifo_rstn = 'd0;\n\n  // internal signals\n\n  wire                            dma_wready_s;\n  wire    [DMA_DATA_WIDTH-1:0]    dma_wdata_s;\n\n  // adc overflow\n\n  always @(posedge adc_clk) begin\n"], "Clone Blocks": [["hdl/library/util_wfifo/util_wfifo.v@127:137", "  reg                             fifo_rstn = 'd0;\n\n  // internal signals\n\n  wire                            dma_wready_s;\n  wire    [DMA_DATA_WIDTH-1:0]    dma_wdata_s;\n\n  // adc overflow\n\n  always @(posedge adc_clk) begin\n    if (adc_rst == 1'b1) begin\n"]], "Diff Content": {"Delete": [[131, "  wire                            dma_wready_s;\n"]], "Add": []}}