#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:24:36 MDT 2013
# Start of session at: Tue Jul  1 18:51:36 2025
# Process ID: 3384
# Log file: /home/ise/VirtualBox/Trabalho-2-Sistemas-Digitais/calculadora_fpga/planAhead_run_1/planAhead.log
# Journal file: /home/ise/VirtualBox/Trabalho-2-Sistemas-Digitais/calculadora_fpga/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Common 17-86] Your PlanAhead license expires in -2984 day(s)
INFO: [Device 21-36] Loading parts and site information from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source /home/ise/VirtualBox/Trabalho-2-Sistemas-Digitais/calculadora_fpga/pa.fromHdl.tcl
# create_project -name calculadora_fpga -dir "/home/ise/VirtualBox/Trabalho-2-Sistemas-Digitais/calculadora_fpga/planAhead_run_1" -part xc3s700anfgg484-5
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "top.ucf" [current_fileset -constrset]
Adding file '/home/ise/VirtualBox/Trabalho-2-Sistemas-Digitais/calculadora_fpga/top.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {src/teclado_ps2.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {src/logica_calculadora.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {src/lcd_controller.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {src/ascii_converter.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {src/top.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set_property top top $srcset
# add_files [list {top.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc3s700anfgg484-5
Using Verific elaboration
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Parsing VHDL file "/home/ise/VirtualBox/Trabalho-2-Sistemas-Digitais/calculadora_fpga/src/teclado_ps2.vhd" into library work
Parsing VHDL file "/home/ise/VirtualBox/Trabalho-2-Sistemas-Digitais/calculadora_fpga/src/logica_calculadora.vhd" into library work
Parsing VHDL file "/home/ise/VirtualBox/Trabalho-2-Sistemas-Digitais/calculadora_fpga/src/lcd_controller.vhd" into library work
Parsing VHDL file "/home/ise/VirtualBox/Trabalho-2-Sistemas-Digitais/calculadora_fpga/src/ascii_converter.vhd" into library work
Parsing VHDL file "/home/ise/VirtualBox/Trabalho-2-Sistemas-Digitais/calculadora_fpga/src/top.vhd" into library work
INFO: [Designutils 20-910] Reading macro library /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3a/hd_int_macros.edn
Parsing EDIF File [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3a/hd_int_macros.edn]
Finished Parsing EDIF File [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3a/hd_int_macros.edn]
Loading clock regions from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3a/spartan3a/xc3s700an/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3a/spartan3a/xc3s700an/ClockBuffers.xml
Loading package from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3a/spartan3a/xc3s700an/fgg484/Package.xml
Loading io standards from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3a/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3a/spartan3a/xc3s700an/fgg484/SSORules.xml
Loading list of drcs for the architecture : /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3a/drc.xml
INFO: [Timing 38-77] Reading timing library /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3a/spartan3a/spartan3a-5.lib.
INFO: [Timing 38-34] Done reading timing library /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3a/spartan3a/spartan3a-5.lib.
Parsing UCF File [/home/ise/VirtualBox/Trabalho-2-Sistemas-Digitais/calculadora_fpga/top.ucf]
Finished Parsing UCF File [/home/ise/VirtualBox/Trabalho-2-Sistemas-Digitais/calculadora_fpga/top.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 6a4fcfe9
open_rtl_design: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 2760.145 ; gain = 99.180
update_compile_order -fileset sim_1
set_property package_pin "" [get_ports [list  {lcd_data[7]}]]
startgroup
set_property package_pin Y15 [get_ports {lcd_data[7]}]
endgroup
startgroup
set_property package_pin AB16 [get_ports {lcd_data[6]}]
endgroup
startgroup
set_property package_pin Y16 [get_ports {lcd_data[5]}]
endgroup
startgroup
set_property package_pin AA12 [get_ports {lcd_data[4]}]
endgroup
startgroup
set_property package_pin AA12 [get_ports {lcd_data[4]}]
endgroup
startgroup
set_property package_pin AB12 [get_ports {lcd_data[3]}]
endgroup
startgroup
set_property package_pin AB17 [get_ports {lcd_data[2]}]
endgroup
startgroup
set_property package_pin AB18 [get_ports {lcd_data[1]}]
endgroup
startgroup
set_property package_pin Y13 [get_ports {lcd_data[0]}]
endgroup
set_property iostandard LVCMOS33 [get_ports [list {lcd_data[7]} {lcd_data[6]} {lcd_data[5]} {lcd_data[4]} {lcd_data[3]} {lcd_data[2]} {lcd_data[1]} {lcd_data[0]}]]
set_property iostandard LVCMOS25 [get_ports [list lcd_rs]]
set_property iostandard LVCMOS33 [get_ports [list clk]]
startgroup
set_property package_pin E12 [get_ports clk]
endgroup
startgroup
set_property package_pin W21 [get_ports erro_div_zero]
endgroup
startgroup
set_property package_pin AB4 [get_ports lcd_enable]
endgroup
startgroup
set_property package_pin Y14 [get_ports lcd_rs]
endgroup
startgroup
set_property package_pin W13 [get_ports lcd_rw]
endgroup
startgroup
set_property package_pin W12 [get_ports ps2_clk]
endgroup
startgroup
set_property package_pin V11 [get_ports ps2_data]
endgroup
startgroup
set_property package_pin T15 [get_ports reset]
endgroup
startgroup
set_property package_pin Y22 [get_ports resultado_pronto]
endgroup
set_property iostandard LVCMOS33 [get_ports [list resultado_pronto]]
set_property iostandard LVCMOS33 [get_ports [list erro_div_zero]]
set_property iostandard LVCMOS33 [get_ports [list lcd_enable]]
set_property iostandard LVCMOS33 [get_ports [list lcd_rs]]
set_property iostandard LVCMOS33 [get_ports [list lcd_rw]]
set_property iostandard LVCMOS25 [get_ports [list ps2_clk]]
set_property iostandard LVCMOS33 [get_ports [list ps2_clk]]
set_property iostandard LVCMOS33 [get_ports [list reset]]
set_property iostandard LVCMOS33 [get_ports [list ps2_data]]
save_constraints
exit
ERROR: [#UNDEF] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
 (See /home/ise/VirtualBox/Trabalho-2-Sistemas-Digitais/calculadora_fpga/planAhead_pid3384.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Tue Jul  1 19:21:51 2025...
INFO: [Common 17-83] Releasing license: PlanAhead
