// Seed: 2767888464
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  wire  id_6;
  logic id_7 = id_4;
endmodule
module module_1 #(
    parameter id_0  = 32'd25,
    parameter id_14 = 32'd90,
    parameter id_15 = 32'd36,
    parameter id_20 = 32'd60
) (
    output supply1 _id_0,
    input tri0 id_1,
    input supply0 id_2,
    input tri id_3,
    output wor id_4,
    input tri id_5,
    input tri1 id_6,
    input tri0 id_7,
    input wor id_8,
    input supply1 id_9,
    input wire id_10,
    input wand id_11,
    output wor id_12,
    output wor id_13,
    input tri1 _id_14,
    input wire _id_15,
    output wor id_16,
    input wand id_17,
    input supply1 id_18,
    output tri0 id_19[id_0 : -1],
    input tri0 _id_20
);
  wire [-1 : id_14] id_22, id_23;
  module_0 modCall_1 (
      id_23,
      id_22,
      id_22,
      id_23,
      id_23
  );
  parameter id_24[1 'h0 : id_15] = -1'b0;
  wire [-1 : id_20] id_25;
  parameter id_26 = id_24[-1'd0];
  wire id_27;
endmodule
