verilog xil_defaultlib --include "../../../../smart_password_lock.gen/sources_1/ip/clock_PLL_100_50_25MHz" \
"../../../../smart_password_lock.gen/sources_1/ip/clock_PLL_100_50_25MHz/clock_PLL_100_50_25MHz_sim_netlist.v" \

verilog xil_defaultlib "glbl.v"

nosort
