ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc0ffqbS.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"stm32f4xx_cryp_aes.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.CRYP_AES_ECB,"ax",%progbits
  20              		.align	1
  21              		.global	CRYP_AES_ECB
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	CRYP_AES_ECB:
  27              	.LVL0:
  28              	.LFB123:
  29              		.file 1 "./Library/stm32f4xx_cryp_aes.c"
   1:./Library/stm32f4xx_cryp_aes.c **** /**
   2:./Library/stm32f4xx_cryp_aes.c ****   ******************************************************************************
   3:./Library/stm32f4xx_cryp_aes.c ****   * @file    stm32f4xx_cryp_aes.c
   4:./Library/stm32f4xx_cryp_aes.c ****   * @author  MCD Application Team
   5:./Library/stm32f4xx_cryp_aes.c ****   * @version V1.8.1
   6:./Library/stm32f4xx_cryp_aes.c ****   * @date    27-January-2022
   7:./Library/stm32f4xx_cryp_aes.c ****   * @brief   This file provides high level functions to encrypt and decrypt an 
   8:./Library/stm32f4xx_cryp_aes.c ****   *          input message using AES in ECB/CBC/CTR/GCM/CCM modes.
   9:./Library/stm32f4xx_cryp_aes.c ****   *          It uses the stm32f4xx_cryp.c/.h drivers to access the STM32F4xx CRYP
  10:./Library/stm32f4xx_cryp_aes.c ****   *          peripheral.
  11:./Library/stm32f4xx_cryp_aes.c ****   *          AES-ECB/CBC/CTR/GCM/CCM modes are available on STM32F437x Devices.
  12:./Library/stm32f4xx_cryp_aes.c ****   *          For STM32F41xx Devices, only AES-ECB/CBC/CTR modes are available.
  13:./Library/stm32f4xx_cryp_aes.c ****   *
  14:./Library/stm32f4xx_cryp_aes.c **** @verbatim
  15:./Library/stm32f4xx_cryp_aes.c ****  ===================================================================
  16:./Library/stm32f4xx_cryp_aes.c ****                   ##### How to use this driver #####
  17:./Library/stm32f4xx_cryp_aes.c ****  ===================================================================
  18:./Library/stm32f4xx_cryp_aes.c ****  [..]
  19:./Library/stm32f4xx_cryp_aes.c ****    (#) Enable The CRYP controller clock using 
  20:./Library/stm32f4xx_cryp_aes.c ****       RCC_AHB2PeriphClockCmd(RCC_AHB2Periph_CRYP, ENABLE); function.
  21:./Library/stm32f4xx_cryp_aes.c ****   
  22:./Library/stm32f4xx_cryp_aes.c ****    (#) Encrypt and decrypt using AES in ECB Mode using CRYP_AES_ECB() function.
  23:./Library/stm32f4xx_cryp_aes.c ****   
  24:./Library/stm32f4xx_cryp_aes.c ****    (#) Encrypt and decrypt using AES in CBC Mode using CRYP_AES_CBC() function.
  25:./Library/stm32f4xx_cryp_aes.c ****   
  26:./Library/stm32f4xx_cryp_aes.c ****    (#) Encrypt and decrypt using AES in CTR Mode using CRYP_AES_CTR() function.
  27:./Library/stm32f4xx_cryp_aes.c **** 
  28:./Library/stm32f4xx_cryp_aes.c ****    (#) Encrypt and decrypt using AES in GCM Mode using CRYP_AES_GCM() function.
  29:./Library/stm32f4xx_cryp_aes.c ****    
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc0ffqbS.s 			page 2


  30:./Library/stm32f4xx_cryp_aes.c ****    (#) Encrypt and decrypt using AES in CCM Mode using CRYP_AES_CCM() function.
  31:./Library/stm32f4xx_cryp_aes.c ****      
  32:./Library/stm32f4xx_cryp_aes.c **** @endverbatim
  33:./Library/stm32f4xx_cryp_aes.c ****   *
  34:./Library/stm32f4xx_cryp_aes.c ****   ******************************************************************************
  35:./Library/stm32f4xx_cryp_aes.c ****   * @attention
  36:./Library/stm32f4xx_cryp_aes.c ****   *
  37:./Library/stm32f4xx_cryp_aes.c ****   * Copyright (c) 2016 STMicroelectronics.
  38:./Library/stm32f4xx_cryp_aes.c ****   * All rights reserved.
  39:./Library/stm32f4xx_cryp_aes.c ****   *
  40:./Library/stm32f4xx_cryp_aes.c ****   * This software is licensed under terms that can be found in the LICENSE file
  41:./Library/stm32f4xx_cryp_aes.c ****   * in the root directory of this software component.
  42:./Library/stm32f4xx_cryp_aes.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  43:./Library/stm32f4xx_cryp_aes.c ****   *
  44:./Library/stm32f4xx_cryp_aes.c ****   ******************************************************************************
  45:./Library/stm32f4xx_cryp_aes.c ****   */
  46:./Library/stm32f4xx_cryp_aes.c **** 
  47:./Library/stm32f4xx_cryp_aes.c **** /* Includes ------------------------------------------------------------------*/
  48:./Library/stm32f4xx_cryp_aes.c **** #include "stm32f4xx_cryp.h"
  49:./Library/stm32f4xx_cryp_aes.c **** 
  50:./Library/stm32f4xx_cryp_aes.c **** /** @addtogroup STM32F4xx_StdPeriph_Driver
  51:./Library/stm32f4xx_cryp_aes.c ****   * @{
  52:./Library/stm32f4xx_cryp_aes.c ****   */
  53:./Library/stm32f4xx_cryp_aes.c **** 
  54:./Library/stm32f4xx_cryp_aes.c **** /** @defgroup CRYP 
  55:./Library/stm32f4xx_cryp_aes.c ****   * @brief CRYP driver modules
  56:./Library/stm32f4xx_cryp_aes.c ****   * @{
  57:./Library/stm32f4xx_cryp_aes.c ****   */
  58:./Library/stm32f4xx_cryp_aes.c **** 
  59:./Library/stm32f4xx_cryp_aes.c **** /* Private typedef -----------------------------------------------------------*/
  60:./Library/stm32f4xx_cryp_aes.c **** /* Private define ------------------------------------------------------------*/
  61:./Library/stm32f4xx_cryp_aes.c **** #define AESBUSY_TIMEOUT    ((uint32_t) 0x00010000)
  62:./Library/stm32f4xx_cryp_aes.c **** 
  63:./Library/stm32f4xx_cryp_aes.c **** /* Private macro -------------------------------------------------------------*/
  64:./Library/stm32f4xx_cryp_aes.c **** /* Private variables ---------------------------------------------------------*/
  65:./Library/stm32f4xx_cryp_aes.c **** /* Private function prototypes -----------------------------------------------*/
  66:./Library/stm32f4xx_cryp_aes.c **** /* Private functions ---------------------------------------------------------*/
  67:./Library/stm32f4xx_cryp_aes.c **** 
  68:./Library/stm32f4xx_cryp_aes.c **** /** @defgroup CRYP_Private_Functions
  69:./Library/stm32f4xx_cryp_aes.c ****   * @{
  70:./Library/stm32f4xx_cryp_aes.c ****   */ 
  71:./Library/stm32f4xx_cryp_aes.c **** 
  72:./Library/stm32f4xx_cryp_aes.c **** /** @defgroup CRYP_Group6 High Level AES functions
  73:./Library/stm32f4xx_cryp_aes.c ****  *  @brief   High Level AES functions 
  74:./Library/stm32f4xx_cryp_aes.c ****  *
  75:./Library/stm32f4xx_cryp_aes.c **** @verbatim   
  76:./Library/stm32f4xx_cryp_aes.c ****  ===============================================================================
  77:./Library/stm32f4xx_cryp_aes.c ****                        ##### High Level AES functions #####
  78:./Library/stm32f4xx_cryp_aes.c ****  ===============================================================================
  79:./Library/stm32f4xx_cryp_aes.c **** 
  80:./Library/stm32f4xx_cryp_aes.c **** @endverbatim
  81:./Library/stm32f4xx_cryp_aes.c ****   * @{
  82:./Library/stm32f4xx_cryp_aes.c ****   */
  83:./Library/stm32f4xx_cryp_aes.c **** 
  84:./Library/stm32f4xx_cryp_aes.c **** /**
  85:./Library/stm32f4xx_cryp_aes.c ****   * @brief  Encrypt and decrypt using AES in ECB Mode
  86:./Library/stm32f4xx_cryp_aes.c ****   * @param  Mode: encryption or decryption Mode.
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc0ffqbS.s 			page 3


  87:./Library/stm32f4xx_cryp_aes.c ****   *          This parameter can be one of the following values:
  88:./Library/stm32f4xx_cryp_aes.c ****   *            @arg MODE_ENCRYPT: Encryption
  89:./Library/stm32f4xx_cryp_aes.c ****   *            @arg MODE_DECRYPT: Decryption
  90:./Library/stm32f4xx_cryp_aes.c ****   * @param  Key: Key used for AES algorithm.
  91:./Library/stm32f4xx_cryp_aes.c ****   * @param  Keysize: length of the Key, must be a 128, 192 or 256.
  92:./Library/stm32f4xx_cryp_aes.c ****   * @param  Input: pointer to the Input buffer.
  93:./Library/stm32f4xx_cryp_aes.c ****   * @param  Ilength: length of the Input buffer, must be a multiple of 16.
  94:./Library/stm32f4xx_cryp_aes.c ****   * @param  Output: pointer to the returned buffer.
  95:./Library/stm32f4xx_cryp_aes.c ****   * @retval An ErrorStatus enumeration value:
  96:./Library/stm32f4xx_cryp_aes.c ****   *          - SUCCESS: Operation done
  97:./Library/stm32f4xx_cryp_aes.c ****   *          - ERROR: Operation failed
  98:./Library/stm32f4xx_cryp_aes.c ****   */
  99:./Library/stm32f4xx_cryp_aes.c **** ErrorStatus CRYP_AES_ECB(uint8_t Mode, uint8_t* Key, uint16_t Keysize,
 100:./Library/stm32f4xx_cryp_aes.c ****                          uint8_t* Input, uint32_t Ilength, uint8_t* Output)
 101:./Library/stm32f4xx_cryp_aes.c **** {
  30              		.loc 1 101 1 view -0
  31              		.cfi_startproc
  32              		@ args = 8, pretend = 0, frame = 56
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		.loc 1 101 1 is_stmt 0 view .LVU1
  35 0000 2DE9F043 		push	{r4, r5, r6, r7, r8, r9, lr}
  36              	.LCFI0:
  37              		.cfi_def_cfa_offset 28
  38              		.cfi_offset 4, -28
  39              		.cfi_offset 5, -24
  40              		.cfi_offset 6, -20
  41              		.cfi_offset 7, -16
  42              		.cfi_offset 8, -12
  43              		.cfi_offset 9, -8
  44              		.cfi_offset 14, -4
  45 0004 8FB0     		sub	sp, sp, #60
  46              	.LCFI1:
  47              		.cfi_def_cfa_offset 88
  48 0006 0646     		mov	r6, r0
  49 0008 0D46     		mov	r5, r1
  50 000a 9146     		mov	r9, r2
  51 000c DDF85880 		ldr	r8, [sp, #88]
 102:./Library/stm32f4xx_cryp_aes.c ****   CRYP_InitTypeDef AES_CRYP_InitStructure;
  52              		.loc 1 102 3 is_stmt 1 view .LVU2
 103:./Library/stm32f4xx_cryp_aes.c ****   CRYP_KeyInitTypeDef AES_CRYP_KeyInitStructure;
  53              		.loc 1 103 3 view .LVU3
 104:./Library/stm32f4xx_cryp_aes.c ****   __IO uint32_t counter = 0;
  54              		.loc 1 104 3 view .LVU4
  55              		.loc 1 104 17 is_stmt 0 view .LVU5
  56 0010 0022     		movs	r2, #0
  57              	.LVL1:
  58              		.loc 1 104 17 view .LVU6
  59 0012 0192     		str	r2, [sp, #4]
 105:./Library/stm32f4xx_cryp_aes.c ****   uint32_t busystatus = 0;
  60              		.loc 1 105 3 is_stmt 1 view .LVU7
  61              	.LVL2:
 106:./Library/stm32f4xx_cryp_aes.c ****   ErrorStatus status = SUCCESS;
  62              		.loc 1 106 3 view .LVU8
 107:./Library/stm32f4xx_cryp_aes.c ****   uint32_t keyaddr    = (uint32_t)Key;
  63              		.loc 1 107 3 view .LVU9
 108:./Library/stm32f4xx_cryp_aes.c ****   uint32_t inputaddr  = (uint32_t)Input;
  64              		.loc 1 108 3 view .LVU10
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc0ffqbS.s 			page 4


  65              		.loc 1 108 12 is_stmt 0 view .LVU11
  66 0014 1C46     		mov	r4, r3
  67              	.LVL3:
 109:./Library/stm32f4xx_cryp_aes.c ****   uint32_t outputaddr = (uint32_t)Output;
  68              		.loc 1 109 3 is_stmt 1 view .LVU12
  69              		.loc 1 109 12 is_stmt 0 view .LVU13
  70 0016 179F     		ldr	r7, [sp, #92]
  71              	.LVL4:
 110:./Library/stm32f4xx_cryp_aes.c ****   uint32_t i = 0;
  72              		.loc 1 110 3 is_stmt 1 view .LVU14
 111:./Library/stm32f4xx_cryp_aes.c **** 
 112:./Library/stm32f4xx_cryp_aes.c ****   /* Crypto structures initialisation*/
 113:./Library/stm32f4xx_cryp_aes.c ****   CRYP_KeyStructInit(&AES_CRYP_KeyInitStructure);
  73              		.loc 1 113 3 view .LVU15
  74 0018 02A8     		add	r0, sp, #8
  75              	.LVL5:
  76              		.loc 1 113 3 is_stmt 0 view .LVU16
  77 001a FFF7FEFF 		bl	CRYP_KeyStructInit
  78              	.LVL6:
 114:./Library/stm32f4xx_cryp_aes.c **** 
 115:./Library/stm32f4xx_cryp_aes.c ****   switch(Keysize)
  79              		.loc 1 115 3 is_stmt 1 view .LVU17
  80 001e B9F1C00F 		cmp	r9, #192
  81 0022 39D0     		beq	.L2
  82 0024 B9F5807F 		cmp	r9, #256
  83 0028 4CD0     		beq	.L3
  84 002a B9F1800F 		cmp	r9, #128
  85 002e 24D0     		beq	.L18
  86              	.LVL7:
  87              	.L4:
 116:./Library/stm32f4xx_cryp_aes.c ****   {
 117:./Library/stm32f4xx_cryp_aes.c ****     case 128:
 118:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_KeySize = CRYP_KeySize_128b;
 119:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 120:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 121:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 122:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 123:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 124:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 125:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 126:./Library/stm32f4xx_cryp_aes.c ****     break;
 127:./Library/stm32f4xx_cryp_aes.c ****     case 192:
 128:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_KeySize  = CRYP_KeySize_192b;
 129:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 130:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 131:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
 132:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 133:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 134:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 135:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 136:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 137:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 138:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 139:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 140:./Library/stm32f4xx_cryp_aes.c ****     break;
 141:./Library/stm32f4xx_cryp_aes.c ****     case 256:
 142:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_KeySize  = CRYP_KeySize_256b;
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc0ffqbS.s 			page 5


 143:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key0Left = __REV(*(uint32_t*)(keyaddr));
 144:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 145:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key0Right= __REV(*(uint32_t*)(keyaddr));
 146:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 147:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 148:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 149:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
 150:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 151:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 152:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 153:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 154:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 155:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 156:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 157:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 158:./Library/stm32f4xx_cryp_aes.c ****     break;
 159:./Library/stm32f4xx_cryp_aes.c ****     default:
 160:./Library/stm32f4xx_cryp_aes.c ****     break;
 161:./Library/stm32f4xx_cryp_aes.c ****   }
 162:./Library/stm32f4xx_cryp_aes.c **** 
 163:./Library/stm32f4xx_cryp_aes.c ****   /*------------------ AES Decryption ------------------*/
 164:./Library/stm32f4xx_cryp_aes.c ****   if(Mode == MODE_DECRYPT) /* AES decryption */
  88              		.loc 1 164 3 view .LVU18
  89              		.loc 1 164 5 is_stmt 0 view .LVU19
  90 0030 002E     		cmp	r6, #0
  91 0032 63D1     		bne	.L5
 165:./Library/stm32f4xx_cryp_aes.c ****   {
 166:./Library/stm32f4xx_cryp_aes.c ****     /* Flush IN/OUT FIFOs */
 167:./Library/stm32f4xx_cryp_aes.c ****     CRYP_FIFOFlush();
  92              		.loc 1 167 5 is_stmt 1 view .LVU20
  93 0034 FFF7FEFF 		bl	CRYP_FIFOFlush
  94              	.LVL8:
 168:./Library/stm32f4xx_cryp_aes.c **** 
 169:./Library/stm32f4xx_cryp_aes.c ****     /* Crypto Init for Key preparation for decryption process */
 170:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_AlgoDir = CRYP_AlgoDir_Decrypt;
  95              		.loc 1 170 5 view .LVU21
  96              		.loc 1 170 41 is_stmt 0 view .LVU22
  97 0038 0423     		movs	r3, #4
  98 003a 0A93     		str	r3, [sp, #40]
 171:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_AlgoMode = CRYP_AlgoMode_AES_Key;
  99              		.loc 1 171 5 is_stmt 1 view .LVU23
 100              		.loc 1 171 42 is_stmt 0 view .LVU24
 101 003c 3823     		movs	r3, #56
 102 003e 0B93     		str	r3, [sp, #44]
 172:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_DataType = CRYP_DataType_32b;
 103              		.loc 1 172 5 is_stmt 1 view .LVU25
 104              		.loc 1 172 42 is_stmt 0 view .LVU26
 105 0040 0023     		movs	r3, #0
 106 0042 0C93     		str	r3, [sp, #48]
 173:./Library/stm32f4xx_cryp_aes.c ****     CRYP_Init(&AES_CRYP_InitStructure);
 107              		.loc 1 173 5 is_stmt 1 view .LVU27
 108 0044 0AA8     		add	r0, sp, #40
 109 0046 FFF7FEFF 		bl	CRYP_Init
 110              	.LVL9:
 174:./Library/stm32f4xx_cryp_aes.c **** 
 175:./Library/stm32f4xx_cryp_aes.c ****     /* Key Initialisation */
 176:./Library/stm32f4xx_cryp_aes.c ****     CRYP_KeyInit(&AES_CRYP_KeyInitStructure);
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc0ffqbS.s 			page 6


 111              		.loc 1 176 5 view .LVU28
 112 004a 02A8     		add	r0, sp, #8
 113 004c FFF7FEFF 		bl	CRYP_KeyInit
 114              	.LVL10:
 177:./Library/stm32f4xx_cryp_aes.c **** 
 178:./Library/stm32f4xx_cryp_aes.c ****     /* Enable Crypto processor */
 179:./Library/stm32f4xx_cryp_aes.c ****     CRYP_Cmd(ENABLE);
 115              		.loc 1 179 5 view .LVU29
 116 0050 0120     		movs	r0, #1
 117 0052 FFF7FEFF 		bl	CRYP_Cmd
 118              	.LVL11:
 119              	.L7:
 180:./Library/stm32f4xx_cryp_aes.c **** 
 181:./Library/stm32f4xx_cryp_aes.c ****     /* wait until the Busy flag is RESET */
 182:./Library/stm32f4xx_cryp_aes.c ****     do
 120              		.loc 1 182 5 discriminator 2 view .LVU30
 183:./Library/stm32f4xx_cryp_aes.c ****     {
 184:./Library/stm32f4xx_cryp_aes.c ****       busystatus = CRYP_GetFlagStatus(CRYP_FLAG_BUSY);
 121              		.loc 1 184 7 discriminator 2 view .LVU31
 122              		.loc 1 184 20 is_stmt 0 discriminator 2 view .LVU32
 123 0056 1020     		movs	r0, #16
 124 0058 FFF7FEFF 		bl	CRYP_GetFlagStatus
 125              	.LVL12:
 185:./Library/stm32f4xx_cryp_aes.c ****       counter++;
 126              		.loc 1 185 7 is_stmt 1 discriminator 2 view .LVU33
 127              		.loc 1 185 14 is_stmt 0 discriminator 2 view .LVU34
 128 005c 019B     		ldr	r3, [sp, #4]
 129 005e 0133     		adds	r3, r3, #1
 130 0060 0193     		str	r3, [sp, #4]
 186:./Library/stm32f4xx_cryp_aes.c ****     }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 131              		.loc 1 186 12 is_stmt 1 discriminator 2 view .LVU35
 132              		.loc 1 186 22 is_stmt 0 discriminator 2 view .LVU36
 133 0062 019B     		ldr	r3, [sp, #4]
 134              		.loc 1 186 5 discriminator 2 view .LVU37
 135 0064 B3F5803F 		cmp	r3, #65536
 136 0068 01D0     		beq	.L6
 137              		.loc 1 186 42 discriminator 1 view .LVU38
 138 006a 0028     		cmp	r0, #0
 139 006c F3D1     		bne	.L7
 140              	.L6:
 187:./Library/stm32f4xx_cryp_aes.c **** 
 188:./Library/stm32f4xx_cryp_aes.c ****     if (busystatus != RESET)
 141              		.loc 1 188 5 is_stmt 1 view .LVU39
 142              		.loc 1 188 8 is_stmt 0 view .LVU40
 143 006e 0028     		cmp	r0, #0
 144 0070 4AD1     		bne	.L8
 189:./Library/stm32f4xx_cryp_aes.c ****    {
 190:./Library/stm32f4xx_cryp_aes.c ****        status = ERROR;
 191:./Library/stm32f4xx_cryp_aes.c ****     }
 192:./Library/stm32f4xx_cryp_aes.c ****     else
 193:./Library/stm32f4xx_cryp_aes.c ****     {
 194:./Library/stm32f4xx_cryp_aes.c ****       /* Crypto Init for decryption process */  
 195:./Library/stm32f4xx_cryp_aes.c ****       AES_CRYP_InitStructure.CRYP_AlgoDir = CRYP_AlgoDir_Decrypt;
 145              		.loc 1 195 7 is_stmt 1 view .LVU41
 146              		.loc 1 195 43 is_stmt 0 view .LVU42
 147 0072 0423     		movs	r3, #4
 148 0074 0A93     		str	r3, [sp, #40]
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc0ffqbS.s 			page 7


 106:./Library/stm32f4xx_cryp_aes.c ****   uint32_t keyaddr    = (uint32_t)Key;
 149              		.loc 1 106 15 view .LVU43
 150 0076 0126     		movs	r6, #1
 151 0078 46E0     		b	.L8
 152              	.LVL13:
 153              	.L18:
 118:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 154              		.loc 1 118 5 is_stmt 1 view .LVU44
 118:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 155              		.loc 1 118 41 is_stmt 0 view .LVU45
 156 007a 0023     		movs	r3, #0
 157 007c 0D93     		str	r3, [sp, #52]
 119:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 158              		.loc 1 119 5 is_stmt 1 view .LVU46
 119:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 159              		.loc 1 119 47 is_stmt 0 view .LVU47
 160 007e 2B68     		ldr	r3, [r5]
 161              	.LVL14:
 162              	.LBB230:
 163              	.LBI230:
 164              		.file 2 "./CORE/core_cmInstr.h"
   1:./CORE/core_cmInstr.h **** /**************************************************************************//**
   2:./CORE/core_cmInstr.h ****  * @file     core_cmInstr.h
   3:./CORE/core_cmInstr.h ****  * @brief    CMSIS Cortex-M Core Instruction Access Header File
   4:./CORE/core_cmInstr.h ****  * @version  V4.10
   5:./CORE/core_cmInstr.h ****  * @date     18. March 2015
   6:./CORE/core_cmInstr.h ****  *
   7:./CORE/core_cmInstr.h ****  * @note
   8:./CORE/core_cmInstr.h ****  *
   9:./CORE/core_cmInstr.h ****  ******************************************************************************/
  10:./CORE/core_cmInstr.h **** /* Copyright (c) 2009 - 2014 ARM LIMITED
  11:./CORE/core_cmInstr.h **** 
  12:./CORE/core_cmInstr.h ****    All rights reserved.
  13:./CORE/core_cmInstr.h ****    Redistribution and use in source and binary forms, with or without
  14:./CORE/core_cmInstr.h ****    modification, are permitted provided that the following conditions are met:
  15:./CORE/core_cmInstr.h ****    - Redistributions of source code must retain the above copyright
  16:./CORE/core_cmInstr.h ****      notice, this list of conditions and the following disclaimer.
  17:./CORE/core_cmInstr.h ****    - Redistributions in binary form must reproduce the above copyright
  18:./CORE/core_cmInstr.h ****      notice, this list of conditions and the following disclaimer in the
  19:./CORE/core_cmInstr.h ****      documentation and/or other materials provided with the distribution.
  20:./CORE/core_cmInstr.h ****    - Neither the name of ARM nor the names of its contributors may be used
  21:./CORE/core_cmInstr.h ****      to endorse or promote products derived from this software without
  22:./CORE/core_cmInstr.h ****      specific prior written permission.
  23:./CORE/core_cmInstr.h ****    *
  24:./CORE/core_cmInstr.h ****    THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  25:./CORE/core_cmInstr.h ****    AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  26:./CORE/core_cmInstr.h ****    IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  27:./CORE/core_cmInstr.h ****    ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
  28:./CORE/core_cmInstr.h ****    LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  29:./CORE/core_cmInstr.h ****    CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  30:./CORE/core_cmInstr.h ****    SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  31:./CORE/core_cmInstr.h ****    INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  32:./CORE/core_cmInstr.h ****    CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  33:./CORE/core_cmInstr.h ****    ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  34:./CORE/core_cmInstr.h ****    POSSIBILITY OF SUCH DAMAGE.
  35:./CORE/core_cmInstr.h ****    ---------------------------------------------------------------------------*/
  36:./CORE/core_cmInstr.h **** 
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc0ffqbS.s 			page 8


  37:./CORE/core_cmInstr.h **** 
  38:./CORE/core_cmInstr.h **** #ifndef __CORE_CMINSTR_H
  39:./CORE/core_cmInstr.h **** #define __CORE_CMINSTR_H
  40:./CORE/core_cmInstr.h **** 
  41:./CORE/core_cmInstr.h **** 
  42:./CORE/core_cmInstr.h **** /* ##########################  Core Instruction Access  ######################### */
  43:./CORE/core_cmInstr.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
  44:./CORE/core_cmInstr.h ****   Access to dedicated instructions
  45:./CORE/core_cmInstr.h ****   @{
  46:./CORE/core_cmInstr.h **** */
  47:./CORE/core_cmInstr.h **** 
  48:./CORE/core_cmInstr.h **** #if   defined ( __CC_ARM ) /*------------------RealView Compiler -----------------*/
  49:./CORE/core_cmInstr.h **** /* ARM armcc specific functions */
  50:./CORE/core_cmInstr.h **** 
  51:./CORE/core_cmInstr.h **** #if (__ARMCC_VERSION < 400677)
  52:./CORE/core_cmInstr.h ****   #error "Please use ARM Compiler Toolchain V4.0.677 or later!"
  53:./CORE/core_cmInstr.h **** #endif
  54:./CORE/core_cmInstr.h **** 
  55:./CORE/core_cmInstr.h **** 
  56:./CORE/core_cmInstr.h **** /** \brief  No Operation
  57:./CORE/core_cmInstr.h **** 
  58:./CORE/core_cmInstr.h ****     No Operation does nothing. This instruction can be used for code alignment purposes.
  59:./CORE/core_cmInstr.h ****  */
  60:./CORE/core_cmInstr.h **** #define __NOP                             __nop
  61:./CORE/core_cmInstr.h **** 
  62:./CORE/core_cmInstr.h **** 
  63:./CORE/core_cmInstr.h **** /** \brief  Wait For Interrupt
  64:./CORE/core_cmInstr.h **** 
  65:./CORE/core_cmInstr.h ****     Wait For Interrupt is a hint instruction that suspends execution
  66:./CORE/core_cmInstr.h ****     until one of a number of events occurs.
  67:./CORE/core_cmInstr.h ****  */
  68:./CORE/core_cmInstr.h **** #define __WFI                             __wfi
  69:./CORE/core_cmInstr.h **** 
  70:./CORE/core_cmInstr.h **** 
  71:./CORE/core_cmInstr.h **** /** \brief  Wait For Event
  72:./CORE/core_cmInstr.h **** 
  73:./CORE/core_cmInstr.h ****     Wait For Event is a hint instruction that permits the processor to enter
  74:./CORE/core_cmInstr.h ****     a low-power state until one of a number of events occurs.
  75:./CORE/core_cmInstr.h ****  */
  76:./CORE/core_cmInstr.h **** #define __WFE                             __wfe
  77:./CORE/core_cmInstr.h **** 
  78:./CORE/core_cmInstr.h **** 
  79:./CORE/core_cmInstr.h **** /** \brief  Send Event
  80:./CORE/core_cmInstr.h **** 
  81:./CORE/core_cmInstr.h ****     Send Event is a hint instruction. It causes an event to be signaled to the CPU.
  82:./CORE/core_cmInstr.h ****  */
  83:./CORE/core_cmInstr.h **** #define __SEV                             __sev
  84:./CORE/core_cmInstr.h **** 
  85:./CORE/core_cmInstr.h **** 
  86:./CORE/core_cmInstr.h **** /** \brief  Instruction Synchronization Barrier
  87:./CORE/core_cmInstr.h **** 
  88:./CORE/core_cmInstr.h ****     Instruction Synchronization Barrier flushes the pipeline in the processor,
  89:./CORE/core_cmInstr.h ****     so that all instructions following the ISB are fetched from cache or
  90:./CORE/core_cmInstr.h ****     memory, after the instruction has been completed.
  91:./CORE/core_cmInstr.h ****  */
  92:./CORE/core_cmInstr.h **** #define __ISB() do {\
  93:./CORE/core_cmInstr.h ****                    __schedule_barrier();\
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc0ffqbS.s 			page 9


  94:./CORE/core_cmInstr.h ****                    __isb(0xF);\
  95:./CORE/core_cmInstr.h ****                    __schedule_barrier();\
  96:./CORE/core_cmInstr.h ****                 } while (0)
  97:./CORE/core_cmInstr.h **** 
  98:./CORE/core_cmInstr.h **** /** \brief  Data Synchronization Barrier
  99:./CORE/core_cmInstr.h **** 
 100:./CORE/core_cmInstr.h ****     This function acts as a special kind of Data Memory Barrier.
 101:./CORE/core_cmInstr.h ****     It completes when all explicit memory accesses before this instruction complete.
 102:./CORE/core_cmInstr.h ****  */
 103:./CORE/core_cmInstr.h **** #define __DSB() do {\
 104:./CORE/core_cmInstr.h ****                    __schedule_barrier();\
 105:./CORE/core_cmInstr.h ****                    __dsb(0xF);\
 106:./CORE/core_cmInstr.h ****                    __schedule_barrier();\
 107:./CORE/core_cmInstr.h ****                 } while (0)
 108:./CORE/core_cmInstr.h **** 
 109:./CORE/core_cmInstr.h **** /** \brief  Data Memory Barrier
 110:./CORE/core_cmInstr.h **** 
 111:./CORE/core_cmInstr.h ****     This function ensures the apparent order of the explicit memory operations before
 112:./CORE/core_cmInstr.h ****     and after the instruction, without ensuring their completion.
 113:./CORE/core_cmInstr.h ****  */
 114:./CORE/core_cmInstr.h **** #define __DMB() do {\
 115:./CORE/core_cmInstr.h ****                    __schedule_barrier();\
 116:./CORE/core_cmInstr.h ****                    __dmb(0xF);\
 117:./CORE/core_cmInstr.h ****                    __schedule_barrier();\
 118:./CORE/core_cmInstr.h ****                 } while (0)
 119:./CORE/core_cmInstr.h **** 
 120:./CORE/core_cmInstr.h **** /** \brief  Reverse byte order (32 bit)
 121:./CORE/core_cmInstr.h **** 
 122:./CORE/core_cmInstr.h ****     This function reverses the byte order in integer value.
 123:./CORE/core_cmInstr.h **** 
 124:./CORE/core_cmInstr.h ****     \param [in]    value  Value to reverse
 125:./CORE/core_cmInstr.h ****     \return               Reversed value
 126:./CORE/core_cmInstr.h ****  */
 127:./CORE/core_cmInstr.h **** #define __REV                             __rev
 128:./CORE/core_cmInstr.h **** 
 129:./CORE/core_cmInstr.h **** 
 130:./CORE/core_cmInstr.h **** /** \brief  Reverse byte order (16 bit)
 131:./CORE/core_cmInstr.h **** 
 132:./CORE/core_cmInstr.h ****     This function reverses the byte order in two unsigned short values.
 133:./CORE/core_cmInstr.h **** 
 134:./CORE/core_cmInstr.h ****     \param [in]    value  Value to reverse
 135:./CORE/core_cmInstr.h ****     \return               Reversed value
 136:./CORE/core_cmInstr.h ****  */
 137:./CORE/core_cmInstr.h **** #ifndef __NO_EMBEDDED_ASM
 138:./CORE/core_cmInstr.h **** __attribute__((section(".rev16_text"))) __STATIC_INLINE __ASM uint32_t __REV16(uint32_t value)
 139:./CORE/core_cmInstr.h **** {
 140:./CORE/core_cmInstr.h ****   rev16 r0, r0
 141:./CORE/core_cmInstr.h ****   bx lr
 142:./CORE/core_cmInstr.h **** }
 143:./CORE/core_cmInstr.h **** #endif
 144:./CORE/core_cmInstr.h **** 
 145:./CORE/core_cmInstr.h **** /** \brief  Reverse byte order in signed short value
 146:./CORE/core_cmInstr.h **** 
 147:./CORE/core_cmInstr.h ****     This function reverses the byte order in a signed short value with sign extension to integer.
 148:./CORE/core_cmInstr.h **** 
 149:./CORE/core_cmInstr.h ****     \param [in]    value  Value to reverse
 150:./CORE/core_cmInstr.h ****     \return               Reversed value
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc0ffqbS.s 			page 10


 151:./CORE/core_cmInstr.h ****  */
 152:./CORE/core_cmInstr.h **** #ifndef __NO_EMBEDDED_ASM
 153:./CORE/core_cmInstr.h **** __attribute__((section(".revsh_text"))) __STATIC_INLINE __ASM int32_t __REVSH(int32_t value)
 154:./CORE/core_cmInstr.h **** {
 155:./CORE/core_cmInstr.h ****   revsh r0, r0
 156:./CORE/core_cmInstr.h ****   bx lr
 157:./CORE/core_cmInstr.h **** }
 158:./CORE/core_cmInstr.h **** #endif
 159:./CORE/core_cmInstr.h **** 
 160:./CORE/core_cmInstr.h **** 
 161:./CORE/core_cmInstr.h **** /** \brief  Rotate Right in unsigned value (32 bit)
 162:./CORE/core_cmInstr.h **** 
 163:./CORE/core_cmInstr.h ****     This function Rotate Right (immediate) provides the value of the contents of a register rotated
 164:./CORE/core_cmInstr.h **** 
 165:./CORE/core_cmInstr.h ****     \param [in]    value  Value to rotate
 166:./CORE/core_cmInstr.h ****     \param [in]    value  Number of Bits to rotate
 167:./CORE/core_cmInstr.h ****     \return               Rotated value
 168:./CORE/core_cmInstr.h ****  */
 169:./CORE/core_cmInstr.h **** #define __ROR                             __ror
 170:./CORE/core_cmInstr.h **** 
 171:./CORE/core_cmInstr.h **** 
 172:./CORE/core_cmInstr.h **** /** \brief  Breakpoint
 173:./CORE/core_cmInstr.h **** 
 174:./CORE/core_cmInstr.h ****     This function causes the processor to enter Debug state.
 175:./CORE/core_cmInstr.h ****     Debug tools can use this to investigate system state when the instruction at a particular addre
 176:./CORE/core_cmInstr.h **** 
 177:./CORE/core_cmInstr.h ****     \param [in]    value  is ignored by the processor.
 178:./CORE/core_cmInstr.h ****                    If required, a debugger can use it to store additional information about the bre
 179:./CORE/core_cmInstr.h ****  */
 180:./CORE/core_cmInstr.h **** #define __BKPT(value)                       __breakpoint(value)
 181:./CORE/core_cmInstr.h **** 
 182:./CORE/core_cmInstr.h **** 
 183:./CORE/core_cmInstr.h **** /** \brief  Reverse bit order of value
 184:./CORE/core_cmInstr.h **** 
 185:./CORE/core_cmInstr.h ****     This function reverses the bit order of the given value.
 186:./CORE/core_cmInstr.h **** 
 187:./CORE/core_cmInstr.h ****     \param [in]    value  Value to reverse
 188:./CORE/core_cmInstr.h ****     \return               Reversed value
 189:./CORE/core_cmInstr.h ****  */
 190:./CORE/core_cmInstr.h **** #if       (__CORTEX_M >= 0x03) || (__CORTEX_SC >= 300)
 191:./CORE/core_cmInstr.h ****   #define __RBIT                          __rbit
 192:./CORE/core_cmInstr.h **** #else
 193:./CORE/core_cmInstr.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
 194:./CORE/core_cmInstr.h **** {
 195:./CORE/core_cmInstr.h ****   uint32_t result;
 196:./CORE/core_cmInstr.h ****   int32_t s = 4 /*sizeof(v)*/ * 8 - 1; // extra shift needed at end
 197:./CORE/core_cmInstr.h **** 
 198:./CORE/core_cmInstr.h ****   result = value;                      // r will be reversed bits of v; first get LSB of v
 199:./CORE/core_cmInstr.h ****   for (value >>= 1; value; value >>= 1)
 200:./CORE/core_cmInstr.h ****   {
 201:./CORE/core_cmInstr.h ****     result <<= 1;
 202:./CORE/core_cmInstr.h ****     result |= value & 1;
 203:./CORE/core_cmInstr.h ****     s--;
 204:./CORE/core_cmInstr.h ****   }
 205:./CORE/core_cmInstr.h ****   result <<= s;                       // shift when v's highest bits are zero
 206:./CORE/core_cmInstr.h ****   return(result);
 207:./CORE/core_cmInstr.h **** }
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc0ffqbS.s 			page 11


 208:./CORE/core_cmInstr.h **** #endif
 209:./CORE/core_cmInstr.h **** 
 210:./CORE/core_cmInstr.h **** 
 211:./CORE/core_cmInstr.h **** /** \brief  Count leading zeros
 212:./CORE/core_cmInstr.h **** 
 213:./CORE/core_cmInstr.h ****     This function counts the number of leading zeros of a data value.
 214:./CORE/core_cmInstr.h **** 
 215:./CORE/core_cmInstr.h ****     \param [in]  value  Value to count the leading zeros
 216:./CORE/core_cmInstr.h ****     \return             number of leading zeros in value
 217:./CORE/core_cmInstr.h ****  */
 218:./CORE/core_cmInstr.h **** #define __CLZ                             __clz
 219:./CORE/core_cmInstr.h **** 
 220:./CORE/core_cmInstr.h **** 
 221:./CORE/core_cmInstr.h **** #if       (__CORTEX_M >= 0x03) || (__CORTEX_SC >= 300)
 222:./CORE/core_cmInstr.h **** 
 223:./CORE/core_cmInstr.h **** /** \brief  LDR Exclusive (8 bit)
 224:./CORE/core_cmInstr.h **** 
 225:./CORE/core_cmInstr.h ****     This function executes a exclusive LDR instruction for 8 bit value.
 226:./CORE/core_cmInstr.h **** 
 227:./CORE/core_cmInstr.h ****     \param [in]    ptr  Pointer to data
 228:./CORE/core_cmInstr.h ****     \return             value of type uint8_t at (*ptr)
 229:./CORE/core_cmInstr.h ****  */
 230:./CORE/core_cmInstr.h **** #define __LDREXB(ptr)                     ((uint8_t ) __ldrex(ptr))
 231:./CORE/core_cmInstr.h **** 
 232:./CORE/core_cmInstr.h **** 
 233:./CORE/core_cmInstr.h **** /** \brief  LDR Exclusive (16 bit)
 234:./CORE/core_cmInstr.h **** 
 235:./CORE/core_cmInstr.h ****     This function executes a exclusive LDR instruction for 16 bit values.
 236:./CORE/core_cmInstr.h **** 
 237:./CORE/core_cmInstr.h ****     \param [in]    ptr  Pointer to data
 238:./CORE/core_cmInstr.h ****     \return        value of type uint16_t at (*ptr)
 239:./CORE/core_cmInstr.h ****  */
 240:./CORE/core_cmInstr.h **** #define __LDREXH(ptr)                     ((uint16_t) __ldrex(ptr))
 241:./CORE/core_cmInstr.h **** 
 242:./CORE/core_cmInstr.h **** 
 243:./CORE/core_cmInstr.h **** /** \brief  LDR Exclusive (32 bit)
 244:./CORE/core_cmInstr.h **** 
 245:./CORE/core_cmInstr.h ****     This function executes a exclusive LDR instruction for 32 bit values.
 246:./CORE/core_cmInstr.h **** 
 247:./CORE/core_cmInstr.h ****     \param [in]    ptr  Pointer to data
 248:./CORE/core_cmInstr.h ****     \return        value of type uint32_t at (*ptr)
 249:./CORE/core_cmInstr.h ****  */
 250:./CORE/core_cmInstr.h **** #define __LDREXW(ptr)                     ((uint32_t ) __ldrex(ptr))
 251:./CORE/core_cmInstr.h **** 
 252:./CORE/core_cmInstr.h **** 
 253:./CORE/core_cmInstr.h **** /** \brief  STR Exclusive (8 bit)
 254:./CORE/core_cmInstr.h **** 
 255:./CORE/core_cmInstr.h ****     This function executes a exclusive STR instruction for 8 bit values.
 256:./CORE/core_cmInstr.h **** 
 257:./CORE/core_cmInstr.h ****     \param [in]  value  Value to store
 258:./CORE/core_cmInstr.h ****     \param [in]    ptr  Pointer to location
 259:./CORE/core_cmInstr.h ****     \return          0  Function succeeded
 260:./CORE/core_cmInstr.h ****     \return          1  Function failed
 261:./CORE/core_cmInstr.h ****  */
 262:./CORE/core_cmInstr.h **** #define __STREXB(value, ptr)              __strex(value, ptr)
 263:./CORE/core_cmInstr.h **** 
 264:./CORE/core_cmInstr.h **** 
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc0ffqbS.s 			page 12


 265:./CORE/core_cmInstr.h **** /** \brief  STR Exclusive (16 bit)
 266:./CORE/core_cmInstr.h **** 
 267:./CORE/core_cmInstr.h ****     This function executes a exclusive STR instruction for 16 bit values.
 268:./CORE/core_cmInstr.h **** 
 269:./CORE/core_cmInstr.h ****     \param [in]  value  Value to store
 270:./CORE/core_cmInstr.h ****     \param [in]    ptr  Pointer to location
 271:./CORE/core_cmInstr.h ****     \return          0  Function succeeded
 272:./CORE/core_cmInstr.h ****     \return          1  Function failed
 273:./CORE/core_cmInstr.h ****  */
 274:./CORE/core_cmInstr.h **** #define __STREXH(value, ptr)              __strex(value, ptr)
 275:./CORE/core_cmInstr.h **** 
 276:./CORE/core_cmInstr.h **** 
 277:./CORE/core_cmInstr.h **** /** \brief  STR Exclusive (32 bit)
 278:./CORE/core_cmInstr.h **** 
 279:./CORE/core_cmInstr.h ****     This function executes a exclusive STR instruction for 32 bit values.
 280:./CORE/core_cmInstr.h **** 
 281:./CORE/core_cmInstr.h ****     \param [in]  value  Value to store
 282:./CORE/core_cmInstr.h ****     \param [in]    ptr  Pointer to location
 283:./CORE/core_cmInstr.h ****     \return          0  Function succeeded
 284:./CORE/core_cmInstr.h ****     \return          1  Function failed
 285:./CORE/core_cmInstr.h ****  */
 286:./CORE/core_cmInstr.h **** #define __STREXW(value, ptr)              __strex(value, ptr)
 287:./CORE/core_cmInstr.h **** 
 288:./CORE/core_cmInstr.h **** 
 289:./CORE/core_cmInstr.h **** /** \brief  Remove the exclusive lock
 290:./CORE/core_cmInstr.h **** 
 291:./CORE/core_cmInstr.h ****     This function removes the exclusive lock which is created by LDREX.
 292:./CORE/core_cmInstr.h **** 
 293:./CORE/core_cmInstr.h ****  */
 294:./CORE/core_cmInstr.h **** #define __CLREX                           __clrex
 295:./CORE/core_cmInstr.h **** 
 296:./CORE/core_cmInstr.h **** 
 297:./CORE/core_cmInstr.h **** /** \brief  Signed Saturate
 298:./CORE/core_cmInstr.h **** 
 299:./CORE/core_cmInstr.h ****     This function saturates a signed value.
 300:./CORE/core_cmInstr.h **** 
 301:./CORE/core_cmInstr.h ****     \param [in]  value  Value to be saturated
 302:./CORE/core_cmInstr.h ****     \param [in]    sat  Bit position to saturate to (1..32)
 303:./CORE/core_cmInstr.h ****     \return             Saturated value
 304:./CORE/core_cmInstr.h ****  */
 305:./CORE/core_cmInstr.h **** #define __SSAT                            __ssat
 306:./CORE/core_cmInstr.h **** 
 307:./CORE/core_cmInstr.h **** 
 308:./CORE/core_cmInstr.h **** /** \brief  Unsigned Saturate
 309:./CORE/core_cmInstr.h **** 
 310:./CORE/core_cmInstr.h ****     This function saturates an unsigned value.
 311:./CORE/core_cmInstr.h **** 
 312:./CORE/core_cmInstr.h ****     \param [in]  value  Value to be saturated
 313:./CORE/core_cmInstr.h ****     \param [in]    sat  Bit position to saturate to (0..31)
 314:./CORE/core_cmInstr.h ****     \return             Saturated value
 315:./CORE/core_cmInstr.h ****  */
 316:./CORE/core_cmInstr.h **** #define __USAT                            __usat
 317:./CORE/core_cmInstr.h **** 
 318:./CORE/core_cmInstr.h **** 
 319:./CORE/core_cmInstr.h **** /** \brief  Rotate Right with Extend (32 bit)
 320:./CORE/core_cmInstr.h **** 
 321:./CORE/core_cmInstr.h ****     This function moves each bit of a bitstring right by one bit.
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc0ffqbS.s 			page 13


 322:./CORE/core_cmInstr.h ****     The carry input is shifted in at the left end of the bitstring.
 323:./CORE/core_cmInstr.h **** 
 324:./CORE/core_cmInstr.h ****     \param [in]    value  Value to rotate
 325:./CORE/core_cmInstr.h ****     \return               Rotated value
 326:./CORE/core_cmInstr.h ****  */
 327:./CORE/core_cmInstr.h **** #ifndef __NO_EMBEDDED_ASM
 328:./CORE/core_cmInstr.h **** __attribute__((section(".rrx_text"))) __STATIC_INLINE __ASM uint32_t __RRX(uint32_t value)
 329:./CORE/core_cmInstr.h **** {
 330:./CORE/core_cmInstr.h ****   rrx r0, r0
 331:./CORE/core_cmInstr.h ****   bx lr
 332:./CORE/core_cmInstr.h **** }
 333:./CORE/core_cmInstr.h **** #endif
 334:./CORE/core_cmInstr.h **** 
 335:./CORE/core_cmInstr.h **** 
 336:./CORE/core_cmInstr.h **** /** \brief  LDRT Unprivileged (8 bit)
 337:./CORE/core_cmInstr.h **** 
 338:./CORE/core_cmInstr.h ****     This function executes a Unprivileged LDRT instruction for 8 bit value.
 339:./CORE/core_cmInstr.h **** 
 340:./CORE/core_cmInstr.h ****     \param [in]    ptr  Pointer to data
 341:./CORE/core_cmInstr.h ****     \return             value of type uint8_t at (*ptr)
 342:./CORE/core_cmInstr.h ****  */
 343:./CORE/core_cmInstr.h **** #define __LDRBT(ptr)                      ((uint8_t )  __ldrt(ptr))
 344:./CORE/core_cmInstr.h **** 
 345:./CORE/core_cmInstr.h **** 
 346:./CORE/core_cmInstr.h **** /** \brief  LDRT Unprivileged (16 bit)
 347:./CORE/core_cmInstr.h **** 
 348:./CORE/core_cmInstr.h ****     This function executes a Unprivileged LDRT instruction for 16 bit values.
 349:./CORE/core_cmInstr.h **** 
 350:./CORE/core_cmInstr.h ****     \param [in]    ptr  Pointer to data
 351:./CORE/core_cmInstr.h ****     \return        value of type uint16_t at (*ptr)
 352:./CORE/core_cmInstr.h ****  */
 353:./CORE/core_cmInstr.h **** #define __LDRHT(ptr)                      ((uint16_t)  __ldrt(ptr))
 354:./CORE/core_cmInstr.h **** 
 355:./CORE/core_cmInstr.h **** 
 356:./CORE/core_cmInstr.h **** /** \brief  LDRT Unprivileged (32 bit)
 357:./CORE/core_cmInstr.h **** 
 358:./CORE/core_cmInstr.h ****     This function executes a Unprivileged LDRT instruction for 32 bit values.
 359:./CORE/core_cmInstr.h **** 
 360:./CORE/core_cmInstr.h ****     \param [in]    ptr  Pointer to data
 361:./CORE/core_cmInstr.h ****     \return        value of type uint32_t at (*ptr)
 362:./CORE/core_cmInstr.h ****  */
 363:./CORE/core_cmInstr.h **** #define __LDRT(ptr)                       ((uint32_t ) __ldrt(ptr))
 364:./CORE/core_cmInstr.h **** 
 365:./CORE/core_cmInstr.h **** 
 366:./CORE/core_cmInstr.h **** /** \brief  STRT Unprivileged (8 bit)
 367:./CORE/core_cmInstr.h **** 
 368:./CORE/core_cmInstr.h ****     This function executes a Unprivileged STRT instruction for 8 bit values.
 369:./CORE/core_cmInstr.h **** 
 370:./CORE/core_cmInstr.h ****     \param [in]  value  Value to store
 371:./CORE/core_cmInstr.h ****     \param [in]    ptr  Pointer to location
 372:./CORE/core_cmInstr.h ****  */
 373:./CORE/core_cmInstr.h **** #define __STRBT(value, ptr)               __strt(value, ptr)
 374:./CORE/core_cmInstr.h **** 
 375:./CORE/core_cmInstr.h **** 
 376:./CORE/core_cmInstr.h **** /** \brief  STRT Unprivileged (16 bit)
 377:./CORE/core_cmInstr.h **** 
 378:./CORE/core_cmInstr.h ****     This function executes a Unprivileged STRT instruction for 16 bit values.
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc0ffqbS.s 			page 14


 379:./CORE/core_cmInstr.h **** 
 380:./CORE/core_cmInstr.h ****     \param [in]  value  Value to store
 381:./CORE/core_cmInstr.h ****     \param [in]    ptr  Pointer to location
 382:./CORE/core_cmInstr.h ****  */
 383:./CORE/core_cmInstr.h **** #define __STRHT(value, ptr)               __strt(value, ptr)
 384:./CORE/core_cmInstr.h **** 
 385:./CORE/core_cmInstr.h **** 
 386:./CORE/core_cmInstr.h **** /** \brief  STRT Unprivileged (32 bit)
 387:./CORE/core_cmInstr.h **** 
 388:./CORE/core_cmInstr.h ****     This function executes a Unprivileged STRT instruction for 32 bit values.
 389:./CORE/core_cmInstr.h **** 
 390:./CORE/core_cmInstr.h ****     \param [in]  value  Value to store
 391:./CORE/core_cmInstr.h ****     \param [in]    ptr  Pointer to location
 392:./CORE/core_cmInstr.h ****  */
 393:./CORE/core_cmInstr.h **** #define __STRT(value, ptr)                __strt(value, ptr)
 394:./CORE/core_cmInstr.h **** 
 395:./CORE/core_cmInstr.h **** #endif /* (__CORTEX_M >= 0x03) || (__CORTEX_SC >= 300) */
 396:./CORE/core_cmInstr.h **** 
 397:./CORE/core_cmInstr.h **** 
 398:./CORE/core_cmInstr.h **** #elif defined ( __GNUC__ ) /*------------------ GNU Compiler ---------------------*/
 399:./CORE/core_cmInstr.h **** /* GNU gcc specific functions */
 400:./CORE/core_cmInstr.h **** 
 401:./CORE/core_cmInstr.h **** /* Define macros for porting to both thumb1 and thumb2.
 402:./CORE/core_cmInstr.h ****  * For thumb1, use low register (r0-r7), specified by constrant "l"
 403:./CORE/core_cmInstr.h ****  * Otherwise, use general registers, specified by constrant "r" */
 404:./CORE/core_cmInstr.h **** #if defined (__thumb__) && !defined (__thumb2__)
 405:./CORE/core_cmInstr.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 406:./CORE/core_cmInstr.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 407:./CORE/core_cmInstr.h **** #else
 408:./CORE/core_cmInstr.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 409:./CORE/core_cmInstr.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 410:./CORE/core_cmInstr.h **** #endif
 411:./CORE/core_cmInstr.h **** 
 412:./CORE/core_cmInstr.h **** /** \brief  No Operation
 413:./CORE/core_cmInstr.h **** 
 414:./CORE/core_cmInstr.h ****     No Operation does nothing. This instruction can be used for code alignment purposes.
 415:./CORE/core_cmInstr.h ****  */
 416:./CORE/core_cmInstr.h **** __attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
 417:./CORE/core_cmInstr.h **** {
 418:./CORE/core_cmInstr.h ****   __ASM volatile ("nop");
 419:./CORE/core_cmInstr.h **** }
 420:./CORE/core_cmInstr.h **** 
 421:./CORE/core_cmInstr.h **** 
 422:./CORE/core_cmInstr.h **** /** \brief  Wait For Interrupt
 423:./CORE/core_cmInstr.h **** 
 424:./CORE/core_cmInstr.h ****     Wait For Interrupt is a hint instruction that suspends execution
 425:./CORE/core_cmInstr.h ****     until one of a number of events occurs.
 426:./CORE/core_cmInstr.h ****  */
 427:./CORE/core_cmInstr.h **** __attribute__((always_inline)) __STATIC_INLINE void __WFI(void)
 428:./CORE/core_cmInstr.h **** {
 429:./CORE/core_cmInstr.h ****   __ASM volatile ("wfi");
 430:./CORE/core_cmInstr.h **** }
 431:./CORE/core_cmInstr.h **** 
 432:./CORE/core_cmInstr.h **** 
 433:./CORE/core_cmInstr.h **** /** \brief  Wait For Event
 434:./CORE/core_cmInstr.h **** 
 435:./CORE/core_cmInstr.h ****     Wait For Event is a hint instruction that permits the processor to enter
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc0ffqbS.s 			page 15


 436:./CORE/core_cmInstr.h ****     a low-power state until one of a number of events occurs.
 437:./CORE/core_cmInstr.h ****  */
 438:./CORE/core_cmInstr.h **** __attribute__((always_inline)) __STATIC_INLINE void __WFE(void)
 439:./CORE/core_cmInstr.h **** {
 440:./CORE/core_cmInstr.h ****   __ASM volatile ("wfe");
 441:./CORE/core_cmInstr.h **** }
 442:./CORE/core_cmInstr.h **** 
 443:./CORE/core_cmInstr.h **** 
 444:./CORE/core_cmInstr.h **** /** \brief  Send Event
 445:./CORE/core_cmInstr.h **** 
 446:./CORE/core_cmInstr.h ****     Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 447:./CORE/core_cmInstr.h ****  */
 448:./CORE/core_cmInstr.h **** __attribute__((always_inline)) __STATIC_INLINE void __SEV(void)
 449:./CORE/core_cmInstr.h **** {
 450:./CORE/core_cmInstr.h ****   __ASM volatile ("sev");
 451:./CORE/core_cmInstr.h **** }
 452:./CORE/core_cmInstr.h **** 
 453:./CORE/core_cmInstr.h **** 
 454:./CORE/core_cmInstr.h **** /** \brief  Instruction Synchronization Barrier
 455:./CORE/core_cmInstr.h **** 
 456:./CORE/core_cmInstr.h ****     Instruction Synchronization Barrier flushes the pipeline in the processor,
 457:./CORE/core_cmInstr.h ****     so that all instructions following the ISB are fetched from cache or
 458:./CORE/core_cmInstr.h ****     memory, after the instruction has been completed.
 459:./CORE/core_cmInstr.h ****  */
 460:./CORE/core_cmInstr.h **** __attribute__((always_inline)) __STATIC_INLINE void __ISB(void)
 461:./CORE/core_cmInstr.h **** {
 462:./CORE/core_cmInstr.h ****   __ASM volatile ("isb 0xF":::"memory");
 463:./CORE/core_cmInstr.h **** }
 464:./CORE/core_cmInstr.h **** 
 465:./CORE/core_cmInstr.h **** 
 466:./CORE/core_cmInstr.h **** /** \brief  Data Synchronization Barrier
 467:./CORE/core_cmInstr.h **** 
 468:./CORE/core_cmInstr.h ****     This function acts as a special kind of Data Memory Barrier.
 469:./CORE/core_cmInstr.h ****     It completes when all explicit memory accesses before this instruction complete.
 470:./CORE/core_cmInstr.h ****  */
 471:./CORE/core_cmInstr.h **** __attribute__((always_inline)) __STATIC_INLINE void __DSB(void)
 472:./CORE/core_cmInstr.h **** {
 473:./CORE/core_cmInstr.h ****   __ASM volatile ("dsb 0xF":::"memory");
 474:./CORE/core_cmInstr.h **** }
 475:./CORE/core_cmInstr.h **** 
 476:./CORE/core_cmInstr.h **** 
 477:./CORE/core_cmInstr.h **** /** \brief  Data Memory Barrier
 478:./CORE/core_cmInstr.h **** 
 479:./CORE/core_cmInstr.h ****     This function ensures the apparent order of the explicit memory operations before
 480:./CORE/core_cmInstr.h ****     and after the instruction, without ensuring their completion.
 481:./CORE/core_cmInstr.h ****  */
 482:./CORE/core_cmInstr.h **** __attribute__((always_inline)) __STATIC_INLINE void __DMB(void)
 483:./CORE/core_cmInstr.h **** {
 484:./CORE/core_cmInstr.h ****   __ASM volatile ("dmb 0xF":::"memory");
 485:./CORE/core_cmInstr.h **** }
 486:./CORE/core_cmInstr.h **** 
 487:./CORE/core_cmInstr.h **** 
 488:./CORE/core_cmInstr.h **** /** \brief  Reverse byte order (32 bit)
 489:./CORE/core_cmInstr.h **** 
 490:./CORE/core_cmInstr.h ****     This function reverses the byte order in integer value.
 491:./CORE/core_cmInstr.h **** 
 492:./CORE/core_cmInstr.h ****     \param [in]    value  Value to reverse
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc0ffqbS.s 			page 16


 493:./CORE/core_cmInstr.h ****     \return               Reversed value
 494:./CORE/core_cmInstr.h ****  */
 495:./CORE/core_cmInstr.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __REV(uint32_t value)
 165              		.loc 2 495 57 is_stmt 1 view .LVU48
 166              	.LBB231:
 496:./CORE/core_cmInstr.h **** {
 497:./CORE/core_cmInstr.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 5)
 498:./CORE/core_cmInstr.h ****   return __builtin_bswap32(value);
 167              		.loc 2 498 3 view .LVU49
 168              		.loc 2 498 10 is_stmt 0 view .LVU50
 169 0080 1BBA     		rev	r3, r3
 170              	.LVL15:
 171              		.loc 2 498 10 view .LVU51
 172              	.LBE231:
 173              	.LBE230:
 119:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 174              		.loc 1 119 45 view .LVU52
 175 0082 0693     		str	r3, [sp, #24]
 120:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 176              		.loc 1 120 5 is_stmt 1 view .LVU53
 177              	.LVL16:
 121:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 178              		.loc 1 121 5 view .LVU54
 121:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 179              		.loc 1 121 47 is_stmt 0 view .LVU55
 180 0084 6B68     		ldr	r3, [r5, #4]
 181              	.LVL17:
 182              	.LBB232:
 183              	.LBI232:
 495:./CORE/core_cmInstr.h **** {
 184              		.loc 2 495 57 is_stmt 1 view .LVU56
 185              	.LBB233:
 186              		.loc 2 498 3 view .LVU57
 187              		.loc 2 498 10 is_stmt 0 view .LVU58
 188 0086 1BBA     		rev	r3, r3
 189              	.LVL18:
 190              		.loc 2 498 10 view .LVU59
 191              	.LBE233:
 192              	.LBE232:
 121:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 193              		.loc 1 121 45 view .LVU60
 194 0088 0793     		str	r3, [sp, #28]
 122:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 195              		.loc 1 122 5 is_stmt 1 view .LVU61
 196              	.LVL19:
 123:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 197              		.loc 1 123 5 view .LVU62
 123:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 198              		.loc 1 123 47 is_stmt 0 view .LVU63
 199 008a AB68     		ldr	r3, [r5, #8]
 200              	.LVL20:
 201              	.LBB234:
 202              	.LBI234:
 495:./CORE/core_cmInstr.h **** {
 203              		.loc 2 495 57 is_stmt 1 view .LVU64
 204              	.LBB235:
 205              		.loc 2 498 3 view .LVU65
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc0ffqbS.s 			page 17


 206              		.loc 2 498 10 is_stmt 0 view .LVU66
 207 008c 1BBA     		rev	r3, r3
 208              	.LVL21:
 209              		.loc 2 498 10 view .LVU67
 210              	.LBE235:
 211              	.LBE234:
 123:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 212              		.loc 1 123 45 view .LVU68
 213 008e 0893     		str	r3, [sp, #32]
 124:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 214              		.loc 1 124 5 is_stmt 1 view .LVU69
 215              	.LVL22:
 125:./Library/stm32f4xx_cryp_aes.c ****     break;
 216              		.loc 1 125 5 view .LVU70
 125:./Library/stm32f4xx_cryp_aes.c ****     break;
 217              		.loc 1 125 47 is_stmt 0 view .LVU71
 218 0090 EB68     		ldr	r3, [r5, #12]
 219              	.LVL23:
 220              	.LBB236:
 221              	.LBI236:
 495:./CORE/core_cmInstr.h **** {
 222              		.loc 2 495 57 is_stmt 1 view .LVU72
 223              	.LBB237:
 224              		.loc 2 498 3 view .LVU73
 225              		.loc 2 498 10 is_stmt 0 view .LVU74
 226 0092 1BBA     		rev	r3, r3
 227              	.LVL24:
 228              		.loc 2 498 10 view .LVU75
 229              	.LBE237:
 230              	.LBE236:
 125:./Library/stm32f4xx_cryp_aes.c ****     break;
 231              		.loc 1 125 45 view .LVU76
 232 0094 0993     		str	r3, [sp, #36]
 126:./Library/stm32f4xx_cryp_aes.c ****     case 192:
 233              		.loc 1 126 5 is_stmt 1 view .LVU77
 234 0096 CBE7     		b	.L4
 235              	.LVL25:
 236              	.L2:
 128:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 237              		.loc 1 128 5 view .LVU78
 128:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 238              		.loc 1 128 42 is_stmt 0 view .LVU79
 239 0098 4FF48073 		mov	r3, #256
 240 009c 0D93     		str	r3, [sp, #52]
 129:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 241              		.loc 1 129 5 is_stmt 1 view .LVU80
 129:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 242              		.loc 1 129 47 is_stmt 0 view .LVU81
 243 009e 2B68     		ldr	r3, [r5]
 244              	.LVL26:
 245              	.LBB238:
 246              	.LBI238:
 495:./CORE/core_cmInstr.h **** {
 247              		.loc 2 495 57 is_stmt 1 view .LVU82
 248              	.LBB239:
 249              		.loc 2 498 3 view .LVU83
 250              		.loc 2 498 10 is_stmt 0 view .LVU84
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc0ffqbS.s 			page 18


 251 00a0 1BBA     		rev	r3, r3
 252              	.LVL27:
 253              		.loc 2 498 10 view .LVU85
 254              	.LBE239:
 255              	.LBE238:
 129:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 256              		.loc 1 129 45 view .LVU86
 257 00a2 0493     		str	r3, [sp, #16]
 130:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
 258              		.loc 1 130 5 is_stmt 1 view .LVU87
 259              	.LVL28:
 131:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 260              		.loc 1 131 5 view .LVU88
 131:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 261              		.loc 1 131 47 is_stmt 0 view .LVU89
 262 00a4 6B68     		ldr	r3, [r5, #4]
 263              	.LVL29:
 264              	.LBB240:
 265              	.LBI240:
 495:./CORE/core_cmInstr.h **** {
 266              		.loc 2 495 57 is_stmt 1 view .LVU90
 267              	.LBB241:
 268              		.loc 2 498 3 view .LVU91
 269              		.loc 2 498 10 is_stmt 0 view .LVU92
 270 00a6 1BBA     		rev	r3, r3
 271              	.LVL30:
 272              		.loc 2 498 10 view .LVU93
 273              	.LBE241:
 274              	.LBE240:
 131:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 275              		.loc 1 131 45 view .LVU94
 276 00a8 0593     		str	r3, [sp, #20]
 132:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 277              		.loc 1 132 5 is_stmt 1 view .LVU95
 278              	.LVL31:
 133:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 279              		.loc 1 133 5 view .LVU96
 133:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 280              		.loc 1 133 47 is_stmt 0 view .LVU97
 281 00aa AB68     		ldr	r3, [r5, #8]
 282              	.LVL32:
 283              	.LBB242:
 284              	.LBI242:
 495:./CORE/core_cmInstr.h **** {
 285              		.loc 2 495 57 is_stmt 1 view .LVU98
 286              	.LBB243:
 287              		.loc 2 498 3 view .LVU99
 288              		.loc 2 498 10 is_stmt 0 view .LVU100
 289 00ac 1BBA     		rev	r3, r3
 290              	.LVL33:
 291              		.loc 2 498 10 view .LVU101
 292              	.LBE243:
 293              	.LBE242:
 133:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 294              		.loc 1 133 45 view .LVU102
 295 00ae 0693     		str	r3, [sp, #24]
 134:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc0ffqbS.s 			page 19


 296              		.loc 1 134 5 is_stmt 1 view .LVU103
 297              	.LVL34:
 135:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 298              		.loc 1 135 5 view .LVU104
 135:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 299              		.loc 1 135 47 is_stmt 0 view .LVU105
 300 00b0 EB68     		ldr	r3, [r5, #12]
 301              	.LVL35:
 302              	.LBB244:
 303              	.LBI244:
 495:./CORE/core_cmInstr.h **** {
 304              		.loc 2 495 57 is_stmt 1 view .LVU106
 305              	.LBB245:
 306              		.loc 2 498 3 view .LVU107
 307              		.loc 2 498 10 is_stmt 0 view .LVU108
 308 00b2 1BBA     		rev	r3, r3
 309              	.LVL36:
 310              		.loc 2 498 10 view .LVU109
 311              	.LBE245:
 312              	.LBE244:
 135:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 313              		.loc 1 135 45 view .LVU110
 314 00b4 0793     		str	r3, [sp, #28]
 136:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 315              		.loc 1 136 5 is_stmt 1 view .LVU111
 316              	.LVL37:
 137:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 317              		.loc 1 137 5 view .LVU112
 137:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 318              		.loc 1 137 47 is_stmt 0 view .LVU113
 319 00b6 2B69     		ldr	r3, [r5, #16]
 320              	.LVL38:
 321              	.LBB246:
 322              	.LBI246:
 495:./CORE/core_cmInstr.h **** {
 323              		.loc 2 495 57 is_stmt 1 view .LVU114
 324              	.LBB247:
 325              		.loc 2 498 3 view .LVU115
 326              		.loc 2 498 10 is_stmt 0 view .LVU116
 327 00b8 1BBA     		rev	r3, r3
 328              	.LVL39:
 329              		.loc 2 498 10 view .LVU117
 330              	.LBE247:
 331              	.LBE246:
 137:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 332              		.loc 1 137 45 view .LVU118
 333 00ba 0893     		str	r3, [sp, #32]
 138:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 334              		.loc 1 138 5 is_stmt 1 view .LVU119
 335              	.LVL40:
 139:./Library/stm32f4xx_cryp_aes.c ****     break;
 336              		.loc 1 139 5 view .LVU120
 139:./Library/stm32f4xx_cryp_aes.c ****     break;
 337              		.loc 1 139 47 is_stmt 0 view .LVU121
 338 00bc 6B69     		ldr	r3, [r5, #20]
 339              	.LVL41:
 340              	.LBB248:
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc0ffqbS.s 			page 20


 341              	.LBI248:
 495:./CORE/core_cmInstr.h **** {
 342              		.loc 2 495 57 is_stmt 1 view .LVU122
 343              	.LBB249:
 344              		.loc 2 498 3 view .LVU123
 345              		.loc 2 498 10 is_stmt 0 view .LVU124
 346 00be 1BBA     		rev	r3, r3
 347              	.LVL42:
 348              		.loc 2 498 10 view .LVU125
 349              	.LBE249:
 350              	.LBE248:
 139:./Library/stm32f4xx_cryp_aes.c ****     break;
 351              		.loc 1 139 45 view .LVU126
 352 00c0 0993     		str	r3, [sp, #36]
 140:./Library/stm32f4xx_cryp_aes.c ****     case 256:
 353              		.loc 1 140 5 is_stmt 1 view .LVU127
 354 00c2 B5E7     		b	.L4
 355              	.LVL43:
 356              	.L3:
 142:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key0Left = __REV(*(uint32_t*)(keyaddr));
 357              		.loc 1 142 5 view .LVU128
 142:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key0Left = __REV(*(uint32_t*)(keyaddr));
 358              		.loc 1 142 42 is_stmt 0 view .LVU129
 359 00c4 4FF40073 		mov	r3, #512
 360 00c8 0D93     		str	r3, [sp, #52]
 143:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 361              		.loc 1 143 5 is_stmt 1 view .LVU130
 143:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 362              		.loc 1 143 47 is_stmt 0 view .LVU131
 363 00ca 2B68     		ldr	r3, [r5]
 364              	.LVL44:
 365              	.LBB250:
 366              	.LBI250:
 495:./CORE/core_cmInstr.h **** {
 367              		.loc 2 495 57 is_stmt 1 view .LVU132
 368              	.LBB251:
 369              		.loc 2 498 3 view .LVU133
 370              		.loc 2 498 10 is_stmt 0 view .LVU134
 371 00cc 1BBA     		rev	r3, r3
 372              	.LVL45:
 373              		.loc 2 498 10 view .LVU135
 374              	.LBE251:
 375              	.LBE250:
 143:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 376              		.loc 1 143 45 view .LVU136
 377 00ce 0293     		str	r3, [sp, #8]
 144:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key0Right= __REV(*(uint32_t*)(keyaddr));
 378              		.loc 1 144 5 is_stmt 1 view .LVU137
 379              	.LVL46:
 145:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 380              		.loc 1 145 5 view .LVU138
 145:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 381              		.loc 1 145 47 is_stmt 0 view .LVU139
 382 00d0 6B68     		ldr	r3, [r5, #4]
 383              	.LVL47:
 384              	.LBB252:
 385              	.LBI252:
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc0ffqbS.s 			page 21


 495:./CORE/core_cmInstr.h **** {
 386              		.loc 2 495 57 is_stmt 1 view .LVU140
 387              	.LBB253:
 388              		.loc 2 498 3 view .LVU141
 389              		.loc 2 498 10 is_stmt 0 view .LVU142
 390 00d2 1BBA     		rev	r3, r3
 391              	.LVL48:
 392              		.loc 2 498 10 view .LVU143
 393              	.LBE253:
 394              	.LBE252:
 145:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 395              		.loc 1 145 45 view .LVU144
 396 00d4 0393     		str	r3, [sp, #12]
 146:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 397              		.loc 1 146 5 is_stmt 1 view .LVU145
 398              	.LVL49:
 147:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 399              		.loc 1 147 5 view .LVU146
 147:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 400              		.loc 1 147 47 is_stmt 0 view .LVU147
 401 00d6 AB68     		ldr	r3, [r5, #8]
 402              	.LVL50:
 403              	.LBB254:
 404              	.LBI254:
 495:./CORE/core_cmInstr.h **** {
 405              		.loc 2 495 57 is_stmt 1 view .LVU148
 406              	.LBB255:
 407              		.loc 2 498 3 view .LVU149
 408              		.loc 2 498 10 is_stmt 0 view .LVU150
 409 00d8 1BBA     		rev	r3, r3
 410              	.LVL51:
 411              		.loc 2 498 10 view .LVU151
 412              	.LBE255:
 413              	.LBE254:
 147:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 414              		.loc 1 147 45 view .LVU152
 415 00da 0493     		str	r3, [sp, #16]
 148:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
 416              		.loc 1 148 5 is_stmt 1 view .LVU153
 417              	.LVL52:
 149:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 418              		.loc 1 149 5 view .LVU154
 149:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 419              		.loc 1 149 47 is_stmt 0 view .LVU155
 420 00dc EB68     		ldr	r3, [r5, #12]
 421              	.LVL53:
 422              	.LBB256:
 423              	.LBI256:
 495:./CORE/core_cmInstr.h **** {
 424              		.loc 2 495 57 is_stmt 1 view .LVU156
 425              	.LBB257:
 426              		.loc 2 498 3 view .LVU157
 427              		.loc 2 498 10 is_stmt 0 view .LVU158
 428 00de 1BBA     		rev	r3, r3
 429              	.LVL54:
 430              		.loc 2 498 10 view .LVU159
 431              	.LBE257:
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc0ffqbS.s 			page 22


 432              	.LBE256:
 149:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 433              		.loc 1 149 45 view .LVU160
 434 00e0 0593     		str	r3, [sp, #20]
 150:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 435              		.loc 1 150 5 is_stmt 1 view .LVU161
 436              	.LVL55:
 151:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 437              		.loc 1 151 5 view .LVU162
 151:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 438              		.loc 1 151 47 is_stmt 0 view .LVU163
 439 00e2 2B69     		ldr	r3, [r5, #16]
 440              	.LVL56:
 441              	.LBB258:
 442              	.LBI258:
 495:./CORE/core_cmInstr.h **** {
 443              		.loc 2 495 57 is_stmt 1 view .LVU164
 444              	.LBB259:
 445              		.loc 2 498 3 view .LVU165
 446              		.loc 2 498 10 is_stmt 0 view .LVU166
 447 00e4 1BBA     		rev	r3, r3
 448              	.LVL57:
 449              		.loc 2 498 10 view .LVU167
 450              	.LBE259:
 451              	.LBE258:
 151:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 452              		.loc 1 151 45 view .LVU168
 453 00e6 0693     		str	r3, [sp, #24]
 152:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 454              		.loc 1 152 5 is_stmt 1 view .LVU169
 455              	.LVL58:
 153:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 456              		.loc 1 153 5 view .LVU170
 153:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 457              		.loc 1 153 47 is_stmt 0 view .LVU171
 458 00e8 6B69     		ldr	r3, [r5, #20]
 459              	.LVL59:
 460              	.LBB260:
 461              	.LBI260:
 495:./CORE/core_cmInstr.h **** {
 462              		.loc 2 495 57 is_stmt 1 view .LVU172
 463              	.LBB261:
 464              		.loc 2 498 3 view .LVU173
 465              		.loc 2 498 10 is_stmt 0 view .LVU174
 466 00ea 1BBA     		rev	r3, r3
 467              	.LVL60:
 468              		.loc 2 498 10 view .LVU175
 469              	.LBE261:
 470              	.LBE260:
 153:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 471              		.loc 1 153 45 view .LVU176
 472 00ec 0793     		str	r3, [sp, #28]
 154:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 473              		.loc 1 154 5 is_stmt 1 view .LVU177
 474              	.LVL61:
 155:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 475              		.loc 1 155 5 view .LVU178
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc0ffqbS.s 			page 23


 155:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 476              		.loc 1 155 47 is_stmt 0 view .LVU179
 477 00ee AB69     		ldr	r3, [r5, #24]
 478              	.LVL62:
 479              	.LBB262:
 480              	.LBI262:
 495:./CORE/core_cmInstr.h **** {
 481              		.loc 2 495 57 is_stmt 1 view .LVU180
 482              	.LBB263:
 483              		.loc 2 498 3 view .LVU181
 484              		.loc 2 498 10 is_stmt 0 view .LVU182
 485 00f0 1BBA     		rev	r3, r3
 486              	.LVL63:
 487              		.loc 2 498 10 view .LVU183
 488              	.LBE263:
 489              	.LBE262:
 155:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 490              		.loc 1 155 45 view .LVU184
 491 00f2 0893     		str	r3, [sp, #32]
 156:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 492              		.loc 1 156 5 is_stmt 1 view .LVU185
 493              	.LVL64:
 157:./Library/stm32f4xx_cryp_aes.c ****     break;
 494              		.loc 1 157 5 view .LVU186
 157:./Library/stm32f4xx_cryp_aes.c ****     break;
 495              		.loc 1 157 47 is_stmt 0 view .LVU187
 496 00f4 EB69     		ldr	r3, [r5, #28]
 497              	.LVL65:
 498              	.LBB264:
 499              	.LBI264:
 495:./CORE/core_cmInstr.h **** {
 500              		.loc 2 495 57 is_stmt 1 view .LVU188
 501              	.LBB265:
 502              		.loc 2 498 3 view .LVU189
 503              		.loc 2 498 10 is_stmt 0 view .LVU190
 504 00f6 1BBA     		rev	r3, r3
 505              	.LVL66:
 506              		.loc 2 498 10 view .LVU191
 507              	.LBE265:
 508              	.LBE264:
 157:./Library/stm32f4xx_cryp_aes.c ****     break;
 509              		.loc 1 157 45 view .LVU192
 510 00f8 0993     		str	r3, [sp, #36]
 158:./Library/stm32f4xx_cryp_aes.c ****     default:
 511              		.loc 1 158 5 is_stmt 1 view .LVU193
 512 00fa 99E7     		b	.L4
 513              	.LVL67:
 514              	.L5:
 196:./Library/stm32f4xx_cryp_aes.c ****     }
 197:./Library/stm32f4xx_cryp_aes.c ****   }
 198:./Library/stm32f4xx_cryp_aes.c ****   /*------------------ AES Encryption ------------------*/
 199:./Library/stm32f4xx_cryp_aes.c ****   else /* AES encryption */
 200:./Library/stm32f4xx_cryp_aes.c ****   {
 201:./Library/stm32f4xx_cryp_aes.c **** 
 202:./Library/stm32f4xx_cryp_aes.c ****     CRYP_KeyInit(&AES_CRYP_KeyInitStructure);
 515              		.loc 1 202 5 view .LVU194
 516 00fc 02A8     		add	r0, sp, #8
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc0ffqbS.s 			page 24


 517 00fe FFF7FEFF 		bl	CRYP_KeyInit
 518              	.LVL68:
 203:./Library/stm32f4xx_cryp_aes.c **** 
 204:./Library/stm32f4xx_cryp_aes.c ****     /* Crypto Init for Encryption process */
 205:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_AlgoDir  = CRYP_AlgoDir_Encrypt;
 519              		.loc 1 205 5 view .LVU195
 520              		.loc 1 205 42 is_stmt 0 view .LVU196
 521 0102 0023     		movs	r3, #0
 522 0104 0A93     		str	r3, [sp, #40]
 106:./Library/stm32f4xx_cryp_aes.c ****   uint32_t keyaddr    = (uint32_t)Key;
 523              		.loc 1 106 15 view .LVU197
 524 0106 0126     		movs	r6, #1
 525              	.LVL69:
 526              	.L8:
 206:./Library/stm32f4xx_cryp_aes.c ****   }
 207:./Library/stm32f4xx_cryp_aes.c **** 
 208:./Library/stm32f4xx_cryp_aes.c ****   AES_CRYP_InitStructure.CRYP_AlgoMode = CRYP_AlgoMode_AES_ECB;
 527              		.loc 1 208 3 is_stmt 1 view .LVU198
 528              		.loc 1 208 40 is_stmt 0 view .LVU199
 529 0108 2023     		movs	r3, #32
 530 010a 0B93     		str	r3, [sp, #44]
 209:./Library/stm32f4xx_cryp_aes.c ****   AES_CRYP_InitStructure.CRYP_DataType = CRYP_DataType_8b;
 531              		.loc 1 209 3 is_stmt 1 view .LVU200
 532              		.loc 1 209 40 is_stmt 0 view .LVU201
 533 010c 8023     		movs	r3, #128
 534 010e 0C93     		str	r3, [sp, #48]
 210:./Library/stm32f4xx_cryp_aes.c ****   CRYP_Init(&AES_CRYP_InitStructure);
 535              		.loc 1 210 3 is_stmt 1 view .LVU202
 536 0110 0AA8     		add	r0, sp, #40
 537 0112 FFF7FEFF 		bl	CRYP_Init
 538              	.LVL70:
 211:./Library/stm32f4xx_cryp_aes.c **** 
 212:./Library/stm32f4xx_cryp_aes.c ****   /* Flush IN/OUT FIFOs */
 213:./Library/stm32f4xx_cryp_aes.c ****   CRYP_FIFOFlush();
 539              		.loc 1 213 3 view .LVU203
 540 0116 FFF7FEFF 		bl	CRYP_FIFOFlush
 541              	.LVL71:
 214:./Library/stm32f4xx_cryp_aes.c **** 
 215:./Library/stm32f4xx_cryp_aes.c ****   /* Enable Crypto processor */
 216:./Library/stm32f4xx_cryp_aes.c ****   CRYP_Cmd(ENABLE);
 542              		.loc 1 216 3 view .LVU204
 543 011a 0120     		movs	r0, #1
 544 011c FFF7FEFF 		bl	CRYP_Cmd
 545              	.LVL72:
 217:./Library/stm32f4xx_cryp_aes.c **** 
 218:./Library/stm32f4xx_cryp_aes.c ****   if(CRYP_GetCmdStatus() == DISABLE)
 546              		.loc 1 218 3 view .LVU205
 547              		.loc 1 218 6 is_stmt 0 view .LVU206
 548 0120 FFF7FEFF 		bl	CRYP_GetCmdStatus
 549              	.LVL73:
 550              		.loc 1 218 5 view .LVU207
 551 0124 0028     		cmp	r0, #0
 552 0126 35D0     		beq	.L9
 219:./Library/stm32f4xx_cryp_aes.c ****   {
 220:./Library/stm32f4xx_cryp_aes.c ****     /* The CRYP peripheral clock is not enabled or the device doesn't embed 
 221:./Library/stm32f4xx_cryp_aes.c ****        the CRYP peripheral (please check the device sales type. */
 222:./Library/stm32f4xx_cryp_aes.c ****     return(ERROR);
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc0ffqbS.s 			page 25


 223:./Library/stm32f4xx_cryp_aes.c ****   }
 224:./Library/stm32f4xx_cryp_aes.c ****   
 225:./Library/stm32f4xx_cryp_aes.c ****   for(i=0; ((i<Ilength) && (status != ERROR)); i+=16)
 553              		.loc 1 225 8 view .LVU208
 554 0128 0025     		movs	r5, #0
 555              	.LVL74:
 556              		.loc 1 225 8 view .LVU209
 557 012a 02E0     		b	.L10
 558              	.LVL75:
 559              	.L11:
 226:./Library/stm32f4xx_cryp_aes.c ****   {
 227:./Library/stm32f4xx_cryp_aes.c **** 
 228:./Library/stm32f4xx_cryp_aes.c ****     /* Write the Input block in the IN FIFO */
 229:./Library/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(inputaddr));
 230:./Library/stm32f4xx_cryp_aes.c ****     inputaddr+=4;
 231:./Library/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(inputaddr));
 232:./Library/stm32f4xx_cryp_aes.c ****     inputaddr+=4;
 233:./Library/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(inputaddr));
 234:./Library/stm32f4xx_cryp_aes.c ****     inputaddr+=4;
 235:./Library/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(inputaddr));
 236:./Library/stm32f4xx_cryp_aes.c ****     inputaddr+=4;
 237:./Library/stm32f4xx_cryp_aes.c **** 
 238:./Library/stm32f4xx_cryp_aes.c ****     /* Wait until the complete message has been processed */
 239:./Library/stm32f4xx_cryp_aes.c ****     counter = 0;
 240:./Library/stm32f4xx_cryp_aes.c ****     do
 241:./Library/stm32f4xx_cryp_aes.c ****     {
 242:./Library/stm32f4xx_cryp_aes.c ****       busystatus = CRYP_GetFlagStatus(CRYP_FLAG_BUSY);
 243:./Library/stm32f4xx_cryp_aes.c ****       counter++;
 244:./Library/stm32f4xx_cryp_aes.c ****     }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 245:./Library/stm32f4xx_cryp_aes.c **** 
 246:./Library/stm32f4xx_cryp_aes.c ****     if (busystatus != RESET)
 560              		.loc 1 246 5 is_stmt 1 view .LVU210
 561              		.loc 1 246 8 is_stmt 0 view .LVU211
 562 012c 00B3     		cbz	r0, .L19
 247:./Library/stm32f4xx_cryp_aes.c ****    {
 248:./Library/stm32f4xx_cryp_aes.c ****        status = ERROR;
 563              		.loc 1 248 15 view .LVU212
 564 012e 0026     		movs	r6, #0
 565              	.LVL76:
 566              	.L13:
 225:./Library/stm32f4xx_cryp_aes.c ****   {
 567              		.loc 1 225 48 is_stmt 1 discriminator 2 view .LVU213
 225:./Library/stm32f4xx_cryp_aes.c ****   {
 568              		.loc 1 225 49 is_stmt 0 discriminator 2 view .LVU214
 569 0130 1035     		adds	r5, r5, #16
 570              	.LVL77:
 571              	.L10:
 225:./Library/stm32f4xx_cryp_aes.c ****   {
 572              		.loc 1 225 12 is_stmt 1 discriminator 1 view .LVU215
 225:./Library/stm32f4xx_cryp_aes.c ****   {
 573              		.loc 1 225 3 is_stmt 0 discriminator 1 view .LVU216
 574 0132 4545     		cmp	r5, r8
 575 0134 2AD2     		bcs	.L14
 225:./Library/stm32f4xx_cryp_aes.c ****   {
 576              		.loc 1 225 25 discriminator 3 view .LVU217
 577 0136 4EB3     		cbz	r6, .L14
 229:./Library/stm32f4xx_cryp_aes.c ****     inputaddr+=4;
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc0ffqbS.s 			page 26


 578              		.loc 1 229 5 is_stmt 1 view .LVU218
 579 0138 2068     		ldr	r0, [r4]
 580 013a FFF7FEFF 		bl	CRYP_DataIn
 581              	.LVL78:
 230:./Library/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(inputaddr));
 582              		.loc 1 230 5 view .LVU219
 231:./Library/stm32f4xx_cryp_aes.c ****     inputaddr+=4;
 583              		.loc 1 231 5 view .LVU220
 584 013e 6068     		ldr	r0, [r4, #4]
 585 0140 FFF7FEFF 		bl	CRYP_DataIn
 586              	.LVL79:
 232:./Library/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(inputaddr));
 587              		.loc 1 232 5 view .LVU221
 233:./Library/stm32f4xx_cryp_aes.c ****     inputaddr+=4;
 588              		.loc 1 233 5 view .LVU222
 589 0144 A068     		ldr	r0, [r4, #8]
 590 0146 FFF7FEFF 		bl	CRYP_DataIn
 591              	.LVL80:
 234:./Library/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(inputaddr));
 592              		.loc 1 234 5 view .LVU223
 235:./Library/stm32f4xx_cryp_aes.c ****     inputaddr+=4;
 593              		.loc 1 235 5 view .LVU224
 594 014a E068     		ldr	r0, [r4, #12]
 595 014c FFF7FEFF 		bl	CRYP_DataIn
 596              	.LVL81:
 236:./Library/stm32f4xx_cryp_aes.c **** 
 597              		.loc 1 236 5 view .LVU225
 236:./Library/stm32f4xx_cryp_aes.c **** 
 598              		.loc 1 236 14 is_stmt 0 view .LVU226
 599 0150 1034     		adds	r4, r4, #16
 600              	.LVL82:
 239:./Library/stm32f4xx_cryp_aes.c ****     do
 601              		.loc 1 239 5 is_stmt 1 view .LVU227
 239:./Library/stm32f4xx_cryp_aes.c ****     do
 602              		.loc 1 239 13 is_stmt 0 view .LVU228
 603 0152 0023     		movs	r3, #0
 604 0154 0193     		str	r3, [sp, #4]
 605              	.L12:
 240:./Library/stm32f4xx_cryp_aes.c ****     {
 606              		.loc 1 240 5 is_stmt 1 discriminator 2 view .LVU229
 242:./Library/stm32f4xx_cryp_aes.c ****       counter++;
 607              		.loc 1 242 7 discriminator 2 view .LVU230
 242:./Library/stm32f4xx_cryp_aes.c ****       counter++;
 608              		.loc 1 242 20 is_stmt 0 discriminator 2 view .LVU231
 609 0156 1020     		movs	r0, #16
 610 0158 FFF7FEFF 		bl	CRYP_GetFlagStatus
 611              	.LVL83:
 243:./Library/stm32f4xx_cryp_aes.c ****     }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 612              		.loc 1 243 7 is_stmt 1 discriminator 2 view .LVU232
 243:./Library/stm32f4xx_cryp_aes.c ****     }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 613              		.loc 1 243 14 is_stmt 0 discriminator 2 view .LVU233
 614 015c 019A     		ldr	r2, [sp, #4]
 615 015e 0132     		adds	r2, r2, #1
 616 0160 0192     		str	r2, [sp, #4]
 244:./Library/stm32f4xx_cryp_aes.c **** 
 617              		.loc 1 244 12 is_stmt 1 discriminator 2 view .LVU234
 244:./Library/stm32f4xx_cryp_aes.c **** 
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc0ffqbS.s 			page 27


 618              		.loc 1 244 22 is_stmt 0 discriminator 2 view .LVU235
 619 0162 019B     		ldr	r3, [sp, #4]
 244:./Library/stm32f4xx_cryp_aes.c **** 
 620              		.loc 1 244 5 discriminator 2 view .LVU236
 621 0164 B3F5803F 		cmp	r3, #65536
 622 0168 E0D0     		beq	.L11
 244:./Library/stm32f4xx_cryp_aes.c **** 
 623              		.loc 1 244 42 discriminator 1 view .LVU237
 624 016a 0028     		cmp	r0, #0
 625 016c F3D1     		bne	.L12
 626 016e DDE7     		b	.L11
 627              	.L19:
 249:./Library/stm32f4xx_cryp_aes.c ****     }
 250:./Library/stm32f4xx_cryp_aes.c ****     else
 251:./Library/stm32f4xx_cryp_aes.c ****     {
 252:./Library/stm32f4xx_cryp_aes.c **** 
 253:./Library/stm32f4xx_cryp_aes.c ****       /* Read the Output block from the Output FIFO */
 254:./Library/stm32f4xx_cryp_aes.c ****       *(uint32_t*)(outputaddr) = CRYP_DataOut();
 628              		.loc 1 254 7 is_stmt 1 view .LVU238
 629              		.loc 1 254 34 is_stmt 0 view .LVU239
 630 0170 FFF7FEFF 		bl	CRYP_DataOut
 631              	.LVL84:
 632              		.loc 1 254 32 view .LVU240
 633 0174 3860     		str	r0, [r7]
 255:./Library/stm32f4xx_cryp_aes.c ****       outputaddr+=4;
 634              		.loc 1 255 7 is_stmt 1 view .LVU241
 635              	.LVL85:
 256:./Library/stm32f4xx_cryp_aes.c ****       *(uint32_t*)(outputaddr) = CRYP_DataOut();
 636              		.loc 1 256 7 view .LVU242
 637              		.loc 1 256 34 is_stmt 0 view .LVU243
 638 0176 FFF7FEFF 		bl	CRYP_DataOut
 639              	.LVL86:
 640              		.loc 1 256 32 view .LVU244
 641 017a 7860     		str	r0, [r7, #4]
 257:./Library/stm32f4xx_cryp_aes.c ****       outputaddr+=4;
 642              		.loc 1 257 7 is_stmt 1 view .LVU245
 643              	.LVL87:
 258:./Library/stm32f4xx_cryp_aes.c ****       *(uint32_t*)(outputaddr) = CRYP_DataOut();
 644              		.loc 1 258 7 view .LVU246
 645              		.loc 1 258 34 is_stmt 0 view .LVU247
 646 017c FFF7FEFF 		bl	CRYP_DataOut
 647              	.LVL88:
 648              		.loc 1 258 32 view .LVU248
 649 0180 B860     		str	r0, [r7, #8]
 259:./Library/stm32f4xx_cryp_aes.c ****       outputaddr+=4;
 650              		.loc 1 259 7 is_stmt 1 view .LVU249
 651              	.LVL89:
 260:./Library/stm32f4xx_cryp_aes.c ****       *(uint32_t*)(outputaddr) = CRYP_DataOut(); 
 652              		.loc 1 260 7 view .LVU250
 653              		.loc 1 260 34 is_stmt 0 view .LVU251
 654 0182 FFF7FEFF 		bl	CRYP_DataOut
 655              	.LVL90:
 656              		.loc 1 260 32 view .LVU252
 657 0186 F860     		str	r0, [r7, #12]
 261:./Library/stm32f4xx_cryp_aes.c ****       outputaddr+=4;
 658              		.loc 1 261 7 is_stmt 1 view .LVU253
 659              		.loc 1 261 17 is_stmt 0 view .LVU254
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc0ffqbS.s 			page 28


 660 0188 1037     		adds	r7, r7, #16
 661              	.LVL91:
 662              		.loc 1 261 17 view .LVU255
 663 018a D1E7     		b	.L13
 664              	.L14:
 262:./Library/stm32f4xx_cryp_aes.c ****     }
 263:./Library/stm32f4xx_cryp_aes.c ****   }
 264:./Library/stm32f4xx_cryp_aes.c **** 
 265:./Library/stm32f4xx_cryp_aes.c ****   /* Disable Crypto */
 266:./Library/stm32f4xx_cryp_aes.c ****   CRYP_Cmd(DISABLE);
 665              		.loc 1 266 3 is_stmt 1 view .LVU256
 666 018c 0020     		movs	r0, #0
 667 018e FFF7FEFF 		bl	CRYP_Cmd
 668              	.LVL92:
 267:./Library/stm32f4xx_cryp_aes.c **** 
 268:./Library/stm32f4xx_cryp_aes.c ****   return status; 
 669              		.loc 1 268 3 view .LVU257
 670              		.loc 1 268 10 is_stmt 0 view .LVU258
 671 0192 3046     		mov	r0, r6
 672              	.LVL93:
 673              	.L9:
 269:./Library/stm32f4xx_cryp_aes.c **** }
 674              		.loc 1 269 1 view .LVU259
 675 0194 0FB0     		add	sp, sp, #60
 676              	.LCFI2:
 677              		.cfi_def_cfa_offset 28
 678              		@ sp needed
 679 0196 BDE8F083 		pop	{r4, r5, r6, r7, r8, r9, pc}
 680              		.loc 1 269 1 view .LVU260
 681              		.cfi_endproc
 682              	.LFE123:
 684              		.section	.text.CRYP_AES_CBC,"ax",%progbits
 685              		.align	1
 686              		.global	CRYP_AES_CBC
 687              		.syntax unified
 688              		.thumb
 689              		.thumb_func
 691              	CRYP_AES_CBC:
 692              	.LVL94:
 693              	.LFB124:
 270:./Library/stm32f4xx_cryp_aes.c **** 
 271:./Library/stm32f4xx_cryp_aes.c **** /**
 272:./Library/stm32f4xx_cryp_aes.c ****   * @brief  Encrypt and decrypt using AES in CBC Mode
 273:./Library/stm32f4xx_cryp_aes.c ****   * @param  Mode: encryption or decryption Mode.
 274:./Library/stm32f4xx_cryp_aes.c ****   *          This parameter can be one of the following values:
 275:./Library/stm32f4xx_cryp_aes.c ****   *            @arg MODE_ENCRYPT: Encryption
 276:./Library/stm32f4xx_cryp_aes.c ****   *            @arg MODE_DECRYPT: Decryption
 277:./Library/stm32f4xx_cryp_aes.c ****   * @param  InitVectors: Initialisation Vectors used for AES algorithm.
 278:./Library/stm32f4xx_cryp_aes.c ****   * @param  Key: Key used for AES algorithm.
 279:./Library/stm32f4xx_cryp_aes.c ****   * @param  Keysize: length of the Key, must be a 128, 192 or 256.
 280:./Library/stm32f4xx_cryp_aes.c ****   * @param  Input: pointer to the Input buffer.
 281:./Library/stm32f4xx_cryp_aes.c ****   * @param  Ilength: length of the Input buffer, must be a multiple of 16.
 282:./Library/stm32f4xx_cryp_aes.c ****   * @param  Output: pointer to the returned buffer.
 283:./Library/stm32f4xx_cryp_aes.c ****   * @retval An ErrorStatus enumeration value:
 284:./Library/stm32f4xx_cryp_aes.c ****   *          - SUCCESS: Operation done
 285:./Library/stm32f4xx_cryp_aes.c ****   *          - ERROR: Operation failed
 286:./Library/stm32f4xx_cryp_aes.c ****   */
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc0ffqbS.s 			page 29


 287:./Library/stm32f4xx_cryp_aes.c **** ErrorStatus CRYP_AES_CBC(uint8_t Mode, uint8_t InitVectors[16], uint8_t *Key,
 288:./Library/stm32f4xx_cryp_aes.c ****                          uint16_t Keysize, uint8_t *Input, uint32_t Ilength,
 289:./Library/stm32f4xx_cryp_aes.c ****                          uint8_t *Output)
 290:./Library/stm32f4xx_cryp_aes.c **** {
 694              		.loc 1 290 1 is_stmt 1 view -0
 695              		.cfi_startproc
 696              		@ args = 12, pretend = 0, frame = 72
 697              		@ frame_needed = 0, uses_anonymous_args = 0
 698              		.loc 1 290 1 is_stmt 0 view .LVU262
 699 0000 2DE9F047 		push	{r4, r5, r6, r7, r8, r9, r10, lr}
 700              	.LCFI3:
 701              		.cfi_def_cfa_offset 32
 702              		.cfi_offset 4, -32
 703              		.cfi_offset 5, -28
 704              		.cfi_offset 6, -24
 705              		.cfi_offset 7, -20
 706              		.cfi_offset 8, -16
 707              		.cfi_offset 9, -12
 708              		.cfi_offset 10, -8
 709              		.cfi_offset 14, -4
 710 0004 92B0     		sub	sp, sp, #72
 711              	.LCFI4:
 712              		.cfi_def_cfa_offset 104
 713 0006 0646     		mov	r6, r0
 714 0008 0D46     		mov	r5, r1
 715 000a 9146     		mov	r9, r2
 716 000c 9A46     		mov	r10, r3
 717 000e DDF86C80 		ldr	r8, [sp, #108]
 291:./Library/stm32f4xx_cryp_aes.c ****   CRYP_InitTypeDef AES_CRYP_InitStructure;
 718              		.loc 1 291 3 is_stmt 1 view .LVU263
 292:./Library/stm32f4xx_cryp_aes.c ****   CRYP_KeyInitTypeDef AES_CRYP_KeyInitStructure;
 719              		.loc 1 292 3 view .LVU264
 293:./Library/stm32f4xx_cryp_aes.c ****   CRYP_IVInitTypeDef AES_CRYP_IVInitStructure;
 720              		.loc 1 293 3 view .LVU265
 294:./Library/stm32f4xx_cryp_aes.c ****   __IO uint32_t counter = 0;
 721              		.loc 1 294 3 view .LVU266
 722              		.loc 1 294 17 is_stmt 0 view .LVU267
 723 0012 0023     		movs	r3, #0
 724              	.LVL95:
 725              		.loc 1 294 17 view .LVU268
 726 0014 0193     		str	r3, [sp, #4]
 295:./Library/stm32f4xx_cryp_aes.c ****   uint32_t busystatus = 0;
 727              		.loc 1 295 3 is_stmt 1 view .LVU269
 728              	.LVL96:
 296:./Library/stm32f4xx_cryp_aes.c ****   ErrorStatus status = SUCCESS;
 729              		.loc 1 296 3 view .LVU270
 297:./Library/stm32f4xx_cryp_aes.c ****   uint32_t keyaddr    = (uint32_t)Key;
 730              		.loc 1 297 3 view .LVU271
 298:./Library/stm32f4xx_cryp_aes.c ****   uint32_t inputaddr  = (uint32_t)Input;
 731              		.loc 1 298 3 view .LVU272
 732              		.loc 1 298 12 is_stmt 0 view .LVU273
 733 0016 1A9C     		ldr	r4, [sp, #104]
 734              	.LVL97:
 299:./Library/stm32f4xx_cryp_aes.c ****   uint32_t outputaddr = (uint32_t)Output;
 735              		.loc 1 299 3 is_stmt 1 view .LVU274
 736              		.loc 1 299 12 is_stmt 0 view .LVU275
 737 0018 1C9F     		ldr	r7, [sp, #112]
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc0ffqbS.s 			page 30


 738              	.LVL98:
 300:./Library/stm32f4xx_cryp_aes.c ****   uint32_t ivaddr = (uint32_t)InitVectors;
 739              		.loc 1 300 3 is_stmt 1 view .LVU276
 301:./Library/stm32f4xx_cryp_aes.c ****   uint32_t i = 0;
 740              		.loc 1 301 3 view .LVU277
 302:./Library/stm32f4xx_cryp_aes.c **** 
 303:./Library/stm32f4xx_cryp_aes.c ****   /* Crypto structures initialisation*/
 304:./Library/stm32f4xx_cryp_aes.c ****   CRYP_KeyStructInit(&AES_CRYP_KeyInitStructure);
 741              		.loc 1 304 3 view .LVU278
 742 001a 06A8     		add	r0, sp, #24
 743              	.LVL99:
 744              		.loc 1 304 3 is_stmt 0 view .LVU279
 745 001c FFF7FEFF 		bl	CRYP_KeyStructInit
 746              	.LVL100:
 305:./Library/stm32f4xx_cryp_aes.c **** 
 306:./Library/stm32f4xx_cryp_aes.c ****   switch(Keysize)
 747              		.loc 1 306 3 is_stmt 1 view .LVU280
 748 0020 BAF1C00F 		cmp	r10, #192
 749 0024 49D0     		beq	.L21
 750 0026 BAF5807F 		cmp	r10, #256
 751 002a 62D0     		beq	.L22
 752 002c BAF1800F 		cmp	r10, #128
 753 0030 30D0     		beq	.L37
 754              	.LVL101:
 755              	.L23:
 307:./Library/stm32f4xx_cryp_aes.c ****   {
 308:./Library/stm32f4xx_cryp_aes.c ****     case 128:
 309:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_KeySize = CRYP_KeySize_128b;
 310:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 311:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 312:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 313:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 314:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 315:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 316:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 317:./Library/stm32f4xx_cryp_aes.c ****     break;
 318:./Library/stm32f4xx_cryp_aes.c ****     case 192:
 319:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_KeySize  = CRYP_KeySize_192b;
 320:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 321:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 322:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
 323:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 324:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 325:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 326:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 327:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 328:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 329:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 330:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 331:./Library/stm32f4xx_cryp_aes.c ****     break;
 332:./Library/stm32f4xx_cryp_aes.c ****     case 256:
 333:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_KeySize  = CRYP_KeySize_256b;
 334:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key0Left = __REV(*(uint32_t*)(keyaddr));
 335:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 336:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key0Right= __REV(*(uint32_t*)(keyaddr));
 337:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 338:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc0ffqbS.s 			page 31


 339:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 340:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
 341:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 342:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 343:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 344:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 345:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 346:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 347:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 348:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 349:./Library/stm32f4xx_cryp_aes.c ****     break;
 350:./Library/stm32f4xx_cryp_aes.c ****     default:
 351:./Library/stm32f4xx_cryp_aes.c ****     break;
 352:./Library/stm32f4xx_cryp_aes.c ****   }
 353:./Library/stm32f4xx_cryp_aes.c **** 
 354:./Library/stm32f4xx_cryp_aes.c ****   /* CRYP Initialization Vectors */
 355:./Library/stm32f4xx_cryp_aes.c ****   AES_CRYP_IVInitStructure.CRYP_IV0Left = __REV(*(uint32_t*)(ivaddr));
 756              		.loc 1 355 3 view .LVU281
 757              		.loc 1 355 43 is_stmt 0 view .LVU282
 758 0032 2B68     		ldr	r3, [r5]
 759              	.LVL102:
 760              	.LBB266:
 761              	.LBI266:
 495:./CORE/core_cmInstr.h **** {
 762              		.loc 2 495 57 is_stmt 1 view .LVU283
 763              	.LBB267:
 764              		.loc 2 498 3 view .LVU284
 765              		.loc 2 498 10 is_stmt 0 view .LVU285
 766 0034 1BBA     		rev	r3, r3
 767              	.LVL103:
 768              		.loc 2 498 10 view .LVU286
 769              	.LBE267:
 770              	.LBE266:
 771              		.loc 1 355 41 view .LVU287
 772 0036 0293     		str	r3, [sp, #8]
 356:./Library/stm32f4xx_cryp_aes.c ****   ivaddr+=4;
 773              		.loc 1 356 3 is_stmt 1 view .LVU288
 774              	.LVL104:
 357:./Library/stm32f4xx_cryp_aes.c ****   AES_CRYP_IVInitStructure.CRYP_IV0Right= __REV(*(uint32_t*)(ivaddr));
 775              		.loc 1 357 3 view .LVU289
 776              		.loc 1 357 43 is_stmt 0 view .LVU290
 777 0038 6B68     		ldr	r3, [r5, #4]
 778              	.LVL105:
 779              	.LBB268:
 780              	.LBI268:
 495:./CORE/core_cmInstr.h **** {
 781              		.loc 2 495 57 is_stmt 1 view .LVU291
 782              	.LBB269:
 783              		.loc 2 498 3 view .LVU292
 784              		.loc 2 498 10 is_stmt 0 view .LVU293
 785 003a 1BBA     		rev	r3, r3
 786              	.LVL106:
 787              		.loc 2 498 10 view .LVU294
 788              	.LBE269:
 789              	.LBE268:
 790              		.loc 1 357 41 view .LVU295
 791 003c 0393     		str	r3, [sp, #12]
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc0ffqbS.s 			page 32


 358:./Library/stm32f4xx_cryp_aes.c ****   ivaddr+=4;
 792              		.loc 1 358 3 is_stmt 1 view .LVU296
 793              	.LVL107:
 359:./Library/stm32f4xx_cryp_aes.c ****   AES_CRYP_IVInitStructure.CRYP_IV1Left = __REV(*(uint32_t*)(ivaddr));
 794              		.loc 1 359 3 view .LVU297
 795              		.loc 1 359 43 is_stmt 0 view .LVU298
 796 003e AB68     		ldr	r3, [r5, #8]
 797              	.LVL108:
 798              	.LBB270:
 799              	.LBI270:
 495:./CORE/core_cmInstr.h **** {
 800              		.loc 2 495 57 is_stmt 1 view .LVU299
 801              	.LBB271:
 802              		.loc 2 498 3 view .LVU300
 803              		.loc 2 498 10 is_stmt 0 view .LVU301
 804 0040 1BBA     		rev	r3, r3
 805              	.LVL109:
 806              		.loc 2 498 10 view .LVU302
 807              	.LBE271:
 808              	.LBE270:
 809              		.loc 1 359 41 view .LVU303
 810 0042 0493     		str	r3, [sp, #16]
 360:./Library/stm32f4xx_cryp_aes.c ****   ivaddr+=4;
 811              		.loc 1 360 3 is_stmt 1 view .LVU304
 812              	.LVL110:
 361:./Library/stm32f4xx_cryp_aes.c ****   AES_CRYP_IVInitStructure.CRYP_IV1Right= __REV(*(uint32_t*)(ivaddr));
 813              		.loc 1 361 3 view .LVU305
 814              		.loc 1 361 43 is_stmt 0 view .LVU306
 815 0044 EB68     		ldr	r3, [r5, #12]
 816              	.LVL111:
 817              	.LBB272:
 818              	.LBI272:
 495:./CORE/core_cmInstr.h **** {
 819              		.loc 2 495 57 is_stmt 1 view .LVU307
 820              	.LBB273:
 821              		.loc 2 498 3 view .LVU308
 822              		.loc 2 498 10 is_stmt 0 view .LVU309
 823 0046 1BBA     		rev	r3, r3
 824              	.LVL112:
 825              		.loc 2 498 10 view .LVU310
 826              	.LBE273:
 827              	.LBE272:
 828              		.loc 1 361 41 view .LVU311
 829 0048 0593     		str	r3, [sp, #20]
 362:./Library/stm32f4xx_cryp_aes.c **** 
 363:./Library/stm32f4xx_cryp_aes.c **** 
 364:./Library/stm32f4xx_cryp_aes.c ****   /*------------------ AES Decryption ------------------*/
 365:./Library/stm32f4xx_cryp_aes.c ****   if(Mode == MODE_DECRYPT) /* AES decryption */
 830              		.loc 1 365 3 is_stmt 1 view .LVU312
 831              		.loc 1 365 5 is_stmt 0 view .LVU313
 832 004a 002E     		cmp	r6, #0
 833 004c 75D1     		bne	.L24
 366:./Library/stm32f4xx_cryp_aes.c ****   {
 367:./Library/stm32f4xx_cryp_aes.c ****     /* Flush IN/OUT FIFOs */
 368:./Library/stm32f4xx_cryp_aes.c ****     CRYP_FIFOFlush();
 834              		.loc 1 368 5 is_stmt 1 view .LVU314
 835 004e FFF7FEFF 		bl	CRYP_FIFOFlush
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc0ffqbS.s 			page 33


 836              	.LVL113:
 369:./Library/stm32f4xx_cryp_aes.c **** 
 370:./Library/stm32f4xx_cryp_aes.c ****     /* Crypto Init for Key preparation for decryption process */
 371:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_AlgoDir = CRYP_AlgoDir_Decrypt;
 837              		.loc 1 371 5 view .LVU315
 838              		.loc 1 371 41 is_stmt 0 view .LVU316
 839 0052 0423     		movs	r3, #4
 840 0054 0E93     		str	r3, [sp, #56]
 372:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_AlgoMode = CRYP_AlgoMode_AES_Key;
 841              		.loc 1 372 5 is_stmt 1 view .LVU317
 842              		.loc 1 372 42 is_stmt 0 view .LVU318
 843 0056 3823     		movs	r3, #56
 844 0058 0F93     		str	r3, [sp, #60]
 373:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_DataType = CRYP_DataType_32b;
 845              		.loc 1 373 5 is_stmt 1 view .LVU319
 846              		.loc 1 373 42 is_stmt 0 view .LVU320
 847 005a 0023     		movs	r3, #0
 848 005c 1093     		str	r3, [sp, #64]
 374:./Library/stm32f4xx_cryp_aes.c **** 
 375:./Library/stm32f4xx_cryp_aes.c ****     CRYP_Init(&AES_CRYP_InitStructure);
 849              		.loc 1 375 5 is_stmt 1 view .LVU321
 850 005e 0EA8     		add	r0, sp, #56
 851 0060 FFF7FEFF 		bl	CRYP_Init
 852              	.LVL114:
 376:./Library/stm32f4xx_cryp_aes.c **** 
 377:./Library/stm32f4xx_cryp_aes.c ****     /* Key Initialisation */
 378:./Library/stm32f4xx_cryp_aes.c ****     CRYP_KeyInit(&AES_CRYP_KeyInitStructure);
 853              		.loc 1 378 5 view .LVU322
 854 0064 06A8     		add	r0, sp, #24
 855 0066 FFF7FEFF 		bl	CRYP_KeyInit
 856              	.LVL115:
 379:./Library/stm32f4xx_cryp_aes.c **** 
 380:./Library/stm32f4xx_cryp_aes.c ****     /* Enable Crypto processor */
 381:./Library/stm32f4xx_cryp_aes.c ****     CRYP_Cmd(ENABLE);
 857              		.loc 1 381 5 view .LVU323
 858 006a 0120     		movs	r0, #1
 859 006c FFF7FEFF 		bl	CRYP_Cmd
 860              	.LVL116:
 861              	.L26:
 382:./Library/stm32f4xx_cryp_aes.c **** 
 383:./Library/stm32f4xx_cryp_aes.c ****     /* wait until the Busy flag is RESET */
 384:./Library/stm32f4xx_cryp_aes.c ****     do
 862              		.loc 1 384 5 discriminator 2 view .LVU324
 385:./Library/stm32f4xx_cryp_aes.c ****     {
 386:./Library/stm32f4xx_cryp_aes.c ****       busystatus = CRYP_GetFlagStatus(CRYP_FLAG_BUSY);
 863              		.loc 1 386 7 discriminator 2 view .LVU325
 864              		.loc 1 386 20 is_stmt 0 discriminator 2 view .LVU326
 865 0070 1020     		movs	r0, #16
 866 0072 FFF7FEFF 		bl	CRYP_GetFlagStatus
 867              	.LVL117:
 387:./Library/stm32f4xx_cryp_aes.c ****       counter++;
 868              		.loc 1 387 7 is_stmt 1 discriminator 2 view .LVU327
 869              		.loc 1 387 14 is_stmt 0 discriminator 2 view .LVU328
 870 0076 019B     		ldr	r3, [sp, #4]
 871 0078 0133     		adds	r3, r3, #1
 872 007a 0193     		str	r3, [sp, #4]
 388:./Library/stm32f4xx_cryp_aes.c ****     }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc0ffqbS.s 			page 34


 873              		.loc 1 388 12 is_stmt 1 discriminator 2 view .LVU329
 874              		.loc 1 388 22 is_stmt 0 discriminator 2 view .LVU330
 875 007c 019B     		ldr	r3, [sp, #4]
 876              		.loc 1 388 5 discriminator 2 view .LVU331
 877 007e B3F5803F 		cmp	r3, #65536
 878 0082 01D0     		beq	.L25
 879              		.loc 1 388 42 discriminator 1 view .LVU332
 880 0084 0028     		cmp	r0, #0
 881 0086 F3D1     		bne	.L26
 882              	.L25:
 389:./Library/stm32f4xx_cryp_aes.c **** 
 390:./Library/stm32f4xx_cryp_aes.c ****     if (busystatus != RESET)
 883              		.loc 1 390 5 is_stmt 1 view .LVU333
 884              		.loc 1 390 8 is_stmt 0 view .LVU334
 885 0088 0028     		cmp	r0, #0
 886 008a 5CD1     		bne	.L27
 391:./Library/stm32f4xx_cryp_aes.c ****    {
 392:./Library/stm32f4xx_cryp_aes.c ****        status = ERROR;
 393:./Library/stm32f4xx_cryp_aes.c ****     }
 394:./Library/stm32f4xx_cryp_aes.c ****     else
 395:./Library/stm32f4xx_cryp_aes.c ****     {
 396:./Library/stm32f4xx_cryp_aes.c ****       /* Crypto Init for decryption process */  
 397:./Library/stm32f4xx_cryp_aes.c ****       AES_CRYP_InitStructure.CRYP_AlgoDir = CRYP_AlgoDir_Decrypt;
 887              		.loc 1 397 7 is_stmt 1 view .LVU335
 888              		.loc 1 397 43 is_stmt 0 view .LVU336
 889 008c 0423     		movs	r3, #4
 890 008e 0E93     		str	r3, [sp, #56]
 296:./Library/stm32f4xx_cryp_aes.c ****   uint32_t keyaddr    = (uint32_t)Key;
 891              		.loc 1 296 15 view .LVU337
 892 0090 0126     		movs	r6, #1
 893 0092 58E0     		b	.L27
 894              	.LVL118:
 895              	.L37:
 309:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 896              		.loc 1 309 5 is_stmt 1 view .LVU338
 309:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 897              		.loc 1 309 41 is_stmt 0 view .LVU339
 898 0094 0023     		movs	r3, #0
 899 0096 1193     		str	r3, [sp, #68]
 310:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 900              		.loc 1 310 5 is_stmt 1 view .LVU340
 310:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 901              		.loc 1 310 47 is_stmt 0 view .LVU341
 902 0098 D9F80030 		ldr	r3, [r9]
 903              	.LVL119:
 904              	.LBB274:
 905              	.LBI274:
 495:./CORE/core_cmInstr.h **** {
 906              		.loc 2 495 57 is_stmt 1 view .LVU342
 907              	.LBB275:
 908              		.loc 2 498 3 view .LVU343
 909              		.loc 2 498 10 is_stmt 0 view .LVU344
 910 009c 1BBA     		rev	r3, r3
 911              	.LVL120:
 912              		.loc 2 498 10 view .LVU345
 913              	.LBE275:
 914              	.LBE274:
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc0ffqbS.s 			page 35


 310:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 915              		.loc 1 310 45 view .LVU346
 916 009e 0A93     		str	r3, [sp, #40]
 311:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 917              		.loc 1 311 5 is_stmt 1 view .LVU347
 918              	.LVL121:
 312:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 919              		.loc 1 312 5 view .LVU348
 312:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 920              		.loc 1 312 47 is_stmt 0 view .LVU349
 921 00a0 D9F80430 		ldr	r3, [r9, #4]
 922              	.LVL122:
 923              	.LBB276:
 924              	.LBI276:
 495:./CORE/core_cmInstr.h **** {
 925              		.loc 2 495 57 is_stmt 1 view .LVU350
 926              	.LBB277:
 927              		.loc 2 498 3 view .LVU351
 928              		.loc 2 498 10 is_stmt 0 view .LVU352
 929 00a4 1BBA     		rev	r3, r3
 930              	.LVL123:
 931              		.loc 2 498 10 view .LVU353
 932              	.LBE277:
 933              	.LBE276:
 312:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 934              		.loc 1 312 45 view .LVU354
 935 00a6 0B93     		str	r3, [sp, #44]
 313:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 936              		.loc 1 313 5 is_stmt 1 view .LVU355
 937              	.LVL124:
 314:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 938              		.loc 1 314 5 view .LVU356
 314:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 939              		.loc 1 314 47 is_stmt 0 view .LVU357
 940 00a8 D9F80830 		ldr	r3, [r9, #8]
 941              	.LVL125:
 942              	.LBB278:
 943              	.LBI278:
 495:./CORE/core_cmInstr.h **** {
 944              		.loc 2 495 57 is_stmt 1 view .LVU358
 945              	.LBB279:
 946              		.loc 2 498 3 view .LVU359
 947              		.loc 2 498 10 is_stmt 0 view .LVU360
 948 00ac 1BBA     		rev	r3, r3
 949              	.LVL126:
 950              		.loc 2 498 10 view .LVU361
 951              	.LBE279:
 952              	.LBE278:
 314:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 953              		.loc 1 314 45 view .LVU362
 954 00ae 0C93     		str	r3, [sp, #48]
 315:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 955              		.loc 1 315 5 is_stmt 1 view .LVU363
 956              	.LVL127:
 316:./Library/stm32f4xx_cryp_aes.c ****     break;
 957              		.loc 1 316 5 view .LVU364
 316:./Library/stm32f4xx_cryp_aes.c ****     break;
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc0ffqbS.s 			page 36


 958              		.loc 1 316 47 is_stmt 0 view .LVU365
 959 00b0 D9F80C30 		ldr	r3, [r9, #12]
 960              	.LVL128:
 961              	.LBB280:
 962              	.LBI280:
 495:./CORE/core_cmInstr.h **** {
 963              		.loc 2 495 57 is_stmt 1 view .LVU366
 964              	.LBB281:
 965              		.loc 2 498 3 view .LVU367
 966              		.loc 2 498 10 is_stmt 0 view .LVU368
 967 00b4 1BBA     		rev	r3, r3
 968              	.LVL129:
 969              		.loc 2 498 10 view .LVU369
 970              	.LBE281:
 971              	.LBE280:
 316:./Library/stm32f4xx_cryp_aes.c ****     break;
 972              		.loc 1 316 45 view .LVU370
 973 00b6 0D93     		str	r3, [sp, #52]
 317:./Library/stm32f4xx_cryp_aes.c ****     case 192:
 974              		.loc 1 317 5 is_stmt 1 view .LVU371
 975 00b8 BBE7     		b	.L23
 976              	.LVL130:
 977              	.L21:
 319:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 978              		.loc 1 319 5 view .LVU372
 319:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 979              		.loc 1 319 42 is_stmt 0 view .LVU373
 980 00ba 4FF48073 		mov	r3, #256
 981 00be 1193     		str	r3, [sp, #68]
 320:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 982              		.loc 1 320 5 is_stmt 1 view .LVU374
 320:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 983              		.loc 1 320 47 is_stmt 0 view .LVU375
 984 00c0 D9F80030 		ldr	r3, [r9]
 985              	.LVL131:
 986              	.LBB282:
 987              	.LBI282:
 495:./CORE/core_cmInstr.h **** {
 988              		.loc 2 495 57 is_stmt 1 view .LVU376
 989              	.LBB283:
 990              		.loc 2 498 3 view .LVU377
 991              		.loc 2 498 10 is_stmt 0 view .LVU378
 992 00c4 1BBA     		rev	r3, r3
 993              	.LVL132:
 994              		.loc 2 498 10 view .LVU379
 995              	.LBE283:
 996              	.LBE282:
 320:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 997              		.loc 1 320 45 view .LVU380
 998 00c6 0893     		str	r3, [sp, #32]
 321:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
 999              		.loc 1 321 5 is_stmt 1 view .LVU381
 1000              	.LVL133:
 322:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1001              		.loc 1 322 5 view .LVU382
 322:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1002              		.loc 1 322 47 is_stmt 0 view .LVU383
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc0ffqbS.s 			page 37


 1003 00c8 D9F80430 		ldr	r3, [r9, #4]
 1004              	.LVL134:
 1005              	.LBB284:
 1006              	.LBI284:
 495:./CORE/core_cmInstr.h **** {
 1007              		.loc 2 495 57 is_stmt 1 view .LVU384
 1008              	.LBB285:
 1009              		.loc 2 498 3 view .LVU385
 1010              		.loc 2 498 10 is_stmt 0 view .LVU386
 1011 00cc 1BBA     		rev	r3, r3
 1012              	.LVL135:
 1013              		.loc 2 498 10 view .LVU387
 1014              	.LBE285:
 1015              	.LBE284:
 322:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1016              		.loc 1 322 45 view .LVU388
 1017 00ce 0993     		str	r3, [sp, #36]
 323:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 1018              		.loc 1 323 5 is_stmt 1 view .LVU389
 1019              	.LVL136:
 324:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1020              		.loc 1 324 5 view .LVU390
 324:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1021              		.loc 1 324 47 is_stmt 0 view .LVU391
 1022 00d0 D9F80830 		ldr	r3, [r9, #8]
 1023              	.LVL137:
 1024              	.LBB286:
 1025              	.LBI286:
 495:./CORE/core_cmInstr.h **** {
 1026              		.loc 2 495 57 is_stmt 1 view .LVU392
 1027              	.LBB287:
 1028              		.loc 2 498 3 view .LVU393
 1029              		.loc 2 498 10 is_stmt 0 view .LVU394
 1030 00d4 1BBA     		rev	r3, r3
 1031              	.LVL138:
 1032              		.loc 2 498 10 view .LVU395
 1033              	.LBE287:
 1034              	.LBE286:
 324:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1035              		.loc 1 324 45 view .LVU396
 1036 00d6 0A93     		str	r3, [sp, #40]
 325:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 1037              		.loc 1 325 5 is_stmt 1 view .LVU397
 1038              	.LVL139:
 326:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1039              		.loc 1 326 5 view .LVU398
 326:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1040              		.loc 1 326 47 is_stmt 0 view .LVU399
 1041 00d8 D9F80C30 		ldr	r3, [r9, #12]
 1042              	.LVL140:
 1043              	.LBB288:
 1044              	.LBI288:
 495:./CORE/core_cmInstr.h **** {
 1045              		.loc 2 495 57 is_stmt 1 view .LVU400
 1046              	.LBB289:
 1047              		.loc 2 498 3 view .LVU401
 1048              		.loc 2 498 10 is_stmt 0 view .LVU402
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc0ffqbS.s 			page 38


 1049 00dc 1BBA     		rev	r3, r3
 1050              	.LVL141:
 1051              		.loc 2 498 10 view .LVU403
 1052              	.LBE289:
 1053              	.LBE288:
 326:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1054              		.loc 1 326 45 view .LVU404
 1055 00de 0B93     		str	r3, [sp, #44]
 327:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 1056              		.loc 1 327 5 is_stmt 1 view .LVU405
 1057              	.LVL142:
 328:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1058              		.loc 1 328 5 view .LVU406
 328:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1059              		.loc 1 328 47 is_stmt 0 view .LVU407
 1060 00e0 D9F81030 		ldr	r3, [r9, #16]
 1061              	.LVL143:
 1062              	.LBB290:
 1063              	.LBI290:
 495:./CORE/core_cmInstr.h **** {
 1064              		.loc 2 495 57 is_stmt 1 view .LVU408
 1065              	.LBB291:
 1066              		.loc 2 498 3 view .LVU409
 1067              		.loc 2 498 10 is_stmt 0 view .LVU410
 1068 00e4 1BBA     		rev	r3, r3
 1069              	.LVL144:
 1070              		.loc 2 498 10 view .LVU411
 1071              	.LBE291:
 1072              	.LBE290:
 328:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1073              		.loc 1 328 45 view .LVU412
 1074 00e6 0C93     		str	r3, [sp, #48]
 329:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 1075              		.loc 1 329 5 is_stmt 1 view .LVU413
 1076              	.LVL145:
 330:./Library/stm32f4xx_cryp_aes.c ****     break;
 1077              		.loc 1 330 5 view .LVU414
 330:./Library/stm32f4xx_cryp_aes.c ****     break;
 1078              		.loc 1 330 47 is_stmt 0 view .LVU415
 1079 00e8 D9F81430 		ldr	r3, [r9, #20]
 1080              	.LVL146:
 1081              	.LBB292:
 1082              	.LBI292:
 495:./CORE/core_cmInstr.h **** {
 1083              		.loc 2 495 57 is_stmt 1 view .LVU416
 1084              	.LBB293:
 1085              		.loc 2 498 3 view .LVU417
 1086              		.loc 2 498 10 is_stmt 0 view .LVU418
 1087 00ec 1BBA     		rev	r3, r3
 1088              	.LVL147:
 1089              		.loc 2 498 10 view .LVU419
 1090              	.LBE293:
 1091              	.LBE292:
 330:./Library/stm32f4xx_cryp_aes.c ****     break;
 1092              		.loc 1 330 45 view .LVU420
 1093 00ee 0D93     		str	r3, [sp, #52]
 331:./Library/stm32f4xx_cryp_aes.c ****     case 256:
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc0ffqbS.s 			page 39


 1094              		.loc 1 331 5 is_stmt 1 view .LVU421
 1095 00f0 9FE7     		b	.L23
 1096              	.LVL148:
 1097              	.L22:
 333:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key0Left = __REV(*(uint32_t*)(keyaddr));
 1098              		.loc 1 333 5 view .LVU422
 333:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key0Left = __REV(*(uint32_t*)(keyaddr));
 1099              		.loc 1 333 42 is_stmt 0 view .LVU423
 1100 00f2 4FF40073 		mov	r3, #512
 1101 00f6 1193     		str	r3, [sp, #68]
 334:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1102              		.loc 1 334 5 is_stmt 1 view .LVU424
 334:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1103              		.loc 1 334 47 is_stmt 0 view .LVU425
 1104 00f8 D9F80030 		ldr	r3, [r9]
 1105              	.LVL149:
 1106              	.LBB294:
 1107              	.LBI294:
 495:./CORE/core_cmInstr.h **** {
 1108              		.loc 2 495 57 is_stmt 1 view .LVU426
 1109              	.LBB295:
 1110              		.loc 2 498 3 view .LVU427
 1111              		.loc 2 498 10 is_stmt 0 view .LVU428
 1112 00fc 1BBA     		rev	r3, r3
 1113              	.LVL150:
 1114              		.loc 2 498 10 view .LVU429
 1115              	.LBE295:
 1116              	.LBE294:
 334:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1117              		.loc 1 334 45 view .LVU430
 1118 00fe 0693     		str	r3, [sp, #24]
 335:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key0Right= __REV(*(uint32_t*)(keyaddr));
 1119              		.loc 1 335 5 is_stmt 1 view .LVU431
 1120              	.LVL151:
 336:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1121              		.loc 1 336 5 view .LVU432
 336:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1122              		.loc 1 336 47 is_stmt 0 view .LVU433
 1123 0100 D9F80430 		ldr	r3, [r9, #4]
 1124              	.LVL152:
 1125              	.LBB296:
 1126              	.LBI296:
 495:./CORE/core_cmInstr.h **** {
 1127              		.loc 2 495 57 is_stmt 1 view .LVU434
 1128              	.LBB297:
 1129              		.loc 2 498 3 view .LVU435
 1130              		.loc 2 498 10 is_stmt 0 view .LVU436
 1131 0104 1BBA     		rev	r3, r3
 1132              	.LVL153:
 1133              		.loc 2 498 10 view .LVU437
 1134              	.LBE297:
 1135              	.LBE296:
 336:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1136              		.loc 1 336 45 view .LVU438
 1137 0106 0793     		str	r3, [sp, #28]
 337:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 1138              		.loc 1 337 5 is_stmt 1 view .LVU439
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc0ffqbS.s 			page 40


 1139              	.LVL154:
 338:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1140              		.loc 1 338 5 view .LVU440
 338:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1141              		.loc 1 338 47 is_stmt 0 view .LVU441
 1142 0108 D9F80830 		ldr	r3, [r9, #8]
 1143              	.LVL155:
 1144              	.LBB298:
 1145              	.LBI298:
 495:./CORE/core_cmInstr.h **** {
 1146              		.loc 2 495 57 is_stmt 1 view .LVU442
 1147              	.LBB299:
 1148              		.loc 2 498 3 view .LVU443
 1149              		.loc 2 498 10 is_stmt 0 view .LVU444
 1150 010c 1BBA     		rev	r3, r3
 1151              	.LVL156:
 1152              		.loc 2 498 10 view .LVU445
 1153              	.LBE299:
 1154              	.LBE298:
 338:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1155              		.loc 1 338 45 view .LVU446
 1156 010e 0893     		str	r3, [sp, #32]
 339:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
 1157              		.loc 1 339 5 is_stmt 1 view .LVU447
 1158              	.LVL157:
 340:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1159              		.loc 1 340 5 view .LVU448
 340:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1160              		.loc 1 340 47 is_stmt 0 view .LVU449
 1161 0110 D9F80C30 		ldr	r3, [r9, #12]
 1162              	.LVL158:
 1163              	.LBB300:
 1164              	.LBI300:
 495:./CORE/core_cmInstr.h **** {
 1165              		.loc 2 495 57 is_stmt 1 view .LVU450
 1166              	.LBB301:
 1167              		.loc 2 498 3 view .LVU451
 1168              		.loc 2 498 10 is_stmt 0 view .LVU452
 1169 0114 1BBA     		rev	r3, r3
 1170              	.LVL159:
 1171              		.loc 2 498 10 view .LVU453
 1172              	.LBE301:
 1173              	.LBE300:
 340:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1174              		.loc 1 340 45 view .LVU454
 1175 0116 0993     		str	r3, [sp, #36]
 341:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 1176              		.loc 1 341 5 is_stmt 1 view .LVU455
 1177              	.LVL160:
 342:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1178              		.loc 1 342 5 view .LVU456
 342:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1179              		.loc 1 342 47 is_stmt 0 view .LVU457
 1180 0118 D9F81030 		ldr	r3, [r9, #16]
 1181              	.LVL161:
 1182              	.LBB302:
 1183              	.LBI302:
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc0ffqbS.s 			page 41


 495:./CORE/core_cmInstr.h **** {
 1184              		.loc 2 495 57 is_stmt 1 view .LVU458
 1185              	.LBB303:
 1186              		.loc 2 498 3 view .LVU459
 1187              		.loc 2 498 10 is_stmt 0 view .LVU460
 1188 011c 1BBA     		rev	r3, r3
 1189              	.LVL162:
 1190              		.loc 2 498 10 view .LVU461
 1191              	.LBE303:
 1192              	.LBE302:
 342:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1193              		.loc 1 342 45 view .LVU462
 1194 011e 0A93     		str	r3, [sp, #40]
 343:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 1195              		.loc 1 343 5 is_stmt 1 view .LVU463
 1196              	.LVL163:
 344:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1197              		.loc 1 344 5 view .LVU464
 344:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1198              		.loc 1 344 47 is_stmt 0 view .LVU465
 1199 0120 D9F81430 		ldr	r3, [r9, #20]
 1200              	.LVL164:
 1201              	.LBB304:
 1202              	.LBI304:
 495:./CORE/core_cmInstr.h **** {
 1203              		.loc 2 495 57 is_stmt 1 view .LVU466
 1204              	.LBB305:
 1205              		.loc 2 498 3 view .LVU467
 1206              		.loc 2 498 10 is_stmt 0 view .LVU468
 1207 0124 1BBA     		rev	r3, r3
 1208              	.LVL165:
 1209              		.loc 2 498 10 view .LVU469
 1210              	.LBE305:
 1211              	.LBE304:
 344:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1212              		.loc 1 344 45 view .LVU470
 1213 0126 0B93     		str	r3, [sp, #44]
 345:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 1214              		.loc 1 345 5 is_stmt 1 view .LVU471
 1215              	.LVL166:
 346:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1216              		.loc 1 346 5 view .LVU472
 346:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1217              		.loc 1 346 47 is_stmt 0 view .LVU473
 1218 0128 D9F81830 		ldr	r3, [r9, #24]
 1219              	.LVL167:
 1220              	.LBB306:
 1221              	.LBI306:
 495:./CORE/core_cmInstr.h **** {
 1222              		.loc 2 495 57 is_stmt 1 view .LVU474
 1223              	.LBB307:
 1224              		.loc 2 498 3 view .LVU475
 1225              		.loc 2 498 10 is_stmt 0 view .LVU476
 1226 012c 1BBA     		rev	r3, r3
 1227              	.LVL168:
 1228              		.loc 2 498 10 view .LVU477
 1229              	.LBE307:
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc0ffqbS.s 			page 42


 1230              	.LBE306:
 346:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1231              		.loc 1 346 45 view .LVU478
 1232 012e 0C93     		str	r3, [sp, #48]
 347:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 1233              		.loc 1 347 5 is_stmt 1 view .LVU479
 1234              	.LVL169:
 348:./Library/stm32f4xx_cryp_aes.c ****     break;
 1235              		.loc 1 348 5 view .LVU480
 348:./Library/stm32f4xx_cryp_aes.c ****     break;
 1236              		.loc 1 348 47 is_stmt 0 view .LVU481
 1237 0130 D9F81C30 		ldr	r3, [r9, #28]
 1238              	.LVL170:
 1239              	.LBB308:
 1240              	.LBI308:
 495:./CORE/core_cmInstr.h **** {
 1241              		.loc 2 495 57 is_stmt 1 view .LVU482
 1242              	.LBB309:
 1243              		.loc 2 498 3 view .LVU483
 1244              		.loc 2 498 10 is_stmt 0 view .LVU484
 1245 0134 1BBA     		rev	r3, r3
 1246              	.LVL171:
 1247              		.loc 2 498 10 view .LVU485
 1248              	.LBE309:
 1249              	.LBE308:
 348:./Library/stm32f4xx_cryp_aes.c ****     break;
 1250              		.loc 1 348 45 view .LVU486
 1251 0136 0D93     		str	r3, [sp, #52]
 349:./Library/stm32f4xx_cryp_aes.c ****     default:
 1252              		.loc 1 349 5 is_stmt 1 view .LVU487
 1253 0138 7BE7     		b	.L23
 1254              	.LVL172:
 1255              	.L24:
 398:./Library/stm32f4xx_cryp_aes.c ****     }
 399:./Library/stm32f4xx_cryp_aes.c ****   }
 400:./Library/stm32f4xx_cryp_aes.c ****   /*------------------ AES Encryption ------------------*/
 401:./Library/stm32f4xx_cryp_aes.c ****   else /* AES encryption */
 402:./Library/stm32f4xx_cryp_aes.c ****   {
 403:./Library/stm32f4xx_cryp_aes.c ****     CRYP_KeyInit(&AES_CRYP_KeyInitStructure);
 1256              		.loc 1 403 5 view .LVU488
 1257 013a 06A8     		add	r0, sp, #24
 1258 013c FFF7FEFF 		bl	CRYP_KeyInit
 1259              	.LVL173:
 404:./Library/stm32f4xx_cryp_aes.c **** 
 405:./Library/stm32f4xx_cryp_aes.c ****     /* Crypto Init for Encryption process */
 406:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_AlgoDir  = CRYP_AlgoDir_Encrypt;
 1260              		.loc 1 406 5 view .LVU489
 1261              		.loc 1 406 42 is_stmt 0 view .LVU490
 1262 0140 0023     		movs	r3, #0
 1263 0142 0E93     		str	r3, [sp, #56]
 296:./Library/stm32f4xx_cryp_aes.c ****   uint32_t keyaddr    = (uint32_t)Key;
 1264              		.loc 1 296 15 view .LVU491
 1265 0144 0126     		movs	r6, #1
 1266              	.LVL174:
 1267              	.L27:
 407:./Library/stm32f4xx_cryp_aes.c ****   }
 408:./Library/stm32f4xx_cryp_aes.c ****   AES_CRYP_InitStructure.CRYP_AlgoMode = CRYP_AlgoMode_AES_CBC;
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc0ffqbS.s 			page 43


 1268              		.loc 1 408 3 is_stmt 1 view .LVU492
 1269              		.loc 1 408 40 is_stmt 0 view .LVU493
 1270 0146 2823     		movs	r3, #40
 1271 0148 0F93     		str	r3, [sp, #60]
 409:./Library/stm32f4xx_cryp_aes.c ****   AES_CRYP_InitStructure.CRYP_DataType = CRYP_DataType_8b;
 1272              		.loc 1 409 3 is_stmt 1 view .LVU494
 1273              		.loc 1 409 40 is_stmt 0 view .LVU495
 1274 014a 8023     		movs	r3, #128
 1275 014c 1093     		str	r3, [sp, #64]
 410:./Library/stm32f4xx_cryp_aes.c ****   CRYP_Init(&AES_CRYP_InitStructure);
 1276              		.loc 1 410 3 is_stmt 1 view .LVU496
 1277 014e 0EA8     		add	r0, sp, #56
 1278 0150 FFF7FEFF 		bl	CRYP_Init
 1279              	.LVL175:
 411:./Library/stm32f4xx_cryp_aes.c **** 
 412:./Library/stm32f4xx_cryp_aes.c ****   /* CRYP Initialization Vectors */
 413:./Library/stm32f4xx_cryp_aes.c ****   CRYP_IVInit(&AES_CRYP_IVInitStructure);
 1280              		.loc 1 413 3 view .LVU497
 1281 0154 02A8     		add	r0, sp, #8
 1282 0156 FFF7FEFF 		bl	CRYP_IVInit
 1283              	.LVL176:
 414:./Library/stm32f4xx_cryp_aes.c **** 
 415:./Library/stm32f4xx_cryp_aes.c ****   /* Flush IN/OUT FIFOs */
 416:./Library/stm32f4xx_cryp_aes.c ****   CRYP_FIFOFlush();
 1284              		.loc 1 416 3 view .LVU498
 1285 015a FFF7FEFF 		bl	CRYP_FIFOFlush
 1286              	.LVL177:
 417:./Library/stm32f4xx_cryp_aes.c **** 
 418:./Library/stm32f4xx_cryp_aes.c ****   /* Enable Crypto processor */
 419:./Library/stm32f4xx_cryp_aes.c ****   CRYP_Cmd(ENABLE);
 1287              		.loc 1 419 3 view .LVU499
 1288 015e 0120     		movs	r0, #1
 1289 0160 FFF7FEFF 		bl	CRYP_Cmd
 1290              	.LVL178:
 420:./Library/stm32f4xx_cryp_aes.c **** 
 421:./Library/stm32f4xx_cryp_aes.c ****   if(CRYP_GetCmdStatus() == DISABLE)
 1291              		.loc 1 421 3 view .LVU500
 1292              		.loc 1 421 6 is_stmt 0 view .LVU501
 1293 0164 FFF7FEFF 		bl	CRYP_GetCmdStatus
 1294              	.LVL179:
 1295              		.loc 1 421 5 view .LVU502
 1296 0168 0028     		cmp	r0, #0
 1297 016a 35D0     		beq	.L28
 422:./Library/stm32f4xx_cryp_aes.c ****   {
 423:./Library/stm32f4xx_cryp_aes.c ****     /* The CRYP peripheral clock is not enabled or the device doesn't embed 
 424:./Library/stm32f4xx_cryp_aes.c ****        the CRYP peripheral (please check the device sales type. */
 425:./Library/stm32f4xx_cryp_aes.c ****     return(ERROR);
 426:./Library/stm32f4xx_cryp_aes.c ****   }
 427:./Library/stm32f4xx_cryp_aes.c ****   
 428:./Library/stm32f4xx_cryp_aes.c ****   for(i=0; ((i<Ilength) && (status != ERROR)); i+=16)
 1298              		.loc 1 428 8 view .LVU503
 1299 016c 0025     		movs	r5, #0
 1300              	.LVL180:
 1301              		.loc 1 428 8 view .LVU504
 1302 016e 02E0     		b	.L29
 1303              	.LVL181:
 1304              	.L30:
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc0ffqbS.s 			page 44


 429:./Library/stm32f4xx_cryp_aes.c ****   {
 430:./Library/stm32f4xx_cryp_aes.c **** 
 431:./Library/stm32f4xx_cryp_aes.c ****     /* Write the Input block in the IN FIFO */
 432:./Library/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(inputaddr));
 433:./Library/stm32f4xx_cryp_aes.c ****     inputaddr+=4;
 434:./Library/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(inputaddr));
 435:./Library/stm32f4xx_cryp_aes.c ****     inputaddr+=4;
 436:./Library/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(inputaddr));
 437:./Library/stm32f4xx_cryp_aes.c ****     inputaddr+=4;
 438:./Library/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(inputaddr));
 439:./Library/stm32f4xx_cryp_aes.c ****     inputaddr+=4;
 440:./Library/stm32f4xx_cryp_aes.c ****     /* Wait until the complete message has been processed */
 441:./Library/stm32f4xx_cryp_aes.c ****     counter = 0;
 442:./Library/stm32f4xx_cryp_aes.c ****     do
 443:./Library/stm32f4xx_cryp_aes.c ****     {
 444:./Library/stm32f4xx_cryp_aes.c ****       busystatus = CRYP_GetFlagStatus(CRYP_FLAG_BUSY);
 445:./Library/stm32f4xx_cryp_aes.c ****       counter++;
 446:./Library/stm32f4xx_cryp_aes.c ****     }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 447:./Library/stm32f4xx_cryp_aes.c **** 
 448:./Library/stm32f4xx_cryp_aes.c ****     if (busystatus != RESET)
 1305              		.loc 1 448 5 is_stmt 1 view .LVU505
 1306              		.loc 1 448 8 is_stmt 0 view .LVU506
 1307 0170 00B3     		cbz	r0, .L38
 449:./Library/stm32f4xx_cryp_aes.c ****    {
 450:./Library/stm32f4xx_cryp_aes.c ****        status = ERROR;
 1308              		.loc 1 450 15 view .LVU507
 1309 0172 0026     		movs	r6, #0
 1310              	.LVL182:
 1311              	.L32:
 428:./Library/stm32f4xx_cryp_aes.c ****   {
 1312              		.loc 1 428 48 is_stmt 1 discriminator 2 view .LVU508
 428:./Library/stm32f4xx_cryp_aes.c ****   {
 1313              		.loc 1 428 49 is_stmt 0 discriminator 2 view .LVU509
 1314 0174 1035     		adds	r5, r5, #16
 1315              	.LVL183:
 1316              	.L29:
 428:./Library/stm32f4xx_cryp_aes.c ****   {
 1317              		.loc 1 428 12 is_stmt 1 discriminator 1 view .LVU510
 428:./Library/stm32f4xx_cryp_aes.c ****   {
 1318              		.loc 1 428 3 is_stmt 0 discriminator 1 view .LVU511
 1319 0176 4545     		cmp	r5, r8
 1320 0178 2AD2     		bcs	.L33
 428:./Library/stm32f4xx_cryp_aes.c ****   {
 1321              		.loc 1 428 25 discriminator 3 view .LVU512
 1322 017a 4EB3     		cbz	r6, .L33
 432:./Library/stm32f4xx_cryp_aes.c ****     inputaddr+=4;
 1323              		.loc 1 432 5 is_stmt 1 view .LVU513
 1324 017c 2068     		ldr	r0, [r4]
 1325 017e FFF7FEFF 		bl	CRYP_DataIn
 1326              	.LVL184:
 433:./Library/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(inputaddr));
 1327              		.loc 1 433 5 view .LVU514
 434:./Library/stm32f4xx_cryp_aes.c ****     inputaddr+=4;
 1328              		.loc 1 434 5 view .LVU515
 1329 0182 6068     		ldr	r0, [r4, #4]
 1330 0184 FFF7FEFF 		bl	CRYP_DataIn
 1331              	.LVL185:
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc0ffqbS.s 			page 45


 435:./Library/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(inputaddr));
 1332              		.loc 1 435 5 view .LVU516
 436:./Library/stm32f4xx_cryp_aes.c ****     inputaddr+=4;
 1333              		.loc 1 436 5 view .LVU517
 1334 0188 A068     		ldr	r0, [r4, #8]
 1335 018a FFF7FEFF 		bl	CRYP_DataIn
 1336              	.LVL186:
 437:./Library/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(inputaddr));
 1337              		.loc 1 437 5 view .LVU518
 438:./Library/stm32f4xx_cryp_aes.c ****     inputaddr+=4;
 1338              		.loc 1 438 5 view .LVU519
 1339 018e E068     		ldr	r0, [r4, #12]
 1340 0190 FFF7FEFF 		bl	CRYP_DataIn
 1341              	.LVL187:
 439:./Library/stm32f4xx_cryp_aes.c ****     /* Wait until the complete message has been processed */
 1342              		.loc 1 439 5 view .LVU520
 439:./Library/stm32f4xx_cryp_aes.c ****     /* Wait until the complete message has been processed */
 1343              		.loc 1 439 14 is_stmt 0 view .LVU521
 1344 0194 1034     		adds	r4, r4, #16
 1345              	.LVL188:
 441:./Library/stm32f4xx_cryp_aes.c ****     do
 1346              		.loc 1 441 5 is_stmt 1 view .LVU522
 441:./Library/stm32f4xx_cryp_aes.c ****     do
 1347              		.loc 1 441 13 is_stmt 0 view .LVU523
 1348 0196 0023     		movs	r3, #0
 1349 0198 0193     		str	r3, [sp, #4]
 1350              	.L31:
 442:./Library/stm32f4xx_cryp_aes.c ****     {
 1351              		.loc 1 442 5 is_stmt 1 discriminator 2 view .LVU524
 444:./Library/stm32f4xx_cryp_aes.c ****       counter++;
 1352              		.loc 1 444 7 discriminator 2 view .LVU525
 444:./Library/stm32f4xx_cryp_aes.c ****       counter++;
 1353              		.loc 1 444 20 is_stmt 0 discriminator 2 view .LVU526
 1354 019a 1020     		movs	r0, #16
 1355 019c FFF7FEFF 		bl	CRYP_GetFlagStatus
 1356              	.LVL189:
 445:./Library/stm32f4xx_cryp_aes.c ****     }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 1357              		.loc 1 445 7 is_stmt 1 discriminator 2 view .LVU527
 445:./Library/stm32f4xx_cryp_aes.c ****     }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 1358              		.loc 1 445 14 is_stmt 0 discriminator 2 view .LVU528
 1359 01a0 019B     		ldr	r3, [sp, #4]
 1360 01a2 0133     		adds	r3, r3, #1
 1361 01a4 0193     		str	r3, [sp, #4]
 446:./Library/stm32f4xx_cryp_aes.c **** 
 1362              		.loc 1 446 12 is_stmt 1 discriminator 2 view .LVU529
 446:./Library/stm32f4xx_cryp_aes.c **** 
 1363              		.loc 1 446 22 is_stmt 0 discriminator 2 view .LVU530
 1364 01a6 019B     		ldr	r3, [sp, #4]
 446:./Library/stm32f4xx_cryp_aes.c **** 
 1365              		.loc 1 446 5 discriminator 2 view .LVU531
 1366 01a8 B3F5803F 		cmp	r3, #65536
 1367 01ac E0D0     		beq	.L30
 446:./Library/stm32f4xx_cryp_aes.c **** 
 1368              		.loc 1 446 42 discriminator 1 view .LVU532
 1369 01ae 0028     		cmp	r0, #0
 1370 01b0 F3D1     		bne	.L31
 1371 01b2 DDE7     		b	.L30
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc0ffqbS.s 			page 46


 1372              	.L38:
 451:./Library/stm32f4xx_cryp_aes.c ****     }
 452:./Library/stm32f4xx_cryp_aes.c ****     else
 453:./Library/stm32f4xx_cryp_aes.c ****     {
 454:./Library/stm32f4xx_cryp_aes.c **** 
 455:./Library/stm32f4xx_cryp_aes.c ****       /* Read the Output block from the Output FIFO */
 456:./Library/stm32f4xx_cryp_aes.c ****       *(uint32_t*)(outputaddr) = CRYP_DataOut();
 1373              		.loc 1 456 7 is_stmt 1 view .LVU533
 1374              		.loc 1 456 34 is_stmt 0 view .LVU534
 1375 01b4 FFF7FEFF 		bl	CRYP_DataOut
 1376              	.LVL190:
 1377              		.loc 1 456 32 view .LVU535
 1378 01b8 3860     		str	r0, [r7]
 457:./Library/stm32f4xx_cryp_aes.c ****       outputaddr+=4;
 1379              		.loc 1 457 7 is_stmt 1 view .LVU536
 1380              	.LVL191:
 458:./Library/stm32f4xx_cryp_aes.c ****       *(uint32_t*)(outputaddr) = CRYP_DataOut();
 1381              		.loc 1 458 7 view .LVU537
 1382              		.loc 1 458 34 is_stmt 0 view .LVU538
 1383 01ba FFF7FEFF 		bl	CRYP_DataOut
 1384              	.LVL192:
 1385              		.loc 1 458 32 view .LVU539
 1386 01be 7860     		str	r0, [r7, #4]
 459:./Library/stm32f4xx_cryp_aes.c ****       outputaddr+=4;
 1387              		.loc 1 459 7 is_stmt 1 view .LVU540
 1388              	.LVL193:
 460:./Library/stm32f4xx_cryp_aes.c ****       *(uint32_t*)(outputaddr) = CRYP_DataOut();
 1389              		.loc 1 460 7 view .LVU541
 1390              		.loc 1 460 34 is_stmt 0 view .LVU542
 1391 01c0 FFF7FEFF 		bl	CRYP_DataOut
 1392              	.LVL194:
 1393              		.loc 1 460 32 view .LVU543
 1394 01c4 B860     		str	r0, [r7, #8]
 461:./Library/stm32f4xx_cryp_aes.c ****       outputaddr+=4;
 1395              		.loc 1 461 7 is_stmt 1 view .LVU544
 1396              	.LVL195:
 462:./Library/stm32f4xx_cryp_aes.c ****       *(uint32_t*)(outputaddr) = CRYP_DataOut();
 1397              		.loc 1 462 7 view .LVU545
 1398              		.loc 1 462 34 is_stmt 0 view .LVU546
 1399 01c6 FFF7FEFF 		bl	CRYP_DataOut
 1400              	.LVL196:
 1401              		.loc 1 462 32 view .LVU547
 1402 01ca F860     		str	r0, [r7, #12]
 463:./Library/stm32f4xx_cryp_aes.c ****       outputaddr+=4;
 1403              		.loc 1 463 7 is_stmt 1 view .LVU548
 1404              		.loc 1 463 17 is_stmt 0 view .LVU549
 1405 01cc 1037     		adds	r7, r7, #16
 1406              	.LVL197:
 1407              		.loc 1 463 17 view .LVU550
 1408 01ce D1E7     		b	.L32
 1409              	.L33:
 464:./Library/stm32f4xx_cryp_aes.c ****     }
 465:./Library/stm32f4xx_cryp_aes.c ****   }
 466:./Library/stm32f4xx_cryp_aes.c **** 
 467:./Library/stm32f4xx_cryp_aes.c ****   /* Disable Crypto */
 468:./Library/stm32f4xx_cryp_aes.c ****   CRYP_Cmd(DISABLE);
 1410              		.loc 1 468 3 is_stmt 1 view .LVU551
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc0ffqbS.s 			page 47


 1411 01d0 0020     		movs	r0, #0
 1412 01d2 FFF7FEFF 		bl	CRYP_Cmd
 1413              	.LVL198:
 469:./Library/stm32f4xx_cryp_aes.c **** 
 470:./Library/stm32f4xx_cryp_aes.c ****   return status;
 1414              		.loc 1 470 3 view .LVU552
 1415              		.loc 1 470 10 is_stmt 0 view .LVU553
 1416 01d6 3046     		mov	r0, r6
 1417              	.LVL199:
 1418              	.L28:
 471:./Library/stm32f4xx_cryp_aes.c **** }
 1419              		.loc 1 471 1 view .LVU554
 1420 01d8 12B0     		add	sp, sp, #72
 1421              	.LCFI5:
 1422              		.cfi_def_cfa_offset 32
 1423              		@ sp needed
 1424 01da BDE8F087 		pop	{r4, r5, r6, r7, r8, r9, r10, pc}
 1425              		.loc 1 471 1 view .LVU555
 1426              		.cfi_endproc
 1427              	.LFE124:
 1429              		.section	.text.CRYP_AES_CTR,"ax",%progbits
 1430              		.align	1
 1431              		.global	CRYP_AES_CTR
 1432              		.syntax unified
 1433              		.thumb
 1434              		.thumb_func
 1436              	CRYP_AES_CTR:
 1437              	.LVL200:
 1438              	.LFB125:
 472:./Library/stm32f4xx_cryp_aes.c **** 
 473:./Library/stm32f4xx_cryp_aes.c **** /**
 474:./Library/stm32f4xx_cryp_aes.c ****   * @brief  Encrypt and decrypt using AES in CTR Mode
 475:./Library/stm32f4xx_cryp_aes.c ****   * @param  Mode: encryption or decryption Mode.
 476:./Library/stm32f4xx_cryp_aes.c ****   *           This parameter can be one of the following values:
 477:./Library/stm32f4xx_cryp_aes.c ****   *            @arg MODE_ENCRYPT: Encryption
 478:./Library/stm32f4xx_cryp_aes.c ****   *            @arg MODE_DECRYPT: Decryption
 479:./Library/stm32f4xx_cryp_aes.c ****   * @param  InitVectors: Initialisation Vectors used for AES algorithm.
 480:./Library/stm32f4xx_cryp_aes.c ****   * @param  Key: Key used for AES algorithm.
 481:./Library/stm32f4xx_cryp_aes.c ****   * @param  Keysize: length of the Key, must be a 128, 192 or 256.
 482:./Library/stm32f4xx_cryp_aes.c ****   * @param  Input: pointer to the Input buffer.
 483:./Library/stm32f4xx_cryp_aes.c ****   * @param  Ilength: length of the Input buffer, must be a multiple of 16.
 484:./Library/stm32f4xx_cryp_aes.c ****   * @param  Output: pointer to the returned buffer.
 485:./Library/stm32f4xx_cryp_aes.c ****   * @retval An ErrorStatus enumeration value:
 486:./Library/stm32f4xx_cryp_aes.c ****   *          - SUCCESS: Operation done
 487:./Library/stm32f4xx_cryp_aes.c ****   *          - ERROR: Operation failed
 488:./Library/stm32f4xx_cryp_aes.c ****   */
 489:./Library/stm32f4xx_cryp_aes.c **** ErrorStatus CRYP_AES_CTR(uint8_t Mode, uint8_t InitVectors[16], uint8_t *Key, 
 490:./Library/stm32f4xx_cryp_aes.c ****                          uint16_t Keysize, uint8_t *Input, uint32_t Ilength,
 491:./Library/stm32f4xx_cryp_aes.c ****                          uint8_t *Output)
 492:./Library/stm32f4xx_cryp_aes.c **** {
 1439              		.loc 1 492 1 is_stmt 1 view -0
 1440              		.cfi_startproc
 1441              		@ args = 12, pretend = 0, frame = 72
 1442              		@ frame_needed = 0, uses_anonymous_args = 0
 1443              		.loc 1 492 1 is_stmt 0 view .LVU557
 1444 0000 2DE9F047 		push	{r4, r5, r6, r7, r8, r9, r10, lr}
 1445              	.LCFI6:
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc0ffqbS.s 			page 48


 1446              		.cfi_def_cfa_offset 32
 1447              		.cfi_offset 4, -32
 1448              		.cfi_offset 5, -28
 1449              		.cfi_offset 6, -24
 1450              		.cfi_offset 7, -20
 1451              		.cfi_offset 8, -16
 1452              		.cfi_offset 9, -12
 1453              		.cfi_offset 10, -8
 1454              		.cfi_offset 14, -4
 1455 0004 92B0     		sub	sp, sp, #72
 1456              	.LCFI7:
 1457              		.cfi_def_cfa_offset 104
 1458 0006 8246     		mov	r10, r0
 1459 0008 0D46     		mov	r5, r1
 1460 000a 1646     		mov	r6, r2
 1461 000c 9946     		mov	r9, r3
 1462 000e DDF86C80 		ldr	r8, [sp, #108]
 493:./Library/stm32f4xx_cryp_aes.c ****   CRYP_InitTypeDef AES_CRYP_InitStructure;
 1463              		.loc 1 493 3 is_stmt 1 view .LVU558
 494:./Library/stm32f4xx_cryp_aes.c ****   CRYP_KeyInitTypeDef AES_CRYP_KeyInitStructure;
 1464              		.loc 1 494 3 view .LVU559
 495:./Library/stm32f4xx_cryp_aes.c ****   CRYP_IVInitTypeDef AES_CRYP_IVInitStructure;
 1465              		.loc 1 495 3 view .LVU560
 496:./Library/stm32f4xx_cryp_aes.c ****   __IO uint32_t counter = 0;
 1466              		.loc 1 496 3 view .LVU561
 1467              		.loc 1 496 17 is_stmt 0 view .LVU562
 1468 0012 0023     		movs	r3, #0
 1469              	.LVL201:
 1470              		.loc 1 496 17 view .LVU563
 1471 0014 0193     		str	r3, [sp, #4]
 497:./Library/stm32f4xx_cryp_aes.c ****   uint32_t busystatus = 0;
 1472              		.loc 1 497 3 is_stmt 1 view .LVU564
 1473              	.LVL202:
 498:./Library/stm32f4xx_cryp_aes.c ****   ErrorStatus status = SUCCESS;
 1474              		.loc 1 498 3 view .LVU565
 499:./Library/stm32f4xx_cryp_aes.c ****   uint32_t keyaddr    = (uint32_t)Key;
 1475              		.loc 1 499 3 view .LVU566
 500:./Library/stm32f4xx_cryp_aes.c ****   uint32_t inputaddr  = (uint32_t)Input;
 1476              		.loc 1 500 3 view .LVU567
 1477              		.loc 1 500 12 is_stmt 0 view .LVU568
 1478 0016 1A9C     		ldr	r4, [sp, #104]
 1479              	.LVL203:
 501:./Library/stm32f4xx_cryp_aes.c ****   uint32_t outputaddr = (uint32_t)Output;
 1480              		.loc 1 501 3 is_stmt 1 view .LVU569
 1481              		.loc 1 501 12 is_stmt 0 view .LVU570
 1482 0018 1C9F     		ldr	r7, [sp, #112]
 1483              	.LVL204:
 502:./Library/stm32f4xx_cryp_aes.c ****   uint32_t ivaddr     = (uint32_t)InitVectors;
 1484              		.loc 1 502 3 is_stmt 1 view .LVU571
 503:./Library/stm32f4xx_cryp_aes.c ****   uint32_t i = 0;
 1485              		.loc 1 503 3 view .LVU572
 504:./Library/stm32f4xx_cryp_aes.c **** 
 505:./Library/stm32f4xx_cryp_aes.c ****   /* Crypto structures initialisation*/
 506:./Library/stm32f4xx_cryp_aes.c ****   CRYP_KeyStructInit(&AES_CRYP_KeyInitStructure);
 1486              		.loc 1 506 3 view .LVU573
 1487 001a 06A8     		add	r0, sp, #24
 1488              	.LVL205:
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc0ffqbS.s 			page 49


 1489              		.loc 1 506 3 is_stmt 0 view .LVU574
 1490 001c FFF7FEFF 		bl	CRYP_KeyStructInit
 1491              	.LVL206:
 507:./Library/stm32f4xx_cryp_aes.c **** 
 508:./Library/stm32f4xx_cryp_aes.c ****   switch(Keysize)
 1492              		.loc 1 508 3 is_stmt 1 view .LVU575
 1493 0020 B9F1C00F 		cmp	r9, #192
 1494 0024 3FD0     		beq	.L40
 1495 0026 B9F5807F 		cmp	r9, #256
 1496 002a 52D0     		beq	.L41
 1497 002c B9F1800F 		cmp	r9, #128
 1498 0030 2AD0     		beq	.L54
 1499              	.LVL207:
 1500              	.L42:
 509:./Library/stm32f4xx_cryp_aes.c ****   {
 510:./Library/stm32f4xx_cryp_aes.c ****     case 128:
 511:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_KeySize = CRYP_KeySize_128b;
 512:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 513:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 514:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 515:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 516:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 517:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 518:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 519:./Library/stm32f4xx_cryp_aes.c ****     break;
 520:./Library/stm32f4xx_cryp_aes.c ****     case 192:
 521:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_KeySize  = CRYP_KeySize_192b;
 522:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 523:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 524:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
 525:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 526:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 527:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 528:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 529:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 530:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 531:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 532:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 533:./Library/stm32f4xx_cryp_aes.c ****     break;
 534:./Library/stm32f4xx_cryp_aes.c ****     case 256:
 535:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_KeySize  = CRYP_KeySize_256b;
 536:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key0Left = __REV(*(uint32_t*)(keyaddr));
 537:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 538:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key0Right= __REV(*(uint32_t*)(keyaddr));
 539:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 540:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 541:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 542:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
 543:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 544:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 545:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 546:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 547:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 548:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 549:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 550:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 551:./Library/stm32f4xx_cryp_aes.c ****     break;
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc0ffqbS.s 			page 50


 552:./Library/stm32f4xx_cryp_aes.c ****     default:
 553:./Library/stm32f4xx_cryp_aes.c ****     break;
 554:./Library/stm32f4xx_cryp_aes.c ****   }
 555:./Library/stm32f4xx_cryp_aes.c ****   /* CRYP Initialization Vectors */
 556:./Library/stm32f4xx_cryp_aes.c ****   AES_CRYP_IVInitStructure.CRYP_IV0Left = __REV(*(uint32_t*)(ivaddr));
 1501              		.loc 1 556 3 view .LVU576
 1502              		.loc 1 556 43 is_stmt 0 view .LVU577
 1503 0032 2B68     		ldr	r3, [r5]
 1504              	.LVL208:
 1505              	.LBB310:
 1506              	.LBI310:
 495:./CORE/core_cmInstr.h **** {
 1507              		.loc 2 495 57 is_stmt 1 view .LVU578
 1508              	.LBB311:
 1509              		.loc 2 498 3 view .LVU579
 1510              		.loc 2 498 10 is_stmt 0 view .LVU580
 1511 0034 1BBA     		rev	r3, r3
 1512              	.LVL209:
 1513              		.loc 2 498 10 view .LVU581
 1514              	.LBE311:
 1515              	.LBE310:
 1516              		.loc 1 556 41 view .LVU582
 1517 0036 0293     		str	r3, [sp, #8]
 557:./Library/stm32f4xx_cryp_aes.c ****   ivaddr+=4;
 1518              		.loc 1 557 3 is_stmt 1 view .LVU583
 1519              	.LVL210:
 558:./Library/stm32f4xx_cryp_aes.c ****   AES_CRYP_IVInitStructure.CRYP_IV0Right= __REV(*(uint32_t*)(ivaddr));
 1520              		.loc 1 558 3 view .LVU584
 1521              		.loc 1 558 43 is_stmt 0 view .LVU585
 1522 0038 6B68     		ldr	r3, [r5, #4]
 1523              	.LVL211:
 1524              	.LBB312:
 1525              	.LBI312:
 495:./CORE/core_cmInstr.h **** {
 1526              		.loc 2 495 57 is_stmt 1 view .LVU586
 1527              	.LBB313:
 1528              		.loc 2 498 3 view .LVU587
 1529              		.loc 2 498 10 is_stmt 0 view .LVU588
 1530 003a 1BBA     		rev	r3, r3
 1531              	.LVL212:
 1532              		.loc 2 498 10 view .LVU589
 1533              	.LBE313:
 1534              	.LBE312:
 1535              		.loc 1 558 41 view .LVU590
 1536 003c 0393     		str	r3, [sp, #12]
 559:./Library/stm32f4xx_cryp_aes.c ****   ivaddr+=4;
 1537              		.loc 1 559 3 is_stmt 1 view .LVU591
 1538              	.LVL213:
 560:./Library/stm32f4xx_cryp_aes.c ****   AES_CRYP_IVInitStructure.CRYP_IV1Left = __REV(*(uint32_t*)(ivaddr));
 1539              		.loc 1 560 3 view .LVU592
 1540              		.loc 1 560 43 is_stmt 0 view .LVU593
 1541 003e AB68     		ldr	r3, [r5, #8]
 1542              	.LVL214:
 1543              	.LBB314:
 1544              	.LBI314:
 495:./CORE/core_cmInstr.h **** {
 1545              		.loc 2 495 57 is_stmt 1 view .LVU594
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc0ffqbS.s 			page 51


 1546              	.LBB315:
 1547              		.loc 2 498 3 view .LVU595
 1548              		.loc 2 498 10 is_stmt 0 view .LVU596
 1549 0040 1BBA     		rev	r3, r3
 1550              	.LVL215:
 1551              		.loc 2 498 10 view .LVU597
 1552              	.LBE315:
 1553              	.LBE314:
 1554              		.loc 1 560 41 view .LVU598
 1555 0042 0493     		str	r3, [sp, #16]
 561:./Library/stm32f4xx_cryp_aes.c ****   ivaddr+=4;
 1556              		.loc 1 561 3 is_stmt 1 view .LVU599
 1557              	.LVL216:
 562:./Library/stm32f4xx_cryp_aes.c ****   AES_CRYP_IVInitStructure.CRYP_IV1Right= __REV(*(uint32_t*)(ivaddr));
 1558              		.loc 1 562 3 view .LVU600
 1559              		.loc 1 562 43 is_stmt 0 view .LVU601
 1560 0044 EB68     		ldr	r3, [r5, #12]
 1561              	.LVL217:
 1562              	.LBB316:
 1563              	.LBI316:
 495:./CORE/core_cmInstr.h **** {
 1564              		.loc 2 495 57 is_stmt 1 view .LVU602
 1565              	.LBB317:
 1566              		.loc 2 498 3 view .LVU603
 1567              		.loc 2 498 10 is_stmt 0 view .LVU604
 1568 0046 1BBA     		rev	r3, r3
 1569              	.LVL218:
 1570              		.loc 2 498 10 view .LVU605
 1571              	.LBE317:
 1572              	.LBE316:
 1573              		.loc 1 562 41 view .LVU606
 1574 0048 0593     		str	r3, [sp, #20]
 563:./Library/stm32f4xx_cryp_aes.c **** 
 564:./Library/stm32f4xx_cryp_aes.c ****   /* Key Initialisation */
 565:./Library/stm32f4xx_cryp_aes.c ****   CRYP_KeyInit(&AES_CRYP_KeyInitStructure);
 1575              		.loc 1 565 3 is_stmt 1 view .LVU607
 1576 004a 06A8     		add	r0, sp, #24
 1577 004c FFF7FEFF 		bl	CRYP_KeyInit
 1578              	.LVL219:
 566:./Library/stm32f4xx_cryp_aes.c **** 
 567:./Library/stm32f4xx_cryp_aes.c ****   /*------------------ AES Decryption ------------------*/
 568:./Library/stm32f4xx_cryp_aes.c ****   if(Mode == MODE_DECRYPT) /* AES decryption */
 1579              		.loc 1 568 3 view .LVU608
 1580              		.loc 1 568 5 is_stmt 0 view .LVU609
 1581 0050 BAF1000F 		cmp	r10, #0
 1582 0054 59D1     		bne	.L43
 569:./Library/stm32f4xx_cryp_aes.c ****   {
 570:./Library/stm32f4xx_cryp_aes.c ****     /* Crypto Init for decryption process */
 571:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_AlgoDir = CRYP_AlgoDir_Decrypt;
 1583              		.loc 1 571 5 is_stmt 1 view .LVU610
 1584              		.loc 1 571 41 is_stmt 0 view .LVU611
 1585 0056 0423     		movs	r3, #4
 1586 0058 0E93     		str	r3, [sp, #56]
 1587              	.L44:
 572:./Library/stm32f4xx_cryp_aes.c ****   }
 573:./Library/stm32f4xx_cryp_aes.c ****   /*------------------ AES Encryption ------------------*/
 574:./Library/stm32f4xx_cryp_aes.c ****   else /* AES encryption */
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc0ffqbS.s 			page 52


 575:./Library/stm32f4xx_cryp_aes.c ****   {
 576:./Library/stm32f4xx_cryp_aes.c ****     /* Crypto Init for Encryption process */
 577:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_AlgoDir = CRYP_AlgoDir_Encrypt;
 578:./Library/stm32f4xx_cryp_aes.c ****   }
 579:./Library/stm32f4xx_cryp_aes.c ****   AES_CRYP_InitStructure.CRYP_AlgoMode = CRYP_AlgoMode_AES_CTR;
 1588              		.loc 1 579 3 is_stmt 1 view .LVU612
 1589              		.loc 1 579 40 is_stmt 0 view .LVU613
 1590 005a 3023     		movs	r3, #48
 1591 005c 0F93     		str	r3, [sp, #60]
 580:./Library/stm32f4xx_cryp_aes.c ****   AES_CRYP_InitStructure.CRYP_DataType = CRYP_DataType_8b;
 1592              		.loc 1 580 3 is_stmt 1 view .LVU614
 1593              		.loc 1 580 40 is_stmt 0 view .LVU615
 1594 005e 8023     		movs	r3, #128
 1595 0060 1093     		str	r3, [sp, #64]
 581:./Library/stm32f4xx_cryp_aes.c ****   CRYP_Init(&AES_CRYP_InitStructure);
 1596              		.loc 1 581 3 is_stmt 1 view .LVU616
 1597 0062 0EA8     		add	r0, sp, #56
 1598 0064 FFF7FEFF 		bl	CRYP_Init
 1599              	.LVL220:
 582:./Library/stm32f4xx_cryp_aes.c **** 
 583:./Library/stm32f4xx_cryp_aes.c ****   /* CRYP Initialization Vectors */
 584:./Library/stm32f4xx_cryp_aes.c ****   CRYP_IVInit(&AES_CRYP_IVInitStructure);
 1600              		.loc 1 584 3 view .LVU617
 1601 0068 02A8     		add	r0, sp, #8
 1602 006a FFF7FEFF 		bl	CRYP_IVInit
 1603              	.LVL221:
 585:./Library/stm32f4xx_cryp_aes.c **** 
 586:./Library/stm32f4xx_cryp_aes.c ****   /* Flush IN/OUT FIFOs */
 587:./Library/stm32f4xx_cryp_aes.c ****   CRYP_FIFOFlush();
 1604              		.loc 1 587 3 view .LVU618
 1605 006e FFF7FEFF 		bl	CRYP_FIFOFlush
 1606              	.LVL222:
 588:./Library/stm32f4xx_cryp_aes.c **** 
 589:./Library/stm32f4xx_cryp_aes.c ****   /* Enable Crypto processor */
 590:./Library/stm32f4xx_cryp_aes.c ****   CRYP_Cmd(ENABLE);
 1607              		.loc 1 590 3 view .LVU619
 1608 0072 0120     		movs	r0, #1
 1609 0074 FFF7FEFF 		bl	CRYP_Cmd
 1610              	.LVL223:
 591:./Library/stm32f4xx_cryp_aes.c **** 
 592:./Library/stm32f4xx_cryp_aes.c ****   if(CRYP_GetCmdStatus() == DISABLE)
 1611              		.loc 1 592 3 view .LVU620
 1612              		.loc 1 592 6 is_stmt 0 view .LVU621
 1613 0078 FFF7FEFF 		bl	CRYP_GetCmdStatus
 1614              	.LVL224:
 1615              		.loc 1 592 5 view .LVU622
 1616 007c 0646     		mov	r6, r0
 1617              	.LVL225:
 1618              		.loc 1 592 5 view .LVU623
 1619 007e 0028     		cmp	r0, #0
 1620 0080 79D0     		beq	.L45
 593:./Library/stm32f4xx_cryp_aes.c ****   {
 594:./Library/stm32f4xx_cryp_aes.c ****     /* The CRYP peripheral clock is not enabled or the device doesn't embed 
 595:./Library/stm32f4xx_cryp_aes.c ****        the CRYP peripheral (please check the device sales type. */
 596:./Library/stm32f4xx_cryp_aes.c ****     return(ERROR);
 597:./Library/stm32f4xx_cryp_aes.c ****   }
 598:./Library/stm32f4xx_cryp_aes.c ****   
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc0ffqbS.s 			page 53


 599:./Library/stm32f4xx_cryp_aes.c ****   for(i=0; ((i<Ilength) && (status != ERROR)); i+=16)
 1621              		.loc 1 599 8 view .LVU624
 1622 0082 0025     		movs	r5, #0
 1623              	.LVL226:
 498:./Library/stm32f4xx_cryp_aes.c ****   uint32_t keyaddr    = (uint32_t)Key;
 1624              		.loc 1 498 15 view .LVU625
 1625 0084 0126     		movs	r6, #1
 1626 0086 46E0     		b	.L46
 1627              	.LVL227:
 1628              	.L54:
 511:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 1629              		.loc 1 511 5 is_stmt 1 view .LVU626
 511:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 1630              		.loc 1 511 41 is_stmt 0 view .LVU627
 1631 0088 0023     		movs	r3, #0
 1632 008a 1193     		str	r3, [sp, #68]
 512:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1633              		.loc 1 512 5 is_stmt 1 view .LVU628
 512:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1634              		.loc 1 512 47 is_stmt 0 view .LVU629
 1635 008c 3368     		ldr	r3, [r6]
 1636              	.LVL228:
 1637              	.LBB318:
 1638              	.LBI318:
 495:./CORE/core_cmInstr.h **** {
 1639              		.loc 2 495 57 is_stmt 1 view .LVU630
 1640              	.LBB319:
 1641              		.loc 2 498 3 view .LVU631
 1642              		.loc 2 498 10 is_stmt 0 view .LVU632
 1643 008e 1BBA     		rev	r3, r3
 1644              	.LVL229:
 1645              		.loc 2 498 10 view .LVU633
 1646              	.LBE319:
 1647              	.LBE318:
 512:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1648              		.loc 1 512 45 view .LVU634
 1649 0090 0A93     		str	r3, [sp, #40]
 513:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 1650              		.loc 1 513 5 is_stmt 1 view .LVU635
 1651              	.LVL230:
 514:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1652              		.loc 1 514 5 view .LVU636
 514:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1653              		.loc 1 514 47 is_stmt 0 view .LVU637
 1654 0092 7368     		ldr	r3, [r6, #4]
 1655              	.LVL231:
 1656              	.LBB320:
 1657              	.LBI320:
 495:./CORE/core_cmInstr.h **** {
 1658              		.loc 2 495 57 is_stmt 1 view .LVU638
 1659              	.LBB321:
 1660              		.loc 2 498 3 view .LVU639
 1661              		.loc 2 498 10 is_stmt 0 view .LVU640
 1662 0094 1BBA     		rev	r3, r3
 1663              	.LVL232:
 1664              		.loc 2 498 10 view .LVU641
 1665              	.LBE321:
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc0ffqbS.s 			page 54


 1666              	.LBE320:
 514:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1667              		.loc 1 514 45 view .LVU642
 1668 0096 0B93     		str	r3, [sp, #44]
 515:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 1669              		.loc 1 515 5 is_stmt 1 view .LVU643
 1670              	.LVL233:
 516:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1671              		.loc 1 516 5 view .LVU644
 516:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1672              		.loc 1 516 47 is_stmt 0 view .LVU645
 1673 0098 B368     		ldr	r3, [r6, #8]
 1674              	.LVL234:
 1675              	.LBB322:
 1676              	.LBI322:
 495:./CORE/core_cmInstr.h **** {
 1677              		.loc 2 495 57 is_stmt 1 view .LVU646
 1678              	.LBB323:
 1679              		.loc 2 498 3 view .LVU647
 1680              		.loc 2 498 10 is_stmt 0 view .LVU648
 1681 009a 1BBA     		rev	r3, r3
 1682              	.LVL235:
 1683              		.loc 2 498 10 view .LVU649
 1684              	.LBE323:
 1685              	.LBE322:
 516:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1686              		.loc 1 516 45 view .LVU650
 1687 009c 0C93     		str	r3, [sp, #48]
 517:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 1688              		.loc 1 517 5 is_stmt 1 view .LVU651
 1689              	.LVL236:
 518:./Library/stm32f4xx_cryp_aes.c ****     break;
 1690              		.loc 1 518 5 view .LVU652
 518:./Library/stm32f4xx_cryp_aes.c ****     break;
 1691              		.loc 1 518 47 is_stmt 0 view .LVU653
 1692 009e F368     		ldr	r3, [r6, #12]
 1693              	.LVL237:
 1694              	.LBB324:
 1695              	.LBI324:
 495:./CORE/core_cmInstr.h **** {
 1696              		.loc 2 495 57 is_stmt 1 view .LVU654
 1697              	.LBB325:
 1698              		.loc 2 498 3 view .LVU655
 1699              		.loc 2 498 10 is_stmt 0 view .LVU656
 1700 00a0 1BBA     		rev	r3, r3
 1701              	.LVL238:
 1702              		.loc 2 498 10 view .LVU657
 1703              	.LBE325:
 1704              	.LBE324:
 518:./Library/stm32f4xx_cryp_aes.c ****     break;
 1705              		.loc 1 518 45 view .LVU658
 1706 00a2 0D93     		str	r3, [sp, #52]
 519:./Library/stm32f4xx_cryp_aes.c ****     case 192:
 1707              		.loc 1 519 5 is_stmt 1 view .LVU659
 1708 00a4 C5E7     		b	.L42
 1709              	.LVL239:
 1710              	.L40:
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc0ffqbS.s 			page 55


 521:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 1711              		.loc 1 521 5 view .LVU660
 521:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 1712              		.loc 1 521 42 is_stmt 0 view .LVU661
 1713 00a6 4FF48073 		mov	r3, #256
 1714 00aa 1193     		str	r3, [sp, #68]
 522:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1715              		.loc 1 522 5 is_stmt 1 view .LVU662
 522:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1716              		.loc 1 522 47 is_stmt 0 view .LVU663
 1717 00ac 3368     		ldr	r3, [r6]
 1718              	.LVL240:
 1719              	.LBB326:
 1720              	.LBI326:
 495:./CORE/core_cmInstr.h **** {
 1721              		.loc 2 495 57 is_stmt 1 view .LVU664
 1722              	.LBB327:
 1723              		.loc 2 498 3 view .LVU665
 1724              		.loc 2 498 10 is_stmt 0 view .LVU666
 1725 00ae 1BBA     		rev	r3, r3
 1726              	.LVL241:
 1727              		.loc 2 498 10 view .LVU667
 1728              	.LBE327:
 1729              	.LBE326:
 522:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1730              		.loc 1 522 45 view .LVU668
 1731 00b0 0893     		str	r3, [sp, #32]
 523:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
 1732              		.loc 1 523 5 is_stmt 1 view .LVU669
 1733              	.LVL242:
 524:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1734              		.loc 1 524 5 view .LVU670
 524:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1735              		.loc 1 524 47 is_stmt 0 view .LVU671
 1736 00b2 7368     		ldr	r3, [r6, #4]
 1737              	.LVL243:
 1738              	.LBB328:
 1739              	.LBI328:
 495:./CORE/core_cmInstr.h **** {
 1740              		.loc 2 495 57 is_stmt 1 view .LVU672
 1741              	.LBB329:
 1742              		.loc 2 498 3 view .LVU673
 1743              		.loc 2 498 10 is_stmt 0 view .LVU674
 1744 00b4 1BBA     		rev	r3, r3
 1745              	.LVL244:
 1746              		.loc 2 498 10 view .LVU675
 1747              	.LBE329:
 1748              	.LBE328:
 524:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1749              		.loc 1 524 45 view .LVU676
 1750 00b6 0993     		str	r3, [sp, #36]
 525:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 1751              		.loc 1 525 5 is_stmt 1 view .LVU677
 1752              	.LVL245:
 526:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1753              		.loc 1 526 5 view .LVU678
 526:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc0ffqbS.s 			page 56


 1754              		.loc 1 526 47 is_stmt 0 view .LVU679
 1755 00b8 B368     		ldr	r3, [r6, #8]
 1756              	.LVL246:
 1757              	.LBB330:
 1758              	.LBI330:
 495:./CORE/core_cmInstr.h **** {
 1759              		.loc 2 495 57 is_stmt 1 view .LVU680
 1760              	.LBB331:
 1761              		.loc 2 498 3 view .LVU681
 1762              		.loc 2 498 10 is_stmt 0 view .LVU682
 1763 00ba 1BBA     		rev	r3, r3
 1764              	.LVL247:
 1765              		.loc 2 498 10 view .LVU683
 1766              	.LBE331:
 1767              	.LBE330:
 526:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1768              		.loc 1 526 45 view .LVU684
 1769 00bc 0A93     		str	r3, [sp, #40]
 527:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 1770              		.loc 1 527 5 is_stmt 1 view .LVU685
 1771              	.LVL248:
 528:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1772              		.loc 1 528 5 view .LVU686
 528:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1773              		.loc 1 528 47 is_stmt 0 view .LVU687
 1774 00be F368     		ldr	r3, [r6, #12]
 1775              	.LVL249:
 1776              	.LBB332:
 1777              	.LBI332:
 495:./CORE/core_cmInstr.h **** {
 1778              		.loc 2 495 57 is_stmt 1 view .LVU688
 1779              	.LBB333:
 1780              		.loc 2 498 3 view .LVU689
 1781              		.loc 2 498 10 is_stmt 0 view .LVU690
 1782 00c0 1BBA     		rev	r3, r3
 1783              	.LVL250:
 1784              		.loc 2 498 10 view .LVU691
 1785              	.LBE333:
 1786              	.LBE332:
 528:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1787              		.loc 1 528 45 view .LVU692
 1788 00c2 0B93     		str	r3, [sp, #44]
 529:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 1789              		.loc 1 529 5 is_stmt 1 view .LVU693
 1790              	.LVL251:
 530:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1791              		.loc 1 530 5 view .LVU694
 530:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1792              		.loc 1 530 47 is_stmt 0 view .LVU695
 1793 00c4 3369     		ldr	r3, [r6, #16]
 1794              	.LVL252:
 1795              	.LBB334:
 1796              	.LBI334:
 495:./CORE/core_cmInstr.h **** {
 1797              		.loc 2 495 57 is_stmt 1 view .LVU696
 1798              	.LBB335:
 1799              		.loc 2 498 3 view .LVU697
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc0ffqbS.s 			page 57


 1800              		.loc 2 498 10 is_stmt 0 view .LVU698
 1801 00c6 1BBA     		rev	r3, r3
 1802              	.LVL253:
 1803              		.loc 2 498 10 view .LVU699
 1804              	.LBE335:
 1805              	.LBE334:
 530:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1806              		.loc 1 530 45 view .LVU700
 1807 00c8 0C93     		str	r3, [sp, #48]
 531:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 1808              		.loc 1 531 5 is_stmt 1 view .LVU701
 1809              	.LVL254:
 532:./Library/stm32f4xx_cryp_aes.c ****     break;
 1810              		.loc 1 532 5 view .LVU702
 532:./Library/stm32f4xx_cryp_aes.c ****     break;
 1811              		.loc 1 532 47 is_stmt 0 view .LVU703
 1812 00ca 7369     		ldr	r3, [r6, #20]
 1813              	.LVL255:
 1814              	.LBB336:
 1815              	.LBI336:
 495:./CORE/core_cmInstr.h **** {
 1816              		.loc 2 495 57 is_stmt 1 view .LVU704
 1817              	.LBB337:
 1818              		.loc 2 498 3 view .LVU705
 1819              		.loc 2 498 10 is_stmt 0 view .LVU706
 1820 00cc 1BBA     		rev	r3, r3
 1821              	.LVL256:
 1822              		.loc 2 498 10 view .LVU707
 1823              	.LBE337:
 1824              	.LBE336:
 532:./Library/stm32f4xx_cryp_aes.c ****     break;
 1825              		.loc 1 532 45 view .LVU708
 1826 00ce 0D93     		str	r3, [sp, #52]
 533:./Library/stm32f4xx_cryp_aes.c ****     case 256:
 1827              		.loc 1 533 5 is_stmt 1 view .LVU709
 1828 00d0 AFE7     		b	.L42
 1829              	.LVL257:
 1830              	.L41:
 535:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key0Left = __REV(*(uint32_t*)(keyaddr));
 1831              		.loc 1 535 5 view .LVU710
 535:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key0Left = __REV(*(uint32_t*)(keyaddr));
 1832              		.loc 1 535 42 is_stmt 0 view .LVU711
 1833 00d2 4FF40073 		mov	r3, #512
 1834 00d6 1193     		str	r3, [sp, #68]
 536:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1835              		.loc 1 536 5 is_stmt 1 view .LVU712
 536:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1836              		.loc 1 536 47 is_stmt 0 view .LVU713
 1837 00d8 3368     		ldr	r3, [r6]
 1838              	.LVL258:
 1839              	.LBB338:
 1840              	.LBI338:
 495:./CORE/core_cmInstr.h **** {
 1841              		.loc 2 495 57 is_stmt 1 view .LVU714
 1842              	.LBB339:
 1843              		.loc 2 498 3 view .LVU715
 1844              		.loc 2 498 10 is_stmt 0 view .LVU716
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc0ffqbS.s 			page 58


 1845 00da 1BBA     		rev	r3, r3
 1846              	.LVL259:
 1847              		.loc 2 498 10 view .LVU717
 1848              	.LBE339:
 1849              	.LBE338:
 536:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1850              		.loc 1 536 45 view .LVU718
 1851 00dc 0693     		str	r3, [sp, #24]
 537:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key0Right= __REV(*(uint32_t*)(keyaddr));
 1852              		.loc 1 537 5 is_stmt 1 view .LVU719
 1853              	.LVL260:
 538:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1854              		.loc 1 538 5 view .LVU720
 538:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1855              		.loc 1 538 47 is_stmt 0 view .LVU721
 1856 00de 7368     		ldr	r3, [r6, #4]
 1857              	.LVL261:
 1858              	.LBB340:
 1859              	.LBI340:
 495:./CORE/core_cmInstr.h **** {
 1860              		.loc 2 495 57 is_stmt 1 view .LVU722
 1861              	.LBB341:
 1862              		.loc 2 498 3 view .LVU723
 1863              		.loc 2 498 10 is_stmt 0 view .LVU724
 1864 00e0 1BBA     		rev	r3, r3
 1865              	.LVL262:
 1866              		.loc 2 498 10 view .LVU725
 1867              	.LBE341:
 1868              	.LBE340:
 538:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1869              		.loc 1 538 45 view .LVU726
 1870 00e2 0793     		str	r3, [sp, #28]
 539:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 1871              		.loc 1 539 5 is_stmt 1 view .LVU727
 1872              	.LVL263:
 540:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1873              		.loc 1 540 5 view .LVU728
 540:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1874              		.loc 1 540 47 is_stmt 0 view .LVU729
 1875 00e4 B368     		ldr	r3, [r6, #8]
 1876              	.LVL264:
 1877              	.LBB342:
 1878              	.LBI342:
 495:./CORE/core_cmInstr.h **** {
 1879              		.loc 2 495 57 is_stmt 1 view .LVU730
 1880              	.LBB343:
 1881              		.loc 2 498 3 view .LVU731
 1882              		.loc 2 498 10 is_stmt 0 view .LVU732
 1883 00e6 1BBA     		rev	r3, r3
 1884              	.LVL265:
 1885              		.loc 2 498 10 view .LVU733
 1886              	.LBE343:
 1887              	.LBE342:
 540:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1888              		.loc 1 540 45 view .LVU734
 1889 00e8 0893     		str	r3, [sp, #32]
 541:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc0ffqbS.s 			page 59


 1890              		.loc 1 541 5 is_stmt 1 view .LVU735
 1891              	.LVL266:
 542:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1892              		.loc 1 542 5 view .LVU736
 542:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1893              		.loc 1 542 47 is_stmt 0 view .LVU737
 1894 00ea F368     		ldr	r3, [r6, #12]
 1895              	.LVL267:
 1896              	.LBB344:
 1897              	.LBI344:
 495:./CORE/core_cmInstr.h **** {
 1898              		.loc 2 495 57 is_stmt 1 view .LVU738
 1899              	.LBB345:
 1900              		.loc 2 498 3 view .LVU739
 1901              		.loc 2 498 10 is_stmt 0 view .LVU740
 1902 00ec 1BBA     		rev	r3, r3
 1903              	.LVL268:
 1904              		.loc 2 498 10 view .LVU741
 1905              	.LBE345:
 1906              	.LBE344:
 542:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1907              		.loc 1 542 45 view .LVU742
 1908 00ee 0993     		str	r3, [sp, #36]
 543:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 1909              		.loc 1 543 5 is_stmt 1 view .LVU743
 1910              	.LVL269:
 544:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1911              		.loc 1 544 5 view .LVU744
 544:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1912              		.loc 1 544 47 is_stmt 0 view .LVU745
 1913 00f0 3369     		ldr	r3, [r6, #16]
 1914              	.LVL270:
 1915              	.LBB346:
 1916              	.LBI346:
 495:./CORE/core_cmInstr.h **** {
 1917              		.loc 2 495 57 is_stmt 1 view .LVU746
 1918              	.LBB347:
 1919              		.loc 2 498 3 view .LVU747
 1920              		.loc 2 498 10 is_stmt 0 view .LVU748
 1921 00f2 1BBA     		rev	r3, r3
 1922              	.LVL271:
 1923              		.loc 2 498 10 view .LVU749
 1924              	.LBE347:
 1925              	.LBE346:
 544:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1926              		.loc 1 544 45 view .LVU750
 1927 00f4 0A93     		str	r3, [sp, #40]
 545:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 1928              		.loc 1 545 5 is_stmt 1 view .LVU751
 1929              	.LVL272:
 546:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1930              		.loc 1 546 5 view .LVU752
 546:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1931              		.loc 1 546 47 is_stmt 0 view .LVU753
 1932 00f6 7369     		ldr	r3, [r6, #20]
 1933              	.LVL273:
 1934              	.LBB348:
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc0ffqbS.s 			page 60


 1935              	.LBI348:
 495:./CORE/core_cmInstr.h **** {
 1936              		.loc 2 495 57 is_stmt 1 view .LVU754
 1937              	.LBB349:
 1938              		.loc 2 498 3 view .LVU755
 1939              		.loc 2 498 10 is_stmt 0 view .LVU756
 1940 00f8 1BBA     		rev	r3, r3
 1941              	.LVL274:
 1942              		.loc 2 498 10 view .LVU757
 1943              	.LBE349:
 1944              	.LBE348:
 546:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1945              		.loc 1 546 45 view .LVU758
 1946 00fa 0B93     		str	r3, [sp, #44]
 547:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 1947              		.loc 1 547 5 is_stmt 1 view .LVU759
 1948              	.LVL275:
 548:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1949              		.loc 1 548 5 view .LVU760
 548:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1950              		.loc 1 548 47 is_stmt 0 view .LVU761
 1951 00fc B369     		ldr	r3, [r6, #24]
 1952              	.LVL276:
 1953              	.LBB350:
 1954              	.LBI350:
 495:./CORE/core_cmInstr.h **** {
 1955              		.loc 2 495 57 is_stmt 1 view .LVU762
 1956              	.LBB351:
 1957              		.loc 2 498 3 view .LVU763
 1958              		.loc 2 498 10 is_stmt 0 view .LVU764
 1959 00fe 1BBA     		rev	r3, r3
 1960              	.LVL277:
 1961              		.loc 2 498 10 view .LVU765
 1962              	.LBE351:
 1963              	.LBE350:
 548:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1964              		.loc 1 548 45 view .LVU766
 1965 0100 0C93     		str	r3, [sp, #48]
 549:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 1966              		.loc 1 549 5 is_stmt 1 view .LVU767
 1967              	.LVL278:
 550:./Library/stm32f4xx_cryp_aes.c ****     break;
 1968              		.loc 1 550 5 view .LVU768
 550:./Library/stm32f4xx_cryp_aes.c ****     break;
 1969              		.loc 1 550 47 is_stmt 0 view .LVU769
 1970 0102 F369     		ldr	r3, [r6, #28]
 1971              	.LVL279:
 1972              	.LBB352:
 1973              	.LBI352:
 495:./CORE/core_cmInstr.h **** {
 1974              		.loc 2 495 57 is_stmt 1 view .LVU770
 1975              	.LBB353:
 1976              		.loc 2 498 3 view .LVU771
 1977              		.loc 2 498 10 is_stmt 0 view .LVU772
 1978 0104 1BBA     		rev	r3, r3
 1979              	.LVL280:
 1980              		.loc 2 498 10 view .LVU773
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc0ffqbS.s 			page 61


 1981              	.LBE353:
 1982              	.LBE352:
 550:./Library/stm32f4xx_cryp_aes.c ****     break;
 1983              		.loc 1 550 45 view .LVU774
 1984 0106 0D93     		str	r3, [sp, #52]
 551:./Library/stm32f4xx_cryp_aes.c ****     default:
 1985              		.loc 1 551 5 is_stmt 1 view .LVU775
 1986 0108 93E7     		b	.L42
 1987              	.LVL281:
 1988              	.L43:
 577:./Library/stm32f4xx_cryp_aes.c ****   }
 1989              		.loc 1 577 5 view .LVU776
 577:./Library/stm32f4xx_cryp_aes.c ****   }
 1990              		.loc 1 577 41 is_stmt 0 view .LVU777
 1991 010a 0023     		movs	r3, #0
 1992 010c 0E93     		str	r3, [sp, #56]
 1993 010e A4E7     		b	.L44
 1994              	.LVL282:
 1995              	.L47:
 600:./Library/stm32f4xx_cryp_aes.c ****   {
 601:./Library/stm32f4xx_cryp_aes.c **** 
 602:./Library/stm32f4xx_cryp_aes.c ****     /* Write the Input block in the IN FIFO */
 603:./Library/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(inputaddr));
 604:./Library/stm32f4xx_cryp_aes.c ****     inputaddr+=4;
 605:./Library/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(inputaddr));
 606:./Library/stm32f4xx_cryp_aes.c ****     inputaddr+=4;
 607:./Library/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(inputaddr));
 608:./Library/stm32f4xx_cryp_aes.c ****     inputaddr+=4;
 609:./Library/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(inputaddr));
 610:./Library/stm32f4xx_cryp_aes.c ****     inputaddr+=4;
 611:./Library/stm32f4xx_cryp_aes.c ****     /* Wait until the complete message has been processed */
 612:./Library/stm32f4xx_cryp_aes.c ****     counter = 0;
 613:./Library/stm32f4xx_cryp_aes.c ****     do
 614:./Library/stm32f4xx_cryp_aes.c ****     {
 615:./Library/stm32f4xx_cryp_aes.c ****       busystatus = CRYP_GetFlagStatus(CRYP_FLAG_BUSY);
 616:./Library/stm32f4xx_cryp_aes.c ****       counter++;
 617:./Library/stm32f4xx_cryp_aes.c ****     }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 618:./Library/stm32f4xx_cryp_aes.c **** 
 619:./Library/stm32f4xx_cryp_aes.c ****     if (busystatus != RESET)
 1996              		.loc 1 619 5 is_stmt 1 view .LVU778
 1997              		.loc 1 619 8 is_stmt 0 view .LVU779
 1998 0110 00B3     		cbz	r0, .L55
 620:./Library/stm32f4xx_cryp_aes.c ****    {
 621:./Library/stm32f4xx_cryp_aes.c ****        status = ERROR;
 1999              		.loc 1 621 15 view .LVU780
 2000 0112 0026     		movs	r6, #0
 2001              	.LVL283:
 2002              	.L49:
 599:./Library/stm32f4xx_cryp_aes.c ****   {
 2003              		.loc 1 599 48 is_stmt 1 discriminator 2 view .LVU781
 599:./Library/stm32f4xx_cryp_aes.c ****   {
 2004              		.loc 1 599 49 is_stmt 0 discriminator 2 view .LVU782
 2005 0114 1035     		adds	r5, r5, #16
 2006              	.LVL284:
 2007              	.L46:
 599:./Library/stm32f4xx_cryp_aes.c ****   {
 2008              		.loc 1 599 12 is_stmt 1 discriminator 1 view .LVU783
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc0ffqbS.s 			page 62


 599:./Library/stm32f4xx_cryp_aes.c ****   {
 2009              		.loc 1 599 3 is_stmt 0 discriminator 1 view .LVU784
 2010 0116 4545     		cmp	r5, r8
 2011 0118 2AD2     		bcs	.L50
 599:./Library/stm32f4xx_cryp_aes.c ****   {
 2012              		.loc 1 599 25 discriminator 3 view .LVU785
 2013 011a 4EB3     		cbz	r6, .L50
 603:./Library/stm32f4xx_cryp_aes.c ****     inputaddr+=4;
 2014              		.loc 1 603 5 is_stmt 1 view .LVU786
 2015 011c 2068     		ldr	r0, [r4]
 2016 011e FFF7FEFF 		bl	CRYP_DataIn
 2017              	.LVL285:
 604:./Library/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(inputaddr));
 2018              		.loc 1 604 5 view .LVU787
 605:./Library/stm32f4xx_cryp_aes.c ****     inputaddr+=4;
 2019              		.loc 1 605 5 view .LVU788
 2020 0122 6068     		ldr	r0, [r4, #4]
 2021 0124 FFF7FEFF 		bl	CRYP_DataIn
 2022              	.LVL286:
 606:./Library/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(inputaddr));
 2023              		.loc 1 606 5 view .LVU789
 607:./Library/stm32f4xx_cryp_aes.c ****     inputaddr+=4;
 2024              		.loc 1 607 5 view .LVU790
 2025 0128 A068     		ldr	r0, [r4, #8]
 2026 012a FFF7FEFF 		bl	CRYP_DataIn
 2027              	.LVL287:
 608:./Library/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(inputaddr));
 2028              		.loc 1 608 5 view .LVU791
 609:./Library/stm32f4xx_cryp_aes.c ****     inputaddr+=4;
 2029              		.loc 1 609 5 view .LVU792
 2030 012e E068     		ldr	r0, [r4, #12]
 2031 0130 FFF7FEFF 		bl	CRYP_DataIn
 2032              	.LVL288:
 610:./Library/stm32f4xx_cryp_aes.c ****     /* Wait until the complete message has been processed */
 2033              		.loc 1 610 5 view .LVU793
 610:./Library/stm32f4xx_cryp_aes.c ****     /* Wait until the complete message has been processed */
 2034              		.loc 1 610 14 is_stmt 0 view .LVU794
 2035 0134 1034     		adds	r4, r4, #16
 2036              	.LVL289:
 612:./Library/stm32f4xx_cryp_aes.c ****     do
 2037              		.loc 1 612 5 is_stmt 1 view .LVU795
 612:./Library/stm32f4xx_cryp_aes.c ****     do
 2038              		.loc 1 612 13 is_stmt 0 view .LVU796
 2039 0136 0023     		movs	r3, #0
 2040 0138 0193     		str	r3, [sp, #4]
 2041              	.L48:
 613:./Library/stm32f4xx_cryp_aes.c ****     {
 2042              		.loc 1 613 5 is_stmt 1 discriminator 2 view .LVU797
 615:./Library/stm32f4xx_cryp_aes.c ****       counter++;
 2043              		.loc 1 615 7 discriminator 2 view .LVU798
 615:./Library/stm32f4xx_cryp_aes.c ****       counter++;
 2044              		.loc 1 615 20 is_stmt 0 discriminator 2 view .LVU799
 2045 013a 1020     		movs	r0, #16
 2046 013c FFF7FEFF 		bl	CRYP_GetFlagStatus
 2047              	.LVL290:
 616:./Library/stm32f4xx_cryp_aes.c ****     }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 2048              		.loc 1 616 7 is_stmt 1 discriminator 2 view .LVU800
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc0ffqbS.s 			page 63


 616:./Library/stm32f4xx_cryp_aes.c ****     }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 2049              		.loc 1 616 14 is_stmt 0 discriminator 2 view .LVU801
 2050 0140 019B     		ldr	r3, [sp, #4]
 2051 0142 0133     		adds	r3, r3, #1
 2052 0144 0193     		str	r3, [sp, #4]
 617:./Library/stm32f4xx_cryp_aes.c **** 
 2053              		.loc 1 617 12 is_stmt 1 discriminator 2 view .LVU802
 617:./Library/stm32f4xx_cryp_aes.c **** 
 2054              		.loc 1 617 22 is_stmt 0 discriminator 2 view .LVU803
 2055 0146 019B     		ldr	r3, [sp, #4]
 617:./Library/stm32f4xx_cryp_aes.c **** 
 2056              		.loc 1 617 5 discriminator 2 view .LVU804
 2057 0148 B3F5803F 		cmp	r3, #65536
 2058 014c E0D0     		beq	.L47
 617:./Library/stm32f4xx_cryp_aes.c **** 
 2059              		.loc 1 617 42 discriminator 1 view .LVU805
 2060 014e 0028     		cmp	r0, #0
 2061 0150 F3D1     		bne	.L48
 2062 0152 DDE7     		b	.L47
 2063              	.L55:
 622:./Library/stm32f4xx_cryp_aes.c ****     }
 623:./Library/stm32f4xx_cryp_aes.c ****     else
 624:./Library/stm32f4xx_cryp_aes.c ****     {
 625:./Library/stm32f4xx_cryp_aes.c **** 
 626:./Library/stm32f4xx_cryp_aes.c ****       /* Read the Output block from the Output FIFO */
 627:./Library/stm32f4xx_cryp_aes.c ****       *(uint32_t*)(outputaddr) = CRYP_DataOut();
 2064              		.loc 1 627 7 is_stmt 1 view .LVU806
 2065              		.loc 1 627 34 is_stmt 0 view .LVU807
 2066 0154 FFF7FEFF 		bl	CRYP_DataOut
 2067              	.LVL291:
 2068              		.loc 1 627 32 view .LVU808
 2069 0158 3860     		str	r0, [r7]
 628:./Library/stm32f4xx_cryp_aes.c ****       outputaddr+=4;
 2070              		.loc 1 628 7 is_stmt 1 view .LVU809
 2071              	.LVL292:
 629:./Library/stm32f4xx_cryp_aes.c ****       *(uint32_t*)(outputaddr) = CRYP_DataOut();
 2072              		.loc 1 629 7 view .LVU810
 2073              		.loc 1 629 34 is_stmt 0 view .LVU811
 2074 015a FFF7FEFF 		bl	CRYP_DataOut
 2075              	.LVL293:
 2076              		.loc 1 629 32 view .LVU812
 2077 015e 7860     		str	r0, [r7, #4]
 630:./Library/stm32f4xx_cryp_aes.c ****       outputaddr+=4;
 2078              		.loc 1 630 7 is_stmt 1 view .LVU813
 2079              	.LVL294:
 631:./Library/stm32f4xx_cryp_aes.c ****       *(uint32_t*)(outputaddr) = CRYP_DataOut();
 2080              		.loc 1 631 7 view .LVU814
 2081              		.loc 1 631 34 is_stmt 0 view .LVU815
 2082 0160 FFF7FEFF 		bl	CRYP_DataOut
 2083              	.LVL295:
 2084              		.loc 1 631 32 view .LVU816
 2085 0164 B860     		str	r0, [r7, #8]
 632:./Library/stm32f4xx_cryp_aes.c ****       outputaddr+=4;
 2086              		.loc 1 632 7 is_stmt 1 view .LVU817
 2087              	.LVL296:
 633:./Library/stm32f4xx_cryp_aes.c ****       *(uint32_t*)(outputaddr) = CRYP_DataOut();
 2088              		.loc 1 633 7 view .LVU818
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc0ffqbS.s 			page 64


 2089              		.loc 1 633 34 is_stmt 0 view .LVU819
 2090 0166 FFF7FEFF 		bl	CRYP_DataOut
 2091              	.LVL297:
 2092              		.loc 1 633 32 view .LVU820
 2093 016a F860     		str	r0, [r7, #12]
 634:./Library/stm32f4xx_cryp_aes.c ****       outputaddr+=4;
 2094              		.loc 1 634 7 is_stmt 1 view .LVU821
 2095              		.loc 1 634 17 is_stmt 0 view .LVU822
 2096 016c 1037     		adds	r7, r7, #16
 2097              	.LVL298:
 2098              		.loc 1 634 17 view .LVU823
 2099 016e D1E7     		b	.L49
 2100              	.L50:
 635:./Library/stm32f4xx_cryp_aes.c ****     }
 636:./Library/stm32f4xx_cryp_aes.c ****   }
 637:./Library/stm32f4xx_cryp_aes.c ****   /* Disable Crypto */
 638:./Library/stm32f4xx_cryp_aes.c ****   CRYP_Cmd(DISABLE);
 2101              		.loc 1 638 3 is_stmt 1 view .LVU824
 2102 0170 0020     		movs	r0, #0
 2103 0172 FFF7FEFF 		bl	CRYP_Cmd
 2104              	.LVL299:
 639:./Library/stm32f4xx_cryp_aes.c **** 
 640:./Library/stm32f4xx_cryp_aes.c ****   return status;
 2105              		.loc 1 640 3 view .LVU825
 2106              	.L45:
 641:./Library/stm32f4xx_cryp_aes.c **** }
 2107              		.loc 1 641 1 is_stmt 0 view .LVU826
 2108 0176 3046     		mov	r0, r6
 2109 0178 12B0     		add	sp, sp, #72
 2110              	.LCFI8:
 2111              		.cfi_def_cfa_offset 32
 2112              		@ sp needed
 2113 017a BDE8F087 		pop	{r4, r5, r6, r7, r8, r9, r10, pc}
 2114              		.loc 1 641 1 view .LVU827
 2115              		.cfi_endproc
 2116              	.LFE125:
 2118              		.section	.text.CRYP_AES_GCM,"ax",%progbits
 2119              		.align	1
 2120              		.global	CRYP_AES_GCM
 2121              		.syntax unified
 2122              		.thumb
 2123              		.thumb_func
 2125              	CRYP_AES_GCM:
 2126              	.LVL300:
 2127              	.LFB126:
 642:./Library/stm32f4xx_cryp_aes.c **** 
 643:./Library/stm32f4xx_cryp_aes.c **** /**
 644:./Library/stm32f4xx_cryp_aes.c ****   * @brief  Encrypt and decrypt using AES in GCM Mode. The GCM and CCM modes
 645:./Library/stm32f4xx_cryp_aes.c ****   *         are available only on STM32F437x Devices.
 646:./Library/stm32f4xx_cryp_aes.c ****   * @param  Mode: encryption or decryption Mode.
 647:./Library/stm32f4xx_cryp_aes.c ****   *          This parameter can be one of the following values:
 648:./Library/stm32f4xx_cryp_aes.c ****   *            @arg MODE_ENCRYPT: Encryption
 649:./Library/stm32f4xx_cryp_aes.c ****   *            @arg MODE_DECRYPT: Decryption
 650:./Library/stm32f4xx_cryp_aes.c ****   * @param  InitVectors: Initialisation Vectors used for AES algorithm.
 651:./Library/stm32f4xx_cryp_aes.c ****   * @param  Key: Key used for AES algorithm.
 652:./Library/stm32f4xx_cryp_aes.c ****   * @param  Keysize: length of the Key, must be a 128, 192 or 256.
 653:./Library/stm32f4xx_cryp_aes.c ****   * @param  Input: pointer to the Input buffer.
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc0ffqbS.s 			page 65


 654:./Library/stm32f4xx_cryp_aes.c ****   * @param  Ilength: length of the Input buffer in bytes, must be a multiple of 16.
 655:./Library/stm32f4xx_cryp_aes.c ****   * @param  Header: pointer to the header buffer.
 656:./Library/stm32f4xx_cryp_aes.c ****   * @param  Hlength: length of the header buffer in bytes, must be a multiple of 16.  
 657:./Library/stm32f4xx_cryp_aes.c ****   * @param  Output: pointer to the returned buffer.
 658:./Library/stm32f4xx_cryp_aes.c ****   * @param  AuthTAG: pointer to the authentication TAG buffer.
 659:./Library/stm32f4xx_cryp_aes.c ****   * @retval An ErrorStatus enumeration value:
 660:./Library/stm32f4xx_cryp_aes.c ****   *          - SUCCESS: Operation done
 661:./Library/stm32f4xx_cryp_aes.c ****   *          - ERROR: Operation failed
 662:./Library/stm32f4xx_cryp_aes.c ****   */
 663:./Library/stm32f4xx_cryp_aes.c **** ErrorStatus CRYP_AES_GCM(uint8_t Mode, uint8_t InitVectors[16],
 664:./Library/stm32f4xx_cryp_aes.c ****                          uint8_t *Key, uint16_t Keysize,
 665:./Library/stm32f4xx_cryp_aes.c ****                          uint8_t *Input, uint32_t ILength,
 666:./Library/stm32f4xx_cryp_aes.c ****                          uint8_t *Header, uint32_t HLength,
 667:./Library/stm32f4xx_cryp_aes.c ****                          uint8_t *Output, uint8_t *AuthTAG)
 668:./Library/stm32f4xx_cryp_aes.c **** {
 2128              		.loc 1 668 1 is_stmt 1 view -0
 2129              		.cfi_startproc
 2130              		@ args = 24, pretend = 0, frame = 88
 2131              		@ frame_needed = 0, uses_anonymous_args = 0
 2132              		.loc 1 668 1 is_stmt 0 view .LVU829
 2133 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
 2134              	.LCFI9:
 2135              		.cfi_def_cfa_offset 36
 2136              		.cfi_offset 4, -36
 2137              		.cfi_offset 5, -32
 2138              		.cfi_offset 6, -28
 2139              		.cfi_offset 7, -24
 2140              		.cfi_offset 8, -20
 2141              		.cfi_offset 9, -16
 2142              		.cfi_offset 10, -12
 2143              		.cfi_offset 11, -8
 2144              		.cfi_offset 14, -4
 2145 0004 97B0     		sub	sp, sp, #92
 2146              	.LCFI10:
 2147              		.cfi_def_cfa_offset 128
 2148 0006 0190     		str	r0, [sp, #4]
 2149 0008 0F46     		mov	r7, r1
 2150 000a 1646     		mov	r6, r2
 2151 000c 9846     		mov	r8, r3
 2152 000e DDF88490 		ldr	r9, [sp, #132]
 2153 0012 DDF88CA0 		ldr	r10, [sp, #140]
 669:./Library/stm32f4xx_cryp_aes.c ****   CRYP_InitTypeDef AES_CRYP_InitStructure;
 2154              		.loc 1 669 3 is_stmt 1 view .LVU830
 670:./Library/stm32f4xx_cryp_aes.c ****   CRYP_KeyInitTypeDef AES_CRYP_KeyInitStructure;
 2155              		.loc 1 670 3 view .LVU831
 671:./Library/stm32f4xx_cryp_aes.c ****   CRYP_IVInitTypeDef AES_CRYP_IVInitStructure;
 2156              		.loc 1 671 3 view .LVU832
 672:./Library/stm32f4xx_cryp_aes.c ****   __IO uint32_t counter = 0;
 2157              		.loc 1 672 3 view .LVU833
 2158              		.loc 1 672 17 is_stmt 0 view .LVU834
 2159 0016 0023     		movs	r3, #0
 2160              	.LVL301:
 2161              		.loc 1 672 17 view .LVU835
 2162 0018 0593     		str	r3, [sp, #20]
 673:./Library/stm32f4xx_cryp_aes.c ****   uint32_t busystatus = 0;
 2163              		.loc 1 673 3 is_stmt 1 view .LVU836
 2164              	.LVL302:
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc0ffqbS.s 			page 66


 674:./Library/stm32f4xx_cryp_aes.c ****   ErrorStatus status = SUCCESS;
 2165              		.loc 1 674 3 view .LVU837
 675:./Library/stm32f4xx_cryp_aes.c ****   uint32_t keyaddr    = (uint32_t)Key;
 2166              		.loc 1 675 3 view .LVU838
 676:./Library/stm32f4xx_cryp_aes.c ****   uint32_t inputaddr  = (uint32_t)Input;
 2167              		.loc 1 676 3 view .LVU839
 2168              		.loc 1 676 12 is_stmt 0 view .LVU840
 2169 001a 209C     		ldr	r4, [sp, #128]
 2170              	.LVL303:
 677:./Library/stm32f4xx_cryp_aes.c ****   uint32_t outputaddr = (uint32_t)Output;
 2171              		.loc 1 677 3 is_stmt 1 view .LVU841
 2172              		.loc 1 677 12 is_stmt 0 view .LVU842
 2173 001c DDF890B0 		ldr	fp, [sp, #144]
 2174              	.LVL304:
 678:./Library/stm32f4xx_cryp_aes.c ****   uint32_t ivaddr     = (uint32_t)InitVectors;
 2175              		.loc 1 678 3 is_stmt 1 view .LVU843
 679:./Library/stm32f4xx_cryp_aes.c ****   uint32_t headeraddr = (uint32_t)Header;
 2176              		.loc 1 679 3 view .LVU844
 2177              		.loc 1 679 12 is_stmt 0 view .LVU845
 2178 0020 229D     		ldr	r5, [sp, #136]
 2179              	.LVL305:
 680:./Library/stm32f4xx_cryp_aes.c ****   uint32_t tagaddr = (uint32_t)AuthTAG;
 2180              		.loc 1 680 3 is_stmt 1 view .LVU846
 681:./Library/stm32f4xx_cryp_aes.c ****   uint64_t headerlength = HLength * 8;/* header length in bits */
 2181              		.loc 1 681 3 view .LVU847
 2182              		.loc 1 681 35 is_stmt 0 view .LVU848
 2183 0022 4FEACA03 		lsl	r3, r10, #3
 2184 0026 0293     		str	r3, [sp, #8]
 2185              	.LVL306:
 682:./Library/stm32f4xx_cryp_aes.c ****   uint64_t inputlength = ILength * 8;/* input length in bits */
 2186              		.loc 1 682 3 is_stmt 1 view .LVU849
 2187              		.loc 1 682 34 is_stmt 0 view .LVU850
 2188 0028 4FEAC903 		lsl	r3, r9, #3
 2189              	.LVL307:
 2190              		.loc 1 682 34 view .LVU851
 2191 002c 0393     		str	r3, [sp, #12]
 2192              	.LVL308:
 683:./Library/stm32f4xx_cryp_aes.c ****   uint32_t loopcounter = 0;
 2193              		.loc 1 683 3 is_stmt 1 view .LVU852
 684:./Library/stm32f4xx_cryp_aes.c **** 
 685:./Library/stm32f4xx_cryp_aes.c ****   /* Crypto structures initialisation*/
 686:./Library/stm32f4xx_cryp_aes.c ****   CRYP_KeyStructInit(&AES_CRYP_KeyInitStructure);
 2194              		.loc 1 686 3 view .LVU853
 2195 002e 0AA8     		add	r0, sp, #40
 2196              	.LVL309:
 2197              		.loc 1 686 3 is_stmt 0 view .LVU854
 2198 0030 FFF7FEFF 		bl	CRYP_KeyStructInit
 2199              	.LVL310:
 687:./Library/stm32f4xx_cryp_aes.c **** 
 688:./Library/stm32f4xx_cryp_aes.c ****   switch(Keysize)
 2200              		.loc 1 688 3 is_stmt 1 view .LVU855
 2201 0034 B8F1C00F 		cmp	r8, #192
 2202 0038 57D0     		beq	.L57
 2203 003a B8F5807F 		cmp	r8, #256
 2204 003e 6AD0     		beq	.L58
 2205 0040 B8F1800F 		cmp	r8, #128
 2206 0044 42D0     		beq	.L99
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc0ffqbS.s 			page 67


 2207              	.LVL311:
 2208              	.L59:
 689:./Library/stm32f4xx_cryp_aes.c ****   {
 690:./Library/stm32f4xx_cryp_aes.c ****     case 128:
 691:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_KeySize = CRYP_KeySize_128b;
 692:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 693:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 694:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 695:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 696:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 697:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 698:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 699:./Library/stm32f4xx_cryp_aes.c ****     break;
 700:./Library/stm32f4xx_cryp_aes.c ****     case 192:
 701:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_KeySize  = CRYP_KeySize_192b;
 702:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 703:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 704:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
 705:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 706:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 707:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 708:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 709:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 710:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 711:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 712:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 713:./Library/stm32f4xx_cryp_aes.c ****     break;
 714:./Library/stm32f4xx_cryp_aes.c ****     case 256:
 715:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_KeySize  = CRYP_KeySize_256b;
 716:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key0Left = __REV(*(uint32_t*)(keyaddr));
 717:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 718:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key0Right= __REV(*(uint32_t*)(keyaddr));
 719:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 720:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 721:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 722:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
 723:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 724:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 725:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 726:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 727:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 728:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 729:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 730:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 731:./Library/stm32f4xx_cryp_aes.c ****     break;
 732:./Library/stm32f4xx_cryp_aes.c ****     default:
 733:./Library/stm32f4xx_cryp_aes.c ****     break;
 734:./Library/stm32f4xx_cryp_aes.c ****   }
 735:./Library/stm32f4xx_cryp_aes.c ****   
 736:./Library/stm32f4xx_cryp_aes.c ****   /* CRYP Initialization Vectors */
 737:./Library/stm32f4xx_cryp_aes.c ****   AES_CRYP_IVInitStructure.CRYP_IV0Left = __REV(*(uint32_t*)(ivaddr));
 2209              		.loc 1 737 3 view .LVU856
 2210              		.loc 1 737 43 is_stmt 0 view .LVU857
 2211 0046 3B68     		ldr	r3, [r7]
 2212              	.LVL312:
 2213              	.LBB354:
 2214              	.LBI354:
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc0ffqbS.s 			page 68


 495:./CORE/core_cmInstr.h **** {
 2215              		.loc 2 495 57 is_stmt 1 view .LVU858
 2216              	.LBB355:
 2217              		.loc 2 498 3 view .LVU859
 2218              		.loc 2 498 10 is_stmt 0 view .LVU860
 2219 0048 1BBA     		rev	r3, r3
 2220              	.LVL313:
 2221              		.loc 2 498 10 view .LVU861
 2222              	.LBE355:
 2223              	.LBE354:
 2224              		.loc 1 737 41 view .LVU862
 2225 004a 0693     		str	r3, [sp, #24]
 738:./Library/stm32f4xx_cryp_aes.c ****   ivaddr+=4;
 2226              		.loc 1 738 3 is_stmt 1 view .LVU863
 2227              	.LVL314:
 739:./Library/stm32f4xx_cryp_aes.c ****   AES_CRYP_IVInitStructure.CRYP_IV0Right= __REV(*(uint32_t*)(ivaddr));
 2228              		.loc 1 739 3 view .LVU864
 2229              		.loc 1 739 43 is_stmt 0 view .LVU865
 2230 004c 7B68     		ldr	r3, [r7, #4]
 2231              	.LVL315:
 2232              	.LBB356:
 2233              	.LBI356:
 495:./CORE/core_cmInstr.h **** {
 2234              		.loc 2 495 57 is_stmt 1 view .LVU866
 2235              	.LBB357:
 2236              		.loc 2 498 3 view .LVU867
 2237              		.loc 2 498 10 is_stmt 0 view .LVU868
 2238 004e 1BBA     		rev	r3, r3
 2239              	.LVL316:
 2240              		.loc 2 498 10 view .LVU869
 2241              	.LBE357:
 2242              	.LBE356:
 2243              		.loc 1 739 41 view .LVU870
 2244 0050 0793     		str	r3, [sp, #28]
 740:./Library/stm32f4xx_cryp_aes.c ****   ivaddr+=4;
 2245              		.loc 1 740 3 is_stmt 1 view .LVU871
 2246              	.LVL317:
 741:./Library/stm32f4xx_cryp_aes.c ****   AES_CRYP_IVInitStructure.CRYP_IV1Left = __REV(*(uint32_t*)(ivaddr));
 2247              		.loc 1 741 3 view .LVU872
 2248              		.loc 1 741 43 is_stmt 0 view .LVU873
 2249 0052 BB68     		ldr	r3, [r7, #8]
 2250              	.LVL318:
 2251              	.LBB358:
 2252              	.LBI358:
 495:./CORE/core_cmInstr.h **** {
 2253              		.loc 2 495 57 is_stmt 1 view .LVU874
 2254              	.LBB359:
 2255              		.loc 2 498 3 view .LVU875
 2256              		.loc 2 498 10 is_stmt 0 view .LVU876
 2257 0054 1BBA     		rev	r3, r3
 2258              	.LVL319:
 2259              		.loc 2 498 10 view .LVU877
 2260              	.LBE359:
 2261              	.LBE358:
 2262              		.loc 1 741 41 view .LVU878
 2263 0056 0893     		str	r3, [sp, #32]
 742:./Library/stm32f4xx_cryp_aes.c ****   ivaddr+=4;
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc0ffqbS.s 			page 69


 2264              		.loc 1 742 3 is_stmt 1 view .LVU879
 2265              	.LVL320:
 743:./Library/stm32f4xx_cryp_aes.c ****   AES_CRYP_IVInitStructure.CRYP_IV1Right= __REV(*(uint32_t*)(ivaddr));
 2266              		.loc 1 743 3 view .LVU880
 2267              		.loc 1 743 43 is_stmt 0 view .LVU881
 2268 0058 FB68     		ldr	r3, [r7, #12]
 2269              	.LVL321:
 2270              	.LBB360:
 2271              	.LBI360:
 495:./CORE/core_cmInstr.h **** {
 2272              		.loc 2 495 57 is_stmt 1 view .LVU882
 2273              	.LBB361:
 2274              		.loc 2 498 3 view .LVU883
 2275              		.loc 2 498 10 is_stmt 0 view .LVU884
 2276 005a 1BBA     		rev	r3, r3
 2277              	.LVL322:
 2278              		.loc 2 498 10 view .LVU885
 2279              	.LBE361:
 2280              	.LBE360:
 2281              		.loc 1 743 41 view .LVU886
 2282 005c 0993     		str	r3, [sp, #36]
 744:./Library/stm32f4xx_cryp_aes.c ****   
 745:./Library/stm32f4xx_cryp_aes.c ****   /*------------------ AES Encryption ------------------*/
 746:./Library/stm32f4xx_cryp_aes.c ****   if(Mode == MODE_ENCRYPT) /* AES encryption */
 2283              		.loc 1 746 3 is_stmt 1 view .LVU887
 2284              		.loc 1 746 5 is_stmt 0 view .LVU888
 2285 005e 019B     		ldr	r3, [sp, #4]
 2286 0060 012B     		cmp	r3, #1
 2287 0062 74D0     		beq	.L100
 747:./Library/stm32f4xx_cryp_aes.c ****   {
 748:./Library/stm32f4xx_cryp_aes.c ****     /* Flush IN/OUT FIFOs */
 749:./Library/stm32f4xx_cryp_aes.c ****     CRYP_FIFOFlush();
 750:./Library/stm32f4xx_cryp_aes.c ****     
 751:./Library/stm32f4xx_cryp_aes.c ****     /* Key Initialisation */
 752:./Library/stm32f4xx_cryp_aes.c ****     CRYP_KeyInit(&AES_CRYP_KeyInitStructure);
 753:./Library/stm32f4xx_cryp_aes.c ****     
 754:./Library/stm32f4xx_cryp_aes.c ****     /* CRYP Initialization Vectors */
 755:./Library/stm32f4xx_cryp_aes.c ****     CRYP_IVInit(&AES_CRYP_IVInitStructure);
 756:./Library/stm32f4xx_cryp_aes.c ****     
 757:./Library/stm32f4xx_cryp_aes.c ****     /* Crypto Init for Key preparation for decryption process */
 758:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_AlgoDir = CRYP_AlgoDir_Encrypt;
 759:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_AlgoMode = CRYP_AlgoMode_AES_GCM;
 760:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_DataType = CRYP_DataType_8b;
 761:./Library/stm32f4xx_cryp_aes.c ****     CRYP_Init(&AES_CRYP_InitStructure);
 762:./Library/stm32f4xx_cryp_aes.c ****     
 763:./Library/stm32f4xx_cryp_aes.c ****     /***************************** Init phase *********************************/
 764:./Library/stm32f4xx_cryp_aes.c ****     /* Select init phase */
 765:./Library/stm32f4xx_cryp_aes.c ****     CRYP_PhaseConfig(CRYP_Phase_Init);
 766:./Library/stm32f4xx_cryp_aes.c ****     
 767:./Library/stm32f4xx_cryp_aes.c ****     /* Enable Crypto processor */
 768:./Library/stm32f4xx_cryp_aes.c ****     CRYP_Cmd(ENABLE);
 769:./Library/stm32f4xx_cryp_aes.c ****     
 770:./Library/stm32f4xx_cryp_aes.c ****     /* Wait for CRYPEN bit to be 0 */
 771:./Library/stm32f4xx_cryp_aes.c ****     while(CRYP_GetCmdStatus() == ENABLE)
 772:./Library/stm32f4xx_cryp_aes.c ****     {
 773:./Library/stm32f4xx_cryp_aes.c ****     }
 774:./Library/stm32f4xx_cryp_aes.c ****     
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc0ffqbS.s 			page 70


 775:./Library/stm32f4xx_cryp_aes.c ****     /***************************** header phase *******************************/
 776:./Library/stm32f4xx_cryp_aes.c ****     if(HLength != 0)
 777:./Library/stm32f4xx_cryp_aes.c ****     {
 778:./Library/stm32f4xx_cryp_aes.c ****       /* Select header phase */
 779:./Library/stm32f4xx_cryp_aes.c ****       CRYP_PhaseConfig(CRYP_Phase_Header);
 780:./Library/stm32f4xx_cryp_aes.c ****       
 781:./Library/stm32f4xx_cryp_aes.c ****       /* Enable Crypto processor */
 782:./Library/stm32f4xx_cryp_aes.c ****       CRYP_Cmd(ENABLE);
 783:./Library/stm32f4xx_cryp_aes.c ****       
 784:./Library/stm32f4xx_cryp_aes.c ****       if(CRYP_GetCmdStatus() == DISABLE)
 785:./Library/stm32f4xx_cryp_aes.c ****       {
 786:./Library/stm32f4xx_cryp_aes.c ****          /* The CRYP peripheral clock is not enabled or the device doesn't embed 
 787:./Library/stm32f4xx_cryp_aes.c ****             the CRYP peripheral (please check the device sales type. */
 788:./Library/stm32f4xx_cryp_aes.c ****          return(ERROR);
 789:./Library/stm32f4xx_cryp_aes.c ****       }
 790:./Library/stm32f4xx_cryp_aes.c ****       
 791:./Library/stm32f4xx_cryp_aes.c ****       for(loopcounter = 0; (loopcounter < HLength); loopcounter+=16)
 792:./Library/stm32f4xx_cryp_aes.c ****       {
 793:./Library/stm32f4xx_cryp_aes.c ****         /* Wait until the IFEM flag is reset */
 794:./Library/stm32f4xx_cryp_aes.c ****         while(CRYP_GetFlagStatus(CRYP_FLAG_IFEM) == RESET)
 795:./Library/stm32f4xx_cryp_aes.c ****         {
 796:./Library/stm32f4xx_cryp_aes.c ****         }
 797:./Library/stm32f4xx_cryp_aes.c ****         
 798:./Library/stm32f4xx_cryp_aes.c ****         /* Write the Input block in the IN FIFO */
 799:./Library/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(headeraddr));
 800:./Library/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
 801:./Library/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(headeraddr));
 802:./Library/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
 803:./Library/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(headeraddr));
 804:./Library/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
 805:./Library/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(headeraddr));
 806:./Library/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
 807:./Library/stm32f4xx_cryp_aes.c ****       }
 808:./Library/stm32f4xx_cryp_aes.c ****       
 809:./Library/stm32f4xx_cryp_aes.c ****       /* Wait until the complete message has been processed */
 810:./Library/stm32f4xx_cryp_aes.c ****       counter = 0;
 811:./Library/stm32f4xx_cryp_aes.c ****       do
 812:./Library/stm32f4xx_cryp_aes.c ****       {
 813:./Library/stm32f4xx_cryp_aes.c ****         busystatus = CRYP_GetFlagStatus(CRYP_FLAG_BUSY);
 814:./Library/stm32f4xx_cryp_aes.c ****         counter++;
 815:./Library/stm32f4xx_cryp_aes.c ****       }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 816:./Library/stm32f4xx_cryp_aes.c **** 
 817:./Library/stm32f4xx_cryp_aes.c ****       if (busystatus != RESET)
 818:./Library/stm32f4xx_cryp_aes.c ****       {
 819:./Library/stm32f4xx_cryp_aes.c ****         status = ERROR;
 820:./Library/stm32f4xx_cryp_aes.c ****       }
 821:./Library/stm32f4xx_cryp_aes.c ****     }
 822:./Library/stm32f4xx_cryp_aes.c ****     
 823:./Library/stm32f4xx_cryp_aes.c ****     /**************************** payload phase *******************************/
 824:./Library/stm32f4xx_cryp_aes.c ****     if(ILength != 0)
 825:./Library/stm32f4xx_cryp_aes.c ****     {
 826:./Library/stm32f4xx_cryp_aes.c ****       /* Select payload phase */
 827:./Library/stm32f4xx_cryp_aes.c ****       CRYP_PhaseConfig(CRYP_Phase_Payload);
 828:./Library/stm32f4xx_cryp_aes.c ****       
 829:./Library/stm32f4xx_cryp_aes.c ****       /* Enable Crypto processor */
 830:./Library/stm32f4xx_cryp_aes.c ****       CRYP_Cmd(ENABLE);
 831:./Library/stm32f4xx_cryp_aes.c ****       
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc0ffqbS.s 			page 71


 832:./Library/stm32f4xx_cryp_aes.c ****       if(CRYP_GetCmdStatus() == DISABLE)
 833:./Library/stm32f4xx_cryp_aes.c ****       {
 834:./Library/stm32f4xx_cryp_aes.c ****         /* The CRYP peripheral clock is not enabled or the device doesn't embed 
 835:./Library/stm32f4xx_cryp_aes.c ****            the CRYP peripheral (please check the device sales type. */
 836:./Library/stm32f4xx_cryp_aes.c ****         return(ERROR);
 837:./Library/stm32f4xx_cryp_aes.c ****       }
 838:./Library/stm32f4xx_cryp_aes.c ****       
 839:./Library/stm32f4xx_cryp_aes.c ****       for(loopcounter = 0; ((loopcounter < ILength) && (status != ERROR)); loopcounter+=16)
 840:./Library/stm32f4xx_cryp_aes.c ****       {
 841:./Library/stm32f4xx_cryp_aes.c ****         /* Wait until the IFEM flag is reset */
 842:./Library/stm32f4xx_cryp_aes.c ****         while(CRYP_GetFlagStatus(CRYP_FLAG_IFEM) == RESET)
 843:./Library/stm32f4xx_cryp_aes.c ****         {
 844:./Library/stm32f4xx_cryp_aes.c ****         }
 845:./Library/stm32f4xx_cryp_aes.c ****         /* Write the Input block in the IN FIFO */
 846:./Library/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(inputaddr));
 847:./Library/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
 848:./Library/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(inputaddr));
 849:./Library/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
 850:./Library/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(inputaddr));
 851:./Library/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
 852:./Library/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(inputaddr));
 853:./Library/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
 854:./Library/stm32f4xx_cryp_aes.c ****         
 855:./Library/stm32f4xx_cryp_aes.c ****         /* Wait until the complete message has been processed */
 856:./Library/stm32f4xx_cryp_aes.c ****         counter = 0;
 857:./Library/stm32f4xx_cryp_aes.c ****         do
 858:./Library/stm32f4xx_cryp_aes.c ****         {
 859:./Library/stm32f4xx_cryp_aes.c ****           busystatus = CRYP_GetFlagStatus(CRYP_FLAG_BUSY);
 860:./Library/stm32f4xx_cryp_aes.c ****           counter++;
 861:./Library/stm32f4xx_cryp_aes.c ****         }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 862:./Library/stm32f4xx_cryp_aes.c **** 
 863:./Library/stm32f4xx_cryp_aes.c ****         if (busystatus != RESET)
 864:./Library/stm32f4xx_cryp_aes.c ****         {
 865:./Library/stm32f4xx_cryp_aes.c ****           status = ERROR;
 866:./Library/stm32f4xx_cryp_aes.c ****         }
 867:./Library/stm32f4xx_cryp_aes.c ****         else
 868:./Library/stm32f4xx_cryp_aes.c ****         {
 869:./Library/stm32f4xx_cryp_aes.c ****           /* Wait until the OFNE flag is reset */
 870:./Library/stm32f4xx_cryp_aes.c ****           while(CRYP_GetFlagStatus(CRYP_FLAG_OFNE) == RESET)
 871:./Library/stm32f4xx_cryp_aes.c ****           {
 872:./Library/stm32f4xx_cryp_aes.c ****           }
 873:./Library/stm32f4xx_cryp_aes.c ****           
 874:./Library/stm32f4xx_cryp_aes.c ****           /* Read the Output block from the Output FIFO */
 875:./Library/stm32f4xx_cryp_aes.c ****           *(uint32_t*)(outputaddr) = CRYP_DataOut();
 876:./Library/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 877:./Library/stm32f4xx_cryp_aes.c ****           *(uint32_t*)(outputaddr) = CRYP_DataOut();
 878:./Library/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 879:./Library/stm32f4xx_cryp_aes.c ****           *(uint32_t*)(outputaddr) = CRYP_DataOut();
 880:./Library/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 881:./Library/stm32f4xx_cryp_aes.c ****           *(uint32_t*)(outputaddr) = CRYP_DataOut();
 882:./Library/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 883:./Library/stm32f4xx_cryp_aes.c ****         }
 884:./Library/stm32f4xx_cryp_aes.c ****       }
 885:./Library/stm32f4xx_cryp_aes.c ****     }
 886:./Library/stm32f4xx_cryp_aes.c ****     
 887:./Library/stm32f4xx_cryp_aes.c ****     /***************************** final phase ********************************/
 888:./Library/stm32f4xx_cryp_aes.c ****     /* Select final phase */
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc0ffqbS.s 			page 72


 889:./Library/stm32f4xx_cryp_aes.c ****     CRYP_PhaseConfig(CRYP_Phase_Final);
 890:./Library/stm32f4xx_cryp_aes.c ****     
 891:./Library/stm32f4xx_cryp_aes.c ****     /* Enable Crypto processor */
 892:./Library/stm32f4xx_cryp_aes.c ****     CRYP_Cmd(ENABLE);
 893:./Library/stm32f4xx_cryp_aes.c ****     
 894:./Library/stm32f4xx_cryp_aes.c ****     if(CRYP_GetCmdStatus() == DISABLE)
 895:./Library/stm32f4xx_cryp_aes.c ****     {
 896:./Library/stm32f4xx_cryp_aes.c ****       /* The CRYP peripheral clock is not enabled or the device doesn't embed 
 897:./Library/stm32f4xx_cryp_aes.c ****          the CRYP peripheral (please check the device sales type. */
 898:./Library/stm32f4xx_cryp_aes.c ****       return(ERROR);
 899:./Library/stm32f4xx_cryp_aes.c ****     }
 900:./Library/stm32f4xx_cryp_aes.c ****     
 901:./Library/stm32f4xx_cryp_aes.c ****     /* Write number of bits concatenated with header in the IN FIFO */
 902:./Library/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(__REV(headerlength>>32));
 903:./Library/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(__REV(headerlength));
 904:./Library/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(__REV(inputlength>>32));
 905:./Library/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(__REV(inputlength));
 906:./Library/stm32f4xx_cryp_aes.c ****     /* Wait until the OFNE flag is reset */
 907:./Library/stm32f4xx_cryp_aes.c ****     while(CRYP_GetFlagStatus(CRYP_FLAG_OFNE) == RESET)
 908:./Library/stm32f4xx_cryp_aes.c ****     {
 909:./Library/stm32f4xx_cryp_aes.c ****     }
 910:./Library/stm32f4xx_cryp_aes.c ****     
 911:./Library/stm32f4xx_cryp_aes.c ****     tagaddr = (uint32_t)AuthTAG;
 912:./Library/stm32f4xx_cryp_aes.c ****     /* Read the Auth TAG in the IN FIFO */
 913:./Library/stm32f4xx_cryp_aes.c ****     *(uint32_t*)(tagaddr) = CRYP_DataOut();
 914:./Library/stm32f4xx_cryp_aes.c ****     tagaddr+=4;
 915:./Library/stm32f4xx_cryp_aes.c ****     *(uint32_t*)(tagaddr) = CRYP_DataOut();
 916:./Library/stm32f4xx_cryp_aes.c ****     tagaddr+=4;
 917:./Library/stm32f4xx_cryp_aes.c ****     *(uint32_t*)(tagaddr) = CRYP_DataOut();
 918:./Library/stm32f4xx_cryp_aes.c ****     tagaddr+=4;
 919:./Library/stm32f4xx_cryp_aes.c ****     *(uint32_t*)(tagaddr) = CRYP_DataOut();
 920:./Library/stm32f4xx_cryp_aes.c ****     tagaddr+=4;
 921:./Library/stm32f4xx_cryp_aes.c ****   }
 922:./Library/stm32f4xx_cryp_aes.c ****   /*------------------ AES Decryption ------------------*/
 923:./Library/stm32f4xx_cryp_aes.c ****   else /* AES decryption */
 924:./Library/stm32f4xx_cryp_aes.c ****   {
 925:./Library/stm32f4xx_cryp_aes.c ****     /* Flush IN/OUT FIFOs */
 926:./Library/stm32f4xx_cryp_aes.c ****     CRYP_FIFOFlush();
 2288              		.loc 1 926 5 is_stmt 1 view .LVU889
 2289 0064 FFF7FEFF 		bl	CRYP_FIFOFlush
 2290              	.LVL323:
 927:./Library/stm32f4xx_cryp_aes.c ****     
 928:./Library/stm32f4xx_cryp_aes.c ****     /* Key Initialisation */
 929:./Library/stm32f4xx_cryp_aes.c ****     CRYP_KeyInit(&AES_CRYP_KeyInitStructure);
 2291              		.loc 1 929 5 view .LVU890
 2292 0068 0AA8     		add	r0, sp, #40
 2293 006a FFF7FEFF 		bl	CRYP_KeyInit
 2294              	.LVL324:
 930:./Library/stm32f4xx_cryp_aes.c ****     
 931:./Library/stm32f4xx_cryp_aes.c ****     /* CRYP Initialization Vectors */
 932:./Library/stm32f4xx_cryp_aes.c ****     CRYP_IVInit(&AES_CRYP_IVInitStructure);
 2295              		.loc 1 932 5 view .LVU891
 2296 006e 06A8     		add	r0, sp, #24
 2297 0070 FFF7FEFF 		bl	CRYP_IVInit
 2298              	.LVL325:
 933:./Library/stm32f4xx_cryp_aes.c ****     
 934:./Library/stm32f4xx_cryp_aes.c ****     /* Crypto Init for Key preparation for decryption process */
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc0ffqbS.s 			page 73


 935:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_AlgoDir = CRYP_AlgoDir_Decrypt;
 2299              		.loc 1 935 5 view .LVU892
 2300              		.loc 1 935 41 is_stmt 0 view .LVU893
 2301 0074 0423     		movs	r3, #4
 2302 0076 1293     		str	r3, [sp, #72]
 936:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_AlgoMode = CRYP_AlgoMode_AES_GCM;
 2303              		.loc 1 936 5 is_stmt 1 view .LVU894
 2304              		.loc 1 936 42 is_stmt 0 view .LVU895
 2305 0078 4FF40023 		mov	r3, #524288
 2306 007c 1393     		str	r3, [sp, #76]
 937:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_DataType = CRYP_DataType_8b;
 2307              		.loc 1 937 5 is_stmt 1 view .LVU896
 2308              		.loc 1 937 42 is_stmt 0 view .LVU897
 2309 007e 8023     		movs	r3, #128
 2310 0080 1493     		str	r3, [sp, #80]
 938:./Library/stm32f4xx_cryp_aes.c ****     CRYP_Init(&AES_CRYP_InitStructure);
 2311              		.loc 1 938 5 is_stmt 1 view .LVU898
 2312 0082 12A8     		add	r0, sp, #72
 2313 0084 FFF7FEFF 		bl	CRYP_Init
 2314              	.LVL326:
 939:./Library/stm32f4xx_cryp_aes.c ****     
 940:./Library/stm32f4xx_cryp_aes.c ****     /***************************** Init phase *********************************/
 941:./Library/stm32f4xx_cryp_aes.c ****     /* Select init phase */
 942:./Library/stm32f4xx_cryp_aes.c ****     CRYP_PhaseConfig(CRYP_Phase_Init);
 2315              		.loc 1 942 5 view .LVU899
 2316 0088 0020     		movs	r0, #0
 2317 008a FFF7FEFF 		bl	CRYP_PhaseConfig
 2318              	.LVL327:
 943:./Library/stm32f4xx_cryp_aes.c ****     
 944:./Library/stm32f4xx_cryp_aes.c ****     /* Enable Crypto processor */
 945:./Library/stm32f4xx_cryp_aes.c ****     CRYP_Cmd(ENABLE);
 2319              		.loc 1 945 5 view .LVU900
 2320 008e 0120     		movs	r0, #1
 2321 0090 FFF7FEFF 		bl	CRYP_Cmd
 2322              	.LVL328:
 946:./Library/stm32f4xx_cryp_aes.c ****     
 947:./Library/stm32f4xx_cryp_aes.c ****     /* Wait for CRYPEN bit to be 0 */
 948:./Library/stm32f4xx_cryp_aes.c ****     while(CRYP_GetCmdStatus() == ENABLE)
 2323              		.loc 1 948 5 view .LVU901
 2324              	.L77:
 949:./Library/stm32f4xx_cryp_aes.c ****     {
 950:./Library/stm32f4xx_cryp_aes.c ****     }
 2325              		.loc 1 950 5 discriminator 1 view .LVU902
 948:./Library/stm32f4xx_cryp_aes.c ****     {
 2326              		.loc 1 948 10 discriminator 1 view .LVU903
 948:./Library/stm32f4xx_cryp_aes.c ****     {
 2327              		.loc 1 948 11 is_stmt 0 discriminator 1 view .LVU904
 2328 0094 FFF7FEFF 		bl	CRYP_GetCmdStatus
 2329              	.LVL329:
 948:./Library/stm32f4xx_cryp_aes.c ****     {
 2330              		.loc 1 948 10 discriminator 1 view .LVU905
 2331 0098 0128     		cmp	r0, #1
 2332 009a FBD0     		beq	.L77
 951:./Library/stm32f4xx_cryp_aes.c ****     
 952:./Library/stm32f4xx_cryp_aes.c ****     /***************************** header phase *******************************/
 953:./Library/stm32f4xx_cryp_aes.c ****     if(HLength != 0)
 2333              		.loc 1 953 5 is_stmt 1 view .LVU906
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc0ffqbS.s 			page 74


 2334              		.loc 1 953 7 is_stmt 0 view .LVU907
 2335 009c BAF1000F 		cmp	r10, #0
 2336 00a0 40F03481 		bne	.L101
 674:./Library/stm32f4xx_cryp_aes.c ****   uint32_t keyaddr    = (uint32_t)Key;
 2337              		.loc 1 674 15 view .LVU908
 2338 00a4 0125     		movs	r5, #1
 2339              	.LVL330:
 2340              	.L78:
 954:./Library/stm32f4xx_cryp_aes.c ****     {
 955:./Library/stm32f4xx_cryp_aes.c ****       /* Select header phase */
 956:./Library/stm32f4xx_cryp_aes.c ****       CRYP_PhaseConfig(CRYP_Phase_Header);
 957:./Library/stm32f4xx_cryp_aes.c ****       
 958:./Library/stm32f4xx_cryp_aes.c ****       /* Enable Crypto processor */
 959:./Library/stm32f4xx_cryp_aes.c ****       CRYP_Cmd(ENABLE);
 960:./Library/stm32f4xx_cryp_aes.c ****       
 961:./Library/stm32f4xx_cryp_aes.c ****       if(CRYP_GetCmdStatus() == DISABLE)
 962:./Library/stm32f4xx_cryp_aes.c ****       {
 963:./Library/stm32f4xx_cryp_aes.c ****         /* The CRYP peripheral clock is not enabled or the device doesn't embed 
 964:./Library/stm32f4xx_cryp_aes.c ****            the CRYP peripheral (please check the device sales type. */
 965:./Library/stm32f4xx_cryp_aes.c ****         return(ERROR);
 966:./Library/stm32f4xx_cryp_aes.c ****       }
 967:./Library/stm32f4xx_cryp_aes.c ****       
 968:./Library/stm32f4xx_cryp_aes.c ****       for(loopcounter = 0; (loopcounter < HLength); loopcounter+=16)
 969:./Library/stm32f4xx_cryp_aes.c ****       {
 970:./Library/stm32f4xx_cryp_aes.c ****         /* Wait until the IFEM flag is reset */
 971:./Library/stm32f4xx_cryp_aes.c ****         while(CRYP_GetFlagStatus(CRYP_FLAG_IFEM) == RESET)
 972:./Library/stm32f4xx_cryp_aes.c ****         {
 973:./Library/stm32f4xx_cryp_aes.c ****         }
 974:./Library/stm32f4xx_cryp_aes.c ****         
 975:./Library/stm32f4xx_cryp_aes.c ****         /* Write the Input block in the IN FIFO */
 976:./Library/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(headeraddr));
 977:./Library/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
 978:./Library/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(headeraddr));
 979:./Library/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
 980:./Library/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(headeraddr));
 981:./Library/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
 982:./Library/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(headeraddr));
 983:./Library/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
 984:./Library/stm32f4xx_cryp_aes.c ****       }
 985:./Library/stm32f4xx_cryp_aes.c ****       
 986:./Library/stm32f4xx_cryp_aes.c ****       /* Wait until the complete message has been processed */
 987:./Library/stm32f4xx_cryp_aes.c ****       counter = 0;
 988:./Library/stm32f4xx_cryp_aes.c ****       do
 989:./Library/stm32f4xx_cryp_aes.c ****       {
 990:./Library/stm32f4xx_cryp_aes.c ****         busystatus = CRYP_GetFlagStatus(CRYP_FLAG_BUSY);
 991:./Library/stm32f4xx_cryp_aes.c ****         counter++;
 992:./Library/stm32f4xx_cryp_aes.c ****       }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 993:./Library/stm32f4xx_cryp_aes.c **** 
 994:./Library/stm32f4xx_cryp_aes.c ****       if (busystatus != RESET)
 995:./Library/stm32f4xx_cryp_aes.c ****       {
 996:./Library/stm32f4xx_cryp_aes.c ****         status = ERROR;
 997:./Library/stm32f4xx_cryp_aes.c ****       }
 998:./Library/stm32f4xx_cryp_aes.c ****     }
 999:./Library/stm32f4xx_cryp_aes.c ****     
1000:./Library/stm32f4xx_cryp_aes.c ****     /**************************** payload phase *******************************/
1001:./Library/stm32f4xx_cryp_aes.c ****     if(ILength != 0)
 2341              		.loc 1 1001 5 is_stmt 1 view .LVU909
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc0ffqbS.s 			page 75


 2342              		.loc 1 1001 7 is_stmt 0 view .LVU910
 2343 00a6 B9F1000F 		cmp	r9, #0
 2344 00aa 00F0A681 		beq	.L83
1002:./Library/stm32f4xx_cryp_aes.c ****     {
1003:./Library/stm32f4xx_cryp_aes.c ****       /* Select payload phase */
1004:./Library/stm32f4xx_cryp_aes.c ****       CRYP_PhaseConfig(CRYP_Phase_Payload);
 2345              		.loc 1 1004 7 is_stmt 1 view .LVU911
 2346 00ae 4FF40030 		mov	r0, #131072
 2347 00b2 FFF7FEFF 		bl	CRYP_PhaseConfig
 2348              	.LVL331:
1005:./Library/stm32f4xx_cryp_aes.c **** 
1006:./Library/stm32f4xx_cryp_aes.c ****       /* Enable Crypto processor */
1007:./Library/stm32f4xx_cryp_aes.c ****       CRYP_Cmd(ENABLE);
 2349              		.loc 1 1007 7 view .LVU912
 2350 00b6 0120     		movs	r0, #1
 2351 00b8 FFF7FEFF 		bl	CRYP_Cmd
 2352              	.LVL332:
1008:./Library/stm32f4xx_cryp_aes.c ****       
1009:./Library/stm32f4xx_cryp_aes.c ****       if(CRYP_GetCmdStatus() == DISABLE)
 2353              		.loc 1 1009 7 view .LVU913
 2354              		.loc 1 1009 10 is_stmt 0 view .LVU914
 2355 00bc FFF7FEFF 		bl	CRYP_GetCmdStatus
 2356              	.LVL333:
 2357              		.loc 1 1009 9 view .LVU915
 2358 00c0 0646     		mov	r6, r0
 2359 00c2 0028     		cmp	r0, #0
 2360 00c4 00F0CB81 		beq	.L63
1010:./Library/stm32f4xx_cryp_aes.c ****       {
1011:./Library/stm32f4xx_cryp_aes.c ****         /* The CRYP peripheral clock is not enabled or the device doesn't embed 
1012:./Library/stm32f4xx_cryp_aes.c ****            the CRYP peripheral (please check the device sales type. */
1013:./Library/stm32f4xx_cryp_aes.c ****         return(ERROR);
1014:./Library/stm32f4xx_cryp_aes.c ****       }
1015:./Library/stm32f4xx_cryp_aes.c ****       
1016:./Library/stm32f4xx_cryp_aes.c ****       for(loopcounter = 0; ((loopcounter < ILength) && (status != ERROR)); loopcounter+=16)
 2361              		.loc 1 1016 23 view .LVU916
 2362 00c8 0026     		movs	r6, #0
 2363              	.LVL334:
 2364              		.loc 1 1016 23 view .LVU917
 2365 00ca 59E1     		b	.L84
 2366              	.LVL335:
 2367              	.L99:
 691:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 2368              		.loc 1 691 5 is_stmt 1 view .LVU918
 691:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 2369              		.loc 1 691 41 is_stmt 0 view .LVU919
 2370 00cc 0023     		movs	r3, #0
 2371 00ce 1593     		str	r3, [sp, #84]
 692:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2372              		.loc 1 692 5 is_stmt 1 view .LVU920
 692:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2373              		.loc 1 692 47 is_stmt 0 view .LVU921
 2374 00d0 3368     		ldr	r3, [r6]
 2375              	.LVL336:
 2376              	.LBB362:
 2377              	.LBI362:
 495:./CORE/core_cmInstr.h **** {
 2378              		.loc 2 495 57 is_stmt 1 view .LVU922
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc0ffqbS.s 			page 76


 2379              	.LBB363:
 2380              		.loc 2 498 3 view .LVU923
 2381              		.loc 2 498 10 is_stmt 0 view .LVU924
 2382 00d2 1BBA     		rev	r3, r3
 2383              	.LVL337:
 2384              		.loc 2 498 10 view .LVU925
 2385              	.LBE363:
 2386              	.LBE362:
 692:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2387              		.loc 1 692 45 view .LVU926
 2388 00d4 0E93     		str	r3, [sp, #56]
 693:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 2389              		.loc 1 693 5 is_stmt 1 view .LVU927
 2390              	.LVL338:
 694:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2391              		.loc 1 694 5 view .LVU928
 694:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2392              		.loc 1 694 47 is_stmt 0 view .LVU929
 2393 00d6 7368     		ldr	r3, [r6, #4]
 2394              	.LVL339:
 2395              	.LBB364:
 2396              	.LBI364:
 495:./CORE/core_cmInstr.h **** {
 2397              		.loc 2 495 57 is_stmt 1 view .LVU930
 2398              	.LBB365:
 2399              		.loc 2 498 3 view .LVU931
 2400              		.loc 2 498 10 is_stmt 0 view .LVU932
 2401 00d8 1BBA     		rev	r3, r3
 2402              	.LVL340:
 2403              		.loc 2 498 10 view .LVU933
 2404              	.LBE365:
 2405              	.LBE364:
 694:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2406              		.loc 1 694 45 view .LVU934
 2407 00da 0F93     		str	r3, [sp, #60]
 695:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 2408              		.loc 1 695 5 is_stmt 1 view .LVU935
 2409              	.LVL341:
 696:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2410              		.loc 1 696 5 view .LVU936
 696:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2411              		.loc 1 696 47 is_stmt 0 view .LVU937
 2412 00dc B368     		ldr	r3, [r6, #8]
 2413              	.LVL342:
 2414              	.LBB366:
 2415              	.LBI366:
 495:./CORE/core_cmInstr.h **** {
 2416              		.loc 2 495 57 is_stmt 1 view .LVU938
 2417              	.LBB367:
 2418              		.loc 2 498 3 view .LVU939
 2419              		.loc 2 498 10 is_stmt 0 view .LVU940
 2420 00de 1BBA     		rev	r3, r3
 2421              	.LVL343:
 2422              		.loc 2 498 10 view .LVU941
 2423              	.LBE367:
 2424              	.LBE366:
 696:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc0ffqbS.s 			page 77


 2425              		.loc 1 696 45 view .LVU942
 2426 00e0 1093     		str	r3, [sp, #64]
 697:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 2427              		.loc 1 697 5 is_stmt 1 view .LVU943
 2428              	.LVL344:
 698:./Library/stm32f4xx_cryp_aes.c ****     break;
 2429              		.loc 1 698 5 view .LVU944
 698:./Library/stm32f4xx_cryp_aes.c ****     break;
 2430              		.loc 1 698 47 is_stmt 0 view .LVU945
 2431 00e2 F368     		ldr	r3, [r6, #12]
 2432              	.LVL345:
 2433              	.LBB368:
 2434              	.LBI368:
 495:./CORE/core_cmInstr.h **** {
 2435              		.loc 2 495 57 is_stmt 1 view .LVU946
 2436              	.LBB369:
 2437              		.loc 2 498 3 view .LVU947
 2438              		.loc 2 498 10 is_stmt 0 view .LVU948
 2439 00e4 1BBA     		rev	r3, r3
 2440              	.LVL346:
 2441              		.loc 2 498 10 view .LVU949
 2442              	.LBE369:
 2443              	.LBE368:
 698:./Library/stm32f4xx_cryp_aes.c ****     break;
 2444              		.loc 1 698 45 view .LVU950
 2445 00e6 1193     		str	r3, [sp, #68]
 699:./Library/stm32f4xx_cryp_aes.c ****     case 192:
 2446              		.loc 1 699 5 is_stmt 1 view .LVU951
 2447 00e8 ADE7     		b	.L59
 2448              	.LVL347:
 2449              	.L57:
 701:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 2450              		.loc 1 701 5 view .LVU952
 701:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 2451              		.loc 1 701 42 is_stmt 0 view .LVU953
 2452 00ea 4FF48073 		mov	r3, #256
 2453 00ee 1593     		str	r3, [sp, #84]
 702:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2454              		.loc 1 702 5 is_stmt 1 view .LVU954
 702:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2455              		.loc 1 702 47 is_stmt 0 view .LVU955
 2456 00f0 3368     		ldr	r3, [r6]
 2457              	.LVL348:
 2458              	.LBB370:
 2459              	.LBI370:
 495:./CORE/core_cmInstr.h **** {
 2460              		.loc 2 495 57 is_stmt 1 view .LVU956
 2461              	.LBB371:
 2462              		.loc 2 498 3 view .LVU957
 2463              		.loc 2 498 10 is_stmt 0 view .LVU958
 2464 00f2 1BBA     		rev	r3, r3
 2465              	.LVL349:
 2466              		.loc 2 498 10 view .LVU959
 2467              	.LBE371:
 2468              	.LBE370:
 702:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2469              		.loc 1 702 45 view .LVU960
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc0ffqbS.s 			page 78


 2470 00f4 0C93     		str	r3, [sp, #48]
 703:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
 2471              		.loc 1 703 5 is_stmt 1 view .LVU961
 2472              	.LVL350:
 704:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2473              		.loc 1 704 5 view .LVU962
 704:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2474              		.loc 1 704 47 is_stmt 0 view .LVU963
 2475 00f6 7368     		ldr	r3, [r6, #4]
 2476              	.LVL351:
 2477              	.LBB372:
 2478              	.LBI372:
 495:./CORE/core_cmInstr.h **** {
 2479              		.loc 2 495 57 is_stmt 1 view .LVU964
 2480              	.LBB373:
 2481              		.loc 2 498 3 view .LVU965
 2482              		.loc 2 498 10 is_stmt 0 view .LVU966
 2483 00f8 1BBA     		rev	r3, r3
 2484              	.LVL352:
 2485              		.loc 2 498 10 view .LVU967
 2486              	.LBE373:
 2487              	.LBE372:
 704:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2488              		.loc 1 704 45 view .LVU968
 2489 00fa 0D93     		str	r3, [sp, #52]
 705:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 2490              		.loc 1 705 5 is_stmt 1 view .LVU969
 2491              	.LVL353:
 706:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2492              		.loc 1 706 5 view .LVU970
 706:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2493              		.loc 1 706 47 is_stmt 0 view .LVU971
 2494 00fc B368     		ldr	r3, [r6, #8]
 2495              	.LVL354:
 2496              	.LBB374:
 2497              	.LBI374:
 495:./CORE/core_cmInstr.h **** {
 2498              		.loc 2 495 57 is_stmt 1 view .LVU972
 2499              	.LBB375:
 2500              		.loc 2 498 3 view .LVU973
 2501              		.loc 2 498 10 is_stmt 0 view .LVU974
 2502 00fe 1BBA     		rev	r3, r3
 2503              	.LVL355:
 2504              		.loc 2 498 10 view .LVU975
 2505              	.LBE375:
 2506              	.LBE374:
 706:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2507              		.loc 1 706 45 view .LVU976
 2508 0100 0E93     		str	r3, [sp, #56]
 707:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 2509              		.loc 1 707 5 is_stmt 1 view .LVU977
 2510              	.LVL356:
 708:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2511              		.loc 1 708 5 view .LVU978
 708:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2512              		.loc 1 708 47 is_stmt 0 view .LVU979
 2513 0102 F368     		ldr	r3, [r6, #12]
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc0ffqbS.s 			page 79


 2514              	.LVL357:
 2515              	.LBB376:
 2516              	.LBI376:
 495:./CORE/core_cmInstr.h **** {
 2517              		.loc 2 495 57 is_stmt 1 view .LVU980
 2518              	.LBB377:
 2519              		.loc 2 498 3 view .LVU981
 2520              		.loc 2 498 10 is_stmt 0 view .LVU982
 2521 0104 1BBA     		rev	r3, r3
 2522              	.LVL358:
 2523              		.loc 2 498 10 view .LVU983
 2524              	.LBE377:
 2525              	.LBE376:
 708:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2526              		.loc 1 708 45 view .LVU984
 2527 0106 0F93     		str	r3, [sp, #60]
 709:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 2528              		.loc 1 709 5 is_stmt 1 view .LVU985
 2529              	.LVL359:
 710:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2530              		.loc 1 710 5 view .LVU986
 710:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2531              		.loc 1 710 47 is_stmt 0 view .LVU987
 2532 0108 3369     		ldr	r3, [r6, #16]
 2533              	.LVL360:
 2534              	.LBB378:
 2535              	.LBI378:
 495:./CORE/core_cmInstr.h **** {
 2536              		.loc 2 495 57 is_stmt 1 view .LVU988
 2537              	.LBB379:
 2538              		.loc 2 498 3 view .LVU989
 2539              		.loc 2 498 10 is_stmt 0 view .LVU990
 2540 010a 1BBA     		rev	r3, r3
 2541              	.LVL361:
 2542              		.loc 2 498 10 view .LVU991
 2543              	.LBE379:
 2544              	.LBE378:
 710:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2545              		.loc 1 710 45 view .LVU992
 2546 010c 1093     		str	r3, [sp, #64]
 711:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 2547              		.loc 1 711 5 is_stmt 1 view .LVU993
 2548              	.LVL362:
 712:./Library/stm32f4xx_cryp_aes.c ****     break;
 2549              		.loc 1 712 5 view .LVU994
 712:./Library/stm32f4xx_cryp_aes.c ****     break;
 2550              		.loc 1 712 47 is_stmt 0 view .LVU995
 2551 010e 7369     		ldr	r3, [r6, #20]
 2552              	.LVL363:
 2553              	.LBB380:
 2554              	.LBI380:
 495:./CORE/core_cmInstr.h **** {
 2555              		.loc 2 495 57 is_stmt 1 view .LVU996
 2556              	.LBB381:
 2557              		.loc 2 498 3 view .LVU997
 2558              		.loc 2 498 10 is_stmt 0 view .LVU998
 2559 0110 1BBA     		rev	r3, r3
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc0ffqbS.s 			page 80


 2560              	.LVL364:
 2561              		.loc 2 498 10 view .LVU999
 2562              	.LBE381:
 2563              	.LBE380:
 712:./Library/stm32f4xx_cryp_aes.c ****     break;
 2564              		.loc 1 712 45 view .LVU1000
 2565 0112 1193     		str	r3, [sp, #68]
 713:./Library/stm32f4xx_cryp_aes.c ****     case 256:
 2566              		.loc 1 713 5 is_stmt 1 view .LVU1001
 2567 0114 97E7     		b	.L59
 2568              	.LVL365:
 2569              	.L58:
 715:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key0Left = __REV(*(uint32_t*)(keyaddr));
 2570              		.loc 1 715 5 view .LVU1002
 715:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key0Left = __REV(*(uint32_t*)(keyaddr));
 2571              		.loc 1 715 42 is_stmt 0 view .LVU1003
 2572 0116 4FF40073 		mov	r3, #512
 2573 011a 1593     		str	r3, [sp, #84]
 716:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2574              		.loc 1 716 5 is_stmt 1 view .LVU1004
 716:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2575              		.loc 1 716 47 is_stmt 0 view .LVU1005
 2576 011c 3368     		ldr	r3, [r6]
 2577              	.LVL366:
 2578              	.LBB382:
 2579              	.LBI382:
 495:./CORE/core_cmInstr.h **** {
 2580              		.loc 2 495 57 is_stmt 1 view .LVU1006
 2581              	.LBB383:
 2582              		.loc 2 498 3 view .LVU1007
 2583              		.loc 2 498 10 is_stmt 0 view .LVU1008
 2584 011e 1BBA     		rev	r3, r3
 2585              	.LVL367:
 2586              		.loc 2 498 10 view .LVU1009
 2587              	.LBE383:
 2588              	.LBE382:
 716:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2589              		.loc 1 716 45 view .LVU1010
 2590 0120 0A93     		str	r3, [sp, #40]
 717:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key0Right= __REV(*(uint32_t*)(keyaddr));
 2591              		.loc 1 717 5 is_stmt 1 view .LVU1011
 2592              	.LVL368:
 718:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2593              		.loc 1 718 5 view .LVU1012
 718:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2594              		.loc 1 718 47 is_stmt 0 view .LVU1013
 2595 0122 7368     		ldr	r3, [r6, #4]
 2596              	.LVL369:
 2597              	.LBB384:
 2598              	.LBI384:
 495:./CORE/core_cmInstr.h **** {
 2599              		.loc 2 495 57 is_stmt 1 view .LVU1014
 2600              	.LBB385:
 2601              		.loc 2 498 3 view .LVU1015
 2602              		.loc 2 498 10 is_stmt 0 view .LVU1016
 2603 0124 1BBA     		rev	r3, r3
 2604              	.LVL370:
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc0ffqbS.s 			page 81


 2605              		.loc 2 498 10 view .LVU1017
 2606              	.LBE385:
 2607              	.LBE384:
 718:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2608              		.loc 1 718 45 view .LVU1018
 2609 0126 0B93     		str	r3, [sp, #44]
 719:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 2610              		.loc 1 719 5 is_stmt 1 view .LVU1019
 2611              	.LVL371:
 720:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2612              		.loc 1 720 5 view .LVU1020
 720:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2613              		.loc 1 720 47 is_stmt 0 view .LVU1021
 2614 0128 B368     		ldr	r3, [r6, #8]
 2615              	.LVL372:
 2616              	.LBB386:
 2617              	.LBI386:
 495:./CORE/core_cmInstr.h **** {
 2618              		.loc 2 495 57 is_stmt 1 view .LVU1022
 2619              	.LBB387:
 2620              		.loc 2 498 3 view .LVU1023
 2621              		.loc 2 498 10 is_stmt 0 view .LVU1024
 2622 012a 1BBA     		rev	r3, r3
 2623              	.LVL373:
 2624              		.loc 2 498 10 view .LVU1025
 2625              	.LBE387:
 2626              	.LBE386:
 720:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2627              		.loc 1 720 45 view .LVU1026
 2628 012c 0C93     		str	r3, [sp, #48]
 721:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
 2629              		.loc 1 721 5 is_stmt 1 view .LVU1027
 2630              	.LVL374:
 722:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2631              		.loc 1 722 5 view .LVU1028
 722:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2632              		.loc 1 722 47 is_stmt 0 view .LVU1029
 2633 012e F368     		ldr	r3, [r6, #12]
 2634              	.LVL375:
 2635              	.LBB388:
 2636              	.LBI388:
 495:./CORE/core_cmInstr.h **** {
 2637              		.loc 2 495 57 is_stmt 1 view .LVU1030
 2638              	.LBB389:
 2639              		.loc 2 498 3 view .LVU1031
 2640              		.loc 2 498 10 is_stmt 0 view .LVU1032
 2641 0130 1BBA     		rev	r3, r3
 2642              	.LVL376:
 2643              		.loc 2 498 10 view .LVU1033
 2644              	.LBE389:
 2645              	.LBE388:
 722:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2646              		.loc 1 722 45 view .LVU1034
 2647 0132 0D93     		str	r3, [sp, #52]
 723:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 2648              		.loc 1 723 5 is_stmt 1 view .LVU1035
 2649              	.LVL377:
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc0ffqbS.s 			page 82


 724:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2650              		.loc 1 724 5 view .LVU1036
 724:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2651              		.loc 1 724 47 is_stmt 0 view .LVU1037
 2652 0134 3369     		ldr	r3, [r6, #16]
 2653              	.LVL378:
 2654              	.LBB390:
 2655              	.LBI390:
 495:./CORE/core_cmInstr.h **** {
 2656              		.loc 2 495 57 is_stmt 1 view .LVU1038
 2657              	.LBB391:
 2658              		.loc 2 498 3 view .LVU1039
 2659              		.loc 2 498 10 is_stmt 0 view .LVU1040
 2660 0136 1BBA     		rev	r3, r3
 2661              	.LVL379:
 2662              		.loc 2 498 10 view .LVU1041
 2663              	.LBE391:
 2664              	.LBE390:
 724:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2665              		.loc 1 724 45 view .LVU1042
 2666 0138 0E93     		str	r3, [sp, #56]
 725:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 2667              		.loc 1 725 5 is_stmt 1 view .LVU1043
 2668              	.LVL380:
 726:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2669              		.loc 1 726 5 view .LVU1044
 726:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2670              		.loc 1 726 47 is_stmt 0 view .LVU1045
 2671 013a 7369     		ldr	r3, [r6, #20]
 2672              	.LVL381:
 2673              	.LBB392:
 2674              	.LBI392:
 495:./CORE/core_cmInstr.h **** {
 2675              		.loc 2 495 57 is_stmt 1 view .LVU1046
 2676              	.LBB393:
 2677              		.loc 2 498 3 view .LVU1047
 2678              		.loc 2 498 10 is_stmt 0 view .LVU1048
 2679 013c 1BBA     		rev	r3, r3
 2680              	.LVL382:
 2681              		.loc 2 498 10 view .LVU1049
 2682              	.LBE393:
 2683              	.LBE392:
 726:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2684              		.loc 1 726 45 view .LVU1050
 2685 013e 0F93     		str	r3, [sp, #60]
 727:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 2686              		.loc 1 727 5 is_stmt 1 view .LVU1051
 2687              	.LVL383:
 728:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2688              		.loc 1 728 5 view .LVU1052
 728:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2689              		.loc 1 728 47 is_stmt 0 view .LVU1053
 2690 0140 B369     		ldr	r3, [r6, #24]
 2691              	.LVL384:
 2692              	.LBB394:
 2693              	.LBI394:
 495:./CORE/core_cmInstr.h **** {
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc0ffqbS.s 			page 83


 2694              		.loc 2 495 57 is_stmt 1 view .LVU1054
 2695              	.LBB395:
 2696              		.loc 2 498 3 view .LVU1055
 2697              		.loc 2 498 10 is_stmt 0 view .LVU1056
 2698 0142 1BBA     		rev	r3, r3
 2699              	.LVL385:
 2700              		.loc 2 498 10 view .LVU1057
 2701              	.LBE395:
 2702              	.LBE394:
 728:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2703              		.loc 1 728 45 view .LVU1058
 2704 0144 1093     		str	r3, [sp, #64]
 729:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 2705              		.loc 1 729 5 is_stmt 1 view .LVU1059
 2706              	.LVL386:
 730:./Library/stm32f4xx_cryp_aes.c ****     break;
 2707              		.loc 1 730 5 view .LVU1060
 730:./Library/stm32f4xx_cryp_aes.c ****     break;
 2708              		.loc 1 730 47 is_stmt 0 view .LVU1061
 2709 0146 F369     		ldr	r3, [r6, #28]
 2710              	.LVL387:
 2711              	.LBB396:
 2712              	.LBI396:
 495:./CORE/core_cmInstr.h **** {
 2713              		.loc 2 495 57 is_stmt 1 view .LVU1062
 2714              	.LBB397:
 2715              		.loc 2 498 3 view .LVU1063
 2716              		.loc 2 498 10 is_stmt 0 view .LVU1064
 2717 0148 1BBA     		rev	r3, r3
 2718              	.LVL388:
 2719              		.loc 2 498 10 view .LVU1065
 2720              	.LBE397:
 2721              	.LBE396:
 730:./Library/stm32f4xx_cryp_aes.c ****     break;
 2722              		.loc 1 730 45 view .LVU1066
 2723 014a 1193     		str	r3, [sp, #68]
 731:./Library/stm32f4xx_cryp_aes.c ****     default:
 2724              		.loc 1 731 5 is_stmt 1 view .LVU1067
 2725 014c 7BE7     		b	.L59
 2726              	.LVL389:
 2727              	.L100:
 749:./Library/stm32f4xx_cryp_aes.c ****     
 2728              		.loc 1 749 5 view .LVU1068
 2729 014e FFF7FEFF 		bl	CRYP_FIFOFlush
 2730              	.LVL390:
 752:./Library/stm32f4xx_cryp_aes.c ****     
 2731              		.loc 1 752 5 view .LVU1069
 2732 0152 0AA8     		add	r0, sp, #40
 2733 0154 FFF7FEFF 		bl	CRYP_KeyInit
 2734              	.LVL391:
 755:./Library/stm32f4xx_cryp_aes.c ****     
 2735              		.loc 1 755 5 view .LVU1070
 2736 0158 06A8     		add	r0, sp, #24
 2737 015a FFF7FEFF 		bl	CRYP_IVInit
 2738              	.LVL392:
 758:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_AlgoMode = CRYP_AlgoMode_AES_GCM;
 2739              		.loc 1 758 5 view .LVU1071
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc0ffqbS.s 			page 84


 758:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_AlgoMode = CRYP_AlgoMode_AES_GCM;
 2740              		.loc 1 758 41 is_stmt 0 view .LVU1072
 2741 015e 0026     		movs	r6, #0
 2742              	.LVL393:
 758:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_AlgoMode = CRYP_AlgoMode_AES_GCM;
 2743              		.loc 1 758 41 view .LVU1073
 2744 0160 1296     		str	r6, [sp, #72]
 759:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_DataType = CRYP_DataType_8b;
 2745              		.loc 1 759 5 is_stmt 1 view .LVU1074
 759:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_DataType = CRYP_DataType_8b;
 2746              		.loc 1 759 42 is_stmt 0 view .LVU1075
 2747 0162 4FF40023 		mov	r3, #524288
 2748 0166 1393     		str	r3, [sp, #76]
 760:./Library/stm32f4xx_cryp_aes.c ****     CRYP_Init(&AES_CRYP_InitStructure);
 2749              		.loc 1 760 5 is_stmt 1 view .LVU1076
 760:./Library/stm32f4xx_cryp_aes.c ****     CRYP_Init(&AES_CRYP_InitStructure);
 2750              		.loc 1 760 42 is_stmt 0 view .LVU1077
 2751 0168 8023     		movs	r3, #128
 2752 016a 1493     		str	r3, [sp, #80]
 761:./Library/stm32f4xx_cryp_aes.c ****     
 2753              		.loc 1 761 5 is_stmt 1 view .LVU1078
 2754 016c 12A8     		add	r0, sp, #72
 2755 016e FFF7FEFF 		bl	CRYP_Init
 2756              	.LVL394:
 765:./Library/stm32f4xx_cryp_aes.c ****     
 2757              		.loc 1 765 5 view .LVU1079
 2758 0172 3046     		mov	r0, r6
 2759 0174 FFF7FEFF 		bl	CRYP_PhaseConfig
 2760              	.LVL395:
 768:./Library/stm32f4xx_cryp_aes.c ****     
 2761              		.loc 1 768 5 view .LVU1080
 2762 0178 0120     		movs	r0, #1
 2763 017a FFF7FEFF 		bl	CRYP_Cmd
 2764              	.LVL396:
 771:./Library/stm32f4xx_cryp_aes.c ****     {
 2765              		.loc 1 771 5 view .LVU1081
 2766              	.L61:
 773:./Library/stm32f4xx_cryp_aes.c ****     
 2767              		.loc 1 773 5 discriminator 1 view .LVU1082
 771:./Library/stm32f4xx_cryp_aes.c ****     {
 2768              		.loc 1 771 10 discriminator 1 view .LVU1083
 771:./Library/stm32f4xx_cryp_aes.c ****     {
 2769              		.loc 1 771 11 is_stmt 0 discriminator 1 view .LVU1084
 2770 017e FFF7FEFF 		bl	CRYP_GetCmdStatus
 2771              	.LVL397:
 771:./Library/stm32f4xx_cryp_aes.c ****     {
 2772              		.loc 1 771 10 discriminator 1 view .LVU1085
 2773 0182 0128     		cmp	r0, #1
 2774 0184 FBD0     		beq	.L61
 776:./Library/stm32f4xx_cryp_aes.c ****     {
 2775              		.loc 1 776 5 is_stmt 1 view .LVU1086
 776:./Library/stm32f4xx_cryp_aes.c ****     {
 2776              		.loc 1 776 7 is_stmt 0 view .LVU1087
 2777 0186 BAF1000F 		cmp	r10, #0
 2778 018a 13D1     		bne	.L102
 2779              	.LVL398:
 2780              	.L62:
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc0ffqbS.s 			page 85


 824:./Library/stm32f4xx_cryp_aes.c ****     {
 2781              		.loc 1 824 5 is_stmt 1 view .LVU1088
 824:./Library/stm32f4xx_cryp_aes.c ****     {
 2782              		.loc 1 824 7 is_stmt 0 view .LVU1089
 2783 018c B9F1000F 		cmp	r9, #0
 2784 0190 00F08A80 		beq	.L68
 827:./Library/stm32f4xx_cryp_aes.c ****       
 2785              		.loc 1 827 7 is_stmt 1 view .LVU1090
 2786 0194 4FF40030 		mov	r0, #131072
 2787 0198 FFF7FEFF 		bl	CRYP_PhaseConfig
 2788              	.LVL399:
 830:./Library/stm32f4xx_cryp_aes.c ****       
 2789              		.loc 1 830 7 view .LVU1091
 2790 019c 0120     		movs	r0, #1
 2791 019e FFF7FEFF 		bl	CRYP_Cmd
 2792              	.LVL400:
 832:./Library/stm32f4xx_cryp_aes.c ****       {
 2793              		.loc 1 832 7 view .LVU1092
 832:./Library/stm32f4xx_cryp_aes.c ****       {
 2794              		.loc 1 832 10 is_stmt 0 view .LVU1093
 2795 01a2 FFF7FEFF 		bl	CRYP_GetCmdStatus
 2796              	.LVL401:
 832:./Library/stm32f4xx_cryp_aes.c ****       {
 2797              		.loc 1 832 9 view .LVU1094
 2798 01a6 0646     		mov	r6, r0
 2799 01a8 0028     		cmp	r0, #0
 2800 01aa 00F05881 		beq	.L63
 839:./Library/stm32f4xx_cryp_aes.c ****       {
 2801              		.loc 1 839 23 view .LVU1095
 2802 01ae 0025     		movs	r5, #0
 2803              	.LVL402:
 839:./Library/stm32f4xx_cryp_aes.c ****       {
 2804              		.loc 1 839 23 view .LVU1096
 2805 01b0 019E     		ldr	r6, [sp, #4]
 2806 01b2 39E0     		b	.L69
 2807              	.LVL403:
 2808              	.L102:
 779:./Library/stm32f4xx_cryp_aes.c ****       
 2809              		.loc 1 779 7 is_stmt 1 view .LVU1097
 2810 01b4 4FF48030 		mov	r0, #65536
 2811 01b8 FFF7FEFF 		bl	CRYP_PhaseConfig
 2812              	.LVL404:
 782:./Library/stm32f4xx_cryp_aes.c ****       
 2813              		.loc 1 782 7 view .LVU1098
 2814 01bc 0120     		movs	r0, #1
 2815 01be FFF7FEFF 		bl	CRYP_Cmd
 2816              	.LVL405:
 784:./Library/stm32f4xx_cryp_aes.c ****       {
 2817              		.loc 1 784 7 view .LVU1099
 784:./Library/stm32f4xx_cryp_aes.c ****       {
 2818              		.loc 1 784 10 is_stmt 0 view .LVU1100
 2819 01c2 FFF7FEFF 		bl	CRYP_GetCmdStatus
 2820              	.LVL406:
 784:./Library/stm32f4xx_cryp_aes.c ****       {
 2821              		.loc 1 784 9 view .LVU1101
 2822 01c6 0646     		mov	r6, r0
 2823              	.LVL407:
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc0ffqbS.s 			page 86


 784:./Library/stm32f4xx_cryp_aes.c ****       {
 2824              		.loc 1 784 9 view .LVU1102
 2825 01c8 0028     		cmp	r0, #0
 2826 01ca 00F04881 		beq	.L63
 791:./Library/stm32f4xx_cryp_aes.c ****       {
 2827              		.loc 1 791 23 view .LVU1103
 2828 01ce 0026     		movs	r6, #0
 2829 01d0 12E0     		b	.L64
 2830              	.LVL408:
 2831              	.L65:
 796:./Library/stm32f4xx_cryp_aes.c ****         
 2832              		.loc 1 796 9 is_stmt 1 discriminator 1 view .LVU1104
 794:./Library/stm32f4xx_cryp_aes.c ****         {
 2833              		.loc 1 794 14 discriminator 1 view .LVU1105
 794:./Library/stm32f4xx_cryp_aes.c ****         {
 2834              		.loc 1 794 15 is_stmt 0 discriminator 1 view .LVU1106
 2835 01d2 0120     		movs	r0, #1
 2836 01d4 FFF7FEFF 		bl	CRYP_GetFlagStatus
 2837              	.LVL409:
 794:./Library/stm32f4xx_cryp_aes.c ****         {
 2838              		.loc 1 794 14 discriminator 1 view .LVU1107
 2839 01d8 0028     		cmp	r0, #0
 2840 01da FAD0     		beq	.L65
 799:./Library/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
 2841              		.loc 1 799 9 is_stmt 1 discriminator 2 view .LVU1108
 2842 01dc 2868     		ldr	r0, [r5]
 2843 01de FFF7FEFF 		bl	CRYP_DataIn
 2844              	.LVL410:
 800:./Library/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(headeraddr));
 2845              		.loc 1 800 9 discriminator 2 view .LVU1109
 801:./Library/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
 2846              		.loc 1 801 9 discriminator 2 view .LVU1110
 2847 01e2 6868     		ldr	r0, [r5, #4]
 2848 01e4 FFF7FEFF 		bl	CRYP_DataIn
 2849              	.LVL411:
 802:./Library/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(headeraddr));
 2850              		.loc 1 802 9 discriminator 2 view .LVU1111
 803:./Library/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
 2851              		.loc 1 803 9 discriminator 2 view .LVU1112
 2852 01e8 A868     		ldr	r0, [r5, #8]
 2853 01ea FFF7FEFF 		bl	CRYP_DataIn
 2854              	.LVL412:
 804:./Library/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(headeraddr));
 2855              		.loc 1 804 9 discriminator 2 view .LVU1113
 805:./Library/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
 2856              		.loc 1 805 9 discriminator 2 view .LVU1114
 2857 01ee E868     		ldr	r0, [r5, #12]
 2858 01f0 FFF7FEFF 		bl	CRYP_DataIn
 2859              	.LVL413:
 806:./Library/stm32f4xx_cryp_aes.c ****       }
 2860              		.loc 1 806 9 discriminator 2 view .LVU1115
 806:./Library/stm32f4xx_cryp_aes.c ****       }
 2861              		.loc 1 806 19 is_stmt 0 discriminator 2 view .LVU1116
 2862 01f4 1035     		adds	r5, r5, #16
 2863              	.LVL414:
 791:./Library/stm32f4xx_cryp_aes.c ****       {
 2864              		.loc 1 791 53 is_stmt 1 discriminator 2 view .LVU1117
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc0ffqbS.s 			page 87


 791:./Library/stm32f4xx_cryp_aes.c ****       {
 2865              		.loc 1 791 64 is_stmt 0 discriminator 2 view .LVU1118
 2866 01f6 1036     		adds	r6, r6, #16
 2867              	.LVL415:
 2868              	.L64:
 791:./Library/stm32f4xx_cryp_aes.c ****       {
 2869              		.loc 1 791 28 is_stmt 1 discriminator 1 view .LVU1119
 791:./Library/stm32f4xx_cryp_aes.c ****       {
 2870              		.loc 1 791 7 is_stmt 0 discriminator 1 view .LVU1120
 2871 01f8 5645     		cmp	r6, r10
 2872 01fa EAD3     		bcc	.L65
 810:./Library/stm32f4xx_cryp_aes.c ****       do
 2873              		.loc 1 810 7 is_stmt 1 view .LVU1121
 810:./Library/stm32f4xx_cryp_aes.c ****       do
 2874              		.loc 1 810 15 is_stmt 0 view .LVU1122
 2875 01fc 0023     		movs	r3, #0
 2876 01fe 0593     		str	r3, [sp, #20]
 2877              	.LVL416:
 2878              	.L67:
 811:./Library/stm32f4xx_cryp_aes.c ****       {
 2879              		.loc 1 811 7 is_stmt 1 discriminator 2 view .LVU1123
 813:./Library/stm32f4xx_cryp_aes.c ****         counter++;
 2880              		.loc 1 813 9 discriminator 2 view .LVU1124
 813:./Library/stm32f4xx_cryp_aes.c ****         counter++;
 2881              		.loc 1 813 22 is_stmt 0 discriminator 2 view .LVU1125
 2882 0200 1020     		movs	r0, #16
 2883 0202 FFF7FEFF 		bl	CRYP_GetFlagStatus
 2884              	.LVL417:
 814:./Library/stm32f4xx_cryp_aes.c ****       }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 2885              		.loc 1 814 9 is_stmt 1 discriminator 2 view .LVU1126
 814:./Library/stm32f4xx_cryp_aes.c ****       }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 2886              		.loc 1 814 16 is_stmt 0 discriminator 2 view .LVU1127
 2887 0206 059B     		ldr	r3, [sp, #20]
 2888 0208 0133     		adds	r3, r3, #1
 2889 020a 0593     		str	r3, [sp, #20]
 815:./Library/stm32f4xx_cryp_aes.c **** 
 2890              		.loc 1 815 14 is_stmt 1 discriminator 2 view .LVU1128
 815:./Library/stm32f4xx_cryp_aes.c **** 
 2891              		.loc 1 815 24 is_stmt 0 discriminator 2 view .LVU1129
 2892 020c 059B     		ldr	r3, [sp, #20]
 815:./Library/stm32f4xx_cryp_aes.c **** 
 2893              		.loc 1 815 7 discriminator 2 view .LVU1130
 2894 020e B3F5803F 		cmp	r3, #65536
 2895 0212 01D0     		beq	.L66
 815:./Library/stm32f4xx_cryp_aes.c **** 
 2896              		.loc 1 815 44 discriminator 1 view .LVU1131
 2897 0214 0028     		cmp	r0, #0
 2898 0216 F3D1     		bne	.L67
 2899              	.L66:
 817:./Library/stm32f4xx_cryp_aes.c ****       {
 2900              		.loc 1 817 7 is_stmt 1 view .LVU1132
 817:./Library/stm32f4xx_cryp_aes.c ****       {
 2901              		.loc 1 817 10 is_stmt 0 view .LVU1133
 2902 0218 0028     		cmp	r0, #0
 2903 021a B7D0     		beq	.L62
 819:./Library/stm32f4xx_cryp_aes.c ****       }
 2904              		.loc 1 819 16 view .LVU1134
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc0ffqbS.s 			page 88


 2905 021c 0023     		movs	r3, #0
 2906              	.LVL418:
 819:./Library/stm32f4xx_cryp_aes.c ****       }
 2907              		.loc 1 819 16 view .LVU1135
 2908 021e 0193     		str	r3, [sp, #4]
 2909 0220 B4E7     		b	.L62
 2910              	.LVL419:
 2911              	.L71:
 863:./Library/stm32f4xx_cryp_aes.c ****         {
 2912              		.loc 1 863 9 is_stmt 1 view .LVU1136
 863:./Library/stm32f4xx_cryp_aes.c ****         {
 2913              		.loc 1 863 12 is_stmt 0 view .LVU1137
 2914 0222 30B3     		cbz	r0, .L74
 865:./Library/stm32f4xx_cryp_aes.c ****         }
 2915              		.loc 1 865 18 view .LVU1138
 2916 0224 0026     		movs	r6, #0
 2917              	.LVL420:
 2918              	.L73:
 839:./Library/stm32f4xx_cryp_aes.c ****       {
 2919              		.loc 1 839 76 is_stmt 1 discriminator 2 view .LVU1139
 839:./Library/stm32f4xx_cryp_aes.c ****       {
 2920              		.loc 1 839 87 is_stmt 0 discriminator 2 view .LVU1140
 2921 0226 1035     		adds	r5, r5, #16
 2922              	.LVL421:
 2923              	.L69:
 839:./Library/stm32f4xx_cryp_aes.c ****       {
 2924              		.loc 1 839 28 is_stmt 1 discriminator 1 view .LVU1141
 839:./Library/stm32f4xx_cryp_aes.c ****       {
 2925              		.loc 1 839 7 is_stmt 0 discriminator 1 view .LVU1142
 2926 0228 4D45     		cmp	r5, r9
 2927 022a 3CD2     		bcs	.L96
 839:./Library/stm32f4xx_cryp_aes.c ****       {
 2928              		.loc 1 839 53 discriminator 3 view .LVU1143
 2929 022c 002E     		cmp	r6, #0
 2930 022e 38D0     		beq	.L103
 2931              	.L70:
 844:./Library/stm32f4xx_cryp_aes.c ****         /* Write the Input block in the IN FIFO */
 2932              		.loc 1 844 9 is_stmt 1 discriminator 1 view .LVU1144
 842:./Library/stm32f4xx_cryp_aes.c ****         {
 2933              		.loc 1 842 14 discriminator 1 view .LVU1145
 842:./Library/stm32f4xx_cryp_aes.c ****         {
 2934              		.loc 1 842 15 is_stmt 0 discriminator 1 view .LVU1146
 2935 0230 0120     		movs	r0, #1
 2936 0232 FFF7FEFF 		bl	CRYP_GetFlagStatus
 2937              	.LVL422:
 842:./Library/stm32f4xx_cryp_aes.c ****         {
 2938              		.loc 1 842 14 discriminator 1 view .LVU1147
 2939 0236 0028     		cmp	r0, #0
 2940 0238 FAD0     		beq	.L70
 846:./Library/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
 2941              		.loc 1 846 9 is_stmt 1 view .LVU1148
 2942 023a 2068     		ldr	r0, [r4]
 2943 023c FFF7FEFF 		bl	CRYP_DataIn
 2944              	.LVL423:
 847:./Library/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(inputaddr));
 2945              		.loc 1 847 9 view .LVU1149
 848:./Library/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc0ffqbS.s 			page 89


 2946              		.loc 1 848 9 view .LVU1150
 2947 0240 6068     		ldr	r0, [r4, #4]
 2948 0242 FFF7FEFF 		bl	CRYP_DataIn
 2949              	.LVL424:
 849:./Library/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(inputaddr));
 2950              		.loc 1 849 9 view .LVU1151
 850:./Library/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
 2951              		.loc 1 850 9 view .LVU1152
 2952 0246 A068     		ldr	r0, [r4, #8]
 2953 0248 FFF7FEFF 		bl	CRYP_DataIn
 2954              	.LVL425:
 851:./Library/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(inputaddr));
 2955              		.loc 1 851 9 view .LVU1153
 852:./Library/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
 2956              		.loc 1 852 9 view .LVU1154
 2957 024c E068     		ldr	r0, [r4, #12]
 2958 024e FFF7FEFF 		bl	CRYP_DataIn
 2959              	.LVL426:
 853:./Library/stm32f4xx_cryp_aes.c ****         
 2960              		.loc 1 853 9 view .LVU1155
 853:./Library/stm32f4xx_cryp_aes.c ****         
 2961              		.loc 1 853 18 is_stmt 0 view .LVU1156
 2962 0252 1034     		adds	r4, r4, #16
 2963              	.LVL427:
 856:./Library/stm32f4xx_cryp_aes.c ****         do
 2964              		.loc 1 856 9 is_stmt 1 view .LVU1157
 856:./Library/stm32f4xx_cryp_aes.c ****         do
 2965              		.loc 1 856 17 is_stmt 0 view .LVU1158
 2966 0254 0023     		movs	r3, #0
 2967              	.LVL428:
 856:./Library/stm32f4xx_cryp_aes.c ****         do
 2968              		.loc 1 856 17 view .LVU1159
 2969 0256 0593     		str	r3, [sp, #20]
 2970              	.LVL429:
 2971              	.L72:
 857:./Library/stm32f4xx_cryp_aes.c ****         {
 2972              		.loc 1 857 9 is_stmt 1 discriminator 2 view .LVU1160
 859:./Library/stm32f4xx_cryp_aes.c ****           counter++;
 2973              		.loc 1 859 11 discriminator 2 view .LVU1161
 859:./Library/stm32f4xx_cryp_aes.c ****           counter++;
 2974              		.loc 1 859 24 is_stmt 0 discriminator 2 view .LVU1162
 2975 0258 1020     		movs	r0, #16
 2976 025a FFF7FEFF 		bl	CRYP_GetFlagStatus
 2977              	.LVL430:
 860:./Library/stm32f4xx_cryp_aes.c ****         }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 2978              		.loc 1 860 11 is_stmt 1 discriminator 2 view .LVU1163
 860:./Library/stm32f4xx_cryp_aes.c ****         }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 2979              		.loc 1 860 18 is_stmt 0 discriminator 2 view .LVU1164
 2980 025e 059B     		ldr	r3, [sp, #20]
 2981 0260 0133     		adds	r3, r3, #1
 2982 0262 0593     		str	r3, [sp, #20]
 861:./Library/stm32f4xx_cryp_aes.c **** 
 2983              		.loc 1 861 16 is_stmt 1 discriminator 2 view .LVU1165
 861:./Library/stm32f4xx_cryp_aes.c **** 
 2984              		.loc 1 861 26 is_stmt 0 discriminator 2 view .LVU1166
 2985 0264 059B     		ldr	r3, [sp, #20]
 861:./Library/stm32f4xx_cryp_aes.c **** 
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc0ffqbS.s 			page 90


 2986              		.loc 1 861 9 discriminator 2 view .LVU1167
 2987 0266 B3F5803F 		cmp	r3, #65536
 2988 026a DAD0     		beq	.L71
 861:./Library/stm32f4xx_cryp_aes.c **** 
 2989              		.loc 1 861 46 discriminator 1 view .LVU1168
 2990 026c 0028     		cmp	r0, #0
 2991 026e F3D1     		bne	.L72
 2992 0270 D7E7     		b	.L71
 2993              	.LVL431:
 2994              	.L74:
 872:./Library/stm32f4xx_cryp_aes.c ****           
 2995              		.loc 1 872 11 is_stmt 1 discriminator 1 view .LVU1169
 870:./Library/stm32f4xx_cryp_aes.c ****           {
 2996              		.loc 1 870 16 discriminator 1 view .LVU1170
 870:./Library/stm32f4xx_cryp_aes.c ****           {
 2997              		.loc 1 870 17 is_stmt 0 discriminator 1 view .LVU1171
 2998 0272 0420     		movs	r0, #4
 2999 0274 FFF7FEFF 		bl	CRYP_GetFlagStatus
 3000              	.LVL432:
 870:./Library/stm32f4xx_cryp_aes.c ****           {
 3001              		.loc 1 870 16 discriminator 1 view .LVU1172
 3002 0278 0028     		cmp	r0, #0
 3003 027a FAD0     		beq	.L74
 875:./Library/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 3004              		.loc 1 875 11 is_stmt 1 view .LVU1173
 875:./Library/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 3005              		.loc 1 875 38 is_stmt 0 view .LVU1174
 3006 027c FFF7FEFF 		bl	CRYP_DataOut
 3007              	.LVL433:
 875:./Library/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 3008              		.loc 1 875 36 view .LVU1175
 3009 0280 CBF80000 		str	r0, [fp]
 876:./Library/stm32f4xx_cryp_aes.c ****           *(uint32_t*)(outputaddr) = CRYP_DataOut();
 3010              		.loc 1 876 11 is_stmt 1 view .LVU1176
 3011              	.LVL434:
 877:./Library/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 3012              		.loc 1 877 11 view .LVU1177
 877:./Library/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 3013              		.loc 1 877 38 is_stmt 0 view .LVU1178
 3014 0284 FFF7FEFF 		bl	CRYP_DataOut
 3015              	.LVL435:
 877:./Library/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 3016              		.loc 1 877 36 view .LVU1179
 3017 0288 CBF80400 		str	r0, [fp, #4]
 878:./Library/stm32f4xx_cryp_aes.c ****           *(uint32_t*)(outputaddr) = CRYP_DataOut();
 3018              		.loc 1 878 11 is_stmt 1 view .LVU1180
 3019              	.LVL436:
 879:./Library/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 3020              		.loc 1 879 11 view .LVU1181
 879:./Library/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 3021              		.loc 1 879 38 is_stmt 0 view .LVU1182
 3022 028c FFF7FEFF 		bl	CRYP_DataOut
 3023              	.LVL437:
 879:./Library/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 3024              		.loc 1 879 36 view .LVU1183
 3025 0290 CBF80800 		str	r0, [fp, #8]
 880:./Library/stm32f4xx_cryp_aes.c ****           *(uint32_t*)(outputaddr) = CRYP_DataOut();
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc0ffqbS.s 			page 91


 3026              		.loc 1 880 11 is_stmt 1 view .LVU1184
 3027              	.LVL438:
 881:./Library/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 3028              		.loc 1 881 11 view .LVU1185
 881:./Library/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 3029              		.loc 1 881 38 is_stmt 0 view .LVU1186
 3030 0294 FFF7FEFF 		bl	CRYP_DataOut
 3031              	.LVL439:
 881:./Library/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 3032              		.loc 1 881 36 view .LVU1187
 3033 0298 CBF80C00 		str	r0, [fp, #12]
 882:./Library/stm32f4xx_cryp_aes.c ****         }
 3034              		.loc 1 882 11 is_stmt 1 view .LVU1188
 882:./Library/stm32f4xx_cryp_aes.c ****         }
 3035              		.loc 1 882 21 is_stmt 0 view .LVU1189
 3036 029c 0BF1100B 		add	fp, fp, #16
 3037              	.LVL440:
 882:./Library/stm32f4xx_cryp_aes.c ****         }
 3038              		.loc 1 882 21 view .LVU1190
 3039 02a0 C1E7     		b	.L73
 3040              	.L103:
 882:./Library/stm32f4xx_cryp_aes.c ****         }
 3041              		.loc 1 882 21 view .LVU1191
 3042 02a2 0196     		str	r6, [sp, #4]
 3043 02a4 00E0     		b	.L68
 3044              	.L96:
 3045 02a6 0196     		str	r6, [sp, #4]
 3046              	.LVL441:
 3047              	.L68:
 889:./Library/stm32f4xx_cryp_aes.c ****     
 3048              		.loc 1 889 5 is_stmt 1 view .LVU1192
 3049 02a8 4FF44030 		mov	r0, #196608
 3050 02ac FFF7FEFF 		bl	CRYP_PhaseConfig
 3051              	.LVL442:
 892:./Library/stm32f4xx_cryp_aes.c ****     
 3052              		.loc 1 892 5 view .LVU1193
 3053 02b0 0120     		movs	r0, #1
 3054 02b2 FFF7FEFF 		bl	CRYP_Cmd
 3055              	.LVL443:
 894:./Library/stm32f4xx_cryp_aes.c ****     {
 3056              		.loc 1 894 5 view .LVU1194
 894:./Library/stm32f4xx_cryp_aes.c ****     {
 3057              		.loc 1 894 8 is_stmt 0 view .LVU1195
 3058 02b6 FFF7FEFF 		bl	CRYP_GetCmdStatus
 3059              	.LVL444:
 894:./Library/stm32f4xx_cryp_aes.c ****     {
 3060              		.loc 1 894 7 view .LVU1196
 3061 02ba 0646     		mov	r6, r0
 3062 02bc 0028     		cmp	r0, #0
 3063 02be 00F0CE80 		beq	.L63
 902:./Library/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(__REV(headerlength));
 3064              		.loc 1 902 5 is_stmt 1 view .LVU1197
 3065              	.LVL445:
 3066              	.LBB398:
 3067              	.LBI398:
 495:./CORE/core_cmInstr.h **** {
 3068              		.loc 2 495 57 view .LVU1198
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc0ffqbS.s 			page 92


 3069              	.LBB399:
 3070              		.loc 2 498 3 view .LVU1199
 3071              		.loc 2 498 3 is_stmt 0 view .LVU1200
 3072              	.LBE399:
 3073              	.LBE398:
 902:./Library/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(__REV(headerlength));
 3074              		.loc 1 902 5 view .LVU1201
 3075 02c2 0020     		movs	r0, #0
 3076              	.LVL446:
 902:./Library/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(__REV(headerlength));
 3077              		.loc 1 902 5 view .LVU1202
 3078 02c4 FFF7FEFF 		bl	CRYP_DataIn
 3079              	.LVL447:
 903:./Library/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(__REV(inputlength>>32));
 3080              		.loc 1 903 5 is_stmt 1 view .LVU1203
 3081              	.LBB400:
 3082              	.LBI400:
 495:./CORE/core_cmInstr.h **** {
 3083              		.loc 2 495 57 view .LVU1204
 3084              	.LBB401:
 3085              		.loc 2 498 3 view .LVU1205
 3086              		.loc 2 498 3 is_stmt 0 view .LVU1206
 3087              	.LBE401:
 3088              	.LBE400:
 903:./Library/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(__REV(inputlength>>32));
 3089              		.loc 1 903 5 view .LVU1207
 3090 02c8 029B     		ldr	r3, [sp, #8]
 3091 02ca 18BA     		rev	r0, r3
 3092 02cc FFF7FEFF 		bl	CRYP_DataIn
 3093              	.LVL448:
 904:./Library/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(__REV(inputlength));
 3094              		.loc 1 904 5 is_stmt 1 view .LVU1208
 3095              	.LBB402:
 3096              	.LBI402:
 495:./CORE/core_cmInstr.h **** {
 3097              		.loc 2 495 57 view .LVU1209
 3098              	.LBB403:
 3099              		.loc 2 498 3 view .LVU1210
 3100              		.loc 2 498 3 is_stmt 0 view .LVU1211
 3101              	.LBE403:
 3102              	.LBE402:
 904:./Library/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(__REV(inputlength));
 3103              		.loc 1 904 5 view .LVU1212
 3104 02d0 0020     		movs	r0, #0
 3105              	.LVL449:
 904:./Library/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(__REV(inputlength));
 3106              		.loc 1 904 5 view .LVU1213
 3107 02d2 FFF7FEFF 		bl	CRYP_DataIn
 3108              	.LVL450:
 905:./Library/stm32f4xx_cryp_aes.c ****     /* Wait until the OFNE flag is reset */
 3109              		.loc 1 905 5 is_stmt 1 view .LVU1214
 3110              	.LBB404:
 3111              	.LBI404:
 495:./CORE/core_cmInstr.h **** {
 3112              		.loc 2 495 57 view .LVU1215
 3113              	.LBB405:
 3114              		.loc 2 498 3 view .LVU1216
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc0ffqbS.s 			page 93


 3115              		.loc 2 498 3 is_stmt 0 view .LVU1217
 3116              	.LBE405:
 3117              	.LBE404:
 905:./Library/stm32f4xx_cryp_aes.c ****     /* Wait until the OFNE flag is reset */
 3118              		.loc 1 905 5 view .LVU1218
 3119 02d6 039B     		ldr	r3, [sp, #12]
 3120 02d8 18BA     		rev	r0, r3
 3121 02da FFF7FEFF 		bl	CRYP_DataIn
 3122              	.LVL451:
 907:./Library/stm32f4xx_cryp_aes.c ****     {
 3123              		.loc 1 907 5 is_stmt 1 view .LVU1219
 3124              	.L75:
 909:./Library/stm32f4xx_cryp_aes.c ****     
 3125              		.loc 1 909 5 discriminator 1 view .LVU1220
 907:./Library/stm32f4xx_cryp_aes.c ****     {
 3126              		.loc 1 907 10 discriminator 1 view .LVU1221
 907:./Library/stm32f4xx_cryp_aes.c ****     {
 3127              		.loc 1 907 11 is_stmt 0 discriminator 1 view .LVU1222
 3128 02de 0420     		movs	r0, #4
 3129 02e0 FFF7FEFF 		bl	CRYP_GetFlagStatus
 3130              	.LVL452:
 907:./Library/stm32f4xx_cryp_aes.c ****     {
 3131              		.loc 1 907 10 discriminator 1 view .LVU1223
 3132 02e4 0028     		cmp	r0, #0
 3133 02e6 FAD0     		beq	.L75
 911:./Library/stm32f4xx_cryp_aes.c ****     /* Read the Auth TAG in the IN FIFO */
 3134              		.loc 1 911 5 is_stmt 1 view .LVU1224
 913:./Library/stm32f4xx_cryp_aes.c ****     tagaddr+=4;
 3135              		.loc 1 913 5 view .LVU1225
 913:./Library/stm32f4xx_cryp_aes.c ****     tagaddr+=4;
 3136              		.loc 1 913 29 is_stmt 0 view .LVU1226
 3137 02e8 FFF7FEFF 		bl	CRYP_DataOut
 3138              	.LVL453:
 913:./Library/stm32f4xx_cryp_aes.c ****     tagaddr+=4;
 3139              		.loc 1 913 27 view .LVU1227
 3140 02ec 259B     		ldr	r3, [sp, #148]
 3141 02ee 1860     		str	r0, [r3]
 914:./Library/stm32f4xx_cryp_aes.c ****     *(uint32_t*)(tagaddr) = CRYP_DataOut();
 3142              		.loc 1 914 5 is_stmt 1 view .LVU1228
 3143              	.LVL454:
 915:./Library/stm32f4xx_cryp_aes.c ****     tagaddr+=4;
 3144              		.loc 1 915 5 view .LVU1229
 915:./Library/stm32f4xx_cryp_aes.c ****     tagaddr+=4;
 3145              		.loc 1 915 29 is_stmt 0 view .LVU1230
 3146 02f0 FFF7FEFF 		bl	CRYP_DataOut
 3147              	.LVL455:
 915:./Library/stm32f4xx_cryp_aes.c ****     tagaddr+=4;
 3148              		.loc 1 915 27 view .LVU1231
 3149 02f4 259B     		ldr	r3, [sp, #148]
 3150 02f6 5860     		str	r0, [r3, #4]
 916:./Library/stm32f4xx_cryp_aes.c ****     *(uint32_t*)(tagaddr) = CRYP_DataOut();
 3151              		.loc 1 916 5 is_stmt 1 view .LVU1232
 3152              	.LVL456:
 917:./Library/stm32f4xx_cryp_aes.c ****     tagaddr+=4;
 3153              		.loc 1 917 5 view .LVU1233
 917:./Library/stm32f4xx_cryp_aes.c ****     tagaddr+=4;
 3154              		.loc 1 917 29 is_stmt 0 view .LVU1234
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc0ffqbS.s 			page 94


 3155 02f8 FFF7FEFF 		bl	CRYP_DataOut
 3156              	.LVL457:
 917:./Library/stm32f4xx_cryp_aes.c ****     tagaddr+=4;
 3157              		.loc 1 917 27 view .LVU1235
 3158 02fc 259B     		ldr	r3, [sp, #148]
 3159 02fe 9860     		str	r0, [r3, #8]
 918:./Library/stm32f4xx_cryp_aes.c ****     *(uint32_t*)(tagaddr) = CRYP_DataOut();
 3160              		.loc 1 918 5 is_stmt 1 view .LVU1236
 3161              	.LVL458:
 919:./Library/stm32f4xx_cryp_aes.c ****     tagaddr+=4;
 3162              		.loc 1 919 5 view .LVU1237
 919:./Library/stm32f4xx_cryp_aes.c ****     tagaddr+=4;
 3163              		.loc 1 919 29 is_stmt 0 view .LVU1238
 3164 0300 FFF7FEFF 		bl	CRYP_DataOut
 3165              	.LVL459:
 919:./Library/stm32f4xx_cryp_aes.c ****     tagaddr+=4;
 3166              		.loc 1 919 27 view .LVU1239
 3167 0304 259B     		ldr	r3, [sp, #148]
 3168 0306 D860     		str	r0, [r3, #12]
 920:./Library/stm32f4xx_cryp_aes.c ****   }
 3169              		.loc 1 920 5 is_stmt 1 view .LVU1240
 3170              	.LVL460:
 920:./Library/stm32f4xx_cryp_aes.c ****   }
 3171              		.loc 1 920 5 is_stmt 0 view .LVU1241
 3172 0308 019E     		ldr	r6, [sp, #4]
 3173 030a A5E0     		b	.L76
 3174              	.LVL461:
 3175              	.L101:
 956:./Library/stm32f4xx_cryp_aes.c ****       
 3176              		.loc 1 956 7 is_stmt 1 view .LVU1242
 3177 030c 4FF48030 		mov	r0, #65536
 3178 0310 FFF7FEFF 		bl	CRYP_PhaseConfig
 3179              	.LVL462:
 959:./Library/stm32f4xx_cryp_aes.c ****       
 3180              		.loc 1 959 7 view .LVU1243
 3181 0314 0120     		movs	r0, #1
 3182 0316 FFF7FEFF 		bl	CRYP_Cmd
 3183              	.LVL463:
 961:./Library/stm32f4xx_cryp_aes.c ****       {
 3184              		.loc 1 961 7 view .LVU1244
 961:./Library/stm32f4xx_cryp_aes.c ****       {
 3185              		.loc 1 961 10 is_stmt 0 view .LVU1245
 3186 031a FFF7FEFF 		bl	CRYP_GetCmdStatus
 3187              	.LVL464:
 961:./Library/stm32f4xx_cryp_aes.c ****       {
 3188              		.loc 1 961 9 view .LVU1246
 3189 031e 0646     		mov	r6, r0
 3190              	.LVL465:
 961:./Library/stm32f4xx_cryp_aes.c ****       {
 3191              		.loc 1 961 9 view .LVU1247
 3192 0320 0028     		cmp	r0, #0
 3193 0322 00F09C80 		beq	.L63
 968:./Library/stm32f4xx_cryp_aes.c ****       {
 3194              		.loc 1 968 23 view .LVU1248
 3195 0326 0026     		movs	r6, #0
 3196 0328 12E0     		b	.L79
 3197              	.LVL466:
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc0ffqbS.s 			page 95


 3198              	.L80:
 973:./Library/stm32f4xx_cryp_aes.c ****         
 3199              		.loc 1 973 9 is_stmt 1 discriminator 1 view .LVU1249
 971:./Library/stm32f4xx_cryp_aes.c ****         {
 3200              		.loc 1 971 14 discriminator 1 view .LVU1250
 971:./Library/stm32f4xx_cryp_aes.c ****         {
 3201              		.loc 1 971 15 is_stmt 0 discriminator 1 view .LVU1251
 3202 032a 0120     		movs	r0, #1
 3203 032c FFF7FEFF 		bl	CRYP_GetFlagStatus
 3204              	.LVL467:
 971:./Library/stm32f4xx_cryp_aes.c ****         {
 3205              		.loc 1 971 14 discriminator 1 view .LVU1252
 3206 0330 0028     		cmp	r0, #0
 3207 0332 FAD0     		beq	.L80
 976:./Library/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
 3208              		.loc 1 976 9 is_stmt 1 discriminator 2 view .LVU1253
 3209 0334 2868     		ldr	r0, [r5]
 3210 0336 FFF7FEFF 		bl	CRYP_DataIn
 3211              	.LVL468:
 977:./Library/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(headeraddr));
 3212              		.loc 1 977 9 discriminator 2 view .LVU1254
 978:./Library/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
 3213              		.loc 1 978 9 discriminator 2 view .LVU1255
 3214 033a 6868     		ldr	r0, [r5, #4]
 3215 033c FFF7FEFF 		bl	CRYP_DataIn
 3216              	.LVL469:
 979:./Library/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(headeraddr));
 3217              		.loc 1 979 9 discriminator 2 view .LVU1256
 980:./Library/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
 3218              		.loc 1 980 9 discriminator 2 view .LVU1257
 3219 0340 A868     		ldr	r0, [r5, #8]
 3220 0342 FFF7FEFF 		bl	CRYP_DataIn
 3221              	.LVL470:
 981:./Library/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(headeraddr));
 3222              		.loc 1 981 9 discriminator 2 view .LVU1258
 982:./Library/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
 3223              		.loc 1 982 9 discriminator 2 view .LVU1259
 3224 0346 E868     		ldr	r0, [r5, #12]
 3225 0348 FFF7FEFF 		bl	CRYP_DataIn
 3226              	.LVL471:
 983:./Library/stm32f4xx_cryp_aes.c ****       }
 3227              		.loc 1 983 9 discriminator 2 view .LVU1260
 983:./Library/stm32f4xx_cryp_aes.c ****       }
 3228              		.loc 1 983 19 is_stmt 0 discriminator 2 view .LVU1261
 3229 034c 1035     		adds	r5, r5, #16
 3230              	.LVL472:
 968:./Library/stm32f4xx_cryp_aes.c ****       {
 3231              		.loc 1 968 53 is_stmt 1 discriminator 2 view .LVU1262
 968:./Library/stm32f4xx_cryp_aes.c ****       {
 3232              		.loc 1 968 64 is_stmt 0 discriminator 2 view .LVU1263
 3233 034e 1036     		adds	r6, r6, #16
 3234              	.LVL473:
 3235              	.L79:
 968:./Library/stm32f4xx_cryp_aes.c ****       {
 3236              		.loc 1 968 28 is_stmt 1 discriminator 1 view .LVU1264
 968:./Library/stm32f4xx_cryp_aes.c ****       {
 3237              		.loc 1 968 7 is_stmt 0 discriminator 1 view .LVU1265
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc0ffqbS.s 			page 96


 3238 0350 5645     		cmp	r6, r10
 3239 0352 EAD3     		bcc	.L80
 987:./Library/stm32f4xx_cryp_aes.c ****       do
 3240              		.loc 1 987 7 is_stmt 1 view .LVU1266
 987:./Library/stm32f4xx_cryp_aes.c ****       do
 3241              		.loc 1 987 15 is_stmt 0 view .LVU1267
 3242 0354 0023     		movs	r3, #0
 3243 0356 0593     		str	r3, [sp, #20]
 3244              	.LVL474:
 3245              	.L82:
 988:./Library/stm32f4xx_cryp_aes.c ****       {
 3246              		.loc 1 988 7 is_stmt 1 discriminator 2 view .LVU1268
 990:./Library/stm32f4xx_cryp_aes.c ****         counter++;
 3247              		.loc 1 990 9 discriminator 2 view .LVU1269
 990:./Library/stm32f4xx_cryp_aes.c ****         counter++;
 3248              		.loc 1 990 22 is_stmt 0 discriminator 2 view .LVU1270
 3249 0358 1020     		movs	r0, #16
 3250 035a FFF7FEFF 		bl	CRYP_GetFlagStatus
 3251              	.LVL475:
 991:./Library/stm32f4xx_cryp_aes.c ****       }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 3252              		.loc 1 991 9 is_stmt 1 discriminator 2 view .LVU1271
 991:./Library/stm32f4xx_cryp_aes.c ****       }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 3253              		.loc 1 991 16 is_stmt 0 discriminator 2 view .LVU1272
 3254 035e 059B     		ldr	r3, [sp, #20]
 3255 0360 0133     		adds	r3, r3, #1
 3256 0362 0593     		str	r3, [sp, #20]
 992:./Library/stm32f4xx_cryp_aes.c **** 
 3257              		.loc 1 992 14 is_stmt 1 discriminator 2 view .LVU1273
 992:./Library/stm32f4xx_cryp_aes.c **** 
 3258              		.loc 1 992 24 is_stmt 0 discriminator 2 view .LVU1274
 3259 0364 059B     		ldr	r3, [sp, #20]
 992:./Library/stm32f4xx_cryp_aes.c **** 
 3260              		.loc 1 992 7 discriminator 2 view .LVU1275
 3261 0366 B3F5803F 		cmp	r3, #65536
 3262 036a 01D0     		beq	.L81
 992:./Library/stm32f4xx_cryp_aes.c **** 
 3263              		.loc 1 992 44 discriminator 1 view .LVU1276
 3264 036c 0028     		cmp	r0, #0
 3265 036e F3D1     		bne	.L82
 3266              	.L81:
 994:./Library/stm32f4xx_cryp_aes.c ****       {
 3267              		.loc 1 994 7 is_stmt 1 view .LVU1277
 994:./Library/stm32f4xx_cryp_aes.c ****       {
 3268              		.loc 1 994 10 is_stmt 0 view .LVU1278
 3269 0370 08B9     		cbnz	r0, .L94
 674:./Library/stm32f4xx_cryp_aes.c ****   uint32_t keyaddr    = (uint32_t)Key;
 3270              		.loc 1 674 15 view .LVU1279
 3271 0372 0125     		movs	r5, #1
 3272              	.LVL476:
 674:./Library/stm32f4xx_cryp_aes.c ****   uint32_t keyaddr    = (uint32_t)Key;
 3273              		.loc 1 674 15 view .LVU1280
 3274 0374 97E6     		b	.L78
 3275              	.LVL477:
 3276              	.L94:
 996:./Library/stm32f4xx_cryp_aes.c ****       }
 3277              		.loc 1 996 16 view .LVU1281
 3278 0376 0025     		movs	r5, #0
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc0ffqbS.s 			page 97


 3279              	.LVL478:
 996:./Library/stm32f4xx_cryp_aes.c ****       }
 3280              		.loc 1 996 16 view .LVU1282
 3281 0378 95E6     		b	.L78
 3282              	.LVL479:
 3283              	.L86:
1017:./Library/stm32f4xx_cryp_aes.c ****       {
1018:./Library/stm32f4xx_cryp_aes.c ****         /* Wait until the IFEM flag is reset */
1019:./Library/stm32f4xx_cryp_aes.c ****         while(CRYP_GetFlagStatus(CRYP_FLAG_IFEM) == RESET)
1020:./Library/stm32f4xx_cryp_aes.c ****         {
1021:./Library/stm32f4xx_cryp_aes.c ****         }
1022:./Library/stm32f4xx_cryp_aes.c ****         /* Write the Input block in the IN FIFO */
1023:./Library/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(inputaddr));
1024:./Library/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
1025:./Library/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(inputaddr));
1026:./Library/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
1027:./Library/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(inputaddr));
1028:./Library/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
1029:./Library/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(inputaddr));
1030:./Library/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
1031:./Library/stm32f4xx_cryp_aes.c ****         
1032:./Library/stm32f4xx_cryp_aes.c ****         /* Wait until the complete message has been processed */
1033:./Library/stm32f4xx_cryp_aes.c ****         counter = 0;
1034:./Library/stm32f4xx_cryp_aes.c ****         do
1035:./Library/stm32f4xx_cryp_aes.c ****         {
1036:./Library/stm32f4xx_cryp_aes.c ****           busystatus = CRYP_GetFlagStatus(CRYP_FLAG_BUSY);
1037:./Library/stm32f4xx_cryp_aes.c ****           counter++;
1038:./Library/stm32f4xx_cryp_aes.c ****         }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
1039:./Library/stm32f4xx_cryp_aes.c **** 
1040:./Library/stm32f4xx_cryp_aes.c ****         if (busystatus != RESET)
 3284              		.loc 1 1040 9 is_stmt 1 view .LVU1283
 3285              		.loc 1 1040 12 is_stmt 0 view .LVU1284
 3286 037a 30B3     		cbz	r0, .L89
1041:./Library/stm32f4xx_cryp_aes.c ****         {
1042:./Library/stm32f4xx_cryp_aes.c ****           status = ERROR;
 3287              		.loc 1 1042 18 view .LVU1285
 3288 037c 0025     		movs	r5, #0
 3289              	.LVL480:
 3290              	.L88:
1016:./Library/stm32f4xx_cryp_aes.c ****       {
 3291              		.loc 1 1016 76 is_stmt 1 discriminator 2 view .LVU1286
1016:./Library/stm32f4xx_cryp_aes.c ****       {
 3292              		.loc 1 1016 87 is_stmt 0 discriminator 2 view .LVU1287
 3293 037e 1036     		adds	r6, r6, #16
 3294              	.LVL481:
 3295              	.L84:
1016:./Library/stm32f4xx_cryp_aes.c ****       {
 3296              		.loc 1 1016 28 is_stmt 1 discriminator 1 view .LVU1288
1016:./Library/stm32f4xx_cryp_aes.c ****       {
 3297              		.loc 1 1016 7 is_stmt 0 discriminator 1 view .LVU1289
 3298 0380 4E45     		cmp	r6, r9
 3299 0382 3AD2     		bcs	.L83
1016:./Library/stm32f4xx_cryp_aes.c ****       {
 3300              		.loc 1 1016 53 discriminator 3 view .LVU1290
 3301 0384 002D     		cmp	r5, #0
 3302 0386 38D0     		beq	.L83
 3303              	.L85:
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc0ffqbS.s 			page 98


1021:./Library/stm32f4xx_cryp_aes.c ****         /* Write the Input block in the IN FIFO */
 3304              		.loc 1 1021 9 is_stmt 1 discriminator 1 view .LVU1291
1019:./Library/stm32f4xx_cryp_aes.c ****         {
 3305              		.loc 1 1019 14 discriminator 1 view .LVU1292
1019:./Library/stm32f4xx_cryp_aes.c ****         {
 3306              		.loc 1 1019 15 is_stmt 0 discriminator 1 view .LVU1293
 3307 0388 0120     		movs	r0, #1
 3308 038a FFF7FEFF 		bl	CRYP_GetFlagStatus
 3309              	.LVL482:
1019:./Library/stm32f4xx_cryp_aes.c ****         {
 3310              		.loc 1 1019 14 discriminator 1 view .LVU1294
 3311 038e 0028     		cmp	r0, #0
 3312 0390 FAD0     		beq	.L85
1023:./Library/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
 3313              		.loc 1 1023 9 is_stmt 1 view .LVU1295
 3314 0392 2068     		ldr	r0, [r4]
 3315 0394 FFF7FEFF 		bl	CRYP_DataIn
 3316              	.LVL483:
1024:./Library/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(inputaddr));
 3317              		.loc 1 1024 9 view .LVU1296
1025:./Library/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
 3318              		.loc 1 1025 9 view .LVU1297
 3319 0398 6068     		ldr	r0, [r4, #4]
 3320 039a FFF7FEFF 		bl	CRYP_DataIn
 3321              	.LVL484:
1026:./Library/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(inputaddr));
 3322              		.loc 1 1026 9 view .LVU1298
1027:./Library/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
 3323              		.loc 1 1027 9 view .LVU1299
 3324 039e A068     		ldr	r0, [r4, #8]
 3325 03a0 FFF7FEFF 		bl	CRYP_DataIn
 3326              	.LVL485:
1028:./Library/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(inputaddr));
 3327              		.loc 1 1028 9 view .LVU1300
1029:./Library/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
 3328              		.loc 1 1029 9 view .LVU1301
 3329 03a4 E068     		ldr	r0, [r4, #12]
 3330 03a6 FFF7FEFF 		bl	CRYP_DataIn
 3331              	.LVL486:
1030:./Library/stm32f4xx_cryp_aes.c ****         
 3332              		.loc 1 1030 9 view .LVU1302
1030:./Library/stm32f4xx_cryp_aes.c ****         
 3333              		.loc 1 1030 18 is_stmt 0 view .LVU1303
 3334 03aa 1034     		adds	r4, r4, #16
 3335              	.LVL487:
1033:./Library/stm32f4xx_cryp_aes.c ****         do
 3336              		.loc 1 1033 9 is_stmt 1 view .LVU1304
1033:./Library/stm32f4xx_cryp_aes.c ****         do
 3337              		.loc 1 1033 17 is_stmt 0 view .LVU1305
 3338 03ac 0023     		movs	r3, #0
 3339              	.LVL488:
1033:./Library/stm32f4xx_cryp_aes.c ****         do
 3340              		.loc 1 1033 17 view .LVU1306
 3341 03ae 0593     		str	r3, [sp, #20]
 3342              	.LVL489:
 3343              	.L87:
1034:./Library/stm32f4xx_cryp_aes.c ****         {
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc0ffqbS.s 			page 99


 3344              		.loc 1 1034 9 is_stmt 1 discriminator 2 view .LVU1307
1036:./Library/stm32f4xx_cryp_aes.c ****           counter++;
 3345              		.loc 1 1036 11 discriminator 2 view .LVU1308
1036:./Library/stm32f4xx_cryp_aes.c ****           counter++;
 3346              		.loc 1 1036 24 is_stmt 0 discriminator 2 view .LVU1309
 3347 03b0 1020     		movs	r0, #16
 3348 03b2 FFF7FEFF 		bl	CRYP_GetFlagStatus
 3349              	.LVL490:
1037:./Library/stm32f4xx_cryp_aes.c ****         }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 3350              		.loc 1 1037 11 is_stmt 1 discriminator 2 view .LVU1310
1037:./Library/stm32f4xx_cryp_aes.c ****         }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 3351              		.loc 1 1037 18 is_stmt 0 discriminator 2 view .LVU1311
 3352 03b6 059B     		ldr	r3, [sp, #20]
 3353 03b8 0133     		adds	r3, r3, #1
 3354 03ba 0593     		str	r3, [sp, #20]
1038:./Library/stm32f4xx_cryp_aes.c **** 
 3355              		.loc 1 1038 16 is_stmt 1 discriminator 2 view .LVU1312
1038:./Library/stm32f4xx_cryp_aes.c **** 
 3356              		.loc 1 1038 26 is_stmt 0 discriminator 2 view .LVU1313
 3357 03bc 059B     		ldr	r3, [sp, #20]
1038:./Library/stm32f4xx_cryp_aes.c **** 
 3358              		.loc 1 1038 9 discriminator 2 view .LVU1314
 3359 03be B3F5803F 		cmp	r3, #65536
 3360 03c2 DAD0     		beq	.L86
1038:./Library/stm32f4xx_cryp_aes.c **** 
 3361              		.loc 1 1038 46 discriminator 1 view .LVU1315
 3362 03c4 0028     		cmp	r0, #0
 3363 03c6 F3D1     		bne	.L87
 3364 03c8 D7E7     		b	.L86
 3365              	.LVL491:
 3366              	.L89:
1043:./Library/stm32f4xx_cryp_aes.c ****         }
1044:./Library/stm32f4xx_cryp_aes.c ****         else
1045:./Library/stm32f4xx_cryp_aes.c ****         {
1046:./Library/stm32f4xx_cryp_aes.c ****           /* Wait until the OFNE flag is reset */
1047:./Library/stm32f4xx_cryp_aes.c ****           while(CRYP_GetFlagStatus(CRYP_FLAG_OFNE) == RESET)
1048:./Library/stm32f4xx_cryp_aes.c ****           {
1049:./Library/stm32f4xx_cryp_aes.c ****           }
 3367              		.loc 1 1049 11 is_stmt 1 discriminator 1 view .LVU1316
1047:./Library/stm32f4xx_cryp_aes.c ****           {
 3368              		.loc 1 1047 16 discriminator 1 view .LVU1317
1047:./Library/stm32f4xx_cryp_aes.c ****           {
 3369              		.loc 1 1047 17 is_stmt 0 discriminator 1 view .LVU1318
 3370 03ca 0420     		movs	r0, #4
 3371 03cc FFF7FEFF 		bl	CRYP_GetFlagStatus
 3372              	.LVL492:
1047:./Library/stm32f4xx_cryp_aes.c ****           {
 3373              		.loc 1 1047 16 discriminator 1 view .LVU1319
 3374 03d0 0028     		cmp	r0, #0
 3375 03d2 FAD0     		beq	.L89
1050:./Library/stm32f4xx_cryp_aes.c ****           
1051:./Library/stm32f4xx_cryp_aes.c ****           /* Read the Output block from the Output FIFO */
1052:./Library/stm32f4xx_cryp_aes.c ****           *(uint32_t*)(outputaddr) = CRYP_DataOut();
 3376              		.loc 1 1052 11 is_stmt 1 view .LVU1320
 3377              		.loc 1 1052 38 is_stmt 0 view .LVU1321
 3378 03d4 FFF7FEFF 		bl	CRYP_DataOut
 3379              	.LVL493:
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc0ffqbS.s 			page 100


 3380              		.loc 1 1052 36 view .LVU1322
 3381 03d8 CBF80000 		str	r0, [fp]
1053:./Library/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 3382              		.loc 1 1053 11 is_stmt 1 view .LVU1323
 3383              	.LVL494:
1054:./Library/stm32f4xx_cryp_aes.c ****           *(uint32_t*)(outputaddr) = CRYP_DataOut();
 3384              		.loc 1 1054 11 view .LVU1324
 3385              		.loc 1 1054 38 is_stmt 0 view .LVU1325
 3386 03dc FFF7FEFF 		bl	CRYP_DataOut
 3387              	.LVL495:
 3388              		.loc 1 1054 36 view .LVU1326
 3389 03e0 CBF80400 		str	r0, [fp, #4]
1055:./Library/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 3390              		.loc 1 1055 11 is_stmt 1 view .LVU1327
 3391              	.LVL496:
1056:./Library/stm32f4xx_cryp_aes.c ****           *(uint32_t*)(outputaddr) = CRYP_DataOut();
 3392              		.loc 1 1056 11 view .LVU1328
 3393              		.loc 1 1056 38 is_stmt 0 view .LVU1329
 3394 03e4 FFF7FEFF 		bl	CRYP_DataOut
 3395              	.LVL497:
 3396              		.loc 1 1056 36 view .LVU1330
 3397 03e8 CBF80800 		str	r0, [fp, #8]
1057:./Library/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 3398              		.loc 1 1057 11 is_stmt 1 view .LVU1331
 3399              	.LVL498:
1058:./Library/stm32f4xx_cryp_aes.c ****           *(uint32_t*)(outputaddr) = CRYP_DataOut();
 3400              		.loc 1 1058 11 view .LVU1332
 3401              		.loc 1 1058 38 is_stmt 0 view .LVU1333
 3402 03ec FFF7FEFF 		bl	CRYP_DataOut
 3403              	.LVL499:
 3404              		.loc 1 1058 36 view .LVU1334
 3405 03f0 CBF80C00 		str	r0, [fp, #12]
1059:./Library/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 3406              		.loc 1 1059 11 is_stmt 1 view .LVU1335
 3407              		.loc 1 1059 21 is_stmt 0 view .LVU1336
 3408 03f4 0BF1100B 		add	fp, fp, #16
 3409              	.LVL500:
 3410              		.loc 1 1059 21 view .LVU1337
 3411 03f8 C1E7     		b	.L88
 3412              	.LVL501:
 3413              	.L83:
1060:./Library/stm32f4xx_cryp_aes.c ****         }
1061:./Library/stm32f4xx_cryp_aes.c ****       }
1062:./Library/stm32f4xx_cryp_aes.c ****     }
1063:./Library/stm32f4xx_cryp_aes.c ****     
1064:./Library/stm32f4xx_cryp_aes.c ****     /***************************** final phase ********************************/
1065:./Library/stm32f4xx_cryp_aes.c ****     /* Select final phase */
1066:./Library/stm32f4xx_cryp_aes.c ****     CRYP_PhaseConfig(CRYP_Phase_Final);
 3414              		.loc 1 1066 5 is_stmt 1 view .LVU1338
 3415 03fa 4FF44030 		mov	r0, #196608
 3416 03fe FFF7FEFF 		bl	CRYP_PhaseConfig
 3417              	.LVL502:
1067:./Library/stm32f4xx_cryp_aes.c **** 
1068:./Library/stm32f4xx_cryp_aes.c ****     /* Enable Crypto processor */
1069:./Library/stm32f4xx_cryp_aes.c ****     CRYP_Cmd(ENABLE);
 3418              		.loc 1 1069 5 view .LVU1339
 3419 0402 0120     		movs	r0, #1
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc0ffqbS.s 			page 101


 3420 0404 FFF7FEFF 		bl	CRYP_Cmd
 3421              	.LVL503:
1070:./Library/stm32f4xx_cryp_aes.c ****     
1071:./Library/stm32f4xx_cryp_aes.c ****     if(CRYP_GetCmdStatus() == DISABLE)
 3422              		.loc 1 1071 5 view .LVU1340
 3423              		.loc 1 1071 8 is_stmt 0 view .LVU1341
 3424 0408 FFF7FEFF 		bl	CRYP_GetCmdStatus
 3425              	.LVL504:
 3426              		.loc 1 1071 7 view .LVU1342
 3427 040c 0646     		mov	r6, r0
 3428 040e 30B3     		cbz	r0, .L63
1072:./Library/stm32f4xx_cryp_aes.c ****     {
1073:./Library/stm32f4xx_cryp_aes.c ****       /* The CRYP peripheral clock is not enabled or the device doesn't embed 
1074:./Library/stm32f4xx_cryp_aes.c ****          the CRYP peripheral (please check the device sales type. */
1075:./Library/stm32f4xx_cryp_aes.c ****       return(ERROR);
1076:./Library/stm32f4xx_cryp_aes.c ****     }
1077:./Library/stm32f4xx_cryp_aes.c ****     
1078:./Library/stm32f4xx_cryp_aes.c ****     /* Write number of bits concatenated with header in the IN FIFO */
1079:./Library/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(__REV(headerlength>>32));
 3429              		.loc 1 1079 5 is_stmt 1 view .LVU1343
 3430              	.LVL505:
 3431              	.LBB406:
 3432              	.LBI406:
 495:./CORE/core_cmInstr.h **** {
 3433              		.loc 2 495 57 view .LVU1344
 3434              	.LBB407:
 3435              		.loc 2 498 3 view .LVU1345
 3436              		.loc 2 498 3 is_stmt 0 view .LVU1346
 3437              	.LBE407:
 3438              	.LBE406:
 3439              		.loc 1 1079 5 view .LVU1347
 3440 0410 0020     		movs	r0, #0
 3441              	.LVL506:
 3442              		.loc 1 1079 5 view .LVU1348
 3443 0412 FFF7FEFF 		bl	CRYP_DataIn
 3444              	.LVL507:
1080:./Library/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(__REV(headerlength));
 3445              		.loc 1 1080 5 is_stmt 1 view .LVU1349
 3446              	.LBB408:
 3447              	.LBI408:
 495:./CORE/core_cmInstr.h **** {
 3448              		.loc 2 495 57 view .LVU1350
 3449              	.LBB409:
 3450              		.loc 2 498 3 view .LVU1351
 3451              		.loc 2 498 3 is_stmt 0 view .LVU1352
 3452              	.LBE409:
 3453              	.LBE408:
 3454              		.loc 1 1080 5 view .LVU1353
 3455 0416 029B     		ldr	r3, [sp, #8]
 3456 0418 18BA     		rev	r0, r3
 3457 041a FFF7FEFF 		bl	CRYP_DataIn
 3458              	.LVL508:
1081:./Library/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(__REV(inputlength>>32));
 3459              		.loc 1 1081 5 is_stmt 1 view .LVU1354
 3460              	.LBB410:
 3461              	.LBI410:
 495:./CORE/core_cmInstr.h **** {
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc0ffqbS.s 			page 102


 3462              		.loc 2 495 57 view .LVU1355
 3463              	.LBB411:
 3464              		.loc 2 498 3 view .LVU1356
 3465              		.loc 2 498 3 is_stmt 0 view .LVU1357
 3466              	.LBE411:
 3467              	.LBE410:
 3468              		.loc 1 1081 5 view .LVU1358
 3469 041e 0020     		movs	r0, #0
 3470              	.LVL509:
 3471              		.loc 1 1081 5 view .LVU1359
 3472 0420 FFF7FEFF 		bl	CRYP_DataIn
 3473              	.LVL510:
1082:./Library/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(__REV(inputlength));
 3474              		.loc 1 1082 5 is_stmt 1 view .LVU1360
 3475              	.LBB412:
 3476              	.LBI412:
 495:./CORE/core_cmInstr.h **** {
 3477              		.loc 2 495 57 view .LVU1361
 3478              	.LBB413:
 3479              		.loc 2 498 3 view .LVU1362
 3480              		.loc 2 498 3 is_stmt 0 view .LVU1363
 3481              	.LBE413:
 3482              	.LBE412:
 3483              		.loc 1 1082 5 view .LVU1364
 3484 0424 039B     		ldr	r3, [sp, #12]
 3485 0426 18BA     		rev	r0, r3
 3486 0428 FFF7FEFF 		bl	CRYP_DataIn
 3487              	.LVL511:
1083:./Library/stm32f4xx_cryp_aes.c ****     /* Wait until the OFNE flag is reset */
1084:./Library/stm32f4xx_cryp_aes.c ****     while(CRYP_GetFlagStatus(CRYP_FLAG_OFNE) == RESET)
 3488              		.loc 1 1084 5 is_stmt 1 view .LVU1365
 3489              	.L90:
1085:./Library/stm32f4xx_cryp_aes.c ****     {
1086:./Library/stm32f4xx_cryp_aes.c ****     }
 3490              		.loc 1 1086 5 discriminator 1 view .LVU1366
1084:./Library/stm32f4xx_cryp_aes.c ****     {
 3491              		.loc 1 1084 10 discriminator 1 view .LVU1367
1084:./Library/stm32f4xx_cryp_aes.c ****     {
 3492              		.loc 1 1084 11 is_stmt 0 discriminator 1 view .LVU1368
 3493 042c 0420     		movs	r0, #4
 3494 042e FFF7FEFF 		bl	CRYP_GetFlagStatus
 3495              	.LVL512:
1084:./Library/stm32f4xx_cryp_aes.c ****     {
 3496              		.loc 1 1084 10 discriminator 1 view .LVU1369
 3497 0432 0028     		cmp	r0, #0
 3498 0434 FAD0     		beq	.L90
1087:./Library/stm32f4xx_cryp_aes.c ****     
1088:./Library/stm32f4xx_cryp_aes.c ****     tagaddr = (uint32_t)AuthTAG;
 3499              		.loc 1 1088 5 is_stmt 1 view .LVU1370
1089:./Library/stm32f4xx_cryp_aes.c ****     /* Read the Auth TAG in the IN FIFO */
1090:./Library/stm32f4xx_cryp_aes.c ****     *(uint32_t*)(tagaddr) = CRYP_DataOut();
 3500              		.loc 1 1090 5 view .LVU1371
 3501              		.loc 1 1090 29 is_stmt 0 view .LVU1372
 3502 0436 FFF7FEFF 		bl	CRYP_DataOut
 3503              	.LVL513:
 3504              		.loc 1 1090 27 view .LVU1373
 3505 043a 259B     		ldr	r3, [sp, #148]
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc0ffqbS.s 			page 103


 3506 043c 1860     		str	r0, [r3]
1091:./Library/stm32f4xx_cryp_aes.c ****     tagaddr+=4;
 3507              		.loc 1 1091 5 is_stmt 1 view .LVU1374
 3508              	.LVL514:
1092:./Library/stm32f4xx_cryp_aes.c ****     *(uint32_t*)(tagaddr) = CRYP_DataOut();
 3509              		.loc 1 1092 5 view .LVU1375
 3510              		.loc 1 1092 29 is_stmt 0 view .LVU1376
 3511 043e FFF7FEFF 		bl	CRYP_DataOut
 3512              	.LVL515:
 3513              		.loc 1 1092 27 view .LVU1377
 3514 0442 259B     		ldr	r3, [sp, #148]
 3515 0444 5860     		str	r0, [r3, #4]
1093:./Library/stm32f4xx_cryp_aes.c ****     tagaddr+=4;
 3516              		.loc 1 1093 5 is_stmt 1 view .LVU1378
 3517              	.LVL516:
1094:./Library/stm32f4xx_cryp_aes.c ****     *(uint32_t*)(tagaddr) = CRYP_DataOut();
 3518              		.loc 1 1094 5 view .LVU1379
 3519              		.loc 1 1094 29 is_stmt 0 view .LVU1380
 3520 0446 FFF7FEFF 		bl	CRYP_DataOut
 3521              	.LVL517:
 3522              		.loc 1 1094 27 view .LVU1381
 3523 044a 259B     		ldr	r3, [sp, #148]
 3524 044c 9860     		str	r0, [r3, #8]
1095:./Library/stm32f4xx_cryp_aes.c ****     tagaddr+=4;
 3525              		.loc 1 1095 5 is_stmt 1 view .LVU1382
 3526              	.LVL518:
1096:./Library/stm32f4xx_cryp_aes.c ****     *(uint32_t*)(tagaddr) = CRYP_DataOut();
 3527              		.loc 1 1096 5 view .LVU1383
 3528              		.loc 1 1096 29 is_stmt 0 view .LVU1384
 3529 044e FFF7FEFF 		bl	CRYP_DataOut
 3530              	.LVL519:
 3531              		.loc 1 1096 27 view .LVU1385
 3532 0452 259B     		ldr	r3, [sp, #148]
 3533 0454 D860     		str	r0, [r3, #12]
1097:./Library/stm32f4xx_cryp_aes.c ****     tagaddr+=4;
 3534              		.loc 1 1097 5 is_stmt 1 view .LVU1386
 3535              	.LVL520:
1096:./Library/stm32f4xx_cryp_aes.c ****     *(uint32_t*)(tagaddr) = CRYP_DataOut();
 3536              		.loc 1 1096 27 is_stmt 0 view .LVU1387
 3537 0456 2E46     		mov	r6, r5
 3538              	.LVL521:
 3539              	.L76:
1098:./Library/stm32f4xx_cryp_aes.c ****   }
1099:./Library/stm32f4xx_cryp_aes.c ****   /* Disable Crypto */
1100:./Library/stm32f4xx_cryp_aes.c ****   CRYP_Cmd(DISABLE);
 3540              		.loc 1 1100 3 is_stmt 1 view .LVU1388
 3541 0458 0020     		movs	r0, #0
 3542              	.LVL522:
 3543              		.loc 1 1100 3 is_stmt 0 view .LVU1389
 3544 045a FFF7FEFF 		bl	CRYP_Cmd
 3545              	.LVL523:
1101:./Library/stm32f4xx_cryp_aes.c **** 
1102:./Library/stm32f4xx_cryp_aes.c ****   return status;
 3546              		.loc 1 1102 3 is_stmt 1 view .LVU1390
 3547              	.L63:
1103:./Library/stm32f4xx_cryp_aes.c **** }
 3548              		.loc 1 1103 1 is_stmt 0 view .LVU1391
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc0ffqbS.s 			page 104


 3549 045e 3046     		mov	r0, r6
 3550 0460 17B0     		add	sp, sp, #92
 3551              	.LCFI11:
 3552              		.cfi_def_cfa_offset 36
 3553              		@ sp needed
 3554 0462 BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 3555              		.loc 1 1103 1 view .LVU1392
 3556              		.cfi_endproc
 3557              	.LFE126:
 3559              		.section	.text.CRYP_AES_CCM,"ax",%progbits
 3560              		.align	1
 3561              		.global	CRYP_AES_CCM
 3562              		.syntax unified
 3563              		.thumb
 3564              		.thumb_func
 3566              	CRYP_AES_CCM:
 3567              	.LVL524:
 3568              	.LFB127:
1104:./Library/stm32f4xx_cryp_aes.c **** 
1105:./Library/stm32f4xx_cryp_aes.c **** /**
1106:./Library/stm32f4xx_cryp_aes.c ****   * @brief  Encrypt and decrypt using AES in CCM Mode. The GCM and CCM modes
1107:./Library/stm32f4xx_cryp_aes.c ****   *         are available only on STM32F437x Devices.
1108:./Library/stm32f4xx_cryp_aes.c ****   * @param  Mode: encryption or decryption Mode.
1109:./Library/stm32f4xx_cryp_aes.c ****   *          This parameter can be one of the following values:
1110:./Library/stm32f4xx_cryp_aes.c ****   *            @arg MODE_ENCRYPT: Encryption
1111:./Library/stm32f4xx_cryp_aes.c ****   *            @arg MODE_DECRYPT: Decryption
1112:./Library/stm32f4xx_cryp_aes.c ****   * @param  Nonce: the nonce used for AES algorithm. It shall be unique for each processing.
1113:./Library/stm32f4xx_cryp_aes.c ****   * @param  Key: Key used for AES algorithm.
1114:./Library/stm32f4xx_cryp_aes.c ****   * @param  Keysize: length of the Key, must be a 128, 192 or 256.
1115:./Library/stm32f4xx_cryp_aes.c ****   * @param  Input: pointer to the Input buffer.
1116:./Library/stm32f4xx_cryp_aes.c ****   * @param  Ilength: length of the Input buffer in bytes, must be a multiple of 16.
1117:./Library/stm32f4xx_cryp_aes.c ****   * @param  Header: pointer to the header buffer.
1118:./Library/stm32f4xx_cryp_aes.c ****   * @param  Hlength: length of the header buffer in bytes.
1119:./Library/stm32f4xx_cryp_aes.c ****   * @param  HBuffer: pointer to temporary buffer used to append the header
1120:./Library/stm32f4xx_cryp_aes.c ****   *         HBuffer size must be equal to Hlength + 21
1121:./Library/stm32f4xx_cryp_aes.c ****   * @param  Output: pointer to the returned buffer.
1122:./Library/stm32f4xx_cryp_aes.c ****   * @param  AuthTAG: pointer to the authentication TAG buffer.
1123:./Library/stm32f4xx_cryp_aes.c ****   * @param  TAGSize: the size of the TAG (called also MAC).
1124:./Library/stm32f4xx_cryp_aes.c ****   * @retval An ErrorStatus enumeration value:
1125:./Library/stm32f4xx_cryp_aes.c ****   *          - SUCCESS: Operation done
1126:./Library/stm32f4xx_cryp_aes.c ****   *          - ERROR: Operation failed
1127:./Library/stm32f4xx_cryp_aes.c ****   */
1128:./Library/stm32f4xx_cryp_aes.c **** ErrorStatus CRYP_AES_CCM(uint8_t Mode, 
1129:./Library/stm32f4xx_cryp_aes.c ****                          uint8_t* Nonce, uint32_t NonceSize,
1130:./Library/stm32f4xx_cryp_aes.c ****                          uint8_t *Key, uint16_t Keysize,
1131:./Library/stm32f4xx_cryp_aes.c ****                          uint8_t *Input, uint32_t ILength,
1132:./Library/stm32f4xx_cryp_aes.c ****                          uint8_t *Header, uint32_t HLength, uint8_t *HBuffer,
1133:./Library/stm32f4xx_cryp_aes.c ****                          uint8_t *Output,
1134:./Library/stm32f4xx_cryp_aes.c ****                          uint8_t *AuthTAG, uint32_t TAGSize)
1135:./Library/stm32f4xx_cryp_aes.c **** {
 3569              		.loc 1 1135 1 is_stmt 1 view -0
 3570              		.cfi_startproc
 3571              		@ args = 36, pretend = 0, frame = 128
 3572              		@ frame_needed = 0, uses_anonymous_args = 0
 3573              		.loc 1 1135 1 is_stmt 0 view .LVU1394
 3574 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
 3575              	.LCFI12:
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc0ffqbS.s 			page 105


 3576              		.cfi_def_cfa_offset 36
 3577              		.cfi_offset 4, -36
 3578              		.cfi_offset 5, -32
 3579              		.cfi_offset 6, -28
 3580              		.cfi_offset 7, -24
 3581              		.cfi_offset 8, -20
 3582              		.cfi_offset 9, -16
 3583              		.cfi_offset 10, -12
 3584              		.cfi_offset 11, -8
 3585              		.cfi_offset 14, -4
 3586 0004 A1B0     		sub	sp, sp, #132
 3587              	.LCFI13:
 3588              		.cfi_def_cfa_offset 168
 3589 0006 0190     		str	r0, [sp, #4]
 3590 0008 1F46     		mov	r7, r3
 3591 000a BDF8A8B0 		ldrh	fp, [sp, #168]
 3592 000e DDF8B080 		ldr	r8, [sp, #176]
 3593 0012 DDF8B4E0 		ldr	lr, [sp, #180]
 3594 0016 2E9C     		ldr	r4, [sp, #184]
 3595 0018 DDF8BCC0 		ldr	ip, [sp, #188]
 3596 001c DDF8C890 		ldr	r9, [sp, #200]
1136:./Library/stm32f4xx_cryp_aes.c ****   CRYP_InitTypeDef AES_CRYP_InitStructure;
 3597              		.loc 1 1136 3 is_stmt 1 view .LVU1395
1137:./Library/stm32f4xx_cryp_aes.c ****   CRYP_KeyInitTypeDef AES_CRYP_KeyInitStructure;
 3598              		.loc 1 1137 3 view .LVU1396
1138:./Library/stm32f4xx_cryp_aes.c ****   CRYP_IVInitTypeDef AES_CRYP_IVInitStructure;
 3599              		.loc 1 1138 3 view .LVU1397
1139:./Library/stm32f4xx_cryp_aes.c ****   __IO uint32_t counter = 0;
 3600              		.loc 1 1139 3 view .LVU1398
 3601              		.loc 1 1139 17 is_stmt 0 view .LVU1399
 3602 0020 0023     		movs	r3, #0
 3603              	.LVL525:
 3604              		.loc 1 1139 17 view .LVU1400
 3605 0022 0F93     		str	r3, [sp, #60]
1140:./Library/stm32f4xx_cryp_aes.c ****   uint32_t busystatus = 0;
 3606              		.loc 1 1140 3 is_stmt 1 view .LVU1401
 3607              	.LVL526:
1141:./Library/stm32f4xx_cryp_aes.c ****   ErrorStatus status = SUCCESS;
 3608              		.loc 1 1141 3 view .LVU1402
1142:./Library/stm32f4xx_cryp_aes.c ****   uint32_t keyaddr    = (uint32_t)Key;
 3609              		.loc 1 1142 3 view .LVU1403
1143:./Library/stm32f4xx_cryp_aes.c ****   uint32_t inputaddr  = (uint32_t)Input;
 3610              		.loc 1 1143 3 view .LVU1404
 3611              		.loc 1 1143 12 is_stmt 0 view .LVU1405
 3612 0024 2B9D     		ldr	r5, [sp, #172]
 3613              	.LVL527:
1144:./Library/stm32f4xx_cryp_aes.c ****   uint32_t outputaddr = (uint32_t)Output;
 3614              		.loc 1 1144 3 is_stmt 1 view .LVU1406
 3615              		.loc 1 1144 12 is_stmt 0 view .LVU1407
 3616 0026 DDF8C0A0 		ldr	r10, [sp, #192]
 3617              	.LVL528:
1145:./Library/stm32f4xx_cryp_aes.c ****   uint32_t headeraddr = (uint32_t)Header;
 3618              		.loc 1 1145 3 is_stmt 1 view .LVU1408
 3619              		.loc 1 1145 12 is_stmt 0 view .LVU1409
 3620 002a 7646     		mov	r6, lr
 3621              	.LVL529:
1146:./Library/stm32f4xx_cryp_aes.c ****   uint32_t tagaddr = (uint32_t)AuthTAG;
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc0ffqbS.s 			page 106


 3622              		.loc 1 1146 3 is_stmt 1 view .LVU1410
1147:./Library/stm32f4xx_cryp_aes.c ****   uint32_t headersize = HLength;
 3623              		.loc 1 1147 3 view .LVU1411
1148:./Library/stm32f4xx_cryp_aes.c ****   uint32_t loopcounter = 0;
 3624              		.loc 1 1148 3 view .LVU1412
1149:./Library/stm32f4xx_cryp_aes.c ****   uint32_t bufferidx = 0;
 3625              		.loc 1 1149 3 view .LVU1413
1150:./Library/stm32f4xx_cryp_aes.c ****   uint8_t blockb0[16] = {0};/* Block B0 */
 3626              		.loc 1 1150 3 view .LVU1414
 3627              		.loc 1 1150 11 is_stmt 0 view .LVU1415
 3628 002c 0B93     		str	r3, [sp, #44]
 3629 002e 0C93     		str	r3, [sp, #48]
 3630 0030 0D93     		str	r3, [sp, #52]
 3631 0032 0E93     		str	r3, [sp, #56]
1151:./Library/stm32f4xx_cryp_aes.c ****   uint8_t ctr[16] = {0}; /* Counter */
 3632              		.loc 1 1151 3 is_stmt 1 view .LVU1416
 3633              		.loc 1 1151 11 is_stmt 0 view .LVU1417
 3634 0034 0793     		str	r3, [sp, #28]
 3635 0036 0893     		str	r3, [sp, #32]
 3636 0038 0993     		str	r3, [sp, #36]
 3637 003a 0A93     		str	r3, [sp, #40]
1152:./Library/stm32f4xx_cryp_aes.c ****   uint32_t temptag[4] = {0}; /* temporary TAG (MAC) */
 3638              		.loc 1 1152 3 is_stmt 1 view .LVU1418
 3639              		.loc 1 1152 12 is_stmt 0 view .LVU1419
 3640 003c 0393     		str	r3, [sp, #12]
 3641 003e 0493     		str	r3, [sp, #16]
 3642 0040 0593     		str	r3, [sp, #20]
 3643 0042 0693     		str	r3, [sp, #24]
1153:./Library/stm32f4xx_cryp_aes.c ****   uint32_t ctraddr = (uint32_t)ctr;
 3644              		.loc 1 1153 3 is_stmt 1 view .LVU1420
 3645              	.LVL530:
1154:./Library/stm32f4xx_cryp_aes.c ****   uint32_t b0addr = (uint32_t)blockb0;
 3646              		.loc 1 1154 3 view .LVU1421
1155:./Library/stm32f4xx_cryp_aes.c ****   
1156:./Library/stm32f4xx_cryp_aes.c ****   /************************ Formatting the header block ***********************/
1157:./Library/stm32f4xx_cryp_aes.c ****   if(headersize != 0)
 3647              		.loc 1 1157 3 view .LVU1422
 3648              		.loc 1 1157 5 is_stmt 0 view .LVU1423
 3649 0044 54B3     		cbz	r4, .L105
1158:./Library/stm32f4xx_cryp_aes.c ****   {
1159:./Library/stm32f4xx_cryp_aes.c ****     /* Check that the associated data (or header) length is lower than 2^16 - 2^8 = 65536 - 256 = 6
1160:./Library/stm32f4xx_cryp_aes.c ****     if(headersize < 65280)
 3650              		.loc 1 1160 5 is_stmt 1 view .LVU1424
 3651              		.loc 1 1160 7 is_stmt 0 view .LVU1425
 3652 0046 B4F57F4F 		cmp	r4, #65280
 3653 004a 09D2     		bcs	.L106
1161:./Library/stm32f4xx_cryp_aes.c ****     {
1162:./Library/stm32f4xx_cryp_aes.c ****       HBuffer[bufferidx++] = (uint8_t) ((headersize >> 8) & 0xFF);
 3654              		.loc 1 1162 7 is_stmt 1 view .LVU1426
 3655              	.LVL531:
 3656              		.loc 1 1162 30 is_stmt 0 view .LVU1427
 3657 004c C4F30723 		ubfx	r3, r4, #8, #8
 3658              		.loc 1 1162 28 view .LVU1428
 3659 0050 8CF80030 		strb	r3, [ip]
1163:./Library/stm32f4xx_cryp_aes.c ****       HBuffer[bufferidx++] = (uint8_t) ((headersize) & 0xFF);
 3660              		.loc 1 1163 7 is_stmt 1 view .LVU1429
 3661              	.LVL532:
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc0ffqbS.s 			page 107


 3662              		.loc 1 1163 28 is_stmt 0 view .LVU1430
 3663 0054 8CF80140 		strb	r4, [ip, #1]
1164:./Library/stm32f4xx_cryp_aes.c ****       headersize += 2;
 3664              		.loc 1 1164 7 is_stmt 1 view .LVU1431
 3665              		.loc 1 1164 18 is_stmt 0 view .LVU1432
 3666 0058 0234     		adds	r4, r4, #2
 3667              	.LVL533:
1163:./Library/stm32f4xx_cryp_aes.c ****       HBuffer[bufferidx++] = (uint8_t) ((headersize) & 0xFF);
 3668              		.loc 1 1163 24 view .LVU1433
 3669 005a 0220     		movs	r0, #2
 3670              	.LVL534:
 3671              	.L107:
1165:./Library/stm32f4xx_cryp_aes.c ****     }
1166:./Library/stm32f4xx_cryp_aes.c ****     else
1167:./Library/stm32f4xx_cryp_aes.c ****     {
1168:./Library/stm32f4xx_cryp_aes.c ****       /* header is encoded as 0xff || 0xfe || [headersize]32, i.e., six octets */
1169:./Library/stm32f4xx_cryp_aes.c ****       HBuffer[bufferidx++] = 0xFF;
1170:./Library/stm32f4xx_cryp_aes.c ****       HBuffer[bufferidx++] = 0xFE;
1171:./Library/stm32f4xx_cryp_aes.c ****       HBuffer[bufferidx++] = headersize & 0xff000000;
1172:./Library/stm32f4xx_cryp_aes.c ****       HBuffer[bufferidx++] = headersize & 0x00ff0000;
1173:./Library/stm32f4xx_cryp_aes.c ****       HBuffer[bufferidx++] = headersize & 0x0000ff00;
1174:./Library/stm32f4xx_cryp_aes.c ****       HBuffer[bufferidx++] = headersize & 0x000000ff;
1175:./Library/stm32f4xx_cryp_aes.c ****       headersize += 6;
1176:./Library/stm32f4xx_cryp_aes.c ****     }
1177:./Library/stm32f4xx_cryp_aes.c ****     /* Copy the header buffer in internal buffer "HBuffer" */
1178:./Library/stm32f4xx_cryp_aes.c ****     for(loopcounter = 0; loopcounter < headersize; loopcounter++)
 3672              		.loc 1 1178 5 is_stmt 1 view .LVU1434
 3673              		.loc 1 1178 21 is_stmt 0 view .LVU1435
 3674 005c 0023     		movs	r3, #0
 3675              		.loc 1 1178 5 view .LVU1436
 3676 005e 17E0     		b	.L108
 3677              	.LVL535:
 3678              	.L106:
1169:./Library/stm32f4xx_cryp_aes.c ****       HBuffer[bufferidx++] = 0xFE;
 3679              		.loc 1 1169 7 is_stmt 1 view .LVU1437
1169:./Library/stm32f4xx_cryp_aes.c ****       HBuffer[bufferidx++] = 0xFE;
 3680              		.loc 1 1169 28 is_stmt 0 view .LVU1438
 3681 0060 FF23     		movs	r3, #255
 3682 0062 8CF80030 		strb	r3, [ip]
1170:./Library/stm32f4xx_cryp_aes.c ****       HBuffer[bufferidx++] = headersize & 0xff000000;
 3683              		.loc 1 1170 7 is_stmt 1 view .LVU1439
 3684              	.LVL536:
1170:./Library/stm32f4xx_cryp_aes.c ****       HBuffer[bufferidx++] = headersize & 0xff000000;
 3685              		.loc 1 1170 28 is_stmt 0 view .LVU1440
 3686 0066 FE23     		movs	r3, #254
 3687 0068 8CF80130 		strb	r3, [ip, #1]
1171:./Library/stm32f4xx_cryp_aes.c ****       HBuffer[bufferidx++] = headersize & 0x00ff0000;
 3688              		.loc 1 1171 7 is_stmt 1 view .LVU1441
 3689              	.LVL537:
1171:./Library/stm32f4xx_cryp_aes.c ****       HBuffer[bufferidx++] = headersize & 0x00ff0000;
 3690              		.loc 1 1171 28 is_stmt 0 view .LVU1442
 3691 006c 0023     		movs	r3, #0
 3692 006e 8CF80230 		strb	r3, [ip, #2]
1172:./Library/stm32f4xx_cryp_aes.c ****       HBuffer[bufferidx++] = headersize & 0x0000ff00;
 3693              		.loc 1 1172 7 is_stmt 1 view .LVU1443
 3694              	.LVL538:
1172:./Library/stm32f4xx_cryp_aes.c ****       HBuffer[bufferidx++] = headersize & 0x0000ff00;
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc0ffqbS.s 			page 108


 3695              		.loc 1 1172 28 is_stmt 0 view .LVU1444
 3696 0072 8CF80330 		strb	r3, [ip, #3]
1173:./Library/stm32f4xx_cryp_aes.c ****       HBuffer[bufferidx++] = headersize & 0x000000ff;
 3697              		.loc 1 1173 7 is_stmt 1 view .LVU1445
 3698              	.LVL539:
1173:./Library/stm32f4xx_cryp_aes.c ****       HBuffer[bufferidx++] = headersize & 0x000000ff;
 3699              		.loc 1 1173 28 is_stmt 0 view .LVU1446
 3700 0076 8CF80430 		strb	r3, [ip, #4]
1174:./Library/stm32f4xx_cryp_aes.c ****       headersize += 6;
 3701              		.loc 1 1174 7 is_stmt 1 view .LVU1447
 3702              	.LVL540:
1174:./Library/stm32f4xx_cryp_aes.c ****       headersize += 6;
 3703              		.loc 1 1174 28 is_stmt 0 view .LVU1448
 3704 007a 8CF80540 		strb	r4, [ip, #5]
1175:./Library/stm32f4xx_cryp_aes.c ****     }
 3705              		.loc 1 1175 7 is_stmt 1 view .LVU1449
1175:./Library/stm32f4xx_cryp_aes.c ****     }
 3706              		.loc 1 1175 18 is_stmt 0 view .LVU1450
 3707 007e 0634     		adds	r4, r4, #6
 3708              	.LVL541:
1174:./Library/stm32f4xx_cryp_aes.c ****       headersize += 6;
 3709              		.loc 1 1174 24 view .LVU1451
 3710 0080 0620     		movs	r0, #6
 3711              	.LVL542:
1174:./Library/stm32f4xx_cryp_aes.c ****       headersize += 6;
 3712              		.loc 1 1174 24 view .LVU1452
 3713 0082 EBE7     		b	.L107
 3714              	.LVL543:
 3715              	.L109:
1179:./Library/stm32f4xx_cryp_aes.c ****     {
1180:./Library/stm32f4xx_cryp_aes.c ****       HBuffer[bufferidx++] = Header[loopcounter];
 3716              		.loc 1 1180 7 is_stmt 1 discriminator 3 view .LVU1453
 3717              		.loc 1 1180 36 is_stmt 0 discriminator 3 view .LVU1454
 3718 0084 1EF80360 		ldrb	r6, [lr, r3]	@ zero_extendqisi2
 3719              		.loc 1 1180 28 discriminator 3 view .LVU1455
 3720 0088 0CF80060 		strb	r6, [ip, r0]
1178:./Library/stm32f4xx_cryp_aes.c ****     {
 3721              		.loc 1 1178 52 is_stmt 1 discriminator 3 view .LVU1456
1178:./Library/stm32f4xx_cryp_aes.c ****     {
 3722              		.loc 1 1178 63 is_stmt 0 discriminator 3 view .LVU1457
 3723 008c 0133     		adds	r3, r3, #1
 3724              	.LVL544:
 3725              		.loc 1 1180 24 discriminator 3 view .LVU1458
 3726 008e 0130     		adds	r0, r0, #1
 3727              	.LVL545:
 3728              	.L108:
1178:./Library/stm32f4xx_cryp_aes.c ****     {
 3729              		.loc 1 1178 26 is_stmt 1 discriminator 1 view .LVU1459
1178:./Library/stm32f4xx_cryp_aes.c ****     {
 3730              		.loc 1 1178 5 is_stmt 0 discriminator 1 view .LVU1460
 3731 0090 9C42     		cmp	r4, r3
 3732 0092 F7D8     		bhi	.L109
1181:./Library/stm32f4xx_cryp_aes.c ****     }
1182:./Library/stm32f4xx_cryp_aes.c ****     /* Check if the header size is modulo 16 */
1183:./Library/stm32f4xx_cryp_aes.c ****     if ((headersize % 16) != 0)
 3733              		.loc 1 1183 5 is_stmt 1 view .LVU1461
 3734              		.loc 1 1183 8 is_stmt 0 view .LVU1462
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc0ffqbS.s 			page 109


 3735 0094 14F00F0F 		tst	r4, #15
 3736 0098 25D1     		bne	.L156
 3737              	.LVL546:
 3738              	.L111:
1184:./Library/stm32f4xx_cryp_aes.c ****     {
1185:./Library/stm32f4xx_cryp_aes.c ****       /* Padd the header buffer with 0s till the HBuffer length is modulo 16 */
1186:./Library/stm32f4xx_cryp_aes.c ****       for(loopcounter = headersize; loopcounter <= ((headersize/16) + 1) * 16; loopcounter++)
1187:./Library/stm32f4xx_cryp_aes.c ****       {
1188:./Library/stm32f4xx_cryp_aes.c ****         HBuffer[loopcounter] = 0;
1189:./Library/stm32f4xx_cryp_aes.c ****       }
1190:./Library/stm32f4xx_cryp_aes.c ****       /* Set the header size to modulo 16 */
1191:./Library/stm32f4xx_cryp_aes.c ****       headersize = ((headersize/16) + 1) * 16;
1192:./Library/stm32f4xx_cryp_aes.c ****     }
1193:./Library/stm32f4xx_cryp_aes.c ****     /* set the pointer headeraddr to HBuffer */
1194:./Library/stm32f4xx_cryp_aes.c ****     headeraddr = (uint32_t)HBuffer;
 3739              		.loc 1 1194 5 is_stmt 1 view .LVU1463
 3740              		.loc 1 1194 16 is_stmt 0 view .LVU1464
 3741 009a 6646     		mov	r6, ip
 3742              	.LVL547:
 3743              	.L105:
1195:./Library/stm32f4xx_cryp_aes.c ****   }
1196:./Library/stm32f4xx_cryp_aes.c ****   /************************* Formatting the block B0 **************************/
1197:./Library/stm32f4xx_cryp_aes.c ****   if(headersize != 0)
 3744              		.loc 1 1197 3 is_stmt 1 view .LVU1465
 3745              		.loc 1 1197 5 is_stmt 0 view .LVU1466
 3746 009c 14B1     		cbz	r4, .L113
1198:./Library/stm32f4xx_cryp_aes.c ****   {
1199:./Library/stm32f4xx_cryp_aes.c ****     blockb0[0] = 0x40;
 3747              		.loc 1 1199 5 is_stmt 1 view .LVU1467
 3748              		.loc 1 1199 16 is_stmt 0 view .LVU1468
 3749 009e 4023     		movs	r3, #64
 3750 00a0 8DF82C30 		strb	r3, [sp, #44]
 3751              	.L113:
1200:./Library/stm32f4xx_cryp_aes.c ****   }
1201:./Library/stm32f4xx_cryp_aes.c ****   /* Flags byte */
1202:./Library/stm32f4xx_cryp_aes.c ****   blockb0[0] |= 0u | (((( (uint8_t) TAGSize - 2) / 2) & 0x07 ) << 3 ) | ( ( (uint8_t) (15 - NonceSi
 3752              		.loc 1 1202 3 is_stmt 1 view .LVU1469
 3753              		.loc 1 1202 27 is_stmt 0 view .LVU1470
 3754 00a4 5FFA89F3 		uxtb	r3, r9
 3755              		.loc 1 1202 45 view .LVU1471
 3756 00a8 023B     		subs	r3, r3, #2
 3757              		.loc 1 1202 50 view .LVU1472
 3758 00aa 03EBD373 		add	r3, r3, r3, lsr #31
 3759 00ae 5B10     		asrs	r3, r3, #1
 3760              		.loc 1 1202 64 view .LVU1473
 3761 00b0 DB00     		lsls	r3, r3, #3
 3762              		.loc 1 1202 20 view .LVU1474
 3763 00b2 03F03803 		and	r3, r3, #56
 3764              		.loc 1 1202 104 view .LVU1475
 3765 00b6 C2F10E00 		rsb	r0, r2, #14
 3766              		.loc 1 1202 109 view .LVU1476
 3767 00ba 00F00700 		and	r0, r0, #7
 3768              		.loc 1 1202 71 view .LVU1477
 3769 00be 0343     		orrs	r3, r3, r0
 3770              		.loc 1 1202 14 view .LVU1478
 3771 00c0 9DF82C00 		ldrb	r0, [sp, #44]	@ zero_extendqisi2
 3772 00c4 0343     		orrs	r3, r3, r0
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc0ffqbS.s 			page 110


 3773 00c6 8DF82C30 		strb	r3, [sp, #44]
1203:./Library/stm32f4xx_cryp_aes.c ****   
1204:./Library/stm32f4xx_cryp_aes.c ****   for (loopcounter = 0; loopcounter < NonceSize; loopcounter++)
 3774              		.loc 1 1204 3 is_stmt 1 view .LVU1479
 3775              	.LVL548:
 3776              		.loc 1 1204 20 is_stmt 0 view .LVU1480
 3777 00ca 0023     		movs	r3, #0
 3778              		.loc 1 1204 3 view .LVU1481
 3779 00cc 16E0     		b	.L114
 3780              	.LVL549:
 3781              	.L112:
1188:./Library/stm32f4xx_cryp_aes.c ****       }
 3782              		.loc 1 1188 9 is_stmt 1 discriminator 3 view .LVU1482
1188:./Library/stm32f4xx_cryp_aes.c ****       }
 3783              		.loc 1 1188 30 is_stmt 0 discriminator 3 view .LVU1483
 3784 00ce 0023     		movs	r3, #0
 3785 00d0 0CF80030 		strb	r3, [ip, r0]
1186:./Library/stm32f4xx_cryp_aes.c ****       {
 3786              		.loc 1 1186 80 is_stmt 1 discriminator 3 view .LVU1484
1186:./Library/stm32f4xx_cryp_aes.c ****       {
 3787              		.loc 1 1186 91 is_stmt 0 discriminator 3 view .LVU1485
 3788 00d4 0130     		adds	r0, r0, #1
 3789              	.LVL550:
 3790              	.L110:
1186:./Library/stm32f4xx_cryp_aes.c ****       {
 3791              		.loc 1 1186 37 is_stmt 1 discriminator 1 view .LVU1486
1186:./Library/stm32f4xx_cryp_aes.c ****       {
 3792              		.loc 1 1186 64 is_stmt 0 discriminator 1 view .LVU1487
 3793 00d6 2309     		lsrs	r3, r4, #4
1186:./Library/stm32f4xx_cryp_aes.c ****       {
 3794              		.loc 1 1186 69 discriminator 1 view .LVU1488
 3795 00d8 0133     		adds	r3, r3, #1
1186:./Library/stm32f4xx_cryp_aes.c ****       {
 3796              		.loc 1 1186 74 discriminator 1 view .LVU1489
 3797 00da 1E01     		lsls	r6, r3, #4
1186:./Library/stm32f4xx_cryp_aes.c ****       {
 3798              		.loc 1 1186 7 discriminator 1 view .LVU1490
 3799 00dc B0EB031F 		cmp	r0, r3, lsl #4
 3800 00e0 F5D9     		bls	.L112
1191:./Library/stm32f4xx_cryp_aes.c ****     }
 3801              		.loc 1 1191 18 view .LVU1491
 3802 00e2 3446     		mov	r4, r6
 3803              	.LVL551:
1191:./Library/stm32f4xx_cryp_aes.c ****     }
 3804              		.loc 1 1191 18 view .LVU1492
 3805 00e4 D9E7     		b	.L111
 3806              	.LVL552:
 3807              	.L156:
1186:./Library/stm32f4xx_cryp_aes.c ****       {
 3808              		.loc 1 1186 23 view .LVU1493
 3809 00e6 2046     		mov	r0, r4
 3810              	.LVL553:
1186:./Library/stm32f4xx_cryp_aes.c ****       {
 3811              		.loc 1 1186 23 view .LVU1494
 3812 00e8 F5E7     		b	.L110
 3813              	.LVL554:
 3814              	.L115:
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc0ffqbS.s 			page 111


1205:./Library/stm32f4xx_cryp_aes.c ****   {
1206:./Library/stm32f4xx_cryp_aes.c ****     blockb0[loopcounter+1] = Nonce[loopcounter];
 3815              		.loc 1 1206 5 is_stmt 1 discriminator 3 view .LVU1495
 3816              		.loc 1 1206 35 is_stmt 0 discriminator 3 view .LVU1496
 3817 00ea C818     		adds	r0, r1, r3
 3818              		.loc 1 1206 24 discriminator 3 view .LVU1497
 3819 00ec 0133     		adds	r3, r3, #1
 3820              	.LVL555:
 3821              		.loc 1 1206 35 discriminator 3 view .LVU1498
 3822 00ee 90F800C0 		ldrb	ip, [r0]	@ zero_extendqisi2
 3823              		.loc 1 1206 28 discriminator 3 view .LVU1499
 3824 00f2 03F18000 		add	r0, r3, #128
 3825 00f6 6844     		add	r0, sp, r0
 3826 00f8 00F854CC 		strb	ip, [r0, #-84]
1204:./Library/stm32f4xx_cryp_aes.c ****   {
 3827              		.loc 1 1204 50 is_stmt 1 discriminator 3 view .LVU1500
 3828              	.LVL556:
 3829              	.L114:
1204:./Library/stm32f4xx_cryp_aes.c ****   {
 3830              		.loc 1 1204 25 discriminator 1 view .LVU1501
1204:./Library/stm32f4xx_cryp_aes.c ****   {
 3831              		.loc 1 1204 3 is_stmt 0 discriminator 1 view .LVU1502
 3832 00fc 9342     		cmp	r3, r2
 3833 00fe F4D3     		bcc	.L115
 3834 0100 06E0     		b	.L116
 3835              	.LVL557:
 3836              	.L117:
1207:./Library/stm32f4xx_cryp_aes.c ****   }
1208:./Library/stm32f4xx_cryp_aes.c ****   for ( ; loopcounter < 13; loopcounter++)
1209:./Library/stm32f4xx_cryp_aes.c ****   {
1210:./Library/stm32f4xx_cryp_aes.c ****     blockb0[loopcounter+1] = 0;
 3837              		.loc 1 1210 5 is_stmt 1 discriminator 2 view .LVU1503
 3838              		.loc 1 1210 24 is_stmt 0 discriminator 2 view .LVU1504
 3839 0102 0133     		adds	r3, r3, #1
 3840              	.LVL558:
 3841              		.loc 1 1210 28 discriminator 2 view .LVU1505
 3842 0104 03F18001 		add	r1, r3, #128
 3843 0108 6944     		add	r1, sp, r1
 3844 010a 0020     		movs	r0, #0
 3845 010c 01F8540C 		strb	r0, [r1, #-84]
1208:./Library/stm32f4xx_cryp_aes.c ****   {
 3846              		.loc 1 1208 29 is_stmt 1 discriminator 2 view .LVU1506
 3847              	.LVL559:
 3848              	.L116:
1208:./Library/stm32f4xx_cryp_aes.c ****   {
 3849              		.loc 1 1208 11 discriminator 1 view .LVU1507
1208:./Library/stm32f4xx_cryp_aes.c ****   {
 3850              		.loc 1 1208 3 is_stmt 0 discriminator 1 view .LVU1508
 3851 0110 0C2B     		cmp	r3, #12
 3852 0112 F6D9     		bls	.L117
1211:./Library/stm32f4xx_cryp_aes.c ****   }
1212:./Library/stm32f4xx_cryp_aes.c ****   
1213:./Library/stm32f4xx_cryp_aes.c ****   blockb0[14] = ((ILength >> 8) & 0xFF);
 3853              		.loc 1 1213 3 is_stmt 1 view .LVU1509
 3854              		.loc 1 1213 27 is_stmt 0 view .LVU1510
 3855 0114 4FEA1823 		lsr	r3, r8, #8
 3856              	.LVL560:
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc0ffqbS.s 			page 112


 3857              		.loc 1 1213 15 view .LVU1511
 3858 0118 8DF83A30 		strb	r3, [sp, #58]
1214:./Library/stm32f4xx_cryp_aes.c ****   blockb0[15] = (ILength & 0xFF);
 3859              		.loc 1 1214 3 is_stmt 1 view .LVU1512
 3860              		.loc 1 1214 15 is_stmt 0 view .LVU1513
 3861 011c 8DF83B80 		strb	r8, [sp, #59]
1215:./Library/stm32f4xx_cryp_aes.c ****   
1216:./Library/stm32f4xx_cryp_aes.c ****   /************************* Formatting the initial counter *******************/
1217:./Library/stm32f4xx_cryp_aes.c ****   /* Byte 0:
1218:./Library/stm32f4xx_cryp_aes.c ****      Bits 7 and 6 are reserved and shall be set to 0
1219:./Library/stm32f4xx_cryp_aes.c ****      Bits 3, 4, and 5 shall also be set to 0, to ensure that all the counter blocks
1220:./Library/stm32f4xx_cryp_aes.c ****      are distinct from B0
1221:./Library/stm32f4xx_cryp_aes.c ****      Bits 0, 1, and 2 contain the same encoding of q as in B0
1222:./Library/stm32f4xx_cryp_aes.c ****   */
1223:./Library/stm32f4xx_cryp_aes.c ****   ctr[0] = blockb0[0] & 0x07;
 3862              		.loc 1 1223 3 is_stmt 1 view .LVU1514
 3863              		.loc 1 1223 19 is_stmt 0 view .LVU1515
 3864 0120 9DF82C30 		ldrb	r3, [sp, #44]	@ zero_extendqisi2
 3865              		.loc 1 1223 23 view .LVU1516
 3866 0124 03F00703 		and	r3, r3, #7
 3867              		.loc 1 1223 10 view .LVU1517
 3868 0128 8DF81C30 		strb	r3, [sp, #28]
1224:./Library/stm32f4xx_cryp_aes.c ****   /* byte 1 to NonceSize is the IV (Nonce) */
1225:./Library/stm32f4xx_cryp_aes.c ****   for(loopcounter = 1; loopcounter < NonceSize + 1; loopcounter++)
 3869              		.loc 1 1225 3 is_stmt 1 view .LVU1518
 3870              	.LVL561:
 3871              		.loc 1 1225 19 is_stmt 0 view .LVU1519
 3872 012c 0123     		movs	r3, #1
 3873              		.loc 1 1225 3 view .LVU1520
 3874 012e 07E0     		b	.L118
 3875              	.LVL562:
 3876              	.L119:
1226:./Library/stm32f4xx_cryp_aes.c ****   {
1227:./Library/stm32f4xx_cryp_aes.c ****     ctr[loopcounter] = blockb0[loopcounter];
 3877              		.loc 1 1227 5 is_stmt 1 discriminator 3 view .LVU1521
 3878              		.loc 1 1227 31 is_stmt 0 discriminator 3 view .LVU1522
 3879 0130 03F18001 		add	r1, r3, #128
 3880 0134 6944     		add	r1, sp, r1
 3881 0136 11F8540C 		ldrb	r0, [r1, #-84]	@ zero_extendqisi2
 3882              		.loc 1 1227 22 discriminator 3 view .LVU1523
 3883 013a 01F8640C 		strb	r0, [r1, #-100]
1225:./Library/stm32f4xx_cryp_aes.c ****   {
 3884              		.loc 1 1225 53 is_stmt 1 discriminator 3 view .LVU1524
1225:./Library/stm32f4xx_cryp_aes.c ****   {
 3885              		.loc 1 1225 64 is_stmt 0 discriminator 3 view .LVU1525
 3886 013e 0133     		adds	r3, r3, #1
 3887              	.LVL563:
 3888              	.L118:
1225:./Library/stm32f4xx_cryp_aes.c ****   {
 3889              		.loc 1 1225 24 is_stmt 1 discriminator 1 view .LVU1526
1225:./Library/stm32f4xx_cryp_aes.c ****   {
 3890              		.loc 1 1225 48 is_stmt 0 discriminator 1 view .LVU1527
 3891 0140 511C     		adds	r1, r2, #1
1225:./Library/stm32f4xx_cryp_aes.c ****   {
 3892              		.loc 1 1225 3 discriminator 1 view .LVU1528
 3893 0142 9942     		cmp	r1, r3
 3894 0144 F4D8     		bhi	.L119
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc0ffqbS.s 			page 113


1228:./Library/stm32f4xx_cryp_aes.c ****   }
1229:./Library/stm32f4xx_cryp_aes.c ****   /* Set the LSB to 1 */
1230:./Library/stm32f4xx_cryp_aes.c ****   ctr[15] |= 0x01;
 3895              		.loc 1 1230 3 is_stmt 1 view .LVU1529
 3896              		.loc 1 1230 11 is_stmt 0 view .LVU1530
 3897 0146 9DF82B30 		ldrb	r3, [sp, #43]	@ zero_extendqisi2
 3898              	.LVL564:
 3899              		.loc 1 1230 11 view .LVU1531
 3900 014a 43F00103 		orr	r3, r3, #1
 3901 014e 8DF82B30 		strb	r3, [sp, #43]
1231:./Library/stm32f4xx_cryp_aes.c ****   
1232:./Library/stm32f4xx_cryp_aes.c ****   /* Crypto structures initialisation*/
1233:./Library/stm32f4xx_cryp_aes.c ****   CRYP_KeyStructInit(&AES_CRYP_KeyInitStructure);
 3902              		.loc 1 1233 3 is_stmt 1 view .LVU1532
 3903 0152 14A8     		add	r0, sp, #80
 3904 0154 FFF7FEFF 		bl	CRYP_KeyStructInit
 3905              	.LVL565:
1234:./Library/stm32f4xx_cryp_aes.c ****   
1235:./Library/stm32f4xx_cryp_aes.c ****   switch(Keysize)
 3906              		.loc 1 1235 3 view .LVU1533
 3907 0158 BBF1C00F 		cmp	fp, #192
 3908 015c 62D0     		beq	.L120
 3909 015e BBF5807F 		cmp	fp, #256
 3910 0162 75D0     		beq	.L121
 3911 0164 BBF1800F 		cmp	fp, #128
 3912 0168 4DD0     		beq	.L165
 3913              	.LVL566:
 3914              	.L122:
1236:./Library/stm32f4xx_cryp_aes.c ****   {
1237:./Library/stm32f4xx_cryp_aes.c ****     case 128:
1238:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_KeySize = CRYP_KeySize_128b;
1239:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
1240:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
1241:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
1242:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
1243:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
1244:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
1245:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
1246:./Library/stm32f4xx_cryp_aes.c ****     break;
1247:./Library/stm32f4xx_cryp_aes.c ****     case 192:
1248:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_KeySize  = CRYP_KeySize_192b;
1249:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
1250:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
1251:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
1252:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
1253:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
1254:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
1255:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
1256:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
1257:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
1258:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
1259:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
1260:./Library/stm32f4xx_cryp_aes.c ****     break;
1261:./Library/stm32f4xx_cryp_aes.c ****     case 256:
1262:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_KeySize  = CRYP_KeySize_256b;
1263:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key0Left = __REV(*(uint32_t*)(keyaddr));
1264:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc0ffqbS.s 			page 114


1265:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key0Right= __REV(*(uint32_t*)(keyaddr));
1266:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
1267:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
1268:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
1269:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
1270:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
1271:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
1272:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
1273:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
1274:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
1275:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
1276:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
1277:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
1278:./Library/stm32f4xx_cryp_aes.c ****     break;
1279:./Library/stm32f4xx_cryp_aes.c ****     default:
1280:./Library/stm32f4xx_cryp_aes.c ****     break;
1281:./Library/stm32f4xx_cryp_aes.c ****   }
1282:./Library/stm32f4xx_cryp_aes.c ****   
1283:./Library/stm32f4xx_cryp_aes.c ****   /* CRYP Initialization Vectors */
1284:./Library/stm32f4xx_cryp_aes.c ****   AES_CRYP_IVInitStructure.CRYP_IV0Left = (__REV(*(uint32_t*)(ctraddr)));
 3915              		.loc 1 1284 3 view .LVU1534
 3916              		.loc 1 1284 44 is_stmt 0 view .LVU1535
 3917 016a 079B     		ldr	r3, [sp, #28]
 3918              	.LVL567:
 3919              	.LBB414:
 3920              	.LBI414:
 495:./CORE/core_cmInstr.h **** {
 3921              		.loc 2 495 57 is_stmt 1 view .LVU1536
 3922              	.LBB415:
 3923              		.loc 2 498 3 view .LVU1537
 3924              		.loc 2 498 10 is_stmt 0 view .LVU1538
 3925 016c 1BBA     		rev	r3, r3
 3926              	.LVL568:
 3927              		.loc 2 498 10 view .LVU1539
 3928              	.LBE415:
 3929              	.LBE414:
 3930              		.loc 1 1284 41 view .LVU1540
 3931 016e 1093     		str	r3, [sp, #64]
1285:./Library/stm32f4xx_cryp_aes.c ****   ctraddr+=4;
 3932              		.loc 1 1285 3 is_stmt 1 view .LVU1541
 3933              	.LVL569:
1286:./Library/stm32f4xx_cryp_aes.c ****   AES_CRYP_IVInitStructure.CRYP_IV0Right= (__REV(*(uint32_t*)(ctraddr)));
 3934              		.loc 1 1286 3 view .LVU1542
 3935              		.loc 1 1286 44 is_stmt 0 view .LVU1543
 3936 0170 089B     		ldr	r3, [sp, #32]
 3937              	.LVL570:
 3938              	.LBB416:
 3939              	.LBI416:
 495:./CORE/core_cmInstr.h **** {
 3940              		.loc 2 495 57 is_stmt 1 view .LVU1544
 3941              	.LBB417:
 3942              		.loc 2 498 3 view .LVU1545
 3943              		.loc 2 498 10 is_stmt 0 view .LVU1546
 3944 0172 1BBA     		rev	r3, r3
 3945              	.LVL571:
 3946              		.loc 2 498 10 view .LVU1547
 3947              	.LBE417:
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc0ffqbS.s 			page 115


 3948              	.LBE416:
 3949              		.loc 1 1286 41 view .LVU1548
 3950 0174 1193     		str	r3, [sp, #68]
1287:./Library/stm32f4xx_cryp_aes.c ****   ctraddr+=4;
 3951              		.loc 1 1287 3 is_stmt 1 view .LVU1549
 3952              	.LVL572:
1288:./Library/stm32f4xx_cryp_aes.c ****   AES_CRYP_IVInitStructure.CRYP_IV1Left = (__REV(*(uint32_t*)(ctraddr)));
 3953              		.loc 1 1288 3 view .LVU1550
 3954              		.loc 1 1288 44 is_stmt 0 view .LVU1551
 3955 0176 099B     		ldr	r3, [sp, #36]
 3956              	.LVL573:
 3957              	.LBB418:
 3958              	.LBI418:
 495:./CORE/core_cmInstr.h **** {
 3959              		.loc 2 495 57 is_stmt 1 view .LVU1552
 3960              	.LBB419:
 3961              		.loc 2 498 3 view .LVU1553
 3962              		.loc 2 498 10 is_stmt 0 view .LVU1554
 3963 0178 1BBA     		rev	r3, r3
 3964              	.LVL574:
 3965              		.loc 2 498 10 view .LVU1555
 3966              	.LBE419:
 3967              	.LBE418:
 3968              		.loc 1 1288 41 view .LVU1556
 3969 017a 1293     		str	r3, [sp, #72]
1289:./Library/stm32f4xx_cryp_aes.c ****   ctraddr+=4;
 3970              		.loc 1 1289 3 is_stmt 1 view .LVU1557
 3971              	.LVL575:
1290:./Library/stm32f4xx_cryp_aes.c ****   AES_CRYP_IVInitStructure.CRYP_IV1Right= (__REV(*(uint32_t*)(ctraddr)));
 3972              		.loc 1 1290 3 view .LVU1558
 3973              		.loc 1 1290 44 is_stmt 0 view .LVU1559
 3974 017c 0A9B     		ldr	r3, [sp, #40]
 3975              	.LVL576:
 3976              	.LBB420:
 3977              	.LBI420:
 495:./CORE/core_cmInstr.h **** {
 3978              		.loc 2 495 57 is_stmt 1 view .LVU1560
 3979              	.LBB421:
 3980              		.loc 2 498 3 view .LVU1561
 3981              		.loc 2 498 10 is_stmt 0 view .LVU1562
 3982 017e 1BBA     		rev	r3, r3
 3983              	.LVL577:
 3984              		.loc 2 498 10 view .LVU1563
 3985              	.LBE421:
 3986              	.LBE420:
 3987              		.loc 1 1290 41 view .LVU1564
 3988 0180 1393     		str	r3, [sp, #76]
1291:./Library/stm32f4xx_cryp_aes.c ****   
1292:./Library/stm32f4xx_cryp_aes.c ****   /*------------------ AES Encryption ------------------*/
1293:./Library/stm32f4xx_cryp_aes.c ****   if(Mode == MODE_ENCRYPT) /* AES encryption */
 3989              		.loc 1 1293 3 is_stmt 1 view .LVU1565
 3990              		.loc 1 1293 5 is_stmt 0 view .LVU1566
 3991 0182 019B     		ldr	r3, [sp, #4]
 3992 0184 012B     		cmp	r3, #1
 3993 0186 7FD0     		beq	.L166
1294:./Library/stm32f4xx_cryp_aes.c ****   {
1295:./Library/stm32f4xx_cryp_aes.c ****     /* Flush IN/OUT FIFOs */
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc0ffqbS.s 			page 116


1296:./Library/stm32f4xx_cryp_aes.c ****     CRYP_FIFOFlush();
1297:./Library/stm32f4xx_cryp_aes.c ****     
1298:./Library/stm32f4xx_cryp_aes.c ****     /* Key Initialisation */
1299:./Library/stm32f4xx_cryp_aes.c ****     CRYP_KeyInit(&AES_CRYP_KeyInitStructure);
1300:./Library/stm32f4xx_cryp_aes.c ****     
1301:./Library/stm32f4xx_cryp_aes.c ****     /* CRYP Initialization Vectors */
1302:./Library/stm32f4xx_cryp_aes.c ****     CRYP_IVInit(&AES_CRYP_IVInitStructure);
1303:./Library/stm32f4xx_cryp_aes.c ****     
1304:./Library/stm32f4xx_cryp_aes.c ****     /* Crypto Init for Key preparation for decryption process */
1305:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_AlgoDir = CRYP_AlgoDir_Encrypt;
1306:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_AlgoMode = CRYP_AlgoMode_AES_CCM;
1307:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_DataType = CRYP_DataType_8b;
1308:./Library/stm32f4xx_cryp_aes.c ****     CRYP_Init(&AES_CRYP_InitStructure);
1309:./Library/stm32f4xx_cryp_aes.c ****     
1310:./Library/stm32f4xx_cryp_aes.c ****     /***************************** Init phase *********************************/
1311:./Library/stm32f4xx_cryp_aes.c ****     /* Select init phase */
1312:./Library/stm32f4xx_cryp_aes.c ****     CRYP_PhaseConfig(CRYP_Phase_Init);
1313:./Library/stm32f4xx_cryp_aes.c ****     
1314:./Library/stm32f4xx_cryp_aes.c ****     b0addr = (uint32_t)blockb0;
1315:./Library/stm32f4xx_cryp_aes.c ****     /* Write the blockb0 block in the IN FIFO */
1316:./Library/stm32f4xx_cryp_aes.c ****     CRYP_DataIn((*(uint32_t*)(b0addr)));
1317:./Library/stm32f4xx_cryp_aes.c ****     b0addr+=4;
1318:./Library/stm32f4xx_cryp_aes.c ****     CRYP_DataIn((*(uint32_t*)(b0addr)));
1319:./Library/stm32f4xx_cryp_aes.c ****     b0addr+=4;
1320:./Library/stm32f4xx_cryp_aes.c ****     CRYP_DataIn((*(uint32_t*)(b0addr)));
1321:./Library/stm32f4xx_cryp_aes.c ****     b0addr+=4;
1322:./Library/stm32f4xx_cryp_aes.c ****     CRYP_DataIn((*(uint32_t*)(b0addr)));
1323:./Library/stm32f4xx_cryp_aes.c ****     
1324:./Library/stm32f4xx_cryp_aes.c ****     /* Enable Crypto processor */
1325:./Library/stm32f4xx_cryp_aes.c ****     CRYP_Cmd(ENABLE);
1326:./Library/stm32f4xx_cryp_aes.c ****     
1327:./Library/stm32f4xx_cryp_aes.c ****     /* Wait for CRYPEN bit to be 0 */
1328:./Library/stm32f4xx_cryp_aes.c ****     while(CRYP_GetCmdStatus() == ENABLE)
1329:./Library/stm32f4xx_cryp_aes.c ****     {
1330:./Library/stm32f4xx_cryp_aes.c ****     }
1331:./Library/stm32f4xx_cryp_aes.c ****     /***************************** header phase *******************************/
1332:./Library/stm32f4xx_cryp_aes.c ****     if(headersize != 0)
1333:./Library/stm32f4xx_cryp_aes.c ****     {
1334:./Library/stm32f4xx_cryp_aes.c ****       /* Select header phase */
1335:./Library/stm32f4xx_cryp_aes.c ****       CRYP_PhaseConfig(CRYP_Phase_Header);
1336:./Library/stm32f4xx_cryp_aes.c ****       
1337:./Library/stm32f4xx_cryp_aes.c ****       /* Enable Crypto processor */
1338:./Library/stm32f4xx_cryp_aes.c ****       CRYP_Cmd(ENABLE);
1339:./Library/stm32f4xx_cryp_aes.c ****       
1340:./Library/stm32f4xx_cryp_aes.c ****       if(CRYP_GetCmdStatus() == DISABLE)
1341:./Library/stm32f4xx_cryp_aes.c ****       {
1342:./Library/stm32f4xx_cryp_aes.c ****          /* The CRYP peripheral clock is not enabled or the device doesn't embed 
1343:./Library/stm32f4xx_cryp_aes.c ****             the CRYP peripheral (please check the device sales type. */
1344:./Library/stm32f4xx_cryp_aes.c ****          return(ERROR);
1345:./Library/stm32f4xx_cryp_aes.c ****       }
1346:./Library/stm32f4xx_cryp_aes.c ****       
1347:./Library/stm32f4xx_cryp_aes.c ****       for(loopcounter = 0; (loopcounter < headersize); loopcounter+=16)
1348:./Library/stm32f4xx_cryp_aes.c ****       {
1349:./Library/stm32f4xx_cryp_aes.c ****         /* Wait until the IFEM flag is reset */
1350:./Library/stm32f4xx_cryp_aes.c ****         while(CRYP_GetFlagStatus(CRYP_FLAG_IFEM) == RESET)
1351:./Library/stm32f4xx_cryp_aes.c ****         {
1352:./Library/stm32f4xx_cryp_aes.c ****         }
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc0ffqbS.s 			page 117


1353:./Library/stm32f4xx_cryp_aes.c ****         
1354:./Library/stm32f4xx_cryp_aes.c ****         /* Write the Input block in the IN FIFO */
1355:./Library/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(headeraddr));
1356:./Library/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
1357:./Library/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(headeraddr));
1358:./Library/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
1359:./Library/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(headeraddr));
1360:./Library/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
1361:./Library/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(headeraddr));
1362:./Library/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
1363:./Library/stm32f4xx_cryp_aes.c ****       }
1364:./Library/stm32f4xx_cryp_aes.c ****       
1365:./Library/stm32f4xx_cryp_aes.c ****       /* Wait until the complete message has been processed */
1366:./Library/stm32f4xx_cryp_aes.c ****       counter = 0;
1367:./Library/stm32f4xx_cryp_aes.c ****       do
1368:./Library/stm32f4xx_cryp_aes.c ****       {
1369:./Library/stm32f4xx_cryp_aes.c ****         busystatus = CRYP_GetFlagStatus(CRYP_FLAG_BUSY);
1370:./Library/stm32f4xx_cryp_aes.c ****         counter++;
1371:./Library/stm32f4xx_cryp_aes.c ****       }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
1372:./Library/stm32f4xx_cryp_aes.c **** 
1373:./Library/stm32f4xx_cryp_aes.c ****       if (busystatus != RESET)
1374:./Library/stm32f4xx_cryp_aes.c ****       {
1375:./Library/stm32f4xx_cryp_aes.c ****         status = ERROR;
1376:./Library/stm32f4xx_cryp_aes.c ****       }
1377:./Library/stm32f4xx_cryp_aes.c ****     }
1378:./Library/stm32f4xx_cryp_aes.c ****     
1379:./Library/stm32f4xx_cryp_aes.c ****     /**************************** payload phase *******************************/
1380:./Library/stm32f4xx_cryp_aes.c ****     if(ILength != 0)
1381:./Library/stm32f4xx_cryp_aes.c ****     {
1382:./Library/stm32f4xx_cryp_aes.c ****       /* Select payload phase */
1383:./Library/stm32f4xx_cryp_aes.c ****       CRYP_PhaseConfig(CRYP_Phase_Payload);
1384:./Library/stm32f4xx_cryp_aes.c ****       
1385:./Library/stm32f4xx_cryp_aes.c ****       /* Enable Crypto processor */
1386:./Library/stm32f4xx_cryp_aes.c ****       CRYP_Cmd(ENABLE);
1387:./Library/stm32f4xx_cryp_aes.c ****       
1388:./Library/stm32f4xx_cryp_aes.c ****       if(CRYP_GetCmdStatus() == DISABLE)
1389:./Library/stm32f4xx_cryp_aes.c ****       {
1390:./Library/stm32f4xx_cryp_aes.c ****         /* The CRYP peripheral clock is not enabled or the device doesn't embed 
1391:./Library/stm32f4xx_cryp_aes.c ****            the CRYP peripheral (please check the device sales type. */
1392:./Library/stm32f4xx_cryp_aes.c ****         return(ERROR);
1393:./Library/stm32f4xx_cryp_aes.c ****       }
1394:./Library/stm32f4xx_cryp_aes.c ****       
1395:./Library/stm32f4xx_cryp_aes.c ****       for(loopcounter = 0; ((loopcounter < ILength) && (status != ERROR)); loopcounter+=16)
1396:./Library/stm32f4xx_cryp_aes.c ****       {
1397:./Library/stm32f4xx_cryp_aes.c ****         /* Wait until the IFEM flag is reset */
1398:./Library/stm32f4xx_cryp_aes.c ****         while(CRYP_GetFlagStatus(CRYP_FLAG_IFEM) == RESET)
1399:./Library/stm32f4xx_cryp_aes.c ****         {
1400:./Library/stm32f4xx_cryp_aes.c ****         }
1401:./Library/stm32f4xx_cryp_aes.c ****         
1402:./Library/stm32f4xx_cryp_aes.c ****         /* Write the Input block in the IN FIFO */
1403:./Library/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(inputaddr));
1404:./Library/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
1405:./Library/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(inputaddr));
1406:./Library/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
1407:./Library/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(inputaddr));
1408:./Library/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
1409:./Library/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(inputaddr));
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc0ffqbS.s 			page 118


1410:./Library/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
1411:./Library/stm32f4xx_cryp_aes.c ****         
1412:./Library/stm32f4xx_cryp_aes.c ****         /* Wait until the complete message has been processed */
1413:./Library/stm32f4xx_cryp_aes.c ****         counter = 0;
1414:./Library/stm32f4xx_cryp_aes.c ****         do
1415:./Library/stm32f4xx_cryp_aes.c ****         {
1416:./Library/stm32f4xx_cryp_aes.c ****           busystatus = CRYP_GetFlagStatus(CRYP_FLAG_BUSY);
1417:./Library/stm32f4xx_cryp_aes.c ****           counter++;
1418:./Library/stm32f4xx_cryp_aes.c ****         }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
1419:./Library/stm32f4xx_cryp_aes.c **** 
1420:./Library/stm32f4xx_cryp_aes.c ****         if (busystatus != RESET)
1421:./Library/stm32f4xx_cryp_aes.c ****         {
1422:./Library/stm32f4xx_cryp_aes.c ****           status = ERROR;
1423:./Library/stm32f4xx_cryp_aes.c ****         }
1424:./Library/stm32f4xx_cryp_aes.c ****         else
1425:./Library/stm32f4xx_cryp_aes.c ****         {
1426:./Library/stm32f4xx_cryp_aes.c ****           /* Wait until the OFNE flag is reset */
1427:./Library/stm32f4xx_cryp_aes.c ****           while(CRYP_GetFlagStatus(CRYP_FLAG_OFNE) == RESET)
1428:./Library/stm32f4xx_cryp_aes.c ****           {
1429:./Library/stm32f4xx_cryp_aes.c ****           }
1430:./Library/stm32f4xx_cryp_aes.c ****           
1431:./Library/stm32f4xx_cryp_aes.c ****           /* Read the Output block from the Output FIFO */
1432:./Library/stm32f4xx_cryp_aes.c ****           *(uint32_t*)(outputaddr) = CRYP_DataOut();
1433:./Library/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
1434:./Library/stm32f4xx_cryp_aes.c ****           *(uint32_t*)(outputaddr) = CRYP_DataOut();
1435:./Library/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
1436:./Library/stm32f4xx_cryp_aes.c ****           *(uint32_t*)(outputaddr) = CRYP_DataOut();
1437:./Library/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
1438:./Library/stm32f4xx_cryp_aes.c ****           *(uint32_t*)(outputaddr) = CRYP_DataOut();
1439:./Library/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
1440:./Library/stm32f4xx_cryp_aes.c ****         }
1441:./Library/stm32f4xx_cryp_aes.c ****       }
1442:./Library/stm32f4xx_cryp_aes.c ****     }
1443:./Library/stm32f4xx_cryp_aes.c ****     
1444:./Library/stm32f4xx_cryp_aes.c ****     /***************************** final phase ********************************/
1445:./Library/stm32f4xx_cryp_aes.c ****     /* Select final phase */
1446:./Library/stm32f4xx_cryp_aes.c ****     CRYP_PhaseConfig(CRYP_Phase_Final);
1447:./Library/stm32f4xx_cryp_aes.c ****     
1448:./Library/stm32f4xx_cryp_aes.c ****     /* Enable Crypto processor */
1449:./Library/stm32f4xx_cryp_aes.c ****     CRYP_Cmd(ENABLE);
1450:./Library/stm32f4xx_cryp_aes.c ****     
1451:./Library/stm32f4xx_cryp_aes.c ****     if(CRYP_GetCmdStatus() == DISABLE)
1452:./Library/stm32f4xx_cryp_aes.c ****     {
1453:./Library/stm32f4xx_cryp_aes.c ****       /* The CRYP peripheral clock is not enabled or the device doesn't embed 
1454:./Library/stm32f4xx_cryp_aes.c ****          the CRYP peripheral (please check the device sales type. */
1455:./Library/stm32f4xx_cryp_aes.c ****       return(ERROR);
1456:./Library/stm32f4xx_cryp_aes.c ****     }
1457:./Library/stm32f4xx_cryp_aes.c ****     
1458:./Library/stm32f4xx_cryp_aes.c ****     ctraddr = (uint32_t)ctr;
1459:./Library/stm32f4xx_cryp_aes.c ****     /* Write the counter block in the IN FIFO */
1460:./Library/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(ctraddr));
1461:./Library/stm32f4xx_cryp_aes.c ****     ctraddr+=4;
1462:./Library/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(ctraddr));
1463:./Library/stm32f4xx_cryp_aes.c ****     ctraddr+=4;
1464:./Library/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(ctraddr));
1465:./Library/stm32f4xx_cryp_aes.c ****     ctraddr+=4;
1466:./Library/stm32f4xx_cryp_aes.c ****     /* Reset bit 0 (after 8-bit swap) is equivalent to reset bit 24 (before 8-bit swap) */
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc0ffqbS.s 			page 119


1467:./Library/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(ctraddr) & 0xfeffffff);
1468:./Library/stm32f4xx_cryp_aes.c ****     
1469:./Library/stm32f4xx_cryp_aes.c ****     /* Wait until the OFNE flag is reset */
1470:./Library/stm32f4xx_cryp_aes.c ****     while(CRYP_GetFlagStatus(CRYP_FLAG_OFNE) == RESET)
1471:./Library/stm32f4xx_cryp_aes.c ****     {
1472:./Library/stm32f4xx_cryp_aes.c ****     }
1473:./Library/stm32f4xx_cryp_aes.c ****     
1474:./Library/stm32f4xx_cryp_aes.c ****     /* Read the Auth TAG in the IN FIFO */
1475:./Library/stm32f4xx_cryp_aes.c ****     temptag[0] = CRYP_DataOut();
1476:./Library/stm32f4xx_cryp_aes.c ****     temptag[1] = CRYP_DataOut();
1477:./Library/stm32f4xx_cryp_aes.c ****     temptag[2] = CRYP_DataOut();
1478:./Library/stm32f4xx_cryp_aes.c ****     temptag[3] = CRYP_DataOut();
1479:./Library/stm32f4xx_cryp_aes.c ****   }
1480:./Library/stm32f4xx_cryp_aes.c ****   /*------------------ AES Decryption ------------------*/
1481:./Library/stm32f4xx_cryp_aes.c ****   else /* AES decryption */
1482:./Library/stm32f4xx_cryp_aes.c ****   {
1483:./Library/stm32f4xx_cryp_aes.c ****     /* Flush IN/OUT FIFOs */
1484:./Library/stm32f4xx_cryp_aes.c ****     CRYP_FIFOFlush();
 3994              		.loc 1 1484 5 is_stmt 1 view .LVU1567
 3995 0188 FFF7FEFF 		bl	CRYP_FIFOFlush
 3996              	.LVL578:
1485:./Library/stm32f4xx_cryp_aes.c ****     
1486:./Library/stm32f4xx_cryp_aes.c ****     /* Key Initialisation */
1487:./Library/stm32f4xx_cryp_aes.c ****     CRYP_KeyInit(&AES_CRYP_KeyInitStructure);
 3997              		.loc 1 1487 5 view .LVU1568
 3998 018c 14A8     		add	r0, sp, #80
 3999 018e FFF7FEFF 		bl	CRYP_KeyInit
 4000              	.LVL579:
1488:./Library/stm32f4xx_cryp_aes.c ****     
1489:./Library/stm32f4xx_cryp_aes.c ****     /* CRYP Initialization Vectors */
1490:./Library/stm32f4xx_cryp_aes.c ****     CRYP_IVInit(&AES_CRYP_IVInitStructure);
 4001              		.loc 1 1490 5 view .LVU1569
 4002 0192 10A8     		add	r0, sp, #64
 4003 0194 FFF7FEFF 		bl	CRYP_IVInit
 4004              	.LVL580:
1491:./Library/stm32f4xx_cryp_aes.c ****     
1492:./Library/stm32f4xx_cryp_aes.c ****     /* Crypto Init for Key preparation for decryption process */
1493:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_AlgoDir = CRYP_AlgoDir_Decrypt;
 4005              		.loc 1 1493 5 view .LVU1570
 4006              		.loc 1 1493 41 is_stmt 0 view .LVU1571
 4007 0198 0423     		movs	r3, #4
 4008 019a 1C93     		str	r3, [sp, #112]
1494:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_AlgoMode = CRYP_AlgoMode_AES_CCM;
 4009              		.loc 1 1494 5 is_stmt 1 view .LVU1572
 4010              		.loc 1 1494 42 is_stmt 0 view .LVU1573
 4011 019c 4FF00813 		mov	r3, #524296
 4012 01a0 1D93     		str	r3, [sp, #116]
1495:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_DataType = CRYP_DataType_8b;
 4013              		.loc 1 1495 5 is_stmt 1 view .LVU1574
 4014              		.loc 1 1495 42 is_stmt 0 view .LVU1575
 4015 01a2 8023     		movs	r3, #128
 4016 01a4 1E93     		str	r3, [sp, #120]
1496:./Library/stm32f4xx_cryp_aes.c ****     CRYP_Init(&AES_CRYP_InitStructure);
 4017              		.loc 1 1496 5 is_stmt 1 view .LVU1576
 4018 01a6 1CA8     		add	r0, sp, #112
 4019 01a8 FFF7FEFF 		bl	CRYP_Init
 4020              	.LVL581:
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc0ffqbS.s 			page 120


1497:./Library/stm32f4xx_cryp_aes.c ****     
1498:./Library/stm32f4xx_cryp_aes.c ****     /***************************** Init phase *********************************/
1499:./Library/stm32f4xx_cryp_aes.c ****     /* Select init phase */
1500:./Library/stm32f4xx_cryp_aes.c ****     CRYP_PhaseConfig(CRYP_Phase_Init);
 4021              		.loc 1 1500 5 view .LVU1577
 4022 01ac 0020     		movs	r0, #0
 4023 01ae FFF7FEFF 		bl	CRYP_PhaseConfig
 4024              	.LVL582:
1501:./Library/stm32f4xx_cryp_aes.c ****     
1502:./Library/stm32f4xx_cryp_aes.c ****     b0addr = (uint32_t)blockb0;
 4025              		.loc 1 1502 5 view .LVU1578
1503:./Library/stm32f4xx_cryp_aes.c ****     /* Write the blockb0 block in the IN FIFO */
1504:./Library/stm32f4xx_cryp_aes.c ****     CRYP_DataIn((*(uint32_t*)(b0addr)));
 4026              		.loc 1 1504 5 view .LVU1579
 4027 01b2 0B98     		ldr	r0, [sp, #44]
 4028 01b4 FFF7FEFF 		bl	CRYP_DataIn
 4029              	.LVL583:
1505:./Library/stm32f4xx_cryp_aes.c ****     b0addr+=4;
 4030              		.loc 1 1505 5 view .LVU1580
1506:./Library/stm32f4xx_cryp_aes.c ****     CRYP_DataIn((*(uint32_t*)(b0addr)));
 4031              		.loc 1 1506 5 view .LVU1581
 4032 01b8 0C98     		ldr	r0, [sp, #48]
 4033 01ba FFF7FEFF 		bl	CRYP_DataIn
 4034              	.LVL584:
1507:./Library/stm32f4xx_cryp_aes.c ****     b0addr+=4;
 4035              		.loc 1 1507 5 view .LVU1582
1508:./Library/stm32f4xx_cryp_aes.c ****     CRYP_DataIn((*(uint32_t*)(b0addr)));
 4036              		.loc 1 1508 5 view .LVU1583
 4037 01be 0D98     		ldr	r0, [sp, #52]
 4038 01c0 FFF7FEFF 		bl	CRYP_DataIn
 4039              	.LVL585:
1509:./Library/stm32f4xx_cryp_aes.c ****     b0addr+=4;
 4040              		.loc 1 1509 5 view .LVU1584
1510:./Library/stm32f4xx_cryp_aes.c ****     CRYP_DataIn((*(uint32_t*)(b0addr)));
 4041              		.loc 1 1510 5 view .LVU1585
 4042 01c4 0E98     		ldr	r0, [sp, #56]
 4043 01c6 FFF7FEFF 		bl	CRYP_DataIn
 4044              	.LVL586:
1511:./Library/stm32f4xx_cryp_aes.c ****     
1512:./Library/stm32f4xx_cryp_aes.c ****     /* Enable Crypto processor */
1513:./Library/stm32f4xx_cryp_aes.c ****     CRYP_Cmd(ENABLE);
 4045              		.loc 1 1513 5 view .LVU1586
 4046 01ca 0120     		movs	r0, #1
 4047 01cc FFF7FEFF 		bl	CRYP_Cmd
 4048              	.LVL587:
1514:./Library/stm32f4xx_cryp_aes.c ****     
1515:./Library/stm32f4xx_cryp_aes.c ****     /* Wait for CRYPEN bit to be 0 */
1516:./Library/stm32f4xx_cryp_aes.c ****     while(CRYP_GetCmdStatus() == ENABLE)
 4049              		.loc 1 1516 5 view .LVU1587
 4050              	.L140:
1517:./Library/stm32f4xx_cryp_aes.c ****     {
1518:./Library/stm32f4xx_cryp_aes.c ****     }
 4051              		.loc 1 1518 5 discriminator 1 view .LVU1588
1516:./Library/stm32f4xx_cryp_aes.c ****     {
 4052              		.loc 1 1516 10 discriminator 1 view .LVU1589
1516:./Library/stm32f4xx_cryp_aes.c ****     {
 4053              		.loc 1 1516 11 is_stmt 0 discriminator 1 view .LVU1590
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc0ffqbS.s 			page 121


 4054 01d0 FFF7FEFF 		bl	CRYP_GetCmdStatus
 4055              	.LVL588:
1516:./Library/stm32f4xx_cryp_aes.c ****     {
 4056              		.loc 1 1516 10 discriminator 1 view .LVU1591
 4057 01d4 0128     		cmp	r0, #1
 4058 01d6 FBD0     		beq	.L140
1519:./Library/stm32f4xx_cryp_aes.c ****     
1520:./Library/stm32f4xx_cryp_aes.c ****     /***************************** header phase *******************************/
1521:./Library/stm32f4xx_cryp_aes.c ****     if(headersize != 0)
 4059              		.loc 1 1521 5 is_stmt 1 view .LVU1592
 4060              		.loc 1 1521 7 is_stmt 0 view .LVU1593
 4061 01d8 002C     		cmp	r4, #0
 4062 01da 40F03A81 		bne	.L167
1141:./Library/stm32f4xx_cryp_aes.c ****   uint32_t keyaddr    = (uint32_t)Key;
 4063              		.loc 1 1141 15 view .LVU1594
 4064 01de 0124     		movs	r4, #1
 4065              	.LVL589:
 4066              	.L141:
1522:./Library/stm32f4xx_cryp_aes.c ****     {
1523:./Library/stm32f4xx_cryp_aes.c ****       /* Select header phase */
1524:./Library/stm32f4xx_cryp_aes.c ****       CRYP_PhaseConfig(CRYP_Phase_Header);
1525:./Library/stm32f4xx_cryp_aes.c ****       
1526:./Library/stm32f4xx_cryp_aes.c ****       /* Enable Crypto processor */
1527:./Library/stm32f4xx_cryp_aes.c ****       CRYP_Cmd(ENABLE);
1528:./Library/stm32f4xx_cryp_aes.c ****       
1529:./Library/stm32f4xx_cryp_aes.c ****       if(CRYP_GetCmdStatus() == DISABLE)
1530:./Library/stm32f4xx_cryp_aes.c ****       {
1531:./Library/stm32f4xx_cryp_aes.c ****         /* The CRYP peripheral clock is not enabled or the device doesn't embed 
1532:./Library/stm32f4xx_cryp_aes.c ****            the CRYP peripheral (please check the device sales type. */
1533:./Library/stm32f4xx_cryp_aes.c ****         return(ERROR);
1534:./Library/stm32f4xx_cryp_aes.c ****       }
1535:./Library/stm32f4xx_cryp_aes.c ****       
1536:./Library/stm32f4xx_cryp_aes.c ****       for(loopcounter = 0; (loopcounter < headersize); loopcounter+=16)
1537:./Library/stm32f4xx_cryp_aes.c ****       {
1538:./Library/stm32f4xx_cryp_aes.c ****         /* Wait until the IFEM flag is reset */
1539:./Library/stm32f4xx_cryp_aes.c ****         while(CRYP_GetFlagStatus(CRYP_FLAG_IFEM) == RESET)
1540:./Library/stm32f4xx_cryp_aes.c ****         {
1541:./Library/stm32f4xx_cryp_aes.c ****         }
1542:./Library/stm32f4xx_cryp_aes.c ****         
1543:./Library/stm32f4xx_cryp_aes.c ****         /* Write the Input block in the IN FIFO */
1544:./Library/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(headeraddr));
1545:./Library/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
1546:./Library/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(headeraddr));
1547:./Library/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
1548:./Library/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(headeraddr));
1549:./Library/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
1550:./Library/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(headeraddr));
1551:./Library/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
1552:./Library/stm32f4xx_cryp_aes.c ****       }
1553:./Library/stm32f4xx_cryp_aes.c ****       
1554:./Library/stm32f4xx_cryp_aes.c ****       /* Wait until the complete message has been processed */
1555:./Library/stm32f4xx_cryp_aes.c ****       counter = 0;
1556:./Library/stm32f4xx_cryp_aes.c ****       do
1557:./Library/stm32f4xx_cryp_aes.c ****       {
1558:./Library/stm32f4xx_cryp_aes.c ****         busystatus = CRYP_GetFlagStatus(CRYP_FLAG_BUSY);
1559:./Library/stm32f4xx_cryp_aes.c ****         counter++;
1560:./Library/stm32f4xx_cryp_aes.c ****       }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc0ffqbS.s 			page 122


1561:./Library/stm32f4xx_cryp_aes.c **** 
1562:./Library/stm32f4xx_cryp_aes.c ****       if (busystatus != RESET)
1563:./Library/stm32f4xx_cryp_aes.c ****       {
1564:./Library/stm32f4xx_cryp_aes.c ****         status = ERROR;
1565:./Library/stm32f4xx_cryp_aes.c ****       }
1566:./Library/stm32f4xx_cryp_aes.c ****     }
1567:./Library/stm32f4xx_cryp_aes.c ****     
1568:./Library/stm32f4xx_cryp_aes.c ****     /**************************** payload phase *******************************/
1569:./Library/stm32f4xx_cryp_aes.c ****     if(ILength != 0)
 4067              		.loc 1 1569 5 is_stmt 1 view .LVU1595
 4068              		.loc 1 1569 7 is_stmt 0 view .LVU1596
 4069 01e0 B8F1000F 		cmp	r8, #0
 4070 01e4 00F0AC81 		beq	.L146
1570:./Library/stm32f4xx_cryp_aes.c ****     {
1571:./Library/stm32f4xx_cryp_aes.c ****       /* Select payload phase */
1572:./Library/stm32f4xx_cryp_aes.c ****       CRYP_PhaseConfig(CRYP_Phase_Payload);
 4071              		.loc 1 1572 7 is_stmt 1 view .LVU1597
 4072 01e8 4FF40030 		mov	r0, #131072
 4073 01ec FFF7FEFF 		bl	CRYP_PhaseConfig
 4074              	.LVL590:
1573:./Library/stm32f4xx_cryp_aes.c **** 
1574:./Library/stm32f4xx_cryp_aes.c ****       /* Enable Crypto processor */
1575:./Library/stm32f4xx_cryp_aes.c ****       CRYP_Cmd(ENABLE);
 4075              		.loc 1 1575 7 view .LVU1598
 4076 01f0 0120     		movs	r0, #1
 4077 01f2 FFF7FEFF 		bl	CRYP_Cmd
 4078              	.LVL591:
1576:./Library/stm32f4xx_cryp_aes.c ****       
1577:./Library/stm32f4xx_cryp_aes.c ****       if(CRYP_GetCmdStatus() == DISABLE)
 4079              		.loc 1 1577 7 view .LVU1599
 4080              		.loc 1 1577 10 is_stmt 0 view .LVU1600
 4081 01f6 FFF7FEFF 		bl	CRYP_GetCmdStatus
 4082              	.LVL592:
 4083              		.loc 1 1577 9 view .LVU1601
 4084 01fa 0746     		mov	r7, r0
 4085 01fc 0028     		cmp	r0, #0
 4086 01fe 00F0D681 		beq	.L126
1578:./Library/stm32f4xx_cryp_aes.c ****       {
1579:./Library/stm32f4xx_cryp_aes.c ****         /* The CRYP peripheral clock is not enabled or the device doesn't embed 
1580:./Library/stm32f4xx_cryp_aes.c ****            the CRYP peripheral (please check the device sales type. */
1581:./Library/stm32f4xx_cryp_aes.c ****         return(ERROR);
1582:./Library/stm32f4xx_cryp_aes.c ****       }
1583:./Library/stm32f4xx_cryp_aes.c ****       
1584:./Library/stm32f4xx_cryp_aes.c ****       for(loopcounter = 0; ((loopcounter < ILength) && (status != ERROR)); loopcounter+=16)
 4087              		.loc 1 1584 23 view .LVU1602
 4088 0202 0026     		movs	r6, #0
 4089              	.LVL593:
 4090              		.loc 1 1584 23 view .LVU1603
 4091 0204 5FE1     		b	.L147
 4092              	.LVL594:
 4093              	.L165:
1238:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 4094              		.loc 1 1238 5 is_stmt 1 view .LVU1604
1238:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 4095              		.loc 1 1238 41 is_stmt 0 view .LVU1605
 4096 0206 0023     		movs	r3, #0
 4097 0208 1F93     		str	r3, [sp, #124]
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc0ffqbS.s 			page 123


1239:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4098              		.loc 1 1239 5 is_stmt 1 view .LVU1606
1239:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4099              		.loc 1 1239 47 is_stmt 0 view .LVU1607
 4100 020a 3B68     		ldr	r3, [r7]
 4101              	.LVL595:
 4102              	.LBB422:
 4103              	.LBI422:
 495:./CORE/core_cmInstr.h **** {
 4104              		.loc 2 495 57 is_stmt 1 view .LVU1608
 4105              	.LBB423:
 4106              		.loc 2 498 3 view .LVU1609
 4107              		.loc 2 498 10 is_stmt 0 view .LVU1610
 4108 020c 1BBA     		rev	r3, r3
 4109              	.LVL596:
 4110              		.loc 2 498 10 view .LVU1611
 4111              	.LBE423:
 4112              	.LBE422:
1239:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4113              		.loc 1 1239 45 view .LVU1612
 4114 020e 1893     		str	r3, [sp, #96]
1240:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 4115              		.loc 1 1240 5 is_stmt 1 view .LVU1613
 4116              	.LVL597:
1241:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4117              		.loc 1 1241 5 view .LVU1614
1241:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4118              		.loc 1 1241 47 is_stmt 0 view .LVU1615
 4119 0210 7B68     		ldr	r3, [r7, #4]
 4120              	.LVL598:
 4121              	.LBB424:
 4122              	.LBI424:
 495:./CORE/core_cmInstr.h **** {
 4123              		.loc 2 495 57 is_stmt 1 view .LVU1616
 4124              	.LBB425:
 4125              		.loc 2 498 3 view .LVU1617
 4126              		.loc 2 498 10 is_stmt 0 view .LVU1618
 4127 0212 1BBA     		rev	r3, r3
 4128              	.LVL599:
 4129              		.loc 2 498 10 view .LVU1619
 4130              	.LBE425:
 4131              	.LBE424:
1241:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4132              		.loc 1 1241 45 view .LVU1620
 4133 0214 1993     		str	r3, [sp, #100]
1242:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 4134              		.loc 1 1242 5 is_stmt 1 view .LVU1621
 4135              	.LVL600:
1243:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4136              		.loc 1 1243 5 view .LVU1622
1243:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4137              		.loc 1 1243 47 is_stmt 0 view .LVU1623
 4138 0216 BB68     		ldr	r3, [r7, #8]
 4139              	.LVL601:
 4140              	.LBB426:
 4141              	.LBI426:
 495:./CORE/core_cmInstr.h **** {
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc0ffqbS.s 			page 124


 4142              		.loc 2 495 57 is_stmt 1 view .LVU1624
 4143              	.LBB427:
 4144              		.loc 2 498 3 view .LVU1625
 4145              		.loc 2 498 10 is_stmt 0 view .LVU1626
 4146 0218 1BBA     		rev	r3, r3
 4147              	.LVL602:
 4148              		.loc 2 498 10 view .LVU1627
 4149              	.LBE427:
 4150              	.LBE426:
1243:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4151              		.loc 1 1243 45 view .LVU1628
 4152 021a 1A93     		str	r3, [sp, #104]
1244:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 4153              		.loc 1 1244 5 is_stmt 1 view .LVU1629
 4154              	.LVL603:
1245:./Library/stm32f4xx_cryp_aes.c ****     break;
 4155              		.loc 1 1245 5 view .LVU1630
1245:./Library/stm32f4xx_cryp_aes.c ****     break;
 4156              		.loc 1 1245 47 is_stmt 0 view .LVU1631
 4157 021c FB68     		ldr	r3, [r7, #12]
 4158              	.LVL604:
 4159              	.LBB428:
 4160              	.LBI428:
 495:./CORE/core_cmInstr.h **** {
 4161              		.loc 2 495 57 is_stmt 1 view .LVU1632
 4162              	.LBB429:
 4163              		.loc 2 498 3 view .LVU1633
 4164              		.loc 2 498 10 is_stmt 0 view .LVU1634
 4165 021e 1BBA     		rev	r3, r3
 4166              	.LVL605:
 4167              		.loc 2 498 10 view .LVU1635
 4168              	.LBE429:
 4169              	.LBE428:
1245:./Library/stm32f4xx_cryp_aes.c ****     break;
 4170              		.loc 1 1245 45 view .LVU1636
 4171 0220 1B93     		str	r3, [sp, #108]
1246:./Library/stm32f4xx_cryp_aes.c ****     case 192:
 4172              		.loc 1 1246 5 is_stmt 1 view .LVU1637
 4173 0222 A2E7     		b	.L122
 4174              	.LVL606:
 4175              	.L120:
1248:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 4176              		.loc 1 1248 5 view .LVU1638
1248:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 4177              		.loc 1 1248 42 is_stmt 0 view .LVU1639
 4178 0224 4FF48073 		mov	r3, #256
 4179 0228 1F93     		str	r3, [sp, #124]
1249:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4180              		.loc 1 1249 5 is_stmt 1 view .LVU1640
1249:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4181              		.loc 1 1249 47 is_stmt 0 view .LVU1641
 4182 022a 3B68     		ldr	r3, [r7]
 4183              	.LVL607:
 4184              	.LBB430:
 4185              	.LBI430:
 495:./CORE/core_cmInstr.h **** {
 4186              		.loc 2 495 57 is_stmt 1 view .LVU1642
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc0ffqbS.s 			page 125


 4187              	.LBB431:
 4188              		.loc 2 498 3 view .LVU1643
 4189              		.loc 2 498 10 is_stmt 0 view .LVU1644
 4190 022c 1BBA     		rev	r3, r3
 4191              	.LVL608:
 4192              		.loc 2 498 10 view .LVU1645
 4193              	.LBE431:
 4194              	.LBE430:
1249:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4195              		.loc 1 1249 45 view .LVU1646
 4196 022e 1693     		str	r3, [sp, #88]
1250:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
 4197              		.loc 1 1250 5 is_stmt 1 view .LVU1647
 4198              	.LVL609:
1251:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4199              		.loc 1 1251 5 view .LVU1648
1251:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4200              		.loc 1 1251 47 is_stmt 0 view .LVU1649
 4201 0230 7B68     		ldr	r3, [r7, #4]
 4202              	.LVL610:
 4203              	.LBB432:
 4204              	.LBI432:
 495:./CORE/core_cmInstr.h **** {
 4205              		.loc 2 495 57 is_stmt 1 view .LVU1650
 4206              	.LBB433:
 4207              		.loc 2 498 3 view .LVU1651
 4208              		.loc 2 498 10 is_stmt 0 view .LVU1652
 4209 0232 1BBA     		rev	r3, r3
 4210              	.LVL611:
 4211              		.loc 2 498 10 view .LVU1653
 4212              	.LBE433:
 4213              	.LBE432:
1251:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4214              		.loc 1 1251 45 view .LVU1654
 4215 0234 1793     		str	r3, [sp, #92]
1252:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 4216              		.loc 1 1252 5 is_stmt 1 view .LVU1655
 4217              	.LVL612:
1253:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4218              		.loc 1 1253 5 view .LVU1656
1253:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4219              		.loc 1 1253 47 is_stmt 0 view .LVU1657
 4220 0236 BB68     		ldr	r3, [r7, #8]
 4221              	.LVL613:
 4222              	.LBB434:
 4223              	.LBI434:
 495:./CORE/core_cmInstr.h **** {
 4224              		.loc 2 495 57 is_stmt 1 view .LVU1658
 4225              	.LBB435:
 4226              		.loc 2 498 3 view .LVU1659
 4227              		.loc 2 498 10 is_stmt 0 view .LVU1660
 4228 0238 1BBA     		rev	r3, r3
 4229              	.LVL614:
 4230              		.loc 2 498 10 view .LVU1661
 4231              	.LBE435:
 4232              	.LBE434:
1253:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc0ffqbS.s 			page 126


 4233              		.loc 1 1253 45 view .LVU1662
 4234 023a 1893     		str	r3, [sp, #96]
1254:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 4235              		.loc 1 1254 5 is_stmt 1 view .LVU1663
 4236              	.LVL615:
1255:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4237              		.loc 1 1255 5 view .LVU1664
1255:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4238              		.loc 1 1255 47 is_stmt 0 view .LVU1665
 4239 023c FB68     		ldr	r3, [r7, #12]
 4240              	.LVL616:
 4241              	.LBB436:
 4242              	.LBI436:
 495:./CORE/core_cmInstr.h **** {
 4243              		.loc 2 495 57 is_stmt 1 view .LVU1666
 4244              	.LBB437:
 4245              		.loc 2 498 3 view .LVU1667
 4246              		.loc 2 498 10 is_stmt 0 view .LVU1668
 4247 023e 1BBA     		rev	r3, r3
 4248              	.LVL617:
 4249              		.loc 2 498 10 view .LVU1669
 4250              	.LBE437:
 4251              	.LBE436:
1255:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4252              		.loc 1 1255 45 view .LVU1670
 4253 0240 1993     		str	r3, [sp, #100]
1256:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 4254              		.loc 1 1256 5 is_stmt 1 view .LVU1671
 4255              	.LVL618:
1257:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4256              		.loc 1 1257 5 view .LVU1672
1257:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4257              		.loc 1 1257 47 is_stmt 0 view .LVU1673
 4258 0242 3B69     		ldr	r3, [r7, #16]
 4259              	.LVL619:
 4260              	.LBB438:
 4261              	.LBI438:
 495:./CORE/core_cmInstr.h **** {
 4262              		.loc 2 495 57 is_stmt 1 view .LVU1674
 4263              	.LBB439:
 4264              		.loc 2 498 3 view .LVU1675
 4265              		.loc 2 498 10 is_stmt 0 view .LVU1676
 4266 0244 1BBA     		rev	r3, r3
 4267              	.LVL620:
 4268              		.loc 2 498 10 view .LVU1677
 4269              	.LBE439:
 4270              	.LBE438:
1257:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4271              		.loc 1 1257 45 view .LVU1678
 4272 0246 1A93     		str	r3, [sp, #104]
1258:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 4273              		.loc 1 1258 5 is_stmt 1 view .LVU1679
 4274              	.LVL621:
1259:./Library/stm32f4xx_cryp_aes.c ****     break;
 4275              		.loc 1 1259 5 view .LVU1680
1259:./Library/stm32f4xx_cryp_aes.c ****     break;
 4276              		.loc 1 1259 47 is_stmt 0 view .LVU1681
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc0ffqbS.s 			page 127


 4277 0248 7B69     		ldr	r3, [r7, #20]
 4278              	.LVL622:
 4279              	.LBB440:
 4280              	.LBI440:
 495:./CORE/core_cmInstr.h **** {
 4281              		.loc 2 495 57 is_stmt 1 view .LVU1682
 4282              	.LBB441:
 4283              		.loc 2 498 3 view .LVU1683
 4284              		.loc 2 498 10 is_stmt 0 view .LVU1684
 4285 024a 1BBA     		rev	r3, r3
 4286              	.LVL623:
 4287              		.loc 2 498 10 view .LVU1685
 4288              	.LBE441:
 4289              	.LBE440:
1259:./Library/stm32f4xx_cryp_aes.c ****     break;
 4290              		.loc 1 1259 45 view .LVU1686
 4291 024c 1B93     		str	r3, [sp, #108]
1260:./Library/stm32f4xx_cryp_aes.c ****     case 256:
 4292              		.loc 1 1260 5 is_stmt 1 view .LVU1687
 4293 024e 8CE7     		b	.L122
 4294              	.LVL624:
 4295              	.L121:
1262:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key0Left = __REV(*(uint32_t*)(keyaddr));
 4296              		.loc 1 1262 5 view .LVU1688
1262:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key0Left = __REV(*(uint32_t*)(keyaddr));
 4297              		.loc 1 1262 42 is_stmt 0 view .LVU1689
 4298 0250 4FF40073 		mov	r3, #512
 4299 0254 1F93     		str	r3, [sp, #124]
1263:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4300              		.loc 1 1263 5 is_stmt 1 view .LVU1690
1263:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4301              		.loc 1 1263 47 is_stmt 0 view .LVU1691
 4302 0256 3B68     		ldr	r3, [r7]
 4303              	.LVL625:
 4304              	.LBB442:
 4305              	.LBI442:
 495:./CORE/core_cmInstr.h **** {
 4306              		.loc 2 495 57 is_stmt 1 view .LVU1692
 4307              	.LBB443:
 4308              		.loc 2 498 3 view .LVU1693
 4309              		.loc 2 498 10 is_stmt 0 view .LVU1694
 4310 0258 1BBA     		rev	r3, r3
 4311              	.LVL626:
 4312              		.loc 2 498 10 view .LVU1695
 4313              	.LBE443:
 4314              	.LBE442:
1263:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4315              		.loc 1 1263 45 view .LVU1696
 4316 025a 1493     		str	r3, [sp, #80]
1264:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key0Right= __REV(*(uint32_t*)(keyaddr));
 4317              		.loc 1 1264 5 is_stmt 1 view .LVU1697
 4318              	.LVL627:
1265:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4319              		.loc 1 1265 5 view .LVU1698
1265:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4320              		.loc 1 1265 47 is_stmt 0 view .LVU1699
 4321 025c 7B68     		ldr	r3, [r7, #4]
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc0ffqbS.s 			page 128


 4322              	.LVL628:
 4323              	.LBB444:
 4324              	.LBI444:
 495:./CORE/core_cmInstr.h **** {
 4325              		.loc 2 495 57 is_stmt 1 view .LVU1700
 4326              	.LBB445:
 4327              		.loc 2 498 3 view .LVU1701
 4328              		.loc 2 498 10 is_stmt 0 view .LVU1702
 4329 025e 1BBA     		rev	r3, r3
 4330              	.LVL629:
 4331              		.loc 2 498 10 view .LVU1703
 4332              	.LBE445:
 4333              	.LBE444:
1265:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4334              		.loc 1 1265 45 view .LVU1704
 4335 0260 1593     		str	r3, [sp, #84]
1266:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 4336              		.loc 1 1266 5 is_stmt 1 view .LVU1705
 4337              	.LVL630:
1267:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4338              		.loc 1 1267 5 view .LVU1706
1267:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4339              		.loc 1 1267 47 is_stmt 0 view .LVU1707
 4340 0262 BB68     		ldr	r3, [r7, #8]
 4341              	.LVL631:
 4342              	.LBB446:
 4343              	.LBI446:
 495:./CORE/core_cmInstr.h **** {
 4344              		.loc 2 495 57 is_stmt 1 view .LVU1708
 4345              	.LBB447:
 4346              		.loc 2 498 3 view .LVU1709
 4347              		.loc 2 498 10 is_stmt 0 view .LVU1710
 4348 0264 1BBA     		rev	r3, r3
 4349              	.LVL632:
 4350              		.loc 2 498 10 view .LVU1711
 4351              	.LBE447:
 4352              	.LBE446:
1267:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4353              		.loc 1 1267 45 view .LVU1712
 4354 0266 1693     		str	r3, [sp, #88]
1268:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
 4355              		.loc 1 1268 5 is_stmt 1 view .LVU1713
 4356              	.LVL633:
1269:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4357              		.loc 1 1269 5 view .LVU1714
1269:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4358              		.loc 1 1269 47 is_stmt 0 view .LVU1715
 4359 0268 FB68     		ldr	r3, [r7, #12]
 4360              	.LVL634:
 4361              	.LBB448:
 4362              	.LBI448:
 495:./CORE/core_cmInstr.h **** {
 4363              		.loc 2 495 57 is_stmt 1 view .LVU1716
 4364              	.LBB449:
 4365              		.loc 2 498 3 view .LVU1717
 4366              		.loc 2 498 10 is_stmt 0 view .LVU1718
 4367 026a 1BBA     		rev	r3, r3
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc0ffqbS.s 			page 129


 4368              	.LVL635:
 4369              		.loc 2 498 10 view .LVU1719
 4370              	.LBE449:
 4371              	.LBE448:
1269:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4372              		.loc 1 1269 45 view .LVU1720
 4373 026c 1793     		str	r3, [sp, #92]
1270:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 4374              		.loc 1 1270 5 is_stmt 1 view .LVU1721
 4375              	.LVL636:
1271:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4376              		.loc 1 1271 5 view .LVU1722
1271:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4377              		.loc 1 1271 47 is_stmt 0 view .LVU1723
 4378 026e 3B69     		ldr	r3, [r7, #16]
 4379              	.LVL637:
 4380              	.LBB450:
 4381              	.LBI450:
 495:./CORE/core_cmInstr.h **** {
 4382              		.loc 2 495 57 is_stmt 1 view .LVU1724
 4383              	.LBB451:
 4384              		.loc 2 498 3 view .LVU1725
 4385              		.loc 2 498 10 is_stmt 0 view .LVU1726
 4386 0270 1BBA     		rev	r3, r3
 4387              	.LVL638:
 4388              		.loc 2 498 10 view .LVU1727
 4389              	.LBE451:
 4390              	.LBE450:
1271:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4391              		.loc 1 1271 45 view .LVU1728
 4392 0272 1893     		str	r3, [sp, #96]
1272:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 4393              		.loc 1 1272 5 is_stmt 1 view .LVU1729
 4394              	.LVL639:
1273:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4395              		.loc 1 1273 5 view .LVU1730
1273:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4396              		.loc 1 1273 47 is_stmt 0 view .LVU1731
 4397 0274 7B69     		ldr	r3, [r7, #20]
 4398              	.LVL640:
 4399              	.LBB452:
 4400              	.LBI452:
 495:./CORE/core_cmInstr.h **** {
 4401              		.loc 2 495 57 is_stmt 1 view .LVU1732
 4402              	.LBB453:
 4403              		.loc 2 498 3 view .LVU1733
 4404              		.loc 2 498 10 is_stmt 0 view .LVU1734
 4405 0276 1BBA     		rev	r3, r3
 4406              	.LVL641:
 4407              		.loc 2 498 10 view .LVU1735
 4408              	.LBE453:
 4409              	.LBE452:
1273:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4410              		.loc 1 1273 45 view .LVU1736
 4411 0278 1993     		str	r3, [sp, #100]
1274:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 4412              		.loc 1 1274 5 is_stmt 1 view .LVU1737
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc0ffqbS.s 			page 130


 4413              	.LVL642:
1275:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4414              		.loc 1 1275 5 view .LVU1738
1275:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4415              		.loc 1 1275 47 is_stmt 0 view .LVU1739
 4416 027a BB69     		ldr	r3, [r7, #24]
 4417              	.LVL643:
 4418              	.LBB454:
 4419              	.LBI454:
 495:./CORE/core_cmInstr.h **** {
 4420              		.loc 2 495 57 is_stmt 1 view .LVU1740
 4421              	.LBB455:
 4422              		.loc 2 498 3 view .LVU1741
 4423              		.loc 2 498 10 is_stmt 0 view .LVU1742
 4424 027c 1BBA     		rev	r3, r3
 4425              	.LVL644:
 4426              		.loc 2 498 10 view .LVU1743
 4427              	.LBE455:
 4428              	.LBE454:
1275:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4429              		.loc 1 1275 45 view .LVU1744
 4430 027e 1A93     		str	r3, [sp, #104]
1276:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 4431              		.loc 1 1276 5 is_stmt 1 view .LVU1745
 4432              	.LVL645:
1277:./Library/stm32f4xx_cryp_aes.c ****     break;
 4433              		.loc 1 1277 5 view .LVU1746
1277:./Library/stm32f4xx_cryp_aes.c ****     break;
 4434              		.loc 1 1277 47 is_stmt 0 view .LVU1747
 4435 0280 FB69     		ldr	r3, [r7, #28]
 4436              	.LVL646:
 4437              	.LBB456:
 4438              	.LBI456:
 495:./CORE/core_cmInstr.h **** {
 4439              		.loc 2 495 57 is_stmt 1 view .LVU1748
 4440              	.LBB457:
 4441              		.loc 2 498 3 view .LVU1749
 4442              		.loc 2 498 10 is_stmt 0 view .LVU1750
 4443 0282 1BBA     		rev	r3, r3
 4444              	.LVL647:
 4445              		.loc 2 498 10 view .LVU1751
 4446              	.LBE457:
 4447              	.LBE456:
1277:./Library/stm32f4xx_cryp_aes.c ****     break;
 4448              		.loc 1 1277 45 view .LVU1752
 4449 0284 1B93     		str	r3, [sp, #108]
1278:./Library/stm32f4xx_cryp_aes.c ****     default:
 4450              		.loc 1 1278 5 is_stmt 1 view .LVU1753
 4451 0286 70E7     		b	.L122
 4452              	.LVL648:
 4453              	.L166:
1296:./Library/stm32f4xx_cryp_aes.c ****     
 4454              		.loc 1 1296 5 view .LVU1754
 4455 0288 FFF7FEFF 		bl	CRYP_FIFOFlush
 4456              	.LVL649:
1299:./Library/stm32f4xx_cryp_aes.c ****     
 4457              		.loc 1 1299 5 view .LVU1755
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc0ffqbS.s 			page 131


 4458 028c 14A8     		add	r0, sp, #80
 4459 028e FFF7FEFF 		bl	CRYP_KeyInit
 4460              	.LVL650:
1302:./Library/stm32f4xx_cryp_aes.c ****     
 4461              		.loc 1 1302 5 view .LVU1756
 4462 0292 10A8     		add	r0, sp, #64
 4463 0294 FFF7FEFF 		bl	CRYP_IVInit
 4464              	.LVL651:
1305:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_AlgoMode = CRYP_AlgoMode_AES_CCM;
 4465              		.loc 1 1305 5 view .LVU1757
1305:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_AlgoMode = CRYP_AlgoMode_AES_CCM;
 4466              		.loc 1 1305 41 is_stmt 0 view .LVU1758
 4467 0298 0027     		movs	r7, #0
 4468              	.LVL652:
1305:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_AlgoMode = CRYP_AlgoMode_AES_CCM;
 4469              		.loc 1 1305 41 view .LVU1759
 4470 029a 1C97     		str	r7, [sp, #112]
1306:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_DataType = CRYP_DataType_8b;
 4471              		.loc 1 1306 5 is_stmt 1 view .LVU1760
1306:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_DataType = CRYP_DataType_8b;
 4472              		.loc 1 1306 42 is_stmt 0 view .LVU1761
 4473 029c 4FF00813 		mov	r3, #524296
 4474 02a0 1D93     		str	r3, [sp, #116]
1307:./Library/stm32f4xx_cryp_aes.c ****     CRYP_Init(&AES_CRYP_InitStructure);
 4475              		.loc 1 1307 5 is_stmt 1 view .LVU1762
1307:./Library/stm32f4xx_cryp_aes.c ****     CRYP_Init(&AES_CRYP_InitStructure);
 4476              		.loc 1 1307 42 is_stmt 0 view .LVU1763
 4477 02a2 8023     		movs	r3, #128
 4478 02a4 1E93     		str	r3, [sp, #120]
1308:./Library/stm32f4xx_cryp_aes.c ****     
 4479              		.loc 1 1308 5 is_stmt 1 view .LVU1764
 4480 02a6 1CA8     		add	r0, sp, #112
 4481 02a8 FFF7FEFF 		bl	CRYP_Init
 4482              	.LVL653:
1312:./Library/stm32f4xx_cryp_aes.c ****     
 4483              		.loc 1 1312 5 view .LVU1765
 4484 02ac 3846     		mov	r0, r7
 4485 02ae FFF7FEFF 		bl	CRYP_PhaseConfig
 4486              	.LVL654:
1314:./Library/stm32f4xx_cryp_aes.c ****     /* Write the blockb0 block in the IN FIFO */
 4487              		.loc 1 1314 5 view .LVU1766
1316:./Library/stm32f4xx_cryp_aes.c ****     b0addr+=4;
 4488              		.loc 1 1316 5 view .LVU1767
 4489 02b2 0B98     		ldr	r0, [sp, #44]
 4490 02b4 FFF7FEFF 		bl	CRYP_DataIn
 4491              	.LVL655:
1317:./Library/stm32f4xx_cryp_aes.c ****     CRYP_DataIn((*(uint32_t*)(b0addr)));
 4492              		.loc 1 1317 5 view .LVU1768
1318:./Library/stm32f4xx_cryp_aes.c ****     b0addr+=4;
 4493              		.loc 1 1318 5 view .LVU1769
 4494 02b8 0C98     		ldr	r0, [sp, #48]
 4495 02ba FFF7FEFF 		bl	CRYP_DataIn
 4496              	.LVL656:
1319:./Library/stm32f4xx_cryp_aes.c ****     CRYP_DataIn((*(uint32_t*)(b0addr)));
 4497              		.loc 1 1319 5 view .LVU1770
1320:./Library/stm32f4xx_cryp_aes.c ****     b0addr+=4;
 4498              		.loc 1 1320 5 view .LVU1771
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc0ffqbS.s 			page 132


 4499 02be 0D98     		ldr	r0, [sp, #52]
 4500 02c0 FFF7FEFF 		bl	CRYP_DataIn
 4501              	.LVL657:
1321:./Library/stm32f4xx_cryp_aes.c ****     CRYP_DataIn((*(uint32_t*)(b0addr)));
 4502              		.loc 1 1321 5 view .LVU1772
1322:./Library/stm32f4xx_cryp_aes.c ****     
 4503              		.loc 1 1322 5 view .LVU1773
 4504 02c4 0E98     		ldr	r0, [sp, #56]
 4505 02c6 FFF7FEFF 		bl	CRYP_DataIn
 4506              	.LVL658:
1325:./Library/stm32f4xx_cryp_aes.c ****     
 4507              		.loc 1 1325 5 view .LVU1774
 4508 02ca 0120     		movs	r0, #1
 4509 02cc FFF7FEFF 		bl	CRYP_Cmd
 4510              	.LVL659:
1328:./Library/stm32f4xx_cryp_aes.c ****     {
 4511              		.loc 1 1328 5 view .LVU1775
 4512              	.L124:
1330:./Library/stm32f4xx_cryp_aes.c ****     /***************************** header phase *******************************/
 4513              		.loc 1 1330 5 discriminator 1 view .LVU1776
1328:./Library/stm32f4xx_cryp_aes.c ****     {
 4514              		.loc 1 1328 10 discriminator 1 view .LVU1777
1328:./Library/stm32f4xx_cryp_aes.c ****     {
 4515              		.loc 1 1328 11 is_stmt 0 discriminator 1 view .LVU1778
 4516 02d0 FFF7FEFF 		bl	CRYP_GetCmdStatus
 4517              	.LVL660:
1328:./Library/stm32f4xx_cryp_aes.c ****     {
 4518              		.loc 1 1328 10 discriminator 1 view .LVU1779
 4519 02d4 0128     		cmp	r0, #1
 4520 02d6 FBD0     		beq	.L124
1332:./Library/stm32f4xx_cryp_aes.c ****     {
 4521              		.loc 1 1332 5 is_stmt 1 view .LVU1780
1332:./Library/stm32f4xx_cryp_aes.c ****     {
 4522              		.loc 1 1332 7 is_stmt 0 view .LVU1781
 4523 02d8 9CB9     		cbnz	r4, .L168
 4524              	.LVL661:
 4525              	.L125:
1380:./Library/stm32f4xx_cryp_aes.c ****     {
 4526              		.loc 1 1380 5 is_stmt 1 view .LVU1782
1380:./Library/stm32f4xx_cryp_aes.c ****     {
 4527              		.loc 1 1380 7 is_stmt 0 view .LVU1783
 4528 02da B8F1000F 		cmp	r8, #0
 4529 02de 00F08A80 		beq	.L131
1383:./Library/stm32f4xx_cryp_aes.c ****       
 4530              		.loc 1 1383 7 is_stmt 1 view .LVU1784
 4531 02e2 4FF40030 		mov	r0, #131072
 4532 02e6 FFF7FEFF 		bl	CRYP_PhaseConfig
 4533              	.LVL662:
1386:./Library/stm32f4xx_cryp_aes.c ****       
 4534              		.loc 1 1386 7 view .LVU1785
 4535 02ea 0120     		movs	r0, #1
 4536 02ec FFF7FEFF 		bl	CRYP_Cmd
 4537              	.LVL663:
1388:./Library/stm32f4xx_cryp_aes.c ****       {
 4538              		.loc 1 1388 7 view .LVU1786
1388:./Library/stm32f4xx_cryp_aes.c ****       {
 4539              		.loc 1 1388 10 is_stmt 0 view .LVU1787
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc0ffqbS.s 			page 133


 4540 02f0 FFF7FEFF 		bl	CRYP_GetCmdStatus
 4541              	.LVL664:
1388:./Library/stm32f4xx_cryp_aes.c ****       {
 4542              		.loc 1 1388 9 view .LVU1788
 4543 02f4 0746     		mov	r7, r0
 4544 02f6 0028     		cmp	r0, #0
 4545 02f8 00F05981 		beq	.L126
1395:./Library/stm32f4xx_cryp_aes.c ****       {
 4546              		.loc 1 1395 23 view .LVU1789
 4547 02fc 0024     		movs	r4, #0
 4548              	.LVL665:
1395:./Library/stm32f4xx_cryp_aes.c ****       {
 4549              		.loc 1 1395 23 view .LVU1790
 4550 02fe 019E     		ldr	r6, [sp, #4]
 4551              	.LVL666:
1395:./Library/stm32f4xx_cryp_aes.c ****       {
 4552              		.loc 1 1395 23 view .LVU1791
 4553 0300 39E0     		b	.L132
 4554              	.LVL667:
 4555              	.L168:
1335:./Library/stm32f4xx_cryp_aes.c ****       
 4556              		.loc 1 1335 7 is_stmt 1 view .LVU1792
 4557 0302 4FF48030 		mov	r0, #65536
 4558 0306 FFF7FEFF 		bl	CRYP_PhaseConfig
 4559              	.LVL668:
1338:./Library/stm32f4xx_cryp_aes.c ****       
 4560              		.loc 1 1338 7 view .LVU1793
 4561 030a 0120     		movs	r0, #1
 4562 030c FFF7FEFF 		bl	CRYP_Cmd
 4563              	.LVL669:
1340:./Library/stm32f4xx_cryp_aes.c ****       {
 4564              		.loc 1 1340 7 view .LVU1794
1340:./Library/stm32f4xx_cryp_aes.c ****       {
 4565              		.loc 1 1340 10 is_stmt 0 view .LVU1795
 4566 0310 FFF7FEFF 		bl	CRYP_GetCmdStatus
 4567              	.LVL670:
1340:./Library/stm32f4xx_cryp_aes.c ****       {
 4568              		.loc 1 1340 9 view .LVU1796
 4569 0314 0746     		mov	r7, r0
 4570 0316 0028     		cmp	r0, #0
 4571 0318 00F04981 		beq	.L126
1347:./Library/stm32f4xx_cryp_aes.c ****       {
 4572              		.loc 1 1347 23 view .LVU1797
 4573 031c 0027     		movs	r7, #0
 4574 031e 12E0     		b	.L127
 4575              	.LVL671:
 4576              	.L128:
1352:./Library/stm32f4xx_cryp_aes.c ****         
 4577              		.loc 1 1352 9 is_stmt 1 discriminator 1 view .LVU1798
1350:./Library/stm32f4xx_cryp_aes.c ****         {
 4578              		.loc 1 1350 14 discriminator 1 view .LVU1799
1350:./Library/stm32f4xx_cryp_aes.c ****         {
 4579              		.loc 1 1350 15 is_stmt 0 discriminator 1 view .LVU1800
 4580 0320 0120     		movs	r0, #1
 4581 0322 FFF7FEFF 		bl	CRYP_GetFlagStatus
 4582              	.LVL672:
1350:./Library/stm32f4xx_cryp_aes.c ****         {
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc0ffqbS.s 			page 134


 4583              		.loc 1 1350 14 discriminator 1 view .LVU1801
 4584 0326 0028     		cmp	r0, #0
 4585 0328 FAD0     		beq	.L128
1355:./Library/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
 4586              		.loc 1 1355 9 is_stmt 1 discriminator 2 view .LVU1802
 4587 032a 3068     		ldr	r0, [r6]
 4588 032c FFF7FEFF 		bl	CRYP_DataIn
 4589              	.LVL673:
1356:./Library/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(headeraddr));
 4590              		.loc 1 1356 9 discriminator 2 view .LVU1803
1357:./Library/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
 4591              		.loc 1 1357 9 discriminator 2 view .LVU1804
 4592 0330 7068     		ldr	r0, [r6, #4]
 4593 0332 FFF7FEFF 		bl	CRYP_DataIn
 4594              	.LVL674:
1358:./Library/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(headeraddr));
 4595              		.loc 1 1358 9 discriminator 2 view .LVU1805
1359:./Library/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
 4596              		.loc 1 1359 9 discriminator 2 view .LVU1806
 4597 0336 B068     		ldr	r0, [r6, #8]
 4598 0338 FFF7FEFF 		bl	CRYP_DataIn
 4599              	.LVL675:
1360:./Library/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(headeraddr));
 4600              		.loc 1 1360 9 discriminator 2 view .LVU1807
1361:./Library/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
 4601              		.loc 1 1361 9 discriminator 2 view .LVU1808
 4602 033c F068     		ldr	r0, [r6, #12]
 4603 033e FFF7FEFF 		bl	CRYP_DataIn
 4604              	.LVL676:
1362:./Library/stm32f4xx_cryp_aes.c ****       }
 4605              		.loc 1 1362 9 discriminator 2 view .LVU1809
1362:./Library/stm32f4xx_cryp_aes.c ****       }
 4606              		.loc 1 1362 19 is_stmt 0 discriminator 2 view .LVU1810
 4607 0342 1036     		adds	r6, r6, #16
 4608              	.LVL677:
1347:./Library/stm32f4xx_cryp_aes.c ****       {
 4609              		.loc 1 1347 56 is_stmt 1 discriminator 2 view .LVU1811
1347:./Library/stm32f4xx_cryp_aes.c ****       {
 4610              		.loc 1 1347 67 is_stmt 0 discriminator 2 view .LVU1812
 4611 0344 1037     		adds	r7, r7, #16
 4612              	.LVL678:
 4613              	.L127:
1347:./Library/stm32f4xx_cryp_aes.c ****       {
 4614              		.loc 1 1347 28 is_stmt 1 discriminator 1 view .LVU1813
1347:./Library/stm32f4xx_cryp_aes.c ****       {
 4615              		.loc 1 1347 7 is_stmt 0 discriminator 1 view .LVU1814
 4616 0346 BC42     		cmp	r4, r7
 4617 0348 EAD8     		bhi	.L128
1366:./Library/stm32f4xx_cryp_aes.c ****       do
 4618              		.loc 1 1366 7 is_stmt 1 view .LVU1815
1366:./Library/stm32f4xx_cryp_aes.c ****       do
 4619              		.loc 1 1366 15 is_stmt 0 view .LVU1816
 4620 034a 0023     		movs	r3, #0
 4621 034c 0F93     		str	r3, [sp, #60]
 4622              	.LVL679:
 4623              	.L130:
1367:./Library/stm32f4xx_cryp_aes.c ****       {
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc0ffqbS.s 			page 135


 4624              		.loc 1 1367 7 is_stmt 1 discriminator 2 view .LVU1817
1369:./Library/stm32f4xx_cryp_aes.c ****         counter++;
 4625              		.loc 1 1369 9 discriminator 2 view .LVU1818
1369:./Library/stm32f4xx_cryp_aes.c ****         counter++;
 4626              		.loc 1 1369 22 is_stmt 0 discriminator 2 view .LVU1819
 4627 034e 1020     		movs	r0, #16
 4628 0350 FFF7FEFF 		bl	CRYP_GetFlagStatus
 4629              	.LVL680:
1370:./Library/stm32f4xx_cryp_aes.c ****       }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 4630              		.loc 1 1370 9 is_stmt 1 discriminator 2 view .LVU1820
1370:./Library/stm32f4xx_cryp_aes.c ****       }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 4631              		.loc 1 1370 16 is_stmt 0 discriminator 2 view .LVU1821
 4632 0354 0F9B     		ldr	r3, [sp, #60]
 4633 0356 0133     		adds	r3, r3, #1
 4634 0358 0F93     		str	r3, [sp, #60]
1371:./Library/stm32f4xx_cryp_aes.c **** 
 4635              		.loc 1 1371 14 is_stmt 1 discriminator 2 view .LVU1822
1371:./Library/stm32f4xx_cryp_aes.c **** 
 4636              		.loc 1 1371 24 is_stmt 0 discriminator 2 view .LVU1823
 4637 035a 0F9B     		ldr	r3, [sp, #60]
1371:./Library/stm32f4xx_cryp_aes.c **** 
 4638              		.loc 1 1371 7 discriminator 2 view .LVU1824
 4639 035c B3F5803F 		cmp	r3, #65536
 4640 0360 01D0     		beq	.L129
1371:./Library/stm32f4xx_cryp_aes.c **** 
 4641              		.loc 1 1371 44 discriminator 1 view .LVU1825
 4642 0362 0028     		cmp	r0, #0
 4643 0364 F3D1     		bne	.L130
 4644              	.L129:
1373:./Library/stm32f4xx_cryp_aes.c ****       {
 4645              		.loc 1 1373 7 is_stmt 1 view .LVU1826
1373:./Library/stm32f4xx_cryp_aes.c ****       {
 4646              		.loc 1 1373 10 is_stmt 0 view .LVU1827
 4647 0366 0028     		cmp	r0, #0
 4648 0368 B7D0     		beq	.L125
1375:./Library/stm32f4xx_cryp_aes.c ****       }
 4649              		.loc 1 1375 16 view .LVU1828
 4650 036a 0023     		movs	r3, #0
 4651 036c 0193     		str	r3, [sp, #4]
 4652 036e B4E7     		b	.L125
 4653              	.LVL681:
 4654              	.L134:
1420:./Library/stm32f4xx_cryp_aes.c ****         {
 4655              		.loc 1 1420 9 is_stmt 1 view .LVU1829
1420:./Library/stm32f4xx_cryp_aes.c ****         {
 4656              		.loc 1 1420 12 is_stmt 0 view .LVU1830
 4657 0370 30B3     		cbz	r0, .L137
1422:./Library/stm32f4xx_cryp_aes.c ****         }
 4658              		.loc 1 1422 18 view .LVU1831
 4659 0372 0026     		movs	r6, #0
 4660              	.LVL682:
 4661              	.L136:
1395:./Library/stm32f4xx_cryp_aes.c ****       {
 4662              		.loc 1 1395 76 is_stmt 1 discriminator 2 view .LVU1832
1395:./Library/stm32f4xx_cryp_aes.c ****       {
 4663              		.loc 1 1395 87 is_stmt 0 discriminator 2 view .LVU1833
 4664 0374 1034     		adds	r4, r4, #16
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc0ffqbS.s 			page 136


 4665              	.LVL683:
 4666              	.L132:
1395:./Library/stm32f4xx_cryp_aes.c ****       {
 4667              		.loc 1 1395 28 is_stmt 1 discriminator 1 view .LVU1834
1395:./Library/stm32f4xx_cryp_aes.c ****       {
 4668              		.loc 1 1395 7 is_stmt 0 discriminator 1 view .LVU1835
 4669 0376 4445     		cmp	r4, r8
 4670 0378 3CD2     		bcs	.L162
1395:./Library/stm32f4xx_cryp_aes.c ****       {
 4671              		.loc 1 1395 53 discriminator 3 view .LVU1836
 4672 037a 002E     		cmp	r6, #0
 4673 037c 38D0     		beq	.L169
 4674              	.L133:
1400:./Library/stm32f4xx_cryp_aes.c ****         
 4675              		.loc 1 1400 9 is_stmt 1 discriminator 1 view .LVU1837
1398:./Library/stm32f4xx_cryp_aes.c ****         {
 4676              		.loc 1 1398 14 discriminator 1 view .LVU1838
1398:./Library/stm32f4xx_cryp_aes.c ****         {
 4677              		.loc 1 1398 15 is_stmt 0 discriminator 1 view .LVU1839
 4678 037e 0120     		movs	r0, #1
 4679 0380 FFF7FEFF 		bl	CRYP_GetFlagStatus
 4680              	.LVL684:
1398:./Library/stm32f4xx_cryp_aes.c ****         {
 4681              		.loc 1 1398 14 discriminator 1 view .LVU1840
 4682 0384 0028     		cmp	r0, #0
 4683 0386 FAD0     		beq	.L133
1403:./Library/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
 4684              		.loc 1 1403 9 is_stmt 1 view .LVU1841
 4685 0388 2868     		ldr	r0, [r5]
 4686 038a FFF7FEFF 		bl	CRYP_DataIn
 4687              	.LVL685:
1404:./Library/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(inputaddr));
 4688              		.loc 1 1404 9 view .LVU1842
1405:./Library/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
 4689              		.loc 1 1405 9 view .LVU1843
 4690 038e 6868     		ldr	r0, [r5, #4]
 4691 0390 FFF7FEFF 		bl	CRYP_DataIn
 4692              	.LVL686:
1406:./Library/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(inputaddr));
 4693              		.loc 1 1406 9 view .LVU1844
1407:./Library/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
 4694              		.loc 1 1407 9 view .LVU1845
 4695 0394 A868     		ldr	r0, [r5, #8]
 4696 0396 FFF7FEFF 		bl	CRYP_DataIn
 4697              	.LVL687:
1408:./Library/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(inputaddr));
 4698              		.loc 1 1408 9 view .LVU1846
1409:./Library/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
 4699              		.loc 1 1409 9 view .LVU1847
 4700 039a E868     		ldr	r0, [r5, #12]
 4701 039c FFF7FEFF 		bl	CRYP_DataIn
 4702              	.LVL688:
1410:./Library/stm32f4xx_cryp_aes.c ****         
 4703              		.loc 1 1410 9 view .LVU1848
1410:./Library/stm32f4xx_cryp_aes.c ****         
 4704              		.loc 1 1410 18 is_stmt 0 view .LVU1849
 4705 03a0 1035     		adds	r5, r5, #16
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc0ffqbS.s 			page 137


 4706              	.LVL689:
1413:./Library/stm32f4xx_cryp_aes.c ****         do
 4707              		.loc 1 1413 9 is_stmt 1 view .LVU1850
1413:./Library/stm32f4xx_cryp_aes.c ****         do
 4708              		.loc 1 1413 17 is_stmt 0 view .LVU1851
 4709 03a2 0023     		movs	r3, #0
 4710 03a4 0F93     		str	r3, [sp, #60]
 4711              	.L135:
1414:./Library/stm32f4xx_cryp_aes.c ****         {
 4712              		.loc 1 1414 9 is_stmt 1 discriminator 2 view .LVU1852
1416:./Library/stm32f4xx_cryp_aes.c ****           counter++;
 4713              		.loc 1 1416 11 discriminator 2 view .LVU1853
1416:./Library/stm32f4xx_cryp_aes.c ****           counter++;
 4714              		.loc 1 1416 24 is_stmt 0 discriminator 2 view .LVU1854
 4715 03a6 1020     		movs	r0, #16
 4716 03a8 FFF7FEFF 		bl	CRYP_GetFlagStatus
 4717              	.LVL690:
1417:./Library/stm32f4xx_cryp_aes.c ****         }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 4718              		.loc 1 1417 11 is_stmt 1 discriminator 2 view .LVU1855
1417:./Library/stm32f4xx_cryp_aes.c ****         }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 4719              		.loc 1 1417 18 is_stmt 0 discriminator 2 view .LVU1856
 4720 03ac 0F9B     		ldr	r3, [sp, #60]
 4721 03ae 0133     		adds	r3, r3, #1
 4722 03b0 0F93     		str	r3, [sp, #60]
1418:./Library/stm32f4xx_cryp_aes.c **** 
 4723              		.loc 1 1418 16 is_stmt 1 discriminator 2 view .LVU1857
1418:./Library/stm32f4xx_cryp_aes.c **** 
 4724              		.loc 1 1418 26 is_stmt 0 discriminator 2 view .LVU1858
 4725 03b2 0F9B     		ldr	r3, [sp, #60]
1418:./Library/stm32f4xx_cryp_aes.c **** 
 4726              		.loc 1 1418 9 discriminator 2 view .LVU1859
 4727 03b4 B3F5803F 		cmp	r3, #65536
 4728 03b8 DAD0     		beq	.L134
1418:./Library/stm32f4xx_cryp_aes.c **** 
 4729              		.loc 1 1418 46 discriminator 1 view .LVU1860
 4730 03ba 0028     		cmp	r0, #0
 4731 03bc F3D1     		bne	.L135
 4732 03be D7E7     		b	.L134
 4733              	.LVL691:
 4734              	.L137:
1429:./Library/stm32f4xx_cryp_aes.c ****           
 4735              		.loc 1 1429 11 is_stmt 1 discriminator 1 view .LVU1861
1427:./Library/stm32f4xx_cryp_aes.c ****           {
 4736              		.loc 1 1427 16 discriminator 1 view .LVU1862
1427:./Library/stm32f4xx_cryp_aes.c ****           {
 4737              		.loc 1 1427 17 is_stmt 0 discriminator 1 view .LVU1863
 4738 03c0 0420     		movs	r0, #4
 4739 03c2 FFF7FEFF 		bl	CRYP_GetFlagStatus
 4740              	.LVL692:
1427:./Library/stm32f4xx_cryp_aes.c ****           {
 4741              		.loc 1 1427 16 discriminator 1 view .LVU1864
 4742 03c6 0028     		cmp	r0, #0
 4743 03c8 FAD0     		beq	.L137
1432:./Library/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 4744              		.loc 1 1432 11 is_stmt 1 view .LVU1865
1432:./Library/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 4745              		.loc 1 1432 38 is_stmt 0 view .LVU1866
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc0ffqbS.s 			page 138


 4746 03ca FFF7FEFF 		bl	CRYP_DataOut
 4747              	.LVL693:
1432:./Library/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 4748              		.loc 1 1432 36 view .LVU1867
 4749 03ce CAF80000 		str	r0, [r10]
1433:./Library/stm32f4xx_cryp_aes.c ****           *(uint32_t*)(outputaddr) = CRYP_DataOut();
 4750              		.loc 1 1433 11 is_stmt 1 view .LVU1868
 4751              	.LVL694:
1434:./Library/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 4752              		.loc 1 1434 11 view .LVU1869
1434:./Library/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 4753              		.loc 1 1434 38 is_stmt 0 view .LVU1870
 4754 03d2 FFF7FEFF 		bl	CRYP_DataOut
 4755              	.LVL695:
1434:./Library/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 4756              		.loc 1 1434 36 view .LVU1871
 4757 03d6 CAF80400 		str	r0, [r10, #4]
1435:./Library/stm32f4xx_cryp_aes.c ****           *(uint32_t*)(outputaddr) = CRYP_DataOut();
 4758              		.loc 1 1435 11 is_stmt 1 view .LVU1872
 4759              	.LVL696:
1436:./Library/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 4760              		.loc 1 1436 11 view .LVU1873
1436:./Library/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 4761              		.loc 1 1436 38 is_stmt 0 view .LVU1874
 4762 03da FFF7FEFF 		bl	CRYP_DataOut
 4763              	.LVL697:
1436:./Library/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 4764              		.loc 1 1436 36 view .LVU1875
 4765 03de CAF80800 		str	r0, [r10, #8]
1437:./Library/stm32f4xx_cryp_aes.c ****           *(uint32_t*)(outputaddr) = CRYP_DataOut();
 4766              		.loc 1 1437 11 is_stmt 1 view .LVU1876
 4767              	.LVL698:
1438:./Library/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 4768              		.loc 1 1438 11 view .LVU1877
1438:./Library/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 4769              		.loc 1 1438 38 is_stmt 0 view .LVU1878
 4770 03e2 FFF7FEFF 		bl	CRYP_DataOut
 4771              	.LVL699:
1438:./Library/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 4772              		.loc 1 1438 36 view .LVU1879
 4773 03e6 CAF80C00 		str	r0, [r10, #12]
1439:./Library/stm32f4xx_cryp_aes.c ****         }
 4774              		.loc 1 1439 11 is_stmt 1 view .LVU1880
1439:./Library/stm32f4xx_cryp_aes.c ****         }
 4775              		.loc 1 1439 21 is_stmt 0 view .LVU1881
 4776 03ea 0AF1100A 		add	r10, r10, #16
 4777              	.LVL700:
1439:./Library/stm32f4xx_cryp_aes.c ****         }
 4778              		.loc 1 1439 21 view .LVU1882
 4779 03ee C1E7     		b	.L136
 4780              	.L169:
1439:./Library/stm32f4xx_cryp_aes.c ****         }
 4781              		.loc 1 1439 21 view .LVU1883
 4782 03f0 0196     		str	r6, [sp, #4]
 4783 03f2 00E0     		b	.L131
 4784              	.L162:
 4785 03f4 0196     		str	r6, [sp, #4]
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc0ffqbS.s 			page 139


 4786              	.LVL701:
 4787              	.L131:
1446:./Library/stm32f4xx_cryp_aes.c ****     
 4788              		.loc 1 1446 5 is_stmt 1 view .LVU1884
 4789 03f6 4FF44030 		mov	r0, #196608
 4790 03fa FFF7FEFF 		bl	CRYP_PhaseConfig
 4791              	.LVL702:
1449:./Library/stm32f4xx_cryp_aes.c ****     
 4792              		.loc 1 1449 5 view .LVU1885
 4793 03fe 0120     		movs	r0, #1
 4794 0400 FFF7FEFF 		bl	CRYP_Cmd
 4795              	.LVL703:
1451:./Library/stm32f4xx_cryp_aes.c ****     {
 4796              		.loc 1 1451 5 view .LVU1886
1451:./Library/stm32f4xx_cryp_aes.c ****     {
 4797              		.loc 1 1451 8 is_stmt 0 view .LVU1887
 4798 0404 FFF7FEFF 		bl	CRYP_GetCmdStatus
 4799              	.LVL704:
1451:./Library/stm32f4xx_cryp_aes.c ****     {
 4800              		.loc 1 1451 7 view .LVU1888
 4801 0408 0746     		mov	r7, r0
 4802 040a 0028     		cmp	r0, #0
 4803 040c 00F0CF80 		beq	.L126
1458:./Library/stm32f4xx_cryp_aes.c ****     /* Write the counter block in the IN FIFO */
 4804              		.loc 1 1458 5 is_stmt 1 view .LVU1889
 4805              	.LVL705:
1460:./Library/stm32f4xx_cryp_aes.c ****     ctraddr+=4;
 4806              		.loc 1 1460 5 view .LVU1890
 4807 0410 0798     		ldr	r0, [sp, #28]
 4808 0412 FFF7FEFF 		bl	CRYP_DataIn
 4809              	.LVL706:
1461:./Library/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(ctraddr));
 4810              		.loc 1 1461 5 view .LVU1891
1462:./Library/stm32f4xx_cryp_aes.c ****     ctraddr+=4;
 4811              		.loc 1 1462 5 view .LVU1892
 4812 0416 0898     		ldr	r0, [sp, #32]
 4813 0418 FFF7FEFF 		bl	CRYP_DataIn
 4814              	.LVL707:
1463:./Library/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(ctraddr));
 4815              		.loc 1 1463 5 view .LVU1893
1464:./Library/stm32f4xx_cryp_aes.c ****     ctraddr+=4;
 4816              		.loc 1 1464 5 view .LVU1894
 4817 041c 0998     		ldr	r0, [sp, #36]
 4818 041e FFF7FEFF 		bl	CRYP_DataIn
 4819              	.LVL708:
1465:./Library/stm32f4xx_cryp_aes.c ****     /* Reset bit 0 (after 8-bit swap) is equivalent to reset bit 24 (before 8-bit swap) */
 4820              		.loc 1 1465 5 view .LVU1895
1467:./Library/stm32f4xx_cryp_aes.c ****     
 4821              		.loc 1 1467 5 view .LVU1896
1467:./Library/stm32f4xx_cryp_aes.c ****     
 4822              		.loc 1 1467 17 is_stmt 0 view .LVU1897
 4823 0422 0A98     		ldr	r0, [sp, #40]
1467:./Library/stm32f4xx_cryp_aes.c ****     
 4824              		.loc 1 1467 5 view .LVU1898
 4825 0424 20F08070 		bic	r0, r0, #16777216
 4826 0428 FFF7FEFF 		bl	CRYP_DataIn
 4827              	.LVL709:
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc0ffqbS.s 			page 140


1470:./Library/stm32f4xx_cryp_aes.c ****     {
 4828              		.loc 1 1470 5 is_stmt 1 view .LVU1899
 4829              	.L138:
1472:./Library/stm32f4xx_cryp_aes.c ****     
 4830              		.loc 1 1472 5 discriminator 1 view .LVU1900
1470:./Library/stm32f4xx_cryp_aes.c ****     {
 4831              		.loc 1 1470 10 discriminator 1 view .LVU1901
1470:./Library/stm32f4xx_cryp_aes.c ****     {
 4832              		.loc 1 1470 11 is_stmt 0 discriminator 1 view .LVU1902
 4833 042c 0420     		movs	r0, #4
 4834 042e FFF7FEFF 		bl	CRYP_GetFlagStatus
 4835              	.LVL710:
1470:./Library/stm32f4xx_cryp_aes.c ****     {
 4836              		.loc 1 1470 10 discriminator 1 view .LVU1903
 4837 0432 0028     		cmp	r0, #0
 4838 0434 FAD0     		beq	.L138
1475:./Library/stm32f4xx_cryp_aes.c ****     temptag[1] = CRYP_DataOut();
 4839              		.loc 1 1475 5 is_stmt 1 view .LVU1904
1475:./Library/stm32f4xx_cryp_aes.c ****     temptag[1] = CRYP_DataOut();
 4840              		.loc 1 1475 18 is_stmt 0 view .LVU1905
 4841 0436 FFF7FEFF 		bl	CRYP_DataOut
 4842              	.LVL711:
1475:./Library/stm32f4xx_cryp_aes.c ****     temptag[1] = CRYP_DataOut();
 4843              		.loc 1 1475 16 view .LVU1906
 4844 043a 0390     		str	r0, [sp, #12]
1476:./Library/stm32f4xx_cryp_aes.c ****     temptag[2] = CRYP_DataOut();
 4845              		.loc 1 1476 5 is_stmt 1 view .LVU1907
1476:./Library/stm32f4xx_cryp_aes.c ****     temptag[2] = CRYP_DataOut();
 4846              		.loc 1 1476 18 is_stmt 0 view .LVU1908
 4847 043c FFF7FEFF 		bl	CRYP_DataOut
 4848              	.LVL712:
1476:./Library/stm32f4xx_cryp_aes.c ****     temptag[2] = CRYP_DataOut();
 4849              		.loc 1 1476 16 view .LVU1909
 4850 0440 0490     		str	r0, [sp, #16]
1477:./Library/stm32f4xx_cryp_aes.c ****     temptag[3] = CRYP_DataOut();
 4851              		.loc 1 1477 5 is_stmt 1 view .LVU1910
1477:./Library/stm32f4xx_cryp_aes.c ****     temptag[3] = CRYP_DataOut();
 4852              		.loc 1 1477 18 is_stmt 0 view .LVU1911
 4853 0442 FFF7FEFF 		bl	CRYP_DataOut
 4854              	.LVL713:
1477:./Library/stm32f4xx_cryp_aes.c ****     temptag[3] = CRYP_DataOut();
 4855              		.loc 1 1477 16 view .LVU1912
 4856 0446 0590     		str	r0, [sp, #20]
1478:./Library/stm32f4xx_cryp_aes.c ****   }
 4857              		.loc 1 1478 5 is_stmt 1 view .LVU1913
1478:./Library/stm32f4xx_cryp_aes.c ****   }
 4858              		.loc 1 1478 18 is_stmt 0 view .LVU1914
 4859 0448 FFF7FEFF 		bl	CRYP_DataOut
 4860              	.LVL714:
1478:./Library/stm32f4xx_cryp_aes.c ****   }
 4861              		.loc 1 1478 16 view .LVU1915
 4862 044c 0690     		str	r0, [sp, #24]
 4863 044e 019F     		ldr	r7, [sp, #4]
 4864 0450 A1E0     		b	.L139
 4865              	.LVL715:
 4866              	.L167:
1524:./Library/stm32f4xx_cryp_aes.c ****       
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc0ffqbS.s 			page 141


 4867              		.loc 1 1524 7 is_stmt 1 view .LVU1916
 4868 0452 4FF48030 		mov	r0, #65536
 4869 0456 FFF7FEFF 		bl	CRYP_PhaseConfig
 4870              	.LVL716:
1527:./Library/stm32f4xx_cryp_aes.c ****       
 4871              		.loc 1 1527 7 view .LVU1917
 4872 045a 0120     		movs	r0, #1
 4873 045c FFF7FEFF 		bl	CRYP_Cmd
 4874              	.LVL717:
1529:./Library/stm32f4xx_cryp_aes.c ****       {
 4875              		.loc 1 1529 7 view .LVU1918
1529:./Library/stm32f4xx_cryp_aes.c ****       {
 4876              		.loc 1 1529 10 is_stmt 0 view .LVU1919
 4877 0460 FFF7FEFF 		bl	CRYP_GetCmdStatus
 4878              	.LVL718:
1529:./Library/stm32f4xx_cryp_aes.c ****       {
 4879              		.loc 1 1529 9 view .LVU1920
 4880 0464 0746     		mov	r7, r0
 4881              	.LVL719:
1529:./Library/stm32f4xx_cryp_aes.c ****       {
 4882              		.loc 1 1529 9 view .LVU1921
 4883 0466 0028     		cmp	r0, #0
 4884 0468 00F0A180 		beq	.L126
1536:./Library/stm32f4xx_cryp_aes.c ****       {
 4885              		.loc 1 1536 23 view .LVU1922
 4886 046c 0027     		movs	r7, #0
 4887 046e 12E0     		b	.L142
 4888              	.LVL720:
 4889              	.L143:
1541:./Library/stm32f4xx_cryp_aes.c ****         
 4890              		.loc 1 1541 9 is_stmt 1 discriminator 1 view .LVU1923
1539:./Library/stm32f4xx_cryp_aes.c ****         {
 4891              		.loc 1 1539 14 discriminator 1 view .LVU1924
1539:./Library/stm32f4xx_cryp_aes.c ****         {
 4892              		.loc 1 1539 15 is_stmt 0 discriminator 1 view .LVU1925
 4893 0470 0120     		movs	r0, #1
 4894 0472 FFF7FEFF 		bl	CRYP_GetFlagStatus
 4895              	.LVL721:
1539:./Library/stm32f4xx_cryp_aes.c ****         {
 4896              		.loc 1 1539 14 discriminator 1 view .LVU1926
 4897 0476 0028     		cmp	r0, #0
 4898 0478 FAD0     		beq	.L143
1544:./Library/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
 4899              		.loc 1 1544 9 is_stmt 1 discriminator 2 view .LVU1927
 4900 047a 3068     		ldr	r0, [r6]
 4901 047c FFF7FEFF 		bl	CRYP_DataIn
 4902              	.LVL722:
1545:./Library/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(headeraddr));
 4903              		.loc 1 1545 9 discriminator 2 view .LVU1928
1546:./Library/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
 4904              		.loc 1 1546 9 discriminator 2 view .LVU1929
 4905 0480 7068     		ldr	r0, [r6, #4]
 4906 0482 FFF7FEFF 		bl	CRYP_DataIn
 4907              	.LVL723:
1547:./Library/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(headeraddr));
 4908              		.loc 1 1547 9 discriminator 2 view .LVU1930
1548:./Library/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc0ffqbS.s 			page 142


 4909              		.loc 1 1548 9 discriminator 2 view .LVU1931
 4910 0486 B068     		ldr	r0, [r6, #8]
 4911 0488 FFF7FEFF 		bl	CRYP_DataIn
 4912              	.LVL724:
1549:./Library/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(headeraddr));
 4913              		.loc 1 1549 9 discriminator 2 view .LVU1932
1550:./Library/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
 4914              		.loc 1 1550 9 discriminator 2 view .LVU1933
 4915 048c F068     		ldr	r0, [r6, #12]
 4916 048e FFF7FEFF 		bl	CRYP_DataIn
 4917              	.LVL725:
1551:./Library/stm32f4xx_cryp_aes.c ****       }
 4918              		.loc 1 1551 9 discriminator 2 view .LVU1934
1551:./Library/stm32f4xx_cryp_aes.c ****       }
 4919              		.loc 1 1551 19 is_stmt 0 discriminator 2 view .LVU1935
 4920 0492 1036     		adds	r6, r6, #16
 4921              	.LVL726:
1536:./Library/stm32f4xx_cryp_aes.c ****       {
 4922              		.loc 1 1536 56 is_stmt 1 discriminator 2 view .LVU1936
1536:./Library/stm32f4xx_cryp_aes.c ****       {
 4923              		.loc 1 1536 67 is_stmt 0 discriminator 2 view .LVU1937
 4924 0494 1037     		adds	r7, r7, #16
 4925              	.LVL727:
 4926              	.L142:
1536:./Library/stm32f4xx_cryp_aes.c ****       {
 4927              		.loc 1 1536 28 is_stmt 1 discriminator 1 view .LVU1938
1536:./Library/stm32f4xx_cryp_aes.c ****       {
 4928              		.loc 1 1536 7 is_stmt 0 discriminator 1 view .LVU1939
 4929 0496 BC42     		cmp	r4, r7
 4930 0498 EAD8     		bhi	.L143
1555:./Library/stm32f4xx_cryp_aes.c ****       do
 4931              		.loc 1 1555 7 is_stmt 1 view .LVU1940
1555:./Library/stm32f4xx_cryp_aes.c ****       do
 4932              		.loc 1 1555 15 is_stmt 0 view .LVU1941
 4933 049a 0023     		movs	r3, #0
 4934 049c 0F93     		str	r3, [sp, #60]
 4935              	.LVL728:
 4936              	.L145:
1556:./Library/stm32f4xx_cryp_aes.c ****       {
 4937              		.loc 1 1556 7 is_stmt 1 discriminator 2 view .LVU1942
1558:./Library/stm32f4xx_cryp_aes.c ****         counter++;
 4938              		.loc 1 1558 9 discriminator 2 view .LVU1943
1558:./Library/stm32f4xx_cryp_aes.c ****         counter++;
 4939              		.loc 1 1558 22 is_stmt 0 discriminator 2 view .LVU1944
 4940 049e 1020     		movs	r0, #16
 4941 04a0 FFF7FEFF 		bl	CRYP_GetFlagStatus
 4942              	.LVL729:
1559:./Library/stm32f4xx_cryp_aes.c ****       }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 4943              		.loc 1 1559 9 is_stmt 1 discriminator 2 view .LVU1945
1559:./Library/stm32f4xx_cryp_aes.c ****       }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 4944              		.loc 1 1559 16 is_stmt 0 discriminator 2 view .LVU1946
 4945 04a4 0F9B     		ldr	r3, [sp, #60]
 4946 04a6 0133     		adds	r3, r3, #1
 4947 04a8 0F93     		str	r3, [sp, #60]
1560:./Library/stm32f4xx_cryp_aes.c **** 
 4948              		.loc 1 1560 14 is_stmt 1 discriminator 2 view .LVU1947
1560:./Library/stm32f4xx_cryp_aes.c **** 
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc0ffqbS.s 			page 143


 4949              		.loc 1 1560 24 is_stmt 0 discriminator 2 view .LVU1948
 4950 04aa 0F9B     		ldr	r3, [sp, #60]
1560:./Library/stm32f4xx_cryp_aes.c **** 
 4951              		.loc 1 1560 7 discriminator 2 view .LVU1949
 4952 04ac B3F5803F 		cmp	r3, #65536
 4953 04b0 01D0     		beq	.L144
1560:./Library/stm32f4xx_cryp_aes.c **** 
 4954              		.loc 1 1560 44 discriminator 1 view .LVU1950
 4955 04b2 0028     		cmp	r0, #0
 4956 04b4 F3D1     		bne	.L145
 4957              	.L144:
1562:./Library/stm32f4xx_cryp_aes.c ****       {
 4958              		.loc 1 1562 7 is_stmt 1 view .LVU1951
1562:./Library/stm32f4xx_cryp_aes.c ****       {
 4959              		.loc 1 1562 10 is_stmt 0 view .LVU1952
 4960 04b6 08B9     		cbnz	r0, .L160
1141:./Library/stm32f4xx_cryp_aes.c ****   uint32_t keyaddr    = (uint32_t)Key;
 4961              		.loc 1 1141 15 view .LVU1953
 4962 04b8 0124     		movs	r4, #1
 4963              	.LVL730:
1141:./Library/stm32f4xx_cryp_aes.c ****   uint32_t keyaddr    = (uint32_t)Key;
 4964              		.loc 1 1141 15 view .LVU1954
 4965 04ba 91E6     		b	.L141
 4966              	.LVL731:
 4967              	.L160:
1564:./Library/stm32f4xx_cryp_aes.c ****       }
 4968              		.loc 1 1564 16 view .LVU1955
 4969 04bc 0024     		movs	r4, #0
 4970              	.LVL732:
1564:./Library/stm32f4xx_cryp_aes.c ****       }
 4971              		.loc 1 1564 16 view .LVU1956
 4972 04be 8FE6     		b	.L141
 4973              	.LVL733:
 4974              	.L149:
1585:./Library/stm32f4xx_cryp_aes.c ****       {
1586:./Library/stm32f4xx_cryp_aes.c ****         /* Wait until the IFEM flag is reset */
1587:./Library/stm32f4xx_cryp_aes.c ****         while(CRYP_GetFlagStatus(CRYP_FLAG_IFEM) == RESET)
1588:./Library/stm32f4xx_cryp_aes.c ****         {
1589:./Library/stm32f4xx_cryp_aes.c ****         }
1590:./Library/stm32f4xx_cryp_aes.c ****         
1591:./Library/stm32f4xx_cryp_aes.c ****         /* Write the Input block in the IN FIFO */
1592:./Library/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(inputaddr));
1593:./Library/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
1594:./Library/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(inputaddr));
1595:./Library/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
1596:./Library/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(inputaddr));
1597:./Library/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
1598:./Library/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(inputaddr));
1599:./Library/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
1600:./Library/stm32f4xx_cryp_aes.c ****         
1601:./Library/stm32f4xx_cryp_aes.c ****         /* Wait until the complete message has been processed */
1602:./Library/stm32f4xx_cryp_aes.c ****         counter = 0;
1603:./Library/stm32f4xx_cryp_aes.c ****         do
1604:./Library/stm32f4xx_cryp_aes.c ****         {
1605:./Library/stm32f4xx_cryp_aes.c ****           busystatus = CRYP_GetFlagStatus(CRYP_FLAG_BUSY);
1606:./Library/stm32f4xx_cryp_aes.c ****           counter++;
1607:./Library/stm32f4xx_cryp_aes.c ****         }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc0ffqbS.s 			page 144


1608:./Library/stm32f4xx_cryp_aes.c **** 
1609:./Library/stm32f4xx_cryp_aes.c ****         if (busystatus != RESET)
 4975              		.loc 1 1609 9 is_stmt 1 view .LVU1957
 4976              		.loc 1 1609 12 is_stmt 0 view .LVU1958
 4977 04c0 30B3     		cbz	r0, .L152
1610:./Library/stm32f4xx_cryp_aes.c ****         {
1611:./Library/stm32f4xx_cryp_aes.c ****           status = ERROR;
 4978              		.loc 1 1611 18 view .LVU1959
 4979 04c2 0024     		movs	r4, #0
 4980              	.LVL734:
 4981              	.L151:
1584:./Library/stm32f4xx_cryp_aes.c ****       {
 4982              		.loc 1 1584 76 is_stmt 1 discriminator 2 view .LVU1960
1584:./Library/stm32f4xx_cryp_aes.c ****       {
 4983              		.loc 1 1584 87 is_stmt 0 discriminator 2 view .LVU1961
 4984 04c4 1036     		adds	r6, r6, #16
 4985              	.LVL735:
 4986              	.L147:
1584:./Library/stm32f4xx_cryp_aes.c ****       {
 4987              		.loc 1 1584 28 is_stmt 1 discriminator 1 view .LVU1962
1584:./Library/stm32f4xx_cryp_aes.c ****       {
 4988              		.loc 1 1584 7 is_stmt 0 discriminator 1 view .LVU1963
 4989 04c6 4645     		cmp	r6, r8
 4990 04c8 3AD2     		bcs	.L146
1584:./Library/stm32f4xx_cryp_aes.c ****       {
 4991              		.loc 1 1584 53 discriminator 3 view .LVU1964
 4992 04ca 002C     		cmp	r4, #0
 4993 04cc 38D0     		beq	.L146
 4994              	.L148:
1589:./Library/stm32f4xx_cryp_aes.c ****         
 4995              		.loc 1 1589 9 is_stmt 1 discriminator 1 view .LVU1965
1587:./Library/stm32f4xx_cryp_aes.c ****         {
 4996              		.loc 1 1587 14 discriminator 1 view .LVU1966
1587:./Library/stm32f4xx_cryp_aes.c ****         {
 4997              		.loc 1 1587 15 is_stmt 0 discriminator 1 view .LVU1967
 4998 04ce 0120     		movs	r0, #1
 4999 04d0 FFF7FEFF 		bl	CRYP_GetFlagStatus
 5000              	.LVL736:
1587:./Library/stm32f4xx_cryp_aes.c ****         {
 5001              		.loc 1 1587 14 discriminator 1 view .LVU1968
 5002 04d4 0028     		cmp	r0, #0
 5003 04d6 FAD0     		beq	.L148
1592:./Library/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
 5004              		.loc 1 1592 9 is_stmt 1 view .LVU1969
 5005 04d8 2868     		ldr	r0, [r5]
 5006 04da FFF7FEFF 		bl	CRYP_DataIn
 5007              	.LVL737:
1593:./Library/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(inputaddr));
 5008              		.loc 1 1593 9 view .LVU1970
1594:./Library/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
 5009              		.loc 1 1594 9 view .LVU1971
 5010 04de 6868     		ldr	r0, [r5, #4]
 5011 04e0 FFF7FEFF 		bl	CRYP_DataIn
 5012              	.LVL738:
1595:./Library/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(inputaddr));
 5013              		.loc 1 1595 9 view .LVU1972
1596:./Library/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc0ffqbS.s 			page 145


 5014              		.loc 1 1596 9 view .LVU1973
 5015 04e4 A868     		ldr	r0, [r5, #8]
 5016 04e6 FFF7FEFF 		bl	CRYP_DataIn
 5017              	.LVL739:
1597:./Library/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(inputaddr));
 5018              		.loc 1 1597 9 view .LVU1974
1598:./Library/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
 5019              		.loc 1 1598 9 view .LVU1975
 5020 04ea E868     		ldr	r0, [r5, #12]
 5021 04ec FFF7FEFF 		bl	CRYP_DataIn
 5022              	.LVL740:
1599:./Library/stm32f4xx_cryp_aes.c ****         
 5023              		.loc 1 1599 9 view .LVU1976
1599:./Library/stm32f4xx_cryp_aes.c ****         
 5024              		.loc 1 1599 18 is_stmt 0 view .LVU1977
 5025 04f0 1035     		adds	r5, r5, #16
 5026              	.LVL741:
1602:./Library/stm32f4xx_cryp_aes.c ****         do
 5027              		.loc 1 1602 9 is_stmt 1 view .LVU1978
1602:./Library/stm32f4xx_cryp_aes.c ****         do
 5028              		.loc 1 1602 17 is_stmt 0 view .LVU1979
 5029 04f2 0023     		movs	r3, #0
 5030 04f4 0F93     		str	r3, [sp, #60]
 5031              	.L150:
1603:./Library/stm32f4xx_cryp_aes.c ****         {
 5032              		.loc 1 1603 9 is_stmt 1 discriminator 2 view .LVU1980
1605:./Library/stm32f4xx_cryp_aes.c ****           counter++;
 5033              		.loc 1 1605 11 discriminator 2 view .LVU1981
1605:./Library/stm32f4xx_cryp_aes.c ****           counter++;
 5034              		.loc 1 1605 24 is_stmt 0 discriminator 2 view .LVU1982
 5035 04f6 1020     		movs	r0, #16
 5036 04f8 FFF7FEFF 		bl	CRYP_GetFlagStatus
 5037              	.LVL742:
1606:./Library/stm32f4xx_cryp_aes.c ****         }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 5038              		.loc 1 1606 11 is_stmt 1 discriminator 2 view .LVU1983
1606:./Library/stm32f4xx_cryp_aes.c ****         }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 5039              		.loc 1 1606 18 is_stmt 0 discriminator 2 view .LVU1984
 5040 04fc 0F9B     		ldr	r3, [sp, #60]
 5041 04fe 0133     		adds	r3, r3, #1
 5042 0500 0F93     		str	r3, [sp, #60]
1607:./Library/stm32f4xx_cryp_aes.c **** 
 5043              		.loc 1 1607 16 is_stmt 1 discriminator 2 view .LVU1985
1607:./Library/stm32f4xx_cryp_aes.c **** 
 5044              		.loc 1 1607 26 is_stmt 0 discriminator 2 view .LVU1986
 5045 0502 0F9B     		ldr	r3, [sp, #60]
1607:./Library/stm32f4xx_cryp_aes.c **** 
 5046              		.loc 1 1607 9 discriminator 2 view .LVU1987
 5047 0504 B3F5803F 		cmp	r3, #65536
 5048 0508 DAD0     		beq	.L149
1607:./Library/stm32f4xx_cryp_aes.c **** 
 5049              		.loc 1 1607 46 discriminator 1 view .LVU1988
 5050 050a 0028     		cmp	r0, #0
 5051 050c F3D1     		bne	.L150
 5052 050e D7E7     		b	.L149
 5053              	.LVL743:
 5054              	.L152:
1612:./Library/stm32f4xx_cryp_aes.c ****         }
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc0ffqbS.s 			page 146


1613:./Library/stm32f4xx_cryp_aes.c ****         else
1614:./Library/stm32f4xx_cryp_aes.c ****         {
1615:./Library/stm32f4xx_cryp_aes.c ****           /* Wait until the OFNE flag is reset */
1616:./Library/stm32f4xx_cryp_aes.c ****           while(CRYP_GetFlagStatus(CRYP_FLAG_OFNE) == RESET)
1617:./Library/stm32f4xx_cryp_aes.c ****           {
1618:./Library/stm32f4xx_cryp_aes.c ****           }
 5055              		.loc 1 1618 11 is_stmt 1 discriminator 1 view .LVU1989
1616:./Library/stm32f4xx_cryp_aes.c ****           {
 5056              		.loc 1 1616 16 discriminator 1 view .LVU1990
1616:./Library/stm32f4xx_cryp_aes.c ****           {
 5057              		.loc 1 1616 17 is_stmt 0 discriminator 1 view .LVU1991
 5058 0510 0420     		movs	r0, #4
 5059 0512 FFF7FEFF 		bl	CRYP_GetFlagStatus
 5060              	.LVL744:
1616:./Library/stm32f4xx_cryp_aes.c ****           {
 5061              		.loc 1 1616 16 discriminator 1 view .LVU1992
 5062 0516 0028     		cmp	r0, #0
 5063 0518 FAD0     		beq	.L152
1619:./Library/stm32f4xx_cryp_aes.c ****           
1620:./Library/stm32f4xx_cryp_aes.c ****           /* Read the Output block from the Output FIFO */
1621:./Library/stm32f4xx_cryp_aes.c ****           *(uint32_t*)(outputaddr) = CRYP_DataOut();
 5064              		.loc 1 1621 11 is_stmt 1 view .LVU1993
 5065              		.loc 1 1621 38 is_stmt 0 view .LVU1994
 5066 051a FFF7FEFF 		bl	CRYP_DataOut
 5067              	.LVL745:
 5068              		.loc 1 1621 36 view .LVU1995
 5069 051e CAF80000 		str	r0, [r10]
1622:./Library/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 5070              		.loc 1 1622 11 is_stmt 1 view .LVU1996
 5071              	.LVL746:
1623:./Library/stm32f4xx_cryp_aes.c ****           *(uint32_t*)(outputaddr) = CRYP_DataOut();
 5072              		.loc 1 1623 11 view .LVU1997
 5073              		.loc 1 1623 38 is_stmt 0 view .LVU1998
 5074 0522 FFF7FEFF 		bl	CRYP_DataOut
 5075              	.LVL747:
 5076              		.loc 1 1623 36 view .LVU1999
 5077 0526 CAF80400 		str	r0, [r10, #4]
1624:./Library/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 5078              		.loc 1 1624 11 is_stmt 1 view .LVU2000
 5079              	.LVL748:
1625:./Library/stm32f4xx_cryp_aes.c ****           *(uint32_t*)(outputaddr) = CRYP_DataOut();
 5080              		.loc 1 1625 11 view .LVU2001
 5081              		.loc 1 1625 38 is_stmt 0 view .LVU2002
 5082 052a FFF7FEFF 		bl	CRYP_DataOut
 5083              	.LVL749:
 5084              		.loc 1 1625 36 view .LVU2003
 5085 052e CAF80800 		str	r0, [r10, #8]
1626:./Library/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 5086              		.loc 1 1626 11 is_stmt 1 view .LVU2004
 5087              	.LVL750:
1627:./Library/stm32f4xx_cryp_aes.c ****           *(uint32_t*)(outputaddr) = CRYP_DataOut();
 5088              		.loc 1 1627 11 view .LVU2005
 5089              		.loc 1 1627 38 is_stmt 0 view .LVU2006
 5090 0532 FFF7FEFF 		bl	CRYP_DataOut
 5091              	.LVL751:
 5092              		.loc 1 1627 36 view .LVU2007
 5093 0536 CAF80C00 		str	r0, [r10, #12]
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc0ffqbS.s 			page 147


1628:./Library/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 5094              		.loc 1 1628 11 is_stmt 1 view .LVU2008
 5095              		.loc 1 1628 21 is_stmt 0 view .LVU2009
 5096 053a 0AF1100A 		add	r10, r10, #16
 5097              	.LVL752:
 5098              		.loc 1 1628 21 view .LVU2010
 5099 053e C1E7     		b	.L151
 5100              	.LVL753:
 5101              	.L146:
1629:./Library/stm32f4xx_cryp_aes.c ****         }
1630:./Library/stm32f4xx_cryp_aes.c ****       }
1631:./Library/stm32f4xx_cryp_aes.c ****     }
1632:./Library/stm32f4xx_cryp_aes.c ****     
1633:./Library/stm32f4xx_cryp_aes.c ****     /***************************** final phase ********************************/
1634:./Library/stm32f4xx_cryp_aes.c ****     /* Select final phase */
1635:./Library/stm32f4xx_cryp_aes.c ****     CRYP_PhaseConfig(CRYP_Phase_Final);
 5102              		.loc 1 1635 5 is_stmt 1 view .LVU2011
 5103 0540 4FF44030 		mov	r0, #196608
 5104 0544 FFF7FEFF 		bl	CRYP_PhaseConfig
 5105              	.LVL754:
1636:./Library/stm32f4xx_cryp_aes.c ****     
1637:./Library/stm32f4xx_cryp_aes.c ****     /* Enable Crypto processor */
1638:./Library/stm32f4xx_cryp_aes.c ****     CRYP_Cmd(ENABLE);
 5106              		.loc 1 1638 5 view .LVU2012
 5107 0548 0120     		movs	r0, #1
 5108 054a FFF7FEFF 		bl	CRYP_Cmd
 5109              	.LVL755:
1639:./Library/stm32f4xx_cryp_aes.c ****     
1640:./Library/stm32f4xx_cryp_aes.c ****     if(CRYP_GetCmdStatus() == DISABLE)
 5110              		.loc 1 1640 5 view .LVU2013
 5111              		.loc 1 1640 8 is_stmt 0 view .LVU2014
 5112 054e FFF7FEFF 		bl	CRYP_GetCmdStatus
 5113              	.LVL756:
 5114              		.loc 1 1640 7 view .LVU2015
 5115 0552 0746     		mov	r7, r0
 5116 0554 58B3     		cbz	r0, .L126
1641:./Library/stm32f4xx_cryp_aes.c ****     {
1642:./Library/stm32f4xx_cryp_aes.c ****       /* The CRYP peripheral clock is not enabled or the device doesn't embed 
1643:./Library/stm32f4xx_cryp_aes.c ****          the CRYP peripheral (please check the device sales type. */
1644:./Library/stm32f4xx_cryp_aes.c ****       return(ERROR);
1645:./Library/stm32f4xx_cryp_aes.c ****     }
1646:./Library/stm32f4xx_cryp_aes.c ****     
1647:./Library/stm32f4xx_cryp_aes.c ****     ctraddr = (uint32_t)ctr;
 5117              		.loc 1 1647 5 is_stmt 1 view .LVU2016
 5118              	.LVL757:
1648:./Library/stm32f4xx_cryp_aes.c ****     /* Write the counter block in the IN FIFO */
1649:./Library/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(ctraddr));
 5119              		.loc 1 1649 5 view .LVU2017
 5120 0556 0798     		ldr	r0, [sp, #28]
 5121 0558 FFF7FEFF 		bl	CRYP_DataIn
 5122              	.LVL758:
1650:./Library/stm32f4xx_cryp_aes.c ****     ctraddr+=4;
 5123              		.loc 1 1650 5 view .LVU2018
1651:./Library/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(ctraddr));
 5124              		.loc 1 1651 5 view .LVU2019
 5125 055c 0898     		ldr	r0, [sp, #32]
 5126 055e FFF7FEFF 		bl	CRYP_DataIn
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc0ffqbS.s 			page 148


 5127              	.LVL759:
1652:./Library/stm32f4xx_cryp_aes.c ****     ctraddr+=4;
 5128              		.loc 1 1652 5 view .LVU2020
1653:./Library/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(ctraddr));
 5129              		.loc 1 1653 5 view .LVU2021
 5130 0562 0998     		ldr	r0, [sp, #36]
 5131 0564 FFF7FEFF 		bl	CRYP_DataIn
 5132              	.LVL760:
1654:./Library/stm32f4xx_cryp_aes.c ****     ctraddr+=4;
 5133              		.loc 1 1654 5 view .LVU2022
1655:./Library/stm32f4xx_cryp_aes.c ****     /* Reset bit 0 (after 8-bit swap) is equivalent to reset bit 24 (before 8-bit swap) */
1656:./Library/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(ctraddr) & 0xfeffffff);
 5134              		.loc 1 1656 5 view .LVU2023
 5135              		.loc 1 1656 17 is_stmt 0 view .LVU2024
 5136 0568 0A98     		ldr	r0, [sp, #40]
 5137              		.loc 1 1656 5 view .LVU2025
 5138 056a 20F08070 		bic	r0, r0, #16777216
 5139 056e FFF7FEFF 		bl	CRYP_DataIn
 5140              	.LVL761:
1657:./Library/stm32f4xx_cryp_aes.c ****     
1658:./Library/stm32f4xx_cryp_aes.c ****     /* Wait until the OFNE flag is reset */
1659:./Library/stm32f4xx_cryp_aes.c ****     while(CRYP_GetFlagStatus(CRYP_FLAG_OFNE) == RESET)
 5141              		.loc 1 1659 5 is_stmt 1 view .LVU2026
 5142              	.L153:
1660:./Library/stm32f4xx_cryp_aes.c ****     {
1661:./Library/stm32f4xx_cryp_aes.c ****     }
 5143              		.loc 1 1661 5 discriminator 1 view .LVU2027
1659:./Library/stm32f4xx_cryp_aes.c ****     {
 5144              		.loc 1 1659 10 discriminator 1 view .LVU2028
1659:./Library/stm32f4xx_cryp_aes.c ****     {
 5145              		.loc 1 1659 11 is_stmt 0 discriminator 1 view .LVU2029
 5146 0572 0420     		movs	r0, #4
 5147 0574 FFF7FEFF 		bl	CRYP_GetFlagStatus
 5148              	.LVL762:
1659:./Library/stm32f4xx_cryp_aes.c ****     {
 5149              		.loc 1 1659 10 discriminator 1 view .LVU2030
 5150 0578 0028     		cmp	r0, #0
 5151 057a FAD0     		beq	.L153
1662:./Library/stm32f4xx_cryp_aes.c ****     
1663:./Library/stm32f4xx_cryp_aes.c ****     /* Read the Authentification TAG (MAC) in the IN FIFO */
1664:./Library/stm32f4xx_cryp_aes.c ****     temptag[0] = CRYP_DataOut();
 5152              		.loc 1 1664 5 is_stmt 1 view .LVU2031
 5153              		.loc 1 1664 18 is_stmt 0 view .LVU2032
 5154 057c FFF7FEFF 		bl	CRYP_DataOut
 5155              	.LVL763:
 5156              		.loc 1 1664 16 view .LVU2033
 5157 0580 0390     		str	r0, [sp, #12]
1665:./Library/stm32f4xx_cryp_aes.c ****     temptag[1] = CRYP_DataOut();
 5158              		.loc 1 1665 5 is_stmt 1 view .LVU2034
 5159              		.loc 1 1665 18 is_stmt 0 view .LVU2035
 5160 0582 FFF7FEFF 		bl	CRYP_DataOut
 5161              	.LVL764:
 5162              		.loc 1 1665 16 view .LVU2036
 5163 0586 0490     		str	r0, [sp, #16]
1666:./Library/stm32f4xx_cryp_aes.c ****     temptag[2] = CRYP_DataOut();
 5164              		.loc 1 1666 5 is_stmt 1 view .LVU2037
 5165              		.loc 1 1666 18 is_stmt 0 view .LVU2038
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc0ffqbS.s 			page 149


 5166 0588 FFF7FEFF 		bl	CRYP_DataOut
 5167              	.LVL765:
 5168              		.loc 1 1666 16 view .LVU2039
 5169 058c 0590     		str	r0, [sp, #20]
1667:./Library/stm32f4xx_cryp_aes.c ****     temptag[3] = CRYP_DataOut();
 5170              		.loc 1 1667 5 is_stmt 1 view .LVU2040
 5171              		.loc 1 1667 18 is_stmt 0 view .LVU2041
 5172 058e FFF7FEFF 		bl	CRYP_DataOut
 5173              	.LVL766:
 5174              		.loc 1 1667 16 view .LVU2042
 5175 0592 0690     		str	r0, [sp, #24]
 5176 0594 2746     		mov	r7, r4
 5177              	.LVL767:
 5178              	.L139:
1668:./Library/stm32f4xx_cryp_aes.c ****   }
1669:./Library/stm32f4xx_cryp_aes.c ****   
1670:./Library/stm32f4xx_cryp_aes.c ****   /* Copy temporary authentication TAG in user TAG buffer */
1671:./Library/stm32f4xx_cryp_aes.c ****   for(loopcounter = 0; (loopcounter < TAGSize); loopcounter++)
 5179              		.loc 1 1671 3 is_stmt 1 view .LVU2043
 5180              		.loc 1 1671 19 is_stmt 0 view .LVU2044
 5181 0596 0023     		movs	r3, #0
 5182 0598 3199     		ldr	r1, [sp, #196]
 5183              		.loc 1 1671 3 view .LVU2045
 5184 059a 03E0     		b	.L154
 5185              	.LVL768:
 5186              	.L155:
1672:./Library/stm32f4xx_cryp_aes.c ****   {
1673:./Library/stm32f4xx_cryp_aes.c ****     /* Set the authentication TAG buffer */
1674:./Library/stm32f4xx_cryp_aes.c ****     *((uint8_t*)tagaddr+loopcounter) = *((uint8_t*)temptag+loopcounter);
 5187              		.loc 1 1674 5 is_stmt 1 discriminator 3 view .LVU2046
 5188              		.loc 1 1674 59 is_stmt 0 discriminator 3 view .LVU2047
 5189 059c 03AA     		add	r2, sp, #12
 5190              		.loc 1 1674 40 discriminator 3 view .LVU2048
 5191 059e D25C     		ldrb	r2, [r2, r3]	@ zero_extendqisi2
 5192              		.loc 1 1674 38 discriminator 3 view .LVU2049
 5193 05a0 CA54     		strb	r2, [r1, r3]
1671:./Library/stm32f4xx_cryp_aes.c ****   {
 5194              		.loc 1 1671 49 is_stmt 1 discriminator 3 view .LVU2050
1671:./Library/stm32f4xx_cryp_aes.c ****   {
 5195              		.loc 1 1671 60 is_stmt 0 discriminator 3 view .LVU2051
 5196 05a2 0133     		adds	r3, r3, #1
 5197              	.LVL769:
 5198              	.L154:
1671:./Library/stm32f4xx_cryp_aes.c ****   {
 5199              		.loc 1 1671 24 is_stmt 1 discriminator 1 view .LVU2052
1671:./Library/stm32f4xx_cryp_aes.c ****   {
 5200              		.loc 1 1671 3 is_stmt 0 discriminator 1 view .LVU2053
 5201 05a4 4B45     		cmp	r3, r9
 5202 05a6 F9D3     		bcc	.L155
1675:./Library/stm32f4xx_cryp_aes.c ****   }
1676:./Library/stm32f4xx_cryp_aes.c ****   
1677:./Library/stm32f4xx_cryp_aes.c ****   /* Disable Crypto */
1678:./Library/stm32f4xx_cryp_aes.c ****   CRYP_Cmd(DISABLE);
 5203              		.loc 1 1678 3 is_stmt 1 view .LVU2054
 5204 05a8 0020     		movs	r0, #0
 5205 05aa FFF7FEFF 		bl	CRYP_Cmd
 5206              	.LVL770:
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc0ffqbS.s 			page 150


1679:./Library/stm32f4xx_cryp_aes.c **** 
1680:./Library/stm32f4xx_cryp_aes.c ****   return status;
 5207              		.loc 1 1680 3 view .LVU2055
 5208              	.L126:
1681:./Library/stm32f4xx_cryp_aes.c **** }
 5209              		.loc 1 1681 1 is_stmt 0 view .LVU2056
 5210 05ae 3846     		mov	r0, r7
 5211 05b0 21B0     		add	sp, sp, #132
 5212              	.LCFI14:
 5213              		.cfi_def_cfa_offset 36
 5214              		@ sp needed
 5215 05b2 BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 5216              		.loc 1 1681 1 view .LVU2057
 5217              		.cfi_endproc
 5218              	.LFE127:
 5220              		.text
 5221              	.Letext0:
 5222              		.file 3 "/Applications/ARM/arm-none-eabi/include/machine/_default_types.h"
 5223              		.file 4 "/Applications/ARM/arm-none-eabi/include/sys/_stdint.h"
 5224              		.file 5 "./CORE/stm32f4xx.h"
 5225              		.file 6 "./Library/stm32f4xx_cryp.h"
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc0ffqbS.s 			page 151


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f4xx_cryp_aes.c
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc0ffqbS.s:20     .text.CRYP_AES_ECB:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc0ffqbS.s:26     .text.CRYP_AES_ECB:0000000000000000 CRYP_AES_ECB
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc0ffqbS.s:685    .text.CRYP_AES_CBC:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc0ffqbS.s:691    .text.CRYP_AES_CBC:0000000000000000 CRYP_AES_CBC
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc0ffqbS.s:1430   .text.CRYP_AES_CTR:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc0ffqbS.s:1436   .text.CRYP_AES_CTR:0000000000000000 CRYP_AES_CTR
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc0ffqbS.s:2119   .text.CRYP_AES_GCM:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc0ffqbS.s:2125   .text.CRYP_AES_GCM:0000000000000000 CRYP_AES_GCM
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc0ffqbS.s:3560   .text.CRYP_AES_CCM:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc0ffqbS.s:3566   .text.CRYP_AES_CCM:0000000000000000 CRYP_AES_CCM

UNDEFINED SYMBOLS
CRYP_KeyStructInit
CRYP_FIFOFlush
CRYP_Init
CRYP_KeyInit
CRYP_Cmd
CRYP_GetFlagStatus
CRYP_GetCmdStatus
CRYP_DataIn
CRYP_DataOut
CRYP_IVInit
CRYP_PhaseConfig
