
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


ECHO is off.
ECHO is off.

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source top.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 483.125 ; gain = 178.105
Command: read_checkpoint -auto_incremental -incremental C:/Users/burki/dht11/dht11.srcs/utils_1/imports/synth_1/TopModule.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/burki/dht11/dht11.srcs/utils_1/imports/synth_1/TopModule.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 13492
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1319.367 ; gain = 440.871
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/burki/dht11/dht11.srcs/sources_1/new/top.vhd:24]
INFO: [Synth 8-3491] module 'dht11_finaltop' declared at 'C:/Users/burki/dht11/dht11.srcs/sources_1/new/dht_11_top.vhd:3' bound to instance 'dht11_sensor_inst' of component 'dht11_finaltop' [C:/Users/burki/dht11/dht11.srcs/sources_1/new/top.vhd:60]
INFO: [Synth 8-638] synthesizing module 'dht11_finaltop' [C:/Users/burki/dht11/dht11.srcs/sources_1/new/dht_11_top.vhd:13]
INFO: [Synth 8-3491] module 'DHT11' declared at 'C:/Users/burki/dht11/dht11.srcs/sources_1/new/dht11_generator.vhd:5' bound to instance 'sensor_generate' of component 'DHT11' [C:/Users/burki/dht11/dht11.srcs/sources_1/new/dht_11_top.vhd:50]
INFO: [Synth 8-638] synthesizing module 'DHT11' [C:/Users/burki/dht11/dht11.srcs/sources_1/new/dht11_generator.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'DHT11' (0#1) [C:/Users/burki/dht11/dht11.srcs/sources_1/new/dht11_generator.vhd:13]
INFO: [Synth 8-3491] module 'Clock_1Mhz' declared at 'C:/Users/burki/dht11/dht11.srcs/sources_1/new/clock1_Mhz.vhd:5' bound to instance 'divided_clock' of component 'Clock_1Mhz' [C:/Users/burki/dht11/dht11.srcs/sources_1/new/dht_11_top.vhd:51]
INFO: [Synth 8-638] synthesizing module 'Clock_1Mhz' [C:/Users/burki/dht11/dht11.srcs/sources_1/new/clock1_Mhz.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'Clock_1Mhz' (0#1) [C:/Users/burki/dht11/dht11.srcs/sources_1/new/clock1_Mhz.vhd:11]
INFO: [Synth 8-3491] module 'SSD_Timer' declared at 'C:/Users/burki/dht11/dht11.srcs/sources_1/new/SSD_Timer.vhd:5' bound to instance 'timer_count' of component 'SSD_Timer' [C:/Users/burki/dht11/dht11.srcs/sources_1/new/dht_11_top.vhd:52]
INFO: [Synth 8-638] synthesizing module 'SSD_Timer' [C:/Users/burki/dht11/dht11.srcs/sources_1/new/SSD_Timer.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'SSD_Timer' (0#1) [C:/Users/burki/dht11/dht11.srcs/sources_1/new/SSD_Timer.vhd:10]
INFO: [Synth 8-3491] module 'Decoder' declared at 'C:/Users/burki/dht11/dht11.srcs/sources_1/new/Decoder.vhd:5' bound to instance 'decod_for_ssd' of component 'Decoder' [C:/Users/burki/dht11/dht11.srcs/sources_1/new/dht_11_top.vhd:53]
INFO: [Synth 8-638] synthesizing module 'Decoder' [C:/Users/burki/dht11/dht11.srcs/sources_1/new/Decoder.vhd:14]
INFO: [Synth 8-3491] module 'SSD_Identifier' declared at 'C:/Users/burki/dht11/dht11.srcs/sources_1/new/SSD_Identifier.vhd:4' bound to instance 'ssd_iden' of component 'SSD_Identifier' [C:/Users/burki/dht11/dht11.srcs/sources_1/new/Decoder.vhd:29]
INFO: [Synth 8-638] synthesizing module 'SSD_Identifier' [C:/Users/burki/dht11/dht11.srcs/sources_1/new/SSD_Identifier.vhd:12]
INFO: [Synth 8-3491] module 'Hex_to_Decimal' declared at 'C:/Users/burki/dht11/dht11.srcs/sources_1/new/Hex_to_Decimal.vhd:3' bound to instance 'number1' of component 'Hex_to_Decimal' [C:/Users/burki/dht11/dht11.srcs/sources_1/new/SSD_Identifier.vhd:38]
INFO: [Synth 8-638] synthesizing module 'Hex_to_Decimal' [C:/Users/burki/dht11/dht11.srcs/sources_1/new/Hex_to_Decimal.vhd:7]
INFO: [Synth 8-226] default block is never used [C:/Users/burki/dht11/dht11.srcs/sources_1/new/Hex_to_Decimal.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'Hex_to_Decimal' (0#1) [C:/Users/burki/dht11/dht11.srcs/sources_1/new/Hex_to_Decimal.vhd:7]
WARNING: [Synth 8-7043] port width mismatch for port 'decimal': port width = 4, actual width = 5 (integer) [C:/Users/burki/dht11/dht11.srcs/sources_1/new/SSD_Identifier.vhd:38]
INFO: [Synth 8-3491] module 'Hex_to_Decimal' declared at 'C:/Users/burki/dht11/dht11.srcs/sources_1/new/Hex_to_Decimal.vhd:3' bound to instance 'number2' of component 'Hex_to_Decimal' [C:/Users/burki/dht11/dht11.srcs/sources_1/new/SSD_Identifier.vhd:39]
WARNING: [Synth 8-7043] port width mismatch for port 'decimal': port width = 4, actual width = 5 (integer) [C:/Users/burki/dht11/dht11.srcs/sources_1/new/SSD_Identifier.vhd:39]
INFO: [Synth 8-3491] module 'Hex_to_Decimal' declared at 'C:/Users/burki/dht11/dht11.srcs/sources_1/new/Hex_to_Decimal.vhd:3' bound to instance 'number3' of component 'Hex_to_Decimal' [C:/Users/burki/dht11/dht11.srcs/sources_1/new/SSD_Identifier.vhd:40]
WARNING: [Synth 8-7043] port width mismatch for port 'decimal': port width = 4, actual width = 5 (integer) [C:/Users/burki/dht11/dht11.srcs/sources_1/new/SSD_Identifier.vhd:40]
INFO: [Synth 8-3491] module 'Hex_to_Decimal' declared at 'C:/Users/burki/dht11/dht11.srcs/sources_1/new/Hex_to_Decimal.vhd:3' bound to instance 'number4' of component 'Hex_to_Decimal' [C:/Users/burki/dht11/dht11.srcs/sources_1/new/SSD_Identifier.vhd:41]
WARNING: [Synth 8-7043] port width mismatch for port 'decimal': port width = 4, actual width = 5 (integer) [C:/Users/burki/dht11/dht11.srcs/sources_1/new/SSD_Identifier.vhd:41]
WARNING: [Synth 8-614] signal 'dece3' is read in the process but is not in the sensitivity list [C:/Users/burki/dht11/dht11.srcs/sources_1/new/SSD_Identifier.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'SSD_Identifier' (0#1) [C:/Users/burki/dht11/dht11.srcs/sources_1/new/SSD_Identifier.vhd:12]
WARNING: [Synth 8-7043] port width mismatch for port 'check': port width = 1, actual width = 32 (integer) [C:/Users/burki/dht11/dht11.srcs/sources_1/new/Decoder.vhd:29]
INFO: [Synth 8-226] default block is never used [C:/Users/burki/dht11/dht11.srcs/sources_1/new/Decoder.vhd:33]
WARNING: [Synth 8-614] signal 'ssd3' is read in the process but is not in the sensitivity list [C:/Users/burki/dht11/dht11.srcs/sources_1/new/Decoder.vhd:31]
WARNING: [Synth 8-614] signal 'ssd4' is read in the process but is not in the sensitivity list [C:/Users/burki/dht11/dht11.srcs/sources_1/new/Decoder.vhd:31]
WARNING: [Synth 8-614] signal 'ssd1' is read in the process but is not in the sensitivity list [C:/Users/burki/dht11/dht11.srcs/sources_1/new/Decoder.vhd:31]
WARNING: [Synth 8-614] signal 'ssd2' is read in the process but is not in the sensitivity list [C:/Users/burki/dht11/dht11.srcs/sources_1/new/Decoder.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'Decoder' (0#1) [C:/Users/burki/dht11/dht11.srcs/sources_1/new/Decoder.vhd:14]
WARNING: [Synth 8-7043] port width mismatch for port 'number': port width = 4, actual width = 32 (integer) [C:/Users/burki/dht11/dht11.srcs/sources_1/new/dht_11_top.vhd:30]
INFO: [Synth 8-3491] module 'Sev_Seg_Dis' declared at 'C:/Users/burki/dht11/dht11.srcs/sources_1/new/Sev_Seg_Dis.vhd:3' bound to instance 'SSD' of component 'Sev_Seg_Dis' [C:/Users/burki/dht11/dht11.srcs/sources_1/new/dht_11_top.vhd:54]
INFO: [Synth 8-638] synthesizing module 'Sev_Seg_Dis' [C:/Users/burki/dht11/dht11.srcs/sources_1/new/Sev_Seg_Dis.vhd:7]
INFO: [Synth 8-256] done synthesizing module 'Sev_Seg_Dis' (0#1) [C:/Users/burki/dht11/dht11.srcs/sources_1/new/Sev_Seg_Dis.vhd:7]
INFO: [Synth 8-256] done synthesizing module 'dht11_finaltop' (0#1) [C:/Users/burki/dht11/dht11.srcs/sources_1/new/dht_11_top.vhd:13]
INFO: [Synth 8-3491] module 'hcsr04' declared at 'C:/Users/burki/dht11/dht11.srcs/sources_1/new/hcsr04.vhd:6' bound to instance 'hcsr04_inst' of component 'hcsr04' [C:/Users/burki/dht11/dht11.srcs/sources_1/new/top.vhd:70]
INFO: [Synth 8-638] synthesizing module 'hcsr04' [C:/Users/burki/dht11/dht11.srcs/sources_1/new/hcsr04.vhd:13]
WARNING: [Synth 8-614] signal 'centimeter' is read in the process but is not in the sensitivity list [C:/Users/burki/dht11/dht11.srcs/sources_1/new/hcsr04.vhd:40]
WARNING: [Synth 8-614] signal 'sw_int' is read in the process but is not in the sensitivity list [C:/Users/burki/dht11/dht11.srcs/sources_1/new/hcsr04.vhd:40]
WARNING: [Synth 8-614] signal 'distance_value' is read in the process but is not in the sensitivity list [C:/Users/burki/dht11/dht11.srcs/sources_1/new/hcsr04.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'hcsr04' (0#1) [C:/Users/burki/dht11/dht11.srcs/sources_1/new/hcsr04.vhd:13]
WARNING: [Synth 8-614] signal 'soil_humid' is read in the process but is not in the sensitivity list [C:/Users/burki/dht11/dht11.srcs/sources_1/new/top.vhd:91]
WARNING: [Synth 8-614] signal 'a' is read in the process but is not in the sensitivity list [C:/Users/burki/dht11/dht11.srcs/sources_1/new/top.vhd:91]
WARNING: [Synth 8-614] signal 'clk' is read in the process but is not in the sensitivity list [C:/Users/burki/dht11/dht11.srcs/sources_1/new/top.vhd:91]
INFO: [Synth 8-256] done synthesizing module 'top' (0#1) [C:/Users/burki/dht11/dht11.srcs/sources_1/new/top.vhd:24]
WARNING: [Synth 8-6014] Unused sequential element direction_reg was removed.  [C:/Users/burki/dht11/dht11.srcs/sources_1/new/dht11_generator.vhd:32]
WARNING: [Synth 8-3848] Net dht11 in module/entity top does not have driver. [C:/Users/burki/dht11/dht11.srcs/sources_1/new/top.vhd:55]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1431.527 ; gain = 553.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1431.527 ; gain = 553.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1431.527 ; gain = 553.031
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1431.527 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/burki/dht11/dht11.srcs/constrs_1/new/cons.xdc]
Finished Parsing XDC File [C:/Users/burki/dht11/dht11.srcs/constrs_1/new/cons.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/burki/dht11/dht11.srcs/constrs_1/new/cons.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1473.086 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Sistem belirtilen yolu bulamçyor.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1473.086 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1473.086 ; gain = 594.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1473.086 ; gain = 594.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1473.086 ; gain = 594.590
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'State_reg' in module 'DHT11'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE3 |                             0000 |                             0000
                 iSTATE2 |                             0001 |                             0001
                 iSTATE1 |                             0010 |                             0010
                  iSTATE |                             0011 |                             0011
                 iSTATE0 |                             0100 |                             0100
                 iSTATE7 |                             0101 |                             0101
                 iSTATE5 |                             0110 |                             0110
                 iSTATE4 |                             0111 |                             0111
                 iSTATE6 |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'State_reg' using encoding 'sequential' in module 'DHT11'
WARNING: [Synth 8-327] inferring latch for variable 'ssd1_reg' [C:/Users/burki/dht11/dht11.srcs/sources_1/new/SSD_Identifier.vhd:47]
WARNING: [Synth 8-327] inferring latch for variable 'ssd2_reg' [C:/Users/burki/dht11/dht11.srcs/sources_1/new/SSD_Identifier.vhd:48]
WARNING: [Synth 8-327] inferring latch for variable 'ssd3_reg' [C:/Users/burki/dht11/dht11.srcs/sources_1/new/SSD_Identifier.vhd:60]
WARNING: [Synth 8-327] inferring latch for variable 'ssd4_reg' [C:/Users/burki/dht11/dht11.srcs/sources_1/new/SSD_Identifier.vhd:61]
WARNING: [Synth 8-327] inferring latch for variable 'air_humid_threshold_high_reg' [C:/Users/burki/dht11/dht11.srcs/sources_1/new/top.vhd:84]
WARNING: [Synth 8-327] inferring latch for variable 'air_humid_threshold_low_reg' [C:/Users/burki/dht11/dht11.srcs/sources_1/new/top.vhd:82]
WARNING: [Synth 8-327] inferring latch for variable 'temp_threshold_high_reg' [C:/Users/burki/dht11/dht11.srcs/sources_1/new/top.vhd:88]
WARNING: [Synth 8-327] inferring latch for variable 'temp_threshold_low_reg' [C:/Users/burki/dht11/dht11.srcs/sources_1/new/top.vhd:86]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1473.086 ; gain = 594.590
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'dht11_sensor_inst/decod_for_ssd/ssd_iden/number3' (Hex_to_Decimal) to 'dht11_sensor_inst/decod_for_ssd/ssd_iden/number4'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 3     
	   2 Input   31 Bit       Adders := 1     
	   4 Input    8 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 7     
+---Registers : 
	               40 Bit    Registers := 2     
	               32 Bit    Registers := 3     
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input   40 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 6     
	   9 Input   32 Bit        Muxes := 1     
	   3 Input   32 Bit        Muxes := 2     
	   2 Input   31 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 2     
	   2 Input    7 Bit        Muxes := 2     
	   9 Input    6 Bit        Muxes := 1     
	   9 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 16    
	   9 Input    1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'hcsr04_inst/centimeter_reg' and it is trimmed from '32' to '8' bits. [C:/Users/burki/dht11/dht11.srcs/sources_1/new/hcsr04.vhd:60]
WARNING: [Synth 8-3332] Sequential element (dht11_sensor_inst/decod_for_ssd/ssd_iden/ssd1_reg[31]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dht11_sensor_inst/decod_for_ssd/ssd_iden/ssd1_reg[30]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dht11_sensor_inst/decod_for_ssd/ssd_iden/ssd1_reg[29]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dht11_sensor_inst/decod_for_ssd/ssd_iden/ssd1_reg[28]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dht11_sensor_inst/decod_for_ssd/ssd_iden/ssd1_reg[27]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dht11_sensor_inst/decod_for_ssd/ssd_iden/ssd1_reg[26]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dht11_sensor_inst/decod_for_ssd/ssd_iden/ssd1_reg[25]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dht11_sensor_inst/decod_for_ssd/ssd_iden/ssd1_reg[24]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dht11_sensor_inst/decod_for_ssd/ssd_iden/ssd1_reg[23]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dht11_sensor_inst/decod_for_ssd/ssd_iden/ssd1_reg[22]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dht11_sensor_inst/decod_for_ssd/ssd_iden/ssd1_reg[21]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dht11_sensor_inst/decod_for_ssd/ssd_iden/ssd1_reg[20]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dht11_sensor_inst/decod_for_ssd/ssd_iden/ssd1_reg[19]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dht11_sensor_inst/decod_for_ssd/ssd_iden/ssd1_reg[18]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dht11_sensor_inst/decod_for_ssd/ssd_iden/ssd1_reg[17]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dht11_sensor_inst/decod_for_ssd/ssd_iden/ssd1_reg[16]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dht11_sensor_inst/decod_for_ssd/ssd_iden/ssd1_reg[15]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dht11_sensor_inst/decod_for_ssd/ssd_iden/ssd1_reg[14]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dht11_sensor_inst/decod_for_ssd/ssd_iden/ssd1_reg[13]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dht11_sensor_inst/decod_for_ssd/ssd_iden/ssd1_reg[12]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dht11_sensor_inst/decod_for_ssd/ssd_iden/ssd1_reg[11]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dht11_sensor_inst/decod_for_ssd/ssd_iden/ssd1_reg[10]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dht11_sensor_inst/decod_for_ssd/ssd_iden/ssd1_reg[9]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dht11_sensor_inst/decod_for_ssd/ssd_iden/ssd1_reg[8]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dht11_sensor_inst/decod_for_ssd/ssd_iden/ssd1_reg[7]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dht11_sensor_inst/decod_for_ssd/ssd_iden/ssd1_reg[6]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dht11_sensor_inst/decod_for_ssd/ssd_iden/ssd1_reg[5]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dht11_sensor_inst/decod_for_ssd/ssd_iden/ssd1_reg[4]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dht11_sensor_inst/decod_for_ssd/ssd_iden/ssd1_reg[3]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dht11_sensor_inst/decod_for_ssd/ssd_iden/ssd2_reg[31]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dht11_sensor_inst/decod_for_ssd/ssd_iden/ssd2_reg[30]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dht11_sensor_inst/decod_for_ssd/ssd_iden/ssd2_reg[29]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dht11_sensor_inst/decod_for_ssd/ssd_iden/ssd2_reg[28]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dht11_sensor_inst/decod_for_ssd/ssd_iden/ssd2_reg[27]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dht11_sensor_inst/decod_for_ssd/ssd_iden/ssd2_reg[26]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dht11_sensor_inst/decod_for_ssd/ssd_iden/ssd2_reg[25]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dht11_sensor_inst/decod_for_ssd/ssd_iden/ssd2_reg[24]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dht11_sensor_inst/decod_for_ssd/ssd_iden/ssd2_reg[23]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dht11_sensor_inst/decod_for_ssd/ssd_iden/ssd2_reg[22]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dht11_sensor_inst/decod_for_ssd/ssd_iden/ssd2_reg[21]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dht11_sensor_inst/decod_for_ssd/ssd_iden/ssd2_reg[20]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dht11_sensor_inst/decod_for_ssd/ssd_iden/ssd2_reg[19]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dht11_sensor_inst/decod_for_ssd/ssd_iden/ssd2_reg[18]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dht11_sensor_inst/decod_for_ssd/ssd_iden/ssd2_reg[17]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dht11_sensor_inst/decod_for_ssd/ssd_iden/ssd2_reg[16]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dht11_sensor_inst/decod_for_ssd/ssd_iden/ssd2_reg[15]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dht11_sensor_inst/decod_for_ssd/ssd_iden/ssd2_reg[14]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dht11_sensor_inst/decod_for_ssd/ssd_iden/ssd2_reg[13]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dht11_sensor_inst/decod_for_ssd/ssd_iden/ssd2_reg[12]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dht11_sensor_inst/decod_for_ssd/ssd_iden/ssd2_reg[11]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dht11_sensor_inst/decod_for_ssd/ssd_iden/ssd2_reg[10]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dht11_sensor_inst/decod_for_ssd/ssd_iden/ssd2_reg[9]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dht11_sensor_inst/decod_for_ssd/ssd_iden/ssd2_reg[8]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dht11_sensor_inst/decod_for_ssd/ssd_iden/ssd2_reg[7]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dht11_sensor_inst/decod_for_ssd/ssd_iden/ssd2_reg[6]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dht11_sensor_inst/decod_for_ssd/ssd_iden/ssd2_reg[5]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dht11_sensor_inst/decod_for_ssd/ssd_iden/ssd2_reg[4]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dht11_sensor_inst/decod_for_ssd/ssd_iden/ssd3_reg[31]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dht11_sensor_inst/decod_for_ssd/ssd_iden/ssd3_reg[30]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dht11_sensor_inst/decod_for_ssd/ssd_iden/ssd3_reg[29]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dht11_sensor_inst/decod_for_ssd/ssd_iden/ssd3_reg[28]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dht11_sensor_inst/decod_for_ssd/ssd_iden/ssd3_reg[27]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dht11_sensor_inst/decod_for_ssd/ssd_iden/ssd3_reg[26]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dht11_sensor_inst/decod_for_ssd/ssd_iden/ssd3_reg[25]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dht11_sensor_inst/decod_for_ssd/ssd_iden/ssd3_reg[24]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dht11_sensor_inst/decod_for_ssd/ssd_iden/ssd3_reg[23]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dht11_sensor_inst/decod_for_ssd/ssd_iden/ssd3_reg[22]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dht11_sensor_inst/decod_for_ssd/ssd_iden/ssd3_reg[21]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dht11_sensor_inst/decod_for_ssd/ssd_iden/ssd3_reg[20]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dht11_sensor_inst/decod_for_ssd/ssd_iden/ssd3_reg[19]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dht11_sensor_inst/decod_for_ssd/ssd_iden/ssd3_reg[18]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dht11_sensor_inst/decod_for_ssd/ssd_iden/ssd3_reg[17]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dht11_sensor_inst/decod_for_ssd/ssd_iden/ssd3_reg[16]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dht11_sensor_inst/decod_for_ssd/ssd_iden/ssd3_reg[15]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dht11_sensor_inst/decod_for_ssd/ssd_iden/ssd3_reg[14]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dht11_sensor_inst/decod_for_ssd/ssd_iden/ssd3_reg[13]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dht11_sensor_inst/decod_for_ssd/ssd_iden/ssd3_reg[12]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dht11_sensor_inst/decod_for_ssd/ssd_iden/ssd3_reg[11]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dht11_sensor_inst/decod_for_ssd/ssd_iden/ssd3_reg[10]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dht11_sensor_inst/decod_for_ssd/ssd_iden/ssd3_reg[9]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dht11_sensor_inst/decod_for_ssd/ssd_iden/ssd3_reg[8]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dht11_sensor_inst/decod_for_ssd/ssd_iden/ssd3_reg[7]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dht11_sensor_inst/decod_for_ssd/ssd_iden/ssd3_reg[6]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dht11_sensor_inst/decod_for_ssd/ssd_iden/ssd3_reg[5]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dht11_sensor_inst/decod_for_ssd/ssd_iden/ssd3_reg[4]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dht11_sensor_inst/decod_for_ssd/ssd_iden/ssd3_reg[3]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dht11_sensor_inst/decod_for_ssd/ssd_iden/ssd4_reg[31]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dht11_sensor_inst/decod_for_ssd/ssd_iden/ssd4_reg[30]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dht11_sensor_inst/decod_for_ssd/ssd_iden/ssd4_reg[29]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dht11_sensor_inst/decod_for_ssd/ssd_iden/ssd4_reg[28]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dht11_sensor_inst/decod_for_ssd/ssd_iden/ssd4_reg[27]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dht11_sensor_inst/decod_for_ssd/ssd_iden/ssd4_reg[26]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dht11_sensor_inst/decod_for_ssd/ssd_iden/ssd4_reg[25]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dht11_sensor_inst/decod_for_ssd/ssd_iden/ssd4_reg[24]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dht11_sensor_inst/decod_for_ssd/ssd_iden/ssd4_reg[23]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dht11_sensor_inst/decod_for_ssd/ssd_iden/ssd4_reg[22]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dht11_sensor_inst/decod_for_ssd/ssd_iden/ssd4_reg[21]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dht11_sensor_inst/decod_for_ssd/ssd_iden/ssd4_reg[20]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dht11_sensor_inst/decod_for_ssd/ssd_iden/ssd4_reg[19]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (dht11_sensor_inst/decod_for_ssd/ssd_iden/ssd4_reg[18]) is unused and will be removed from module top.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1473.086 ; gain = 594.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1473.086 ; gain = 594.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1473.086 ; gain = 594.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1473.086 ; gain = 594.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1473.086 ; gain = 594.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1473.086 ; gain = 594.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1473.086 ; gain = 594.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1473.086 ; gain = 594.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1473.086 ; gain = 594.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1473.086 ; gain = 594.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                    | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|top         | dht11_sensor_inst/sensor_generate/temp_humid_signal_reg[32] | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | dht11_sensor_inst/sensor_generate/temp_humid_signal_reg[16] | 17     | 1     | NO           | YES                | YES               | 1      | 0       | 
+------------+-------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     3|
|2     |CARRY4 |   153|
|3     |LUT1   |    46|
|4     |LUT2   |   169|
|5     |LUT3   |   186|
|6     |LUT4   |   143|
|7     |LUT5   |   136|
|8     |LUT6   |   325|
|9     |SRL16E |     2|
|10    |FDCE   |    24|
|11    |FDRE   |   220|
|12    |FDSE   |     1|
|13    |LD     |    40|
|14    |LDCP   |     4|
|15    |IBUF   |    15|
|16    |IOBUF  |     1|
|17    |OBUF   |    18|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1473.086 ; gain = 594.590
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 124 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 1473.086 ; gain = 553.031
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1473.086 ; gain = 594.590
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1484.531 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 198 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1488.176 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 45 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instance 
  LD => LDCE: 40 instances
  LDCP => LDCP (GND, LDCE, LUT3(x2), VCC): 4 instances

Sistem belirtilen yolu bulamçyor.
Synth Design complete | Checksum: 2f088dda
INFO: [Common 17-83] Releasing license: Synthesis
59 Infos, 129 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:36 . Memory (MB): peak = 1488.176 ; gain = 1001.125
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1488.176 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/burki/dht11/dht11.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jun  5 15:35:29 2024...
