##########################################################################
#
# Application : compile_simlib (2019.1)
# File name   : compile_simlib.log
#
# #########################################################################
WARNING: [Vivado 12-5377] Language specific library compilation for IPs is not supported. By default, the libraries will be compiled for all languages.
INFO: [Vivado 12-4753] Extracting data from the IP repository...(this may take a while, please wait)...
........................
WARNING: [setup_ip_static_library-Tcl-22] Associated library not defined for 'hdl/verilog/axis_mu_v1_0_0_mu_pkg.vh' (axis_mu,xilinx.com:ip:axis_mu:1.0)

WARNING: [setup_ip_static_library-Tcl-22] Associated library not defined for 'hdl/axis_mu_v1_0_rfs.v' (axis_mu,xilinx.com:ip:axis_mu:1.0)
...............................
WARNING: [setup_ip_static_library-Tcl-22] Associated library not defined for 'hdl/verilog/axis_mem_v1_0_0_probe_ports.vh' (axis_mem,xilinx.com:ip:axis_mem:1.0)

WARNING: [setup_ip_static_library-Tcl-22] Associated library not defined for 'hdl/verilog/axis_mem_v1_0_0_probe_width.vh' (axis_mem,xilinx.com:ip:axis_mem:1.0)

WARNING: [setup_ip_static_library-Tcl-22] Associated library not defined for 'hdl/verilog/axis_mem_v1_0_0_lib_fn.vh' (axis_mem,xilinx.com:ip:axis_mem:1.0)

WARNING: [setup_ip_static_library-Tcl-22] Associated library not defined for 'hdl/verilog/axis_mem_v1_0_0_ver.vh' (axis_mem,xilinx.com:ip:axis_mem:1.0)

WARNING: [setup_ip_static_library-Tcl-22] Associated library not defined for 'hdl/axis_mem_v1_0_rfs.v' (axis_mem,xilinx.com:ip:axis_mem:1.0)
.............................................
WARNING: [setup_ip_static_library-Tcl-22] Associated library not defined for 'hdl/axi_stream_monitor_v1_0_vl_rfs.v' (axi_stream_monitor,xilinx.com:ip:axi_stream_monitor:1.0)
...
......................
WARNING: [setup_ip_static_library-Tcl-22] Associated library not defined for 'hdl/trace_hub_v1_0_vl_rfs.v' (trace_hub,xilinx.com:ip:trace_hub:1.0)
........................
WARNING: [setup_ip_static_library-Tcl-22] Associated library not defined for 'hdl/axis_cap_ctrl_v1_0_rfs.v' (axis_cap_ctrl,xilinx.com:ip:axis_cap_ctrl:1.0)
.........................................................
............
WARNING: [setup_ip_static_library-Tcl-22] Associated library not defined for 'hdl/axis_ila_intf_v1_0_rfs.v' (axis_ila_intf,xilinx.com:ip:axis_ila_intf:1.0)
..........................................................
WARNING: [setup_ip_static_library-Tcl-22] Associated library not defined for 'hdl/verilog/axis_itct_v1_0_0_axis_itct_ports.vh' (axis_itct,xilinx.com:ip:axis_itct:1.0)

WARNING: [setup_ip_static_library-Tcl-22] Associated library not defined for 'hdl/axis_itct_v1_0_rfs.v' (axis_itct,xilinx.com:ip:axis_itct:1.0)
.................................
.................................
WARNING: [setup_ip_static_library-Tcl-22] Associated library not defined for 'hdl/axi_interface_monitor_v1_0_vl_rfs.v' (axi_interface_monitor,xilinx.com:ip:axi_interface_monitor:1.0)
......................................................................
.................
WARNING: [setup_ip_static_library-Tcl-22] Associated library not defined for 'ttcl/versal_cips_v1_0_0_xpipe0_wires.vh' (versal_cips,xilinx.com:ip:versal_cips:1.0)

WARNING: [setup_ip_static_library-Tcl-22] Associated library not defined for 'ttcl/versal_cips_v1_0_0_xpipe00_wires.vh' (versal_cips,xilinx.com:ip:versal_cips:1.0)

WARNING: [setup_ip_static_library-Tcl-22] Associated library not defined for 'ttcl/versal_cips_v1_0_0_xpipe01_wires.vh' (versal_cips,xilinx.com:ip:versal_cips:1.0)

WARNING: [setup_ip_static_library-Tcl-22] Associated library not defined for 'ttcl/versal_cips_v1_0_0_xpipe10_wires.vh' (versal_cips,xilinx.com:ip:versal_cips:1.0)

WARNING: [setup_ip_static_library-Tcl-22] Associated library not defined for 'ttcl/versal_cips_v1_0_0_xpipe11_wires.vh' (versal_cips,xilinx.com:ip:versal_cips:1.0)

WARNING: [setup_ip_static_library-Tcl-22] Associated library not defined for 'ttcl/versal_cips_v1_0_0_xpipe12_wires.vh' (versal_cips,xilinx.com:ip:versal_cips:1.0)

WARNING: [setup_ip_static_library-Tcl-22] Associated library not defined for 'ttcl/versal_cips_v1_0_0_xpipe13_wires.vh' (versal_cips,xilinx.com:ip:versal_cips:1.0)

WARNING: [setup_ip_static_library-Tcl-22] Associated library not defined for 'ttcl/versal_cips_v1_0_0_xpipe2_wires.vh' (versal_cips,xilinx.com:ip:versal_cips:1.0)

WARNING: [setup_ip_static_library-Tcl-22] Associated library not defined for 'ttcl/versal_cips_v1_0_0_xpipe22_wires.vh' (versal_cips,xilinx.com:ip:versal_cips:1.0)

WARNING: [setup_ip_static_library-Tcl-22] Associated library not defined for 'ttcl/versal_cips_v1_0_0_xpipe23_wires.vh' (versal_cips,xilinx.com:ip:versal_cips:1.0)

WARNING: [setup_ip_static_library-Tcl-22] Associated library not defined for 'ttcl/versal_cips_v1_0_0_gt_quad0_inst.vh' (versal_cips,xilinx.com:ip:versal_cips:1.0)

WARNING: [setup_ip_static_library-Tcl-22] Associated library not defined for 'ttcl/versal_cips_v1_0_0_gt_quad00_inst.vh' (versal_cips,xilinx.com:ip:versal_cips:1.0)

WARNING: [setup_ip_static_library-Tcl-22] Associated library not defined for 'ttcl/versal_cips_v1_0_0_gt_quad01_inst.vh' (versal_cips,xilinx.com:ip:versal_cips:1.0)

WARNING: [setup_ip_static_library-Tcl-22] Associated library not defined for 'ttcl/versal_cips_v1_0_0_gt_quad10_inst.vh' (versal_cips,xilinx.com:ip:versal_cips:1.0)

WARNING: [setup_ip_static_library-Tcl-22] Associated library not defined for 'ttcl/versal_cips_v1_0_0_gt_quad11_inst.vh' (versal_cips,xilinx.com:ip:versal_cips:1.0)

WARNING: [setup_ip_static_library-Tcl-22] Associated library not defined for 'ttcl/versal_cips_v1_0_0_gt_quad12_inst.vh' (versal_cips,xilinx.com:ip:versal_cips:1.0)

WARNING: [setup_ip_static_library-Tcl-22] Associated library not defined for 'ttcl/versal_cips_v1_0_0_gt_quad13_inst.vh' (versal_cips,xilinx.com:ip:versal_cips:1.0)

WARNING: [setup_ip_static_library-Tcl-22] Associated library not defined for 'ttcl/versal_cips_v1_0_0_gt_quad2_inst.vh' (versal_cips,xilinx.com:ip:versal_cips:1.0)

WARNING: [setup_ip_static_library-Tcl-22] Associated library not defined for 'ttcl/versal_cips_v1_0_0_gt_quad22_inst.vh' (versal_cips,xilinx.com:ip:versal_cips:1.0)

WARNING: [setup_ip_static_library-Tcl-22] Associated library not defined for 'ttcl/versal_cips_v1_0_0_gt_quad23_inst.vh' (versal_cips,xilinx.com:ip:versal_cips:1.0)
............................
WARNING: [setup_ip_static_library-Tcl-22] Associated library not defined for 'hdl/accelerator_monitor_v1_0_vl_rfs.v' (accelerator_monitor,xilinx.com:ip:accelerator_monitor:1.0)
...........................
WARNING: [setup_ip_static_library-Tcl-22] Associated library not defined for 'hdl/axis_ila_txns_cntr_v1_0_vl_rfs.v' (axis_ila_txns_cntr,xilinx.com:ip:axis_ila_txns_cntr:1.0)
..............................
WARNING: [setup_ip_static_library-Tcl-22] Associated library not defined for 'hdl/axis_dbg_sync_v1_0_vl_rfs.v' (axis_dbg_sync,xilinx.com:ip:axis_dbg_sync:1.0)
.
..............................
WARNING: [setup_ip_static_library-Tcl-22] Associated library not defined for 'hdl/axis_dbg_stub_v1_0_rfs.v' (axis_dbg_stub,xilinx.com:ip:axis_dbg_stub:1.0)
.................................................................
WARNING: [setup_ip_static_library-Tcl-22] Associated library not defined for 'hdl/axis_dbg_stub_v1_0_rfs.v' (axis_dbg_stub,xilinx.com:ip:axis_dbg_stub:1.0)
........
.......................................................................................................
.......................................................................................................
.......................................................................................................
.......................................................................................................
.............................................................................
INFO: [setup_ip_static_library-Tcl-23] Data extracted from repository. Inspected 553 IP libraries.

    > Current directory :- '/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog'
    > Library data paths:- '/state/opt/Xilinx/Vivado/2019.1/data'
                           '/state/opt/Xilinx/Vivado/2019.1/ids_lite/ISE'
    > Device family(s)  :- 'virtex7'
    > Library(s)        :- 'unisim'
    > Language(s)       :- 'vhdl, verilog'
    > Compilation mode  :- '64-bit'
INFO: [Vivado 12-5496] Finding simulator executables and checking version...

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom -version -64'...
      output file: '.cxl.questasim.version'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom -version -64'
      return code: '0'
INFO: [Vivado 12-5502] Using questasim simulator tools from '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/sccom -64 -gnuversion'...
      output file: '.cxl.questasim.g++.version'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/sccom -64 -gnuversion'
      return code: '1'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/sccom -64 -gnuversion'...
      output file: '.cxl.questasim.g++.version'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/sccom -64 -gnuversion'
      return code: '1'
INFO: [Vivado 12-5498] Processing source library information for the selected device family (default:all) ...

Compiling libraries for 'questasim' simulator in '/data11/home/marcuscw/Desktop/Lib'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/secureip'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/secureip'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap secureip /data11/home/marcuscw/Desktop/Lib/secureip'...
      output file: '/data11/home/marcuscw/Desktop/Lib/secureip/.cxl.verilog.secureip.secureip.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap secureip /data11/home/marcuscw/Desktop/Lib/secureip'
      return code: '0'

Compiling verilog library 'secureip'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog -source -64 -work secureip -f /data11/home/marcuscw/Desktop/Lib/secureip/.cxl.verilog.secureip.secureip.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/secureip/.cxl.verilog.secureip.secureip.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog -source -64 -work secureip -f /data11/home/marcuscw/Desktop/Lib/secureip/.cxl.verilog.secureip.secureip.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:secureip)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap secureip /data11/home/marcuscw/Desktop/Lib/secureip 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:22:05 on Mar 11,2020
vlog -source -64 -work secureip -f /data11/home/marcuscw/Desktop/Lib/secureip/.cxl.verilog.secureip.secureip.lin64.cmf 
-- Compiling module GTHE2_CHANNEL_FAST_WRAP
-- Compiling module GTXE2_CHANNEL_FAST_WRAP
-- Compiling module GTXE2_CHANNEL_WRAP
-- Compiling module GTXE2_COMMON_WRAP
-- Compiling module PCIE_2_1_WRAP
-- Compiling module ISERDESE2_WRAP
-- Compiling module B_ISERDESE2
-- Compiling module OSERDESE2_WRAP
-- Compiling module B_OSERDESE2
-- Compiling module SIP_IN_FIFO
-- Compiling module SIP_OUT_FIFO
-- Compiling module SIP_PHY_CONTROL
-- Compiling module SIP_PHASER_IN
-- Compiling module SIP_PHASER_OUT
-- Compiling module GTHE2_CHANNEL_WRAP
-- Compiling module GTHE2_COMMON_WRAP
-- Compiling module PCIE_3_0_WRAP

Top level modules:
	GTHE2_CHANNEL_FAST_WRAP
	GTXE2_CHANNEL_FAST_WRAP
	GTXE2_CHANNEL_WRAP
	GTXE2_COMMON_WRAP
	PCIE_2_1_WRAP
	ISERDESE2_WRAP
	OSERDESE2_WRAP
	SIP_IN_FIFO
	SIP_OUT_FIFO
	SIP_PHY_CONTROL
	SIP_PHASER_IN
	SIP_PHASER_OUT
	GTHE2_CHANNEL_WRAP
	GTHE2_COMMON_WRAP
	PCIE_3_0_WRAP
End time: 15:22:28 on Mar 11,2020, Elapsed time: 0:00:23
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:secureip)
==============================================================================

    > Searching for warnings in '.cxl.verilog.secureip.secureip.lin64.log'...
    > Generating report file '.cxl.verilog.secureip.secureip.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 0.23 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/unisim'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/unisim'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap unisim /data11/home/marcuscw/Desktop/Lib/unisim'...
      output file: '/data11/home/marcuscw/Desktop/Lib/unisim/.cxl.vhdl.unisim.unisim.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap unisim /data11/home/marcuscw/Desktop/Lib/unisim'
      return code: '0'

Compiling vhdl library 'unisim'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom -source -93 -64 -work unisim -f /data11/home/marcuscw/Desktop/Lib/unisim/.cxl.vhdl.unisim.unisim.lin64.cmf -f /data11/home/marcuscw/Desktop/Lib/unisim/.cxl.vhdl.secureip_vhdl_unisim.unisim.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/unisim/.cxl.vhdl.unisim.unisim.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom -source -93 -64 -work unisim -f /data11/home/marcuscw/Desktop/Lib/unisim/.cxl.vhdl.unisim.unisim.lin64.cmf -f /data11/home/marcuscw/Desktop/Lib/unisim/.cxl.vhdl.secureip_vhdl_unisim.unisim.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:unisim)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap unisim /data11/home/marcuscw/Desktop/Lib/unisim 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:22:29 on Mar 11,2020
vcom -source -93 -64 -work unisim -f /data11/home/marcuscw/Desktop/Lib/unisim/.cxl.vhdl.unisim.unisim.lin64.cmf -f /data11/home/marcuscw/Desktop/Lib/unisim/.cxl.vhdl.secureip_vhdl_unisim.unisim.lin64.cmf 
-- Loading package STANDARD
-- Loading package VITAL_Timing
-- Loading package VITAL_Primitives
-- Compiling package VPKG
-- Compiling package body VPKG
-- Loading package VPKG
-- Loading package VPKG
-- Compiling entity AND2B1L
-- Compiling architecture AND2B1L_V of AND2B1L
-- Compiling entity AUTOBUF
-- Compiling architecture AUTOBUF_V of AUTOBUF
-- Compiling entity BIBUF
-- Compiling architecture BIBUF_V of BIBUF
-- Compiling entity BSCANE2
-- Compiling architecture BSCANE2_V of BSCANE2
-- Compiling entity BUF
-- Compiling architecture BUF_V of BUF
-- Compiling entity BUFCE_LEAF
-- Compiling architecture BUFCE_LEAF_V of BUFCE_LEAF
-- Compiling entity BUFCE_ROW
-- Compiling architecture BUFCE_ROW_V of BUFCE_ROW
-- Compiling entity BUFG
-- Compiling architecture BUFG_V of BUFG
-- Compiling entity BUFGCE
-- Compiling architecture BUFGCE_V of BUFGCE
-- Compiling entity BUFGCE_DIV
-- Compiling architecture BUFGCE_DIV_V of BUFGCE_DIV
-- Compiling entity BUFGCTRL
-- Compiling architecture BUFGCTRL_V of BUFGCTRL
-- Compiling entity BUFGP
-- Compiling architecture BUFGP_V of BUFGP
-- Compiling entity BUFG_GT
-- Compiling architecture BUFG_GT_V of BUFG_GT
-- Compiling entity BUFG_GT_SYNC
-- Compiling architecture BUFG_GT_SYNC_V of BUFG_GT_SYNC
-- Compiling entity BUFH
-- Compiling architecture BUFH_V of BUFH
-- Compiling entity BUFHCE
-- Compiling architecture BUFHCE_V of BUFHCE
-- Compiling entity BUFIO
-- Compiling architecture BUFIO_V of BUFIO
-- Loading package std_logic_arith
-- Compiling entity BUFMR
-- Compiling architecture BUFMR_V of BUFMR
-- Compiling entity BUFMRCE
-- Compiling architecture BUFMRCE_V of BUFMRCE
-- Compiling entity BUFR
-- Compiling architecture BUFR_V of BUFR
-- Compiling entity CAPTUREE2
-- Compiling architecture CAPTUREE2_V of CAPTUREE2
-- Compiling entity CARRY4
-- Compiling architecture CARRY4_V of CARRY4
-- Compiling entity CARRY8
-- Compiling architecture CARRY8_V of CARRY8
-- Compiling entity CFGLUT5
-- Compiling architecture CFGLUT5_V of CFGLUT5
-- Compiling entity DCIRESET
-- Compiling architecture DCIRESET_V of DCIRESET
-- Compiling entity dcm_adv_clock_divide_by_2
-- Compiling architecture dcm_adv_clock_divide_by_2_V of dcm_adv_clock_divide_by_2
-- Compiling entity dcm_adv_maximum_period_check
-- Compiling architecture dcm_adv_maximum_period_check_V of dcm_adv_maximum_period_check
-- Compiling entity dcm_adv_clock_lost
-- Compiling architecture dcm_adv_clock_lost_V of dcm_adv_clock_lost
-- Compiling entity DCM_ADV
-- Compiling architecture DCM_ADV_V of DCM_ADV
-- Compiling entity dcm_sp_clock_divide_by_2
-- Compiling architecture dcm_sp_clock_divide_by_2_V of dcm_sp_clock_divide_by_2
-- Compiling entity dcm_sp_maximum_period_check
-- Compiling architecture dcm_sp_maximum_period_check_V of dcm_sp_maximum_period_check
-- Compiling entity dcm_sp_clock_lost
-- Compiling architecture dcm_sp_clock_lost_V of dcm_sp_clock_lost
-- Compiling entity DCM_SP
-- Compiling architecture DCM_SP_V of DCM_SP
-- Compiling entity DIFFINBUF
-- Compiling architecture DIFFINBUF_V of DIFFINBUF
-- Compiling entity DNA_PORT
-- Compiling architecture DNA_PORT_V of DNA_PORT
-- Compiling entity DNA_PORTE2
-- Compiling architecture DNA_PORTE2_V of DNA_PORTE2
-- Compiling entity DPHY_DIFFINBUF
-- Compiling architecture DPHY_DIFFINBUF_V of DPHY_DIFFINBUF
-- Loading package STD_LOGIC_SIGNED
-- Compiling entity DSP48E1
-- Compiling architecture DSP48E1_V of DSP48E1
-- Compiling entity DSP48E2
-- Compiling architecture DSP48E2_V of DSP48E2
-- Compiling entity DSP_ALU
-- Compiling architecture DSP_ALU_V of DSP_ALU
-- Compiling entity DSP_A_B_DATA
-- Compiling architecture DSP_A_B_DATA_V of DSP_A_B_DATA
-- Compiling entity DSP_C_DATA
-- Compiling architecture DSP_C_DATA_V of DSP_C_DATA
-- Compiling entity DSP_MULTIPLIER
-- Compiling architecture DSP_MULTIPLIER_V of DSP_MULTIPLIER
-- Compiling entity DSP_M_DATA
-- Compiling architecture DSP_M_DATA_V of DSP_M_DATA
-- Compiling entity DSP_OUTPUT
-- Compiling architecture DSP_OUTPUT_V of DSP_OUTPUT
-- Compiling entity DSP_PREADD
-- Compiling architecture DSP_PREADD_V of DSP_PREADD
-- Compiling entity DSP_PREADD_DATA
-- Compiling architecture DSP_PREADD_DATA_V of DSP_PREADD_DATA
-- Compiling entity EFUSE_USR
-- Compiling architecture EFUSE_USR_V of EFUSE_USR
-- Compiling entity FDCE
-- Compiling architecture FDCE_V of FDCE
-- Compiling entity FDPE
-- Compiling architecture FDPE_V of FDPE
-- Compiling entity FDRE
-- Compiling architecture FDRE_V of FDRE
-- Compiling entity FDSE
-- Compiling architecture FDSE_V of FDSE
-- Compiling entity FF18_INTERNAL_VHDL
-- Compiling architecture FF18_INTERNAL_VHDL_V of FF18_INTERNAL_VHDL
-- Compiling entity FIFO18E1
-- Compiling architecture FIFO18E1_V of FIFO18E1
-- Compiling entity FIFO18E2
-- Compiling architecture FIFO18E2_V of FIFO18E2
-- Compiling entity FF36_INTERNAL_VHDL
-- Compiling architecture FF36_INTERNAL_VHDL_V of FF36_INTERNAL_VHDL
-- Compiling entity FIFO36E1
-- Compiling architecture FIFO36E1_V of FIFO36E1
-- Compiling entity FIFO36E2
-- Compiling architecture FIFO36E2_V of FIFO36E2
-- Compiling entity FRAME_ECCE2
-- Compiling architecture FRAME_ECCE2_V of FRAME_ECCE2
-- Compiling entity FRAME_ECCE3
-- Compiling architecture FRAME_ECCE3_V of FRAME_ECCE3
-- Compiling entity GLBL_VHD
-- Compiling architecture GLBL_VHD_V of GLBL_VHD
-- Compiling entity GND
-- Compiling architecture GND_V of GND
-- Compiling entity HARD_SYNC
-- Compiling architecture HARD_SYNC_V of HARD_SYNC
-- Loading package std_logic_textio
-- Compiling entity HPIO_VREF
-- Compiling architecture HPIO_VREF_V of HPIO_VREF
-- Compiling entity IBUF
-- Compiling architecture IBUF_V of IBUF
-- Compiling entity IBUFCTRL
-- Compiling architecture IBUFCTRL_V of IBUFCTRL
-- Compiling entity IBUFDS
-- Compiling architecture IBUFDS_V of IBUFDS
-- Compiling entity IBUFDSE3
-- Compiling architecture IBUFDSE3_V of IBUFDSE3
-- Compiling entity IBUFDS_DIFF_OUT
-- Compiling architecture IBUFDS_DIFF_OUT_V of IBUFDS_DIFF_OUT
-- Compiling entity IBUFDS_DIFF_OUT_IBUFDISABLE
-- Compiling architecture IBUFDS_DIFF_OUT_IBUFDISABLE_V of IBUFDS_DIFF_OUT_IBUFDISABLE
-- Compiling entity IBUFDS_DIFF_OUT_INTERMDISABLE
-- Compiling architecture IBUFDS_DIFF_OUT_INTERMDISABLE_V of IBUFDS_DIFF_OUT_INTERMDISABLE
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity IBUFDS_GTE2
-- Compiling architecture IBUFDS_GTE2_V of IBUFDS_GTE2
-- Compiling entity IBUFDS_GTE3
-- Compiling architecture IBUFDS_GTE3_V of IBUFDS_GTE3
-- Compiling entity IBUFDS_IBUFDISABLE
-- Compiling architecture IBUFDS_IBUFDISABLE_V of IBUFDS_IBUFDISABLE
-- Compiling entity IBUFDS_IBUFDISABLE_INT
-- Compiling architecture IBUFDS_IBUFDISABLE_INT_V of IBUFDS_IBUFDISABLE_INT
-- Compiling entity IBUFDS_INTERMDISABLE
-- Compiling architecture IBUFDS_INTERMDISABLE_V of IBUFDS_INTERMDISABLE
-- Compiling entity IBUFDS_INTERMDISABLE_INT
-- Compiling architecture IBUFDS_INTERMDISABLE_INT_V of IBUFDS_INTERMDISABLE_INT
-- Compiling entity IBUFE3
-- Compiling architecture IBUFE3_V of IBUFE3
-- Compiling entity IBUF_ANALOG
-- Compiling architecture IBUF_ANALOG_V of IBUF_ANALOG
-- Compiling entity IOBUF_ANALOG
-- Compiling architecture IOBUF_ANALOG_V of IOBUF_ANALOG
-- Compiling entity IBUF_IBUFDISABLE
-- Compiling architecture IBUF_IBUFDISABLE_V of IBUF_IBUFDISABLE
-- Compiling entity IBUF_INTERMDISABLE
-- Compiling architecture IBUF_INTERMDISABLE_V of IBUF_INTERMDISABLE
-- Compiling entity ICAPE2
-- Compiling architecture ICAPE2_V of ICAPE2
-- Compiling entity ICAPE3
-- Compiling architecture ICAPE3_V of ICAPE3
-- Compiling entity IDDR
-- Compiling architecture IDDR_V of IDDR
-- Compiling entity IDDRE1
-- Compiling architecture IDDRE1_V of IDDRE1
-- Compiling entity IDDR_2CLK
-- Compiling architecture IDDR_2CLK_V of IDDR_2CLK
-- Compiling entity IDELAYCTRL
-- Compiling architecture IDELAYCTRL_V of IDELAYCTRL
-- Compiling entity IDELAYE2
-- Compiling architecture IDELAYE2_V of IDELAYE2
-- Compiling entity IDELAYE2_FINEDELAY
-- Compiling architecture IDELAYE2_FINEDELAY_V of IDELAYE2_FINEDELAY
-- Compiling entity IDELAYE3
-- Compiling architecture IDELAYE3_V of IDELAYE3
-- Compiling entity INBUF
-- Compiling architecture INBUF_V of INBUF
-- Compiling entity INV
-- Compiling architecture INV_V of INV
-- Compiling entity IOBUF
-- Compiling architecture IOBUF_V of IOBUF
-- Compiling entity IOBUFDS
-- Compiling architecture IOBUFDS_V of IOBUFDS
-- Compiling entity IOBUFDSE3
-- Compiling architecture IOBUFDSE3_V of IOBUFDSE3
-- Compiling entity IOBUFDS_DCIEN
-- Compiling architecture IOBUFDS_DCIEN_V of IOBUFDS_DCIEN
-- Compiling entity IOBUFDS_DIFF_OUT
-- Compiling architecture IOBUFDS_DIFF_OUT_V of IOBUFDS_DIFF_OUT
-- Compiling entity IOBUFDS_DIFF_OUT_DCIEN
-- Compiling architecture IOBUFDS_DIFF_OUT_DCIEN_V of IOBUFDS_DIFF_OUT_DCIEN
-- Compiling entity IOBUFDS_DIFF_OUT_INTERMDISABLE
-- Compiling architecture IOBUFDS_DIFF_OUT_INTERMDISABLE_V of IOBUFDS_DIFF_OUT_INTERMDISABLE
-- Compiling entity IOBUFDS_INTERMDISABLE
-- Compiling architecture IOBUFDS_INTERMDISABLE_V of IOBUFDS_INTERMDISABLE
-- Compiling entity IOBUFE3
-- Compiling architecture IOBUFE3_V of IOBUFE3
-- Compiling entity IOBUF_DCIEN
-- Compiling architecture IOBUF_DCIEN_V of IOBUF_DCIEN
-- Compiling entity IOBUF_INTERMDISABLE
-- Compiling architecture IOBUF_INTERMDISABLE_V of IOBUF_INTERMDISABLE
-- Compiling entity bscntrl
-- Compiling architecture bscntrl_V of bscntrl
-- Compiling entity ice_module
-- Compiling architecture ice_V of ice_module
-- Compiling entity ISERDES
-- Compiling architecture ISERDES_V of ISERDES
-- Compiling entity bscntrl_iserdese1_vhd
-- Compiling architecture bscntrl_iserdese1_vhd_V of bscntrl_iserdese1_vhd
-- Compiling entity ice_iserdese1_vhd
-- Compiling architecture ice_iserdese1_vhd_V of ice_iserdese1_vhd
-- Compiling entity ISERDESE1
-- Compiling architecture ISERDESE1_V of ISERDESE1
-- Compiling entity bscntrl_nodelay
-- Compiling architecture bscntrl_nodelay_V of bscntrl_nodelay
-- Compiling entity ice_module_nodelay
-- Compiling architecture ice_module_nodelay_V of ice_module_nodelay
-- Compiling entity ISERDES_NODELAY
-- Compiling architecture ISERDES_NODELAY_V of ISERDES_NODELAY
-- Compiling entity JTAG_SIME2_SUBMOD
-- Compiling architecture JTAG_SIME2_SUBMOD_V of JTAG_SIME2_SUBMOD
-- Compiling entity JTAG_SIME2
-- Compiling architecture JTAG_SIME2_V of JTAG_SIME2
-- Compiling entity KEEPER
-- Compiling architecture KEEPER_V of KEEPER
-- Compiling entity LDCE
-- Compiling architecture LDCE_V of LDCE
-- Compiling entity LDPE
-- Compiling architecture LDPE_V of LDPE
-- Compiling entity LUT1
-- Compiling architecture LUT1_V of LUT1
-- Compiling entity LUT2
-- Compiling architecture LUT2_V of LUT2
-- Compiling entity LUT3
-- Compiling architecture LUT3_V of LUT3
-- Compiling entity LUT4
-- Compiling architecture LUT4_V of LUT4
-- Compiling entity LUT5
-- Compiling architecture LUT5_V of LUT5
-- Compiling entity LUT6
-- Compiling architecture LUT6_V of LUT6
-- Compiling entity LUT6_2
-- Compiling architecture LUT6_2_V of LUT6_2
-- Compiling entity MASTER_JTAG
-- Compiling architecture MASTER_JTAG_V of MASTER_JTAG
-- Compiling entity MMCME2_ADV
-- Compiling architecture MMCME2_ADV_V of MMCME2_ADV
-- Compiling entity MMCME2_BASE
-- Compiling architecture MMCME2_BASE_V of MMCME2_BASE
-- Compiling entity MMCME3_ADV
-- Compiling architecture MMCME3_ADV_V of MMCME3_ADV
-- Compiling entity MMCME3_BASE
-- Compiling architecture MMCME3_BASE_V of MMCME3_BASE
-- Compiling entity MUXCY
-- Compiling architecture MUXCY_V of MUXCY
-- Compiling entity MUXF7
-- Compiling architecture MUXF7_V of MUXF7
-- Compiling entity MUXF8
-- Compiling architecture MUXF8_V of MUXF8
-- Compiling entity MUXF9
-- Compiling architecture MUXF9_V of MUXF9
-- Compiling entity OBUF
-- Compiling architecture OBUF_V of OBUF
-- Compiling entity OBUFDS
-- Compiling architecture OBUFDS_V of OBUFDS
-- Compiling entity OBUFDS_GTE3
-- Compiling architecture OBUFDS_GTE3_V of OBUFDS_GTE3
-- Compiling entity OBUFDS_GTE3_ADV
-- Compiling architecture OBUFDS_GTE3_ADV_V of OBUFDS_GTE3_ADV
-- Compiling entity OBUFT
-- Compiling architecture OBUFT_V of OBUFT
-- Compiling entity OBUFTDS
-- Compiling architecture OBUFTDS_V of OBUFTDS
-- Compiling entity OBUFTDS_DCIEN
-- Compiling architecture OBUFTDS_DCIEN_V of OBUFTDS_DCIEN
-- Compiling entity OBUFT_DCIEN
-- Compiling architecture OBUFT_DCIEN_V of OBUFT_DCIEN
-- Compiling entity ODDR
-- Compiling architecture ODDR_V of ODDR
-- Compiling entity ODDRE1
-- Compiling architecture ODDRE1_V of ODDRE1
-- Compiling entity ODELAYE2
-- Compiling architecture ODELAYE2_V of ODELAYE2
-- Compiling entity ODELAYE2_FINEDELAY
-- Compiling architecture ODELAYE2_FINEDELAY_V of ODELAYE2_FINEDELAY
-- Compiling entity ODELAYE3
-- Compiling architecture ODELAYE3_V of ODELAYE3
-- Compiling entity OR2L
-- Compiling architecture OR2L_V of OR2L
-- Compiling entity PLG
-- Compiling architecture PLG_V of PLG
-- Compiling entity IOOUT
-- Compiling architecture IOOUT_V of IOOUT
-- Compiling entity IOT
-- Compiling architecture IOT_V of IOT
-- Compiling entity OSERDES
-- Compiling architecture OSERDES_V of OSERDES
-- Compiling entity selfheal_oserdese1_vhd
-- Compiling architecture selfheal_oserdese1_vhd_V of selfheal_oserdese1_vhd
-- Compiling entity plg_oserdese1_vhd
-- Compiling architecture plg_oserdese1_vhd_V of plg_oserdese1_vhd
-- Compiling entity RANK12D_OSERDESE1_VHD
-- Compiling architecture RANK12D_OSERDESE1_VHD_V of RANK12D_OSERDESE1_VHD
-- Compiling entity TRIF_OSERDESE1_VHD
-- Compiling architecture TRIF_OSERDESE1_VHD_V of TRIF_OSERDESE1_VHD
-- Compiling entity TXBUFFER_OSERDESE1_VHD
-- Compiling architecture TXBUFFER_OSERDESE1_VHD_V of TXBUFFER_OSERDESE1_VHD
-- Compiling entity FIFO_TDPIPE_OSERDESE1_VHD
-- Compiling architecture FIFO_TDPIPE_OSERDESE1_VHD_V of FIFO_TDPIPE_OSERDESE1_VHD
-- Compiling entity FIFO_RESET_OSERDESE1_VHD
-- Compiling architecture FIFO_RESET_OSERDESE1_VHD_V of FIFO_RESET_OSERDESE1_VHD
-- Compiling entity FIFO_ADDR_OSERDESE1_VHD
-- Compiling architecture FIFO_ADDR_OSERDESE1_VHD_V of FIFO_ADDR_OSERDESE1_VHD
-- Compiling entity IODLYCTRL_NPRE_OSERDESE1_VHD
-- Compiling architecture IODLYCTRL_NPRE_OSERDESE1_VHD_V of IODLYCTRL_NPRE_OSERDESE1_VHD
-- Compiling entity DOUT_OSERDESE1_VHD
-- Compiling architecture DOUT_OSERDESE1_VHD_V of DOUT_OSERDESE1_VHD
-- Compiling entity TOUT_OSERDESE1_VHD
-- Compiling architecture TOUT_OSERDESE1_VHD_V of TOUT_OSERDESE1_VHD
-- Compiling entity OSERDESE1
-- Compiling architecture OSERDESE1_V of OSERDESE1
-- Compiling entity PHASER_REF
-- Compiling architecture PHASER_REF_V of PHASER_REF
-- Compiling entity PLLE2_ADV
-- Compiling architecture PLLE2_ADV_V of PLLE2_ADV
-- Compiling entity PLLE2_BASE
-- Compiling architecture PLLE2_BASE_V of PLLE2_BASE
-- Compiling entity PLLE3_ADV
-- Compiling architecture PLLE3_ADV_V of PLLE3_ADV
-- Compiling entity PLLE3_BASE
-- Compiling architecture PLLE3_BASE_V of PLLE3_BASE
-- Compiling entity PS7
-- Compiling architecture PS7_V of PS7
-- Compiling entity PULLDOWN
-- Compiling architecture PULLDOWN_V of PULLDOWN
-- Compiling entity PULLUP
-- Compiling architecture PULLUP_V of PULLUP
-- Compiling entity RAM128X1D
-- Compiling architecture RAM128X1D_V of RAM128X1D
-- Compiling entity RAM128X1S
-- Compiling architecture RAM128X1S_V of RAM128X1S
-- Compiling entity RAM256X1D
-- Compiling architecture RAM256X1D_V of RAM256X1D
-- Compiling entity RAM256X1S
-- Compiling architecture RAM256X1S_V of RAM256X1S
-- Compiling entity RAM32M
-- Compiling architecture RAM32M_V of RAM32M
-- Compiling entity RAM32M16
-- Compiling architecture RAM32M16_V of RAM32M16
-- Compiling entity RAM32X1D
-- Compiling architecture RAM32X1D_V of RAM32X1D
-- Compiling entity RAM32X1S
-- Compiling architecture RAM32X1S_V of RAM32X1S
-- Compiling entity RAM512X1S
-- Compiling architecture RAM512X1S_V of RAM512X1S
-- Compiling entity RAM64M
-- Compiling architecture RAM64M_V of RAM64M
-- Compiling entity RAM64M8
-- Compiling architecture RAM64M8_V of RAM64M8
-- Compiling entity RAM64X1D
-- Compiling architecture RAM64X1D_V of RAM64X1D
-- Compiling entity RAM64X1S
-- Compiling architecture RAM64X1S_V of RAM64X1S
-- Compiling entity RAM64X8SW
-- Compiling architecture RAM64X8SW_V of RAM64X8SW
-- Compiling entity RB18_INTERNAL_VHDL
-- Compiling architecture RB18_INTERNAL_VHDL_V of RB18_INTERNAL_VHDL
-- Compiling entity RAMB18E1
-- Compiling architecture RAMB18E1_V of RAMB18E1
-- Compiling entity RAMB18E2
-- Compiling architecture RAMB18E2_V of RAMB18E2
-- Compiling entity RB36_INTERNAL_VHDL
-- Compiling architecture RB36_INTERNAL_VHDL_V of RB36_INTERNAL_VHDL
-- Compiling entity RAMB36E1
-- Compiling architecture RAMB36E1_V of RAMB36E1
-- Compiling entity RAMB36E2
-- Compiling architecture RAMB36E2_V of RAMB36E2
-- Compiling entity RAMD32
-- Compiling architecture RAMD32_V of RAMD32
-- Compiling entity RAMD64E
-- Compiling architecture RAMD64E_V of RAMD64E
-- Compiling entity RAMS32
-- Compiling architecture RAMS32_V of RAMS32
-- Compiling entity RAMS64E
-- Compiling architecture RAMS64E_V of RAMS64E
-- Compiling entity RAMS64E1
-- Compiling architecture RAMS64E1_V of RAMS64E1
-- Compiling entity RIU_OR
-- Compiling architecture RIU_OR_V of RIU_OR
-- Compiling entity SIM_CONFIGE2
-- Compiling architecture SIM_CONFIGE2_V of SIM_CONFIGE2
-- Compiling entity SIM_CONFIGE3
-- Compiling architecture SIM_CONFIGE3_V of SIM_CONFIGE3
-- Compiling entity SRL16E
-- Compiling architecture SRL16E_V of SRL16E
-- Compiling entity SRLC16E
-- Compiling architecture SRLC16E_V of SRLC16E
-- Compiling entity SRLC32E
-- Compiling architecture SRLC32E_V of SRLC32E
-- Compiling entity STARTUPE2
-- Compiling architecture STARTUPE2_V of STARTUPE2
-- Compiling entity STARTUPE3
-- Compiling architecture STARTUPE3_V of STARTUPE3
-- Compiling entity SYSMONE1
-- Compiling architecture SYSMONE1_V of SYSMONE1
-- Compiling entity USR_ACCESSE2
-- Compiling architecture USR_ACCESSE2_V of USR_ACCESSE2
-- Compiling entity VCC
-- Compiling architecture VCC_V of VCC
-- Compiling entity XADC
-- Compiling architecture XADC_V of XADC
-- Compiling entity XORCY
-- Compiling architecture XORCY_V of XORCY
-- Compiling entity ZHOLD_DELAY
-- Compiling architecture ZHOLD_DELAY_V of ZHOLD_DELAY
-- Compiling entity BUFG_PS
-- Compiling architecture BUFG_PS_V of BUFG_PS
-- Compiling entity FRAME_ECCE4
-- Compiling architecture FRAME_ECCE4_V of FRAME_ECCE4
-- Compiling entity IBUFDS_DPHY
-- Compiling architecture IBUFDS_DPHY_V of IBUFDS_DPHY
-- Compiling entity IBUFDS_GTE4
-- Compiling architecture IBUFDS_GTE4_V of IBUFDS_GTE4
-- Compiling entity OBUFDS_DPHY
-- Compiling architecture OBUFDS_DPHY_V of OBUFDS_DPHY
-- Compiling entity OBUFDS_GTE4
-- Compiling architecture OBUFDS_GTE4_V of OBUFDS_GTE4
-- Compiling entity OBUFDS_GTE4_ADV
-- Compiling architecture OBUFDS_GTE4_ADV_V of OBUFDS_GTE4_ADV
-- Compiling entity SYSMONE4
-- Compiling architecture SYSMONE4_V of SYSMONE4
-- Compiling entity URAM288
-- Compiling architecture URAM288_V of URAM288
-- Compiling entity URAM288_BASE
-- Compiling architecture URAM288_BASE_V of URAM288_BASE
-- Compiling entity MMCME4_ADV
-- Compiling architecture MMCME4_ADV_V of MMCME4_ADV
-- Compiling entity MMCME4_BASE
-- Compiling architecture MMCME4_BASE_V of MMCME4_BASE
-- Compiling entity PLLE4_ADV
-- Compiling architecture PLLE4_ADV_V of PLLE4_ADV
-- Compiling entity PLLE4_BASE
-- Compiling architecture PLLE4_BASE_V of PLLE4_BASE
-- Compiling entity VCU
-- Compiling architecture VCU_V of VCU
-- Compiling entity RAMB16_S1_S9
-- Compiling architecture RAMB16_S1_S9_V of RAMB16_S1_S9
-- Compiling entity BSCAN_SPARTAN3A
-- Compiling architecture BSCAN_SPARTAN3A_V of BSCAN_SPARTAN3A
-- Compiling entity IOBUF_LVCMOS25_F_12
-- Compiling architecture IOBUF_LVCMOS25_F_12_V of IOBUF_LVCMOS25_F_12
-- Compiling entity OBUF_SSTL2_I_DCI
-- Compiling architecture OBUF_SSTL2_I_DCI_V of OBUF_SSTL2_I_DCI
-- Compiling entity OBUF_LVCMOS15
-- Compiling architecture OBUF_LVCMOS15_V of OBUF_LVCMOS15
-- Compiling entity OBUF_LVDCI_DV2_15
-- Compiling architecture OBUF_LVDCI_DV2_15_V of OBUF_LVDCI_DV2_15
-- Compiling entity OBUF_S_2
-- Compiling architecture OBUF_S_2_V of OBUF_S_2
-- Compiling entity OBUFT_LVCMOS15_S_2
-- Compiling architecture OBUFT_LVCMOS15_S_2_V of OBUFT_LVCMOS15_S_2
-- Compiling entity IOBUFDS_BLVDS_25
-- Compiling architecture IOBUFDS_BLVDS_25_V of IOBUFDS_BLVDS_25
-- Compiling entity OBUF_LVCMOS25_F_6
-- Compiling architecture OBUF_LVCMOS25_F_6_V of OBUF_LVCMOS25_F_6
-- Compiling entity OBUFT_LVCMOS33_F_4
-- Compiling architecture OBUFT_LVCMOS33_F_4_V of OBUFT_LVCMOS33_F_4
-- Compiling entity OBUFT_LVCMOS18_F_16
-- Compiling architecture OBUFT_LVCMOS18_F_16_V of OBUFT_LVCMOS18_F_16
-- Compiling entity IBUF_LVCMOS18
-- Compiling architecture IBUF_LVCMOS18_V of IBUF_LVCMOS18
-- Compiling entity IOBUF_LVCMOS15_S_8
-- Compiling architecture IOBUF_LVCMOS15_S_8_V of IOBUF_LVCMOS15_S_8
-- Compiling entity LUT1_D
-- Compiling architecture LUT1_D_V of LUT1_D
-- Compiling entity IBUFG_LVDCI_DV2_18
-- Compiling architecture IBUFG_LVDCI_DV2_18_V of IBUFG_LVDCI_DV2_18
-- Compiling entity IOBUF_S_2
-- Compiling architecture IOBUF_S_2_V of IOBUF_S_2
-- Compiling entity OBUF_SSTL18_I
-- Compiling architecture OBUF_SSTL18_I_V of OBUF_SSTL18_I
-- Compiling entity OBUF_LVCMOS12
-- Compiling architecture OBUF_LVCMOS12_V of OBUF_LVCMOS12
-- Compiling entity OBUFDS_LVDS_33
-- Compiling architecture OBUFDS_LVDS_33_V of OBUFDS_LVDS_33
-- Compiling entity OBUF_SSTL3_I_DCI
-- Compiling architecture OBUF_SSTL3_I_DCI_V of OBUF_SSTL3_I_DCI
-- Compiling entity OR2
-- Compiling architecture OR2_V of OR2
-- Compiling entity OBUFT_LVCMOS18_F_4
-- Compiling architecture OBUFT_LVCMOS18_F_4_V of OBUFT_LVCMOS18_F_4
-- Compiling entity IOBUF_LVCMOS15_S_6
-- Compiling architecture IOBUF_LVCMOS15_S_6_V of IOBUF_LVCMOS15_S_6
-- Compiling entity IBUFDS_BLVDS_25
-- Compiling architecture IBUFDS_BLVDS_25_V of IBUFDS_BLVDS_25
-- Compiling entity OBUF_SSTL3_I
-- Compiling architecture OBUF_SSTL3_I_V of OBUF_SSTL3_I
-- Compiling entity OBUFT_PCI66_3
-- Compiling architecture OBUFT_PCI66_3_V of OBUFT_PCI66_3
-- Compiling entity IBUFG_LVCMOS2
-- Compiling architecture IBUFG_LVCMOS2_V of IBUFG_LVCMOS2
-- Compiling entity OBUF_LVCMOS25_F_12
-- Compiling architecture OBUF_LVCMOS25_F_12_V of OBUF_LVCMOS25_F_12
-- Compiling entity ICAP_VIRTEX5
-- Compiling architecture ICAP_VIRTEX5_V of ICAP_VIRTEX5
-- Compiling entity OBUFT_LVTTL_S_2
-- Compiling architecture OBUFT_LVTTL_S_2_V of OBUFT_LVTTL_S_2
-- Compiling entity IOBUF_LVDCI_25
-- Compiling architecture IOBUF_LVDCI_25_V of IOBUF_LVDCI_25
-- Compiling entity NAND3B3
-- Compiling architecture NAND3B3_V of NAND3B3
-- Compiling entity DCM_PS
-- Compiling architecture DCM_PS_V of DCM_PS
-- Compiling entity OR5
-- Compiling architecture OR5_V of OR5
-- Compiling entity IBUF_SSTL2_II
-- Compiling architecture IBUF_SSTL2_II_V of IBUF_SSTL2_II
-- Compiling entity IBUF_AGP
-- Compiling architecture IBUF_AGP_V of IBUF_AGP
-- Compiling entity OBUF_LVCMOS25_F_8
-- Compiling architecture OBUF_LVCMOS25_F_8_V of OBUF_LVCMOS25_F_8
-- Compiling entity OBUFT_HSTL_II_DCI
-- Compiling architecture OBUFT_HSTL_II_DCI_V of OBUFT_HSTL_II_DCI
-- Compiling entity AND5B5
-- Compiling architecture AND5B5_V of AND5B5
-- Compiling entity IBUF_HSTL_III_DCI_18
-- Compiling architecture IBUF_HSTL_III_DCI_18_V of IBUF_HSTL_III_DCI_18
-- Compiling entity OBUF_LVCMOS15_F_12
-- Compiling architecture OBUF_LVCMOS15_F_12_V of OBUF_LVCMOS15_F_12
-- Compiling entity OBUFT_F_4
-- Compiling architecture OBUFT_F_4_V of OBUFT_F_4
-- Compiling entity OBUFT_HSTL_IV
-- Compiling architecture OBUFT_HSTL_IV_V of OBUFT_HSTL_IV
-- Compiling entity OBUFT_LVCMOS33_S_12
-- Compiling architecture OBUFT_LVCMOS33_S_12_V of OBUFT_LVCMOS33_S_12
-- Compiling entity FDPE_1
-- Compiling architecture FDPE_1_V of FDPE_1
-- Compiling entity RAM16X1D
-- Compiling architecture RAM16X1D_V of RAM16X1D
-- Compiling entity OBUF_LVCMOS33_S_4
-- Compiling architecture OBUF_LVCMOS33_S_4_V of OBUF_LVCMOS33_S_4
-- Compiling entity IBUF_PCI33_3
-- Compiling architecture IBUF_PCI33_3_V of IBUF_PCI33_3
-- Compiling entity IBUF_LVDCI_DV2_25
-- Compiling architecture IBUF_LVDCI_DV2_25_V of IBUF_LVDCI_DV2_25
-- Compiling entity OBUFT_LVCMOS25_S_6
-- Compiling architecture OBUFT_LVCMOS25_S_6_V of OBUFT_LVCMOS25_S_6
-- Compiling entity IOBUF_LVTTL_F_2
-- Compiling architecture IOBUF_LVTTL_F_2_V of IOBUF_LVTTL_F_2
-- Compiling entity RAMB16_S2_S4
-- Compiling architecture RAMB16_S2_S4_V of RAMB16_S2_S4
-- Compiling entity SRLC16_1
-- Compiling architecture SRLC16_1_V of SRLC16_1
-- Compiling entity OBUF_LVCMOS15_F_2
-- Compiling architecture OBUF_LVCMOS15_F_2_V of OBUF_LVCMOS15_F_2
-- Compiling entity IOBUF_SSTL3_II
-- Compiling architecture IOBUF_SSTL3_II_V of IOBUF_SSTL3_II
-- Compiling entity LUT3_L
-- Compiling architecture LUT3_L_V of LUT3_L
-- Compiling entity IBUFGDS_DIFF_OUT
-- Compiling architecture IBUFGDS_DIFF_OUT_V of IBUFGDS_DIFF_OUT
-- Compiling entity OBUFT_SSTL2_II
-- Compiling architecture OBUFT_SSTL2_II_V of OBUFT_SSTL2_II
-- Compiling entity OBUFT_HSTL_I_DCI
-- Compiling architecture OBUFT_HSTL_I_DCI_V of OBUFT_HSTL_I_DCI
-- Compiling entity FDC
-- Compiling architecture FDC_V of FDC
-- Compiling entity OR2B1
-- Compiling architecture OR2B1_V of OR2B1
-- Compiling entity AND5B2
-- Compiling architecture AND5B2_V of AND5B2
-- Compiling entity IBUFDS_LVDSEXT_25
-- Compiling architecture IBUFDS_LVDSEXT_25_V of IBUFDS_LVDSEXT_25
-- Compiling entity OR5B5
-- Compiling architecture OR5B5_V of OR5B5
-- Compiling entity IBUFGDS_LVDSEXT_33_DCI
-- Compiling architecture IBUFGDS_LVDSEXT_33_DCI_V of IBUFGDS_LVDSEXT_33_DCI
-- Compiling entity OBUFT_LVCMOS25_S_8
-- Compiling architecture OBUFT_LVCMOS25_S_8_V of OBUFT_LVCMOS25_S_8
-- Compiling entity OBUF_HSTL_I_DCI
-- Compiling architecture OBUF_HSTL_I_DCI_V of OBUF_HSTL_I_DCI
-- Compiling entity FDRS
-- Compiling architecture FDRS_V of FDRS
-- Compiling entity OBUFT_HSTL_I_DCI_18
-- Compiling architecture OBUFT_HSTL_I_DCI_18_V of OBUFT_HSTL_I_DCI_18
-- Compiling entity IBUF_LVDS
-- Compiling architecture IBUF_LVDS_V of IBUF_LVDS
-- Compiling entity RAM16X2S
-- Compiling architecture RAM16X2S_V of RAM16X2S
-- Compiling entity OBUF_LVDCI_33
-- Compiling architecture OBUF_LVDCI_33_V of OBUF_LVDCI_33
-- Compiling entity RAMB16_S18_S18
-- Compiling architecture RAMB16_S18_S18_V of RAMB16_S18_S18
-- Compiling entity IOBUF_LVCMOS15_F_12
-- Compiling architecture IOBUF_LVCMOS15_F_12_V of IOBUF_LVCMOS15_F_12
-- Compiling entity FRAME_ECC_VIRTEX6
-- Compiling architecture FRAME_ECC_VIRTEX6_V of FRAME_ECC_VIRTEX6
-- Compiling entity IBUFG_HSTL_IV_DCI
-- Compiling architecture IBUFG_HSTL_IV_DCI_V of IBUFG_HSTL_IV_DCI
-- Compiling entity OBUFT_F_12
-- Compiling architecture OBUFT_F_12_V of OBUFT_F_12
-- Compiling entity IOBUF_LVCMOS25_S_2
-- Compiling architecture IOBUF_LVCMOS25_S_2_V of IOBUF_LVCMOS25_S_2
-- Compiling entity MULT18X18
-- Compiling architecture MULT18X18_V of MULT18X18
-- Compiling entity STARTUP_VIRTEX5
-- Compiling architecture STARTUP_VIRTEX5_V of STARTUP_VIRTEX5
-- Compiling entity IOBUF_LVCMOS12_S_4
-- Compiling architecture IOBUF_LVCMOS12_S_4_V of IOBUF_LVCMOS12_S_4
-- Compiling entity OBUFT_LVCMOS18
-- Compiling architecture OBUFT_LVCMOS18_V of OBUFT_LVCMOS18
-- Compiling entity OR5B2
-- Compiling architecture OR5B2_V of OR5B2
-- Compiling entity IBUF_SSTL2_II_DCI
-- Compiling architecture IBUF_SSTL2_II_DCI_V of IBUF_SSTL2_II_DCI
-- Compiling entity OBUF_LVCMOS18_S_4
-- Compiling architecture OBUF_LVCMOS18_S_4_V of OBUF_LVCMOS18_S_4
-- Compiling entity OBUF_LVCMOS2
-- Compiling architecture OBUF_LVCMOS2_V of OBUF_LVCMOS2
-- Compiling entity RAMB16BWE
-- Compiling architecture RAMB16BWE_V of RAMB16BWE
-- Compiling entity IBUFG_SSTL3_I
-- Compiling architecture IBUFG_SSTL3_I_V of IBUFG_SSTL3_I
-- Compiling entity AND2B1
-- Compiling architecture AND2B1_V of AND2B1
-- Compiling entity DCM_BASE
-- Compiling architecture DCM_BASE_V of DCM_BASE
-- Compiling entity OBUFT_S_4
-- Compiling architecture OBUFT_S_4_V of OBUFT_S_4
-- Compiling entity IOBUF_LVCMOS15_S_12
-- Compiling architecture IOBUF_LVCMOS15_S_12_V of IOBUF_LVCMOS15_S_12
-- Compiling entity OBUF_LVDCI_25
-- Compiling architecture OBUF_LVDCI_25_V of OBUF_LVDCI_25
-- Compiling entity AND3
-- Compiling architecture AND3_V of AND3
-- Compiling entity MMCM_BASE
-- Compiling architecture MMCM_BASE_V of MMCM_BASE
-- Compiling entity OBUF_LVCMOS33_F_4
-- Compiling architecture OBUF_LVCMOS33_F_4_V of OBUF_LVCMOS33_F_4
-- Compiling entity AND4
-- Compiling architecture AND4_V of AND4
-- Compiling entity OBUFT_LVCMOS25_F_6
-- Compiling architecture OBUFT_LVCMOS25_F_6_V of OBUFT_LVCMOS25_F_6
-- Compiling entity IBUF_HSTL_I_DCI
-- Compiling architecture IBUF_HSTL_I_DCI_V of IBUF_HSTL_I_DCI
-- Compiling entity OBUF_LVCMOS15_S_2
-- Compiling architecture OBUF_LVCMOS15_S_2_V of OBUF_LVCMOS15_S_2
-- Compiling entity OBUFT_LVDCI_DV2_15
-- Compiling architecture OBUFT_LVDCI_DV2_15_V of OBUFT_LVDCI_DV2_15
-- Compiling entity IOBUF_LVTTL_S_2
-- Compiling architecture IOBUF_LVTTL_S_2_V of IOBUF_LVTTL_S_2
-- Compiling entity IBUFG_CTT
-- Compiling architecture IBUFG_CTT_V of IBUFG_CTT
-- Compiling entity OBUFT_S_12
-- Compiling architecture OBUFT_S_12_V of OBUFT_S_12
-- Compiling entity OBUFT_GTLP
-- Compiling architecture OBUFT_GTLP_V of OBUFT_GTLP
-- Compiling entity NOR3B3
-- Compiling architecture NOR3B3_V of NOR3B3
-- Compiling entity IOBUF_LVDCI_DV2_18
-- Compiling architecture IOBUF_LVDCI_DV2_18_V of IOBUF_LVDCI_DV2_18
-- Compiling entity OBUF_SSTL18_II
-- Compiling architecture OBUF_SSTL18_II_V of OBUF_SSTL18_II
-- Compiling entity OBUFT_LVCMOS33_F_12
-- Compiling architecture OBUFT_LVCMOS33_F_12_V of OBUFT_LVCMOS33_F_12
-- Compiling entity OBUF_SSTL2_I
-- Compiling architecture OBUF_SSTL2_I_V of OBUF_SSTL2_I
-- Compiling entity OBUFT_LVCMOS25_F_8
-- Compiling architecture OBUFT_LVCMOS25_F_8_V of OBUFT_LVCMOS25_F_8
-- Compiling entity IBUFG_HSTL_II
-- Compiling architecture IBUFG_HSTL_II_V of IBUFG_HSTL_II
-- Compiling entity BUFGMUX
-- Compiling architecture BUFGMUX_V of BUFGMUX
-- Compiling entity IBUF_LVDCI_DV2_33
-- Compiling architecture IBUF_LVDCI_DV2_33_V of IBUF_LVDCI_DV2_33
-- Compiling entity IBUF_GTL
-- Compiling architecture IBUF_GTL_V of IBUF_GTL
-- Compiling entity IBUFG_LVDCI_18
-- Compiling architecture IBUFG_LVDCI_18_V of IBUFG_LVDCI_18
-- Compiling entity BUFGMUX_VIRTEX4
-- Compiling architecture BUFGMUX_VIRTEX4_V of BUFGMUX_VIRTEX4
-- Compiling entity MUXF5
-- Compiling architecture MUXF5_V of MUXF5
-- Compiling entity OBUFT_HSTL_III_DCI_18
-- Compiling architecture OBUFT_HSTL_III_DCI_18_V of OBUFT_HSTL_III_DCI_18
-- Compiling entity IBUFDS_LVDS_33_DCI
-- Compiling architecture IBUFDS_LVDS_33_DCI_V of IBUFDS_LVDS_33_DCI
-- Compiling entity RAM16X1S_1
-- Compiling architecture RAM16X1S_1_V of RAM16X1S_1
-- Compiling entity IOBUF_LVCMOS12
-- Compiling architecture IOBUF_LVCMOS12_V of IOBUF_LVCMOS12
-- Compiling entity IOBUF_SSTL18_I
-- Compiling architecture IOBUF_SSTL18_I_V of IOBUF_SSTL18_I
-- Compiling entity IOBUF_HSTL_I
-- Compiling architecture IOBUF_HSTL_I_V of IOBUF_HSTL_I
-- Compiling entity OBUF_LVCMOS15_S_12
-- Compiling architecture OBUF_LVCMOS15_S_12_V of OBUF_LVCMOS15_S_12
-- Compiling entity IBUFDS_LVDSEXT_33
-- Compiling architecture IBUFDS_LVDSEXT_33_V of IBUFDS_LVDSEXT_33
-- Compiling entity IBUFGDS_LVDS_25_DCI
-- Compiling architecture IBUFGDS_LVDS_25_DCI_V of IBUFGDS_LVDS_25_DCI
-- Compiling entity IOBUF_LVCMOS15
-- Compiling architecture IOBUF_LVCMOS15_V of IOBUF_LVCMOS15
-- Compiling entity OBUFT_HSTL_IV_DCI_18
-- Compiling architecture OBUFT_HSTL_IV_DCI_18_V of OBUFT_HSTL_IV_DCI_18
-- Compiling entity IOBUF_LVCMOS25_F_2
-- Compiling architecture IOBUF_LVCMOS25_F_2_V of IOBUF_LVCMOS25_F_2
-- Compiling entity IOBUF_LVCMOS12_F_4
-- Compiling architecture IOBUF_LVCMOS12_F_4_V of IOBUF_LVCMOS12_F_4
-- Compiling entity IBUFG_HSTL_II_18
-- Compiling architecture IBUFG_HSTL_II_18_V of IBUFG_HSTL_II_18
-- Compiling entity OBUF_LVCMOS18_F_4
-- Compiling architecture OBUF_LVCMOS18_F_4_V of OBUF_LVCMOS18_F_4
-- Compiling entity IBUF_PCI66_3
-- Compiling architecture IBUF_PCI66_3_V of IBUF_PCI66_3
-- Compiling entity FD_1
-- Compiling architecture FD_1_V of FD_1
-- Compiling entity RAMB16
-- Compiling architecture RAMB16_V of RAMB16
-- Compiling entity OBUF_LVCMOS25_S_12
-- Compiling architecture OBUF_LVCMOS25_S_12_V of OBUF_LVCMOS25_S_12
-- Compiling entity OBUFT_LVCMOS15_F_2
-- Compiling architecture OBUFT_LVCMOS15_F_2_V of OBUFT_LVCMOS15_F_2
-- Compiling entity OBUF_F_2
-- Compiling architecture OBUF_F_2_V of OBUF_F_2
-- Compiling entity OBUF_LVCMOS25_S_6
-- Compiling architecture OBUF_LVCMOS25_S_6_V of OBUF_LVCMOS25_S_6
-- Compiling entity RAMB16_S4_S18
-- Compiling architecture RAMB16_S4_S18_V of RAMB16_S4_S18
-- Compiling entity OBUFDS_LVDS_25
-- Compiling architecture OBUFDS_LVDS_25_V of OBUFDS_LVDS_25
-- Compiling entity XOR2
-- Compiling architecture XOR2_V of XOR2
-- Compiling entity SRL16
-- Compiling architecture SRL16_V of SRL16
-- Compiling entity OR3B1
-- Compiling architecture OR3B1_V of OR3B1
-- Compiling entity OBUFT_LVCMOS33_S_4
-- Compiling architecture OBUFT_LVCMOS33_S_4_V of OBUFT_LVCMOS33_S_4
-- Compiling entity XOR5
-- Compiling architecture XOR5_V of XOR5
-- Compiling entity AND4B2
-- Compiling architecture AND4B2_V of AND4B2
-- Compiling entity FDRE_1
-- Compiling architecture FDRE_1_V of FDRE_1
-- Compiling entity OBUF_HSTL_III_18
-- Compiling architecture OBUF_HSTL_III_18_V of OBUF_HSTL_III_18
-- Compiling entity OBUFT_PCI33_3
-- Compiling architecture OBUFT_PCI33_3_V of OBUFT_PCI33_3
-- Compiling entity MUXCY_D
-- Compiling architecture MUXCY_D_V of MUXCY_D
-- Compiling entity IOBUF_LVCMOS15_F_8
-- Compiling architecture IOBUF_LVCMOS15_F_8_V of IOBUF_LVCMOS15_F_8
-- Compiling entity IOBUF_LVDCI_33
-- Compiling architecture IOBUF_LVDCI_33_V of IOBUF_LVDCI_33
-- Compiling entity IOBUF_F_2
-- Compiling architecture IOBUF_F_2_V of IOBUF_F_2
-- Compiling entity IBUF_HSTL_IV
-- Compiling architecture IBUF_HSTL_IV_V of IBUF_HSTL_IV
-- Compiling entity LUT2_L
-- Compiling architecture LUT2_L_V of LUT2_L
-- Compiling entity RAMB16_S2_S36
-- Compiling architecture RAMB16_S2_S36_V of RAMB16_S2_S36
-- Compiling entity FIFO36
-- Compiling architecture FIFO36_V of FIFO36
-- Compiling entity OBUFDS_BLVDS_25
-- Compiling architecture OBUFDS_BLVDS_25_V of OBUFDS_BLVDS_25
-- Compiling entity OBUFTDS_BLVDS_25
-- Compiling architecture OBUFTDS_BLVDS_25_V of OBUFTDS_BLVDS_25
-- Compiling entity OBUF_SSTL3_II
-- Compiling architecture OBUF_SSTL3_II_V of OBUF_SSTL3_II
-- Compiling entity OBUFT_LVCMOS18_S_4
-- Compiling architecture OBUFT_LVCMOS18_S_4_V of OBUFT_LVCMOS18_S_4
-- Compiling entity SRLC16
-- Compiling architecture SRLC16_V of SRLC16
-- Compiling entity IOBUF_LVCMOS15_F_6
-- Compiling architecture IOBUF_LVCMOS15_F_6_V of IOBUF_LVCMOS15_F_6
-- Compiling entity USR_ACCESS_VIRTEX6
-- Compiling architecture USR_ACCESS_VIRTEX6_V of USR_ACCESS_VIRTEX6
-- Compiling entity IOBUF_LVCMOS25_S_12
-- Compiling architecture IOBUF_LVCMOS25_S_12_V of IOBUF_LVCMOS25_S_12
-- Compiling entity BSCAN_VIRTEX4
-- Compiling architecture BSCAN_VIRTEX4_V of BSCAN_VIRTEX4
-- Compiling entity OBUFT_LVTTL_F_2
-- Compiling architecture OBUFT_LVTTL_F_2_V of OBUFT_LVTTL_F_2
-- Compiling entity RAMB18
-- Compiling architecture RAMB18_V of RAMB18
-- Compiling entity OR4B2
-- Compiling architecture OR4B2_V of OR4B2
-- Compiling entity RAMB16_S1
-- Compiling architecture RAMB16_S1_V of RAMB16_S1
-- Compiling entity AND3B1
-- Compiling architecture AND3B1_V of AND3B1
-- Compiling entity IBUFGDS
-- Compiling architecture IBUFGDS_V of IBUFGDS
-- Compiling entity IBUFG_SSTL2_I
-- Compiling architecture IBUFG_SSTL2_I_V of IBUFG_SSTL2_I
-- Compiling entity OBUF_HSTL_II
-- Compiling architecture OBUF_HSTL_II_V of OBUF_HSTL_II
-- Compiling entity OBUF_LVCMOS25_S_8
-- Compiling architecture OBUF_LVCMOS25_S_8_V of OBUF_LVCMOS25_S_8
-- Compiling entity OBUFT_LVCMOS18_S_16
-- Compiling architecture OBUFT_LVCMOS18_S_16_V of OBUFT_LVCMOS18_S_16
-- Compiling entity IBUF_HSTL_IV_DCI
-- Compiling architecture IBUF_HSTL_IV_DCI_V of IBUF_HSTL_IV_DCI
-- Compiling entity OBUFT_SSTL18_I_DCI
-- Compiling architecture OBUFT_SSTL18_I_DCI_V of OBUFT_SSTL18_I_DCI
-- Compiling entity FDCE_1
-- Compiling architecture FDCE_1_V of FDCE_1
-- Compiling entity OBUFT_PCIX66_3
-- Compiling architecture OBUFT_PCIX66_3_V of OBUFT_PCIX66_3
-- Compiling entity STARTUP_VIRTEX4
-- Compiling architecture STARTUP_VIRTEX4_V of STARTUP_VIRTEX4
-- Compiling entity OBUF_SSTL3_II_DCI
-- Compiling architecture OBUF_SSTL3_II_DCI_V of OBUF_SSTL3_II_DCI
-- Compiling entity IBUFG_SSTL2_II_DCI
-- Compiling architecture IBUFG_SSTL2_II_DCI_V of IBUFG_SSTL2_II_DCI
-- Compiling entity ODDR2
-- Compiling architecture ODDR2_V of ODDR2
-- Compiling entity OBUFT_LVCMOS15_F_12
-- Compiling architecture OBUFT_LVCMOS15_F_12_V of OBUFT_LVCMOS15_F_12
-- Compiling entity OR5B3
-- Compiling architecture OR5B3_V of OR5B3
-- Compiling entity OBUF_LVCMOS33_S_12
-- Compiling architecture OBUF_LVCMOS33_S_12_V of OBUF_LVCMOS33_S_12
-- Compiling entity IBUFG_LVCMOS15
-- Compiling architecture IBUFG_LVCMOS15_V of IBUFG_LVCMOS15
-- Compiling entity OBUFT_LVCMOS12_S_8
-- Compiling architecture OBUFT_LVCMOS12_S_8_V of OBUFT_LVCMOS12_S_8
-- Compiling entity LUT3_D
-- Compiling architecture LUT3_D_V of LUT3_D
-- Compiling entity IBUFG_HSTL_I_DCI
-- Compiling architecture IBUFG_HSTL_I_DCI_V of IBUFG_HSTL_I_DCI
-- Compiling entity OR5B4
-- Compiling architecture OR5B4_V of OR5B4
-- Compiling entity IOBUF_HSTL_II_18
-- Compiling architecture IOBUF_HSTL_II_18_V of IOBUF_HSTL_II_18
-- Compiling entity OBUF_LVTTL_F_6
-- Compiling architecture OBUF_LVTTL_F_6_V of OBUF_LVTTL_F_6
-- Compiling entity OBUF_LVCMOS18_S_2
-- Compiling architecture OBUF_LVCMOS18_S_2_V of OBUF_LVCMOS18_S_2
-- Compiling entity IOBUF_SSTL3_I
-- Compiling architecture IOBUF_SSTL3_I_V of IOBUF_SSTL3_I
-- Compiling entity IBUFG_SSTL18_I
-- Compiling architecture IBUFG_SSTL18_I_V of IBUFG_SSTL18_I
-- Compiling entity IBUFG_LVCMOS12
-- Compiling architecture IBUFG_LVCMOS12_V of IBUFG_LVCMOS12
-- Compiling entity IBUFG_LVDS
-- Compiling architecture IBUFG_LVDS_V of IBUFG_LVDS
-- Compiling entity OBUFT_HSTL_II_DCI_18
-- Compiling architecture OBUFT_HSTL_II_DCI_18_V of OBUFT_HSTL_II_DCI_18
-- Compiling entity PLL_ADV
-- Compiling architecture PLL_ADV_V of PLL_ADV
-- Compiling entity OBUF_LVTTL_F_24
-- Compiling architecture OBUF_LVTTL_F_24_V of OBUF_LVTTL_F_24
-- Compiling entity IOBUF_LVDCI_18
-- Compiling architecture IOBUF_LVDCI_18_V of IOBUF_LVDCI_18
-- Compiling entity IOBUF_LVCMOS25_S_4
-- Compiling architecture IOBUF_LVCMOS25_S_4_V of IOBUF_LVCMOS25_S_4
-- Compiling entity IOBUF_F_24
-- Compiling architecture IOBUF_F_24_V of IOBUF_F_24
-- Compiling entity IOBUF_LVCMOS12_S_2
-- Compiling architecture IOBUF_LVCMOS12_S_2_V of IOBUF_LVCMOS12_S_2
-- Compiling entity LDP_1
-- Compiling architecture LDP_1_V of LDP_1
-- Compiling entity OBUFT_SSTL3_I_DCI
-- Compiling architecture OBUFT_SSTL3_I_DCI_V of OBUFT_SSTL3_I_DCI
-- Compiling entity OBUF_LVTTL_F_8
-- Compiling architecture OBUF_LVTTL_F_8_V of OBUF_LVTTL_F_8
-- Compiling entity OBUF_HSTL_I
-- Compiling architecture OBUF_HSTL_I_V of OBUF_HSTL_I
-- Compiling entity IBUFGDS_LVDSEXT_25
-- Compiling architecture IBUFGDS_LVDSEXT_25_V of IBUFGDS_LVDSEXT_25
-- Compiling entity IOBUF_LVCMOS33_S_12
-- Compiling architecture IOBUF_LVCMOS33_S_12_V of IOBUF_LVCMOS33_S_12
-- Compiling entity IOBUF_LVTTL_S_24
-- Compiling architecture IOBUF_LVTTL_S_24_V of IOBUF_LVTTL_S_24
-- Compiling entity IBUF_PCI33_5
-- Compiling architecture IBUF_PCI33_5_V of IBUF_PCI33_5
-- Compiling entity OBUF_LVCMOS33_S_2
-- Compiling architecture OBUF_LVCMOS33_S_2_V of OBUF_LVCMOS33_S_2
-- Compiling entity IODELAY2
-- Compiling architecture IODELAY2_V of IODELAY2
-- Compiling entity OBUFT_LVTTL_F_24
-- Compiling architecture OBUFT_LVTTL_F_24_V of OBUFT_LVTTL_F_24
-- Compiling entity OBUF_HSTL_I_DCI_18
-- Compiling architecture OBUF_HSTL_I_DCI_18_V of OBUF_HSTL_I_DCI_18
-- Compiling entity OBUF_F_24
-- Compiling architecture OBUF_F_24_V of OBUF_F_24
-- Compiling entity RAM32X4S
-- Compiling architecture RAM32X4S_V of RAM32X4S
-- Compiling entity AND5B3
-- Compiling architecture AND5B3_V of AND5B3
-- Compiling entity OBUFT_F_2
-- Compiling architecture OBUFT_F_2_V of OBUFT_F_2
-- Compiling entity FDRSE_1
-- Compiling architecture FDRSE_1_V of FDRSE_1
-- Compiling entity FDE
-- Compiling architecture FDE_V of FDE
-- Compiling entity IBUFG_LVDCI_DV2_25
-- Compiling architecture IBUFG_LVDCI_DV2_25_V of IBUFG_LVDCI_DV2_25
-- Compiling entity IBUFDS_LVPECL_33
-- Compiling architecture IBUFDS_LVPECL_33_V of IBUFDS_LVPECL_33
-- Compiling entity OBUF_LVTTL
-- Compiling architecture OBUF_LVTTL_V of OBUF_LVTTL
-- Compiling entity IBUF_HSTL_II_18
-- Compiling architecture IBUF_HSTL_II_18_V of IBUF_HSTL_II_18
-- Compiling entity AND5B4
-- Compiling architecture AND5B4_V of AND5B4
-- Compiling entity OBUFT_SSTL2_I_DCI
-- Compiling architecture OBUFT_SSTL2_I_DCI_V of OBUFT_SSTL2_I_DCI
-- Compiling entity IBUFDS_LVDS_25
-- Compiling architecture IBUFDS_LVDS_25_V of IBUFDS_LVDS_25
-- Compiling entity IOBUF_LVTTL_F_4
-- Compiling architecture IOBUF_LVTTL_F_4_V of IOBUF_LVTTL_F_4
-- Compiling entity OBUFT_LVCMOS12_S_6
-- Compiling architecture OBUFT_LVCMOS12_S_6_V of OBUFT_LVCMOS12_S_6
-- Compiling entity RAMB16_S2_S2
-- Compiling architecture RAMB16_S2_S2_V of RAMB16_S2_S2
-- Compiling entity IBUFDS_LDT_25
-- Compiling architecture IBUFDS_LDT_25_V of IBUFDS_LDT_25
-- Compiling entity OBUF_LVCMOS15_F_4
-- Compiling architecture OBUF_LVCMOS15_F_4_V of OBUF_LVCMOS15_F_4
-- Compiling entity IBUF_LVCMOS25
-- Compiling architecture IBUF_LVCMOS25_V of IBUF_LVCMOS25
-- Compiling entity LUT1_L
-- Compiling architecture LUT1_L_V of LUT1_L
-- Compiling entity ICAP_VIRTEX4
-- Compiling architecture ICAP_VIRTEX4_V of ICAP_VIRTEX4
-- Compiling entity OBUF_F_16
-- Compiling architecture OBUF_F_16_V of OBUF_F_16
-- Compiling entity IOBUF_LVCMOS2
-- Compiling architecture IOBUF_LVCMOS2_V of IOBUF_LVCMOS2
-- Compiling entity NAND3B2
-- Compiling architecture NAND3B2_V of NAND3B2
-- Compiling entity NOR5B1
-- Compiling architecture NOR5B1_V of NOR5B1
-- Compiling entity OBUFT_HSTL_III_DCI
-- Compiling architecture OBUFT_HSTL_III_DCI_V of OBUFT_HSTL_III_DCI
-- Compiling entity IBUFG_SSTL18_II_DCI
-- Compiling architecture IBUFG_SSTL18_II_DCI_V of IBUFG_SSTL18_II_DCI
-- Compiling entity RAMB8BWER
-- Compiling architecture RAMB8BWER_V of RAMB8BWER
-- Compiling entity IOBUF_LVTTL_S_16
-- Compiling architecture IOBUF_LVTTL_S_16_V of IOBUF_LVTTL_S_16
-- Compiling entity OR4
-- Compiling architecture OR4_V of OR4
-- Compiling entity RAMB16BWE_S18
-- Compiling architecture RAMB16BWE_S18_V of RAMB16BWE_S18
-- Compiling entity RAMB16_S9_S18
-- Compiling architecture RAMB16_S9_S18_V of RAMB16_S9_S18
-- Compiling entity IBUFGDS_LVPECL_25
-- Compiling architecture IBUFGDS_LVPECL_25_V of IBUFGDS_LVPECL_25
-- Compiling entity OBUFT_LVTTL_F_16
-- Compiling architecture OBUFT_LVTTL_F_16_V of OBUFT_LVTTL_F_16
-- Compiling entity OBUFT_LVCMOS18_F_2
-- Compiling architecture OBUFT_LVCMOS18_F_2_V of OBUFT_LVCMOS18_F_2
-- Compiling entity OBUF_LVCMOS12_F_8
-- Compiling architecture OBUF_LVCMOS12_F_8_V of OBUF_LVCMOS12_F_8
-- Compiling entity RAMB16_S1_S18
-- Compiling architecture RAMB16_S1_S18_V of RAMB16_S1_S18
-- Compiling entity IBUFG_GTL
-- Compiling architecture IBUFG_GTL_V of IBUFG_GTL
-- Compiling entity OR3
-- Compiling architecture OR3_V of OR3
-- Compiling entity FD
-- Compiling architecture FD_V of FD
-- Compiling entity ROM16X1
-- Compiling architecture ROM16X1_V of ROM16X1
-- Compiling entity IBUFG_HSTL_I_18
-- Compiling architecture IBUFG_HSTL_I_18_V of IBUFG_HSTL_I_18
-- Compiling entity OBUF_LVCMOS18_F_16
-- Compiling architecture OBUF_LVCMOS18_F_16_V of OBUF_LVCMOS18_F_16
-- Compiling entity RAMB16_S1_S1
-- Compiling architecture RAMB16_S1_S1_V of RAMB16_S1_S1
-- Compiling entity IOBUF_LVDCI_DV2_33
-- Compiling architecture IOBUF_LVDCI_DV2_33_V of IOBUF_LVDCI_DV2_33
-- Compiling entity IOBUF_LVCMOS33_F_6
-- Compiling architecture IOBUF_LVCMOS33_F_6_V of IOBUF_LVCMOS33_F_6
-- Compiling entity OBUFT_LVTTL_S_4
-- Compiling architecture OBUFT_LVTTL_S_4_V of OBUFT_LVTTL_S_4
-- Compiling entity IOBUF_LVCMOS18_F_8
-- Compiling architecture IOBUF_LVCMOS18_F_8_V of IOBUF_LVCMOS18_F_8
-- Compiling entity OBUFT_LVCMOS25
-- Compiling architecture OBUFT_LVCMOS25_V of OBUFT_LVCMOS25
-- Compiling entity OBUFTDS_LDT_25
-- Compiling architecture OBUFTDS_LDT_25_V of OBUFTDS_LDT_25
-- Compiling entity OBUF_S_4
-- Compiling architecture OBUF_S_4_V of OBUF_S_4
-- Compiling entity OBUF_LVCMOS12_F_6
-- Compiling architecture OBUF_LVCMOS12_F_6_V of OBUF_LVCMOS12_F_6
-- Compiling entity OBUFT_LVCMOS15_S_4
-- Compiling architecture OBUFT_LVCMOS15_S_4_V of OBUFT_LVCMOS15_S_4
-- Compiling entity IBUFG_LVDCI_33
-- Compiling architecture IBUFG_LVDCI_33_V of IBUFG_LVDCI_33
-- Compiling entity IBUF_CTT
-- Compiling architecture IBUF_CTT_V of IBUF_CTT
-- Compiling entity IBUF_LVDCI_DV2_18
-- Compiling architecture IBUF_LVDCI_DV2_18_V of IBUF_LVDCI_DV2_18
-- Compiling entity NOR2B2
-- Compiling architecture NOR2B2_V of NOR2B2
-- Compiling entity IBUF_PCIX66_3
-- Compiling architecture IBUF_PCIX66_3_V of IBUF_PCIX66_3
-- Compiling entity NAND4B1
-- Compiling architecture NAND4B1_V of NAND4B1
-- Compiling entity IOBUF_LVCMOS33_F_8
-- Compiling architecture IOBUF_LVCMOS33_F_8_V of IOBUF_LVCMOS33_F_8
-- Compiling entity IBUF_SSTL18_II
-- Compiling architecture IBUF_SSTL18_II_V of IBUF_SSTL18_II
-- Compiling entity OBUFT_LVCMOS25_F_12
-- Compiling architecture OBUFT_LVCMOS25_F_12_V of OBUFT_LVCMOS25_F_12
-- Compiling entity IBUF_GTL_DCI
-- Compiling architecture IBUF_GTL_DCI_V of IBUF_GTL_DCI
-- Compiling entity IOBUF_LVCMOS18_F_6
-- Compiling architecture IOBUF_LVCMOS18_F_6_V of IOBUF_LVCMOS18_F_6
-- Compiling entity STARTUP_SPARTAN6
-- Compiling architecture STARTUP_SPARTAN6_V of STARTUP_SPARTAN6
-- Compiling entity IOBUF_F_16
-- Compiling architecture IOBUF_F_16_V of IOBUF_F_16
-- Compiling entity IBUF_LVPECL
-- Compiling architecture IBUF_LVPECL_V of IBUF_LVPECL
-- Compiling entity OBUF_LVTTL_F_16
-- Compiling architecture OBUF_LVTTL_F_16_V of OBUF_LVTTL_F_16
-- Compiling entity IOBUF_S_4
-- Compiling architecture IOBUF_S_4_V of IOBUF_S_4
-- Compiling entity FDP
-- Compiling architecture FDP_V of FDP
-- Compiling entity OBUFT_LVCMOS33_F_2
-- Compiling architecture OBUFT_LVCMOS33_F_2_V of OBUFT_LVCMOS33_F_2
-- Compiling entity OBUFT_HSTL_I_18
-- Compiling architecture OBUFT_HSTL_I_18_V of OBUFT_HSTL_I_18
-- Compiling entity BSCAN_SPARTAN6
-- Compiling architecture BSCAN_SPARTAN6_V of BSCAN_SPARTAN6
-- Compiling entity IBUFG_HSTL_I
-- Compiling architecture IBUFG_HSTL_I_V of IBUFG_HSTL_I
-- Compiling entity RAM16X1D_1
-- Compiling architecture RAM16X1D_1_V of RAM16X1D_1
-- Compiling entity OBUF_HSTL_II_DCI
-- Compiling architecture OBUF_HSTL_II_DCI_V of OBUF_HSTL_II_DCI
-- Compiling entity IOBUF_LVCMOS18_F_16
-- Compiling architecture IOBUF_LVCMOS18_F_16_V of IOBUF_LVCMOS18_F_16
-- Compiling entity IBUF_LVTTL
-- Compiling architecture IBUF_LVTTL_V of IBUF_LVTTL
-- Compiling entity IOBUF_SSTL2_II_DCI
-- Compiling architecture IOBUF_SSTL2_II_DCI_V of IOBUF_SSTL2_II_DCI
-- Compiling entity MUXCY_L
-- Compiling architecture MUXCY_L_V of MUXCY_L
-- Compiling entity OR4B3
-- Compiling architecture OR4B3_V of OR4B3
-- Compiling entity OBUFT_LVCMOS25_S_12
-- Compiling architecture OBUFT_LVCMOS25_S_12_V of OBUFT_LVCMOS25_S_12
-- Compiling entity LUT2_D
-- Compiling architecture LUT2_D_V of LUT2_D
-- Compiling entity FDRS_1
-- Compiling architecture FDRS_1_V of FDRS_1
-- Compiling entity OBUF_LVDS
-- Compiling architecture OBUF_LVDS_V of OBUF_LVDS
-- Compiling entity OBUFT_LVCMOS18_S_2
-- Compiling architecture OBUFT_LVCMOS18_S_2_V of OBUFT_LVCMOS18_S_2
-- Compiling entity IBUFG_LVDCI_25
-- Compiling architecture IBUFG_LVDCI_25_V of IBUFG_LVDCI_25
-- Compiling entity IBUFDS_LVDSEXT_33_DCI
-- Compiling architecture IBUFDS_LVDSEXT_33_DCI_V of IBUFDS_LVDSEXT_33_DCI
-- Compiling entity OBUF_LVCMOS12_S_8
-- Compiling architecture OBUF_LVCMOS12_S_8_V of OBUF_LVCMOS12_S_8
-- Compiling entity IOBUF_LVCMOS18_S_16
-- Compiling architecture IOBUF_LVCMOS18_S_16_V of IOBUF_LVCMOS18_S_16
-- Compiling entity IOBUF_SSTL2_I
-- Compiling architecture IOBUF_SSTL2_I_V of IOBUF_SSTL2_I
-- Compiling entity OBUFT_LVTTL_F_4
-- Compiling architecture OBUFT_LVTTL_F_4_V of OBUFT_LVTTL_F_4
-- Compiling entity IOBUF_S_16
-- Compiling architecture IOBUF_S_16_V of IOBUF_S_16
-- Compiling entity IOBUF_LVCMOS33_S_6
-- Compiling architecture IOBUF_LVCMOS33_S_6_V of IOBUF_LVCMOS33_S_6
-- Compiling entity OBUF_LVTTL_S_16
-- Compiling architecture OBUF_LVTTL_S_16_V of OBUF_LVTTL_S_16
-- Compiling entity OBUFT_SSTL3_II_DCI
-- Compiling architecture OBUFT_SSTL3_II_DCI_V of OBUFT_SSTL3_II_DCI
-- Compiling entity OR4B4
-- Compiling architecture OR4B4_V of OR4B4
-- Compiling entity RAMB16BWE_S36_S36
-- Compiling architecture RAMB16BWE_S36_S36_V of RAMB16BWE_S36_S36
-- Compiling entity BSCAN_VIRTEX5
-- Compiling architecture BSCAN_VIRTEX5_V of BSCAN_VIRTEX5
-- Compiling entity OBUF_SSTL18_I_DCI
-- Compiling architecture OBUF_SSTL18_I_DCI_V of OBUF_SSTL18_I_DCI
-- Compiling entity IOBUF_LVCMOS18_S_8
-- Compiling architecture IOBUF_LVCMOS18_S_8_V of IOBUF_LVCMOS18_S_8
-- Compiling entity IBUFGDS_LVPECL_33
-- Compiling architecture IBUFGDS_LVPECL_33_V of IBUFGDS_LVPECL_33
-- Compiling entity OBUFT_LVCMOS15_F_4
-- Compiling architecture OBUFT_LVCMOS15_F_4_V of OBUFT_LVCMOS15_F_4
-- Compiling entity IOBUF_LVTTL_F_16
-- Compiling architecture IOBUF_LVTTL_F_16_V of IOBUF_LVTTL_F_16
-- Compiling entity OBUF_F_4
-- Compiling architecture OBUF_F_4_V of OBUF_F_4
-- Compiling entity IODELAYE1
-- Compiling architecture IODELAYE1_V of IODELAYE1
-- Compiling entity OBUF_LVCMOS12_S_6
-- Compiling architecture OBUF_LVCMOS12_S_6_V of OBUF_LVCMOS12_S_6
-- Compiling entity BUFGCE_1
-- Compiling architecture BUFGCE_1_V of BUFGCE_1
-- Compiling entity RAMB16_S36
-- Compiling architecture RAMB16_S36_V of RAMB16_S36
-- Compiling entity XOR4
-- Compiling architecture XOR4_V of XOR4
-- Compiling entity AND4B3
-- Compiling architecture AND4B3_V of AND4B3
-- Compiling entity OBUFT_LVTTL_S_16
-- Compiling architecture OBUFT_LVTTL_S_16_V of OBUFT_LVTTL_S_16
-- Compiling entity IOBUF_LVCMOS33_S_8
-- Compiling architecture IOBUF_LVCMOS33_S_8_V of IOBUF_LVCMOS33_S_8
-- Compiling entity IBUF_GTLP_DCI
-- Compiling architecture IBUF_GTLP_DCI_V of IBUF_GTLP_DCI
-- Compiling entity OBUF_S_16
-- Compiling architecture OBUF_S_16_V of OBUF_S_16
-- Compiling entity IBUFGDS_BLVDS_25
-- Compiling architecture IBUFGDS_BLVDS_25_V of IBUFGDS_BLVDS_25
-- Compiling entity FDCPE
-- Compiling architecture FDCPE_V of FDCPE
-- Compiling entity RAMB16_S9
-- Compiling architecture RAMB16_S9_V of RAMB16_S9
-- Compiling entity IOBUF_HSTL_IV_DCI
-- Compiling architecture IOBUF_HSTL_IV_DCI_V of IOBUF_HSTL_IV_DCI
-- Compiling entity OBUF_LVDCI_18
-- Compiling architecture OBUF_LVDCI_18_V of OBUF_LVDCI_18
-- Compiling entity IBUF_HSTL_III
-- Compiling architecture IBUF_HSTL_III_V of IBUF_HSTL_III
-- Compiling entity IOBUF_LVCMOS18_S_6
-- Compiling architecture IOBUF_LVCMOS18_S_6_V of IOBUF_LVCMOS18_S_6
-- Compiling entity CAPTURE_VIRTEX6
-- Compiling architecture CAPTURE_VIRTEX6_V of CAPTURE_VIRTEX6
-- Compiling entity OBUFT_PCI33_5
-- Compiling architecture OBUFT_PCI33_5_V of OBUFT_PCI33_5
-- Compiling entity OBUFT_LVCMOS33
-- Compiling architecture OBUFT_LVCMOS33_V of OBUFT_LVCMOS33
-- Compiling entity MULT18X18SIO
-- Compiling architecture MULT18X18SIO_V of MULT18X18SIO
-- Compiling entity IOBUF_F_4
-- Compiling architecture IOBUF_F_4_V of IOBUF_F_4
-- Compiling entity IOBUF_LVDCI_DV2_25
-- Compiling architecture IOBUF_LVDCI_DV2_25_V of IOBUF_LVDCI_DV2_25
-- Compiling entity OBUFT_PCIX
-- Compiling architecture OBUFT_PCIX_V of OBUFT_PCIX
-- Compiling entity OBUFT_LVCMOS33_S_2
-- Compiling architecture OBUFT_LVCMOS33_S_2_V of OBUFT_LVCMOS33_S_2
-- Compiling entity AND4B4
-- Compiling architecture AND4B4_V of AND4B4
-- Compiling entity IOBUF_LVDS
-- Compiling architecture IOBUF_LVDS_V of IOBUF_LVDS
-- Compiling entity XOR3
-- Compiling architecture XOR3_V of XOR3
-- Compiling entity CAPTURE_SPARTAN3A
-- Compiling architecture CAPTURE_SPARTAN3A_V of CAPTURE_SPARTAN3A
-- Compiling entity IBUF_LVDCI_15
-- Compiling architecture IBUF_LVDCI_15_V of IBUF_LVDCI_15
-- Compiling entity OBUFT_LVPECL
-- Compiling architecture OBUFT_LVPECL_V of OBUFT_LVPECL
-- Compiling entity OBUF_LVCMOS18_S_16
-- Compiling architecture OBUF_LVCMOS18_S_16_V of OBUF_LVCMOS18_S_16
-- Compiling entity OBUF_S_24
-- Compiling architecture OBUF_S_24_V of OBUF_S_24
-- Compiling entity FDCP_1
-- Compiling architecture FDCP_1_V of FDCP_1
-- Compiling entity OBUF_HSTL_II_18
-- Compiling architecture OBUF_HSTL_II_18_V of OBUF_HSTL_II_18
-- Compiling entity FIFO18_36
-- Compiling architecture FIFO18_36_V of FIFO18_36
-- Compiling entity OBUFT_GTLP_DCI
-- Compiling architecture OBUFT_GTLP_DCI_V of OBUFT_GTLP_DCI
-- Compiling entity IOBUF_LVCMOS33_F_12
-- Compiling architecture IOBUF_LVCMOS33_F_12_V of IOBUF_LVCMOS33_F_12
-- Compiling entity IOBUF_LVTTL_F_24
-- Compiling architecture IOBUF_LVTTL_F_24_V of IOBUF_LVTTL_F_24
-- Compiling entity FDRSE
-- Compiling architecture FDRSE_V of FDRSE
-- Compiling entity IBUFGDS_LVDSEXT_33
-- Compiling architecture IBUFGDS_LVDSEXT_33_V of IBUFGDS_LVDSEXT_33
-- Compiling entity OBUFT_HSTL_III
-- Compiling architecture OBUFT_HSTL_III_V of OBUFT_HSTL_III
-- Compiling entity OBUFT_LVTTL_S_24
-- Compiling architecture OBUFT_LVTTL_S_24_V of OBUFT_LVTTL_S_24
-- Compiling entity DSP48A
-- Compiling architecture DSP48A_V of DSP48A
-- Compiling entity NOR4B1
-- Compiling architecture NOR4B1_V of NOR4B1
-- Compiling entity OBUFT_LVCMOS12_F_8
-- Compiling architecture OBUFT_LVCMOS12_F_8_V of OBUFT_LVCMOS12_F_8
-- Compiling entity IOBUF_HSTL_II
-- Compiling architecture IOBUF_HSTL_II_V of IOBUF_HSTL_II
-- Compiling entity IBUFG_AGP
-- Compiling architecture IBUFG_AGP_V of IBUFG_AGP
-- Compiling entity NAND2B2
-- Compiling architecture NAND2B2_V of NAND2B2
-- Compiling entity IBUF_LVCMOS33
-- Compiling architecture IBUF_LVCMOS33_V of IBUF_LVCMOS33
-- Compiling entity IBUFG_HSTL_III_DCI_18
-- Compiling architecture IBUFG_HSTL_III_DCI_18_V of IBUFG_HSTL_III_DCI_18
-- Compiling entity OBUF_LVCMOS18_F_2
-- Compiling architecture OBUF_LVCMOS18_F_2_V of OBUF_LVCMOS18_F_2
-- Compiling entity OBUF_LVTTL_S_6
-- Compiling architecture OBUF_LVTTL_S_6_V of OBUF_LVTTL_S_6
-- Compiling entity IBUFDS_LVDS_33
-- Compiling architecture IBUFDS_LVDS_33_V of IBUFDS_LVDS_33
-- Compiling entity PLL_BASE
-- Compiling architecture PLL_BASE_V of PLL_BASE
-- Compiling entity OBUF_HSTL_III_DCI
-- Compiling architecture OBUF_HSTL_III_DCI_V of OBUF_HSTL_III_DCI
-- Compiling entity IODELAY
-- Compiling architecture IODELAY_V of IODELAY
-- Compiling entity IOBUF_LVCMOS25_F_4
-- Compiling architecture IOBUF_LVCMOS25_F_4_V of IOBUF_LVCMOS25_F_4
-- Compiling entity LDCP
-- Compiling architecture LDCP_V of LDCP
-- Compiling entity RAM32X8S
-- Compiling architecture RAM32X8S_V of RAM32X8S
-- Compiling entity IBUFDS_LVPECL_25
-- Compiling architecture IBUFDS_LVPECL_25_V of IBUFDS_LVPECL_25
-- Compiling entity FDC_1
-- Compiling architecture FDC_1_V of FDC_1
-- Compiling entity IOBUF_HSTL_I_18
-- Compiling architecture IOBUF_HSTL_I_18_V of IOBUF_HSTL_I_18
-- Compiling entity IOBUF_LVCMOS12_F_2
-- Compiling architecture IOBUF_LVCMOS12_F_2_V of IOBUF_LVCMOS12_F_2
-- Compiling entity OBUFT_LVDCI_15
-- Compiling architecture OBUFT_LVDCI_15_V of OBUFT_LVDCI_15
-- Compiling entity LDE_1
-- Compiling architecture LDE_1_V of LDE_1
-- Compiling entity IBUFG_LVDCI_DV2_33
-- Compiling architecture IBUFG_LVDCI_DV2_33_V of IBUFG_LVDCI_DV2_33
-- Compiling entity IBUF_HSTL_I_DCI_18
-- Compiling architecture IBUF_HSTL_I_DCI_18_V of IBUF_HSTL_I_DCI_18
-- Compiling entity AND5
-- Compiling architecture AND5_V of AND5
-- Compiling entity OBUF_LVTTL_S_8
-- Compiling architecture OBUF_LVTTL_S_8_V of OBUF_LVTTL_S_8
-- Compiling entity OBUF_LVCMOS33_F_12
-- Compiling architecture OBUF_LVCMOS33_F_12_V of OBUF_LVCMOS33_F_12
-- Compiling entity SRL16_1
-- Compiling architecture SRL16_1_V of SRL16_1
-- Compiling entity IBUFDS_GTXE1
-- Compiling architecture IBUFDS_GTXE1_V of IBUFDS_GTXE1
-- Compiling entity OBUFT_HSTL_III_18
-- Compiling architecture OBUFT_HSTL_III_18_V of OBUFT_HSTL_III_18
-- Compiling entity OBUF_LVCMOS33_F_2
-- Compiling architecture OBUF_LVCMOS33_F_2_V of OBUF_LVCMOS33_F_2
-- Compiling entity IBUFG_SSTL3_II
-- Compiling architecture IBUFG_SSTL3_II_V of IBUFG_SSTL3_II
-- Compiling entity NAND5B1
-- Compiling architecture NAND5B1_V of NAND5B1
-- Compiling entity OBUFT_S_2
-- Compiling architecture OBUFT_S_2_V of OBUFT_S_2
-- Compiling entity NOR3B2
-- Compiling architecture NOR3B2_V of NOR3B2
-- Compiling entity OBUFT_LVCMOS15_S_12
-- Compiling architecture OBUFT_LVCMOS15_S_12_V of OBUFT_LVCMOS15_S_12
-- Compiling entity OBUF_LVTTL_S_24
-- Compiling architecture OBUF_LVTTL_S_24_V of OBUF_LVTTL_S_24
-- Compiling entity IOBUF_S_24
-- Compiling architecture IOBUF_S_24_V of IOBUF_S_24
-- Compiling entity RAMB16_S4_S4
-- Compiling architecture RAMB16_S4_S4_V of RAMB16_S4_S4
-- Compiling entity GTXE1
-- Compiling architecture GTXE1_V of GTXE1
-- Compiling entity AND2
-- Compiling architecture AND2_V of AND2
-- Compiling entity OBUFT_GTL_DCI
-- Compiling architecture OBUFT_GTL_DCI_V of OBUFT_GTL_DCI
-- Compiling entity OBUF_LVCMOS15_S_4
-- Compiling architecture OBUF_LVCMOS15_S_4_V of OBUF_LVCMOS15_S_4
-- Compiling entity OBUFT_LVCMOS12_F_6
-- Compiling architecture OBUFT_LVCMOS12_F_6_V of OBUFT_LVCMOS12_F_6
-- Compiling entity OBUFT_HSTL_II_18
-- Compiling architecture OBUFT_HSTL_II_18_V of OBUFT_HSTL_II_18
-- Compiling entity IOBUF_LVTTL_S_4
-- Compiling architecture IOBUF_LVTTL_S_4_V of IOBUF_LVTTL_S_4
-- Compiling entity IBUFGDS_LVDSEXT_25_DCI
-- Compiling architecture IBUFGDS_LVDSEXT_25_DCI_V of IBUFGDS_LVDSEXT_25_DCI
-- Compiling entity OBUF_LVCMOS33_F_24
-- Compiling architecture OBUF_LVCMOS33_F_24_V of OBUF_LVCMOS33_F_24
-- Compiling entity OBUFT_LVCMOS33_S_8
-- Compiling architecture OBUFT_LVCMOS33_S_8_V of OBUFT_LVCMOS33_S_8
-- Compiling entity LDCPE_1
-- Compiling architecture LDCPE_1_V of LDCPE_1
-- Compiling entity OBUFT_LVCMOS18_S_6
-- Compiling architecture OBUFT_LVCMOS18_S_6_V of OBUFT_LVCMOS18_S_6
-- Compiling entity BUFGMUX_1
-- Compiling architecture BUFGMUX_1_V of BUFGMUX_1
-- Compiling entity IOBUF_CTT
-- Compiling architecture IOBUF_CTT_V of IOBUF_CTT
-- Compiling entity IOBUF_LVCMOS15_F_4
-- Compiling architecture IOBUF_LVCMOS15_F_4_V of IOBUF_LVCMOS15_F_4
-- Compiling entity OBUF_LVDCI_15
-- Compiling architecture OBUF_LVDCI_15_V of OBUF_LVDCI_15
-- Compiling entity USR_ACCESS_VIRTEX4
-- Compiling architecture USR_ACCESS_VIRTEX4_V of USR_ACCESS_VIRTEX4
-- Compiling entity OBUFT_LVCMOS25_S_16
-- Compiling architecture OBUFT_LVCMOS25_S_16_V of OBUFT_LVCMOS25_S_16
-- Compiling entity RAMB16_S4
-- Compiling architecture RAMB16_S4_V of RAMB16_S4
-- Compiling entity OBUFTDS_LVDSEXT_25
-- Compiling architecture OBUFTDS_LVDSEXT_25_V of OBUFTDS_LVDSEXT_25
-- Compiling entity BSCAN_VIRTEX6
-- Compiling architecture BSCAN_VIRTEX6_V of BSCAN_VIRTEX6
-- Compiling entity IOBUF_GTLP
-- Compiling architecture IOBUF_GTLP_V of IOBUF_GTLP
-- Compiling entity IOBUF_LVCMOS33_S_2
-- Compiling architecture IOBUF_LVCMOS33_S_2_V of IOBUF_LVCMOS33_S_2
-- Compiling entity IOBUF_S_12
-- Compiling architecture IOBUF_S_12_V of IOBUF_S_12
-- Compiling entity OBUF_LVTTL_S_12
-- Compiling architecture OBUF_LVTTL_S_12_V of OBUF_LVTTL_S_12
-- Compiling entity AND3B3
-- Compiling architecture AND3B3_V of AND3B3
-- Compiling entity OBUF_GTLP_DCI
-- Compiling architecture OBUF_GTLP_DCI_V of OBUF_GTLP_DCI
-- Compiling entity OBUFT_LVDCI_DV2_25
-- Compiling architecture OBUFT_LVDCI_DV2_25_V of OBUFT_LVDCI_DV2_25
-- Compiling entity OBUF_CTT
-- Compiling architecture OBUF_CTT_V of OBUF_CTT
-- Compiling entity OBUF_HSTL_III
-- Compiling architecture OBUF_HSTL_III_V of OBUF_HSTL_III
-- Compiling entity IBUF_LVDCI_18
-- Compiling architecture IBUF_LVDCI_18_V of IBUF_LVDCI_18
-- Compiling entity IOBUF_LVCMOS18_S_12
-- Compiling architecture IOBUF_LVCMOS18_S_12_V of IOBUF_LVCMOS18_S_12
-- Compiling entity MULT18X18S
-- Compiling architecture MULT18X18S_V of MULT18X18S
-- Compiling entity OBUF_S_12
-- Compiling architecture OBUF_S_12_V of OBUF_S_12
-- Compiling entity OBUF_GTLP
-- Compiling architecture OBUF_GTLP_V of OBUF_GTLP
-- Compiling entity OBUFDS_LVPECL_33
-- Compiling architecture OBUFDS_LVPECL_33_V of OBUFDS_LVPECL_33
-- Compiling entity OBUF_HSTL_III_DCI_18
-- Compiling architecture OBUF_HSTL_III_DCI_18_V of OBUF_HSTL_III_DCI_18
-- Compiling entity LD_1
-- Compiling architecture LD_1_V of LD_1
-- Compiling entity FDP_1
-- Compiling architecture FDP_1_V of FDP_1
-- Compiling entity IOBUF_LVCMOS18_S_2
-- Compiling architecture IOBUF_LVCMOS18_S_2_V of IOBUF_LVCMOS18_S_2
-- Compiling entity IOBUF_LVTTL_F_12
-- Compiling architecture IOBUF_LVTTL_F_12_V of IOBUF_LVTTL_F_12
-- Compiling entity IOBUF_LVCMOS33_F_24
-- Compiling architecture IOBUF_LVCMOS33_F_24_V of IOBUF_LVCMOS33_F_24
-- Compiling entity IDDR2
-- Compiling architecture IDDR2_V of IDDR2
-- Compiling entity OBUF_LVCMOS12_S_2
-- Compiling architecture OBUF_LVCMOS12_S_2_V of OBUF_LVCMOS12_S_2
-- Compiling entity OBUFT_SSTL2_II_DCI
-- Compiling architecture OBUFT_SSTL2_II_DCI_V of OBUFT_SSTL2_II_DCI
-- Compiling entity OBUF_LVCMOS25_S_4
-- Compiling architecture OBUF_LVCMOS25_S_4_V of OBUF_LVCMOS25_S_4
-- Compiling entity IBUFG_SSTL18_I_DCI
-- Compiling architecture IBUFG_SSTL18_I_DCI_V of IBUFG_SSTL18_I_DCI
-- Compiling entity OBUFT_LVTTL_S_12
-- Compiling architecture OBUFT_LVTTL_S_12_V of OBUFT_LVTTL_S_12
-- Compiling entity MUXF5_L
-- Compiling architecture MUXF5_L_V of MUXF5_L
-- Compiling entity LDE
-- Compiling architecture LDE_V of LDE
-- Compiling entity OR3B3
-- Compiling architecture OR3B3_V of OR3B3
-- Compiling entity IOBUF_SSTL3_II_DCI
-- Compiling architecture IOBUF_SSTL3_II_DCI_V of IOBUF_SSTL3_II_DCI
-- Compiling entity ICAP_SPARTAN3A
-- Compiling architecture ICAP_SPARTAN3A_V of ICAP_SPARTAN3A
-- Compiling entity OBUFT_LVCMOS33_S_6
-- Compiling architecture OBUFT_LVCMOS33_S_6_V of OBUFT_LVCMOS33_S_6
-- Compiling entity OBUFT_LVCMOS18_S_8
-- Compiling architecture OBUFT_LVCMOS18_S_8_V of OBUFT_LVCMOS18_S_8
-- Compiling entity OBUF_LVCMOS18_S_12
-- Compiling architecture OBUF_LVCMOS18_S_12_V of OBUF_LVCMOS18_S_12
-- Compiling entity LUT5_D
-- Compiling architecture LUT5_D_V of LUT5_D
-- Compiling entity IOBUF_LVCMOS25
-- Compiling architecture IOBUF_LVCMOS25_V of IOBUF_LVCMOS25
-- Compiling entity RAMB36SDP
-- Compiling architecture RAMB36SDP_V of RAMB36SDP
-- Compiling entity CAPTURE_VIRTEX5
-- Compiling architecture CAPTURE_VIRTEX5_V of CAPTURE_VIRTEX5
-- Compiling entity OBUFT_GTL
-- Compiling architecture OBUFT_GTL_V of OBUFT_GTL
-- Compiling entity IOBUF_HSTL_IV
-- Compiling architecture IOBUF_HSTL_IV_V of IOBUF_HSTL_IV
-- Compiling entity IOBUF_LVCMOS33_F_16
-- Compiling architecture IOBUF_LVCMOS33_F_16_V of IOBUF_LVCMOS33_F_16
-- Compiling entity RAM32X1D_1
-- Compiling architecture RAM32X1D_1_V of RAM32X1D_1
-- Compiling entity DSP48E
-- Compiling architecture DSP48E_V of DSP48E
-- Compiling entity OBUFTDS_LVDS_33
-- Compiling architecture OBUFTDS_LVDS_33_V of OBUFTDS_LVDS_33
-- Compiling entity XORCY_D
-- Compiling architecture XORCY_D_V of XORCY_D
-- Compiling entity RAM64X2S
-- Compiling architecture RAM64X2S_V of RAM64X2S
-- Compiling entity MMCM_ADV
-- Compiling architecture MMCM_ADV_V of MMCM_ADV
-- Compiling entity IOBUF_SSTL18_II
-- Compiling architecture IOBUF_SSTL18_II_V of IOBUF_SSTL18_II
-- Compiling entity OBUFT_S_8
-- Compiling architecture OBUFT_S_8_V of OBUFT_S_8
-- Compiling entity IOBUF_LVCMOS12_F_6
-- Compiling architecture IOBUF_LVCMOS12_F_6_V of IOBUF_LVCMOS12_F_6
-- Compiling entity RAMB16BWER
-- Compiling architecture RAMB16BWER_V of RAMB16BWER
-- Compiling entity RAMB16_S4_S9
-- Compiling architecture RAMB16_S4_S9_V of RAMB16_S4_S9
-- Compiling entity OBUF_LVCMOS18_F_6
-- Compiling architecture OBUF_LVCMOS18_F_6_V of OBUF_LVCMOS18_F_6
-- Compiling entity OBUF_LVTTL_S_2
-- Compiling architecture OBUF_LVTTL_S_2_V of OBUF_LVTTL_S_2
-- Compiling entity IOBUF_PCI66_3
-- Compiling architecture IOBUF_PCI66_3_V of IOBUF_PCI66_3
-- Compiling entity NAND2B1
-- Compiling architecture NAND2B1_V of NAND2B1
-- Compiling entity OBUF_LVCMOS33_F_8
-- Compiling architecture OBUF_LVCMOS33_F_8_V of OBUF_LVCMOS33_F_8
-- Compiling entity NOR4B2
-- Compiling architecture NOR4B2_V of NOR4B2
-- Compiling entity MUXF7_D
-- Compiling architecture MUXF7_D_V of MUXF7_D
-- Compiling entity IOBUF_PCIX66_3
-- Compiling architecture IOBUF_PCIX66_3_V of IOBUF_PCIX66_3
-- Compiling entity OBUF_LVCMOS33
-- Compiling architecture OBUF_LVCMOS33_V of OBUF_LVCMOS33
-- Compiling entity IOBUF_LVCMOS12_F_8
-- Compiling architecture IOBUF_LVCMOS12_F_8_V of IOBUF_LVCMOS12_F_8
-- Compiling entity OBUFT_S_6
-- Compiling architecture OBUFT_S_6_V of OBUFT_S_6
-- Compiling entity NAND5B5
-- Compiling architecture NAND5B5_V of NAND5B5
-- Compiling entity OBUFT_LVCMOS15_S_16
-- Compiling architecture OBUFT_LVCMOS15_S_16_V of OBUFT_LVCMOS15_S_16
-- Compiling entity OBUFT_LVCMOS25_S_24
-- Compiling architecture OBUFT_LVCMOS25_S_24_V of OBUFT_LVCMOS25_S_24
-- Compiling entity IBUFGDS_LVDS_33
-- Compiling architecture IBUFGDS_LVDS_33_V of IBUFGDS_LVDS_33
-- Compiling entity OBUF_LVCMOS18_F_8
-- Compiling architecture OBUF_LVCMOS18_F_8_V of OBUF_LVCMOS18_F_8
-- Compiling entity SRLC16E_1
-- Compiling architecture SRLC16E_1_V of SRLC16E_1
-- Compiling entity IBUFG_HSTL_III_DCI
-- Compiling architecture IBUFG_HSTL_III_DCI_V of IBUFG_HSTL_III_DCI
-- Compiling entity OBUF_LVCMOS33_F_16
-- Compiling architecture OBUF_LVCMOS33_F_16_V of OBUF_LVCMOS33_F_16
-- Compiling entity OBUF_LVDCI_DV2_33
-- Compiling architecture OBUF_LVDCI_DV2_33_V of OBUF_LVDCI_DV2_33
-- Compiling entity RAMB16_S1_S36
-- Compiling architecture RAMB16_S1_S36_V of RAMB16_S1_S36
-- Compiling entity RAMB16BWE_S36_S9
-- Compiling architecture RAMB16BWE_S36_S9_V of RAMB16BWE_S36_S9
-- Compiling entity OBUF_LVCMOS33_F_6
-- Compiling architecture OBUF_LVCMOS33_F_6_V of OBUF_LVCMOS33_F_6
-- Compiling entity IBUF_HSTL_II_DCI
-- Compiling architecture IBUF_HSTL_II_DCI_V of IBUF_HSTL_II_DCI
-- Compiling entity OBUFT_LVCMOS25_F_4
-- Compiling architecture OBUFT_LVCMOS25_F_4_V of OBUFT_LVCMOS25_F_4
-- Compiling entity KEY_CLEAR
-- Compiling architecture KEY_CLEAR_V of KEY_CLEAR
-- Compiling entity RAM32X2S
-- Compiling architecture RAM32X2S_V of RAM32X2S
-- Compiling entity RAMB16BWE_S36
-- Compiling architecture RAMB16BWE_S36_V of RAMB16BWE_S36
-- Compiling entity LDPE_1
-- Compiling architecture LDPE_1_V of LDPE_1
-- Compiling entity OBUFT_LVCMOS12_F_2
-- Compiling architecture OBUFT_LVCMOS12_F_2_V of OBUFT_LVCMOS12_F_2
-- Compiling entity RAMB16_S9_S36
-- Compiling architecture RAMB16_S9_S36_V of RAMB16_S9_S36
-- Compiling entity LDP
-- Compiling architecture LDP_V of LDP
-- Compiling entity RAMB16_S9_S9
-- Compiling architecture RAMB16_S9_S9_V of RAMB16_S9_S9
-- Compiling entity NOR3B1
-- Compiling architecture NOR3B1_V of NOR3B1
-- Compiling entity OBUFT_LVDCI_18
-- Compiling architecture OBUFT_LVDCI_18_V of OBUFT_LVDCI_18
-- Compiling entity NAND5B2
-- Compiling architecture NAND5B2_V of NAND5B2
-- Compiling entity OBUFDS_LVDSEXT_33
-- Compiling architecture OBUFDS_LVDSEXT_33_V of OBUFDS_LVDSEXT_33
-- Compiling entity IBUFG_SSTL2_II
-- Compiling architecture IBUFG_SSTL2_II_V of IBUFG_SSTL2_II
-- Compiling entity OBUF_LVDCI_DV2_25
-- Compiling architecture OBUF_LVDCI_DV2_25_V of OBUF_LVDCI_DV2_25
-- Compiling entity OBUF_LVCMOS33_S_16
-- Compiling architecture OBUF_LVCMOS33_S_16_V of OBUF_LVCMOS33_S_16
-- Compiling entity IBUF_HSTL_IV_DCI_18
-- Compiling architecture IBUF_HSTL_IV_DCI_18_V of IBUF_HSTL_IV_DCI_18
-- Compiling entity IBUFGDS_LVDS_25
-- Compiling architecture IBUFGDS_LVDS_25_V of IBUFGDS_LVDS_25
-- Compiling entity ROM64X1
-- Compiling architecture ROM64X1_V of ROM64X1
-- Compiling entity OBUFT_SSTL18_II_DCI
-- Compiling architecture OBUFT_SSTL18_II_DCI_V of OBUFT_SSTL18_II_DCI
-- Compiling entity OBUF_LVCMOS25
-- Compiling architecture OBUF_LVCMOS25_V of OBUF_LVCMOS25
-- Compiling entity OBUFT_LVCMOS15_F_16
-- Compiling architecture OBUFT_LVCMOS15_F_16_V of OBUFT_LVCMOS15_F_16
-- Compiling entity OBUFDS_LDT_25
-- Compiling architecture OBUFDS_LDT_25_V of OBUFDS_LDT_25
-- Compiling entity OBUFT_LVCMOS25_F_24
-- Compiling architecture OBUFT_LVCMOS25_F_24_V of OBUFT_LVCMOS25_F_24
-- Compiling entity OBUFDS_LVDSEXT_25
-- Compiling architecture OBUFDS_LVDSEXT_25_V of OBUFDS_LVDSEXT_25
-- Compiling entity LDCPE
-- Compiling architecture LDCPE_V of LDCPE
-- Compiling entity RAMB16BWE_S18_S9
-- Compiling architecture RAMB16BWE_S18_S9_V of RAMB16BWE_S18_S9
-- Compiling entity DSP48
-- Compiling architecture DSP48_V of DSP48
-- Compiling entity OBUFT_F_8
-- Compiling architecture OBUFT_F_8_V of OBUFT_F_8
-- Compiling entity IOBUF_LVCMOS12_S_6
-- Compiling architecture IOBUF_LVCMOS12_S_6_V of IOBUF_LVCMOS12_S_6
-- Compiling entity OBUF_LVTTL_F_2
-- Compiling architecture OBUF_LVTTL_F_2_V of OBUF_LVTTL_F_2
-- Compiling entity IOBUF_HSTL_III_18
-- Compiling architecture IOBUF_HSTL_III_18_V of IOBUF_HSTL_III_18
-- Compiling entity RAMB16_S18
-- Compiling architecture RAMB16_S18_V of RAMB16_S18
-- Compiling entity OBUF_LVCMOS18_S_6
-- Compiling architecture OBUF_LVCMOS18_S_6_V of OBUF_LVCMOS18_S_6
-- Compiling entity MUXF8_L
-- Compiling architecture MUXF8_L_V of MUXF8_L
-- Compiling entity OBUF_LVCMOS33_S_8
-- Compiling architecture OBUF_LVCMOS33_S_8_V of OBUF_LVCMOS33_S_8
-- Compiling entity RAMB16BWE_S36_S18
-- Compiling architecture RAMB16BWE_S36_S18_V of RAMB16BWE_S36_S18
-- Compiling entity OBUFT_AGP
-- Compiling architecture OBUFT_AGP_V of OBUFT_AGP
-- Compiling entity NAND3
-- Compiling architecture NAND3_V of NAND3
-- Compiling entity NOR3
-- Compiling architecture NOR3_V of NOR3
-- Compiling entity IOBUF_LVPECL
-- Compiling architecture IOBUF_LVPECL_V of IOBUF_LVPECL
-- Compiling entity OBUFTDS_LVDS_25
-- Compiling architecture OBUFTDS_LVDS_25_V of OBUFTDS_LVDS_25
-- Compiling entity IOBUF_LVCMOS12_S_8
-- Compiling architecture IOBUF_LVCMOS12_S_8_V of IOBUF_LVCMOS12_S_8
-- Compiling entity OBUFT_F_6
-- Compiling architecture OBUFT_F_6_V of OBUFT_F_6
-- Compiling entity IOBUF_HSTL_III
-- Compiling architecture IOBUF_HSTL_III_V of IOBUF_HSTL_III
-- Compiling entity IBUFG_PCI33_5
-- Compiling architecture IBUFG_PCI33_5_V of IBUFG_PCI33_5
-- Compiling entity OBUF_LVCMOS18_S_8
-- Compiling architecture OBUF_LVCMOS18_S_8_V of OBUF_LVCMOS18_S_8
-- Compiling entity IOBUF_LVCMOS33_S_16
-- Compiling architecture IOBUF_LVCMOS33_S_16_V of IOBUF_LVCMOS33_S_16
-- Compiling entity IOBUF_GTLP_DCI
-- Compiling architecture IOBUF_GTLP_DCI_V of IOBUF_GTLP_DCI
-- Compiling entity OBUF_LVCMOS33_S_6
-- Compiling architecture OBUF_LVCMOS33_S_6_V of OBUF_LVCMOS33_S_6
-- Compiling entity IBUFG_LVCMOS18
-- Compiling architecture IBUFG_LVCMOS18_V of IBUFG_LVCMOS18
-- Compiling entity IOBUF_PCI33_3
-- Compiling architecture IOBUF_PCI33_3_V of IOBUF_PCI33_3
-- Compiling entity OBUFT_LVCMOS25_S_4
-- Compiling architecture OBUFT_LVCMOS25_S_4_V of OBUFT_LVCMOS25_S_4
-- Compiling entity OBUFT_LVCMOS12_S_2
-- Compiling architecture OBUFT_LVCMOS12_S_2_V of OBUFT_LVCMOS12_S_2
-- Compiling entity OBUF_SSTL2_II_DCI
-- Compiling architecture OBUF_SSTL2_II_DCI_V of OBUF_SSTL2_II_DCI
-- Compiling entity IBUFG_SSTL3_II_DCI
-- Compiling architecture IBUFG_SSTL3_II_DCI_V of IBUFG_SSTL3_II_DCI
-- Compiling entity OBUF_GTL_DCI
-- Compiling architecture OBUF_GTL_DCI_V of OBUF_GTL_DCI
-- Compiling entity IBUFG_GTLP
-- Compiling architecture IBUFG_GTLP_V of IBUFG_GTLP
-- Compiling entity IOBUF_LVDCI_15
-- Compiling architecture IOBUF_LVDCI_15_V of IOBUF_LVDCI_15
-- Compiling entity NOR4
-- Compiling architecture NOR4_V of NOR4
-- Compiling entity NAND4
-- Compiling architecture NAND4_V of NAND4
-- Compiling entity IBUFG_HSTL_IV_18
-- Compiling architecture IBUFG_HSTL_IV_18_V of IBUFG_HSTL_IV_18
-- Compiling entity LUT4_D
-- Compiling architecture LUT4_D_V of LUT4_D
-- Compiling entity OBUF_HSTL_IV_DCI_18
-- Compiling architecture OBUF_HSTL_IV_DCI_18_V of OBUF_HSTL_IV_DCI_18
-- Compiling entity IOBUF_LVTTL_S_12
-- Compiling architecture IOBUF_LVTTL_S_12_V of IOBUF_LVTTL_S_12
-- Compiling entity IOBUF_LVCMOS33_S_24
-- Compiling architecture IOBUF_LVCMOS33_S_24_V of IOBUF_LVCMOS33_S_24
-- Compiling entity OBUFT_LVCMOS33_F_8
-- Compiling architecture OBUFT_LVCMOS33_F_8_V of OBUFT_LVCMOS33_F_8
-- Compiling entity RAM64X1S_1
-- Compiling architecture RAM64X1S_1_V of RAM64X1S_1
-- Compiling entity OBUFT_LVTTL_F_12
-- Compiling architecture OBUFT_LVTTL_F_12_V of OBUFT_LVTTL_F_12
-- Compiling entity OBUFT_LVCMOS18_F_6
-- Compiling architecture OBUFT_LVCMOS18_F_6_V of OBUFT_LVCMOS18_F_6
-- Compiling entity RAMB18SDP
-- Compiling architecture RAMB18SDP_V of RAMB18SDP
-- Compiling entity IBUF_LVDCI_DV2_15
-- Compiling architecture IBUF_LVDCI_DV2_15_V of IBUF_LVDCI_DV2_15
-- Compiling entity IBUFDS_LVDS_25_DCI
-- Compiling architecture IBUFDS_LVDS_25_DCI_V of IBUFDS_LVDS_25_DCI
-- Compiling entity RAMB16_S1_S2
-- Compiling architecture RAMB16_S1_S2_V of RAMB16_S1_S2
-- Compiling entity IOBUF_LVCMOS15_S_4
-- Compiling architecture IOBUF_LVCMOS15_S_4_V of IOBUF_LVCMOS15_S_4
-- Compiling entity OBUF_F_12
-- Compiling architecture OBUF_F_12_V of OBUF_F_12
-- Compiling entity NOR5B5
-- Compiling architecture NOR5B5_V of NOR5B5
-- Compiling entity ICAP_SPARTAN6
-- Compiling architecture ICAP_SPARTAN6_V of ICAP_SPARTAN6
-- Compiling entity OBUFDS_LVPECL_25
-- Compiling architecture OBUFDS_LVPECL_25_V of OBUFDS_LVPECL_25
-- Compiling entity IBUFGDS_LVDS_33_DCI
-- Compiling architecture IBUFGDS_LVDS_33_DCI_V of IBUFGDS_LVDS_33_DCI
-- Compiling entity OBUFT_HSTL_IV_DCI
-- Compiling architecture OBUFT_HSTL_IV_DCI_V of OBUFT_HSTL_IV_DCI
-- Compiling entity IOBUF_LVCMOS33_F_2
-- Compiling architecture IOBUF_LVCMOS33_F_2_V of IOBUF_LVCMOS33_F_2
-- Compiling entity NOR5B2
-- Compiling architecture NOR5B2_V of NOR5B2
-- Compiling entity OBUF_PCIX66_3
-- Compiling architecture OBUF_PCIX66_3_V of OBUF_PCIX66_3
-- Compiling entity NAND3B1
-- Compiling architecture NAND3B1_V of NAND3B1
-- Compiling entity IOBUF_LVCMOS33
-- Compiling architecture IOBUF_LVCMOS33_V of IOBUF_LVCMOS33
-- Compiling entity IBUFG_SSTL18_II
-- Compiling architecture IBUFG_SSTL18_II_V of IBUFG_SSTL18_II
-- Compiling entity IBUFG_HSTL_IV_DCI_18
-- Compiling architecture IBUFG_HSTL_IV_DCI_18_V of IBUFG_HSTL_IV_DCI_18
-- Compiling entity OBUF_LVCMOS18_F_12
-- Compiling architecture OBUF_LVCMOS18_F_12_V of OBUF_LVCMOS18_F_12
-- Compiling entity IBUFG_GTL_DCI
-- Compiling architecture IBUFG_GTL_DCI_V of IBUFG_GTL_DCI
-- Compiling entity OBUFTDS_LVDSEXT_33
-- Compiling architecture OBUFTDS_LVDSEXT_33_V of OBUFTDS_LVDSEXT_33
-- Compiling entity XNOR2
-- Compiling architecture XNOR2_V of XNOR2
-- Compiling entity RAM16X1S
-- Compiling architecture RAM16X1S_V of RAM16X1S
-- Compiling entity IDELAY
-- Compiling architecture IDELAY_V of IDELAY
-- Compiling entity IBUF_HSTL_I_18
-- Compiling architecture IBUF_HSTL_I_18_V of IBUF_HSTL_I_18
-- Compiling entity LDC_1
-- Compiling architecture LDC_1_V of LDC_1
-- Compiling entity FDE_1
-- Compiling architecture FDE_1_V of FDE_1
-- Compiling entity IOBUF_LVCMOS18_F_2
-- Compiling architecture IOBUF_LVCMOS18_F_2_V of IOBUF_LVCMOS18_F_2
-- Compiling entity OBUFT_LVCMOS25_F_16
-- Compiling architecture OBUFT_LVCMOS25_F_16_V of OBUFT_LVCMOS25_F_16
-- Compiling entity FIFO36_72
-- Compiling architecture FIFO36_72_V of FIFO36_72
-- Compiling entity IBUF_PCIX
-- Compiling architecture IBUF_PCIX_V of IBUF_PCIX
-- Compiling entity OBUF_LVCMOS33_S_24
-- Compiling architecture OBUF_LVCMOS33_S_24_V of OBUF_LVCMOS33_S_24
-- Compiling entity SYSMON
-- Compiling architecture SYSMON_V of SYSMON
-- Compiling entity OBUF_LVCMOS12_F_2
-- Compiling architecture OBUF_LVCMOS12_F_2_V of OBUF_LVCMOS12_F_2
-- Compiling entity ROM128X1
-- Compiling architecture ROM128X1_V of ROM128X1
-- Compiling entity FDS
-- Compiling architecture FDS_V of FDS
-- Compiling entity MUXF6_D
-- Compiling architecture MUXF6_D_V of MUXF6_D
-- Compiling entity IOBUF_LVTTL
-- Compiling architecture IOBUF_LVTTL_V of IOBUF_LVTTL
-- Compiling entity IBUFGDS_ULVDS_25
-- Compiling architecture IBUFGDS_ULVDS_25_V of IBUFGDS_ULVDS_25
-- Compiling entity OBUF_LVCMOS25_F_4
-- Compiling architecture OBUF_LVCMOS25_F_4_V of OBUF_LVCMOS25_F_4
-- Compiling entity IOBUF_HSTL_II_DCI_18
-- Compiling architecture IOBUF_HSTL_II_DCI_18_V of IOBUF_HSTL_II_DCI_18
-- Compiling entity OBUFT_LVCMOS33_F_6
-- Compiling architecture OBUFT_LVCMOS33_F_6_V of OBUFT_LVCMOS33_F_6
-- Compiling entity OBUFT_LVDCI_DV2_33
-- Compiling architecture OBUFT_LVDCI_DV2_33_V of OBUFT_LVDCI_DV2_33
-- Compiling entity LUT6_L
-- Compiling architecture LUT6_L_V of LUT6_L
-- Compiling entity OBUFT_SSTL18_II
-- Compiling architecture OBUFT_SSTL18_II_V of OBUFT_SSTL18_II
-- Compiling entity NAND4B2
-- Compiling architecture NAND4B2_V of NAND4B2
-- Compiling entity IOBUF_LVCMOS18_F_12
-- Compiling architecture IOBUF_LVCMOS18_F_12_V of IOBUF_LVCMOS18_F_12
-- Compiling entity OBUFT_LVCMOS18_F_8
-- Compiling architecture OBUFT_LVCMOS18_F_8_V of OBUFT_LVCMOS18_F_8
-- Compiling entity NOR2B1
-- Compiling architecture NOR2B1_V of NOR2B1
-- Compiling entity IOBUF_F_12
-- Compiling architecture IOBUF_F_12_V of IOBUF_F_12
-- Compiling entity LD
-- Compiling architecture LD_V of LD
-- Compiling entity XNOR5
-- Compiling architecture XNOR5_V of XNOR5
-- Compiling entity OBUF_LVTTL_F_12
-- Compiling architecture OBUF_LVTTL_F_12_V of OBUF_LVTTL_F_12
-- Compiling entity RAMB16_S36_S36
-- Compiling architecture RAMB16_S36_S36_V of RAMB16_S36_S36
-- Compiling entity IBUFG_HSTL_II_DCI
-- Compiling architecture IBUFG_HSTL_II_DCI_V of IBUFG_HSTL_II_DCI
-- Compiling entity OBUF_PCI33_5
-- Compiling architecture OBUF_PCI33_5_V of OBUF_PCI33_5
-- Compiling entity IBUFG
-- Compiling architecture IBUFG_V of IBUFG
-- Compiling entity OBUF_HSTL_IV
-- Compiling architecture OBUF_HSTL_IV_V of OBUF_HSTL_IV
-- Compiling entity IBUFG_LVDCI_15
-- Compiling architecture IBUFG_LVDCI_15_V of IBUFG_LVDCI_15
-- Compiling entity SRL16E_1
-- Compiling architecture SRL16E_1_V of SRL16E_1
-- Compiling entity RAMB16BWE_S18_S18
-- Compiling architecture RAMB16BWE_S18_S18_V of RAMB16BWE_S18_S18
-- Compiling entity IOBUF_LVCMOS25_F_8
-- Compiling architecture IOBUF_LVCMOS25_F_8_V of IOBUF_LVCMOS25_F_8
-- Compiling entity IOBUF_LVCMOS15_S_16
-- Compiling architecture IOBUF_LVCMOS15_S_16_V of IOBUF_LVCMOS15_S_16
-- Compiling entity IOBUF_LVCMOS25_S_24
-- Compiling architecture IOBUF_LVCMOS25_S_24_V of IOBUF_LVCMOS25_S_24
-- Compiling entity OBUF_PCIX
-- Compiling architecture OBUF_PCIX_V of OBUF_PCIX
-- Compiling entity NAND5B3
-- Compiling architecture NAND5B3_V of NAND5B3
-- Compiling entity RAM64X1D_1
-- Compiling architecture RAM64X1D_1_V of RAM64X1D_1
-- Compiling entity XORCY_L
-- Compiling architecture XORCY_L_V of XORCY_L
-- Compiling entity OBUF_HSTL_I_18
-- Compiling architecture OBUF_HSTL_I_18_V of OBUF_HSTL_I_18
-- Compiling entity OBUFT_S_16
-- Compiling architecture OBUFT_S_16_V of OBUFT_S_16
-- Compiling entity IBUFG_GTLP_DCI
-- Compiling architecture IBUFG_GTLP_DCI_V of IBUFG_GTLP_DCI
-- Compiling entity IOBUF_LVCMOS18
-- Compiling architecture IOBUF_LVCMOS18_V of IOBUF_LVCMOS18
-- Compiling entity NAND5B4
-- Compiling architecture NAND5B4_V of NAND5B4
-- Compiling entity IBUFG_HSTL_III
-- Compiling architecture IBUFG_HSTL_III_V of IBUFG_HSTL_III
-- Compiling entity IBUF_HSTL_III_DCI
-- Compiling architecture IBUF_HSTL_III_DCI_V of IBUF_HSTL_III_DCI
-- Compiling entity IBUF_SSTL2_I_DCI
-- Compiling architecture IBUF_SSTL2_I_DCI_V of IBUF_SSTL2_I_DCI
-- Compiling entity OBUFT_LVCMOS25_F_2
-- Compiling architecture OBUFT_LVCMOS25_F_2_V of OBUFT_LVCMOS25_F_2
-- Compiling entity OBUF_HSTL_II_DCI_18
-- Compiling architecture OBUF_HSTL_II_DCI_18_V of OBUF_HSTL_II_DCI_18
-- Compiling entity IOBUF_HSTL_IV_18
-- Compiling architecture IOBUF_HSTL_IV_18_V of IOBUF_HSTL_IV_18
-- Compiling entity OBUF_LVCMOS15_S_6
-- Compiling architecture OBUF_LVCMOS15_S_6_V of OBUF_LVCMOS15_S_6
-- Compiling entity OBUFTDS_LVPECL_33
-- Compiling architecture OBUFTDS_LVPECL_33_V of OBUFTDS_LVPECL_33
-- Compiling entity IOBUF_LVTTL_S_6
-- Compiling architecture IOBUF_LVTTL_S_6_V of IOBUF_LVTTL_S_6
-- Compiling entity OBUFT_LVCMOS12_F_4
-- Compiling architecture OBUFT_LVCMOS12_F_4_V of OBUFT_LVCMOS12_F_4
-- Compiling entity OBUF_LVCMOS15_S_16
-- Compiling architecture OBUF_LVCMOS15_S_16_V of OBUF_LVCMOS15_S_16
-- Compiling entity OBUF_LVCMOS25_S_24
-- Compiling architecture OBUF_LVCMOS25_S_24_V of OBUF_LVCMOS25_S_24
-- Compiling entity OBUFT_LVCMOS33_F_16
-- Compiling architecture OBUFT_LVCMOS33_F_16_V of OBUFT_LVCMOS33_F_16
-- Compiling entity OBUF_LVPECL
-- Compiling architecture OBUF_LVPECL_V of OBUF_LVPECL
-- Compiling entity OBUF_LVCMOS15_S_8
-- Compiling architecture OBUF_LVCMOS15_S_8_V of OBUF_LVCMOS15_S_8
-- Compiling entity IBUF_HSTL_II_DCI_18
-- Compiling architecture IBUF_HSTL_II_DCI_18_V of IBUF_HSTL_II_DCI_18
-- Compiling entity IBUF_HSTL_II
-- Compiling architecture IBUF_HSTL_II_V of IBUF_HSTL_II
-- Compiling entity IOBUF_LVTTL_S_8
-- Compiling architecture IOBUF_LVTTL_S_8_V of IOBUF_LVTTL_S_8
-- Compiling entity NOR4B3
-- Compiling architecture NOR4B3_V of NOR4B3
-- Compiling entity IBUF_SSTL18_II_DCI
-- Compiling architecture IBUF_SSTL18_II_DCI_V of IBUF_SSTL18_II_DCI
-- Compiling entity FDR_1
-- Compiling architecture FDR_1_V of FDR_1
-- Compiling entity IBUF_SSTL3_I_DCI
-- Compiling architecture IBUF_SSTL3_I_DCI_V of IBUF_SSTL3_I_DCI
-- Compiling entity OBUFT_LVTTL
-- Compiling architecture OBUFT_LVTTL_V of OBUFT_LVTTL
-- Compiling entity OBUFT_SSTL3_II
-- Compiling architecture OBUFT_SSTL3_II_V of OBUFT_SSTL3_II
-- Compiling entity IBUFG_PCI66_3
-- Compiling architecture IBUFG_PCI66_3_V of IBUFG_PCI66_3
-- Compiling entity OBUF_LVTTL_S_4
-- Compiling architecture OBUF_LVTTL_S_4_V of OBUF_LVTTL_S_4
-- Compiling entity OBUFT_LVCMOS2
-- Compiling architecture OBUFT_LVCMOS2_V of OBUFT_LVCMOS2
-- Compiling entity GTPA1_DUAL
-- Compiling architecture GTPA1_DUAL_V of GTPA1_DUAL
-- Compiling entity IBUF_LVDCI_25
-- Compiling architecture IBUF_LVDCI_25_V of IBUF_LVDCI_25
-- Compiling entity OBUFT_LVDS
-- Compiling architecture OBUFT_LVDS_V of OBUFT_LVDS
-- Compiling entity RAM16X4S
-- Compiling architecture RAM16X4S_V of RAM16X4S
-- Compiling entity NOR4B4
-- Compiling architecture NOR4B4_V of NOR4B4
-- Compiling entity OBUFT_LVDCI_DV2_18
-- Compiling architecture OBUFT_LVDCI_DV2_18_V of OBUFT_LVDCI_DV2_18
-- Compiling entity MUXF6
-- Compiling architecture MUXF6_V of MUXF6
-- Compiling entity IBUF_HSTL_IV_18
-- Compiling architecture IBUF_HSTL_IV_18_V of IBUF_HSTL_IV_18
-- Compiling entity MUXF7_L
-- Compiling architecture MUXF7_L_V of MUXF7_L
-- Compiling entity IOBUF_LVCMOS25_F_6
-- Compiling architecture IOBUF_LVCMOS25_F_6_V of IOBUF_LVCMOS25_F_6
-- Compiling entity LDCE_1
-- Compiling architecture LDCE_1_V of LDCE_1
-- Compiling entity IOBUF_LVDCI_DV2_15
-- Compiling architecture IOBUF_LVDCI_DV2_15_V of IOBUF_LVDCI_DV2_15
-- Compiling entity IOBUF_SSTL2_II
-- Compiling architecture IOBUF_SSTL2_II_V of IOBUF_SSTL2_II
-- Compiling entity IOBUF_HSTL_II_DCI
-- Compiling architecture IOBUF_HSTL_II_DCI_V of IOBUF_HSTL_II_DCI
-- Compiling entity IOBUF_PCIX
-- Compiling architecture IOBUF_PCIX_V of IOBUF_PCIX
-- Compiling entity FDCP
-- Compiling architecture FDCP_V of FDCP
-- Compiling entity OBUFT_LVCMOS15_F_6
-- Compiling architecture OBUFT_LVCMOS15_F_6_V of OBUFT_LVCMOS15_F_6
-- Compiling entity OR3B2
-- Compiling architecture OR3B2_V of OR3B2
-- Compiling entity OBUF_F_6
-- Compiling architecture OBUF_F_6_V of OBUF_F_6
-- Compiling entity OBUFT_LVCMOS33_F_24
-- Compiling architecture OBUFT_LVCMOS33_F_24_V of OBUFT_LVCMOS33_F_24
-- Compiling entity OBUF_LVCMOS12_S_4
-- Compiling architecture OBUF_LVCMOS12_S_4_V of OBUF_LVCMOS12_S_4
-- Compiling entity OBUF_AGP
-- Compiling architecture OBUF_AGP_V of OBUF_AGP
-- Compiling entity OBUF_LVCMOS25_S_2
-- Compiling architecture OBUF_LVCMOS25_S_2_V of OBUF_LVCMOS25_S_2
-- Compiling entity AND4B1
-- Compiling architecture AND4B1_V of AND4B1
-- Compiling entity OBUFT_LVTTL_F_8
-- Compiling architecture OBUFT_LVTTL_F_8_V of OBUFT_LVTTL_F_8
-- Compiling entity CAPTURE_VIRTEX4
-- Compiling architecture CAPTURE_VIRTEX4_V of CAPTURE_VIRTEX4
-- Compiling entity IOBUF_LVCMOS18_S_4
-- Compiling architecture IOBUF_LVCMOS18_S_4_V of IOBUF_LVCMOS18_S_4
-- Compiling entity OBUF_LVCMOS25_S_16
-- Compiling architecture OBUF_LVCMOS25_S_16_V of OBUF_LVCMOS25_S_16
-- Compiling entity IBUF_SSTL3_II
-- Compiling architecture IBUF_SSTL3_II_V of IBUF_SSTL3_II
-- Compiling entity IBUFG_HSTL_IV
-- Compiling architecture IBUFG_HSTL_IV_V of IBUFG_HSTL_IV
-- Compiling entity IBUF_SSTL18_I_DCI
-- Compiling architecture IBUF_SSTL18_I_DCI_V of IBUF_SSTL18_I_DCI
-- Compiling entity IOBUF_AGP
-- Compiling architecture IOBUF_AGP_V of IOBUF_AGP
-- Compiling entity IOBUF_F_6
-- Compiling architecture IOBUF_F_6_V of IOBUF_F_6
-- Compiling entity IOBUF_HSTL_IV_DCI_18
-- Compiling architecture IOBUF_HSTL_IV_DCI_18_V of IOBUF_HSTL_IV_DCI_18
-- Compiling entity MULT_AND
-- Compiling architecture MULT_AND_V of MULT_AND
-- Compiling entity RAMB16_S18_S36
-- Compiling architecture RAMB16_S18_S36_V of RAMB16_S18_S36
-- Compiling entity OBUFT_LVDCI_25
-- Compiling architecture OBUFT_LVDCI_25_V of OBUFT_LVDCI_25
-- Compiling entity LDC
-- Compiling architecture LDC_V of LDC
-- Compiling entity IBUFG_HSTL_III_18
-- Compiling architecture IBUFG_HSTL_III_18_V of IBUFG_HSTL_III_18
-- Compiling entity IOBUF_LVCMOS15_F_2
-- Compiling architecture IOBUF_LVCMOS15_F_2_V of IOBUF_LVCMOS15_F_2
-- Compiling entity OR4B1
-- Compiling architecture OR4B1_V of OR4B1
-- Compiling entity BUFIO2
-- Compiling architecture BUFIO2_V of BUFIO2
-- Compiling entity CAPTURE_SPARTAN3
-- Compiling architecture CAPTURE_SPARTAN3_V of CAPTURE_SPARTAN3
-- Compiling entity OBUFT_SSTL3_I
-- Compiling architecture OBUFT_SSTL3_I_V of OBUFT_SSTL3_I
-- Compiling entity OBUF_PCI66_3
-- Compiling architecture OBUF_PCI66_3_V of OBUF_PCI66_3
-- Compiling entity IOBUF_F_8
-- Compiling architecture IOBUF_F_8_V of IOBUF_F_8
-- Compiling entity AND3B2
-- Compiling architecture AND3B2_V of AND3B2
-- Compiling entity RAMB16_S2
-- Compiling architecture RAMB16_S2_V of RAMB16_S2
-- Compiling entity IOBUF_LVCMOS25_S_16
-- Compiling architecture IOBUF_LVCMOS25_S_16_V of IOBUF_LVCMOS25_S_16
-- Compiling entity IBUFG_LVCMOS33
-- Compiling architecture IBUFG_LVCMOS33_V of IBUFG_LVCMOS33
-- Compiling entity IBUFG_LVTTL
-- Compiling architecture IBUFG_LVTTL_V of IBUFG_LVTTL
-- Compiling entity IBUFDS_ULVDS_25
-- Compiling architecture IBUFDS_ULVDS_25_V of IBUFDS_ULVDS_25
-- Compiling entity LUT5_L
-- Compiling architecture LUT5_L_V of LUT5_L
-- Compiling entity OBUFT_LVCMOS15_F_8
-- Compiling architecture OBUFT_LVCMOS15_F_8_V of OBUFT_LVCMOS15_F_8
-- Compiling entity OBUF_F_8
-- Compiling architecture OBUF_F_8_V of OBUF_F_8
-- Compiling entity OBUFT_LVCMOS18_S_12
-- Compiling architecture OBUFT_LVCMOS18_S_12_V of OBUFT_LVCMOS18_S_12
-- Compiling entity IBUFG_LVPECL
-- Compiling architecture IBUFG_LVPECL_V of IBUFG_LVPECL
-- Compiling entity MUXF5_D
-- Compiling architecture MUXF5_D_V of MUXF5_D
-- Compiling entity IOBUF_LVCMOS33_S_4
-- Compiling architecture IOBUF_LVCMOS33_S_4_V of IOBUF_LVCMOS33_S_4
-- Compiling entity OBUFT_LVTTL_F_6
-- Compiling architecture OBUFT_LVTTL_F_6_V of OBUFT_LVTTL_F_6
-- Compiling entity IBUF_SSTL2_I
-- Compiling architecture IBUF_SSTL2_I_V of IBUF_SSTL2_I
-- Compiling entity OBUFT_S_24
-- Compiling architecture OBUFT_S_24_V of OBUFT_S_24
-- Compiling entity IBUF_HSTL_I
-- Compiling architecture IBUF_HSTL_I_V of IBUF_HSTL_I
-- Compiling entity USR_ACCESS_VIRTEX5
-- Compiling architecture USR_ACCESS_VIRTEX5_V of USR_ACCESS_VIRTEX5
-- Compiling entity FDCPE_1
-- Compiling architecture FDCPE_1_V of FDCPE_1
-- Compiling entity IBUFG_HSTL_II_DCI_18
-- Compiling architecture IBUFG_HSTL_II_DCI_18_V of IBUFG_HSTL_II_DCI_18
-- Compiling entity OBUF_S_6
-- Compiling architecture OBUF_S_6_V of OBUF_S_6
-- Compiling entity OBUF_LVCMOS12_F_4
-- Compiling architecture OBUF_LVCMOS12_F_4_V of OBUF_LVCMOS12_F_4
-- Compiling entity OBUFT_LVCMOS15_S_6
-- Compiling architecture OBUFT_LVCMOS15_S_6_V of OBUFT_LVCMOS15_S_6
-- Compiling entity BSCAN_SPARTAN3
-- Compiling architecture BSCAN_SPARTAN3_V of BSCAN_SPARTAN3
-- Compiling entity IBUFG_SSTL2_I_DCI
-- Compiling architecture IBUFG_SSTL2_I_DCI_V of IBUFG_SSTL2_I_DCI
-- Compiling entity IBUFGDS_LDT_25
-- Compiling architecture IBUFGDS_LDT_25_V of IBUFGDS_LDT_25
-- Compiling entity IBUFG_LVCMOS25
-- Compiling architecture IBUFG_LVCMOS25_V of IBUFG_LVCMOS25
-- Compiling entity OBUF_LVCMOS25_F_2
-- Compiling architecture OBUF_LVCMOS25_F_2_V of OBUF_LVCMOS25_F_2
-- Compiling entity NAND4B3
-- Compiling architecture NAND4B3_V of NAND4B3
-- Compiling entity OBUF_SSTL2_II
-- Compiling architecture OBUF_SSTL2_II_V of OBUF_SSTL2_II
-- Compiling entity XNOR4
-- Compiling architecture XNOR4_V of XNOR4
-- Compiling entity STARTUP_SPARTAN3
-- Compiling architecture STARTUP_SPARTAN3_V of STARTUP_SPARTAN3
-- Compiling entity OBUFT_LVTTL_S_8
-- Compiling architecture OBUFT_LVTTL_S_8_V of OBUFT_LVTTL_S_8
-- Compiling entity IOBUF_LVCMOS18_F_4
-- Compiling architecture IOBUF_LVCMOS18_F_4_V of IOBUF_LVCMOS18_F_4
-- Compiling entity IOBUF_GTL_DCI
-- Compiling architecture IOBUF_GTL_DCI_V of IOBUF_GTL_DCI
-- Compiling entity IOBUF_LVCMOS25_F_16
-- Compiling architecture IOBUF_LVCMOS25_F_16_V of IOBUF_LVCMOS25_F_16
-- Compiling entity XNOR3
-- Compiling architecture XNOR3_V of XNOR3
-- Compiling entity RAM32X1S_1
-- Compiling architecture RAM32X1S_1_V of RAM32X1S_1
-- Compiling entity OBUFT_F_24
-- Compiling architecture OBUFT_F_24_V of OBUFT_F_24
-- Compiling entity IBUFG_PCIX
-- Compiling architecture IBUFG_PCIX_V of IBUFG_PCIX
-- Compiling entity OBUF_PCI33_3
-- Compiling architecture OBUF_PCI33_3_V of OBUF_PCI33_3
-- Compiling entity IOBUF_S_6
-- Compiling architecture IOBUF_S_6_V of IOBUF_S_6
-- Compiling entity FDR
-- Compiling architecture FDR_V of FDR
-- Compiling entity OBUFDS_ULVDS_25
-- Compiling architecture OBUFDS_ULVDS_25_V of OBUFDS_ULVDS_25
-- Compiling entity OBUFT_LVCMOS18_F_12
-- Compiling architecture OBUFT_LVCMOS18_F_12_V of OBUFT_LVCMOS18_F_12
-- Compiling entity NAND4B4
-- Compiling architecture NAND4B4_V of NAND4B4
-- Compiling entity IBUF_LVCMOS2
-- Compiling architecture IBUF_LVCMOS2_V of IBUF_LVCMOS2
-- Compiling entity IOBUF_LVCMOS15_S_2
-- Compiling architecture IOBUF_LVCMOS15_S_2_V of IOBUF_LVCMOS15_S_2
-- Compiling entity RAMB16_S1_S4
-- Compiling architecture RAMB16_S1_S4_V of RAMB16_S1_S4
-- Compiling entity BUFGMUX_CTRL
-- Compiling architecture BUFGMUX_CTRL_V of BUFGMUX_CTRL
-- Compiling entity ICAP_VIRTEX6
-- Compiling architecture ICAP_VIRTEX6_V of ICAP_VIRTEX6
-- Compiling entity IBUFG_SSTL3_I_DCI
-- Compiling architecture IBUFG_SSTL3_I_DCI_V of IBUFG_SSTL3_I_DCI
-- Compiling entity NOR5B3
-- Compiling architecture NOR5B3_V of NOR5B3
-- Compiling entity IBUFG_HSTL_I_DCI_18
-- Compiling architecture IBUFG_HSTL_I_DCI_18_V of IBUFG_HSTL_I_DCI_18
-- Compiling entity OBUFTDS_ULVDS_25
-- Compiling architecture OBUFTDS_ULVDS_25_V of OBUFTDS_ULVDS_25
-- Compiling entity OBUF_LVCMOS18
-- Compiling architecture OBUF_LVCMOS18_V of OBUF_LVCMOS18
-- Compiling entity DCM
-- Compiling architecture DCM_V of DCM
-- Compiling entity IOBUF_S_8
-- Compiling architecture IOBUF_S_8_V of IOBUF_S_8
-- Compiling entity OBUF_LVCMOS25_F_16
-- Compiling architecture OBUF_LVCMOS25_F_16_V of OBUF_LVCMOS25_F_16
-- Compiling entity OBUF_LVDCI_DV2_18
-- Compiling architecture OBUF_LVDCI_DV2_18_V of OBUF_LVDCI_DV2_18
-- Compiling entity OBUFT_LVCMOS33_S_24
-- Compiling architecture OBUFT_LVCMOS33_S_24_V of OBUFT_LVCMOS33_S_24
-- Compiling entity LUT6_D
-- Compiling architecture LUT6_D_V of LUT6_D
-- Compiling entity IBUF_SSTL18_I
-- Compiling architecture IBUF_SSTL18_I_V of IBUF_SSTL18_I
-- Compiling entity IBUF_LVCMOS12
-- Compiling architecture IBUF_LVCMOS12_V of IBUF_LVCMOS12
-- Compiling entity OBUF_S_8
-- Compiling architecture OBUF_S_8_V of OBUF_S_8
-- Compiling entity MUXF6_L
-- Compiling architecture MUXF6_L_V of MUXF6_L
-- Compiling entity OBUFT_LVCMOS15_S_8
-- Compiling architecture OBUFT_LVCMOS15_S_8_V of OBUFT_LVCMOS15_S_8
-- Compiling entity IBUF_LVCMOS15
-- Compiling architecture IBUF_LVCMOS15_V of IBUF_LVCMOS15
-- Compiling entity OBUFT_HSTL_I
-- Compiling architecture OBUFT_HSTL_I_V of OBUFT_HSTL_I
-- Compiling entity OBUFT_HSTL_II
-- Compiling architecture OBUFT_HSTL_II_V of OBUFT_HSTL_II
-- Compiling entity OBUFT_LVDCI_33
-- Compiling architecture OBUFT_LVDCI_33_V of OBUFT_LVDCI_33
-- Compiling entity FDS_1
-- Compiling architecture FDS_1_V of FDS_1
-- Compiling entity OBUFT_LVTTL_S_6
-- Compiling architecture OBUFT_LVTTL_S_6_V of OBUFT_LVTTL_S_6
-- Compiling entity IOBUF_LVCMOS33_F_4
-- Compiling architecture IOBUF_LVCMOS33_F_4_V of IOBUF_LVCMOS33_F_4
-- Compiling entity IBUFG_LVDCI_DV2_15
-- Compiling architecture IBUFG_LVDCI_DV2_15_V of IBUFG_LVDCI_DV2_15
-- Compiling entity NOR5B4
-- Compiling architecture NOR5B4_V of NOR5B4
-- Compiling entity FDSE_1
-- Compiling architecture FDSE_1_V of FDSE_1
-- Compiling entity ROM256X1
-- Compiling architecture ROM256X1_V of ROM256X1
-- Compiling entity IBUFG_PCI33_3
-- Compiling architecture IBUFG_PCI33_3_V of IBUFG_PCI33_3
-- Compiling entity OBUFT_LVCMOS33_S_16
-- Compiling architecture OBUFT_LVCMOS33_S_16_V of OBUFT_LVCMOS33_S_16
-- Compiling entity RAM16X8S
-- Compiling architecture RAM16X8S_V of RAM16X8S
-- Compiling entity MUXF8_D
-- Compiling architecture MUXF8_D_V of MUXF8_D
-- Compiling entity RAM128X1S_1
-- Compiling architecture RAM128X1S_1_V of RAM128X1S_1
-- Compiling entity IOBUF_PCI33_5
-- Compiling architecture IOBUF_PCI33_5_V of IOBUF_PCI33_5
-- Compiling entity IBUF_GTLP
-- Compiling architecture IBUF_GTLP_V of IBUF_GTLP
-- Compiling entity IOBUF_LVCMOS25_S_8
-- Compiling architecture IOBUF_LVCMOS25_S_8_V of IOBUF_LVCMOS25_S_8
-- Compiling entity OBUF_SSTL18_II_DCI
-- Compiling architecture OBUF_SSTL18_II_DCI_V of OBUF_SSTL18_II_DCI
-- Compiling entity IBUF_HSTL_III_18
-- Compiling architecture IBUF_HSTL_III_18_V of IBUF_HSTL_III_18
-- Compiling entity OR2B2
-- Compiling architecture OR2B2_V of OR2B2
-- Compiling entity IBUF_SSTL3_II_DCI
-- Compiling architecture IBUF_SSTL3_II_DCI_V of IBUF_SSTL3_II_DCI
-- Compiling entity NOR5
-- Compiling architecture NOR5_V of NOR5
-- Compiling entity NAND5
-- Compiling architecture NAND5_V of NAND5
-- Compiling entity OBUF_LVCMOS15_F_16
-- Compiling architecture OBUF_LVCMOS15_F_16_V of OBUF_LVCMOS15_F_16
-- Compiling entity IOBUF_GTL
-- Compiling architecture IOBUF_GTL_V of IOBUF_GTL
-- Compiling entity AND5B1
-- Compiling architecture AND5B1_V of AND5B1
-- Compiling entity OBUF_LVCMOS25_F_24
-- Compiling architecture OBUF_LVCMOS25_F_24_V of OBUF_LVCMOS25_F_24
-- Compiling entity OBUFT_SSTL18_I
-- Compiling architecture OBUFT_SSTL18_I_V of OBUFT_SSTL18_I
-- Compiling entity OBUF_HSTL_IV_18
-- Compiling architecture OBUF_HSTL_IV_18_V of OBUF_HSTL_IV_18
-- Compiling entity OBUFT_LVCMOS12
-- Compiling architecture OBUFT_LVCMOS12_V of OBUFT_LVCMOS12
-- Compiling entity RAMB36
-- Compiling architecture RAMB36_V of RAMB36
-- Compiling entity SRL32E
-- Compiling architecture SRL32E_V of SRL32E
-- Compiling entity NAND2
-- Compiling architecture NAND2_V of NAND2
-- Compiling entity NOR2
-- Compiling architecture NOR2_V of NOR2
-- Compiling entity FIFO16
-- Compiling architecture FIFO16_V of FIFO16
-- Compiling entity OBUFT_LVCMOS15
-- Compiling architecture OBUFT_LVCMOS15_V of OBUFT_LVCMOS15
-- Compiling entity STARTUP_SPARTAN3A
-- Compiling architecture STARTUP_SPARTAN3A_V of STARTUP_SPARTAN3A
-- Compiling entity OBUF_GTL
-- Compiling architecture OBUF_GTL_V of OBUF_GTL
-- Compiling entity DSP48A1
-- Compiling architecture DSP48A1_V of DSP48A1
-- Compiling entity OBUFT_LVCMOS25_S_2
-- Compiling architecture OBUFT_LVCMOS25_S_2_V of OBUFT_LVCMOS25_S_2
-- Compiling entity IBUF_LVDCI_33
-- Compiling architecture IBUF_LVDCI_33_V of IBUF_LVDCI_33
-- Compiling entity OBUFT_LVCMOS12_S_4
-- Compiling architecture OBUFT_LVCMOS12_S_4_V of OBUFT_LVCMOS12_S_4
-- Compiling entity IOBUF_LVTTL_F_6
-- Compiling architecture IOBUF_LVTTL_F_6_V of IOBUF_LVTTL_F_6
-- Compiling entity IBUFG_PCIX66_3
-- Compiling architecture IBUFG_PCIX66_3_V of IBUFG_PCIX66_3
-- Compiling entity OBUF_LVCMOS15_F_6
-- Compiling architecture OBUF_LVCMOS15_F_6_V of OBUF_LVCMOS15_F_6
-- Compiling entity IOBUF_SSTL18_II_DCI
-- Compiling architecture IOBUF_SSTL18_II_DCI_V of IOBUF_SSTL18_II_DCI
-- Compiling entity FIFO18
-- Compiling architecture FIFO18_V of FIFO18
-- Compiling entity RAMB16_S2_S18
-- Compiling architecture RAMB16_S2_S18_V of RAMB16_S2_S18
-- Compiling entity IOBUF_LVCMOS15_F_16
-- Compiling architecture IOBUF_LVCMOS15_F_16_V of IOBUF_LVCMOS15_F_16
-- Compiling entity LUT4_L
-- Compiling architecture LUT4_L_V of LUT4_L
-- Compiling entity STARTUP_VIRTEX6
-- Compiling architecture STARTUP_VIRTEX6_V of STARTUP_VIRTEX6
-- Compiling entity IOBUF_LVCMOS25_F_24
-- Compiling architecture IOBUF_LVCMOS25_F_24_V of IOBUF_LVCMOS25_F_24
-- Compiling entity ROM32X1
-- Compiling architecture ROM32X1_V of ROM32X1
-- Compiling entity OR5B1
-- Compiling architecture OR5B1_V of OR5B1
-- Compiling entity OBUF_HSTL_IV_DCI
-- Compiling architecture OBUF_HSTL_IV_DCI_V of OBUF_HSTL_IV_DCI
-- Compiling entity IOBUF_LVTTL_F_8
-- Compiling architecture IOBUF_LVTTL_F_8_V of IOBUF_LVTTL_F_8
-- Compiling entity AND2B2
-- Compiling architecture AND2B2_V of AND2B2
-- Compiling entity OBUF_LVCMOS15_F_8
-- Compiling architecture OBUF_LVCMOS15_F_8_V of OBUF_LVCMOS15_F_8
-- Compiling entity OBUFT_SSTL2_I
-- Compiling architecture OBUFT_SSTL2_I_V of OBUFT_SSTL2_I
-- Compiling entity RAMB16_S4_S36
-- Compiling architecture RAMB16_S4_S36_V of RAMB16_S4_S36
-- Compiling entity OBUF_LVTTL_F_4
-- Compiling architecture OBUF_LVTTL_F_4_V of OBUF_LVTTL_F_4
-- Compiling entity IBUFDS_LVDSEXT_25_DCI
-- Compiling architecture IBUFDS_LVDSEXT_25_DCI_V of IBUFDS_LVDSEXT_25_DCI
-- Compiling entity IBUF_SSTL3_I
-- Compiling architecture IBUF_SSTL3_I_V of IBUF_SSTL3_I
-- Compiling entity OBUFT_HSTL_IV_18
-- Compiling architecture OBUFT_HSTL_IV_18_V of OBUFT_HSTL_IV_18
-- Compiling entity OBUFTDS_LVPECL_25
-- Compiling architecture OBUFTDS_LVPECL_25_V of OBUFTDS_LVPECL_25
-- Compiling entity RAMB16_S2_S9
-- Compiling architecture RAMB16_S2_S9_V of RAMB16_S2_S9
-- Compiling entity TEMAC_SINGLE
-- Compiling architecture TEMAC_SINGLE_V of TEMAC_SINGLE
-- Compiling entity IOBUF_LVCMOS25_S_6
-- Compiling architecture IOBUF_LVCMOS25_S_6_V of IOBUF_LVCMOS25_S_6
-- Compiling entity OBUFT_F_16
-- Compiling architecture OBUFT_F_16_V of OBUFT_F_16
-- Compiling entity OBUFT_CTT
-- Compiling architecture OBUFT_CTT_V of OBUFT_CTT
-- Compiling entity LDCP_1
-- Compiling architecture LDCP_1_V of LDCP_1
-- Compiling entity ISERDESE2
-- Compiling architecture ISERDESE2_V of ISERDESE2
-- Compiling entity GTHE2_COMMON
-- Compiling architecture GTHE2_COMMON_V of GTHE2_COMMON
-- Compiling entity GTHE2_CHANNEL
-- Compiling architecture GTHE2_CHANNEL_V of GTHE2_CHANNEL
-- Compiling entity PHASER_OUT
-- Compiling architecture PHASER_OUT_V of PHASER_OUT
-- Compiling entity IN_FIFO
-- Compiling architecture IN_FIFO_V of IN_FIFO
-- Compiling entity OSERDESE2
-- Compiling architecture OSERDESE2_V of OSERDESE2
-- Compiling entity PHASER_OUT_PHY
-- Compiling architecture PHASER_OUT_PHY_V of PHASER_OUT_PHY
-- Compiling entity PHASER_IN_PHY
-- Compiling architecture PHASER_IN_PHY_V of PHASER_IN_PHY
-- Compiling entity PCIE_2_1
-- Compiling architecture PCIE_2_1_V of PCIE_2_1
-- Compiling entity PHASER_IN
-- Compiling architecture PHASER_IN_V of PHASER_IN
-- Compiling entity GTXE2_CHANNEL
-- Compiling architecture GTXE2_CHANNEL_V of GTXE2_CHANNEL
-- Compiling entity OUT_FIFO
-- Compiling architecture OUT_FIFO_V of OUT_FIFO
-- Compiling entity GTXE2_COMMON
-- Compiling architecture GTXE2_COMMON_V of GTXE2_COMMON
-- Compiling entity PCIE_3_0
-- Compiling architecture PCIE_3_0_V of PCIE_3_0
-- Compiling entity PHY_CONTROL
-- Compiling architecture PHY_CONTROL_V of PHY_CONTROL
End time: 15:22:43 on Mar 11,2020, Elapsed time: 0:00:14
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:unisim)
==============================================================================


    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/unimacro'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/unimacro'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap unimacro /data11/home/marcuscw/Desktop/Lib/unimacro'...
      output file: '/data11/home/marcuscw/Desktop/Lib/unimacro/.cxl.vhdl.unimacro.unimacro.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap unimacro /data11/home/marcuscw/Desktop/Lib/unimacro'
      return code: '0'
 vhdl library 'unimacro'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom -source -93 -64 -work unimacro -f /data11/home/marcuscw/Desktop/Lib/unimacro/.cxl.vhdl.unimacro.unimacro.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/unimacro/.cxl.vhdl.unimacro.unimacro.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom -source -93 -64 -work unimacro -f /data11/home/marcuscw/Desktop/Lib/unimacro/.cxl.vhdl.unimacro.unimacro.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:unimacro)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap unimacro /data11/home/marcuscw/Desktop/Lib/unimacro 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:22:43 on Mar 11,2020
vcom -source -93 -64 -work unimacro -f /data11/home/marcuscw/Desktop/Lib/unimacro/.cxl.vhdl.unimacro.unimacro.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling package VCOMPONENTS
-- Compiling package body VCOMPONENTS
-- Loading package VCOMPONENTS
-- Loading package NUMERIC_STD
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity ADDMACC_MACRO
-- Compiling architecture addmacc of ADDMACC_MACRO
-- Compiling entity ADDSUB_MACRO
-- Compiling architecture addsub of ADDSUB_MACRO
-- Compiling entity BRAM_SDP_MACRO
-- Compiling architecture bram_V of BRAM_SDP_MACRO
-- Compiling entity BRAM_SINGLE_MACRO
-- Compiling architecture bram_V of BRAM_SINGLE_MACRO
-- Compiling entity BRAM_TDP_MACRO
-- Compiling architecture bram_V of BRAM_TDP_MACRO
-- Compiling entity COUNTER_LOAD_MACRO
-- Compiling architecture counter of COUNTER_LOAD_MACRO
-- Compiling entity COUNTER_TC_MACRO
-- Compiling architecture count of COUNTER_TC_MACRO
-- Compiling entity EQ_COMPARE_MACRO
-- Compiling architecture compare of EQ_COMPARE_MACRO
-- Loading package VCOMPONENTS
-- Compiling entity FIFO_DUALCLOCK_MACRO
-- Compiling architecture fifo_V of FIFO_DUALCLOCK_MACRO
-- Compiling entity FIFO_SYNC_MACRO
-- Compiling architecture fifo_V of FIFO_SYNC_MACRO
-- Compiling entity MACC_MACRO
-- Compiling architecture macc of MACC_MACRO
-- Compiling entity MULT_MACRO
-- Compiling architecture mult of MULT_MACRO
End time: 15:22:44 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:unimacro)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.unimacro.unimacro.lin64.log'...
    > Generating report file '.cxl.vhdl.unimacro.unimacro.lin64.rpt'...
[0 error(s), 0 warning(s)]
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/unifast'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/unifast'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap unifast /data11/home/marcuscw/Desktop/Lib/unifast'...
      output file: '/data11/home/marcuscw/Desktop/Lib/unifast/.cxl.vhdl.unifast.unifast.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap unifast /data11/home/marcuscw/Desktop/Lib/unifast'
      return code: '0'
 vhdl library 'unifast'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom -source -93 -64 -work unifast -f /data11/home/marcuscw/Desktop/Lib/unifast/.cxl.vhdl.unifast.unifast.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/unifast/.cxl.vhdl.unifast.unifast.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom -source -93 -64 -work unifast -f /data11/home/marcuscw/Desktop/Lib/unifast/.cxl.vhdl.unifast.unifast.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:unifast)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap unifast /data11/home/marcuscw/Desktop/Lib/unifast 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:22:45 on Mar 11,2020
vcom -source -93 -64 -work unifast -f /data11/home/marcuscw/Desktop/Lib/unifast/.cxl.vhdl.unifast.unifast.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_SIGNED
-- Loading package VITAL_Timing
-- Loading package VITAL_Primitives
-- Loading package VPKG
-- Compiling entity DSP48E1
-- Compiling architecture DSP48E1_V of DSP48E1
-- Compiling entity MMCME2_ADV
-- Compiling architecture MMCME2_ADV_V of MMCME2_ADV
-- Compiling entity PLLE2_ADV
-- Compiling architecture PLLE2_ADV_V of PLLE2_ADV
-- Compiling entity GTXE2_CHANNEL
-- Compiling architecture GTXE2_CHANNEL_FAST_V of GTXE2_CHANNEL
-- Compiling entity GTHE2_CHANNEL
-- Compiling architecture GTHE2_CHANNEL_FAST_V of GTHE2_CHANNEL
End time: 15:22:46 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:unifast)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.unifast.unifast.lin64.log'...
    > Generating report file '.cxl.vhdl.unifast.unifast.lin64.rpt'...
[0 error(s), 0 warning(s)]    > Searching for warnings in '.cxl.vhdl.unisim.unisim.lin64.log'...
    > Generating report file '.cxl.vhdl.unisim.unisim.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 0.45 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/unisims_ver'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/unisims_ver'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap unisims_ver /data11/home/marcuscw/Desktop/Lib/unisims_ver'...
      output file: '/data11/home/marcuscw/Desktop/Lib/unisims_ver/.cxl.verilog.unisim.unisims_ver.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap unisims_ver /data11/home/marcuscw/Desktop/Lib/unisims_ver'
      return code: '0'

Compiling verilog library 'unisim'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog -source -64 -work unisims_ver -f /data11/home/marcuscw/Desktop/Lib/unisims_ver/.cxl.verilog.unisim.unisims_ver.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/unisims_ver/.cxl.verilog.unisim.unisims_ver.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog -source -64 -work unisims_ver -f /data11/home/marcuscw/Desktop/Lib/unisims_ver/.cxl.verilog.unisim.unisims_ver.lin64.cmf'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog -source -64 -sv -svinputport=relaxed -work unisims_ver -f /data11/home/marcuscw/Desktop/Lib/unisims_ver/.cxl.systemverilog.unisim.unisims_ver.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/unisims_ver/.cxl.verilog.unisim.unisims_ver.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog -source -64 -sv -svinputport=relaxed -work unisims_ver -f /data11/home/marcuscw/Desktop/Lib/unisims_ver/.cxl.systemverilog.unisim.unisims_ver.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:unisim)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap unisims_ver /data11/home/marcuscw/Desktop/Lib/unisims_ver 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:22:47 on Mar 11,2020
vlog -source -64 -work unisims_ver -f /data11/home/marcuscw/Desktop/Lib/unisims_ver/.cxl.verilog.unisim.unisims_ver.lin64.cmf 
-- Compiling module OSERDESE1
-- Compiling module selfheal_oserdese1_vlog
-- Compiling module plg_oserdese1_vlog
-- Compiling module rank12d_oserdese1_vlog
-- Compiling module trif_oserdese1_vlog
-- Compiling module txbuffer_oserdese1_vlog
-- Compiling module fifo_tdpipe_oserdese1_vlog
-- Compiling module fifo_reset_oserdese1_vlog
-- Compiling module fifo_addr_oserdese1_vlog
-- Compiling module iodlyctrl_npre_oserdese1_vlog
-- Compiling module dout_oserdese1_vlog
-- Compiling module tout_oserdese1_vlog
-- Compiling module IBUFDS_GTE2
-- Compiling module SRLC32E
-- Compiling module HBM_TWO_STACK_INTF
-- Compiling module XPIO_VREF
-- Compiling module GTYE5_QUAD
-- Compiling module NOC_NPP_RPTR
-- Compiling module IBUFDS_DIFF_OUT_INTERMDISABLE
-- Compiling module RXTX_BITSLICE
-- Compiling module ME_NOC_M_AXI
-- Compiling module RAM64X1S
-- Compiling module LOOKAHEAD8
-- Compiling module BUFG_FABRIC
-- Compiling module RAM256X1S
-- Compiling module AIE_PL_M_AXIS128
-- Compiling module DSP_MULTIPLIER58
-- Compiling module BUFG
-- Compiling module OBUFTDS_DCIEN
-- Compiling module RAM32X16DR8
-- Compiling module DSP_CPLX_STAGE1
-- Compiling module DSP_OUTPUT
-- Compiling module ZHOLD_DELAY
-- Compiling module MUXF7
-- Compiling module LDCE
-- Compiling UDP latchsre_ldce
-- Compiling module DSP_MULTIPLIER
-- Compiling module VCC
-- Compiling module IDELAYCTRL
-- Compiling module IOBUFDS
-- Compiling module RAMB18E5
-- Compiling module BUFCE_ROW
-- Compiling module IDDR_2CLK
-- Compiling module TX_BITSLICE_TRI
-- Compiling module XPIPE_QUAD
-- Compiling module BUFR
-- Compiling module LUTCY1
-- Compiling module ME_PL_M_AXIS128
-- Compiling module DCIRESET
-- Compiling module OBUFDS_GTE5_ADV
-- Compiling module DSP_FPM_STAGE1
-- Compiling module TX_BITSLICE
-- Compiling module CMACE4
-- Compiling module ICAPE3
-- Compiling module IOBUFDS_DIFF_OUT_DCIEN
-- Compiling module BUFMRCE
-- Compiling module MMCME5
-- Compiling module RAM32X1D
-- Compiling module IDELAYE3
-- Compiling module PHASER_IN
-- Compiling module ISERDES_NODELAY
-- Compiling module RAM64M
-- Compiling module FIFO18E1
-- Compiling module FF18_INTERNAL_VLOG
-- Compiling module IBUFDSE3
-- Compiling module IDELAYE2
-- Compiling module BUFG_PS
-- Compiling module NOC_NPS_VNOC
-- Compiling module ICAPE2
-- Compiling module DSP_OUTPUT58
-- Compiling module DSP_FPM_STAGE0
-- Compiling module HBM_ONE_STACK_INTF
-- Compiling module MBUFG_GT
-- Compiling module RAM512X1S
-- Compiling module LUT6
-- Compiling module IDELAYE2_FINEDELAY
-- Compiling module IBUFDS_DIFF_OUT_IBUFDISABLE
-- Compiling module GTXE2_COMMON
-- Compiling module DSP_A_B_DATA58
-- Compiling module DDRMC_RIU
-- Compiling module ODDRE1
-- Compiling module RAMB36E1
-- Compiling module RB36_INTERNAL_VLOG
-- Compiling module DPHY_DIFFINBUF
-- Compiling module PHASER_REF
-- Compiling module DSP_M_DATA58
-- Compiling module AIE_NOC_M_AXI
-- Compiling module DSP_CPLX_STAGE0
-- Compiling module SRL16E
-- Compiling module IBUF_ANALOG
-- Compiling module NOC_NMU128
-- Compiling module ISERDESE1
-- Compiling module bscntrl_iserdese1_vlog
-- Compiling module ice_iserdese1_vlog
-- Compiling module DSP_FP_CAS_DELAY
-- Compiling module ME_PL_M_EVENTS
-- Compiling module BUFHCE
-- Compiling module NOC_NSU512
-- Compiling module BUFGP
-- Compiling module ME_PL_S_EVENTS
-- Compiling module DSP_PREADD
-- Compiling module OBUFDS_GTE4_ADV
-- Compiling module AND2B1L
-- Compiling module CMAC
-- Compiling module DSP_SRCMX_OPTINV
-- Compiling module XADC
-- Compiling module BUFDIV_LEAF
-- Compiling module IBUFDS_GTE3
-- Compiling module IBUFDS_DIFF_OUT
-- Compiling module OSERDESE2
-- Compiling module VCU
-- Compiling module PLLE3_BASE
-- Compiling module IOBUFDS_COMP
-- Compiling module IDDRE1
-- Compiling module AUTOBUF
-- Compiling module OBUFDS_GTE3
-- Compiling module OBUFTDS
-- Compiling module RAMS32
-- Compiling module ISERDESE3
-- Compiling module IOBUFE3
-- Compiling module MMCME3_BASE
-- Compiling module PCIE4CE4
-- Compiling module AIE_PL_M_AXIS64
-- Compiling module FRAME_ECCE4
-- Compiling module DSP_FP_ADDER
-- Compiling module RAMD64E
-- Compiling module OSERDES
-- Compiling module AIE_PL_S_AXIS64
-- Compiling module PHASER_OUT_PHY
-- Compiling module BUFG_GT_SYNC
-- Compiling module ME_PL_M_AXIS32
-- Compiling module CARRY8
-- Compiling module OBUFT
-- Compiling module ME_PL_S_AXIS32
-- Compiling module DSP_FP_SRCMX_OPTINV
-- Compiling module LUT4
-- Compiling module BUFCE_LEAF
-- Compiling module PVT_SAS
-- Compiling module IBUFDS_IBUFDISABLE
-- Compiling module DSP_ALU
-- Compiling module IDDR
-- Compiling module HBM_SNGLBLI_INTF_AXI
-- Compiling module CPM_EXT
-- Compiling module ODELAYE2
-- Compiling module LUTCY2
-- Compiling module RAMS64E1
-- Compiling module DSP_M_DATA
-- Compiling module RAM64X1D
-- Compiling module RX_BITSLICE
-- Compiling module PS7
-- Compiling module FIFO18E2
-- Compiling module SYSMONE1
-- Compiling module MBUFGCTRL
-- Compiling module RAM256X1D
-- Compiling module DSP_CAS_DELAY
-- Compiling module ODELAYE3
-- Compiling module BUFGCE
-- Compiling module LUT5
-- Compiling module NOC_NCRB
-- Compiling module PLLE4_ADV
-- Compiling module NOC_NMU256
-- Compiling module DSP_ALUMUX
-- Compiling module RAMB36E2
-- Compiling module OBUFDS_GTM
-- Compiling module NOC_NPS5555
-- Compiling module DSPCPLX
-- Compiling module DSP_FP_INMUX
-- Compiling module DCM_SP
-- Compiling module dcm_sp_clock_divide_by_2
-- Compiling module dcm_sp_maximum_period_check
-- Compiling module dcm_sp_clock_lost
-- Compiling module ISERDESE2
-- Compiling module GTXE2_CHANNEL
-- Compiling module RAM32X1S
-- Compiling module CAPTUREE2
-- Compiling module PHY_CONTROL
-- Compiling module PHASER_IN_PHY
-- Compiling module IBUF
-- Compiling module INV
-- Compiling module DSP48E5
-- Compiling module MMCME4_ADV
-- Compiling module IOBUFDS_DCIEN
-- Compiling module LDPE
-- Compiling UDP latchsre_ldpe
-- Compiling module OR2L
-- Compiling module IBUF_INTERMDISABLE
-- Compiling module LUT6CY
-- Compiling module OSERDESE3
-- Compiling module DSP_C_DATA58
-- Compiling module BUFG_GT
-- Compiling module DNA_PORTE2
-- Compiling module DSP_PATDET
-- Compiling module ILKNE4
-- Compiling module IBUFDS_GTE4
-- Compiling module MRMAC
-- Compiling module IOBUFDS_DIFF_OUT_INTERMDISABLE
-- Compiling module PCIE_3_1
-- Compiling module DSP48E1
-- Compiling module PLLE3_ADV
-- Compiling module NOC_NIDB
-- Compiling module OBUFT_DCIEN
-- Compiling module CPM
-- Compiling module PS9
-- Compiling module STARTUPE3
-- Compiling module RAM128X1D
-- Compiling module DSP_FPM_PIPEREG
-- Compiling module DSP_PREADD58
-- Compiling module ODDR
-- Compiling module DSPFP32
-- Compiling module DSP_FPA_CREG
-- Compiling module PHASER_OUT
-- Compiling module IBUFE3
-- Compiling module GTPE2_COMMON
-- Compiling module NOC_NPS7575
-- Compiling module AIE_NOC_S_AXIS
-- Compiling module BSCANE2
-- Compiling module XPHY
-- Compiling module MMCME3_ADV
-- Compiling module GTYE3_COMMON
-- Compiling module CPM_MAIN
-- Compiling module HARD_SYNC
-- Compiling module FDPE
-- Compiling module KEEPER
-- Compiling module BUFIO
-- Compiling module MMCME2_BASE
-- Compiling module OBUFDS_GTM_ADV
-- Compiling module PLLE2_BASE
-- Compiling module ISERDES
-- Compiling module BIBUF
-- Compiling module BUF
-- Compiling module DPLL
-- Compiling module GTHE3_COMMON
-- Compiling module LUT1
-- Compiling UDP x_lut1_mux2
-- Compiling module BUFMR
-- Compiling module IDELAYE5
-- Compiling module GTHE4_CHANNEL
-- Compiling module HBM_SNGLBLI_INTF_APB
-- Compiling module GTYE4_CHANNEL
-- Compiling module SIM_CONFIGE2
-- Compiling module EFUSE_USR
-- Compiling module HPIO_VREF
-- Compiling module PULLUP
-- Compiling module DSP58C
-- Compiling module GTHE3_CHANNEL
-- Compiling module SYSMONE4
-- Compiling module RAMS64E5
-- Compiling module SIM_CONFIGE3
-- Compiling module GTYE3_CHANNEL
-- Compiling module IOBUF_ANALOG
-- Compiling module RAMB18E5_INT
-- Compiling module RIU_OR
-- Compiling module DSP_FPA_OPM_REG
-- Compiling module RAMB18E2
-- Compiling module IBUFDS_DPHY
-- Compiling module URAM288
-- Compiling module PLLE2_ADV
-- Compiling module DSP_C_DATA
-- Compiling module GTHE2_CHANNEL
-- Compiling module OBUFDS_COMP
-- Compiling module URAM288_BASE
-- Compiling module ME_NOC_M_AXIS
-- Compiling module FDRE
-- Compiling module IN_FIFO
-- Compiling module FIFO36E2
-- Compiling module IOBUF
-- Compiling module OBUF
-- Compiling module OUT_FIFO
-- Compiling module FDSE
-- Compiling module GTHE4_COMMON
-- Compiling module OBUFDS
-- Compiling module IBUFDS_GTM
-- Compiling module RAM64M8
-- Compiling module USR_ACCESSE2
-- Compiling module STARTUPE2
-- Compiling module IBUFDS_IBUFDISABLE_INT
-- Compiling module PS8
-- Compiling module DSP58
-- Compiling module IBUF_IBUFDISABLE
-- Compiling module RAMS64E
-- Compiling module MMCME2_ADV
-- Compiling module AIE_PL_M_AXIS32
-- Compiling module DSP_PREADD_DATA
-- Compiling module XORCY
-- Compiling module AIE_PL_S_AXIS32
-- Compiling module PCIE_3_0
-- Compiling module IBUFDS_GTE5
-- Compiling module GTYE4_COMMON
-- Compiling module ME_PL_M_AXIS64
-- Compiling module ME_PL_S_AXIS64
-- Compiling module CARRY4
-- Compiling module MUXF8
-- Compiling module DSP48E2
-- Compiling module DDRMC
-- Compiling module DSP_PREADD_DATA58
-- Compiling module OBUFDS_GTE5
-- Compiling module IBUFCTRL
-- Compiling module PCIE40E4
-- Compiling module LUT6_2
-- Compiling module GTHE2_COMMON
-- Compiling module BUFGCTRL
-- Compiling module RAMB36E5_INT
-- Compiling module DSP_ALUADD
-- Compiling module IOBUFDS_INTERMDISABLE
-- Compiling module AIE_NOC_M_AXIS
-- Compiling module SRLC16E
-- Compiling module MBUFGCE
-- Compiling module INBUF
-- Compiling module FRAME_ECCE2
-- Compiling module GTPE2_CHANNEL
-- Compiling module RAM64X8SW
-- Compiling module NPI_NIR
-- Compiling module IBUFDS_INTERMDISABLE
-- Compiling module RAM32M
-- Compiling module OBUFDS_GTE3_ADV
-- Compiling module RAMD64E5
-- Compiling module IOBUFDSE3
-- Compiling module RAMB36E5
-- Compiling module IOBUFDS_DIFF_OUT
-- Compiling module DSP_ALUREG
-- Compiling module PCIE_2_1
-- Compiling module PULLDOWN
-- Compiling module FE
-- Compiling module AIE_PL_M_EVENTS
-- Compiling module ME_NOC_S_AXI
-- Compiling module LUT2
-- Compiling UDP x_lut2_mux4
-- Compiling module IBUFDS
-- Compiling module BUFH
-- Compiling module AIE_PL_S_EVENTS
-- Compiling module OBUFDS_DPHY
-- Compiling module DSP_FP_INREG
-- Compiling module MUXCY
-- Compiling module GND
-- Compiling module DSP_A_B_DATA
-- Compiling module OBUFTDS_COMP
-- Compiling module ODELAYE2_FINEDELAY
-- Compiling module RAMD32
-- Compiling module RAMB18E1
-- Compiling module RB18_INTERNAL_VLOG
-- Compiling module RAM128X1S
-- Compiling module NOC_NMU512
-- Compiling module LUT3
-- Compiling UDP x_lut3_mux8
-- Compiling module ODELAYE5
-- Compiling module DSP_FP_OUTPUT
-- Compiling module NOC_NSU128
-- Compiling module AIE_PL_S_AXIS128
-- Compiling module DNA_PORT
-- Compiling module IBUFDS_INTERMDISABLE_INT
-- Compiling module RAM32M16
-- Compiling module DCM_ADV
-- Compiling module dcm_adv_clock_divide_by_2
-- Compiling module dcm_adv_maximum_period_check
-- Compiling module dcm_adv_clock_lost
-- Compiling module JTAG_SIME2
-- Compiling module FRAME_ECCE3
-- Compiling module CFGLUT5
-- Compiling module FIFO36E1
-- Compiling module FF36_INTERNAL_VLOG
-- Compiling module PLLE4_BASE
-- Compiling module ILKN
-- Compiling module BITSLICE_CONTROL
-- Compiling module HBM_REF_CLK
-- Compiling module XPLL
-- Compiling module ME_NOC_S_AXIS
-- Compiling module PCIE40E5
-- Compiling module ME_PL_S_AXIS128
-- Compiling module OBUFDS_GTE4
-- Compiling module IOBUF_DCIEN
-- Compiling module IOBUF_INTERMDISABLE
-- Compiling module MASTER_JTAG
-- Compiling module FDCE
-- Compiling module BUFGCE_DIV
-- Compiling module AIE_NOC_S_AXI
-- Compiling module MUXF9
-- Compiling module DIFFINBUF
-- Compiling module MMCME4_BASE
-- Compiling module IBUFG_LVCMOS33
-- Compiling module OBUF_LVCMOS12_S_6
-- Compiling module LDP
-- Compiling module IBUF_LVDCI_25
-- Compiling module OBUFT_SSTL2_II_DCI
-- Compiling module IBUF_SSTL18_I_DCI
-- Compiling module IBUFG_SSTL3_II_DCI
-- Compiling module OBUFT_HSTL_I_DCI
-- Compiling module OBUFT_LVCMOS33_F_12
-- Compiling module RAM64X2S
-- Compiling module IBUF_LVCMOS12
-- Compiling module RAMB16_S9_S36
-- Compiling module OBUF_LVCMOS15_F_2
-- Compiling module ROM64X1
-- Compiling module OBUFT_S_16
-- Compiling module OBUF_LVCMOS25_F_6
-- Compiling module NOR3B1
-- Compiling module MMCM_ADV
-- Compiling module IOBUF_LVCMOS33_S_16
-- Compiling module IBUFG_LVCMOS12
-- Compiling module OBUF_LVCMOS15_S_8
-- Compiling module IBUF_HSTL_III_DCI
-- Compiling module IBUF_LVCMOS33
-- Compiling module IBUFG_LVDCI_25
-- Compiling module OBUF_HSTL_IV
-- Compiling module NOR4B1
-- Compiling module OBUF_LVCMOS33_S_6
-- Compiling module IBUFG
-- Compiling module OBUF_LVCMOS2
-- Compiling module IBUFDS_LVPECL_33
-- Compiling module LDCE_1
-- Compiling module OBUF_HSTL_II
-- Compiling module IBUFDS_LVDS_33_DCI
-- Compiling module RAM16X1S
-- Compiling module IOBUF_LVCMOS25_S_16
-- Compiling module ICAP_SPARTAN6
-- Compiling module OBUF_LVDCI_33
-- Compiling module IOBUF_LVCMOS18_S_4
-- Compiling module IBUFG_HSTL_II_DCI_18
-- Compiling module IBUFGDS_LVDSEXT_33
-- Compiling module LUT2_L
-- Compiling module OBUF_F_12
-- Compiling module OBUF_S_2
-- Compiling module OBUFT_LVCMOS15
-- Compiling module IBUFGDS_LVDS_33_DCI
-- Compiling module IBUFG_LVPECL
-- Compiling module OBUFT_LVCMOS2
-- Compiling module ROM16X1
-- Compiling module OBUFT_HSTL_III
-- Compiling module OBUF_LVCMOS25
-- Compiling module LUT5_L
-- Compiling module OBUFT_LVCMOS15_F_4
-- Compiling module OBUFT_LVCMOS25_F_12
-- Compiling module OBUFT_HSTL_II
-- Compiling module OBUF_F_8
-- Compiling module IBUFG_PCIX
-- Compiling module NAND3
-- Compiling module OBUF_HSTL_II_18
-- Compiling module RAMB16_S2_S2
-- Compiling module IBUFG_HSTL_IV_18
-- Compiling module IBUFG_LVDCI_DV2_18
-- Compiling module OBUFT_HSTL_IV
-- Compiling module IBUFG_LVCMOS18
-- Compiling module OBUF_LVCMOS15_S_2
-- Compiling module AND5B4
-- Compiling module OBUF_HSTL_I_18
-- Compiling module NOR4
-- Compiling module IOBUF_LVTTL_S_24
-- Compiling module OBUF_LVCMOS25_S_6
-- Compiling module MUXF8_D
-- Compiling module RAMB36
-- Compiling module OBUFT_SSTL2_I_DCI
-- Compiling module OBUF_SSTL3_II
-- Compiling module OBUF_LVCMOS12_F_6
-- Compiling module IBUFDS_LVDS_25_DCI
-- Compiling module RAMB16_S1
-- Compiling module IOBUF_S_12
-- Compiling module ICAP_VIRTEX6
-- Compiling module TEMAC_SINGLE
-- Compiling module LDCP_1
-- Compiling module OBUFDS_LDT_25
-- Compiling module IBUF_LVCMOS18
-- Compiling module OBUFT_HSTL_II_DCI
-- Compiling module XOR2
-- Compiling module BUFGMUX_CTRL
-- Compiling module LDE
-- Compiling module RAMB16BWE_S18
-- Compiling module OBUF_LVCMOS15_F_8
-- Compiling module OBUF_LVCMOS33_F_6
-- Compiling module RAMB16BWER
-- Compiling module OBUF_LVTTL_S_12
-- Compiling module OBUF_LVCMOS18_S_16
-- Compiling module IBUF_GTL_DCI
-- Compiling module FIFO36
-- Compiling module BUFIODQS
-- Compiling module XNOR5
-- Compiling module NOR5B2
-- Compiling module OBUFDS_ULVDS_25
-- Compiling module OR3B3
-- Compiling module OBUF_LVDCI_18
-- Compiling module OBUF_F_2
-- Compiling module OBUF_GTLP_DCI
-- Compiling module IBUFG_HSTL_IV
-- Compiling module IBUFG_SSTL2_I_DCI
-- Compiling module IBUFG_LVCMOS2
-- Compiling module OBUF_SSTL18_I
-- Compiling module OBUFTDS_BLVDS_25
-- Compiling module GTXE1
-- Compiling module IBUFG_HSTL_II
-- Compiling module IOBUF_LVCMOS18_F_4
-- Compiling module OBUFDS_LVDS_33
-- Compiling module OBUF_GTLP
-- Compiling module OBUF_LVCMOS15_S_16
-- Compiling module MUXF6_D
-- Compiling module IBUFG_HSTL_II_DCI
-- Compiling module FDR_1
-- Compiling module NOR2B2
-- Compiling module DCM_BASE
-- Compiling module OBUFT_LVCMOS15_S_4
-- Compiling module OR4B3
-- Compiling module IBUFGDS_LVDS_25_DCI
-- Compiling module IBUFG_LVDCI_DV2_33
-- Compiling module OBUF_S_8
-- Compiling module STARTUP_SPARTAN6
-- Compiling module OBUFT_LVCMOS18_F_4
-- Compiling module MUXF6
-- Compiling module IOBUF_LVTTL_S_2
-- Compiling module IODELAY
-- Compiling module OR4B2
-- Compiling module IOBUF_LVCMOS33_F_16
-- Compiling module IOBUF_GTLP
-- Compiling module XORCY_L
-- Compiling module OBUFT_S_6
-- Compiling module IBUFG_LVDCI_15
-- Compiling module OBUF_LVTTL_F_6
-- Compiling module OBUFT_F_16
-- Compiling module RAMB16_S2_S9
-- Compiling module IOBUF_LVCMOS15_S_4
-- Compiling module IOBUF_LVPECL
-- Compiling module IOBUF_LVTTL_F_8
-- Compiling module IBUF_LVDCI_15
-- Compiling module OBUF_SSTL18_II_DCI
-- Compiling module XNOR4
-- Compiling module IBUFG_GTL_DCI
-- Compiling module IBUFG_SSTL18_II
-- Compiling module NOR5B3
-- Compiling module IBUFGDS_LVPECL_25
-- Compiling module OBUFT_LVCMOS33_S_12
-- Compiling module LD_1
-- Compiling module OR3B2
-- Compiling module BUFG_LB
-- Compiling module OBUF_LVCMOS18_S_8
-- Compiling module NAND4B4
-- Compiling module MMCM_BASE
-- Compiling module OBUFT_LVDCI_33
-- Compiling module LDCPE_1
-- Compiling module IBUF_GTLP
-- Compiling module XOR3
-- Compiling module IBUF_HSTL_IV
-- Compiling module RAMB16
-- Compiling module IBUF_LVCMOS2
-- Compiling module OBUF_LVCMOS15
-- Compiling module DSP48E
-- Compiling module OBUFT_HSTL_III_DCI_18
-- Compiling module OBUFT_LVCMOS25_S_12
-- Compiling module IBUF_HSTL_II
-- Compiling module IOBUF_HSTL_II_DCI_18
-- Compiling module MUXF7_L
-- Compiling module FIFO16
-- Compiling module OBUFTDS_LVPECL_25
-- Compiling module OBUFT_GTL
-- Compiling module RAMB16_S4_S36
-- Compiling module ROM32X1
-- Compiling module OBUFT_LVTTL_F_4
-- Compiling module OBUFT_LVCMOS25
-- Compiling module OBUF_HSTL_III
-- Compiling module OBUF_S_12
-- Compiling module LDC_1
-- Compiling module SRL16
-- Compiling module RAM16X2S
-- Compiling module OBUF_HSTL_IV_DCI
-- Compiling module OBUF_LVCMOS18_F_2
-- Compiling module IBUF_HSTL_IV_18
-- Compiling module IOBUF_LVCMOS25_F_16
-- Compiling module IOBUF_PCI33_3
-- Compiling module AND5B5
-- Compiling module NOR5
-- Compiling module RAMB16_S1_S4
-- Compiling module RAMB16_S2_S18
-- Compiling module NAND2
-- Compiling module OBUFT_GTL_DCI
-- Compiling module OBUFT_F_6
-- Compiling module OBUF_LVCMOS18_F_16
-- Compiling module OBUF_LVTTL_F_12
-- Compiling module SYSMON
-- Compiling module OBUFT_LVCMOS18_S_4
-- Compiling module RAMB18SDP
-- Compiling module IOBUF_LVTTL_F_2
-- Compiling module OBUFT_SSTL3_II
-- Compiling module RAM32X4S
-- Compiling module FDCPE
-- Compiling module SRLC16
-- Compiling module IOBUF_LVTTL_S_8
-- Compiling module OBUFTDS_LDT_25
-- Compiling module IBUFGDS_LVDS_25
-- Compiling module IOBUF_F_12
-- Compiling module FD
-- Compiling module OBUF_LVTTL_S_6
-- Compiling module IBUF_HSTL_II_DCI_18
-- Compiling module IOBUF_LVCMOS15_F_4
-- Compiling module IOBUF_LVTTL_F_24
-- Compiling module OBUFT_GTLP_DCI
-- Compiling module OBUF_HSTL_III_DCI
-- Compiling module OBUFT_LVDCI_18
-- Compiling module OBUF_LVCMOS18_F_8
-- Compiling module LUT4_D
-- Compiling module OBUF_LVCMOS15_F_16
-- Compiling module OR2B1
-- Compiling module OBUF_GTL_DCI
-- Compiling module IOBUF_SSTL2_II_DCI
-- Compiling module OBUFT_SSTL18_I
-- Compiling module OBUF_LVPECL
-- Compiling module LUT3_D
-- Compiling module OBUF_LVCMOS18_S_2
-- Compiling module OR5B1
-- Compiling module IBUFDS_GTXE1
-- Compiling module OBUF_SSTL18_I_DCI
-- Compiling module ROM256X1
-- Compiling module OBUFT_LVTTL_S_4
-- Compiling module IOBUF_HSTL_II_DCI
-- Compiling module OBUFT_SSTL18_II_DCI
-- Compiling module IBUF_HSTL_I_DCI_18
-- Compiling module OBUF_LVCMOS33_S_12
-- Compiling module RAMB16BWE
-- Compiling module DCM_PS
-- Compiling module MUXF7_D
-- Compiling module OBUFT_LVTTL_S_6
-- Compiling module FDS_1
-- Compiling module IBUFG_GTLP
-- Compiling module NOR3B2
-- Compiling module OR5B3
-- Compiling module RAM16X1D_1
-- Compiling module BUFGMUX
-- Compiling module NOR4B2
-- Compiling module IBUFDS_LVDSEXT_25_DCI
-- Compiling module IBUF_LVDCI_DV2_15
-- Compiling module OBUFT_PCIX66_3
-- Compiling module IBUF_LVPECL
-- Compiling module IDDR2
-- Compiling module IOBUF_GTL_DCI
-- Compiling module IOBUF_LVCMOS33_F_8
-- Compiling module OBUF_LVTTL_S_4
-- Compiling module IOBUF_LVCMOS25_F_2
-- Compiling module IBUF_HSTL_III_DCI_18
-- Compiling module IOBUF_LVTTL_S_16
-- Compiling module IOBUF_LVCMOS15_F_6
-- Compiling module XORCY_D
-- Compiling module OBUFT_LVTTL_F_12
-- Compiling module OBUFDS_LVDSEXT_25
-- Compiling module IOBUF_HSTL_III_18
-- Compiling module IOBUF_LVCMOS12_S_2
-- Compiling module NAND5B5
-- Compiling module OBUFT_LVCMOS18_S_6
-- Compiling module AND4B4
-- Compiling module OBUF_LVCMOS25_S_12
-- Compiling module IBUFG_HSTL_I_DCI_18
-- Compiling module IOBUF_LVCMOS12_F_8
-- Compiling module OBUFT_LVDCI_DV2_33
-- Compiling module FDPE_1
-- Compiling module IOBUF_LVCMOS25_S_8
-- Compiling module IOBUF_LVCMOS33_S_2
-- Compiling module IBUFG_PCI33_3
-- Compiling module OBUFT_F_4
-- Compiling module IBUFDS_LVDSEXT_33_DCI
-- Compiling module IOBUF_LVCMOS25_S_24
-- Compiling module LUT4_L
-- Compiling module AND2
-- Compiling module OR4
-- Compiling module OBUFT_LVDS
-- Compiling module RAMB16_S2
-- Compiling module BUFGMUX_VIRTEX4
-- Compiling module OBUFT_SSTL2_II
-- Compiling module IBUFG_SSTL2_II_DCI
-- Compiling module IBUF_HSTL_IV_DCI
-- Compiling module OBUFT_LVTTL_F_6
-- Compiling module OBUFT_SSTL3_II_DCI
-- Compiling module IOBUF_LVCMOS18_S_12
-- Compiling module OBUF_PCIX
-- Compiling module OBUF_PCI33_3
-- Compiling module BSCAN_SPARTAN3A
-- Compiling module SRLC16_1
-- Compiling module ICAP_VIRTEX5
-- Compiling module OBUFT_LVCMOS18_F_16
-- Compiling module LUT3_L
-- Compiling module RAMB16_S1_S18
-- Compiling module IOBUF_LVDCI_15
-- Compiling module IOBUF_LVCMOS15_S_12
-- Compiling module OBUFTDS_LVDSEXT_33
-- Compiling module OBUFT_PCI33_3
-- Compiling module RAMB16_S18_S18
-- Compiling module NOR5B1
-- Compiling module IOBUF_LVCMOS12_F_2
-- Compiling module IOBUF_LVCMOS25_S_2
-- Compiling module IOBUF_LVCMOS33_S_8
-- Compiling module OBUF_LVTTL_F_4
-- Compiling module RAMB16_S4_S4
-- Compiling module OBUFT_S_24
-- Compiling module IOBUF_LVCMOS15_S_6
-- Compiling module IBUFG_HSTL_IV_DCI_18
-- Compiling module AMS_DAC
-- Compiling module IOBUF_LVCMOS33_S_24
-- Compiling module IOBUF_LVCMOS33_F_2
-- Compiling module IOBUF_LVCMOS25_F_8
-- Compiling module BSCAN_SPARTAN3
-- Compiling module OBUFT_S_4
-- Compiling module OBUFT_LVCMOS15_F_16
-- Compiling module OBUFT_LVDCI_DV2_18
-- Compiling module OBUFT_LVCMOS18_F_6
-- Compiling module IODELAYE1
-- Compiling module OBUF_LVDCI_DV2_25
-- Compiling module IOBUF_LVCMOS12_S_8
-- Compiling module FIFO18_36
-- Compiling module CLKDLLHF
-- Compiling module NOR2B1
-- Compiling module IBUF_LVTTL
-- Compiling module OBUFT_AGP
-- Compiling module RAM16X1D
-- Compiling module IOBUF_S_2
-- Compiling module LUT2_D
-- Compiling module OBUFT_LVCMOS15_S_6
-- Compiling module IOBUF_HSTL_IV_18
-- Compiling module IBUF_SSTL18_II
-- Compiling module OR4B1
-- Compiling module OBUFDS_BLVDS_25
-- Compiling module MUXF5
-- Compiling module RAM64X1S_1
-- Compiling module CAPTURE_SPARTAN3A
-- Compiling module OBUFT_LVCMOS25_S_2
-- Compiling module OBUFT_LVCMOS33_S_8
-- Compiling module OBUFT_HSTL_III_18
-- Compiling module RAM16X4S
-- Compiling module OBUFT_LVCMOS12_F_2
-- Compiling module MULT_AND
-- Compiling module OBUFTDS_ULVDS_25
-- Compiling module IBUF_LVDCI_DV2_25
-- Compiling module IOBUF_LVCMOS18
-- Compiling module OBUFT_LVCMOS12_S_8
-- Compiling module IOBUF_LVCMOS18_F_6
-- Compiling module IBUFGDS_LVDSEXT_25_DCI
-- Compiling module LDP_1
-- Compiling module IOBUF_LVDCI_DV2_18
-- Compiling module LUT5_D
-- Compiling module IBUF_PCIX
-- Compiling module IOBUF_F_8
-- Compiling module OBUF_LVCMOS33_F_12
-- Compiling module OR3B1
-- Compiling module OBUFT_LVCMOS33_F_2
-- Compiling module OBUFT_LVCMOS25_F_8
-- Compiling module OBUFT_HSTL_I_18
-- Compiling module OBUF_PCIX66_3
-- Compiling module IBUF_HSTL_IV_DCI_18
-- Compiling module IOBUF_SSTL3_II_DCI
-- Compiling module OBUF_LVCMOS33_F_4
-- Compiling module IBUFG_HSTL_III_18
-- Compiling module OBUF_LVCMOS25_F_12
-- Compiling module ICAP_VIRTEX4
-- Compiling module OBUFT_HSTL_I
-- Compiling module OBUFT_LVTTL_S_12
-- Compiling module OBUFTDS_LVDS_33
-- Compiling module OBUF_LVCMOS12_F_4
-- Compiling module IOBUF_PCIX
-- Compiling module AND3
-- Compiling module RAM32X1S_1
-- Compiling module OR5
-- Compiling module OBUF_LVCMOS25_S_4
-- Compiling module FIFO36_72
-- Compiling module IOBUF_LVTTL_F_16
-- Compiling module FDCP
-- Compiling module OBUFT_LVCMOS12_S_2
-- Compiling module OBUFT_LVCMOS18_S_16
-- Compiling module IOBUF_LVCMOS12
-- Compiling module IBUFGDS_LVDSEXT_33_DCI
-- Compiling module IOBUF_LVDCI_25
-- Compiling module OBUFT_CTT
-- Compiling module IOBUF_F_2
-- Compiling module IBUFDS_LVDS_25
-- Compiling module OBUFT_LVCMOS15_F_6
-- Compiling module OBUF_SSTL2_II
-- Compiling module RAMB16BWE_S36_S9
-- Compiling module OBUFT_LVCMOS33_F_8
-- Compiling module OBUFT_LVCMOS25_F_2
-- Compiling module IOBUF_LVCMOS33
-- Compiling module FRAME_ECC_VIRTEX6
-- Compiling module NAND5B4
-- Compiling module IOBUF_S_8
-- Compiling module OBUFT_HSTL_II_18
-- Compiling module OBUFT_LVCMOS25_S_8
-- Compiling module IOBUF_LVCMOS18_F_12
-- Compiling module RAMB16_S36
-- Compiling module OBUFT_LVCMOS33_S_2
-- Compiling module OBUFT_SSTL3_I_DCI
-- Compiling module IOBUF_LVDCI_DV2_33
-- Compiling module IBUFDS_LVDSEXT_25
-- Compiling module OBUFT_LVCMOS12_F_8
-- Compiling module IOBUF_LVCMOS25_F_24
-- Compiling module OBUF_HSTL_III_DCI_18
-- Compiling module LDE_1
-- Compiling module IOBUF_LVCMOS18_S_6
-- Compiling module MUXF6_L
-- Compiling module OBUF_LVDCI_DV2_15
-- Compiling module IOBUF_HSTL_IV
-- Compiling module RAMB16_S9
-- Compiling module MULT18X18
-- Compiling module IOBUF_LVCMOS2
-- Compiling module IOBUF_HSTL_IV_DCI_18
-- Compiling module IOBUF_LVCMOS33_F_24
-- Compiling module FDC
-- Compiling module OBUF_HSTL_I_DCI
-- Compiling module RAMB16BWE_S36_S36
-- Compiling module OBUFDS_LVPECL_33
-- Compiling module IOBUF_HSTL_II
-- Compiling module FDRS_1
-- Compiling module NOR4B3
-- Compiling module DCM
-- Compiling module MUXF8_L
-- Compiling module OBUFT_LVCMOS15_S_16
-- Compiling module OBUF_LVCMOS33_S_4
-- Compiling module OR2B2
-- Compiling module IBUFG_LVTTL
-- Compiling module OBUFT_F_24
-- Compiling module IOBUF_SSTL18_II
-- Compiling module OBUF_LVCMOS25_F_4
-- Compiling module NOR3B3
-- Compiling module OR5B2
-- Compiling module IOBUF_LVCMOS15_F_12
-- Compiling module IBUFG_SSTL3_I_DCI
-- Compiling module OBUF_LVCMOS12_S_4
-- Compiling module FDRS
-- Compiling module RAM32X2S
-- Compiling module IBUF_PCI33_3
-- Compiling module OBUF_LVTTL
-- Compiling module IBUFG_LVDCI_DV2_25
-- Compiling module OBUF_LVCMOS15_F_4
-- Compiling module OBUFT_PCIX
-- Compiling module IOBUF_PCIX66_3
-- Compiling module IBUFG_SSTL3_II
-- Compiling module OBUF_LVDS
-- Compiling module LUT6_D
-- Compiling module IBUF_GTL
-- Compiling module IDELAY
-- Compiling module IOBUF_LVCMOS15_F_16
-- Compiling module IBUFDS_LDT_25
-- Compiling module OBUF_LVCMOS18
-- Compiling module OBUFT_LVCMOS33_S_24
-- Compiling module LUT1_D
-- Compiling module IBUFG_PCI66_3
-- Compiling module OBUFDS_LVDS_25
-- Compiling module RAMB16_S1_S36
-- Compiling module OBUFT_LVPECL
-- Compiling module OBUF_HSTL_I_DCI_18
-- Compiling module BSCAN_VIRTEX4
-- Compiling module IBUF_SSTL3_II
-- Compiling module LDCP
-- Compiling module OBUF_SSTL2_I
-- Compiling module CLKDLL
-- Compiling module OBUF_HSTL_II_DCI_18
-- Compiling module RAMB16_S1_S9
-- Compiling module IBUFGDS_LDT_25
-- Compiling module BUFIO2
-- Compiling module OBUFT_LVCMOS15_S_12
-- Compiling module OBUFT_LVCMOS15_S_8
-- Compiling module ODDR2
-- Compiling module IOBUF_LVCMOS18_F_16
-- Compiling module OBUF_S_4
-- Compiling module RAMB36SDP
-- Compiling module IBUFG_SSTL18_I
-- Compiling module OBUF_S_24
-- Compiling module AND3B1
-- Compiling module OBUFT_LVCMOS33_S_6
-- Compiling module IBUFG_LVDCI_18
-- Compiling module IBUFG_GTLP_DCI
-- Compiling module RAMB16_S18_S36
-- Compiling module OBUF_AGP
-- Compiling module IOBUF_LVCMOS18_S_2
-- Compiling module NAND5
-- Compiling module IBUF_SSTL18_I
-- Compiling module OBUFT_LVCMOS12_S_6
-- Compiling module OBUF_SSTL2_II_DCI
-- Compiling module OBUFT_LVCMOS18_S_12
-- Compiling module FDRE_1
-- Compiling module IOBUF_LVCMOS18_F_8
-- Compiling module RAMB16_S2_S4
-- Compiling module IBUFDS_BLVDS_25
-- Compiling module IOBUF_F_6
-- Compiling module OBUFT_LVCMOS15_F_2
-- Compiling module OBUFT_SSTL2_I
-- Compiling module OBUFT_LVCMOS25_S_24
-- Compiling module IBUF_LVDCI_18
-- Compiling module AND4B1
-- Compiling module IBUF_GTLP_DCI
-- Compiling module OBUFT_LVCMOS25_F_6
-- Compiling module AMS_ADC
-- Compiling module OBUFT_LVTTL_S_16
-- Compiling module FDR
-- Compiling module OBUFT_HSTL_IV_DCI_18
-- Compiling module OBUFT_LVDCI_15
-- Compiling module GTPA1_DUAL
-- Compiling module IOBUF_F_24
-- Compiling module OBUFT_PCI66_3
-- Compiling module OBUF_LVCMOS15_S_4
-- Compiling module AND5B2
-- Compiling module NOR2
-- Compiling module OBUF_LVCMOS33
-- Compiling module IOBUF_LVTTL_F_12
-- Compiling module MUXF5_L
-- Compiling module IOBUF_GTL
-- Compiling module NAND3B3
-- Compiling module IOBUF_SSTL2_II
-- Compiling module XOR4
-- Compiling module AND2B2
-- Compiling module LDC
-- Compiling module IBUFG_AGP
-- Compiling module IBUFGDS_LVDSEXT_25
-- Compiling module NAND4B3
-- Compiling module OBUF_LVTTL_F_24
-- Compiling module OBUF_LVCMOS25_F_16
-- Compiling module IBUF_HSTL_I_DCI
-- Compiling module OBUF_SSTL18_II
-- Compiling module OBUF_LVDCI_25
-- Compiling module OBUF_LVCMOS12
-- Compiling module OBUF_PCI66_3
-- Compiling module BUFGMUX_1
-- Compiling module IBUFG_SSTL2_I
-- Compiling module IBUFDS_LVPECL_25
-- Compiling module IOBUF_LVCMOS18_F_2
-- Compiling module CAPTURE_VIRTEX5
-- Compiling module OBUFT_LVCMOS15_F_8
-- Compiling module IBUFG_LVDCI_33
-- Compiling module XNOR3
-- Compiling module OBUF_LVCMOS33_F_16
-- Compiling module NOR5B4
-- Compiling module IBUF_LVCMOS25
-- Compiling module OBUFT_LVCMOS33_F_6
-- Compiling module OBUF_F_4
-- Compiling module ICAP_SPARTAN3A
-- Compiling module STARTUP_VIRTEX4
-- Compiling module IOBUF_S_6
-- Compiling module OBUFT_LVCMOS15_S_2
-- Compiling module OBUFT_LVCMOS25_S_6
-- Compiling module BSCAN_SPARTAN6
-- Compiling module OBUFT_LVCMOS12_F_6
-- Compiling module USR_ACCESS_VIRTEX5
-- Compiling module MUXCY_L
-- Compiling module IBUF_LVDCI_33
-- Compiling module IOBUF_LVCMOS18_S_8
-- Compiling module IBUFG_LVCMOS25
-- Compiling module IOBUF_SSTL18_II_DCI
-- Compiling module RAM128X1S_1
-- Compiling module IOBUF_LVCMOS33_F_6
-- Compiling module OBUFT_LVCMOS15_F_12
-- Compiling module IBUFG_HSTL_I_18
-- Compiling module USR_ACCESS_VIRTEX4
-- Compiling module IOBUF_LVCMOS15_F_8
-- Compiling module OBUFT_LVCMOS18_F_2
-- Compiling module OBUFT_LVCMOS18
-- Compiling module IOBUF_LVTTL_S_4
-- Compiling module STARTUP_VIRTEX5
-- Compiling module DSP48
-- Compiling module IBUF_HSTL_II_DCI
-- Compiling module OR4B4
-- Compiling module IOBUF_LVCMOS15_S_16
-- Compiling module IBUF_SSTL2_I_DCI
-- Compiling module OBUFT_LVCMOS18_S_8
-- Compiling module OBUF_CTT
-- Compiling module CAPTURE_VIRTEX4
-- Compiling module IOBUF_SSTL3_I
-- Compiling module XNOR2
-- Compiling module FDP_1
-- Compiling module OBUFT_LVCMOS33_F_24
-- Compiling module NOR5B5
-- Compiling module IOBUF_LVCMOS12_F_6
-- Compiling module RAMB16_S18
-- Compiling module IOBUF_LVCMOS25_S_6
-- Compiling module IBUFG_LVDCI_DV2_15
-- Compiling module BUFGCE_1
-- Compiling module IOBUF_LVCMOS15_S_2
-- Compiling module OBUFT_LVTTL
-- Compiling module SRL32E
-- Compiling module OBUFT_LVCMOS25_F_24
-- Compiling module RAMB16BWE_S36_S18
-- Compiling module IBUF_HSTL_I
-- Compiling module IBUF_SSTL2_I
-- Compiling module OBUFT_LVTTL_S_8
-- Compiling module OBUF_HSTL_III_18
-- Compiling module NAND4B2
-- Compiling module IBUFGDS_LVDS_33
-- Compiling module OBUFT_LVCMOS18_F_12
-- Compiling module XOR5
-- Compiling module RAM32X8S
-- Compiling module IODELAY2
-- Compiling module IBUFGDS_BLVDS_25
-- Compiling module IOBUF_HSTL_II_18
-- Compiling module NAND3B2
-- Compiling module OBUF_LVCMOS18_F_4
-- Compiling module AND5B3
-- Compiling module IOBUF_PCI33_5
-- Compiling module NOR3
-- Compiling module RAMB16_S1_S2
-- Compiling module FDCP_1
-- Compiling module OBUF_F_24
-- Compiling module OBUFT_LVTTL_F_2
-- Compiling module IOBUF_LVCMOS18_S_16
-- Compiling module RAMB16_S9_S9
-- Compiling module FDS
-- Compiling module OBUFT_LVCMOS18_S_2
-- Compiling module OBUF_LVCMOS25_S_16
-- Compiling module OBUF_LVDCI_15
-- Compiling module IOBUF_LVTTL_F_4
-- Compiling module NAND2B1
-- Compiling module OBUFT_SSTL18_I_DCI
-- Compiling module IBUF_SSTL2_II_DCI
-- Compiling module OBUFT_LVCMOS33
-- Compiling module IOBUF_LVCMOS33_S_6
-- Compiling module NAND4
-- Compiling module OBUFTDS_LVPECL_33
-- Compiling module IOBUF_LVCMOS15_S_8
-- Compiling module OBUF_LVTTL_S_24
-- Compiling module IBUF_LVDS
-- Compiling module OBUFT_HSTL_III_DCI
-- Compiling module IOBUF_LVCMOS25_F_6
-- Compiling module IBUF_PCI66_3
-- Compiling module IOBUF_LVTTL_S_12
-- Compiling module IOBUF_LVCMOS15_F_2
-- Compiling module OBUFT_LVCMOS12
-- Compiling module OBUFT_LVTTL_F_16
-- Compiling module OBUFT_LVCMOS18_F_8
-- Compiling module OBUFT_LVDCI_25
-- Compiling module NAND5B1
-- Compiling module IOBUF_LVCMOS12_S_6
-- Compiling module FDE_1
-- Compiling module IOBUF_S_24
-- Compiling module IBUFG_HSTL_I_DCI
-- Compiling module IBUFGDS_LVPECL_33
-- Compiling module IBUFG_LVCMOS15
-- Compiling module OBUFT_HSTL_IV_18
-- Compiling module IBUFG_CTT
-- Compiling module IBUF_HSTL_III
-- Compiling module OBUFT_LVTTL_F_8
-- Compiling module CAPTURE_SPARTAN3
-- Compiling module BSCAN_VIRTEX5
-- Compiling module IBUF_LVCMOS15
-- Compiling module OBUF_LVCMOS33_S_16
-- Compiling module OBUF_SSTL3_I_DCI
-- Compiling module OBUFT_LVTTL_S_2
-- Compiling module IBUFG_HSTL_III
-- Compiling module OBUF_LVCMOS18_S_4
-- Compiling module IOBUF_LVDS
-- Compiling module FDCE_1
-- Compiling module SRL16_1
-- Compiling module IBUF_SSTL3_I_DCI
-- Compiling module OR5B5
-- Compiling module OBUF_LVCMOS18_S_6
-- Compiling module OBUF_LVDCI_DV2_33
-- Compiling module OBUFT_HSTL_II_DCI_18
-- Compiling module OBUF_HSTL_IV_18
-- Compiling module OBUF_LVCMOS33_F_24
-- Compiling module RAMB18
-- Compiling module IBUFG_HSTL_II_18
-- Compiling module IOBUFDS_BLVDS_25
-- Compiling module FIFO18
-- Compiling module RAM32X1D_1
-- Compiling module IBUFG_SSTL3_I
-- Compiling module RAMB16BWE_S36
-- Compiling module RAMB16BWE_S18_S18
-- Compiling module OBUF_LVCMOS15_F_12
-- Compiling module NOR4B4
-- Compiling module DSP48A1
-- Compiling module OBUFTDS_LVDSEXT_25
-- Compiling module OBUFT_LVTTL_S_24
-- Compiling module AND3B2
-- Compiling module RAMB16BWE_S18_S9
-- Compiling module IOBUF_HSTL_I
-- Compiling module IOBUF_F_16
-- Compiling module NAND5B3
-- Compiling module IOBUF_LVCMOS12_S_4
-- Compiling module OBUF_LVTTL_S_2
-- Compiling module IOBUF_HSTL_III
-- Compiling module SRL16E_1
-- Compiling module IOBUF_LVCMOS25_F_4
-- Compiling module OBUFT_S_8
-- Compiling module RAM64X1D_1
-- Compiling module OBUF_LVTTL_F_8
-- Compiling module IOBUF_LVCMOS33_S_4
-- Compiling module IBUFG_PCI33_5
-- Compiling module FD_1
-- Compiling module IOBUF_LVCMOS15
-- Compiling module OBUF_LVTTL_F_16
-- Compiling module OBUF_LVCMOS18_F_12
-- Compiling module OBUFT_F_2
-- Compiling module OBUF_LVCMOS25_F_24
-- Compiling module IOBUF_CTT
-- Compiling module AND4B2
-- Compiling module IOBUF_LVTTL_F_6
-- Compiling module OBUFT_GTLP
-- Compiling module IOBUF_LVDCI_DV2_15
-- Compiling module IOBUF_HSTL_IV_DCI
-- Compiling module RAMB16_S4
-- Compiling module OBUF_PCI33_5
-- Compiling module OBUF_S_16
-- Compiling module OBUF_LVDCI_DV2_18
-- Compiling module OBUFT_LVDCI_DV2_25
-- Compiling module RAMB16_S9_S18
-- Compiling module OBUF_LVCMOS18_F_6
-- Compiling module IOBUF_LVCMOS25_F_12
-- Compiling module AND4
-- Compiling module OBUFT_SSTL3_I
-- Compiling module OBUF_HSTL_I
-- Compiling module AND5B1
-- Compiling module OR2
-- Compiling module OBUF_HSTL_IV_DCI_18
-- Compiling module OBUFDS_LVDSEXT_33
-- Compiling module AND2B1
-- Compiling module IBUFGDS_ULVDS_25
-- Compiling module RAMB8BWER
-- Compiling module DSP48A
-- Compiling module IBUFGDS_DIFF_OUT
-- Compiling module OBUFT_LVCMOS25_S_16
-- Compiling module IBUF_HSTL_III_18
-- Compiling module IOBUF_LVCMOS25_S_4
-- Compiling module OBUF_LVTTL_F_2
-- Compiling module OBUFT_F_12
-- Compiling module OBUF_SSTL3_I
-- Compiling module OBUF_SSTL2_I_DCI
-- Compiling module OBUFT_F_8
-- Compiling module SRLC16E_1
-- Compiling module PLL_ADV
-- Compiling module CAPTURE_VIRTEX6
-- Compiling module OBUFT_PCI33_5
-- Compiling module IBUFG_HSTL_III_DCI_18
-- Compiling module IOBUF_LVTTL
-- Compiling module OBUFT_LVCMOS33_S_16
-- Compiling module IOBUF_LVCMOS12_F_4
-- Compiling module CLKDLLE
-- Compiling module IOBUF_LVTTL_S_6
-- Compiling module IOBUF_LVCMOS33_F_12
-- Compiling module OBUF_LVTTL_S_8
-- Compiling module IOBUF_LVCMOS33_F_4
-- Compiling module OBUF_HSTL_II_DCI
-- Compiling module IBUFG_LVDS
-- Compiling module OBUF_SSTL3_II_DCI
-- Compiling module OBUFT_S_2
-- Compiling module USR_ACCESS_VIRTEX6
-- Compiling module IBUF_CTT
-- Compiling module IBUFG_SSTL2_II
-- Compiling module IOBUF_AGP
-- Compiling module OBUFT_LVCMOS12_F_4
-- Compiling module OBUF_LVCMOS15_S_12
-- Compiling module PLL_BASE
-- Compiling module OBUFT_SSTL18_II
-- Compiling module LD
-- Compiling module STARTUP_VIRTEX6
-- Compiling module IBUF_SSTL3_II_DCI
-- Compiling module IOBUF_S_4
-- Compiling module IBUF_HSTL_II_18
-- Compiling module IBUFG_HSTL_I
-- Compiling module STARTUP_SPARTAN3
-- Compiling module IBUF_SSTL18_II_DCI
-- Compiling module RAMB16_S2_S36
-- Compiling module ROM128X1
-- Compiling module OBUFT_LVCMOS25_S_4
-- Compiling module IBUFG_SSTL18_I_DCI
-- Compiling module OBUFT_HSTL_I_DCI_18
-- Compiling module IOBUF_PCI66_3
-- Compiling module OBUFDS_LVPECL_25
-- Compiling module OBUF_LVCMOS33_S_24
-- Compiling module OBUFT_LVCMOS33_F_4
-- Compiling module IBUF_SSTL2_II
-- Compiling module FDRSE
-- Compiling module OBUF_F_6
-- Compiling module IBUF_HSTL_I_18
-- Compiling module IBUFG_HSTL_III_DCI
-- Compiling module RAMB16_S36_S36
-- Compiling module OBUFT_HSTL_IV_DCI
-- Compiling module FDCPE_1
-- Compiling module IBUFG_GTL
-- Compiling module OBUF_LVCMOS12_S_8
-- Compiling module OBUF_LVCMOS25_S_24
-- Compiling module LUT6_L
-- Compiling module RAM16X1S_1
-- Compiling module IBUFDS_LVDSEXT_33
-- Compiling module IOBUF_LVDCI_DV2_25
-- Compiling module MULT18X18SIO
-- Compiling module KEY_CLEAR
-- Compiling module OBUF_LVCMOS18_S_12
-- Compiling module NAND4B1
-- Compiling module OBUF_LVCMOS33_F_2
-- Compiling module OBUF_LVTTL_S_16
-- Compiling module IOBUF_LVCMOS25
-- Compiling module OBUF_LVCMOS25_F_8
-- Compiling module OBUF_LVCMOS15_S_6
-- Compiling module AND5
-- Compiling module FDSE_1
-- Compiling module RAMB16_S1_S1
-- Compiling module OR3
-- Compiling module IBUF_LVDCI_DV2_18
-- Compiling module IBUFG_HSTL_IV_DCI
-- Compiling module OBUF_LVCMOS25_S_2
-- Compiling module IBUFDS_LVDS_33
-- Compiling module OBUF_LVCMOS33_S_8
-- Compiling module NAND3B1
-- Compiling module FDC_1
-- Compiling module IOBUF_LVDCI_33
-- Compiling module OBUFT_LVTTL_F_24
-- Compiling module LUT1_L
-- Compiling module FDP
-- Compiling module OBUF_LVCMOS12_F_2
-- Compiling module IBUFG_SSTL18_II_DCI
-- Compiling module IOBUF_S_16
-- Compiling module IOBUF_F_4
-- Compiling module NAND2B2
-- Compiling module OBUFT_LVCMOS25_F_16
-- Compiling module AND4B3
-- Compiling module IBUF_PCIX66_3
-- Compiling module IBUF_AGP
-- Compiling module OBUFT_LVCMOS25_F_4
-- Compiling module OBUFT_LVCMOS12_S_4
-- Compiling module RAMB16_S4_S9
-- Compiling module LDCPE
-- Compiling module OBUFTDS_LVDS_25
-- Compiling module STARTUP_SPARTAN3A
-- Compiling module IBUFDS_ULVDS_25
-- Compiling module OBUFT_LVDCI_DV2_15
-- Compiling module IOBUF_LVCMOS25_S_12
-- Compiling module IBUFG_PCIX66_3
-- Compiling module MUXCY_D
-- Compiling module IBUF_SSTL3_I
-- Compiling module IOBUF_SSTL3_II
-- Compiling module NAND5B2
-- Compiling module LDPE_1
-- Compiling module OBUF_F_16
-- Compiling module OBUF_S_6
-- Compiling module OBUFT_LVCMOS33_S_4
-- Compiling module AND3B3
-- Compiling module IOBUF_LVCMOS33_S_12
-- Compiling module OBUF_GTL
-- Compiling module FDE
-- Compiling module MUXF5_D
-- Compiling module IOBUF_SSTL2_I
-- Compiling module OBUF_LVCMOS25_S_8
-- Compiling module OBUF_LVCMOS33_S_2
-- Compiling module IOBUF_HSTL_I_18
-- Compiling module OBUF_LVCMOS12_F_8
-- Compiling module RAM16X8S
-- Compiling module BSCAN_VIRTEX6
-- Compiling module OBUF_LVCMOS12_S_2
-- Compiling module IBUF_LVDCI_DV2_33
-- Compiling module IOBUF_SSTL18_I
-- Compiling module OBUFT_LVCMOS33_F_16
-- Compiling module IBUF_PCI33_5
-- Compiling module IOBUF_LVDCI_18
-- Compiling module OBUF_LVCMOS15_F_6
-- Compiling module RAMB16_S4_S18
-- Compiling module MULT18X18S
-- Compiling module IOBUF_GTLP_DCI
-- Compiling module OBUFT_S_12
-- Compiling module FDRSE_1
-- Compiling module OBUF_LVCMOS33_F_8
-- Compiling module OBUF_LVCMOS25_F_2
-- Compiling module IBUFGDS
-- Compiling module OR5B4

Top level modules:
	OSERDESE1
	IBUFDS_GTE2
	HBM_TWO_STACK_INTF
	XPIO_VREF
	GTYE5_QUAD
	NOC_NPP_RPTR
	IBUFDS_DIFF_OUT_INTERMDISABLE
	RXTX_BITSLICE
	ME_NOC_M_AXI
	LOOKAHEAD8
	BUFG_FABRIC
	RAM256X1S
	AIE_PL_M_AXIS128
	BUFG
	OBUFTDS_DCIEN
	RAM32X16DR8
	DSP_OUTPUT
	ZHOLD_DELAY
	DSP_MULTIPLIER
	VCC
	IDELAYCTRL
	IOBUFDS
	RAMB18E5
	BUFCE_ROW
	IDDR_2CLK
	TX_BITSLICE_TRI
	XPIPE_QUAD
	BUFR
	LUTCY1
	ME_PL_M_AXIS128
	DCIRESET
	OBUFDS_GTE5_ADV
	DSP_FPM_STAGE1
	TX_BITSLICE
	CMACE4
	ICAPE3
	IOBUFDS_DIFF_OUT_DCIEN
	BUFMRCE
	MMCME5
	IDELAYE3
	PHASER_IN
	ISERDES_NODELAY
	RAM64M
	IBUFDSE3
	BUFG_PS
	NOC_NPS_VNOC
	DSP_FPM_STAGE0
	HBM_ONE_STACK_INTF
	MBUFG_GT
	RAM512X1S
	IDELAYE2_FINEDELAY
	IBUFDS_DIFF_OUT_IBUFDISABLE
	GTXE2_COMMON
	DDRMC_RIU
	ODDRE1
	DPHY_DIFFINBUF
	PHASER_REF
	AIE_NOC_M_AXI
	IBUF_ANALOG
	NOC_NMU128
	ISERDESE1
	DSP_FP_CAS_DELAY
	ME_PL_M_EVENTS
	BUFHCE
	NOC_NSU512
	BUFGP
	ME_PL_S_EVENTS
	DSP_PREADD
	OBUFDS_GTE4_ADV
	AND2B1L
	CMAC
	DSP_SRCMX_OPTINV
	BUFDIV_LEAF
	IBUFDS_GTE3
	OSERDESE2
	VCU
	PLLE3_BASE
	IOBUFDS_COMP
	IDDRE1
	AUTOBUF
	OBUFDS_GTE3
	RAMS32
	ISERDESE3
	IOBUFE3
	MMCME3_BASE
	PCIE4CE4
	AIE_PL_M_AXIS64
	FRAME_ECCE4
	DSP_FP_ADDER
	RAMD64E
	OSERDES
	AIE_PL_S_AXIS64
	PHASER_OUT_PHY
	BUFG_GT_SYNC
	ME_PL_M_AXIS32
	CARRY8
	ME_PL_S_AXIS32
	DSP_FP_SRCMX_OPTINV
	BUFCE_LEAF
	PVT_SAS
	IBUFDS_IBUFDISABLE
	DSP_ALU
	HBM_SNGLBLI_INTF_AXI
	LUTCY2
	RAMS64E1
	DSP_M_DATA
	RX_BITSLICE
	PS7
	FIFO18E2
	SYSMONE1
	MBUFGCTRL
	RAM256X1D
	DSP_CAS_DELAY
	ODELAYE3
	BUFGCE
	NOC_NCRB
	NOC_NMU256
	RAMB36E2
	OBUFDS_GTM
	NOC_NPS5555
	DSPCPLX
	DSP_FP_INMUX
	DCM_SP
	ISERDESE2
	GTXE2_CHANNEL
	PHY_CONTROL
	PHASER_IN_PHY
	DSP48E5
	IOBUFDS_DCIEN
	OR2L
	IBUF_INTERMDISABLE
	LUT6CY
	OSERDESE3
	BUFG_GT
	DNA_PORTE2
	ILKNE4
	IBUFDS_GTE4
	MRMAC
	IOBUFDS_DIFF_OUT_INTERMDISABLE
	PCIE_3_1
	NOC_NIDB
	OBUFT_DCIEN
	CPM
	PS9
	STARTUPE3
	RAM128X1D
	DSP_FPM_PIPEREG
	DSPFP32
	DSP_FPA_CREG
	PHASER_OUT
	IBUFE3
	GTPE2_COMMON
	NOC_NPS7575
	AIE_NOC_S_AXIS
	XPHY
	GTYE3_COMMON
	HARD_SYNC
	KEEPER
	BUFIO
	OBUFDS_GTM_ADV
	PLLE2_BASE
	ISERDES
	BIBUF
	BUF
	DPLL
	GTHE3_COMMON
	BUFMR
	IDELAYE5
	GTHE4_CHANNEL
	HBM_SNGLBLI_INTF_APB
	GTYE4_CHANNEL
	EFUSE_USR
	HPIO_VREF
	PULLUP
	DSP58C
	GTHE3_CHANNEL
	SYSMONE4
	RAMS64E5
	GTYE3_CHANNEL
	IOBUF_ANALOG
	RAMB18E5_INT
	RIU_OR
	DSP_FPA_OPM_REG
	RAMB18E2
	IBUFDS_DPHY
	URAM288
	DSP_C_DATA
	GTHE2_CHANNEL
	OBUFDS_COMP
	URAM288_BASE
	ME_NOC_M_AXIS
	IN_FIFO
	FIFO36E2
	IOBUF
	OUT_FIFO
	GTHE4_COMMON
	IBUFDS_GTM
	RAM64M8
	IBUFDS_IBUFDISABLE_INT
	PS8
	DSP58
	IBUF_IBUFDISABLE
	RAMS64E
	AIE_PL_M_AXIS32
	DSP_PREADD_DATA
	AIE_PL_S_AXIS32
	PCIE_3_0
	IBUFDS_GTE5
	GTYE4_COMMON
	ME_PL_M_AXIS64
	ME_PL_S_AXIS64
	CARRY4
	DSP48E2
	DDRMC
	OBUFDS_GTE5
	IBUFCTRL
	PCIE40E4
	LUT6_2
	GTHE2_COMMON
	RAMB36E5_INT
	IOBUFDS_INTERMDISABLE
	AIE_NOC_M_AXIS
	SRLC16E
	MBUFGCE
	INBUF
	GTPE2_CHANNEL
	RAM64X8SW
	NPI_NIR
	IBUFDS_INTERMDISABLE
	RAM32M
	OBUFDS_GTE3_ADV
	RAMD64E5
	IOBUFDSE3
	RAMB36E5
	IOBUFDS_DIFF_OUT
	PCIE_2_1
	PULLDOWN
	FE
	AIE_PL_M_EVENTS
	ME_NOC_S_AXI
	BUFH
	AIE_PL_S_EVENTS
	OBUFDS_DPHY
	DSP_FP_INREG
	GND
	DSP_A_B_DATA
	OBUFTDS_COMP
	ODELAYE2_FINEDELAY
	RAMD32
	NOC_NMU512
	ODELAYE5
	DSP_FP_OUTPUT
	NOC_NSU128
	AIE_PL_S_AXIS128
	DNA_PORT
	IBUFDS_INTERMDISABLE_INT
	RAM32M16
	JTAG_SIME2
	FRAME_ECCE3
	CFGLUT5
	PLLE4_BASE
	ILKN
	BITSLICE_CONTROL
	HBM_REF_CLK
	XPLL
	ME_NOC_S_AXIS
	PCIE40E5
	ME_PL_S_AXIS128
	OBUFDS_GTE4
	IOBUF_DCIEN
	IOBUF_INTERMDISABLE
	MASTER_JTAG
	BUFGCE_DIV
	AIE_NOC_S_AXI
	MUXF9
	DIFFINBUF
	MMCME4_BASE
	IBUFG_LVCMOS33
	OBUF_LVCMOS12_S_6
	LDP
	IBUF_LVDCI_25
	OBUFT_SSTL2_II_DCI
	IBUF_SSTL18_I_DCI
	IBUFG_SSTL3_II_DCI
	OBUFT_HSTL_I_DCI
	OBUFT_LVCMOS33_F_12
	RAM64X2S
	IBUF_LVCMOS12
	RAMB16_S9_S36
	OBUF_LVCMOS15_F_2
	ROM64X1
	OBUFT_S_16
	OBUF_LVCMOS25_F_6
	NOR3B1
	MMCM_ADV
	IOBUF_LVCMOS33_S_16
	IBUFG_LVCMOS12
	OBUF_LVCMOS15_S_8
	IBUF_HSTL_III_DCI
	IBUF_LVCMOS33
	IBUFG_LVDCI_25
	OBUF_HSTL_IV
	NOR4B1
	OBUF_LVCMOS33_S_6
	OBUF_LVCMOS2
	IBUFDS_LVPECL_33
	LDCE_1
	OBUF_HSTL_II
	IBUFDS_LVDS_33_DCI
	RAM16X1S
	IOBUF_LVCMOS25_S_16
	ICAP_SPARTAN6
	OBUF_LVDCI_33
	IOBUF_LVCMOS18_S_4
	IBUFG_HSTL_II_DCI_18
	IBUFGDS_LVDSEXT_33
	LUT2_L
	OBUF_F_12
	OBUF_S_2
	OBUFT_LVCMOS15
	IBUFGDS_LVDS_33_DCI
	IBUFG_LVPECL
	OBUFT_LVCMOS2
	ROM16X1
	OBUFT_HSTL_III
	OBUF_LVCMOS25
	LUT5_L
	OBUFT_LVCMOS15_F_4
	OBUFT_LVCMOS25_F_12
	OBUFT_HSTL_II
	OBUF_F_8
	IBUFG_PCIX
	NAND3
	OBUF_HSTL_II_18
	RAMB16_S2_S2
	IBUFG_HSTL_IV_18
	IBUFG_LVDCI_DV2_18
	OBUFT_HSTL_IV
	IBUFG_LVCMOS18
	OBUF_LVCMOS15_S_2
	AND5B4
	OBUF_HSTL_I_18
	NOR4
	IOBUF_LVTTL_S_24
	OBUF_LVCMOS25_S_6
	MUXF8_D
	RAMB36
	OBUFT_SSTL2_I_DCI
	OBUF_SSTL3_II
	OBUF_LVCMOS12_F_6
	IBUFDS_LVDS_25_DCI
	RAMB16_S1
	IOBUF_S_12
	ICAP_VIRTEX6
	TEMAC_SINGLE
	LDCP_1
	OBUFDS_LDT_25
	IBUF_LVCMOS18
	OBUFT_HSTL_II_DCI
	XOR2
	BUFGMUX_CTRL
	LDE
	RAMB16BWE_S18
	OBUF_LVCMOS15_F_8
	OBUF_LVCMOS33_F_6
	RAMB16BWER
	OBUF_LVTTL_S_12
	OBUF_LVCMOS18_S_16
	IBUF_GTL_DCI
	FIFO36
	BUFIODQS
	XNOR5
	NOR5B2
	OBUFDS_ULVDS_25
	OR3B3
	OBUF_LVDCI_18
	OBUF_F_2
	OBUF_GTLP_DCI
	IBUFG_HSTL_IV
	IBUFG_SSTL2_I_DCI
	IBUFG_LVCMOS2
	OBUF_SSTL18_I
	OBUFTDS_BLVDS_25
	GTXE1
	IBUFG_HSTL_II
	IOBUF_LVCMOS18_F_4
	OBUFDS_LVDS_33
	OBUF_GTLP
	OBUF_LVCMOS15_S_16
	MUXF6_D
	IBUFG_HSTL_II_DCI
	FDR_1
	NOR2B2
	DCM_BASE
	OBUFT_LVCMOS15_S_4
	OR4B3
	IBUFGDS_LVDS_25_DCI
	IBUFG_LVDCI_DV2_33
	OBUF_S_8
	STARTUP_SPARTAN6
	OBUFT_LVCMOS18_F_4
	MUXF6
	IOBUF_LVTTL_S_2
	IODELAY
	OR4B2
	IOBUF_LVCMOS33_F_16
	IOBUF_GTLP
	XORCY_L
	OBUFT_S_6
	IBUFG_LVDCI_15
	OBUF_LVTTL_F_6
	OBUFT_F_16
	RAMB16_S2_S9
	IOBUF_LVCMOS15_S_4
	IOBUF_LVPECL
	IOBUF_LVTTL_F_8
	IBUF_LVDCI_15
	OBUF_SSTL18_II_DCI
	XNOR4
	IBUFG_GTL_DCI
	IBUFG_SSTL18_II
	NOR5B3
	IBUFGDS_LVPECL_25
	OBUFT_LVCMOS33_S_12
	LD_1
	OR3B2
	BUFG_LB
	OBUF_LVCMOS18_S_8
	NAND4B4
	MMCM_BASE
	OBUFT_LVDCI_33
	LDCPE_1
	IBUF_GTLP
	XOR3
	IBUF_HSTL_IV
	RAMB16
	IBUF_LVCMOS2
	OBUF_LVCMOS15
	DSP48E
	OBUFT_HSTL_III_DCI_18
	OBUFT_LVCMOS25_S_12
	IBUF_HSTL_II
	IOBUF_HSTL_II_DCI_18
	MUXF7_L
	FIFO16
	OBUFTDS_LVPECL_25
	OBUFT_GTL
	RAMB16_S4_S36
	ROM32X1
	OBUFT_LVTTL_F_4
	OBUFT_LVCMOS25
	OBUF_HSTL_III
	OBUF_S_12
	LDC_1
	SRL16
	RAM16X2S
	OBUF_HSTL_IV_DCI
	OBUF_LVCMOS18_F_2
	IBUF_HSTL_IV_18
	IOBUF_LVCMOS25_F_16
	IOBUF_PCI33_3
	AND5B5
	NOR5
	RAMB16_S1_S4
	RAMB16_S2_S18
	NAND2
	OBUFT_GTL_DCI
	OBUFT_F_6
	OBUF_LVCMOS18_F_16
	OBUF_LVTTL_F_12
	SYSMON
	OBUFT_LVCMOS18_S_4
	RAMB18SDP
	IOBUF_LVTTL_F_2
	OBUFT_SSTL3_II
	RAM32X4S
	FDCPE
	SRLC16
	IOBUF_LVTTL_S_8
	OBUFTDS_LDT_25
	IBUFGDS_LVDS_25
	IOBUF_F_12
	FD
	OBUF_LVTTL_S_6
	IBUF_HSTL_II_DCI_18
	IOBUF_LVCMOS15_F_4
	IOBUF_LVTTL_F_24
	OBUFT_GTLP_DCI
	OBUF_HSTL_III_DCI
	OBUFT_LVDCI_18
	OBUF_LVCMOS18_F_8
	LUT4_D
	OBUF_LVCMOS15_F_16
	OR2B1
	OBUF_GTL_DCI
	IOBUF_SSTL2_II_DCI
	OBUFT_SSTL18_I
	OBUF_LVPECL
	LUT3_D
	OBUF_LVCMOS18_S_2
	OR5B1
	IBUFDS_GTXE1
	OBUF_SSTL18_I_DCI
	ROM256X1
	OBUFT_LVTTL_S_4
	IOBUF_HSTL_II_DCI
	OBUFT_SSTL18_II_DCI
	IBUF_HSTL_I_DCI_18
	OBUF_LVCMOS33_S_12
	RAMB16BWE
	DCM_PS
	MUXF7_D
	OBUFT_LVTTL_S_6
	FDS_1
	IBUFG_GTLP
	NOR3B2
	OR5B3
	RAM16X1D_1
	BUFGMUX
	NOR4B2
	IBUFDS_LVDSEXT_25_DCI
	IBUF_LVDCI_DV2_15
	OBUFT_PCIX66_3
	IBUF_LVPECL
	IDDR2
	IOBUF_GTL_DCI
	IOBUF_LVCMOS33_F_8
	OBUF_LVTTL_S_4
	IOBUF_LVCMOS25_F_2
	IBUF_HSTL_III_DCI_18
	IOBUF_LVTTL_S_16
	IOBUF_LVCMOS15_F_6
	XORCY_D
	OBUFT_LVTTL_F_12
	OBUFDS_LVDSEXT_25
	IOBUF_HSTL_III_18
	IOBUF_LVCMOS12_S_2
	NAND5B5
	OBUFT_LVCMOS18_S_6
	AND4B4
	OBUF_LVCMOS25_S_12
	IBUFG_HSTL_I_DCI_18
	IOBUF_LVCMOS12_F_8
	OBUFT_LVDCI_DV2_33
	FDPE_1
	IOBUF_LVCMOS25_S_8
	IOBUF_LVCMOS33_S_2
	IBUFG_PCI33_3
	OBUFT_F_4
	IBUFDS_LVDSEXT_33_DCI
	IOBUF_LVCMOS25_S_24
	LUT4_L
	AND2
	OR4
	OBUFT_LVDS
	RAMB16_S2
	BUFGMUX_VIRTEX4
	OBUFT_SSTL2_II
	IBUFG_SSTL2_II_DCI
	IBUF_HSTL_IV_DCI
	OBUFT_LVTTL_F_6
	OBUFT_SSTL3_II_DCI
	IOBUF_LVCMOS18_S_12
	OBUF_PCIX
	OBUF_PCI33_3
	BSCAN_SPARTAN3A
	SRLC16_1
	ICAP_VIRTEX5
	OBUFT_LVCMOS18_F_16
	LUT3_L
	RAMB16_S1_S18
	IOBUF_LVDCI_15
	IOBUF_LVCMOS15_S_12
	OBUFTDS_LVDSEXT_33
	OBUFT_PCI33_3
	RAMB16_S18_S18
	NOR5B1
	IOBUF_LVCMOS12_F_2
	IOBUF_LVCMOS25_S_2
	IOBUF_LVCMOS33_S_8
	OBUF_LVTTL_F_4
	RAMB16_S4_S4
	OBUFT_S_24
	IOBUF_LVCMOS15_S_6
	IBUFG_HSTL_IV_DCI_18
	AMS_DAC
	IOBUF_LVCMOS33_S_24
	IOBUF_LVCMOS33_F_2
	IOBUF_LVCMOS25_F_8
	BSCAN_SPARTAN3
	OBUFT_S_4
	OBUFT_LVCMOS15_F_16
	OBUFT_LVDCI_DV2_18
	OBUFT_LVCMOS18_F_6
	IODELAYE1
	OBUF_LVDCI_DV2_25
	IOBUF_LVCMOS12_S_8
	FIFO18_36
	CLKDLLHF
	NOR2B1
	IBUF_LVTTL
	OBUFT_AGP
	RAM16X1D
	IOBUF_S_2
	LUT2_D
	OBUFT_LVCMOS15_S_6
	IOBUF_HSTL_IV_18
	IBUF_SSTL18_II
	OR4B1
	OBUFDS_BLVDS_25
	MUXF5
	RAM64X1S_1
	CAPTURE_SPARTAN3A
	OBUFT_LVCMOS25_S_2
	OBUFT_LVCMOS33_S_8
	OBUFT_HSTL_III_18
	RAM16X4S
	OBUFT_LVCMOS12_F_2
	MULT_AND
	OBUFTDS_ULVDS_25
	IBUF_LVDCI_DV2_25
	IOBUF_LVCMOS18
	OBUFT_LVCMOS12_S_8
	IOBUF_LVCMOS18_F_6
	IBUFGDS_LVDSEXT_25_DCI
	LDP_1
	IOBUF_LVDCI_DV2_18
	LUT5_D
	IBUF_PCIX
	IOBUF_F_8
	OBUF_LVCMOS33_F_12
	OR3B1
	OBUFT_LVCMOS33_F_2
	OBUFT_LVCMOS25_F_8
	OBUFT_HSTL_I_18
	OBUF_PCIX66_3
	IBUF_HSTL_IV_DCI_18
	IOBUF_SSTL3_II_DCI
	OBUF_LVCMOS33_F_4
	IBUFG_HSTL_III_18
	OBUF_LVCMOS25_F_12
	ICAP_VIRTEX4
	OBUFT_HSTL_I
	OBUFT_LVTTL_S_12
	OBUFTDS_LVDS_33
	OBUF_LVCMOS12_F_4
	IOBUF_PCIX
	AND3
	RAM32X1S_1
	OR5
	OBUF_LVCMOS25_S_4
	FIFO36_72
	IOBUF_LVTTL_F_16
	FDCP
	OBUFT_LVCMOS12_S_2
	OBUFT_LVCMOS18_S_16
	IOBUF_LVCMOS12
	IBUFGDS_LVDSEXT_33_DCI
	IOBUF_LVDCI_25
	OBUFT_CTT
	IOBUF_F_2
	IBUFDS_LVDS_25
	OBUFT_LVCMOS15_F_6
	OBUF_SSTL2_II
	RAMB16BWE_S36_S9
	OBUFT_LVCMOS33_F_8
	OBUFT_LVCMOS25_F_2
	IOBUF_LVCMOS33
	FRAME_ECC_VIRTEX6
	NAND5B4
	IOBUF_S_8
	OBUFT_HSTL_II_18
	OBUFT_LVCMOS25_S_8
	IOBUF_LVCMOS18_F_12
	RAMB16_S36
	OBUFT_LVCMOS33_S_2
	OBUFT_SSTL3_I_DCI
	IOBUF_LVDCI_DV2_33
	IBUFDS_LVDSEXT_25
	OBUFT_LVCMOS12_F_8
	IOBUF_LVCMOS25_F_24
	OBUF_HSTL_III_DCI_18
	LDE_1
	IOBUF_LVCMOS18_S_6
	MUXF6_L
	OBUF_LVDCI_DV2_15
	IOBUF_HSTL_IV
	RAMB16_S9
	MULT18X18
	IOBUF_LVCMOS2
	IOBUF_HSTL_IV_DCI_18
	IOBUF_LVCMOS33_F_24
	FDC
	OBUF_HSTL_I_DCI
	RAMB16BWE_S36_S36
	OBUFDS_LVPECL_33
	IOBUF_HSTL_II
	FDRS_1
	NOR4B3
	DCM
	MUXF8_L
	OBUFT_LVCMOS15_S_16
	OBUF_LVCMOS33_S_4
	OR2B2
	IBUFG_LVTTL
	OBUFT_F_24
	IOBUF_SSTL18_II
	OBUF_LVCMOS25_F_4
	NOR3B3
	OR5B2
	IOBUF_LVCMOS15_F_12
	IBUFG_SSTL3_I_DCI
	OBUF_LVCMOS12_S_4
	FDRS
	RAM32X2S
	IBUF_PCI33_3
	OBUF_LVTTL
	IBUFG_LVDCI_DV2_25
	OBUF_LVCMOS15_F_4
	OBUFT_PCIX
	IOBUF_PCIX66_3
	IBUFG_SSTL3_II
	OBUF_LVDS
	LUT6_D
	IBUF_GTL
	IDELAY
	IOBUF_LVCMOS15_F_16
	IBUFDS_LDT_25
	OBUF_LVCMOS18
	OBUFT_LVCMOS33_S_24
	LUT1_D
	IBUFG_PCI66_3
	OBUFDS_LVDS_25
	RAMB16_S1_S36
	OBUFT_LVPECL
	OBUF_HSTL_I_DCI_18
	BSCAN_VIRTEX4
	IBUF_SSTL3_II
	LDCP
	OBUF_SSTL2_I
	CLKDLL
	OBUF_HSTL_II_DCI_18
	RAMB16_S1_S9
	IBUFGDS_LDT_25
	BUFIO2
	OBUFT_LVCMOS15_S_12
	OBUFT_LVCMOS15_S_8
	ODDR2
	IOBUF_LVCMOS18_F_16
	OBUF_S_4
	RAMB36SDP
	IBUFG_SSTL18_I
	OBUF_S_24
	AND3B1
	OBUFT_LVCMOS33_S_6
	IBUFG_LVDCI_18
	IBUFG_GTLP_DCI
	RAMB16_S18_S36
	OBUF_AGP
	IOBUF_LVCMOS18_S_2
	NAND5
	IBUF_SSTL18_I
	OBUFT_LVCMOS12_S_6
	OBUF_SSTL2_II_DCI
	OBUFT_LVCMOS18_S_12
	FDRE_1
	IOBUF_LVCMOS18_F_8
	RAMB16_S2_S4
	IBUFDS_BLVDS_25
	IOBUF_F_6
	OBUFT_LVCMOS15_F_2
	OBUFT_SSTL2_I
	OBUFT_LVCMOS25_S_24
	IBUF_LVDCI_18
	AND4B1
	IBUF_GTLP_DCI
	OBUFT_LVCMOS25_F_6
	AMS_ADC
	OBUFT_LVTTL_S_16
	FDR
	OBUFT_HSTL_IV_DCI_18
	OBUFT_LVDCI_15
	GTPA1_DUAL
	IOBUF_F_24
	OBUFT_PCI66_3
	OBUF_LVCMOS15_S_4
	AND5B2
	NOR2
	OBUF_LVCMOS33
	IOBUF_LVTTL_F_12
	MUXF5_L
	IOBUF_GTL
	NAND3B3
	IOBUF_SSTL2_II
	XOR4
	AND2B2
	LDC
	IBUFG_AGP
	IBUFGDS_LVDSEXT_25
	NAND4B3
	OBUF_LVTTL_F_24
	OBUF_LVCMOS25_F_16
	IBUF_HSTL_I_DCI
	OBUF_SSTL18_II
	OBUF_LVDCI_25
	OBUF_LVCMOS12
	OBUF_PCI66_3
	BUFGMUX_1
	IBUFG_SSTL2_I
	IBUFDS_LVPECL_25
	IOBUF_LVCMOS18_F_2
	CAPTURE_VIRTEX5
	OBUFT_LVCMOS15_F_8
	IBUFG_LVDCI_33
	XNOR3
	OBUF_LVCMOS33_F_16
	NOR5B4
	IBUF_LVCMOS25
	OBUFT_LVCMOS33_F_6
	OBUF_F_4
	ICAP_SPARTAN3A
	STARTUP_VIRTEX4
	IOBUF_S_6
	OBUFT_LVCMOS15_S_2
	OBUFT_LVCMOS25_S_6
	BSCAN_SPARTAN6
	OBUFT_LVCMOS12_F_6
	USR_ACCESS_VIRTEX5
	MUXCY_L
	IBUF_LVDCI_33
	IOBUF_LVCMOS18_S_8
	IBUFG_LVCMOS25
	IOBUF_SSTL18_II_DCI
	RAM128X1S_1
	IOBUF_LVCMOS33_F_6
	OBUFT_LVCMOS15_F_12
	IBUFG_HSTL_I_18
	USR_ACCESS_VIRTEX4
	IOBUF_LVCMOS15_F_8
	OBUFT_LVCMOS18_F_2
	OBUFT_LVCMOS18
	IOBUF_LVTTL_S_4
	STARTUP_VIRTEX5
	DSP48
	IBUF_HSTL_II_DCI
	OR4B4
	IOBUF_LVCMOS15_S_16
	IBUF_SSTL2_I_DCI
	OBUFT_LVCMOS18_S_8
	OBUF_CTT
	CAPTURE_VIRTEX4
	IOBUF_SSTL3_I
	XNOR2
	FDP_1
	OBUFT_LVCMOS33_F_24
	NOR5B5
	IOBUF_LVCMOS12_F_6
	RAMB16_S18
	IOBUF_LVCMOS25_S_6
	IBUFG_LVDCI_DV2_15
	BUFGCE_1
	IOBUF_LVCMOS15_S_2
	OBUFT_LVTTL
	SRL32E
	OBUFT_LVCMOS25_F_24
	RAMB16BWE_S36_S18
	IBUF_HSTL_I
	IBUF_SSTL2_I
	OBUFT_LVTTL_S_8
	OBUF_HSTL_III_18
	NAND4B2
	IBUFGDS_LVDS_33
	OBUFT_LVCMOS18_F_12
	XOR5
	RAM32X8S
	IODELAY2
	IBUFGDS_BLVDS_25
	IOBUF_HSTL_II_18
	NAND3B2
	OBUF_LVCMOS18_F_4
	AND5B3
	IOBUF_PCI33_5
	NOR3
	RAMB16_S1_S2
	FDCP_1
	OBUF_F_24
	OBUFT_LVTTL_F_2
	IOBUF_LVCMOS18_S_16
	RAMB16_S9_S9
	FDS
	OBUFT_LVCMOS18_S_2
	OBUF_LVCMOS25_S_16
	OBUF_LVDCI_15
	IOBUF_LVTTL_F_4
	NAND2B1
	OBUFT_SSTL18_I_DCI
	IBUF_SSTL2_II_DCI
	OBUFT_LVCMOS33
	IOBUF_LVCMOS33_S_6
	NAND4
	OBUFTDS_LVPECL_33
	IOBUF_LVCMOS15_S_8
	OBUF_LVTTL_S_24
	IBUF_LVDS
	OBUFT_HSTL_III_DCI
	IOBUF_LVCMOS25_F_6
	IBUF_PCI66_3
	IOBUF_LVTTL_S_12
	IOBUF_LVCMOS15_F_2
	OBUFT_LVCMOS12
	OBUFT_LVTTL_F_16
	OBUFT_LVCMOS18_F_8
	OBUFT_LVDCI_25
	NAND5B1
	IOBUF_LVCMOS12_S_6
	FDE_1
	IOBUF_S_24
	IBUFG_HSTL_I_DCI
	IBUFGDS_LVPECL_33
	IBUFG_LVCMOS15
	OBUFT_HSTL_IV_18
	IBUFG_CTT
	IBUF_HSTL_III
	OBUFT_LVTTL_F_8
	CAPTURE_SPARTAN3
	BSCAN_VIRTEX5
	IBUF_LVCMOS15
	OBUF_LVCMOS33_S_16
	OBUF_SSTL3_I_DCI
	OBUFT_LVTTL_S_2
	IBUFG_HSTL_III
	OBUF_LVCMOS18_S_4
	IOBUF_LVDS
	FDCE_1
	SRL16_1
	IBUF_SSTL3_I_DCI
	OR5B5
	OBUF_LVCMOS18_S_6
	OBUF_LVDCI_DV2_33
	OBUFT_HSTL_II_DCI_18
	OBUF_HSTL_IV_18
	OBUF_LVCMOS33_F_24
	RAMB18
	IBUFG_HSTL_II_18
	IOBUFDS_BLVDS_25
	FIFO18
	RAM32X1D_1
	IBUFG_SSTL3_I
	RAMB16BWE_S36
	RAMB16BWE_S18_S18
	OBUF_LVCMOS15_F_12
	NOR4B4
	DSP48A1
	OBUFTDS_LVDSEXT_25
	OBUFT_LVTTL_S_24
	AND3B2
	RAMB16BWE_S18_S9
	IOBUF_HSTL_I
	IOBUF_F_16
	NAND5B3
	IOBUF_LVCMOS12_S_4
	OBUF_LVTTL_S_2
	IOBUF_HSTL_III
	SRL16E_1
	IOBUF_LVCMOS25_F_4
	OBUFT_S_8
	RAM64X1D_1
	OBUF_LVTTL_F_8
	IOBUF_LVCMOS33_S_4
	IBUFG_PCI33_5
	FD_1
	IOBUF_LVCMOS15
	OBUF_LVTTL_F_16
	OBUF_LVCMOS18_F_12
	OBUFT_F_2
	OBUF_LVCMOS25_F_24
	IOBUF_CTT
	AND4B2
	IOBUF_LVTTL_F_6
	OBUFT_GTLP
	IOBUF_LVDCI_DV2_15
	IOBUF_HSTL_IV_DCI
	RAMB16_S4
	OBUF_PCI33_5
	OBUF_S_16
	OBUF_LVDCI_DV2_18
	OBUFT_LVDCI_DV2_25
	RAMB16_S9_S18
	OBUF_LVCMOS18_F_6
	IOBUF_LVCMOS25_F_12
	AND4
	OBUFT_SSTL3_I
	OBUF_HSTL_I
	AND5B1
	OR2
	OBUF_HSTL_IV_DCI_18
	OBUFDS_LVDSEXT_33
	AND2B1
	IBUFGDS_ULVDS_25
	RAMB8BWER
	DSP48A
	IBUFGDS_DIFF_OUT
	OBUFT_LVCMOS25_S_16
	IBUF_HSTL_III_18
	IOBUF_LVCMOS25_S_4
	OBUF_LVTTL_F_2
	OBUFT_F_12
	OBUF_SSTL3_I
	OBUF_SSTL2_I_DCI
	OBUFT_F_8
	SRLC16E_1
	PLL_ADV
	CAPTURE_VIRTEX6
	OBUFT_PCI33_5
	IBUFG_HSTL_III_DCI_18
	IOBUF_LVTTL
	OBUFT_LVCMOS33_S_16
	IOBUF_LVCMOS12_F_4
	CLKDLLE
	IOBUF_LVTTL_S_6
	IOBUF_LVCMOS33_F_12
	OBUF_LVTTL_S_8
	IOBUF_LVCMOS33_F_4
	OBUF_HSTL_II_DCI
	IBUFG_LVDS
	OBUF_SSTL3_II_DCI
	OBUFT_S_2
	USR_ACCESS_VIRTEX6
	IBUF_CTT
	IBUFG_SSTL2_II
	IOBUF_AGP
	OBUFT_LVCMOS12_F_4
	OBUF_LVCMOS15_S_12
	PLL_BASE
	OBUFT_SSTL18_II
	LD
	STARTUP_VIRTEX6
	IBUF_SSTL3_II_DCI
	IOBUF_S_4
	IBUF_HSTL_II_18
	IBUFG_HSTL_I
	STARTUP_SPARTAN3
	IBUF_SSTL18_II_DCI
	RAMB16_S2_S36
	ROM128X1
	OBUFT_LVCMOS25_S_4
	IBUFG_SSTL18_I_DCI
	OBUFT_HSTL_I_DCI_18
	IOBUF_PCI66_3
	OBUFDS_LVPECL_25
	OBUF_LVCMOS33_S_24
	OBUFT_LVCMOS33_F_4
	IBUF_SSTL2_II
	FDRSE
	OBUF_F_6
	IBUF_HSTL_I_18
	IBUFG_HSTL_III_DCI
	RAMB16_S36_S36
	OBUFT_HSTL_IV_DCI
	FDCPE_1
	IBUFG_GTL
	OBUF_LVCMOS12_S_8
	OBUF_LVCMOS25_S_24
	LUT6_L
	RAM16X1S_1
	IBUFDS_LVDSEXT_33
	IOBUF_LVDCI_DV2_25
	MULT18X18SIO
	KEY_CLEAR
	OBUF_LVCMOS18_S_12
	NAND4B1
	OBUF_LVCMOS33_F_2
	OBUF_LVTTL_S_16
	IOBUF_LVCMOS25
	OBUF_LVCMOS25_F_8
	OBUF_LVCMOS15_S_6
	AND5
	FDSE_1
	RAMB16_S1_S1
	OR3
	IBUF_LVDCI_DV2_18
	IBUFG_HSTL_IV_DCI
	OBUF_LVCMOS25_S_2
	IBUFDS_LVDS_33
	OBUF_LVCMOS33_S_8
	NAND3B1
	FDC_1
	IOBUF_LVDCI_33
	OBUFT_LVTTL_F_24
	LUT1_L
	FDP
	OBUF_LVCMOS12_F_2
	IBUFG_SSTL18_II_DCI
	IOBUF_S_16
	IOBUF_F_4
	NAND2B2
	OBUFT_LVCMOS25_F_16
	AND4B3
	IBUF_PCIX66_3
	IBUF_AGP
	OBUFT_LVCMOS25_F_4
	OBUFT_LVCMOS12_S_4
	RAMB16_S4_S9
	LDCPE
	OBUFTDS_LVDS_25
	STARTUP_SPARTAN3A
	IBUFDS_ULVDS_25
	OBUFT_LVDCI_DV2_15
	IOBUF_LVCMOS25_S_12
	IBUFG_PCIX66_3
	MUXCY_D
	IBUF_SSTL3_I
	IOBUF_SSTL3_II
	NAND5B2
	LDPE_1
	OBUF_F_16
	OBUF_S_6
	OBUFT_LVCMOS33_S_4
	AND3B3
	IOBUF_LVCMOS33_S_12
	OBUF_GTL
	FDE
	MUXF5_D
	IOBUF_SSTL2_I
	OBUF_LVCMOS25_S_8
	OBUF_LVCMOS33_S_2
	IOBUF_HSTL_I_18
	OBUF_LVCMOS12_F_8
	RAM16X8S
	BSCAN_VIRTEX6
	OBUF_LVCMOS12_S_2
	IBUF_LVDCI_DV2_33
	IOBUF_SSTL18_I
	OBUFT_LVCMOS33_F_16
	IBUF_PCI33_5
	IOBUF_LVDCI_18
	OBUF_LVCMOS15_F_6
	RAMB16_S4_S18
	MULT18X18S
	IOBUF_GTLP_DCI
	OBUFT_S_12
	FDRSE_1
	OBUF_LVCMOS33_F_8
	OBUF_LVCMOS25_F_2
	OR5B4
End time: 15:23:01 on Mar 11,2020, Elapsed time: 0:00:14
Errors: 0, Warnings: 0
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:23:01 on Mar 11,2020
vlog -source -64 -sv -svinputport=relaxed -work unisims_ver -f /data11/home/marcuscw/Desktop/Lib/unisims_ver/.cxl.systemverilog.unisim.unisims_ver.lin64.cmf 
-- Compiling module HSADC
-- Compiling module HSDAC
-- Compiling module GTM_DUAL
-- Compiling module URAM288E5
-- Compiling module URAM288E5_BASE

Top level modules:
	HSADC
	HSDAC
	GTM_DUAL
	URAM288E5
	URAM288E5_BASE
End time: 15:23:02 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:unisim)
==============================================================================


    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/unimacro_ver'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/unimacro_ver'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap unimacro_ver /data11/home/marcuscw/Desktop/Lib/unimacro_ver'...
      output file: '/data11/home/marcuscw/Desktop/Lib/unimacro_ver/.cxl.verilog.unimacro.unimacro_ver.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap unimacro_ver /data11/home/marcuscw/Desktop/Lib/unimacro_ver'
      return code: '0'
 verilog library 'unimacro'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog -source -64 -work unimacro_ver -f /data11/home/marcuscw/Desktop/Lib/unimacro_ver/.cxl.verilog.unimacro.unimacro_ver.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/unimacro_ver/.cxl.verilog.unimacro.unimacro_ver.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog -source -64 -work unimacro_ver -f /data11/home/marcuscw/Desktop/Lib/unimacro_ver/.cxl.verilog.unimacro.unimacro_ver.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:unimacro)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap unimacro_ver /data11/home/marcuscw/Desktop/Lib/unimacro_ver 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:23:02 on Mar 11,2020
vlog -source -64 -work unimacro_ver -f /data11/home/marcuscw/Desktop/Lib/unimacro_ver/.cxl.verilog.unimacro.unimacro_ver.lin64.cmf 
-- Compiling module MULT_MACRO
-- Compiling module COUNTER_TC_MACRO
-- Compiling module ADDSUB_MACRO
-- Compiling module BRAM_SINGLE_MACRO
-- Compiling module MACC_MACRO
-- Compiling module FIFO_DUALCLOCK_MACRO
-- Compiling module FIFO_SYNC_MACRO
-- Compiling module COUNTER_LOAD_MACRO
-- Compiling module BRAM_SDP_MACRO
-- Compiling module BRAM_TDP_MACRO
-- Compiling module EQ_COMPARE_MACRO
-- Compiling module ADDMACC_MACRO

Top level modules:
	MULT_MACRO
	COUNTER_TC_MACRO
	ADDSUB_MACRO
	BRAM_SINGLE_MACRO
	MACC_MACRO
	FIFO_DUALCLOCK_MACRO
	FIFO_SYNC_MACRO
	COUNTER_LOAD_MACRO
	BRAM_SDP_MACRO
	BRAM_TDP_MACRO
	EQ_COMPARE_MACRO
	ADDMACC_MACRO
End time: 15:23:03 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:unimacro)
==============================================================================

    > Searching for warnings in '.cxl.verilog.unimacro.unimacro_ver.lin64.log'...
    > Generating report file '.cxl.verilog.unimacro.unimacro.lin64.rpt'...
[0 error(s), 0 warning(s)]
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/unifast_ver'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/unifast_ver'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap unifast_ver /data11/home/marcuscw/Desktop/Lib/unifast_ver'...
      output file: '/data11/home/marcuscw/Desktop/Lib/unifast_ver/.cxl.verilog.unifast.unifast_ver.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap unifast_ver /data11/home/marcuscw/Desktop/Lib/unifast_ver'
      return code: '0'
 verilog library 'unifast'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog -source -64 -work unifast_ver -f /data11/home/marcuscw/Desktop/Lib/unifast_ver/.cxl.verilog.unifast.unifast_ver.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/unifast_ver/.cxl.verilog.unifast.unifast_ver.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog -source -64 -work unifast_ver -f /data11/home/marcuscw/Desktop/Lib/unifast_ver/.cxl.verilog.unifast.unifast_ver.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:unifast)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap unifast_ver /data11/home/marcuscw/Desktop/Lib/unifast_ver 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:23:04 on Mar 11,2020
vlog -source -64 -work unifast_ver -f /data11/home/marcuscw/Desktop/Lib/unifast_ver/.cxl.verilog.unifast.unifast_ver.lin64.cmf 
-- Compiling module GTHE2_CHANNEL
-- Compiling module MMCME2_ADV
-- Compiling module DSP48E1
-- Compiling module PLLE2_ADV
-- Compiling module GTXE2_CHANNEL

Top level modules:
	GTHE2_CHANNEL
	MMCME2_ADV
	DSP48E1
	PLLE2_ADV
	GTXE2_CHANNEL
End time: 15:23:05 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:unifast)
==============================================================================

    > Searching for warnings in '.cxl.verilog.unifast.unifast_ver.lin64.log'...
    > Generating report file '.cxl.verilog.unifast.unifast.lin64.rpt'...
[0 error(s), 0 warning(s)]    > Searching for warnings in '.cxl.verilog.unisim.unisims_ver.lin64.log'...
    > Generating report file '.cxl.verilog.unisim.unisim.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 0.68 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/xpm'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/xpm'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap xpm /data11/home/marcuscw/Desktop/Lib/xpm'...
      output file: '/data11/home/marcuscw/Desktop/Lib/xpm/.cxl.vhdl.xpm.xpm.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap xpm /data11/home/marcuscw/Desktop/Lib/xpm'
      return code: '0'

Compiling vhdl library 'xpm'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -work xpm -f /data11/home/marcuscw/Desktop/Lib/xpm/.cxl.vhdl.xpm.xpm.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/xpm/.cxl.vhdl.xpm.xpm.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -work xpm -f /data11/home/marcuscw/Desktop/Lib/xpm/.cxl.vhdl.xpm.xpm.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:xpm)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap xpm /data11/home/marcuscw/Desktop/Lib/xpm 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:23:06 on Mar 11,2020
vcom -64 -work xpm -f /data11/home/marcuscw/Desktop/Lib/xpm/.cxl.vhdl.xpm.xpm.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling package VCOMPONENTS
End time: 15:23:06 on Mar 11,2020, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:xpm)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.xpm.xpm.lin64.log'...
    > Generating report file '.cxl.vhdl.xpm.xpm.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 0.90 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/xpm'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/xpm'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap xpm /data11/home/marcuscw/Desktop/Lib/xpm'...
      output file: '/data11/home/marcuscw/Desktop/Lib/xpm/.cxl.verilog.xpm.xpm.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap xpm /data11/home/marcuscw/Desktop/Lib/xpm'
      return code: '0'

Compiling verilog library 'xpm'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog -sv -64 -work xpm -f /data11/home/marcuscw/Desktop/Lib/xpm/.cxl.verilog.xpm.xpm.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/xpm/.cxl.verilog.xpm.xpm.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog -sv -64 -work xpm -f /data11/home/marcuscw/Desktop/Lib/xpm/.cxl.verilog.xpm.xpm.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:xpm)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap xpm /data11/home/marcuscw/Desktop/Lib/xpm 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:23:07 on Mar 11,2020
vlog -sv -64 -work xpm -f /data11/home/marcuscw/Desktop/Lib/xpm/.cxl.verilog.xpm.xpm.lin64.cmf 
-- Compiling module xpm_fifo_base
-- Compiling module xpm_fifo_rst
-- Compiling module xpm_counter_updn
-- Compiling module xpm_fifo_reg_vec
-- Compiling module xpm_fifo_reg_bit
-- Compiling module xpm_reg_pipe_bit
-- Compiling module xpm_fifo_sync
-- Compiling module xpm_fifo_async
-- Compiling module xpm_fifo_axis
-- Compiling module xpm_fifo_axif
-- Compiling module xpm_fifo_axil
-- Compiling module xpm_fifo_axi_reg_slice
-- Compiling module xpm_fifo_tb
-- Compiling module xpm_fifo_ex
-- Compiling module xpm_fifo_gen_dverif
-- Compiling module xpm_fifo_gen_rng
-- Compiling module xpm_fifo_gen_dgen
-- Compiling module xpm_fifo_gen_pctrl
-- Compiling module xpm_cdc_single
-- Compiling module xpm_cdc_gray
-- Compiling module xpm_cdc_handshake
-- Compiling module xpm_cdc_pulse
-- Compiling module xpm_cdc_array_single
-- Compiling module xpm_cdc_sync_rst
-- Compiling module xpm_cdc_async_rst
-- Compiling module xpm_cdc_low_latency_handshake
-- Compiling module xpm_memory_base
-- Compiling module asym_bwe_bb
-- Compiling module xpm_memory_dpdistram
-- Compiling module xpm_memory_dprom
-- Compiling module xpm_memory_sdpram
-- Compiling module xpm_memory_spram
-- Compiling module xpm_memory_sprom
-- Compiling module xpm_memory_tdpram

Top level modules:
	xpm_fifo_axis
	xpm_fifo_axif
	xpm_fifo_axil
	xpm_fifo_tb
	xpm_cdc_handshake
	xpm_cdc_pulse
	xpm_cdc_array_single
	xpm_cdc_async_rst
	xpm_cdc_low_latency_handshake
	xpm_memory_dpdistram
	xpm_memory_dprom
	xpm_memory_sdpram
	xpm_memory_spram
	xpm_memory_sprom
	xpm_memory_tdpram
End time: 15:23:07 on Mar 11,2020, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:xpm)
==============================================================================

    > Searching for warnings in '.cxl.verilog.xpm.xpm.lin64.log'...
    > Generating report file '.cxl.verilog.xpm.xpm.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 1.13 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/vid_phy_controller_v2_2_3'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/vid_phy_controller_v2_2_3'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap vid_phy_controller_v2_2_3 /data11/home/marcuscw/Desktop/Lib/vid_phy_controller_v2_2_3'...
      output file: '/data11/home/marcuscw/Desktop/Lib/vid_phy_controller_v2_2_3/.cxl.vhdl.vid_phy_controller_v2_2_3.vid_phy_controller_v2_2_3.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap vid_phy_controller_v2_2_3 /data11/home/marcuscw/Desktop/Lib/vid_phy_controller_v2_2_3'
      return code: '0'

Compiling vhdl library 'vid_phy_controller_v2_2_3'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work vid_phy_controller_v2_2_3 -f /data11/home/marcuscw/Desktop/Lib/vid_phy_controller_v2_2_3/.cxl.vhdl.vid_phy_controller_v2_2_3.vid_phy_controller_v2_2_3.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/vid_phy_controller_v2_2_3/.cxl.vhdl.vid_phy_controller_v2_2_3.vid_phy_controller_v2_2_3.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work vid_phy_controller_v2_2_3 -f /data11/home/marcuscw/Desktop/Lib/vid_phy_controller_v2_2_3/.cxl.vhdl.vid_phy_controller_v2_2_3.vid_phy_controller_v2_2_3.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:vid_phy_controller_v2_2_3)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap vid_phy_controller_v2_2_3 /data11/home/marcuscw/Desktop/Lib/vid_phy_controller_v2_2_3 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:23:08 on Mar 11,2020
vcom -64 -93 -work vid_phy_controller_v2_2_3 -f /data11/home/marcuscw/Desktop/Lib/vid_phy_controller_v2_2_3/.cxl.vhdl.vid_phy_controller_v2_2_3.vid_phy_controller_v2_2_3.lin64.cmf 
-- Loading package STANDARD
-- Compiling entity bs_flex
-- Compiling architecture behavior of bs_flex
-- Compiling entity control
-- Compiling architecture behavior of control
-- Compiling entity rotwdt
-- Compiling architecture behavior of rotwdt
-- Compiling entity nidru_20_wrapper
-- Compiling architecture Behavioral of nidru_20_wrapper
End time: 15:23:08 on Mar 11,2020, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:vid_phy_controller_v2_2_3)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.vid_phy_controller_v2_2_3.vid_phy_controller_v2_2_3.lin64.log'...
    > Generating report file '.cxl.vhdl.vid_phy_controller_v2_2_3.vid_phy_controller_v2_2_3.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 1.36 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/vid_phy_controller_v2_2_3'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/vid_phy_controller_v2_2_3'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap vid_phy_controller_v2_2_3 /data11/home/marcuscw/Desktop/Lib/vid_phy_controller_v2_2_3'...
      output file: '/data11/home/marcuscw/Desktop/Lib/vid_phy_controller_v2_2_3/.cxl.verilog.vid_phy_controller_v2_2_3.vid_phy_controller_v2_2_3.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap vid_phy_controller_v2_2_3 /data11/home/marcuscw/Desktop/Lib/vid_phy_controller_v2_2_3'
      return code: '0'

Compiling verilog library 'vid_phy_controller_v2_2_3'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 -L vid_phy_controller_v2_2_3 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work vid_phy_controller_v2_2_3 -f /data11/home/marcuscw/Desktop/Lib/vid_phy_controller_v2_2_3/.cxl.verilog.vid_phy_controller_v2_2_3.vid_phy_controller_v2_2_3.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/vid_phy_controller_v2_2_3/.cxl.verilog.vid_phy_controller_v2_2_3.vid_phy_controller_v2_2_3.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 -L vid_phy_controller_v2_2_3 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work vid_phy_controller_v2_2_3 -f /data11/home/marcuscw/Desktop/Lib/vid_phy_controller_v2_2_3/.cxl.verilog.vid_phy_controller_v2_2_3.vid_phy_controller_v2_2_3.lin64.cmf'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 -L vid_phy_controller_v2_2_3 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -sv -svinputport=relaxed -work vid_phy_controller_v2_2_3 -f /data11/home/marcuscw/Desktop/Lib/vid_phy_controller_v2_2_3/.cxl.systemverilog.vid_phy_controller_v2_2_3.vid_phy_controller_v2_2_3.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/vid_phy_controller_v2_2_3/.cxl.verilog.vid_phy_controller_v2_2_3.vid_phy_controller_v2_2_3.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 -L vid_phy_controller_v2_2_3 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -sv -svinputport=relaxed -work vid_phy_controller_v2_2_3 -f /data11/home/marcuscw/Desktop/Lib/vid_phy_controller_v2_2_3/.cxl.systemverilog.vid_phy_controller_v2_2_3.vid_phy_controller_v2_2_3.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:vid_phy_controller_v2_2_3)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap vid_phy_controller_v2_2_3 /data11/home/marcuscw/Desktop/Lib/vid_phy_controller_v2_2_3 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:23:08 on Mar 11,2020
vlog -64 -L vid_phy_controller_v2_2_3 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -work vid_phy_controller_v2_2_3 -f /data11/home/marcuscw/Desktop/Lib/vid_phy_controller_v2_2_3/.cxl.verilog.vid_phy_controller_v2_2_3.vid_phy_controller_v2_2_3.lin64.cmf 
-- Compiling module vid_phy_controller_v2_2_3_sync_block
-- Compiling module vid_phy_controller_v2_2_3_sync_pulse
-- Compiling module vid_phy_controller_v2_2_3_cpll_railing
-- Compiling module vid_phy_controller_v2_2_3_axi4lite
-- Compiling module vid_phy_controller_v2_2_3_drp_control
-- Compiling module vid_phy_controller_v2_2_3_drp_control_8series
-- Compiling module vid_phy_controller_v2_2_3_drp_control_hdmi
-- Compiling module vid_phy_controller_v2_2_3_interrupts
-- Compiling module vid_phy_controller_v2_2_3_gtp_common

Top level modules:
	vid_phy_controller_v2_2_3_sync_block
	vid_phy_controller_v2_2_3_sync_pulse
	vid_phy_controller_v2_2_3_cpll_railing
	vid_phy_controller_v2_2_3_axi4lite
	vid_phy_controller_v2_2_3_drp_control
	vid_phy_controller_v2_2_3_drp_control_8series
	vid_phy_controller_v2_2_3_drp_control_hdmi
	vid_phy_controller_v2_2_3_gtp_common
End time: 15:23:09 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:23:09 on Mar 11,2020
vlog -64 -L vid_phy_controller_v2_2_3 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -sv -svinputport=relaxed -work vid_phy_controller_v2_2_3 -f /data11/home/marcuscw/Desktop/Lib/vid_phy_controller_v2_2_3/.cxl.systemverilog.vid_phy_controller_v2_2_3.vid_phy_controller_v2_2_3.lin64.cmf 
-- Compiling module vid_phy_controller_v2_2_3_lib_rst_v1_0
-- Compiling module vid_phy_controller_v2_2_3_lib_sync_v1_0
-- Compiling module vid_phy_controller_v2_2_3_lib_cap_v1_0
-- Compiling module vid_phy_controller_v2_2_3_lib_edge_v1_0
-- Compiling module vid_phy_controller_v2_2_3_lib_cda_gray_v1_0
-- Compiling module vid_phy_controller_v2_2_3_lib_fifo_sc_v1_0
-- Compiling module vid_phy_controller_v2_2_3_lib_fifo_dc_v1_0
-- Compiling module vid_phy_controller_v2_2_3_lib_div_v1_0
-- Compiling module vid_phy_controller_v2_2_3_datawidth_conv
-- Compiling module vid_phy_controller_v2_2_3_gt_tx_tmdsclk_patgen
-- Compiling module vid_phy_controller_v2_2_3_dru

Top level modules:
	vid_phy_controller_v2_2_3_lib_sync_v1_0
	vid_phy_controller_v2_2_3_lib_cap_v1_0
	vid_phy_controller_v2_2_3_lib_edge_v1_0
	vid_phy_controller_v2_2_3_lib_fifo_sc_v1_0
	vid_phy_controller_v2_2_3_lib_div_v1_0
	vid_phy_controller_v2_2_3_datawidth_conv
	vid_phy_controller_v2_2_3_gt_tx_tmdsclk_patgen
	vid_phy_controller_v2_2_3_dru
End time: 15:23:09 on Mar 11,2020, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:vid_phy_controller_v2_2_3)
==============================================================================

    > Searching for warnings in '.cxl.verilog.vid_phy_controller_v2_2_3.vid_phy_controller_v2_2_3.lin64.log'...
    > Generating report file '.cxl.verilog.vid_phy_controller_v2_2_3.vid_phy_controller_v2_2_3.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 1.58 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/interlaken_v2_4_3'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/interlaken_v2_4_3'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap interlaken_v2_4_3 /data11/home/marcuscw/Desktop/Lib/interlaken_v2_4_3'...
      output file: '/data11/home/marcuscw/Desktop/Lib/interlaken_v2_4_3/.cxl.verilog.interlaken_v2_4_3.interlaken_v2_4_3.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap interlaken_v2_4_3 /data11/home/marcuscw/Desktop/Lib/interlaken_v2_4_3'
      return code: '0'

Compiling verilog library 'interlaken_v2_4_3'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work interlaken_v2_4_3 -f /data11/home/marcuscw/Desktop/Lib/interlaken_v2_4_3/.cxl.verilog.interlaken_v2_4_3.interlaken_v2_4_3.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/interlaken_v2_4_3/.cxl.verilog.interlaken_v2_4_3.interlaken_v2_4_3.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work interlaken_v2_4_3 -f /data11/home/marcuscw/Desktop/Lib/interlaken_v2_4_3/.cxl.verilog.interlaken_v2_4_3.interlaken_v2_4_3.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:interlaken_v2_4_3)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap interlaken_v2_4_3 /data11/home/marcuscw/Desktop/Lib/interlaken_v2_4_3 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:23:10 on Mar 11,2020
vlog -64 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -work interlaken_v2_4_3 -f /data11/home/marcuscw/Desktop/Lib/interlaken_v2_4_3/.cxl.verilog.interlaken_v2_4_3.interlaken_v2_4_3.lin64.cmf 

Top level modules:
End time: 15:23:10 on Mar 11,2020, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:interlaken_v2_4_3)
==============================================================================

    > Searching for warnings in '.cxl.verilog.interlaken_v2_4_3.interlaken_v2_4_3.lin64.log'...
    > Generating report file '.cxl.verilog.interlaken_v2_4_3.interlaken_v2_4_3.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 1.81 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/v_smpte_uhdsdi_v1_0_7'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/v_smpte_uhdsdi_v1_0_7'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap v_smpte_uhdsdi_v1_0_7 /data11/home/marcuscw/Desktop/Lib/v_smpte_uhdsdi_v1_0_7'...
      output file: '/data11/home/marcuscw/Desktop/Lib/v_smpte_uhdsdi_v1_0_7/.cxl.verilog.v_smpte_uhdsdi_v1_0_7.v_smpte_uhdsdi_v1_0_7.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap v_smpte_uhdsdi_v1_0_7 /data11/home/marcuscw/Desktop/Lib/v_smpte_uhdsdi_v1_0_7'
      return code: '0'

Compiling verilog library 'v_smpte_uhdsdi_v1_0_7'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work v_smpte_uhdsdi_v1_0_7 -f /data11/home/marcuscw/Desktop/Lib/v_smpte_uhdsdi_v1_0_7/.cxl.verilog.v_smpte_uhdsdi_v1_0_7.v_smpte_uhdsdi_v1_0_7.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/v_smpte_uhdsdi_v1_0_7/.cxl.verilog.v_smpte_uhdsdi_v1_0_7.v_smpte_uhdsdi_v1_0_7.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work v_smpte_uhdsdi_v1_0_7 -f /data11/home/marcuscw/Desktop/Lib/v_smpte_uhdsdi_v1_0_7/.cxl.verilog.v_smpte_uhdsdi_v1_0_7.v_smpte_uhdsdi_v1_0_7.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:v_smpte_uhdsdi_v1_0_7)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap v_smpte_uhdsdi_v1_0_7 /data11/home/marcuscw/Desktop/Lib/v_smpte_uhdsdi_v1_0_7 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:23:11 on Mar 11,2020
vlog -64 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -work v_smpte_uhdsdi_v1_0_7 -f /data11/home/marcuscw/Desktop/Lib/v_smpte_uhdsdi_v1_0_7/.cxl.verilog.v_smpte_uhdsdi_v1_0_7.v_smpte_uhdsdi_v1_0_7.lin64.cmf 
-- Compiling module v_smpte_uhdsdi_v1_0_7_crc2
-- Compiling module v_smpte_uhdsdi_v1_0_7_edh_anc_rx
-- Compiling module v_smpte_uhdsdi_v1_0_7_edh_autodetect
-- Compiling module v_smpte_uhdsdi_v1_0_7_edh_crc16
-- Compiling module v_smpte_uhdsdi_v1_0_7_edh_crc
-- Compiling module v_smpte_uhdsdi_v1_0_7_edh_errcnt
-- Compiling module v_smpte_uhdsdi_v1_0_7_edh_flags
-- Compiling module v_smpte_uhdsdi_v1_0_7_edh_fly_field
-- Compiling module v_smpte_uhdsdi_v1_0_7_edh_fly_fsm
-- Compiling module v_smpte_uhdsdi_v1_0_7_edh_fly_horz
-- Compiling module v_smpte_uhdsdi_v1_0_7_edh_fly_vert
-- Compiling module v_smpte_uhdsdi_v1_0_7_edh_flywheel
-- Compiling module v_smpte_uhdsdi_v1_0_7_edh_loc
-- Compiling module v_smpte_uhdsdi_v1_0_7_edh_processor
-- Compiling module v_smpte_uhdsdi_v1_0_7_edh_rx
-- Compiling module v_smpte_uhdsdi_v1_0_7_edh_trs_detect
-- Compiling module v_smpte_uhdsdi_v1_0_7_edh_tx
-- Compiling module v_smpte_uhdsdi_v1_0_7_edh_video_decode
-- Compiling module v_smpte_uhdsdi_v1_0_7_rx_autorate
-- Compiling module v_smpte_uhdsdi_v1_0_7_rx_crc
-- Compiling module v_smpte_uhdsdi_v1_0_7_rx_decoder
-- Compiling module v_smpte_uhdsdi_v1_0_7_rx_demux_4
-- Compiling module v_smpte_uhdsdi_v1_0_7_rx_framer
-- Compiling module v_smpte_uhdsdi_v1_0_7_rx_st352_pid_capture
-- Compiling module v_smpte_uhdsdi_v1_0_7_rx_to_demux
** Warning: (vlog-2083) /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_smpte_uhdsdi_v1_0/hdl/v_smpte_uhdsdi_v1_0_vl_rfs.v(8299): Carriage return (0x0D) is not followed by a newline (0x0A).
-- Compiling module v_smpte_uhdsdi_v1_0_7_rx_transport_detect
-- Compiling module v_smpte_uhdsdi_v1_0_7_rx_trs_restore
-- Compiling module v_smpte_uhdsdi_v1_0_7_rx
-- Compiling module v_smpte_uhdsdi_v1_0_7_tx_bitrep_20b
-- Compiling module v_smpte_uhdsdi_v1_0_7_tx_channel
-- Compiling module v_smpte_uhdsdi_v1_0_7_tx_encoder
-- Compiling module v_smpte_uhdsdi_v1_0_7_tx_insert_crc
-- Compiling module v_smpte_uhdsdi_v1_0_7_tx_insert_ln
-- Compiling module v_smpte_uhdsdi_v1_0_7_tx_mux
-- Compiling module v_smpte_uhdsdi_v1_0_7_tx_output
-- Compiling module v_smpte_uhdsdi_v1_0_7_tx_scrambler
-- Compiling module v_smpte_uhdsdi_v1_0_7_tx_st352_pid_insert
-- Compiling module v_smpte_uhdsdi_v1_0_7_tx_syncbit_insert
-- Compiling module v_smpte_uhdsdi_v1_0_7_tx_trsgen
-- Compiling module v_smpte_uhdsdi_v1_0_7_tx
-- Compiling module v_smpte_uhdsdi_v1_0_7

Top level modules:
	v_smpte_uhdsdi_v1_0_7
End time: 15:23:12 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(questasim:verilog:v_smpte_uhdsdi_v1_0_7)
==============================================================================

    > Searching for warnings in '.cxl.verilog.v_smpte_uhdsdi_v1_0_7.v_smpte_uhdsdi_v1_0_7.lin64.log'...
    > Generating report file '.cxl.verilog.v_smpte_uhdsdi_v1_0_7.v_smpte_uhdsdi_v1_0_7.lin64.rpt'...

compile_simlib: 0 error(s), 1 warning(s), 2.04 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/axi_chip2chip_v5_0_5'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/axi_chip2chip_v5_0_5'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap axi_chip2chip_v5_0_5 /data11/home/marcuscw/Desktop/Lib/axi_chip2chip_v5_0_5'...
      output file: '/data11/home/marcuscw/Desktop/Lib/axi_chip2chip_v5_0_5/.cxl.verilog.axi_chip2chip_v5_0_5.axi_chip2chip_v5_0_5.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap axi_chip2chip_v5_0_5 /data11/home/marcuscw/Desktop/Lib/axi_chip2chip_v5_0_5'
      return code: '0'

Compiling verilog library 'axi_chip2chip_v5_0_5'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work axi_chip2chip_v5_0_5 -f /data11/home/marcuscw/Desktop/Lib/axi_chip2chip_v5_0_5/.cxl.verilog.axi_chip2chip_v5_0_5.axi_chip2chip_v5_0_5.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/axi_chip2chip_v5_0_5/.cxl.verilog.axi_chip2chip_v5_0_5.axi_chip2chip_v5_0_5.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work axi_chip2chip_v5_0_5 -f /data11/home/marcuscw/Desktop/Lib/axi_chip2chip_v5_0_5/.cxl.verilog.axi_chip2chip_v5_0_5.axi_chip2chip_v5_0_5.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:axi_chip2chip_v5_0_5)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap axi_chip2chip_v5_0_5 /data11/home/marcuscw/Desktop/Lib/axi_chip2chip_v5_0_5 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:23:12 on Mar 11,2020
vlog -64 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -work axi_chip2chip_v5_0_5 -f /data11/home/marcuscw/Desktop/Lib/axi_chip2chip_v5_0_5/.cxl.verilog.axi_chip2chip_v5_0_5.axi_chip2chip_v5_0_5.lin64.cmf 

Top level modules:
End time: 15:23:14 on Mar 11,2020, Elapsed time: 0:00:02
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:axi_chip2chip_v5_0_5)
==============================================================================

    > Searching for warnings in '.cxl.verilog.axi_chip2chip_v5_0_5.axi_chip2chip_v5_0_5.lin64.log'...
    > Generating report file '.cxl.verilog.axi_chip2chip_v5_0_5.axi_chip2chip_v5_0_5.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 2.26 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/xdma_v4_1_3'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/xdma_v4_1_3'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap xdma_v4_1_3 /data11/home/marcuscw/Desktop/Lib/xdma_v4_1_3'...
      output file: '/data11/home/marcuscw/Desktop/Lib/xdma_v4_1_3/.cxl.verilog.xdma_v4_1_3.xdma_v4_1_3.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap xdma_v4_1_3 /data11/home/marcuscw/Desktop/Lib/xdma_v4_1_3'
      return code: '0'

Compiling verilog library 'xdma_v4_1_3'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 -L xdma_v4_1_3 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -sv -svinputport=relaxed -work xdma_v4_1_3 -f /data11/home/marcuscw/Desktop/Lib/xdma_v4_1_3/.cxl.systemverilog.xdma_v4_1_3.xdma_v4_1_3.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/xdma_v4_1_3/.cxl.verilog.xdma_v4_1_3.xdma_v4_1_3.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 -L xdma_v4_1_3 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -sv -svinputport=relaxed -work xdma_v4_1_3 -f /data11/home/marcuscw/Desktop/Lib/xdma_v4_1_3/.cxl.systemverilog.xdma_v4_1_3.xdma_v4_1_3.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:xdma_v4_1_3)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap xdma_v4_1_3 /data11/home/marcuscw/Desktop/Lib/xdma_v4_1_3 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:23:14 on Mar 11,2020
vlog -64 -L xdma_v4_1_3 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -sv -svinputport=relaxed -work xdma_v4_1_3 -f /data11/home/marcuscw/Desktop/Lib/xdma_v4_1_3/.cxl.systemverilog.xdma_v4_1_3.xdma_v4_1_3.lin64.cmf 
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
-- Compiling package xdma_v4_1_vl_rfs_sv_unit
-- Compiling interface dma_pcie_axis_cc_if
-- Compiling interface dma_pcie_axis_cq_if
-- Compiling interface dma_pcie_axis_rc_if
-- Compiling interface dma_pcie_axis_rq_if
-- Compiling interface dma_pcie_c2h_crdt_if
-- Compiling interface dma_pcie_dsc_in_if
-- Compiling interface dma_pcie_dsc_out_if
-- Compiling interface dma_pcie_fabric_input_if
-- Compiling interface dma_pcie_fabric_output_if
-- Compiling interface dma_pcie_gic_if
-- Compiling interface dma_pcie_h2c_crdt_if
-- Compiling interface dma_pcie_mi_16Bx2048_4Bwe_ram_if
-- Compiling interface dma_pcie_mi_2Bx2048_ram_if
-- Compiling interface dma_pcie_mi_4Bx2048_4Bwe_ram_if
-- Compiling interface dma_pcie_mi_64Bx128_32Bwe_ram_if
-- Compiling interface dma_pcie_mi_64Bx256_32Bwe_ram_if
-- Compiling interface dma_pcie_mi_64Bx512_32Bwe_ram_if
-- Compiling interface dma_pcie_mi_64Bx1024_32Bwe_ram_if
-- Compiling interface dma_pcie_mi_8Bx2048_4Bwe_ram_if
-- Compiling interface dma_pcie_mi_dsc_cpld_if
-- Compiling interface dma_pcie_mi_dsc_cpli_if
-- Compiling interface dma_pcie_misc_input_if
-- Compiling interface dma_pcie_misc_output_if
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(157): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(157): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(157): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(157): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(157): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(157): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(157): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(157): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(157): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(157): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(157): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(157): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(157): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(157): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(157): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(157): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(157): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(157): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(157): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(157): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(157): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(157): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(157): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(157): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(157): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(157): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(157): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(157): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(157): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(157): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(157): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(157): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(157): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(157): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(157): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(157): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(157): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(157): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(157): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(157): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(157): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(157): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(157): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(157): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(157): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(157): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(157): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(157): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(157): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(157): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(157): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(157): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(157): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(157): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(157): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(157): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(157): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(157): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(157): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(157): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(157): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(157): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(157): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(157): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(157): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(157): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(157): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(157): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(157): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(157): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(157): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(157): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(157): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(157): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(157): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(157): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(157): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(157): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(157): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(157): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(157): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(157): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(157): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(157): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(157): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(157): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(157): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(157): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
-- Compiling module xdma_v4_1_3_BufferMem
-- Compiling module xdma_v4_1_3_GenericFIFO1R2W
-- Compiling module xdma_v4_1_3_GenericFIFO
-- Compiling module xdma_v4_1_3_GenericFIFOAsyncNoHead
-- Compiling module xdma_v4_1_3_GenericFIFOAsync
-- Compiling module xdma_v4_1_3_GenericFIFOHead
-- Compiling module xdma_v4_1_3_GenericFIFOHead2
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(1123): (vlog-2600) [RDGN] - Redundant digits in numeric literal.

Top level modules:
	xdma_v4_1_3_BufferMem
	xdma_v4_1_3_GenericFIFO1R2W
End time: 15:23:17 on Mar 11,2020, Elapsed time: 0:00:03
Errors: 0, Warnings: 530

END_COMPILATION_MESSAGES(questasim:verilog:xdma_v4_1_3)
==============================================================================

    > Searching for warnings in '.cxl.verilog.xdma_v4_1_3.xdma_v4_1_3.lin64.log'...
    > Generating report file '.cxl.verilog.xdma_v4_1_3.xdma_v4_1_3.lin64.rpt'...

compile_simlib: 0 error(s), 530 warning(s), 2.49 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/multi_channel_25g_rs_fec_v1_0_2'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/multi_channel_25g_rs_fec_v1_0_2'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap multi_channel_25g_rs_fec_v1_0_2 /data11/home/marcuscw/Desktop/Lib/multi_channel_25g_rs_fec_v1_0_2'...
      output file: '/data11/home/marcuscw/Desktop/Lib/multi_channel_25g_rs_fec_v1_0_2/.cxl.verilog.multi_channel_25g_rs_fec_v1_0_2.multi_channel_25g_rs_fec_v1_0_2.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap multi_channel_25g_rs_fec_v1_0_2 /data11/home/marcuscw/Desktop/Lib/multi_channel_25g_rs_fec_v1_0_2'
      return code: '0'

Compiling verilog library 'multi_channel_25g_rs_fec_v1_0_2'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work multi_channel_25g_rs_fec_v1_0_2 -f /data11/home/marcuscw/Desktop/Lib/multi_channel_25g_rs_fec_v1_0_2/.cxl.verilog.multi_channel_25g_rs_fec_v1_0_2.multi_channel_25g_rs_fec_v1_0_2.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/multi_channel_25g_rs_fec_v1_0_2/.cxl.verilog.multi_channel_25g_rs_fec_v1_0_2.multi_channel_25g_rs_fec_v1_0_2.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work multi_channel_25g_rs_fec_v1_0_2 -f /data11/home/marcuscw/Desktop/Lib/multi_channel_25g_rs_fec_v1_0_2/.cxl.verilog.multi_channel_25g_rs_fec_v1_0_2.multi_channel_25g_rs_fec_v1_0_2.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:multi_channel_25g_rs_fec_v1_0_2)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap multi_channel_25g_rs_fec_v1_0_2 /data11/home/marcuscw/Desktop/Lib/multi_channel_25g_rs_fec_v1_0_2 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:23:17 on Mar 11,2020
vlog -64 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -work multi_channel_25g_rs_fec_v1_0_2 -f /data11/home/marcuscw/Desktop/Lib/multi_channel_25g_rs_fec_v1_0_2/.cxl.verilog.multi_channel_25g_rs_fec_v1_0_2.multi_channel_25g_rs_fec_v1_0_2.lin64.cmf 

Top level modules:
End time: 15:23:18 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:multi_channel_25g_rs_fec_v1_0_2)
==============================================================================

    > Searching for warnings in '.cxl.verilog.multi_channel_25g_rs_fec_v1_0_2.multi_channel_25g_rs_fec_v1_0_2.lin64.log'...
    > Generating report file '.cxl.verilog.multi_channel_25g_rs_fec_v1_0_2.multi_channel_25g_rs_fec_v1_0_2.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 2.71 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/lib_cdc_v1_0_2'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/lib_cdc_v1_0_2'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap lib_cdc_v1_0_2 /data11/home/marcuscw/Desktop/Lib/lib_cdc_v1_0_2'...
      output file: '/data11/home/marcuscw/Desktop/Lib/lib_cdc_v1_0_2/.cxl.vhdl.lib_cdc_v1_0_2.lib_cdc_v1_0_2.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap lib_cdc_v1_0_2 /data11/home/marcuscw/Desktop/Lib/lib_cdc_v1_0_2'
      return code: '0'

Compiling vhdl library 'lib_cdc_v1_0_2'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work lib_cdc_v1_0_2 -f /data11/home/marcuscw/Desktop/Lib/lib_cdc_v1_0_2/.cxl.vhdl.lib_cdc_v1_0_2.lib_cdc_v1_0_2.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/lib_cdc_v1_0_2/.cxl.vhdl.lib_cdc_v1_0_2.lib_cdc_v1_0_2.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work lib_cdc_v1_0_2 -f /data11/home/marcuscw/Desktop/Lib/lib_cdc_v1_0_2/.cxl.vhdl.lib_cdc_v1_0_2.lib_cdc_v1_0_2.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:lib_cdc_v1_0_2)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap lib_cdc_v1_0_2 /data11/home/marcuscw/Desktop/Lib/lib_cdc_v1_0_2 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:23:18 on Mar 11,2020
vcom -64 -93 -work lib_cdc_v1_0_2 -f /data11/home/marcuscw/Desktop/Lib/lib_cdc_v1_0_2/.cxl.vhdl.lib_cdc_v1_0_2.lib_cdc_v1_0_2.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Compiling entity cdc_sync
-- Compiling architecture implementation of cdc_sync
End time: 15:23:19 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:lib_cdc_v1_0_2)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.lib_cdc_v1_0_2.lib_cdc_v1_0_2.lin64.log'...
    > Generating report file '.cxl.vhdl.lib_cdc_v1_0_2.lib_cdc_v1_0_2.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 2.94 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/i2s_transmitter_v1_0_3'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/i2s_transmitter_v1_0_3'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap i2s_transmitter_v1_0_3 /data11/home/marcuscw/Desktop/Lib/i2s_transmitter_v1_0_3'...
      output file: '/data11/home/marcuscw/Desktop/Lib/i2s_transmitter_v1_0_3/.cxl.verilog.i2s_transmitter_v1_0_3.i2s_transmitter_v1_0_3.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap i2s_transmitter_v1_0_3 /data11/home/marcuscw/Desktop/Lib/i2s_transmitter_v1_0_3'
      return code: '0'

Compiling verilog library 'i2s_transmitter_v1_0_3'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 -L i2s_transmitter_v1_0_3 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -sv -svinputport=relaxed -work i2s_transmitter_v1_0_3 -f /data11/home/marcuscw/Desktop/Lib/i2s_transmitter_v1_0_3/.cxl.systemverilog.i2s_transmitter_v1_0_3.i2s_transmitter_v1_0_3.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/i2s_transmitter_v1_0_3/.cxl.verilog.i2s_transmitter_v1_0_3.i2s_transmitter_v1_0_3.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 -L i2s_transmitter_v1_0_3 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -sv -svinputport=relaxed -work i2s_transmitter_v1_0_3 -f /data11/home/marcuscw/Desktop/Lib/i2s_transmitter_v1_0_3/.cxl.systemverilog.i2s_transmitter_v1_0_3.i2s_transmitter_v1_0_3.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:i2s_transmitter_v1_0_3)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap i2s_transmitter_v1_0_3 /data11/home/marcuscw/Desktop/Lib/i2s_transmitter_v1_0_3 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:23:19 on Mar 11,2020
vlog -64 -L i2s_transmitter_v1_0_3 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -sv -svinputport=relaxed -work i2s_transmitter_v1_0_3 -f /data11/home/marcuscw/Desktop/Lib/i2s_transmitter_v1_0_3/.cxl.systemverilog.i2s_transmitter_v1_0_3.i2s_transmitter_v1_0_3.lin64.cmf 

Top level modules:
End time: 15:23:20 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:i2s_transmitter_v1_0_3)
==============================================================================

    > Searching for warnings in '.cxl.verilog.i2s_transmitter_v1_0_3.i2s_transmitter_v1_0_3.lin64.log'...
    > Generating report file '.cxl.verilog.i2s_transmitter_v1_0_3.i2s_transmitter_v1_0_3.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 3.17 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/sem_v4_1_12'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/sem_v4_1_12'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap sem_v4_1_12 /data11/home/marcuscw/Desktop/Lib/sem_v4_1_12'...
      output file: '/data11/home/marcuscw/Desktop/Lib/sem_v4_1_12/.cxl.verilog.sem_v4_1_12.sem_v4_1_12.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap sem_v4_1_12 /data11/home/marcuscw/Desktop/Lib/sem_v4_1_12'
      return code: '0'

Compiling verilog library 'sem_v4_1_12'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work sem_v4_1_12 -f /data11/home/marcuscw/Desktop/Lib/sem_v4_1_12/.cxl.verilog.sem_v4_1_12.sem_v4_1_12.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/sem_v4_1_12/.cxl.verilog.sem_v4_1_12.sem_v4_1_12.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work sem_v4_1_12 -f /data11/home/marcuscw/Desktop/Lib/sem_v4_1_12/.cxl.verilog.sem_v4_1_12.sem_v4_1_12.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:sem_v4_1_12)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap sem_v4_1_12 /data11/home/marcuscw/Desktop/Lib/sem_v4_1_12 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:23:20 on Mar 11,2020
vlog -64 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -work sem_v4_1_12 -f /data11/home/marcuscw/Desktop/Lib/sem_v4_1_12/.cxl.verilog.sem_v4_1_12.sem_v4_1_12.lin64.cmf 

Top level modules:
End time: 15:23:21 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:sem_v4_1_12)
==============================================================================

    > Searching for warnings in '.cxl.verilog.sem_v4_1_12.sem_v4_1_12.lin64.log'...
    > Generating report file '.cxl.verilog.sem_v4_1_12.sem_v4_1_12.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 3.39 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/hdcp_v1_0_3'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/hdcp_v1_0_3'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap hdcp_v1_0_3 /data11/home/marcuscw/Desktop/Lib/hdcp_v1_0_3'...
      output file: '/data11/home/marcuscw/Desktop/Lib/hdcp_v1_0_3/.cxl.verilog.hdcp_v1_0_3.hdcp_v1_0_3.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap hdcp_v1_0_3 /data11/home/marcuscw/Desktop/Lib/hdcp_v1_0_3'
      return code: '0'

Compiling verilog library 'hdcp_v1_0_3'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work hdcp_v1_0_3 -f /data11/home/marcuscw/Desktop/Lib/hdcp_v1_0_3/.cxl.verilog.hdcp_v1_0_3.hdcp_v1_0_3.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/hdcp_v1_0_3/.cxl.verilog.hdcp_v1_0_3.hdcp_v1_0_3.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work hdcp_v1_0_3 -f /data11/home/marcuscw/Desktop/Lib/hdcp_v1_0_3/.cxl.verilog.hdcp_v1_0_3.hdcp_v1_0_3.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:hdcp_v1_0_3)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap hdcp_v1_0_3 /data11/home/marcuscw/Desktop/Lib/hdcp_v1_0_3 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:23:22 on Mar 11,2020
vlog -64 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -work hdcp_v1_0_3 -f /data11/home/marcuscw/Desktop/Lib/hdcp_v1_0_3/.cxl.verilog.hdcp_v1_0_3.hdcp_v1_0_3.lin64.cmf 

Top level modules:
End time: 15:23:23 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:hdcp_v1_0_3)
==============================================================================

    > Searching for warnings in '.cxl.verilog.hdcp_v1_0_3.hdcp_v1_0_3.lin64.log'...
    > Generating report file '.cxl.verilog.hdcp_v1_0_3.hdcp_v1_0_3.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 3.62 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/noc_nmu_v1_0_0'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/noc_nmu_v1_0_0'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap noc_nmu_v1_0_0 /data11/home/marcuscw/Desktop/Lib/noc_nmu_v1_0_0'...
      output file: '/data11/home/marcuscw/Desktop/Lib/noc_nmu_v1_0_0/.cxl.verilog.noc_nmu_v1_0_0.noc_nmu_v1_0_0.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap noc_nmu_v1_0_0 /data11/home/marcuscw/Desktop/Lib/noc_nmu_v1_0_0'
      return code: '0'

Compiling verilog library 'noc_nmu_v1_0_0'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 -L noc_nmu_v1_0_0 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -sv -svinputport=relaxed -work noc_nmu_v1_0_0 -f /data11/home/marcuscw/Desktop/Lib/noc_nmu_v1_0_0/.cxl.systemverilog.noc_nmu_v1_0_0.noc_nmu_v1_0_0.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/noc_nmu_v1_0_0/.cxl.verilog.noc_nmu_v1_0_0.noc_nmu_v1_0_0.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 -L noc_nmu_v1_0_0 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -sv -svinputport=relaxed -work noc_nmu_v1_0_0 -f /data11/home/marcuscw/Desktop/Lib/noc_nmu_v1_0_0/.cxl.systemverilog.noc_nmu_v1_0_0.noc_nmu_v1_0_0.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:noc_nmu_v1_0_0)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap noc_nmu_v1_0_0 /data11/home/marcuscw/Desktop/Lib/noc_nmu_v1_0_0 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:23:24 on Mar 11,2020
vlog -64 -L noc_nmu_v1_0_0 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -sv -svinputport=relaxed -work noc_nmu_v1_0_0 -f /data11/home/marcuscw/Desktop/Lib/noc_nmu_v1_0_0/.cxl.systemverilog.noc_nmu_v1_0_0.noc_nmu_v1_0_0.lin64.cmf 
** Warning: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_nmu_v1_0/hdl/noc_nmu_v1_0_vl_rfs.sv(64)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/nmu_axi_req_write_data_conversion.sv(64): (vlog-2283) Extra semicolon in $unit (global) scope.
-- Compiling package noc_nmu_v1_0_vl_rfs_sv_unit
** Warning: /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/nmu_read_fe.sv(249): (vlog-2240) Treating stand-alone use of function 'pop_front' as an implicit VOID cast.
** Warning: /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/nmu_axi_monitor.sv(244): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/nmu_axi_monitor.sv(244): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/nmu_axi_monitor.sv(244): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/nmu_axi_monitor.sv(244): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/nmu_axi_monitor.sv(244): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/nmu_axi_monitor.sv(244): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/nmu_axi_monitor.sv(244): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/nmu_axi_monitor.sv(244): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.

Top level modules:
End time: 15:23:26 on Mar 11,2020, Elapsed time: 0:00:02
Errors: 0, Warnings: 10

END_COMPILATION_MESSAGES(questasim:verilog:noc_nmu_v1_0_0)
==============================================================================

    > Searching for warnings in '.cxl.verilog.noc_nmu_v1_0_0.noc_nmu_v1_0_0.lin64.log'...
    > Generating report file '.cxl.verilog.noc_nmu_v1_0_0.noc_nmu_v1_0_0.lin64.rpt'...

compile_simlib: 0 error(s), 10 warning(s), 3.85 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/sem_ultra_v3_1_11'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/sem_ultra_v3_1_11'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap sem_ultra_v3_1_11 /data11/home/marcuscw/Desktop/Lib/sem_ultra_v3_1_11'...
      output file: '/data11/home/marcuscw/Desktop/Lib/sem_ultra_v3_1_11/.cxl.verilog.sem_ultra_v3_1_11.sem_ultra_v3_1_11.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap sem_ultra_v3_1_11 /data11/home/marcuscw/Desktop/Lib/sem_ultra_v3_1_11'
      return code: '0'

Compiling verilog library 'sem_ultra_v3_1_11'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work sem_ultra_v3_1_11 -f /data11/home/marcuscw/Desktop/Lib/sem_ultra_v3_1_11/.cxl.verilog.sem_ultra_v3_1_11.sem_ultra_v3_1_11.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/sem_ultra_v3_1_11/.cxl.verilog.sem_ultra_v3_1_11.sem_ultra_v3_1_11.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work sem_ultra_v3_1_11 -f /data11/home/marcuscw/Desktop/Lib/sem_ultra_v3_1_11/.cxl.verilog.sem_ultra_v3_1_11.sem_ultra_v3_1_11.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:sem_ultra_v3_1_11)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap sem_ultra_v3_1_11 /data11/home/marcuscw/Desktop/Lib/sem_ultra_v3_1_11 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:23:26 on Mar 11,2020
vlog -64 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -work sem_ultra_v3_1_11 -f /data11/home/marcuscw/Desktop/Lib/sem_ultra_v3_1_11/.cxl.verilog.sem_ultra_v3_1_11.sem_ultra_v3_1_11.lin64.cmf 

Top level modules:
End time: 15:23:27 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:sem_ultra_v3_1_11)
==============================================================================

    > Searching for warnings in '.cxl.verilog.sem_ultra_v3_1_11.sem_ultra_v3_1_11.lin64.log'...
    > Generating report file '.cxl.verilog.sem_ultra_v3_1_11.sem_ultra_v3_1_11.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 4.07 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/mutex_v2_1_10'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/mutex_v2_1_10'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap mutex_v2_1_10 /data11/home/marcuscw/Desktop/Lib/mutex_v2_1_10'...
      output file: '/data11/home/marcuscw/Desktop/Lib/mutex_v2_1_10/.cxl.vhdl.mutex_v2_1_10.mutex_v2_1_10.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap mutex_v2_1_10 /data11/home/marcuscw/Desktop/Lib/mutex_v2_1_10'
      return code: '0'

Compiling vhdl library 'mutex_v2_1_10'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work mutex_v2_1_10 -f /data11/home/marcuscw/Desktop/Lib/mutex_v2_1_10/.cxl.vhdl.mutex_v2_1_10.mutex_v2_1_10.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/mutex_v2_1_10/.cxl.vhdl.mutex_v2_1_10.mutex_v2_1_10.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work mutex_v2_1_10 -f /data11/home/marcuscw/Desktop/Lib/mutex_v2_1_10/.cxl.vhdl.mutex_v2_1_10.mutex_v2_1_10.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:mutex_v2_1_10)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap mutex_v2_1_10 /data11/home/marcuscw/Desktop/Lib/mutex_v2_1_10 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:23:28 on Mar 11,2020
vcom -64 -93 -work mutex_v2_1_10 -f /data11/home/marcuscw/Desktop/Lib/mutex_v2_1_10/.cxl.vhdl.mutex_v2_1_10.mutex_v2_1_10.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity pselect
-- Compiling architecture imp of pselect
-- Compiling entity Gen_DRAM
-- Compiling architecture syn of Gen_DRAM
-- Loading package NUMERIC_STD
-- Loading entity Gen_DRAM
-- Compiling entity multi_channel_register
-- Compiling architecture IMP of multi_channel_register
-- Loading entity multi_channel_register
-- Compiling entity multi_channel_mutex
-- Compiling architecture IMP of multi_channel_mutex
-- Compiling entity mutex_core
-- Compiling architecture IMP of mutex_core
-- Compiling entity axi_decode
-- Compiling architecture IMP of axi_decode
-- Compiling entity mutex
-- Compiling architecture IMP of mutex
End time: 15:23:29 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:mutex_v2_1_10)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.mutex_v2_1_10.mutex_v2_1_10.lin64.log'...
    > Generating report file '.cxl.vhdl.mutex_v2_1_10.mutex_v2_1_10.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 4.30 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/smartconnect_v1_0'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/smartconnect_v1_0'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap smartconnect_v1_0 /data11/home/marcuscw/Desktop/Lib/smartconnect_v1_0'...
      output file: '/data11/home/marcuscw/Desktop/Lib/smartconnect_v1_0/.cxl.verilog.smartconnect_v1_0.smartconnect_v1_0.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap smartconnect_v1_0 /data11/home/marcuscw/Desktop/Lib/smartconnect_v1_0'
      return code: '0'

Compiling verilog library 'smartconnect_v1_0'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 -L smartconnect_v1_0 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -sv -svinputport=relaxed -work smartconnect_v1_0 -f /data11/home/marcuscw/Desktop/Lib/smartconnect_v1_0/.cxl.systemverilog.smartconnect_v1_0.smartconnect_v1_0.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/smartconnect_v1_0/.cxl.verilog.smartconnect_v1_0.smartconnect_v1_0.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 -L smartconnect_v1_0 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -sv -svinputport=relaxed -work smartconnect_v1_0 -f /data11/home/marcuscw/Desktop/Lib/smartconnect_v1_0/.cxl.systemverilog.smartconnect_v1_0.smartconnect_v1_0.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:smartconnect_v1_0)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap smartconnect_v1_0 /data11/home/marcuscw/Desktop/Lib/smartconnect_v1_0 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:23:29 on Mar 11,2020
vlog -64 -L smartconnect_v1_0 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -sv -svinputport=relaxed -work smartconnect_v1_0 -f /data11/home/marcuscw/Desktop/Lib/smartconnect_v1_0/.cxl.systemverilog.smartconnect_v1_0.smartconnect_v1_0.lin64.cmf 
-- Compiling package sc_util_v1_0_vl_rfs_sv_unit
-- Compiling package sc_transaction_regulator_v1_0_vl_rfs_sv_unit
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sc_node_v1_0/hdl/sc_node_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sc_node_v1_0/hdl/sc_node_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sc_node_v1_0/hdl/sc_node_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sc_node_v1_0/hdl/sc_node_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sc_node_v1_0/hdl/sc_node_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sc_node_v1_0/hdl/sc_node_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sc_node_v1_0/hdl/sc_node_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sc_node_v1_0/hdl/sc_node_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sc_node_v1_0/hdl/sc_node_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sc_node_v1_0/hdl/sc_node_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sc_node_v1_0/hdl/sc_node_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sc_node_v1_0/hdl/sc_node_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sc_node_v1_0/hdl/sc_node_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sc_node_v1_0/hdl/sc_node_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sc_node_v1_0/hdl/sc_node_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sc_node_v1_0/hdl/sc_node_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
-- Compiling package sc_node_v1_0_vl_rfs_sv_unit
-- Compiling package sc_axi2sc_v1_0_vl_rfs_sv_unit
-- Compiling package sc_switchboard_v1_0_vl_rfs_sv_unit
-- Compiling package sc_sc2axi_v1_0_vl_rfs_sv_unit
-- Compiling package sc_exit_v1_0_vl_rfs_sv_unit
-- Compiling package sc_splitter_v1_0_vl_rfs_sv_unit
-- Compiling package sc_si_converter_v1_0_vl_rfs_sv_unit
-- Compiling package sc_mmu_v1_0_vl_rfs_sv_unit

Top level modules:
End time: 15:23:31 on Mar 11,2020, Elapsed time: 0:00:02
Errors: 0, Warnings: 16

END_COMPILATION_MESSAGES(questasim:verilog:smartconnect_v1_0)
==============================================================================

    > Searching for warnings in '.cxl.verilog.smartconnect_v1_0.smartconnect_v1_0.lin64.log'...
    > Generating report file '.cxl.verilog.smartconnect_v1_0.smartconnect_v1_0.lin64.rpt'...

compile_simlib: 0 error(s), 16 warning(s), 4.52 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/high_speed_selectio_wiz_v3_2_3'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/high_speed_selectio_wiz_v3_2_3'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap high_speed_selectio_wiz_v3_2_3 /data11/home/marcuscw/Desktop/Lib/high_speed_selectio_wiz_v3_2_3'...
      output file: '/data11/home/marcuscw/Desktop/Lib/high_speed_selectio_wiz_v3_2_3/.cxl.verilog.high_speed_selectio_wiz_v3_2_3.high_speed_selectio_wiz_v3_2_3.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap high_speed_selectio_wiz_v3_2_3 /data11/home/marcuscw/Desktop/Lib/high_speed_selectio_wiz_v3_2_3'
      return code: '0'

Compiling verilog library 'high_speed_selectio_wiz_v3_2_3'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work high_speed_selectio_wiz_v3_2_3 -f /data11/home/marcuscw/Desktop/Lib/high_speed_selectio_wiz_v3_2_3/.cxl.verilog.high_speed_selectio_wiz_v3_2_3.high_speed_selectio_wiz_v3_2_3.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/high_speed_selectio_wiz_v3_2_3/.cxl.verilog.high_speed_selectio_wiz_v3_2_3.high_speed_selectio_wiz_v3_2_3.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work high_speed_selectio_wiz_v3_2_3 -f /data11/home/marcuscw/Desktop/Lib/high_speed_selectio_wiz_v3_2_3/.cxl.verilog.high_speed_selectio_wiz_v3_2_3.high_speed_selectio_wiz_v3_2_3.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:high_speed_selectio_wiz_v3_2_3)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap high_speed_selectio_wiz_v3_2_3 /data11/home/marcuscw/Desktop/Lib/high_speed_selectio_wiz_v3_2_3 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:23:32 on Mar 11,2020
vlog -64 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -work high_speed_selectio_wiz_v3_2_3 -f /data11/home/marcuscw/Desktop/Lib/high_speed_selectio_wiz_v3_2_3/.cxl.verilog.high_speed_selectio_wiz_v3_2_3.high_speed_selectio_wiz_v3_2_3.lin64.cmf 
-- Compiling module high_speed_selectio_wiz_v3_2_3_sync_cell
-- Compiling module high_speed_selectio_wiz_v3_2_3_rst_scheme
-- Compiling module high_speed_selectio_wiz_v3_2_3_clk_scheme
-- Compiling module high_speed_selectio_wiz_v3_2_3_clk_rst_top
-- Compiling module high_speed_selectio_wiz_v3_2_3_bs_ctrl_top
-- Compiling module high_speed_selectio_wiz_v3_2_3_iobuf_top
-- Compiling module high_speed_selectio_wiz_v3_2_3_C2BCEtc
-- Compiling module high_speed_selectio_wiz_v3_2_3_C2BCEtc_dwnld
-- Compiling module high_speed_selectio_wiz_v3_2_3_C3BCEtc
-- Compiling module high_speed_selectio_wiz_v3_2_3_C3BCEtc_dwnld
-- Compiling module high_speed_selectio_wiz_v3_2_3_Fdcr
-- Compiling module high_speed_selectio_wiz_v3_2_3_GenPulse
-- Compiling module high_speed_selectio_wiz_v3_2_3_BitSlipInLogic_4b
-- Compiling module high_speed_selectio_wiz_v3_2_3_BitSlipInLogic_8b
-- Compiling module high_speed_selectio_wiz_v3_2_3_BitSlipInLogic_FstCmp_4b
-- Compiling module high_speed_selectio_wiz_v3_2_3_BitSlipInLogic_FstCmp_8b
-- Compiling module high_speed_selectio_wiz_v3_2_3_BitSlipInLogic_Toplevel
-- Compiling module high_speed_selectio_wiz_v3_2_3_rxtx_bs
-- Compiling module high_speed_selectio_wiz_v3_2_3_tx_bs_tri
-- Compiling module high_speed_selectio_wiz_v3_2_3_rx_bs
-- Compiling module high_speed_selectio_wiz_v3_2_3_tx_bs
-- Compiling module high_speed_selectio_wiz_v3_2_3_bs_top

Top level modules:
	high_speed_selectio_wiz_v3_2_3_clk_rst_top
	high_speed_selectio_wiz_v3_2_3_bs_ctrl_top
	high_speed_selectio_wiz_v3_2_3_iobuf_top
	high_speed_selectio_wiz_v3_2_3_bs_top
End time: 15:23:33 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:high_speed_selectio_wiz_v3_2_3)
==============================================================================

    > Searching for warnings in '.cxl.verilog.high_speed_selectio_wiz_v3_2_3.high_speed_selectio_wiz_v3_2_3.lin64.log'...
    > Generating report file '.cxl.verilog.high_speed_selectio_wiz_v3_2_3.high_speed_selectio_wiz_v3_2_3.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 4.75 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/v_tpg_v8_0_1'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/v_tpg_v8_0_1'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap v_tpg_v8_0_1 /data11/home/marcuscw/Desktop/Lib/v_tpg_v8_0_1'...
      output file: '/data11/home/marcuscw/Desktop/Lib/v_tpg_v8_0_1/.cxl.verilog.v_tpg_v8_0_1.v_tpg_v8_0_1.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap v_tpg_v8_0_1 /data11/home/marcuscw/Desktop/Lib/v_tpg_v8_0_1'
      return code: '0'

Compiling verilog library 'v_tpg_v8_0_1'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work v_tpg_v8_0_1 -f /data11/home/marcuscw/Desktop/Lib/v_tpg_v8_0_1/.cxl.verilog.v_tpg_v8_0_1.v_tpg_v8_0_1.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/v_tpg_v8_0_1/.cxl.verilog.v_tpg_v8_0_1.v_tpg_v8_0_1.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work v_tpg_v8_0_1 -f /data11/home/marcuscw/Desktop/Lib/v_tpg_v8_0_1/.cxl.verilog.v_tpg_v8_0_1.v_tpg_v8_0_1.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:v_tpg_v8_0_1)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap v_tpg_v8_0_1 /data11/home/marcuscw/Desktop/Lib/v_tpg_v8_0_1 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:23:33 on Mar 11,2020
vlog -64 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -work v_tpg_v8_0_1 -f /data11/home/marcuscw/Desktop/Lib/v_tpg_v8_0_1/.cxl.verilog.v_tpg_v8_0_1.v_tpg_v8_0_1.lin64.cmf 
End time: 15:23:33 on Mar 11,2020, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:v_tpg_v8_0_1)
==============================================================================

    > Searching for warnings in '.cxl.verilog.v_tpg_v8_0_1.v_tpg_v8_0_1.lin64.log'...
    > Generating report file '.cxl.verilog.v_tpg_v8_0_1.v_tpg_v8_0_1.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 4.98 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/vfb_v1_0_13'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/vfb_v1_0_13'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap vfb_v1_0_13 /data11/home/marcuscw/Desktop/Lib/vfb_v1_0_13'...
      output file: '/data11/home/marcuscw/Desktop/Lib/vfb_v1_0_13/.cxl.verilog.vfb_v1_0_13.vfb_v1_0_13.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap vfb_v1_0_13 /data11/home/marcuscw/Desktop/Lib/vfb_v1_0_13'
      return code: '0'

Compiling verilog library 'vfb_v1_0_13'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work vfb_v1_0_13 -f /data11/home/marcuscw/Desktop/Lib/vfb_v1_0_13/.cxl.verilog.vfb_v1_0_13.vfb_v1_0_13.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/vfb_v1_0_13/.cxl.verilog.vfb_v1_0_13.vfb_v1_0_13.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work vfb_v1_0_13 -f /data11/home/marcuscw/Desktop/Lib/vfb_v1_0_13/.cxl.verilog.vfb_v1_0_13.vfb_v1_0_13.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:vfb_v1_0_13)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap vfb_v1_0_13 /data11/home/marcuscw/Desktop/Lib/vfb_v1_0_13 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:23:34 on Mar 11,2020
vlog -64 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -work vfb_v1_0_13 -f /data11/home/marcuscw/Desktop/Lib/vfb_v1_0_13/.cxl.verilog.vfb_v1_0_13.vfb_v1_0_13.lin64.cmf 
-- Compiling module vfb_v1_0_13_arst_ff
-- Compiling module vfb_v1_0_13_reorder
-- Compiling module vfb_v1_0_13_op_inf

Top level modules:
	vfb_v1_0_13_arst_ff
	vfb_v1_0_13_reorder
	vfb_v1_0_13_op_inf
End time: 15:23:35 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:vfb_v1_0_13)
==============================================================================

    > Searching for warnings in '.cxl.verilog.vfb_v1_0_13.vfb_v1_0_13.lin64.log'...
    > Generating report file '.cxl.verilog.vfb_v1_0_13.vfb_v1_0_13.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 5.20 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/v_uhdsdi_vidgen_v1_0_1'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/v_uhdsdi_vidgen_v1_0_1'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap v_uhdsdi_vidgen_v1_0_1 /data11/home/marcuscw/Desktop/Lib/v_uhdsdi_vidgen_v1_0_1'...
      output file: '/data11/home/marcuscw/Desktop/Lib/v_uhdsdi_vidgen_v1_0_1/.cxl.verilog.v_uhdsdi_vidgen_v1_0_1.v_uhdsdi_vidgen_v1_0_1.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap v_uhdsdi_vidgen_v1_0_1 /data11/home/marcuscw/Desktop/Lib/v_uhdsdi_vidgen_v1_0_1'
      return code: '0'

Compiling verilog library 'v_uhdsdi_vidgen_v1_0_1'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work v_uhdsdi_vidgen_v1_0_1 -f /data11/home/marcuscw/Desktop/Lib/v_uhdsdi_vidgen_v1_0_1/.cxl.verilog.v_uhdsdi_vidgen_v1_0_1.v_uhdsdi_vidgen_v1_0_1.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/v_uhdsdi_vidgen_v1_0_1/.cxl.verilog.v_uhdsdi_vidgen_v1_0_1.v_uhdsdi_vidgen_v1_0_1.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work v_uhdsdi_vidgen_v1_0_1 -f /data11/home/marcuscw/Desktop/Lib/v_uhdsdi_vidgen_v1_0_1/.cxl.verilog.v_uhdsdi_vidgen_v1_0_1.v_uhdsdi_vidgen_v1_0_1.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:v_uhdsdi_vidgen_v1_0_1)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap v_uhdsdi_vidgen_v1_0_1 /data11/home/marcuscw/Desktop/Lib/v_uhdsdi_vidgen_v1_0_1 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:23:36 on Mar 11,2020
vlog -64 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -work v_uhdsdi_vidgen_v1_0_1 -f /data11/home/marcuscw/Desktop/Lib/v_uhdsdi_vidgen_v1_0_1/.cxl.verilog.v_uhdsdi_vidgen_v1_0_1.v_uhdsdi_vidgen_v1_0_1.lin64.cmf 
-- Compiling module v_uhdsdi_vidgen_v1_0_1_multigenHD
-- Compiling module v_uhdsdi_vidgen_v1_0_1_multigenHD_horz
-- Compiling module v_uhdsdi_vidgen_v1_0_1_multigenHD_output
-- Compiling module v_uhdsdi_vidgen_v1_0_1_multigenHD_vert
-- Compiling module v_uhdsdi_vidgen_v1_0_1_vidgen_ntsc
-- Compiling module v_uhdsdi_vidgen_v1_0_1_vidgen_pal
-- Compiling module v_uhdsdi_vidgen_v1_0_1

Top level modules:
	v_uhdsdi_vidgen_v1_0_1
End time: 15:23:37 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:v_uhdsdi_vidgen_v1_0_1)
==============================================================================

    > Searching for warnings in '.cxl.verilog.v_uhdsdi_vidgen_v1_0_1.v_uhdsdi_vidgen_v1_0_1.lin64.log'...
    > Generating report file '.cxl.verilog.v_uhdsdi_vidgen_v1_0_1.v_uhdsdi_vidgen_v1_0_1.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 5.43 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/dist_mem_gen_v8_0_13'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/dist_mem_gen_v8_0_13'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap dist_mem_gen_v8_0_13 /data11/home/marcuscw/Desktop/Lib/dist_mem_gen_v8_0_13'...
      output file: '/data11/home/marcuscw/Desktop/Lib/dist_mem_gen_v8_0_13/.cxl.verilog.dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap dist_mem_gen_v8_0_13 /data11/home/marcuscw/Desktop/Lib/dist_mem_gen_v8_0_13'
      return code: '0'

Compiling verilog library 'dist_mem_gen_v8_0_13'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work dist_mem_gen_v8_0_13 -f /data11/home/marcuscw/Desktop/Lib/dist_mem_gen_v8_0_13/.cxl.verilog.dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/dist_mem_gen_v8_0_13/.cxl.verilog.dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work dist_mem_gen_v8_0_13 -f /data11/home/marcuscw/Desktop/Lib/dist_mem_gen_v8_0_13/.cxl.verilog.dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:dist_mem_gen_v8_0_13)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap dist_mem_gen_v8_0_13 /data11/home/marcuscw/Desktop/Lib/dist_mem_gen_v8_0_13 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:23:37 on Mar 11,2020
vlog -64 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -work dist_mem_gen_v8_0_13 -f /data11/home/marcuscw/Desktop/Lib/dist_mem_gen_v8_0_13/.cxl.verilog.dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13.lin64.cmf 
-- Compiling module dist_mem_gen_v8_0_13

Top level modules:
	dist_mem_gen_v8_0_13
End time: 15:23:38 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:dist_mem_gen_v8_0_13)
==============================================================================

    > Searching for warnings in '.cxl.verilog.dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13.lin64.log'...
    > Generating report file '.cxl.verilog.dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 5.66 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/cmac_usplus_v2_4_5'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/cmac_usplus_v2_4_5'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap cmac_usplus_v2_4_5 /data11/home/marcuscw/Desktop/Lib/cmac_usplus_v2_4_5'...
      output file: '/data11/home/marcuscw/Desktop/Lib/cmac_usplus_v2_4_5/.cxl.verilog.cmac_usplus_v2_4_5.cmac_usplus_v2_4_5.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap cmac_usplus_v2_4_5 /data11/home/marcuscw/Desktop/Lib/cmac_usplus_v2_4_5'
      return code: '0'

Compiling verilog library 'cmac_usplus_v2_4_5'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work cmac_usplus_v2_4_5 -f /data11/home/marcuscw/Desktop/Lib/cmac_usplus_v2_4_5/.cxl.verilog.cmac_usplus_v2_4_5.cmac_usplus_v2_4_5.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/cmac_usplus_v2_4_5/.cxl.verilog.cmac_usplus_v2_4_5.cmac_usplus_v2_4_5.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work cmac_usplus_v2_4_5 -f /data11/home/marcuscw/Desktop/Lib/cmac_usplus_v2_4_5/.cxl.verilog.cmac_usplus_v2_4_5.cmac_usplus_v2_4_5.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:cmac_usplus_v2_4_5)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap cmac_usplus_v2_4_5 /data11/home/marcuscw/Desktop/Lib/cmac_usplus_v2_4_5 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:23:38 on Mar 11,2020
vlog -64 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -work cmac_usplus_v2_4_5 -f /data11/home/marcuscw/Desktop/Lib/cmac_usplus_v2_4_5/.cxl.verilog.cmac_usplus_v2_4_5.cmac_usplus_v2_4_5.lin64.cmf 

Top level modules:
End time: 15:23:41 on Mar 11,2020, Elapsed time: 0:00:03
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:cmac_usplus_v2_4_5)
==============================================================================

    > Searching for warnings in '.cxl.verilog.cmac_usplus_v2_4_5.cmac_usplus_v2_4_5.lin64.log'...
    > Generating report file '.cxl.verilog.cmac_usplus_v2_4_5.cmac_usplus_v2_4_5.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 5.88 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/compact_gt_v1_0_5'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/compact_gt_v1_0_5'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap compact_gt_v1_0_5 /data11/home/marcuscw/Desktop/Lib/compact_gt_v1_0_5'...
      output file: '/data11/home/marcuscw/Desktop/Lib/compact_gt_v1_0_5/.cxl.vhdl.compact_gt_v1_0_5.compact_gt_v1_0_5.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap compact_gt_v1_0_5 /data11/home/marcuscw/Desktop/Lib/compact_gt_v1_0_5'
      return code: '0'

Compiling vhdl library 'compact_gt_v1_0_5'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work compact_gt_v1_0_5 -f /data11/home/marcuscw/Desktop/Lib/compact_gt_v1_0_5/.cxl.vhdl.compact_gt_v1_0_5.compact_gt_v1_0_5.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/compact_gt_v1_0_5/.cxl.vhdl.compact_gt_v1_0_5.compact_gt_v1_0_5.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work compact_gt_v1_0_5 -f /data11/home/marcuscw/Desktop/Lib/compact_gt_v1_0_5/.cxl.vhdl.compact_gt_v1_0_5.compact_gt_v1_0_5.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:compact_gt_v1_0_5)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap compact_gt_v1_0_5 /data11/home/marcuscw/Desktop/Lib/compact_gt_v1_0_5 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:23:41 on Mar 11,2020
vcom -64 -93 -work compact_gt_v1_0_5 -f /data11/home/marcuscw/Desktop/Lib/compact_gt_v1_0_5/.cxl.vhdl.compact_gt_v1_0_5.compact_gt_v1_0_5.lin64.cmf 
-- Loading package STANDARD
End time: 15:23:42 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:compact_gt_v1_0_5)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.compact_gt_v1_0_5.compact_gt_v1_0_5.lin64.log'...
    > Generating report file '.cxl.vhdl.compact_gt_v1_0_5.compact_gt_v1_0_5.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 6.11 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/emc_common_v3_0_5'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/emc_common_v3_0_5'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap emc_common_v3_0_5 /data11/home/marcuscw/Desktop/Lib/emc_common_v3_0_5'...
      output file: '/data11/home/marcuscw/Desktop/Lib/emc_common_v3_0_5/.cxl.vhdl.emc_common_v3_0_5.emc_common_v3_0_5.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap emc_common_v3_0_5 /data11/home/marcuscw/Desktop/Lib/emc_common_v3_0_5'
      return code: '0'

Compiling vhdl library 'emc_common_v3_0_5'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work emc_common_v3_0_5 -f /data11/home/marcuscw/Desktop/Lib/emc_common_v3_0_5/.cxl.vhdl.emc_common_v3_0_5.emc_common_v3_0_5.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/emc_common_v3_0_5/.cxl.vhdl.emc_common_v3_0_5.emc_common_v3_0_5.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work emc_common_v3_0_5 -f /data11/home/marcuscw/Desktop/Lib/emc_common_v3_0_5/.cxl.vhdl.emc_common_v3_0_5.emc_common_v3_0_5.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:emc_common_v3_0_5)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap emc_common_v3_0_5 /data11/home/marcuscw/Desktop/Lib/emc_common_v3_0_5 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:23:43 on Mar 11,2020
vcom -64 -93 -work emc_common_v3_0_5 -f /data11/home/marcuscw/Desktop/Lib/emc_common_v3_0_5/.cxl.vhdl.emc_common_v3_0_5.emc_common_v3_0_5.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity ld_arith_reg
-- Loading package NUMERIC_STD
-- Compiling architecture imp of ld_arith_reg
-- Loading package std_logic_arith
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity ipic_if
-- Compiling architecture imp of ipic_if
-- Loading entity ld_arith_reg
-- Compiling entity io_registers
-- Compiling architecture imp of io_registers
-- Compiling entity counters
-- Compiling architecture imp of counters
-- Compiling entity mem_state_machine
-- Compiling architecture imp of mem_state_machine
-- Loading package STD_LOGIC_SIGNED
-- Compiling entity select_param
-- Compiling architecture imp of select_param
-- Compiling entity addr_counter_mux
-- Compiling architecture imp of addr_counter_mux
-- Compiling entity mem_steer
-- Compiling architecture imp of mem_steer
-- Compiling entity EMC
-- Compiling architecture imp of EMC
-- Loading entity ipic_if
-- Loading entity mem_state_machine
-- Loading entity addr_counter_mux
-- Loading entity counters
-- Loading entity select_param
-- Loading entity mem_steer
-- Loading entity io_registers
End time: 15:23:44 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:emc_common_v3_0_5)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.emc_common_v3_0_5.emc_common_v3_0_5.lin64.log'...
    > Generating report file '.cxl.vhdl.emc_common_v3_0_5.emc_common_v3_0_5.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 6.33 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/microblaze_v10_0_7'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/microblaze_v10_0_7'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap microblaze_v10_0_7 /data11/home/marcuscw/Desktop/Lib/microblaze_v10_0_7'...
      output file: '/data11/home/marcuscw/Desktop/Lib/microblaze_v10_0_7/.cxl.vhdl.microblaze_v10_0_7.microblaze_v10_0_7.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap microblaze_v10_0_7 /data11/home/marcuscw/Desktop/Lib/microblaze_v10_0_7'
      return code: '0'

Compiling vhdl library 'microblaze_v10_0_7'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work microblaze_v10_0_7 -f /data11/home/marcuscw/Desktop/Lib/microblaze_v10_0_7/.cxl.vhdl.microblaze_v10_0_7.microblaze_v10_0_7.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/microblaze_v10_0_7/.cxl.vhdl.microblaze_v10_0_7.microblaze_v10_0_7.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work microblaze_v10_0_7 -f /data11/home/marcuscw/Desktop/Lib/microblaze_v10_0_7/.cxl.vhdl.microblaze_v10_0_7.microblaze_v10_0_7.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:microblaze_v10_0_7)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap microblaze_v10_0_7 /data11/home/marcuscw/Desktop/Lib/microblaze_v10_0_7 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:23:44 on Mar 11,2020
vcom -64 -93 -work microblaze_v10_0_7 -f /data11/home/marcuscw/Desktop/Lib/microblaze_v10_0_7/.cxl.vhdl.microblaze_v10_0_7.microblaze_v10_0_7.lin64.cmf 
-- Loading package STANDARD
End time: 15:23:47 on Mar 11,2020, Elapsed time: 0:00:03
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:microblaze_v10_0_7)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.microblaze_v10_0_7.microblaze_v10_0_7.lin64.log'...
    > Generating report file '.cxl.vhdl.microblaze_v10_0_7.microblaze_v10_0_7.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 6.56 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/tsn_endpoint_ethernet_mac_block_v1_0_4'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/tsn_endpoint_ethernet_mac_block_v1_0_4'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap tsn_endpoint_ethernet_mac_block_v1_0_4 /data11/home/marcuscw/Desktop/Lib/tsn_endpoint_ethernet_mac_block_v1_0_4'...
      output file: '/data11/home/marcuscw/Desktop/Lib/tsn_endpoint_ethernet_mac_block_v1_0_4/.cxl.vhdl.tsn_endpoint_ethernet_mac_block_v1_0_4.tsn_endpoint_ethernet_mac_block_v1_0_4.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap tsn_endpoint_ethernet_mac_block_v1_0_4 /data11/home/marcuscw/Desktop/Lib/tsn_endpoint_ethernet_mac_block_v1_0_4'
      return code: '0'

Compiling vhdl library 'tsn_endpoint_ethernet_mac_block_v1_0_4'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work tsn_endpoint_ethernet_mac_block_v1_0_4 -f /data11/home/marcuscw/Desktop/Lib/tsn_endpoint_ethernet_mac_block_v1_0_4/.cxl.vhdl.tsn_endpoint_ethernet_mac_block_v1_0_4.tsn_endpoint_ethernet_mac_block_v1_0_4.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/tsn_endpoint_ethernet_mac_block_v1_0_4/.cxl.vhdl.tsn_endpoint_ethernet_mac_block_v1_0_4.tsn_endpoint_ethernet_mac_block_v1_0_4.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work tsn_endpoint_ethernet_mac_block_v1_0_4 -f /data11/home/marcuscw/Desktop/Lib/tsn_endpoint_ethernet_mac_block_v1_0_4/.cxl.vhdl.tsn_endpoint_ethernet_mac_block_v1_0_4.tsn_endpoint_ethernet_mac_block_v1_0_4.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:tsn_endpoint_ethernet_mac_block_v1_0_4)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap tsn_endpoint_ethernet_mac_block_v1_0_4 /data11/home/marcuscw/Desktop/Lib/tsn_endpoint_ethernet_mac_block_v1_0_4 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:23:48 on Mar 11,2020
vcom -64 -93 -work tsn_endpoint_ethernet_mac_block_v1_0_4 -f /data11/home/marcuscw/Desktop/Lib/tsn_endpoint_ethernet_mac_block_v1_0_4/.cxl.vhdl.tsn_endpoint_ethernet_mac_block_v1_0_4.tsn_endpoint_ethernet_mac_block_v1_0_4.lin64.cmf 
-- Loading package STANDARD
End time: 15:23:48 on Mar 11,2020, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:tsn_endpoint_ethernet_mac_block_v1_0_4)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.tsn_endpoint_ethernet_mac_block_v1_0_4.tsn_endpoint_ethernet_mac_block_v1_0_4.lin64.log'...
    > Generating report file '.cxl.vhdl.tsn_endpoint_ethernet_mac_block_v1_0_4.tsn_endpoint_ethernet_mac_block_v1_0_4.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 6.79 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/tsn_endpoint_ethernet_mac_block_v1_0_4'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/tsn_endpoint_ethernet_mac_block_v1_0_4'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap tsn_endpoint_ethernet_mac_block_v1_0_4 /data11/home/marcuscw/Desktop/Lib/tsn_endpoint_ethernet_mac_block_v1_0_4'...
      output file: '/data11/home/marcuscw/Desktop/Lib/tsn_endpoint_ethernet_mac_block_v1_0_4/.cxl.verilog.tsn_endpoint_ethernet_mac_block_v1_0_4.tsn_endpoint_ethernet_mac_block_v1_0_4.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap tsn_endpoint_ethernet_mac_block_v1_0_4 /data11/home/marcuscw/Desktop/Lib/tsn_endpoint_ethernet_mac_block_v1_0_4'
      return code: '0'

Compiling verilog library 'tsn_endpoint_ethernet_mac_block_v1_0_4'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work tsn_endpoint_ethernet_mac_block_v1_0_4 -f /data11/home/marcuscw/Desktop/Lib/tsn_endpoint_ethernet_mac_block_v1_0_4/.cxl.verilog.tsn_endpoint_ethernet_mac_block_v1_0_4.tsn_endpoint_ethernet_mac_block_v1_0_4.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/tsn_endpoint_ethernet_mac_block_v1_0_4/.cxl.verilog.tsn_endpoint_ethernet_mac_block_v1_0_4.tsn_endpoint_ethernet_mac_block_v1_0_4.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work tsn_endpoint_ethernet_mac_block_v1_0_4 -f /data11/home/marcuscw/Desktop/Lib/tsn_endpoint_ethernet_mac_block_v1_0_4/.cxl.verilog.tsn_endpoint_ethernet_mac_block_v1_0_4.tsn_endpoint_ethernet_mac_block_v1_0_4.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:tsn_endpoint_ethernet_mac_block_v1_0_4)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap tsn_endpoint_ethernet_mac_block_v1_0_4 /data11/home/marcuscw/Desktop/Lib/tsn_endpoint_ethernet_mac_block_v1_0_4 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:23:49 on Mar 11,2020
vlog -64 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -work tsn_endpoint_ethernet_mac_block_v1_0_4 -f /data11/home/marcuscw/Desktop/Lib/tsn_endpoint_ethernet_mac_block_v1_0_4/.cxl.verilog.tsn_endpoint_ethernet_mac_block_v1_0_4.tsn_endpoint_ethernet_mac_block_v1_0_4.lin64.cmf 

Top level modules:
End time: 15:23:50 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:tsn_endpoint_ethernet_mac_block_v1_0_4)
==============================================================================

    > Searching for warnings in '.cxl.verilog.tsn_endpoint_ethernet_mac_block_v1_0_4.tsn_endpoint_ethernet_mac_block_v1_0_4.lin64.log'...
    > Generating report file '.cxl.verilog.tsn_endpoint_ethernet_mac_block_v1_0_4.tsn_endpoint_ethernet_mac_block_v1_0_4.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 7.01 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/v_mix_v3_0_3'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/v_mix_v3_0_3'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap v_mix_v3_0_3 /data11/home/marcuscw/Desktop/Lib/v_mix_v3_0_3'...
      output file: '/data11/home/marcuscw/Desktop/Lib/v_mix_v3_0_3/.cxl.verilog.v_mix_v3_0_3.v_mix_v3_0_3.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap v_mix_v3_0_3 /data11/home/marcuscw/Desktop/Lib/v_mix_v3_0_3'
      return code: '0'

Compiling verilog library 'v_mix_v3_0_3'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work v_mix_v3_0_3 -f /data11/home/marcuscw/Desktop/Lib/v_mix_v3_0_3/.cxl.verilog.v_mix_v3_0_3.v_mix_v3_0_3.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/v_mix_v3_0_3/.cxl.verilog.v_mix_v3_0_3.v_mix_v3_0_3.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work v_mix_v3_0_3 -f /data11/home/marcuscw/Desktop/Lib/v_mix_v3_0_3/.cxl.verilog.v_mix_v3_0_3.v_mix_v3_0_3.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:v_mix_v3_0_3)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap v_mix_v3_0_3 /data11/home/marcuscw/Desktop/Lib/v_mix_v3_0_3 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:23:50 on Mar 11,2020
vlog -64 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -work v_mix_v3_0_3 -f /data11/home/marcuscw/Desktop/Lib/v_mix_v3_0_3/.cxl.verilog.v_mix_v3_0_3.v_mix_v3_0_3.lin64.cmf 
End time: 15:23:50 on Mar 11,2020, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:v_mix_v3_0_3)
==============================================================================

    > Searching for warnings in '.cxl.verilog.v_mix_v3_0_3.v_mix_v3_0_3.lin64.log'...
    > Generating report file '.cxl.verilog.v_mix_v3_0_3.v_mix_v3_0_3.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 7.24 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/mipi_csi2_tx_ctrl_v1_0_4'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/mipi_csi2_tx_ctrl_v1_0_4'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap mipi_csi2_tx_ctrl_v1_0_4 /data11/home/marcuscw/Desktop/Lib/mipi_csi2_tx_ctrl_v1_0_4'...
      output file: '/data11/home/marcuscw/Desktop/Lib/mipi_csi2_tx_ctrl_v1_0_4/.cxl.verilog.mipi_csi2_tx_ctrl_v1_0_4.mipi_csi2_tx_ctrl_v1_0_4.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap mipi_csi2_tx_ctrl_v1_0_4 /data11/home/marcuscw/Desktop/Lib/mipi_csi2_tx_ctrl_v1_0_4'
      return code: '0'

Compiling verilog library 'mipi_csi2_tx_ctrl_v1_0_4'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work mipi_csi2_tx_ctrl_v1_0_4 -f /data11/home/marcuscw/Desktop/Lib/mipi_csi2_tx_ctrl_v1_0_4/.cxl.verilog.mipi_csi2_tx_ctrl_v1_0_4.mipi_csi2_tx_ctrl_v1_0_4.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/mipi_csi2_tx_ctrl_v1_0_4/.cxl.verilog.mipi_csi2_tx_ctrl_v1_0_4.mipi_csi2_tx_ctrl_v1_0_4.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work mipi_csi2_tx_ctrl_v1_0_4 -f /data11/home/marcuscw/Desktop/Lib/mipi_csi2_tx_ctrl_v1_0_4/.cxl.verilog.mipi_csi2_tx_ctrl_v1_0_4.mipi_csi2_tx_ctrl_v1_0_4.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:mipi_csi2_tx_ctrl_v1_0_4)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap mipi_csi2_tx_ctrl_v1_0_4 /data11/home/marcuscw/Desktop/Lib/mipi_csi2_tx_ctrl_v1_0_4 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:23:51 on Mar 11,2020
vlog -64 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -work mipi_csi2_tx_ctrl_v1_0_4 -f /data11/home/marcuscw/Desktop/Lib/mipi_csi2_tx_ctrl_v1_0_4/.cxl.verilog.mipi_csi2_tx_ctrl_v1_0_4.mipi_csi2_tx_ctrl_v1_0_4.lin64.cmf 

Top level modules:
End time: 15:23:52 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:mipi_csi2_tx_ctrl_v1_0_4)
==============================================================================

    > Searching for warnings in '.cxl.verilog.mipi_csi2_tx_ctrl_v1_0_4.mipi_csi2_tx_ctrl_v1_0_4.lin64.log'...
    > Generating report file '.cxl.verilog.mipi_csi2_tx_ctrl_v1_0_4.mipi_csi2_tx_ctrl_v1_0_4.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 7.47 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/microblaze_v11_0_1'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/microblaze_v11_0_1'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap microblaze_v11_0_1 /data11/home/marcuscw/Desktop/Lib/microblaze_v11_0_1'...
      output file: '/data11/home/marcuscw/Desktop/Lib/microblaze_v11_0_1/.cxl.vhdl.microblaze_v11_0_1.microblaze_v11_0_1.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap microblaze_v11_0_1 /data11/home/marcuscw/Desktop/Lib/microblaze_v11_0_1'
      return code: '0'

Compiling vhdl library 'microblaze_v11_0_1'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work microblaze_v11_0_1 -f /data11/home/marcuscw/Desktop/Lib/microblaze_v11_0_1/.cxl.vhdl.microblaze_v11_0_1.microblaze_v11_0_1.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/microblaze_v11_0_1/.cxl.vhdl.microblaze_v11_0_1.microblaze_v11_0_1.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work microblaze_v11_0_1 -f /data11/home/marcuscw/Desktop/Lib/microblaze_v11_0_1/.cxl.vhdl.microblaze_v11_0_1.microblaze_v11_0_1.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:microblaze_v11_0_1)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap microblaze_v11_0_1 /data11/home/marcuscw/Desktop/Lib/microblaze_v11_0_1 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:23:53 on Mar 11,2020
vcom -64 -93 -work microblaze_v11_0_1 -f /data11/home/marcuscw/Desktop/Lib/microblaze_v11_0_1/.cxl.vhdl.microblaze_v11_0_1.microblaze_v11_0_1.lin64.cmf 
-- Loading package STANDARD
End time: 15:23:56 on Mar 11,2020, Elapsed time: 0:00:03
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:microblaze_v11_0_1)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.microblaze_v11_0_1.microblaze_v11_0_1.lin64.log'...
    > Generating report file '.cxl.vhdl.microblaze_v11_0_1.microblaze_v11_0_1.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 7.69 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/v_uhdsdi_audio_v2_0_1'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/v_uhdsdi_audio_v2_0_1'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap v_uhdsdi_audio_v2_0_1 /data11/home/marcuscw/Desktop/Lib/v_uhdsdi_audio_v2_0_1'...
      output file: '/data11/home/marcuscw/Desktop/Lib/v_uhdsdi_audio_v2_0_1/.cxl.verilog.v_uhdsdi_audio_v2_0_1.v_uhdsdi_audio_v2_0_1.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap v_uhdsdi_audio_v2_0_1 /data11/home/marcuscw/Desktop/Lib/v_uhdsdi_audio_v2_0_1'
      return code: '0'

Compiling verilog library 'v_uhdsdi_audio_v2_0_1'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work v_uhdsdi_audio_v2_0_1 -f /data11/home/marcuscw/Desktop/Lib/v_uhdsdi_audio_v2_0_1/.cxl.verilog.v_uhdsdi_audio_v2_0_1.v_uhdsdi_audio_v2_0_1.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/v_uhdsdi_audio_v2_0_1/.cxl.verilog.v_uhdsdi_audio_v2_0_1.v_uhdsdi_audio_v2_0_1.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work v_uhdsdi_audio_v2_0_1 -f /data11/home/marcuscw/Desktop/Lib/v_uhdsdi_audio_v2_0_1/.cxl.verilog.v_uhdsdi_audio_v2_0_1.v_uhdsdi_audio_v2_0_1.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:v_uhdsdi_audio_v2_0_1)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap v_uhdsdi_audio_v2_0_1 /data11/home/marcuscw/Desktop/Lib/v_uhdsdi_audio_v2_0_1 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:23:56 on Mar 11,2020
vlog -64 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -work v_uhdsdi_audio_v2_0_1 -f /data11/home/marcuscw/Desktop/Lib/v_uhdsdi_audio_v2_0_1/.cxl.verilog.v_uhdsdi_audio_v2_0_1.v_uhdsdi_audio_v2_0_1.lin64.cmf 
-- Compiling module v_uhdsdi_audio_v2_0_1_fifo_34x64_fwft
-- Compiling module v_uhdsdi_audio_v2_0_1_fifo_40x32_fwft
-- Compiling module v_uhdsdi_audio_v2_0_1_fifo_28x16_fwft
-- Compiling module v_uhdsdi_audio_v2_0_1_fifo_29x32_fwft
-- Compiling module v_uhdsdi_audio_v2_0_1_fifo_5x32_fwft
-- Compiling module v_uhdsdi_audio_v2_0_1_aud_stat_ext
-- Compiling module v_uhdsdi_audio_v2_0_1_ctrl_pkt_dec
-- Compiling module v_uhdsdi_audio_v2_0_1_aes_cs_ext
-- Compiling module v_uhdsdi_audio_v2_0_1_sync_one_shot
-- Compiling module v_uhdsdi_audio_v2_0_1_trs_detect
-- Compiling module v_uhdsdi_audio_v2_0_1_hd_mux_anc_det
-- Compiling module v_uhdsdi_audio_v2_0_1_hd_mux_ctrl_constr
-- Compiling module v_uhdsdi_audio_v2_0_1_hd_mux_ctrl
-- Compiling module v_uhdsdi_audio_v2_0_1_hd_mux_data_constr
-- Compiling module v_uhdsdi_audio_v2_0_1_hd_mux_data
-- Compiling module v_uhdsdi_audio_v2_0_1_hd_mux_ecc_encode
-- Compiling module v_uhdsdi_audio_v2_0_1_hd_mux_pkt_mux
-- Compiling module v_uhdsdi_audio_v2_0_1_hd_mux_top
-- Compiling module v_uhdsdi_audio_v2_0_1_sd_mux_anc_det
-- Compiling module v_uhdsdi_audio_v2_0_1_sd_mux_anc_store
-- Compiling module v_uhdsdi_audio_v2_0_1_sd_mux_pkt_gen
-- Compiling module v_uhdsdi_audio_v2_0_1_sd_mux_pkt_mux
-- Compiling module v_uhdsdi_audio_v2_0_1_sd_mux_ram_300x10
-- Compiling module v_uhdsdi_audio_v2_0_1_sd_mux_ram_64x9
-- Compiling module v_uhdsdi_audio_v2_0_1_sd_mux_samp_calc_alu
-- Compiling module v_uhdsdi_audio_v2_0_1_sd_mux_vid_delay
-- Compiling module v_uhdsdi_audio_v2_0_1_sd_mux_top
-- Compiling module v_uhdsdi_audio_v2_0_1_mux_axilite_slave
-- Compiling module v_uhdsdi_audio_v2_0_1_mux_axis_slave
-- Compiling module v_uhdsdi_audio_v2_0_1_mux_delay_dwx32
-- Compiling module v_uhdsdi_audio_v2_0_1_mux_inp_fifos
-- Compiling module v_uhdsdi_audio_v2_0_1_mux_top
-- Compiling module v_uhdsdi_audio_v2_0_1_hd_demux_arbiter
-- Compiling module v_uhdsdi_audio_v2_0_1_hd_demux_clk_phase
-- Compiling module v_uhdsdi_audio_v2_0_1_hd_demux_audio_det
-- Compiling module v_uhdsdi_audio_v2_0_1_hd_demux_data_extr
-- Compiling module v_uhdsdi_audio_v2_0_1_hd_demux_data
-- Compiling module v_uhdsdi_audio_v2_0_1_hd_demux_fifos
-- Compiling module v_uhdsdi_audio_v2_0_1_sd_demux_buffer_512
-- Compiling module v_uhdsdi_audio_v2_0_1_sd_demux_infsm
-- Compiling module v_uhdsdi_audio_v2_0_1_sd_demux_outfsm
-- Compiling module v_uhdsdi_audio_v2_0_1_sd_demux_pkt_del
-- Compiling module v_uhdsdi_audio_v2_0_1_sd_demux_present_flags
-- Compiling module v_uhdsdi_audio_v2_0_1_sd_demux_trs_adf_xyz_detect
-- Compiling module v_uhdsdi_audio_v2_0_1_sd_demux_aud_clk_gen
-- Compiling module v_uhdsdi_audio_v2_0_1_sd_demux_clock_interp_2
-- Compiling module v_uhdsdi_audio_v2_0_1_sd_demux_aes
-- Compiling module v_uhdsdi_audio_v2_0_1_sd_demux_aes_top
-- Compiling module v_uhdsdi_audio_v2_0_1_demux_axilite_slave
-- Compiling module v_uhdsdi_audio_v2_0_1_demux_axis_master
-- Compiling module v_uhdsdi_audio_v2_0_1_demux_rs_fifo1
-- Compiling module v_uhdsdi_audio_v2_0_1_demux_rs_fifo2
-- Compiling module v_uhdsdi_audio_v2_0_1_demux_top

Top level modules:
	v_uhdsdi_audio_v2_0_1_mux_top
	v_uhdsdi_audio_v2_0_1_demux_top
End time: 15:23:57 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:v_uhdsdi_audio_v2_0_1)
==============================================================================

    > Searching for warnings in '.cxl.verilog.v_uhdsdi_audio_v2_0_1.v_uhdsdi_audio_v2_0_1.lin64.log'...
    > Generating report file '.cxl.verilog.v_uhdsdi_audio_v2_0_1.v_uhdsdi_audio_v2_0_1.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 7.92 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/pc_cfr_v6_2_2'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/pc_cfr_v6_2_2'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap pc_cfr_v6_2_2 /data11/home/marcuscw/Desktop/Lib/pc_cfr_v6_2_2'...
      output file: '/data11/home/marcuscw/Desktop/Lib/pc_cfr_v6_2_2/.cxl.vhdl.pc_cfr_v6_2_2.pc_cfr_v6_2_2.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap pc_cfr_v6_2_2 /data11/home/marcuscw/Desktop/Lib/pc_cfr_v6_2_2'
      return code: '0'

Compiling vhdl library 'pc_cfr_v6_2_2'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work pc_cfr_v6_2_2 -f /data11/home/marcuscw/Desktop/Lib/pc_cfr_v6_2_2/.cxl.vhdl.pc_cfr_v6_2_2.pc_cfr_v6_2_2.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/pc_cfr_v6_2_2/.cxl.vhdl.pc_cfr_v6_2_2.pc_cfr_v6_2_2.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work pc_cfr_v6_2_2 -f /data11/home/marcuscw/Desktop/Lib/pc_cfr_v6_2_2/.cxl.vhdl.pc_cfr_v6_2_2.pc_cfr_v6_2_2.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:pc_cfr_v6_2_2)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap pc_cfr_v6_2_2 /data11/home/marcuscw/Desktop/Lib/pc_cfr_v6_2_2 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:23:58 on Mar 11,2020
vcom -64 -93 -work pc_cfr_v6_2_2 -f /data11/home/marcuscw/Desktop/Lib/pc_cfr_v6_2_2/.cxl.vhdl.pc_cfr_v6_2_2.pc_cfr_v6_2_2.lin64.cmf 
-- Loading package STANDARD
End time: 15:24:00 on Mar 11,2020, Elapsed time: 0:00:02
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:pc_cfr_v6_2_2)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.pc_cfr_v6_2_2.pc_cfr_v6_2_2.lin64.log'...
    > Generating report file '.cxl.vhdl.pc_cfr_v6_2_2.pc_cfr_v6_2_2.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 8.14 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/zynq_ultra_ps_e_v3_2_3'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/zynq_ultra_ps_e_v3_2_3'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap zynq_ultra_ps_e_v3_2_3 /data11/home/marcuscw/Desktop/Lib/zynq_ultra_ps_e_v3_2_3'...
      output file: '/data11/home/marcuscw/Desktop/Lib/zynq_ultra_ps_e_v3_2_3/.cxl.systemc.zynq_ultra_ps_e_v3_2_3.zynq_ultra_ps_e_v3_2_3.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap zynq_ultra_ps_e_v3_2_3 /data11/home/marcuscw/Desktop/Lib/zynq_ultra_ps_e_v3_2_3'
      return code: '0'

Compiling systemc library 'zynq_ultra_ps_e_v3_2_3'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/sccom  -64 -I /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -I /data11/home/marcuscw/Desktop/Lib/remote_port_c_v4/include -I /data11/home/marcuscw/Desktop/Lib/remote_port_sc_v4/include -I /data11/home/marcuscw/Desktop/Lib/xtlm/include -work zynq_ultra_ps_e_v3_2_3 -f /data11/home/marcuscw/Desktop/Lib/zynq_ultra_ps_e_v3_2_3/.cxl.systemc.zynq_ultra_ps_e_v3_2_3.zynq_ultra_ps_e_v3_2_3.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/zynq_ultra_ps_e_v3_2_3/.cxl.systemc.zynq_ultra_ps_e_v3_2_3.zynq_ultra_ps_e_v3_2_3.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/sccom  -64 -I /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -I /data11/home/marcuscw/Desktop/Lib/remote_port_c_v4/include -I /data11/home/marcuscw/Desktop/Lib/remote_port_sc_v4/include -I /data11/home/marcuscw/Desktop/Lib/xtlm/include -work zynq_ultra_ps_e_v3_2_3 -f /data11/home/marcuscw/Desktop/Lib/zynq_ultra_ps_e_v3_2_3/.cxl.systemc.zynq_ultra_ps_e_v3_2_3.zynq_ultra_ps_e_v3_2_3.lin64.cmf'
      return code: '11'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:systemc:zynq_ultra_ps_e_v3_2_3)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap zynq_ultra_ps_e_v3_2_3 /data11/home/marcuscw/Desktop/Lib/zynq_ultra_ps_e_v3_2_3 
Modifying modelsim.ini
sccom -I /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -I /data11/home/marcuscw/Desktop/Lib/remote_port_c_v4/include -I /data11/home/marcuscw/Desktop/Lib/remote_port_sc_v4/include -I /data11/home/marcuscw/Desktop/Lib/xtlm/include -work zynq_ultra_ps_e_v3_2_3 /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_v3_2/sim_tlm/xilinx_zynqmp.cpp 
Start time: 15:24:00 on Mar 11,2020

QuestaSim-64 sccom 10.7c compiler 2018.08 Aug 17 2018
** Error: (sccom-6132) Problem with "g++" installation. Directories " /state/opt/questasim/QuestaSIM-10.7c/gcc-5.3.0-linux_x86_64/include/c++/4.8.5 /state/opt/questasim/QuestaSIM-10.7c/gcc-5.3.0-linux_x86_64/include/c++/4.8.5/backward" does not exist.
** Error: (sccom-6169) The gcc version you are using is not officially supported. sccom has created a file '/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/predef_macro_gcc48_linux_x86_64.txt'. You will need to rerun sccom either after copying this file to '/state/opt/questasim/QuestaSIM-10.7c/include/systemc/' or using option -predefmacrofile <filename>.

x86_64-redhat-linux

which: no gcc in (/state/opt/questasim/QuestaSIM-10.7c/gcc-5.3.0-linux_x86_64/bin)
make_predef_macro_table: /state/opt/questasim/QuestaSIM-10.7c/gcc-5.3.0-linux_x86_64/bin/gcc returned a non-zero status.
make_predef_macro_table: C compiler information omitted.
End time: 15:24:01 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 2, Warnings: 0

END_COMPILATION_MESSAGES(questasim:systemc:zynq_ultra_ps_e_v3_2_3)
==============================================================================

    > Searching for warnings in '.cxl.systemc.zynq_ultra_ps_e_v3_2_3.zynq_ultra_ps_e_v3_2_3.lin64.log'...
    > Generating report file '.cxl.systemc.zynq_ultra_ps_e_v3_2_3.zynq_ultra_ps_e_v3_2_3.lin64.rpt'...

compile_simlib: 1 error(s), 0 warning(s), 8.37 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/lib_pkg_v1_0_2'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/lib_pkg_v1_0_2'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap lib_pkg_v1_0_2 /data11/home/marcuscw/Desktop/Lib/lib_pkg_v1_0_2'...
      output file: '/data11/home/marcuscw/Desktop/Lib/lib_pkg_v1_0_2/.cxl.vhdl.lib_pkg_v1_0_2.lib_pkg_v1_0_2.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap lib_pkg_v1_0_2 /data11/home/marcuscw/Desktop/Lib/lib_pkg_v1_0_2'
      return code: '0'

Compiling vhdl library 'lib_pkg_v1_0_2'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work lib_pkg_v1_0_2 -f /data11/home/marcuscw/Desktop/Lib/lib_pkg_v1_0_2/.cxl.vhdl.lib_pkg_v1_0_2.lib_pkg_v1_0_2.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/lib_pkg_v1_0_2/.cxl.vhdl.lib_pkg_v1_0_2.lib_pkg_v1_0_2.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work lib_pkg_v1_0_2 -f /data11/home/marcuscw/Desktop/Lib/lib_pkg_v1_0_2/.cxl.vhdl.lib_pkg_v1_0_2.lib_pkg_v1_0_2.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:lib_pkg_v1_0_2)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap lib_pkg_v1_0_2 /data11/home/marcuscw/Desktop/Lib/lib_pkg_v1_0_2 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:24:02 on Mar 11,2020
vcom -64 -93 -work lib_pkg_v1_0_2 -f /data11/home/marcuscw/Desktop/Lib/lib_pkg_v1_0_2/.cxl.vhdl.lib_pkg_v1_0_2.lib_pkg_v1_0_2.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling package lib_pkg
-- Compiling package body lib_pkg
-- Loading package lib_pkg
End time: 15:24:03 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:lib_pkg_v1_0_2)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.lib_pkg_v1_0_2.lib_pkg_v1_0_2.lin64.log'...
    > Generating report file '.cxl.vhdl.lib_pkg_v1_0_2.lib_pkg_v1_0_2.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 8.60 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/iomodule_v3_1_4'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/iomodule_v3_1_4'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap iomodule_v3_1_4 /data11/home/marcuscw/Desktop/Lib/iomodule_v3_1_4'...
      output file: '/data11/home/marcuscw/Desktop/Lib/iomodule_v3_1_4/.cxl.vhdl.iomodule_v3_1_4.iomodule_v3_1_4.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap iomodule_v3_1_4 /data11/home/marcuscw/Desktop/Lib/iomodule_v3_1_4'
      return code: '0'

Compiling vhdl library 'iomodule_v3_1_4'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work iomodule_v3_1_4 -f /data11/home/marcuscw/Desktop/Lib/iomodule_v3_1_4/.cxl.vhdl.iomodule_v3_1_4.iomodule_v3_1_4.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/iomodule_v3_1_4/.cxl.vhdl.iomodule_v3_1_4.iomodule_v3_1_4.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work iomodule_v3_1_4 -f /data11/home/marcuscw/Desktop/Lib/iomodule_v3_1_4/.cxl.vhdl.iomodule_v3_1_4.iomodule_v3_1_4.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:iomodule_v3_1_4)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap iomodule_v3_1_4 /data11/home/marcuscw/Desktop/Lib/iomodule_v3_1_4 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:24:04 on Mar 11,2020
vcom -64 -93 -work iomodule_v3_1_4 -f /data11/home/marcuscw/Desktop/Lib/iomodule_v3_1_4/.cxl.vhdl.iomodule_v3_1_4.iomodule_v3_1_4.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling package IOModule_Vote_Pkg
-- Compiling package body IOModule_Vote_Pkg
-- Loading package IOModule_Vote_Pkg
-- Compiling package iomodule_funcs
-- Loading package NUMERIC_STD
-- Compiling package body iomodule_funcs
-- Loading package iomodule_funcs
-- Loading package iomodule_funcs
-- Compiling entity XIL_SRL16E
-- Compiling architecture IMP of XIL_SRL16E
-- Compiling entity XIL_SRLC16E
-- Compiling architecture IMP of XIL_SRLC16E
-- Compiling entity MB_MUXCY
-- Compiling architecture IMP of MB_MUXCY
-- Compiling entity MB_XORCY
-- Compiling architecture IMP of MB_XORCY
-- Compiling entity MB_MUXCY_XORCY
-- Compiling architecture IMP of MB_MUXCY_XORCY
-- Compiling entity MB_FDR
-- Compiling architecture IMP of MB_FDR
-- Compiling entity MB_FDRE
-- Compiling architecture IMP of MB_FDRE
-- Compiling entity MB_FDSE
-- Compiling architecture IMP of MB_FDSE
-- Compiling entity MB_MULT_AND
-- Compiling architecture IMP of MB_MULT_AND
-- Compiling entity MB_LUT3
-- Compiling architecture IMP of MB_LUT3
-- Compiling entity MB_MUXF5
-- Compiling architecture IMP of MB_MUXF5
-- Compiling entity MB_MUXF6
-- Compiling architecture IMP of MB_MUXF6
-- Compiling entity mb_sync_bit
-- Compiling architecture IMP of mb_sync_bit
-- Loading entity mb_sync_bit
-- Compiling entity mb_sync_vec
-- Compiling architecture IMP of mb_sync_vec
-- Compiling entity mb_sync_reset
-- Compiling architecture IMP of mb_sync_reset
-- Compiling entity Divide_part
-- Compiling architecture VHDL_RTL of Divide_part
-- Compiling entity FIT_Module
-- Loading package IOModule_Vote_Pkg
-- Compiling architecture VHDL_RTL of FIT_Module
-- Compiling entity GPI_Module
-- Compiling architecture IMP of GPI_Module
-- Compiling entity GPO_Module
-- Compiling architecture IMP of GPO_Module
-- Compiling entity intr_ctrl
-- Compiling architecture IMP of intr_ctrl
-- Compiling entity PIT_Module
-- Compiling architecture IMP of PIT_Module
-- Compiling entity Uart_Control_Status
-- Compiling architecture IMP of Uart_Control_Status
-- Compiling entity UART_Receive
-- Compiling architecture IMP of UART_Receive
-- Compiling entity UART_Transmit
-- Compiling architecture IMP of UART_Transmit
-- Compiling entity Iomodule_core
-- Compiling architecture IMP of iomodule_core
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity pselect_mask
-- Compiling architecture imp of pselect_mask
-- Loading entity Iomodule_core
-- Loading entity pselect_mask
-- Compiling entity iomodule
-- Compiling architecture IMP of iomodule
End time: 15:24:05 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:iomodule_v3_1_4)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.iomodule_v3_1_4.iomodule_v3_1_4.lin64.log'...
    > Generating report file '.cxl.vhdl.iomodule_v3_1_4.iomodule_v3_1_4.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 8.82 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/jtag_axi'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/jtag_axi'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap jtag_axi /data11/home/marcuscw/Desktop/Lib/jtag_axi'...
      output file: '/data11/home/marcuscw/Desktop/Lib/jtag_axi/.cxl.verilog.jtag_axi.jtag_axi.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap jtag_axi /data11/home/marcuscw/Desktop/Lib/jtag_axi'
      return code: '0'

Compiling verilog library 'jtag_axi'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work jtag_axi -f /data11/home/marcuscw/Desktop/Lib/jtag_axi/.cxl.verilog.jtag_axi.jtag_axi.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/jtag_axi/.cxl.verilog.jtag_axi.jtag_axi.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work jtag_axi -f /data11/home/marcuscw/Desktop/Lib/jtag_axi/.cxl.verilog.jtag_axi.jtag_axi.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:jtag_axi)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap jtag_axi /data11/home/marcuscw/Desktop/Lib/jtag_axi 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:24:06 on Mar 11,2020
vlog -64 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -work jtag_axi -f /data11/home/marcuscw/Desktop/Lib/jtag_axi/.cxl.verilog.jtag_axi.jtag_axi.lin64.cmf 

Top level modules:
End time: 15:24:06 on Mar 11,2020, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:jtag_axi)
==============================================================================

    > Searching for warnings in '.cxl.verilog.jtag_axi.jtag_axi.lin64.log'...
    > Generating report file '.cxl.verilog.jtag_axi.jtag_axi.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 9.05 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/ethernet_1_10_25g_v2_0_4'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/ethernet_1_10_25g_v2_0_4'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap ethernet_1_10_25g_v2_0_4 /data11/home/marcuscw/Desktop/Lib/ethernet_1_10_25g_v2_0_4'...
      output file: '/data11/home/marcuscw/Desktop/Lib/ethernet_1_10_25g_v2_0_4/.cxl.vhdl.ethernet_1_10_25g_v2_0_4.ethernet_1_10_25g_v2_0_4.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap ethernet_1_10_25g_v2_0_4 /data11/home/marcuscw/Desktop/Lib/ethernet_1_10_25g_v2_0_4'
      return code: '0'

Compiling vhdl library 'ethernet_1_10_25g_v2_0_4'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work ethernet_1_10_25g_v2_0_4 -f /data11/home/marcuscw/Desktop/Lib/ethernet_1_10_25g_v2_0_4/.cxl.vhdl.ethernet_1_10_25g_v2_0_4.ethernet_1_10_25g_v2_0_4.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/ethernet_1_10_25g_v2_0_4/.cxl.vhdl.ethernet_1_10_25g_v2_0_4.ethernet_1_10_25g_v2_0_4.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work ethernet_1_10_25g_v2_0_4 -f /data11/home/marcuscw/Desktop/Lib/ethernet_1_10_25g_v2_0_4/.cxl.vhdl.ethernet_1_10_25g_v2_0_4.ethernet_1_10_25g_v2_0_4.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:ethernet_1_10_25g_v2_0_4)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap ethernet_1_10_25g_v2_0_4 /data11/home/marcuscw/Desktop/Lib/ethernet_1_10_25g_v2_0_4 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:24:07 on Mar 11,2020
vcom -64 -93 -work ethernet_1_10_25g_v2_0_4 -f /data11/home/marcuscw/Desktop/Lib/ethernet_1_10_25g_v2_0_4/.cxl.vhdl.ethernet_1_10_25g_v2_0_4.ethernet_1_10_25g_v2_0_4.lin64.cmf 
-- Loading package STANDARD
End time: 15:24:08 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:ethernet_1_10_25g_v2_0_4)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.ethernet_1_10_25g_v2_0_4.ethernet_1_10_25g_v2_0_4.lin64.log'...
    > Generating report file '.cxl.vhdl.ethernet_1_10_25g_v2_0_4.ethernet_1_10_25g_v2_0_4.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 9.28 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/ethernet_1_10_25g_v2_0_4'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/ethernet_1_10_25g_v2_0_4'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap ethernet_1_10_25g_v2_0_4 /data11/home/marcuscw/Desktop/Lib/ethernet_1_10_25g_v2_0_4'...
      output file: '/data11/home/marcuscw/Desktop/Lib/ethernet_1_10_25g_v2_0_4/.cxl.verilog.ethernet_1_10_25g_v2_0_4.ethernet_1_10_25g_v2_0_4.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap ethernet_1_10_25g_v2_0_4 /data11/home/marcuscw/Desktop/Lib/ethernet_1_10_25g_v2_0_4'
      return code: '0'

Compiling verilog library 'ethernet_1_10_25g_v2_0_4'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work ethernet_1_10_25g_v2_0_4 -f /data11/home/marcuscw/Desktop/Lib/ethernet_1_10_25g_v2_0_4/.cxl.verilog.ethernet_1_10_25g_v2_0_4.ethernet_1_10_25g_v2_0_4.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/ethernet_1_10_25g_v2_0_4/.cxl.verilog.ethernet_1_10_25g_v2_0_4.ethernet_1_10_25g_v2_0_4.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work ethernet_1_10_25g_v2_0_4 -f /data11/home/marcuscw/Desktop/Lib/ethernet_1_10_25g_v2_0_4/.cxl.verilog.ethernet_1_10_25g_v2_0_4.ethernet_1_10_25g_v2_0_4.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:ethernet_1_10_25g_v2_0_4)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap ethernet_1_10_25g_v2_0_4 /data11/home/marcuscw/Desktop/Lib/ethernet_1_10_25g_v2_0_4 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:24:08 on Mar 11,2020
vlog -64 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -work ethernet_1_10_25g_v2_0_4 -f /data11/home/marcuscw/Desktop/Lib/ethernet_1_10_25g_v2_0_4/.cxl.verilog.ethernet_1_10_25g_v2_0_4.ethernet_1_10_25g_v2_0_4.lin64.cmf 

Top level modules:
End time: 15:24:09 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:ethernet_1_10_25g_v2_0_4)
==============================================================================

    > Searching for warnings in '.cxl.verilog.ethernet_1_10_25g_v2_0_4.ethernet_1_10_25g_v2_0_4.lin64.log'...
    > Generating report file '.cxl.verilog.ethernet_1_10_25g_v2_0_4.ethernet_1_10_25g_v2_0_4.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 9.50 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/v_scenechange_v1_0_1'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/v_scenechange_v1_0_1'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap v_scenechange_v1_0_1 /data11/home/marcuscw/Desktop/Lib/v_scenechange_v1_0_1'...
      output file: '/data11/home/marcuscw/Desktop/Lib/v_scenechange_v1_0_1/.cxl.verilog.v_scenechange_v1_0_1.v_scenechange_v1_0_1.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap v_scenechange_v1_0_1 /data11/home/marcuscw/Desktop/Lib/v_scenechange_v1_0_1'
      return code: '0'

Compiling verilog library 'v_scenechange_v1_0_1'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work v_scenechange_v1_0_1 -f /data11/home/marcuscw/Desktop/Lib/v_scenechange_v1_0_1/.cxl.verilog.v_scenechange_v1_0_1.v_scenechange_v1_0_1.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/v_scenechange_v1_0_1/.cxl.verilog.v_scenechange_v1_0_1.v_scenechange_v1_0_1.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work v_scenechange_v1_0_1 -f /data11/home/marcuscw/Desktop/Lib/v_scenechange_v1_0_1/.cxl.verilog.v_scenechange_v1_0_1.v_scenechange_v1_0_1.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:v_scenechange_v1_0_1)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap v_scenechange_v1_0_1 /data11/home/marcuscw/Desktop/Lib/v_scenechange_v1_0_1 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:24:09 on Mar 11,2020
vlog -64 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -work v_scenechange_v1_0_1 -f /data11/home/marcuscw/Desktop/Lib/v_scenechange_v1_0_1/.cxl.verilog.v_scenechange_v1_0_1.v_scenechange_v1_0_1.lin64.cmf 
End time: 15:24:09 on Mar 11,2020, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:v_scenechange_v1_0_1)
==============================================================================

    > Searching for warnings in '.cxl.verilog.v_scenechange_v1_0_1.v_scenechange_v1_0_1.lin64.log'...
    > Generating report file '.cxl.verilog.v_scenechange_v1_0_1.v_scenechange_v1_0_1.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 9.73 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/v_csc_v1_0_13'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/v_csc_v1_0_13'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap v_csc_v1_0_13 /data11/home/marcuscw/Desktop/Lib/v_csc_v1_0_13'...
      output file: '/data11/home/marcuscw/Desktop/Lib/v_csc_v1_0_13/.cxl.verilog.v_csc_v1_0_13.v_csc_v1_0_13.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap v_csc_v1_0_13 /data11/home/marcuscw/Desktop/Lib/v_csc_v1_0_13'
      return code: '0'

Compiling verilog library 'v_csc_v1_0_13'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work v_csc_v1_0_13 -f /data11/home/marcuscw/Desktop/Lib/v_csc_v1_0_13/.cxl.verilog.v_csc_v1_0_13.v_csc_v1_0_13.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/v_csc_v1_0_13/.cxl.verilog.v_csc_v1_0_13.v_csc_v1_0_13.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work v_csc_v1_0_13 -f /data11/home/marcuscw/Desktop/Lib/v_csc_v1_0_13/.cxl.verilog.v_csc_v1_0_13.v_csc_v1_0_13.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:v_csc_v1_0_13)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap v_csc_v1_0_13 /data11/home/marcuscw/Desktop/Lib/v_csc_v1_0_13 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:24:10 on Mar 11,2020
vlog -64 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -work v_csc_v1_0_13 -f /data11/home/marcuscw/Desktop/Lib/v_csc_v1_0_13/.cxl.verilog.v_csc_v1_0_13.v_csc_v1_0_13.lin64.cmf 
End time: 15:24:10 on Mar 11,2020, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:v_csc_v1_0_13)
==============================================================================

    > Searching for warnings in '.cxl.verilog.v_csc_v1_0_13.v_csc_v1_0_13.lin64.log'...
    > Generating report file '.cxl.verilog.v_csc_v1_0_13.v_csc_v1_0_13.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 9.95 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/mii_to_rmii_v2_0_21'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/mii_to_rmii_v2_0_21'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap mii_to_rmii_v2_0_21 /data11/home/marcuscw/Desktop/Lib/mii_to_rmii_v2_0_21'...
      output file: '/data11/home/marcuscw/Desktop/Lib/mii_to_rmii_v2_0_21/.cxl.vhdl.mii_to_rmii_v2_0_21.mii_to_rmii_v2_0_21.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap mii_to_rmii_v2_0_21 /data11/home/marcuscw/Desktop/Lib/mii_to_rmii_v2_0_21'
      return code: '0'

Compiling vhdl library 'mii_to_rmii_v2_0_21'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work mii_to_rmii_v2_0_21 -f /data11/home/marcuscw/Desktop/Lib/mii_to_rmii_v2_0_21/.cxl.vhdl.mii_to_rmii_v2_0_21.mii_to_rmii_v2_0_21.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/mii_to_rmii_v2_0_21/.cxl.vhdl.mii_to_rmii_v2_0_21.mii_to_rmii_v2_0_21.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work mii_to_rmii_v2_0_21 -f /data11/home/marcuscw/Desktop/Lib/mii_to_rmii_v2_0_21/.cxl.vhdl.mii_to_rmii_v2_0_21.mii_to_rmii_v2_0_21.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:mii_to_rmii_v2_0_21)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap mii_to_rmii_v2_0_21 /data11/home/marcuscw/Desktop/Lib/mii_to_rmii_v2_0_21 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:24:11 on Mar 11,2020
vcom -64 -93 -work mii_to_rmii_v2_0_21 -f /data11/home/marcuscw/Desktop/Lib/mii_to_rmii_v2_0_21/.cxl.vhdl.mii_to_rmii_v2_0_21.mii_to_rmii_v2_0_21.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity rx_fifo_loader
-- Compiling architecture simulation of rx_fifo_loader
-- Compiling entity rx_fifo_disposer
-- Compiling architecture simulation of rx_fifo_disposer
-- Compiling entity rx_fifo
-- Compiling architecture simulation of rx_fifo
-- Compiling entity SRL_FIFO
-- Compiling architecture IMP of SRL_FIFO
-- Compiling entity rmii_tx_fixed
-- Compiling architecture simulation of rmii_tx_fixed
-- Compiling entity rmii_tx_agile
-- Compiling architecture simulation of rmii_tx_agile
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity rmii_rx_fixed
-- Compiling architecture simulation of rmii_rx_fixed
-- Loading entity SRL_FIFO
-- Compiling entity rmii_rx_agile
-- Compiling architecture simulation of rmii_rx_agile
-- Compiling entity mii_to_rmii
-- Compiling architecture simulation of mii_to_rmii
-- Loading entity rmii_tx_agile
-- Loading entity rmii_rx_agile
-- Loading entity rmii_tx_fixed
-- Loading entity rmii_rx_fixed
End time: 15:24:12 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:mii_to_rmii_v2_0_21)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.mii_to_rmii_v2_0_21.mii_to_rmii_v2_0_21.lin64.log'...
    > Generating report file '.cxl.vhdl.mii_to_rmii_v2_0_21.mii_to_rmii_v2_0_21.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 10.18 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/axi_bram_ctrl_v4_1_1'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/axi_bram_ctrl_v4_1_1'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap axi_bram_ctrl_v4_1_1 /data11/home/marcuscw/Desktop/Lib/axi_bram_ctrl_v4_1_1'...
      output file: '/data11/home/marcuscw/Desktop/Lib/axi_bram_ctrl_v4_1_1/.cxl.vhdl.axi_bram_ctrl_v4_1_1.axi_bram_ctrl_v4_1_1.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap axi_bram_ctrl_v4_1_1 /data11/home/marcuscw/Desktop/Lib/axi_bram_ctrl_v4_1_1'
      return code: '0'

Compiling vhdl library 'axi_bram_ctrl_v4_1_1'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work axi_bram_ctrl_v4_1_1 -f /data11/home/marcuscw/Desktop/Lib/axi_bram_ctrl_v4_1_1/.cxl.vhdl.axi_bram_ctrl_v4_1_1.axi_bram_ctrl_v4_1_1.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/axi_bram_ctrl_v4_1_1/.cxl.vhdl.axi_bram_ctrl_v4_1_1.axi_bram_ctrl_v4_1_1.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work axi_bram_ctrl_v4_1_1 -f /data11/home/marcuscw/Desktop/Lib/axi_bram_ctrl_v4_1_1/.cxl.vhdl.axi_bram_ctrl_v4_1_1.axi_bram_ctrl_v4_1_1.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:axi_bram_ctrl_v4_1_1)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap axi_bram_ctrl_v4_1_1 /data11/home/marcuscw/Desktop/Lib/axi_bram_ctrl_v4_1_1 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:24:13 on Mar 11,2020
vcom -64 -93 -work axi_bram_ctrl_v4_1_1 -f /data11/home/marcuscw/Desktop/Lib/axi_bram_ctrl_v4_1_1/.cxl.vhdl.axi_bram_ctrl_v4_1_1.axi_bram_ctrl_v4_1_1.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity SRL_FIFO
-- Compiling architecture IMP of SRL_FIFO
-- Compiling package axi_bram_ctrl_funcs
-- Loading package NUMERIC_STD
-- Compiling package body axi_bram_ctrl_funcs
-- Loading package axi_bram_ctrl_funcs
-- Compiling entity axi_lite_if
-- Compiling architecture IMP of axi_lite_if
-- Compiling entity checkbit_handler_64
-- Compiling architecture IMP of checkbit_handler_64
-- Compiling entity checkbit_handler
-- Compiling architecture IMP of checkbit_handler
-- Compiling entity Correct_One_Bit_64
-- Compiling architecture IMP of Correct_One_Bit_64
-- Compiling entity Correct_One_Bit
-- Compiling architecture IMP of Correct_One_Bit
-- Compiling entity XOR18
-- Compiling architecture IMP of XOR18
-- Compiling entity Parity
-- Compiling architecture IMP of Parity
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity ecc_gen
-- Compiling architecture trans of ecc_gen
-- Loading entity axi_lite_if
-- Loading package axi_bram_ctrl_funcs
-- Compiling entity lite_ecc_reg
-- Compiling architecture implementation of lite_ecc_reg
-- Loading entity lite_ecc_reg
-- Loading entity Parity
-- Loading entity checkbit_handler
-- Loading entity Correct_One_Bit
-- Loading entity ecc_gen
-- Compiling entity axi_lite
-- Compiling architecture implementation of axi_lite
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_bram_ctrl_v4_1/hdl/axi_bram_ctrl_v4_1_rfs.vhd(6916): Nonresolved signal 'lite_sm_cs' may have multiple sources.
  Drivers:
    /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_bram_ctrl_v4_1/hdl/axi_bram_ctrl_v4_1_rfs.vhd(10622):Process LITE_SM_REG_PROCESS
       Driven at:
          /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_bram_ctrl_v4_1/hdl/axi_bram_ctrl_v4_1_rfs.vhd(10628)
    /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_bram_ctrl_v4_1/hdl/axi_bram_ctrl_v4_1_rfs.vhd(8421):Process LITE_SM_REG_PROCESS
       Driven at:
          /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_bram_ctrl_v4_1/hdl/axi_bram_ctrl_v4_1_rfs.vhd(8427)
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_bram_ctrl_v4_1/hdl/axi_bram_ctrl_v4_1_rfs.vhd(6916): Nonresolved signal 'lite_sm_ns' may have multiple sources.
  Drivers:
    /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_bram_ctrl_v4_1/hdl/axi_bram_ctrl_v4_1_rfs.vhd(10368):Process LITE_SM_CMB_PROCESS
       Driven at:
          /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_bram_ctrl_v4_1/hdl/axi_bram_ctrl_v4_1_rfs.vhd(10383)
    /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_bram_ctrl_v4_1/hdl/axi_bram_ctrl_v4_1_rfs.vhd(10078):Process LITE_SM_CMB_PROCESS
       Driven at:
          /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_bram_ctrl_v4_1/hdl/axi_bram_ctrl_v4_1_rfs.vhd(10094)
    /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_bram_ctrl_v4_1/hdl/axi_bram_ctrl_v4_1_rfs.vhd(8187):Process LITE_SM_CMB_PROCESS
       Driven at:
          /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_bram_ctrl_v4_1/hdl/axi_bram_ctrl_v4_1_rfs.vhd(8199)
    /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_bram_ctrl_v4_1/hdl/axi_bram_ctrl_v4_1_rfs.vhd(7929):Process LITE_SM_CMB_PROCESS
       Driven at:
          /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_bram_ctrl_v4_1/hdl/axi_bram_ctrl_v4_1_rfs.vhd(7943)
-- Compiling entity sng_port_arb
-- Compiling architecture implementation of sng_port_arb
-- Compiling entity ua_narrow
-- Compiling architecture implementation of ua_narrow
-- Compiling entity wrap_brst
-- Compiling architecture implementation of wrap_brst
-- Compiling entity wrap_brst_rd
-- Compiling architecture implementation of wrap_brst_rd
-- Loading entity wrap_brst
-- Loading entity ua_narrow
-- Loading entity checkbit_handler_64
-- Loading entity Correct_One_Bit_64
-- Compiling entity rd_chnl
-- Compiling architecture implementation of rd_chnl
-- Loading entity wrap_brst_rd
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_bram_ctrl_v4_1/hdl/axi_bram_ctrl_v4_1_rfs.vhd(14874): Nonresolved signal 'rd_addr_sm_cs' may have multiple sources.
  Drivers:
    /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_bram_ctrl_v4_1/hdl/axi_bram_ctrl_v4_1_rfs.vhd(22571):Process RD_ADDR_SM_REG_PROCESS
       Driven at:
          /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_bram_ctrl_v4_1/hdl/axi_bram_ctrl_v4_1_rfs.vhd(22575)
    /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_bram_ctrl_v4_1/hdl/axi_bram_ctrl_v4_1_rfs.vhd(16908):Process RD_ADDR_SM_REG_PROCESS
       Driven at:
          /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_bram_ctrl_v4_1/hdl/axi_bram_ctrl_v4_1_rfs.vhd(16919)
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_bram_ctrl_v4_1/hdl/axi_bram_ctrl_v4_1_rfs.vhd(14874): Nonresolved signal 'rd_addr_sm_ns' may have multiple sources.
  Drivers:
    /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_bram_ctrl_v4_1/hdl/axi_bram_ctrl_v4_1_rfs.vhd(22452):Process RD_ADDR_SM_CMB_PROCESS
       Driven at:
          /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_bram_ctrl_v4_1/hdl/axi_bram_ctrl_v4_1_rfs.vhd(22461)
    /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_bram_ctrl_v4_1/hdl/axi_bram_ctrl_v4_1_rfs.vhd(22399):Process RD_ADDR_SM_CMB_PROCESS
       Driven at:
          /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_bram_ctrl_v4_1/hdl/axi_bram_ctrl_v4_1_rfs.vhd(22408)
    /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_bram_ctrl_v4_1/hdl/axi_bram_ctrl_v4_1_rfs.vhd(22324):Process RD_ADDR_SM_CMB_PROCESS
       Driven at:
          /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_bram_ctrl_v4_1/hdl/axi_bram_ctrl_v4_1_rfs.vhd(22333)
    /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_bram_ctrl_v4_1/hdl/axi_bram_ctrl_v4_1_rfs.vhd(16734):Process RD_ADDR_SM_CMB_PROCESS
       Driven at:
          /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_bram_ctrl_v4_1/hdl/axi_bram_ctrl_v4_1_rfs.vhd(16746)
    /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_bram_ctrl_v4_1/hdl/axi_bram_ctrl_v4_1_rfs.vhd(16571):Process RD_ADDR_SM_CMB_PROCESS
       Driven at:
          /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_bram_ctrl_v4_1/hdl/axi_bram_ctrl_v4_1_rfs.vhd(16584)
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_bram_ctrl_v4_1/hdl/axi_bram_ctrl_v4_1_rfs.vhd(15035): Nonresolved signal 'rd_data_sm_cs' may have multiple sources.
  Drivers:
    /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_bram_ctrl_v4_1/hdl/axi_bram_ctrl_v4_1_rfs.vhd(22922):Process RD_DATA_SM_REG_PROCESS
       Driven at:
          /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_bram_ctrl_v4_1/hdl/axi_bram_ctrl_v4_1_rfs.vhd(22926)
    /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_bram_ctrl_v4_1/hdl/axi_bram_ctrl_v4_1_rfs.vhd(19889):Process RD_DATA_SM_REG_PROCESS
       Driven at:
          /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_bram_ctrl_v4_1/hdl/axi_bram_ctrl_v4_1_rfs.vhd(19895)
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_bram_ctrl_v4_1/hdl/axi_bram_ctrl_v4_1_rfs.vhd(15035): Nonresolved signal 'rd_data_sm_ns' may have multiple sources.
  Drivers:
    /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_bram_ctrl_v4_1/hdl/axi_bram_ctrl_v4_1_rfs.vhd(22825):Process RD_DATA_SM_CMB_PROCESS
       Driven at:
          /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_bram_ctrl_v4_1/hdl/axi_bram_ctrl_v4_1_rfs.vhd(22836)
    /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_bram_ctrl_v4_1/hdl/axi_bram_ctrl_v4_1_rfs.vhd(22731):Process RD_DATA_SM_CMB_PROCESS
       Driven at:
          /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_bram_ctrl_v4_1/hdl/axi_bram_ctrl_v4_1_rfs.vhd(22742)
    /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_bram_ctrl_v4_1/hdl/axi_bram_ctrl_v4_1_rfs.vhd(22644):Process RD_DATA_SM_CMB_PROCESS
       Driven at:
          /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_bram_ctrl_v4_1/hdl/axi_bram_ctrl_v4_1_rfs.vhd(22656)
    /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_bram_ctrl_v4_1/hdl/axi_bram_ctrl_v4_1_rfs.vhd(18734):Process RD_DATA_SM_CMB_PROCESS
       Driven at:
          /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_bram_ctrl_v4_1/hdl/axi_bram_ctrl_v4_1_rfs.vhd(18767)
    /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_bram_ctrl_v4_1/hdl/axi_bram_ctrl_v4_1_rfs.vhd(17419):Process RD_DATA_SM_CMB_PROCESS
       Driven at:
          /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_bram_ctrl_v4_1/hdl/axi_bram_ctrl_v4_1_rfs.vhd(17454)
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_bram_ctrl_v4_1/hdl/axi_bram_ctrl_v4_1_rfs.vhd(15154): Nonresolved signal 'rlast_sm_ns' may have multiple sources.
  Drivers:
    /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_bram_ctrl_v4_1/hdl/axi_bram_ctrl_v4_1_rfs.vhd(21424):Process RLAST_SM_CMB_PROCESS
       Driven at:
          /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_bram_ctrl_v4_1/hdl/axi_bram_ctrl_v4_1_rfs.vhd(21438)
    /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_bram_ctrl_v4_1/hdl/axi_bram_ctrl_v4_1_rfs.vhd(21287):Process RLAST_SM_CMB_PROCESS_RL
       Driven at:
          /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_bram_ctrl_v4_1/hdl/axi_bram_ctrl_v4_1_rfs.vhd(21304)
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_bram_ctrl_v4_1/hdl/axi_bram_ctrl_v4_1_rfs.vhd(15209): Nonresolved signal 'rl_count' may have multiple sources.
  Drivers:
    /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_bram_ctrl_v4_1/hdl/axi_bram_ctrl_v4_1_rfs.vhd(22626):Process line__22626
       Driven at:
          /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_bram_ctrl_v4_1/hdl/axi_bram_ctrl_v4_1_rfs.vhd(22630)
    /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_bram_ctrl_v4_1/hdl/axi_bram_ctrl_v4_1_rfs.vhd(20313):Process line__20313
       Driven at:
          /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_bram_ctrl_v4_1/hdl/axi_bram_ctrl_v4_1_rfs.vhd(20317)
    /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_bram_ctrl_v4_1/hdl/axi_bram_ctrl_v4_1_rfs.vhd(20056):Process line__20056
       Driven at:
          /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_bram_ctrl_v4_1/hdl/axi_bram_ctrl_v4_1_rfs.vhd(20060)
-- Loading entity SRL_FIFO
-- Compiling entity wr_chnl
-- Compiling architecture implementation of wr_chnl
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_bram_ctrl_v4_1/hdl/axi_bram_ctrl_v4_1_rfs.vhd(24404): Nonresolved signal 'wr_data_ecc_sm_ns' may have multiple sources.
  Drivers:
    /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_bram_ctrl_v4_1/hdl/axi_bram_ctrl_v4_1_rfs.vhd(26569):Process WR_DATA_ECC_SM_CMB_PROCESS
       Driven at:
          /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_bram_ctrl_v4_1/hdl/axi_bram_ctrl_v4_1_rfs.vhd(26582)
    /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_bram_ctrl_v4_1/hdl/axi_bram_ctrl_v4_1_rfs.vhd(26321):Process WR_DATA_ECC_SM_CMB_PROCESS
       Driven at:
          /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_bram_ctrl_v4_1/hdl/axi_bram_ctrl_v4_1_rfs.vhd(26335)
-- Loading entity sng_port_arb
-- Loading entity wr_chnl
-- Loading entity rd_chnl
-- Compiling entity full_axi
-- Compiling architecture implementation of full_axi
-- Loading entity axi_lite
-- Loading entity full_axi
-- Compiling entity axi_bram_ctrl_top
-- Compiling architecture implementation of axi_bram_ctrl_top
-- Loading package VCOMPONENTS
-- Loading entity axi_bram_ctrl_top
-- Compiling entity axi_bram_ctrl
-- Compiling architecture implementation of axi_bram_ctrl
End time: 15:24:14 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 9

END_COMPILATION_MESSAGES(questasim:vhdl:axi_bram_ctrl_v4_1_1)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.axi_bram_ctrl_v4_1_1.axi_bram_ctrl_v4_1_1.lin64.log'...
    > Generating report file '.cxl.vhdl.axi_bram_ctrl_v4_1_1.axi_bram_ctrl_v4_1_1.lin64.rpt'...

compile_simlib: 0 error(s), 9 warning(s), 10.41 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/advanced_io_wizard_phy_v1_0_0'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/advanced_io_wizard_phy_v1_0_0'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap advanced_io_wizard_phy_v1_0_0 /data11/home/marcuscw/Desktop/Lib/advanced_io_wizard_phy_v1_0_0'...
      output file: '/data11/home/marcuscw/Desktop/Lib/advanced_io_wizard_phy_v1_0_0/.cxl.verilog.advanced_io_wizard_phy_v1_0_0.advanced_io_wizard_phy_v1_0_0.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap advanced_io_wizard_phy_v1_0_0 /data11/home/marcuscw/Desktop/Lib/advanced_io_wizard_phy_v1_0_0'
      return code: '0'

Compiling verilog library 'advanced_io_wizard_phy_v1_0_0'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 -L advanced_io_wizard_phy_v1_0_0 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -sv -svinputport=relaxed -work advanced_io_wizard_phy_v1_0_0 -f /data11/home/marcuscw/Desktop/Lib/advanced_io_wizard_phy_v1_0_0/.cxl.systemverilog.advanced_io_wizard_phy_v1_0_0.advanced_io_wizard_phy_v1_0_0.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/advanced_io_wizard_phy_v1_0_0/.cxl.verilog.advanced_io_wizard_phy_v1_0_0.advanced_io_wizard_phy_v1_0_0.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 -L advanced_io_wizard_phy_v1_0_0 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -sv -svinputport=relaxed -work advanced_io_wizard_phy_v1_0_0 -f /data11/home/marcuscw/Desktop/Lib/advanced_io_wizard_phy_v1_0_0/.cxl.systemverilog.advanced_io_wizard_phy_v1_0_0.advanced_io_wizard_phy_v1_0_0.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:advanced_io_wizard_phy_v1_0_0)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap advanced_io_wizard_phy_v1_0_0 /data11/home/marcuscw/Desktop/Lib/advanced_io_wizard_phy_v1_0_0 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:24:14 on Mar 11,2020
vlog -64 -L advanced_io_wizard_phy_v1_0_0 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -sv -svinputport=relaxed -work advanced_io_wizard_phy_v1_0_0 -f /data11/home/marcuscw/Desktop/Lib/advanced_io_wizard_phy_v1_0_0/.cxl.systemverilog.advanced_io_wizard_phy_v1_0_0.advanced_io_wizard_phy_v1_0_0.lin64.cmf 
-- Compiling module advanced_io_wizard_phy_v1_0_0_sync_cell
-- Compiling module advanced_io_wizard_phy_v1_0_0_reset_sm
-- Compiling interface advanced_io_wizard_phy_v1_0_0_reset_if
-- Compiling module advanced_io_wizard_phy_v1_0_0_bank_wrapper
-- Compiling module advanced_io_wizard_phy_v1_0_0_BitSlipInLogic_8b
-- Compiling module advanced_io_wizard_phy_v1_0_0_BitSlipInLogic_4b
-- Compiling module advanced_io_wizard_phy_v1_0_0_BitSlipInLogic_Toplevel
-- Compiling module advanced_io_wizard_phy_v1_0_0_GenPulse
-- Compiling module advanced_io_wizard_phy_v1_0_0_Fdcr
-- Compiling module advanced_io_wizard_phy_v1_0_0_C3BCEtc
-- Compiling module advanced_io_wizard_phy_v1_0_0_C2BCEtc

Top level modules:
	advanced_io_wizard_phy_v1_0_0_reset_sm
	advanced_io_wizard_phy_v1_0_0_bank_wrapper
	advanced_io_wizard_phy_v1_0_0_BitSlipInLogic_Toplevel
End time: 15:24:15 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:advanced_io_wizard_phy_v1_0_0)
==============================================================================

    > Searching for warnings in '.cxl.verilog.advanced_io_wizard_phy_v1_0_0.advanced_io_wizard_phy_v1_0_0.lin64.log'...
    > Generating report file '.cxl.verilog.advanced_io_wizard_phy_v1_0_0.advanced_io_wizard_phy_v1_0_0.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 10.63 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/high_speed_selectio_wiz_v3_5_1'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/high_speed_selectio_wiz_v3_5_1'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap high_speed_selectio_wiz_v3_5_1 /data11/home/marcuscw/Desktop/Lib/high_speed_selectio_wiz_v3_5_1'...
      output file: '/data11/home/marcuscw/Desktop/Lib/high_speed_selectio_wiz_v3_5_1/.cxl.verilog.high_speed_selectio_wiz_v3_5_1.high_speed_selectio_wiz_v3_5_1.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap high_speed_selectio_wiz_v3_5_1 /data11/home/marcuscw/Desktop/Lib/high_speed_selectio_wiz_v3_5_1'
      return code: '0'

Compiling verilog library 'high_speed_selectio_wiz_v3_5_1'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work high_speed_selectio_wiz_v3_5_1 -f /data11/home/marcuscw/Desktop/Lib/high_speed_selectio_wiz_v3_5_1/.cxl.verilog.high_speed_selectio_wiz_v3_5_1.high_speed_selectio_wiz_v3_5_1.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/high_speed_selectio_wiz_v3_5_1/.cxl.verilog.high_speed_selectio_wiz_v3_5_1.high_speed_selectio_wiz_v3_5_1.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work high_speed_selectio_wiz_v3_5_1 -f /data11/home/marcuscw/Desktop/Lib/high_speed_selectio_wiz_v3_5_1/.cxl.verilog.high_speed_selectio_wiz_v3_5_1.high_speed_selectio_wiz_v3_5_1.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:high_speed_selectio_wiz_v3_5_1)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap high_speed_selectio_wiz_v3_5_1 /data11/home/marcuscw/Desktop/Lib/high_speed_selectio_wiz_v3_5_1 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:24:15 on Mar 11,2020
vlog -64 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -work high_speed_selectio_wiz_v3_5_1 -f /data11/home/marcuscw/Desktop/Lib/high_speed_selectio_wiz_v3_5_1/.cxl.verilog.high_speed_selectio_wiz_v3_5_1.high_speed_selectio_wiz_v3_5_1.lin64.cmf 
-- Compiling module high_speed_selectio_wiz_v3_5_1_sync_cell
-- Compiling module PRBS_ANY
-- Compiling module high_speed_selectio_wiz_v3_5_1_rst_scheme
-- Compiling module high_speed_selectio_wiz_v3_5_1_clk_scheme
-- Compiling module high_speed_selectio_wiz_v3_5_1_clk_rst_top
-- Compiling module high_speed_selectio_wiz_v3_5_1_bs_ctrl_top
-- Compiling module high_speed_selectio_wiz_v3_5_1_iobuf_top
-- Compiling module high_speed_selectio_wiz_v3_5_1_C2BCEtc
-- Compiling module high_speed_selectio_wiz_v3_5_1_C2BCEtc_dwnld
-- Compiling module high_speed_selectio_wiz_v3_5_1_C3BCEtc
-- Compiling module high_speed_selectio_wiz_v3_5_1_C3BCEtc_dwnld
-- Compiling module high_speed_selectio_wiz_v3_5_1_Fdcr
-- Compiling module high_speed_selectio_wiz_v3_5_1_GenPulse
-- Compiling module high_speed_selectio_wiz_v3_5_1_BitSlipInLogic_4b
-- Compiling module high_speed_selectio_wiz_v3_5_1_BitSlipInLogic_8b
-- Compiling module high_speed_selectio_wiz_v3_5_1_BitSlipInLogic_FstCmp_4b
-- Compiling module high_speed_selectio_wiz_v3_5_1_BitSlipInLogic_FstCmp_8b
-- Compiling module high_speed_selectio_wiz_v3_5_1_BitSlipInLogic_Toplevel
-- Compiling module high_speed_selectio_wiz_v3_5_1_rxtx_bs
-- Compiling module high_speed_selectio_wiz_v3_5_1_tx_bs_tri
-- Compiling module high_speed_selectio_wiz_v3_5_1_rx_bs
-- Compiling module high_speed_selectio_wiz_v3_5_1_tx_bs
-- Compiling module high_speed_selectio_wiz_v3_5_1_bs_top

Top level modules:
	PRBS_ANY
	high_speed_selectio_wiz_v3_5_1_clk_rst_top
	high_speed_selectio_wiz_v3_5_1_bs_ctrl_top
	high_speed_selectio_wiz_v3_5_1_iobuf_top
	high_speed_selectio_wiz_v3_5_1_bs_top
End time: 15:24:16 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:high_speed_selectio_wiz_v3_5_1)
==============================================================================

    > Searching for warnings in '.cxl.verilog.high_speed_selectio_wiz_v3_5_1.high_speed_selectio_wiz_v3_5_1.lin64.log'...
    > Generating report file '.cxl.verilog.high_speed_selectio_wiz_v3_5_1.high_speed_selectio_wiz_v3_5_1.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 10.86 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/axi_lite_ipif_v3_0_4'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/axi_lite_ipif_v3_0_4'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap axi_lite_ipif_v3_0_4 /data11/home/marcuscw/Desktop/Lib/axi_lite_ipif_v3_0_4'...
      output file: '/data11/home/marcuscw/Desktop/Lib/axi_lite_ipif_v3_0_4/.cxl.vhdl.axi_lite_ipif_v3_0_4.axi_lite_ipif_v3_0_4.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap axi_lite_ipif_v3_0_4 /data11/home/marcuscw/Desktop/Lib/axi_lite_ipif_v3_0_4'
      return code: '0'

Compiling vhdl library 'axi_lite_ipif_v3_0_4'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work axi_lite_ipif_v3_0_4 -f /data11/home/marcuscw/Desktop/Lib/axi_lite_ipif_v3_0_4/.cxl.vhdl.axi_lite_ipif_v3_0_4.axi_lite_ipif_v3_0_4.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/axi_lite_ipif_v3_0_4/.cxl.vhdl.axi_lite_ipif_v3_0_4.axi_lite_ipif_v3_0_4.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work axi_lite_ipif_v3_0_4 -f /data11/home/marcuscw/Desktop/Lib/axi_lite_ipif_v3_0_4/.cxl.vhdl.axi_lite_ipif_v3_0_4.axi_lite_ipif_v3_0_4.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:axi_lite_ipif_v3_0_4)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap axi_lite_ipif_v3_0_4 /data11/home/marcuscw/Desktop/Lib/axi_lite_ipif_v3_0_4 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:24:17 on Mar 11,2020
vcom -64 -93 -work axi_lite_ipif_v3_0_4 -f /data11/home/marcuscw/Desktop/Lib/axi_lite_ipif_v3_0_4/.cxl.vhdl.axi_lite_ipif_v3_0_4.axi_lite_ipif_v3_0_4.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling package ipif_pkg
-- Compiling package body ipif_pkg
-- Loading package ipif_pkg
-- Compiling entity pselect_f
-- Compiling architecture imp of pselect_f
-- Loading package NUMERIC_STD
-- Loading package ipif_pkg
-- Compiling entity address_decoder
-- Compiling architecture IMP of address_decoder
-- Loading entity pselect_f
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Compiling entity slave_attachment
-- Compiling architecture imp of slave_attachment
-- Loading entity address_decoder
-- Compiling entity axi_lite_ipif
-- Compiling architecture imp of axi_lite_ipif
-- Loading entity slave_attachment
End time: 15:24:17 on Mar 11,2020, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:axi_lite_ipif_v3_0_4)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.axi_lite_ipif_v3_0_4.axi_lite_ipif_v3_0_4.lin64.log'...
    > Generating report file '.cxl.vhdl.axi_lite_ipif_v3_0_4.axi_lite_ipif_v3_0_4.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 11.09 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/lmb_bram_if_cntlr_v4_0_16'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/lmb_bram_if_cntlr_v4_0_16'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap lmb_bram_if_cntlr_v4_0_16 /data11/home/marcuscw/Desktop/Lib/lmb_bram_if_cntlr_v4_0_16'...
      output file: '/data11/home/marcuscw/Desktop/Lib/lmb_bram_if_cntlr_v4_0_16/.cxl.vhdl.lmb_bram_if_cntlr_v4_0_16.lmb_bram_if_cntlr_v4_0_16.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap lmb_bram_if_cntlr_v4_0_16 /data11/home/marcuscw/Desktop/Lib/lmb_bram_if_cntlr_v4_0_16'
      return code: '0'

Compiling vhdl library 'lmb_bram_if_cntlr_v4_0_16'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work lmb_bram_if_cntlr_v4_0_16 -f /data11/home/marcuscw/Desktop/Lib/lmb_bram_if_cntlr_v4_0_16/.cxl.vhdl.lmb_bram_if_cntlr_v4_0_16.lmb_bram_if_cntlr_v4_0_16.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/lmb_bram_if_cntlr_v4_0_16/.cxl.vhdl.lmb_bram_if_cntlr_v4_0_16.lmb_bram_if_cntlr_v4_0_16.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work lmb_bram_if_cntlr_v4_0_16 -f /data11/home/marcuscw/Desktop/Lib/lmb_bram_if_cntlr_v4_0_16/.cxl.vhdl.lmb_bram_if_cntlr_v4_0_16.lmb_bram_if_cntlr_v4_0_16.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:lmb_bram_if_cntlr_v4_0_16)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap lmb_bram_if_cntlr_v4_0_16 /data11/home/marcuscw/Desktop/Lib/lmb_bram_if_cntlr_v4_0_16 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:24:18 on Mar 11,2020
vcom -64 -93 -work lmb_bram_if_cntlr_v4_0_16 -f /data11/home/marcuscw/Desktop/Lib/lmb_bram_if_cntlr_v4_0_16/.cxl.vhdl.lmb_bram_if_cntlr_v4_0_16.lmb_bram_if_cntlr_v4_0_16.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling package lmb_bram_if_funcs
-- Loading package NUMERIC_STD
-- Compiling package body lmb_bram_if_funcs
-- Loading package lmb_bram_if_funcs
-- Loading package lmb_bram_if_funcs
-- Compiling entity MB_LUT6
-- Compiling architecture IMP of MB_LUT6
-- Compiling entity MB_MUXCY
-- Compiling architecture IMP of MB_MUXCY
-- Compiling entity MB_XORCY
-- Compiling architecture IMP of MB_XORCY
-- Compiling entity MB_MUXF7
-- Compiling architecture IMP of MB_MUXF7
-- Compiling entity MB_MUXF8
-- Compiling architecture IMP of MB_MUXF8
-- Compiling entity MB_FDRE
-- Compiling architecture IMP of MB_FDRE
-- Compiling entity XOR18
-- Compiling architecture IMP of XOR18
-- Compiling entity Parity
-- Compiling architecture IMP of Parity
-- Compiling entity ParityEnable
-- Compiling architecture IMP of ParityEnable
-- Compiling entity checkbit_handler
-- Compiling architecture IMP of checkbit_handler
-- Compiling entity Correct_One_Bit
-- Compiling architecture IMP of Correct_One_Bit
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity pselect_mask
-- Compiling architecture imp of pselect_mask
-- Compiling entity axi_interface
-- Compiling architecture IMP of axi_interface
-- Compiling entity lmb_mux
-- Compiling architecture imp of lmb_mux
-- Compiling entity lmb_bram_if_cntlr
-- Compiling architecture imp of lmb_bram_if_cntlr
End time: 15:24:19 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:lmb_bram_if_cntlr_v4_0_16)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.lmb_bram_if_cntlr_v4_0_16.lmb_bram_if_cntlr_v4_0_16.lin64.log'...
    > Generating report file '.cxl.vhdl.lmb_bram_if_cntlr_v4_0_16.lmb_bram_if_cntlr_v4_0_16.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 11.31 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/clk_vip_v1_0_2'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/clk_vip_v1_0_2'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap clk_vip_v1_0_2 /data11/home/marcuscw/Desktop/Lib/clk_vip_v1_0_2'...
      output file: '/data11/home/marcuscw/Desktop/Lib/clk_vip_v1_0_2/.cxl.verilog.clk_vip_v1_0_2.clk_vip_v1_0_2.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap clk_vip_v1_0_2 /data11/home/marcuscw/Desktop/Lib/clk_vip_v1_0_2'
      return code: '0'

Compiling verilog library 'clk_vip_v1_0_2'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 -L clk_vip_v1_0_2 -L xilinx_vip +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -sv -svinputport=relaxed -work clk_vip_v1_0_2 -f /data11/home/marcuscw/Desktop/Lib/clk_vip_v1_0_2/.cxl.systemverilog.clk_vip_v1_0_2.clk_vip_v1_0_2.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/clk_vip_v1_0_2/.cxl.verilog.clk_vip_v1_0_2.clk_vip_v1_0_2.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 -L clk_vip_v1_0_2 -L xilinx_vip +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -sv -svinputport=relaxed -work clk_vip_v1_0_2 -f /data11/home/marcuscw/Desktop/Lib/clk_vip_v1_0_2/.cxl.systemverilog.clk_vip_v1_0_2.clk_vip_v1_0_2.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:clk_vip_v1_0_2)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap clk_vip_v1_0_2 /data11/home/marcuscw/Desktop/Lib/clk_vip_v1_0_2 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:24:19 on Mar 11,2020
vlog -64 -L clk_vip_v1_0_2 -L xilinx_vip "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -sv -svinputport=relaxed -work clk_vip_v1_0_2 -f /data11/home/marcuscw/Desktop/Lib/clk_vip_v1_0_2/.cxl.systemverilog.clk_vip_v1_0_2.clk_vip_v1_0_2.lin64.cmf 
-- Compiling module clk_vip_v1_0_2_top

Top level modules:
	clk_vip_v1_0_2_top
End time: 15:24:20 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:clk_vip_v1_0_2)
==============================================================================

    > Searching for warnings in '.cxl.verilog.clk_vip_v1_0_2.clk_vip_v1_0_2.lin64.log'...
    > Generating report file '.cxl.verilog.clk_vip_v1_0_2.clk_vip_v1_0_2.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 11.54 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/usxgmii_v1_1_0'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/usxgmii_v1_1_0'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap usxgmii_v1_1_0 /data11/home/marcuscw/Desktop/Lib/usxgmii_v1_1_0'...
      output file: '/data11/home/marcuscw/Desktop/Lib/usxgmii_v1_1_0/.cxl.verilog.usxgmii_v1_1_0.usxgmii_v1_1_0.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap usxgmii_v1_1_0 /data11/home/marcuscw/Desktop/Lib/usxgmii_v1_1_0'
      return code: '0'

Compiling verilog library 'usxgmii_v1_1_0'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work usxgmii_v1_1_0 -f /data11/home/marcuscw/Desktop/Lib/usxgmii_v1_1_0/.cxl.verilog.usxgmii_v1_1_0.usxgmii_v1_1_0.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/usxgmii_v1_1_0/.cxl.verilog.usxgmii_v1_1_0.usxgmii_v1_1_0.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work usxgmii_v1_1_0 -f /data11/home/marcuscw/Desktop/Lib/usxgmii_v1_1_0/.cxl.verilog.usxgmii_v1_1_0.usxgmii_v1_1_0.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:usxgmii_v1_1_0)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap usxgmii_v1_1_0 /data11/home/marcuscw/Desktop/Lib/usxgmii_v1_1_0 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:24:20 on Mar 11,2020
vlog -64 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -work usxgmii_v1_1_0 -f /data11/home/marcuscw/Desktop/Lib/usxgmii_v1_1_0/.cxl.verilog.usxgmii_v1_1_0.usxgmii_v1_1_0.lin64.cmf 

Top level modules:
End time: 15:24:21 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:usxgmii_v1_1_0)
==============================================================================

    > Searching for warnings in '.cxl.verilog.usxgmii_v1_1_0.usxgmii_v1_1_0.lin64.log'...
    > Generating report file '.cxl.verilog.usxgmii_v1_1_0.usxgmii_v1_1_0.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 11.76 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/advanced_io_wizard_v1_0_0'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/advanced_io_wizard_v1_0_0'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap advanced_io_wizard_v1_0_0 /data11/home/marcuscw/Desktop/Lib/advanced_io_wizard_v1_0_0'...
      output file: '/data11/home/marcuscw/Desktop/Lib/advanced_io_wizard_v1_0_0/.cxl.verilog.advanced_io_wizard_v1_0_0.advanced_io_wizard_v1_0_0.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap advanced_io_wizard_v1_0_0 /data11/home/marcuscw/Desktop/Lib/advanced_io_wizard_v1_0_0'
      return code: '0'

Compiling verilog library 'advanced_io_wizard_v1_0_0'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work advanced_io_wizard_v1_0_0 -f /data11/home/marcuscw/Desktop/Lib/advanced_io_wizard_v1_0_0/.cxl.verilog.advanced_io_wizard_v1_0_0.advanced_io_wizard_v1_0_0.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/advanced_io_wizard_v1_0_0/.cxl.verilog.advanced_io_wizard_v1_0_0.advanced_io_wizard_v1_0_0.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work advanced_io_wizard_v1_0_0 -f /data11/home/marcuscw/Desktop/Lib/advanced_io_wizard_v1_0_0/.cxl.verilog.advanced_io_wizard_v1_0_0.advanced_io_wizard_v1_0_0.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:advanced_io_wizard_v1_0_0)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap advanced_io_wizard_v1_0_0 /data11/home/marcuscw/Desktop/Lib/advanced_io_wizard_v1_0_0 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:24:22 on Mar 11,2020
vlog -64 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -work advanced_io_wizard_v1_0_0 -f /data11/home/marcuscw/Desktop/Lib/advanced_io_wizard_v1_0_0/.cxl.verilog.advanced_io_wizard_v1_0_0.advanced_io_wizard_v1_0_0.lin64.cmf 
-- Compiling module advanced_io_wizard_v1_0_0_clk_scheme

Top level modules:
	advanced_io_wizard_v1_0_0_clk_scheme
End time: 15:24:22 on Mar 11,2020, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:advanced_io_wizard_v1_0_0)
==============================================================================

    > Searching for warnings in '.cxl.verilog.advanced_io_wizard_v1_0_0.advanced_io_wizard_v1_0_0.lin64.log'...
    > Generating report file '.cxl.verilog.advanced_io_wizard_v1_0_0.advanced_io_wizard_v1_0_0.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 11.99 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/pci32_v5_0_12'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/pci32_v5_0_12'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap pci32_v5_0_12 /data11/home/marcuscw/Desktop/Lib/pci32_v5_0_12'...
      output file: '/data11/home/marcuscw/Desktop/Lib/pci32_v5_0_12/.cxl.vhdl.pci32_v5_0_12.pci32_v5_0_12.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap pci32_v5_0_12 /data11/home/marcuscw/Desktop/Lib/pci32_v5_0_12'
      return code: '0'

Compiling vhdl library 'pci32_v5_0_12'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work pci32_v5_0_12 -f /data11/home/marcuscw/Desktop/Lib/pci32_v5_0_12/.cxl.vhdl.pci32_v5_0_12.pci32_v5_0_12.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/pci32_v5_0_12/.cxl.vhdl.pci32_v5_0_12.pci32_v5_0_12.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work pci32_v5_0_12 -f /data11/home/marcuscw/Desktop/Lib/pci32_v5_0_12/.cxl.vhdl.pci32_v5_0_12.pci32_v5_0_12.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:pci32_v5_0_12)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap pci32_v5_0_12 /data11/home/marcuscw/Desktop/Lib/pci32_v5_0_12 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:24:23 on Mar 11,2020
vcom -64 -93 -work pci32_v5_0_12 -f /data11/home/marcuscw/Desktop/Lib/pci32_v5_0_12/.cxl.vhdl.pci32_v5_0_12.pci32_v5_0_12.lin64.cmf 
-- Loading package STANDARD
End time: 15:24:23 on Mar 11,2020, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:pci32_v5_0_12)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.pci32_v5_0_12.pci32_v5_0_12.lin64.log'...
    > Generating report file '.cxl.vhdl.pci32_v5_0_12.pci32_v5_0_12.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 12.22 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/pci32_v5_0_12'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/pci32_v5_0_12'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap pci32_v5_0_12 /data11/home/marcuscw/Desktop/Lib/pci32_v5_0_12'...
      output file: '/data11/home/marcuscw/Desktop/Lib/pci32_v5_0_12/.cxl.verilog.pci32_v5_0_12.pci32_v5_0_12.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap pci32_v5_0_12 /data11/home/marcuscw/Desktop/Lib/pci32_v5_0_12'
      return code: '0'

Compiling verilog library 'pci32_v5_0_12'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work pci32_v5_0_12 -f /data11/home/marcuscw/Desktop/Lib/pci32_v5_0_12/.cxl.verilog.pci32_v5_0_12.pci32_v5_0_12.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/pci32_v5_0_12/.cxl.verilog.pci32_v5_0_12.pci32_v5_0_12.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work pci32_v5_0_12 -f /data11/home/marcuscw/Desktop/Lib/pci32_v5_0_12/.cxl.verilog.pci32_v5_0_12.pci32_v5_0_12.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:pci32_v5_0_12)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap pci32_v5_0_12 /data11/home/marcuscw/Desktop/Lib/pci32_v5_0_12 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:24:24 on Mar 11,2020
vlog -64 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -work pci32_v5_0_12 -f /data11/home/marcuscw/Desktop/Lib/pci32_v5_0_12/.cxl.verilog.pci32_v5_0_12.pci32_v5_0_12.lin64.cmf 

Top level modules:
End time: 15:24:24 on Mar 11,2020, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:pci32_v5_0_12)
==============================================================================

    > Searching for warnings in '.cxl.verilog.pci32_v5_0_12.pci32_v5_0_12.lin64.log'...
    > Generating report file '.cxl.verilog.pci32_v5_0_12.pci32_v5_0_12.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 12.44 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/ddr4_pl_v1_0_2'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/ddr4_pl_v1_0_2'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap ddr4_pl_v1_0_2 /data11/home/marcuscw/Desktop/Lib/ddr4_pl_v1_0_2'...
      output file: '/data11/home/marcuscw/Desktop/Lib/ddr4_pl_v1_0_2/.cxl.verilog.ddr4_pl_v1_0_2.ddr4_pl_v1_0_2.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap ddr4_pl_v1_0_2 /data11/home/marcuscw/Desktop/Lib/ddr4_pl_v1_0_2'
      return code: '0'

Compiling verilog library 'ddr4_pl_v1_0_2'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 -L ddr4_pl_v1_0_2 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -sv -svinputport=relaxed -work ddr4_pl_v1_0_2 -f /data11/home/marcuscw/Desktop/Lib/ddr4_pl_v1_0_2/.cxl.systemverilog.ddr4_pl_v1_0_2.ddr4_pl_v1_0_2.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/ddr4_pl_v1_0_2/.cxl.verilog.ddr4_pl_v1_0_2.ddr4_pl_v1_0_2.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 -L ddr4_pl_v1_0_2 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -sv -svinputport=relaxed -work ddr4_pl_v1_0_2 -f /data11/home/marcuscw/Desktop/Lib/ddr4_pl_v1_0_2/.cxl.systemverilog.ddr4_pl_v1_0_2.ddr4_pl_v1_0_2.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:ddr4_pl_v1_0_2)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap ddr4_pl_v1_0_2 /data11/home/marcuscw/Desktop/Lib/ddr4_pl_v1_0_2 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:24:25 on Mar 11,2020
vlog -64 -L ddr4_pl_v1_0_2 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -sv -svinputport=relaxed -work ddr4_pl_v1_0_2 -f /data11/home/marcuscw/Desktop/Lib/ddr4_pl_v1_0_2/.cxl.systemverilog.ddr4_pl_v1_0_2.ddr4_pl_v1_0_2.lin64.cmf 
-- Compiling module ddr4_pl_v1_0_2_cal
-- Compiling module ddr4_pl_v1_0_2_cal_addr_decode
-- Compiling module ddr4_pl_v1_0_2_cal_bfifo
-- Compiling module ddr4_pl_v1_0_2_cal_config_rom
-- Compiling module ddr4_pl_v1_0_2_cal_cplx
-- Compiling module ddr4_pl_v1_0_2_cal_cplx_data
-- Compiling module ddr4_pl_v1_0_2_cal_debug_microblaze
-- Compiling module ddr4_pl_v1_0_2_cal_mc_odt
-- Compiling module ddr4_pl_v1_0_2_cal_odt
-- Compiling module ddr4_pl_v1_0_2_cal_pi
-- Compiling module ddr4_pl_v1_0_2_cal_rd_en
-- Compiling module ddr4_pl_v1_0_2_cal_read
-- Compiling module ddr4_pl_v1_0_2_cal_sync
-- Compiling module ddr4_pl_v1_0_2_cal_top
-- Compiling module ddr4_pl_v1_0_2_cal_wr_bit
-- Compiling module ddr4_pl_v1_0_2_cal_wr_byte
-- Compiling module ddr4_pl_v1_0_2_cal_write
-- Compiling module ddr4_pl_v1_0_2_cal_xsdb_arbiter
-- Compiling module ddr4_pl_v1_0_2_cal_xsdb_bram
-- Compiling module ddr4_pl_v1_0_2_chipscope_xsdb_slave
-- Compiling module ddr4_pl_v1_0_2_cfg_mem_mod
-- Compiling module ddr4_pl_v1_0_2_bram_tdp
-- Compiling module ddr4_pl_v1_0_2_mc
-- Compiling module ddr4_pl_v1_0_2_mc_act_rank
-- Compiling module ddr4_pl_v1_0_2_mc_act_timer
-- Compiling module ddr4_pl_v1_0_2_mc_arb_a
-- Compiling module ddr4_pl_v1_0_2_mc_arb_c
-- Compiling module ddr4_pl_v1_0_2_mc_arb_mux_p
-- Compiling module ddr4_pl_v1_0_2_mc_arb_p
-- Compiling module ddr4_pl_v1_0_2_mc_cmd_mux_ap
-- Compiling module ddr4_pl_v1_0_2_mc_cmd_mux_c
-- Compiling module ddr4_pl_v1_0_2_mc_ctl
-- Compiling module ddr4_pl_v1_0_2_mc_ecc
-- Compiling module ddr4_pl_v1_0_2_mc_ecc_buf
-- Compiling module ddr4_pl_v1_0_2_mc_ecc_dec_fix
-- Compiling module ddr4_pl_v1_0_2_mc_ecc_fi_xor
-- Compiling module ddr4_pl_v1_0_2_mc_ecc_gen
-- Compiling module ddr4_pl_v1_0_2_mc_ecc_merge_enc
-- Compiling module ddr4_pl_v1_0_2_mc_group
-- Compiling module ddr4_pl_v1_0_2_mc_periodic
-- Compiling module ddr4_pl_v1_0_2_mc_rd_wr
-- Compiling module ddr4_pl_v1_0_2_mc_ref
-- Compiling module ddr4_pl_v1_0_2_mc_wtr
-- Compiling module ddr4_pl_v1_0_2_ui
-- Compiling module ddr4_pl_v1_0_2_ui_cmd
-- Compiling module ddr4_pl_v1_0_2_ui_rd_data
-- Compiling module ddr4_pl_v1_0_2_ui_wr_data

Top level modules:
	ddr4_pl_v1_0_2_cal_bfifo
	ddr4_pl_v1_0_2_cal_debug_microblaze
	ddr4_pl_v1_0_2_cal_odt
	ddr4_pl_v1_0_2_cal_top
	ddr4_pl_v1_0_2_mc
	ddr4_pl_v1_0_2_ui
End time: 15:24:26 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:ddr4_pl_v1_0_2)
==============================================================================

    > Searching for warnings in '.cxl.verilog.ddr4_pl_v1_0_2.ddr4_pl_v1_0_2.lin64.log'...
    > Generating report file '.cxl.verilog.ddr4_pl_v1_0_2.ddr4_pl_v1_0_2.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 12.67 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/axis_protocol_checker_v2_0_3'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/axis_protocol_checker_v2_0_3'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap axis_protocol_checker_v2_0_3 /data11/home/marcuscw/Desktop/Lib/axis_protocol_checker_v2_0_3'...
      output file: '/data11/home/marcuscw/Desktop/Lib/axis_protocol_checker_v2_0_3/.cxl.verilog.axis_protocol_checker_v2_0_3.axis_protocol_checker_v2_0_3.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap axis_protocol_checker_v2_0_3 /data11/home/marcuscw/Desktop/Lib/axis_protocol_checker_v2_0_3'
      return code: '0'

Compiling verilog library 'axis_protocol_checker_v2_0_3'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work axis_protocol_checker_v2_0_3 -f /data11/home/marcuscw/Desktop/Lib/axis_protocol_checker_v2_0_3/.cxl.verilog.axis_protocol_checker_v2_0_3.axis_protocol_checker_v2_0_3.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/axis_protocol_checker_v2_0_3/.cxl.verilog.axis_protocol_checker_v2_0_3.axis_protocol_checker_v2_0_3.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work axis_protocol_checker_v2_0_3 -f /data11/home/marcuscw/Desktop/Lib/axis_protocol_checker_v2_0_3/.cxl.verilog.axis_protocol_checker_v2_0_3.axis_protocol_checker_v2_0_3.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:axis_protocol_checker_v2_0_3)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap axis_protocol_checker_v2_0_3 /data11/home/marcuscw/Desktop/Lib/axis_protocol_checker_v2_0_3 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:24:26 on Mar 11,2020
vlog -64 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -work axis_protocol_checker_v2_0_3 -f /data11/home/marcuscw/Desktop/Lib/axis_protocol_checker_v2_0_3/.cxl.verilog.axis_protocol_checker_v2_0_3.axis_protocol_checker_v2_0_3.lin64.cmf 
-- Compiling module axis_protocol_checker_v2_0_3_asr_inline
-- Compiling module axis_protocol_checker_v2_0_3_reporter
-- Compiling module axis_protocol_checker_v2_0_3_top

Top level modules:
	axis_protocol_checker_v2_0_3_top
End time: 15:24:27 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:axis_protocol_checker_v2_0_3)
==============================================================================

    > Searching for warnings in '.cxl.verilog.axis_protocol_checker_v2_0_3.axis_protocol_checker_v2_0_3.lin64.log'...
    > Generating report file '.cxl.verilog.axis_protocol_checker_v2_0_3.axis_protocol_checker_v2_0_3.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 12.90 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/xbip_utils_v3_0_10'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/xbip_utils_v3_0_10'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap xbip_utils_v3_0_10 /data11/home/marcuscw/Desktop/Lib/xbip_utils_v3_0_10'...
      output file: '/data11/home/marcuscw/Desktop/Lib/xbip_utils_v3_0_10/.cxl.vhdl.xbip_utils_v3_0_10.xbip_utils_v3_0_10.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap xbip_utils_v3_0_10 /data11/home/marcuscw/Desktop/Lib/xbip_utils_v3_0_10'
      return code: '0'

Compiling vhdl library 'xbip_utils_v3_0_10'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work xbip_utils_v3_0_10 -f /data11/home/marcuscw/Desktop/Lib/xbip_utils_v3_0_10/.cxl.vhdl.xbip_utils_v3_0_10.xbip_utils_v3_0_10.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/xbip_utils_v3_0_10/.cxl.vhdl.xbip_utils_v3_0_10.xbip_utils_v3_0_10.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work xbip_utils_v3_0_10 -f /data11/home/marcuscw/Desktop/Lib/xbip_utils_v3_0_10/.cxl.vhdl.xbip_utils_v3_0_10.xbip_utils_v3_0_10.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:xbip_utils_v3_0_10)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap xbip_utils_v3_0_10 /data11/home/marcuscw/Desktop/Lib/xbip_utils_v3_0_10 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:24:27 on Mar 11,2020
vcom -64 -93 -work xbip_utils_v3_0_10 -f /data11/home/marcuscw/Desktop/Lib/xbip_utils_v3_0_10/.cxl.vhdl.xbip_utils_v3_0_10.xbip_utils_v3_0_10.lin64.cmf 
-- Loading package STANDARD
End time: 15:24:28 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:xbip_utils_v3_0_10)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.xbip_utils_v3_0_10.xbip_utils_v3_0_10.lin64.log'...
    > Generating report file '.cxl.vhdl.xbip_utils_v3_0_10.xbip_utils_v3_0_10.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 13.12 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/util_reduced_logic_v2_0_4'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/util_reduced_logic_v2_0_4'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap util_reduced_logic_v2_0_4 /data11/home/marcuscw/Desktop/Lib/util_reduced_logic_v2_0_4'...
      output file: '/data11/home/marcuscw/Desktop/Lib/util_reduced_logic_v2_0_4/.cxl.verilog.util_reduced_logic_v2_0_4.util_reduced_logic_v2_0_4.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap util_reduced_logic_v2_0_4 /data11/home/marcuscw/Desktop/Lib/util_reduced_logic_v2_0_4'
      return code: '0'

Compiling verilog library 'util_reduced_logic_v2_0_4'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work util_reduced_logic_v2_0_4 -f /data11/home/marcuscw/Desktop/Lib/util_reduced_logic_v2_0_4/.cxl.verilog.util_reduced_logic_v2_0_4.util_reduced_logic_v2_0_4.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/util_reduced_logic_v2_0_4/.cxl.verilog.util_reduced_logic_v2_0_4.util_reduced_logic_v2_0_4.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work util_reduced_logic_v2_0_4 -f /data11/home/marcuscw/Desktop/Lib/util_reduced_logic_v2_0_4/.cxl.verilog.util_reduced_logic_v2_0_4.util_reduced_logic_v2_0_4.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:util_reduced_logic_v2_0_4)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap util_reduced_logic_v2_0_4 /data11/home/marcuscw/Desktop/Lib/util_reduced_logic_v2_0_4 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:24:28 on Mar 11,2020
vlog -64 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -work util_reduced_logic_v2_0_4 -f /data11/home/marcuscw/Desktop/Lib/util_reduced_logic_v2_0_4/.cxl.verilog.util_reduced_logic_v2_0_4.util_reduced_logic_v2_0_4.lin64.cmf 
-- Compiling module util_reduced_logic_v2_0_4_util_reduced_logic

Top level modules:
	util_reduced_logic_v2_0_4_util_reduced_logic
End time: 15:24:29 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:util_reduced_logic_v2_0_4)
==============================================================================

    > Searching for warnings in '.cxl.verilog.util_reduced_logic_v2_0_4.util_reduced_logic_v2_0_4.lin64.log'...
    > Generating report file '.cxl.verilog.util_reduced_logic_v2_0_4.util_reduced_logic_v2_0_4.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 13.35 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/v_vid_in_axi4s_v4_0_9'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/v_vid_in_axi4s_v4_0_9'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap v_vid_in_axi4s_v4_0_9 /data11/home/marcuscw/Desktop/Lib/v_vid_in_axi4s_v4_0_9'...
      output file: '/data11/home/marcuscw/Desktop/Lib/v_vid_in_axi4s_v4_0_9/.cxl.verilog.v_vid_in_axi4s_v4_0_9.v_vid_in_axi4s_v4_0_9.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap v_vid_in_axi4s_v4_0_9 /data11/home/marcuscw/Desktop/Lib/v_vid_in_axi4s_v4_0_9'
      return code: '0'

Compiling verilog library 'v_vid_in_axi4s_v4_0_9'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work v_vid_in_axi4s_v4_0_9 -f /data11/home/marcuscw/Desktop/Lib/v_vid_in_axi4s_v4_0_9/.cxl.verilog.v_vid_in_axi4s_v4_0_9.v_vid_in_axi4s_v4_0_9.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/v_vid_in_axi4s_v4_0_9/.cxl.verilog.v_vid_in_axi4s_v4_0_9.v_vid_in_axi4s_v4_0_9.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work v_vid_in_axi4s_v4_0_9 -f /data11/home/marcuscw/Desktop/Lib/v_vid_in_axi4s_v4_0_9/.cxl.verilog.v_vid_in_axi4s_v4_0_9.v_vid_in_axi4s_v4_0_9.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:v_vid_in_axi4s_v4_0_9)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap v_vid_in_axi4s_v4_0_9 /data11/home/marcuscw/Desktop/Lib/v_vid_in_axi4s_v4_0_9 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:24:29 on Mar 11,2020
vlog -64 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -work v_vid_in_axi4s_v4_0_9 -f /data11/home/marcuscw/Desktop/Lib/v_vid_in_axi4s_v4_0_9/.cxl.verilog.v_vid_in_axi4s_v4_0_9.v_vid_in_axi4s_v4_0_9.lin64.cmf 
-- Compiling module v_vid_in_axi4s_v4_0_9_fifo_async
-- Compiling module v_vid_in_axi4s_v4_0_9_fifo_sync
-- Compiling module v_vid_in_axi4s_v4_0_9_cdc_single
-- Compiling module v_vid_in_axi4s_v4_0_9_coupler
-- Compiling module v_vid_in_axi4s_v4_0_9_formatter
-- Compiling module v_vid_in_axi4s_v4_0_9_drop
-- Compiling module v_vid_in_axi4s_v4_0_9_remap
-- Compiling module v_vid_in_axi4s_v4_0_9

Top level modules:
	v_vid_in_axi4s_v4_0_9
End time: 15:24:30 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:v_vid_in_axi4s_v4_0_9)
==============================================================================

    > Searching for warnings in '.cxl.verilog.v_vid_in_axi4s_v4_0_9.v_vid_in_axi4s_v4_0_9.lin64.log'...
    > Generating report file '.cxl.verilog.v_vid_in_axi4s_v4_0_9.v_vid_in_axi4s_v4_0_9.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 13.57 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/mammoth_transcode_v1_0_0'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/mammoth_transcode_v1_0_0'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap mammoth_transcode_v1_0_0 /data11/home/marcuscw/Desktop/Lib/mammoth_transcode_v1_0_0'...
      output file: '/data11/home/marcuscw/Desktop/Lib/mammoth_transcode_v1_0_0/.cxl.verilog.mammoth_transcode_v1_0_0.mammoth_transcode_v1_0_0.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap mammoth_transcode_v1_0_0 /data11/home/marcuscw/Desktop/Lib/mammoth_transcode_v1_0_0'
      return code: '0'

Compiling verilog library 'mammoth_transcode_v1_0_0'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work mammoth_transcode_v1_0_0 -f /data11/home/marcuscw/Desktop/Lib/mammoth_transcode_v1_0_0/.cxl.verilog.mammoth_transcode_v1_0_0.mammoth_transcode_v1_0_0.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/mammoth_transcode_v1_0_0/.cxl.verilog.mammoth_transcode_v1_0_0.mammoth_transcode_v1_0_0.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work mammoth_transcode_v1_0_0 -f /data11/home/marcuscw/Desktop/Lib/mammoth_transcode_v1_0_0/.cxl.verilog.mammoth_transcode_v1_0_0.mammoth_transcode_v1_0_0.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:mammoth_transcode_v1_0_0)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap mammoth_transcode_v1_0_0 /data11/home/marcuscw/Desktop/Lib/mammoth_transcode_v1_0_0 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:24:30 on Mar 11,2020
vlog -64 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -work mammoth_transcode_v1_0_0 -f /data11/home/marcuscw/Desktop/Lib/mammoth_transcode_v1_0_0/.cxl.verilog.mammoth_transcode_v1_0_0.mammoth_transcode_v1_0_0.lin64.cmf 

Top level modules:
End time: 15:24:31 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:mammoth_transcode_v1_0_0)
==============================================================================

    > Searching for warnings in '.cxl.verilog.mammoth_transcode_v1_0_0.mammoth_transcode_v1_0_0.lin64.log'...
    > Generating report file '.cxl.verilog.mammoth_transcode_v1_0_0.mammoth_transcode_v1_0_0.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 13.80 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/v_hdmi_rx_v3_0_0'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/v_hdmi_rx_v3_0_0'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap v_hdmi_rx_v3_0_0 /data11/home/marcuscw/Desktop/Lib/v_hdmi_rx_v3_0_0'...
      output file: '/data11/home/marcuscw/Desktop/Lib/v_hdmi_rx_v3_0_0/.cxl.verilog.v_hdmi_rx_v3_0_0.v_hdmi_rx_v3_0_0.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap v_hdmi_rx_v3_0_0 /data11/home/marcuscw/Desktop/Lib/v_hdmi_rx_v3_0_0'
      return code: '0'

Compiling verilog library 'v_hdmi_rx_v3_0_0'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 -L v_hdmi_rx_v3_0_0 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -sv -svinputport=relaxed -work v_hdmi_rx_v3_0_0 -f /data11/home/marcuscw/Desktop/Lib/v_hdmi_rx_v3_0_0/.cxl.systemverilog.v_hdmi_rx_v3_0_0.v_hdmi_rx_v3_0_0.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/v_hdmi_rx_v3_0_0/.cxl.verilog.v_hdmi_rx_v3_0_0.v_hdmi_rx_v3_0_0.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 -L v_hdmi_rx_v3_0_0 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -sv -svinputport=relaxed -work v_hdmi_rx_v3_0_0 -f /data11/home/marcuscw/Desktop/Lib/v_hdmi_rx_v3_0_0/.cxl.systemverilog.v_hdmi_rx_v3_0_0.v_hdmi_rx_v3_0_0.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:v_hdmi_rx_v3_0_0)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap v_hdmi_rx_v3_0_0 /data11/home/marcuscw/Desktop/Lib/v_hdmi_rx_v3_0_0 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:24:32 on Mar 11,2020
vlog -64 -L v_hdmi_rx_v3_0_0 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -sv -svinputport=relaxed -work v_hdmi_rx_v3_0_0 -f /data11/home/marcuscw/Desktop/Lib/v_hdmi_rx_v3_0_0/.cxl.systemverilog.v_hdmi_rx_v3_0_0.v_hdmi_rx_v3_0_0.lin64.cmf 
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(13274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.

Top level modules:
End time: 15:24:33 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 427

END_COMPILATION_MESSAGES(questasim:verilog:v_hdmi_rx_v3_0_0)
==============================================================================

    > Searching for warnings in '.cxl.verilog.v_hdmi_rx_v3_0_0.v_hdmi_rx_v3_0_0.lin64.log'...
    > Generating report file '.cxl.verilog.v_hdmi_rx_v3_0_0.v_hdmi_rx_v3_0_0.lin64.rpt'...

compile_simlib: 0 error(s), 427 warning(s), 14.03 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/axi_infrastructure_v1_1_0'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/axi_infrastructure_v1_1_0'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap axi_infrastructure_v1_1_0 /data11/home/marcuscw/Desktop/Lib/axi_infrastructure_v1_1_0'...
      output file: '/data11/home/marcuscw/Desktop/Lib/axi_infrastructure_v1_1_0/.cxl.verilog.axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap axi_infrastructure_v1_1_0 /data11/home/marcuscw/Desktop/Lib/axi_infrastructure_v1_1_0'
      return code: '0'

Compiling verilog library 'axi_infrastructure_v1_1_0'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work axi_infrastructure_v1_1_0 -f /data11/home/marcuscw/Desktop/Lib/axi_infrastructure_v1_1_0/.cxl.verilog.axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/axi_infrastructure_v1_1_0/.cxl.verilog.axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work axi_infrastructure_v1_1_0 -f /data11/home/marcuscw/Desktop/Lib/axi_infrastructure_v1_1_0/.cxl.verilog.axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:axi_infrastructure_v1_1_0)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap axi_infrastructure_v1_1_0 /data11/home/marcuscw/Desktop/Lib/axi_infrastructure_v1_1_0 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:24:34 on Mar 11,2020
vlog -64 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -work axi_infrastructure_v1_1_0 -f /data11/home/marcuscw/Desktop/Lib/axi_infrastructure_v1_1_0/.cxl.verilog.axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0.lin64.cmf 
-- Compiling module axi_infrastructure_v1_1_0_axi2vector
-- Compiling module axi_infrastructure_v1_1_0_axic_srl_fifo
-- Compiling module axi_infrastructure_v1_1_0_vector2axi

Top level modules:
	axi_infrastructure_v1_1_0_axi2vector
	axi_infrastructure_v1_1_0_axic_srl_fifo
	axi_infrastructure_v1_1_0_vector2axi
End time: 15:24:34 on Mar 11,2020, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:axi_infrastructure_v1_1_0)
==============================================================================

    > Searching for warnings in '.cxl.verilog.axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0.lin64.log'...
    > Generating report file '.cxl.verilog.axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 14.25 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/sim_trig_top_v1_0'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/sim_trig_top_v1_0'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap sim_trig_top_v1_0 /data11/home/marcuscw/Desktop/Lib/sim_trig_top_v1_0'...
      output file: '/data11/home/marcuscw/Desktop/Lib/sim_trig_top_v1_0/.cxl.verilog.sim_trig_top_v1_0.sim_trig_top_v1_0.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap sim_trig_top_v1_0 /data11/home/marcuscw/Desktop/Lib/sim_trig_top_v1_0'
      return code: '0'

Compiling verilog library 'sim_trig_top_v1_0'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 -L sim_trig_top_v1_0 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -sv -svinputport=relaxed -work sim_trig_top_v1_0 -f /data11/home/marcuscw/Desktop/Lib/sim_trig_top_v1_0/.cxl.systemverilog.sim_trig_top_v1_0.sim_trig_top_v1_0.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/sim_trig_top_v1_0/.cxl.verilog.sim_trig_top_v1_0.sim_trig_top_v1_0.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 -L sim_trig_top_v1_0 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -sv -svinputport=relaxed -work sim_trig_top_v1_0 -f /data11/home/marcuscw/Desktop/Lib/sim_trig_top_v1_0/.cxl.systemverilog.sim_trig_top_v1_0.sim_trig_top_v1_0.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:sim_trig_top_v1_0)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap sim_trig_top_v1_0 /data11/home/marcuscw/Desktop/Lib/sim_trig_top_v1_0 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:24:35 on Mar 11,2020
vlog -64 -L sim_trig_top_v1_0 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -sv -svinputport=relaxed -work sim_trig_top_v1_0 -f /data11/home/marcuscw/Desktop/Lib/sim_trig_top_v1_0/.cxl.systemverilog.sim_trig_top_v1_0.sim_trig_top_v1_0.lin64.cmf 

Top level modules:
End time: 15:24:36 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:sim_trig_top_v1_0)
==============================================================================

    > Searching for warnings in '.cxl.verilog.sim_trig_top_v1_0.sim_trig_top_v1_0.lin64.log'...
    > Generating report file '.cxl.verilog.sim_trig_top_v1_0.sim_trig_top_v1_0.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 14.48 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/blk_mem_gen_v8_4_3'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/blk_mem_gen_v8_4_3'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap blk_mem_gen_v8_4_3 /data11/home/marcuscw/Desktop/Lib/blk_mem_gen_v8_4_3'...
      output file: '/data11/home/marcuscw/Desktop/Lib/blk_mem_gen_v8_4_3/.cxl.verilog.blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap blk_mem_gen_v8_4_3 /data11/home/marcuscw/Desktop/Lib/blk_mem_gen_v8_4_3'
      return code: '0'

Compiling verilog library 'blk_mem_gen_v8_4_3'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work blk_mem_gen_v8_4_3 -f /data11/home/marcuscw/Desktop/Lib/blk_mem_gen_v8_4_3/.cxl.verilog.blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/blk_mem_gen_v8_4_3/.cxl.verilog.blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work blk_mem_gen_v8_4_3 -f /data11/home/marcuscw/Desktop/Lib/blk_mem_gen_v8_4_3/.cxl.verilog.blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:blk_mem_gen_v8_4_3)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap blk_mem_gen_v8_4_3 /data11/home/marcuscw/Desktop/Lib/blk_mem_gen_v8_4_3 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:24:36 on Mar 11,2020
vlog -64 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -work blk_mem_gen_v8_4_3 -f /data11/home/marcuscw/Desktop/Lib/blk_mem_gen_v8_4_3/.cxl.verilog.blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3.lin64.cmf 
-- Compiling module STATE_LOGIC_v8_4
-- Compiling module beh_vlog_muxf7_v8_4
-- Compiling module beh_vlog_ff_clr_v8_4
-- Compiling module beh_vlog_ff_pre_v8_4
-- Compiling module beh_vlog_ff_ce_clr_v8_4
-- Compiling module write_netlist_v8_4
-- Compiling module read_netlist_v8_4
-- Compiling module blk_mem_axi_write_wrapper_beh_v8_4
-- Compiling module blk_mem_axi_read_wrapper_beh_v8_4
-- Compiling module blk_mem_axi_regs_fwd_v8_4
-- Compiling module blk_mem_gen_v8_4_3_output_stage
-- Compiling module blk_mem_gen_v8_4_3_softecc_output_reg_stage
-- Compiling module blk_mem_gen_v8_4_3_mem_module
-- Compiling module blk_mem_gen_v8_4_3

Top level modules:
	blk_mem_gen_v8_4_3
End time: 15:24:37 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:blk_mem_gen_v8_4_3)
==============================================================================

    > Searching for warnings in '.cxl.verilog.blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3.lin64.log'...
    > Generating report file '.cxl.verilog.blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 14.71 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/fifo_generator_v13_0_6'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/fifo_generator_v13_0_6'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap fifo_generator_v13_0_6 /data11/home/marcuscw/Desktop/Lib/fifo_generator_v13_0_6'...
      output file: '/data11/home/marcuscw/Desktop/Lib/fifo_generator_v13_0_6/.cxl.vhdl.fifo_generator_v13_0_6.fifo_generator_v13_0_6.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap fifo_generator_v13_0_6 /data11/home/marcuscw/Desktop/Lib/fifo_generator_v13_0_6'
      return code: '0'

Compiling vhdl library 'fifo_generator_v13_0_6'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work fifo_generator_v13_0_6 -f /data11/home/marcuscw/Desktop/Lib/fifo_generator_v13_0_6/.cxl.vhdl.fifo_generator_v13_0_6.fifo_generator_v13_0_6.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/fifo_generator_v13_0_6/.cxl.vhdl.fifo_generator_v13_0_6.fifo_generator_v13_0_6.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work fifo_generator_v13_0_6 -f /data11/home/marcuscw/Desktop/Lib/fifo_generator_v13_0_6/.cxl.vhdl.fifo_generator_v13_0_6.fifo_generator_v13_0_6.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:fifo_generator_v13_0_6)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap fifo_generator_v13_0_6 /data11/home/marcuscw/Desktop/Lib/fifo_generator_v13_0_6 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:24:38 on Mar 11,2020
vcom -64 -93 -work fifo_generator_v13_0_6 -f /data11/home/marcuscw/Desktop/Lib/fifo_generator_v13_0_6/.cxl.vhdl.fifo_generator_v13_0_6.fifo_generator_v13_0_6.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity fifo_generator_v13_0_6_bhv_as
-- Compiling architecture behavioral of fifo_generator_v13_0_6_bhv_as
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Compiling entity fifo_generator_v13_0_6_bhv_ss
-- Compiling architecture behavioral of fifo_generator_v13_0_6_bhv_ss
-- Compiling entity fifo_generator_v13_0_6_bhv_preload0
-- Compiling architecture behavioral of fifo_generator_v13_0_6_bhv_preload0
-- Loading entity fifo_generator_v13_0_6_bhv_as
-- Loading entity fifo_generator_v13_0_6_bhv_ss
-- Compiling entity fifo_generator_v13_0_6_conv
-- Compiling architecture behavioral of fifo_generator_v13_0_6_conv
-- Compiling entity fifo_generator_v13_0_6_axic_reg_slice
-- Compiling architecture xilinx of fifo_generator_v13_0_6_axic_reg_slice
-- Loading entity fifo_generator_v13_0_6_conv
-- Compiling entity fifo_generator_vhdl_beh
-- Compiling architecture behavioral of fifo_generator_vhdl_beh
End time: 15:24:39 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:fifo_generator_v13_0_6)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.fifo_generator_v13_0_6.fifo_generator_v13_0_6.lin64.log'...
    > Generating report file '.cxl.vhdl.fifo_generator_v13_0_6.fifo_generator_v13_0_6.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 14.93 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/noc_nidb_v1_0_0'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/noc_nidb_v1_0_0'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap noc_nidb_v1_0_0 /data11/home/marcuscw/Desktop/Lib/noc_nidb_v1_0_0'...
      output file: '/data11/home/marcuscw/Desktop/Lib/noc_nidb_v1_0_0/.cxl.verilog.noc_nidb_v1_0_0.noc_nidb_v1_0_0.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap noc_nidb_v1_0_0 /data11/home/marcuscw/Desktop/Lib/noc_nidb_v1_0_0'
      return code: '0'

Compiling verilog library 'noc_nidb_v1_0_0'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 -L noc_nidb_v1_0_0 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -sv -svinputport=relaxed -work noc_nidb_v1_0_0 -f /data11/home/marcuscw/Desktop/Lib/noc_nidb_v1_0_0/.cxl.systemverilog.noc_nidb_v1_0_0.noc_nidb_v1_0_0.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/noc_nidb_v1_0_0/.cxl.verilog.noc_nidb_v1_0_0.noc_nidb_v1_0_0.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 -L noc_nidb_v1_0_0 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -sv -svinputport=relaxed -work noc_nidb_v1_0_0 -f /data11/home/marcuscw/Desktop/Lib/noc_nidb_v1_0_0/.cxl.systemverilog.noc_nidb_v1_0_0.noc_nidb_v1_0_0.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:noc_nidb_v1_0_0)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap noc_nidb_v1_0_0 /data11/home/marcuscw/Desktop/Lib/noc_nidb_v1_0_0 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:24:40 on Mar 11,2020
vlog -64 -L noc_nidb_v1_0_0 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -sv -svinputport=relaxed -work noc_nidb_v1_0_0 -f /data11/home/marcuscw/Desktop/Lib/noc_nidb_v1_0_0/.cxl.systemverilog.noc_nidb_v1_0_0.noc_nidb_v1_0_0.lin64.cmf 
-- Compiling module noc_nidb_v1_0_0
-- Compiling interface noc_npp_if
-- Compiling package noc_nidb_v1_0_vl_rfs_sv_unit
-- Compiling module nidb_bfm

Top level modules:
	noc_nidb_v1_0_0
End time: 15:24:40 on Mar 11,2020, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:noc_nidb_v1_0_0)
==============================================================================

    > Searching for warnings in '.cxl.verilog.noc_nidb_v1_0_0.noc_nidb_v1_0_0.lin64.log'...
    > Generating report file '.cxl.verilog.noc_nidb_v1_0_0.noc_nidb_v1_0_0.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 15.16 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/pci64_v5_0_11'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/pci64_v5_0_11'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap pci64_v5_0_11 /data11/home/marcuscw/Desktop/Lib/pci64_v5_0_11'...
      output file: '/data11/home/marcuscw/Desktop/Lib/pci64_v5_0_11/.cxl.vhdl.pci64_v5_0_11.pci64_v5_0_11.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap pci64_v5_0_11 /data11/home/marcuscw/Desktop/Lib/pci64_v5_0_11'
      return code: '0'

Compiling vhdl library 'pci64_v5_0_11'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work pci64_v5_0_11 -f /data11/home/marcuscw/Desktop/Lib/pci64_v5_0_11/.cxl.vhdl.pci64_v5_0_11.pci64_v5_0_11.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/pci64_v5_0_11/.cxl.vhdl.pci64_v5_0_11.pci64_v5_0_11.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work pci64_v5_0_11 -f /data11/home/marcuscw/Desktop/Lib/pci64_v5_0_11/.cxl.vhdl.pci64_v5_0_11.pci64_v5_0_11.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:pci64_v5_0_11)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap pci64_v5_0_11 /data11/home/marcuscw/Desktop/Lib/pci64_v5_0_11 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:24:41 on Mar 11,2020
vcom -64 -93 -work pci64_v5_0_11 -f /data11/home/marcuscw/Desktop/Lib/pci64_v5_0_11/.cxl.vhdl.pci64_v5_0_11.pci64_v5_0_11.lin64.cmf 
-- Loading package STANDARD
End time: 15:24:42 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:pci64_v5_0_11)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.pci64_v5_0_11.pci64_v5_0_11.lin64.log'...
    > Generating report file '.cxl.vhdl.pci64_v5_0_11.pci64_v5_0_11.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 15.38 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/pci64_v5_0_11'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/pci64_v5_0_11'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap pci64_v5_0_11 /data11/home/marcuscw/Desktop/Lib/pci64_v5_0_11'...
      output file: '/data11/home/marcuscw/Desktop/Lib/pci64_v5_0_11/.cxl.verilog.pci64_v5_0_11.pci64_v5_0_11.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap pci64_v5_0_11 /data11/home/marcuscw/Desktop/Lib/pci64_v5_0_11'
      return code: '0'

Compiling verilog library 'pci64_v5_0_11'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work pci64_v5_0_11 -f /data11/home/marcuscw/Desktop/Lib/pci64_v5_0_11/.cxl.verilog.pci64_v5_0_11.pci64_v5_0_11.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/pci64_v5_0_11/.cxl.verilog.pci64_v5_0_11.pci64_v5_0_11.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work pci64_v5_0_11 -f /data11/home/marcuscw/Desktop/Lib/pci64_v5_0_11/.cxl.verilog.pci64_v5_0_11.pci64_v5_0_11.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:pci64_v5_0_11)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap pci64_v5_0_11 /data11/home/marcuscw/Desktop/Lib/pci64_v5_0_11 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:24:42 on Mar 11,2020
vlog -64 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -work pci64_v5_0_11 -f /data11/home/marcuscw/Desktop/Lib/pci64_v5_0_11/.cxl.verilog.pci64_v5_0_11.pci64_v5_0_11.lin64.cmf 

Top level modules:
End time: 15:24:43 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:pci64_v5_0_11)
==============================================================================

    > Searching for warnings in '.cxl.verilog.pci64_v5_0_11.pci64_v5_0_11.lin64.log'...
    > Generating report file '.cxl.verilog.pci64_v5_0_11.pci64_v5_0_11.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 15.61 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/vid_phy_controller_v2_1_5'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/vid_phy_controller_v2_1_5'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap vid_phy_controller_v2_1_5 /data11/home/marcuscw/Desktop/Lib/vid_phy_controller_v2_1_5'...
      output file: '/data11/home/marcuscw/Desktop/Lib/vid_phy_controller_v2_1_5/.cxl.vhdl.vid_phy_controller_v2_1_5.vid_phy_controller_v2_1_5.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap vid_phy_controller_v2_1_5 /data11/home/marcuscw/Desktop/Lib/vid_phy_controller_v2_1_5'
      return code: '0'

Compiling vhdl library 'vid_phy_controller_v2_1_5'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work vid_phy_controller_v2_1_5 -f /data11/home/marcuscw/Desktop/Lib/vid_phy_controller_v2_1_5/.cxl.vhdl.vid_phy_controller_v2_1_5.vid_phy_controller_v2_1_5.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/vid_phy_controller_v2_1_5/.cxl.vhdl.vid_phy_controller_v2_1_5.vid_phy_controller_v2_1_5.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work vid_phy_controller_v2_1_5 -f /data11/home/marcuscw/Desktop/Lib/vid_phy_controller_v2_1_5/.cxl.vhdl.vid_phy_controller_v2_1_5.vid_phy_controller_v2_1_5.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:vid_phy_controller_v2_1_5)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap vid_phy_controller_v2_1_5 /data11/home/marcuscw/Desktop/Lib/vid_phy_controller_v2_1_5 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:24:43 on Mar 11,2020
vcom -64 -93 -work vid_phy_controller_v2_1_5 -f /data11/home/marcuscw/Desktop/Lib/vid_phy_controller_v2_1_5/.cxl.vhdl.vid_phy_controller_v2_1_5.vid_phy_controller_v2_1_5.lin64.cmf 
-- Loading package STANDARD
-- Compiling entity bs_flex
-- Compiling architecture behavior of bs_flex
-- Compiling entity control
-- Compiling architecture behavior of control
-- Compiling entity rotwdt
-- Compiling architecture behavior of rotwdt
-- Compiling entity nidru_20_wrapper
-- Compiling architecture Behavioral of nidru_20_wrapper
End time: 15:24:44 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:vid_phy_controller_v2_1_5)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.vid_phy_controller_v2_1_5.vid_phy_controller_v2_1_5.lin64.log'...
    > Generating report file '.cxl.vhdl.vid_phy_controller_v2_1_5.vid_phy_controller_v2_1_5.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 15.84 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/vid_phy_controller_v2_1_5'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/vid_phy_controller_v2_1_5'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap vid_phy_controller_v2_1_5 /data11/home/marcuscw/Desktop/Lib/vid_phy_controller_v2_1_5'...
      output file: '/data11/home/marcuscw/Desktop/Lib/vid_phy_controller_v2_1_5/.cxl.verilog.vid_phy_controller_v2_1_5.vid_phy_controller_v2_1_5.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap vid_phy_controller_v2_1_5 /data11/home/marcuscw/Desktop/Lib/vid_phy_controller_v2_1_5'
      return code: '0'

Compiling verilog library 'vid_phy_controller_v2_1_5'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 -L vid_phy_controller_v2_1_5 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work vid_phy_controller_v2_1_5 -f /data11/home/marcuscw/Desktop/Lib/vid_phy_controller_v2_1_5/.cxl.verilog.vid_phy_controller_v2_1_5.vid_phy_controller_v2_1_5.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/vid_phy_controller_v2_1_5/.cxl.verilog.vid_phy_controller_v2_1_5.vid_phy_controller_v2_1_5.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 -L vid_phy_controller_v2_1_5 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work vid_phy_controller_v2_1_5 -f /data11/home/marcuscw/Desktop/Lib/vid_phy_controller_v2_1_5/.cxl.verilog.vid_phy_controller_v2_1_5.vid_phy_controller_v2_1_5.lin64.cmf'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 -L vid_phy_controller_v2_1_5 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -sv -svinputport=relaxed -work vid_phy_controller_v2_1_5 -f /data11/home/marcuscw/Desktop/Lib/vid_phy_controller_v2_1_5/.cxl.systemverilog.vid_phy_controller_v2_1_5.vid_phy_controller_v2_1_5.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/vid_phy_controller_v2_1_5/.cxl.verilog.vid_phy_controller_v2_1_5.vid_phy_controller_v2_1_5.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 -L vid_phy_controller_v2_1_5 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -sv -svinputport=relaxed -work vid_phy_controller_v2_1_5 -f /data11/home/marcuscw/Desktop/Lib/vid_phy_controller_v2_1_5/.cxl.systemverilog.vid_phy_controller_v2_1_5.vid_phy_controller_v2_1_5.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:vid_phy_controller_v2_1_5)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap vid_phy_controller_v2_1_5 /data11/home/marcuscw/Desktop/Lib/vid_phy_controller_v2_1_5 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:24:44 on Mar 11,2020
vlog -64 -L vid_phy_controller_v2_1_5 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -work vid_phy_controller_v2_1_5 -f /data11/home/marcuscw/Desktop/Lib/vid_phy_controller_v2_1_5/.cxl.verilog.vid_phy_controller_v2_1_5.vid_phy_controller_v2_1_5.lin64.cmf 
-- Compiling module vid_phy_controller_v2_1_5_sync_block
-- Compiling module vid_phy_controller_v2_1_5_sync_pulse
-- Compiling module vid_phy_controller_v2_1_5_cpll_railing
-- Compiling module vid_phy_controller_v2_1_5_axi4lite
-- Compiling module vid_phy_controller_v2_1_5_drp_control
-- Compiling module vid_phy_controller_v2_1_5_drp_control_8series
-- Compiling module vid_phy_controller_v2_1_5_drp_control_hdmi
-- Compiling module vid_phy_controller_v2_1_5_interrupts
-- Compiling module vid_phy_controller_v2_1_5_gtp_common

Top level modules:
	vid_phy_controller_v2_1_5_sync_block
	vid_phy_controller_v2_1_5_sync_pulse
	vid_phy_controller_v2_1_5_cpll_railing
	vid_phy_controller_v2_1_5_axi4lite
	vid_phy_controller_v2_1_5_drp_control
	vid_phy_controller_v2_1_5_drp_control_8series
	vid_phy_controller_v2_1_5_drp_control_hdmi
	vid_phy_controller_v2_1_5_gtp_common
End time: 15:24:45 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:24:45 on Mar 11,2020
vlog -64 -L vid_phy_controller_v2_1_5 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -sv -svinputport=relaxed -work vid_phy_controller_v2_1_5 -f /data11/home/marcuscw/Desktop/Lib/vid_phy_controller_v2_1_5/.cxl.systemverilog.vid_phy_controller_v2_1_5.vid_phy_controller_v2_1_5.lin64.cmf 
-- Compiling module vid_phy_controller_v2_1_5_lib_rst_v1_0
-- Compiling module vid_phy_controller_v2_1_5_lib_sync_v1_0
-- Compiling module vid_phy_controller_v2_1_5_lib_cap_v1_0
-- Compiling module vid_phy_controller_v2_1_5_lib_edge_v1_0
-- Compiling module vid_phy_controller_v2_1_5_lib_cda_gray_v1_0
-- Compiling module vid_phy_controller_v2_1_5_lib_fifo_sc_v1_0
-- Compiling module vid_phy_controller_v2_1_5_lib_fifo_dc_v1_0
-- Compiling module vid_phy_controller_v2_1_5_lib_div_v1_0
-- Compiling module vid_phy_controller_v2_1_5_datawidth_conv
-- Compiling module vid_phy_controller_v2_1_5_dru

Top level modules:
	vid_phy_controller_v2_1_5_lib_sync_v1_0
	vid_phy_controller_v2_1_5_lib_cap_v1_0
	vid_phy_controller_v2_1_5_lib_edge_v1_0
	vid_phy_controller_v2_1_5_lib_fifo_sc_v1_0
	vid_phy_controller_v2_1_5_lib_div_v1_0
	vid_phy_controller_v2_1_5_datawidth_conv
	vid_phy_controller_v2_1_5_dru
End time: 15:24:45 on Mar 11,2020, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:vid_phy_controller_v2_1_5)
==============================================================================

    > Searching for warnings in '.cxl.verilog.vid_phy_controller_v2_1_5.vid_phy_controller_v2_1_5.lin64.log'...
    > Generating report file '.cxl.verilog.vid_phy_controller_v2_1_5.vid_phy_controller_v2_1_5.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 16.06 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/ta_dma_v1_0_3'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/ta_dma_v1_0_3'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap ta_dma_v1_0_3 /data11/home/marcuscw/Desktop/Lib/ta_dma_v1_0_3'...
      output file: '/data11/home/marcuscw/Desktop/Lib/ta_dma_v1_0_3/.cxl.verilog.ta_dma_v1_0_3.ta_dma_v1_0_3.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap ta_dma_v1_0_3 /data11/home/marcuscw/Desktop/Lib/ta_dma_v1_0_3'
      return code: '0'

Compiling verilog library 'ta_dma_v1_0_3'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 -L ta_dma_v1_0_3 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -sv -svinputport=relaxed -work ta_dma_v1_0_3 -f /data11/home/marcuscw/Desktop/Lib/ta_dma_v1_0_3/.cxl.systemverilog.ta_dma_v1_0_3.ta_dma_v1_0_3.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/ta_dma_v1_0_3/.cxl.verilog.ta_dma_v1_0_3.ta_dma_v1_0_3.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 -L ta_dma_v1_0_3 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -sv -svinputport=relaxed -work ta_dma_v1_0_3 -f /data11/home/marcuscw/Desktop/Lib/ta_dma_v1_0_3/.cxl.systemverilog.ta_dma_v1_0_3.ta_dma_v1_0_3.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:ta_dma_v1_0_3)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap ta_dma_v1_0_3 /data11/home/marcuscw/Desktop/Lib/ta_dma_v1_0_3 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:24:46 on Mar 11,2020
vlog -64 -L ta_dma_v1_0_3 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -sv -svinputport=relaxed -work ta_dma_v1_0_3 -f /data11/home/marcuscw/Desktop/Lib/ta_dma_v1_0_3/.cxl.systemverilog.ta_dma_v1_0_3.ta_dma_v1_0_3.lin64.cmf 
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/ta_dma_v1_0/hdl/ta_dma_v1_0_rfs.sv(64): (vlog-2263) Redefinition of macro: <protected>.

Top level modules:
End time: 15:24:47 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(questasim:verilog:ta_dma_v1_0_3)
==============================================================================

    > Searching for warnings in '.cxl.verilog.ta_dma_v1_0_3.ta_dma_v1_0_3.lin64.log'...
    > Generating report file '.cxl.verilog.ta_dma_v1_0_3.ta_dma_v1_0_3.lin64.rpt'...

compile_simlib: 0 error(s), 1 warning(s), 16.29 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/v_vscaler_v1_0_13'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/v_vscaler_v1_0_13'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap v_vscaler_v1_0_13 /data11/home/marcuscw/Desktop/Lib/v_vscaler_v1_0_13'...
      output file: '/data11/home/marcuscw/Desktop/Lib/v_vscaler_v1_0_13/.cxl.verilog.v_vscaler_v1_0_13.v_vscaler_v1_0_13.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap v_vscaler_v1_0_13 /data11/home/marcuscw/Desktop/Lib/v_vscaler_v1_0_13'
      return code: '0'

Compiling verilog library 'v_vscaler_v1_0_13'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work v_vscaler_v1_0_13 -f /data11/home/marcuscw/Desktop/Lib/v_vscaler_v1_0_13/.cxl.verilog.v_vscaler_v1_0_13.v_vscaler_v1_0_13.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/v_vscaler_v1_0_13/.cxl.verilog.v_vscaler_v1_0_13.v_vscaler_v1_0_13.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work v_vscaler_v1_0_13 -f /data11/home/marcuscw/Desktop/Lib/v_vscaler_v1_0_13/.cxl.verilog.v_vscaler_v1_0_13.v_vscaler_v1_0_13.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:v_vscaler_v1_0_13)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap v_vscaler_v1_0_13 /data11/home/marcuscw/Desktop/Lib/v_vscaler_v1_0_13 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:24:47 on Mar 11,2020
vlog -64 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -work v_vscaler_v1_0_13 -f /data11/home/marcuscw/Desktop/Lib/v_vscaler_v1_0_13/.cxl.verilog.v_vscaler_v1_0_13.v_vscaler_v1_0_13.lin64.cmf 
End time: 15:24:47 on Mar 11,2020, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:v_vscaler_v1_0_13)
==============================================================================

    > Searching for warnings in '.cxl.verilog.v_vscaler_v1_0_13.v_vscaler_v1_0_13.lin64.log'...
    > Generating report file '.cxl.verilog.v_vscaler_v1_0_13.v_vscaler_v1_0_13.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 16.52 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/util_vector_logic_v2_0_1'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/util_vector_logic_v2_0_1'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap util_vector_logic_v2_0_1 /data11/home/marcuscw/Desktop/Lib/util_vector_logic_v2_0_1'...
      output file: '/data11/home/marcuscw/Desktop/Lib/util_vector_logic_v2_0_1/.cxl.verilog.util_vector_logic_v2_0_1.util_vector_logic_v2_0_1.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap util_vector_logic_v2_0_1 /data11/home/marcuscw/Desktop/Lib/util_vector_logic_v2_0_1'
      return code: '0'

Compiling verilog library 'util_vector_logic_v2_0_1'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work util_vector_logic_v2_0_1 -f /data11/home/marcuscw/Desktop/Lib/util_vector_logic_v2_0_1/.cxl.verilog.util_vector_logic_v2_0_1.util_vector_logic_v2_0_1.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/util_vector_logic_v2_0_1/.cxl.verilog.util_vector_logic_v2_0_1.util_vector_logic_v2_0_1.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work util_vector_logic_v2_0_1 -f /data11/home/marcuscw/Desktop/Lib/util_vector_logic_v2_0_1/.cxl.verilog.util_vector_logic_v2_0_1.util_vector_logic_v2_0_1.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:util_vector_logic_v2_0_1)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap util_vector_logic_v2_0_1 /data11/home/marcuscw/Desktop/Lib/util_vector_logic_v2_0_1 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:24:48 on Mar 11,2020
vlog -64 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -work util_vector_logic_v2_0_1 -f /data11/home/marcuscw/Desktop/Lib/util_vector_logic_v2_0_1/.cxl.verilog.util_vector_logic_v2_0_1.util_vector_logic_v2_0_1.lin64.cmf 
-- Compiling module util_vector_logic_v2_0_1_util_vector_logic

Top level modules:
	util_vector_logic_v2_0_1_util_vector_logic
End time: 15:24:48 on Mar 11,2020, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:util_vector_logic_v2_0_1)
==============================================================================

    > Searching for warnings in '.cxl.verilog.util_vector_logic_v2_0_1.util_vector_logic_v2_0_1.lin64.log'...
    > Generating report file '.cxl.verilog.util_vector_logic_v2_0_1.util_vector_logic_v2_0_1.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 16.74 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/rld3_pl_phy_v1_0_0'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/rld3_pl_phy_v1_0_0'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap rld3_pl_phy_v1_0_0 /data11/home/marcuscw/Desktop/Lib/rld3_pl_phy_v1_0_0'...
      output file: '/data11/home/marcuscw/Desktop/Lib/rld3_pl_phy_v1_0_0/.cxl.verilog.rld3_pl_phy_v1_0_0.rld3_pl_phy_v1_0_0.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap rld3_pl_phy_v1_0_0 /data11/home/marcuscw/Desktop/Lib/rld3_pl_phy_v1_0_0'
      return code: '0'

Compiling verilog library 'rld3_pl_phy_v1_0_0'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 -L rld3_pl_phy_v1_0_0 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -sv -svinputport=relaxed -work rld3_pl_phy_v1_0_0 -f /data11/home/marcuscw/Desktop/Lib/rld3_pl_phy_v1_0_0/.cxl.systemverilog.rld3_pl_phy_v1_0_0.rld3_pl_phy_v1_0_0.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/rld3_pl_phy_v1_0_0/.cxl.verilog.rld3_pl_phy_v1_0_0.rld3_pl_phy_v1_0_0.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 -L rld3_pl_phy_v1_0_0 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -sv -svinputport=relaxed -work rld3_pl_phy_v1_0_0 -f /data11/home/marcuscw/Desktop/Lib/rld3_pl_phy_v1_0_0/.cxl.systemverilog.rld3_pl_phy_v1_0_0.rld3_pl_phy_v1_0_0.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:rld3_pl_phy_v1_0_0)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap rld3_pl_phy_v1_0_0 /data11/home/marcuscw/Desktop/Lib/rld3_pl_phy_v1_0_0 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:24:49 on Mar 11,2020
vlog -64 -L rld3_pl_phy_v1_0_0 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -sv -svinputport=relaxed -work rld3_pl_phy_v1_0_0 -f /data11/home/marcuscw/Desktop/Lib/rld3_pl_phy_v1_0_0/.cxl.systemverilog.rld3_pl_phy_v1_0_0.rld3_pl_phy_v1_0_0.lin64.cmf 
-- Compiling module rld3_pl_phy_v1_0_0_xphy_bank
-- Compiling module rld3_pl_phy_v1_0_0_xphy_bank_wrapper
-- Compiling module rld3_pl_phy_v1_0_0_pll

Top level modules:
	rld3_pl_phy_v1_0_0_xphy_bank_wrapper
	rld3_pl_phy_v1_0_0_pll
End time: 15:24:50 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:rld3_pl_phy_v1_0_0)
==============================================================================

    > Searching for warnings in '.cxl.verilog.rld3_pl_phy_v1_0_0.rld3_pl_phy_v1_0_0.lin64.log'...
    > Generating report file '.cxl.verilog.rld3_pl_phy_v1_0_0.rld3_pl_phy_v1_0_0.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 16.97 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/cmac_v2_3_5'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/cmac_v2_3_5'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap cmac_v2_3_5 /data11/home/marcuscw/Desktop/Lib/cmac_v2_3_5'...
      output file: '/data11/home/marcuscw/Desktop/Lib/cmac_v2_3_5/.cxl.verilog.cmac_v2_3_5.cmac_v2_3_5.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap cmac_v2_3_5 /data11/home/marcuscw/Desktop/Lib/cmac_v2_3_5'
      return code: '0'

Compiling verilog library 'cmac_v2_3_5'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work cmac_v2_3_5 -f /data11/home/marcuscw/Desktop/Lib/cmac_v2_3_5/.cxl.verilog.cmac_v2_3_5.cmac_v2_3_5.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/cmac_v2_3_5/.cxl.verilog.cmac_v2_3_5.cmac_v2_3_5.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work cmac_v2_3_5 -f /data11/home/marcuscw/Desktop/Lib/cmac_v2_3_5/.cxl.verilog.cmac_v2_3_5.cmac_v2_3_5.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:cmac_v2_3_5)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap cmac_v2_3_5 /data11/home/marcuscw/Desktop/Lib/cmac_v2_3_5 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:24:50 on Mar 11,2020
vlog -64 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -work cmac_v2_3_5 -f /data11/home/marcuscw/Desktop/Lib/cmac_v2_3_5/.cxl.verilog.cmac_v2_3_5.cmac_v2_3_5.lin64.cmf 

Top level modules:
End time: 15:24:51 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:cmac_v2_3_5)
==============================================================================

    > Searching for warnings in '.cxl.verilog.cmac_v2_3_5.cmac_v2_3_5.lin64.log'...
    > Generating report file '.cxl.verilog.cmac_v2_3_5.cmac_v2_3_5.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 17.19 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/bs_mux_v1_0_0'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/bs_mux_v1_0_0'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap bs_mux_v1_0_0 /data11/home/marcuscw/Desktop/Lib/bs_mux_v1_0_0'...
      output file: '/data11/home/marcuscw/Desktop/Lib/bs_mux_v1_0_0/.cxl.verilog.bs_mux_v1_0_0.bs_mux_v1_0_0.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap bs_mux_v1_0_0 /data11/home/marcuscw/Desktop/Lib/bs_mux_v1_0_0'
      return code: '0'

Compiling verilog library 'bs_mux_v1_0_0'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work bs_mux_v1_0_0 -f /data11/home/marcuscw/Desktop/Lib/bs_mux_v1_0_0/.cxl.verilog.bs_mux_v1_0_0.bs_mux_v1_0_0.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/bs_mux_v1_0_0/.cxl.verilog.bs_mux_v1_0_0.bs_mux_v1_0_0.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work bs_mux_v1_0_0 -f /data11/home/marcuscw/Desktop/Lib/bs_mux_v1_0_0/.cxl.verilog.bs_mux_v1_0_0.bs_mux_v1_0_0.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:bs_mux_v1_0_0)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap bs_mux_v1_0_0 /data11/home/marcuscw/Desktop/Lib/bs_mux_v1_0_0 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:24:52 on Mar 11,2020
vlog -64 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -work bs_mux_v1_0_0 -f /data11/home/marcuscw/Desktop/Lib/bs_mux_v1_0_0/.cxl.verilog.bs_mux_v1_0_0.bs_mux_v1_0_0.lin64.cmf 

Top level modules:
End time: 15:24:53 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:bs_mux_v1_0_0)
==============================================================================

    > Searching for warnings in '.cxl.verilog.bs_mux_v1_0_0.bs_mux_v1_0_0.lin64.log'...
    > Generating report file '.cxl.verilog.bs_mux_v1_0_0.bs_mux_v1_0_0.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 17.42 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/ltlib_v1_0_0'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/ltlib_v1_0_0'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap ltlib_v1_0_0 /data11/home/marcuscw/Desktop/Lib/ltlib_v1_0_0'...
      output file: '/data11/home/marcuscw/Desktop/Lib/ltlib_v1_0_0/.cxl.verilog.ltlib_v1_0_0.ltlib_v1_0_0.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap ltlib_v1_0_0 /data11/home/marcuscw/Desktop/Lib/ltlib_v1_0_0'
      return code: '0'

Compiling verilog library 'ltlib_v1_0_0'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work ltlib_v1_0_0 -f /data11/home/marcuscw/Desktop/Lib/ltlib_v1_0_0/.cxl.verilog.ltlib_v1_0_0.ltlib_v1_0_0.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/ltlib_v1_0_0/.cxl.verilog.ltlib_v1_0_0.ltlib_v1_0_0.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work ltlib_v1_0_0 -f /data11/home/marcuscw/Desktop/Lib/ltlib_v1_0_0/.cxl.verilog.ltlib_v1_0_0.ltlib_v1_0_0.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:ltlib_v1_0_0)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap ltlib_v1_0_0 /data11/home/marcuscw/Desktop/Lib/ltlib_v1_0_0 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:24:53 on Mar 11,2020
vlog -64 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -work ltlib_v1_0_0 -f /data11/home/marcuscw/Desktop/Lib/ltlib_v1_0_0/.cxl.verilog.ltlib_v1_0_0.ltlib_v1_0_0.lin64.cmf 

Top level modules:
End time: 15:24:54 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:ltlib_v1_0_0)
==============================================================================

    > Searching for warnings in '.cxl.verilog.ltlib_v1_0_0.ltlib_v1_0_0.lin64.log'...
    > Generating report file '.cxl.verilog.ltlib_v1_0_0.ltlib_v1_0_0.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 17.65 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/hdmi_gt_controller_v1_0_0'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/hdmi_gt_controller_v1_0_0'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap hdmi_gt_controller_v1_0_0 /data11/home/marcuscw/Desktop/Lib/hdmi_gt_controller_v1_0_0'...
      output file: '/data11/home/marcuscw/Desktop/Lib/hdmi_gt_controller_v1_0_0/.cxl.vhdl.hdmi_gt_controller_v1_0_0.hdmi_gt_controller_v1_0_0.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap hdmi_gt_controller_v1_0_0 /data11/home/marcuscw/Desktop/Lib/hdmi_gt_controller_v1_0_0'
      return code: '0'

Compiling vhdl library 'hdmi_gt_controller_v1_0_0'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work hdmi_gt_controller_v1_0_0 -f /data11/home/marcuscw/Desktop/Lib/hdmi_gt_controller_v1_0_0/.cxl.vhdl.hdmi_gt_controller_v1_0_0.hdmi_gt_controller_v1_0_0.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/hdmi_gt_controller_v1_0_0/.cxl.vhdl.hdmi_gt_controller_v1_0_0.hdmi_gt_controller_v1_0_0.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work hdmi_gt_controller_v1_0_0 -f /data11/home/marcuscw/Desktop/Lib/hdmi_gt_controller_v1_0_0/.cxl.vhdl.hdmi_gt_controller_v1_0_0.hdmi_gt_controller_v1_0_0.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:hdmi_gt_controller_v1_0_0)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap hdmi_gt_controller_v1_0_0 /data11/home/marcuscw/Desktop/Lib/hdmi_gt_controller_v1_0_0 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:24:54 on Mar 11,2020
vcom -64 -93 -work hdmi_gt_controller_v1_0_0 -f /data11/home/marcuscw/Desktop/Lib/hdmi_gt_controller_v1_0_0/.cxl.vhdl.hdmi_gt_controller_v1_0_0.hdmi_gt_controller_v1_0_0.lin64.cmf 
-- Loading package STANDARD
-- Compiling entity bs_flex
-- Compiling architecture behavior of bs_flex
-- Compiling entity control
-- Compiling architecture behavior of control
-- Compiling entity rotwdt
-- Compiling architecture behavior of rotwdt
-- Compiling entity nidru_20_wrapper
-- Compiling architecture Behavioral of nidru_20_wrapper
End time: 15:24:55 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:hdmi_gt_controller_v1_0_0)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.hdmi_gt_controller_v1_0_0.hdmi_gt_controller_v1_0_0.lin64.log'...
    > Generating report file '.cxl.vhdl.hdmi_gt_controller_v1_0_0.hdmi_gt_controller_v1_0_0.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 17.87 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/hdmi_gt_controller_v1_0_0'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/hdmi_gt_controller_v1_0_0'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap hdmi_gt_controller_v1_0_0 /data11/home/marcuscw/Desktop/Lib/hdmi_gt_controller_v1_0_0'...
      output file: '/data11/home/marcuscw/Desktop/Lib/hdmi_gt_controller_v1_0_0/.cxl.verilog.hdmi_gt_controller_v1_0_0.hdmi_gt_controller_v1_0_0.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap hdmi_gt_controller_v1_0_0 /data11/home/marcuscw/Desktop/Lib/hdmi_gt_controller_v1_0_0'
      return code: '0'

Compiling verilog library 'hdmi_gt_controller_v1_0_0'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 -L hdmi_gt_controller_v1_0_0 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work hdmi_gt_controller_v1_0_0 -f /data11/home/marcuscw/Desktop/Lib/hdmi_gt_controller_v1_0_0/.cxl.verilog.hdmi_gt_controller_v1_0_0.hdmi_gt_controller_v1_0_0.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/hdmi_gt_controller_v1_0_0/.cxl.verilog.hdmi_gt_controller_v1_0_0.hdmi_gt_controller_v1_0_0.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 -L hdmi_gt_controller_v1_0_0 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work hdmi_gt_controller_v1_0_0 -f /data11/home/marcuscw/Desktop/Lib/hdmi_gt_controller_v1_0_0/.cxl.verilog.hdmi_gt_controller_v1_0_0.hdmi_gt_controller_v1_0_0.lin64.cmf'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 -L hdmi_gt_controller_v1_0_0 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -sv -svinputport=relaxed -work hdmi_gt_controller_v1_0_0 -f /data11/home/marcuscw/Desktop/Lib/hdmi_gt_controller_v1_0_0/.cxl.systemverilog.hdmi_gt_controller_v1_0_0.hdmi_gt_controller_v1_0_0.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/hdmi_gt_controller_v1_0_0/.cxl.verilog.hdmi_gt_controller_v1_0_0.hdmi_gt_controller_v1_0_0.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 -L hdmi_gt_controller_v1_0_0 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -sv -svinputport=relaxed -work hdmi_gt_controller_v1_0_0 -f /data11/home/marcuscw/Desktop/Lib/hdmi_gt_controller_v1_0_0/.cxl.systemverilog.hdmi_gt_controller_v1_0_0.hdmi_gt_controller_v1_0_0.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:hdmi_gt_controller_v1_0_0)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap hdmi_gt_controller_v1_0_0 /data11/home/marcuscw/Desktop/Lib/hdmi_gt_controller_v1_0_0 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:24:55 on Mar 11,2020
vlog -64 -L hdmi_gt_controller_v1_0_0 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -work hdmi_gt_controller_v1_0_0 -f /data11/home/marcuscw/Desktop/Lib/hdmi_gt_controller_v1_0_0/.cxl.verilog.hdmi_gt_controller_v1_0_0.hdmi_gt_controller_v1_0_0.lin64.cmf 
-- Compiling module hdmi_gt_controller_v1_0_0_axi4lite
-- Compiling module hdmi_gt_controller_v1_0_0_drp_control
-- Compiling module hdmi_gt_controller_v1_0_0_interrupts
-- Compiling module hdmi_gt_controller_v1_0_0_lock_debounce
-- Compiling module hdmi_gt_controller_v1_0_0_userdata_rx
-- Compiling module hdmi_gt_controller_v1_0_0_userdata_tx

Top level modules:
	hdmi_gt_controller_v1_0_0_axi4lite
	hdmi_gt_controller_v1_0_0_drp_control
	hdmi_gt_controller_v1_0_0_lock_debounce
	hdmi_gt_controller_v1_0_0_userdata_rx
	hdmi_gt_controller_v1_0_0_userdata_tx
End time: 15:24:56 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:24:56 on Mar 11,2020
vlog -64 -L hdmi_gt_controller_v1_0_0 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -sv -svinputport=relaxed -work hdmi_gt_controller_v1_0_0 -f /data11/home/marcuscw/Desktop/Lib/hdmi_gt_controller_v1_0_0/.cxl.systemverilog.hdmi_gt_controller_v1_0_0.hdmi_gt_controller_v1_0_0.lin64.cmf 
-- Compiling module hdmi_gt_controller_v1_0_0_dru
-- Compiling module hdmi_gt_controller_v1_0_0_lib_rst_v1_0
-- Compiling module hdmi_gt_controller_v1_0_0_lib_edge_v1_0
-- Compiling module hdmi_gt_controller_v1_0_0_tx_tmdsclk_patgen

Top level modules:
	hdmi_gt_controller_v1_0_0_dru
	hdmi_gt_controller_v1_0_0_lib_edge_v1_0
	hdmi_gt_controller_v1_0_0_tx_tmdsclk_patgen
End time: 15:24:56 on Mar 11,2020, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:hdmi_gt_controller_v1_0_0)
==============================================================================

    > Searching for warnings in '.cxl.verilog.hdmi_gt_controller_v1_0_0.hdmi_gt_controller_v1_0_0.lin64.log'...
    > Generating report file '.cxl.verilog.hdmi_gt_controller_v1_0_0.hdmi_gt_controller_v1_0_0.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 18.10 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/nvmeha_v1_0_0'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/nvmeha_v1_0_0'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap nvmeha_v1_0_0 /data11/home/marcuscw/Desktop/Lib/nvmeha_v1_0_0'...
      output file: '/data11/home/marcuscw/Desktop/Lib/nvmeha_v1_0_0/.cxl.verilog.nvmeha_v1_0_0.nvmeha_v1_0_0.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap nvmeha_v1_0_0 /data11/home/marcuscw/Desktop/Lib/nvmeha_v1_0_0'
      return code: '0'

Compiling verilog library 'nvmeha_v1_0_0'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 -L nvmeha_v1_0_0 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -sv -svinputport=relaxed -work nvmeha_v1_0_0 -f /data11/home/marcuscw/Desktop/Lib/nvmeha_v1_0_0/.cxl.systemverilog.nvmeha_v1_0_0.nvmeha_v1_0_0.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/nvmeha_v1_0_0/.cxl.verilog.nvmeha_v1_0_0.nvmeha_v1_0_0.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 -L nvmeha_v1_0_0 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -sv -svinputport=relaxed -work nvmeha_v1_0_0 -f /data11/home/marcuscw/Desktop/Lib/nvmeha_v1_0_0/.cxl.systemverilog.nvmeha_v1_0_0.nvmeha_v1_0_0.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:nvmeha_v1_0_0)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap nvmeha_v1_0_0 /data11/home/marcuscw/Desktop/Lib/nvmeha_v1_0_0 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:24:57 on Mar 11,2020
vlog -64 -L nvmeha_v1_0_0 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -sv -svinputport=relaxed -work nvmeha_v1_0_0 -f /data11/home/marcuscw/Desktop/Lib/nvmeha_v1_0_0/.cxl.systemverilog.nvmeha_v1_0_0.nvmeha_v1_0_0.lin64.cmf 
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/nvmeha_v1_0/hdl/nvmeha_v1_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/nvmeha_v1_0/hdl/nvmeha_v1_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/nvmeha_v1_0/hdl/nvmeha_v1_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/nvmeha_v1_0/hdl/nvmeha_v1_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/nvmeha_v1_0/hdl/nvmeha_v1_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/nvmeha_v1_0/hdl/nvmeha_v1_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/nvmeha_v1_0/hdl/nvmeha_v1_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/nvmeha_v1_0/hdl/nvmeha_v1_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/nvmeha_v1_0/hdl/nvmeha_v1_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/nvmeha_v1_0/hdl/nvmeha_v1_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/nvmeha_v1_0/hdl/nvmeha_v1_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/nvmeha_v1_0/hdl/nvmeha_v1_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/nvmeha_v1_0/hdl/nvmeha_v1_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/nvmeha_v1_0/hdl/nvmeha_v1_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/nvmeha_v1_0/hdl/nvmeha_v1_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/nvmeha_v1_0/hdl/nvmeha_v1_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/nvmeha_v1_0/hdl/nvmeha_v1_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/nvmeha_v1_0/hdl/nvmeha_v1_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/nvmeha_v1_0/hdl/nvmeha_v1_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/nvmeha_v1_0/hdl/nvmeha_v1_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/nvmeha_v1_0/hdl/nvmeha_v1_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/nvmeha_v1_0/hdl/nvmeha_v1_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/nvmeha_v1_0/hdl/nvmeha_v1_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/nvmeha_v1_0/hdl/nvmeha_v1_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/nvmeha_v1_0/hdl/nvmeha_v1_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/nvmeha_v1_0/hdl/nvmeha_v1_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/nvmeha_v1_0/hdl/nvmeha_v1_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/nvmeha_v1_0/hdl/nvmeha_v1_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/nvmeha_v1_0/hdl/nvmeha_v1_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/nvmeha_v1_0/hdl/nvmeha_v1_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/nvmeha_v1_0/hdl/nvmeha_v1_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/nvmeha_v1_0/hdl/nvmeha_v1_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/nvmeha_v1_0/hdl/nvmeha_v1_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/nvmeha_v1_0/hdl/nvmeha_v1_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/nvmeha_v1_0/hdl/nvmeha_v1_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/nvmeha_v1_0/hdl/nvmeha_v1_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/nvmeha_v1_0/hdl/nvmeha_v1_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/nvmeha_v1_0/hdl/nvmeha_v1_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/nvmeha_v1_0/hdl/nvmeha_v1_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/nvmeha_v1_0/hdl/nvmeha_v1_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/nvmeha_v1_0/hdl/nvmeha_v1_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/nvmeha_v1_0/hdl/nvmeha_v1_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/nvmeha_v1_0/hdl/nvmeha_v1_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/nvmeha_v1_0/hdl/nvmeha_v1_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/nvmeha_v1_0/hdl/nvmeha_v1_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.

Top level modules:
End time: 15:24:58 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 45

END_COMPILATION_MESSAGES(questasim:verilog:nvmeha_v1_0_0)
==============================================================================

    > Searching for warnings in '.cxl.verilog.nvmeha_v1_0_0.nvmeha_v1_0_0.lin64.log'...
    > Generating report file '.cxl.verilog.nvmeha_v1_0_0.nvmeha_v1_0_0.lin64.rpt'...

compile_simlib: 0 error(s), 45 warning(s), 18.33 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/ten_gig_eth_pcs_pma_v6_0_15'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/ten_gig_eth_pcs_pma_v6_0_15'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap ten_gig_eth_pcs_pma_v6_0_15 /data11/home/marcuscw/Desktop/Lib/ten_gig_eth_pcs_pma_v6_0_15'...
      output file: '/data11/home/marcuscw/Desktop/Lib/ten_gig_eth_pcs_pma_v6_0_15/.cxl.verilog.ten_gig_eth_pcs_pma_v6_0_15.ten_gig_eth_pcs_pma_v6_0_15.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap ten_gig_eth_pcs_pma_v6_0_15 /data11/home/marcuscw/Desktop/Lib/ten_gig_eth_pcs_pma_v6_0_15'
      return code: '0'

Compiling verilog library 'ten_gig_eth_pcs_pma_v6_0_15'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work ten_gig_eth_pcs_pma_v6_0_15 -f /data11/home/marcuscw/Desktop/Lib/ten_gig_eth_pcs_pma_v6_0_15/.cxl.verilog.ten_gig_eth_pcs_pma_v6_0_15.ten_gig_eth_pcs_pma_v6_0_15.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/ten_gig_eth_pcs_pma_v6_0_15/.cxl.verilog.ten_gig_eth_pcs_pma_v6_0_15.ten_gig_eth_pcs_pma_v6_0_15.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work ten_gig_eth_pcs_pma_v6_0_15 -f /data11/home/marcuscw/Desktop/Lib/ten_gig_eth_pcs_pma_v6_0_15/.cxl.verilog.ten_gig_eth_pcs_pma_v6_0_15.ten_gig_eth_pcs_pma_v6_0_15.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:ten_gig_eth_pcs_pma_v6_0_15)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap ten_gig_eth_pcs_pma_v6_0_15 /data11/home/marcuscw/Desktop/Lib/ten_gig_eth_pcs_pma_v6_0_15 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:24:59 on Mar 11,2020
vlog -64 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -work ten_gig_eth_pcs_pma_v6_0_15 -f /data11/home/marcuscw/Desktop/Lib/ten_gig_eth_pcs_pma_v6_0_15/.cxl.verilog.ten_gig_eth_pcs_pma_v6_0_15.ten_gig_eth_pcs_pma_v6_0_15.lin64.cmf 

Top level modules:
End time: 15:25:01 on Mar 11,2020, Elapsed time: 0:00:02
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:ten_gig_eth_pcs_pma_v6_0_15)
==============================================================================

    > Searching for warnings in '.cxl.verilog.ten_gig_eth_pcs_pma_v6_0_15.ten_gig_eth_pcs_pma_v6_0_15.lin64.log'...
    > Generating report file '.cxl.verilog.ten_gig_eth_pcs_pma_v6_0_15.ten_gig_eth_pcs_pma_v6_0_15.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 18.55 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/axis_infrastructure_v1_1_0'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/axis_infrastructure_v1_1_0'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap axis_infrastructure_v1_1_0 /data11/home/marcuscw/Desktop/Lib/axis_infrastructure_v1_1_0'...
      output file: '/data11/home/marcuscw/Desktop/Lib/axis_infrastructure_v1_1_0/.cxl.verilog.axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap axis_infrastructure_v1_1_0 /data11/home/marcuscw/Desktop/Lib/axis_infrastructure_v1_1_0'
      return code: '0'

Compiling verilog library 'axis_infrastructure_v1_1_0'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work axis_infrastructure_v1_1_0 -f /data11/home/marcuscw/Desktop/Lib/axis_infrastructure_v1_1_0/.cxl.verilog.axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/axis_infrastructure_v1_1_0/.cxl.verilog.axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work axis_infrastructure_v1_1_0 -f /data11/home/marcuscw/Desktop/Lib/axis_infrastructure_v1_1_0/.cxl.verilog.axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:axis_infrastructure_v1_1_0)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap axis_infrastructure_v1_1_0 /data11/home/marcuscw/Desktop/Lib/axis_infrastructure_v1_1_0 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:25:02 on Mar 11,2020
vlog -64 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -work axis_infrastructure_v1_1_0 -f /data11/home/marcuscw/Desktop/Lib/axis_infrastructure_v1_1_0/.cxl.verilog.axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0.lin64.cmf 
-- Compiling module axis_infrastructure_v1_1_0_mux_enc
-- Compiling module axis_infrastructure_v1_1_0_util_aclken_converter
-- Compiling module axis_infrastructure_v1_1_0_util_aclken_converter_wrapper
-- Compiling module axis_infrastructure_v1_1_0_util_axis2vector
-- Compiling module axis_infrastructure_v1_1_0_util_vector2axis
-- Compiling module axis_infrastructure_v1_1_0_clock_synchronizer
-- Compiling module axis_infrastructure_v1_1_0_cdc_handshake

Top level modules:
	axis_infrastructure_v1_1_0_mux_enc
	axis_infrastructure_v1_1_0_util_aclken_converter_wrapper
	axis_infrastructure_v1_1_0_clock_synchronizer
	axis_infrastructure_v1_1_0_cdc_handshake
End time: 15:25:02 on Mar 11,2020, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:axis_infrastructure_v1_1_0)
==============================================================================

    > Searching for warnings in '.cxl.verilog.axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0.lin64.log'...
    > Generating report file '.cxl.verilog.axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 18.78 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/hbm_v1_0_3'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/hbm_v1_0_3'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap hbm_v1_0_3 /data11/home/marcuscw/Desktop/Lib/hbm_v1_0_3'...
      output file: '/data11/home/marcuscw/Desktop/Lib/hbm_v1_0_3/.cxl.verilog.hbm_v1_0_3.hbm_v1_0_3.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap hbm_v1_0_3 /data11/home/marcuscw/Desktop/Lib/hbm_v1_0_3'
      return code: '0'

Compiling verilog library 'hbm_v1_0_3'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 -L hbm_v1_0_3 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -sv -svinputport=relaxed -work hbm_v1_0_3 -f /data11/home/marcuscw/Desktop/Lib/hbm_v1_0_3/.cxl.systemverilog.hbm_v1_0_3.hbm_v1_0_3.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/hbm_v1_0_3/.cxl.verilog.hbm_v1_0_3.hbm_v1_0_3.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 -L hbm_v1_0_3 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -sv -svinputport=relaxed -work hbm_v1_0_3 -f /data11/home/marcuscw/Desktop/Lib/hbm_v1_0_3/.cxl.systemverilog.hbm_v1_0_3.hbm_v1_0_3.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:hbm_v1_0_3)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap hbm_v1_0_3 /data11/home/marcuscw/Desktop/Lib/hbm_v1_0_3 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:25:03 on Mar 11,2020
vlog -64 -L hbm_v1_0_3 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -sv -svinputport=relaxed -work hbm_v1_0_3 -f /data11/home/marcuscw/Desktop/Lib/hbm_v1_0_3/.cxl.systemverilog.hbm_v1_0_3.hbm_v1_0_3.lin64.cmf 
-- Compiling module hbm_top
-- Compiling module hbm_apb_mst
-- Compiling module hbm_temp_rd
-- Compiling module hbm_apb_arbiter
-- Compiling module hbm_data_fetch
-- Compiling module xsdb_top
-- Compiling module xsdb2apb
-- Compiling module hbm_v1_0_3_chipscope_xsdb_slave
-- Compiling module HBM

Top level modules:
	hbm_top
	HBM
End time: 15:25:04 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:hbm_v1_0_3)
==============================================================================

    > Searching for warnings in '.cxl.verilog.hbm_v1_0_3.hbm_v1_0_3.lin64.log'...
    > Generating report file '.cxl.verilog.hbm_v1_0_3.hbm_v1_0_3.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 19.00 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/ethernet_1_10_25g_v2_3_0'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/ethernet_1_10_25g_v2_3_0'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap ethernet_1_10_25g_v2_3_0 /data11/home/marcuscw/Desktop/Lib/ethernet_1_10_25g_v2_3_0'...
      output file: '/data11/home/marcuscw/Desktop/Lib/ethernet_1_10_25g_v2_3_0/.cxl.vhdl.ethernet_1_10_25g_v2_3_0.ethernet_1_10_25g_v2_3_0.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap ethernet_1_10_25g_v2_3_0 /data11/home/marcuscw/Desktop/Lib/ethernet_1_10_25g_v2_3_0'
      return code: '0'

Compiling vhdl library 'ethernet_1_10_25g_v2_3_0'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work ethernet_1_10_25g_v2_3_0 -f /data11/home/marcuscw/Desktop/Lib/ethernet_1_10_25g_v2_3_0/.cxl.vhdl.ethernet_1_10_25g_v2_3_0.ethernet_1_10_25g_v2_3_0.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/ethernet_1_10_25g_v2_3_0/.cxl.vhdl.ethernet_1_10_25g_v2_3_0.ethernet_1_10_25g_v2_3_0.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work ethernet_1_10_25g_v2_3_0 -f /data11/home/marcuscw/Desktop/Lib/ethernet_1_10_25g_v2_3_0/.cxl.vhdl.ethernet_1_10_25g_v2_3_0.ethernet_1_10_25g_v2_3_0.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:ethernet_1_10_25g_v2_3_0)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap ethernet_1_10_25g_v2_3_0 /data11/home/marcuscw/Desktop/Lib/ethernet_1_10_25g_v2_3_0 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:25:04 on Mar 11,2020
vcom -64 -93 -work ethernet_1_10_25g_v2_3_0 -f /data11/home/marcuscw/Desktop/Lib/ethernet_1_10_25g_v2_3_0/.cxl.vhdl.ethernet_1_10_25g_v2_3_0.ethernet_1_10_25g_v2_3_0.lin64.cmf 
-- Loading package STANDARD
End time: 15:25:06 on Mar 11,2020, Elapsed time: 0:00:02
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:ethernet_1_10_25g_v2_3_0)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.ethernet_1_10_25g_v2_3_0.ethernet_1_10_25g_v2_3_0.lin64.log'...
    > Generating report file '.cxl.vhdl.ethernet_1_10_25g_v2_3_0.ethernet_1_10_25g_v2_3_0.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 19.23 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/ethernet_1_10_25g_v2_3_0'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/ethernet_1_10_25g_v2_3_0'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap ethernet_1_10_25g_v2_3_0 /data11/home/marcuscw/Desktop/Lib/ethernet_1_10_25g_v2_3_0'...
      output file: '/data11/home/marcuscw/Desktop/Lib/ethernet_1_10_25g_v2_3_0/.cxl.verilog.ethernet_1_10_25g_v2_3_0.ethernet_1_10_25g_v2_3_0.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap ethernet_1_10_25g_v2_3_0 /data11/home/marcuscw/Desktop/Lib/ethernet_1_10_25g_v2_3_0'
      return code: '0'

Compiling verilog library 'ethernet_1_10_25g_v2_3_0'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work ethernet_1_10_25g_v2_3_0 -f /data11/home/marcuscw/Desktop/Lib/ethernet_1_10_25g_v2_3_0/.cxl.verilog.ethernet_1_10_25g_v2_3_0.ethernet_1_10_25g_v2_3_0.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/ethernet_1_10_25g_v2_3_0/.cxl.verilog.ethernet_1_10_25g_v2_3_0.ethernet_1_10_25g_v2_3_0.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work ethernet_1_10_25g_v2_3_0 -f /data11/home/marcuscw/Desktop/Lib/ethernet_1_10_25g_v2_3_0/.cxl.verilog.ethernet_1_10_25g_v2_3_0.ethernet_1_10_25g_v2_3_0.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:ethernet_1_10_25g_v2_3_0)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap ethernet_1_10_25g_v2_3_0 /data11/home/marcuscw/Desktop/Lib/ethernet_1_10_25g_v2_3_0 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:25:07 on Mar 11,2020
vlog -64 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -work ethernet_1_10_25g_v2_3_0 -f /data11/home/marcuscw/Desktop/Lib/ethernet_1_10_25g_v2_3_0/.cxl.verilog.ethernet_1_10_25g_v2_3_0.ethernet_1_10_25g_v2_3_0.lin64.cmf 

Top level modules:
End time: 15:25:08 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:ethernet_1_10_25g_v2_3_0)
==============================================================================

    > Searching for warnings in '.cxl.verilog.ethernet_1_10_25g_v2_3_0.ethernet_1_10_25g_v2_3_0.lin64.log'...
    > Generating report file '.cxl.verilog.ethernet_1_10_25g_v2_3_0.ethernet_1_10_25g_v2_3_0.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 19.46 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/v_uhdsdi_audio_v1_0_0'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/v_uhdsdi_audio_v1_0_0'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap v_uhdsdi_audio_v1_0_0 /data11/home/marcuscw/Desktop/Lib/v_uhdsdi_audio_v1_0_0'...
      output file: '/data11/home/marcuscw/Desktop/Lib/v_uhdsdi_audio_v1_0_0/.cxl.verilog.v_uhdsdi_audio_v1_0_0.v_uhdsdi_audio_v1_0_0.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap v_uhdsdi_audio_v1_0_0 /data11/home/marcuscw/Desktop/Lib/v_uhdsdi_audio_v1_0_0'
      return code: '0'

Compiling verilog library 'v_uhdsdi_audio_v1_0_0'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work v_uhdsdi_audio_v1_0_0 -f /data11/home/marcuscw/Desktop/Lib/v_uhdsdi_audio_v1_0_0/.cxl.verilog.v_uhdsdi_audio_v1_0_0.v_uhdsdi_audio_v1_0_0.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/v_uhdsdi_audio_v1_0_0/.cxl.verilog.v_uhdsdi_audio_v1_0_0.v_uhdsdi_audio_v1_0_0.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work v_uhdsdi_audio_v1_0_0 -f /data11/home/marcuscw/Desktop/Lib/v_uhdsdi_audio_v1_0_0/.cxl.verilog.v_uhdsdi_audio_v1_0_0.v_uhdsdi_audio_v1_0_0.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:v_uhdsdi_audio_v1_0_0)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap v_uhdsdi_audio_v1_0_0 /data11/home/marcuscw/Desktop/Lib/v_uhdsdi_audio_v1_0_0 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:25:08 on Mar 11,2020
vlog -64 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -work v_uhdsdi_audio_v1_0_0 -f /data11/home/marcuscw/Desktop/Lib/v_uhdsdi_audio_v1_0_0/.cxl.verilog.v_uhdsdi_audio_v1_0_0.v_uhdsdi_audio_v1_0_0.lin64.cmf 
-- Compiling module v_uhdsdi_audio_v1_0_0_fifo_28x32_fwft
-- Compiling module v_uhdsdi_audio_v1_0_0_fifo_28x16_fwft
-- Compiling module v_uhdsdi_audio_v1_0_0_fifo_28x16_nofwft
-- Compiling module v_uhdsdi_audio_v1_0_0_input_audio_status
-- Compiling module v_uhdsdi_audio_v1_0_0_sync_one_shot
-- Compiling module v_uhdsdi_audio_v1_0_0_hd_mux_anc_det
-- Compiling module v_uhdsdi_audio_v1_0_0_hd_mux_clock_phase
-- Compiling module v_uhdsdi_audio_v1_0_0_hd_mux_ctrl_constr
-- Compiling module v_uhdsdi_audio_v1_0_0_hd_mux_ctrl
-- Compiling module v_uhdsdi_audio_v1_0_0_hd_mux_data_constr
-- Compiling module v_uhdsdi_audio_v1_0_0_hd_mux_data
-- Compiling module v_uhdsdi_audio_v1_0_0_hd_mux_ecc_encode
-- Compiling module v_uhdsdi_audio_v1_0_0_hd_mux_fifos
-- Compiling module v_uhdsdi_audio_v1_0_0_hd_mux_pkt_mux
-- Compiling module v_uhdsdi_audio_v1_0_0_hd_mux_top
-- Compiling module v_uhdsdi_audio_v1_0_0_sd_mux_anc_det
-- Compiling module v_uhdsdi_audio_v1_0_0_sd_mux_anc_store
-- Compiling module v_uhdsdi_audio_v1_0_0_sd_mux_fifos
-- Compiling module v_uhdsdi_audio_v1_0_0_sd_mux_pkt_gen
-- Compiling module v_uhdsdi_audio_v1_0_0_sd_mux_pkt_mux
-- Compiling module v_uhdsdi_audio_v1_0_0_sd_mux_ram_300x10
-- Compiling module v_uhdsdi_audio_v1_0_0_sd_mux_ram_64x9
-- Compiling module v_uhdsdi_audio_v1_0_0_sd_mux_samp_calc_alu
-- Compiling module v_uhdsdi_audio_v1_0_0_sd_mux_vid_delay
-- Compiling module v_uhdsdi_audio_v1_0_0_sd_mux_top
-- Compiling module v_uhdsdi_audio_v1_0_0_mux_axilite_slave
-- Compiling module v_uhdsdi_audio_v1_0_0_mux_axis_slave
-- Compiling module v_uhdsdi_audio_v1_0_0_mux_delay_dwx32
-- Compiling module v_uhdsdi_audio_v1_0_0_mux_top
-- Compiling module v_uhdsdi_audio_v1_0_0_hd_demux_audio_det
-- Compiling module v_uhdsdi_audio_v1_0_0_hd_demux_ctrl
-- Compiling module v_uhdsdi_audio_v1_0_0_hd_demux_data_extr
-- Compiling module v_uhdsdi_audio_v1_0_0_hd_demux_data
-- Compiling module v_uhdsdi_audio_v1_0_0_hd_demux_fifos
-- Compiling module v_uhdsdi_audio_v1_0_0_hd_demux_tim
-- Compiling module v_uhdsdi_audio_v1_0_0_hd_demux_top
-- Compiling module v_uhdsdi_audio_v1_0_0_sd_demux_buffer_512
-- Compiling module v_uhdsdi_audio_v1_0_0_sd_demux_fifo
-- Compiling module v_uhdsdi_audio_v1_0_0_sd_demux_infsm
-- Compiling module v_uhdsdi_audio_v1_0_0_sd_demux_outfsm
-- Compiling module v_uhdsdi_audio_v1_0_0_sd_demux_pkt_del
-- Compiling module v_uhdsdi_audio_v1_0_0_sd_demux_present_flags
-- Compiling module v_uhdsdi_audio_v1_0_0_sd_demux_trs_adf_xyz_detect
-- Compiling module v_uhdsdi_audio_v1_0_0_sd_demux_aes
-- Compiling module v_uhdsdi_audio_v1_0_0_sd_demux_aes_top
-- Compiling module v_uhdsdi_audio_v1_0_0_demux_axilite_slave
-- Compiling module v_uhdsdi_audio_v1_0_0_demux_axis_master
-- Compiling module v_uhdsdi_audio_v1_0_0_demux_chan_status
-- Compiling module v_uhdsdi_audio_v1_0_0_demux_rx_smpl_fifo
-- Compiling module v_uhdsdi_audio_v1_0_0_demux_top

Top level modules:
	v_uhdsdi_audio_v1_0_0_mux_top
	v_uhdsdi_audio_v1_0_0_demux_top
End time: 15:25:10 on Mar 11,2020, Elapsed time: 0:00:02
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:v_uhdsdi_audio_v1_0_0)
==============================================================================

    > Searching for warnings in '.cxl.verilog.v_uhdsdi_audio_v1_0_0.v_uhdsdi_audio_v1_0_0.lin64.log'...
    > Generating report file '.cxl.verilog.v_uhdsdi_audio_v1_0_0.v_uhdsdi_audio_v1_0_0.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 19.68 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/l_ethernet_v2_5_0'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/l_ethernet_v2_5_0'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap l_ethernet_v2_5_0 /data11/home/marcuscw/Desktop/Lib/l_ethernet_v2_5_0'...
      output file: '/data11/home/marcuscw/Desktop/Lib/l_ethernet_v2_5_0/.cxl.verilog.l_ethernet_v2_5_0.l_ethernet_v2_5_0.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap l_ethernet_v2_5_0 /data11/home/marcuscw/Desktop/Lib/l_ethernet_v2_5_0'
      return code: '0'

Compiling verilog library 'l_ethernet_v2_5_0'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 -L l_ethernet_v2_5_0 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -sv -svinputport=relaxed -work l_ethernet_v2_5_0 -f /data11/home/marcuscw/Desktop/Lib/l_ethernet_v2_5_0/.cxl.systemverilog.l_ethernet_v2_5_0.l_ethernet_v2_5_0.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/l_ethernet_v2_5_0/.cxl.verilog.l_ethernet_v2_5_0.l_ethernet_v2_5_0.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 -L l_ethernet_v2_5_0 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -sv -svinputport=relaxed -work l_ethernet_v2_5_0 -f /data11/home/marcuscw/Desktop/Lib/l_ethernet_v2_5_0/.cxl.systemverilog.l_ethernet_v2_5_0.l_ethernet_v2_5_0.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:l_ethernet_v2_5_0)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap l_ethernet_v2_5_0 /data11/home/marcuscw/Desktop/Lib/l_ethernet_v2_5_0 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:25:10 on Mar 11,2020
vlog -64 -L l_ethernet_v2_5_0 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -sv -svinputport=relaxed -work l_ethernet_v2_5_0 -f /data11/home/marcuscw/Desktop/Lib/l_ethernet_v2_5_0/.cxl.systemverilog.l_ethernet_v2_5_0.l_ethernet_v2_5_0.lin64.cmf 

Top level modules:
End time: 15:25:23 on Mar 11,2020, Elapsed time: 0:00:13
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:l_ethernet_v2_5_0)
==============================================================================

    > Searching for warnings in '.cxl.verilog.l_ethernet_v2_5_0.l_ethernet_v2_5_0.lin64.log'...
    > Generating report file '.cxl.verilog.l_ethernet_v2_5_0.l_ethernet_v2_5_0.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 19.91 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/v_sdi_rx_vid_bridge_v2_0_0'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/v_sdi_rx_vid_bridge_v2_0_0'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap v_sdi_rx_vid_bridge_v2_0_0 /data11/home/marcuscw/Desktop/Lib/v_sdi_rx_vid_bridge_v2_0_0'...
      output file: '/data11/home/marcuscw/Desktop/Lib/v_sdi_rx_vid_bridge_v2_0_0/.cxl.verilog.v_sdi_rx_vid_bridge_v2_0_0.v_sdi_rx_vid_bridge_v2_0_0.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap v_sdi_rx_vid_bridge_v2_0_0 /data11/home/marcuscw/Desktop/Lib/v_sdi_rx_vid_bridge_v2_0_0'
      return code: '0'

Compiling verilog library 'v_sdi_rx_vid_bridge_v2_0_0'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work v_sdi_rx_vid_bridge_v2_0_0 -f /data11/home/marcuscw/Desktop/Lib/v_sdi_rx_vid_bridge_v2_0_0/.cxl.verilog.v_sdi_rx_vid_bridge_v2_0_0.v_sdi_rx_vid_bridge_v2_0_0.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/v_sdi_rx_vid_bridge_v2_0_0/.cxl.verilog.v_sdi_rx_vid_bridge_v2_0_0.v_sdi_rx_vid_bridge_v2_0_0.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work v_sdi_rx_vid_bridge_v2_0_0 -f /data11/home/marcuscw/Desktop/Lib/v_sdi_rx_vid_bridge_v2_0_0/.cxl.verilog.v_sdi_rx_vid_bridge_v2_0_0.v_sdi_rx_vid_bridge_v2_0_0.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:v_sdi_rx_vid_bridge_v2_0_0)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap v_sdi_rx_vid_bridge_v2_0_0 /data11/home/marcuscw/Desktop/Lib/v_sdi_rx_vid_bridge_v2_0_0 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:25:24 on Mar 11,2020
vlog -64 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -work v_sdi_rx_vid_bridge_v2_0_0 -f /data11/home/marcuscw/Desktop/Lib/v_sdi_rx_vid_bridge_v2_0_0/.cxl.verilog.v_sdi_rx_vid_bridge_v2_0_0.v_sdi_rx_vid_bridge_v2_0_0.lin64.cmf 
-- Compiling module v_sdi_rx_vid_bridge_v2_0_0_lib_sync_fifo
-- Compiling module v_sdi_rx_vid_bridge_v2_0_0_lib_sync_bus
-- Compiling module v_sdi_rx_vid_bridge_v2_0_0_12g_ce_gen
-- Compiling module v_sdi_rx_vid_bridge_v2_0_0_12g_converter
-- Compiling module v_sdi_rx_vid_bridge_v2_0_0_12g_fifo
-- Compiling module v_sdi_rx_vid_bridge_v2_0_0_12g_formatter
-- Compiling module v_sdi_rx_vid_bridge_v2_0_0_12g_trs_decode
-- Compiling module v_sdi_rx_vid_bridge_v2_0_0_12g
-- Compiling module v_sdi_rx_vid_bridge_v2_0_0_3g_ce_gen
-- Compiling module v_sdi_rx_vid_bridge_v2_0_0_3g_converter
-- Compiling module v_sdi_rx_vid_bridge_v2_0_0_3g_fifo
-- Compiling module v_sdi_rx_vid_bridge_v2_0_0_3g_formatter
-- Compiling module v_sdi_rx_vid_bridge_v2_0_0_3g_sync_extract
-- Compiling module v_sdi_rx_vid_bridge_v2_0_0_3g_trs_decode
-- Compiling module v_sdi_rx_vid_bridge_v2_0_0_3g
-- Compiling module v_sdi_rx_vid_bridge_v2_0_0

Top level modules:
	v_sdi_rx_vid_bridge_v2_0_0_lib_sync_fifo
	v_sdi_rx_vid_bridge_v2_0_0_lib_sync_bus
	v_sdi_rx_vid_bridge_v2_0_0
End time: 15:25:25 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:v_sdi_rx_vid_bridge_v2_0_0)
==============================================================================

    > Searching for warnings in '.cxl.verilog.v_sdi_rx_vid_bridge_v2_0_0.v_sdi_rx_vid_bridge_v2_0_0.lin64.log'...
    > Generating report file '.cxl.verilog.v_sdi_rx_vid_bridge_v2_0_0.v_sdi_rx_vid_bridge_v2_0_0.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 20.14 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/video_frame_crc_v1_0_1'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/video_frame_crc_v1_0_1'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap video_frame_crc_v1_0_1 /data11/home/marcuscw/Desktop/Lib/video_frame_crc_v1_0_1'...
      output file: '/data11/home/marcuscw/Desktop/Lib/video_frame_crc_v1_0_1/.cxl.verilog.video_frame_crc_v1_0_1.video_frame_crc_v1_0_1.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap video_frame_crc_v1_0_1 /data11/home/marcuscw/Desktop/Lib/video_frame_crc_v1_0_1'
      return code: '0'

Compiling verilog library 'video_frame_crc_v1_0_1'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work video_frame_crc_v1_0_1 -f /data11/home/marcuscw/Desktop/Lib/video_frame_crc_v1_0_1/.cxl.verilog.video_frame_crc_v1_0_1.video_frame_crc_v1_0_1.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/video_frame_crc_v1_0_1/.cxl.verilog.video_frame_crc_v1_0_1.video_frame_crc_v1_0_1.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work video_frame_crc_v1_0_1 -f /data11/home/marcuscw/Desktop/Lib/video_frame_crc_v1_0_1/.cxl.verilog.video_frame_crc_v1_0_1.video_frame_crc_v1_0_1.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:video_frame_crc_v1_0_1)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap video_frame_crc_v1_0_1 /data11/home/marcuscw/Desktop/Lib/video_frame_crc_v1_0_1 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:25:25 on Mar 11,2020
vlog -64 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -work video_frame_crc_v1_0_1 -f /data11/home/marcuscw/Desktop/Lib/video_frame_crc_v1_0_1/.cxl.verilog.video_frame_crc_v1_0_1.video_frame_crc_v1_0_1.lin64.cmf 
-- Compiling module video_frame_crc_v1_0_1_S_AXI
-- Compiling module video_frame_crc_v1_0_1
-- Compiling module crc_16_comp

Top level modules:
	video_frame_crc_v1_0_1
End time: 15:25:26 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:video_frame_crc_v1_0_1)
==============================================================================

    > Searching for warnings in '.cxl.verilog.video_frame_crc_v1_0_1.video_frame_crc_v1_0_1.lin64.log'...
    > Generating report file '.cxl.verilog.video_frame_crc_v1_0_1.video_frame_crc_v1_0_1.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 20.36 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/pc_cfr_v6_1_4'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/pc_cfr_v6_1_4'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap pc_cfr_v6_1_4 /data11/home/marcuscw/Desktop/Lib/pc_cfr_v6_1_4'...
      output file: '/data11/home/marcuscw/Desktop/Lib/pc_cfr_v6_1_4/.cxl.vhdl.pc_cfr_v6_1_4.pc_cfr_v6_1_4.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap pc_cfr_v6_1_4 /data11/home/marcuscw/Desktop/Lib/pc_cfr_v6_1_4'
      return code: '0'

Compiling vhdl library 'pc_cfr_v6_1_4'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work pc_cfr_v6_1_4 -f /data11/home/marcuscw/Desktop/Lib/pc_cfr_v6_1_4/.cxl.vhdl.pc_cfr_v6_1_4.pc_cfr_v6_1_4.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/pc_cfr_v6_1_4/.cxl.vhdl.pc_cfr_v6_1_4.pc_cfr_v6_1_4.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work pc_cfr_v6_1_4 -f /data11/home/marcuscw/Desktop/Lib/pc_cfr_v6_1_4/.cxl.vhdl.pc_cfr_v6_1_4.pc_cfr_v6_1_4.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:pc_cfr_v6_1_4)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap pc_cfr_v6_1_4 /data11/home/marcuscw/Desktop/Lib/pc_cfr_v6_1_4 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:25:26 on Mar 11,2020
vcom -64 -93 -work pc_cfr_v6_1_4 -f /data11/home/marcuscw/Desktop/Lib/pc_cfr_v6_1_4/.cxl.vhdl.pc_cfr_v6_1_4.pc_cfr_v6_1_4.lin64.cmf 
-- Loading package STANDARD
End time: 15:25:29 on Mar 11,2020, Elapsed time: 0:00:03
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:pc_cfr_v6_1_4)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.pc_cfr_v6_1_4.pc_cfr_v6_1_4.lin64.log'...
    > Generating report file '.cxl.vhdl.pc_cfr_v6_1_4.pc_cfr_v6_1_4.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 20.59 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/qdma_v3_0_1'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/qdma_v3_0_1'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap qdma_v3_0_1 /data11/home/marcuscw/Desktop/Lib/qdma_v3_0_1'...
      output file: '/data11/home/marcuscw/Desktop/Lib/qdma_v3_0_1/.cxl.verilog.qdma_v3_0_1.qdma_v3_0_1.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap qdma_v3_0_1 /data11/home/marcuscw/Desktop/Lib/qdma_v3_0_1'
      return code: '0'

Compiling verilog library 'qdma_v3_0_1'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 -L qdma_v3_0_1 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -sv -svinputport=relaxed -work qdma_v3_0_1 -f /data11/home/marcuscw/Desktop/Lib/qdma_v3_0_1/.cxl.systemverilog.qdma_v3_0_1.qdma_v3_0_1.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/qdma_v3_0_1/.cxl.verilog.qdma_v3_0_1.qdma_v3_0_1.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 -L qdma_v3_0_1 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -sv -svinputport=relaxed -work qdma_v3_0_1 -f /data11/home/marcuscw/Desktop/Lib/qdma_v3_0_1/.cxl.systemverilog.qdma_v3_0_1.qdma_v3_0_1.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:qdma_v3_0_1)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap qdma_v3_0_1 /data11/home/marcuscw/Desktop/Lib/qdma_v3_0_1 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:25:29 on Mar 11,2020
vlog -64 -L qdma_v3_0_1 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -sv -svinputport=relaxed -work qdma_v3_0_1 -f /data11/home/marcuscw/Desktop/Lib/qdma_v3_0_1/.cxl.systemverilog.qdma_v3_0_1.qdma_v3_0_1.lin64.cmf 
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(64): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(64): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(64): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(64): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(64): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(64): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(64): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(64): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(64): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(64): (vlog-2263) Redefinition of macro: <protected>.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(64): (vlog-2263) Redefinition of macro: <protected>.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(64): (vlog-2263) Redefinition of macro: <protected>.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(85882): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(85882): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(85882): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(85882): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(85882): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(85882): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(85882): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(85882): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(85882): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(85882): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(85882): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(85882): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(85882): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(85882): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(85882): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(85882): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(85882): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(85882): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(85882): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(85882): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(85882): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
-- Compiling module qdma_v3_0_1_GenericFIFO
-- Compiling module qdma_v3_0_1_GenericFIFOAsyncNoHead
-- Compiling module qdma_v3_0_1_GenericFIFOAsync
-- Compiling module qdma_v3_0_1_GenericFIFOHead
-- Compiling module qdma_v3_0_1_GenericFIFOHead2
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/qdma_v3_0/hdl/qdma_v3_0_vl_rfs.sv(941): (vlog-2600) [RDGN] - Redundant digits in numeric literal.

Top level modules:
End time: 15:25:33 on Mar 11,2020, Elapsed time: 0:00:04
Errors: 0, Warnings: 819

END_COMPILATION_MESSAGES(questasim:verilog:qdma_v3_0_1)
==============================================================================

    > Searching for warnings in '.cxl.verilog.qdma_v3_0_1.qdma_v3_0_1.lin64.log'...
    > Generating report file '.cxl.verilog.qdma_v3_0_1.qdma_v3_0_1.lin64.rpt'...

compile_simlib: 0 error(s), 819 warning(s), 20.81 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/xhmc_v1_0_9'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/xhmc_v1_0_9'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap xhmc_v1_0_9 /data11/home/marcuscw/Desktop/Lib/xhmc_v1_0_9'...
      output file: '/data11/home/marcuscw/Desktop/Lib/xhmc_v1_0_9/.cxl.verilog.xhmc_v1_0_9.xhmc_v1_0_9.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap xhmc_v1_0_9 /data11/home/marcuscw/Desktop/Lib/xhmc_v1_0_9'
      return code: '0'

Compiling verilog library 'xhmc_v1_0_9'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work xhmc_v1_0_9 -f /data11/home/marcuscw/Desktop/Lib/xhmc_v1_0_9/.cxl.verilog.xhmc_v1_0_9.xhmc_v1_0_9.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/xhmc_v1_0_9/.cxl.verilog.xhmc_v1_0_9.xhmc_v1_0_9.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work xhmc_v1_0_9 -f /data11/home/marcuscw/Desktop/Lib/xhmc_v1_0_9/.cxl.verilog.xhmc_v1_0_9.xhmc_v1_0_9.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:xhmc_v1_0_9)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap xhmc_v1_0_9 /data11/home/marcuscw/Desktop/Lib/xhmc_v1_0_9 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:25:34 on Mar 11,2020
vlog -64 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -work xhmc_v1_0_9 -f /data11/home/marcuscw/Desktop/Lib/xhmc_v1_0_9/.cxl.verilog.xhmc_v1_0_9.xhmc_v1_0_9.lin64.cmf 

Top level modules:
End time: 15:25:38 on Mar 11,2020, Elapsed time: 0:00:04
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:xhmc_v1_0_9)
==============================================================================

    > Searching for warnings in '.cxl.verilog.xhmc_v1_0_9.xhmc_v1_0_9.lin64.log'...
    > Generating report file '.cxl.verilog.xhmc_v1_0_9.xhmc_v1_0_9.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 21.04 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/xlslice_v1_0_2'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/xlslice_v1_0_2'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap xlslice_v1_0_2 /data11/home/marcuscw/Desktop/Lib/xlslice_v1_0_2'...
      output file: '/data11/home/marcuscw/Desktop/Lib/xlslice_v1_0_2/.cxl.verilog.xlslice_v1_0_2.xlslice_v1_0_2.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap xlslice_v1_0_2 /data11/home/marcuscw/Desktop/Lib/xlslice_v1_0_2'
      return code: '0'

Compiling verilog library 'xlslice_v1_0_2'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work xlslice_v1_0_2 -f /data11/home/marcuscw/Desktop/Lib/xlslice_v1_0_2/.cxl.verilog.xlslice_v1_0_2.xlslice_v1_0_2.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/xlslice_v1_0_2/.cxl.verilog.xlslice_v1_0_2.xlslice_v1_0_2.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work xlslice_v1_0_2 -f /data11/home/marcuscw/Desktop/Lib/xlslice_v1_0_2/.cxl.verilog.xlslice_v1_0_2.xlslice_v1_0_2.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:xlslice_v1_0_2)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap xlslice_v1_0_2 /data11/home/marcuscw/Desktop/Lib/xlslice_v1_0_2 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:25:39 on Mar 11,2020
vlog -64 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -work xlslice_v1_0_2 -f /data11/home/marcuscw/Desktop/Lib/xlslice_v1_0_2/.cxl.verilog.xlslice_v1_0_2.xlslice_v1_0_2.lin64.cmf 
-- Compiling module xlslice_v1_0_2_xlslice

Top level modules:
	xlslice_v1_0_2_xlslice
End time: 15:25:40 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:xlslice_v1_0_2)
==============================================================================

    > Searching for warnings in '.cxl.verilog.xlslice_v1_0_2.xlslice_v1_0_2.lin64.log'...
    > Generating report file '.cxl.verilog.xlslice_v1_0_2.xlslice_v1_0_2.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 21.27 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/noc_nps_v1_0_0'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/noc_nps_v1_0_0'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap noc_nps_v1_0_0 /data11/home/marcuscw/Desktop/Lib/noc_nps_v1_0_0'...
      output file: '/data11/home/marcuscw/Desktop/Lib/noc_nps_v1_0_0/.cxl.verilog.noc_nps_v1_0_0.noc_nps_v1_0_0.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap noc_nps_v1_0_0 /data11/home/marcuscw/Desktop/Lib/noc_nps_v1_0_0'
      return code: '0'

Compiling verilog library 'noc_nps_v1_0_0'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 -L noc_nps_v1_0_0 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -sv -svinputport=relaxed -work noc_nps_v1_0_0 -f /data11/home/marcuscw/Desktop/Lib/noc_nps_v1_0_0/.cxl.systemverilog.noc_nps_v1_0_0.noc_nps_v1_0_0.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/noc_nps_v1_0_0/.cxl.verilog.noc_nps_v1_0_0.noc_nps_v1_0_0.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 -L noc_nps_v1_0_0 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -sv -svinputport=relaxed -work noc_nps_v1_0_0 -f /data11/home/marcuscw/Desktop/Lib/noc_nps_v1_0_0/.cxl.systemverilog.noc_nps_v1_0_0.noc_nps_v1_0_0.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:noc_nps_v1_0_0)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap noc_nps_v1_0_0 /data11/home/marcuscw/Desktop/Lib/noc_nps_v1_0_0 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:25:40 on Mar 11,2020
vlog -64 -L noc_nps_v1_0_0 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -sv -svinputport=relaxed -work noc_nps_v1_0_0 -f /data11/home/marcuscw/Desktop/Lib/noc_nps_v1_0_0/.cxl.systemverilog.noc_nps_v1_0_0.noc_nps_v1_0_0.lin64.cmf 
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_nps_v1_0/hdl/noc_nps_v1_0_vl_rfs.sv(3924): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_nps_v1_0/hdl/noc_nps_v1_0_vl_rfs.sv(3924): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_nps_v1_0/hdl/noc_nps_v1_0_vl_rfs.sv(3924): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/nps_ivca.sv(202): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/nps_ivca.sv(202): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/nps_ivca.sv(202): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/nps_ivca.sv(202): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/nps_ivca.sv(202): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/nps_ivca.sv(202): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/nps_ivca.sv(202): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/nps_ivca.sv(202): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/nps_ipa.sv(276): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/nps_ipa.sv(276): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/nps_ipa.sv(276): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/nps_ipa.sv(276): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.

Top level modules:
End time: 15:25:41 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 15

END_COMPILATION_MESSAGES(questasim:verilog:noc_nps_v1_0_0)
==============================================================================

    > Searching for warnings in '.cxl.verilog.noc_nps_v1_0_0.noc_nps_v1_0_0.lin64.log'...
    > Generating report file '.cxl.verilog.noc_nps_v1_0_0.noc_nps_v1_0_0.lin64.rpt'...

compile_simlib: 0 error(s), 15 warning(s), 21.49 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/cmac_v2_4_1'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/cmac_v2_4_1'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap cmac_v2_4_1 /data11/home/marcuscw/Desktop/Lib/cmac_v2_4_1'...
      output file: '/data11/home/marcuscw/Desktop/Lib/cmac_v2_4_1/.cxl.verilog.cmac_v2_4_1.cmac_v2_4_1.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap cmac_v2_4_1 /data11/home/marcuscw/Desktop/Lib/cmac_v2_4_1'
      return code: '0'

Compiling verilog library 'cmac_v2_4_1'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work cmac_v2_4_1 -f /data11/home/marcuscw/Desktop/Lib/cmac_v2_4_1/.cxl.verilog.cmac_v2_4_1.cmac_v2_4_1.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/cmac_v2_4_1/.cxl.verilog.cmac_v2_4_1.cmac_v2_4_1.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work cmac_v2_4_1 -f /data11/home/marcuscw/Desktop/Lib/cmac_v2_4_1/.cxl.verilog.cmac_v2_4_1.cmac_v2_4_1.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:cmac_v2_4_1)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap cmac_v2_4_1 /data11/home/marcuscw/Desktop/Lib/cmac_v2_4_1 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:25:42 on Mar 11,2020
vlog -64 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -work cmac_v2_4_1 -f /data11/home/marcuscw/Desktop/Lib/cmac_v2_4_1/.cxl.verilog.cmac_v2_4_1.cmac_v2_4_1.lin64.cmf 

Top level modules:
End time: 15:25:43 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:cmac_v2_4_1)
==============================================================================

    > Searching for warnings in '.cxl.verilog.cmac_v2_4_1.cmac_v2_4_1.lin64.log'...
    > Generating report file '.cxl.verilog.cmac_v2_4_1.cmac_v2_4_1.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 21.72 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/xxv_ethernet_v2_5_2'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/xxv_ethernet_v2_5_2'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap xxv_ethernet_v2_5_2 /data11/home/marcuscw/Desktop/Lib/xxv_ethernet_v2_5_2'...
      output file: '/data11/home/marcuscw/Desktop/Lib/xxv_ethernet_v2_5_2/.cxl.verilog.xxv_ethernet_v2_5_2.xxv_ethernet_v2_5_2.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap xxv_ethernet_v2_5_2 /data11/home/marcuscw/Desktop/Lib/xxv_ethernet_v2_5_2'
      return code: '0'

Compiling verilog library 'xxv_ethernet_v2_5_2'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work xxv_ethernet_v2_5_2 -f /data11/home/marcuscw/Desktop/Lib/xxv_ethernet_v2_5_2/.cxl.verilog.xxv_ethernet_v2_5_2.xxv_ethernet_v2_5_2.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/xxv_ethernet_v2_5_2/.cxl.verilog.xxv_ethernet_v2_5_2.xxv_ethernet_v2_5_2.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work xxv_ethernet_v2_5_2 -f /data11/home/marcuscw/Desktop/Lib/xxv_ethernet_v2_5_2/.cxl.verilog.xxv_ethernet_v2_5_2.xxv_ethernet_v2_5_2.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:xxv_ethernet_v2_5_2)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap xxv_ethernet_v2_5_2 /data11/home/marcuscw/Desktop/Lib/xxv_ethernet_v2_5_2 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:25:43 on Mar 11,2020
vlog -64 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -work xxv_ethernet_v2_5_2 -f /data11/home/marcuscw/Desktop/Lib/xxv_ethernet_v2_5_2/.cxl.verilog.xxv_ethernet_v2_5_2.xxv_ethernet_v2_5_2.lin64.cmf 

Top level modules:
End time: 15:25:49 on Mar 11,2020, Elapsed time: 0:00:06
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:xxv_ethernet_v2_5_2)
==============================================================================

    > Searching for warnings in '.cxl.verilog.xxv_ethernet_v2_5_2.xxv_ethernet_v2_5_2.lin64.log'...
    > Generating report file '.cxl.verilog.xxv_ethernet_v2_5_2.xxv_ethernet_v2_5_2.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 21.95 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/audio_tpg_v1_0_0'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/audio_tpg_v1_0_0'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap audio_tpg_v1_0_0 /data11/home/marcuscw/Desktop/Lib/audio_tpg_v1_0_0'...
      output file: '/data11/home/marcuscw/Desktop/Lib/audio_tpg_v1_0_0/.cxl.verilog.audio_tpg_v1_0_0.audio_tpg_v1_0_0.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap audio_tpg_v1_0_0 /data11/home/marcuscw/Desktop/Lib/audio_tpg_v1_0_0'
      return code: '0'

Compiling verilog library 'audio_tpg_v1_0_0'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 -L audio_tpg_v1_0_0 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work audio_tpg_v1_0_0 -f /data11/home/marcuscw/Desktop/Lib/audio_tpg_v1_0_0/.cxl.verilog.audio_tpg_v1_0_0.audio_tpg_v1_0_0.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/audio_tpg_v1_0_0/.cxl.verilog.audio_tpg_v1_0_0.audio_tpg_v1_0_0.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 -L audio_tpg_v1_0_0 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work audio_tpg_v1_0_0 -f /data11/home/marcuscw/Desktop/Lib/audio_tpg_v1_0_0/.cxl.verilog.audio_tpg_v1_0_0.audio_tpg_v1_0_0.lin64.cmf'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 -L audio_tpg_v1_0_0 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -sv -svinputport=relaxed -work audio_tpg_v1_0_0 -f /data11/home/marcuscw/Desktop/Lib/audio_tpg_v1_0_0/.cxl.systemverilog.audio_tpg_v1_0_0.audio_tpg_v1_0_0.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/audio_tpg_v1_0_0/.cxl.verilog.audio_tpg_v1_0_0.audio_tpg_v1_0_0.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 -L audio_tpg_v1_0_0 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -sv -svinputport=relaxed -work audio_tpg_v1_0_0 -f /data11/home/marcuscw/Desktop/Lib/audio_tpg_v1_0_0/.cxl.systemverilog.audio_tpg_v1_0_0.audio_tpg_v1_0_0.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:audio_tpg_v1_0_0)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap audio_tpg_v1_0_0 /data11/home/marcuscw/Desktop/Lib/audio_tpg_v1_0_0 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:25:49 on Mar 11,2020
vlog -64 -L audio_tpg_v1_0_0 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -work audio_tpg_v1_0_0 -f /data11/home/marcuscw/Desktop/Lib/audio_tpg_v1_0_0/.cxl.verilog.audio_tpg_v1_0_0.audio_tpg_v1_0_0.lin64.cmf 
-- Compiling module apg_async_fifo
-- Compiling module audio_incremental_checker
-- Compiling module axi_interface
-- Compiling module axi_registers
-- Compiling module audio_tpg_v1_0_0

Top level modules:
	apg_async_fifo
	audio_tpg_v1_0_0
End time: 15:25:50 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:25:50 on Mar 11,2020
vlog -64 -L audio_tpg_v1_0_0 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -sv -svinputport=relaxed -work audio_tpg_v1_0_0 -f /data11/home/marcuscw/Desktop/Lib/audio_tpg_v1_0_0/.cxl.systemverilog.audio_tpg_v1_0_0.audio_tpg_v1_0_0.lin64.cmf 
-- Compiling module pat_gen_engine

Top level modules:
	pat_gen_engine
End time: 15:25:50 on Mar 11,2020, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:audio_tpg_v1_0_0)
==============================================================================

    > Searching for warnings in '.cxl.verilog.audio_tpg_v1_0_0.audio_tpg_v1_0_0.lin64.log'...
    > Generating report file '.cxl.verilog.audio_tpg_v1_0_0.audio_tpg_v1_0_0.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 22.17 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/system_cache_v4_0_6'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/system_cache_v4_0_6'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap system_cache_v4_0_6 /data11/home/marcuscw/Desktop/Lib/system_cache_v4_0_6'...
      output file: '/data11/home/marcuscw/Desktop/Lib/system_cache_v4_0_6/.cxl.vhdl.system_cache_v4_0_6.system_cache_v4_0_6.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap system_cache_v4_0_6 /data11/home/marcuscw/Desktop/Lib/system_cache_v4_0_6'
      return code: '0'

Compiling vhdl library 'system_cache_v4_0_6'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work system_cache_v4_0_6 -f /data11/home/marcuscw/Desktop/Lib/system_cache_v4_0_6/.cxl.vhdl.system_cache_v4_0_6.system_cache_v4_0_6.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/system_cache_v4_0_6/.cxl.vhdl.system_cache_v4_0_6.system_cache_v4_0_6.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work system_cache_v4_0_6 -f /data11/home/marcuscw/Desktop/Lib/system_cache_v4_0_6/.cxl.vhdl.system_cache_v4_0_6.system_cache_v4_0_6.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:system_cache_v4_0_6)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap system_cache_v4_0_6 /data11/home/marcuscw/Desktop/Lib/system_cache_v4_0_6 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:25:51 on Mar 11,2020
vcom -64 -93 -work system_cache_v4_0_6 -f /data11/home/marcuscw/Desktop/Lib/system_cache_v4_0_6/.cxl.vhdl.system_cache_v4_0_6.system_cache_v4_0_6.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling package system_cache_pkg
-- Compiling package body system_cache_pkg
-- Loading package system_cache_pkg
-- Loading package system_cache_pkg
-- Compiling package system_cache_queue_pkg
-- Compiling package body system_cache_queue_pkg
-- Loading package system_cache_queue_pkg
-- Compiling entity carry_and_di
-- Compiling architecture IMP of carry_and_di
-- Compiling entity carry_and
-- Compiling architecture IMP of carry_and
-- Compiling entity carry_and_n
-- Compiling architecture IMP of carry_and_n
-- Compiling entity carry_or
-- Compiling architecture IMP of carry_or
-- Compiling entity carry_or_n
-- Compiling architecture IMP of carry_or_n
-- Compiling entity carry_vec_or
-- Compiling architecture IMP of carry_vec_or
-- Compiling entity carry_vec_and_n
-- Compiling architecture IMP of carry_vec_and_n
-- Compiling entity carry_latch_and
-- Compiling architecture IMP of carry_latch_and
-- Compiling entity carry_latch_and_n
-- Compiling architecture IMP of carry_latch_and_n
-- Compiling entity carry_latch_or
-- Compiling architecture IMP of carry_latch_or
-- Compiling entity carry_latch_or_n
-- Compiling architecture IMP of carry_latch_or_n
-- Compiling entity carry_piperun_step
-- Compiling architecture IMP of carry_piperun_step
-- Compiling entity carry_compare
-- Compiling architecture IMP of carry_compare
-- Compiling entity carry_prio_mux
-- Compiling architecture IMP of carry_prio_mux
-- Compiling entity carry_prio_mux_enable
-- Compiling architecture IMP of carry_prio_mux_enable
-- Compiling entity carry_select_and
-- Compiling architecture IMP of carry_select_and
-- Compiling entity carry_select_and_n
-- Compiling architecture IMP of carry_select_and_n
-- Compiling entity carry_select_or
-- Compiling architecture IMP of carry_select_or
-- Compiling entity carry_select_or_n
-- Compiling architecture IMP of carry_select_or_n
-- Compiling entity carry_compare_const
-- Compiling architecture IMP of carry_compare_const
-- Compiling entity carry_compare_mask
-- Compiling architecture IMP of carry_compare_mask
-- Compiling entity carry_compare_mask_const
-- Compiling architecture IMP of carry_compare_mask_const
-- Compiling entity comparator
-- Compiling architecture IMP of comparator
-- Compiling entity reg_ce
-- Compiling architecture IMP of reg_ce
-- Compiling entity reg_ce_kill
-- Compiling architecture IMP of reg_ce_kill
-- Compiling entity bit_reg_ce
-- Compiling architecture IMP of bit_reg_ce
-- Compiling entity bit_reg_ce_kill
-- Compiling architecture IMP of bit_reg_ce_kill
-- Compiling entity sc_statistics_counters
-- Compiling architecture IMP of sc_statistics_counters
-- Compiling entity sc_stat_latency
-- Loading package system_cache_queue_pkg
-- Compiling architecture IMP of sc_stat_latency
-- Compiling entity sc_srl_fifo_counter
-- Compiling architecture IMP of sc_srl_fifo_counter
-- Compiling entity sc_stat_counter
-- Compiling architecture IMP of sc_stat_counter
-- Compiling entity sc_stat_event
-- Compiling architecture IMP of sc_stat_event
-- Compiling entity sc_m_axi_interface
-- Compiling architecture IMP of sc_m_axi_interface
-- Compiling entity sc_m_ace_interface
-- Compiling architecture IMP of sc_m_ace_interface
-- Compiling entity sc_transaction_ordering
-- Compiling architecture IMP of sc_transaction_ordering
-- Compiling entity sc_crossbar
-- Compiling architecture IMP of sc_crossbar
-- Compiling entity sc_back_end
-- Compiling architecture IMP of sc_back_end
-- Compiling entity sc_ram_module
-- Compiling architecture IMP of sc_ram_module
-- Compiling entity sc_lru_calculate
-- Compiling architecture RTL of sc_lru_calculate
-- Compiling entity sc_lru_module
-- Compiling architecture IMP of sc_lru_module
-- Compiling entity sc_update
-- Compiling architecture IMP of sc_update
-- Compiling entity sc_lookup
-- Compiling architecture IMP of sc_lookup
-- Compiling entity sc_cache_core
-- Compiling architecture IMP of sc_cache_core
-- Compiling entity sc_s_axi_length_generation
-- Compiling architecture IMP of sc_s_axi_length_generation
-- Compiling entity sc_s_axi_a_channel
-- Compiling architecture IMP of sc_s_axi_a_channel
-- Compiling entity sc_s_axi_w_channel
-- Compiling architecture IMP of sc_s_axi_w_channel
-- Compiling entity sc_s_axi_b_channel
-- Compiling architecture IMP of sc_s_axi_b_channel
-- Compiling entity sc_s_axi_r_channel
-- Compiling architecture IMP of sc_s_axi_r_channel
-- Compiling entity sc_s_axi_opt_interface
-- Compiling architecture IMP of sc_s_axi_opt_interface
-- Compiling entity sc_s_axi_gen_interface
-- Compiling architecture IMP of sc_s_axi_gen_interface
-- Compiling entity sc_s_axi_ctrl_interface
-- Compiling architecture IMP of sc_s_axi_ctrl_interface
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/system_cache_v4_0/hdl/system_cache_v4_0_vh_rfs.vhd(50713): Nonresolved signal 'wr_word_idx' may have multiple sources.
  Drivers:
    /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/system_cache_v4_0/hdl/system_cache_v4_0_vh_rfs.vhd(52081):Conditional signal assignment line__52081
    /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/system_cache_v4_0/hdl/system_cache_v4_0_vh_rfs.vhd(51568):Conditional signal assignment line__51568
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/system_cache_v4_0/hdl/system_cache_v4_0_vh_rfs.vhd(50714): Nonresolved signal 'wr_cfg_idx' may have multiple sources.
  Drivers:
    /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/system_cache_v4_0/hdl/system_cache_v4_0_vh_rfs.vhd(52082):Conditional signal assignment line__52082
    /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/system_cache_v4_0/hdl/system_cache_v4_0_vh_rfs.vhd(51569):Conditional signal assignment line__51569
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/system_cache_v4_0/hdl/system_cache_v4_0_vh_rfs.vhd(50718): Nonresolved signal 'wr_cat_idx' may have multiple sources.
  Drivers:
    /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/system_cache_v4_0/hdl/system_cache_v4_0_vh_rfs.vhd(52080):Conditional signal assignment line__52080
    /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/system_cache_v4_0/hdl/system_cache_v4_0_vh_rfs.vhd(51573):Conditional signal assignment line__51573
-- Compiling entity sc_access
-- Compiling architecture IMP of sc_access
-- Compiling entity sc_arbiter
-- Compiling architecture IMP of sc_arbiter
-- Compiling entity sc_front_end
-- Compiling architecture IMP of sc_front_end
-- Compiling entity system_cache
-- Compiling architecture IMP of system_cache
End time: 15:25:53 on Mar 11,2020, Elapsed time: 0:00:02
Errors: 0, Warnings: 3

END_COMPILATION_MESSAGES(questasim:vhdl:system_cache_v4_0_6)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.system_cache_v4_0_6.system_cache_v4_0_6.lin64.log'...
    > Generating report file '.cxl.vhdl.system_cache_v4_0_6.system_cache_v4_0_6.lin64.rpt'...

compile_simlib: 0 error(s), 3 warning(s), 22.40 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/v_smpte_uhdsdi_tx_v1_0_0'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/v_smpte_uhdsdi_tx_v1_0_0'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap v_smpte_uhdsdi_tx_v1_0_0 /data11/home/marcuscw/Desktop/Lib/v_smpte_uhdsdi_tx_v1_0_0'...
      output file: '/data11/home/marcuscw/Desktop/Lib/v_smpte_uhdsdi_tx_v1_0_0/.cxl.vhdl.v_smpte_uhdsdi_tx_v1_0_0.v_smpte_uhdsdi_tx_v1_0_0.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap v_smpte_uhdsdi_tx_v1_0_0 /data11/home/marcuscw/Desktop/Lib/v_smpte_uhdsdi_tx_v1_0_0'
      return code: '0'

Compiling vhdl library 'v_smpte_uhdsdi_tx_v1_0_0'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work v_smpte_uhdsdi_tx_v1_0_0 -f /data11/home/marcuscw/Desktop/Lib/v_smpte_uhdsdi_tx_v1_0_0/.cxl.vhdl.v_smpte_uhdsdi_tx_v1_0_0.v_smpte_uhdsdi_tx_v1_0_0.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/v_smpte_uhdsdi_tx_v1_0_0/.cxl.vhdl.v_smpte_uhdsdi_tx_v1_0_0.v_smpte_uhdsdi_tx_v1_0_0.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work v_smpte_uhdsdi_tx_v1_0_0 -f /data11/home/marcuscw/Desktop/Lib/v_smpte_uhdsdi_tx_v1_0_0/.cxl.vhdl.v_smpte_uhdsdi_tx_v1_0_0.v_smpte_uhdsdi_tx_v1_0_0.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:v_smpte_uhdsdi_tx_v1_0_0)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap v_smpte_uhdsdi_tx_v1_0_0 /data11/home/marcuscw/Desktop/Lib/v_smpte_uhdsdi_tx_v1_0_0 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:25:53 on Mar 11,2020
vcom -64 -93 -work v_smpte_uhdsdi_tx_v1_0_0 -f /data11/home/marcuscw/Desktop/Lib/v_smpte_uhdsdi_tx_v1_0_0/.cxl.vhdl.v_smpte_uhdsdi_tx_v1_0_0.v_smpte_uhdsdi_tx_v1_0_0.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_SIGNED
-- Compiling entity cross_clk_reg
-- Compiling architecture rtl of cross_clk_reg
-- Compiling entity cross_clk_bus
-- Compiling architecture rtl of cross_clk_bus
-- Compiling entity map_pulse
-- Compiling architecture struct of map_pulse
End time: 15:25:54 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:v_smpte_uhdsdi_tx_v1_0_0)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.v_smpte_uhdsdi_tx_v1_0_0.v_smpte_uhdsdi_tx_v1_0_0.lin64.log'...
    > Generating report file '.cxl.vhdl.v_smpte_uhdsdi_tx_v1_0_0.v_smpte_uhdsdi_tx_v1_0_0.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 22.62 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/v_smpte_uhdsdi_tx_v1_0_0'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/v_smpte_uhdsdi_tx_v1_0_0'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap v_smpte_uhdsdi_tx_v1_0_0 /data11/home/marcuscw/Desktop/Lib/v_smpte_uhdsdi_tx_v1_0_0'...
      output file: '/data11/home/marcuscw/Desktop/Lib/v_smpte_uhdsdi_tx_v1_0_0/.cxl.verilog.v_smpte_uhdsdi_tx_v1_0_0.v_smpte_uhdsdi_tx_v1_0_0.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap v_smpte_uhdsdi_tx_v1_0_0 /data11/home/marcuscw/Desktop/Lib/v_smpte_uhdsdi_tx_v1_0_0'
      return code: '0'

Compiling verilog library 'v_smpte_uhdsdi_tx_v1_0_0'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work v_smpte_uhdsdi_tx_v1_0_0 -f /data11/home/marcuscw/Desktop/Lib/v_smpte_uhdsdi_tx_v1_0_0/.cxl.verilog.v_smpte_uhdsdi_tx_v1_0_0.v_smpte_uhdsdi_tx_v1_0_0.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/v_smpte_uhdsdi_tx_v1_0_0/.cxl.verilog.v_smpte_uhdsdi_tx_v1_0_0.v_smpte_uhdsdi_tx_v1_0_0.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work v_smpte_uhdsdi_tx_v1_0_0 -f /data11/home/marcuscw/Desktop/Lib/v_smpte_uhdsdi_tx_v1_0_0/.cxl.verilog.v_smpte_uhdsdi_tx_v1_0_0.v_smpte_uhdsdi_tx_v1_0_0.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:v_smpte_uhdsdi_tx_v1_0_0)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap v_smpte_uhdsdi_tx_v1_0_0 /data11/home/marcuscw/Desktop/Lib/v_smpte_uhdsdi_tx_v1_0_0 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:25:54 on Mar 11,2020
vlog -64 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -work v_smpte_uhdsdi_tx_v1_0_0 -f /data11/home/marcuscw/Desktop/Lib/v_smpte_uhdsdi_tx_v1_0_0/.cxl.verilog.v_smpte_uhdsdi_tx_v1_0_0.v_smpte_uhdsdi_tx_v1_0_0.lin64.cmf 
-- Compiling module v_smpte_uhdsdi_tx_v1_0_0_edh_anc_rx
-- Compiling module v_smpte_uhdsdi_tx_v1_0_0_edh_flags
-- Compiling module v_smpte_uhdsdi_tx_v1_0_0_edh_loc
-- Compiling module v_smpte_uhdsdi_tx_v1_0_0_edh_processor
-- Compiling module v_smpte_uhdsdi_tx_v1_0_0_mux
-- Compiling module v_smpte_uhdsdi_tx_v1_0_0_bitrep_20b
-- Compiling module v_smpte_uhdsdi_tx_v1_0_0_edh_video_decode
-- Compiling module v_smpte_uhdsdi_tx_v1_0_0_edh_autodetect
-- Compiling module v_smpte_uhdsdi_tx_v1_0_0_edh_tx
-- Compiling module v_smpte_uhdsdi_tx_v1_0_0_edh_rx
-- Compiling module v_smpte_uhdsdi_tx_v1_0_0_channel
-- Compiling module v_smpte_uhdsdi_tx_v1_0_0_output
-- Compiling module v_smpte_uhdsdi_tx_v1_0_0_syncbit_insert
-- Compiling module v_smpte_uhdsdi_tx_v1_0_0_trsgen
-- Compiling module v_smpte_uhdsdi_tx_v1_0_0_crc2
-- Compiling module v_smpte_uhdsdi_tx_v1_0_0_insert_crc
-- Compiling module v_smpte_uhdsdi_tx_v1_0_0_scrambler
-- Compiling module v_smpte_uhdsdi_tx_v1_0_0_edh_crc16
-- Compiling module v_smpte_uhdsdi_tx_v1_0_0_st352_pid_insert
-- Compiling module v_smpte_uhdsdi_tx_v1_0_0_edh_trs_detect
-- Compiling module v_smpte_uhdsdi_tx_v1_0_0_edh_fly_horz
-- Compiling module v_smpte_uhdsdi_tx_v1_0_0_insert_ln
-- Compiling module v_smpte_uhdsdi_tx_v1_0_0_edh_fly_fsm
-- Compiling module v_smpte_uhdsdi_tx_v1_0_0_s00_axi
-- Compiling module v_smpte_uhdsdi_tx_v1_0_0_edh_errcnt
-- Compiling module v_smpte_uhdsdi_tx_v1_0_0_edh_crc
-- Compiling module v_smpte_uhdsdi_tx_v1_0_0_edh_flywheel
-- Compiling module v_smpte_uhdsdi_tx_v1_0_0_encoder
-- Compiling module v_smpte_uhdsdi_tx_v1_0_0_edh_fly_vert
-- Compiling module v_smpte_uhdsdi_tx_v1_0_0_edh_fly_field
-- Compiling module v_smpte_uhdsdi_tx_v1_0_0_tx
-- Compiling module v_smpte_uhdsdi_tx_v1_0_0

Top level modules:
	v_smpte_uhdsdi_tx_v1_0_0
End time: 15:25:55 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:v_smpte_uhdsdi_tx_v1_0_0)
==============================================================================

    > Searching for warnings in '.cxl.verilog.v_smpte_uhdsdi_tx_v1_0_0.v_smpte_uhdsdi_tx_v1_0_0.lin64.log'...
    > Generating report file '.cxl.verilog.v_smpte_uhdsdi_tx_v1_0_0.v_smpte_uhdsdi_tx_v1_0_0.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 22.85 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/picxo'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/picxo'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap picxo /data11/home/marcuscw/Desktop/Lib/picxo'...
      output file: '/data11/home/marcuscw/Desktop/Lib/picxo/.cxl.vhdl.picxo.picxo.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap picxo /data11/home/marcuscw/Desktop/Lib/picxo'
      return code: '0'

Compiling vhdl library 'picxo'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work picxo -f /data11/home/marcuscw/Desktop/Lib/picxo/.cxl.vhdl.picxo.picxo.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/picxo/.cxl.vhdl.picxo.picxo.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work picxo -f /data11/home/marcuscw/Desktop/Lib/picxo/.cxl.vhdl.picxo.picxo.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:picxo)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap picxo /data11/home/marcuscw/Desktop/Lib/picxo 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:25:56 on Mar 11,2020
vcom -64 -93 -work picxo -f /data11/home/marcuscw/Desktop/Lib/picxo/.cxl.vhdl.picxo.picxo.lin64.cmf 
-- Loading package STANDARD
End time: 15:25:57 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:picxo)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.picxo.picxo.lin64.log'...
    > Generating report file '.cxl.vhdl.picxo.picxo.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 23.08 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/hdcp_keymngmt_blk_v1_0_0'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/hdcp_keymngmt_blk_v1_0_0'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap hdcp_keymngmt_blk_v1_0_0 /data11/home/marcuscw/Desktop/Lib/hdcp_keymngmt_blk_v1_0_0'...
      output file: '/data11/home/marcuscw/Desktop/Lib/hdcp_keymngmt_blk_v1_0_0/.cxl.verilog.hdcp_keymngmt_blk_v1_0_0.hdcp_keymngmt_blk_v1_0_0.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap hdcp_keymngmt_blk_v1_0_0 /data11/home/marcuscw/Desktop/Lib/hdcp_keymngmt_blk_v1_0_0'
      return code: '0'

Compiling verilog library 'hdcp_keymngmt_blk_v1_0_0'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work hdcp_keymngmt_blk_v1_0_0 -f /data11/home/marcuscw/Desktop/Lib/hdcp_keymngmt_blk_v1_0_0/.cxl.verilog.hdcp_keymngmt_blk_v1_0_0.hdcp_keymngmt_blk_v1_0_0.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/hdcp_keymngmt_blk_v1_0_0/.cxl.verilog.hdcp_keymngmt_blk_v1_0_0.hdcp_keymngmt_blk_v1_0_0.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work hdcp_keymngmt_blk_v1_0_0 -f /data11/home/marcuscw/Desktop/Lib/hdcp_keymngmt_blk_v1_0_0/.cxl.verilog.hdcp_keymngmt_blk_v1_0_0.hdcp_keymngmt_blk_v1_0_0.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:hdcp_keymngmt_blk_v1_0_0)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap hdcp_keymngmt_blk_v1_0_0 /data11/home/marcuscw/Desktop/Lib/hdcp_keymngmt_blk_v1_0_0 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:25:57 on Mar 11,2020
vlog -64 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -work hdcp_keymngmt_blk_v1_0_0 -f /data11/home/marcuscw/Desktop/Lib/hdcp_keymngmt_blk_v1_0_0/.cxl.verilog.hdcp_keymngmt_blk_v1_0_0.hdcp_keymngmt_blk_v1_0_0.lin64.cmf 
-- Compiling module hdcp_keymngmt_blk_v1_0_0_sync_ff
-- Compiling module hdcp_keymngmt_blk_v1_0_0_dpram_2clk
-- Compiling module hdcp_keymngmt_blk_v1_0_0_keystore
-- Compiling module hdcp_keymngmt_blk_v1_0_0

Top level modules:
	hdcp_keymngmt_blk_v1_0_0
End time: 15:25:58 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:hdcp_keymngmt_blk_v1_0_0)
==============================================================================

    > Searching for warnings in '.cxl.verilog.hdcp_keymngmt_blk_v1_0_0.hdcp_keymngmt_blk_v1_0_0.lin64.log'...
    > Generating report file '.cxl.verilog.hdcp_keymngmt_blk_v1_0_0.hdcp_keymngmt_blk_v1_0_0.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 23.30 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/xlconstant_v1_1_6'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/xlconstant_v1_1_6'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap xlconstant_v1_1_6 /data11/home/marcuscw/Desktop/Lib/xlconstant_v1_1_6'...
      output file: '/data11/home/marcuscw/Desktop/Lib/xlconstant_v1_1_6/.cxl.verilog.xlconstant_v1_1_6.xlconstant_v1_1_6.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap xlconstant_v1_1_6 /data11/home/marcuscw/Desktop/Lib/xlconstant_v1_1_6'
      return code: '0'

Compiling verilog library 'xlconstant_v1_1_6'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work xlconstant_v1_1_6 -f /data11/home/marcuscw/Desktop/Lib/xlconstant_v1_1_6/.cxl.verilog.xlconstant_v1_1_6.xlconstant_v1_1_6.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/xlconstant_v1_1_6/.cxl.verilog.xlconstant_v1_1_6.xlconstant_v1_1_6.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work xlconstant_v1_1_6 -f /data11/home/marcuscw/Desktop/Lib/xlconstant_v1_1_6/.cxl.verilog.xlconstant_v1_1_6.xlconstant_v1_1_6.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:xlconstant_v1_1_6)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap xlconstant_v1_1_6 /data11/home/marcuscw/Desktop/Lib/xlconstant_v1_1_6 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:25:58 on Mar 11,2020
vlog -64 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -work xlconstant_v1_1_6 -f /data11/home/marcuscw/Desktop/Lib/xlconstant_v1_1_6/.cxl.verilog.xlconstant_v1_1_6.xlconstant_v1_1_6.lin64.cmf 
-- Compiling module xlconstant_v1_1_6_xlconstant

Top level modules:
	xlconstant_v1_1_6_xlconstant
End time: 15:25:59 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:xlconstant_v1_1_6)
==============================================================================

    > Searching for warnings in '.cxl.verilog.xlconstant_v1_1_6.xlconstant_v1_1_6.lin64.log'...
    > Generating report file '.cxl.verilog.xlconstant_v1_1_6.xlconstant_v1_1_6.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 23.53 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/gtwizard_ultrascale_v1_7_6'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/gtwizard_ultrascale_v1_7_6'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap gtwizard_ultrascale_v1_7_6 /data11/home/marcuscw/Desktop/Lib/gtwizard_ultrascale_v1_7_6'...
      output file: '/data11/home/marcuscw/Desktop/Lib/gtwizard_ultrascale_v1_7_6/.cxl.verilog.gtwizard_ultrascale_v1_7_6.gtwizard_ultrascale_v1_7_6.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap gtwizard_ultrascale_v1_7_6 /data11/home/marcuscw/Desktop/Lib/gtwizard_ultrascale_v1_7_6'
      return code: '0'

Compiling verilog library 'gtwizard_ultrascale_v1_7_6'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work gtwizard_ultrascale_v1_7_6 -f /data11/home/marcuscw/Desktop/Lib/gtwizard_ultrascale_v1_7_6/.cxl.verilog.gtwizard_ultrascale_v1_7_6.gtwizard_ultrascale_v1_7_6.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/gtwizard_ultrascale_v1_7_6/.cxl.verilog.gtwizard_ultrascale_v1_7_6.gtwizard_ultrascale_v1_7_6.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work gtwizard_ultrascale_v1_7_6 -f /data11/home/marcuscw/Desktop/Lib/gtwizard_ultrascale_v1_7_6/.cxl.verilog.gtwizard_ultrascale_v1_7_6.gtwizard_ultrascale_v1_7_6.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:gtwizard_ultrascale_v1_7_6)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap gtwizard_ultrascale_v1_7_6 /data11/home/marcuscw/Desktop/Lib/gtwizard_ultrascale_v1_7_6 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:25:59 on Mar 11,2020
vlog -64 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -work gtwizard_ultrascale_v1_7_6 -f /data11/home/marcuscw/Desktop/Lib/gtwizard_ultrascale_v1_7_6/.cxl.verilog.gtwizard_ultrascale_v1_7_6.gtwizard_ultrascale_v1_7_6.lin64.cmf 
-- Compiling module gtwizard_ultrascale_v1_7_6_bit_synchronizer
-- Compiling module gtwizard_ultrascale_v1_7_6_gte4_drp_arb
-- Compiling module gtwizard_ultrascale_v1_7_6_gthe4_delay_powergood
-- Compiling module gtwizard_ultrascale_v1_7_6_gtye4_delay_powergood
-- Compiling module gtwizard_ultrascale_v1_7_6_gthe3_cpll_cal
-- Compiling module gtwizard_ultrascale_v1_7_6_gthe3_cpll_cal_freq_counter
-- Compiling module gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal
-- Compiling module gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_rx
-- Compiling module gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx
-- Compiling module gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_freq_counter
-- Compiling module gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal
-- Compiling module gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_rx
-- Compiling module gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_tx
-- Compiling module gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_freq_counter
-- Compiling module gtwizard_ultrascale_v1_7_6_gtwiz_buffbypass_rx
-- Compiling module gtwizard_ultrascale_v1_7_6_gtwiz_buffbypass_tx
-- Compiling module gtwizard_ultrascale_v1_7_6_gtwiz_reset
-- Compiling module gtwizard_ultrascale_v1_7_6_gtwiz_userclk_rx
-- Compiling module gtwizard_ultrascale_v1_7_6_gtwiz_userclk_tx
-- Compiling module gtwizard_ultrascale_v1_7_6_gtwiz_userdata_rx
-- Compiling module gtwizard_ultrascale_v1_7_6_gtwiz_userdata_tx
-- Compiling module gtwizard_ultrascale_v1_7_6_reset_synchronizer
-- Compiling module gtwizard_ultrascale_v1_7_6_reset_inv_synchronizer

Top level modules:
	gtwizard_ultrascale_v1_7_6_gthe4_delay_powergood
	gtwizard_ultrascale_v1_7_6_gtye4_delay_powergood
	gtwizard_ultrascale_v1_7_6_gthe3_cpll_cal
	gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal
	gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal
	gtwizard_ultrascale_v1_7_6_gtwiz_buffbypass_rx
	gtwizard_ultrascale_v1_7_6_gtwiz_buffbypass_tx
	gtwizard_ultrascale_v1_7_6_gtwiz_reset
	gtwizard_ultrascale_v1_7_6_gtwiz_userclk_rx
	gtwizard_ultrascale_v1_7_6_gtwiz_userclk_tx
	gtwizard_ultrascale_v1_7_6_gtwiz_userdata_rx
	gtwizard_ultrascale_v1_7_6_gtwiz_userdata_tx
End time: 15:26:00 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:gtwizard_ultrascale_v1_7_6)
==============================================================================

    > Searching for warnings in '.cxl.verilog.gtwizard_ultrascale_v1_7_6.gtwizard_ultrascale_v1_7_6.lin64.log'...
    > Generating report file '.cxl.verilog.gtwizard_ultrascale_v1_7_6.gtwizard_ultrascale_v1_7_6.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 23.76 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/hdcp22_cipher_v1_0_3'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/hdcp22_cipher_v1_0_3'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap hdcp22_cipher_v1_0_3 /data11/home/marcuscw/Desktop/Lib/hdcp22_cipher_v1_0_3'...
      output file: '/data11/home/marcuscw/Desktop/Lib/hdcp22_cipher_v1_0_3/.cxl.verilog.hdcp22_cipher_v1_0_3.hdcp22_cipher_v1_0_3.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap hdcp22_cipher_v1_0_3 /data11/home/marcuscw/Desktop/Lib/hdcp22_cipher_v1_0_3'
      return code: '0'

Compiling verilog library 'hdcp22_cipher_v1_0_3'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 -L hdcp22_cipher_v1_0_3 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -sv -svinputport=relaxed -work hdcp22_cipher_v1_0_3 -f /data11/home/marcuscw/Desktop/Lib/hdcp22_cipher_v1_0_3/.cxl.systemverilog.hdcp22_cipher_v1_0_3.hdcp22_cipher_v1_0_3.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/hdcp22_cipher_v1_0_3/.cxl.verilog.hdcp22_cipher_v1_0_3.hdcp22_cipher_v1_0_3.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 -L hdcp22_cipher_v1_0_3 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -sv -svinputport=relaxed -work hdcp22_cipher_v1_0_3 -f /data11/home/marcuscw/Desktop/Lib/hdcp22_cipher_v1_0_3/.cxl.systemverilog.hdcp22_cipher_v1_0_3.hdcp22_cipher_v1_0_3.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:hdcp22_cipher_v1_0_3)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap hdcp22_cipher_v1_0_3 /data11/home/marcuscw/Desktop/Lib/hdcp22_cipher_v1_0_3 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:26:00 on Mar 11,2020
vlog -64 -L hdcp22_cipher_v1_0_3 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -sv -svinputport=relaxed -work hdcp22_cipher_v1_0_3 -f /data11/home/marcuscw/Desktop/Lib/hdcp22_cipher_v1_0_3/.cxl.systemverilog.hdcp22_cipher_v1_0_3.hdcp22_cipher_v1_0_3.lin64.cmf 

Top level modules:
End time: 15:26:01 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:hdcp22_cipher_v1_0_3)
==============================================================================

    > Searching for warnings in '.cxl.verilog.hdcp22_cipher_v1_0_3.hdcp22_cipher_v1_0_3.lin64.log'...
    > Generating report file '.cxl.verilog.hdcp22_cipher_v1_0_3.hdcp22_cipher_v1_0_3.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 23.98 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/fit_timer_v2_0_10'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/fit_timer_v2_0_10'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap fit_timer_v2_0_10 /data11/home/marcuscw/Desktop/Lib/fit_timer_v2_0_10'...
      output file: '/data11/home/marcuscw/Desktop/Lib/fit_timer_v2_0_10/.cxl.vhdl.fit_timer_v2_0_10.fit_timer_v2_0_10.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap fit_timer_v2_0_10 /data11/home/marcuscw/Desktop/Lib/fit_timer_v2_0_10'
      return code: '0'

Compiling vhdl library 'fit_timer_v2_0_10'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work fit_timer_v2_0_10 -f /data11/home/marcuscw/Desktop/Lib/fit_timer_v2_0_10/.cxl.vhdl.fit_timer_v2_0_10.fit_timer_v2_0_10.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/fit_timer_v2_0_10/.cxl.vhdl.fit_timer_v2_0_10.fit_timer_v2_0_10.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work fit_timer_v2_0_10 -f /data11/home/marcuscw/Desktop/Lib/fit_timer_v2_0_10/.cxl.vhdl.fit_timer_v2_0_10.fit_timer_v2_0_10.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:fit_timer_v2_0_10)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap fit_timer_v2_0_10 /data11/home/marcuscw/Desktop/Lib/fit_timer_v2_0_10 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:26:02 on Mar 11,2020
vcom -64 -93 -work fit_timer_v2_0_10 -f /data11/home/marcuscw/Desktop/Lib/fit_timer_v2_0_10/.cxl.vhdl.fit_timer_v2_0_10.fit_timer_v2_0_10.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity Divide_part
-- Compiling architecture VHDL_RTL of Divide_part
-- Compiling entity FIT_timer
-- Loading entity Divide_part
-- Compiling architecture VHDL_RTL of FIT_timer
End time: 15:26:03 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:fit_timer_v2_0_10)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.fit_timer_v2_0_10.fit_timer_v2_0_10.lin64.log'...
    > Generating report file '.cxl.vhdl.fit_timer_v2_0_10.fit_timer_v2_0_10.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 24.21 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/sim_rst_gen_v1_0_2'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/sim_rst_gen_v1_0_2'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap sim_rst_gen_v1_0_2 /data11/home/marcuscw/Desktop/Lib/sim_rst_gen_v1_0_2'...
      output file: '/data11/home/marcuscw/Desktop/Lib/sim_rst_gen_v1_0_2/.cxl.verilog.sim_rst_gen_v1_0_2.sim_rst_gen_v1_0_2.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap sim_rst_gen_v1_0_2 /data11/home/marcuscw/Desktop/Lib/sim_rst_gen_v1_0_2'
      return code: '0'

Compiling verilog library 'sim_rst_gen_v1_0_2'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work sim_rst_gen_v1_0_2 -f /data11/home/marcuscw/Desktop/Lib/sim_rst_gen_v1_0_2/.cxl.verilog.sim_rst_gen_v1_0_2.sim_rst_gen_v1_0_2.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/sim_rst_gen_v1_0_2/.cxl.verilog.sim_rst_gen_v1_0_2.sim_rst_gen_v1_0_2.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work sim_rst_gen_v1_0_2 -f /data11/home/marcuscw/Desktop/Lib/sim_rst_gen_v1_0_2/.cxl.verilog.sim_rst_gen_v1_0_2.sim_rst_gen_v1_0_2.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:sim_rst_gen_v1_0_2)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap sim_rst_gen_v1_0_2 /data11/home/marcuscw/Desktop/Lib/sim_rst_gen_v1_0_2 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:26:03 on Mar 11,2020
vlog -64 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -work sim_rst_gen_v1_0_2 -f /data11/home/marcuscw/Desktop/Lib/sim_rst_gen_v1_0_2/.cxl.verilog.sim_rst_gen_v1_0_2.sim_rst_gen_v1_0_2.lin64.cmf 
-- Compiling module sim_rst_gen_v1_0_2_sim_rst_gen

Top level modules:
	sim_rst_gen_v1_0_2_sim_rst_gen
End time: 15:26:03 on Mar 11,2020, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:sim_rst_gen_v1_0_2)
==============================================================================

    > Searching for warnings in '.cxl.verilog.sim_rst_gen_v1_0_2.sim_rst_gen_v1_0_2.lin64.log'...
    > Generating report file '.cxl.verilog.sim_rst_gen_v1_0_2.sim_rst_gen_v1_0_2.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 24.43 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/emb_fifo_gen_v1_0_1'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/emb_fifo_gen_v1_0_1'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap emb_fifo_gen_v1_0_1 /data11/home/marcuscw/Desktop/Lib/emb_fifo_gen_v1_0_1'...
      output file: '/data11/home/marcuscw/Desktop/Lib/emb_fifo_gen_v1_0_1/.cxl.verilog.emb_fifo_gen_v1_0_1.emb_fifo_gen_v1_0_1.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap emb_fifo_gen_v1_0_1 /data11/home/marcuscw/Desktop/Lib/emb_fifo_gen_v1_0_1'
      return code: '0'

Compiling verilog library 'emb_fifo_gen_v1_0_1'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 -L emb_fifo_gen_v1_0_1 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -sv -svinputport=relaxed -work emb_fifo_gen_v1_0_1 -f /data11/home/marcuscw/Desktop/Lib/emb_fifo_gen_v1_0_1/.cxl.systemverilog.emb_fifo_gen_v1_0_1.emb_fifo_gen_v1_0_1.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/emb_fifo_gen_v1_0_1/.cxl.verilog.emb_fifo_gen_v1_0_1.emb_fifo_gen_v1_0_1.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 -L emb_fifo_gen_v1_0_1 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -sv -svinputport=relaxed -work emb_fifo_gen_v1_0_1 -f /data11/home/marcuscw/Desktop/Lib/emb_fifo_gen_v1_0_1/.cxl.systemverilog.emb_fifo_gen_v1_0_1.emb_fifo_gen_v1_0_1.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:emb_fifo_gen_v1_0_1)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap emb_fifo_gen_v1_0_1 /data11/home/marcuscw/Desktop/Lib/emb_fifo_gen_v1_0_1 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:26:04 on Mar 11,2020
vlog -64 -L emb_fifo_gen_v1_0_1 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -sv -svinputport=relaxed -work emb_fifo_gen_v1_0_1 -f /data11/home/marcuscw/Desktop/Lib/emb_fifo_gen_v1_0_1/.cxl.systemverilog.emb_fifo_gen_v1_0_1.emb_fifo_gen_v1_0_1.lin64.cmf 
-- Compiling module emb_fifo_gen_v1_0_1

Top level modules:
	emb_fifo_gen_v1_0_1
End time: 15:26:05 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:emb_fifo_gen_v1_0_1)
==============================================================================

    > Searching for warnings in '.cxl.verilog.emb_fifo_gen_v1_0_1.emb_fifo_gen_v1_0_1.lin64.log'...
    > Generating report file '.cxl.verilog.emb_fifo_gen_v1_0_1.emb_fifo_gen_v1_0_1.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 24.66 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/v_hdmi_rx_v2_0_0'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/v_hdmi_rx_v2_0_0'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap v_hdmi_rx_v2_0_0 /data11/home/marcuscw/Desktop/Lib/v_hdmi_rx_v2_0_0'...
      output file: '/data11/home/marcuscw/Desktop/Lib/v_hdmi_rx_v2_0_0/.cxl.verilog.v_hdmi_rx_v2_0_0.v_hdmi_rx_v2_0_0.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap v_hdmi_rx_v2_0_0 /data11/home/marcuscw/Desktop/Lib/v_hdmi_rx_v2_0_0'
      return code: '0'

Compiling verilog library 'v_hdmi_rx_v2_0_0'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 -L v_hdmi_rx_v2_0_0 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -sv -svinputport=relaxed -work v_hdmi_rx_v2_0_0 -f /data11/home/marcuscw/Desktop/Lib/v_hdmi_rx_v2_0_0/.cxl.systemverilog.v_hdmi_rx_v2_0_0.v_hdmi_rx_v2_0_0.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/v_hdmi_rx_v2_0_0/.cxl.verilog.v_hdmi_rx_v2_0_0.v_hdmi_rx_v2_0_0.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 -L v_hdmi_rx_v2_0_0 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -sv -svinputport=relaxed -work v_hdmi_rx_v2_0_0 -f /data11/home/marcuscw/Desktop/Lib/v_hdmi_rx_v2_0_0/.cxl.systemverilog.v_hdmi_rx_v2_0_0.v_hdmi_rx_v2_0_0.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:v_hdmi_rx_v2_0_0)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap v_hdmi_rx_v2_0_0 /data11/home/marcuscw/Desktop/Lib/v_hdmi_rx_v2_0_0 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:26:06 on Mar 11,2020
vlog -64 -L v_hdmi_rx_v2_0_0 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -sv -svinputport=relaxed -work v_hdmi_rx_v2_0_0 -f /data11/home/marcuscw/Desktop/Lib/v_hdmi_rx_v2_0_0/.cxl.systemverilog.v_hdmi_rx_v2_0_0.v_hdmi_rx_v2_0_0.lin64.cmf 
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v2_0/hdl/v_hdmi_rx_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v2_0/hdl/v_hdmi_rx_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v2_0/hdl/v_hdmi_rx_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v2_0/hdl/v_hdmi_rx_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v2_0/hdl/v_hdmi_rx_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v2_0/hdl/v_hdmi_rx_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v2_0/hdl/v_hdmi_rx_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v2_0/hdl/v_hdmi_rx_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v2_0/hdl/v_hdmi_rx_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v2_0/hdl/v_hdmi_rx_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v2_0/hdl/v_hdmi_rx_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v2_0/hdl/v_hdmi_rx_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v2_0/hdl/v_hdmi_rx_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v2_0/hdl/v_hdmi_rx_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v2_0/hdl/v_hdmi_rx_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v2_0/hdl/v_hdmi_rx_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v2_0/hdl/v_hdmi_rx_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v2_0/hdl/v_hdmi_rx_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v2_0/hdl/v_hdmi_rx_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v2_0/hdl/v_hdmi_rx_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v2_0/hdl/v_hdmi_rx_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v2_0/hdl/v_hdmi_rx_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v2_0/hdl/v_hdmi_rx_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v2_0/hdl/v_hdmi_rx_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v2_0/hdl/v_hdmi_rx_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v2_0/hdl/v_hdmi_rx_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v2_0/hdl/v_hdmi_rx_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v2_0/hdl/v_hdmi_rx_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v2_0/hdl/v_hdmi_rx_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v2_0/hdl/v_hdmi_rx_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v2_0/hdl/v_hdmi_rx_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v2_0/hdl/v_hdmi_rx_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v2_0/hdl/v_hdmi_rx_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v2_0/hdl/v_hdmi_rx_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v2_0/hdl/v_hdmi_rx_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v2_0/hdl/v_hdmi_rx_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v2_0/hdl/v_hdmi_rx_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v2_0/hdl/v_hdmi_rx_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v2_0/hdl/v_hdmi_rx_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v2_0/hdl/v_hdmi_rx_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v2_0/hdl/v_hdmi_rx_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v2_0/hdl/v_hdmi_rx_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v2_0/hdl/v_hdmi_rx_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v2_0/hdl/v_hdmi_rx_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v2_0/hdl/v_hdmi_rx_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v2_0/hdl/v_hdmi_rx_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v2_0/hdl/v_hdmi_rx_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v2_0/hdl/v_hdmi_rx_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v2_0/hdl/v_hdmi_rx_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_rx_v2_0/hdl/v_hdmi_rx_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.

Top level modules:
End time: 15:26:07 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 50

END_COMPILATION_MESSAGES(questasim:verilog:v_hdmi_rx_v2_0_0)
==============================================================================

    > Searching for warnings in '.cxl.verilog.v_hdmi_rx_v2_0_0.v_hdmi_rx_v2_0_0.lin64.log'...
    > Generating report file '.cxl.verilog.v_hdmi_rx_v2_0_0.v_hdmi_rx_v2_0_0.lin64.rpt'...

compile_simlib: 0 error(s), 50 warning(s), 24.89 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/blk_mem_gen_v8_3_6'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/blk_mem_gen_v8_3_6'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap blk_mem_gen_v8_3_6 /data11/home/marcuscw/Desktop/Lib/blk_mem_gen_v8_3_6'...
      output file: '/data11/home/marcuscw/Desktop/Lib/blk_mem_gen_v8_3_6/.cxl.verilog.blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap blk_mem_gen_v8_3_6 /data11/home/marcuscw/Desktop/Lib/blk_mem_gen_v8_3_6'
      return code: '0'

Compiling verilog library 'blk_mem_gen_v8_3_6'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work blk_mem_gen_v8_3_6 -f /data11/home/marcuscw/Desktop/Lib/blk_mem_gen_v8_3_6/.cxl.verilog.blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/blk_mem_gen_v8_3_6/.cxl.verilog.blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work blk_mem_gen_v8_3_6 -f /data11/home/marcuscw/Desktop/Lib/blk_mem_gen_v8_3_6/.cxl.verilog.blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:blk_mem_gen_v8_3_6)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap blk_mem_gen_v8_3_6 /data11/home/marcuscw/Desktop/Lib/blk_mem_gen_v8_3_6 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:26:07 on Mar 11,2020
vlog -64 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -work blk_mem_gen_v8_3_6 -f /data11/home/marcuscw/Desktop/Lib/blk_mem_gen_v8_3_6/.cxl.verilog.blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6.lin64.cmf 
-- Compiling module STATE_LOGIC_v8_3
-- Compiling module beh_vlog_muxf7_v8_3
-- Compiling module beh_vlog_ff_clr_v8_3
-- Compiling module beh_vlog_ff_pre_v8_3
-- Compiling module beh_vlog_ff_ce_clr_v8_3
-- Compiling module write_netlist_v8_3
-- Compiling module read_netlist_v8_3
-- Compiling module blk_mem_axi_write_wrapper_beh_v8_3
-- Compiling module blk_mem_axi_read_wrapper_beh_v8_3
-- Compiling module blk_mem_axi_regs_fwd_v8_3
-- Compiling module blk_mem_gen_v8_3_6_output_stage
-- Compiling module blk_mem_gen_v8_3_6_softecc_output_reg_stage
-- Compiling module blk_mem_gen_v8_3_6_mem_module
-- Compiling module blk_mem_gen_v8_3_6

Top level modules:
	blk_mem_gen_v8_3_6
End time: 15:26:08 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:blk_mem_gen_v8_3_6)
==============================================================================

    > Searching for warnings in '.cxl.verilog.blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6.lin64.log'...
    > Generating report file '.cxl.verilog.blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 25.11 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/stm_v1_0'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/stm_v1_0'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap stm_v1_0 /data11/home/marcuscw/Desktop/Lib/stm_v1_0'...
      output file: '/data11/home/marcuscw/Desktop/Lib/stm_v1_0/.cxl.verilog.stm_v1_0.stm_v1_0.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap stm_v1_0 /data11/home/marcuscw/Desktop/Lib/stm_v1_0'
      return code: '0'

Compiling verilog library 'stm_v1_0'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 -L stm_v1_0 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -sv -svinputport=relaxed -work stm_v1_0 -f /data11/home/marcuscw/Desktop/Lib/stm_v1_0/.cxl.systemverilog.stm_v1_0.stm_v1_0.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/stm_v1_0/.cxl.verilog.stm_v1_0.stm_v1_0.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 -L stm_v1_0 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -sv -svinputport=relaxed -work stm_v1_0 -f /data11/home/marcuscw/Desktop/Lib/stm_v1_0/.cxl.systemverilog.stm_v1_0.stm_v1_0.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:stm_v1_0)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap stm_v1_0 /data11/home/marcuscw/Desktop/Lib/stm_v1_0 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:26:09 on Mar 11,2020
vlog -64 -L stm_v1_0 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -sv -svinputport=relaxed -work stm_v1_0 -f /data11/home/marcuscw/Desktop/Lib/stm_v1_0/.cxl.systemverilog.stm_v1_0.stm_v1_0.lin64.cmf 
-- Compiling module stma_v1_0_0_fifo_lut
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stma_v1_0/hdl/stma_v1_0_rfs.sv(244): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stma_v1_0/hdl/stma_v1_0_rfs.sv(245): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stma_v1_0/hdl/stma_v1_0_rfs.sv(246): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stma_v1_0/hdl/stma_v1_0_rfs.sv(247): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stma_v1_0/hdl/stma_v1_0_rfs.sv(248): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stma_v1_0/hdl/stma_v1_0_rfs.sv(248): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stma_v1_0/hdl/stma_v1_0_rfs.sv(249): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stma_v1_0/hdl/stma_v1_0_rfs.sv(250): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stma_v1_0/hdl/stma_v1_0_rfs.sv(251): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stma_v1_0/hdl/stma_v1_0_rfs.sv(254): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stma_v1_0/hdl/stma_v1_0_rfs.sv(257): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stma_v1_0/hdl/stma_v1_0_rfs.sv(264): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stma_v1_0/hdl/stma_v1_0_rfs.sv(265): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stma_v1_0/hdl/stma_v1_0_rfs.sv(266): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stma_v1_0/hdl/stma_v1_0_rfs.sv(275): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stma_v1_0/hdl/stma_v1_0_rfs.sv(276): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stma_v1_0/hdl/stma_v1_0_rfs.sv(277): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stma_v1_0/hdl/stma_v1_0_rfs.sv(278): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stma_v1_0/hdl/stma_v1_0_rfs.sv(295): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stma_v1_0/hdl/stma_v1_0_rfs.sv(296): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stma_v1_0/hdl/stma_v1_0_rfs.sv(298): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stma_v1_0/hdl/stma_v1_0_rfs.sv(301): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stma_v1_0/hdl/stma_v1_0_rfs.sv(304): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stma_v1_0/hdl/stma_v1_0_rfs.sv(305): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stma_v1_0/hdl/stma_v1_0_rfs.sv(306): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stma_v1_0/hdl/stma_v1_0_rfs.sv(322): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stma_v1_0/hdl/stma_v1_0_rfs.sv(325): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stma_v1_0/hdl/stma_v1_0_rfs.sv(328): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stma_v1_0/hdl/stma_v1_0_rfs.sv(329): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stma_v1_0/hdl/stma_v1_0_rfs.sv(476): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stma_v1_0/hdl/stma_v1_0_rfs.sv(477): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stma_v1_0/hdl/stma_v1_0_rfs.sv(478): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stma_v1_0/hdl/stma_v1_0_rfs.sv(478): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stma_v1_0/hdl/stma_v1_0_rfs.sv(480): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stma_v1_0/hdl/stma_v1_0_rfs.sv(481): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
-- Compiling module stma_v1_0_0_fifo_bram
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stma_v1_0/hdl/stma_v1_0_rfs.sv(713): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stma_v1_0/hdl/stma_v1_0_rfs.sv(714): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stma_v1_0/hdl/stma_v1_0_rfs.sv(715): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stma_v1_0/hdl/stma_v1_0_rfs.sv(750): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stma_v1_0/hdl/stma_v1_0_rfs.sv(751): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
-- Compiling module stma_v1_0_0_simple_dport_bram_rst
-- Compiling module stma_v1_0_0_c2h
-- Compiling module stma_v1_0_0_h2c
-- Compiling module stma_v1_0_0_top

Top level modules:
	stma_v1_0_0_top
End time: 15:26:09 on Mar 11,2020, Elapsed time: 0:00:00
Errors: 0, Warnings: 40

END_COMPILATION_MESSAGES(questasim:verilog:stm_v1_0)
==============================================================================

    > Searching for warnings in '.cxl.verilog.stm_v1_0.stm_v1_0.lin64.log'...
    > Generating report file '.cxl.verilog.stm_v1_0.stm_v1_0.lin64.rpt'...

compile_simlib: 0 error(s), 40 warning(s), 25.34 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/uhdsdi_gt_v1_0_3'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/uhdsdi_gt_v1_0_3'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap uhdsdi_gt_v1_0_3 /data11/home/marcuscw/Desktop/Lib/uhdsdi_gt_v1_0_3'...
      output file: '/data11/home/marcuscw/Desktop/Lib/uhdsdi_gt_v1_0_3/.cxl.vhdl.uhdsdi_gt_v1_0_3.uhdsdi_gt_v1_0_3.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap uhdsdi_gt_v1_0_3 /data11/home/marcuscw/Desktop/Lib/uhdsdi_gt_v1_0_3'
      return code: '0'

Compiling vhdl library 'uhdsdi_gt_v1_0_3'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work uhdsdi_gt_v1_0_3 -f /data11/home/marcuscw/Desktop/Lib/uhdsdi_gt_v1_0_3/.cxl.vhdl.uhdsdi_gt_v1_0_3.uhdsdi_gt_v1_0_3.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/uhdsdi_gt_v1_0_3/.cxl.vhdl.uhdsdi_gt_v1_0_3.uhdsdi_gt_v1_0_3.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work uhdsdi_gt_v1_0_3 -f /data11/home/marcuscw/Desktop/Lib/uhdsdi_gt_v1_0_3/.cxl.vhdl.uhdsdi_gt_v1_0_3.uhdsdi_gt_v1_0_3.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:uhdsdi_gt_v1_0_3)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap uhdsdi_gt_v1_0_3 /data11/home/marcuscw/Desktop/Lib/uhdsdi_gt_v1_0_3 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:26:10 on Mar 11,2020
vcom -64 -93 -work uhdsdi_gt_v1_0_3 -f /data11/home/marcuscw/Desktop/Lib/uhdsdi_gt_v1_0_3/.cxl.vhdl.uhdsdi_gt_v1_0_3.uhdsdi_gt_v1_0_3.lin64.cmf 
-- Loading package STANDARD
End time: 15:26:11 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:uhdsdi_gt_v1_0_3)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.uhdsdi_gt_v1_0_3.uhdsdi_gt_v1_0_3.lin64.log'...
    > Generating report file '.cxl.vhdl.uhdsdi_gt_v1_0_3.uhdsdi_gt_v1_0_3.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 25.57 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/uhdsdi_gt_v1_0_3'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/uhdsdi_gt_v1_0_3'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap uhdsdi_gt_v1_0_3 /data11/home/marcuscw/Desktop/Lib/uhdsdi_gt_v1_0_3'...
      output file: '/data11/home/marcuscw/Desktop/Lib/uhdsdi_gt_v1_0_3/.cxl.verilog.uhdsdi_gt_v1_0_3.uhdsdi_gt_v1_0_3.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap uhdsdi_gt_v1_0_3 /data11/home/marcuscw/Desktop/Lib/uhdsdi_gt_v1_0_3'
      return code: '0'

Compiling verilog library 'uhdsdi_gt_v1_0_3'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work uhdsdi_gt_v1_0_3 -f /data11/home/marcuscw/Desktop/Lib/uhdsdi_gt_v1_0_3/.cxl.verilog.uhdsdi_gt_v1_0_3.uhdsdi_gt_v1_0_3.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/uhdsdi_gt_v1_0_3/.cxl.verilog.uhdsdi_gt_v1_0_3.uhdsdi_gt_v1_0_3.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work uhdsdi_gt_v1_0_3 -f /data11/home/marcuscw/Desktop/Lib/uhdsdi_gt_v1_0_3/.cxl.verilog.uhdsdi_gt_v1_0_3.uhdsdi_gt_v1_0_3.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:uhdsdi_gt_v1_0_3)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap uhdsdi_gt_v1_0_3 /data11/home/marcuscw/Desktop/Lib/uhdsdi_gt_v1_0_3 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:26:11 on Mar 11,2020
vlog -64 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -work uhdsdi_gt_v1_0_3 -f /data11/home/marcuscw/Desktop/Lib/uhdsdi_gt_v1_0_3/.cxl.verilog.uhdsdi_gt_v1_0_3.uhdsdi_gt_v1_0_3.lin64.cmf 
-- Compiling module uhdsdi_drp_control
-- Compiling module uhdsdi_rate_detect
-- Compiling module uhdsdi_control
-- Compiling module uhdsdi_rx_control
-- Compiling module uhdsdi_tx_control
-- Compiling module uhdsdi_gt_sync_block
-- Compiling module uhdsdi_drp_control_fsm
-- Compiling module gtwizard_ultrascale_v1_7_1_bit_synchronizer
-- Compiling module gtwizard_ultrascale_v1_7_1_gte4_drp_arb
-- Compiling module gtwizard_ultrascale_v1_7_1_gthe3_cpll_cal_freq_counter
-- Compiling module gtwizard_ultrascale_v1_7_1_gthe3_cpll_cal
-- Compiling module gtwizard_ultrascale_v1_7_1_gthe4_cpll_cal_freq_counter
-- Compiling module gtwizard_ultrascale_v1_7_1_gthe4_cpll_cal
-- Compiling module gtwizard_ultrascale_v1_7_1_gthe4_cpll_cal_rx
-- Compiling module gtwizard_ultrascale_v1_7_1_gthe4_cpll_cal_tx
-- Compiling module gtwizard_ultrascale_v1_7_1_gthe4_delay_powergood
-- Compiling module gtwizard_ultrascale_v1_7_1_gtwiz_buffbypass_rx
-- Compiling module gtwizard_ultrascale_v1_7_1_gtwiz_buffbypass_tx
-- Compiling module gtwizard_ultrascale_v1_7_1_gtwiz_reset
-- Compiling module gtwizard_ultrascale_v1_7_1_gtwiz_userclk_rx
-- Compiling module gtwizard_ultrascale_v1_7_1_gtwiz_userclk_tx
-- Compiling module gtwizard_ultrascale_v1_7_1_gtwiz_userdata_rx
-- Compiling module gtwizard_ultrascale_v1_7_1_gtwiz_userdata_tx
-- Compiling module gtwizard_ultrascale_v1_7_1_gtye4_cpll_cal_freq_counter
-- Compiling module gtwizard_ultrascale_v1_7_1_gtye4_cpll_cal
-- Compiling module gtwizard_ultrascale_v1_7_1_gtye4_cpll_cal_rx
-- Compiling module gtwizard_ultrascale_v1_7_1_gtye4_cpll_cal_tx
-- Compiling module gtwizard_ultrascale_v1_7_1_gtye4_delay_powergood
-- Compiling module gtwizard_ultrascale_v1_7_1_reset_inv_synchronizer
-- Compiling module gtwizard_ultrascale_v1_7_1_reset_synchronizer
-- Compiling module uhdsdi_gtwiz_gtwizard_top
-- Compiling module gtwizard_ultrascale_v1_7_1_gthe4_channel
-- Compiling module uhdsdi_gtwiz_gthe4
-- Compiling module uhdsdi_gtwiz_gthe4_channel_wrapper
-- Compiling module uhdsdi_gtwiz_gtwizard_gthe4
-- Compiling module uhdsdi_gthe4_common
-- Compiling module uhdsdi_gthe4_common_wrapper
-- Compiling module gtwizard_ultrascale_v1_7_1_gtye4_channel
-- Compiling module uhdsdi_gtwiz_gtye4
-- Compiling module uhdsdi_gtwiz_gtye4_channel_wrapper
-- Compiling module uhdsdi_gtwiz_gtwizard_gtye4
-- Compiling module gtwizard_ultrascale_v1_7_1_gtye4_common
-- Compiling module uhdsdi_gtwiz_gtye4_common_wrapper
-- Compiling module uhdsdi_multigt_wrapper

Top level modules:
	uhdsdi_control
	uhdsdi_multigt_wrapper
End time: 15:26:12 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:uhdsdi_gt_v1_0_3)
==============================================================================

    > Searching for warnings in '.cxl.verilog.uhdsdi_gt_v1_0_3.uhdsdi_gt_v1_0_3.lin64.log'...
    > Generating report file '.cxl.verilog.uhdsdi_gt_v1_0_3.uhdsdi_gt_v1_0_3.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 25.79 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/gigantic_mux'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/gigantic_mux'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap gigantic_mux /data11/home/marcuscw/Desktop/Lib/gigantic_mux'...
      output file: '/data11/home/marcuscw/Desktop/Lib/gigantic_mux/.cxl.verilog.gigantic_mux.gigantic_mux.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap gigantic_mux /data11/home/marcuscw/Desktop/Lib/gigantic_mux'
      return code: '0'

Compiling verilog library 'gigantic_mux'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work gigantic_mux -f /data11/home/marcuscw/Desktop/Lib/gigantic_mux/.cxl.verilog.gigantic_mux.gigantic_mux.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/gigantic_mux/.cxl.verilog.gigantic_mux.gigantic_mux.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work gigantic_mux -f /data11/home/marcuscw/Desktop/Lib/gigantic_mux/.cxl.verilog.gigantic_mux.gigantic_mux.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:gigantic_mux)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap gigantic_mux /data11/home/marcuscw/Desktop/Lib/gigantic_mux 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:26:13 on Mar 11,2020
vlog -64 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -work gigantic_mux -f /data11/home/marcuscw/Desktop/Lib/gigantic_mux/.cxl.verilog.gigantic_mux.gigantic_mux.lin64.cmf 

Top level modules:
End time: 15:26:14 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:gigantic_mux)
==============================================================================

    > Searching for warnings in '.cxl.verilog.gigantic_mux.gigantic_mux.lin64.log'...
    > Generating report file '.cxl.verilog.gigantic_mux.gigantic_mux.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 26.02 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/ai_pl_trig'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/ai_pl_trig'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap ai_pl_trig /data11/home/marcuscw/Desktop/Lib/ai_pl_trig'...
      output file: '/data11/home/marcuscw/Desktop/Lib/ai_pl_trig/.cxl.verilog.ai_pl_trig.ai_pl_trig.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap ai_pl_trig /data11/home/marcuscw/Desktop/Lib/ai_pl_trig'
      return code: '0'

Compiling verilog library 'ai_pl_trig'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work ai_pl_trig -f /data11/home/marcuscw/Desktop/Lib/ai_pl_trig/.cxl.verilog.ai_pl_trig.ai_pl_trig.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/ai_pl_trig/.cxl.verilog.ai_pl_trig.ai_pl_trig.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work ai_pl_trig -f /data11/home/marcuscw/Desktop/Lib/ai_pl_trig/.cxl.verilog.ai_pl_trig.ai_pl_trig.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:ai_pl_trig)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap ai_pl_trig /data11/home/marcuscw/Desktop/Lib/ai_pl_trig 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:26:14 on Mar 11,2020
vlog -64 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -work ai_pl_trig -f /data11/home/marcuscw/Desktop/Lib/ai_pl_trig/.cxl.verilog.ai_pl_trig.ai_pl_trig.lin64.cmf 
-- Compiling module ai_pl_trig_v1_0_0_ai_pl_trig

Top level modules:
	ai_pl_trig_v1_0_0_ai_pl_trig
End time: 15:26:15 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:ai_pl_trig)
==============================================================================

    > Searching for warnings in '.cxl.verilog.ai_pl_trig.ai_pl_trig.lin64.log'...
    > Generating report file '.cxl.verilog.ai_pl_trig.ai_pl_trig.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 26.24 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/v_hcresampler_v1_0_13'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/v_hcresampler_v1_0_13'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap v_hcresampler_v1_0_13 /data11/home/marcuscw/Desktop/Lib/v_hcresampler_v1_0_13'...
      output file: '/data11/home/marcuscw/Desktop/Lib/v_hcresampler_v1_0_13/.cxl.verilog.v_hcresampler_v1_0_13.v_hcresampler_v1_0_13.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap v_hcresampler_v1_0_13 /data11/home/marcuscw/Desktop/Lib/v_hcresampler_v1_0_13'
      return code: '0'

Compiling verilog library 'v_hcresampler_v1_0_13'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work v_hcresampler_v1_0_13 -f /data11/home/marcuscw/Desktop/Lib/v_hcresampler_v1_0_13/.cxl.verilog.v_hcresampler_v1_0_13.v_hcresampler_v1_0_13.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/v_hcresampler_v1_0_13/.cxl.verilog.v_hcresampler_v1_0_13.v_hcresampler_v1_0_13.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work v_hcresampler_v1_0_13 -f /data11/home/marcuscw/Desktop/Lib/v_hcresampler_v1_0_13/.cxl.verilog.v_hcresampler_v1_0_13.v_hcresampler_v1_0_13.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:v_hcresampler_v1_0_13)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap v_hcresampler_v1_0_13 /data11/home/marcuscw/Desktop/Lib/v_hcresampler_v1_0_13 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:26:15 on Mar 11,2020
vlog -64 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -work v_hcresampler_v1_0_13 -f /data11/home/marcuscw/Desktop/Lib/v_hcresampler_v1_0_13/.cxl.verilog.v_hcresampler_v1_0_13.v_hcresampler_v1_0_13.lin64.cmf 
End time: 15:26:15 on Mar 11,2020, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:v_hcresampler_v1_0_13)
==============================================================================

    > Searching for warnings in '.cxl.verilog.v_hcresampler_v1_0_13.v_hcresampler_v1_0_13.lin64.log'...
    > Generating report file '.cxl.verilog.v_hcresampler_v1_0_13.v_hcresampler_v1_0_13.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 26.47 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/rst_vip_v1_0_3'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/rst_vip_v1_0_3'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap rst_vip_v1_0_3 /data11/home/marcuscw/Desktop/Lib/rst_vip_v1_0_3'...
      output file: '/data11/home/marcuscw/Desktop/Lib/rst_vip_v1_0_3/.cxl.verilog.rst_vip_v1_0_3.rst_vip_v1_0_3.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap rst_vip_v1_0_3 /data11/home/marcuscw/Desktop/Lib/rst_vip_v1_0_3'
      return code: '0'

Compiling verilog library 'rst_vip_v1_0_3'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 -L rst_vip_v1_0_3 -L xilinx_vip +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -sv -svinputport=relaxed -work rst_vip_v1_0_3 -f /data11/home/marcuscw/Desktop/Lib/rst_vip_v1_0_3/.cxl.systemverilog.rst_vip_v1_0_3.rst_vip_v1_0_3.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/rst_vip_v1_0_3/.cxl.verilog.rst_vip_v1_0_3.rst_vip_v1_0_3.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 -L rst_vip_v1_0_3 -L xilinx_vip +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -sv -svinputport=relaxed -work rst_vip_v1_0_3 -f /data11/home/marcuscw/Desktop/Lib/rst_vip_v1_0_3/.cxl.systemverilog.rst_vip_v1_0_3.rst_vip_v1_0_3.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:rst_vip_v1_0_3)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap rst_vip_v1_0_3 /data11/home/marcuscw/Desktop/Lib/rst_vip_v1_0_3 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:26:16 on Mar 11,2020
vlog -64 -L rst_vip_v1_0_3 -L xilinx_vip "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -sv -svinputport=relaxed -work rst_vip_v1_0_3 -f /data11/home/marcuscw/Desktop/Lib/rst_vip_v1_0_3/.cxl.systemverilog.rst_vip_v1_0_3.rst_vip_v1_0_3.lin64.cmf 
-- Compiling module rst_vip_v1_0_3_top

Top level modules:
	rst_vip_v1_0_3_top
End time: 15:26:17 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:rst_vip_v1_0_3)
==============================================================================

    > Searching for warnings in '.cxl.verilog.rst_vip_v1_0_3.rst_vip_v1_0_3.lin64.log'...
    > Generating report file '.cxl.verilog.rst_vip_v1_0_3.rst_vip_v1_0_3.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 26.70 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/vid_edid_v1_0_0'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/vid_edid_v1_0_0'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap vid_edid_v1_0_0 /data11/home/marcuscw/Desktop/Lib/vid_edid_v1_0_0'...
      output file: '/data11/home/marcuscw/Desktop/Lib/vid_edid_v1_0_0/.cxl.vhdl.vid_edid_v1_0_0.vid_edid_v1_0_0.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap vid_edid_v1_0_0 /data11/home/marcuscw/Desktop/Lib/vid_edid_v1_0_0'
      return code: '0'

Compiling vhdl library 'vid_edid_v1_0_0'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work vid_edid_v1_0_0 -f /data11/home/marcuscw/Desktop/Lib/vid_edid_v1_0_0/.cxl.vhdl.vid_edid_v1_0_0.vid_edid_v1_0_0.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/vid_edid_v1_0_0/.cxl.vhdl.vid_edid_v1_0_0.vid_edid_v1_0_0.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work vid_edid_v1_0_0 -f /data11/home/marcuscw/Desktop/Lib/vid_edid_v1_0_0/.cxl.vhdl.vid_edid_v1_0_0.vid_edid_v1_0_0.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:vid_edid_v1_0_0)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap vid_edid_v1_0_0 /data11/home/marcuscw/Desktop/Lib/vid_edid_v1_0_0 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:26:17 on Mar 11,2020
vcom -64 -93 -work vid_edid_v1_0_0 -f /data11/home/marcuscw/Desktop/Lib/vid_edid_v1_0_0/.cxl.vhdl.vid_edid_v1_0_0.vid_edid_v1_0_0.lin64.cmf 
-- Loading package STANDARD
-- Compiling package vid_edid_v1_0_0_family_support
-- Compiling package body vid_edid_v1_0_0_family_support
-- Loading package vid_edid_v1_0_0_family_support
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package vid_edid_v1_0_0_family_support
-- Compiling entity vid_edid_v1_0_0_pselect_f
-- Compiling architecture imp of vid_edid_v1_0_0_pselect_f
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling package vid_edid_v1_0_0_proc_common_pkg
-- Compiling package body vid_edid_v1_0_0_proc_common_pkg
-- Loading package vid_edid_v1_0_0_proc_common_pkg
-- Loading package NUMERIC_STD
-- Compiling entity vid_edid_v1_0_0_counter_f
-- Compiling architecture imp of vid_edid_v1_0_0_counter_f
-- Compiling package vid_edid_v1_0_0_common_pkg
-- Compiling package body vid_edid_v1_0_0_common_pkg
-- Loading package vid_edid_v1_0_0_common_pkg
-- Compiling entity vid_edid_v1_0_0_multiplexor
-- Compiling architecture RTL of vid_edid_v1_0_0_multiplexor
-- Loading package vid_edid_v1_0_0_proc_common_pkg
-- Compiling entity vid_edid_v1_0_0_axilite_sif
-- Compiling architecture RTL of vid_edid_v1_0_0_axilite_sif
-- Compiling entity vid_edid_v1_0_0_apb_mif
-- Compiling architecture RTL of vid_edid_v1_0_0_apb_mif
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Compiling entity vid_edid_v1_0_0_psel_decoder
-- Compiling architecture RTL of vid_edid_v1_0_0_psel_decoder
-- Loading package vid_edid_v1_0_0_common_pkg
-- Compiling entity vid_edid_v1_0_0_rom
-- Compiling architecture rtl of vid_edid_v1_0_0_rom
-- Compiling entity vid_edid_v1_0_0_axi_apb_bridge
-- Compiling architecture RTL of vid_edid_v1_0_0_axi_apb_bridge
-- Compiling entity vid_edid_v1_0_0_edid_rom
-- Compiling architecture rtl of vid_edid_v1_0_0_edid_rom
-- Loading entity vid_edid_v1_0_0_rom
End time: 15:26:18 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:vid_edid_v1_0_0)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.vid_edid_v1_0_0.vid_edid_v1_0_0.lin64.log'...
    > Generating report file '.cxl.vhdl.vid_edid_v1_0_0.vid_edid_v1_0_0.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 26.92 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/vid_edid_v1_0_0'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/vid_edid_v1_0_0'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap vid_edid_v1_0_0 /data11/home/marcuscw/Desktop/Lib/vid_edid_v1_0_0'...
      output file: '/data11/home/marcuscw/Desktop/Lib/vid_edid_v1_0_0/.cxl.verilog.vid_edid_v1_0_0.vid_edid_v1_0_0.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap vid_edid_v1_0_0 /data11/home/marcuscw/Desktop/Lib/vid_edid_v1_0_0'
      return code: '0'

Compiling verilog library 'vid_edid_v1_0_0'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work vid_edid_v1_0_0 -f /data11/home/marcuscw/Desktop/Lib/vid_edid_v1_0_0/.cxl.verilog.vid_edid_v1_0_0.vid_edid_v1_0_0.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/vid_edid_v1_0_0/.cxl.verilog.vid_edid_v1_0_0.vid_edid_v1_0_0.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work vid_edid_v1_0_0 -f /data11/home/marcuscw/Desktop/Lib/vid_edid_v1_0_0/.cxl.verilog.vid_edid_v1_0_0.vid_edid_v1_0_0.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:vid_edid_v1_0_0)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap vid_edid_v1_0_0 /data11/home/marcuscw/Desktop/Lib/vid_edid_v1_0_0 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:26:18 on Mar 11,2020
vlog -64 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -work vid_edid_v1_0_0 -f /data11/home/marcuscw/Desktop/Lib/vid_edid_v1_0_0/.cxl.verilog.vid_edid_v1_0_0.vid_edid_v1_0_0.lin64.cmf 
-- Compiling module vid_edid_v1_0_0
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/vid_edid_v1_0/hdl/vid_edid_v1_0_rfs.v(37): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/vid_edid_v1_0/hdl/vid_edid_v1_0_rfs.v(48): (vlog-2600) [RDGN] - Redundant digits in numeric literal.

Top level modules:
	vid_edid_v1_0_0
End time: 15:26:18 on Mar 11,2020, Elapsed time: 0:00:00
Errors: 0, Warnings: 2

END_COMPILATION_MESSAGES(questasim:verilog:vid_edid_v1_0_0)
==============================================================================

    > Searching for warnings in '.cxl.verilog.vid_edid_v1_0_0.vid_edid_v1_0_0.lin64.log'...
    > Generating report file '.cxl.verilog.vid_edid_v1_0_0.vid_edid_v1_0_0.lin64.rpt'...

compile_simlib: 0 error(s), 2 warning(s), 27.15 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/usxgmii_v1_0_5'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/usxgmii_v1_0_5'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap usxgmii_v1_0_5 /data11/home/marcuscw/Desktop/Lib/usxgmii_v1_0_5'...
      output file: '/data11/home/marcuscw/Desktop/Lib/usxgmii_v1_0_5/.cxl.verilog.usxgmii_v1_0_5.usxgmii_v1_0_5.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap usxgmii_v1_0_5 /data11/home/marcuscw/Desktop/Lib/usxgmii_v1_0_5'
      return code: '0'

Compiling verilog library 'usxgmii_v1_0_5'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work usxgmii_v1_0_5 -f /data11/home/marcuscw/Desktop/Lib/usxgmii_v1_0_5/.cxl.verilog.usxgmii_v1_0_5.usxgmii_v1_0_5.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/usxgmii_v1_0_5/.cxl.verilog.usxgmii_v1_0_5.usxgmii_v1_0_5.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work usxgmii_v1_0_5 -f /data11/home/marcuscw/Desktop/Lib/usxgmii_v1_0_5/.cxl.verilog.usxgmii_v1_0_5.usxgmii_v1_0_5.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:usxgmii_v1_0_5)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap usxgmii_v1_0_5 /data11/home/marcuscw/Desktop/Lib/usxgmii_v1_0_5 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:26:19 on Mar 11,2020
vlog -64 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -work usxgmii_v1_0_5 -f /data11/home/marcuscw/Desktop/Lib/usxgmii_v1_0_5/.cxl.verilog.usxgmii_v1_0_5.usxgmii_v1_0_5.lin64.cmf 

Top level modules:
End time: 15:26:21 on Mar 11,2020, Elapsed time: 0:00:02
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:usxgmii_v1_0_5)
==============================================================================

    > Searching for warnings in '.cxl.verilog.usxgmii_v1_0_5.usxgmii_v1_0_5.lin64.log'...
    > Generating report file '.cxl.verilog.usxgmii_v1_0_5.usxgmii_v1_0_5.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 27.38 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/v_vcresampler_v1_0_13'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/v_vcresampler_v1_0_13'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap v_vcresampler_v1_0_13 /data11/home/marcuscw/Desktop/Lib/v_vcresampler_v1_0_13'...
      output file: '/data11/home/marcuscw/Desktop/Lib/v_vcresampler_v1_0_13/.cxl.verilog.v_vcresampler_v1_0_13.v_vcresampler_v1_0_13.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap v_vcresampler_v1_0_13 /data11/home/marcuscw/Desktop/Lib/v_vcresampler_v1_0_13'
      return code: '0'

Compiling verilog library 'v_vcresampler_v1_0_13'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work v_vcresampler_v1_0_13 -f /data11/home/marcuscw/Desktop/Lib/v_vcresampler_v1_0_13/.cxl.verilog.v_vcresampler_v1_0_13.v_vcresampler_v1_0_13.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/v_vcresampler_v1_0_13/.cxl.verilog.v_vcresampler_v1_0_13.v_vcresampler_v1_0_13.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work v_vcresampler_v1_0_13 -f /data11/home/marcuscw/Desktop/Lib/v_vcresampler_v1_0_13/.cxl.verilog.v_vcresampler_v1_0_13.v_vcresampler_v1_0_13.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:v_vcresampler_v1_0_13)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap v_vcresampler_v1_0_13 /data11/home/marcuscw/Desktop/Lib/v_vcresampler_v1_0_13 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:26:22 on Mar 11,2020
vlog -64 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -work v_vcresampler_v1_0_13 -f /data11/home/marcuscw/Desktop/Lib/v_vcresampler_v1_0_13/.cxl.verilog.v_vcresampler_v1_0_13.v_vcresampler_v1_0_13.lin64.cmf 
End time: 15:26:22 on Mar 11,2020, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:v_vcresampler_v1_0_13)
==============================================================================

    > Searching for warnings in '.cxl.verilog.v_vcresampler_v1_0_13.v_vcresampler_v1_0_13.lin64.log'...
    > Generating report file '.cxl.verilog.v_vcresampler_v1_0_13.v_vcresampler_v1_0_13.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 27.60 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/gtwizard_ultrascale_v1_5_4'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/gtwizard_ultrascale_v1_5_4'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap gtwizard_ultrascale_v1_5_4 /data11/home/marcuscw/Desktop/Lib/gtwizard_ultrascale_v1_5_4'...
      output file: '/data11/home/marcuscw/Desktop/Lib/gtwizard_ultrascale_v1_5_4/.cxl.verilog.gtwizard_ultrascale_v1_5_4.gtwizard_ultrascale_v1_5_4.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap gtwizard_ultrascale_v1_5_4 /data11/home/marcuscw/Desktop/Lib/gtwizard_ultrascale_v1_5_4'
      return code: '0'

Compiling verilog library 'gtwizard_ultrascale_v1_5_4'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work gtwizard_ultrascale_v1_5_4 -f /data11/home/marcuscw/Desktop/Lib/gtwizard_ultrascale_v1_5_4/.cxl.verilog.gtwizard_ultrascale_v1_5_4.gtwizard_ultrascale_v1_5_4.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/gtwizard_ultrascale_v1_5_4/.cxl.verilog.gtwizard_ultrascale_v1_5_4.gtwizard_ultrascale_v1_5_4.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work gtwizard_ultrascale_v1_5_4 -f /data11/home/marcuscw/Desktop/Lib/gtwizard_ultrascale_v1_5_4/.cxl.verilog.gtwizard_ultrascale_v1_5_4.gtwizard_ultrascale_v1_5_4.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:gtwizard_ultrascale_v1_5_4)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap gtwizard_ultrascale_v1_5_4 /data11/home/marcuscw/Desktop/Lib/gtwizard_ultrascale_v1_5_4 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:26:22 on Mar 11,2020
vlog -64 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -work gtwizard_ultrascale_v1_5_4 -f /data11/home/marcuscw/Desktop/Lib/gtwizard_ultrascale_v1_5_4/.cxl.verilog.gtwizard_ultrascale_v1_5_4.gtwizard_ultrascale_v1_5_4.lin64.cmf 
-- Compiling module gtwizard_ultrascale_v1_5_4_bit_synchronizer
-- Compiling module gtwizard_ultrascale_v1_5_4_gthe3_cpll_cal
-- Compiling module gtwizard_ultrascale_v1_5_4_gthe3_cpll_cal_freq_counter
-- Compiling module gtwizard_ultrascale_v1_5_4_gtwiz_buffbypass_rx
-- Compiling module gtwizard_ultrascale_v1_5_4_gtwiz_buffbypass_tx
-- Compiling module gtwizard_ultrascale_v1_5_4_gtwiz_reset
-- Compiling module gtwizard_ultrascale_v1_5_4_gtwiz_userclk_rx
-- Compiling module gtwizard_ultrascale_v1_5_4_gtwiz_userclk_tx
-- Compiling module gtwizard_ultrascale_v1_5_4_gtwiz_userdata_rx
-- Compiling module gtwizard_ultrascale_v1_5_4_gtwiz_userdata_tx
-- Compiling module gtwizard_ultrascale_v1_5_4_reset_synchronizer

Top level modules:
	gtwizard_ultrascale_v1_5_4_gthe3_cpll_cal
	gtwizard_ultrascale_v1_5_4_gtwiz_buffbypass_rx
	gtwizard_ultrascale_v1_5_4_gtwiz_buffbypass_tx
	gtwizard_ultrascale_v1_5_4_gtwiz_reset
	gtwizard_ultrascale_v1_5_4_gtwiz_userclk_rx
	gtwizard_ultrascale_v1_5_4_gtwiz_userclk_tx
	gtwizard_ultrascale_v1_5_4_gtwiz_userdata_rx
	gtwizard_ultrascale_v1_5_4_gtwiz_userdata_tx
End time: 15:26:23 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:gtwizard_ultrascale_v1_5_4)
==============================================================================

    > Searching for warnings in '.cxl.verilog.gtwizard_ultrascale_v1_5_4.gtwizard_ultrascale_v1_5_4.lin64.log'...
    > Generating report file '.cxl.verilog.gtwizard_ultrascale_v1_5_4.gtwizard_ultrascale_v1_5_4.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 27.83 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/hdcp22_cipher_dp_v1_0_0'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/hdcp22_cipher_dp_v1_0_0'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap hdcp22_cipher_dp_v1_0_0 /data11/home/marcuscw/Desktop/Lib/hdcp22_cipher_dp_v1_0_0'...
      output file: '/data11/home/marcuscw/Desktop/Lib/hdcp22_cipher_dp_v1_0_0/.cxl.verilog.hdcp22_cipher_dp_v1_0_0.hdcp22_cipher_dp_v1_0_0.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap hdcp22_cipher_dp_v1_0_0 /data11/home/marcuscw/Desktop/Lib/hdcp22_cipher_dp_v1_0_0'
      return code: '0'

Compiling verilog library 'hdcp22_cipher_dp_v1_0_0'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 -L hdcp22_cipher_dp_v1_0_0 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -sv -svinputport=relaxed -work hdcp22_cipher_dp_v1_0_0 -f /data11/home/marcuscw/Desktop/Lib/hdcp22_cipher_dp_v1_0_0/.cxl.systemverilog.hdcp22_cipher_dp_v1_0_0.hdcp22_cipher_dp_v1_0_0.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/hdcp22_cipher_dp_v1_0_0/.cxl.verilog.hdcp22_cipher_dp_v1_0_0.hdcp22_cipher_dp_v1_0_0.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 -L hdcp22_cipher_dp_v1_0_0 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -sv -svinputport=relaxed -work hdcp22_cipher_dp_v1_0_0 -f /data11/home/marcuscw/Desktop/Lib/hdcp22_cipher_dp_v1_0_0/.cxl.systemverilog.hdcp22_cipher_dp_v1_0_0.hdcp22_cipher_dp_v1_0_0.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:hdcp22_cipher_dp_v1_0_0)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap hdcp22_cipher_dp_v1_0_0 /data11/home/marcuscw/Desktop/Lib/hdcp22_cipher_dp_v1_0_0 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:26:23 on Mar 11,2020
vlog -64 -L hdcp22_cipher_dp_v1_0_0 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -sv -svinputport=relaxed -work hdcp22_cipher_dp_v1_0_0 -f /data11/home/marcuscw/Desktop/Lib/hdcp22_cipher_dp_v1_0_0/.cxl.systemverilog.hdcp22_cipher_dp_v1_0_0.hdcp22_cipher_dp_v1_0_0.lin64.cmf 

Top level modules:
End time: 15:26:24 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:hdcp22_cipher_dp_v1_0_0)
==============================================================================

    > Searching for warnings in '.cxl.verilog.hdcp22_cipher_dp_v1_0_0.hdcp22_cipher_dp_v1_0_0.lin64.log'...
    > Generating report file '.cxl.verilog.hdcp22_cipher_dp_v1_0_0.hdcp22_cipher_dp_v1_0_0.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 28.05 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/v_multi_scaler_v1_0_1'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/v_multi_scaler_v1_0_1'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap v_multi_scaler_v1_0_1 /data11/home/marcuscw/Desktop/Lib/v_multi_scaler_v1_0_1'...
      output file: '/data11/home/marcuscw/Desktop/Lib/v_multi_scaler_v1_0_1/.cxl.verilog.v_multi_scaler_v1_0_1.v_multi_scaler_v1_0_1.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap v_multi_scaler_v1_0_1 /data11/home/marcuscw/Desktop/Lib/v_multi_scaler_v1_0_1'
      return code: '0'

Compiling verilog library 'v_multi_scaler_v1_0_1'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work v_multi_scaler_v1_0_1 -f /data11/home/marcuscw/Desktop/Lib/v_multi_scaler_v1_0_1/.cxl.verilog.v_multi_scaler_v1_0_1.v_multi_scaler_v1_0_1.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/v_multi_scaler_v1_0_1/.cxl.verilog.v_multi_scaler_v1_0_1.v_multi_scaler_v1_0_1.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work v_multi_scaler_v1_0_1 -f /data11/home/marcuscw/Desktop/Lib/v_multi_scaler_v1_0_1/.cxl.verilog.v_multi_scaler_v1_0_1.v_multi_scaler_v1_0_1.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:v_multi_scaler_v1_0_1)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap v_multi_scaler_v1_0_1 /data11/home/marcuscw/Desktop/Lib/v_multi_scaler_v1_0_1 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:26:25 on Mar 11,2020
vlog -64 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -work v_multi_scaler_v1_0_1 -f /data11/home/marcuscw/Desktop/Lib/v_multi_scaler_v1_0_1/.cxl.verilog.v_multi_scaler_v1_0_1.v_multi_scaler_v1_0_1.lin64.cmf 
End time: 15:26:25 on Mar 11,2020, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:v_multi_scaler_v1_0_1)
==============================================================================

    > Searching for warnings in '.cxl.verilog.v_multi_scaler_v1_0_1.v_multi_scaler_v1_0_1.lin64.log'...
    > Generating report file '.cxl.verilog.v_multi_scaler_v1_0_1.v_multi_scaler_v1_0_1.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 28.28 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/oddr_v1_0_0'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/oddr_v1_0_0'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap oddr_v1_0_0 /data11/home/marcuscw/Desktop/Lib/oddr_v1_0_0'...
      output file: '/data11/home/marcuscw/Desktop/Lib/oddr_v1_0_0/.cxl.verilog.oddr_v1_0_0.oddr_v1_0_0.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap oddr_v1_0_0 /data11/home/marcuscw/Desktop/Lib/oddr_v1_0_0'
      return code: '0'

Compiling verilog library 'oddr_v1_0_0'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work oddr_v1_0_0 -f /data11/home/marcuscw/Desktop/Lib/oddr_v1_0_0/.cxl.verilog.oddr_v1_0_0.oddr_v1_0_0.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/oddr_v1_0_0/.cxl.verilog.oddr_v1_0_0.oddr_v1_0_0.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work oddr_v1_0_0 -f /data11/home/marcuscw/Desktop/Lib/oddr_v1_0_0/.cxl.verilog.oddr_v1_0_0.oddr_v1_0_0.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:oddr_v1_0_0)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap oddr_v1_0_0 /data11/home/marcuscw/Desktop/Lib/oddr_v1_0_0 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:26:25 on Mar 11,2020
vlog -64 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -work oddr_v1_0_0 -f /data11/home/marcuscw/Desktop/Lib/oddr_v1_0_0/.cxl.verilog.oddr_v1_0_0.oddr_v1_0_0.lin64.cmf 
-- Compiling module oddr_v1_0_0_oddr

Top level modules:
	oddr_v1_0_0_oddr
End time: 15:26:26 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:oddr_v1_0_0)
==============================================================================

    > Searching for warnings in '.cxl.verilog.oddr_v1_0_0.oddr_v1_0_0.lin64.log'...
    > Generating report file '.cxl.verilog.oddr_v1_0_0.oddr_v1_0_0.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 28.51 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/v_hdmi_tx_v3_0_0'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/v_hdmi_tx_v3_0_0'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap v_hdmi_tx_v3_0_0 /data11/home/marcuscw/Desktop/Lib/v_hdmi_tx_v3_0_0'...
      output file: '/data11/home/marcuscw/Desktop/Lib/v_hdmi_tx_v3_0_0/.cxl.verilog.v_hdmi_tx_v3_0_0.v_hdmi_tx_v3_0_0.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap v_hdmi_tx_v3_0_0 /data11/home/marcuscw/Desktop/Lib/v_hdmi_tx_v3_0_0'
      return code: '0'

Compiling verilog library 'v_hdmi_tx_v3_0_0'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 -L v_hdmi_tx_v3_0_0 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -sv -svinputport=relaxed -work v_hdmi_tx_v3_0_0 -f /data11/home/marcuscw/Desktop/Lib/v_hdmi_tx_v3_0_0/.cxl.systemverilog.v_hdmi_tx_v3_0_0.v_hdmi_tx_v3_0_0.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/v_hdmi_tx_v3_0_0/.cxl.verilog.v_hdmi_tx_v3_0_0.v_hdmi_tx_v3_0_0.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 -L v_hdmi_tx_v3_0_0 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -sv -svinputport=relaxed -work v_hdmi_tx_v3_0_0 -f /data11/home/marcuscw/Desktop/Lib/v_hdmi_tx_v3_0_0/.cxl.systemverilog.v_hdmi_tx_v3_0_0.v_hdmi_tx_v3_0_0.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:v_hdmi_tx_v3_0_0)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap v_hdmi_tx_v3_0_0 /data11/home/marcuscw/Desktop/Lib/v_hdmi_tx_v3_0_0 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:26:27 on Mar 11,2020
vlog -64 -L v_hdmi_tx_v3_0_0 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -sv -svinputport=relaxed -work v_hdmi_tx_v3_0_0 -f /data11/home/marcuscw/Desktop/Lib/v_hdmi_tx_v3_0_0/.cxl.systemverilog.v_hdmi_tx_v3_0_0.v_hdmi_tx_v3_0_0.lin64.cmf 
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.

Top level modules:
End time: 15:26:27 on Mar 11,2020, Elapsed time: 0:00:00
Errors: 0, Warnings: 116

END_COMPILATION_MESSAGES(questasim:verilog:v_hdmi_tx_v3_0_0)
==============================================================================

    > Searching for warnings in '.cxl.verilog.v_hdmi_tx_v3_0_0.v_hdmi_tx_v3_0_0.lin64.log'...
    > Generating report file '.cxl.verilog.v_hdmi_tx_v3_0_0.v_hdmi_tx_v3_0_0.lin64.rpt'...

compile_simlib: 0 error(s), 116 warning(s), 28.73 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/ten_gig_eth_mac_v15_1_7'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/ten_gig_eth_mac_v15_1_7'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap ten_gig_eth_mac_v15_1_7 /data11/home/marcuscw/Desktop/Lib/ten_gig_eth_mac_v15_1_7'...
      output file: '/data11/home/marcuscw/Desktop/Lib/ten_gig_eth_mac_v15_1_7/.cxl.verilog.ten_gig_eth_mac_v15_1_7.ten_gig_eth_mac_v15_1_7.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap ten_gig_eth_mac_v15_1_7 /data11/home/marcuscw/Desktop/Lib/ten_gig_eth_mac_v15_1_7'
      return code: '0'

Compiling verilog library 'ten_gig_eth_mac_v15_1_7'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work ten_gig_eth_mac_v15_1_7 -f /data11/home/marcuscw/Desktop/Lib/ten_gig_eth_mac_v15_1_7/.cxl.verilog.ten_gig_eth_mac_v15_1_7.ten_gig_eth_mac_v15_1_7.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/ten_gig_eth_mac_v15_1_7/.cxl.verilog.ten_gig_eth_mac_v15_1_7.ten_gig_eth_mac_v15_1_7.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work ten_gig_eth_mac_v15_1_7 -f /data11/home/marcuscw/Desktop/Lib/ten_gig_eth_mac_v15_1_7/.cxl.verilog.ten_gig_eth_mac_v15_1_7.ten_gig_eth_mac_v15_1_7.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:ten_gig_eth_mac_v15_1_7)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap ten_gig_eth_mac_v15_1_7 /data11/home/marcuscw/Desktop/Lib/ten_gig_eth_mac_v15_1_7 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:26:28 on Mar 11,2020
vlog -64 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -work ten_gig_eth_mac_v15_1_7 -f /data11/home/marcuscw/Desktop/Lib/ten_gig_eth_mac_v15_1_7/.cxl.verilog.ten_gig_eth_mac_v15_1_7.ten_gig_eth_mac_v15_1_7.lin64.cmf 

Top level modules:
End time: 15:26:30 on Mar 11,2020, Elapsed time: 0:00:02
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:ten_gig_eth_mac_v15_1_7)
==============================================================================

    > Searching for warnings in '.cxl.verilog.ten_gig_eth_mac_v15_1_7.ten_gig_eth_mac_v15_1_7.lin64.log'...
    > Generating report file '.cxl.verilog.ten_gig_eth_mac_v15_1_7.ten_gig_eth_mac_v15_1_7.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 28.96 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/zynq_ultra_ps_e_v3_3_0'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/zynq_ultra_ps_e_v3_3_0'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap zynq_ultra_ps_e_v3_3_0 /data11/home/marcuscw/Desktop/Lib/zynq_ultra_ps_e_v3_3_0'...
      output file: '/data11/home/marcuscw/Desktop/Lib/zynq_ultra_ps_e_v3_3_0/.cxl.systemc.zynq_ultra_ps_e_v3_3_0.zynq_ultra_ps_e_v3_3_0.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap zynq_ultra_ps_e_v3_3_0 /data11/home/marcuscw/Desktop/Lib/zynq_ultra_ps_e_v3_3_0'
      return code: '0'

Compiling systemc library 'zynq_ultra_ps_e_v3_3_0'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/sccom  -64 -I /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -I /data11/home/marcuscw/Desktop/Lib/remote_port_c_v4/include -I /data11/home/marcuscw/Desktop/Lib/remote_port_sc_v4/include -I /data11/home/marcuscw/Desktop/Lib/xtlm/include -work zynq_ultra_ps_e_v3_3_0 -f /data11/home/marcuscw/Desktop/Lib/zynq_ultra_ps_e_v3_3_0/.cxl.systemc.zynq_ultra_ps_e_v3_3_0.zynq_ultra_ps_e_v3_3_0.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/zynq_ultra_ps_e_v3_3_0/.cxl.systemc.zynq_ultra_ps_e_v3_3_0.zynq_ultra_ps_e_v3_3_0.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/sccom  -64 -I /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -I /data11/home/marcuscw/Desktop/Lib/remote_port_c_v4/include -I /data11/home/marcuscw/Desktop/Lib/remote_port_sc_v4/include -I /data11/home/marcuscw/Desktop/Lib/xtlm/include -work zynq_ultra_ps_e_v3_3_0 -f /data11/home/marcuscw/Desktop/Lib/zynq_ultra_ps_e_v3_3_0/.cxl.systemc.zynq_ultra_ps_e_v3_3_0.zynq_ultra_ps_e_v3_3_0.lin64.cmf'
      return code: '11'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:systemc:zynq_ultra_ps_e_v3_3_0)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap zynq_ultra_ps_e_v3_3_0 /data11/home/marcuscw/Desktop/Lib/zynq_ultra_ps_e_v3_3_0 
Modifying modelsim.ini
sccom -I /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -I /data11/home/marcuscw/Desktop/Lib/remote_port_c_v4/include -I /data11/home/marcuscw/Desktop/Lib/remote_port_sc_v4/include -I /data11/home/marcuscw/Desktop/Lib/xtlm/include -work zynq_ultra_ps_e_v3_3_0 /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_v3_3/sim_tlm/xilinx_zynqmp.cpp 
Start time: 15:26:30 on Mar 11,2020

QuestaSim-64 sccom 10.7c compiler 2018.08 Aug 17 2018
** Error: (sccom-6132) Problem with "g++" installation. Directories " /state/opt/questasim/QuestaSIM-10.7c/gcc-5.3.0-linux_x86_64/include/c++/4.8.5 /state/opt/questasim/QuestaSIM-10.7c/gcc-5.3.0-linux_x86_64/include/c++/4.8.5/backward" does not exist.
** Error: (sccom-6169) The gcc version you are using is not officially supported. sccom has created a file '/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/predef_macro_gcc48_linux_x86_64.txt'. You will need to rerun sccom either after copying this file to '/state/opt/questasim/QuestaSIM-10.7c/include/systemc/' or using option -predefmacrofile <filename>.

x86_64-redhat-linux

which: no gcc in (/state/opt/questasim/QuestaSIM-10.7c/gcc-5.3.0-linux_x86_64/bin)
make_predef_macro_table: /state/opt/questasim/QuestaSIM-10.7c/gcc-5.3.0-linux_x86_64/bin/gcc returned a non-zero status.
make_predef_macro_table: C compiler information omitted.
End time: 15:26:31 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 2, Warnings: 0

END_COMPILATION_MESSAGES(questasim:systemc:zynq_ultra_ps_e_v3_3_0)
==============================================================================

    > Searching for warnings in '.cxl.systemc.zynq_ultra_ps_e_v3_3_0.zynq_ultra_ps_e_v3_3_0.lin64.log'...
    > Generating report file '.cxl.systemc.zynq_ultra_ps_e_v3_3_0.zynq_ultra_ps_e_v3_3_0.lin64.rpt'...

compile_simlib: 1 error(s), 0 warning(s), 29.19 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/ddr4_pl_phy_v1_0_0'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/ddr4_pl_phy_v1_0_0'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap ddr4_pl_phy_v1_0_0 /data11/home/marcuscw/Desktop/Lib/ddr4_pl_phy_v1_0_0'...
      output file: '/data11/home/marcuscw/Desktop/Lib/ddr4_pl_phy_v1_0_0/.cxl.verilog.ddr4_pl_phy_v1_0_0.ddr4_pl_phy_v1_0_0.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap ddr4_pl_phy_v1_0_0 /data11/home/marcuscw/Desktop/Lib/ddr4_pl_phy_v1_0_0'
      return code: '0'

Compiling verilog library 'ddr4_pl_phy_v1_0_0'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 -L ddr4_pl_phy_v1_0_0 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -sv -svinputport=relaxed -work ddr4_pl_phy_v1_0_0 -f /data11/home/marcuscw/Desktop/Lib/ddr4_pl_phy_v1_0_0/.cxl.systemverilog.ddr4_pl_phy_v1_0_0.ddr4_pl_phy_v1_0_0.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/ddr4_pl_phy_v1_0_0/.cxl.verilog.ddr4_pl_phy_v1_0_0.ddr4_pl_phy_v1_0_0.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 -L ddr4_pl_phy_v1_0_0 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -sv -svinputport=relaxed -work ddr4_pl_phy_v1_0_0 -f /data11/home/marcuscw/Desktop/Lib/ddr4_pl_phy_v1_0_0/.cxl.systemverilog.ddr4_pl_phy_v1_0_0.ddr4_pl_phy_v1_0_0.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:ddr4_pl_phy_v1_0_0)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap ddr4_pl_phy_v1_0_0 /data11/home/marcuscw/Desktop/Lib/ddr4_pl_phy_v1_0_0 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:26:32 on Mar 11,2020
vlog -64 -L ddr4_pl_phy_v1_0_0 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -sv -svinputport=relaxed -work ddr4_pl_phy_v1_0_0 -f /data11/home/marcuscw/Desktop/Lib/ddr4_pl_phy_v1_0_0/.cxl.systemverilog.ddr4_pl_phy_v1_0_0.ddr4_pl_phy_v1_0_0.lin64.cmf 
-- Compiling module ddr4_pl_phy_v1_0_0_pll
-- Compiling module ddr4_pl_phy_v1_0_0_xphy_bank
-- Compiling module ddr4_pl_phy_v1_0_0_xphy_bank_wrapper

Top level modules:
	ddr4_pl_phy_v1_0_0_pll
	ddr4_pl_phy_v1_0_0_xphy_bank_wrapper
End time: 15:26:33 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:ddr4_pl_phy_v1_0_0)
==============================================================================

    > Searching for warnings in '.cxl.verilog.ddr4_pl_phy_v1_0_0.ddr4_pl_phy_v1_0_0.lin64.log'...
    > Generating report file '.cxl.verilog.ddr4_pl_phy_v1_0_0.ddr4_pl_phy_v1_0_0.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 29.41 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/v_deinterlacer_v4_0_12'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/v_deinterlacer_v4_0_12'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap v_deinterlacer_v4_0_12 /data11/home/marcuscw/Desktop/Lib/v_deinterlacer_v4_0_12'...
      output file: '/data11/home/marcuscw/Desktop/Lib/v_deinterlacer_v4_0_12/.cxl.vhdl.v_deinterlacer_v4_0_12.v_deinterlacer_v4_0_12.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap v_deinterlacer_v4_0_12 /data11/home/marcuscw/Desktop/Lib/v_deinterlacer_v4_0_12'
      return code: '0'

Compiling vhdl library 'v_deinterlacer_v4_0_12'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work v_deinterlacer_v4_0_12 -f /data11/home/marcuscw/Desktop/Lib/v_deinterlacer_v4_0_12/.cxl.vhdl.v_deinterlacer_v4_0_12.v_deinterlacer_v4_0_12.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/v_deinterlacer_v4_0_12/.cxl.vhdl.v_deinterlacer_v4_0_12.v_deinterlacer_v4_0_12.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work v_deinterlacer_v4_0_12 -f /data11/home/marcuscw/Desktop/Lib/v_deinterlacer_v4_0_12/.cxl.vhdl.v_deinterlacer_v4_0_12.v_deinterlacer_v4_0_12.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:v_deinterlacer_v4_0_12)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap v_deinterlacer_v4_0_12 /data11/home/marcuscw/Desktop/Lib/v_deinterlacer_v4_0_12 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:26:34 on Mar 11,2020
vcom -64 -93 -work v_deinterlacer_v4_0_12 -f /data11/home/marcuscw/Desktop/Lib/v_deinterlacer_v4_0_12/.cxl.vhdl.v_deinterlacer_v4_0_12.v_deinterlacer_v4_0_12.lin64.cmf 
-- Loading package STANDARD
End time: 15:26:36 on Mar 11,2020, Elapsed time: 0:00:02
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:v_deinterlacer_v4_0_12)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.v_deinterlacer_v4_0_12.v_deinterlacer_v4_0_12.lin64.log'...
    > Generating report file '.cxl.vhdl.v_deinterlacer_v4_0_12.v_deinterlacer_v4_0_12.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 29.64 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/rama_v1_1_1_lib'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/rama_v1_1_1_lib'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap rama_v1_1_1_lib /data11/home/marcuscw/Desktop/Lib/rama_v1_1_1_lib'...
      output file: '/data11/home/marcuscw/Desktop/Lib/rama_v1_1_1_lib/.cxl.vhdl.rama_v1_1_1_lib.rama_v1_1_1_lib.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap rama_v1_1_1_lib /data11/home/marcuscw/Desktop/Lib/rama_v1_1_1_lib'
      return code: '0'

Compiling vhdl library 'rama_v1_1_1_lib'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work rama_v1_1_1_lib -f /data11/home/marcuscw/Desktop/Lib/rama_v1_1_1_lib/.cxl.vhdl.rama_v1_1_1_lib.rama_v1_1_1_lib.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/rama_v1_1_1_lib/.cxl.vhdl.rama_v1_1_1_lib.rama_v1_1_1_lib.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work rama_v1_1_1_lib -f /data11/home/marcuscw/Desktop/Lib/rama_v1_1_1_lib/.cxl.vhdl.rama_v1_1_1_lib.rama_v1_1_1_lib.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:rama_v1_1_1_lib)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap rama_v1_1_1_lib /data11/home/marcuscw/Desktop/Lib/rama_v1_1_1_lib 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:26:36 on Mar 11,2020
vcom -64 -93 -work rama_v1_1_1_lib -f /data11/home/marcuscw/Desktop/Lib/rama_v1_1_1_lib/.cxl.vhdl.rama_v1_1_1_lib.rama_v1_1_1_lib.lin64.cmf 
-- Loading package STANDARD
End time: 15:26:37 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:rama_v1_1_1_lib)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.rama_v1_1_1_lib.rama_v1_1_1_lib.lin64.log'...
    > Generating report file '.cxl.vhdl.rama_v1_1_1_lib.rama_v1_1_1_lib.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 29.86 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/pc_cfr_v6_3_0'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/pc_cfr_v6_3_0'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap pc_cfr_v6_3_0 /data11/home/marcuscw/Desktop/Lib/pc_cfr_v6_3_0'...
      output file: '/data11/home/marcuscw/Desktop/Lib/pc_cfr_v6_3_0/.cxl.vhdl.pc_cfr_v6_3_0.pc_cfr_v6_3_0.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap pc_cfr_v6_3_0 /data11/home/marcuscw/Desktop/Lib/pc_cfr_v6_3_0'
      return code: '0'

Compiling vhdl library 'pc_cfr_v6_3_0'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work pc_cfr_v6_3_0 -f /data11/home/marcuscw/Desktop/Lib/pc_cfr_v6_3_0/.cxl.vhdl.pc_cfr_v6_3_0.pc_cfr_v6_3_0.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/pc_cfr_v6_3_0/.cxl.vhdl.pc_cfr_v6_3_0.pc_cfr_v6_3_0.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work pc_cfr_v6_3_0 -f /data11/home/marcuscw/Desktop/Lib/pc_cfr_v6_3_0/.cxl.vhdl.pc_cfr_v6_3_0.pc_cfr_v6_3_0.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:pc_cfr_v6_3_0)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap pc_cfr_v6_3_0 /data11/home/marcuscw/Desktop/Lib/pc_cfr_v6_3_0 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:26:38 on Mar 11,2020
vcom -64 -93 -work pc_cfr_v6_3_0 -f /data11/home/marcuscw/Desktop/Lib/pc_cfr_v6_3_0/.cxl.vhdl.pc_cfr_v6_3_0.pc_cfr_v6_3_0.lin64.cmf 
-- Loading package STANDARD
End time: 15:26:40 on Mar 11,2020, Elapsed time: 0:00:02
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:pc_cfr_v6_3_0)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.pc_cfr_v6_3_0.pc_cfr_v6_3_0.lin64.log'...
    > Generating report file '.cxl.vhdl.pc_cfr_v6_3_0.pc_cfr_v6_3_0.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 30.09 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/pcie_jtag_v1_0_0'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/pcie_jtag_v1_0_0'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap pcie_jtag_v1_0_0 /data11/home/marcuscw/Desktop/Lib/pcie_jtag_v1_0_0'...
      output file: '/data11/home/marcuscw/Desktop/Lib/pcie_jtag_v1_0_0/.cxl.verilog.pcie_jtag_v1_0_0.pcie_jtag_v1_0_0.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap pcie_jtag_v1_0_0 /data11/home/marcuscw/Desktop/Lib/pcie_jtag_v1_0_0'
      return code: '0'

Compiling verilog library 'pcie_jtag_v1_0_0'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work pcie_jtag_v1_0_0 -f /data11/home/marcuscw/Desktop/Lib/pcie_jtag_v1_0_0/.cxl.verilog.pcie_jtag_v1_0_0.pcie_jtag_v1_0_0.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/pcie_jtag_v1_0_0/.cxl.verilog.pcie_jtag_v1_0_0.pcie_jtag_v1_0_0.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work pcie_jtag_v1_0_0 -f /data11/home/marcuscw/Desktop/Lib/pcie_jtag_v1_0_0/.cxl.verilog.pcie_jtag_v1_0_0.pcie_jtag_v1_0_0.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:pcie_jtag_v1_0_0)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap pcie_jtag_v1_0_0 /data11/home/marcuscw/Desktop/Lib/pcie_jtag_v1_0_0 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:26:40 on Mar 11,2020
vlog -64 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -work pcie_jtag_v1_0_0 -f /data11/home/marcuscw/Desktop/Lib/pcie_jtag_v1_0_0/.cxl.verilog.pcie_jtag_v1_0_0.pcie_jtag_v1_0_0.lin64.cmf 

Top level modules:
End time: 15:26:42 on Mar 11,2020, Elapsed time: 0:00:02
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:pcie_jtag_v1_0_0)
==============================================================================

    > Searching for warnings in '.cxl.verilog.pcie_jtag_v1_0_0.pcie_jtag_v1_0_0.lin64.log'...
    > Generating report file '.cxl.verilog.pcie_jtag_v1_0_0.pcie_jtag_v1_0_0.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 30.32 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/ethernet_1_10_25g_v2_1_3'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/ethernet_1_10_25g_v2_1_3'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap ethernet_1_10_25g_v2_1_3 /data11/home/marcuscw/Desktop/Lib/ethernet_1_10_25g_v2_1_3'...
      output file: '/data11/home/marcuscw/Desktop/Lib/ethernet_1_10_25g_v2_1_3/.cxl.vhdl.ethernet_1_10_25g_v2_1_3.ethernet_1_10_25g_v2_1_3.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap ethernet_1_10_25g_v2_1_3 /data11/home/marcuscw/Desktop/Lib/ethernet_1_10_25g_v2_1_3'
      return code: '0'

Compiling vhdl library 'ethernet_1_10_25g_v2_1_3'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work ethernet_1_10_25g_v2_1_3 -f /data11/home/marcuscw/Desktop/Lib/ethernet_1_10_25g_v2_1_3/.cxl.vhdl.ethernet_1_10_25g_v2_1_3.ethernet_1_10_25g_v2_1_3.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/ethernet_1_10_25g_v2_1_3/.cxl.vhdl.ethernet_1_10_25g_v2_1_3.ethernet_1_10_25g_v2_1_3.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work ethernet_1_10_25g_v2_1_3 -f /data11/home/marcuscw/Desktop/Lib/ethernet_1_10_25g_v2_1_3/.cxl.vhdl.ethernet_1_10_25g_v2_1_3.ethernet_1_10_25g_v2_1_3.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:ethernet_1_10_25g_v2_1_3)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap ethernet_1_10_25g_v2_1_3 /data11/home/marcuscw/Desktop/Lib/ethernet_1_10_25g_v2_1_3 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:26:42 on Mar 11,2020
vcom -64 -93 -work ethernet_1_10_25g_v2_1_3 -f /data11/home/marcuscw/Desktop/Lib/ethernet_1_10_25g_v2_1_3/.cxl.vhdl.ethernet_1_10_25g_v2_1_3.ethernet_1_10_25g_v2_1_3.lin64.cmf 
-- Loading package STANDARD
End time: 15:26:44 on Mar 11,2020, Elapsed time: 0:00:02
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:ethernet_1_10_25g_v2_1_3)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.ethernet_1_10_25g_v2_1_3.ethernet_1_10_25g_v2_1_3.lin64.log'...
    > Generating report file '.cxl.vhdl.ethernet_1_10_25g_v2_1_3.ethernet_1_10_25g_v2_1_3.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 30.54 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/ethernet_1_10_25g_v2_1_3'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/ethernet_1_10_25g_v2_1_3'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap ethernet_1_10_25g_v2_1_3 /data11/home/marcuscw/Desktop/Lib/ethernet_1_10_25g_v2_1_3'...
      output file: '/data11/home/marcuscw/Desktop/Lib/ethernet_1_10_25g_v2_1_3/.cxl.verilog.ethernet_1_10_25g_v2_1_3.ethernet_1_10_25g_v2_1_3.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap ethernet_1_10_25g_v2_1_3 /data11/home/marcuscw/Desktop/Lib/ethernet_1_10_25g_v2_1_3'
      return code: '0'

Compiling verilog library 'ethernet_1_10_25g_v2_1_3'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work ethernet_1_10_25g_v2_1_3 -f /data11/home/marcuscw/Desktop/Lib/ethernet_1_10_25g_v2_1_3/.cxl.verilog.ethernet_1_10_25g_v2_1_3.ethernet_1_10_25g_v2_1_3.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/ethernet_1_10_25g_v2_1_3/.cxl.verilog.ethernet_1_10_25g_v2_1_3.ethernet_1_10_25g_v2_1_3.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work ethernet_1_10_25g_v2_1_3 -f /data11/home/marcuscw/Desktop/Lib/ethernet_1_10_25g_v2_1_3/.cxl.verilog.ethernet_1_10_25g_v2_1_3.ethernet_1_10_25g_v2_1_3.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:ethernet_1_10_25g_v2_1_3)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap ethernet_1_10_25g_v2_1_3 /data11/home/marcuscw/Desktop/Lib/ethernet_1_10_25g_v2_1_3 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:26:45 on Mar 11,2020
vlog -64 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -work ethernet_1_10_25g_v2_1_3 -f /data11/home/marcuscw/Desktop/Lib/ethernet_1_10_25g_v2_1_3/.cxl.verilog.ethernet_1_10_25g_v2_1_3.ethernet_1_10_25g_v2_1_3.lin64.cmf 

Top level modules:
End time: 15:26:46 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:ethernet_1_10_25g_v2_1_3)
==============================================================================

    > Searching for warnings in '.cxl.verilog.ethernet_1_10_25g_v2_1_3.ethernet_1_10_25g_v2_1_3.lin64.log'...
    > Generating report file '.cxl.verilog.ethernet_1_10_25g_v2_1_3.ethernet_1_10_25g_v2_1_3.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 30.77 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/tmr_manager_v1_0_4'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/tmr_manager_v1_0_4'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap tmr_manager_v1_0_4 /data11/home/marcuscw/Desktop/Lib/tmr_manager_v1_0_4'...
      output file: '/data11/home/marcuscw/Desktop/Lib/tmr_manager_v1_0_4/.cxl.vhdl.tmr_manager_v1_0_4.tmr_manager_v1_0_4.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap tmr_manager_v1_0_4 /data11/home/marcuscw/Desktop/Lib/tmr_manager_v1_0_4'
      return code: '0'

Compiling vhdl library 'tmr_manager_v1_0_4'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work tmr_manager_v1_0_4 -f /data11/home/marcuscw/Desktop/Lib/tmr_manager_v1_0_4/.cxl.vhdl.tmr_manager_v1_0_4.tmr_manager_v1_0_4.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/tmr_manager_v1_0_4/.cxl.vhdl.tmr_manager_v1_0_4.tmr_manager_v1_0_4.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work tmr_manager_v1_0_4 -f /data11/home/marcuscw/Desktop/Lib/tmr_manager_v1_0_4/.cxl.vhdl.tmr_manager_v1_0_4.tmr_manager_v1_0_4.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:tmr_manager_v1_0_4)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap tmr_manager_v1_0_4 /data11/home/marcuscw/Desktop/Lib/tmr_manager_v1_0_4 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:26:47 on Mar 11,2020
vcom -64 -93 -work tmr_manager_v1_0_4 -f /data11/home/marcuscw/Desktop/Lib/tmr_manager_v1_0_4/.cxl.vhdl.tmr_manager_v1_0_4.tmr_manager_v1_0_4.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity mb_sync_bit
-- Compiling architecture IMP of mb_sync_bit
-- Loading entity mb_sync_bit
-- Compiling entity mb_sync_vec
-- Compiling architecture IMP of mb_sync_vec
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity pselect_mask
-- Compiling architecture imp of pselect_mask
-- Loading package NUMERIC_STD
-- Compiling entity tmr_manager
-- Compiling architecture imp of tmr_manager
-- Loading entity pselect_mask
-- Loading entity mb_sync_vec
End time: 15:26:48 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:tmr_manager_v1_0_4)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.tmr_manager_v1_0_4.tmr_manager_v1_0_4.lin64.log'...
    > Generating report file '.cxl.vhdl.tmr_manager_v1_0_4.tmr_manager_v1_0_4.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 31.00 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/axi_pmon_v1_0_0'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/axi_pmon_v1_0_0'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap axi_pmon_v1_0_0 /data11/home/marcuscw/Desktop/Lib/axi_pmon_v1_0_0'...
      output file: '/data11/home/marcuscw/Desktop/Lib/axi_pmon_v1_0_0/.cxl.verilog.axi_pmon_v1_0_0.axi_pmon_v1_0_0.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap axi_pmon_v1_0_0 /data11/home/marcuscw/Desktop/Lib/axi_pmon_v1_0_0'
      return code: '0'

Compiling verilog library 'axi_pmon_v1_0_0'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 -L axi_pmon_v1_0_0 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -sv -svinputport=relaxed -work axi_pmon_v1_0_0 -f /data11/home/marcuscw/Desktop/Lib/axi_pmon_v1_0_0/.cxl.systemverilog.axi_pmon_v1_0_0.axi_pmon_v1_0_0.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/axi_pmon_v1_0_0/.cxl.verilog.axi_pmon_v1_0_0.axi_pmon_v1_0_0.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 -L axi_pmon_v1_0_0 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -sv -svinputport=relaxed -work axi_pmon_v1_0_0 -f /data11/home/marcuscw/Desktop/Lib/axi_pmon_v1_0_0/.cxl.systemverilog.axi_pmon_v1_0_0.axi_pmon_v1_0_0.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:axi_pmon_v1_0_0)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap axi_pmon_v1_0_0 /data11/home/marcuscw/Desktop/Lib/axi_pmon_v1_0_0 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:26:49 on Mar 11,2020
vlog -64 -L axi_pmon_v1_0_0 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -sv -svinputport=relaxed -work axi_pmon_v1_0_0 -f /data11/home/marcuscw/Desktop/Lib/axi_pmon_v1_0_0/.cxl.systemverilog.axi_pmon_v1_0_0.axi_pmon_v1_0_0.lin64.cmf 

Top level modules:
End time: 15:26:50 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:axi_pmon_v1_0_0)
==============================================================================

    > Searching for warnings in '.cxl.verilog.axi_pmon_v1_0_0.axi_pmon_v1_0_0.lin64.log'...
    > Generating report file '.cxl.verilog.axi_pmon_v1_0_0.axi_pmon_v1_0_0.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 31.22 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/audio_clock_recovery_v1_0'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/audio_clock_recovery_v1_0'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap audio_clock_recovery_v1_0 /data11/home/marcuscw/Desktop/Lib/audio_clock_recovery_v1_0'...
      output file: '/data11/home/marcuscw/Desktop/Lib/audio_clock_recovery_v1_0/.cxl.verilog.audio_clock_recovery_v1_0.audio_clock_recovery_v1_0.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap audio_clock_recovery_v1_0 /data11/home/marcuscw/Desktop/Lib/audio_clock_recovery_v1_0'
      return code: '0'

Compiling verilog library 'audio_clock_recovery_v1_0'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 -L audio_clock_recovery_v1_0 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -sv -svinputport=relaxed -work audio_clock_recovery_v1_0 -f /data11/home/marcuscw/Desktop/Lib/audio_clock_recovery_v1_0/.cxl.systemverilog.audio_clock_recovery_v1_0.audio_clock_recovery_v1_0.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/audio_clock_recovery_v1_0/.cxl.verilog.audio_clock_recovery_v1_0.audio_clock_recovery_v1_0.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 -L audio_clock_recovery_v1_0 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -sv -svinputport=relaxed -work audio_clock_recovery_v1_0 -f /data11/home/marcuscw/Desktop/Lib/audio_clock_recovery_v1_0/.cxl.systemverilog.audio_clock_recovery_v1_0.audio_clock_recovery_v1_0.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:audio_clock_recovery_v1_0)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap audio_clock_recovery_v1_0 /data11/home/marcuscw/Desktop/Lib/audio_clock_recovery_v1_0 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:26:50 on Mar 11,2020
vlog -64 -L audio_clock_recovery_v1_0 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -sv -svinputport=relaxed -work audio_clock_recovery_v1_0 -f /data11/home/marcuscw/Desktop/Lib/audio_clock_recovery_v1_0/.cxl.systemverilog.audio_clock_recovery_v1_0.audio_clock_recovery_v1_0.lin64.cmf 
-- Compiling module audio_clock_recovery_v1_0_axi
-- Compiling module audio_clock_recovery_v1_0_sys
-- Compiling module audio_clock_recovery_v1_0

Top level modules:
	audio_clock_recovery_v1_0
End time: 15:26:51 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:audio_clock_recovery_v1_0)
==============================================================================

    > Searching for warnings in '.cxl.verilog.audio_clock_recovery_v1_0.audio_clock_recovery_v1_0.lin64.log'...
    > Generating report file '.cxl.verilog.audio_clock_recovery_v1_0.audio_clock_recovery_v1_0.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 31.45 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/xxv_ethernet_v3_0_0'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/xxv_ethernet_v3_0_0'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap xxv_ethernet_v3_0_0 /data11/home/marcuscw/Desktop/Lib/xxv_ethernet_v3_0_0'...
      output file: '/data11/home/marcuscw/Desktop/Lib/xxv_ethernet_v3_0_0/.cxl.verilog.xxv_ethernet_v3_0_0.xxv_ethernet_v3_0_0.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap xxv_ethernet_v3_0_0 /data11/home/marcuscw/Desktop/Lib/xxv_ethernet_v3_0_0'
      return code: '0'

Compiling verilog library 'xxv_ethernet_v3_0_0'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 -L xxv_ethernet_v3_0_0 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -sv -svinputport=relaxed -work xxv_ethernet_v3_0_0 -f /data11/home/marcuscw/Desktop/Lib/xxv_ethernet_v3_0_0/.cxl.systemverilog.xxv_ethernet_v3_0_0.xxv_ethernet_v3_0_0.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/xxv_ethernet_v3_0_0/.cxl.verilog.xxv_ethernet_v3_0_0.xxv_ethernet_v3_0_0.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 -L xxv_ethernet_v3_0_0 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -sv -svinputport=relaxed -work xxv_ethernet_v3_0_0 -f /data11/home/marcuscw/Desktop/Lib/xxv_ethernet_v3_0_0/.cxl.systemverilog.xxv_ethernet_v3_0_0.xxv_ethernet_v3_0_0.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:xxv_ethernet_v3_0_0)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap xxv_ethernet_v3_0_0 /data11/home/marcuscw/Desktop/Lib/xxv_ethernet_v3_0_0 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:26:51 on Mar 11,2020
vlog -64 -L xxv_ethernet_v3_0_0 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -sv -svinputport=relaxed -work xxv_ethernet_v3_0_0 -f /data11/home/marcuscw/Desktop/Lib/xxv_ethernet_v3_0_0/.cxl.systemverilog.xxv_ethernet_v3_0_0.xxv_ethernet_v3_0_0.lin64.cmf 

Top level modules:
End time: 15:26:58 on Mar 11,2020, Elapsed time: 0:00:07
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:xxv_ethernet_v3_0_0)
==============================================================================

    > Searching for warnings in '.cxl.verilog.xxv_ethernet_v3_0_0.xxv_ethernet_v3_0_0.lin64.log'...
    > Generating report file '.cxl.verilog.xxv_ethernet_v3_0_0.xxv_ethernet_v3_0_0.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 31.67 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/sd_fec_v1_0_2'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/sd_fec_v1_0_2'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap sd_fec_v1_0_2 /data11/home/marcuscw/Desktop/Lib/sd_fec_v1_0_2'...
      output file: '/data11/home/marcuscw/Desktop/Lib/sd_fec_v1_0_2/.cxl.verilog.sd_fec_v1_0_2.sd_fec_v1_0_2.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap sd_fec_v1_0_2 /data11/home/marcuscw/Desktop/Lib/sd_fec_v1_0_2'
      return code: '0'

Compiling verilog library 'sd_fec_v1_0_2'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work sd_fec_v1_0_2 -f /data11/home/marcuscw/Desktop/Lib/sd_fec_v1_0_2/.cxl.verilog.sd_fec_v1_0_2.sd_fec_v1_0_2.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/sd_fec_v1_0_2/.cxl.verilog.sd_fec_v1_0_2.sd_fec_v1_0_2.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work sd_fec_v1_0_2 -f /data11/home/marcuscw/Desktop/Lib/sd_fec_v1_0_2/.cxl.verilog.sd_fec_v1_0_2.sd_fec_v1_0_2.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:sd_fec_v1_0_2)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap sd_fec_v1_0_2 /data11/home/marcuscw/Desktop/Lib/sd_fec_v1_0_2 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:26:58 on Mar 11,2020
vlog -64 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -work sd_fec_v1_0_2 -f /data11/home/marcuscw/Desktop/Lib/sd_fec_v1_0_2/.cxl.verilog.sd_fec_v1_0_2.sd_fec_v1_0_2.lin64.cmf 

Top level modules:
End time: 15:26:59 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:sd_fec_v1_0_2)
==============================================================================

    > Searching for warnings in '.cxl.verilog.sd_fec_v1_0_2.sd_fec_v1_0_2.lin64.log'...
    > Generating report file '.cxl.verilog.sd_fec_v1_0_2.sd_fec_v1_0_2.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 31.90 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/v_mix_v4_0_0'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/v_mix_v4_0_0'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap v_mix_v4_0_0 /data11/home/marcuscw/Desktop/Lib/v_mix_v4_0_0'...
      output file: '/data11/home/marcuscw/Desktop/Lib/v_mix_v4_0_0/.cxl.verilog.v_mix_v4_0_0.v_mix_v4_0_0.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap v_mix_v4_0_0 /data11/home/marcuscw/Desktop/Lib/v_mix_v4_0_0'
      return code: '0'

Compiling verilog library 'v_mix_v4_0_0'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work v_mix_v4_0_0 -f /data11/home/marcuscw/Desktop/Lib/v_mix_v4_0_0/.cxl.verilog.v_mix_v4_0_0.v_mix_v4_0_0.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/v_mix_v4_0_0/.cxl.verilog.v_mix_v4_0_0.v_mix_v4_0_0.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work v_mix_v4_0_0 -f /data11/home/marcuscw/Desktop/Lib/v_mix_v4_0_0/.cxl.verilog.v_mix_v4_0_0.v_mix_v4_0_0.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:v_mix_v4_0_0)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap v_mix_v4_0_0 /data11/home/marcuscw/Desktop/Lib/v_mix_v4_0_0 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:26:59 on Mar 11,2020
vlog -64 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -work v_mix_v4_0_0 -f /data11/home/marcuscw/Desktop/Lib/v_mix_v4_0_0/.cxl.verilog.v_mix_v4_0_0.v_mix_v4_0_0.lin64.cmf 
End time: 15:27:00 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:v_mix_v4_0_0)
==============================================================================

    > Searching for warnings in '.cxl.verilog.v_mix_v4_0_0.v_mix_v4_0_0.lin64.log'...
    > Generating report file '.cxl.verilog.v_mix_v4_0_0.v_mix_v4_0_0.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 32.13 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/high_speed_selectio_wiz_v3_4_1'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/high_speed_selectio_wiz_v3_4_1'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap high_speed_selectio_wiz_v3_4_1 /data11/home/marcuscw/Desktop/Lib/high_speed_selectio_wiz_v3_4_1'...
      output file: '/data11/home/marcuscw/Desktop/Lib/high_speed_selectio_wiz_v3_4_1/.cxl.verilog.high_speed_selectio_wiz_v3_4_1.high_speed_selectio_wiz_v3_4_1.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap high_speed_selectio_wiz_v3_4_1 /data11/home/marcuscw/Desktop/Lib/high_speed_selectio_wiz_v3_4_1'
      return code: '0'

Compiling verilog library 'high_speed_selectio_wiz_v3_4_1'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work high_speed_selectio_wiz_v3_4_1 -f /data11/home/marcuscw/Desktop/Lib/high_speed_selectio_wiz_v3_4_1/.cxl.verilog.high_speed_selectio_wiz_v3_4_1.high_speed_selectio_wiz_v3_4_1.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/high_speed_selectio_wiz_v3_4_1/.cxl.verilog.high_speed_selectio_wiz_v3_4_1.high_speed_selectio_wiz_v3_4_1.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work high_speed_selectio_wiz_v3_4_1 -f /data11/home/marcuscw/Desktop/Lib/high_speed_selectio_wiz_v3_4_1/.cxl.verilog.high_speed_selectio_wiz_v3_4_1.high_speed_selectio_wiz_v3_4_1.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:high_speed_selectio_wiz_v3_4_1)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap high_speed_selectio_wiz_v3_4_1 /data11/home/marcuscw/Desktop/Lib/high_speed_selectio_wiz_v3_4_1 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:27:00 on Mar 11,2020
vlog -64 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -work high_speed_selectio_wiz_v3_4_1 -f /data11/home/marcuscw/Desktop/Lib/high_speed_selectio_wiz_v3_4_1/.cxl.verilog.high_speed_selectio_wiz_v3_4_1.high_speed_selectio_wiz_v3_4_1.lin64.cmf 
-- Compiling module high_speed_selectio_wiz_v3_4_1_sync_cell
-- Compiling module PRBS_ANY
-- Compiling module high_speed_selectio_wiz_v3_4_1_rst_scheme
-- Compiling module high_speed_selectio_wiz_v3_4_1_clk_scheme
-- Compiling module high_speed_selectio_wiz_v3_4_1_clk_rst_top
-- Compiling module high_speed_selectio_wiz_v3_4_1_bs_ctrl_top
-- Compiling module high_speed_selectio_wiz_v3_4_1_iobuf_top
-- Compiling module high_speed_selectio_wiz_v3_4_1_C2BCEtc
-- Compiling module high_speed_selectio_wiz_v3_4_1_C2BCEtc_dwnld
-- Compiling module high_speed_selectio_wiz_v3_4_1_C3BCEtc
-- Compiling module high_speed_selectio_wiz_v3_4_1_C3BCEtc_dwnld
-- Compiling module high_speed_selectio_wiz_v3_4_1_Fdcr
-- Compiling module high_speed_selectio_wiz_v3_4_1_GenPulse
-- Compiling module high_speed_selectio_wiz_v3_4_1_BitSlipInLogic_4b
-- Compiling module high_speed_selectio_wiz_v3_4_1_BitSlipInLogic_8b
-- Compiling module high_speed_selectio_wiz_v3_4_1_BitSlipInLogic_FstCmp_4b
-- Compiling module high_speed_selectio_wiz_v3_4_1_BitSlipInLogic_FstCmp_8b
-- Compiling module high_speed_selectio_wiz_v3_4_1_BitSlipInLogic_Toplevel
-- Compiling module high_speed_selectio_wiz_v3_4_1_rxtx_bs
-- Compiling module high_speed_selectio_wiz_v3_4_1_tx_bs_tri
-- Compiling module high_speed_selectio_wiz_v3_4_1_rx_bs
-- Compiling module high_speed_selectio_wiz_v3_4_1_tx_bs
-- Compiling module high_speed_selectio_wiz_v3_4_1_bs_top

Top level modules:
	PRBS_ANY
	high_speed_selectio_wiz_v3_4_1_clk_rst_top
	high_speed_selectio_wiz_v3_4_1_bs_ctrl_top
	high_speed_selectio_wiz_v3_4_1_iobuf_top
	high_speed_selectio_wiz_v3_4_1_bs_top
End time: 15:27:02 on Mar 11,2020, Elapsed time: 0:00:02
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:high_speed_selectio_wiz_v3_4_1)
==============================================================================

    > Searching for warnings in '.cxl.verilog.high_speed_selectio_wiz_v3_4_1.high_speed_selectio_wiz_v3_4_1.lin64.log'...
    > Generating report file '.cxl.verilog.high_speed_selectio_wiz_v3_4_1.high_speed_selectio_wiz_v3_4_1.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 32.35 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/axi_pcie3_v3_0_9'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/axi_pcie3_v3_0_9'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap axi_pcie3_v3_0_9 /data11/home/marcuscw/Desktop/Lib/axi_pcie3_v3_0_9'...
      output file: '/data11/home/marcuscw/Desktop/Lib/axi_pcie3_v3_0_9/.cxl.verilog.axi_pcie3_v3_0_9.axi_pcie3_v3_0_9.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap axi_pcie3_v3_0_9 /data11/home/marcuscw/Desktop/Lib/axi_pcie3_v3_0_9'
      return code: '0'

Compiling verilog library 'axi_pcie3_v3_0_9'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work axi_pcie3_v3_0_9 -f /data11/home/marcuscw/Desktop/Lib/axi_pcie3_v3_0_9/.cxl.verilog.axi_pcie3_v3_0_9.axi_pcie3_v3_0_9.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/axi_pcie3_v3_0_9/.cxl.verilog.axi_pcie3_v3_0_9.axi_pcie3_v3_0_9.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work axi_pcie3_v3_0_9 -f /data11/home/marcuscw/Desktop/Lib/axi_pcie3_v3_0_9/.cxl.verilog.axi_pcie3_v3_0_9.axi_pcie3_v3_0_9.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:axi_pcie3_v3_0_9)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap axi_pcie3_v3_0_9 /data11/home/marcuscw/Desktop/Lib/axi_pcie3_v3_0_9 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:27:02 on Mar 11,2020
vlog -64 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -work axi_pcie3_v3_0_9 -f /data11/home/marcuscw/Desktop/Lib/axi_pcie3_v3_0_9/.cxl.verilog.axi_pcie3_v3_0_9.axi_pcie3_v3_0_9.lin64.cmf 
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_pcie3_v3_0/hdl/axi_pcie3_v3_0_vl_rfs.v(64): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_pcie3_v3_0/hdl/axi_pcie3_v3_0_vl_rfs.v(64): (vlog-2600) [RDGN] - Redundant digits in numeric literal.

Top level modules:
End time: 15:27:03 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 2

END_COMPILATION_MESSAGES(questasim:verilog:axi_pcie3_v3_0_9)
==============================================================================

    > Searching for warnings in '.cxl.verilog.axi_pcie3_v3_0_9.axi_pcie3_v3_0_9.lin64.log'...
    > Generating report file '.cxl.verilog.axi_pcie3_v3_0_9.axi_pcie3_v3_0_9.lin64.rpt'...

compile_simlib: 0 error(s), 2 warning(s), 32.58 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/high_speed_selectio_wiz_v3_3_1'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/high_speed_selectio_wiz_v3_3_1'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap high_speed_selectio_wiz_v3_3_1 /data11/home/marcuscw/Desktop/Lib/high_speed_selectio_wiz_v3_3_1'...
      output file: '/data11/home/marcuscw/Desktop/Lib/high_speed_selectio_wiz_v3_3_1/.cxl.verilog.high_speed_selectio_wiz_v3_3_1.high_speed_selectio_wiz_v3_3_1.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap high_speed_selectio_wiz_v3_3_1 /data11/home/marcuscw/Desktop/Lib/high_speed_selectio_wiz_v3_3_1'
      return code: '0'

Compiling verilog library 'high_speed_selectio_wiz_v3_3_1'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work high_speed_selectio_wiz_v3_3_1 -f /data11/home/marcuscw/Desktop/Lib/high_speed_selectio_wiz_v3_3_1/.cxl.verilog.high_speed_selectio_wiz_v3_3_1.high_speed_selectio_wiz_v3_3_1.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/high_speed_selectio_wiz_v3_3_1/.cxl.verilog.high_speed_selectio_wiz_v3_3_1.high_speed_selectio_wiz_v3_3_1.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work high_speed_selectio_wiz_v3_3_1 -f /data11/home/marcuscw/Desktop/Lib/high_speed_selectio_wiz_v3_3_1/.cxl.verilog.high_speed_selectio_wiz_v3_3_1.high_speed_selectio_wiz_v3_3_1.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:high_speed_selectio_wiz_v3_3_1)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap high_speed_selectio_wiz_v3_3_1 /data11/home/marcuscw/Desktop/Lib/high_speed_selectio_wiz_v3_3_1 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:27:04 on Mar 11,2020
vlog -64 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -work high_speed_selectio_wiz_v3_3_1 -f /data11/home/marcuscw/Desktop/Lib/high_speed_selectio_wiz_v3_3_1/.cxl.verilog.high_speed_selectio_wiz_v3_3_1.high_speed_selectio_wiz_v3_3_1.lin64.cmf 
-- Compiling module high_speed_selectio_wiz_v3_3_1_sync_cell
-- Compiling module PRBS_ANY
-- Compiling module high_speed_selectio_wiz_v3_3_1_rst_scheme
-- Compiling module high_speed_selectio_wiz_v3_3_1_clk_scheme
-- Compiling module high_speed_selectio_wiz_v3_3_1_clk_rst_top
-- Compiling module high_speed_selectio_wiz_v3_3_1_bs_ctrl_top
-- Compiling module high_speed_selectio_wiz_v3_3_1_iobuf_top
-- Compiling module high_speed_selectio_wiz_v3_3_1_C2BCEtc
-- Compiling module high_speed_selectio_wiz_v3_3_1_C2BCEtc_dwnld
-- Compiling module high_speed_selectio_wiz_v3_3_1_C3BCEtc
-- Compiling module high_speed_selectio_wiz_v3_3_1_C3BCEtc_dwnld
-- Compiling module high_speed_selectio_wiz_v3_3_1_Fdcr
-- Compiling module high_speed_selectio_wiz_v3_3_1_GenPulse
-- Compiling module high_speed_selectio_wiz_v3_3_1_BitSlipInLogic_4b
-- Compiling module high_speed_selectio_wiz_v3_3_1_BitSlipInLogic_8b
-- Compiling module high_speed_selectio_wiz_v3_3_1_BitSlipInLogic_FstCmp_4b
-- Compiling module high_speed_selectio_wiz_v3_3_1_BitSlipInLogic_FstCmp_8b
-- Compiling module high_speed_selectio_wiz_v3_3_1_BitSlipInLogic_Toplevel
-- Compiling module high_speed_selectio_wiz_v3_3_1_rxtx_bs
-- Compiling module high_speed_selectio_wiz_v3_3_1_tx_bs_tri
-- Compiling module high_speed_selectio_wiz_v3_3_1_rx_bs
-- Compiling module high_speed_selectio_wiz_v3_3_1_tx_bs
-- Compiling module high_speed_selectio_wiz_v3_3_1_bs_top

Top level modules:
	PRBS_ANY
	high_speed_selectio_wiz_v3_3_1_clk_rst_top
	high_speed_selectio_wiz_v3_3_1_bs_ctrl_top
	high_speed_selectio_wiz_v3_3_1_iobuf_top
	high_speed_selectio_wiz_v3_3_1_bs_top
End time: 15:27:06 on Mar 11,2020, Elapsed time: 0:00:02
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:high_speed_selectio_wiz_v3_3_1)
==============================================================================

    > Searching for warnings in '.cxl.verilog.high_speed_selectio_wiz_v3_3_1.high_speed_selectio_wiz_v3_3_1.lin64.log'...
    > Generating report file '.cxl.verilog.high_speed_selectio_wiz_v3_3_1.high_speed_selectio_wiz_v3_3_1.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 32.81 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/shell_utils_msp432_bsl_crc_gen_v1_0_0'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/shell_utils_msp432_bsl_crc_gen_v1_0_0'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap shell_utils_msp432_bsl_crc_gen_v1_0_0 /data11/home/marcuscw/Desktop/Lib/shell_utils_msp432_bsl_crc_gen_v1_0_0'...
      output file: '/data11/home/marcuscw/Desktop/Lib/shell_utils_msp432_bsl_crc_gen_v1_0_0/.cxl.verilog.shell_utils_msp432_bsl_crc_gen_v1_0_0.shell_utils_msp432_bsl_crc_gen_v1_0_0.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap shell_utils_msp432_bsl_crc_gen_v1_0_0 /data11/home/marcuscw/Desktop/Lib/shell_utils_msp432_bsl_crc_gen_v1_0_0'
      return code: '0'

Compiling verilog library 'shell_utils_msp432_bsl_crc_gen_v1_0_0'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work shell_utils_msp432_bsl_crc_gen_v1_0_0 -f /data11/home/marcuscw/Desktop/Lib/shell_utils_msp432_bsl_crc_gen_v1_0_0/.cxl.verilog.shell_utils_msp432_bsl_crc_gen_v1_0_0.shell_utils_msp432_bsl_crc_gen_v1_0_0.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/shell_utils_msp432_bsl_crc_gen_v1_0_0/.cxl.verilog.shell_utils_msp432_bsl_crc_gen_v1_0_0.shell_utils_msp432_bsl_crc_gen_v1_0_0.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work shell_utils_msp432_bsl_crc_gen_v1_0_0 -f /data11/home/marcuscw/Desktop/Lib/shell_utils_msp432_bsl_crc_gen_v1_0_0/.cxl.verilog.shell_utils_msp432_bsl_crc_gen_v1_0_0.shell_utils_msp432_bsl_crc_gen_v1_0_0.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:shell_utils_msp432_bsl_crc_gen_v1_0_0)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap shell_utils_msp432_bsl_crc_gen_v1_0_0 /data11/home/marcuscw/Desktop/Lib/shell_utils_msp432_bsl_crc_gen_v1_0_0 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:27:07 on Mar 11,2020
vlog -64 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -work shell_utils_msp432_bsl_crc_gen_v1_0_0 -f /data11/home/marcuscw/Desktop/Lib/shell_utils_msp432_bsl_crc_gen_v1_0_0/.cxl.verilog.shell_utils_msp432_bsl_crc_gen_v1_0_0.shell_utils_msp432_bsl_crc_gen_v1_0_0.lin64.cmf 

Top level modules:
End time: 15:27:07 on Mar 11,2020, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:shell_utils_msp432_bsl_crc_gen_v1_0_0)
==============================================================================

    > Searching for warnings in '.cxl.verilog.shell_utils_msp432_bsl_crc_gen_v1_0_0.shell_utils_msp432_bsl_crc_gen_v1_0_0.lin64.log'...
    > Generating report file '.cxl.verilog.shell_utils_msp432_bsl_crc_gen_v1_0_0.shell_utils_msp432_bsl_crc_gen_v1_0_0.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 33.03 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/cmac_usplus_v2_5_1'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/cmac_usplus_v2_5_1'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap cmac_usplus_v2_5_1 /data11/home/marcuscw/Desktop/Lib/cmac_usplus_v2_5_1'...
      output file: '/data11/home/marcuscw/Desktop/Lib/cmac_usplus_v2_5_1/.cxl.verilog.cmac_usplus_v2_5_1.cmac_usplus_v2_5_1.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap cmac_usplus_v2_5_1 /data11/home/marcuscw/Desktop/Lib/cmac_usplus_v2_5_1'
      return code: '0'

Compiling verilog library 'cmac_usplus_v2_5_1'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work cmac_usplus_v2_5_1 -f /data11/home/marcuscw/Desktop/Lib/cmac_usplus_v2_5_1/.cxl.verilog.cmac_usplus_v2_5_1.cmac_usplus_v2_5_1.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/cmac_usplus_v2_5_1/.cxl.verilog.cmac_usplus_v2_5_1.cmac_usplus_v2_5_1.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work cmac_usplus_v2_5_1 -f /data11/home/marcuscw/Desktop/Lib/cmac_usplus_v2_5_1/.cxl.verilog.cmac_usplus_v2_5_1.cmac_usplus_v2_5_1.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:cmac_usplus_v2_5_1)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap cmac_usplus_v2_5_1 /data11/home/marcuscw/Desktop/Lib/cmac_usplus_v2_5_1 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:27:08 on Mar 11,2020
vlog -64 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -work cmac_usplus_v2_5_1 -f /data11/home/marcuscw/Desktop/Lib/cmac_usplus_v2_5_1/.cxl.verilog.cmac_usplus_v2_5_1.cmac_usplus_v2_5_1.lin64.cmf 

Top level modules:
End time: 15:27:11 on Mar 11,2020, Elapsed time: 0:00:03
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:cmac_usplus_v2_5_1)
==============================================================================

    > Searching for warnings in '.cxl.verilog.cmac_usplus_v2_5_1.cmac_usplus_v2_5_1.lin64.log'...
    > Generating report file '.cxl.verilog.cmac_usplus_v2_5_1.cmac_usplus_v2_5_1.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 33.26 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/lmb_v10_v3_0_9'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/lmb_v10_v3_0_9'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap lmb_v10_v3_0_9 /data11/home/marcuscw/Desktop/Lib/lmb_v10_v3_0_9'...
      output file: '/data11/home/marcuscw/Desktop/Lib/lmb_v10_v3_0_9/.cxl.vhdl.lmb_v10_v3_0_9.lmb_v10_v3_0_9.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap lmb_v10_v3_0_9 /data11/home/marcuscw/Desktop/Lib/lmb_v10_v3_0_9'
      return code: '0'

Compiling vhdl library 'lmb_v10_v3_0_9'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work lmb_v10_v3_0_9 -f /data11/home/marcuscw/Desktop/Lib/lmb_v10_v3_0_9/.cxl.vhdl.lmb_v10_v3_0_9.lmb_v10_v3_0_9.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/lmb_v10_v3_0_9/.cxl.vhdl.lmb_v10_v3_0_9.lmb_v10_v3_0_9.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work lmb_v10_v3_0_9 -f /data11/home/marcuscw/Desktop/Lib/lmb_v10_v3_0_9/.cxl.vhdl.lmb_v10_v3_0_9.lmb_v10_v3_0_9.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:lmb_v10_v3_0_9)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap lmb_v10_v3_0_9 /data11/home/marcuscw/Desktop/Lib/lmb_v10_v3_0_9 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:27:11 on Mar 11,2020
vcom -64 -93 -work lmb_v10_v3_0_9 -f /data11/home/marcuscw/Desktop/Lib/lmb_v10_v3_0_9/.cxl.vhdl.lmb_v10_v3_0_9.lmb_v10_v3_0_9.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity lmb_v10
-- Compiling architecture IMP of lmb_v10
End time: 15:27:12 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:lmb_v10_v3_0_9)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.lmb_v10_v3_0_9.lmb_v10_v3_0_9.lin64.log'...
    > Generating report file '.cxl.vhdl.lmb_v10_v3_0_9.lmb_v10_v3_0_9.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 33.48 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/v_demosaic_v1_0_5'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/v_demosaic_v1_0_5'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap v_demosaic_v1_0_5 /data11/home/marcuscw/Desktop/Lib/v_demosaic_v1_0_5'...
      output file: '/data11/home/marcuscw/Desktop/Lib/v_demosaic_v1_0_5/.cxl.verilog.v_demosaic_v1_0_5.v_demosaic_v1_0_5.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap v_demosaic_v1_0_5 /data11/home/marcuscw/Desktop/Lib/v_demosaic_v1_0_5'
      return code: '0'

Compiling verilog library 'v_demosaic_v1_0_5'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work v_demosaic_v1_0_5 -f /data11/home/marcuscw/Desktop/Lib/v_demosaic_v1_0_5/.cxl.verilog.v_demosaic_v1_0_5.v_demosaic_v1_0_5.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/v_demosaic_v1_0_5/.cxl.verilog.v_demosaic_v1_0_5.v_demosaic_v1_0_5.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work v_demosaic_v1_0_5 -f /data11/home/marcuscw/Desktop/Lib/v_demosaic_v1_0_5/.cxl.verilog.v_demosaic_v1_0_5.v_demosaic_v1_0_5.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:v_demosaic_v1_0_5)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap v_demosaic_v1_0_5 /data11/home/marcuscw/Desktop/Lib/v_demosaic_v1_0_5 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:27:12 on Mar 11,2020
vlog -64 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -work v_demosaic_v1_0_5 -f /data11/home/marcuscw/Desktop/Lib/v_demosaic_v1_0_5/.cxl.verilog.v_demosaic_v1_0_5.v_demosaic_v1_0_5.lin64.cmf 
End time: 15:27:12 on Mar 11,2020, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:v_demosaic_v1_0_5)
==============================================================================

    > Searching for warnings in '.cxl.verilog.v_demosaic_v1_0_5.v_demosaic_v1_0_5.lin64.log'...
    > Generating report file '.cxl.verilog.v_demosaic_v1_0_5.v_demosaic_v1_0_5.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 33.71 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/tmr_inject_v1_0_3'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/tmr_inject_v1_0_3'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap tmr_inject_v1_0_3 /data11/home/marcuscw/Desktop/Lib/tmr_inject_v1_0_3'...
      output file: '/data11/home/marcuscw/Desktop/Lib/tmr_inject_v1_0_3/.cxl.vhdl.tmr_inject_v1_0_3.tmr_inject_v1_0_3.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap tmr_inject_v1_0_3 /data11/home/marcuscw/Desktop/Lib/tmr_inject_v1_0_3'
      return code: '0'

Compiling vhdl library 'tmr_inject_v1_0_3'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work tmr_inject_v1_0_3 -f /data11/home/marcuscw/Desktop/Lib/tmr_inject_v1_0_3/.cxl.vhdl.tmr_inject_v1_0_3.tmr_inject_v1_0_3.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/tmr_inject_v1_0_3/.cxl.vhdl.tmr_inject_v1_0_3.tmr_inject_v1_0_3.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work tmr_inject_v1_0_3 -f /data11/home/marcuscw/Desktop/Lib/tmr_inject_v1_0_3/.cxl.vhdl.tmr_inject_v1_0_3.tmr_inject_v1_0_3.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:tmr_inject_v1_0_3)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap tmr_inject_v1_0_3 /data11/home/marcuscw/Desktop/Lib/tmr_inject_v1_0_3 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:27:13 on Mar 11,2020
vcom -64 -93 -work tmr_inject_v1_0_3 -f /data11/home/marcuscw/Desktop/Lib/tmr_inject_v1_0_3/.cxl.vhdl.tmr_inject_v1_0_3.tmr_inject_v1_0_3.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity pselect_mask
-- Compiling architecture imp of pselect_mask
-- Loading package NUMERIC_STD
-- Compiling entity tmr_inject
-- Compiling architecture imp of tmr_inject
-- Loading entity pselect_mask
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/tmr_inject_v1_0/hdl/tmr_inject_v1_0_vh_rfs.vhd(329): Nonresolved signal 'reg_addr_inject_enable' may have multiple sources.
  Drivers:
    /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/tmr_inject_v1_0/hdl/tmr_inject_v1_0_vh_rfs.vhd(407):Conditional signal assignment line__407
    /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/tmr_inject_v1_0/hdl/tmr_inject_v1_0_vh_rfs.vhd(398):Conditional signal assignment line__398
    /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/tmr_inject_v1_0/hdl/tmr_inject_v1_0_vh_rfs.vhd(390):Conditional signal assignment line__390
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/tmr_inject_v1_0/hdl/tmr_inject_v1_0_vh_rfs.vhd(330): Nonresolved signal 'reg_addr_instruction_inject_enable' may have multiple sources.
  Drivers:
    /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/tmr_inject_v1_0/hdl/tmr_inject_v1_0_vh_rfs.vhd(408):Conditional signal assignment line__408
    /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/tmr_inject_v1_0/hdl/tmr_inject_v1_0_vh_rfs.vhd(399):Conditional signal assignment line__399
    /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/tmr_inject_v1_0/hdl/tmr_inject_v1_0_vh_rfs.vhd(391):Conditional signal assignment line__391
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/tmr_inject_v1_0/hdl/tmr_inject_v1_0_vh_rfs.vhd(331): Nonresolved signal 'reg_addr_lsw_addr_inject_enable' may have multiple sources.
  Drivers:
    /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/tmr_inject_v1_0/hdl/tmr_inject_v1_0_vh_rfs.vhd(409):Conditional signal assignment line__409
    /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/tmr_inject_v1_0/hdl/tmr_inject_v1_0_vh_rfs.vhd(401):Conditional signal assignment line__400
    /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/tmr_inject_v1_0/hdl/tmr_inject_v1_0_vh_rfs.vhd(392):Conditional signal assignment line__392
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/tmr_inject_v1_0/hdl/tmr_inject_v1_0_vh_rfs.vhd(332): Nonresolved signal 'reg_addr_msw_addr_inject_enable' may have multiple sources.
  Drivers:
    /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/tmr_inject_v1_0/hdl/tmr_inject_v1_0_vh_rfs.vhd(410):Conditional signal assignment line__410
    /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/tmr_inject_v1_0/hdl/tmr_inject_v1_0_vh_rfs.vhd(402):Conditional signal assignment line__402
    /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/tmr_inject_v1_0/hdl/tmr_inject_v1_0_vh_rfs.vhd(393):Conditional signal assignment line__393
End time: 15:27:13 on Mar 11,2020, Elapsed time: 0:00:00
Errors: 0, Warnings: 4

END_COMPILATION_MESSAGES(questasim:vhdl:tmr_inject_v1_0_3)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.tmr_inject_v1_0_3.tmr_inject_v1_0_3.lin64.log'...
    > Generating report file '.cxl.vhdl.tmr_inject_v1_0_3.tmr_inject_v1_0_3.lin64.rpt'...

compile_simlib: 0 error(s), 4 warning(s), 33.94 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/noc_na_v1_0_0'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/noc_na_v1_0_0'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap noc_na_v1_0_0 /data11/home/marcuscw/Desktop/Lib/noc_na_v1_0_0'...
      output file: '/data11/home/marcuscw/Desktop/Lib/noc_na_v1_0_0/.cxl.verilog.noc_na_v1_0_0.noc_na_v1_0_0.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap noc_na_v1_0_0 /data11/home/marcuscw/Desktop/Lib/noc_na_v1_0_0'
      return code: '0'

Compiling verilog library 'noc_na_v1_0_0'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 -L noc_na_v1_0_0 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -sv -svinputport=relaxed -work noc_na_v1_0_0 -f /data11/home/marcuscw/Desktop/Lib/noc_na_v1_0_0/.cxl.systemverilog.noc_na_v1_0_0.noc_na_v1_0_0.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/noc_na_v1_0_0/.cxl.verilog.noc_na_v1_0_0.noc_na_v1_0_0.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 -L noc_na_v1_0_0 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -sv -svinputport=relaxed -work noc_na_v1_0_0 -f /data11/home/marcuscw/Desktop/Lib/noc_na_v1_0_0/.cxl.systemverilog.noc_na_v1_0_0.noc_na_v1_0_0.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:noc_na_v1_0_0)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap noc_na_v1_0_0 /data11/home/marcuscw/Desktop/Lib/noc_na_v1_0_0 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:27:14 on Mar 11,2020
vlog -64 -L noc_na_v1_0_0 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -sv -svinputport=relaxed -work noc_na_v1_0_0 -f /data11/home/marcuscw/Desktop/Lib/noc_na_v1_0_0/.cxl.systemverilog.noc_na_v1_0_0.noc_na_v1_0_0.lin64.cmf 
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(64): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(64): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(64): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(64): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(64): (vlog-2263) Redefinition of macro: <protected>.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(64): (vlog-2263) Redefinition of macro: <protected>.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(64): (vlog-2263) Redefinition of macro: <protected>.
-- Compiling package noc_na_v1_0_vl_rfs_sv_unit
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/noc_na_v1_0/hdl/noc_na_v1_0_vl_rfs.sv(12919): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.

Top level modules:
End time: 15:27:16 on Mar 11,2020, Elapsed time: 0:00:02
Errors: 0, Warnings: 1158

END_COMPILATION_MESSAGES(questasim:verilog:noc_na_v1_0_0)
==============================================================================

    > Searching for warnings in '.cxl.verilog.noc_na_v1_0_0.noc_na_v1_0_0.lin64.log'...
    > Generating report file '.cxl.verilog.noc_na_v1_0_0.noc_na_v1_0_0.lin64.rpt'...

compile_simlib: 0 error(s), 1158 warning(s), 34.16 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/bsip_v1_1_0'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/bsip_v1_1_0'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap bsip_v1_1_0 /data11/home/marcuscw/Desktop/Lib/bsip_v1_1_0'...
      output file: '/data11/home/marcuscw/Desktop/Lib/bsip_v1_1_0/.cxl.vhdl.bsip_v1_1_0.bsip_v1_1_0.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap bsip_v1_1_0 /data11/home/marcuscw/Desktop/Lib/bsip_v1_1_0'
      return code: '0'

Compiling vhdl library 'bsip_v1_1_0'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work bsip_v1_1_0 -f /data11/home/marcuscw/Desktop/Lib/bsip_v1_1_0/.cxl.vhdl.bsip_v1_1_0.bsip_v1_1_0.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/bsip_v1_1_0/.cxl.vhdl.bsip_v1_1_0.bsip_v1_1_0.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work bsip_v1_1_0 -f /data11/home/marcuscw/Desktop/Lib/bsip_v1_1_0/.cxl.vhdl.bsip_v1_1_0.bsip_v1_1_0.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:bsip_v1_1_0)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap bsip_v1_1_0 /data11/home/marcuscw/Desktop/Lib/bsip_v1_1_0 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:27:16 on Mar 11,2020
vcom -64 -93 -work bsip_v1_1_0 -f /data11/home/marcuscw/Desktop/Lib/bsip_v1_1_0/.cxl.vhdl.bsip_v1_1_0.bsip_v1_1_0.lin64.cmf 
-- Loading package STANDARD
End time: 15:27:17 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:bsip_v1_1_0)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.bsip_v1_1_0.bsip_v1_1_0.lin64.log'...
    > Generating report file '.cxl.vhdl.bsip_v1_1_0.bsip_v1_1_0.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 34.39 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/bsip_v1_1_0'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/bsip_v1_1_0'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap bsip_v1_1_0 /data11/home/marcuscw/Desktop/Lib/bsip_v1_1_0'...
      output file: '/data11/home/marcuscw/Desktop/Lib/bsip_v1_1_0/.cxl.verilog.bsip_v1_1_0.bsip_v1_1_0.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap bsip_v1_1_0 /data11/home/marcuscw/Desktop/Lib/bsip_v1_1_0'
      return code: '0'

Compiling verilog library 'bsip_v1_1_0'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work bsip_v1_1_0 -f /data11/home/marcuscw/Desktop/Lib/bsip_v1_1_0/.cxl.verilog.bsip_v1_1_0.bsip_v1_1_0.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/bsip_v1_1_0/.cxl.verilog.bsip_v1_1_0.bsip_v1_1_0.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work bsip_v1_1_0 -f /data11/home/marcuscw/Desktop/Lib/bsip_v1_1_0/.cxl.verilog.bsip_v1_1_0.bsip_v1_1_0.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:bsip_v1_1_0)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap bsip_v1_1_0 /data11/home/marcuscw/Desktop/Lib/bsip_v1_1_0 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:27:18 on Mar 11,2020
vlog -64 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -work bsip_v1_1_0 -f /data11/home/marcuscw/Desktop/Lib/bsip_v1_1_0/.cxl.verilog.bsip_v1_1_0.bsip_v1_1_0.lin64.cmf 

Top level modules:
End time: 15:27:18 on Mar 11,2020, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:bsip_v1_1_0)
==============================================================================

    > Searching for warnings in '.cxl.verilog.bsip_v1_1_0.bsip_v1_1_0.lin64.log'...
    > Generating report file '.cxl.verilog.bsip_v1_1_0.bsip_v1_1_0.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 34.62 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/v_deinterlacer_v5_0_13'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/v_deinterlacer_v5_0_13'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap v_deinterlacer_v5_0_13 /data11/home/marcuscw/Desktop/Lib/v_deinterlacer_v5_0_13'...
      output file: '/data11/home/marcuscw/Desktop/Lib/v_deinterlacer_v5_0_13/.cxl.verilog.v_deinterlacer_v5_0_13.v_deinterlacer_v5_0_13.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap v_deinterlacer_v5_0_13 /data11/home/marcuscw/Desktop/Lib/v_deinterlacer_v5_0_13'
      return code: '0'

Compiling verilog library 'v_deinterlacer_v5_0_13'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work v_deinterlacer_v5_0_13 -f /data11/home/marcuscw/Desktop/Lib/v_deinterlacer_v5_0_13/.cxl.verilog.v_deinterlacer_v5_0_13.v_deinterlacer_v5_0_13.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/v_deinterlacer_v5_0_13/.cxl.verilog.v_deinterlacer_v5_0_13.v_deinterlacer_v5_0_13.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work v_deinterlacer_v5_0_13 -f /data11/home/marcuscw/Desktop/Lib/v_deinterlacer_v5_0_13/.cxl.verilog.v_deinterlacer_v5_0_13.v_deinterlacer_v5_0_13.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:v_deinterlacer_v5_0_13)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap v_deinterlacer_v5_0_13 /data11/home/marcuscw/Desktop/Lib/v_deinterlacer_v5_0_13 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:27:19 on Mar 11,2020
vlog -64 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -work v_deinterlacer_v5_0_13 -f /data11/home/marcuscw/Desktop/Lib/v_deinterlacer_v5_0_13/.cxl.verilog.v_deinterlacer_v5_0_13.v_deinterlacer_v5_0_13.lin64.cmf 
End time: 15:27:19 on Mar 11,2020, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:v_deinterlacer_v5_0_13)
==============================================================================

    > Searching for warnings in '.cxl.verilog.v_deinterlacer_v5_0_13.v_deinterlacer_v5_0_13.lin64.log'...
    > Generating report file '.cxl.verilog.v_deinterlacer_v5_0_13.v_deinterlacer_v5_0_13.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 34.84 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/tcc_decoder_3gpplte_v3_0_6'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/tcc_decoder_3gpplte_v3_0_6'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap tcc_decoder_3gpplte_v3_0_6 /data11/home/marcuscw/Desktop/Lib/tcc_decoder_3gpplte_v3_0_6'...
      output file: '/data11/home/marcuscw/Desktop/Lib/tcc_decoder_3gpplte_v3_0_6/.cxl.vhdl.tcc_decoder_3gpplte_v3_0_6.tcc_decoder_3gpplte_v3_0_6.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap tcc_decoder_3gpplte_v3_0_6 /data11/home/marcuscw/Desktop/Lib/tcc_decoder_3gpplte_v3_0_6'
      return code: '0'

Compiling vhdl library 'tcc_decoder_3gpplte_v3_0_6'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work tcc_decoder_3gpplte_v3_0_6 -f /data11/home/marcuscw/Desktop/Lib/tcc_decoder_3gpplte_v3_0_6/.cxl.vhdl.tcc_decoder_3gpplte_v3_0_6.tcc_decoder_3gpplte_v3_0_6.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/tcc_decoder_3gpplte_v3_0_6/.cxl.vhdl.tcc_decoder_3gpplte_v3_0_6.tcc_decoder_3gpplte_v3_0_6.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work tcc_decoder_3gpplte_v3_0_6 -f /data11/home/marcuscw/Desktop/Lib/tcc_decoder_3gpplte_v3_0_6/.cxl.vhdl.tcc_decoder_3gpplte_v3_0_6.tcc_decoder_3gpplte_v3_0_6.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:tcc_decoder_3gpplte_v3_0_6)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap tcc_decoder_3gpplte_v3_0_6 /data11/home/marcuscw/Desktop/Lib/tcc_decoder_3gpplte_v3_0_6 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:27:19 on Mar 11,2020
vcom -64 -93 -work tcc_decoder_3gpplte_v3_0_6 -f /data11/home/marcuscw/Desktop/Lib/tcc_decoder_3gpplte_v3_0_6/.cxl.vhdl.tcc_decoder_3gpplte_v3_0_6.tcc_decoder_3gpplte_v3_0_6.lin64.cmf 
-- Loading package STANDARD
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/tcc_decoder_3gpplte_v3_0/hdl/tcc_decoder_3gpplte_v3_0_vh_rfs.vhd(64): (vcom-1515) Prefix of predefined attribute "<protected>" is function call "<protected>".
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/tcc_decoder_3gpplte_v3_0/hdl/tcc_decoder_3gpplte_v3_0_vh_rfs.vhd(64): (vcom-1515) Prefix of predefined attribute "<protected>" is function call "<protected>".
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/tcc_decoder_3gpplte_v3_0/hdl/tcc_decoder_3gpplte_v3_0_vh_rfs.vhd(64): (vcom-1515) Prefix of predefined attribute "<protected>" is function call "<protected>".
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/tcc_decoder_3gpplte_v3_0/hdl/tcc_decoder_3gpplte_v3_0_vh_rfs.vhd(64): (vcom-1515) Prefix of predefined attribute "<protected>" is function call "<protected>".
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/tcc_decoder_3gpplte_v3_0/hdl/tcc_decoder_3gpplte_v3_0_vh_rfs.vhd(64): (vcom-1515) Prefix of predefined attribute "<protected>" is function call "<protected>".
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/tcc_decoder_3gpplte_v3_0/hdl/tcc_decoder_3gpplte_v3_0_vh_rfs.vhd(64): (vcom-1515) Prefix of predefined attribute "<protected>" is function call "<protected>".
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/tcc_decoder_3gpplte_v3_0/hdl/tcc_decoder_3gpplte_v3_0_vh_rfs.vhd(64): (vcom-1515) Prefix of predefined attribute "<protected>" is function call "<protected>".
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/tcc_decoder_3gpplte_v3_0/hdl/tcc_decoder_3gpplte_v3_0_vh_rfs.vhd(64): (vcom-1515) Prefix of predefined attribute "<protected>" is function call "<protected>".
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/tcc_decoder_3gpplte_v3_0/hdl/tcc_decoder_3gpplte_v3_0_vh_rfs.vhd(64): (vcom-1515) Prefix of predefined attribute "<protected>" is function call "<protected>".
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/tcc_decoder_3gpplte_v3_0/hdl/tcc_decoder_3gpplte_v3_0_vh_rfs.vhd(64): (vcom-1515) Prefix of predefined attribute "<protected>" is function call "<protected>".
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/tcc_decoder_3gpplte_v3_0/hdl/tcc_decoder_3gpplte_v3_0_vh_rfs.vhd(64): (vcom-1515) Prefix of predefined attribute "<protected>" is function call "<protected>".
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/tcc_decoder_3gpplte_v3_0/hdl/tcc_decoder_3gpplte_v3_0_vh_rfs.vhd(64): (vcom-1515) Prefix of predefined attribute "<protected>" is function call "<protected>".
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/tcc_decoder_3gpplte_v3_0/hdl/tcc_decoder_3gpplte_v3_0_vh_rfs.vhd(64): (vcom-1515) Prefix of predefined attribute "<protected>" is function call "<protected>".
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/tcc_decoder_3gpplte_v3_0/hdl/tcc_decoder_3gpplte_v3_0_vh_rfs.vhd(64): (vcom-1515) Prefix of predefined attribute "<protected>" is function call "<protected>".
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/tcc_decoder_3gpplte_v3_0/hdl/tcc_decoder_3gpplte_v3_0_vh_rfs.vhd(64): (vcom-1515) Prefix of predefined attribute "<protected>" is function call "<protected>".
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/tcc_decoder_3gpplte_v3_0/hdl/tcc_decoder_3gpplte_v3_0_vh_rfs.vhd(64): (vcom-1515) Prefix of predefined attribute "<protected>" is function call "<protected>".
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/tcc_decoder_3gpplte_v3_0/hdl/tcc_decoder_3gpplte_v3_0_vh_rfs.vhd(64): (vcom-1515) Prefix of predefined attribute "<protected>" is function call "<protected>".
End time: 15:27:21 on Mar 11,2020, Elapsed time: 0:00:02
Errors: 0, Warnings: 17

END_COMPILATION_MESSAGES(questasim:vhdl:tcc_decoder_3gpplte_v3_0_6)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.tcc_decoder_3gpplte_v3_0_6.tcc_decoder_3gpplte_v3_0_6.lin64.log'...
    > Generating report file '.cxl.vhdl.tcc_decoder_3gpplte_v3_0_6.tcc_decoder_3gpplte_v3_0_6.lin64.rpt'...

compile_simlib: 0 error(s), 17 warning(s), 35.07 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/v_gamma_lut_v1_0_5'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/v_gamma_lut_v1_0_5'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap v_gamma_lut_v1_0_5 /data11/home/marcuscw/Desktop/Lib/v_gamma_lut_v1_0_5'...
      output file: '/data11/home/marcuscw/Desktop/Lib/v_gamma_lut_v1_0_5/.cxl.verilog.v_gamma_lut_v1_0_5.v_gamma_lut_v1_0_5.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap v_gamma_lut_v1_0_5 /data11/home/marcuscw/Desktop/Lib/v_gamma_lut_v1_0_5'
      return code: '0'

Compiling verilog library 'v_gamma_lut_v1_0_5'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work v_gamma_lut_v1_0_5 -f /data11/home/marcuscw/Desktop/Lib/v_gamma_lut_v1_0_5/.cxl.verilog.v_gamma_lut_v1_0_5.v_gamma_lut_v1_0_5.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/v_gamma_lut_v1_0_5/.cxl.verilog.v_gamma_lut_v1_0_5.v_gamma_lut_v1_0_5.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work v_gamma_lut_v1_0_5 -f /data11/home/marcuscw/Desktop/Lib/v_gamma_lut_v1_0_5/.cxl.verilog.v_gamma_lut_v1_0_5.v_gamma_lut_v1_0_5.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:v_gamma_lut_v1_0_5)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap v_gamma_lut_v1_0_5 /data11/home/marcuscw/Desktop/Lib/v_gamma_lut_v1_0_5 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:27:22 on Mar 11,2020
vlog -64 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -work v_gamma_lut_v1_0_5 -f /data11/home/marcuscw/Desktop/Lib/v_gamma_lut_v1_0_5/.cxl.verilog.v_gamma_lut_v1_0_5.v_gamma_lut_v1_0_5.lin64.cmf 
End time: 15:27:22 on Mar 11,2020, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:v_gamma_lut_v1_0_5)
==============================================================================

    > Searching for warnings in '.cxl.verilog.v_gamma_lut_v1_0_5.v_gamma_lut_v1_0_5.lin64.log'...
    > Generating report file '.cxl.verilog.v_gamma_lut_v1_0_5.v_gamma_lut_v1_0_5.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 35.29 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/v_hdmi_tx_v2_0_0'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/v_hdmi_tx_v2_0_0'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap v_hdmi_tx_v2_0_0 /data11/home/marcuscw/Desktop/Lib/v_hdmi_tx_v2_0_0'...
      output file: '/data11/home/marcuscw/Desktop/Lib/v_hdmi_tx_v2_0_0/.cxl.verilog.v_hdmi_tx_v2_0_0.v_hdmi_tx_v2_0_0.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap v_hdmi_tx_v2_0_0 /data11/home/marcuscw/Desktop/Lib/v_hdmi_tx_v2_0_0'
      return code: '0'

Compiling verilog library 'v_hdmi_tx_v2_0_0'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 -L v_hdmi_tx_v2_0_0 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -sv -svinputport=relaxed -work v_hdmi_tx_v2_0_0 -f /data11/home/marcuscw/Desktop/Lib/v_hdmi_tx_v2_0_0/.cxl.systemverilog.v_hdmi_tx_v2_0_0.v_hdmi_tx_v2_0_0.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/v_hdmi_tx_v2_0_0/.cxl.verilog.v_hdmi_tx_v2_0_0.v_hdmi_tx_v2_0_0.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 -L v_hdmi_tx_v2_0_0 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -sv -svinputport=relaxed -work v_hdmi_tx_v2_0_0 -f /data11/home/marcuscw/Desktop/Lib/v_hdmi_tx_v2_0_0/.cxl.systemverilog.v_hdmi_tx_v2_0_0.v_hdmi_tx_v2_0_0.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:v_hdmi_tx_v2_0_0)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap v_hdmi_tx_v2_0_0 /data11/home/marcuscw/Desktop/Lib/v_hdmi_tx_v2_0_0 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:27:23 on Mar 11,2020
vlog -64 -L v_hdmi_tx_v2_0_0 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -sv -svinputport=relaxed -work v_hdmi_tx_v2_0_0 -f /data11/home/marcuscw/Desktop/Lib/v_hdmi_tx_v2_0_0/.cxl.systemverilog.v_hdmi_tx_v2_0_0.v_hdmi_tx_v2_0_0.lin64.cmf 
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_tx_v2_0/hdl/v_hdmi_tx_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/v_hdmi_tx_v2_0/hdl/v_hdmi_tx_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.

Top level modules:
End time: 15:27:23 on Mar 11,2020, Elapsed time: 0:00:00
Errors: 0, Warnings: 2

END_COMPILATION_MESSAGES(questasim:verilog:v_hdmi_tx_v2_0_0)
==============================================================================

    > Searching for warnings in '.cxl.verilog.v_hdmi_tx_v2_0_0.v_hdmi_tx_v2_0_0.lin64.log'...
    > Generating report file '.cxl.verilog.v_hdmi_tx_v2_0_0.v_hdmi_tx_v2_0_0.lin64.rpt'...

compile_simlib: 0 error(s), 2 warning(s), 35.52 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/ibert_lib_v1_0_6'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/ibert_lib_v1_0_6'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap ibert_lib_v1_0_6 /data11/home/marcuscw/Desktop/Lib/ibert_lib_v1_0_6'...
      output file: '/data11/home/marcuscw/Desktop/Lib/ibert_lib_v1_0_6/.cxl.verilog.ibert_lib_v1_0_6.ibert_lib_v1_0_6.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap ibert_lib_v1_0_6 /data11/home/marcuscw/Desktop/Lib/ibert_lib_v1_0_6'
      return code: '0'

Compiling verilog library 'ibert_lib_v1_0_6'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work ibert_lib_v1_0_6 -f /data11/home/marcuscw/Desktop/Lib/ibert_lib_v1_0_6/.cxl.verilog.ibert_lib_v1_0_6.ibert_lib_v1_0_6.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/ibert_lib_v1_0_6/.cxl.verilog.ibert_lib_v1_0_6.ibert_lib_v1_0_6.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work ibert_lib_v1_0_6 -f /data11/home/marcuscw/Desktop/Lib/ibert_lib_v1_0_6/.cxl.verilog.ibert_lib_v1_0_6.ibert_lib_v1_0_6.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:ibert_lib_v1_0_6)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap ibert_lib_v1_0_6 /data11/home/marcuscw/Desktop/Lib/ibert_lib_v1_0_6 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:27:24 on Mar 11,2020
vlog -64 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -work ibert_lib_v1_0_6 -f /data11/home/marcuscw/Desktop/Lib/ibert_lib_v1_0_6/.cxl.verilog.ibert_lib_v1_0_6.ibert_lib_v1_0_6.lin64.cmf 

Top level modules:
End time: 15:27:25 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:ibert_lib_v1_0_6)
==============================================================================

    > Searching for warnings in '.cxl.verilog.ibert_lib_v1_0_6.ibert_lib_v1_0_6.lin64.log'...
    > Generating report file '.cxl.verilog.ibert_lib_v1_0_6.ibert_lib_v1_0_6.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 35.75 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/ieee802d3_clause74_fec_v1_0_4'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/ieee802d3_clause74_fec_v1_0_4'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap ieee802d3_clause74_fec_v1_0_4 /data11/home/marcuscw/Desktop/Lib/ieee802d3_clause74_fec_v1_0_4'...
      output file: '/data11/home/marcuscw/Desktop/Lib/ieee802d3_clause74_fec_v1_0_4/.cxl.verilog.ieee802d3_clause74_fec_v1_0_4.ieee802d3_clause74_fec_v1_0_4.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap ieee802d3_clause74_fec_v1_0_4 /data11/home/marcuscw/Desktop/Lib/ieee802d3_clause74_fec_v1_0_4'
      return code: '0'

Compiling verilog library 'ieee802d3_clause74_fec_v1_0_4'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work ieee802d3_clause74_fec_v1_0_4 -f /data11/home/marcuscw/Desktop/Lib/ieee802d3_clause74_fec_v1_0_4/.cxl.verilog.ieee802d3_clause74_fec_v1_0_4.ieee802d3_clause74_fec_v1_0_4.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/ieee802d3_clause74_fec_v1_0_4/.cxl.verilog.ieee802d3_clause74_fec_v1_0_4.ieee802d3_clause74_fec_v1_0_4.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work ieee802d3_clause74_fec_v1_0_4 -f /data11/home/marcuscw/Desktop/Lib/ieee802d3_clause74_fec_v1_0_4/.cxl.verilog.ieee802d3_clause74_fec_v1_0_4.ieee802d3_clause74_fec_v1_0_4.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:ieee802d3_clause74_fec_v1_0_4)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap ieee802d3_clause74_fec_v1_0_4 /data11/home/marcuscw/Desktop/Lib/ieee802d3_clause74_fec_v1_0_4 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:27:25 on Mar 11,2020
vlog -64 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -work ieee802d3_clause74_fec_v1_0_4 -f /data11/home/marcuscw/Desktop/Lib/ieee802d3_clause74_fec_v1_0_4/.cxl.verilog.ieee802d3_clause74_fec_v1_0_4.ieee802d3_clause74_fec_v1_0_4.lin64.cmf 

Top level modules:
End time: 15:27:26 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:ieee802d3_clause74_fec_v1_0_4)
==============================================================================

    > Searching for warnings in '.cxl.verilog.ieee802d3_clause74_fec_v1_0_4.ieee802d3_clause74_fec_v1_0_4.lin64.log'...
    > Generating report file '.cxl.verilog.ieee802d3_clause74_fec_v1_0_4.ieee802d3_clause74_fec_v1_0_4.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 35.97 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/axi_jtag_v1_0_0'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/axi_jtag_v1_0_0'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap axi_jtag_v1_0_0 /data11/home/marcuscw/Desktop/Lib/axi_jtag_v1_0_0'...
      output file: '/data11/home/marcuscw/Desktop/Lib/axi_jtag_v1_0_0/.cxl.verilog.axi_jtag_v1_0_0.axi_jtag_v1_0_0.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap axi_jtag_v1_0_0 /data11/home/marcuscw/Desktop/Lib/axi_jtag_v1_0_0'
      return code: '0'

Compiling verilog library 'axi_jtag_v1_0_0'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work axi_jtag_v1_0_0 -f /data11/home/marcuscw/Desktop/Lib/axi_jtag_v1_0_0/.cxl.verilog.axi_jtag_v1_0_0.axi_jtag_v1_0_0.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/axi_jtag_v1_0_0/.cxl.verilog.axi_jtag_v1_0_0.axi_jtag_v1_0_0.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work axi_jtag_v1_0_0 -f /data11/home/marcuscw/Desktop/Lib/axi_jtag_v1_0_0/.cxl.verilog.axi_jtag_v1_0_0.axi_jtag_v1_0_0.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:axi_jtag_v1_0_0)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap axi_jtag_v1_0_0 /data11/home/marcuscw/Desktop/Lib/axi_jtag_v1_0_0 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:27:26 on Mar 11,2020
vlog -64 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -work axi_jtag_v1_0_0 -f /data11/home/marcuscw/Desktop/Lib/axi_jtag_v1_0_0/.cxl.verilog.axi_jtag_v1_0_0.axi_jtag_v1_0_0.lin64.cmf 

Top level modules:
End time: 15:27:27 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:axi_jtag_v1_0_0)
==============================================================================

    > Searching for warnings in '.cxl.verilog.axi_jtag_v1_0_0.axi_jtag_v1_0_0.lin64.log'...
    > Generating report file '.cxl.verilog.axi_jtag_v1_0_0.axi_jtag_v1_0_0.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 36.20 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/lut_buffer_v1_0_0'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/lut_buffer_v1_0_0'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap lut_buffer_v1_0_0 /data11/home/marcuscw/Desktop/Lib/lut_buffer_v1_0_0'...
      output file: '/data11/home/marcuscw/Desktop/Lib/lut_buffer_v1_0_0/.cxl.verilog.lut_buffer_v1_0_0.lut_buffer_v1_0_0.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap lut_buffer_v1_0_0 /data11/home/marcuscw/Desktop/Lib/lut_buffer_v1_0_0'
      return code: '0'

Compiling verilog library 'lut_buffer_v1_0_0'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work lut_buffer_v1_0_0 -f /data11/home/marcuscw/Desktop/Lib/lut_buffer_v1_0_0/.cxl.verilog.lut_buffer_v1_0_0.lut_buffer_v1_0_0.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/lut_buffer_v1_0_0/.cxl.verilog.lut_buffer_v1_0_0.lut_buffer_v1_0_0.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work lut_buffer_v1_0_0 -f /data11/home/marcuscw/Desktop/Lib/lut_buffer_v1_0_0/.cxl.verilog.lut_buffer_v1_0_0.lut_buffer_v1_0_0.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:lut_buffer_v1_0_0)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap lut_buffer_v1_0_0 /data11/home/marcuscw/Desktop/Lib/lut_buffer_v1_0_0 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:27:27 on Mar 11,2020
vlog -64 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -work lut_buffer_v1_0_0 -f /data11/home/marcuscw/Desktop/Lib/lut_buffer_v1_0_0/.cxl.verilog.lut_buffer_v1_0_0.lut_buffer_v1_0_0.lin64.cmf 

Top level modules:
End time: 15:27:28 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:lut_buffer_v1_0_0)
==============================================================================

    > Searching for warnings in '.cxl.verilog.lut_buffer_v1_0_0.lut_buffer_v1_0_0.lin64.log'...
    > Generating report file '.cxl.verilog.lut_buffer_v1_0_0.lut_buffer_v1_0_0.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 36.43 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/fifo_generator_v13_2_4'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/fifo_generator_v13_2_4'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap fifo_generator_v13_2_4 /data11/home/marcuscw/Desktop/Lib/fifo_generator_v13_2_4'...
      output file: '/data11/home/marcuscw/Desktop/Lib/fifo_generator_v13_2_4/.cxl.vhdl.fifo_generator_v13_2_4.fifo_generator_v13_2_4.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap fifo_generator_v13_2_4 /data11/home/marcuscw/Desktop/Lib/fifo_generator_v13_2_4'
      return code: '0'

Compiling vhdl library 'fifo_generator_v13_2_4'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work fifo_generator_v13_2_4 -f /data11/home/marcuscw/Desktop/Lib/fifo_generator_v13_2_4/.cxl.vhdl.fifo_generator_v13_2_4.fifo_generator_v13_2_4.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/fifo_generator_v13_2_4/.cxl.vhdl.fifo_generator_v13_2_4.fifo_generator_v13_2_4.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work fifo_generator_v13_2_4 -f /data11/home/marcuscw/Desktop/Lib/fifo_generator_v13_2_4/.cxl.vhdl.fifo_generator_v13_2_4.fifo_generator_v13_2_4.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:fifo_generator_v13_2_4)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap fifo_generator_v13_2_4 /data11/home/marcuscw/Desktop/Lib/fifo_generator_v13_2_4 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:27:28 on Mar 11,2020
vcom -64 -93 -work fifo_generator_v13_2_4 -f /data11/home/marcuscw/Desktop/Lib/fifo_generator_v13_2_4/.cxl.vhdl.fifo_generator_v13_2_4.fifo_generator_v13_2_4.lin64.cmf 
-- Loading package STANDARD
End time: 15:27:30 on Mar 11,2020, Elapsed time: 0:00:02
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:fifo_generator_v13_2_4)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.fifo_generator_v13_2_4.fifo_generator_v13_2_4.lin64.log'...
    > Generating report file '.cxl.vhdl.fifo_generator_v13_2_4.fifo_generator_v13_2_4.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 36.65 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/fifo_generator_v13_2_4'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/fifo_generator_v13_2_4'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap fifo_generator_v13_2_4 /data11/home/marcuscw/Desktop/Lib/fifo_generator_v13_2_4'...
      output file: '/data11/home/marcuscw/Desktop/Lib/fifo_generator_v13_2_4/.cxl.verilog.fifo_generator_v13_2_4.fifo_generator_v13_2_4.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap fifo_generator_v13_2_4 /data11/home/marcuscw/Desktop/Lib/fifo_generator_v13_2_4'
      return code: '0'

Compiling verilog library 'fifo_generator_v13_2_4'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work fifo_generator_v13_2_4 -f /data11/home/marcuscw/Desktop/Lib/fifo_generator_v13_2_4/.cxl.verilog.fifo_generator_v13_2_4.fifo_generator_v13_2_4.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/fifo_generator_v13_2_4/.cxl.verilog.fifo_generator_v13_2_4.fifo_generator_v13_2_4.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work fifo_generator_v13_2_4 -f /data11/home/marcuscw/Desktop/Lib/fifo_generator_v13_2_4/.cxl.verilog.fifo_generator_v13_2_4.fifo_generator_v13_2_4.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:fifo_generator_v13_2_4)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap fifo_generator_v13_2_4 /data11/home/marcuscw/Desktop/Lib/fifo_generator_v13_2_4 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:27:30 on Mar 11,2020
vlog -64 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -work fifo_generator_v13_2_4 -f /data11/home/marcuscw/Desktop/Lib/fifo_generator_v13_2_4/.cxl.verilog.fifo_generator_v13_2_4.fifo_generator_v13_2_4.lin64.cmf 
-- Compiling module fifo_generator_vlog_beh
-- Compiling module fifo_generator_v13_2_4_CONV_VER
-- Compiling module fifo_generator_v13_2_4_sync_stage
-- Compiling module fifo_generator_v13_2_4_bhv_ver_as
-- Compiling module fifo_generator_v13_2_4_beh_ver_ll_afifo
-- Compiling module fifo_generator_v13_2_4_bhv_ver_ss
-- Compiling module fifo_generator_v13_2_4_bhv_ver_preload0
-- Compiling module fifo_generator_v13_2_4_axic_reg_slice

Top level modules:
End time: 15:27:31 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:fifo_generator_v13_2_4)
==============================================================================

    > Searching for warnings in '.cxl.verilog.fifo_generator_v13_2_4.fifo_generator_v13_2_4.lin64.log'...
    > Generating report file '.cxl.verilog.fifo_generator_v13_2_4.fifo_generator_v13_2_4.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 36.88 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/mipi_dphy_v4_1_3'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/mipi_dphy_v4_1_3'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap mipi_dphy_v4_1_3 /data11/home/marcuscw/Desktop/Lib/mipi_dphy_v4_1_3'...
      output file: '/data11/home/marcuscw/Desktop/Lib/mipi_dphy_v4_1_3/.cxl.verilog.mipi_dphy_v4_1_3.mipi_dphy_v4_1_3.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap mipi_dphy_v4_1_3 /data11/home/marcuscw/Desktop/Lib/mipi_dphy_v4_1_3'
      return code: '0'

Compiling verilog library 'mipi_dphy_v4_1_3'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 -L mipi_dphy_v4_1_3 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -sv -svinputport=relaxed -work mipi_dphy_v4_1_3 -f /data11/home/marcuscw/Desktop/Lib/mipi_dphy_v4_1_3/.cxl.systemverilog.mipi_dphy_v4_1_3.mipi_dphy_v4_1_3.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/mipi_dphy_v4_1_3/.cxl.verilog.mipi_dphy_v4_1_3.mipi_dphy_v4_1_3.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 -L mipi_dphy_v4_1_3 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -sv -svinputport=relaxed -work mipi_dphy_v4_1_3 -f /data11/home/marcuscw/Desktop/Lib/mipi_dphy_v4_1_3/.cxl.systemverilog.mipi_dphy_v4_1_3.mipi_dphy_v4_1_3.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:mipi_dphy_v4_1_3)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap mipi_dphy_v4_1_3 /data11/home/marcuscw/Desktop/Lib/mipi_dphy_v4_1_3 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:27:31 on Mar 11,2020
vlog -64 -L mipi_dphy_v4_1_3 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -sv -svinputport=relaxed -work mipi_dphy_v4_1_3 -f /data11/home/marcuscw/Desktop/Lib/mipi_dphy_v4_1_3/.cxl.systemverilog.mipi_dphy_v4_1_3.mipi_dphy_v4_1_3.lin64.cmf 

Top level modules:
End time: 15:27:33 on Mar 11,2020, Elapsed time: 0:00:02
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:mipi_dphy_v4_1_3)
==============================================================================

    > Searching for warnings in '.cxl.verilog.mipi_dphy_v4_1_3.mipi_dphy_v4_1_3.lin64.log'...
    > Generating report file '.cxl.verilog.mipi_dphy_v4_1_3.mipi_dphy_v4_1_3.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 37.10 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/axi_tg_lib'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/axi_tg_lib'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap axi_tg_lib /data11/home/marcuscw/Desktop/Lib/axi_tg_lib'...
      output file: '/data11/home/marcuscw/Desktop/Lib/axi_tg_lib/.cxl.verilog.axi_tg_lib.axi_tg_lib.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap axi_tg_lib /data11/home/marcuscw/Desktop/Lib/axi_tg_lib'
      return code: '0'

Compiling verilog library 'axi_tg_lib'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 -L axi_tg_lib +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -sv -svinputport=relaxed -work axi_tg_lib -f /data11/home/marcuscw/Desktop/Lib/axi_tg_lib/.cxl.systemverilog.axi_tg_lib.axi_tg_lib.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/axi_tg_lib/.cxl.verilog.axi_tg_lib.axi_tg_lib.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 -L axi_tg_lib +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -sv -svinputport=relaxed -work axi_tg_lib -f /data11/home/marcuscw/Desktop/Lib/axi_tg_lib/.cxl.systemverilog.axi_tg_lib.axi_tg_lib.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:axi_tg_lib)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap axi_tg_lib /data11/home/marcuscw/Desktop/Lib/axi_tg_lib 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:27:33 on Mar 11,2020
vlog -64 -L axi_tg_lib "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -sv -svinputport=relaxed -work axi_tg_lib -f /data11/home/marcuscw/Desktop/Lib/axi_tg_lib/.cxl.systemverilog.axi_tg_lib.axi_tg_lib.lin64.cmf 

Top level modules:
End time: 15:27:34 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:axi_tg_lib)
==============================================================================

    > Searching for warnings in '.cxl.verilog.axi_tg_lib.axi_tg_lib.lin64.log'...
    > Generating report file '.cxl.verilog.axi_tg_lib.axi_tg_lib.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 37.33 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/axi_perf_mon_v5_0_21'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/axi_perf_mon_v5_0_21'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap axi_perf_mon_v5_0_21 /data11/home/marcuscw/Desktop/Lib/axi_perf_mon_v5_0_21'...
      output file: '/data11/home/marcuscw/Desktop/Lib/axi_perf_mon_v5_0_21/.cxl.verilog.axi_perf_mon_v5_0_21.axi_perf_mon_v5_0_21.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap axi_perf_mon_v5_0_21 /data11/home/marcuscw/Desktop/Lib/axi_perf_mon_v5_0_21'
      return code: '0'

Compiling verilog library 'axi_perf_mon_v5_0_21'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work axi_perf_mon_v5_0_21 -f /data11/home/marcuscw/Desktop/Lib/axi_perf_mon_v5_0_21/.cxl.verilog.axi_perf_mon_v5_0_21.axi_perf_mon_v5_0_21.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/axi_perf_mon_v5_0_21/.cxl.verilog.axi_perf_mon_v5_0_21.axi_perf_mon_v5_0_21.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work axi_perf_mon_v5_0_21 -f /data11/home/marcuscw/Desktop/Lib/axi_perf_mon_v5_0_21/.cxl.verilog.axi_perf_mon_v5_0_21.axi_perf_mon_v5_0_21.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:axi_perf_mon_v5_0_21)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap axi_perf_mon_v5_0_21 /data11/home/marcuscw/Desktop/Lib/axi_perf_mon_v5_0_21 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:27:34 on Mar 11,2020
vlog -64 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -work axi_perf_mon_v5_0_21 -f /data11/home/marcuscw/Desktop/Lib/axi_perf_mon_v5_0_21/.cxl.verilog.axi_perf_mon_v5_0_21.axi_perf_mon_v5_0_21.lin64.cmf 
-- Compiling module axi_perf_mon_v5_0_21_dff_async_reset
-- Compiling module axi_perf_mon_v5_0_21_async_fifo
-- Compiling module axi_perf_mon_v5_0_21_sync_fifo
-- Compiling module axi_perf_mon_v5_0_21_acc_n_incr
-- Compiling module axi_perf_mon_v5_0_21_async_stream_fifo
-- Compiling module axi_perf_mon_v5_0_21_axi_interface
-- Compiling module axi_perf_mon_v5_0_21_counter
-- Compiling module axi_perf_mon_v5_0_21_counter_ovf
-- Compiling module axi_perf_mon_v5_0_21_cdc_sync
-- Compiling module axi_perf_mon_v5_0_21_flags_gen
-- Compiling module axi_perf_mon_v5_0_21_glbl_clk_cnt
-- Compiling module axi_perf_mon_v5_0_21_interrupt_module
-- Compiling module axi_perf_mon_v5_0_21_intr_sync
-- Compiling module axi_perf_mon_v5_0_21_metric_calc
-- Compiling module axi_perf_mon_v5_0_21_metric_counters
-- Compiling module axi_perf_mon_v5_0_21_metric_sel_n_cnt
-- Compiling module axi_perf_mon_v5_0_21_mon_fifo
-- Compiling module axi_perf_mon_v5_0_21_ext_calc
-- Compiling module axi_perf_mon_v5_0_21_register_module
-- Compiling module axi_perf_mon_v5_0_21_samp_intl_cnt
-- Compiling module axi_perf_mon_v5_0_21_samp_metrics_data
-- Compiling module axi_perf_mon_v5_0_21_strm_fifo_wr_logic
-- Compiling module axi_perf_mon_v5_0_21_throttle
-- Compiling module axi_perf_mon_v5_0_21_postTriggerMarker
-- Compiling module axi_perf_mon_v5_0_21_advanced
-- Compiling module axi_perf_mon_v5_0_21_profile
-- Compiling module axi_perf_mon_v5_0_21_acc_sample_profile
-- Compiling module axi_perf_mon_v5_0_21_register_module_profile
-- Compiling module axi_perf_mon_v5_0_21_metric_calc_profile
-- Compiling module axi_perf_mon_v5_0_21_metric_counters_profile
-- Compiling module axi_perf_mon_v5_0_21_flags_gen_trace
-- Compiling module axi_perf_mon_v5_0_21_top

Top level modules:
	axi_perf_mon_v5_0_21_top
End time: 15:27:36 on Mar 11,2020, Elapsed time: 0:00:02
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:axi_perf_mon_v5_0_21)
==============================================================================

    > Searching for warnings in '.cxl.verilog.axi_perf_mon_v5_0_21.axi_perf_mon_v5_0_21.lin64.log'...
    > Generating report file '.cxl.verilog.axi_perf_mon_v5_0_21.axi_perf_mon_v5_0_21.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 37.56 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/v_smpte_uhdsdi_rx_v1_0_0'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/v_smpte_uhdsdi_rx_v1_0_0'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap v_smpte_uhdsdi_rx_v1_0_0 /data11/home/marcuscw/Desktop/Lib/v_smpte_uhdsdi_rx_v1_0_0'...
      output file: '/data11/home/marcuscw/Desktop/Lib/v_smpte_uhdsdi_rx_v1_0_0/.cxl.vhdl.v_smpte_uhdsdi_rx_v1_0_0.v_smpte_uhdsdi_rx_v1_0_0.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap v_smpte_uhdsdi_rx_v1_0_0 /data11/home/marcuscw/Desktop/Lib/v_smpte_uhdsdi_rx_v1_0_0'
      return code: '0'

Compiling vhdl library 'v_smpte_uhdsdi_rx_v1_0_0'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work v_smpte_uhdsdi_rx_v1_0_0 -f /data11/home/marcuscw/Desktop/Lib/v_smpte_uhdsdi_rx_v1_0_0/.cxl.vhdl.v_smpte_uhdsdi_rx_v1_0_0.v_smpte_uhdsdi_rx_v1_0_0.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/v_smpte_uhdsdi_rx_v1_0_0/.cxl.vhdl.v_smpte_uhdsdi_rx_v1_0_0.v_smpte_uhdsdi_rx_v1_0_0.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work v_smpte_uhdsdi_rx_v1_0_0 -f /data11/home/marcuscw/Desktop/Lib/v_smpte_uhdsdi_rx_v1_0_0/.cxl.vhdl.v_smpte_uhdsdi_rx_v1_0_0.v_smpte_uhdsdi_rx_v1_0_0.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:v_smpte_uhdsdi_rx_v1_0_0)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap v_smpte_uhdsdi_rx_v1_0_0 /data11/home/marcuscw/Desktop/Lib/v_smpte_uhdsdi_rx_v1_0_0 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:27:36 on Mar 11,2020
vcom -64 -93 -work v_smpte_uhdsdi_rx_v1_0_0 -f /data11/home/marcuscw/Desktop/Lib/v_smpte_uhdsdi_rx_v1_0_0/.cxl.vhdl.v_smpte_uhdsdi_rx_v1_0_0.v_smpte_uhdsdi_rx_v1_0_0.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_SIGNED
-- Compiling entity cross_clk_reg
-- Compiling architecture rtl of cross_clk_reg
-- Compiling entity cross_clk_bus
-- Compiling architecture rtl of cross_clk_bus
-- Compiling entity map_pulse
-- Compiling architecture struct of map_pulse
End time: 15:27:37 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:v_smpte_uhdsdi_rx_v1_0_0)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.v_smpte_uhdsdi_rx_v1_0_0.v_smpte_uhdsdi_rx_v1_0_0.lin64.log'...
    > Generating report file '.cxl.vhdl.v_smpte_uhdsdi_rx_v1_0_0.v_smpte_uhdsdi_rx_v1_0_0.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 37.78 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/v_smpte_uhdsdi_rx_v1_0_0'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/v_smpte_uhdsdi_rx_v1_0_0'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap v_smpte_uhdsdi_rx_v1_0_0 /data11/home/marcuscw/Desktop/Lib/v_smpte_uhdsdi_rx_v1_0_0'...
      output file: '/data11/home/marcuscw/Desktop/Lib/v_smpte_uhdsdi_rx_v1_0_0/.cxl.verilog.v_smpte_uhdsdi_rx_v1_0_0.v_smpte_uhdsdi_rx_v1_0_0.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap v_smpte_uhdsdi_rx_v1_0_0 /data11/home/marcuscw/Desktop/Lib/v_smpte_uhdsdi_rx_v1_0_0'
      return code: '0'

Compiling verilog library 'v_smpte_uhdsdi_rx_v1_0_0'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work v_smpte_uhdsdi_rx_v1_0_0 -f /data11/home/marcuscw/Desktop/Lib/v_smpte_uhdsdi_rx_v1_0_0/.cxl.verilog.v_smpte_uhdsdi_rx_v1_0_0.v_smpte_uhdsdi_rx_v1_0_0.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/v_smpte_uhdsdi_rx_v1_0_0/.cxl.verilog.v_smpte_uhdsdi_rx_v1_0_0.v_smpte_uhdsdi_rx_v1_0_0.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work v_smpte_uhdsdi_rx_v1_0_0 -f /data11/home/marcuscw/Desktop/Lib/v_smpte_uhdsdi_rx_v1_0_0/.cxl.verilog.v_smpte_uhdsdi_rx_v1_0_0.v_smpte_uhdsdi_rx_v1_0_0.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:v_smpte_uhdsdi_rx_v1_0_0)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap v_smpte_uhdsdi_rx_v1_0_0 /data11/home/marcuscw/Desktop/Lib/v_smpte_uhdsdi_rx_v1_0_0 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:27:37 on Mar 11,2020
vlog -64 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -work v_smpte_uhdsdi_rx_v1_0_0 -f /data11/home/marcuscw/Desktop/Lib/v_smpte_uhdsdi_rx_v1_0_0/.cxl.verilog.v_smpte_uhdsdi_rx_v1_0_0.v_smpte_uhdsdi_rx_v1_0_0.lin64.cmf 
-- Compiling module v_smpte_uhdsdi_rx_v1_0_0_edh_fly_horz
-- Compiling module v_smpte_uhdsdi_rx_v1_0_0_decoder
-- Compiling module v_smpte_uhdsdi_rx_v1_0_0_framer
-- Compiling module v_smpte_uhdsdi_rx_v1_0_0_edh_errcnt
-- Compiling module v_smpte_uhdsdi_rx_v1_0_0_st352_pid_capture
-- Compiling module v_smpte_uhdsdi_rx_v1_0_0_edh_crc
-- Compiling module v_smpte_uhdsdi_rx_v1_0_0_edh_autodetect
-- Compiling module v_smpte_uhdsdi_rx_v1_0_0_demux_4
-- Compiling module v_smpte_uhdsdi_rx_v1_0_0_edh_flags
-- Compiling module v_smpte_uhdsdi_rx_v1_0_0_trs_restore
-- Compiling module v_smpte_uhdsdi_rx_v1_0_0_edh_video_decode
-- Compiling module v_smpte_uhdsdi_rx_v1_0_0_edh_processor
-- Compiling module v_smpte_uhdsdi_rx_v1_0_0_edh_rx
-- Compiling module v_smpte_uhdsdi_rx_v1_0_0_edh_tx
-- Compiling module v_smpte_uhdsdi_rx_v1_0_0_autorate
-- Compiling module v_smpte_uhdsdi_rx_v1_0_0_edh_loc
-- Compiling module v_smpte_uhdsdi_rx_v1_0_0_edh_fly_fsm
-- Compiling module v_smpte_uhdsdi_rx_v1_0_0_edh_fly_field
-- Compiling module v_smpte_uhdsdi_rx_v1_0_0_edh_crc16
-- Compiling module v_smpte_uhdsdi_rx_v1_0_0_transport_detect
-- Compiling module v_smpte_uhdsdi_rx_v1_0_0_edh_anc_rx
-- Compiling module v_smpte_uhdsdi_rx_v1_0_0_edh_flywheel
-- Compiling module v_smpte_uhdsdi_rx_v1_0_0_edh_fly_vert
-- Compiling module v_smpte_uhdsdi_rx_v1_0_0_to_demux
-- Compiling module v_smpte_uhdsdi_rx_v1_0_0_crc
-- Compiling module v_smpte_uhdsdi_rx_v1_0_0_crc2
-- Compiling module v_smpte_uhdsdi_rx_v1_0_0_edh_trs_detect
-- Compiling module v_smpte_uhdsdi_rx_v1_0_0_s00_axi
-- Compiling module v_smpte_uhdsdi_rx_v1_0_0_rx
-- Compiling module v_smpte_uhdsdi_rx_v1_0_0

Top level modules:
	v_smpte_uhdsdi_rx_v1_0_0
End time: 15:27:38 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:v_smpte_uhdsdi_rx_v1_0_0)
==============================================================================

    > Searching for warnings in '.cxl.verilog.v_smpte_uhdsdi_rx_v1_0_0.v_smpte_uhdsdi_rx_v1_0_0.lin64.log'...
    > Generating report file '.cxl.verilog.v_smpte_uhdsdi_rx_v1_0_0.v_smpte_uhdsdi_rx_v1_0_0.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 38.01 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/util_idelay_ctrl_v1_0_1'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/util_idelay_ctrl_v1_0_1'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap util_idelay_ctrl_v1_0_1 /data11/home/marcuscw/Desktop/Lib/util_idelay_ctrl_v1_0_1'...
      output file: '/data11/home/marcuscw/Desktop/Lib/util_idelay_ctrl_v1_0_1/.cxl.verilog.util_idelay_ctrl_v1_0_1.util_idelay_ctrl_v1_0_1.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap util_idelay_ctrl_v1_0_1 /data11/home/marcuscw/Desktop/Lib/util_idelay_ctrl_v1_0_1'
      return code: '0'

Compiling verilog library 'util_idelay_ctrl_v1_0_1'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work util_idelay_ctrl_v1_0_1 -f /data11/home/marcuscw/Desktop/Lib/util_idelay_ctrl_v1_0_1/.cxl.verilog.util_idelay_ctrl_v1_0_1.util_idelay_ctrl_v1_0_1.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/util_idelay_ctrl_v1_0_1/.cxl.verilog.util_idelay_ctrl_v1_0_1.util_idelay_ctrl_v1_0_1.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work util_idelay_ctrl_v1_0_1 -f /data11/home/marcuscw/Desktop/Lib/util_idelay_ctrl_v1_0_1/.cxl.verilog.util_idelay_ctrl_v1_0_1.util_idelay_ctrl_v1_0_1.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:util_idelay_ctrl_v1_0_1)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap util_idelay_ctrl_v1_0_1 /data11/home/marcuscw/Desktop/Lib/util_idelay_ctrl_v1_0_1 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:27:38 on Mar 11,2020
vlog -64 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -work util_idelay_ctrl_v1_0_1 -f /data11/home/marcuscw/Desktop/Lib/util_idelay_ctrl_v1_0_1/.cxl.verilog.util_idelay_ctrl_v1_0_1.util_idelay_ctrl_v1_0_1.lin64.cmf 
-- Compiling module util_idelay_ctrl_v1_0_1_util_idelay_ctrl

Top level modules:
	util_idelay_ctrl_v1_0_1_util_idelay_ctrl
End time: 15:27:39 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:util_idelay_ctrl_v1_0_1)
==============================================================================

    > Searching for warnings in '.cxl.verilog.util_idelay_ctrl_v1_0_1.util_idelay_ctrl_v1_0_1.lin64.log'...
    > Generating report file '.cxl.verilog.util_idelay_ctrl_v1_0_1.util_idelay_ctrl_v1_0_1.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 38.24 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/gmii_to_rgmii_v4_0_7'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/gmii_to_rgmii_v4_0_7'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap gmii_to_rgmii_v4_0_7 /data11/home/marcuscw/Desktop/Lib/gmii_to_rgmii_v4_0_7'...
      output file: '/data11/home/marcuscw/Desktop/Lib/gmii_to_rgmii_v4_0_7/.cxl.vhdl.gmii_to_rgmii_v4_0_7.gmii_to_rgmii_v4_0_7.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap gmii_to_rgmii_v4_0_7 /data11/home/marcuscw/Desktop/Lib/gmii_to_rgmii_v4_0_7'
      return code: '0'

Compiling vhdl library 'gmii_to_rgmii_v4_0_7'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work gmii_to_rgmii_v4_0_7 -f /data11/home/marcuscw/Desktop/Lib/gmii_to_rgmii_v4_0_7/.cxl.vhdl.gmii_to_rgmii_v4_0_7.gmii_to_rgmii_v4_0_7.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/gmii_to_rgmii_v4_0_7/.cxl.vhdl.gmii_to_rgmii_v4_0_7.gmii_to_rgmii_v4_0_7.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work gmii_to_rgmii_v4_0_7 -f /data11/home/marcuscw/Desktop/Lib/gmii_to_rgmii_v4_0_7/.cxl.vhdl.gmii_to_rgmii_v4_0_7.gmii_to_rgmii_v4_0_7.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:gmii_to_rgmii_v4_0_7)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap gmii_to_rgmii_v4_0_7 /data11/home/marcuscw/Desktop/Lib/gmii_to_rgmii_v4_0_7 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:27:39 on Mar 11,2020
vcom -64 -93 -work gmii_to_rgmii_v4_0_7 -f /data11/home/marcuscw/Desktop/Lib/gmii_to_rgmii_v4_0_7/.cxl.vhdl.gmii_to_rgmii_v4_0_7.gmii_to_rgmii_v4_0_7.lin64.cmf 
-- Loading package STANDARD
End time: 15:27:40 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:gmii_to_rgmii_v4_0_7)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.gmii_to_rgmii_v4_0_7.gmii_to_rgmii_v4_0_7.lin64.log'...
    > Generating report file '.cxl.vhdl.gmii_to_rgmii_v4_0_7.gmii_to_rgmii_v4_0_7.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 38.46 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/xaui_v12_3_6'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/xaui_v12_3_6'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap xaui_v12_3_6 /data11/home/marcuscw/Desktop/Lib/xaui_v12_3_6'...
      output file: '/data11/home/marcuscw/Desktop/Lib/xaui_v12_3_6/.cxl.vhdl.xaui_v12_3_6.xaui_v12_3_6.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap xaui_v12_3_6 /data11/home/marcuscw/Desktop/Lib/xaui_v12_3_6'
      return code: '0'

Compiling vhdl library 'xaui_v12_3_6'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work xaui_v12_3_6 -f /data11/home/marcuscw/Desktop/Lib/xaui_v12_3_6/.cxl.vhdl.xaui_v12_3_6.xaui_v12_3_6.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/xaui_v12_3_6/.cxl.vhdl.xaui_v12_3_6.xaui_v12_3_6.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work xaui_v12_3_6 -f /data11/home/marcuscw/Desktop/Lib/xaui_v12_3_6/.cxl.vhdl.xaui_v12_3_6.xaui_v12_3_6.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:xaui_v12_3_6)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap xaui_v12_3_6 /data11/home/marcuscw/Desktop/Lib/xaui_v12_3_6 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:27:41 on Mar 11,2020
vcom -64 -93 -work xaui_v12_3_6 -f /data11/home/marcuscw/Desktop/Lib/xaui_v12_3_6/.cxl.vhdl.xaui_v12_3_6.xaui_v12_3_6.lin64.cmf 
-- Loading package STANDARD
End time: 15:27:42 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:xaui_v12_3_6)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.xaui_v12_3_6.xaui_v12_3_6.lin64.log'...
    > Generating report file '.cxl.vhdl.xaui_v12_3_6.xaui_v12_3_6.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 38.69 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/uhdsdi_gt_v2_0_0'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/uhdsdi_gt_v2_0_0'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap uhdsdi_gt_v2_0_0 /data11/home/marcuscw/Desktop/Lib/uhdsdi_gt_v2_0_0'...
      output file: '/data11/home/marcuscw/Desktop/Lib/uhdsdi_gt_v2_0_0/.cxl.vhdl.uhdsdi_gt_v2_0_0.uhdsdi_gt_v2_0_0.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap uhdsdi_gt_v2_0_0 /data11/home/marcuscw/Desktop/Lib/uhdsdi_gt_v2_0_0'
      return code: '0'

Compiling vhdl library 'uhdsdi_gt_v2_0_0'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work uhdsdi_gt_v2_0_0 -f /data11/home/marcuscw/Desktop/Lib/uhdsdi_gt_v2_0_0/.cxl.vhdl.uhdsdi_gt_v2_0_0.uhdsdi_gt_v2_0_0.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/uhdsdi_gt_v2_0_0/.cxl.vhdl.uhdsdi_gt_v2_0_0.uhdsdi_gt_v2_0_0.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work uhdsdi_gt_v2_0_0 -f /data11/home/marcuscw/Desktop/Lib/uhdsdi_gt_v2_0_0/.cxl.vhdl.uhdsdi_gt_v2_0_0.uhdsdi_gt_v2_0_0.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:uhdsdi_gt_v2_0_0)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap uhdsdi_gt_v2_0_0 /data11/home/marcuscw/Desktop/Lib/uhdsdi_gt_v2_0_0 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:27:42 on Mar 11,2020
vcom -64 -93 -work uhdsdi_gt_v2_0_0 -f /data11/home/marcuscw/Desktop/Lib/uhdsdi_gt_v2_0_0/.cxl.vhdl.uhdsdi_gt_v2_0_0.uhdsdi_gt_v2_0_0.lin64.cmf 
-- Loading package STANDARD
End time: 15:27:43 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:uhdsdi_gt_v2_0_0)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.uhdsdi_gt_v2_0_0.uhdsdi_gt_v2_0_0.lin64.log'...
    > Generating report file '.cxl.vhdl.uhdsdi_gt_v2_0_0.uhdsdi_gt_v2_0_0.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 38.91 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/uhdsdi_gt_v2_0_0'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/uhdsdi_gt_v2_0_0'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap uhdsdi_gt_v2_0_0 /data11/home/marcuscw/Desktop/Lib/uhdsdi_gt_v2_0_0'...
      output file: '/data11/home/marcuscw/Desktop/Lib/uhdsdi_gt_v2_0_0/.cxl.verilog.uhdsdi_gt_v2_0_0.uhdsdi_gt_v2_0_0.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap uhdsdi_gt_v2_0_0 /data11/home/marcuscw/Desktop/Lib/uhdsdi_gt_v2_0_0'
      return code: '0'

Compiling verilog library 'uhdsdi_gt_v2_0_0'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work uhdsdi_gt_v2_0_0 -f /data11/home/marcuscw/Desktop/Lib/uhdsdi_gt_v2_0_0/.cxl.verilog.uhdsdi_gt_v2_0_0.uhdsdi_gt_v2_0_0.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/uhdsdi_gt_v2_0_0/.cxl.verilog.uhdsdi_gt_v2_0_0.uhdsdi_gt_v2_0_0.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work uhdsdi_gt_v2_0_0 -f /data11/home/marcuscw/Desktop/Lib/uhdsdi_gt_v2_0_0/.cxl.verilog.uhdsdi_gt_v2_0_0.uhdsdi_gt_v2_0_0.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:uhdsdi_gt_v2_0_0)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap uhdsdi_gt_v2_0_0 /data11/home/marcuscw/Desktop/Lib/uhdsdi_gt_v2_0_0 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:27:43 on Mar 11,2020
vlog -64 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -work uhdsdi_gt_v2_0_0 -f /data11/home/marcuscw/Desktop/Lib/uhdsdi_gt_v2_0_0/.cxl.verilog.uhdsdi_gt_v2_0_0.uhdsdi_gt_v2_0_0.lin64.cmf 
-- Compiling module uhdsdi_drp_control
-- Compiling module uhdsdi_rate_detect
-- Compiling module uhdsdi_control
-- Compiling module uhdsdi_rx_control
-- Compiling module uhdsdi_tx_control
-- Compiling module uhdsdi_gt_sync_block
-- Compiling module uhdsdi_drp_control_fsm
-- Compiling module uhdsdi_gthe4_common
-- Compiling module gtwizard_ultrascale_v1_7_6_1_gtye4_common
-- Compiling module uhdsdi_multigt_wrapper

Top level modules:
	uhdsdi_control
	uhdsdi_gthe4_common
	gtwizard_ultrascale_v1_7_6_1_gtye4_common
	uhdsdi_multigt_wrapper
End time: 15:27:44 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:uhdsdi_gt_v2_0_0)
==============================================================================

    > Searching for warnings in '.cxl.verilog.uhdsdi_gt_v2_0_0.uhdsdi_gt_v2_0_0.lin64.log'...
    > Generating report file '.cxl.verilog.uhdsdi_gt_v2_0_0.uhdsdi_gt_v2_0_0.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 39.14 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/axi_amm_bridge_v1_0_9'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/axi_amm_bridge_v1_0_9'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap axi_amm_bridge_v1_0_9 /data11/home/marcuscw/Desktop/Lib/axi_amm_bridge_v1_0_9'...
      output file: '/data11/home/marcuscw/Desktop/Lib/axi_amm_bridge_v1_0_9/.cxl.verilog.axi_amm_bridge_v1_0_9.axi_amm_bridge_v1_0_9.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap axi_amm_bridge_v1_0_9 /data11/home/marcuscw/Desktop/Lib/axi_amm_bridge_v1_0_9'
      return code: '0'

Compiling verilog library 'axi_amm_bridge_v1_0_9'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work axi_amm_bridge_v1_0_9 -f /data11/home/marcuscw/Desktop/Lib/axi_amm_bridge_v1_0_9/.cxl.verilog.axi_amm_bridge_v1_0_9.axi_amm_bridge_v1_0_9.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/axi_amm_bridge_v1_0_9/.cxl.verilog.axi_amm_bridge_v1_0_9.axi_amm_bridge_v1_0_9.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work axi_amm_bridge_v1_0_9 -f /data11/home/marcuscw/Desktop/Lib/axi_amm_bridge_v1_0_9/.cxl.verilog.axi_amm_bridge_v1_0_9.axi_amm_bridge_v1_0_9.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:axi_amm_bridge_v1_0_9)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap axi_amm_bridge_v1_0_9 /data11/home/marcuscw/Desktop/Lib/axi_amm_bridge_v1_0_9 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:27:44 on Mar 11,2020
vlog -64 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -work axi_amm_bridge_v1_0_9 -f /data11/home/marcuscw/Desktop/Lib/axi_amm_bridge_v1_0_9/.cxl.verilog.axi_amm_bridge_v1_0_9.axi_amm_bridge_v1_0_9.lin64.cmf 
-- Compiling module axi_amm_bridge_v1_0_9_lite
-- Compiling module axi_amm_bridge_v1_0_9_fifo
-- Compiling module axi_amm_bridge_v1_0_9_full
-- Compiling module axi_amm_bridge_v1_0_9_top

Top level modules:
	axi_amm_bridge_v1_0_9_top
End time: 15:27:45 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:axi_amm_bridge_v1_0_9)
==============================================================================

    > Searching for warnings in '.cxl.verilog.axi_amm_bridge_v1_0_9.axi_amm_bridge_v1_0_9.lin64.log'...
    > Generating report file '.cxl.verilog.axi_amm_bridge_v1_0_9.axi_amm_bridge_v1_0_9.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 39.37 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/stm_v1_0_0'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/stm_v1_0_0'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap stm_v1_0_0 /data11/home/marcuscw/Desktop/Lib/stm_v1_0_0'...
      output file: '/data11/home/marcuscw/Desktop/Lib/stm_v1_0_0/.cxl.verilog.stm_v1_0_0.stm_v1_0_0.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap stm_v1_0_0 /data11/home/marcuscw/Desktop/Lib/stm_v1_0_0'
      return code: '0'

Compiling verilog library 'stm_v1_0_0'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 -L stm_v1_0_0 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -sv -svinputport=relaxed -work stm_v1_0_0 -f /data11/home/marcuscw/Desktop/Lib/stm_v1_0_0/.cxl.systemverilog.stm_v1_0_0.stm_v1_0_0.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/stm_v1_0_0/.cxl.verilog.stm_v1_0_0.stm_v1_0_0.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 -L stm_v1_0_0 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -sv -svinputport=relaxed -work stm_v1_0_0 -f /data11/home/marcuscw/Desktop/Lib/stm_v1_0_0/.cxl.systemverilog.stm_v1_0_0.stm_v1_0_0.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:stm_v1_0_0)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap stm_v1_0_0 /data11/home/marcuscw/Desktop/Lib/stm_v1_0_0 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:27:45 on Mar 11,2020
vlog -64 -L stm_v1_0_0 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -sv -svinputport=relaxed -work stm_v1_0_0 -f /data11/home/marcuscw/Desktop/Lib/stm_v1_0_0/.cxl.systemverilog.stm_v1_0_0.stm_v1_0_0.lin64.cmf 
-- Compiling package stm_v1_0_vl_rfs_sv_unit
-- Compiling module stm_v1_0_0_acc
-- Compiling module stm_v1_0_0_c2h
-- Compiling module stm_v1_0_0_cache_cam
-- Compiling module stm_v1_0_0_fifo_lut
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(2456): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(2457): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(2458): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(2459): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(2460): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(2460): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(2461): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(2462): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(2463): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(2466): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(2469): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(2476): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(2477): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(2478): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(2487): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(2488): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(2489): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(2490): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(2507): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(2508): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(2510): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(2513): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(2516): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(2517): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(2518): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(2534): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(2537): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(2540): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(2541): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(2688): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(2689): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(2690): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(2690): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(2692): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(2693): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
-- Compiling module stm_v1_0_0_no_fifo_reg
-- Compiling module stm_v1_0_0_h2c
-- Compiling module stm_v1_0_0_pri_enc
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7240): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7241): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7242): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7243): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7244): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7245): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7246): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7247): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7248): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7249): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7250): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7251): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7252): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7253): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7254): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7255): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7256): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7257): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7258): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7259): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7260): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7261): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7262): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7263): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7264): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7265): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7266): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7267): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7268): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7269): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7270): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7271): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7272): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7273): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7275): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7276): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7277): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7278): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7279): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7280): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7281): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7282): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7283): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7284): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7285): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7286): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7287): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7288): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7289): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7290): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7291): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7292): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7293): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7294): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7295): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7296): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7297): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7298): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7299): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7300): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7301): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7302): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7303): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7304): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7310): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7311): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7312): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7313): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7314): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7315): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7316): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7317): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7318): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7319): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7320): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7321): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7322): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7323): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7324): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7325): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7326): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7327): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7328): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7329): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7330): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7331): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7332): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7333): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7334): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7335): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7336): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7337): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7338): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7339): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7340): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7341): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7342): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7348): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7349): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7350): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7351): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7352): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7353): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7354): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7355): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7356): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7357): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7358): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7359): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7360): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7361): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7362): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7363): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7364): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7369): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7370): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7370): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7372): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
-- Compiling module stm_v1_0_0_rra
-- Compiling module stm_v1_0_0_r_rw_dport_bram_rst
-- Compiling module stm_v1_0_0_simple_dport_bram_rst
-- Compiling module stm_v1_0_0_slr
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(8437): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(8439): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(8442): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(8444): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(8450): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(8462): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(8464): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(8467): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(8469): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(8475): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.

Top level modules:
	stm_v1_0_0_acc
	stm_v1_0_0_c2h
	stm_v1_0_0_h2c
End time: 15:27:46 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 164

END_COMPILATION_MESSAGES(questasim:verilog:stm_v1_0_0)
==============================================================================

    > Searching for warnings in '.cxl.verilog.stm_v1_0_0.stm_v1_0_0.lin64.log'...
    > Generating report file '.cxl.verilog.stm_v1_0_0.stm_v1_0_0.lin64.rpt'...

compile_simlib: 0 error(s), 164 warning(s), 39.59 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/v_tpg_v7_0_13'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/v_tpg_v7_0_13'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap v_tpg_v7_0_13 /data11/home/marcuscw/Desktop/Lib/v_tpg_v7_0_13'...
      output file: '/data11/home/marcuscw/Desktop/Lib/v_tpg_v7_0_13/.cxl.verilog.v_tpg_v7_0_13.v_tpg_v7_0_13.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap v_tpg_v7_0_13 /data11/home/marcuscw/Desktop/Lib/v_tpg_v7_0_13'
      return code: '0'

Compiling verilog library 'v_tpg_v7_0_13'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work v_tpg_v7_0_13 -f /data11/home/marcuscw/Desktop/Lib/v_tpg_v7_0_13/.cxl.verilog.v_tpg_v7_0_13.v_tpg_v7_0_13.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/v_tpg_v7_0_13/.cxl.verilog.v_tpg_v7_0_13.v_tpg_v7_0_13.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work v_tpg_v7_0_13 -f /data11/home/marcuscw/Desktop/Lib/v_tpg_v7_0_13/.cxl.verilog.v_tpg_v7_0_13.v_tpg_v7_0_13.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:v_tpg_v7_0_13)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap v_tpg_v7_0_13 /data11/home/marcuscw/Desktop/Lib/v_tpg_v7_0_13 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:27:46 on Mar 11,2020
vlog -64 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -work v_tpg_v7_0_13 -f /data11/home/marcuscw/Desktop/Lib/v_tpg_v7_0_13/.cxl.verilog.v_tpg_v7_0_13.v_tpg_v7_0_13.lin64.cmf 
End time: 15:27:47 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:v_tpg_v7_0_13)
==============================================================================

    > Searching for warnings in '.cxl.verilog.v_tpg_v7_0_13.v_tpg_v7_0_13.lin64.log'...
    > Generating report file '.cxl.verilog.v_tpg_v7_0_13.v_tpg_v7_0_13.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 39.82 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/av_pat_gen_v1_0_0'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/av_pat_gen_v1_0_0'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap av_pat_gen_v1_0_0 /data11/home/marcuscw/Desktop/Lib/av_pat_gen_v1_0_0'...
      output file: '/data11/home/marcuscw/Desktop/Lib/av_pat_gen_v1_0_0/.cxl.verilog.av_pat_gen_v1_0_0.av_pat_gen_v1_0_0.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap av_pat_gen_v1_0_0 /data11/home/marcuscw/Desktop/Lib/av_pat_gen_v1_0_0'
      return code: '0'

Compiling verilog library 'av_pat_gen_v1_0_0'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 -L av_pat_gen_v1_0_0 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -sv -svinputport=relaxed -work av_pat_gen_v1_0_0 -f /data11/home/marcuscw/Desktop/Lib/av_pat_gen_v1_0_0/.cxl.systemverilog.av_pat_gen_v1_0_0.av_pat_gen_v1_0_0.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/av_pat_gen_v1_0_0/.cxl.verilog.av_pat_gen_v1_0_0.av_pat_gen_v1_0_0.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 -L av_pat_gen_v1_0_0 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -sv -svinputport=relaxed -work av_pat_gen_v1_0_0 -f /data11/home/marcuscw/Desktop/Lib/av_pat_gen_v1_0_0/.cxl.systemverilog.av_pat_gen_v1_0_0.av_pat_gen_v1_0_0.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:av_pat_gen_v1_0_0)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap av_pat_gen_v1_0_0 /data11/home/marcuscw/Desktop/Lib/av_pat_gen_v1_0_0 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:27:47 on Mar 11,2020
vlog -64 -L av_pat_gen_v1_0_0 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -sv -svinputport=relaxed -work av_pat_gen_v1_0_0 -f /data11/home/marcuscw/Desktop/Lib/av_pat_gen_v1_0_0/.cxl.systemverilog.av_pat_gen_v1_0_0.av_pat_gen_v1_0_0.lin64.cmf 
-- Compiling module av_pat_gen_v1_0_0_av_axi
-- Compiling module av_pat_gen_v1_0_0_timing
-- Compiling module av_pat_gen_v1_0_0_video_pattern
-- Compiling module av_pat_gen_v1_0_0_dport
-- Compiling module av_pat_gen_v1_0_0
-- Compiling module pulse_clkcross_aud

Top level modules:
	av_pat_gen_v1_0_0
End time: 15:27:48 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:av_pat_gen_v1_0_0)
==============================================================================

    > Searching for warnings in '.cxl.verilog.av_pat_gen_v1_0_0.av_pat_gen_v1_0_0.lin64.log'...
    > Generating report file '.cxl.verilog.av_pat_gen_v1_0_0.av_pat_gen_v1_0_0.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 40.05 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/ai_pl'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/ai_pl'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap ai_pl /data11/home/marcuscw/Desktop/Lib/ai_pl'...
      output file: '/data11/home/marcuscw/Desktop/Lib/ai_pl/.cxl.verilog.ai_pl.ai_pl.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap ai_pl /data11/home/marcuscw/Desktop/Lib/ai_pl'
      return code: '0'

Compiling verilog library 'ai_pl'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 -L ai_pl +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -sv -svinputport=relaxed -work ai_pl -f /data11/home/marcuscw/Desktop/Lib/ai_pl/.cxl.systemverilog.ai_pl.ai_pl.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/ai_pl/.cxl.verilog.ai_pl.ai_pl.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 -L ai_pl +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -sv -svinputport=relaxed -work ai_pl -f /data11/home/marcuscw/Desktop/Lib/ai_pl/.cxl.systemverilog.ai_pl.ai_pl.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:ai_pl)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap ai_pl /data11/home/marcuscw/Desktop/Lib/ai_pl 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:27:48 on Mar 11,2020
vlog -64 -L ai_pl "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -sv -svinputport=relaxed -work ai_pl -f /data11/home/marcuscw/Desktop/Lib/ai_pl/.cxl.systemverilog.ai_pl.ai_pl.lin64.cmf 
-- Compiling module ai_pl_v1_0_0_ai_pl
-- Compiling module ai_pl_channel_v1_0_ai2pl
-- Compiling module ai_pl_channel_v1_0_pl2ai
-- Compiling module ai_pl_channel_v1_0_shim_reg_slice
-- Compiling module ai_pl_channel_v1_0_reg_slice
-- Compiling module AIE_PL_S_AXIS64_SPP
-- Compiling module AIE_PL_S_AXIS128_SPP
-- Compiling module AIE_PL_M_AXIS64_SPP
-- Compiling module AIE_PL_M_AXIS128_SPP

Top level modules:
	ai_pl_v1_0_0_ai_pl
End time: 15:27:49 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:ai_pl)
==============================================================================

    > Searching for warnings in '.cxl.verilog.ai_pl.ai_pl.lin64.log'...
    > Generating report file '.cxl.verilog.ai_pl.ai_pl.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 40.27 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/clk_gen_sim_v1_0_0'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/clk_gen_sim_v1_0_0'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap clk_gen_sim_v1_0_0 /data11/home/marcuscw/Desktop/Lib/clk_gen_sim_v1_0_0'...
      output file: '/data11/home/marcuscw/Desktop/Lib/clk_gen_sim_v1_0_0/.cxl.verilog.clk_gen_sim_v1_0_0.clk_gen_sim_v1_0_0.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap clk_gen_sim_v1_0_0 /data11/home/marcuscw/Desktop/Lib/clk_gen_sim_v1_0_0'
      return code: '0'

Compiling verilog library 'clk_gen_sim_v1_0_0'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 -L clk_gen_sim_v1_0_0 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -sv -svinputport=relaxed -work clk_gen_sim_v1_0_0 -f /data11/home/marcuscw/Desktop/Lib/clk_gen_sim_v1_0_0/.cxl.systemverilog.clk_gen_sim_v1_0_0.clk_gen_sim_v1_0_0.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/clk_gen_sim_v1_0_0/.cxl.verilog.clk_gen_sim_v1_0_0.clk_gen_sim_v1_0_0.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 -L clk_gen_sim_v1_0_0 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -sv -svinputport=relaxed -work clk_gen_sim_v1_0_0 -f /data11/home/marcuscw/Desktop/Lib/clk_gen_sim_v1_0_0/.cxl.systemverilog.clk_gen_sim_v1_0_0.clk_gen_sim_v1_0_0.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:clk_gen_sim_v1_0_0)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap clk_gen_sim_v1_0_0 /data11/home/marcuscw/Desktop/Lib/clk_gen_sim_v1_0_0 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:27:49 on Mar 11,2020
vlog -64 -L clk_gen_sim_v1_0_0 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -sv -svinputport=relaxed -work clk_gen_sim_v1_0_0 -f /data11/home/marcuscw/Desktop/Lib/clk_gen_sim_v1_0_0/.cxl.systemverilog.clk_gen_sim_v1_0_0.clk_gen_sim_v1_0_0.lin64.cmf 
-- Compiling module clk_gen_sim_v1_0_0

Top level modules:
	clk_gen_sim_v1_0_0
End time: 15:27:50 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:clk_gen_sim_v1_0_0)
==============================================================================

    > Searching for warnings in '.cxl.verilog.clk_gen_sim_v1_0_0.clk_gen_sim_v1_0_0.lin64.log'...
    > Generating report file '.cxl.verilog.clk_gen_sim_v1_0_0.clk_gen_sim_v1_0_0.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 40.50 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/versal_cips_v1_0_0'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/versal_cips_v1_0_0'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap versal_cips_v1_0_0 /data11/home/marcuscw/Desktop/Lib/versal_cips_v1_0_0'...
      output file: '/data11/home/marcuscw/Desktop/Lib/versal_cips_v1_0_0/.cxl.systemc.versal_cips_v1_0_0.versal_cips_v1_0_0.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap versal_cips_v1_0_0 /data11/home/marcuscw/Desktop/Lib/versal_cips_v1_0_0'
      return code: '0'

Compiling systemc library 'versal_cips_v1_0_0'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/sccom  -64 -I /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -I /data11/home/marcuscw/Desktop/Lib/common_cpp_v1/include -I /data11/home/marcuscw/Desktop/Lib/common_rpc_v1/include -I /data11/home/marcuscw/Desktop/Lib/debug_tcp_server_v1/include -I /data11/home/marcuscw/Desktop/Lib/protobuf/include -I /data11/home/marcuscw/Desktop/Lib/remote_port_c_v4/include -I /data11/home/marcuscw/Desktop/Lib/remote_port_sc_v4/include -I /data11/home/marcuscw/Desktop/Lib/xtlm/include -I /data11/home/marcuscw/Desktop/Lib/xtlm_simple_interconnect_v1_0/include -I /data11/home/marcuscw/Desktop/Lib/rwd_tlmmodel_v1/include -I /data11/home/marcuscw/Desktop/Lib/sim_xdma_cpp_v1/include -I /data11/home/marcuscw/Desktop/Lib/sim_xdma_sc_v1/include -work versal_cips_v1_0_0 -f /data11/home/marcuscw/Desktop/Lib/versal_cips_v1_0_0/.cxl.systemc.versal_cips_v1_0_0.versal_cips_v1_0_0.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/versal_cips_v1_0_0/.cxl.systemc.versal_cips_v1_0_0.versal_cips_v1_0_0.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/sccom  -64 -I /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -I /data11/home/marcuscw/Desktop/Lib/common_cpp_v1/include -I /data11/home/marcuscw/Desktop/Lib/common_rpc_v1/include -I /data11/home/marcuscw/Desktop/Lib/debug_tcp_server_v1/include -I /data11/home/marcuscw/Desktop/Lib/protobuf/include -I /data11/home/marcuscw/Desktop/Lib/remote_port_c_v4/include -I /data11/home/marcuscw/Desktop/Lib/remote_port_sc_v4/include -I /data11/home/marcuscw/Desktop/Lib/xtlm/include -I /data11/home/marcuscw/Desktop/Lib/xtlm_simple_interconnect_v1_0/include -I /data11/home/marcuscw/Desktop/Lib/rwd_tlmmodel_v1/include -I /data11/home/marcuscw/Desktop/Lib/sim_xdma_cpp_v1/include -I /data11/home/marcuscw/Desktop/Lib/sim_xdma_sc_v1/include -work versal_cips_v1_0_0 -f /data11/home/marcuscw/Desktop/Lib/versal_cips_v1_0_0/.cxl.systemc.versal_cips_v1_0_0.versal_cips_v1_0_0.lin64.cmf'
      return code: '11'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:systemc:versal_cips_v1_0_0)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap versal_cips_v1_0_0 /data11/home/marcuscw/Desktop/Lib/versal_cips_v1_0_0 
Modifying modelsim.ini
sccom -I /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -I /data11/home/marcuscw/Desktop/Lib/common_cpp_v1/include -I /data11/home/marcuscw/Desktop/Lib/common_rpc_v1/include -I /data11/home/marcuscw/Desktop/Lib/debug_tcp_server_v1/include -I /data11/home/marcuscw/Desktop/Lib/protobuf/include -I /data11/home/marcuscw/Desktop/Lib/remote_port_c_v4/include -I /data11/home/marcuscw/Desktop/Lib/remote_port_sc_v4/include -I /data11/home/marcuscw/Desktop/Lib/xtlm/include -I /data11/home/marcuscw/Desktop/Lib/xtlm_simple_interconnect_v1_0/include -I /data11/home/marcuscw/Desktop/Lib/rwd_tlmmodel_v1/include -I /data11/home/marcuscw/Desktop/Lib/sim_xdma_cpp_v1/include -I /data11/home/marcuscw/Desktop/Lib/sim_xdma_sc_v1/include -work versal_cips_v1_0_0 /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/versal_cips_v1_0/sim_tlm/xilinx_versal.cpp 
Start time: 15:27:50 on Mar 11,2020

QuestaSim-64 sccom 10.7c compiler 2018.08 Aug 17 2018
** Error: (sccom-6132) Problem with "g++" installation. Directories " /state/opt/questasim/QuestaSIM-10.7c/gcc-5.3.0-linux_x86_64/include/c++/4.8.5 /state/opt/questasim/QuestaSIM-10.7c/gcc-5.3.0-linux_x86_64/include/c++/4.8.5/backward" does not exist.
** Error: (sccom-6169) The gcc version you are using is not officially supported. sccom has created a file '/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/predef_macro_gcc48_linux_x86_64.txt'. You will need to rerun sccom either after copying this file to '/state/opt/questasim/QuestaSIM-10.7c/include/systemc/' or using option -predefmacrofile <filename>.

x86_64-redhat-linux

which: no gcc in (/state/opt/questasim/QuestaSIM-10.7c/gcc-5.3.0-linux_x86_64/bin)
make_predef_macro_table: /state/opt/questasim/QuestaSIM-10.7c/gcc-5.3.0-linux_x86_64/bin/gcc returned a non-zero status.
make_predef_macro_table: C compiler information omitted.
End time: 15:27:52 on Mar 11,2020, Elapsed time: 0:00:02
Errors: 2, Warnings: 0

END_COMPILATION_MESSAGES(questasim:systemc:versal_cips_v1_0_0)
==============================================================================

    > Searching for warnings in '.cxl.systemc.versal_cips_v1_0_0.versal_cips_v1_0_0.lin64.log'...
    > Generating report file '.cxl.systemc.versal_cips_v1_0_0.versal_cips_v1_0_0.lin64.rpt'...

compile_simlib: 1 error(s), 0 warning(s), 40.72 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/v_axi4s_remap_v1_0_11'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/v_axi4s_remap_v1_0_11'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap v_axi4s_remap_v1_0_11 /data11/home/marcuscw/Desktop/Lib/v_axi4s_remap_v1_0_11'...
      output file: '/data11/home/marcuscw/Desktop/Lib/v_axi4s_remap_v1_0_11/.cxl.verilog.v_axi4s_remap_v1_0_11.v_axi4s_remap_v1_0_11.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap v_axi4s_remap_v1_0_11 /data11/home/marcuscw/Desktop/Lib/v_axi4s_remap_v1_0_11'
      return code: '0'

Compiling verilog library 'v_axi4s_remap_v1_0_11'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work v_axi4s_remap_v1_0_11 -f /data11/home/marcuscw/Desktop/Lib/v_axi4s_remap_v1_0_11/.cxl.verilog.v_axi4s_remap_v1_0_11.v_axi4s_remap_v1_0_11.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/v_axi4s_remap_v1_0_11/.cxl.verilog.v_axi4s_remap_v1_0_11.v_axi4s_remap_v1_0_11.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work v_axi4s_remap_v1_0_11 -f /data11/home/marcuscw/Desktop/Lib/v_axi4s_remap_v1_0_11/.cxl.verilog.v_axi4s_remap_v1_0_11.v_axi4s_remap_v1_0_11.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:v_axi4s_remap_v1_0_11)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap v_axi4s_remap_v1_0_11 /data11/home/marcuscw/Desktop/Lib/v_axi4s_remap_v1_0_11 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:27:53 on Mar 11,2020
vlog -64 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -work v_axi4s_remap_v1_0_11 -f /data11/home/marcuscw/Desktop/Lib/v_axi4s_remap_v1_0_11/.cxl.verilog.v_axi4s_remap_v1_0_11.v_axi4s_remap_v1_0_11.lin64.cmf 
End time: 15:27:53 on Mar 11,2020, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:v_axi4s_remap_v1_0_11)
==============================================================================

    > Searching for warnings in '.cxl.verilog.v_axi4s_remap_v1_0_11.v_axi4s_remap_v1_0_11.lin64.log'...
    > Generating report file '.cxl.verilog.v_axi4s_remap_v1_0_11.v_axi4s_remap_v1_0_11.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 40.95 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/ecc_v2_0_13'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/ecc_v2_0_13'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap ecc_v2_0_13 /data11/home/marcuscw/Desktop/Lib/ecc_v2_0_13'...
      output file: '/data11/home/marcuscw/Desktop/Lib/ecc_v2_0_13/.cxl.verilog.ecc_v2_0_13.ecc_v2_0_13.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap ecc_v2_0_13 /data11/home/marcuscw/Desktop/Lib/ecc_v2_0_13'
      return code: '0'

Compiling verilog library 'ecc_v2_0_13'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work ecc_v2_0_13 -f /data11/home/marcuscw/Desktop/Lib/ecc_v2_0_13/.cxl.verilog.ecc_v2_0_13.ecc_v2_0_13.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/ecc_v2_0_13/.cxl.verilog.ecc_v2_0_13.ecc_v2_0_13.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work ecc_v2_0_13 -f /data11/home/marcuscw/Desktop/Lib/ecc_v2_0_13/.cxl.verilog.ecc_v2_0_13.ecc_v2_0_13.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:ecc_v2_0_13)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap ecc_v2_0_13 /data11/home/marcuscw/Desktop/Lib/ecc_v2_0_13 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:27:53 on Mar 11,2020
vlog -64 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -work ecc_v2_0_13 -f /data11/home/marcuscw/Desktop/Lib/ecc_v2_0_13/.cxl.verilog.ecc_v2_0_13.ecc_v2_0_13.lin64.cmf 

Top level modules:
End time: 15:27:54 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:ecc_v2_0_13)
==============================================================================

    > Searching for warnings in '.cxl.verilog.ecc_v2_0_13.ecc_v2_0_13.lin64.log'...
    > Generating report file '.cxl.verilog.ecc_v2_0_13.ecc_v2_0_13.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 41.18 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/sim_clk_gen_v1_0_2'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/sim_clk_gen_v1_0_2'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap sim_clk_gen_v1_0_2 /data11/home/marcuscw/Desktop/Lib/sim_clk_gen_v1_0_2'...
      output file: '/data11/home/marcuscw/Desktop/Lib/sim_clk_gen_v1_0_2/.cxl.verilog.sim_clk_gen_v1_0_2.sim_clk_gen_v1_0_2.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap sim_clk_gen_v1_0_2 /data11/home/marcuscw/Desktop/Lib/sim_clk_gen_v1_0_2'
      return code: '0'

Compiling verilog library 'sim_clk_gen_v1_0_2'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work sim_clk_gen_v1_0_2 -f /data11/home/marcuscw/Desktop/Lib/sim_clk_gen_v1_0_2/.cxl.verilog.sim_clk_gen_v1_0_2.sim_clk_gen_v1_0_2.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/sim_clk_gen_v1_0_2/.cxl.verilog.sim_clk_gen_v1_0_2.sim_clk_gen_v1_0_2.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work sim_clk_gen_v1_0_2 -f /data11/home/marcuscw/Desktop/Lib/sim_clk_gen_v1_0_2/.cxl.verilog.sim_clk_gen_v1_0_2.sim_clk_gen_v1_0_2.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:sim_clk_gen_v1_0_2)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap sim_clk_gen_v1_0_2 /data11/home/marcuscw/Desktop/Lib/sim_clk_gen_v1_0_2 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:27:54 on Mar 11,2020
vlog -64 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -work sim_clk_gen_v1_0_2 -f /data11/home/marcuscw/Desktop/Lib/sim_clk_gen_v1_0_2/.cxl.verilog.sim_clk_gen_v1_0_2.sim_clk_gen_v1_0_2.lin64.cmf 
-- Compiling module sim_clk_gen

Top level modules:
	sim_clk_gen
End time: 15:27:55 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:sim_clk_gen_v1_0_2)
==============================================================================

    > Searching for warnings in '.cxl.verilog.sim_clk_gen_v1_0_2.sim_clk_gen_v1_0_2.lin64.log'...
    > Generating report file '.cxl.verilog.sim_clk_gen_v1_0_2.sim_clk_gen_v1_0_2.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 41.40 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/hdcp22_rng_v1_0_1'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/hdcp22_rng_v1_0_1'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap hdcp22_rng_v1_0_1 /data11/home/marcuscw/Desktop/Lib/hdcp22_rng_v1_0_1'...
      output file: '/data11/home/marcuscw/Desktop/Lib/hdcp22_rng_v1_0_1/.cxl.verilog.hdcp22_rng_v1_0_1.hdcp22_rng_v1_0_1.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap hdcp22_rng_v1_0_1 /data11/home/marcuscw/Desktop/Lib/hdcp22_rng_v1_0_1'
      return code: '0'

Compiling verilog library 'hdcp22_rng_v1_0_1'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 -L hdcp22_rng_v1_0_1 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -sv -svinputport=relaxed -work hdcp22_rng_v1_0_1 -f /data11/home/marcuscw/Desktop/Lib/hdcp22_rng_v1_0_1/.cxl.systemverilog.hdcp22_rng_v1_0_1.hdcp22_rng_v1_0_1.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/hdcp22_rng_v1_0_1/.cxl.verilog.hdcp22_rng_v1_0_1.hdcp22_rng_v1_0_1.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 -L hdcp22_rng_v1_0_1 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -sv -svinputport=relaxed -work hdcp22_rng_v1_0_1 -f /data11/home/marcuscw/Desktop/Lib/hdcp22_rng_v1_0_1/.cxl.systemverilog.hdcp22_rng_v1_0_1.hdcp22_rng_v1_0_1.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:hdcp22_rng_v1_0_1)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap hdcp22_rng_v1_0_1 /data11/home/marcuscw/Desktop/Lib/hdcp22_rng_v1_0_1 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:27:56 on Mar 11,2020
vlog -64 -L hdcp22_rng_v1_0_1 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -sv -svinputport=relaxed -work hdcp22_rng_v1_0_1 -f /data11/home/marcuscw/Desktop/Lib/hdcp22_rng_v1_0_1/.cxl.systemverilog.hdcp22_rng_v1_0_1.hdcp22_rng_v1_0_1.lin64.cmf 

Top level modules:
End time: 15:27:56 on Mar 11,2020, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:hdcp22_rng_v1_0_1)
==============================================================================

    > Searching for warnings in '.cxl.verilog.hdcp22_rng_v1_0_1.hdcp22_rng_v1_0_1.lin64.log'...
    > Generating report file '.cxl.verilog.hdcp22_rng_v1_0_1.hdcp22_rng_v1_0_1.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 41.63 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/gtwizard_ultrascale_v1_6_11'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/gtwizard_ultrascale_v1_6_11'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap gtwizard_ultrascale_v1_6_11 /data11/home/marcuscw/Desktop/Lib/gtwizard_ultrascale_v1_6_11'...
      output file: '/data11/home/marcuscw/Desktop/Lib/gtwizard_ultrascale_v1_6_11/.cxl.verilog.gtwizard_ultrascale_v1_6_11.gtwizard_ultrascale_v1_6_11.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap gtwizard_ultrascale_v1_6_11 /data11/home/marcuscw/Desktop/Lib/gtwizard_ultrascale_v1_6_11'
      return code: '0'

Compiling verilog library 'gtwizard_ultrascale_v1_6_11'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work gtwizard_ultrascale_v1_6_11 -f /data11/home/marcuscw/Desktop/Lib/gtwizard_ultrascale_v1_6_11/.cxl.verilog.gtwizard_ultrascale_v1_6_11.gtwizard_ultrascale_v1_6_11.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/gtwizard_ultrascale_v1_6_11/.cxl.verilog.gtwizard_ultrascale_v1_6_11.gtwizard_ultrascale_v1_6_11.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work gtwizard_ultrascale_v1_6_11 -f /data11/home/marcuscw/Desktop/Lib/gtwizard_ultrascale_v1_6_11/.cxl.verilog.gtwizard_ultrascale_v1_6_11.gtwizard_ultrascale_v1_6_11.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:gtwizard_ultrascale_v1_6_11)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap gtwizard_ultrascale_v1_6_11 /data11/home/marcuscw/Desktop/Lib/gtwizard_ultrascale_v1_6_11 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:27:57 on Mar 11,2020
vlog -64 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -work gtwizard_ultrascale_v1_6_11 -f /data11/home/marcuscw/Desktop/Lib/gtwizard_ultrascale_v1_6_11/.cxl.verilog.gtwizard_ultrascale_v1_6_11.gtwizard_ultrascale_v1_6_11.lin64.cmf 
-- Compiling module gtwizard_ultrascale_v1_6_11_bit_synchronizer
-- Compiling module gtwizard_ultrascale_v1_6_11_gte4_drp_arb
-- Compiling module gtwizard_ultrascale_v1_6_11_gthe4_delay_powergood
-- Compiling module gtwizard_ultrascale_v1_6_11_gtye4_delay_powergood
-- Compiling module gtwizard_ultrascale_v1_6_11_gthe3_cpll_cal
-- Compiling module gtwizard_ultrascale_v1_6_11_gthe3_cpll_cal_freq_counter
-- Compiling module gtwizard_ultrascale_v1_6_11_gthe4_cpll_cal
-- Compiling module gtwizard_ultrascale_v1_6_11_gthe4_cpll_cal_rx
-- Compiling module gtwizard_ultrascale_v1_6_11_gthe4_cpll_cal_tx
-- Compiling module gtwizard_ultrascale_v1_6_11_gthe4_cpll_cal_freq_counter
-- Compiling module gtwizard_ultrascale_v1_6_11_gtye4_cpll_cal
-- Compiling module gtwizard_ultrascale_v1_6_11_gtye4_cpll_cal_rx
-- Compiling module gtwizard_ultrascale_v1_6_11_gtye4_cpll_cal_tx
-- Compiling module gtwizard_ultrascale_v1_6_11_gtye4_cpll_cal_freq_counter
-- Compiling module gtwizard_ultrascale_v1_6_11_gtwiz_buffbypass_rx
-- Compiling module gtwizard_ultrascale_v1_6_11_gtwiz_buffbypass_tx
-- Compiling module gtwizard_ultrascale_v1_6_11_gtwiz_reset
-- Compiling module gtwizard_ultrascale_v1_6_11_gtwiz_userclk_rx
-- Compiling module gtwizard_ultrascale_v1_6_11_gtwiz_userclk_tx
-- Compiling module gtwizard_ultrascale_v1_6_11_gtwiz_userdata_rx
-- Compiling module gtwizard_ultrascale_v1_6_11_gtwiz_userdata_tx
-- Compiling module gtwizard_ultrascale_v1_6_11_reset_synchronizer
-- Compiling module gtwizard_ultrascale_v1_6_11_reset_inv_synchronizer

Top level modules:
	gtwizard_ultrascale_v1_6_11_gthe4_delay_powergood
	gtwizard_ultrascale_v1_6_11_gtye4_delay_powergood
	gtwizard_ultrascale_v1_6_11_gthe3_cpll_cal
	gtwizard_ultrascale_v1_6_11_gthe4_cpll_cal
	gtwizard_ultrascale_v1_6_11_gtye4_cpll_cal
	gtwizard_ultrascale_v1_6_11_gtwiz_buffbypass_rx
	gtwizard_ultrascale_v1_6_11_gtwiz_buffbypass_tx
	gtwizard_ultrascale_v1_6_11_gtwiz_reset
	gtwizard_ultrascale_v1_6_11_gtwiz_userclk_rx
	gtwizard_ultrascale_v1_6_11_gtwiz_userclk_tx
	gtwizard_ultrascale_v1_6_11_gtwiz_userdata_rx
	gtwizard_ultrascale_v1_6_11_gtwiz_userdata_tx
End time: 15:27:58 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:gtwizard_ultrascale_v1_6_11)
==============================================================================

    > Searching for warnings in '.cxl.verilog.gtwizard_ultrascale_v1_6_11.gtwizard_ultrascale_v1_6_11.lin64.log'...
    > Generating report file '.cxl.verilog.gtwizard_ultrascale_v1_6_11.gtwizard_ultrascale_v1_6_11.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 41.86 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/i2s_receiver_v1_0_3'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/i2s_receiver_v1_0_3'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap i2s_receiver_v1_0_3 /data11/home/marcuscw/Desktop/Lib/i2s_receiver_v1_0_3'...
      output file: '/data11/home/marcuscw/Desktop/Lib/i2s_receiver_v1_0_3/.cxl.verilog.i2s_receiver_v1_0_3.i2s_receiver_v1_0_3.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap i2s_receiver_v1_0_3 /data11/home/marcuscw/Desktop/Lib/i2s_receiver_v1_0_3'
      return code: '0'

Compiling verilog library 'i2s_receiver_v1_0_3'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 -L i2s_receiver_v1_0_3 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -sv -svinputport=relaxed -work i2s_receiver_v1_0_3 -f /data11/home/marcuscw/Desktop/Lib/i2s_receiver_v1_0_3/.cxl.systemverilog.i2s_receiver_v1_0_3.i2s_receiver_v1_0_3.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/i2s_receiver_v1_0_3/.cxl.verilog.i2s_receiver_v1_0_3.i2s_receiver_v1_0_3.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 -L i2s_receiver_v1_0_3 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -sv -svinputport=relaxed -work i2s_receiver_v1_0_3 -f /data11/home/marcuscw/Desktop/Lib/i2s_receiver_v1_0_3/.cxl.systemverilog.i2s_receiver_v1_0_3.i2s_receiver_v1_0_3.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:i2s_receiver_v1_0_3)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap i2s_receiver_v1_0_3 /data11/home/marcuscw/Desktop/Lib/i2s_receiver_v1_0_3 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:27:58 on Mar 11,2020
vlog -64 -L i2s_receiver_v1_0_3 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -sv -svinputport=relaxed -work i2s_receiver_v1_0_3 -f /data11/home/marcuscw/Desktop/Lib/i2s_receiver_v1_0_3/.cxl.systemverilog.i2s_receiver_v1_0_3.i2s_receiver_v1_0_3.lin64.cmf 

Top level modules:
End time: 15:27:59 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:i2s_receiver_v1_0_3)
==============================================================================

    > Searching for warnings in '.cxl.verilog.i2s_receiver_v1_0_3.i2s_receiver_v1_0_3.lin64.log'...
    > Generating report file '.cxl.verilog.i2s_receiver_v1_0_3.i2s_receiver_v1_0_3.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 42.08 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/rld3_pl_v1_0_1'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/rld3_pl_v1_0_1'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap rld3_pl_v1_0_1 /data11/home/marcuscw/Desktop/Lib/rld3_pl_v1_0_1'...
      output file: '/data11/home/marcuscw/Desktop/Lib/rld3_pl_v1_0_1/.cxl.verilog.rld3_pl_v1_0_1.rld3_pl_v1_0_1.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap rld3_pl_v1_0_1 /data11/home/marcuscw/Desktop/Lib/rld3_pl_v1_0_1'
      return code: '0'

Compiling verilog library 'rld3_pl_v1_0_1'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 -L rld3_pl_v1_0_1 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work rld3_pl_v1_0_1 -f /data11/home/marcuscw/Desktop/Lib/rld3_pl_v1_0_1/.cxl.verilog.rld3_pl_v1_0_1.rld3_pl_v1_0_1.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/rld3_pl_v1_0_1/.cxl.verilog.rld3_pl_v1_0_1.rld3_pl_v1_0_1.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 -L rld3_pl_v1_0_1 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work rld3_pl_v1_0_1 -f /data11/home/marcuscw/Desktop/Lib/rld3_pl_v1_0_1/.cxl.verilog.rld3_pl_v1_0_1.rld3_pl_v1_0_1.lin64.cmf'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 -L rld3_pl_v1_0_1 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -sv -svinputport=relaxed -work rld3_pl_v1_0_1 -f /data11/home/marcuscw/Desktop/Lib/rld3_pl_v1_0_1/.cxl.systemverilog.rld3_pl_v1_0_1.rld3_pl_v1_0_1.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/rld3_pl_v1_0_1/.cxl.verilog.rld3_pl_v1_0_1.rld3_pl_v1_0_1.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 -L rld3_pl_v1_0_1 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -sv -svinputport=relaxed -work rld3_pl_v1_0_1 -f /data11/home/marcuscw/Desktop/Lib/rld3_pl_v1_0_1/.cxl.systemverilog.rld3_pl_v1_0_1.rld3_pl_v1_0_1.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:rld3_pl_v1_0_1)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap rld3_pl_v1_0_1 /data11/home/marcuscw/Desktop/Lib/rld3_pl_v1_0_1 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:28:00 on Mar 11,2020
vlog -64 -L rld3_pl_v1_0_1 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -work rld3_pl_v1_0_1 -f /data11/home/marcuscw/Desktop/Lib/rld3_pl_v1_0_1/.cxl.verilog.rld3_pl_v1_0_1.rld3_pl_v1_0_1.lin64.cmf 
-- Compiling module rld3_pl_v1_0_1_cal_init_bfm

Top level modules:
	rld3_pl_v1_0_1_cal_init_bfm
End time: 15:28:01 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:28:01 on Mar 11,2020
vlog -64 -L rld3_pl_v1_0_1 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -sv -svinputport=relaxed -work rld3_pl_v1_0_1 -f /data11/home/marcuscw/Desktop/Lib/rld3_pl_v1_0_1/.cxl.systemverilog.rld3_pl_v1_0_1.rld3_pl_v1_0_1.lin64.cmf 
-- Compiling module rld3_pl_v1_0_1_cal
-- Compiling module rld3_pl_v1_0_1_cal_addr_decode
-- Compiling module rld3_pl_v1_0_1_cal_bfifo
-- Compiling module rld3_pl_v1_0_1_cal_config_rom
-- Compiling module rld3_pl_v1_0_1_cal_cplx
-- Compiling module rld3_pl_v1_0_1_cal_cplx_data
-- Compiling module rld3_pl_v1_0_1_cal_debug_microblaze
-- Compiling module rld3_pl_v1_0_1_cal_mc_odt
-- Compiling module rld3_pl_v1_0_1_cal_odt
-- Compiling module rld3_pl_v1_0_1_cal_pi
-- Compiling module rld3_pl_v1_0_1_cal_rd_en
-- Compiling module rld3_pl_v1_0_1_cal_read
-- Compiling module rld3_pl_v1_0_1_cal_sync
-- Compiling module rld3_pl_v1_0_1_cal_top
-- Compiling module rld3_pl_v1_0_1_cal_wr_bit
-- Compiling module rld3_pl_v1_0_1_cal_wr_byte
-- Compiling module rld3_pl_v1_0_1_cal_write
-- Compiling module rld3_pl_v1_0_1_cal_xsdb_arbiter
-- Compiling module rld3_pl_v1_0_1_cal_xsdb_bram
-- Compiling module rld3_pl_v1_0_1_bank_queue
-- Compiling module rld3_pl_v1_0_1_bank_queue_mapper
-- Compiling module rld3_pl_v1_0_1_ch_data_queue
-- Compiling module rld3_pl_v1_0_1_ch_tag_reorder
-- Compiling module rld3_pl_v1_0_1_cmd_addr_pi
-- Compiling module rld3_pl_v1_0_1_cmd_data_queue
-- Compiling module rld3_pl_v1_0_1_cmd_rotater
-- Compiling module rld3_pl_v1_0_1_cmd_time_gen
-- Compiling module rld3_pl_v1_0_1_data_pi
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/rld3_pl_v1_0/hdl/mc/rld3_pl_v1_0_data_pi.sv(237): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
-- Compiling module rld3_pl_v1_0_1_floping
-- Compiling module rld3_pl_v1_0_1_mc
-- Compiling module rld3_pl_v1_0_1_rd_data_pipe
-- Compiling module rld3_pl_v1_0_1_rd_data_queue
-- Compiling module rld3_pl_v1_0_1_rd_tag_queue
-- Compiling module rld3_pl_v1_0_1_sync_fifo
-- Compiling module rld3_pl_v1_0_1_sync_fifo_4_1
-- Compiling module rld3_pl_v1_0_1_wr_cmd_queue
-- Compiling module rld3_pl_v1_0_1_wr_data_pipe

Top level modules:
	rld3_pl_v1_0_1_cal_bfifo
	rld3_pl_v1_0_1_cal_odt
	rld3_pl_v1_0_1_cal_top
	rld3_pl_v1_0_1_cal_xsdb_bram
	rld3_pl_v1_0_1_cmd_addr_pi
	rld3_pl_v1_0_1_data_pi
	rld3_pl_v1_0_1_floping
	rld3_pl_v1_0_1_mc
End time: 15:28:01 on Mar 11,2020, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(questasim:verilog:rld3_pl_v1_0_1)
==============================================================================

    > Searching for warnings in '.cxl.verilog.rld3_pl_v1_0_1.rld3_pl_v1_0_1.lin64.log'...
    > Generating report file '.cxl.verilog.rld3_pl_v1_0_1.rld3_pl_v1_0_1.lin64.rpt'...

compile_simlib: 0 error(s), 1 warning(s), 42.31 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/v_hscaler_v1_0_13'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/v_hscaler_v1_0_13'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap v_hscaler_v1_0_13 /data11/home/marcuscw/Desktop/Lib/v_hscaler_v1_0_13'...
      output file: '/data11/home/marcuscw/Desktop/Lib/v_hscaler_v1_0_13/.cxl.verilog.v_hscaler_v1_0_13.v_hscaler_v1_0_13.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap v_hscaler_v1_0_13 /data11/home/marcuscw/Desktop/Lib/v_hscaler_v1_0_13'
      return code: '0'

Compiling verilog library 'v_hscaler_v1_0_13'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work v_hscaler_v1_0_13 -f /data11/home/marcuscw/Desktop/Lib/v_hscaler_v1_0_13/.cxl.verilog.v_hscaler_v1_0_13.v_hscaler_v1_0_13.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/v_hscaler_v1_0_13/.cxl.verilog.v_hscaler_v1_0_13.v_hscaler_v1_0_13.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work v_hscaler_v1_0_13 -f /data11/home/marcuscw/Desktop/Lib/v_hscaler_v1_0_13/.cxl.verilog.v_hscaler_v1_0_13.v_hscaler_v1_0_13.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:v_hscaler_v1_0_13)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap v_hscaler_v1_0_13 /data11/home/marcuscw/Desktop/Lib/v_hscaler_v1_0_13 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:28:02 on Mar 11,2020
vlog -64 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -work v_hscaler_v1_0_13 -f /data11/home/marcuscw/Desktop/Lib/v_hscaler_v1_0_13/.cxl.verilog.v_hscaler_v1_0_13.v_hscaler_v1_0_13.lin64.cmf 
End time: 15:28:02 on Mar 11,2020, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:v_hscaler_v1_0_13)
==============================================================================

    > Searching for warnings in '.cxl.verilog.v_hscaler_v1_0_13.v_hscaler_v1_0_13.lin64.log'...
    > Generating report file '.cxl.verilog.v_hscaler_v1_0_13.v_hscaler_v1_0_13.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 42.53 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/timer_sync_1588_v1_2_4'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/timer_sync_1588_v1_2_4'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap timer_sync_1588_v1_2_4 /data11/home/marcuscw/Desktop/Lib/timer_sync_1588_v1_2_4'...
      output file: '/data11/home/marcuscw/Desktop/Lib/timer_sync_1588_v1_2_4/.cxl.vhdl.timer_sync_1588_v1_2_4.timer_sync_1588_v1_2_4.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap timer_sync_1588_v1_2_4 /data11/home/marcuscw/Desktop/Lib/timer_sync_1588_v1_2_4'
      return code: '0'

Compiling vhdl library 'timer_sync_1588_v1_2_4'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work timer_sync_1588_v1_2_4 -f /data11/home/marcuscw/Desktop/Lib/timer_sync_1588_v1_2_4/.cxl.vhdl.timer_sync_1588_v1_2_4.timer_sync_1588_v1_2_4.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/timer_sync_1588_v1_2_4/.cxl.vhdl.timer_sync_1588_v1_2_4.timer_sync_1588_v1_2_4.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work timer_sync_1588_v1_2_4 -f /data11/home/marcuscw/Desktop/Lib/timer_sync_1588_v1_2_4/.cxl.vhdl.timer_sync_1588_v1_2_4.timer_sync_1588_v1_2_4.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:timer_sync_1588_v1_2_4)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap timer_sync_1588_v1_2_4 /data11/home/marcuscw/Desktop/Lib/timer_sync_1588_v1_2_4 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:28:03 on Mar 11,2020
vcom -64 -93 -work timer_sync_1588_v1_2_4 -f /data11/home/marcuscw/Desktop/Lib/timer_sync_1588_v1_2_4/.cxl.vhdl.timer_sync_1588_v1_2_4.timer_sync_1588_v1_2_4.lin64.cmf 
-- Loading package STANDARD
End time: 15:28:04 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:timer_sync_1588_v1_2_4)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.timer_sync_1588_v1_2_4.timer_sync_1588_v1_2_4.lin64.log'...
    > Generating report file '.cxl.vhdl.timer_sync_1588_v1_2_4.timer_sync_1588_v1_2_4.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 42.76 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/timer_sync_1588_v1_2_4'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/timer_sync_1588_v1_2_4'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap timer_sync_1588_v1_2_4 /data11/home/marcuscw/Desktop/Lib/timer_sync_1588_v1_2_4'...
      output file: '/data11/home/marcuscw/Desktop/Lib/timer_sync_1588_v1_2_4/.cxl.verilog.timer_sync_1588_v1_2_4.timer_sync_1588_v1_2_4.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap timer_sync_1588_v1_2_4 /data11/home/marcuscw/Desktop/Lib/timer_sync_1588_v1_2_4'
      return code: '0'

Compiling verilog library 'timer_sync_1588_v1_2_4'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work timer_sync_1588_v1_2_4 -f /data11/home/marcuscw/Desktop/Lib/timer_sync_1588_v1_2_4/.cxl.verilog.timer_sync_1588_v1_2_4.timer_sync_1588_v1_2_4.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/timer_sync_1588_v1_2_4/.cxl.verilog.timer_sync_1588_v1_2_4.timer_sync_1588_v1_2_4.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work timer_sync_1588_v1_2_4 -f /data11/home/marcuscw/Desktop/Lib/timer_sync_1588_v1_2_4/.cxl.verilog.timer_sync_1588_v1_2_4.timer_sync_1588_v1_2_4.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:timer_sync_1588_v1_2_4)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap timer_sync_1588_v1_2_4 /data11/home/marcuscw/Desktop/Lib/timer_sync_1588_v1_2_4 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:28:04 on Mar 11,2020
vlog -64 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -work timer_sync_1588_v1_2_4 -f /data11/home/marcuscw/Desktop/Lib/timer_sync_1588_v1_2_4/.cxl.verilog.timer_sync_1588_v1_2_4.timer_sync_1588_v1_2_4.lin64.cmf 

Top level modules:
End time: 15:28:04 on Mar 11,2020, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:timer_sync_1588_v1_2_4)
==============================================================================

    > Searching for warnings in '.cxl.verilog.timer_sync_1588_v1_2_4.timer_sync_1588_v1_2_4.lin64.log'...
    > Generating report file '.cxl.verilog.timer_sync_1588_v1_2_4.timer_sync_1588_v1_2_4.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 42.99 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/l_ethernet_v2_4_1'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/l_ethernet_v2_4_1'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap l_ethernet_v2_4_1 /data11/home/marcuscw/Desktop/Lib/l_ethernet_v2_4_1'...
      output file: '/data11/home/marcuscw/Desktop/Lib/l_ethernet_v2_4_1/.cxl.verilog.l_ethernet_v2_4_1.l_ethernet_v2_4_1.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap l_ethernet_v2_4_1 /data11/home/marcuscw/Desktop/Lib/l_ethernet_v2_4_1'
      return code: '0'

Compiling verilog library 'l_ethernet_v2_4_1'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work l_ethernet_v2_4_1 -f /data11/home/marcuscw/Desktop/Lib/l_ethernet_v2_4_1/.cxl.verilog.l_ethernet_v2_4_1.l_ethernet_v2_4_1.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/l_ethernet_v2_4_1/.cxl.verilog.l_ethernet_v2_4_1.l_ethernet_v2_4_1.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work l_ethernet_v2_4_1 -f /data11/home/marcuscw/Desktop/Lib/l_ethernet_v2_4_1/.cxl.verilog.l_ethernet_v2_4_1.l_ethernet_v2_4_1.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:l_ethernet_v2_4_1)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap l_ethernet_v2_4_1 /data11/home/marcuscw/Desktop/Lib/l_ethernet_v2_4_1 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:28:06 on Mar 11,2020
vlog -64 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -work l_ethernet_v2_4_1 -f /data11/home/marcuscw/Desktop/Lib/l_ethernet_v2_4_1/.cxl.verilog.l_ethernet_v2_4_1.l_ethernet_v2_4_1.lin64.cmf 

Top level modules:
End time: 15:28:16 on Mar 11,2020, Elapsed time: 0:00:10
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:l_ethernet_v2_4_1)
==============================================================================

    > Searching for warnings in '.cxl.verilog.l_ethernet_v2_4_1.l_ethernet_v2_4_1.lin64.log'...
    > Generating report file '.cxl.verilog.l_ethernet_v2_4_1.l_ethernet_v2_4_1.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 43.21 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/v_frmbuf_rd_v2_1_2'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/v_frmbuf_rd_v2_1_2'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap v_frmbuf_rd_v2_1_2 /data11/home/marcuscw/Desktop/Lib/v_frmbuf_rd_v2_1_2'...
      output file: '/data11/home/marcuscw/Desktop/Lib/v_frmbuf_rd_v2_1_2/.cxl.verilog.v_frmbuf_rd_v2_1_2.v_frmbuf_rd_v2_1_2.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap v_frmbuf_rd_v2_1_2 /data11/home/marcuscw/Desktop/Lib/v_frmbuf_rd_v2_1_2'
      return code: '0'

Compiling verilog library 'v_frmbuf_rd_v2_1_2'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work v_frmbuf_rd_v2_1_2 -f /data11/home/marcuscw/Desktop/Lib/v_frmbuf_rd_v2_1_2/.cxl.verilog.v_frmbuf_rd_v2_1_2.v_frmbuf_rd_v2_1_2.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/v_frmbuf_rd_v2_1_2/.cxl.verilog.v_frmbuf_rd_v2_1_2.v_frmbuf_rd_v2_1_2.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work v_frmbuf_rd_v2_1_2 -f /data11/home/marcuscw/Desktop/Lib/v_frmbuf_rd_v2_1_2/.cxl.verilog.v_frmbuf_rd_v2_1_2.v_frmbuf_rd_v2_1_2.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:v_frmbuf_rd_v2_1_2)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap v_frmbuf_rd_v2_1_2 /data11/home/marcuscw/Desktop/Lib/v_frmbuf_rd_v2_1_2 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:28:17 on Mar 11,2020
vlog -64 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -work v_frmbuf_rd_v2_1_2 -f /data11/home/marcuscw/Desktop/Lib/v_frmbuf_rd_v2_1_2/.cxl.verilog.v_frmbuf_rd_v2_1_2.v_frmbuf_rd_v2_1_2.lin64.cmf 
End time: 15:28:17 on Mar 11,2020, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:v_frmbuf_rd_v2_1_2)
==============================================================================

    > Searching for warnings in '.cxl.verilog.v_frmbuf_rd_v2_1_2.v_frmbuf_rd_v2_1_2.lin64.log'...
    > Generating report file '.cxl.verilog.v_frmbuf_rd_v2_1_2.v_frmbuf_rd_v2_1_2.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 43.44 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/ethernet_1_10_25g_v2_2_2'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/ethernet_1_10_25g_v2_2_2'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap ethernet_1_10_25g_v2_2_2 /data11/home/marcuscw/Desktop/Lib/ethernet_1_10_25g_v2_2_2'...
      output file: '/data11/home/marcuscw/Desktop/Lib/ethernet_1_10_25g_v2_2_2/.cxl.vhdl.ethernet_1_10_25g_v2_2_2.ethernet_1_10_25g_v2_2_2.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap ethernet_1_10_25g_v2_2_2 /data11/home/marcuscw/Desktop/Lib/ethernet_1_10_25g_v2_2_2'
      return code: '0'

Compiling vhdl library 'ethernet_1_10_25g_v2_2_2'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work ethernet_1_10_25g_v2_2_2 -f /data11/home/marcuscw/Desktop/Lib/ethernet_1_10_25g_v2_2_2/.cxl.vhdl.ethernet_1_10_25g_v2_2_2.ethernet_1_10_25g_v2_2_2.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/ethernet_1_10_25g_v2_2_2/.cxl.vhdl.ethernet_1_10_25g_v2_2_2.ethernet_1_10_25g_v2_2_2.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work ethernet_1_10_25g_v2_2_2 -f /data11/home/marcuscw/Desktop/Lib/ethernet_1_10_25g_v2_2_2/.cxl.vhdl.ethernet_1_10_25g_v2_2_2.ethernet_1_10_25g_v2_2_2.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:ethernet_1_10_25g_v2_2_2)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap ethernet_1_10_25g_v2_2_2 /data11/home/marcuscw/Desktop/Lib/ethernet_1_10_25g_v2_2_2 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:28:18 on Mar 11,2020
vcom -64 -93 -work ethernet_1_10_25g_v2_2_2 -f /data11/home/marcuscw/Desktop/Lib/ethernet_1_10_25g_v2_2_2/.cxl.vhdl.ethernet_1_10_25g_v2_2_2.ethernet_1_10_25g_v2_2_2.lin64.cmf 
-- Loading package STANDARD
End time: 15:28:19 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:ethernet_1_10_25g_v2_2_2)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.ethernet_1_10_25g_v2_2_2.ethernet_1_10_25g_v2_2_2.lin64.log'...
    > Generating report file '.cxl.vhdl.ethernet_1_10_25g_v2_2_2.ethernet_1_10_25g_v2_2_2.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 43.67 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/ethernet_1_10_25g_v2_2_2'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/ethernet_1_10_25g_v2_2_2'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap ethernet_1_10_25g_v2_2_2 /data11/home/marcuscw/Desktop/Lib/ethernet_1_10_25g_v2_2_2'...
      output file: '/data11/home/marcuscw/Desktop/Lib/ethernet_1_10_25g_v2_2_2/.cxl.verilog.ethernet_1_10_25g_v2_2_2.ethernet_1_10_25g_v2_2_2.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap ethernet_1_10_25g_v2_2_2 /data11/home/marcuscw/Desktop/Lib/ethernet_1_10_25g_v2_2_2'
      return code: '0'

Compiling verilog library 'ethernet_1_10_25g_v2_2_2'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work ethernet_1_10_25g_v2_2_2 -f /data11/home/marcuscw/Desktop/Lib/ethernet_1_10_25g_v2_2_2/.cxl.verilog.ethernet_1_10_25g_v2_2_2.ethernet_1_10_25g_v2_2_2.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/ethernet_1_10_25g_v2_2_2/.cxl.verilog.ethernet_1_10_25g_v2_2_2.ethernet_1_10_25g_v2_2_2.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work ethernet_1_10_25g_v2_2_2 -f /data11/home/marcuscw/Desktop/Lib/ethernet_1_10_25g_v2_2_2/.cxl.verilog.ethernet_1_10_25g_v2_2_2.ethernet_1_10_25g_v2_2_2.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:ethernet_1_10_25g_v2_2_2)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap ethernet_1_10_25g_v2_2_2 /data11/home/marcuscw/Desktop/Lib/ethernet_1_10_25g_v2_2_2 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:28:19 on Mar 11,2020
vlog -64 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -work ethernet_1_10_25g_v2_2_2 -f /data11/home/marcuscw/Desktop/Lib/ethernet_1_10_25g_v2_2_2/.cxl.verilog.ethernet_1_10_25g_v2_2_2.ethernet_1_10_25g_v2_2_2.lin64.cmf 

Top level modules:
End time: 15:28:20 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:ethernet_1_10_25g_v2_2_2)
==============================================================================

    > Searching for warnings in '.cxl.verilog.ethernet_1_10_25g_v2_2_2.ethernet_1_10_25g_v2_2_2.lin64.log'...
    > Generating report file '.cxl.verilog.ethernet_1_10_25g_v2_2_2.ethernet_1_10_25g_v2_2_2.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 43.89 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/v_uhdsdi_audio_v1_1_0'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/v_uhdsdi_audio_v1_1_0'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap v_uhdsdi_audio_v1_1_0 /data11/home/marcuscw/Desktop/Lib/v_uhdsdi_audio_v1_1_0'...
      output file: '/data11/home/marcuscw/Desktop/Lib/v_uhdsdi_audio_v1_1_0/.cxl.verilog.v_uhdsdi_audio_v1_1_0.v_uhdsdi_audio_v1_1_0.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap v_uhdsdi_audio_v1_1_0 /data11/home/marcuscw/Desktop/Lib/v_uhdsdi_audio_v1_1_0'
      return code: '0'

Compiling verilog library 'v_uhdsdi_audio_v1_1_0'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work v_uhdsdi_audio_v1_1_0 -f /data11/home/marcuscw/Desktop/Lib/v_uhdsdi_audio_v1_1_0/.cxl.verilog.v_uhdsdi_audio_v1_1_0.v_uhdsdi_audio_v1_1_0.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/v_uhdsdi_audio_v1_1_0/.cxl.verilog.v_uhdsdi_audio_v1_1_0.v_uhdsdi_audio_v1_1_0.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work v_uhdsdi_audio_v1_1_0 -f /data11/home/marcuscw/Desktop/Lib/v_uhdsdi_audio_v1_1_0/.cxl.verilog.v_uhdsdi_audio_v1_1_0.v_uhdsdi_audio_v1_1_0.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:v_uhdsdi_audio_v1_1_0)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap v_uhdsdi_audio_v1_1_0 /data11/home/marcuscw/Desktop/Lib/v_uhdsdi_audio_v1_1_0 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:28:21 on Mar 11,2020
vlog -64 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -work v_uhdsdi_audio_v1_1_0 -f /data11/home/marcuscw/Desktop/Lib/v_uhdsdi_audio_v1_1_0/.cxl.verilog.v_uhdsdi_audio_v1_1_0.v_uhdsdi_audio_v1_1_0.lin64.cmf 
-- Compiling module v_uhdsdi_audio_v1_1_0_fifo_28x32_fwft
-- Compiling module v_uhdsdi_audio_v1_1_0_fifo_28x16_fwft
-- Compiling module v_uhdsdi_audio_v1_1_0_fifo_28x16_nofwft
-- Compiling module v_uhdsdi_audio_v1_1_0_input_audio_status
-- Compiling module v_uhdsdi_audio_v1_1_0_sync_one_shot
-- Compiling module v_uhdsdi_audio_v1_1_0_hd_mux_anc_det
-- Compiling module v_uhdsdi_audio_v1_1_0_hd_mux_clock_phase
-- Compiling module v_uhdsdi_audio_v1_1_0_hd_mux_ctrl_constr
-- Compiling module v_uhdsdi_audio_v1_1_0_hd_mux_ctrl
-- Compiling module v_uhdsdi_audio_v1_1_0_hd_mux_data_constr
-- Compiling module v_uhdsdi_audio_v1_1_0_hd_mux_data
-- Compiling module v_uhdsdi_audio_v1_1_0_hd_mux_ecc_encode
-- Compiling module v_uhdsdi_audio_v1_1_0_hd_mux_fifos
-- Compiling module v_uhdsdi_audio_v1_1_0_hd_mux_pkt_mux
-- Compiling module v_uhdsdi_audio_v1_1_0_hd_mux_top
-- Compiling module v_uhdsdi_audio_v1_1_0_sd_mux_anc_det
-- Compiling module v_uhdsdi_audio_v1_1_0_sd_mux_anc_store
-- Compiling module v_uhdsdi_audio_v1_1_0_sd_mux_fifos
-- Compiling module v_uhdsdi_audio_v1_1_0_sd_mux_pkt_gen
-- Compiling module v_uhdsdi_audio_v1_1_0_sd_mux_pkt_mux
-- Compiling module v_uhdsdi_audio_v1_1_0_sd_mux_ram_300x10
-- Compiling module v_uhdsdi_audio_v1_1_0_sd_mux_ram_64x9
-- Compiling module v_uhdsdi_audio_v1_1_0_sd_mux_samp_calc_alu
-- Compiling module v_uhdsdi_audio_v1_1_0_sd_mux_vid_delay
-- Compiling module v_uhdsdi_audio_v1_1_0_sd_mux_top
-- Compiling module v_uhdsdi_audio_v1_1_0_mux_axilite_slave
-- Compiling module v_uhdsdi_audio_v1_1_0_mux_axis_slave
-- Compiling module v_uhdsdi_audio_v1_1_0_mux_delay_dwx32
-- Compiling module v_uhdsdi_audio_v1_1_0_mux_top
-- Compiling module v_uhdsdi_audio_v1_1_0_hd_demux_audio_det
-- Compiling module v_uhdsdi_audio_v1_1_0_hd_demux_ctrl
-- Compiling module v_uhdsdi_audio_v1_1_0_hd_demux_data_extr
-- Compiling module v_uhdsdi_audio_v1_1_0_hd_demux_data
-- Compiling module v_uhdsdi_audio_v1_1_0_hd_demux_fifos
-- Compiling module v_uhdsdi_audio_v1_1_0_hd_demux_tim
-- Compiling module v_uhdsdi_audio_v1_1_0_hd_demux_top
-- Compiling module v_uhdsdi_audio_v1_1_0_sd_demux_buffer_512
-- Compiling module v_uhdsdi_audio_v1_1_0_sd_demux_fifo
-- Compiling module v_uhdsdi_audio_v1_1_0_sd_demux_infsm
-- Compiling module v_uhdsdi_audio_v1_1_0_sd_demux_outfsm
-- Compiling module v_uhdsdi_audio_v1_1_0_sd_demux_pkt_del
-- Compiling module v_uhdsdi_audio_v1_1_0_sd_demux_present_flags
-- Compiling module v_uhdsdi_audio_v1_1_0_sd_demux_trs_adf_xyz_detect
-- Compiling module v_uhdsdi_audio_v1_1_0_sd_demux_aes
-- Compiling module v_uhdsdi_audio_v1_1_0_sd_demux_aes_top
-- Compiling module v_uhdsdi_audio_v1_1_0_demux_axilite_slave
-- Compiling module v_uhdsdi_audio_v1_1_0_demux_axis_master
-- Compiling module v_uhdsdi_audio_v1_1_0_demux_chan_status
-- Compiling module v_uhdsdi_audio_v1_1_0_demux_rx_smpl_fifo
-- Compiling module v_uhdsdi_audio_v1_1_0_demux_top

Top level modules:
	v_uhdsdi_audio_v1_1_0_mux_top
	v_uhdsdi_audio_v1_1_0_demux_top
End time: 15:28:22 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:v_uhdsdi_audio_v1_1_0)
==============================================================================

    > Searching for warnings in '.cxl.verilog.v_uhdsdi_audio_v1_1_0.v_uhdsdi_audio_v1_1_0.lin64.log'...
    > Generating report file '.cxl.verilog.v_uhdsdi_audio_v1_1_0.v_uhdsdi_audio_v1_1_0.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 44.12 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/xsdbm_v2_0_0'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/xsdbm_v2_0_0'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap xsdbm_v2_0_0 /data11/home/marcuscw/Desktop/Lib/xsdbm_v2_0_0'...
      output file: '/data11/home/marcuscw/Desktop/Lib/xsdbm_v2_0_0/.cxl.verilog.xsdbm_v2_0_0.xsdbm_v2_0_0.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap xsdbm_v2_0_0 /data11/home/marcuscw/Desktop/Lib/xsdbm_v2_0_0'
      return code: '0'

Compiling verilog library 'xsdbm_v2_0_0'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work xsdbm_v2_0_0 -f /data11/home/marcuscw/Desktop/Lib/xsdbm_v2_0_0/.cxl.verilog.xsdbm_v2_0_0.xsdbm_v2_0_0.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/xsdbm_v2_0_0/.cxl.verilog.xsdbm_v2_0_0.xsdbm_v2_0_0.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work xsdbm_v2_0_0 -f /data11/home/marcuscw/Desktop/Lib/xsdbm_v2_0_0/.cxl.verilog.xsdbm_v2_0_0.xsdbm_v2_0_0.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:xsdbm_v2_0_0)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap xsdbm_v2_0_0 /data11/home/marcuscw/Desktop/Lib/xsdbm_v2_0_0 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:28:22 on Mar 11,2020
vlog -64 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -work xsdbm_v2_0_0 -f /data11/home/marcuscw/Desktop/Lib/xsdbm_v2_0_0/.cxl.verilog.xsdbm_v2_0_0.xsdbm_v2_0_0.lin64.cmf 

Top level modules:
End time: 15:28:23 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:xsdbm_v2_0_0)
==============================================================================

    > Searching for warnings in '.cxl.verilog.xsdbm_v2_0_0.xsdbm_v2_0_0.lin64.log'...
    > Generating report file '.cxl.verilog.xsdbm_v2_0_0.xsdbm_v2_0_0.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 44.34 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/xlconcat_v2_1_3'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/xlconcat_v2_1_3'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap xlconcat_v2_1_3 /data11/home/marcuscw/Desktop/Lib/xlconcat_v2_1_3'...
      output file: '/data11/home/marcuscw/Desktop/Lib/xlconcat_v2_1_3/.cxl.verilog.xlconcat_v2_1_3.xlconcat_v2_1_3.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap xlconcat_v2_1_3 /data11/home/marcuscw/Desktop/Lib/xlconcat_v2_1_3'
      return code: '0'

Compiling verilog library 'xlconcat_v2_1_3'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work xlconcat_v2_1_3 -f /data11/home/marcuscw/Desktop/Lib/xlconcat_v2_1_3/.cxl.verilog.xlconcat_v2_1_3.xlconcat_v2_1_3.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/xlconcat_v2_1_3/.cxl.verilog.xlconcat_v2_1_3.xlconcat_v2_1_3.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work xlconcat_v2_1_3 -f /data11/home/marcuscw/Desktop/Lib/xlconcat_v2_1_3/.cxl.verilog.xlconcat_v2_1_3.xlconcat_v2_1_3.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:xlconcat_v2_1_3)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap xlconcat_v2_1_3 /data11/home/marcuscw/Desktop/Lib/xlconcat_v2_1_3 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:28:24 on Mar 11,2020
vlog -64 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -work xlconcat_v2_1_3 -f /data11/home/marcuscw/Desktop/Lib/xlconcat_v2_1_3/.cxl.verilog.xlconcat_v2_1_3.xlconcat_v2_1_3.lin64.cmf 
-- Compiling module xlconcat_v2_1_3_xlconcat

Top level modules:
	xlconcat_v2_1_3_xlconcat
End time: 15:28:24 on Mar 11,2020, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:xlconcat_v2_1_3)
==============================================================================

    > Searching for warnings in '.cxl.verilog.xlconcat_v2_1_3.xlconcat_v2_1_3.lin64.log'...
    > Generating report file '.cxl.verilog.xlconcat_v2_1_3.xlconcat_v2_1_3.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 44.57 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/jesd204c_v4_1_0'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/jesd204c_v4_1_0'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap jesd204c_v4_1_0 /data11/home/marcuscw/Desktop/Lib/jesd204c_v4_1_0'...
      output file: '/data11/home/marcuscw/Desktop/Lib/jesd204c_v4_1_0/.cxl.verilog.jesd204c_v4_1_0.jesd204c_v4_1_0.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap jesd204c_v4_1_0 /data11/home/marcuscw/Desktop/Lib/jesd204c_v4_1_0'
      return code: '0'

Compiling verilog library 'jesd204c_v4_1_0'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work jesd204c_v4_1_0 -f /data11/home/marcuscw/Desktop/Lib/jesd204c_v4_1_0/.cxl.verilog.jesd204c_v4_1_0.jesd204c_v4_1_0.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/jesd204c_v4_1_0/.cxl.verilog.jesd204c_v4_1_0.jesd204c_v4_1_0.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work jesd204c_v4_1_0 -f /data11/home/marcuscw/Desktop/Lib/jesd204c_v4_1_0/.cxl.verilog.jesd204c_v4_1_0.jesd204c_v4_1_0.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:jesd204c_v4_1_0)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap jesd204c_v4_1_0 /data11/home/marcuscw/Desktop/Lib/jesd204c_v4_1_0 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:28:25 on Mar 11,2020
vlog -64 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -work jesd204c_v4_1_0 -f /data11/home/marcuscw/Desktop/Lib/jesd204c_v4_1_0/.cxl.verilog.jesd204c_v4_1_0.jesd204c_v4_1_0.lin64.cmf 

Top level modules:
End time: 15:28:26 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:jesd204c_v4_1_0)
==============================================================================

    > Searching for warnings in '.cxl.verilog.jesd204c_v4_1_0.jesd204c_v4_1_0.lin64.log'...
    > Generating report file '.cxl.verilog.jesd204c_v4_1_0.jesd204c_v4_1_0.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 44.80 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/pc_cfr_v6_0_8'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/pc_cfr_v6_0_8'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap pc_cfr_v6_0_8 /data11/home/marcuscw/Desktop/Lib/pc_cfr_v6_0_8'...
      output file: '/data11/home/marcuscw/Desktop/Lib/pc_cfr_v6_0_8/.cxl.vhdl.pc_cfr_v6_0_8.pc_cfr_v6_0_8.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap pc_cfr_v6_0_8 /data11/home/marcuscw/Desktop/Lib/pc_cfr_v6_0_8'
      return code: '0'

Compiling vhdl library 'pc_cfr_v6_0_8'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work pc_cfr_v6_0_8 -f /data11/home/marcuscw/Desktop/Lib/pc_cfr_v6_0_8/.cxl.vhdl.pc_cfr_v6_0_8.pc_cfr_v6_0_8.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/pc_cfr_v6_0_8/.cxl.vhdl.pc_cfr_v6_0_8.pc_cfr_v6_0_8.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work pc_cfr_v6_0_8 -f /data11/home/marcuscw/Desktop/Lib/pc_cfr_v6_0_8/.cxl.vhdl.pc_cfr_v6_0_8.pc_cfr_v6_0_8.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:pc_cfr_v6_0_8)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap pc_cfr_v6_0_8 /data11/home/marcuscw/Desktop/Lib/pc_cfr_v6_0_8 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:28:26 on Mar 11,2020
vcom -64 -93 -work pc_cfr_v6_0_8 -f /data11/home/marcuscw/Desktop/Lib/pc_cfr_v6_0_8/.cxl.vhdl.pc_cfr_v6_0_8.pc_cfr_v6_0_8.lin64.cmf 
-- Loading package STANDARD
End time: 15:28:28 on Mar 11,2020, Elapsed time: 0:00:02
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:pc_cfr_v6_0_8)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.pc_cfr_v6_0_8.pc_cfr_v6_0_8.lin64.log'...
    > Generating report file '.cxl.vhdl.pc_cfr_v6_0_8.pc_cfr_v6_0_8.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 45.02 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/v_letterbox_v1_0_13'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/v_letterbox_v1_0_13'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap v_letterbox_v1_0_13 /data11/home/marcuscw/Desktop/Lib/v_letterbox_v1_0_13'...
      output file: '/data11/home/marcuscw/Desktop/Lib/v_letterbox_v1_0_13/.cxl.verilog.v_letterbox_v1_0_13.v_letterbox_v1_0_13.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap v_letterbox_v1_0_13 /data11/home/marcuscw/Desktop/Lib/v_letterbox_v1_0_13'
      return code: '0'

Compiling verilog library 'v_letterbox_v1_0_13'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work v_letterbox_v1_0_13 -f /data11/home/marcuscw/Desktop/Lib/v_letterbox_v1_0_13/.cxl.verilog.v_letterbox_v1_0_13.v_letterbox_v1_0_13.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/v_letterbox_v1_0_13/.cxl.verilog.v_letterbox_v1_0_13.v_letterbox_v1_0_13.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work v_letterbox_v1_0_13 -f /data11/home/marcuscw/Desktop/Lib/v_letterbox_v1_0_13/.cxl.verilog.v_letterbox_v1_0_13.v_letterbox_v1_0_13.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:v_letterbox_v1_0_13)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap v_letterbox_v1_0_13 /data11/home/marcuscw/Desktop/Lib/v_letterbox_v1_0_13 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:28:29 on Mar 11,2020
vlog -64 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -work v_letterbox_v1_0_13 -f /data11/home/marcuscw/Desktop/Lib/v_letterbox_v1_0_13/.cxl.verilog.v_letterbox_v1_0_13.v_letterbox_v1_0_13.lin64.cmf 
End time: 15:28:29 on Mar 11,2020, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:v_letterbox_v1_0_13)
==============================================================================

    > Searching for warnings in '.cxl.verilog.v_letterbox_v1_0_13.v_letterbox_v1_0_13.lin64.log'...
    > Generating report file '.cxl.verilog.v_letterbox_v1_0_13.v_letterbox_v1_0_13.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 45.25 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/v_smpte_sdi_v3_0_8'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/v_smpte_sdi_v3_0_8'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap v_smpte_sdi_v3_0_8 /data11/home/marcuscw/Desktop/Lib/v_smpte_sdi_v3_0_8'...
      output file: '/data11/home/marcuscw/Desktop/Lib/v_smpte_sdi_v3_0_8/.cxl.verilog.v_smpte_sdi_v3_0_8.v_smpte_sdi_v3_0_8.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap v_smpte_sdi_v3_0_8 /data11/home/marcuscw/Desktop/Lib/v_smpte_sdi_v3_0_8'
      return code: '0'

Compiling verilog library 'v_smpte_sdi_v3_0_8'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work v_smpte_sdi_v3_0_8 -f /data11/home/marcuscw/Desktop/Lib/v_smpte_sdi_v3_0_8/.cxl.verilog.v_smpte_sdi_v3_0_8.v_smpte_sdi_v3_0_8.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/v_smpte_sdi_v3_0_8/.cxl.verilog.v_smpte_sdi_v3_0_8.v_smpte_sdi_v3_0_8.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work v_smpte_sdi_v3_0_8 -f /data11/home/marcuscw/Desktop/Lib/v_smpte_sdi_v3_0_8/.cxl.verilog.v_smpte_sdi_v3_0_8.v_smpte_sdi_v3_0_8.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:v_smpte_sdi_v3_0_8)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap v_smpte_sdi_v3_0_8 /data11/home/marcuscw/Desktop/Lib/v_smpte_sdi_v3_0_8 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:28:30 on Mar 11,2020
vlog -64 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -work v_smpte_sdi_v3_0_8 -f /data11/home/marcuscw/Desktop/Lib/v_smpte_sdi_v3_0_8/.cxl.verilog.v_smpte_sdi_v3_0_8.v_smpte_sdi_v3_0_8.lin64.cmf 
-- Compiling module v_smpte_sdi_v3_0_8_anc_rx
-- Compiling module v_smpte_sdi_v3_0_8_autodetect
-- Compiling module v_smpte_sdi_v3_0_8_edh_crc
-- Compiling module v_smpte_sdi_v3_0_8_edh_crc16
-- Compiling module v_smpte_sdi_v3_0_8_edh_errcnt
-- Compiling module v_smpte_sdi_v3_0_8_edh_flags
-- Compiling module v_smpte_sdi_v3_0_8_edh_loc
-- Compiling module v_smpte_sdi_v3_0_8_edh_processor
-- Compiling module v_smpte_sdi_v3_0_8_edh_rx
-- Compiling module v_smpte_sdi_v3_0_8_edh_tx
-- Compiling module v_smpte_sdi_v3_0_8_fly_field
-- Compiling module v_smpte_sdi_v3_0_8_fly_fsm
-- Compiling module v_smpte_sdi_v3_0_8_fly_horz
-- Compiling module v_smpte_sdi_v3_0_8_fly_vert
-- Compiling module v_smpte_sdi_v3_0_8_flywheel
-- Compiling module v_smpte_sdi_v3_0_8_hdsdi_crc2
-- Compiling module v_smpte_sdi_v3_0_8_hdsdi_insert_crc
-- Compiling module v_smpte_sdi_v3_0_8_hdsdi_insert_ln
-- Compiling module v_smpte_sdi_v3_0_8_hdsdi_rx_crc
-- Compiling module v_smpte_sdi_v3_0_8_multi_sdi_decoder
-- Compiling module v_smpte_sdi_v3_0_8_multi_sdi_encoder
-- Compiling module v_smpte_sdi_v3_0_8_multi_sdi_framer
-- Compiling module v_smpte_sdi_v3_0_8_mux12_wide
-- Compiling module v_smpte_sdi_v3_0_8_sdi_bitrep_20b
-- Compiling module v_smpte_sdi_v3_0_8_SMPTE352_vpid_capture
-- Compiling module v_smpte_sdi_v3_0_8_SMPTE352_vpid_insert
-- Compiling module v_smpte_sdi_v3_0_8_SMPTE425_B_demux2
-- Compiling module v_smpte_sdi_v3_0_8_smpte_encoder
-- Compiling module v_smpte_sdi_v3_0_8_triple_sdi_reset
-- Compiling module v_smpte_sdi_v3_0_8_triple_sdi_rx
-- Compiling module v_smpte_sdi_v3_0_8_triple_sdi_rx_autorate
-- Compiling module v_smpte_sdi_v3_0_8_triple_sdi_transport_detect
-- Compiling module v_smpte_sdi_v3_0_8_triple_sdi_tx_output
-- Compiling module v_smpte_sdi_v3_0_8_triple_sdi_vpid_insert
-- Compiling module v_smpte_sdi_v3_0_8_trs_detect
-- Compiling module v_smpte_sdi_v3_0_8_trsgen
-- Compiling module v_smpte_sdi_v3_0_8_video_decode
-- Compiling module v_smpte_sdi_v3_0_8

Top level modules:
	v_smpte_sdi_v3_0_8
End time: 15:28:30 on Mar 11,2020, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:v_smpte_sdi_v3_0_8)
==============================================================================

    > Searching for warnings in '.cxl.verilog.v_smpte_sdi_v3_0_8.v_smpte_sdi_v3_0_8.lin64.log'...
    > Generating report file '.cxl.verilog.v_smpte_sdi_v3_0_8.v_smpte_sdi_v3_0_8.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 45.48 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/xxv_ethernet_v2_4_4'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/xxv_ethernet_v2_4_4'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap xxv_ethernet_v2_4_4 /data11/home/marcuscw/Desktop/Lib/xxv_ethernet_v2_4_4'...
      output file: '/data11/home/marcuscw/Desktop/Lib/xxv_ethernet_v2_4_4/.cxl.verilog.xxv_ethernet_v2_4_4.xxv_ethernet_v2_4_4.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap xxv_ethernet_v2_4_4 /data11/home/marcuscw/Desktop/Lib/xxv_ethernet_v2_4_4'
      return code: '0'

Compiling verilog library 'xxv_ethernet_v2_4_4'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work xxv_ethernet_v2_4_4 -f /data11/home/marcuscw/Desktop/Lib/xxv_ethernet_v2_4_4/.cxl.verilog.xxv_ethernet_v2_4_4.xxv_ethernet_v2_4_4.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/xxv_ethernet_v2_4_4/.cxl.verilog.xxv_ethernet_v2_4_4.xxv_ethernet_v2_4_4.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work xxv_ethernet_v2_4_4 -f /data11/home/marcuscw/Desktop/Lib/xxv_ethernet_v2_4_4/.cxl.verilog.xxv_ethernet_v2_4_4.xxv_ethernet_v2_4_4.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:xxv_ethernet_v2_4_4)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap xxv_ethernet_v2_4_4 /data11/home/marcuscw/Desktop/Lib/xxv_ethernet_v2_4_4 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:28:31 on Mar 11,2020
vlog -64 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -work xxv_ethernet_v2_4_4 -f /data11/home/marcuscw/Desktop/Lib/xxv_ethernet_v2_4_4/.cxl.verilog.xxv_ethernet_v2_4_4.xxv_ethernet_v2_4_4.lin64.cmf 

Top level modules:
End time: 15:28:37 on Mar 11,2020, Elapsed time: 0:00:06
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:xxv_ethernet_v2_4_4)
==============================================================================

    > Searching for warnings in '.cxl.verilog.xxv_ethernet_v2_4_4.xxv_ethernet_v2_4_4.lin64.log'...
    > Generating report file '.cxl.verilog.xxv_ethernet_v2_4_4.xxv_ethernet_v2_4_4.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 45.70 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/cmac_v2_5_0'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/cmac_v2_5_0'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap cmac_v2_5_0 /data11/home/marcuscw/Desktop/Lib/cmac_v2_5_0'...
      output file: '/data11/home/marcuscw/Desktop/Lib/cmac_v2_5_0/.cxl.verilog.cmac_v2_5_0.cmac_v2_5_0.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap cmac_v2_5_0 /data11/home/marcuscw/Desktop/Lib/cmac_v2_5_0'
      return code: '0'

Compiling verilog library 'cmac_v2_5_0'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 -L cmac_v2_5_0 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -sv -svinputport=relaxed -work cmac_v2_5_0 -f /data11/home/marcuscw/Desktop/Lib/cmac_v2_5_0/.cxl.systemverilog.cmac_v2_5_0.cmac_v2_5_0.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/cmac_v2_5_0/.cxl.verilog.cmac_v2_5_0.cmac_v2_5_0.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 -L cmac_v2_5_0 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -sv -svinputport=relaxed -work cmac_v2_5_0 -f /data11/home/marcuscw/Desktop/Lib/cmac_v2_5_0/.cxl.systemverilog.cmac_v2_5_0.cmac_v2_5_0.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:cmac_v2_5_0)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap cmac_v2_5_0 /data11/home/marcuscw/Desktop/Lib/cmac_v2_5_0 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:28:38 on Mar 11,2020
vlog -64 -L cmac_v2_5_0 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -sv -svinputport=relaxed -work cmac_v2_5_0 -f /data11/home/marcuscw/Desktop/Lib/cmac_v2_5_0/.cxl.systemverilog.cmac_v2_5_0.cmac_v2_5_0.lin64.cmf 

Top level modules:
End time: 15:28:39 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:cmac_v2_5_0)
==============================================================================

    > Searching for warnings in '.cxl.verilog.cmac_v2_5_0.cmac_v2_5_0.lin64.log'...
    > Generating report file '.cxl.verilog.cmac_v2_5_0.cmac_v2_5_0.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 45.93 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/cmac_usplus_v2_6_0'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/cmac_usplus_v2_6_0'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap cmac_usplus_v2_6_0 /data11/home/marcuscw/Desktop/Lib/cmac_usplus_v2_6_0'...
      output file: '/data11/home/marcuscw/Desktop/Lib/cmac_usplus_v2_6_0/.cxl.verilog.cmac_usplus_v2_6_0.cmac_usplus_v2_6_0.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap cmac_usplus_v2_6_0 /data11/home/marcuscw/Desktop/Lib/cmac_usplus_v2_6_0'
      return code: '0'

Compiling verilog library 'cmac_usplus_v2_6_0'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 -L cmac_usplus_v2_6_0 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -sv -svinputport=relaxed -work cmac_usplus_v2_6_0 -f /data11/home/marcuscw/Desktop/Lib/cmac_usplus_v2_6_0/.cxl.systemverilog.cmac_usplus_v2_6_0.cmac_usplus_v2_6_0.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/cmac_usplus_v2_6_0/.cxl.verilog.cmac_usplus_v2_6_0.cmac_usplus_v2_6_0.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 -L cmac_usplus_v2_6_0 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -sv -svinputport=relaxed -work cmac_usplus_v2_6_0 -f /data11/home/marcuscw/Desktop/Lib/cmac_usplus_v2_6_0/.cxl.systemverilog.cmac_usplus_v2_6_0.cmac_usplus_v2_6_0.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:cmac_usplus_v2_6_0)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap cmac_usplus_v2_6_0 /data11/home/marcuscw/Desktop/Lib/cmac_usplus_v2_6_0 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:28:39 on Mar 11,2020
vlog -64 -L cmac_usplus_v2_6_0 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -sv -svinputport=relaxed -work cmac_usplus_v2_6_0 -f /data11/home/marcuscw/Desktop/Lib/cmac_usplus_v2_6_0/.cxl.systemverilog.cmac_usplus_v2_6_0.cmac_usplus_v2_6_0.lin64.cmf 

Top level modules:
End time: 15:28:42 on Mar 11,2020, Elapsed time: 0:00:03
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:cmac_usplus_v2_6_0)
==============================================================================

    > Searching for warnings in '.cxl.verilog.cmac_usplus_v2_6_0.cmac_usplus_v2_6_0.lin64.log'...
    > Generating report file '.cxl.verilog.cmac_usplus_v2_6_0.cmac_usplus_v2_6_0.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 46.15 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/mipi_dsi_tx_ctrl_v1_0_7'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/mipi_dsi_tx_ctrl_v1_0_7'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap mipi_dsi_tx_ctrl_v1_0_7 /data11/home/marcuscw/Desktop/Lib/mipi_dsi_tx_ctrl_v1_0_7'...
      output file: '/data11/home/marcuscw/Desktop/Lib/mipi_dsi_tx_ctrl_v1_0_7/.cxl.verilog.mipi_dsi_tx_ctrl_v1_0_7.mipi_dsi_tx_ctrl_v1_0_7.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap mipi_dsi_tx_ctrl_v1_0_7 /data11/home/marcuscw/Desktop/Lib/mipi_dsi_tx_ctrl_v1_0_7'
      return code: '0'

Compiling verilog library 'mipi_dsi_tx_ctrl_v1_0_7'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work mipi_dsi_tx_ctrl_v1_0_7 -f /data11/home/marcuscw/Desktop/Lib/mipi_dsi_tx_ctrl_v1_0_7/.cxl.verilog.mipi_dsi_tx_ctrl_v1_0_7.mipi_dsi_tx_ctrl_v1_0_7.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/mipi_dsi_tx_ctrl_v1_0_7/.cxl.verilog.mipi_dsi_tx_ctrl_v1_0_7.mipi_dsi_tx_ctrl_v1_0_7.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work mipi_dsi_tx_ctrl_v1_0_7 -f /data11/home/marcuscw/Desktop/Lib/mipi_dsi_tx_ctrl_v1_0_7/.cxl.verilog.mipi_dsi_tx_ctrl_v1_0_7.mipi_dsi_tx_ctrl_v1_0_7.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:mipi_dsi_tx_ctrl_v1_0_7)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap mipi_dsi_tx_ctrl_v1_0_7 /data11/home/marcuscw/Desktop/Lib/mipi_dsi_tx_ctrl_v1_0_7 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:28:43 on Mar 11,2020
vlog -64 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -work mipi_dsi_tx_ctrl_v1_0_7 -f /data11/home/marcuscw/Desktop/Lib/mipi_dsi_tx_ctrl_v1_0_7/.cxl.verilog.mipi_dsi_tx_ctrl_v1_0_7.mipi_dsi_tx_ctrl_v1_0_7.lin64.cmf 

Top level modules:
End time: 15:28:44 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:mipi_dsi_tx_ctrl_v1_0_7)
==============================================================================

    > Searching for warnings in '.cxl.verilog.mipi_dsi_tx_ctrl_v1_0_7.mipi_dsi_tx_ctrl_v1_0_7.lin64.log'...
    > Generating report file '.cxl.verilog.mipi_dsi_tx_ctrl_v1_0_7.mipi_dsi_tx_ctrl_v1_0_7.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 46.38 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/roe_framer_v2_0_0'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/roe_framer_v2_0_0'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap roe_framer_v2_0_0 /data11/home/marcuscw/Desktop/Lib/roe_framer_v2_0_0'...
      output file: '/data11/home/marcuscw/Desktop/Lib/roe_framer_v2_0_0/.cxl.verilog.roe_framer_v2_0_0.roe_framer_v2_0_0.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap roe_framer_v2_0_0 /data11/home/marcuscw/Desktop/Lib/roe_framer_v2_0_0'
      return code: '0'

Compiling verilog library 'roe_framer_v2_0_0'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 -L roe_framer_v2_0_0 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -sv -svinputport=relaxed -work roe_framer_v2_0_0 -f /data11/home/marcuscw/Desktop/Lib/roe_framer_v2_0_0/.cxl.systemverilog.roe_framer_v2_0_0.roe_framer_v2_0_0.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/roe_framer_v2_0_0/.cxl.verilog.roe_framer_v2_0_0.roe_framer_v2_0_0.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 -L roe_framer_v2_0_0 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -sv -svinputport=relaxed -work roe_framer_v2_0_0 -f /data11/home/marcuscw/Desktop/Lib/roe_framer_v2_0_0/.cxl.systemverilog.roe_framer_v2_0_0.roe_framer_v2_0_0.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:roe_framer_v2_0_0)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap roe_framer_v2_0_0 /data11/home/marcuscw/Desktop/Lib/roe_framer_v2_0_0 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:28:45 on Mar 11,2020
vlog -64 -L roe_framer_v2_0_0 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -sv -svinputport=relaxed -work roe_framer_v2_0_0 -f /data11/home/marcuscw/Desktop/Lib/roe_framer_v2_0_0/.cxl.systemverilog.roe_framer_v2_0_0.roe_framer_v2_0_0.lin64.cmf 

Top level modules:
End time: 15:28:46 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:roe_framer_v2_0_0)
==============================================================================

    > Searching for warnings in '.cxl.verilog.roe_framer_v2_0_0.roe_framer_v2_0_0.lin64.log'...
    > Generating report file '.cxl.verilog.roe_framer_v2_0_0.roe_framer_v2_0_0.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 46.61 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/ahblite_axi_bridge_v3_0_14'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/ahblite_axi_bridge_v3_0_14'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap ahblite_axi_bridge_v3_0_14 /data11/home/marcuscw/Desktop/Lib/ahblite_axi_bridge_v3_0_14'...
      output file: '/data11/home/marcuscw/Desktop/Lib/ahblite_axi_bridge_v3_0_14/.cxl.vhdl.ahblite_axi_bridge_v3_0_14.ahblite_axi_bridge_v3_0_14.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap ahblite_axi_bridge_v3_0_14 /data11/home/marcuscw/Desktop/Lib/ahblite_axi_bridge_v3_0_14'
      return code: '0'

Compiling vhdl library 'ahblite_axi_bridge_v3_0_14'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work ahblite_axi_bridge_v3_0_14 -f /data11/home/marcuscw/Desktop/Lib/ahblite_axi_bridge_v3_0_14/.cxl.vhdl.ahblite_axi_bridge_v3_0_14.ahblite_axi_bridge_v3_0_14.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/ahblite_axi_bridge_v3_0_14/.cxl.vhdl.ahblite_axi_bridge_v3_0_14.ahblite_axi_bridge_v3_0_14.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work ahblite_axi_bridge_v3_0_14 -f /data11/home/marcuscw/Desktop/Lib/ahblite_axi_bridge_v3_0_14/.cxl.vhdl.ahblite_axi_bridge_v3_0_14.ahblite_axi_bridge_v3_0_14.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:ahblite_axi_bridge_v3_0_14)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap ahblite_axi_bridge_v3_0_14 /data11/home/marcuscw/Desktop/Lib/ahblite_axi_bridge_v3_0_14 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:28:46 on Mar 11,2020
vcom -64 -93 -work ahblite_axi_bridge_v3_0_14 -f /data11/home/marcuscw/Desktop/Lib/ahblite_axi_bridge_v3_0_14/.cxl.vhdl.ahblite_axi_bridge_v3_0_14.ahblite_axi_bridge_v3_0_14.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling package ahblite_axi_bridge_pkg
-- Compiling package body ahblite_axi_bridge_pkg
-- Loading package ahblite_axi_bridge_pkg
-- Loading package NUMERIC_STD
-- Compiling entity counter_f
-- Compiling architecture imp of counter_f
-- Compiling entity time_out
-- Compiling architecture RTL of time_out
-- Loading entity counter_f
-- Loading package ahblite_axi_bridge_pkg
-- Compiling entity axi_wchannel
-- Compiling architecture RTL of axi_wchannel
-- Compiling entity axi_rchannel
-- Compiling architecture RTL of axi_rchannel
-- Compiling entity ahb_if
-- Compiling architecture RTL of ahb_if
-- Compiling entity ahb_data_counter
-- Compiling architecture RTL of ahb_data_counter
-- Compiling entity ahblite_axi_control
-- Compiling architecture RTL of ahblite_axi_control
-- Compiling entity ahblite_axi_bridge
-- Compiling architecture RTL of ahblite_axi_bridge
-- Loading entity ahblite_axi_control
-- Loading entity ahb_if
-- Loading entity ahb_data_counter
-- Loading entity axi_wchannel
-- Loading entity axi_rchannel
-- Loading entity time_out
End time: 15:28:48 on Mar 11,2020, Elapsed time: 0:00:02
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:ahblite_axi_bridge_v3_0_14)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.ahblite_axi_bridge_v3_0_14.ahblite_axi_bridge_v3_0_14.lin64.log'...
    > Generating report file '.cxl.vhdl.ahblite_axi_bridge_v3_0_14.ahblite_axi_bridge_v3_0_14.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 46.83 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/emb_mem_gen_v1_0_1'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/emb_mem_gen_v1_0_1'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap emb_mem_gen_v1_0_1 /data11/home/marcuscw/Desktop/Lib/emb_mem_gen_v1_0_1'...
      output file: '/data11/home/marcuscw/Desktop/Lib/emb_mem_gen_v1_0_1/.cxl.verilog.emb_mem_gen_v1_0_1.emb_mem_gen_v1_0_1.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap emb_mem_gen_v1_0_1 /data11/home/marcuscw/Desktop/Lib/emb_mem_gen_v1_0_1'
      return code: '0'

Compiling verilog library 'emb_mem_gen_v1_0_1'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 -L emb_mem_gen_v1_0_1 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -sv -svinputport=relaxed -work emb_mem_gen_v1_0_1 -f /data11/home/marcuscw/Desktop/Lib/emb_mem_gen_v1_0_1/.cxl.systemverilog.emb_mem_gen_v1_0_1.emb_mem_gen_v1_0_1.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/emb_mem_gen_v1_0_1/.cxl.verilog.emb_mem_gen_v1_0_1.emb_mem_gen_v1_0_1.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 -L emb_mem_gen_v1_0_1 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -sv -svinputport=relaxed -work emb_mem_gen_v1_0_1 -f /data11/home/marcuscw/Desktop/Lib/emb_mem_gen_v1_0_1/.cxl.systemverilog.emb_mem_gen_v1_0_1.emb_mem_gen_v1_0_1.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:emb_mem_gen_v1_0_1)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap emb_mem_gen_v1_0_1 /data11/home/marcuscw/Desktop/Lib/emb_mem_gen_v1_0_1 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:28:48 on Mar 11,2020
vlog -64 -L emb_mem_gen_v1_0_1 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -sv -svinputport=relaxed -work emb_mem_gen_v1_0_1 -f /data11/home/marcuscw/Desktop/Lib/emb_mem_gen_v1_0_1/.cxl.systemverilog.emb_mem_gen_v1_0_1.emb_mem_gen_v1_0_1.lin64.cmf 
-- Compiling module emb_mem_gen_v1_0_1

Top level modules:
	emb_mem_gen_v1_0_1
End time: 15:28:49 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:emb_mem_gen_v1_0_1)
==============================================================================

    > Searching for warnings in '.cxl.verilog.emb_mem_gen_v1_0_1.emb_mem_gen_v1_0_1.lin64.log'...
    > Generating report file '.cxl.verilog.emb_mem_gen_v1_0_1.emb_mem_gen_v1_0_1.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 47.06 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/generic_baseblocks_v2_1_0'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/generic_baseblocks_v2_1_0'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap generic_baseblocks_v2_1_0 /data11/home/marcuscw/Desktop/Lib/generic_baseblocks_v2_1_0'...
      output file: '/data11/home/marcuscw/Desktop/Lib/generic_baseblocks_v2_1_0/.cxl.verilog.generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap generic_baseblocks_v2_1_0 /data11/home/marcuscw/Desktop/Lib/generic_baseblocks_v2_1_0'
      return code: '0'

Compiling verilog library 'generic_baseblocks_v2_1_0'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work generic_baseblocks_v2_1_0 -f /data11/home/marcuscw/Desktop/Lib/generic_baseblocks_v2_1_0/.cxl.verilog.generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/generic_baseblocks_v2_1_0/.cxl.verilog.generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work generic_baseblocks_v2_1_0 -f /data11/home/marcuscw/Desktop/Lib/generic_baseblocks_v2_1_0/.cxl.verilog.generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:generic_baseblocks_v2_1_0)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap generic_baseblocks_v2_1_0 /data11/home/marcuscw/Desktop/Lib/generic_baseblocks_v2_1_0 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:28:50 on Mar 11,2020
vlog -64 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -work generic_baseblocks_v2_1_0 -f /data11/home/marcuscw/Desktop/Lib/generic_baseblocks_v2_1_0/.cxl.verilog.generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0.lin64.cmf 
-- Compiling module generic_baseblocks_v2_1_0_carry_and
-- Compiling module generic_baseblocks_v2_1_0_carry_latch_and
-- Compiling module generic_baseblocks_v2_1_0_carry_latch_or
-- Compiling module generic_baseblocks_v2_1_0_carry_or
-- Compiling module generic_baseblocks_v2_1_0_carry
-- Compiling module generic_baseblocks_v2_1_0_command_fifo
-- Compiling module generic_baseblocks_v2_1_0_comparator_mask_static
-- Compiling module generic_baseblocks_v2_1_0_comparator_mask
-- Compiling module generic_baseblocks_v2_1_0_comparator_sel_mask_static
-- Compiling module generic_baseblocks_v2_1_0_comparator_sel_mask
-- Compiling module generic_baseblocks_v2_1_0_comparator_sel_static
-- Compiling module generic_baseblocks_v2_1_0_comparator_sel
-- Compiling module generic_baseblocks_v2_1_0_comparator_static
-- Compiling module generic_baseblocks_v2_1_0_comparator
-- Compiling module generic_baseblocks_v2_1_0_mux_enc
-- Compiling module generic_baseblocks_v2_1_0_mux
-- Compiling module generic_baseblocks_v2_1_0_nto1_mux

Top level modules:
	generic_baseblocks_v2_1_0_carry_latch_and
	generic_baseblocks_v2_1_0_carry_or
	generic_baseblocks_v2_1_0_carry
	generic_baseblocks_v2_1_0_command_fifo
	generic_baseblocks_v2_1_0_comparator_mask_static
	generic_baseblocks_v2_1_0_comparator_mask
	generic_baseblocks_v2_1_0_comparator_sel_mask_static
	generic_baseblocks_v2_1_0_comparator_sel_mask
	generic_baseblocks_v2_1_0_comparator_sel_static
	generic_baseblocks_v2_1_0_comparator_sel
	generic_baseblocks_v2_1_0_comparator_static
	generic_baseblocks_v2_1_0_comparator
	generic_baseblocks_v2_1_0_mux_enc
	generic_baseblocks_v2_1_0_nto1_mux
End time: 15:28:51 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:generic_baseblocks_v2_1_0)
==============================================================================

    > Searching for warnings in '.cxl.verilog.generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0.lin64.log'...
    > Generating report file '.cxl.verilog.generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 47.29 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/ai_noc'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/ai_noc'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap ai_noc /data11/home/marcuscw/Desktop/Lib/ai_noc'...
      output file: '/data11/home/marcuscw/Desktop/Lib/ai_noc/.cxl.verilog.ai_noc.ai_noc.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap ai_noc /data11/home/marcuscw/Desktop/Lib/ai_noc'
      return code: '0'

Compiling verilog library 'ai_noc'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work ai_noc -f /data11/home/marcuscw/Desktop/Lib/ai_noc/.cxl.verilog.ai_noc.ai_noc.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/ai_noc/.cxl.verilog.ai_noc.ai_noc.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work ai_noc -f /data11/home/marcuscw/Desktop/Lib/ai_noc/.cxl.verilog.ai_noc.ai_noc.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:ai_noc)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap ai_noc /data11/home/marcuscw/Desktop/Lib/ai_noc 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:28:52 on Mar 11,2020
vlog -64 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -work ai_noc -f /data11/home/marcuscw/Desktop/Lib/ai_noc/.cxl.verilog.ai_noc.ai_noc.lin64.cmf 
-- Compiling module ai_noc_v1_0_0_ai_noc

Top level modules:
	ai_noc_v1_0_0_ai_noc
End time: 15:28:53 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:ai_noc)
==============================================================================

    > Searching for warnings in '.cxl.verilog.ai_noc.ai_noc.lin64.log'...
    > Generating report file '.cxl.verilog.ai_noc.ai_noc.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 47.51 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/ba317'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/ba317'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap ba317 /data11/home/marcuscw/Desktop/Lib/ba317'...
      output file: '/data11/home/marcuscw/Desktop/Lib/ba317/.cxl.vhdl.ba317.ba317.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap ba317 /data11/home/marcuscw/Desktop/Lib/ba317'
      return code: '0'

Compiling vhdl library 'ba317'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work ba317 -f /data11/home/marcuscw/Desktop/Lib/ba317/.cxl.vhdl.ba317.ba317.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/ba317/.cxl.vhdl.ba317.ba317.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work ba317 -f /data11/home/marcuscw/Desktop/Lib/ba317/.cxl.vhdl.ba317.ba317.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:ba317)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap ba317 /data11/home/marcuscw/Desktop/Lib/ba317 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:28:54 on Mar 11,2020
vcom -64 -93 -work ba317 -f /data11/home/marcuscw/Desktop/Lib/ba317/.cxl.vhdl.ba317.ba317.lin64.cmf 
-- Loading package STANDARD
End time: 15:28:57 on Mar 11,2020, Elapsed time: 0:00:03
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:ba317)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.ba317.ba317.lin64.log'...
    > Generating report file '.cxl.vhdl.ba317.ba317.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 47.74 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/xsdbm_v3_0_0'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/xsdbm_v3_0_0'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap xsdbm_v3_0_0 /data11/home/marcuscw/Desktop/Lib/xsdbm_v3_0_0'...
      output file: '/data11/home/marcuscw/Desktop/Lib/xsdbm_v3_0_0/.cxl.verilog.xsdbm_v3_0_0.xsdbm_v3_0_0.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap xsdbm_v3_0_0 /data11/home/marcuscw/Desktop/Lib/xsdbm_v3_0_0'
      return code: '0'

Compiling verilog library 'xsdbm_v3_0_0'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work xsdbm_v3_0_0 -f /data11/home/marcuscw/Desktop/Lib/xsdbm_v3_0_0/.cxl.verilog.xsdbm_v3_0_0.xsdbm_v3_0_0.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/xsdbm_v3_0_0/.cxl.verilog.xsdbm_v3_0_0.xsdbm_v3_0_0.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work xsdbm_v3_0_0 -f /data11/home/marcuscw/Desktop/Lib/xsdbm_v3_0_0/.cxl.verilog.xsdbm_v3_0_0.xsdbm_v3_0_0.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:xsdbm_v3_0_0)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap xsdbm_v3_0_0 /data11/home/marcuscw/Desktop/Lib/xsdbm_v3_0_0 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:28:58 on Mar 11,2020
vlog -64 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -work xsdbm_v3_0_0 -f /data11/home/marcuscw/Desktop/Lib/xsdbm_v3_0_0/.cxl.verilog.xsdbm_v3_0_0.xsdbm_v3_0_0.lin64.cmf 

Top level modules:
End time: 15:28:59 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:xsdbm_v3_0_0)
==============================================================================

    > Searching for warnings in '.cxl.verilog.xsdbm_v3_0_0.xsdbm_v3_0_0.lin64.log'...
    > Generating report file '.cxl.verilog.xsdbm_v3_0_0.xsdbm_v3_0_0.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 47.96 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/l_ethernet_v2_3_5'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/l_ethernet_v2_3_5'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap l_ethernet_v2_3_5 /data11/home/marcuscw/Desktop/Lib/l_ethernet_v2_3_5'...
      output file: '/data11/home/marcuscw/Desktop/Lib/l_ethernet_v2_3_5/.cxl.verilog.l_ethernet_v2_3_5.l_ethernet_v2_3_5.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap l_ethernet_v2_3_5 /data11/home/marcuscw/Desktop/Lib/l_ethernet_v2_3_5'
      return code: '0'

Compiling verilog library 'l_ethernet_v2_3_5'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work l_ethernet_v2_3_5 -f /data11/home/marcuscw/Desktop/Lib/l_ethernet_v2_3_5/.cxl.verilog.l_ethernet_v2_3_5.l_ethernet_v2_3_5.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/l_ethernet_v2_3_5/.cxl.verilog.l_ethernet_v2_3_5.l_ethernet_v2_3_5.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work l_ethernet_v2_3_5 -f /data11/home/marcuscw/Desktop/Lib/l_ethernet_v2_3_5/.cxl.verilog.l_ethernet_v2_3_5.l_ethernet_v2_3_5.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:l_ethernet_v2_3_5)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap l_ethernet_v2_3_5 /data11/home/marcuscw/Desktop/Lib/l_ethernet_v2_3_5 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:29:00 on Mar 11,2020
vlog -64 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -work l_ethernet_v2_3_5 -f /data11/home/marcuscw/Desktop/Lib/l_ethernet_v2_3_5/.cxl.verilog.l_ethernet_v2_3_5.l_ethernet_v2_3_5.lin64.cmf 

Top level modules:
End time: 15:29:11 on Mar 11,2020, Elapsed time: 0:00:11
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:l_ethernet_v2_3_5)
==============================================================================

    > Searching for warnings in '.cxl.verilog.l_ethernet_v2_3_5.l_ethernet_v2_3_5.lin64.log'...
    > Generating report file '.cxl.verilog.l_ethernet_v2_3_5.l_ethernet_v2_3_5.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 48.19 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/tmr_voter_v1_0_2'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/tmr_voter_v1_0_2'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap tmr_voter_v1_0_2 /data11/home/marcuscw/Desktop/Lib/tmr_voter_v1_0_2'...
      output file: '/data11/home/marcuscw/Desktop/Lib/tmr_voter_v1_0_2/.cxl.vhdl.tmr_voter_v1_0_2.tmr_voter_v1_0_2.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap tmr_voter_v1_0_2 /data11/home/marcuscw/Desktop/Lib/tmr_voter_v1_0_2'
      return code: '0'

Compiling vhdl library 'tmr_voter_v1_0_2'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work tmr_voter_v1_0_2 -f /data11/home/marcuscw/Desktop/Lib/tmr_voter_v1_0_2/.cxl.vhdl.tmr_voter_v1_0_2.tmr_voter_v1_0_2.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/tmr_voter_v1_0_2/.cxl.vhdl.tmr_voter_v1_0_2.tmr_voter_v1_0_2.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work tmr_voter_v1_0_2 -f /data11/home/marcuscw/Desktop/Lib/tmr_voter_v1_0_2/.cxl.vhdl.tmr_voter_v1_0_2.tmr_voter_v1_0_2.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:tmr_voter_v1_0_2)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap tmr_voter_v1_0_2 /data11/home/marcuscw/Desktop/Lib/tmr_voter_v1_0_2 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:29:12 on Mar 11,2020
vcom -64 -93 -work tmr_voter_v1_0_2 -f /data11/home/marcuscw/Desktop/Lib/tmr_voter_v1_0_2/.cxl.vhdl.tmr_voter_v1_0_2.tmr_voter_v1_0_2.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity Voter
-- Compiling architecture IMP of Voter
-- Loading entity Voter
-- Compiling entity lmb_voter
-- Compiling architecture imp of lmb_voter
-- Compiling entity s_lmb_voter
-- Compiling architecture imp of s_lmb_voter
-- Compiling entity bram_voter
-- Compiling architecture imp of bram_voter
-- Compiling entity m_bram_voter
-- Compiling architecture imp of m_bram_voter
-- Compiling entity axi_voter
-- Compiling architecture imp of axi_voter
-- Compiling entity s_axi_voter
-- Compiling architecture imp of s_axi_voter
-- Compiling entity s_axis_voter
-- Compiling architecture imp of s_axis_voter
-- Compiling entity m_axis_voter
-- Compiling architecture imp of m_axis_voter
-- Compiling entity trace_voter
-- Compiling architecture imp of trace_voter
-- Compiling entity interrupt_voter
-- Compiling architecture imp of interrupt_voter
-- Compiling entity Comparator
-- Compiling architecture IMP of Comparator
-- Compiling entity lmb_comparator
-- Compiling architecture imp of lmb_comparator
-- Loading entity Comparator
-- Compiling entity s_lmb_comparator
-- Compiling architecture imp of s_lmb_comparator
-- Compiling entity bram_comparator
-- Compiling architecture imp of bram_comparator
-- Compiling entity axi_comparator
-- Compiling architecture imp of axi_comparator
-- Compiling entity s_axi_comparator
-- Compiling architecture imp of s_axi_comparator
-- Compiling entity s_axis_comparator
-- Compiling architecture imp of s_axis_comparator
-- Compiling entity m_axis_comparator
-- Compiling architecture imp of m_axis_comparator
-- Compiling entity trace_comparator
-- Compiling architecture imp of trace_comparator
-- Compiling entity interrupt_comparator
-- Compiling architecture imp of interrupt_comparator
-- Compiling entity tmr_test
-- Compiling architecture imp of tmr_test
-- Compiling entity tmr_comparator
-- Compiling architecture imp of tmr_comparator
-- Loading entity lmb_comparator
-- Loading entity lmb_voter
-- Loading entity s_lmb_comparator
-- Loading entity s_lmb_voter
-- Loading entity bram_comparator
-- Loading entity bram_voter
-- Loading entity axi_comparator
-- Loading entity axi_voter
-- Loading entity s_axi_comparator
-- Loading entity s_axi_voter
-- Loading entity m_axis_comparator
-- Loading entity m_axis_voter
-- Loading entity s_axis_comparator
-- Loading entity s_axis_voter
-- Loading entity trace_comparator
-- Loading entity trace_voter
-- Loading entity interrupt_comparator
-- Loading entity interrupt_voter
-- Loading entity tmr_test
-- Compiling entity tmr_voter
-- Compiling architecture imp of tmr_voter
-- Loading entity m_bram_voter
-- Loading entity tmr_comparator
End time: 15:29:13 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:tmr_voter_v1_0_2)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.tmr_voter_v1_0_2.tmr_voter_v1_0_2.lin64.log'...
    > Generating report file '.cxl.vhdl.tmr_voter_v1_0_2.tmr_voter_v1_0_2.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 48.42 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/fifo_generator_v13_1_4'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/fifo_generator_v13_1_4'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap fifo_generator_v13_1_4 /data11/home/marcuscw/Desktop/Lib/fifo_generator_v13_1_4'...
      output file: '/data11/home/marcuscw/Desktop/Lib/fifo_generator_v13_1_4/.cxl.vhdl.fifo_generator_v13_1_4.fifo_generator_v13_1_4.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap fifo_generator_v13_1_4 /data11/home/marcuscw/Desktop/Lib/fifo_generator_v13_1_4'
      return code: '0'

Compiling vhdl library 'fifo_generator_v13_1_4'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work fifo_generator_v13_1_4 -f /data11/home/marcuscw/Desktop/Lib/fifo_generator_v13_1_4/.cxl.vhdl.fifo_generator_v13_1_4.fifo_generator_v13_1_4.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/fifo_generator_v13_1_4/.cxl.vhdl.fifo_generator_v13_1_4.fifo_generator_v13_1_4.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work fifo_generator_v13_1_4 -f /data11/home/marcuscw/Desktop/Lib/fifo_generator_v13_1_4/.cxl.vhdl.fifo_generator_v13_1_4.fifo_generator_v13_1_4.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:fifo_generator_v13_1_4)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap fifo_generator_v13_1_4 /data11/home/marcuscw/Desktop/Lib/fifo_generator_v13_1_4 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:29:13 on Mar 11,2020
vcom -64 -93 -work fifo_generator_v13_1_4 -f /data11/home/marcuscw/Desktop/Lib/fifo_generator_v13_1_4/.cxl.vhdl.fifo_generator_v13_1_4.fifo_generator_v13_1_4.lin64.cmf 
-- Loading package STANDARD
End time: 15:29:15 on Mar 11,2020, Elapsed time: 0:00:02
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:fifo_generator_v13_1_4)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.fifo_generator_v13_1_4.fifo_generator_v13_1_4.lin64.log'...
    > Generating report file '.cxl.vhdl.fifo_generator_v13_1_4.fifo_generator_v13_1_4.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 48.64 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/fifo_generator_v13_1_4'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/fifo_generator_v13_1_4'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap fifo_generator_v13_1_4 /data11/home/marcuscw/Desktop/Lib/fifo_generator_v13_1_4'...
      output file: '/data11/home/marcuscw/Desktop/Lib/fifo_generator_v13_1_4/.cxl.verilog.fifo_generator_v13_1_4.fifo_generator_v13_1_4.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap fifo_generator_v13_1_4 /data11/home/marcuscw/Desktop/Lib/fifo_generator_v13_1_4'
      return code: '0'

Compiling verilog library 'fifo_generator_v13_1_4'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work fifo_generator_v13_1_4 -f /data11/home/marcuscw/Desktop/Lib/fifo_generator_v13_1_4/.cxl.verilog.fifo_generator_v13_1_4.fifo_generator_v13_1_4.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/fifo_generator_v13_1_4/.cxl.verilog.fifo_generator_v13_1_4.fifo_generator_v13_1_4.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work fifo_generator_v13_1_4 -f /data11/home/marcuscw/Desktop/Lib/fifo_generator_v13_1_4/.cxl.verilog.fifo_generator_v13_1_4.fifo_generator_v13_1_4.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:fifo_generator_v13_1_4)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap fifo_generator_v13_1_4 /data11/home/marcuscw/Desktop/Lib/fifo_generator_v13_1_4 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:29:15 on Mar 11,2020
vlog -64 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -work fifo_generator_v13_1_4 -f /data11/home/marcuscw/Desktop/Lib/fifo_generator_v13_1_4/.cxl.verilog.fifo_generator_v13_1_4.fifo_generator_v13_1_4.lin64.cmf 
-- Compiling module fifo_generator_vlog_beh
-- Compiling module fifo_generator_v13_1_4_CONV_VER
-- Compiling module fifo_generator_v13_1_4_sync_stage
-- Compiling module fifo_generator_v13_1_4_bhv_ver_as
-- Compiling module fifo_generator_v13_1_4_beh_ver_ll_afifo
-- Compiling module fifo_generator_v13_1_4_bhv_ver_ss
-- Compiling module fifo_generator_v13_1_4_bhv_ver_preload0
-- Compiling module fifo_generator_v13_1_4_axic_reg_slice

Top level modules:
End time: 15:29:16 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:fifo_generator_v13_1_4)
==============================================================================

    > Searching for warnings in '.cxl.verilog.fifo_generator_v13_1_4.fifo_generator_v13_1_4.lin64.log'...
    > Generating report file '.cxl.verilog.fifo_generator_v13_1_4.fifo_generator_v13_1_4.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 48.87 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/axi_ahblite_bridge_v3_0_16'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/axi_ahblite_bridge_v3_0_16'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap axi_ahblite_bridge_v3_0_16 /data11/home/marcuscw/Desktop/Lib/axi_ahblite_bridge_v3_0_16'...
      output file: '/data11/home/marcuscw/Desktop/Lib/axi_ahblite_bridge_v3_0_16/.cxl.vhdl.axi_ahblite_bridge_v3_0_16.axi_ahblite_bridge_v3_0_16.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap axi_ahblite_bridge_v3_0_16 /data11/home/marcuscw/Desktop/Lib/axi_ahblite_bridge_v3_0_16'
      return code: '0'

Compiling vhdl library 'axi_ahblite_bridge_v3_0_16'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work axi_ahblite_bridge_v3_0_16 -f /data11/home/marcuscw/Desktop/Lib/axi_ahblite_bridge_v3_0_16/.cxl.vhdl.axi_ahblite_bridge_v3_0_16.axi_ahblite_bridge_v3_0_16.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/axi_ahblite_bridge_v3_0_16/.cxl.vhdl.axi_ahblite_bridge_v3_0_16.axi_ahblite_bridge_v3_0_16.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work axi_ahblite_bridge_v3_0_16 -f /data11/home/marcuscw/Desktop/Lib/axi_ahblite_bridge_v3_0_16/.cxl.vhdl.axi_ahblite_bridge_v3_0_16.axi_ahblite_bridge_v3_0_16.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:axi_ahblite_bridge_v3_0_16)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap axi_ahblite_bridge_v3_0_16 /data11/home/marcuscw/Desktop/Lib/axi_ahblite_bridge_v3_0_16 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:29:16 on Mar 11,2020
vcom -64 -93 -work axi_ahblite_bridge_v3_0_16 -f /data11/home/marcuscw/Desktop/Lib/axi_ahblite_bridge_v3_0_16/.cxl.vhdl.axi_ahblite_bridge_v3_0_16.axi_ahblite_bridge_v3_0_16.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity counter_f
-- Compiling architecture imp of counter_f
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity time_out
-- Compiling architecture RTL of time_out
-- Loading entity counter_f
-- Compiling entity ahb_skid_buf
-- Compiling architecture implementation of ahb_skid_buf
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Compiling entity axi_slv_if
-- Compiling architecture RTL of axi_slv_if
-- Compiling entity ahb_mstr_if
-- Compiling architecture RTL of ahb_mstr_if
-- Compiling entity axi_ahblite_bridge
-- Compiling architecture RTL of axi_ahblite_bridge
-- Loading entity ahb_skid_buf
-- Loading entity axi_slv_if
-- Loading entity ahb_mstr_if
-- Loading entity time_out
End time: 15:29:17 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:axi_ahblite_bridge_v3_0_16)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.axi_ahblite_bridge_v3_0_16.axi_ahblite_bridge_v3_0_16.lin64.log'...
    > Generating report file '.cxl.vhdl.axi_ahblite_bridge_v3_0_16.axi_ahblite_bridge_v3_0_16.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 49.10 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/in_system_ibert_v1_0_9'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/in_system_ibert_v1_0_9'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap in_system_ibert_v1_0_9 /data11/home/marcuscw/Desktop/Lib/in_system_ibert_v1_0_9'...
      output file: '/data11/home/marcuscw/Desktop/Lib/in_system_ibert_v1_0_9/.cxl.verilog.in_system_ibert_v1_0_9.in_system_ibert_v1_0_9.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap in_system_ibert_v1_0_9 /data11/home/marcuscw/Desktop/Lib/in_system_ibert_v1_0_9'
      return code: '0'

Compiling verilog library 'in_system_ibert_v1_0_9'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work in_system_ibert_v1_0_9 -f /data11/home/marcuscw/Desktop/Lib/in_system_ibert_v1_0_9/.cxl.verilog.in_system_ibert_v1_0_9.in_system_ibert_v1_0_9.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/in_system_ibert_v1_0_9/.cxl.verilog.in_system_ibert_v1_0_9.in_system_ibert_v1_0_9.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work in_system_ibert_v1_0_9 -f /data11/home/marcuscw/Desktop/Lib/in_system_ibert_v1_0_9/.cxl.verilog.in_system_ibert_v1_0_9.in_system_ibert_v1_0_9.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:in_system_ibert_v1_0_9)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap in_system_ibert_v1_0_9 /data11/home/marcuscw/Desktop/Lib/in_system_ibert_v1_0_9 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:29:17 on Mar 11,2020
vlog -64 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -work in_system_ibert_v1_0_9 -f /data11/home/marcuscw/Desktop/Lib/in_system_ibert_v1_0_9/.cxl.verilog.in_system_ibert_v1_0_9.in_system_ibert_v1_0_9.lin64.cmf 

Top level modules:
End time: 15:29:18 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:in_system_ibert_v1_0_9)
==============================================================================

    > Searching for warnings in '.cxl.verilog.in_system_ibert_v1_0_9.in_system_ibert_v1_0_9.lin64.log'...
    > Generating report file '.cxl.verilog.in_system_ibert_v1_0_9.in_system_ibert_v1_0_9.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 49.32 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/jesd204_v7_2_6'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/jesd204_v7_2_6'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap jesd204_v7_2_6 /data11/home/marcuscw/Desktop/Lib/jesd204_v7_2_6'...
      output file: '/data11/home/marcuscw/Desktop/Lib/jesd204_v7_2_6/.cxl.verilog.jesd204_v7_2_6.jesd204_v7_2_6.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap jesd204_v7_2_6 /data11/home/marcuscw/Desktop/Lib/jesd204_v7_2_6'
      return code: '0'

Compiling verilog library 'jesd204_v7_2_6'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work jesd204_v7_2_6 -f /data11/home/marcuscw/Desktop/Lib/jesd204_v7_2_6/.cxl.verilog.jesd204_v7_2_6.jesd204_v7_2_6.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/jesd204_v7_2_6/.cxl.verilog.jesd204_v7_2_6.jesd204_v7_2_6.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work jesd204_v7_2_6 -f /data11/home/marcuscw/Desktop/Lib/jesd204_v7_2_6/.cxl.verilog.jesd204_v7_2_6.jesd204_v7_2_6.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:jesd204_v7_2_6)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap jesd204_v7_2_6 /data11/home/marcuscw/Desktop/Lib/jesd204_v7_2_6 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:29:19 on Mar 11,2020
vlog -64 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -work jesd204_v7_2_6 -f /data11/home/marcuscw/Desktop/Lib/jesd204_v7_2_6/.cxl.verilog.jesd204_v7_2_6.jesd204_v7_2_6.lin64.cmf 

Top level modules:
End time: 15:29:19 on Mar 11,2020, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:jesd204_v7_2_6)
==============================================================================

    > Searching for warnings in '.cxl.verilog.jesd204_v7_2_6.jesd204_v7_2_6.lin64.log'...
    > Generating report file '.cxl.verilog.jesd204_v7_2_6.jesd204_v7_2_6.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 49.55 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/lut_buffer_v2_0_0'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/lut_buffer_v2_0_0'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap lut_buffer_v2_0_0 /data11/home/marcuscw/Desktop/Lib/lut_buffer_v2_0_0'...
      output file: '/data11/home/marcuscw/Desktop/Lib/lut_buffer_v2_0_0/.cxl.verilog.lut_buffer_v2_0_0.lut_buffer_v2_0_0.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap lut_buffer_v2_0_0 /data11/home/marcuscw/Desktop/Lib/lut_buffer_v2_0_0'
      return code: '0'

Compiling verilog library 'lut_buffer_v2_0_0'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work lut_buffer_v2_0_0 -f /data11/home/marcuscw/Desktop/Lib/lut_buffer_v2_0_0/.cxl.verilog.lut_buffer_v2_0_0.lut_buffer_v2_0_0.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/lut_buffer_v2_0_0/.cxl.verilog.lut_buffer_v2_0_0.lut_buffer_v2_0_0.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work lut_buffer_v2_0_0 -f /data11/home/marcuscw/Desktop/Lib/lut_buffer_v2_0_0/.cxl.verilog.lut_buffer_v2_0_0.lut_buffer_v2_0_0.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:lut_buffer_v2_0_0)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap lut_buffer_v2_0_0 /data11/home/marcuscw/Desktop/Lib/lut_buffer_v2_0_0 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:29:20 on Mar 11,2020
vlog -64 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -work lut_buffer_v2_0_0 -f /data11/home/marcuscw/Desktop/Lib/lut_buffer_v2_0_0/.cxl.verilog.lut_buffer_v2_0_0.lut_buffer_v2_0_0.lin64.cmf 

Top level modules:
End time: 15:29:21 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:lut_buffer_v2_0_0)
==============================================================================

    > Searching for warnings in '.cxl.verilog.lut_buffer_v2_0_0.lut_buffer_v2_0_0.lin64.log'...
    > Generating report file '.cxl.verilog.lut_buffer_v2_0_0.lut_buffer_v2_0_0.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 49.77 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/mrmac_v1_0_0'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/mrmac_v1_0_0'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap mrmac_v1_0_0 /data11/home/marcuscw/Desktop/Lib/mrmac_v1_0_0'...
      output file: '/data11/home/marcuscw/Desktop/Lib/mrmac_v1_0_0/.cxl.verilog.mrmac_v1_0_0.mrmac_v1_0_0.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap mrmac_v1_0_0 /data11/home/marcuscw/Desktop/Lib/mrmac_v1_0_0'
      return code: '0'

Compiling verilog library 'mrmac_v1_0_0'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work mrmac_v1_0_0 -f /data11/home/marcuscw/Desktop/Lib/mrmac_v1_0_0/.cxl.verilog.mrmac_v1_0_0.mrmac_v1_0_0.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/mrmac_v1_0_0/.cxl.verilog.mrmac_v1_0_0.mrmac_v1_0_0.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work mrmac_v1_0_0 -f /data11/home/marcuscw/Desktop/Lib/mrmac_v1_0_0/.cxl.verilog.mrmac_v1_0_0.mrmac_v1_0_0.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:mrmac_v1_0_0)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap mrmac_v1_0_0 /data11/home/marcuscw/Desktop/Lib/mrmac_v1_0_0 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:29:21 on Mar 11,2020
vlog -64 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -work mrmac_v1_0_0 -f /data11/home/marcuscw/Desktop/Lib/mrmac_v1_0_0/.cxl.verilog.mrmac_v1_0_0.mrmac_v1_0_0.lin64.cmf 

Top level modules:
End time: 15:29:22 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:mrmac_v1_0_0)
==============================================================================

    > Searching for warnings in '.cxl.verilog.mrmac_v1_0_0.mrmac_v1_0_0.lin64.log'...
    > Generating report file '.cxl.verilog.mrmac_v1_0_0.mrmac_v1_0_0.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 50.00 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/gig_ethernet_pcs_pma_v16_1_6'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/gig_ethernet_pcs_pma_v16_1_6'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap gig_ethernet_pcs_pma_v16_1_6 /data11/home/marcuscw/Desktop/Lib/gig_ethernet_pcs_pma_v16_1_6'...
      output file: '/data11/home/marcuscw/Desktop/Lib/gig_ethernet_pcs_pma_v16_1_6/.cxl.vhdl.gig_ethernet_pcs_pma_v16_1_6.gig_ethernet_pcs_pma_v16_1_6.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap gig_ethernet_pcs_pma_v16_1_6 /data11/home/marcuscw/Desktop/Lib/gig_ethernet_pcs_pma_v16_1_6'
      return code: '0'

Compiling vhdl library 'gig_ethernet_pcs_pma_v16_1_6'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work gig_ethernet_pcs_pma_v16_1_6 -f /data11/home/marcuscw/Desktop/Lib/gig_ethernet_pcs_pma_v16_1_6/.cxl.vhdl.gig_ethernet_pcs_pma_v16_1_6.gig_ethernet_pcs_pma_v16_1_6.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/gig_ethernet_pcs_pma_v16_1_6/.cxl.vhdl.gig_ethernet_pcs_pma_v16_1_6.gig_ethernet_pcs_pma_v16_1_6.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work gig_ethernet_pcs_pma_v16_1_6 -f /data11/home/marcuscw/Desktop/Lib/gig_ethernet_pcs_pma_v16_1_6/.cxl.vhdl.gig_ethernet_pcs_pma_v16_1_6.gig_ethernet_pcs_pma_v16_1_6.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:gig_ethernet_pcs_pma_v16_1_6)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap gig_ethernet_pcs_pma_v16_1_6 /data11/home/marcuscw/Desktop/Lib/gig_ethernet_pcs_pma_v16_1_6 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:29:22 on Mar 11,2020
vcom -64 -93 -work gig_ethernet_pcs_pma_v16_1_6 -f /data11/home/marcuscw/Desktop/Lib/gig_ethernet_pcs_pma_v16_1_6/.cxl.vhdl.gig_ethernet_pcs_pma_v16_1_6.gig_ethernet_pcs_pma_v16_1_6.lin64.cmf 
-- Loading package STANDARD
End time: 15:29:23 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:gig_ethernet_pcs_pma_v16_1_6)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.gig_ethernet_pcs_pma_v16_1_6.gig_ethernet_pcs_pma_v16_1_6.lin64.log'...
    > Generating report file '.cxl.vhdl.gig_ethernet_pcs_pma_v16_1_6.gig_ethernet_pcs_pma_v16_1_6.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 50.23 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/gig_ethernet_pcs_pma_v16_1_6'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/gig_ethernet_pcs_pma_v16_1_6'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap gig_ethernet_pcs_pma_v16_1_6 /data11/home/marcuscw/Desktop/Lib/gig_ethernet_pcs_pma_v16_1_6'...
      output file: '/data11/home/marcuscw/Desktop/Lib/gig_ethernet_pcs_pma_v16_1_6/.cxl.verilog.gig_ethernet_pcs_pma_v16_1_6.gig_ethernet_pcs_pma_v16_1_6.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap gig_ethernet_pcs_pma_v16_1_6 /data11/home/marcuscw/Desktop/Lib/gig_ethernet_pcs_pma_v16_1_6'
      return code: '0'

Compiling verilog library 'gig_ethernet_pcs_pma_v16_1_6'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work gig_ethernet_pcs_pma_v16_1_6 -f /data11/home/marcuscw/Desktop/Lib/gig_ethernet_pcs_pma_v16_1_6/.cxl.verilog.gig_ethernet_pcs_pma_v16_1_6.gig_ethernet_pcs_pma_v16_1_6.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/gig_ethernet_pcs_pma_v16_1_6/.cxl.verilog.gig_ethernet_pcs_pma_v16_1_6.gig_ethernet_pcs_pma_v16_1_6.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work gig_ethernet_pcs_pma_v16_1_6 -f /data11/home/marcuscw/Desktop/Lib/gig_ethernet_pcs_pma_v16_1_6/.cxl.verilog.gig_ethernet_pcs_pma_v16_1_6.gig_ethernet_pcs_pma_v16_1_6.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:gig_ethernet_pcs_pma_v16_1_6)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap gig_ethernet_pcs_pma_v16_1_6 /data11/home/marcuscw/Desktop/Lib/gig_ethernet_pcs_pma_v16_1_6 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:29:24 on Mar 11,2020
vlog -64 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -work gig_ethernet_pcs_pma_v16_1_6 -f /data11/home/marcuscw/Desktop/Lib/gig_ethernet_pcs_pma_v16_1_6/.cxl.verilog.gig_ethernet_pcs_pma_v16_1_6.gig_ethernet_pcs_pma_v16_1_6.lin64.cmf 

Top level modules:
End time: 15:29:24 on Mar 11,2020, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:gig_ethernet_pcs_pma_v16_1_6)
==============================================================================

    > Searching for warnings in '.cxl.verilog.gig_ethernet_pcs_pma_v16_1_6.gig_ethernet_pcs_pma_v16_1_6.lin64.log'...
    > Generating report file '.cxl.verilog.gig_ethernet_pcs_pma_v16_1_6.gig_ethernet_pcs_pma_v16_1_6.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 50.45 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/axi_dbg_hub'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/axi_dbg_hub'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap axi_dbg_hub /data11/home/marcuscw/Desktop/Lib/axi_dbg_hub'...
      output file: '/data11/home/marcuscw/Desktop/Lib/axi_dbg_hub/.cxl.verilog.axi_dbg_hub.axi_dbg_hub.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap axi_dbg_hub /data11/home/marcuscw/Desktop/Lib/axi_dbg_hub'
      return code: '0'

Compiling verilog library 'axi_dbg_hub'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 -L axi_dbg_hub +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -sv -svinputport=relaxed -work axi_dbg_hub -f /data11/home/marcuscw/Desktop/Lib/axi_dbg_hub/.cxl.systemverilog.axi_dbg_hub.axi_dbg_hub.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/axi_dbg_hub/.cxl.verilog.axi_dbg_hub.axi_dbg_hub.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 -L axi_dbg_hub +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -sv -svinputport=relaxed -work axi_dbg_hub -f /data11/home/marcuscw/Desktop/Lib/axi_dbg_hub/.cxl.systemverilog.axi_dbg_hub.axi_dbg_hub.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:axi_dbg_hub)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap axi_dbg_hub /data11/home/marcuscw/Desktop/Lib/axi_dbg_hub 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:29:25 on Mar 11,2020
vlog -64 -L axi_dbg_hub "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -sv -svinputport=relaxed -work axi_dbg_hub -f /data11/home/marcuscw/Desktop/Lib/axi_dbg_hub/.cxl.systemverilog.axi_dbg_hub.axi_dbg_hub.lin64.cmf 

Top level modules:
End time: 15:29:26 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:axi_dbg_hub)
==============================================================================

    > Searching for warnings in '.cxl.verilog.axi_dbg_hub.axi_dbg_hub.lin64.log'...
    > Generating report file '.cxl.verilog.axi_dbg_hub.axi_dbg_hub.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 50.68 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/xbip_dsp48_wrapper_v3_0_4'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/xbip_dsp48_wrapper_v3_0_4'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap xbip_dsp48_wrapper_v3_0_4 /data11/home/marcuscw/Desktop/Lib/xbip_dsp48_wrapper_v3_0_4'...
      output file: '/data11/home/marcuscw/Desktop/Lib/xbip_dsp48_wrapper_v3_0_4/.cxl.vhdl.xbip_dsp48_wrapper_v3_0_4.xbip_dsp48_wrapper_v3_0_4.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap xbip_dsp48_wrapper_v3_0_4 /data11/home/marcuscw/Desktop/Lib/xbip_dsp48_wrapper_v3_0_4'
      return code: '0'

Compiling vhdl library 'xbip_dsp48_wrapper_v3_0_4'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work xbip_dsp48_wrapper_v3_0_4 -f /data11/home/marcuscw/Desktop/Lib/xbip_dsp48_wrapper_v3_0_4/.cxl.vhdl.xbip_dsp48_wrapper_v3_0_4.xbip_dsp48_wrapper_v3_0_4.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/xbip_dsp48_wrapper_v3_0_4/.cxl.vhdl.xbip_dsp48_wrapper_v3_0_4.xbip_dsp48_wrapper_v3_0_4.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work xbip_dsp48_wrapper_v3_0_4 -f /data11/home/marcuscw/Desktop/Lib/xbip_dsp48_wrapper_v3_0_4/.cxl.vhdl.xbip_dsp48_wrapper_v3_0_4.xbip_dsp48_wrapper_v3_0_4.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:xbip_dsp48_wrapper_v3_0_4)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap xbip_dsp48_wrapper_v3_0_4 /data11/home/marcuscw/Desktop/Lib/xbip_dsp48_wrapper_v3_0_4 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:29:26 on Mar 11,2020
vcom -64 -93 -work xbip_dsp48_wrapper_v3_0_4 -f /data11/home/marcuscw/Desktop/Lib/xbip_dsp48_wrapper_v3_0_4/.cxl.vhdl.xbip_dsp48_wrapper_v3_0_4.xbip_dsp48_wrapper_v3_0_4.lin64.cmf 
-- Loading package STANDARD
End time: 15:29:27 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:xbip_dsp48_wrapper_v3_0_4)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.xbip_dsp48_wrapper_v3_0_4.xbip_dsp48_wrapper_v3_0_4.lin64.log'...
    > Generating report file '.cxl.vhdl.xbip_dsp48_wrapper_v3_0_4.xbip_dsp48_wrapper_v3_0_4.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 50.90 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/microblaze_v9_5_4'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/microblaze_v9_5_4'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap microblaze_v9_5_4 /data11/home/marcuscw/Desktop/Lib/microblaze_v9_5_4'...
      output file: '/data11/home/marcuscw/Desktop/Lib/microblaze_v9_5_4/.cxl.vhdl.microblaze_v9_5_4.microblaze_v9_5_4.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap microblaze_v9_5_4 /data11/home/marcuscw/Desktop/Lib/microblaze_v9_5_4'
      return code: '0'

Compiling vhdl library 'microblaze_v9_5_4'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work microblaze_v9_5_4 -f /data11/home/marcuscw/Desktop/Lib/microblaze_v9_5_4/.cxl.vhdl.microblaze_v9_5_4.microblaze_v9_5_4.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/microblaze_v9_5_4/.cxl.vhdl.microblaze_v9_5_4.microblaze_v9_5_4.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work microblaze_v9_5_4 -f /data11/home/marcuscw/Desktop/Lib/microblaze_v9_5_4/.cxl.vhdl.microblaze_v9_5_4.microblaze_v9_5_4.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:microblaze_v9_5_4)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap microblaze_v9_5_4 /data11/home/marcuscw/Desktop/Lib/microblaze_v9_5_4 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:29:28 on Mar 11,2020
vcom -64 -93 -work microblaze_v9_5_4 -f /data11/home/marcuscw/Desktop/Lib/microblaze_v9_5_4/.cxl.vhdl.microblaze_v9_5_4.microblaze_v9_5_4.lin64.cmf 
-- Loading package STANDARD
End time: 15:29:30 on Mar 11,2020, Elapsed time: 0:00:02
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:microblaze_v9_5_4)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.microblaze_v9_5_4.microblaze_v9_5_4.lin64.log'...
    > Generating report file '.cxl.vhdl.microblaze_v9_5_4.microblaze_v9_5_4.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 51.13 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/mipi_csi2_rx_ctrl_v1_0_8'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/mipi_csi2_rx_ctrl_v1_0_8'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap mipi_csi2_rx_ctrl_v1_0_8 /data11/home/marcuscw/Desktop/Lib/mipi_csi2_rx_ctrl_v1_0_8'...
      output file: '/data11/home/marcuscw/Desktop/Lib/mipi_csi2_rx_ctrl_v1_0_8/.cxl.verilog.mipi_csi2_rx_ctrl_v1_0_8.mipi_csi2_rx_ctrl_v1_0_8.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap mipi_csi2_rx_ctrl_v1_0_8 /data11/home/marcuscw/Desktop/Lib/mipi_csi2_rx_ctrl_v1_0_8'
      return code: '0'

Compiling verilog library 'mipi_csi2_rx_ctrl_v1_0_8'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work mipi_csi2_rx_ctrl_v1_0_8 -f /data11/home/marcuscw/Desktop/Lib/mipi_csi2_rx_ctrl_v1_0_8/.cxl.verilog.mipi_csi2_rx_ctrl_v1_0_8.mipi_csi2_rx_ctrl_v1_0_8.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/mipi_csi2_rx_ctrl_v1_0_8/.cxl.verilog.mipi_csi2_rx_ctrl_v1_0_8.mipi_csi2_rx_ctrl_v1_0_8.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work mipi_csi2_rx_ctrl_v1_0_8 -f /data11/home/marcuscw/Desktop/Lib/mipi_csi2_rx_ctrl_v1_0_8/.cxl.verilog.mipi_csi2_rx_ctrl_v1_0_8.mipi_csi2_rx_ctrl_v1_0_8.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:mipi_csi2_rx_ctrl_v1_0_8)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap mipi_csi2_rx_ctrl_v1_0_8 /data11/home/marcuscw/Desktop/Lib/mipi_csi2_rx_ctrl_v1_0_8 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:29:31 on Mar 11,2020
vlog -64 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -work mipi_csi2_rx_ctrl_v1_0_8 -f /data11/home/marcuscw/Desktop/Lib/mipi_csi2_rx_ctrl_v1_0_8/.cxl.verilog.mipi_csi2_rx_ctrl_v1_0_8.mipi_csi2_rx_ctrl_v1_0_8.lin64.cmf 

Top level modules:
End time: 15:29:32 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:mipi_csi2_rx_ctrl_v1_0_8)
==============================================================================

    > Searching for warnings in '.cxl.verilog.mipi_csi2_rx_ctrl_v1_0_8.mipi_csi2_rx_ctrl_v1_0_8.lin64.log'...
    > Generating report file '.cxl.verilog.mipi_csi2_rx_ctrl_v1_0_8.mipi_csi2_rx_ctrl_v1_0_8.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 51.36 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/v_frmbuf_wr_v2_1_2'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/v_frmbuf_wr_v2_1_2'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap v_frmbuf_wr_v2_1_2 /data11/home/marcuscw/Desktop/Lib/v_frmbuf_wr_v2_1_2'...
      output file: '/data11/home/marcuscw/Desktop/Lib/v_frmbuf_wr_v2_1_2/.cxl.verilog.v_frmbuf_wr_v2_1_2.v_frmbuf_wr_v2_1_2.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap v_frmbuf_wr_v2_1_2 /data11/home/marcuscw/Desktop/Lib/v_frmbuf_wr_v2_1_2'
      return code: '0'

Compiling verilog library 'v_frmbuf_wr_v2_1_2'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work v_frmbuf_wr_v2_1_2 -f /data11/home/marcuscw/Desktop/Lib/v_frmbuf_wr_v2_1_2/.cxl.verilog.v_frmbuf_wr_v2_1_2.v_frmbuf_wr_v2_1_2.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/v_frmbuf_wr_v2_1_2/.cxl.verilog.v_frmbuf_wr_v2_1_2.v_frmbuf_wr_v2_1_2.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work v_frmbuf_wr_v2_1_2 -f /data11/home/marcuscw/Desktop/Lib/v_frmbuf_wr_v2_1_2/.cxl.verilog.v_frmbuf_wr_v2_1_2.v_frmbuf_wr_v2_1_2.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:v_frmbuf_wr_v2_1_2)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap v_frmbuf_wr_v2_1_2 /data11/home/marcuscw/Desktop/Lib/v_frmbuf_wr_v2_1_2 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:29:32 on Mar 11,2020
vlog -64 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -work v_frmbuf_wr_v2_1_2 -f /data11/home/marcuscw/Desktop/Lib/v_frmbuf_wr_v2_1_2/.cxl.verilog.v_frmbuf_wr_v2_1_2.v_frmbuf_wr_v2_1_2.lin64.cmf 
End time: 15:29:33 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:v_frmbuf_wr_v2_1_2)
==============================================================================

    > Searching for warnings in '.cxl.verilog.v_frmbuf_wr_v2_1_2.v_frmbuf_wr_v2_1_2.lin64.log'...
    > Generating report file '.cxl.verilog.v_frmbuf_wr_v2_1_2.v_frmbuf_wr_v2_1_2.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 51.58 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/lib_bmg_v1_0_12'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/lib_bmg_v1_0_12'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap lib_bmg_v1_0_12 /data11/home/marcuscw/Desktop/Lib/lib_bmg_v1_0_12'...
      output file: '/data11/home/marcuscw/Desktop/Lib/lib_bmg_v1_0_12/.cxl.vhdl.lib_bmg_v1_0_12.lib_bmg_v1_0_12.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap lib_bmg_v1_0_12 /data11/home/marcuscw/Desktop/Lib/lib_bmg_v1_0_12'
      return code: '0'

Compiling vhdl library 'lib_bmg_v1_0_12'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work lib_bmg_v1_0_12 -f /data11/home/marcuscw/Desktop/Lib/lib_bmg_v1_0_12/.cxl.vhdl.lib_bmg_v1_0_12.lib_bmg_v1_0_12.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/lib_bmg_v1_0_12/.cxl.vhdl.lib_bmg_v1_0_12.lib_bmg_v1_0_12.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work lib_bmg_v1_0_12 -f /data11/home/marcuscw/Desktop/Lib/lib_bmg_v1_0_12/.cxl.vhdl.lib_bmg_v1_0_12.lib_bmg_v1_0_12.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:lib_bmg_v1_0_12)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap lib_bmg_v1_0_12 /data11/home/marcuscw/Desktop/Lib/lib_bmg_v1_0_12 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:29:33 on Mar 11,2020
vcom -64 -93 -work lib_bmg_v1_0_12 -f /data11/home/marcuscw/Desktop/Lib/lib_bmg_v1_0_12/.cxl.vhdl.lib_bmg_v1_0_12.lib_bmg_v1_0_12.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package VCOMPONENTS
-- Compiling entity blk_mem_gen_wrapper
-- Compiling architecture implementation of blk_mem_gen_wrapper
-- Loading package vl_types
-- Loading entity blk_mem_gen_v8_4_3
End time: 15:29:34 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:lib_bmg_v1_0_12)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.lib_bmg_v1_0_12.lib_bmg_v1_0_12.lin64.log'...
    > Generating report file '.cxl.vhdl.lib_bmg_v1_0_12.lib_bmg_v1_0_12.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 51.81 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/axi_ethernet_buffer_v2_0_20'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/axi_ethernet_buffer_v2_0_20'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap axi_ethernet_buffer_v2_0_20 /data11/home/marcuscw/Desktop/Lib/axi_ethernet_buffer_v2_0_20'...
      output file: '/data11/home/marcuscw/Desktop/Lib/axi_ethernet_buffer_v2_0_20/.cxl.vhdl.axi_ethernet_buffer_v2_0_20.axi_ethernet_buffer_v2_0_20.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap axi_ethernet_buffer_v2_0_20 /data11/home/marcuscw/Desktop/Lib/axi_ethernet_buffer_v2_0_20'
      return code: '0'

Compiling vhdl library 'axi_ethernet_buffer_v2_0_20'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work axi_ethernet_buffer_v2_0_20 -f /data11/home/marcuscw/Desktop/Lib/axi_ethernet_buffer_v2_0_20/.cxl.vhdl.axi_ethernet_buffer_v2_0_20.axi_ethernet_buffer_v2_0_20.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/axi_ethernet_buffer_v2_0_20/.cxl.vhdl.axi_ethernet_buffer_v2_0_20.axi_ethernet_buffer_v2_0_20.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work axi_ethernet_buffer_v2_0_20 -f /data11/home/marcuscw/Desktop/Lib/axi_ethernet_buffer_v2_0_20/.cxl.vhdl.axi_ethernet_buffer_v2_0_20.axi_ethernet_buffer_v2_0_20.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:axi_ethernet_buffer_v2_0_20)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap axi_ethernet_buffer_v2_0_20 /data11/home/marcuscw/Desktop/Lib/axi_ethernet_buffer_v2_0_20 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:29:34 on Mar 11,2020
vcom -64 -93 -work axi_ethernet_buffer_v2_0_20 -f /data11/home/marcuscw/Desktop/Lib/axi_ethernet_buffer_v2_0_20/.cxl.vhdl.axi_ethernet_buffer_v2_0_20.axi_ethernet_buffer_v2_0_20.lin64.cmf 
-- Loading package STANDARD
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_rfs.vhd(64): Nonresolved signal 'initial_index' may have multiple sources.
  Drivers:
    /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_rfs.vhd(64):Conditional signal assignment line__64__31
    /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_rfs.vhd(64):Conditional signal assignment line__64__30
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_rfs.vhd(64): Nonresolved signal 'initial_index' may have multiple sources.
  Drivers:
    /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_rfs.vhd(64):Conditional signal assignment line__64__97
    /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_rfs.vhd(64):Conditional signal assignment line__64__96
End time: 15:29:37 on Mar 11,2020, Elapsed time: 0:00:03
Errors: 0, Warnings: 2

END_COMPILATION_MESSAGES(questasim:vhdl:axi_ethernet_buffer_v2_0_20)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.axi_ethernet_buffer_v2_0_20.axi_ethernet_buffer_v2_0_20.lin64.log'...
    > Generating report file '.cxl.vhdl.axi_ethernet_buffer_v2_0_20.axi_ethernet_buffer_v2_0_20.lin64.rpt'...

compile_simlib: 0 error(s), 2 warning(s), 52.04 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/axi_memory_init_v1_0_0'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/axi_memory_init_v1_0_0'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap axi_memory_init_v1_0_0 /data11/home/marcuscw/Desktop/Lib/axi_memory_init_v1_0_0'...
      output file: '/data11/home/marcuscw/Desktop/Lib/axi_memory_init_v1_0_0/.cxl.verilog.axi_memory_init_v1_0_0.axi_memory_init_v1_0_0.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap axi_memory_init_v1_0_0 /data11/home/marcuscw/Desktop/Lib/axi_memory_init_v1_0_0'
      return code: '0'

Compiling verilog library 'axi_memory_init_v1_0_0'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 -L smartconnect_v1_0 -L axi_memory_init_v1_0_0 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -sv -svinputport=relaxed -work axi_memory_init_v1_0_0 -f /data11/home/marcuscw/Desktop/Lib/axi_memory_init_v1_0_0/.cxl.systemverilog.axi_memory_init_v1_0_0.axi_memory_init_v1_0_0.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/axi_memory_init_v1_0_0/.cxl.verilog.axi_memory_init_v1_0_0.axi_memory_init_v1_0_0.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 -L smartconnect_v1_0 -L axi_memory_init_v1_0_0 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -sv -svinputport=relaxed -work axi_memory_init_v1_0_0 -f /data11/home/marcuscw/Desktop/Lib/axi_memory_init_v1_0_0/.cxl.systemverilog.axi_memory_init_v1_0_0.axi_memory_init_v1_0_0.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:axi_memory_init_v1_0_0)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap axi_memory_init_v1_0_0 /data11/home/marcuscw/Desktop/Lib/axi_memory_init_v1_0_0 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:29:38 on Mar 11,2020
vlog -64 -L smartconnect_v1_0 -L axi_memory_init_v1_0_0 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -sv -svinputport=relaxed -work axi_memory_init_v1_0_0 -f /data11/home/marcuscw/Desktop/Lib/axi_memory_init_v1_0_0/.cxl.systemverilog.axi_memory_init_v1_0_0.axi_memory_init_v1_0_0.lin64.cmf 
-- Compiling module axi_memory_init_v1_0_0_top

Top level modules:
	axi_memory_init_v1_0_0_top
End time: 15:29:38 on Mar 11,2020, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:axi_memory_init_v1_0_0)
==============================================================================

    > Searching for warnings in '.cxl.verilog.axi_memory_init_v1_0_0.axi_memory_init_v1_0_0.lin64.log'...
    > Generating report file '.cxl.verilog.axi_memory_init_v1_0_0.axi_memory_init_v1_0_0.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 52.26 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/can_v5_0_22'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/can_v5_0_22'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap can_v5_0_22 /data11/home/marcuscw/Desktop/Lib/can_v5_0_22'...
      output file: '/data11/home/marcuscw/Desktop/Lib/can_v5_0_22/.cxl.vhdl.can_v5_0_22.can_v5_0_22.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap can_v5_0_22 /data11/home/marcuscw/Desktop/Lib/can_v5_0_22'
      return code: '0'

Compiling vhdl library 'can_v5_0_22'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work can_v5_0_22 -f /data11/home/marcuscw/Desktop/Lib/can_v5_0_22/.cxl.vhdl.can_v5_0_22.can_v5_0_22.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/can_v5_0_22/.cxl.vhdl.can_v5_0_22.can_v5_0_22.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work can_v5_0_22 -f /data11/home/marcuscw/Desktop/Lib/can_v5_0_22/.cxl.vhdl.can_v5_0_22.can_v5_0_22.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:can_v5_0_22)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap can_v5_0_22 /data11/home/marcuscw/Desktop/Lib/can_v5_0_22 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:29:39 on Mar 11,2020
vcom -64 -93 -work can_v5_0_22 -f /data11/home/marcuscw/Desktop/Lib/can_v5_0_22/.cxl.vhdl.can_v5_0_22.can_v5_0_22.lin64.cmf 
-- Loading package STANDARD
End time: 15:29:40 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:can_v5_0_22)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.can_v5_0_22.can_v5_0_22.lin64.log'...
    > Generating report file '.cxl.vhdl.can_v5_0_22.can_v5_0_22.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 52.49 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/xbip_pipe_v3_0_6'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/xbip_pipe_v3_0_6'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap xbip_pipe_v3_0_6 /data11/home/marcuscw/Desktop/Lib/xbip_pipe_v3_0_6'...
      output file: '/data11/home/marcuscw/Desktop/Lib/xbip_pipe_v3_0_6/.cxl.vhdl.xbip_pipe_v3_0_6.xbip_pipe_v3_0_6.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap xbip_pipe_v3_0_6 /data11/home/marcuscw/Desktop/Lib/xbip_pipe_v3_0_6'
      return code: '0'

Compiling vhdl library 'xbip_pipe_v3_0_6'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work xbip_pipe_v3_0_6 -f /data11/home/marcuscw/Desktop/Lib/xbip_pipe_v3_0_6/.cxl.vhdl.xbip_pipe_v3_0_6.xbip_pipe_v3_0_6.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/xbip_pipe_v3_0_6/.cxl.vhdl.xbip_pipe_v3_0_6.xbip_pipe_v3_0_6.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work xbip_pipe_v3_0_6 -f /data11/home/marcuscw/Desktop/Lib/xbip_pipe_v3_0_6/.cxl.vhdl.xbip_pipe_v3_0_6.xbip_pipe_v3_0_6.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:xbip_pipe_v3_0_6)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap xbip_pipe_v3_0_6 /data11/home/marcuscw/Desktop/Lib/xbip_pipe_v3_0_6 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:29:41 on Mar 11,2020
vcom -64 -93 -work xbip_pipe_v3_0_6 -f /data11/home/marcuscw/Desktop/Lib/xbip_pipe_v3_0_6/.cxl.vhdl.xbip_pipe_v3_0_6.xbip_pipe_v3_0_6.lin64.cmf 
-- Loading package STANDARD
End time: 15:29:42 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:xbip_pipe_v3_0_6)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.xbip_pipe_v3_0_6.xbip_pipe_v3_0_6.lin64.log'...
    > Generating report file '.cxl.vhdl.xbip_pipe_v3_0_6.xbip_pipe_v3_0_6.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 52.71 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/xbip_dsp48_multadd_v3_0_6'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/xbip_dsp48_multadd_v3_0_6'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap xbip_dsp48_multadd_v3_0_6 /data11/home/marcuscw/Desktop/Lib/xbip_dsp48_multadd_v3_0_6'...
      output file: '/data11/home/marcuscw/Desktop/Lib/xbip_dsp48_multadd_v3_0_6/.cxl.vhdl.xbip_dsp48_multadd_v3_0_6.xbip_dsp48_multadd_v3_0_6.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap xbip_dsp48_multadd_v3_0_6 /data11/home/marcuscw/Desktop/Lib/xbip_dsp48_multadd_v3_0_6'
      return code: '0'

Compiling vhdl library 'xbip_dsp48_multadd_v3_0_6'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work xbip_dsp48_multadd_v3_0_6 -f /data11/home/marcuscw/Desktop/Lib/xbip_dsp48_multadd_v3_0_6/.cxl.vhdl.xbip_dsp48_multadd_v3_0_6.xbip_dsp48_multadd_v3_0_6.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/xbip_dsp48_multadd_v3_0_6/.cxl.vhdl.xbip_dsp48_multadd_v3_0_6.xbip_dsp48_multadd_v3_0_6.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work xbip_dsp48_multadd_v3_0_6 -f /data11/home/marcuscw/Desktop/Lib/xbip_dsp48_multadd_v3_0_6/.cxl.vhdl.xbip_dsp48_multadd_v3_0_6.xbip_dsp48_multadd_v3_0_6.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:xbip_dsp48_multadd_v3_0_6)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap xbip_dsp48_multadd_v3_0_6 /data11/home/marcuscw/Desktop/Lib/xbip_dsp48_multadd_v3_0_6 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:29:42 on Mar 11,2020
vcom -64 -93 -work xbip_dsp48_multadd_v3_0_6 -f /data11/home/marcuscw/Desktop/Lib/xbip_dsp48_multadd_v3_0_6/.cxl.vhdl.xbip_dsp48_multadd_v3_0_6.xbip_dsp48_multadd_v3_0_6.lin64.cmf 
-- Loading package STANDARD
End time: 15:29:43 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:xbip_dsp48_multadd_v3_0_6)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.xbip_dsp48_multadd_v3_0_6.xbip_dsp48_multadd_v3_0_6.lin64.log'...
    > Generating report file '.cxl.vhdl.xbip_dsp48_multadd_v3_0_6.xbip_dsp48_multadd_v3_0_6.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 52.94 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/xbip_dsp48_addsub_v3_0_6'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/xbip_dsp48_addsub_v3_0_6'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap xbip_dsp48_addsub_v3_0_6 /data11/home/marcuscw/Desktop/Lib/xbip_dsp48_addsub_v3_0_6'...
      output file: '/data11/home/marcuscw/Desktop/Lib/xbip_dsp48_addsub_v3_0_6/.cxl.vhdl.xbip_dsp48_addsub_v3_0_6.xbip_dsp48_addsub_v3_0_6.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap xbip_dsp48_addsub_v3_0_6 /data11/home/marcuscw/Desktop/Lib/xbip_dsp48_addsub_v3_0_6'
      return code: '0'

Compiling vhdl library 'xbip_dsp48_addsub_v3_0_6'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work xbip_dsp48_addsub_v3_0_6 -f /data11/home/marcuscw/Desktop/Lib/xbip_dsp48_addsub_v3_0_6/.cxl.vhdl.xbip_dsp48_addsub_v3_0_6.xbip_dsp48_addsub_v3_0_6.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/xbip_dsp48_addsub_v3_0_6/.cxl.vhdl.xbip_dsp48_addsub_v3_0_6.xbip_dsp48_addsub_v3_0_6.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work xbip_dsp48_addsub_v3_0_6 -f /data11/home/marcuscw/Desktop/Lib/xbip_dsp48_addsub_v3_0_6/.cxl.vhdl.xbip_dsp48_addsub_v3_0_6.xbip_dsp48_addsub_v3_0_6.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:xbip_dsp48_addsub_v3_0_6)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap xbip_dsp48_addsub_v3_0_6 /data11/home/marcuscw/Desktop/Lib/xbip_dsp48_addsub_v3_0_6 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:29:43 on Mar 11,2020
vcom -64 -93 -work xbip_dsp48_addsub_v3_0_6 -f /data11/home/marcuscw/Desktop/Lib/xbip_dsp48_addsub_v3_0_6/.cxl.vhdl.xbip_dsp48_addsub_v3_0_6.xbip_dsp48_addsub_v3_0_6.lin64.cmf 
-- Loading package STANDARD
End time: 15:29:44 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:xbip_dsp48_addsub_v3_0_6)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.xbip_dsp48_addsub_v3_0_6.xbip_dsp48_addsub_v3_0_6.lin64.log'...
    > Generating report file '.cxl.vhdl.xbip_dsp48_addsub_v3_0_6.xbip_dsp48_addsub_v3_0_6.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 53.17 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/xbip_bram18k_v3_0_6'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/xbip_bram18k_v3_0_6'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap xbip_bram18k_v3_0_6 /data11/home/marcuscw/Desktop/Lib/xbip_bram18k_v3_0_6'...
      output file: '/data11/home/marcuscw/Desktop/Lib/xbip_bram18k_v3_0_6/.cxl.vhdl.xbip_bram18k_v3_0_6.xbip_bram18k_v3_0_6.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap xbip_bram18k_v3_0_6 /data11/home/marcuscw/Desktop/Lib/xbip_bram18k_v3_0_6'
      return code: '0'

Compiling vhdl library 'xbip_bram18k_v3_0_6'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work xbip_bram18k_v3_0_6 -f /data11/home/marcuscw/Desktop/Lib/xbip_bram18k_v3_0_6/.cxl.vhdl.xbip_bram18k_v3_0_6.xbip_bram18k_v3_0_6.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/xbip_bram18k_v3_0_6/.cxl.vhdl.xbip_bram18k_v3_0_6.xbip_bram18k_v3_0_6.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work xbip_bram18k_v3_0_6 -f /data11/home/marcuscw/Desktop/Lib/xbip_bram18k_v3_0_6/.cxl.vhdl.xbip_bram18k_v3_0_6.xbip_bram18k_v3_0_6.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:xbip_bram18k_v3_0_6)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap xbip_bram18k_v3_0_6 /data11/home/marcuscw/Desktop/Lib/xbip_bram18k_v3_0_6 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:29:44 on Mar 11,2020
vcom -64 -93 -work xbip_bram18k_v3_0_6 -f /data11/home/marcuscw/Desktop/Lib/xbip_bram18k_v3_0_6/.cxl.vhdl.xbip_bram18k_v3_0_6.xbip_bram18k_v3_0_6.lin64.cmf 
-- Loading package STANDARD
End time: 15:29:45 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:xbip_bram18k_v3_0_6)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.xbip_bram18k_v3_0_6.xbip_bram18k_v3_0_6.lin64.log'...
    > Generating report file '.cxl.vhdl.xbip_bram18k_v3_0_6.xbip_bram18k_v3_0_6.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 53.39 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/mult_gen_v12_0_15'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/mult_gen_v12_0_15'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap mult_gen_v12_0_15 /data11/home/marcuscw/Desktop/Lib/mult_gen_v12_0_15'...
      output file: '/data11/home/marcuscw/Desktop/Lib/mult_gen_v12_0_15/.cxl.vhdl.mult_gen_v12_0_15.mult_gen_v12_0_15.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap mult_gen_v12_0_15 /data11/home/marcuscw/Desktop/Lib/mult_gen_v12_0_15'
      return code: '0'

Compiling vhdl library 'mult_gen_v12_0_15'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work mult_gen_v12_0_15 -f /data11/home/marcuscw/Desktop/Lib/mult_gen_v12_0_15/.cxl.vhdl.mult_gen_v12_0_15.mult_gen_v12_0_15.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/mult_gen_v12_0_15/.cxl.vhdl.mult_gen_v12_0_15.mult_gen_v12_0_15.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work mult_gen_v12_0_15 -f /data11/home/marcuscw/Desktop/Lib/mult_gen_v12_0_15/.cxl.vhdl.mult_gen_v12_0_15.mult_gen_v12_0_15.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:mult_gen_v12_0_15)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap mult_gen_v12_0_15 /data11/home/marcuscw/Desktop/Lib/mult_gen_v12_0_15 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:29:46 on Mar 11,2020
vcom -64 -93 -work mult_gen_v12_0_15 -f /data11/home/marcuscw/Desktop/Lib/mult_gen_v12_0_15/.cxl.vhdl.mult_gen_v12_0_15.mult_gen_v12_0_15.lin64.cmf 
-- Loading package STANDARD
End time: 15:29:47 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:mult_gen_v12_0_15)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.mult_gen_v12_0_15.mult_gen_v12_0_15.lin64.log'...
    > Generating report file '.cxl.vhdl.mult_gen_v12_0_15.mult_gen_v12_0_15.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 53.62 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/xbip_multadd_v3_0_14'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/xbip_multadd_v3_0_14'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap xbip_multadd_v3_0_14 /data11/home/marcuscw/Desktop/Lib/xbip_multadd_v3_0_14'...
      output file: '/data11/home/marcuscw/Desktop/Lib/xbip_multadd_v3_0_14/.cxl.vhdl.xbip_multadd_v3_0_14.xbip_multadd_v3_0_14.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap xbip_multadd_v3_0_14 /data11/home/marcuscw/Desktop/Lib/xbip_multadd_v3_0_14'
      return code: '0'

Compiling vhdl library 'xbip_multadd_v3_0_14'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work xbip_multadd_v3_0_14 -f /data11/home/marcuscw/Desktop/Lib/xbip_multadd_v3_0_14/.cxl.vhdl.xbip_multadd_v3_0_14.xbip_multadd_v3_0_14.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/xbip_multadd_v3_0_14/.cxl.vhdl.xbip_multadd_v3_0_14.xbip_multadd_v3_0_14.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work xbip_multadd_v3_0_14 -f /data11/home/marcuscw/Desktop/Lib/xbip_multadd_v3_0_14/.cxl.vhdl.xbip_multadd_v3_0_14.xbip_multadd_v3_0_14.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:xbip_multadd_v3_0_14)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap xbip_multadd_v3_0_14 /data11/home/marcuscw/Desktop/Lib/xbip_multadd_v3_0_14 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:29:47 on Mar 11,2020
vcom -64 -93 -work xbip_multadd_v3_0_14 -f /data11/home/marcuscw/Desktop/Lib/xbip_multadd_v3_0_14/.cxl.vhdl.xbip_multadd_v3_0_14.xbip_multadd_v3_0_14.lin64.cmf 
-- Loading package STANDARD
End time: 15:29:49 on Mar 11,2020, Elapsed time: 0:00:02
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:xbip_multadd_v3_0_14)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.xbip_multadd_v3_0_14.xbip_multadd_v3_0_14.lin64.log'...
    > Generating report file '.cxl.vhdl.xbip_multadd_v3_0_14.xbip_multadd_v3_0_14.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 53.85 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/tsn_temac_v1_0_4'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/tsn_temac_v1_0_4'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap tsn_temac_v1_0_4 /data11/home/marcuscw/Desktop/Lib/tsn_temac_v1_0_4'...
      output file: '/data11/home/marcuscw/Desktop/Lib/tsn_temac_v1_0_4/.cxl.vhdl.tsn_temac_v1_0_4.tsn_temac_v1_0_4.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap tsn_temac_v1_0_4 /data11/home/marcuscw/Desktop/Lib/tsn_temac_v1_0_4'
      return code: '0'

Compiling vhdl library 'tsn_temac_v1_0_4'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work tsn_temac_v1_0_4 -f /data11/home/marcuscw/Desktop/Lib/tsn_temac_v1_0_4/.cxl.vhdl.tsn_temac_v1_0_4.tsn_temac_v1_0_4.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/tsn_temac_v1_0_4/.cxl.vhdl.tsn_temac_v1_0_4.tsn_temac_v1_0_4.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work tsn_temac_v1_0_4 -f /data11/home/marcuscw/Desktop/Lib/tsn_temac_v1_0_4/.cxl.vhdl.tsn_temac_v1_0_4.tsn_temac_v1_0_4.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:tsn_temac_v1_0_4)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap tsn_temac_v1_0_4 /data11/home/marcuscw/Desktop/Lib/tsn_temac_v1_0_4 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:29:49 on Mar 11,2020
vcom -64 -93 -work tsn_temac_v1_0_4 -f /data11/home/marcuscw/Desktop/Lib/tsn_temac_v1_0_4/.cxl.vhdl.tsn_temac_v1_0_4.tsn_temac_v1_0_4.lin64.cmf 
-- Loading package STANDARD
End time: 15:29:51 on Mar 11,2020, Elapsed time: 0:00:02
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:tsn_temac_v1_0_4)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.tsn_temac_v1_0_4.tsn_temac_v1_0_4.lin64.log'...
    > Generating report file '.cxl.vhdl.tsn_temac_v1_0_4.tsn_temac_v1_0_4.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 54.07 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/tsn_temac_v1_0_4'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/tsn_temac_v1_0_4'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap tsn_temac_v1_0_4 /data11/home/marcuscw/Desktop/Lib/tsn_temac_v1_0_4'...
      output file: '/data11/home/marcuscw/Desktop/Lib/tsn_temac_v1_0_4/.cxl.verilog.tsn_temac_v1_0_4.tsn_temac_v1_0_4.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap tsn_temac_v1_0_4 /data11/home/marcuscw/Desktop/Lib/tsn_temac_v1_0_4'
      return code: '0'

Compiling verilog library 'tsn_temac_v1_0_4'...
    > Warning: No source files found to compile library 'tsn_temac_v1_0_4(verilog)'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 -L tsn_temac_v1_0_4 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -sv -svinputport=relaxed -work tsn_temac_v1_0_4 -f /data11/home/marcuscw/Desktop/Lib/tsn_temac_v1_0_4/.cxl.systemverilog.tsn_temac_v1_0_4.tsn_temac_v1_0_4.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/tsn_temac_v1_0_4/.cxl.verilog.tsn_temac_v1_0_4.tsn_temac_v1_0_4.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 -L tsn_temac_v1_0_4 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -sv -svinputport=relaxed -work tsn_temac_v1_0_4 -f /data11/home/marcuscw/Desktop/Lib/tsn_temac_v1_0_4/.cxl.systemverilog.tsn_temac_v1_0_4.tsn_temac_v1_0_4.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:tsn_temac_v1_0_4)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap tsn_temac_v1_0_4 /data11/home/marcuscw/Desktop/Lib/tsn_temac_v1_0_4 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:29:51 on Mar 11,2020
vlog -64 -L tsn_temac_v1_0_4 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -sv -svinputport=relaxed -work tsn_temac_v1_0_4 -f /data11/home/marcuscw/Desktop/Lib/tsn_temac_v1_0_4/.cxl.systemverilog.tsn_temac_v1_0_4.tsn_temac_v1_0_4.lin64.cmf 

Top level modules:
End time: 15:29:52 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:tsn_temac_v1_0_4)
==============================================================================

    > Searching for warnings in '.cxl.verilog.tsn_temac_v1_0_4.tsn_temac_v1_0_4.lin64.log'...
    > Generating report file '.cxl.verilog.tsn_temac_v1_0_4.tsn_temac_v1_0_4.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 54.30 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/c_reg_fd_v12_0_6'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/c_reg_fd_v12_0_6'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap c_reg_fd_v12_0_6 /data11/home/marcuscw/Desktop/Lib/c_reg_fd_v12_0_6'...
      output file: '/data11/home/marcuscw/Desktop/Lib/c_reg_fd_v12_0_6/.cxl.vhdl.c_reg_fd_v12_0_6.c_reg_fd_v12_0_6.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap c_reg_fd_v12_0_6 /data11/home/marcuscw/Desktop/Lib/c_reg_fd_v12_0_6'
      return code: '0'

Compiling vhdl library 'c_reg_fd_v12_0_6'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work c_reg_fd_v12_0_6 -f /data11/home/marcuscw/Desktop/Lib/c_reg_fd_v12_0_6/.cxl.vhdl.c_reg_fd_v12_0_6.c_reg_fd_v12_0_6.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/c_reg_fd_v12_0_6/.cxl.vhdl.c_reg_fd_v12_0_6.c_reg_fd_v12_0_6.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work c_reg_fd_v12_0_6 -f /data11/home/marcuscw/Desktop/Lib/c_reg_fd_v12_0_6/.cxl.vhdl.c_reg_fd_v12_0_6.c_reg_fd_v12_0_6.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:c_reg_fd_v12_0_6)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap c_reg_fd_v12_0_6 /data11/home/marcuscw/Desktop/Lib/c_reg_fd_v12_0_6 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:29:53 on Mar 11,2020
vcom -64 -93 -work c_reg_fd_v12_0_6 -f /data11/home/marcuscw/Desktop/Lib/c_reg_fd_v12_0_6/.cxl.vhdl.c_reg_fd_v12_0_6.c_reg_fd_v12_0_6.lin64.cmf 
-- Loading package STANDARD
End time: 15:29:53 on Mar 11,2020, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:c_reg_fd_v12_0_6)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.c_reg_fd_v12_0_6.c_reg_fd_v12_0_6.lin64.log'...
    > Generating report file '.cxl.vhdl.c_reg_fd_v12_0_6.c_reg_fd_v12_0_6.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 54.52 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/c_gate_bit_v12_0_6'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/c_gate_bit_v12_0_6'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap c_gate_bit_v12_0_6 /data11/home/marcuscw/Desktop/Lib/c_gate_bit_v12_0_6'...
      output file: '/data11/home/marcuscw/Desktop/Lib/c_gate_bit_v12_0_6/.cxl.vhdl.c_gate_bit_v12_0_6.c_gate_bit_v12_0_6.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap c_gate_bit_v12_0_6 /data11/home/marcuscw/Desktop/Lib/c_gate_bit_v12_0_6'
      return code: '0'

Compiling vhdl library 'c_gate_bit_v12_0_6'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work c_gate_bit_v12_0_6 -f /data11/home/marcuscw/Desktop/Lib/c_gate_bit_v12_0_6/.cxl.vhdl.c_gate_bit_v12_0_6.c_gate_bit_v12_0_6.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/c_gate_bit_v12_0_6/.cxl.vhdl.c_gate_bit_v12_0_6.c_gate_bit_v12_0_6.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work c_gate_bit_v12_0_6 -f /data11/home/marcuscw/Desktop/Lib/c_gate_bit_v12_0_6/.cxl.vhdl.c_gate_bit_v12_0_6.c_gate_bit_v12_0_6.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:c_gate_bit_v12_0_6)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap c_gate_bit_v12_0_6 /data11/home/marcuscw/Desktop/Lib/c_gate_bit_v12_0_6 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:29:54 on Mar 11,2020
vcom -64 -93 -work c_gate_bit_v12_0_6 -f /data11/home/marcuscw/Desktop/Lib/c_gate_bit_v12_0_6/.cxl.vhdl.c_gate_bit_v12_0_6.c_gate_bit_v12_0_6.lin64.cmf 
-- Loading package STANDARD
End time: 15:29:55 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:c_gate_bit_v12_0_6)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.c_gate_bit_v12_0_6.c_gate_bit_v12_0_6.lin64.log'...
    > Generating report file '.cxl.vhdl.c_gate_bit_v12_0_6.c_gate_bit_v12_0_6.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 54.75 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/tmr_comparator_v1_0_2'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/tmr_comparator_v1_0_2'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap tmr_comparator_v1_0_2 /data11/home/marcuscw/Desktop/Lib/tmr_comparator_v1_0_2'...
      output file: '/data11/home/marcuscw/Desktop/Lib/tmr_comparator_v1_0_2/.cxl.vhdl.tmr_comparator_v1_0_2.tmr_comparator_v1_0_2.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap tmr_comparator_v1_0_2 /data11/home/marcuscw/Desktop/Lib/tmr_comparator_v1_0_2'
      return code: '0'

Compiling vhdl library 'tmr_comparator_v1_0_2'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work tmr_comparator_v1_0_2 -f /data11/home/marcuscw/Desktop/Lib/tmr_comparator_v1_0_2/.cxl.vhdl.tmr_comparator_v1_0_2.tmr_comparator_v1_0_2.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/tmr_comparator_v1_0_2/.cxl.vhdl.tmr_comparator_v1_0_2.tmr_comparator_v1_0_2.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work tmr_comparator_v1_0_2 -f /data11/home/marcuscw/Desktop/Lib/tmr_comparator_v1_0_2/.cxl.vhdl.tmr_comparator_v1_0_2.tmr_comparator_v1_0_2.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:tmr_comparator_v1_0_2)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap tmr_comparator_v1_0_2 /data11/home/marcuscw/Desktop/Lib/tmr_comparator_v1_0_2 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:29:55 on Mar 11,2020
vcom -64 -93 -work tmr_comparator_v1_0_2 -f /data11/home/marcuscw/Desktop/Lib/tmr_comparator_v1_0_2/.cxl.vhdl.tmr_comparator_v1_0_2.tmr_comparator_v1_0_2.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity Comparator
-- Compiling architecture IMP of Comparator
-- Compiling entity lmb_comparator
-- Compiling architecture imp of lmb_comparator
-- Loading entity Comparator
-- Compiling entity s_lmb_comparator
-- Compiling architecture imp of s_lmb_comparator
-- Compiling entity bram_comparator
-- Compiling architecture imp of bram_comparator
-- Compiling entity axi_comparator
-- Compiling architecture imp of axi_comparator
-- Compiling entity s_axi_comparator
-- Compiling architecture imp of s_axi_comparator
-- Compiling entity s_axis_comparator
-- Compiling architecture imp of s_axis_comparator
-- Compiling entity m_axis_comparator
-- Compiling architecture imp of m_axis_comparator
-- Compiling entity trace_comparator
-- Compiling architecture imp of trace_comparator
-- Compiling entity interrupt_comparator
-- Compiling architecture imp of interrupt_comparator
-- Compiling entity tmr_test
-- Compiling architecture imp of tmr_test
-- Compiling entity tmr_comparator
-- Compiling architecture imp of tmr_comparator
-- Loading entity Voter
-- Loading entity lmb_comparator
-- Loading entity lmb_voter
-- Loading entity s_lmb_comparator
-- Loading entity s_lmb_voter
-- Loading entity bram_comparator
-- Loading entity bram_voter
-- Loading entity axi_comparator
-- Loading entity axi_voter
-- Loading entity s_axi_comparator
-- Loading entity s_axi_voter
-- Loading entity m_axis_comparator
-- Loading entity m_axis_voter
-- Loading entity s_axis_comparator
-- Loading entity s_axis_voter
-- Loading entity trace_comparator
-- Loading entity trace_voter
-- Loading entity interrupt_comparator
-- Loading entity interrupt_voter
-- Loading entity tmr_test
End time: 15:29:56 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:tmr_comparator_v1_0_2)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.tmr_comparator_v1_0_2.tmr_comparator_v1_0_2.lin64.log'...
    > Generating report file '.cxl.vhdl.tmr_comparator_v1_0_2.tmr_comparator_v1_0_2.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 54.98 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/axis_register_slice_v1_1_19'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/axis_register_slice_v1_1_19'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap axis_register_slice_v1_1_19 /data11/home/marcuscw/Desktop/Lib/axis_register_slice_v1_1_19'...
      output file: '/data11/home/marcuscw/Desktop/Lib/axis_register_slice_v1_1_19/.cxl.verilog.axis_register_slice_v1_1_19.axis_register_slice_v1_1_19.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap axis_register_slice_v1_1_19 /data11/home/marcuscw/Desktop/Lib/axis_register_slice_v1_1_19'
      return code: '0'

Compiling verilog library 'axis_register_slice_v1_1_19'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work axis_register_slice_v1_1_19 -f /data11/home/marcuscw/Desktop/Lib/axis_register_slice_v1_1_19/.cxl.verilog.axis_register_slice_v1_1_19.axis_register_slice_v1_1_19.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/axis_register_slice_v1_1_19/.cxl.verilog.axis_register_slice_v1_1_19.axis_register_slice_v1_1_19.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work axis_register_slice_v1_1_19 -f /data11/home/marcuscw/Desktop/Lib/axis_register_slice_v1_1_19/.cxl.verilog.axis_register_slice_v1_1_19.axis_register_slice_v1_1_19.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:axis_register_slice_v1_1_19)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap axis_register_slice_v1_1_19 /data11/home/marcuscw/Desktop/Lib/axis_register_slice_v1_1_19 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:29:57 on Mar 11,2020
vlog -64 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -work axis_register_slice_v1_1_19 -f /data11/home/marcuscw/Desktop/Lib/axis_register_slice_v1_1_19/.cxl.verilog.axis_register_slice_v1_1_19.axis_register_slice_v1_1_19.lin64.cmf 
-- Compiling module axis_register_slice_v1_1_19_tdm_sample
-- Compiling module axis_register_slice_v1_1_19_multi_slr
-- Compiling module axis_register_slice_v1_1_19_middle_region_slr
-- Compiling module axis_register_slice_v1_1_19_source_region_slr
-- Compiling module axis_register_slice_v1_1_19_dest_region_slr
-- Compiling module axis_register_slice_v1_1_19_single_slr
-- Compiling module axis_register_slice_v1_1_19_axic_reg_srl_fifo
-- Compiling module axis_register_slice_v1_1_19_srl_rtl
-- Compiling module axis_register_slice_v1_1_19_auto_slr
-- Compiling module axis_register_slice_v1_1_19_auto_src
-- Compiling module axis_register_slice_v1_1_19_auto_dest
-- Compiling module axis_register_slice_v1_1_19_axisc_register_slice
-- Compiling module axis_register_slice_v1_1_19_axis_register_slice

Top level modules:
	axis_register_slice_v1_1_19_axis_register_slice
End time: 15:29:57 on Mar 11,2020, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:axis_register_slice_v1_1_19)
==============================================================================

    > Searching for warnings in '.cxl.verilog.axis_register_slice_v1_1_19.axis_register_slice_v1_1_19.lin64.log'...
    > Generating report file '.cxl.verilog.axis_register_slice_v1_1_19.axis_register_slice_v1_1_19.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 55.20 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/c_mux_bit_v12_0_6'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/c_mux_bit_v12_0_6'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap c_mux_bit_v12_0_6 /data11/home/marcuscw/Desktop/Lib/c_mux_bit_v12_0_6'...
      output file: '/data11/home/marcuscw/Desktop/Lib/c_mux_bit_v12_0_6/.cxl.vhdl.c_mux_bit_v12_0_6.c_mux_bit_v12_0_6.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap c_mux_bit_v12_0_6 /data11/home/marcuscw/Desktop/Lib/c_mux_bit_v12_0_6'
      return code: '0'

Compiling vhdl library 'c_mux_bit_v12_0_6'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work c_mux_bit_v12_0_6 -f /data11/home/marcuscw/Desktop/Lib/c_mux_bit_v12_0_6/.cxl.vhdl.c_mux_bit_v12_0_6.c_mux_bit_v12_0_6.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/c_mux_bit_v12_0_6/.cxl.vhdl.c_mux_bit_v12_0_6.c_mux_bit_v12_0_6.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work c_mux_bit_v12_0_6 -f /data11/home/marcuscw/Desktop/Lib/c_mux_bit_v12_0_6/.cxl.vhdl.c_mux_bit_v12_0_6.c_mux_bit_v12_0_6.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:c_mux_bit_v12_0_6)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap c_mux_bit_v12_0_6 /data11/home/marcuscw/Desktop/Lib/c_mux_bit_v12_0_6 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:29:58 on Mar 11,2020
vcom -64 -93 -work c_mux_bit_v12_0_6 -f /data11/home/marcuscw/Desktop/Lib/c_mux_bit_v12_0_6/.cxl.vhdl.c_mux_bit_v12_0_6.c_mux_bit_v12_0_6.lin64.cmf 
-- Loading package STANDARD
End time: 15:29:59 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:c_mux_bit_v12_0_6)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.c_mux_bit_v12_0_6.c_mux_bit_v12_0_6.lin64.log'...
    > Generating report file '.cxl.vhdl.c_mux_bit_v12_0_6.c_mux_bit_v12_0_6.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 55.43 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/c_shift_ram_v12_0_13'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/c_shift_ram_v12_0_13'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap c_shift_ram_v12_0_13 /data11/home/marcuscw/Desktop/Lib/c_shift_ram_v12_0_13'...
      output file: '/data11/home/marcuscw/Desktop/Lib/c_shift_ram_v12_0_13/.cxl.vhdl.c_shift_ram_v12_0_13.c_shift_ram_v12_0_13.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap c_shift_ram_v12_0_13 /data11/home/marcuscw/Desktop/Lib/c_shift_ram_v12_0_13'
      return code: '0'

Compiling vhdl library 'c_shift_ram_v12_0_13'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work c_shift_ram_v12_0_13 -f /data11/home/marcuscw/Desktop/Lib/c_shift_ram_v12_0_13/.cxl.vhdl.c_shift_ram_v12_0_13.c_shift_ram_v12_0_13.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/c_shift_ram_v12_0_13/.cxl.vhdl.c_shift_ram_v12_0_13.c_shift_ram_v12_0_13.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work c_shift_ram_v12_0_13 -f /data11/home/marcuscw/Desktop/Lib/c_shift_ram_v12_0_13/.cxl.vhdl.c_shift_ram_v12_0_13.c_shift_ram_v12_0_13.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:c_shift_ram_v12_0_13)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap c_shift_ram_v12_0_13 /data11/home/marcuscw/Desktop/Lib/c_shift_ram_v12_0_13 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:29:59 on Mar 11,2020
vcom -64 -93 -work c_shift_ram_v12_0_13 -f /data11/home/marcuscw/Desktop/Lib/c_shift_ram_v12_0_13/.cxl.vhdl.c_shift_ram_v12_0_13.c_shift_ram_v12_0_13.lin64.cmf 
-- Loading package STANDARD
End time: 15:30:00 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:c_shift_ram_v12_0_13)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.c_shift_ram_v12_0_13.c_shift_ram_v12_0_13.lin64.log'...
    > Generating report file '.cxl.vhdl.c_shift_ram_v12_0_13.c_shift_ram_v12_0_13.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 55.66 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/xbip_counter_v3_0_6'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/xbip_counter_v3_0_6'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap xbip_counter_v3_0_6 /data11/home/marcuscw/Desktop/Lib/xbip_counter_v3_0_6'...
      output file: '/data11/home/marcuscw/Desktop/Lib/xbip_counter_v3_0_6/.cxl.vhdl.xbip_counter_v3_0_6.xbip_counter_v3_0_6.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap xbip_counter_v3_0_6 /data11/home/marcuscw/Desktop/Lib/xbip_counter_v3_0_6'
      return code: '0'

Compiling vhdl library 'xbip_counter_v3_0_6'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work xbip_counter_v3_0_6 -f /data11/home/marcuscw/Desktop/Lib/xbip_counter_v3_0_6/.cxl.vhdl.xbip_counter_v3_0_6.xbip_counter_v3_0_6.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/xbip_counter_v3_0_6/.cxl.vhdl.xbip_counter_v3_0_6.xbip_counter_v3_0_6.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work xbip_counter_v3_0_6 -f /data11/home/marcuscw/Desktop/Lib/xbip_counter_v3_0_6/.cxl.vhdl.xbip_counter_v3_0_6.xbip_counter_v3_0_6.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:xbip_counter_v3_0_6)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap xbip_counter_v3_0_6 /data11/home/marcuscw/Desktop/Lib/xbip_counter_v3_0_6 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:30:01 on Mar 11,2020
vcom -64 -93 -work xbip_counter_v3_0_6 -f /data11/home/marcuscw/Desktop/Lib/xbip_counter_v3_0_6/.cxl.vhdl.xbip_counter_v3_0_6.xbip_counter_v3_0_6.lin64.cmf 
-- Loading package STANDARD
End time: 15:30:02 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:xbip_counter_v3_0_6)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.xbip_counter_v3_0_6.xbip_counter_v3_0_6.lin64.log'...
    > Generating report file '.cxl.vhdl.xbip_counter_v3_0_6.xbip_counter_v3_0_6.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 55.88 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/xbip_addsub_v3_0_6'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/xbip_addsub_v3_0_6'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap xbip_addsub_v3_0_6 /data11/home/marcuscw/Desktop/Lib/xbip_addsub_v3_0_6'...
      output file: '/data11/home/marcuscw/Desktop/Lib/xbip_addsub_v3_0_6/.cxl.vhdl.xbip_addsub_v3_0_6.xbip_addsub_v3_0_6.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap xbip_addsub_v3_0_6 /data11/home/marcuscw/Desktop/Lib/xbip_addsub_v3_0_6'
      return code: '0'

Compiling vhdl library 'xbip_addsub_v3_0_6'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work xbip_addsub_v3_0_6 -f /data11/home/marcuscw/Desktop/Lib/xbip_addsub_v3_0_6/.cxl.vhdl.xbip_addsub_v3_0_6.xbip_addsub_v3_0_6.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/xbip_addsub_v3_0_6/.cxl.vhdl.xbip_addsub_v3_0_6.xbip_addsub_v3_0_6.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work xbip_addsub_v3_0_6 -f /data11/home/marcuscw/Desktop/Lib/xbip_addsub_v3_0_6/.cxl.vhdl.xbip_addsub_v3_0_6.xbip_addsub_v3_0_6.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:xbip_addsub_v3_0_6)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap xbip_addsub_v3_0_6 /data11/home/marcuscw/Desktop/Lib/xbip_addsub_v3_0_6 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:30:02 on Mar 11,2020
vcom -64 -93 -work xbip_addsub_v3_0_6 -f /data11/home/marcuscw/Desktop/Lib/xbip_addsub_v3_0_6/.cxl.vhdl.xbip_addsub_v3_0_6.xbip_addsub_v3_0_6.lin64.cmf 
-- Loading package STANDARD
End time: 15:30:03 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:xbip_addsub_v3_0_6)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.xbip_addsub_v3_0_6.xbip_addsub_v3_0_6.lin64.log'...
    > Generating report file '.cxl.vhdl.xbip_addsub_v3_0_6.xbip_addsub_v3_0_6.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 56.11 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/c_addsub_v12_0_13'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/c_addsub_v12_0_13'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap c_addsub_v12_0_13 /data11/home/marcuscw/Desktop/Lib/c_addsub_v12_0_13'...
      output file: '/data11/home/marcuscw/Desktop/Lib/c_addsub_v12_0_13/.cxl.vhdl.c_addsub_v12_0_13.c_addsub_v12_0_13.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap c_addsub_v12_0_13 /data11/home/marcuscw/Desktop/Lib/c_addsub_v12_0_13'
      return code: '0'

Compiling vhdl library 'c_addsub_v12_0_13'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work c_addsub_v12_0_13 -f /data11/home/marcuscw/Desktop/Lib/c_addsub_v12_0_13/.cxl.vhdl.c_addsub_v12_0_13.c_addsub_v12_0_13.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/c_addsub_v12_0_13/.cxl.vhdl.c_addsub_v12_0_13.c_addsub_v12_0_13.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work c_addsub_v12_0_13 -f /data11/home/marcuscw/Desktop/Lib/c_addsub_v12_0_13/.cxl.vhdl.c_addsub_v12_0_13.c_addsub_v12_0_13.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:c_addsub_v12_0_13)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap c_addsub_v12_0_13 /data11/home/marcuscw/Desktop/Lib/c_addsub_v12_0_13 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:30:03 on Mar 11,2020
vcom -64 -93 -work c_addsub_v12_0_13 -f /data11/home/marcuscw/Desktop/Lib/c_addsub_v12_0_13/.cxl.vhdl.c_addsub_v12_0_13.c_addsub_v12_0_13.lin64.cmf 
-- Loading package STANDARD
End time: 15:30:04 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:c_addsub_v12_0_13)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.c_addsub_v12_0_13.c_addsub_v12_0_13.lin64.log'...
    > Generating report file '.cxl.vhdl.c_addsub_v12_0_13.c_addsub_v12_0_13.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 56.33 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/c_counter_binary_v12_0_13'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/c_counter_binary_v12_0_13'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap c_counter_binary_v12_0_13 /data11/home/marcuscw/Desktop/Lib/c_counter_binary_v12_0_13'...
      output file: '/data11/home/marcuscw/Desktop/Lib/c_counter_binary_v12_0_13/.cxl.vhdl.c_counter_binary_v12_0_13.c_counter_binary_v12_0_13.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap c_counter_binary_v12_0_13 /data11/home/marcuscw/Desktop/Lib/c_counter_binary_v12_0_13'
      return code: '0'

Compiling vhdl library 'c_counter_binary_v12_0_13'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work c_counter_binary_v12_0_13 -f /data11/home/marcuscw/Desktop/Lib/c_counter_binary_v12_0_13/.cxl.vhdl.c_counter_binary_v12_0_13.c_counter_binary_v12_0_13.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/c_counter_binary_v12_0_13/.cxl.vhdl.c_counter_binary_v12_0_13.c_counter_binary_v12_0_13.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work c_counter_binary_v12_0_13 -f /data11/home/marcuscw/Desktop/Lib/c_counter_binary_v12_0_13/.cxl.vhdl.c_counter_binary_v12_0_13.c_counter_binary_v12_0_13.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:c_counter_binary_v12_0_13)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap c_counter_binary_v12_0_13 /data11/home/marcuscw/Desktop/Lib/c_counter_binary_v12_0_13 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:30:05 on Mar 11,2020
vcom -64 -93 -work c_counter_binary_v12_0_13 -f /data11/home/marcuscw/Desktop/Lib/c_counter_binary_v12_0_13/.cxl.vhdl.c_counter_binary_v12_0_13.c_counter_binary_v12_0_13.lin64.cmf 
-- Loading package STANDARD
End time: 15:30:06 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:c_counter_binary_v12_0_13)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.c_counter_binary_v12_0_13.c_counter_binary_v12_0_13.lin64.log'...
    > Generating report file '.cxl.vhdl.c_counter_binary_v12_0_13.c_counter_binary_v12_0_13.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 56.56 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/c_compare_v12_0_6'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/c_compare_v12_0_6'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap c_compare_v12_0_6 /data11/home/marcuscw/Desktop/Lib/c_compare_v12_0_6'...
      output file: '/data11/home/marcuscw/Desktop/Lib/c_compare_v12_0_6/.cxl.vhdl.c_compare_v12_0_6.c_compare_v12_0_6.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap c_compare_v12_0_6 /data11/home/marcuscw/Desktop/Lib/c_compare_v12_0_6'
      return code: '0'

Compiling vhdl library 'c_compare_v12_0_6'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work c_compare_v12_0_6 -f /data11/home/marcuscw/Desktop/Lib/c_compare_v12_0_6/.cxl.vhdl.c_compare_v12_0_6.c_compare_v12_0_6.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/c_compare_v12_0_6/.cxl.vhdl.c_compare_v12_0_6.c_compare_v12_0_6.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work c_compare_v12_0_6 -f /data11/home/marcuscw/Desktop/Lib/c_compare_v12_0_6/.cxl.vhdl.c_compare_v12_0_6.c_compare_v12_0_6.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:c_compare_v12_0_6)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap c_compare_v12_0_6 /data11/home/marcuscw/Desktop/Lib/c_compare_v12_0_6 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:30:06 on Mar 11,2020
vcom -64 -93 -work c_compare_v12_0_6 -f /data11/home/marcuscw/Desktop/Lib/c_compare_v12_0_6/.cxl.vhdl.c_compare_v12_0_6.c_compare_v12_0_6.lin64.cmf 
-- Loading package STANDARD
End time: 15:30:08 on Mar 11,2020, Elapsed time: 0:00:02
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:c_compare_v12_0_6)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.c_compare_v12_0_6.c_compare_v12_0_6.lin64.log'...
    > Generating report file '.cxl.vhdl.c_compare_v12_0_6.c_compare_v12_0_6.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 56.79 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/c_mux_bus_v12_0_6'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/c_mux_bus_v12_0_6'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap c_mux_bus_v12_0_6 /data11/home/marcuscw/Desktop/Lib/c_mux_bus_v12_0_6'...
      output file: '/data11/home/marcuscw/Desktop/Lib/c_mux_bus_v12_0_6/.cxl.vhdl.c_mux_bus_v12_0_6.c_mux_bus_v12_0_6.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap c_mux_bus_v12_0_6 /data11/home/marcuscw/Desktop/Lib/c_mux_bus_v12_0_6'
      return code: '0'

Compiling vhdl library 'c_mux_bus_v12_0_6'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work c_mux_bus_v12_0_6 -f /data11/home/marcuscw/Desktop/Lib/c_mux_bus_v12_0_6/.cxl.vhdl.c_mux_bus_v12_0_6.c_mux_bus_v12_0_6.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/c_mux_bus_v12_0_6/.cxl.vhdl.c_mux_bus_v12_0_6.c_mux_bus_v12_0_6.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work c_mux_bus_v12_0_6 -f /data11/home/marcuscw/Desktop/Lib/c_mux_bus_v12_0_6/.cxl.vhdl.c_mux_bus_v12_0_6.c_mux_bus_v12_0_6.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:c_mux_bus_v12_0_6)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap c_mux_bus_v12_0_6 /data11/home/marcuscw/Desktop/Lib/c_mux_bus_v12_0_6 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:30:08 on Mar 11,2020
vcom -64 -93 -work c_mux_bus_v12_0_6 -f /data11/home/marcuscw/Desktop/Lib/c_mux_bus_v12_0_6/.cxl.vhdl.c_mux_bus_v12_0_6.c_mux_bus_v12_0_6.lin64.cmf 
-- Loading package STANDARD
End time: 15:30:09 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:c_mux_bus_v12_0_6)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.c_mux_bus_v12_0_6.c_mux_bus_v12_0_6.lin64.log'...
    > Generating report file '.cxl.vhdl.c_mux_bus_v12_0_6.c_mux_bus_v12_0_6.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 57.01 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/axi_utils_v2_0_6'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/axi_utils_v2_0_6'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap axi_utils_v2_0_6 /data11/home/marcuscw/Desktop/Lib/axi_utils_v2_0_6'...
      output file: '/data11/home/marcuscw/Desktop/Lib/axi_utils_v2_0_6/.cxl.vhdl.axi_utils_v2_0_6.axi_utils_v2_0_6.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap axi_utils_v2_0_6 /data11/home/marcuscw/Desktop/Lib/axi_utils_v2_0_6'
      return code: '0'

Compiling vhdl library 'axi_utils_v2_0_6'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work axi_utils_v2_0_6 -f /data11/home/marcuscw/Desktop/Lib/axi_utils_v2_0_6/.cxl.vhdl.axi_utils_v2_0_6.axi_utils_v2_0_6.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/axi_utils_v2_0_6/.cxl.vhdl.axi_utils_v2_0_6.axi_utils_v2_0_6.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work axi_utils_v2_0_6 -f /data11/home/marcuscw/Desktop/Lib/axi_utils_v2_0_6/.cxl.vhdl.axi_utils_v2_0_6.axi_utils_v2_0_6.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:axi_utils_v2_0_6)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap axi_utils_v2_0_6 /data11/home/marcuscw/Desktop/Lib/axi_utils_v2_0_6 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:30:10 on Mar 11,2020
vcom -64 -93 -work axi_utils_v2_0_6 -f /data11/home/marcuscw/Desktop/Lib/axi_utils_v2_0_6/.cxl.vhdl.axi_utils_v2_0_6.axi_utils_v2_0_6.lin64.cmf 
-- Loading package STANDARD
End time: 15:30:11 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:axi_utils_v2_0_6)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.axi_utils_v2_0_6.axi_utils_v2_0_6.lin64.log'...
    > Generating report file '.cxl.vhdl.axi_utils_v2_0_6.axi_utils_v2_0_6.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 57.24 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/rs_toolbox_v9_0_7'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/rs_toolbox_v9_0_7'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap rs_toolbox_v9_0_7 /data11/home/marcuscw/Desktop/Lib/rs_toolbox_v9_0_7'...
      output file: '/data11/home/marcuscw/Desktop/Lib/rs_toolbox_v9_0_7/.cxl.vhdl.rs_toolbox_v9_0_7.rs_toolbox_v9_0_7.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap rs_toolbox_v9_0_7 /data11/home/marcuscw/Desktop/Lib/rs_toolbox_v9_0_7'
      return code: '0'

Compiling vhdl library 'rs_toolbox_v9_0_7'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work rs_toolbox_v9_0_7 -f /data11/home/marcuscw/Desktop/Lib/rs_toolbox_v9_0_7/.cxl.vhdl.rs_toolbox_v9_0_7.rs_toolbox_v9_0_7.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/rs_toolbox_v9_0_7/.cxl.vhdl.rs_toolbox_v9_0_7.rs_toolbox_v9_0_7.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work rs_toolbox_v9_0_7 -f /data11/home/marcuscw/Desktop/Lib/rs_toolbox_v9_0_7/.cxl.vhdl.rs_toolbox_v9_0_7.rs_toolbox_v9_0_7.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:rs_toolbox_v9_0_7)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap rs_toolbox_v9_0_7 /data11/home/marcuscw/Desktop/Lib/rs_toolbox_v9_0_7 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:30:11 on Mar 11,2020
vcom -64 -93 -work rs_toolbox_v9_0_7 -f /data11/home/marcuscw/Desktop/Lib/rs_toolbox_v9_0_7/.cxl.vhdl.rs_toolbox_v9_0_7.rs_toolbox_v9_0_7.lin64.cmf 
-- Loading package STANDARD
End time: 15:30:13 on Mar 11,2020, Elapsed time: 0:00:02
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:rs_toolbox_v9_0_7)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.rs_toolbox_v9_0_7.rs_toolbox_v9_0_7.lin64.log'...
    > Generating report file '.cxl.vhdl.rs_toolbox_v9_0_7.rs_toolbox_v9_0_7.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 57.47 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/rs_decoder_v9_0_16'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/rs_decoder_v9_0_16'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap rs_decoder_v9_0_16 /data11/home/marcuscw/Desktop/Lib/rs_decoder_v9_0_16'...
      output file: '/data11/home/marcuscw/Desktop/Lib/rs_decoder_v9_0_16/.cxl.vhdl.rs_decoder_v9_0_16.rs_decoder_v9_0_16.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap rs_decoder_v9_0_16 /data11/home/marcuscw/Desktop/Lib/rs_decoder_v9_0_16'
      return code: '0'

Compiling vhdl library 'rs_decoder_v9_0_16'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work rs_decoder_v9_0_16 -f /data11/home/marcuscw/Desktop/Lib/rs_decoder_v9_0_16/.cxl.vhdl.rs_decoder_v9_0_16.rs_decoder_v9_0_16.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/rs_decoder_v9_0_16/.cxl.vhdl.rs_decoder_v9_0_16.rs_decoder_v9_0_16.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work rs_decoder_v9_0_16 -f /data11/home/marcuscw/Desktop/Lib/rs_decoder_v9_0_16/.cxl.vhdl.rs_decoder_v9_0_16.rs_decoder_v9_0_16.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:rs_decoder_v9_0_16)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap rs_decoder_v9_0_16 /data11/home/marcuscw/Desktop/Lib/rs_decoder_v9_0_16 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:30:13 on Mar 11,2020
vcom -64 -93 -work rs_decoder_v9_0_16 -f /data11/home/marcuscw/Desktop/Lib/rs_decoder_v9_0_16/.cxl.vhdl.rs_decoder_v9_0_16.rs_decoder_v9_0_16.lin64.cmf 
-- Loading package STANDARD
End time: 15:30:14 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:rs_decoder_v9_0_16)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.rs_decoder_v9_0_16.rs_decoder_v9_0_16.lin64.log'...
    > Generating report file '.cxl.vhdl.rs_decoder_v9_0_16.rs_decoder_v9_0_16.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 57.69 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/tri_mode_ethernet_mac_v9_0_14'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/tri_mode_ethernet_mac_v9_0_14'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap tri_mode_ethernet_mac_v9_0_14 /data11/home/marcuscw/Desktop/Lib/tri_mode_ethernet_mac_v9_0_14'...
      output file: '/data11/home/marcuscw/Desktop/Lib/tri_mode_ethernet_mac_v9_0_14/.cxl.vhdl.tri_mode_ethernet_mac_v9_0_14.tri_mode_ethernet_mac_v9_0_14.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap tri_mode_ethernet_mac_v9_0_14 /data11/home/marcuscw/Desktop/Lib/tri_mode_ethernet_mac_v9_0_14'
      return code: '0'

Compiling vhdl library 'tri_mode_ethernet_mac_v9_0_14'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work tri_mode_ethernet_mac_v9_0_14 -f /data11/home/marcuscw/Desktop/Lib/tri_mode_ethernet_mac_v9_0_14/.cxl.vhdl.tri_mode_ethernet_mac_v9_0_14.tri_mode_ethernet_mac_v9_0_14.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/tri_mode_ethernet_mac_v9_0_14/.cxl.vhdl.tri_mode_ethernet_mac_v9_0_14.tri_mode_ethernet_mac_v9_0_14.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work tri_mode_ethernet_mac_v9_0_14 -f /data11/home/marcuscw/Desktop/Lib/tri_mode_ethernet_mac_v9_0_14/.cxl.vhdl.tri_mode_ethernet_mac_v9_0_14.tri_mode_ethernet_mac_v9_0_14.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:tri_mode_ethernet_mac_v9_0_14)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap tri_mode_ethernet_mac_v9_0_14 /data11/home/marcuscw/Desktop/Lib/tri_mode_ethernet_mac_v9_0_14 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:30:15 on Mar 11,2020
vcom -64 -93 -work tri_mode_ethernet_mac_v9_0_14 -f /data11/home/marcuscw/Desktop/Lib/tri_mode_ethernet_mac_v9_0_14/.cxl.vhdl.tri_mode_ethernet_mac_v9_0_14.tri_mode_ethernet_mac_v9_0_14.lin64.cmf 
-- Loading package STANDARD
End time: 15:30:16 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:tri_mode_ethernet_mac_v9_0_14)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.tri_mode_ethernet_mac_v9_0_14.tri_mode_ethernet_mac_v9_0_14.lin64.log'...
    > Generating report file '.cxl.vhdl.tri_mode_ethernet_mac_v9_0_14.tri_mode_ethernet_mac_v9_0_14.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 57.92 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/tri_mode_ethernet_mac_v9_0_14'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/tri_mode_ethernet_mac_v9_0_14'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap tri_mode_ethernet_mac_v9_0_14 /data11/home/marcuscw/Desktop/Lib/tri_mode_ethernet_mac_v9_0_14'...
      output file: '/data11/home/marcuscw/Desktop/Lib/tri_mode_ethernet_mac_v9_0_14/.cxl.verilog.tri_mode_ethernet_mac_v9_0_14.tri_mode_ethernet_mac_v9_0_14.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap tri_mode_ethernet_mac_v9_0_14 /data11/home/marcuscw/Desktop/Lib/tri_mode_ethernet_mac_v9_0_14'
      return code: '0'

Compiling verilog library 'tri_mode_ethernet_mac_v9_0_14'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work tri_mode_ethernet_mac_v9_0_14 -f /data11/home/marcuscw/Desktop/Lib/tri_mode_ethernet_mac_v9_0_14/.cxl.verilog.tri_mode_ethernet_mac_v9_0_14.tri_mode_ethernet_mac_v9_0_14.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/tri_mode_ethernet_mac_v9_0_14/.cxl.verilog.tri_mode_ethernet_mac_v9_0_14.tri_mode_ethernet_mac_v9_0_14.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work tri_mode_ethernet_mac_v9_0_14 -f /data11/home/marcuscw/Desktop/Lib/tri_mode_ethernet_mac_v9_0_14/.cxl.verilog.tri_mode_ethernet_mac_v9_0_14.tri_mode_ethernet_mac_v9_0_14.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:tri_mode_ethernet_mac_v9_0_14)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap tri_mode_ethernet_mac_v9_0_14 /data11/home/marcuscw/Desktop/Lib/tri_mode_ethernet_mac_v9_0_14 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:30:16 on Mar 11,2020
vlog -64 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -work tri_mode_ethernet_mac_v9_0_14 -f /data11/home/marcuscw/Desktop/Lib/tri_mode_ethernet_mac_v9_0_14/.cxl.verilog.tri_mode_ethernet_mac_v9_0_14.tri_mode_ethernet_mac_v9_0_14.lin64.cmf 

Top level modules:
End time: 15:30:17 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:tri_mode_ethernet_mac_v9_0_14)
==============================================================================

    > Searching for warnings in '.cxl.verilog.tri_mode_ethernet_mac_v9_0_14.tri_mode_ethernet_mac_v9_0_14.lin64.log'...
    > Generating report file '.cxl.verilog.tri_mode_ethernet_mac_v9_0_14.tri_mode_ethernet_mac_v9_0_14.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 58.14 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/lib_fifo_v1_0_13'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/lib_fifo_v1_0_13'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap lib_fifo_v1_0_13 /data11/home/marcuscw/Desktop/Lib/lib_fifo_v1_0_13'...
      output file: '/data11/home/marcuscw/Desktop/Lib/lib_fifo_v1_0_13/.cxl.vhdl.lib_fifo_v1_0_13.lib_fifo_v1_0_13.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap lib_fifo_v1_0_13 /data11/home/marcuscw/Desktop/Lib/lib_fifo_v1_0_13'
      return code: '0'

Compiling vhdl library 'lib_fifo_v1_0_13'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work lib_fifo_v1_0_13 -f /data11/home/marcuscw/Desktop/Lib/lib_fifo_v1_0_13/.cxl.vhdl.lib_fifo_v1_0_13.lib_fifo_v1_0_13.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/lib_fifo_v1_0_13/.cxl.vhdl.lib_fifo_v1_0_13.lib_fifo_v1_0_13.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work lib_fifo_v1_0_13 -f /data11/home/marcuscw/Desktop/Lib/lib_fifo_v1_0_13/.cxl.vhdl.lib_fifo_v1_0_13.lib_fifo_v1_0_13.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:lib_fifo_v1_0_13)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap lib_fifo_v1_0_13 /data11/home/marcuscw/Desktop/Lib/lib_fifo_v1_0_13 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:30:17 on Mar 11,2020
vcom -64 -93 -work lib_fifo_v1_0_13 -f /data11/home/marcuscw/Desktop/Lib/lib_fifo_v1_0_13/.cxl.vhdl.lib_fifo_v1_0_13.lib_fifo_v1_0_13.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package VCOMPONENTS
-- Compiling entity async_fifo_fg
-- Compiling architecture implementation of async_fifo_fg
-- Compiling entity sync_fifo_fg
-- Compiling architecture implementation of sync_fifo_fg
End time: 15:30:18 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:lib_fifo_v1_0_13)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.lib_fifo_v1_0_13.lib_fifo_v1_0_13.lin64.log'...
    > Generating report file '.cxl.vhdl.lib_fifo_v1_0_13.lib_fifo_v1_0_13.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 58.37 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/lib_srl_fifo_v1_0_2'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/lib_srl_fifo_v1_0_2'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap lib_srl_fifo_v1_0_2 /data11/home/marcuscw/Desktop/Lib/lib_srl_fifo_v1_0_2'...
      output file: '/data11/home/marcuscw/Desktop/Lib/lib_srl_fifo_v1_0_2/.cxl.vhdl.lib_srl_fifo_v1_0_2.lib_srl_fifo_v1_0_2.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap lib_srl_fifo_v1_0_2 /data11/home/marcuscw/Desktop/Lib/lib_srl_fifo_v1_0_2'
      return code: '0'

Compiling vhdl library 'lib_srl_fifo_v1_0_2'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work lib_srl_fifo_v1_0_2 -f /data11/home/marcuscw/Desktop/Lib/lib_srl_fifo_v1_0_2/.cxl.vhdl.lib_srl_fifo_v1_0_2.lib_srl_fifo_v1_0_2.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/lib_srl_fifo_v1_0_2/.cxl.vhdl.lib_srl_fifo_v1_0_2.lib_srl_fifo_v1_0_2.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work lib_srl_fifo_v1_0_2 -f /data11/home/marcuscw/Desktop/Lib/lib_srl_fifo_v1_0_2/.cxl.vhdl.lib_srl_fifo_v1_0_2.lib_srl_fifo_v1_0_2.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:lib_srl_fifo_v1_0_2)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap lib_srl_fifo_v1_0_2 /data11/home/marcuscw/Desktop/Lib/lib_srl_fifo_v1_0_2 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:30:19 on Mar 11,2020
vcom -64 -93 -work lib_srl_fifo_v1_0_2 -f /data11/home/marcuscw/Desktop/Lib/lib_srl_fifo_v1_0_2/.cxl.vhdl.lib_srl_fifo_v1_0_2.lib_srl_fifo_v1_0_2.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity cntr_incr_decr_addn_f
-- Loading package NUMERIC_STD
-- Compiling architecture imp of cntr_incr_decr_addn_f
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package lib_pkg
-- Compiling entity dynshreg_f
-- Compiling architecture behavioral of dynshreg_f
-- Compiling entity srl_fifo_rbu_f
-- Compiling architecture imp of srl_fifo_rbu_f
-- Loading entity cntr_incr_decr_addn_f
-- Loading entity dynshreg_f
-- Compiling entity srl_fifo_f
-- Compiling architecture imp of srl_fifo_f
-- Loading entity srl_fifo_rbu_f
End time: 15:30:20 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:lib_srl_fifo_v1_0_2)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.lib_srl_fifo_v1_0_2.lib_srl_fifo_v1_0_2.lin64.log'...
    > Generating report file '.cxl.vhdl.lib_srl_fifo_v1_0_2.lib_srl_fifo_v1_0_2.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 58.60 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/axi_msg_v1_0_5'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/axi_msg_v1_0_5'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap axi_msg_v1_0_5 /data11/home/marcuscw/Desktop/Lib/axi_msg_v1_0_5'...
      output file: '/data11/home/marcuscw/Desktop/Lib/axi_msg_v1_0_5/.cxl.vhdl.axi_msg_v1_0_5.axi_msg_v1_0_5.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap axi_msg_v1_0_5 /data11/home/marcuscw/Desktop/Lib/axi_msg_v1_0_5'
      return code: '0'

Compiling vhdl library 'axi_msg_v1_0_5'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work axi_msg_v1_0_5 -f /data11/home/marcuscw/Desktop/Lib/axi_msg_v1_0_5/.cxl.vhdl.axi_msg_v1_0_5.axi_msg_v1_0_5.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/axi_msg_v1_0_5/.cxl.vhdl.axi_msg_v1_0_5.axi_msg_v1_0_5.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work axi_msg_v1_0_5 -f /data11/home/marcuscw/Desktop/Lib/axi_msg_v1_0_5/.cxl.vhdl.axi_msg_v1_0_5.axi_msg_v1_0_5.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:axi_msg_v1_0_5)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap axi_msg_v1_0_5 /data11/home/marcuscw/Desktop/Lib/axi_msg_v1_0_5 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:30:20 on Mar 11,2020
vcom -64 -93 -work axi_msg_v1_0_5 -f /data11/home/marcuscw/Desktop/Lib/axi_msg_v1_0_5/.cxl.vhdl.axi_msg_v1_0_5.axi_msg_v1_0_5.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling package axi_msg_pkg
-- Compiling package body axi_msg_pkg
-- Loading package axi_msg_pkg
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading package axi_msg_pkg
-- Loading package VCOMPONENTS
-- Loading entity sync_fifo_fg
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package lib_pkg
-- Compiling entity axi_msg_bmg_ctrl
-- Compiling architecture implementation of axi_msg_bmg_ctrl
-- Compiling entity axi_msg_bmg
-- Compiling architecture blk_mem_gen_0_arch of axi_msg_bmg
-- Compiling entity axi_msg_reset
-- Compiling architecture implementation of axi_msg_reset
-- Compiling entity axi_msg_sfifo_autord
-- Compiling architecture imp of axi_msg_sfifo_autord
-- Loading entity async_fifo_fg
-- Compiling entity axi_msg_afifo_autord
-- Compiling architecture imp of axi_msg_afifo_autord
-- Loading entity srl_fifo_f
-- Loading entity axi_msg_sfifo_autord
-- Loading entity axi_msg_afifo_autord
-- Compiling entity axi_msg_fifo
-- Compiling architecture imp of axi_msg_fifo
-- Loading entity axi_msg_fifo
-- Compiling entity axi_msg_cmd_status
-- Compiling architecture implementation of axi_msg_cmd_status
-- Compiling entity axi_msg_rdmux
-- Compiling architecture implementation of axi_msg_rdmux
-- Compiling entity axi_msg_addr_cntl
-- Compiling architecture implementation of axi_msg_addr_cntl
-- Loading entity axi_msg_rdmux
-- Compiling entity axi_msg_rddata_cntl
-- Compiling architecture implementation of axi_msg_rddata_cntl
-- Compiling entity axi_msg_rd_status_cntl
-- Compiling architecture implementation of axi_msg_rd_status_cntl
-- Compiling entity axi_msg_scc
-- Compiling architecture implementation of axi_msg_scc
-- Compiling entity axi_msg_wr_demux
-- Compiling architecture implementation of axi_msg_wr_demux
-- Compiling entity axi_msg_scc_wr
-- Compiling architecture implementation of axi_msg_scc_wr
-- Loading entity axi_msg_wr_demux
-- Compiling entity axi_msg_skid2mm_buf
-- Compiling architecture implementation of axi_msg_skid2mm_buf
-- Compiling entity axi_msg_wrdata_cntl
-- Compiling architecture implementation of axi_msg_wrdata_cntl
-- Compiling entity axi_msg_wr_status_cntl
-- Compiling architecture implementation of axi_msg_wr_status_cntl
-- Compiling entity axi_msg_skid_buf
-- Compiling architecture implementation of axi_msg_skid_buf
-- Loading entity axi_msg_reset
-- Loading entity axi_msg_cmd_status
-- Loading entity axi_msg_scc
-- Loading entity axi_msg_addr_cntl
-- Loading entity axi_msg_rddata_cntl
-- Loading entity axi_msg_rd_status_cntl
-- Loading entity axi_msg_skid_buf
-- Compiling entity axi_msg_mm2s_basic_wrap
-- Compiling architecture implementation of axi_msg_mm2s_basic_wrap
-- Loading entity axi_msg_scc_wr
-- Loading entity axi_msg_wrdata_cntl
-- Loading entity axi_msg_wr_status_cntl
-- Loading entity axi_msg_skid2mm_buf
-- Compiling entity axi_msg_s2mm_basic_wrap
-- Compiling architecture implementation of axi_msg_s2mm_basic_wrap
-- Loading entity axi_msg_mm2s_basic_wrap
-- Loading entity axi_msg_s2mm_basic_wrap
-- Compiling entity axi_msg_datamover
-- Compiling architecture implementation of axi_msg_datamover
-- Compiling entity axi_msg_ftch_sm
-- Compiling architecture implementation of axi_msg_ftch_sm
-- Compiling entity axi_msg_channel_pntr
-- Compiling architecture implementation of axi_msg_channel_pntr
-- Compiling entity axi_msg_ftch_pntr
-- Compiling architecture implementation of axi_msg_ftch_pntr
-- Loading entity axi_msg_channel_pntr
-- Compiling entity axi_msg_ftch_cmdsts_if
-- Compiling architecture implementation of axi_msg_ftch_cmdsts_if
-- Compiling entity axi_msg_ftch_mngr
-- Compiling architecture implementation of axi_msg_ftch_mngr
-- Loading entity axi_msg_ftch_sm
-- Loading entity axi_msg_ftch_pntr
-- Loading entity axi_msg_ftch_cmdsts_if
-- Compiling entity axi_msg_cntrl_strm
-- Compiling architecture implementation of axi_msg_cntrl_strm
-- Loading entity cdc_sync
-- Compiling entity axi_msg_ftch_fifo
-- Compiling architecture implementation of axi_msg_ftch_fifo
-- Loading entity axi_msg_bmg_ctrl
-- Compiling entity axi_msg_ftch_queue
-- Compiling architecture implementation of axi_msg_ftch_queue
-- Loading entity axi_msg_bmg
-- Loading entity axi_msg_ftch_fifo
-- Compiling entity axi_msg_ftch_q_mngr
-- Compiling architecture implementation of axi_msg_ftch_q_mngr
-- Loading entity axi_msg_ftch_queue
-- Compiling entity axi_msg_updt_cmdsts_if
-- Compiling architecture implementation of axi_msg_updt_cmdsts_if
-- Compiling entity axi_msg_updt_sm
-- Compiling architecture implementation of axi_msg_updt_sm
-- Compiling entity axi_msg_updt_mngr
-- Compiling architecture implementation of axi_msg_updt_mngr
-- Loading entity axi_msg_updt_sm
-- Loading entity axi_msg_updt_cmdsts_if
-- Compiling entity axi_msg_updt_queue
-- Compiling architecture implementation of axi_msg_updt_queue
-- Compiling entity axi_msg_updt_q_mngr
-- Compiling architecture implementation of axi_msg_updt_q_mngr
-- Loading entity axi_msg_updt_queue
-- Compiling entity axi_msg_intrpt
-- Compiling architecture implementation of axi_msg_intrpt
-- Compiling entity axi_msg
-- Compiling architecture implementation of axi_msg
-- Loading entity axi_msg_ftch_mngr
-- Loading entity axi_msg_ftch_q_mngr
-- Loading entity axi_msg_updt_mngr
-- Loading entity axi_msg_updt_q_mngr
-- Loading entity axi_msg_intrpt
-- Loading entity axi_msg_datamover
End time: 15:30:22 on Mar 11,2020, Elapsed time: 0:00:02
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:axi_msg_v1_0_5)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.axi_msg_v1_0_5.axi_msg_v1_0_5.lin64.log'...
    > Generating report file '.cxl.vhdl.axi_msg_v1_0_5.axi_msg_v1_0_5.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 58.82 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/dds_compiler_v6_0_18'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/dds_compiler_v6_0_18'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap dds_compiler_v6_0_18 /data11/home/marcuscw/Desktop/Lib/dds_compiler_v6_0_18'...
      output file: '/data11/home/marcuscw/Desktop/Lib/dds_compiler_v6_0_18/.cxl.vhdl.dds_compiler_v6_0_18.dds_compiler_v6_0_18.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap dds_compiler_v6_0_18 /data11/home/marcuscw/Desktop/Lib/dds_compiler_v6_0_18'
      return code: '0'

Compiling vhdl library 'dds_compiler_v6_0_18'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work dds_compiler_v6_0_18 -f /data11/home/marcuscw/Desktop/Lib/dds_compiler_v6_0_18/.cxl.vhdl.dds_compiler_v6_0_18.dds_compiler_v6_0_18.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/dds_compiler_v6_0_18/.cxl.vhdl.dds_compiler_v6_0_18.dds_compiler_v6_0_18.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work dds_compiler_v6_0_18 -f /data11/home/marcuscw/Desktop/Lib/dds_compiler_v6_0_18/.cxl.vhdl.dds_compiler_v6_0_18.dds_compiler_v6_0_18.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:dds_compiler_v6_0_18)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap dds_compiler_v6_0_18 /data11/home/marcuscw/Desktop/Lib/dds_compiler_v6_0_18 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:30:22 on Mar 11,2020
vcom -64 -93 -work dds_compiler_v6_0_18 -f /data11/home/marcuscw/Desktop/Lib/dds_compiler_v6_0_18/.cxl.vhdl.dds_compiler_v6_0_18.dds_compiler_v6_0_18.lin64.cmf 
-- Loading package STANDARD
End time: 15:30:24 on Mar 11,2020, Elapsed time: 0:00:02
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:dds_compiler_v6_0_18)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.dds_compiler_v6_0_18.dds_compiler_v6_0_18.lin64.log'...
    > Generating report file '.cxl.vhdl.dds_compiler_v6_0_18.dds_compiler_v6_0_18.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 59.05 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/floating_point_v7_0_16'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/floating_point_v7_0_16'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap floating_point_v7_0_16 /data11/home/marcuscw/Desktop/Lib/floating_point_v7_0_16'...
      output file: '/data11/home/marcuscw/Desktop/Lib/floating_point_v7_0_16/.cxl.vhdl.floating_point_v7_0_16.floating_point_v7_0_16.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap floating_point_v7_0_16 /data11/home/marcuscw/Desktop/Lib/floating_point_v7_0_16'
      return code: '0'

Compiling vhdl library 'floating_point_v7_0_16'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work floating_point_v7_0_16 -f /data11/home/marcuscw/Desktop/Lib/floating_point_v7_0_16/.cxl.vhdl.floating_point_v7_0_16.floating_point_v7_0_16.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/floating_point_v7_0_16/.cxl.vhdl.floating_point_v7_0_16.floating_point_v7_0_16.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work floating_point_v7_0_16 -f /data11/home/marcuscw/Desktop/Lib/floating_point_v7_0_16/.cxl.vhdl.floating_point_v7_0_16.floating_point_v7_0_16.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:floating_point_v7_0_16)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap floating_point_v7_0_16 /data11/home/marcuscw/Desktop/Lib/floating_point_v7_0_16 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:30:25 on Mar 11,2020
vcom -64 -93 -work floating_point_v7_0_16 -f /data11/home/marcuscw/Desktop/Lib/floating_point_v7_0_16/.cxl.vhdl.floating_point_v7_0_16.floating_point_v7_0_16.lin64.cmf 
-- Loading package STANDARD
End time: 15:30:28 on Mar 11,2020, Elapsed time: 0:00:03
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:floating_point_v7_0_16)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.floating_point_v7_0_16.floating_point_v7_0_16.lin64.log'...
    > Generating report file '.cxl.vhdl.floating_point_v7_0_16.floating_point_v7_0_16.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 59.28 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/cmpy_v6_0_17'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/cmpy_v6_0_17'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap cmpy_v6_0_17 /data11/home/marcuscw/Desktop/Lib/cmpy_v6_0_17'...
      output file: '/data11/home/marcuscw/Desktop/Lib/cmpy_v6_0_17/.cxl.vhdl.cmpy_v6_0_17.cmpy_v6_0_17.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap cmpy_v6_0_17 /data11/home/marcuscw/Desktop/Lib/cmpy_v6_0_17'
      return code: '0'

Compiling vhdl library 'cmpy_v6_0_17'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work cmpy_v6_0_17 -f /data11/home/marcuscw/Desktop/Lib/cmpy_v6_0_17/.cxl.vhdl.cmpy_v6_0_17.cmpy_v6_0_17.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/cmpy_v6_0_17/.cxl.vhdl.cmpy_v6_0_17.cmpy_v6_0_17.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work cmpy_v6_0_17 -f /data11/home/marcuscw/Desktop/Lib/cmpy_v6_0_17/.cxl.vhdl.cmpy_v6_0_17.cmpy_v6_0_17.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:cmpy_v6_0_17)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap cmpy_v6_0_17 /data11/home/marcuscw/Desktop/Lib/cmpy_v6_0_17 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:30:28 on Mar 11,2020
vcom -64 -93 -work cmpy_v6_0_17 -f /data11/home/marcuscw/Desktop/Lib/cmpy_v6_0_17/.cxl.vhdl.cmpy_v6_0_17.cmpy_v6_0_17.lin64.cmf 
-- Loading package STANDARD
End time: 15:30:29 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:cmpy_v6_0_17)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.cmpy_v6_0_17.cmpy_v6_0_17.lin64.log'...
    > Generating report file '.cxl.vhdl.cmpy_v6_0_17.cmpy_v6_0_17.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 59.50 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/xfft_v9_1_2'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/xfft_v9_1_2'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap xfft_v9_1_2 /data11/home/marcuscw/Desktop/Lib/xfft_v9_1_2'...
      output file: '/data11/home/marcuscw/Desktop/Lib/xfft_v9_1_2/.cxl.vhdl.xfft_v9_1_2.xfft_v9_1_2.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap xfft_v9_1_2 /data11/home/marcuscw/Desktop/Lib/xfft_v9_1_2'
      return code: '0'

Compiling vhdl library 'xfft_v9_1_2'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work xfft_v9_1_2 -f /data11/home/marcuscw/Desktop/Lib/xfft_v9_1_2/.cxl.vhdl.xfft_v9_1_2.xfft_v9_1_2.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/xfft_v9_1_2/.cxl.vhdl.xfft_v9_1_2.xfft_v9_1_2.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work xfft_v9_1_2 -f /data11/home/marcuscw/Desktop/Lib/xfft_v9_1_2/.cxl.vhdl.xfft_v9_1_2.xfft_v9_1_2.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:xfft_v9_1_2)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap xfft_v9_1_2 /data11/home/marcuscw/Desktop/Lib/xfft_v9_1_2 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:30:30 on Mar 11,2020
vcom -64 -93 -work xfft_v9_1_2 -f /data11/home/marcuscw/Desktop/Lib/xfft_v9_1_2/.cxl.vhdl.xfft_v9_1_2.xfft_v9_1_2.lin64.cmf 
-- Loading package STANDARD
End time: 15:30:33 on Mar 11,2020, Elapsed time: 0:00:03
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:xfft_v9_1_2)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.xfft_v9_1_2.xfft_v9_1_2.lin64.log'...
    > Generating report file '.cxl.vhdl.xfft_v9_1_2.xfft_v9_1_2.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 59.73 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/lte_fft_v2_1_0'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/lte_fft_v2_1_0'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap lte_fft_v2_1_0 /data11/home/marcuscw/Desktop/Lib/lte_fft_v2_1_0'...
      output file: '/data11/home/marcuscw/Desktop/Lib/lte_fft_v2_1_0/.cxl.vhdl.lte_fft_v2_1_0.lte_fft_v2_1_0.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap lte_fft_v2_1_0 /data11/home/marcuscw/Desktop/Lib/lte_fft_v2_1_0'
      return code: '0'

Compiling vhdl library 'lte_fft_v2_1_0'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work lte_fft_v2_1_0 -f /data11/home/marcuscw/Desktop/Lib/lte_fft_v2_1_0/.cxl.vhdl.lte_fft_v2_1_0.lte_fft_v2_1_0.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/lte_fft_v2_1_0/.cxl.vhdl.lte_fft_v2_1_0.lte_fft_v2_1_0.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work lte_fft_v2_1_0 -f /data11/home/marcuscw/Desktop/Lib/lte_fft_v2_1_0/.cxl.vhdl.lte_fft_v2_1_0.lte_fft_v2_1_0.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:lte_fft_v2_1_0)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap lte_fft_v2_1_0 /data11/home/marcuscw/Desktop/Lib/lte_fft_v2_1_0 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:30:34 on Mar 11,2020
vcom -64 -93 -work lte_fft_v2_1_0 -f /data11/home/marcuscw/Desktop/Lib/lte_fft_v2_1_0/.cxl.vhdl.lte_fft_v2_1_0.lte_fft_v2_1_0.lin64.cmf 
-- Loading package STANDARD
End time: 15:30:36 on Mar 11,2020, Elapsed time: 0:00:02
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:lte_fft_v2_1_0)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.lte_fft_v2_1_0.lte_fft_v2_1_0.lin64.log'...
    > Generating report file '.cxl.vhdl.lte_fft_v2_1_0.lte_fft_v2_1_0.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 59.95 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/axis_vio_v1_0_0'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/axis_vio_v1_0_0'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap axis_vio_v1_0_0 /data11/home/marcuscw/Desktop/Lib/axis_vio_v1_0_0'...
      output file: '/data11/home/marcuscw/Desktop/Lib/axis_vio_v1_0_0/.cxl.verilog.axis_vio_v1_0_0.axis_vio_v1_0_0.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap axis_vio_v1_0_0 /data11/home/marcuscw/Desktop/Lib/axis_vio_v1_0_0'
      return code: '0'

Compiling verilog library 'axis_vio_v1_0_0'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 -L axis_vio_v1_0_0 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -sv -svinputport=relaxed -work axis_vio_v1_0_0 -f /data11/home/marcuscw/Desktop/Lib/axis_vio_v1_0_0/.cxl.systemverilog.axis_vio_v1_0_0.axis_vio_v1_0_0.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/axis_vio_v1_0_0/.cxl.verilog.axis_vio_v1_0_0.axis_vio_v1_0_0.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 -L axis_vio_v1_0_0 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -sv -svinputport=relaxed -work axis_vio_v1_0_0 -f /data11/home/marcuscw/Desktop/Lib/axis_vio_v1_0_0/.cxl.systemverilog.axis_vio_v1_0_0.axis_vio_v1_0_0.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:axis_vio_v1_0_0)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap axis_vio_v1_0_0 /data11/home/marcuscw/Desktop/Lib/axis_vio_v1_0_0 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:30:36 on Mar 11,2020
vlog -64 -L axis_vio_v1_0_0 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -sv -svinputport=relaxed -work axis_vio_v1_0_0 -f /data11/home/marcuscw/Desktop/Lib/axis_vio_v1_0_0/.cxl.systemverilog.axis_vio_v1_0_0.axis_vio_v1_0_0.lin64.cmf 

Top level modules:
End time: 15:30:37 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:axis_vio_v1_0_0)
==============================================================================

    > Searching for warnings in '.cxl.verilog.axis_vio_v1_0_0.axis_vio_v1_0_0.lin64.log'...
    > Generating report file '.cxl.verilog.axis_vio_v1_0_0.axis_vio_v1_0_0.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 60.18 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/axi_vip_v1_1_5'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/axi_vip_v1_1_5'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap axi_vip_v1_1_5 /data11/home/marcuscw/Desktop/Lib/axi_vip_v1_1_5'...
      output file: '/data11/home/marcuscw/Desktop/Lib/axi_vip_v1_1_5/.cxl.verilog.axi_vip_v1_1_5.axi_vip_v1_1_5.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap axi_vip_v1_1_5 /data11/home/marcuscw/Desktop/Lib/axi_vip_v1_1_5'
      return code: '0'

Compiling verilog library 'axi_vip_v1_1_5'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 -L axi_vip_v1_1_5 -L xilinx_vip +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -sv -svinputport=relaxed -work axi_vip_v1_1_5 -f /data11/home/marcuscw/Desktop/Lib/axi_vip_v1_1_5/.cxl.systemverilog.axi_vip_v1_1_5.axi_vip_v1_1_5.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/axi_vip_v1_1_5/.cxl.verilog.axi_vip_v1_1_5.axi_vip_v1_1_5.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 -L axi_vip_v1_1_5 -L xilinx_vip +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -sv -svinputport=relaxed -work axi_vip_v1_1_5 -f /data11/home/marcuscw/Desktop/Lib/axi_vip_v1_1_5/.cxl.systemverilog.axi_vip_v1_1_5.axi_vip_v1_1_5.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:axi_vip_v1_1_5)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap axi_vip_v1_1_5 /data11/home/marcuscw/Desktop/Lib/axi_vip_v1_1_5 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:30:38 on Mar 11,2020
vlog -64 -L axi_vip_v1_1_5 -L xilinx_vip "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -sv -svinputport=relaxed -work axi_vip_v1_1_5 -f /data11/home/marcuscw/Desktop/Lib/axi_vip_v1_1_5/.cxl.systemverilog.axi_vip_v1_1_5.axi_vip_v1_1_5.lin64.cmf 
-- Compiling module axi_vip_v1_1_5_top

Top level modules:
	axi_vip_v1_1_5_top
End time: 15:30:38 on Mar 11,2020, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:axi_vip_v1_1_5)
==============================================================================

    > Searching for warnings in '.cxl.verilog.axi_vip_v1_1_5.axi_vip_v1_1_5.lin64.log'...
    > Generating report file '.cxl.verilog.axi_vip_v1_1_5.axi_vip_v1_1_5.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 60.41 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/zynq_ultra_ps_e_vip_v1_0_5'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/zynq_ultra_ps_e_vip_v1_0_5'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap zynq_ultra_ps_e_vip_v1_0_5 /data11/home/marcuscw/Desktop/Lib/zynq_ultra_ps_e_vip_v1_0_5'...
      output file: '/data11/home/marcuscw/Desktop/Lib/zynq_ultra_ps_e_vip_v1_0_5/.cxl.verilog.zynq_ultra_ps_e_vip_v1_0_5.zynq_ultra_ps_e_vip_v1_0_5.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap zynq_ultra_ps_e_vip_v1_0_5 /data11/home/marcuscw/Desktop/Lib/zynq_ultra_ps_e_vip_v1_0_5'
      return code: '0'

Compiling verilog library 'zynq_ultra_ps_e_vip_v1_0_5'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 -L axi_vip_v1_1_5 -L zynq_ultra_ps_e_vip_v1_0_5 -L xilinx_vip +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -sv -svinputport=relaxed -work zynq_ultra_ps_e_vip_v1_0_5 -f /data11/home/marcuscw/Desktop/Lib/zynq_ultra_ps_e_vip_v1_0_5/.cxl.systemverilog.zynq_ultra_ps_e_vip_v1_0_5.zynq_ultra_ps_e_vip_v1_0_5.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/zynq_ultra_ps_e_vip_v1_0_5/.cxl.verilog.zynq_ultra_ps_e_vip_v1_0_5.zynq_ultra_ps_e_vip_v1_0_5.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 -L axi_vip_v1_1_5 -L zynq_ultra_ps_e_vip_v1_0_5 -L xilinx_vip +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -sv -svinputport=relaxed -work zynq_ultra_ps_e_vip_v1_0_5 -f /data11/home/marcuscw/Desktop/Lib/zynq_ultra_ps_e_vip_v1_0_5/.cxl.systemverilog.zynq_ultra_ps_e_vip_v1_0_5.zynq_ultra_ps_e_vip_v1_0_5.lin64.cmf'
      return code: '2'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:zynq_ultra_ps_e_vip_v1_0_5)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap zynq_ultra_ps_e_vip_v1_0_5 /data11/home/marcuscw/Desktop/Lib/zynq_ultra_ps_e_vip_v1_0_5 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:30:39 on Mar 11,2020
vlog -64 -L axi_vip_v1_1_5 -L zynq_ultra_ps_e_vip_v1_0_5 -L xilinx_vip "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -sv -svinputport=relaxed -work zynq_ultra_ps_e_vip_v1_0_5 -f /data11/home/marcuscw/Desktop/Lib/zynq_ultra_ps_e_vip_v1_0_5/.cxl.systemverilog.zynq_ultra_ps_e_vip_v1_0_5.zynq_ultra_ps_e_vip_v1_0_5.lin64.cmf 
-- Compiling module zynq_ultra_ps_e_vip_v1_0_5_arb_wr
-- Compiling module zynq_ultra_ps_e_vip_v1_0_5_arb_rd
-- Compiling module zynq_ultra_ps_e_vip_v1_0_5_arb_wr_6
-- Compiling module zynq_ultra_ps_e_vip_v1_0_5_arb_rd_6
-- Compiling module zynq_ultra_ps_e_vip_v1_0_5_arb_rd_wr
-- Compiling module zynq_ultra_ps_e_vip_v1_0_5_sparse_mem
-- Compiling module zynq_ultra_ps_e_vip_v1_0_5_reg_map
-- Compiling module zynq_ultra_ps_e_vip_v1_0_5_ocm_mem
-- Compiling module zynq_ultra_ps_e_vip_v1_0_5_regc
-- Compiling module zynq_ultra_ps_e_vip_v1_0_5_ocmc
-- Compiling module zynq_ultra_ps_e_vip_v1_0_5_interconnect_model
-- Compiling module zynq_ultra_ps_e_vip_v1_0_5_ddr_interconnect_model
-- Compiling module zynq_ultra_ps_e_vip_v1_0_5_gen_reset
-- Compiling module zynq_ultra_ps_e_vip_v1_0_5_gen_clock
-- Compiling module zynq_ultra_ps_e_vip_v1_0_5_ddrc
** Error: (vlib-35) Failed to create directory "/data11/home/psundara/xilinx/compiled_libraries/v2019.1/xilinx_vip".
Permission denied. (errno = EACCES)
** Error (suppressible): (vlib-19) Failed to access library '/data11/home/psundara/xilinx/compiled_libraries/v2019.1/xilinx_vip' at "/data11/home/psundara/xilinx/compiled_libraries/v2019.1/xilinx_vip".
Permission denied. (errno = EACCES)
** Error: (vlib-35) Failed to create directory "/data11/home/psundara/xilinx/compiled_libraries/v2019.1/xilinx_vip".
Permission denied. (errno = EACCES)
** Error (suppressible): (vlib-19) Failed to access library '/data11/home/psundara/xilinx/compiled_libraries/v2019.1/xilinx_vip' at "/data11/home/psundara/xilinx/compiled_libraries/v2019.1/xilinx_vip".
Permission denied. (errno = EACCES)
** Error: (vlib-35) Failed to create directory "/data11/home/psundara/xilinx/compiled_libraries/v2019.1/xilinx_vip".
Permission denied. (errno = EACCES)
** Error (suppressible): (vlib-19) Failed to access library '/data11/home/psundara/xilinx/compiled_libraries/v2019.1/xilinx_vip' at "/data11/home/psundara/xilinx/compiled_libraries/v2019.1/xilinx_vip".
Permission denied. (errno = EACCES)
** Error: (vlib-35) Failed to create directory "/data11/home/psundara/xilinx/compiled_libraries/v2019.1/xilinx_vip".
Permission denied. (errno = EACCES)
** Error (suppressible): (vlib-19) Failed to access library '/data11/home/psundara/xilinx/compiled_libraries/v2019.1/xilinx_vip' at "/data11/home/psundara/xilinx/compiled_libraries/v2019.1/xilinx_vip".
Permission denied. (errno = EACCES)
** Error: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(4603): (vlib-13006) Could not find the package (axi_vip_pkg).  Design read will continue, but expect a cascade of errors after this failure.  Furthermore if you experience a vopt-7 error immediately before this error then please check the package names or the library search paths on the command line.
** Error: (vlib-13069) /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(4795): near ";": syntax error, unexpected ';', expecting '('.
** Error: (vlib-13069) /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(4922): near "$": syntax error, unexpected '$'.
** Error: (vlib-35) Failed to create directory "/data11/home/psundara/xilinx/compiled_libraries/v2019.1/xilinx_vip".
Permission denied. (errno = EACCES)
** Error (suppressible): (vlib-19) Failed to access library '/data11/home/psundara/xilinx/compiled_libraries/v2019.1/xilinx_vip' at "/data11/home/psundara/xilinx/compiled_libraries/v2019.1/xilinx_vip".
Permission denied. (errno = EACCES)
** Error: (vlib-35) Failed to create directory "/data11/home/psundara/xilinx/compiled_libraries/v2019.1/xilinx_vip".
Permission denied. (errno = EACCES)
** Error (suppressible): (vlib-19) Failed to access library '/data11/home/psundara/xilinx/compiled_libraries/v2019.1/xilinx_vip' at "/data11/home/psundara/xilinx/compiled_libraries/v2019.1/xilinx_vip".
Permission denied. (errno = EACCES)
** Error: (vlib-35) Failed to create directory "/data11/home/psundara/xilinx/compiled_libraries/v2019.1/xilinx_vip".
Permission denied. (errno = EACCES)
** Error (suppressible): (vlib-19) Failed to access library '/data11/home/psundara/xilinx/compiled_libraries/v2019.1/xilinx_vip' at "/data11/home/psundara/xilinx/compiled_libraries/v2019.1/xilinx_vip".
Permission denied. (errno = EACCES)
** Error: (vlib-35) Failed to create directory "/data11/home/psundara/xilinx/compiled_libraries/v2019.1/xilinx_vip".
Permission denied. (errno = EACCES)
** Error (suppressible): (vlib-19) Failed to access library '/data11/home/psundara/xilinx/compiled_libraries/v2019.1/xilinx_vip' at "/data11/home/psundara/xilinx/compiled_libraries/v2019.1/xilinx_vip".
Permission denied. (errno = EACCES)
** Error: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(6068): (vlib-13006) Could not find the package (axi_vip_pkg).  Design read will continue, but expect a cascade of errors after this failure.  Furthermore if you experience a vopt-7 error immediately before this error then please check the package names or the library search paths on the command line.
** Error: (vlib-13069) /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(6260): near ";": syntax error, unexpected ';', expecting '('.
** Error: (vlib-13069) /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(6387): near "$": syntax error, unexpected '$'.
** Error: (vlib-35) Failed to create directory "/data11/home/psundara/xilinx/compiled_libraries/v2019.1/xilinx_vip".
Permission denied. (errno = EACCES)
** Error (suppressible): (vlib-19) Failed to access library '/data11/home/psundara/xilinx/compiled_libraries/v2019.1/xilinx_vip' at "/data11/home/psundara/xilinx/compiled_libraries/v2019.1/xilinx_vip".
Permission denied. (errno = EACCES)
** Error: (vlib-35) Failed to create directory "/data11/home/psundara/xilinx/compiled_libraries/v2019.1/xilinx_vip".
Permission denied. (errno = EACCES)
** Error (suppressible): (vlib-19) Failed to access library '/data11/home/psundara/xilinx/compiled_libraries/v2019.1/xilinx_vip' at "/data11/home/psundara/xilinx/compiled_libraries/v2019.1/xilinx_vip".
Permission denied. (errno = EACCES)
** Error: (vlib-35) Failed to create directory "/data11/home/psundara/xilinx/compiled_libraries/v2019.1/xilinx_vip".
Permission denied. (errno = EACCES)
** Error (suppressible): (vlib-19) Failed to access library '/data11/home/psundara/xilinx/compiled_libraries/v2019.1/xilinx_vip' at "/data11/home/psundara/xilinx/compiled_libraries/v2019.1/xilinx_vip".
Permission denied. (errno = EACCES)
** Error: (vlib-35) Failed to create directory "/data11/home/psundara/xilinx/compiled_libraries/v2019.1/xilinx_vip".
Permission denied. (errno = EACCES)
** Error (suppressible): (vlib-19) Failed to access library '/data11/home/psundara/xilinx/compiled_libraries/v2019.1/xilinx_vip' at "/data11/home/psundara/xilinx/compiled_libraries/v2019.1/xilinx_vip".
Permission denied. (errno = EACCES)
** Error: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(7610): (vlib-13006) Could not find the package (axi_vip_pkg).  Design read will continue, but expect a cascade of errors after this failure.  Furthermore if you experience a vopt-7 error immediately before this error then please check the package names or the library search paths on the command line.
** Error: (vlib-13069) /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(7791): near ";": syntax error, unexpected ';', expecting '('.
** Error: (vlib-13069) /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(7938): near ";": syntax error, unexpected ';', expecting '('.
** Error: (vlib-13069) /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(7939): near ";": syntax error, unexpected ';', expecting '('.
** Error: (vlib-13069) /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(7940): near ";": syntax error, unexpected ';', expecting '('.
** Error: (vlib-13069) /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(7941): near ";": syntax error, unexpected ';', expecting '('.
** Error: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(7943): Illegal declaration after the statement near line '7941'.  Declarations must precede statements.  Look for stray semicolons.
** Error: (vlib-13069) /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(7986): near "beat": syntax error, unexpected IDENTIFIER.
** Error: (vlib-13069) /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(7986): near ")": syntax error, unexpected ')', expecting ';'.
** Error: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(7989): (vlib-2730) Undefined variable: 'new_data'.
** Error: (vlib-13069) /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(7995): near "end": syntax error, unexpected end, expecting join or "SystemVerilog keyword 'join_any'" or "SystemVerilog keyword 'join_none'".
** Error: (vlib-13069) /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(8012): near "end": syntax error, unexpected end, expecting join or "SystemVerilog keyword 'join_any'" or "SystemVerilog keyword 'join_none'".
** Error: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(8018): Illegal declaration after the statement near line '8015'.  Declarations must precede statements.  Look for stray semicolons.
** Error: (vlib-13069) /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(8019): near ";": syntax error, unexpected ';', expecting '('.
** Error: (vlib-13069) /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(8020): near ";": syntax error, unexpected ';', expecting '('.
** Error: (vlib-13069) /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(8021): near ";": syntax error, unexpected ';', expecting '('.
** Error: (vlib-13069) /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(8022): near ";": syntax error, unexpected ';', expecting '('.
** Error: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(8065): (vlib-2730) Undefined variable: 'new_data'.
** Error: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(8066): (vlib-2730) Undefined variable: 'new_strb'.
** Error: (vlib-13069) /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(8085): near "endtask": syntax error, unexpected endtask.
** Error (suppressible): /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(8089): (vlib-2388) 'i' already declared in this scope (#ublk#135011090#7966).
** Error (suppressible): /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(8089): (vlib-2388) 'j' already declared in this scope (#ublk#135011090#7966).
** Error: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(8090): Illegal declaration after the statement near line '8088'.  Declarations must precede statements.  Look for stray semicolons.
** Error: (vlib-13069) /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(8091): near ";": syntax error, unexpected ';', expecting '('.
** Error: (vlib-13069) /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(8092): near ";": syntax error, unexpected ';', expecting '('.
** Error: (vlib-13069) /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(8093): near ";": syntax error, unexpected ';', expecting '('.
** Error: (vlib-13069) /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(8094): near ";": syntax error, unexpected ';', expecting '('.
** Error: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(8139): (vlib-2730) Undefined variable: 'new_data'.
** Error: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(8140): (vlib-2730) Undefined variable: 'new_strb'.
** Error: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(8150): (vlib-2730) Undefined variable: 'new_data'.
** Error: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(8151): (vlib-2730) Undefined variable: 'new_strb'.
** Error: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(8151): (vlib-2730) Undefined variable: 'strb'.
** Error: (vlib-13069) /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(8171): near "endtask": syntax error, unexpected endtask.
** Error (suppressible): /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(8175): (vlib-2388) 'i' already declared in this scope (#ublk#135011090#7966).
** Error: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(8176): Illegal declaration after the statement near line '8174'.  Declarations must precede statements.  Look for stray semicolons.
** Error: (vlib-13069) /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(8181): near "end": syntax error, unexpected end, expecting join or "SystemVerilog keyword 'join_any'" or "SystemVerilog keyword 'join_none'".
** Error: (vlib-13069) /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(8211): near "endfunction": syntax error, unexpected endfunction.
** Error (suppressible): /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(8228): (vlib-2388) 'i' already declared in this scope (#ublk#135011090#7966).
** Error: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(8237): Illegal declaration after the statement near line '8218'.  Declarations must precede statements.  Look for stray semicolons.
** Error: (vlib-13069) /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(8241): near "end": syntax error, unexpected end, expecting join or "SystemVerilog keyword 'join_any'" or "SystemVerilog keyword 'join_none'".
** Error: (vlib-13069) /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(8307): near "end": syntax error, unexpected end, expecting join or "SystemVerilog keyword 'join_any'" or "SystemVerilog keyword 'join_none'".
** Error (suppressible): /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(8318): (vlib-2388) 'addr' already declared in this scope (#ublk#135011090#7966).
** Error (suppressible): /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(8319): (vlib-2388) 'bytes' already declared in this scope (#ublk#135011090#7966).
** Error (suppressible): /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(8320): (vlib-2388) 'trnsfr_lngth' already declared in this scope (#ublk#135011090#7966).
** Error (suppressible): /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(8325): (vlib-2388) 'siz' already declared in this scope (#ublk#135011090#7966).
** Error (suppressible): /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(8326): (vlib-2388) 'siz_in_bytes' already declared in this scope (#ublk#135011090#7966).
** Error (suppressible): /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(8327): (vlib-2388) 'burst' already declared in this scope (#ublk#135011090#7966).
** Error (suppressible): /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(8328): (vlib-2388) 'lck' already declared in this scope (#ublk#135011090#7966).
** Error (suppressible): /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(8329): (vlib-2388) 'cache' already declared in this scope (#ublk#135011090#7966).
** Error (suppressible): /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(8330): (vlib-2388) 'prot' already declared in this scope (#ublk#135011090#7966).
** Error: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(8331): Illegal declaration after the statement near line '8316'.  Declarations must precede statements.  Look for stray semicolons.
** Error: (vlib-13069) /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(8335): near "end": syntax error, unexpected end, expecting join or "SystemVerilog keyword 'join_any'" or "SystemVerilog keyword 'join_none'".
** Error: (vlib-13069) /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(8397): near "end": syntax error, unexpected end, expecting join or "SystemVerilog keyword 'join_any'" or "SystemVerilog keyword 'join_none'".
** Error (suppressible): /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(8407): (vlib-2388) 'wresp' already declared in this scope (#ublk#135011090#7966).
** Error (suppressible): /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(8407): (vlib-2388) 'rwrsp' already declared in this scope (#ublk#135011090#7966).
** Error (suppressible): /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(8408): (vlib-2388) 'addr' already declared in this scope (#ublk#135011090#7966).
** Error (suppressible): /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(8410): (vlib-2388) 'bytes' already declared in this scope (#ublk#135011090#7966).
** Error (suppressible): /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(8414): (vlib-2388) 'trnsfr_bytes' already declared in this scope (#ublk#135011090#7966).
** Error (suppressible): /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(8415): (vlib-2388) 'wr_data' already declared in this scope (#ublk#135011090#7966).
** Error (suppressible): /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(8416): (vlib-2388) 'trnsfr_lngth' already declared in this scope (#ublk#135011090#7966).
** Error (suppressible): /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(8417): (vlib-2388) 'concurrent' already declared in this scope (#ublk#135011090#7966).
** Error (suppressible): /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(8419): (vlib-2388) 'wr_id' already declared in this scope (#ublk#135011090#7966).
** Error (suppressible): /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(8420): (vlib-2388) 'siz' already declared in this scope (#ublk#135011090#7966).
** Error (suppressible): /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(8421): (vlib-2388) 'siz_in_bytes' already declared in this scope (#ublk#135011090#7966).
** Error (suppressible): /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(8421): (vlib-2388) 'j' already declared in this scope (#ublk#135011090#7966).
** Error (suppressible): /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(8422): (vlib-2388) 'burst' already declared in this scope (#ublk#135011090#7966).
** Error (suppressible): /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(8423): (vlib-2388) 'lck' already declared in this scope (#ublk#135011090#7966).
** Error (suppressible): /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(8424): (vlib-2388) 'cache' already declared in this scope (#ublk#135011090#7966).
** Error (suppressible): /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(8425): (vlib-2388) 'prot' already declared in this scope (#ublk#135011090#7966).
** Error: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(8428): Illegal declaration after the statement near line '8406'.  Declarations must precede statements.  Look for stray semicolons.
** Error: (vlib-13069) /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(8432): near "end": syntax error, unexpected end, expecting join or "SystemVerilog keyword 'join_any'" or "SystemVerilog keyword 'join_none'".
** Error: (vlib-13069) /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(8537): near "end": syntax error, unexpected end, expecting join or "SystemVerilog keyword 'join_any'" or "SystemVerilog keyword 'join_none'".
** Error (suppressible): /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(8547): (vlib-2388) 'rresp' already declared in this scope (#ublk#135011090#7966).
** Error (suppressible): /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(8548): (vlib-2388) 'addr' already declared in this scope (#ublk#135011090#7966).
** Error (suppressible): /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(8549): (vlib-2388) 'bytes' already declared in this scope (#ublk#135011090#7966).
** Error (suppressible): /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(8549): (vlib-2388) 'tmp_bytes' already declared in this scope (#ublk#135011090#7966).
** Error (suppressible): /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(8550): (vlib-2388) 'trnsfr_bytes' already declared in this scope (#ublk#135011090#7966).
** Error (suppressible): /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(8551): (vlib-2388) 'rd_data' already declared in this scope (#ublk#135011090#7966).
** Error (suppressible): /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(8554): (vlib-2388) 'trnsfr_lngth' already declared in this scope (#ublk#135011090#7966).
** Error (suppressible): /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(8555): (vlib-2388) 'i' already declared in this scope (#ublk#135011090#7966).
** Error (suppressible): /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(8556): (vlib-2388) 'rd_id' already declared in this scope (#ublk#135011090#7966).
** Error (suppressible): /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(8558): (vlib-2388) 'siz' already declared in this scope (#ublk#135011090#7966).
** Error (suppressible): /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(8559): (vlib-2388) 'siz_in_bytes' already declared in this scope (#ublk#135011090#7966).
** Error (suppressible): /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(8560): (vlib-2388) 'burst' already declared in this scope (#ublk#135011090#7966).
** Error (suppressible): /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(8561): (vlib-2388) 'lck' already declared in this scope (#ublk#135011090#7966).
** Error (suppressible): /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(8562): (vlib-2388) 'cache' already declared in this scope (#ublk#135011090#7966).
** Error (suppressible): /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(8563): (vlib-2388) 'prot' already declared in this scope (#ublk#135011090#7966).
** Error (suppressible): /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(8565): (vlib-2388) 'pad_bytes' already declared in this scope (#ublk#135011090#7966).
** Error: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(8567): Illegal declaration after the statement near line '8546'.  Declarations must precede statements.  Look for stray semicolons.
** Error: (vlib-13069) /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(8571): near "end": syntax error, unexpected end, expecting join or "SystemVerilog keyword 'join_any'" or "SystemVerilog keyword 'join_none'".
** Error: (vlib-13069) /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(8641): near "end": syntax error, unexpected end, expecting join or "SystemVerilog keyword 'join_any'" or "SystemVerilog keyword 'join_none'".
** Error (suppressible): /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(8658): (vlib-2388) 'addr' already declared in this scope (#ublk#135011090#7966).
** Error (suppressible): /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(8664): (vlib-2388) 'rdrsp' already declared in this scope (#ublk#135011090#7966).
** Error (suppressible): /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(8665): (vlib-2388) 'rd_id' already declared in this scope (#ublk#135011090#7966).
** Error (suppressible): /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(8666): (vlib-2388) 'siz' already declared in this scope (#ublk#135011090#7966).
** Error (suppressible): /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(8667): (vlib-2388) 'burst' already declared in this scope (#ublk#135011090#7966).
** Error (suppressible): /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(8668): (vlib-2388) 'lck' already declared in this scope (#ublk#135011090#7966).
** Error (suppressible): /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(8669): (vlib-2388) 'cache' already declared in this scope (#ublk#135011090#7966).
** Error (suppressible): /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(8670): (vlib-2388) 'prot' already declared in this scope (#ublk#135011090#7966).
** Error (suppressible): /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(8672): (vlib-2388) 'trnsfr_lngth' already declared in this scope (#ublk#135011090#7966).
** Error (suppressible): /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(8675): (vlib-2388) 'i' already declared in this scope (#ublk#135011090#7966).
** Error: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(8678): Illegal declaration after the statement near line '8656'.  Declarations must precede statements.  Look for stray semicolons.
** Error: (vlib-13069) /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(8729): near "end": syntax error, unexpected end, expecting join or "SystemVerilog keyword 'join_any'" or "SystemVerilog keyword 'join_none'".
** Error: (vlib-13069) /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(8745): near "endtask": syntax error, unexpected endtask.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(10318)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_local_params.sv(10): Illegal declaration after the statement near line '10279'.  Declarations must precede statements.  Look for stray semicolons.
** Error: (vlib-13069) ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(10318)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_local_params.sv(18): near "endfunction": syntax error, unexpected endfunction.
** Error: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(10320): Illegal declaration after the statement near line '21'.  Declarations must precede statements.  Look for stray semicolons.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(16): Illegal declaration after the statement near line '11686'.  Declarations must precede statements.  Look for stray semicolons.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(23): LHS in procedural continuous assignment may not be a net: EMIOCAN1PHYTX.
** Error: (vlib-13069) ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(24): near "always": syntax error, unexpected always.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(76): LHS in procedural continuous assignment may not be a net: EMIOENET0DMATXENDTOG.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(77): LHS in procedural continuous assignment may not be a net: EMIOENET0GEMTSUTIMERCNT.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(78): LHS in procedural continuous assignment may not be a net: EMIOENET0GMIITXD.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(79): LHS in procedural continuous assignment may not be a net: EMIOENET0GMIITXEN.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(80): LHS in procedural continuous assignment may not be a net: EMIOENET0GMIITXER.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(81): LHS in procedural continuous assignment may not be a net: EMIOENET0MDIOMDC.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(82): LHS in procedural continuous assignment may not be a net: EMIOENET0MDIOO.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(83): LHS in procedural continuous assignment may not be a net: EMIOENET0MDIOTN.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(84): LHS in procedural continuous assignment may not be a net: EMIOENET0RXWDATA.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(85): LHS in procedural continuous assignment may not be a net: EMIOENET0RXWEOP.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(86): LHS in procedural continuous assignment may not be a net: EMIOENET0RXWERR.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(87): LHS in procedural continuous assignment may not be a net: EMIOENET0RXWFLUSH.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(88): LHS in procedural continuous assignment may not be a net: EMIOENET0RXWSOP.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(89): LHS in procedural continuous assignment may not be a net: EMIOENET0RXWSTATUS.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(90): LHS in procedural continuous assignment may not be a net: EMIOENET0RXWWR.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(91): LHS in procedural continuous assignment may not be a net: EMIOENET0SPEEDMODE.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(92): LHS in procedural continuous assignment may not be a net: EMIOENET0TXRRD.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(93): LHS in procedural continuous assignment may not be a net: EMIOENET0TXRSTATUS.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(94): LHS in procedural continuous assignment may not be a net: EMIOGEM0DELAYREQRX.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(95): LHS in procedural continuous assignment may not be a net: EMIOGEM0DELAYREQTX.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(96): LHS in procedural continuous assignment may not be a net: EMIOGEM0PDELAYREQRX.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(97): LHS in procedural continuous assignment may not be a net: EMIOGEM0PDELAYREQTX.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(98): LHS in procedural continuous assignment may not be a net: EMIOGEM0PDELAYRESPRX.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(99): LHS in procedural continuous assignment may not be a net: EMIOGEM0PDELAYRESPTX.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(100): LHS in procedural continuous assignment may not be a net: EMIOGEM0RXSOF.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(101): LHS in procedural continuous assignment may not be a net: EMIOGEM0SYNCFRAMERX.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(102): LHS in procedural continuous assignment may not be a net: EMIOGEM0SYNCFRAMETX.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(103): LHS in procedural continuous assignment may not be a net: EMIOGEM0TSUTIMERCMPVAL.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(104): LHS in procedural continuous assignment may not be a net: EMIOGEM0TXRFIXEDLAT.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(105): LHS in procedural continuous assignment may not be a net: EMIOGEM0TXSOF.
** Error: (vlib-13069) ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(107): near "always": syntax error, unexpected always.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(152): LHS in procedural continuous assignment may not be a net: EMIOENET1DMATXENDTOG.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(153): LHS in procedural continuous assignment may not be a net: EMIOENET1GMIITXD.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(154): LHS in procedural continuous assignment may not be a net: EMIOENET1GMIITXEN.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(155): LHS in procedural continuous assignment may not be a net: EMIOENET1GMIITXER.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(156): LHS in procedural continuous assignment may not be a net: EMIOENET1MDIOMDC.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(157): LHS in procedural continuous assignment may not be a net: EMIOENET1MDIOO.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(158): LHS in procedural continuous assignment may not be a net: EMIOENET1MDIOTN.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(159): LHS in procedural continuous assignment may not be a net: EMIOENET1RXWDATA.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(160): LHS in procedural continuous assignment may not be a net: EMIOENET1RXWEOP.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(161): LHS in procedural continuous assignment may not be a net: EMIOENET1RXWERR.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(162): LHS in procedural continuous assignment may not be a net: EMIOENET1RXWFLUSH.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(163): LHS in procedural continuous assignment may not be a net: EMIOENET1RXWSOP.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(164): LHS in procedural continuous assignment may not be a net: EMIOENET1RXWSTATUS.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(165): LHS in procedural continuous assignment may not be a net: EMIOENET1RXWWR.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(166): LHS in procedural continuous assignment may not be a net: EMIOENET1SPEEDMODE.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(167): LHS in procedural continuous assignment may not be a net: EMIOENET1TXRRD.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(168): LHS in procedural continuous assignment may not be a net: EMIOENET1TXRSTATUS.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(169): LHS in procedural continuous assignment may not be a net: EMIOGEM1DELAYREQRX.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(170): LHS in procedural continuous assignment may not be a net: EMIOGEM1DELAYREQTX.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(171): LHS in procedural continuous assignment may not be a net: EMIOGEM1PDELAYREQRX.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(172): LHS in procedural continuous assignment may not be a net: EMIOGEM1PDELAYREQTX.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(173): LHS in procedural continuous assignment may not be a net: EMIOGEM1PDELAYRESPRX.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(174): LHS in procedural continuous assignment may not be a net: EMIOGEM1PDELAYRESPTX.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(175): LHS in procedural continuous assignment may not be a net: EMIOGEM1RXSOF.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(176): LHS in procedural continuous assignment may not be a net: EMIOGEM1SYNCFRAMERX.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(177): LHS in procedural continuous assignment may not be a net: EMIOGEM1SYNCFRAMETX.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(178): LHS in procedural continuous assignment may not be a net: EMIOGEM1TSUTIMERCMPVAL.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(179): LHS in procedural continuous assignment may not be a net: EMIOGEM1TXRFIXEDLAT.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(180): LHS in procedural continuous assignment may not be a net: EMIOGEM1TXSOF.
** Error: (vlib-13069) ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(182): near "always": syntax error, unexpected always.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(227): LHS in procedural continuous assignment may not be a net: EMIOENET2DMATXENDTOG.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(228): LHS in procedural continuous assignment may not be a net: EMIOENET2GMIITXD.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(229): LHS in procedural continuous assignment may not be a net: EMIOENET2GMIITXEN.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(230): LHS in procedural continuous assignment may not be a net: EMIOENET2GMIITXER.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(231): LHS in procedural continuous assignment may not be a net: EMIOENET2MDIOMDC.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(232): LHS in procedural continuous assignment may not be a net: EMIOENET2MDIOO.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(233): LHS in procedural continuous assignment may not be a net: EMIOENET2MDIOTN.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(234): LHS in procedural continuous assignment may not be a net: EMIOENET2RXWDATA.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(235): LHS in procedural continuous assignment may not be a net: EMIOENET2RXWEOP.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(236): LHS in procedural continuous assignment may not be a net: EMIOENET2RXWERR.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(237): LHS in procedural continuous assignment may not be a net: EMIOENET2RXWFLUSH.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(238): LHS in procedural continuous assignment may not be a net: EMIOENET2RXWSOP.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(239): LHS in procedural continuous assignment may not be a net: EMIOENET2RXWSTATUS.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(240): LHS in procedural continuous assignment may not be a net: EMIOENET2RXWWR.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(241): LHS in procedural continuous assignment may not be a net: EMIOENET2SPEEDMODE.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(242): LHS in procedural continuous assignment may not be a net: EMIOENET2TXRRD.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(243): LHS in procedural continuous assignment may not be a net: EMIOENET2TXRSTATUS.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(244): LHS in procedural continuous assignment may not be a net: EMIOGEM2DELAYREQRX.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(245): LHS in procedural continuous assignment may not be a net: EMIOGEM2DELAYREQTX.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(246): LHS in procedural continuous assignment may not be a net: EMIOGEM2PDELAYREQRX.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(247): LHS in procedural continuous assignment may not be a net: EMIOGEM2PDELAYREQTX.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(248): LHS in procedural continuous assignment may not be a net: EMIOGEM2PDELAYRESPRX.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(249): LHS in procedural continuous assignment may not be a net: EMIOGEM2PDELAYRESPTX.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(250): LHS in procedural continuous assignment may not be a net: EMIOGEM2RXSOF.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(251): LHS in procedural continuous assignment may not be a net: EMIOGEM2SYNCFRAMERX.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(252): LHS in procedural continuous assignment may not be a net: EMIOGEM2SYNCFRAMETX.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(253): LHS in procedural continuous assignment may not be a net: EMIOGEM2TSUTIMERCMPVAL.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(254): LHS in procedural continuous assignment may not be a net: EMIOGEM2TXRFIXEDLAT.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(255): LHS in procedural continuous assignment may not be a net: EMIOGEM2TXSOF.
** Error: (vlib-13069) ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(257): near "always": syntax error, unexpected always.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(302): LHS in procedural continuous assignment may not be a net: EMIOENET3DMATXENDTOG.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(303): LHS in procedural continuous assignment may not be a net: EMIOENET3GMIITXD.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(304): LHS in procedural continuous assignment may not be a net: EMIOENET3GMIITXEN.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(305): LHS in procedural continuous assignment may not be a net: EMIOENET3GMIITXER.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(306): LHS in procedural continuous assignment may not be a net: EMIOENET3MDIOMDC.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(307): LHS in procedural continuous assignment may not be a net: EMIOENET3MDIOO.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(308): LHS in procedural continuous assignment may not be a net: EMIOENET3MDIOTN.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(309): LHS in procedural continuous assignment may not be a net: EMIOENET3RXWDATA.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(310): LHS in procedural continuous assignment may not be a net: EMIOENET3RXWEOP.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(311): LHS in procedural continuous assignment may not be a net: EMIOENET3RXWERR.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(312): LHS in procedural continuous assignment may not be a net: EMIOENET3RXWFLUSH.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(313): LHS in procedural continuous assignment may not be a net: EMIOENET3RXWSOP.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(314): LHS in procedural continuous assignment may not be a net: EMIOENET3RXWSTATUS.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(315): LHS in procedural continuous assignment may not be a net: EMIOENET3RXWWR.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(316): LHS in procedural continuous assignment may not be a net: EMIOENET3SPEEDMODE.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(317): LHS in procedural continuous assignment may not be a net: EMIOENET3TXRRD.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(318): LHS in procedural continuous assignment may not be a net: EMIOENET3TXRSTATUS.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(319): LHS in procedural continuous assignment may not be a net: EMIOGEM3DELAYREQRX.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(320): LHS in procedural continuous assignment may not be a net: EMIOGEM3DELAYREQTX.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(321): LHS in procedural continuous assignment may not be a net: EMIOGEM3PDELAYREQRX.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(322): LHS in procedural continuous assignment may not be a net: EMIOGEM3PDELAYREQTX.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(323): LHS in procedural continuous assignment may not be a net: EMIOGEM3PDELAYRESPRX.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(324): LHS in procedural continuous assignment may not be a net: EMIOGEM3PDELAYRESPTX.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(325): LHS in procedural continuous assignment may not be a net: EMIOGEM3RXSOF.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(326): LHS in procedural continuous assignment may not be a net: EMIOGEM3SYNCFRAMERX.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(327): LHS in procedural continuous assignment may not be a net: EMIOGEM3SYNCFRAMETX.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(328): LHS in procedural continuous assignment may not be a net: EMIOGEM3TSUTIMERCMPVAL.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(329): LHS in procedural continuous assignment may not be a net: EMIOGEM3TXRFIXEDLAT.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(330): LHS in procedural continuous assignment may not be a net: EMIOGEM3TXSOF.
** Error: (vlib-13069) ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(332): near "always": syntax error, unexpected always.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(339): LHS in procedural continuous assignment may not be a net: EMIOGPIOTN.
** Error: (vlib-13069) ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(341): near "always": syntax error, unexpected always.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(374): LHS in procedural continuous assignment may not be a net: EMIOI2C0SCLTN.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(375): LHS in procedural continuous assignment may not be a net: EMIOI2C0SDAO.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(376): LHS in procedural continuous assignment may not be a net: EMIOI2C0SDATN.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(377): LHS in procedural continuous assignment may not be a net: EMIOI2C1SCLO.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(378): LHS in procedural continuous assignment may not be a net: EMIOI2C1SCLTN.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(379): LHS in procedural continuous assignment may not be a net: EMIOI2C1SDAO.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(380): LHS in procedural continuous assignment may not be a net: EMIOI2C1SDATN.
** Error: (vlib-13069) ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(382): near "always": syntax error, unexpected always.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(407): LHS in procedural continuous assignment may not be a net: EMIOSDIO0BUSVOLT.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(408): LHS in procedural continuous assignment may not be a net: EMIOSDIO0CLKOUT.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(409): LHS in procedural continuous assignment may not be a net: EMIOSDIO0CMDENA.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(410): LHS in procedural continuous assignment may not be a net: EMIOSDIO0CMDOUT.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(411): LHS in procedural continuous assignment may not be a net: EMIOSDIO0DATAENA.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(412): LHS in procedural continuous assignment may not be a net: EMIOSDIO0DATAOUT.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(413): LHS in procedural continuous assignment may not be a net: EMIOSDIO0LEDCONTROL.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(414): LHS in procedural continuous assignment may not be a net: EMIOSDIO1BUSPOWER.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(415): LHS in procedural continuous assignment may not be a net: EMIOSDIO1BUSVOLT.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(416): LHS in procedural continuous assignment may not be a net: EMIOSDIO1CLKOUT.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(417): LHS in procedural continuous assignment may not be a net: EMIOSDIO1CMDENA.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(418): LHS in procedural continuous assignment may not be a net: EMIOSDIO1CMDOUT.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(419): LHS in procedural continuous assignment may not be a net: EMIOSDIO1DATAENA.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(420): LHS in procedural continuous assignment may not be a net: EMIOSDIO1DATAOUT.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(421): LHS in procedural continuous assignment may not be a net: EMIOSDIO1LEDCONTROL.
** Error: (vlib-13069) ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(423): near "always": syntax error, unexpected always.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(444): LHS in procedural continuous assignment may not be a net: EMIOSPI0MOTN.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(445): LHS in procedural continuous assignment may not be a net: EMIOSPI0SCLKO.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(446): LHS in procedural continuous assignment may not be a net: EMIOSPI0SCLKTN.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(447): LHS in procedural continuous assignment may not be a net: EMIOSPI0SO.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(448): LHS in procedural continuous assignment may not be a net: EMIOSPI0SSNTN.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(449): LHS in procedural continuous assignment may not be a net: EMIOSPI0SSON.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(450): LHS in procedural continuous assignment may not be a net: EMIOSPI0STN.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(451): LHS in procedural continuous assignment may not be a net: EMIOSPI1MO.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(452): LHS in procedural continuous assignment may not be a net: EMIOSPI1MOTN.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(453): LHS in procedural continuous assignment may not be a net: EMIOSPI1SCLKO.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(454): LHS in procedural continuous assignment may not be a net: EMIOSPI1SCLKTN.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(455): LHS in procedural continuous assignment may not be a net: EMIOSPI1SO.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(456): LHS in procedural continuous assignment may not be a net: EMIOSPI1SSNTN.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(457): LHS in procedural continuous assignment may not be a net: EMIOSPI1SSON.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(458): LHS in procedural continuous assignment may not be a net: EMIOSPI1STN.
** Error: (vlib-13069) ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(460): near "always": syntax error, unexpected always.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(473): LHS in procedural continuous assignment may not be a net: EMIOTTC1WAVEO.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(474): LHS in procedural continuous assignment may not be a net: EMIOTTC2WAVEO.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(475): LHS in procedural continuous assignment may not be a net: EMIOTTC3WAVEO.
** Error: (vlib-13069) ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(477): near "always": syntax error, unexpected always.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(502): LHS in procedural continuous assignment may not be a net: EMIOUART0RTSN.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(503): LHS in procedural continuous assignment may not be a net: EMIOUART0TX.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(504): LHS in procedural continuous assignment may not be a net: EMIOUART1DTRN.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(505): LHS in procedural continuous assignment may not be a net: EMIOUART1RTSN.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(506): LHS in procedural continuous assignment may not be a net: EMIOUART1TX.
** Error: (vlib-13069) ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(508): near "always": syntax error, unexpected always.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(517): LHS in procedural continuous assignment may not be a net: EMIOWDT1RSTO.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(519): LHS in procedural continuous assignment may not be a net: ADMA2PLCACK.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(520): LHS in procedural continuous assignment may not be a net: ADMA2PLTVLD.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(521): LHS in procedural continuous assignment may not be a net: APLLTESTCLKOUT.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(522): LHS in procedural continuous assignment may not be a net: BSCANTDO.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(523): LHS in procedural continuous assignment may not be a net: DBGPATHFIFOBYPASS.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(524): LHS in procedural continuous assignment may not be a net: DDRDTO.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(525): LHS in procedural continuous assignment may not be a net: DPAUDIOREFCLK.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(526): LHS in procedural continuous assignment may not be a net: DPAUXDATAOEN.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(527): LHS in procedural continuous assignment may not be a net: DPAUXDATAOUT.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(528): LHS in procedural continuous assignment may not be a net: DPLIVEVIDEODEOUT.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(529): LHS in procedural continuous assignment may not be a net: DPLLTESTCLKOUT.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(530): LHS in procedural continuous assignment may not be a net: DPMAXISMIXEDAUDIOTDATA.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(531): LHS in procedural continuous assignment may not be a net: DPMAXISMIXEDAUDIOTID.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(532): LHS in procedural continuous assignment may not be a net: DPMAXISMIXEDAUDIOTVALID.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(533): LHS in procedural continuous assignment may not be a net: DPSAXISAUDIOTREADY.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(534): LHS in procedural continuous assignment may not be a net: DPVIDEOOUTHSYNC.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(535): LHS in procedural continuous assignment may not be a net: DPVIDEOOUTPIXEL1.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(536): LHS in procedural continuous assignment may not be a net: DPVIDEOOUTVSYNC.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(537): LHS in procedural continuous assignment may not be a net: DPVIDEOREFCLK.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(538): LHS in procedural continuous assignment may not be a net: FMIOCHARAFIFSFPDTESTOUTPUT.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(539): LHS in procedural continuous assignment may not be a net: FMIOCHARAFIFSLPDTESTOUTPUT.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(540): LHS in procedural continuous assignment may not be a net: FMIOCHARGEMTESTOUTPUT.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(541): LHS in procedural continuous assignment may not be a net: FMIOGEMTSUCLKTOPLBUFG.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(542): LHS in procedural continuous assignment may not be a net: FMIOGEM0FIFORXCLKTOPLBUFG.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(543): LHS in procedural continuous assignment may not be a net: FMIOGEM0FIFOTXCLKTOPLBUFG.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(544): LHS in procedural continuous assignment may not be a net: FMIOGEM1FIFORXCLKTOPLBUFG.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(545): LHS in procedural continuous assignment may not be a net: FMIOGEM1FIFOTXCLKTOPLBUFG.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(546): LHS in procedural continuous assignment may not be a net: FMIOGEM2FIFORXCLKTOPLBUFG.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(547): LHS in procedural continuous assignment may not be a net: FMIOGEM2FIFOTXCLKTOPLBUFG.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(548): LHS in procedural continuous assignment may not be a net: FMIOGEM3FIFORXCLKTOPLBUFG.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(549): LHS in procedural continuous assignment may not be a net: FMIOGEM3FIFOTXCLKTOPLBUFG.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(550): LHS in procedural continuous assignment may not be a net: FMIOSD0DLLTESTOUT.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(551): LHS in procedural continuous assignment may not be a net: FMIOSD1DLLTESTOUT.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(552): LHS in procedural continuous assignment may not be a net: FMIOTESTIOCHARSCANOUT.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(553): LHS in procedural continuous assignment may not be a net: FPDPLLTESTOUT.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(554): LHS in procedural continuous assignment may not be a net: FPDPLSPARE0OUT.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(555): LHS in procedural continuous assignment may not be a net: FPDPLSPARE1OUT.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(556): LHS in procedural continuous assignment may not be a net: FPDPLSPARE2OUT.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(557): LHS in procedural continuous assignment may not be a net: FPDPLSPARE3OUT.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(558): LHS in procedural continuous assignment may not be a net: FPDPLSPARE4OUT.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(559): LHS in procedural continuous assignment may not be a net: FTMGPO.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(560): LHS in procedural continuous assignment may not be a net: GDMA2PLCACK.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(561): LHS in procedural continuous assignment may not be a net: GDMA2PLTVLD.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(562): LHS in procedural continuous assignment may not be a net: IOCHARAUDIOOUTTESTDATA.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(563): LHS in procedural continuous assignment may not be a net: IOCHARVIDEOOUTTESTDATA.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(564): LHS in procedural continuous assignment may not be a net: IOPLLTESTCLKOUT.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(565): LHS in procedural continuous assignment may not be a net: LPDPLLTESTOUT.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(566): LHS in procedural continuous assignment may not be a net: LPDPLSPARE0OUT.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(567): LHS in procedural continuous assignment may not be a net: LPDPLSPARE1OUT.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(568): LHS in procedural continuous assignment may not be a net: LPDPLSPARE2OUT.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(569): LHS in procedural continuous assignment may not be a net: LPDPLSPARE3OUT.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(570): LHS in procedural continuous assignment may not be a net: LPDPLSPARE4OUT.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(571): LHS in procedural continuous assignment may not be a net: OAFECMNCALIBCOMPOUT.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(572): LHS in procedural continuous assignment may not be a net: OAFEPGAVDDCR.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(573): LHS in procedural continuous assignment may not be a net: OAFEPGAVDDIO.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(574): LHS in procedural continuous assignment may not be a net: OAFEPGDVDDCR.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(575): LHS in procedural continuous assignment may not be a net: OAFEPGSTATICAVDDCR.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(576): LHS in procedural continuous assignment may not be a net: OAFEPGSTATICAVDDIO.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(577): LHS in procedural continuous assignment may not be a net: OAFEPLLCLKSYMHS.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(578): LHS in procedural continuous assignment may not be a net: OAFEPLLDCOCOUNT.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(579): LHS in procedural continuous assignment may not be a net: OAFEPLLFBCLKFRAC.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(580): LHS in procedural continuous assignment may not be a net: OAFERXHSRXCLOCKSTOPACK.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(581): LHS in procedural continuous assignment may not be a net: OAFERXPIPELFPSBCNRXELECIDLE.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(582): LHS in procedural continuous assignment may not be a net: OAFERXPIPESIGDET.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(583): LHS in procedural continuous assignment may not be a net: OAFERXSYMBOL.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(584): LHS in procedural continuous assignment may not be a net: OAFERXSYMBOLCLKBY2.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(585): LHS in procedural continuous assignment may not be a net: OAFERXUPHYRXCALIBDONE.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(586): LHS in procedural continuous assignment may not be a net: OAFERXUPHYSAVECALCODE.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(587): LHS in procedural continuous assignment may not be a net: OAFERXUPHYSAVECALCODEDATA.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(588): LHS in procedural continuous assignment may not be a net: OAFERXUPHYSTARTLOOPBUF.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(589): LHS in procedural continuous assignment may not be a net: OAFETXDIGRESETRELACK.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(590): LHS in procedural continuous assignment may not be a net: OAFETXPIPETXDNRXDET.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(591): LHS in procedural continuous assignment may not be a net: OAFETXPIPETXDPRXDET.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(592): LHS in procedural continuous assignment may not be a net: ODBGL0PHYSTATUS.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(593): LHS in procedural continuous assignment may not be a net: ODBGL0POWERDOWN.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(594): LHS in procedural continuous assignment may not be a net: ODBGL0RATE.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(595): LHS in procedural continuous assignment may not be a net: ODBGL0RSTB.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(596): LHS in procedural continuous assignment may not be a net: ODBGL0RXCLK.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(597): LHS in procedural continuous assignment may not be a net: ODBGL0RXDATA.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(598): LHS in procedural continuous assignment may not be a net: ODBGL0RXDATAK.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(599): LHS in procedural continuous assignment may not be a net: ODBGL0RXELECIDLE.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(600): LHS in procedural continuous assignment may not be a net: ODBGL0RXPOLARITY.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(601): LHS in procedural continuous assignment may not be a net: ODBGL0RXSGMIIENCDET.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(602): LHS in procedural continuous assignment may not be a net: ODBGL0RXSTATUS.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(603): LHS in procedural continuous assignment may not be a net: ODBGL0RXVALID.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(604): LHS in procedural continuous assignment may not be a net: ODBGL0SATACORECLOCKREADY.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(605): LHS in procedural continuous assignment may not be a net: ODBGL0SATACOREREADY.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(606): LHS in procedural continuous assignment may not be a net: ODBGL0SATACORERXDATA.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(607): LHS in procedural continuous assignment may not be a net: ODBGL0SATACORERXDATAVALID.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(608): LHS in procedural continuous assignment may not be a net: ODBGL0SATACORERXSIGNALDET.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(609): LHS in procedural continuous assignment may not be a net: ODBGL0SATAPHYCTRLPARTIAL.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(610): LHS in procedural continuous assignment may not be a net: ODBGL0SATAPHYCTRLRESET.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(611): LHS in procedural continuous assignment may not be a net: ODBGL0SATAPHYCTRLRXRATE.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(612): LHS in procedural continuous assignment may not be a net: ODBGL0SATAPHYCTRLRXRST.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(613): LHS in procedural continuous assignment may not be a net: ODBGL0SATAPHYCTRLSLUMBER.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(614): LHS in procedural continuous assignment may not be a net: ODBGL0SATAPHYCTRLTXDATA.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(615): LHS in procedural continuous assignment may not be a net: ODBGL0SATAPHYCTRLTXIDLE.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(616): LHS in procedural continuous assignment may not be a net: ODBGL0SATAPHYCTRLTXRATE.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(617): LHS in procedural continuous assignment may not be a net: ODBGL0SATAPHYCTRLTXRST.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(618): LHS in procedural continuous assignment may not be a net: ODBGL0TXCLK.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(619): LHS in procedural continuous assignment may not be a net: ODBGL0TXDATA.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(620): LHS in procedural continuous assignment may not be a net: ODBGL0TXDATAK.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(621): LHS in procedural continuous assignment may not be a net: ODBGL0TXDETRXLPBACK.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(622): LHS in procedural continuous assignment may not be a net: ODBGL0TXELECIDLE.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(623): LHS in procedural continuous assignment may not be a net: ODBGL0TXSGMIIEWRAP.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(624): LHS in procedural continuous assignment may not be a net: ODBGL1PHYSTATUS.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(625): LHS in procedural continuous assignment may not be a net: ODBGL1POWERDOWN.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(626): LHS in procedural continuous assignment may not be a net: ODBGL1RATE.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(627): LHS in procedural continuous assignment may not be a net: ODBGL1RSTB.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(628): LHS in procedural continuous assignment may not be a net: ODBGL1RXCLK.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(629): LHS in procedural continuous assignment may not be a net: ODBGL1RXDATA.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(630): LHS in procedural continuous assignment may not be a net: ODBGL1RXDATAK.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(631): LHS in procedural continuous assignment may not be a net: ODBGL1RXELECIDLE.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(632): LHS in procedural continuous assignment may not be a net: ODBGL1RXPOLARITY.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(633): LHS in procedural continuous assignment may not be a net: ODBGL1RXSGMIIENCDET.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(634): LHS in procedural continuous assignment may not be a net: ODBGL1RXSTATUS.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(635): LHS in procedural continuous assignment may not be a net: ODBGL1RXVALID.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(636): LHS in procedural continuous assignment may not be a net: ODBGL1SATACORECLOCKREADY.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(637): LHS in procedural continuous assignment may not be a net: ODBGL1SATACOREREADY.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(638): LHS in procedural continuous assignment may not be a net: ODBGL1SATACORERXDATA.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(639): LHS in procedural continuous assignment may not be a net: ODBGL1SATACORERXDATAVALID.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(640): LHS in procedural continuous assignment may not be a net: ODBGL1SATACORERXSIGNALDET.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(641): LHS in procedural continuous assignment may not be a net: ODBGL1SATAPHYCTRLPARTIAL.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(642): LHS in procedural continuous assignment may not be a net: ODBGL1SATAPHYCTRLRESET.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(643): LHS in procedural continuous assignment may not be a net: ODBGL1SATAPHYCTRLRXRATE.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(644): LHS in procedural continuous assignment may not be a net: ODBGL1SATAPHYCTRLRXRST.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(645): LHS in procedural continuous assignment may not be a net: ODBGL1SATAPHYCTRLSLUMBER.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(646): LHS in procedural continuous assignment may not be a net: ODBGL1SATAPHYCTRLTXDATA.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(647): LHS in procedural continuous assignment may not be a net: ODBGL1SATAPHYCTRLTXIDLE.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(648): LHS in procedural continuous assignment may not be a net: ODBGL1SATAPHYCTRLTXRATE.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(649): LHS in procedural continuous assignment may not be a net: ODBGL1SATAPHYCTRLTXRST.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(650): LHS in procedural continuous assignment may not be a net: ODBGL1TXCLK.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(651): LHS in procedural continuous assignment may not be a net: ODBGL1TXDATA.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(652): LHS in procedural continuous assignment may not be a net: ODBGL1TXDATAK.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(653): LHS in procedural continuous assignment may not be a net: ODBGL1TXDETRXLPBACK.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(654): LHS in procedural continuous assignment may not be a net: ODBGL1TXELECIDLE.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(655): LHS in procedural continuous assignment may not be a net: ODBGL1TXSGMIIEWRAP.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(656): LHS in procedural continuous assignment may not be a net: ODBGL2PHYSTATUS.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(657): LHS in procedural continuous assignment may not be a net: ODBGL2POWERDOWN.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(658): LHS in procedural continuous assignment may not be a net: ODBGL2RATE.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(659): LHS in procedural continuous assignment may not be a net: ODBGL2RSTB.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(660): LHS in procedural continuous assignment may not be a net: ODBGL2RXCLK.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(661): LHS in procedural continuous assignment may not be a net: ODBGL2RXDATA.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(662): LHS in procedural continuous assignment may not be a net: ODBGL2RXDATAK.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(663): LHS in procedural continuous assignment may not be a net: ODBGL2RXELECIDLE.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(664): LHS in procedural continuous assignment may not be a net: ODBGL2RXPOLARITY.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(665): LHS in procedural continuous assignment may not be a net: ODBGL2RXSGMIIENCDET.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(666): LHS in procedural continuous assignment may not be a net: ODBGL2RXSTATUS.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(667): LHS in procedural continuous assignment may not be a net: ODBGL2RXVALID.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(668): LHS in procedural continuous assignment may not be a net: ODBGL2SATACORECLOCKREADY.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(669): LHS in procedural continuous assignment may not be a net: ODBGL2SATACOREREADY.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(670): LHS in procedural continuous assignment may not be a net: ODBGL2SATACORERXDATA.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(671): LHS in procedural continuous assignment may not be a net: ODBGL2SATACORERXDATAVALID.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(672): LHS in procedural continuous assignment may not be a net: ODBGL2SATACORERXSIGNALDET.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(673): LHS in procedural continuous assignment may not be a net: ODBGL2SATAPHYCTRLPARTIAL.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(674): LHS in procedural continuous assignment may not be a net: ODBGL2SATAPHYCTRLRESET.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(675): LHS in procedural continuous assignment may not be a net: ODBGL2SATAPHYCTRLRXRATE.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(676): LHS in procedural continuous assignment may not be a net: ODBGL2SATAPHYCTRLRXRST.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(677): LHS in procedural continuous assignment may not be a net: ODBGL2SATAPHYCTRLSLUMBER.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(678): LHS in procedural continuous assignment may not be a net: ODBGL2SATAPHYCTRLTXDATA.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(679): LHS in procedural continuous assignment may not be a net: ODBGL2SATAPHYCTRLTXIDLE.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(680): LHS in procedural continuous assignment may not be a net: ODBGL2SATAPHYCTRLTXRATE.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(681): LHS in procedural continuous assignment may not be a net: ODBGL2SATAPHYCTRLTXRST.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(682): LHS in procedural continuous assignment may not be a net: ODBGL2TXCLK.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(683): LHS in procedural continuous assignment may not be a net: ODBGL2TXDATA.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(684): LHS in procedural continuous assignment may not be a net: ODBGL2TXDATAK.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(685): LHS in procedural continuous assignment may not be a net: ODBGL2TXDETRXLPBACK.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(686): LHS in procedural continuous assignment may not be a net: ODBGL2TXELECIDLE.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(687): LHS in procedural continuous assignment may not be a net: ODBGL2TXSGMIIEWRAP.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(688): LHS in procedural continuous assignment may not be a net: ODBGL3PHYSTATUS.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(689): LHS in procedural continuous assignment may not be a net: ODBGL3POWERDOWN.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(690): LHS in procedural continuous assignment may not be a net: ODBGL3RATE.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(691): LHS in procedural continuous assignment may not be a net: ODBGL3RSTB.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(692): LHS in procedural continuous assignment may not be a net: ODBGL3RXCLK.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(693): LHS in procedural continuous assignment may not be a net: ODBGL3RXDATA.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(694): LHS in procedural continuous assignment may not be a net: ODBGL3RXDATAK.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(695): LHS in procedural continuous assignment may not be a net: ODBGL3RXELECIDLE.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(696): LHS in procedural continuous assignment may not be a net: ODBGL3RXPOLARITY.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(697): LHS in procedural continuous assignment may not be a net: ODBGL3RXSGMIIENCDET.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(698): LHS in procedural continuous assignment may not be a net: ODBGL3RXSTATUS.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(699): LHS in procedural continuous assignment may not be a net: ODBGL3RXVALID.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(700): LHS in procedural continuous assignment may not be a net: ODBGL3SATACORECLOCKREADY.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(701): LHS in procedural continuous assignment may not be a net: ODBGL3SATACOREREADY.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(702): LHS in procedural continuous assignment may not be a net: ODBGL3SATACORERXDATA.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(703): LHS in procedural continuous assignment may not be a net: ODBGL3SATACORERXDATAVALID.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(704): LHS in procedural continuous assignment may not be a net: ODBGL3SATACORERXSIGNALDET.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(705): LHS in procedural continuous assignment may not be a net: ODBGL3SATAPHYCTRLPARTIAL.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(706): LHS in procedural continuous assignment may not be a net: ODBGL3SATAPHYCTRLRESET.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(707): LHS in procedural continuous assignment may not be a net: ODBGL3SATAPHYCTRLRXRATE.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(708): LHS in procedural continuous assignment may not be a net: ODBGL3SATAPHYCTRLRXRST.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(709): LHS in procedural continuous assignment may not be a net: ODBGL3SATAPHYCTRLSLUMBER.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(710): LHS in procedural continuous assignment may not be a net: ODBGL3SATAPHYCTRLTXDATA.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(711): LHS in procedural continuous assignment may not be a net: ODBGL3SATAPHYCTRLTXIDLE.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(712): LHS in procedural continuous assignment may not be a net: ODBGL3SATAPHYCTRLTXRATE.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(713): LHS in procedural continuous assignment may not be a net: ODBGL3SATAPHYCTRLTXRST.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(714): LHS in procedural continuous assignment may not be a net: ODBGL3TXCLK.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(715): LHS in procedural continuous assignment may not be a net: ODBGL3TXDATA.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(716): LHS in procedural continuous assignment may not be a net: ODBGL3TXDATAK.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(717): LHS in procedural continuous assignment may not be a net: ODBGL3TXDETRXLPBACK.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(718): LHS in procedural continuous assignment may not be a net: ODBGL3TXELECIDLE.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(719): LHS in procedural continuous assignment may not be a net: ODBGL3TXSGMIIEWRAP.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(720): LHS in procedural continuous assignment may not be a net: OSCRTCCLK.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(721): LHS in procedural continuous assignment may not be a net: PCAPCSB.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(722): LHS in procedural continuous assignment may not be a net: PCAPPR.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(723): LHS in procedural continuous assignment may not be a net: PCAPRDWRB.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(724): LHS in procedural continuous assignment may not be a net: PCAPWDATA.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(725): LHS in procedural continuous assignment may not be a net: PCAPWDATACLK.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(726): LHS in procedural continuous assignment may not be a net: PCFGBOOT.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(727): LHS in procedural continuous assignment may not be a net: PCFGGSR.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(728): LHS in procedural continuous assignment may not be a net: PCFGGTS.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(729): LHS in procedural continuous assignment may not be a net: PCFGINITB.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(730): LHS in procedural continuous assignment may not be a net: PCFGJTAGCFGDISABLE.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(731): LHS in procedural continuous assignment may not be a net: PCFGPORCNT4K.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(732): LHS in procedural continuous assignment may not be a net: PCFGPROG.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(733): LHS in procedural continuous assignment may not be a net: PCFGTCK.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(734): LHS in procedural continuous assignment may not be a net: PCFGTDI.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(735): LHS in procedural continuous assignment may not be a net: PCFGTMS.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(736): LHS in procedural continuous assignment may not be a net: PMUAIBAFIFMFPDREQ.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(737): LHS in procedural continuous assignment may not be a net: PMUAIBAFIFMLPDREQ.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(738): LHS in procedural continuous assignment may not be a net: PMUERRORTOPL.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(739): LHS in procedural continuous assignment may not be a net: PMUPLGPO.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(740): LHS in procedural continuous assignment may not be a net: PSDADDR.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(741): LHS in procedural continuous assignment may not be a net: PSDCLK.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(742): LHS in procedural continuous assignment may not be a net: PSDEN.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(743): LHS in procedural continuous assignment may not be a net: PSDI.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(744): LHS in procedural continuous assignment may not be a net: PSDWE.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(745): LHS in procedural continuous assignment may not be a net: PSPLEVENTO.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(746): LHS in procedural continuous assignment may not be a net: PSPLIRQFPD.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(747): LHS in procedural continuous assignment may not be a net: PSPLIRQLPD.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(748): LHS in procedural continuous assignment may not be a net: PSPLSTANDBYWFE.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(749): LHS in procedural continuous assignment may not be a net: PSPLSTANDBYWFI.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(750): LHS in procedural continuous assignment may not be a net: PSPLSYSOSCCLK.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(751): LHS in procedural continuous assignment may not be a net: PSPLTRACECTL.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(752): LHS in procedural continuous assignment may not be a net: PSPLTRACEDATA.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(753): LHS in procedural continuous assignment may not be a net: PSPLTRIGACK.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(754): LHS in procedural continuous assignment may not be a net: PSPLTRIGGER.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(755): LHS in procedural continuous assignment may not be a net: PSS_ALTO_CORE_PAD_MGTTXN0OUT.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(756): LHS in procedural continuous assignment may not be a net: PSS_ALTO_CORE_PAD_MGTTXN1OUT.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(757): LHS in procedural continuous assignment may not be a net: PSS_ALTO_CORE_PAD_MGTTXN2OUT.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(758): LHS in procedural continuous assignment may not be a net: PSS_ALTO_CORE_PAD_MGTTXN3OUT.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(759): LHS in procedural continuous assignment may not be a net: PSS_ALTO_CORE_PAD_MGTTXP0OUT.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(760): LHS in procedural continuous assignment may not be a net: PSS_ALTO_CORE_PAD_MGTTXP1OUT.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(761): LHS in procedural continuous assignment may not be a net: PSS_ALTO_CORE_PAD_MGTTXP2OUT.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(762): LHS in procedural continuous assignment may not be a net: PSS_ALTO_CORE_PAD_MGTTXP3OUT.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(763): LHS in procedural continuous assignment may not be a net: PSS_ALTO_CORE_PAD_PADO.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(764): LHS in procedural continuous assignment may not be a net: PSTPPLOUT.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(765): LHS in procedural continuous assignment may not be a net: RPLLTESTCLKOUT.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(766): LHS in procedural continuous assignment may not be a net: RPUEVENTO0.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(767): LHS in procedural continuous assignment may not be a net: RPUEVENTO1.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(768): LHS in procedural continuous assignment may not be a net: SACEFPDACADDR.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(769): LHS in procedural continuous assignment may not be a net: SACEFPDACPROT.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(770): LHS in procedural continuous assignment may not be a net: SACEFPDACSNOOP.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(771): LHS in procedural continuous assignment may not be a net: SACEFPDACVALID.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(772): LHS in procedural continuous assignment may not be a net: SACEFPDCDREADY.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(773): LHS in procedural continuous assignment may not be a net: SACEFPDCRREADY.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(774): LHS in procedural continuous assignment may not be a net: SYSMONSENSEFULLVCCPSAUXN.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(775): LHS in procedural continuous assignment may not be a net: SYSMONSENSEFULLVCCPSAUXP.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(776): LHS in procedural continuous assignment may not be a net: SYSMONSENSEFULLVCCPSINTFPN.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(777): LHS in procedural continuous assignment may not be a net: SYSMONSENSEFULLVCCPSINTFPP.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(778): LHS in procedural continuous assignment may not be a net: SYSMONSENSEFULLVCCPSINTLPN.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(779): LHS in procedural continuous assignment may not be a net: SYSMONSENSEFULLVCCPSINTLPP.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(780): LHS in procedural continuous assignment may not be a net: TESTADCOUT.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(781): LHS in procedural continuous assignment may not be a net: TESTAMSOSC.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(782): LHS in procedural continuous assignment may not be a net: TESTBSCANTDO.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(783): LHS in procedural continuous assignment may not be a net: TESTDB.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(784): LHS in procedural continuous assignment may not be a net: TESTDDR2PLDCDSKEWOUT.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(785): LHS in procedural continuous assignment may not be a net: TESTDO.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(786): LHS in procedural continuous assignment may not be a net: TESTDRDY.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(787): LHS in procedural continuous assignment may not be a net: TESTMONDATA.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(788): LHS in procedural continuous assignment may not be a net: TESTPLPLLLOCKOUT.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(789): LHS in procedural continuous assignment may not be a net: TESTPLSCANCHOPPERSO.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(790): LHS in procedural continuous assignment may not be a net: TESTPLSCANEDTOUTAPU.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(791): LHS in procedural continuous assignment may not be a net: TESTPLSCANEDTOUTCPU0.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(792): LHS in procedural continuous assignment may not be a net: TESTPLSCANEDTOUTCPU1.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(793): LHS in procedural continuous assignment may not be a net: TESTPLSCANEDTOUTCPU2.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(794): LHS in procedural continuous assignment may not be a net: TESTPLSCANEDTOUTCPU3.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(795): LHS in procedural continuous assignment may not be a net: TESTPLSCANEDTOUTDDR.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(796): LHS in procedural continuous assignment may not be a net: TESTPLSCANEDTOUTFP.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(797): LHS in procedural continuous assignment may not be a net: TESTPLSCANEDTOUTGPU.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(798): LHS in procedural continuous assignment may not be a net: TESTPLSCANEDTOUTLP.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(799): LHS in procedural continuous assignment may not be a net: TESTPLSCANEDTOUTUSB3.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(800): LHS in procedural continuous assignment may not be a net: TESTPLSCANSLCRCONFIGSO.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(801): LHS in procedural continuous assignment may not be a net: TESTPLSCANSPAREOUT0.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(802): LHS in procedural continuous assignment may not be a net: TESTPLSCANSPAREOUT1.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(803): LHS in procedural continuous assignment may not be a net: TSTRTCCALIBREGOUT.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(804): LHS in procedural continuous assignment may not be a net: TSTRTCOSCCLKOUT.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(805): LHS in procedural continuous assignment may not be a net: TSTRTCOSCCNTRLOUT.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(806): LHS in procedural continuous assignment may not be a net: TSTRTCSECCOUNTEROUT.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(807): LHS in procedural continuous assignment may not be a net: TSTRTCSECONDSRAWINT.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(808): LHS in procedural continuous assignment may not be a net: TSTRTCTICKCOUNTEROUT.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(809): LHS in procedural continuous assignment may not be a net: TSTRTCTIMESETREGOUT.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(810): LHS in procedural continuous assignment may not be a net: UNUSEDTIEHIGH.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(811): LHS in procedural continuous assignment may not be a net: UNUSEDTIELOW.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(812): LHS in procedural continuous assignment may not be a net: VCUPCFGFUSEVCUDISBOT.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(813): LHS in procedural continuous assignment may not be a net: VCUPCFGFUSEVCUDISTOP.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(814): LHS in procedural continuous assignment may not be a net: VPLLTESTCLKOU.
** Error: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11737): Checker 'zynq_ultra_ps_e_vip_v1_0_5_gen_reset' not found.  Instantiation 'gen_rst' must be of a visible checker.
** Error: (vlib-13069) /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11740): near "#": syntax error, unexpected '#'.
** Error: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11836): Checker 'zynq_ultra_ps_e_vip_v1_0_5_ddrc' not found.  Instantiation 'ddrc' must be of a visible checker.
** Error: (vlib-13069) ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11839)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_apis.sv(11): near "task": syntax error, unexpected task.
** Error: (vlib-13069) ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11839)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_apis.sv(42): near "endtask": syntax error, unexpected endtask.
** Error: (vlib-13069) ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11839)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_apis.sv(80): near "endtask": syntax error, unexpected endtask.
** Error: (vlib-13069) ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11839)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_apis.sv(118): near "endtask": syntax error, unexpected endtask.
** Error: (vlib-13069) ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11839)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_apis.sv(139): near "endtask": syntax error, unexpected endtask.
** Error: (vlib-13069) ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11839)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_apis.sv(160): near "endtask": syntax error, unexpected endtask.
** Error: (vlib-13069) ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11839)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_apis.sv(181): near "endtask": syntax error, unexpected endtask.
** Error: (vlib-13069) ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11839)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_apis.sv(192): near "endtask": syntax error, unexpected endtask.
** Error: (vlib-13069) ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11839)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_apis.sv(201): near "endtask": syntax error, unexpected endtask.
** Error (suppressible): ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11839)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_apis.sv(222): (vlib-2388) 'succ' already declared in this scope (#ublk#135011090#7966).
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11839)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_apis.sv(223): Illegal declaration after the statement near line '220'.  Declarations must precede statements.  Look for stray semicolons.
** Error: (vlib-13069) ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11839)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_apis.sv(252): near "end": syntax error, unexpected end, expecting join or "SystemVerilog keyword 'join_any'" or "SystemVerilog keyword 'join_none'".
** Error (suppressible): ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11839)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_apis.sv(260): (vlib-2388) 'mem_type' already declared in this scope (#ublk#135011090#7966).
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11839)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_apis.sv(261): Illegal declaration after the statement near line '259'.  Declarations must precede statements.  Look for stray semicolons.
** Error: (vlib-13069) ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11839)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_apis.sv(284): near "end": syntax error, unexpected end, expecting join or "SystemVerilog keyword 'join_any'" or "SystemVerilog keyword 'join_none'".
** Error (suppressible): ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11839)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_apis.sv(292): (vlib-2388) 'mem_type' already declared in this scope (#ublk#135011090#7966).
** Error (suppressible): ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11839)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_apis.sv(293): (vlib-2388) 'succ' already declared in this scope (#ublk#135011090#7966).
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11839)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_apis.sv(294): Illegal declaration after the statement near line '291'.  Declarations must precede statements.  Look for stray semicolons.
** Error: (vlib-13069) ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11839)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_apis.sv(318): near "end": syntax error, unexpected end, expecting join or "SystemVerilog keyword 'join_any'" or "SystemVerilog keyword 'join_none'".
** Error (suppressible): ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11839)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_apis.sv(326): (vlib-2388) 'mem_type' already declared in this scope (#ublk#135011090#7966).
** Error (suppressible): ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11839)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_apis.sv(327): (vlib-2388) 'succ' already declared in this scope (#ublk#135011090#7966).
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11839)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_apis.sv(328): Illegal declaration after the statement near line '325'.  Declarations must precede statements.  Look for stray semicolons.
** Error: (vlib-13069) ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11839)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_apis.sv(352): near "end": syntax error, unexpected end, expecting join or "SystemVerilog keyword 'join_any'" or "SystemVerilog keyword 'join_none'".
** Error (suppressible): ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11839)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_apis.sv(360): (vlib-2388) 'mem_type' already declared in this scope (#ublk#135011090#7966).
** Error (suppressible): ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11839)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_apis.sv(361): (vlib-2388) 'succ' already declared in this scope (#ublk#135011090#7966).
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11839)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_apis.sv(362): Illegal declaration after the statement near line '359'.  Declarations must precede statements.  Look for stray semicolons.
** Error: (vlib-13069) ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11839)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_apis.sv(386): near "end": syntax error, unexpected end, expecting join or "SystemVerilog keyword 'join_any'" or "SystemVerilog keyword 'join_none'".
** Error: (vlib-13069) ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11839)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_apis.sv(396): near "endtask": syntax error, unexpected endtask.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11839)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_apis.sv(406): (vlib-2730) Undefined variable: 'PLPSIRQ0'.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11839)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_apis.sv(414): (vlib-2730) Undefined variable: 'PLPSIRQ1'.
** Error: (vlib-13069) ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11839)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_apis.sv(427): near "endtask": syntax error, unexpected endtask.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11839)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_apis.sv(435): Illegal declaration after the statement near line '433'.  Declarations must precede statements.  Look for stray semicolons.
** Error: (vlib-13069) ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11839)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_apis.sv(452): near "end": syntax error, unexpected end, expecting join or "SystemVerilog keyword 'join_any'" or "SystemVerilog keyword 'join_none'".
** Error (suppressible): ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11839)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_apis.sv(464): (vlib-2388) 'succ' already declared in this scope (#ublk#135011090#7966).
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11839)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_apis.sv(465): Illegal declaration after the statement near line '463'.  Declarations must precede statements.  Look for stray semicolons.
** Error: (vlib-13069) ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11839)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_apis.sv(501): near "end": syntax error, unexpected end, expecting join or "SystemVerilog keyword 'join_any'" or "SystemVerilog keyword 'join_none'".
** Error: (vlib-13069) ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11839)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_apis.sv(541): near "endtask": syntax error, unexpected endtask.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11839)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_apis.sv(550): Illegal declaration after the statement near line '548'.  Declarations must precede statements.  Look for stray semicolons.
** Error: (vlib-13069) ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11839)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_apis.sv(554): near "end": syntax error, unexpected end, expecting join or "SystemVerilog keyword 'join_any'" or "SystemVerilog keyword 'join_none'".
** Error: (vlib-13069) ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11839)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_apis.sv(557): near "end": syntax error, unexpected end, expecting join or "SystemVerilog keyword 'join_any'" or "SystemVerilog keyword 'join_none'".
** Error: (vlib-13069) ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11839)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_apis.sv(565): near "end": syntax error, unexpected end, expecting join or "SystemVerilog keyword 'join_any'" or "SystemVerilog keyword 'join_none'".
** Error: (vlib-13069) ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11839)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_apis.sv(573): near "end": syntax error, unexpected end, expecting join or "SystemVerilog keyword 'join_any'" or "SystemVerilog keyword 'join_none'".
** Error: (vlib-13069) ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11839)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_apis.sv(580): near "end": syntax error, unexpected end, expecting join or "SystemVerilog keyword 'join_any'" or "SystemVerilog keyword 'join_none'".
** Error (suppressible): ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11839)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_apis.sv(591): (vlib-2388) 'rsp' already declared in this scope (#ublk#135011090#7966).
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11839)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_apis.sv(592): Illegal declaration after the statement near line '590'.  Declarations must precede statements.  Look for stray semicolons.
** Error: (vlib-13069) ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11839)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_apis.sv(596): near "end": syntax error, unexpected end, expecting join or "SystemVerilog keyword 'join_any'" or "SystemVerilog keyword 'join_none'".
** Error: (vlib-13069) ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11839)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_apis.sv(599): near "end": syntax error, unexpected end, expecting join or "SystemVerilog keyword 'join_any'" or "SystemVerilog keyword 'join_none'".
** Error: (vlib-13069) ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11839)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_apis.sv(607): near "end": syntax error, unexpected end, expecting join or "SystemVerilog keyword 'join_any'" or "SystemVerilog keyword 'join_none'".
** Error: (vlib-13069) ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11839)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_apis.sv(615): near "end": syntax error, unexpected end, expecting join or "SystemVerilog keyword 'join_any'" or "SystemVerilog keyword 'join_none'".
** Error: (vlib-13069) ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11839)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_apis.sv(622): near "end": syntax error, unexpected end, expecting join or "SystemVerilog keyword 'join_any'" or "SystemVerilog keyword 'join_none'".
** Error (suppressible): ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11839)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_apis.sv(629): (vlib-2388) 'rsp' already declared in this scope (#ublk#135011090#7966).
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11839)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_apis.sv(630): Illegal declaration after the statement near line '628'.  Declarations must precede statements.  Look for stray semicolons.
** Error: (vlib-13069) ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11839)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_apis.sv(634): near "end": syntax error, unexpected end, expecting join or "SystemVerilog keyword 'join_any'" or "SystemVerilog keyword 'join_none'".
** Error: (vlib-13069) ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11839)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_apis.sv(642): near "end": syntax error, unexpected end, expecting join or "SystemVerilog keyword 'join_any'" or "SystemVerilog keyword 'join_none'".
** Error: (vlib-13069) ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11839)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_apis.sv(650): near "end": syntax error, unexpected end, expecting join or "SystemVerilog keyword 'join_any'" or "SystemVerilog keyword 'join_none'".
** Error: (vlib-13069) ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11839)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_apis.sv(657): near "end": syntax error, unexpected end, expecting join or "SystemVerilog keyword 'join_any'" or "SystemVerilog keyword 'join_none'".
** Error (suppressible): ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11839)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_apis.sv(664): (vlib-2388) 'rsp' already declared in this scope (#ublk#135011090#7966).
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11839)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_apis.sv(665): Illegal declaration after the statement near line '663'.  Declarations must precede statements.  Look for stray semicolons.
** Error: (vlib-13069) ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11839)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_apis.sv(669): near "end": syntax error, unexpected end, expecting join or "SystemVerilog keyword 'join_any'" or "SystemVerilog keyword 'join_none'".
** Error: (vlib-13069) ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11839)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_apis.sv(677): near "end": syntax error, unexpected end, expecting join or "SystemVerilog keyword 'join_any'" or "SystemVerilog keyword 'join_none'".
** Error: (vlib-13069) ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11839)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_apis.sv(685): near "end": syntax error, unexpected end, expecting join or "SystemVerilog keyword 'join_any'" or "SystemVerilog keyword 'join_none'".
** Error: (vlib-13069) ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11839)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_apis.sv(692): near "end": syntax error, unexpected end, expecting join or "SystemVerilog keyword 'join_any'" or "SystemVerilog keyword 'join_none'".
** Error (suppressible): ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11839)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_apis.sv(698): (vlib-2388) 'rsp' already declared in this scope (#ublk#135011090#7966).
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11839)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_apis.sv(699): Illegal declaration after the statement near line '697'.  Declarations must precede statements.  Look for stray semicolons.
** Error: (vlib-13069) ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11839)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_apis.sv(703): near "end": syntax error, unexpected end, expecting join or "SystemVerilog keyword 'join_any'" or "SystemVerilog keyword 'join_none'".
** Error: (vlib-13069) ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11839)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_apis.sv(711): near "end": syntax error, unexpected end, expecting join or "SystemVerilog keyword 'join_any'" or "SystemVerilog keyword 'join_none'".
** Error: (vlib-13069) ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11839)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_apis.sv(719): near "end": syntax error, unexpected end, expecting join or "SystemVerilog keyword 'join_any'" or "SystemVerilog keyword 'join_none'".
** Error: (vlib-13069) ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11839)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_apis.sv(726): near "end": syntax error, unexpected end, expecting join or "SystemVerilog keyword 'join_any'" or "SystemVerilog keyword 'join_none'".
** Error (suppressible): ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11839)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_apis.sv(741): (vlib-2388) 'rsp' already declared in this scope (#ublk#135011090#7966).
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11839)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_apis.sv(742): Illegal declaration after the statement near line '740'.  Declarations must precede statements.  Look for stray semicolons.
** Error: (vlib-13069) ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11839)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_apis.sv(746): near "end": syntax error, unexpected end, expecting join or "SystemVerilog keyword 'join_any'" or "SystemVerilog keyword 'join_none'".
** Error: (vlib-13069) ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11839)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_apis.sv(754): near "end": syntax error, unexpected end, expecting join or "SystemVerilog keyword 'join_any'" or "SystemVerilog keyword 'join_none'".
** Error: (vlib-13069) ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11839)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_apis.sv(762): near "end": syntax error, unexpected end, expecting join or "SystemVerilog keyword 'join_any'" or "SystemVerilog keyword 'join_none'".
** Error: (vlib-13069) ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11839)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_apis.sv(769): near "end": syntax error, unexpected end, expecting join or "SystemVerilog keyword 'join_any'" or "SystemVerilog keyword 'join_none'".
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11839)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_apis.sv(785): Illegal declaration after the statement near line '780'.  Declarations must precede statements.  Look for stray semicolons.
** Error: (vlib-13069) ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11839)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_apis.sv(789): near "end": syntax error, unexpected end, expecting join or "SystemVerilog keyword 'join_any'" or "SystemVerilog keyword 'join_none'".
** Error: (vlib-13069) ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11839)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_apis.sv(798): near "end": syntax error, unexpected end, expecting join or "SystemVerilog keyword 'join_any'" or "SystemVerilog keyword 'join_none'".
** Error: (vlib-13069) ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11839)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_apis.sv(809): near "end": syntax error, unexpected end, expecting join or "SystemVerilog keyword 'join_any'" or "SystemVerilog keyword 'join_none'".
** Error: (vlib-13069) ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11839)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_apis.sv(820): near "end": syntax error, unexpected end, expecting join or "SystemVerilog keyword 'join_any'" or "SystemVerilog keyword 'join_none'".
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11839)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_apis.sv(833): Illegal declaration after the statement near line '831'.  Declarations must precede statements.  Look for stray semicolons.
** Error: (vlib-13069) ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11839)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_apis.sv(851): near "end": syntax error, unexpected end, expecting join or "SystemVerilog keyword 'join_any'" or "SystemVerilog keyword 'join_none'".
** Error: (vlib-13069) ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11839)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_apis.sv(873): near "endtask": syntax error, unexpected endtask.
** Error: (vlib-13069) ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11839)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_apis.sv(904): near "endtask": syntax error, unexpected endtask.
** Error: (vlib-13069) ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11839)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_apis.sv(924): near "endfunction": syntax error, unexpected endfunction.
** Error: (vlib-13069) ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11839)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_apis.sv(935): near "endfunction": syntax error, unexpected endfunction.
** Error: (vlib-13069) ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11839)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_apis.sv(954): near "endfunction": syntax error, unexpected endfunction.
** Error: (vlib-13069) ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11839)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_apis.sv(967): near "endfunction": syntax error, unexpected endfunction.
** Error: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11869): Checker 'zynq_ultra_ps_e_vip_v1_0_5_regc' not found.  Instantiation 'regc' must be of a visible checker.
** Error: (vlib-13069) ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11872)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_axi_acp.sv(11): near "#": syntax error, unexpected '#'.
** Error: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(12079): Checker 'zynq_ultra_ps_e_vip_v1_0_5_ddr_interconnect_model' not found.  Instantiation 'ddr_interconnect' must be of a visible checker.
** Error: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(12224): Checker 'zynq_ultra_ps_e_vip_v1_0_5_interconnect_model' not found.  Instantiation 'ocm_interconnect' must be of a visible checker.
** Error: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(12369): Checker 'zynq_ultra_ps_e_vip_v1_0_5_interconnect_model' not found.  Instantiation 'reg_interconnect' must be of a visible checker.
** Error: (vlib-13069) /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(12372): near "endmodule": syntax error, unexpected endmodule.
End time: 15:30:41 on Mar 11,2020, Elapsed time: 0:00:02
Errors: 706, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:zynq_ultra_ps_e_vip_v1_0_5)
==============================================================================

    > Searching for warnings in '.cxl.verilog.zynq_ultra_ps_e_vip_v1_0_5.zynq_ultra_ps_e_vip_v1_0_5.lin64.log'...
    > Generating report file '.cxl.verilog.zynq_ultra_ps_e_vip_v1_0_5.zynq_ultra_ps_e_vip_v1_0_5.lin64.rpt'...

compile_simlib: 1 error(s), 0 warning(s), 60.63 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/processing_system7_vip_v1_0_7'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/processing_system7_vip_v1_0_7'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap processing_system7_vip_v1_0_7 /data11/home/marcuscw/Desktop/Lib/processing_system7_vip_v1_0_7'...
      output file: '/data11/home/marcuscw/Desktop/Lib/processing_system7_vip_v1_0_7/.cxl.verilog.processing_system7_vip_v1_0_7.processing_system7_vip_v1_0_7.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap processing_system7_vip_v1_0_7 /data11/home/marcuscw/Desktop/Lib/processing_system7_vip_v1_0_7'
      return code: '0'

Compiling verilog library 'processing_system7_vip_v1_0_7'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 -L axi_vip_v1_1_5 -L processing_system7_vip_v1_0_7 -L xilinx_vip +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -sv -svinputport=relaxed -work processing_system7_vip_v1_0_7 -f /data11/home/marcuscw/Desktop/Lib/processing_system7_vip_v1_0_7/.cxl.systemverilog.processing_system7_vip_v1_0_7.processing_system7_vip_v1_0_7.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/processing_system7_vip_v1_0_7/.cxl.verilog.processing_system7_vip_v1_0_7.processing_system7_vip_v1_0_7.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 -L axi_vip_v1_1_5 -L processing_system7_vip_v1_0_7 -L xilinx_vip +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -sv -svinputport=relaxed -work processing_system7_vip_v1_0_7 -f /data11/home/marcuscw/Desktop/Lib/processing_system7_vip_v1_0_7/.cxl.systemverilog.processing_system7_vip_v1_0_7.processing_system7_vip_v1_0_7.lin64.cmf'
      return code: '2'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:processing_system7_vip_v1_0_7)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap processing_system7_vip_v1_0_7 /data11/home/marcuscw/Desktop/Lib/processing_system7_vip_v1_0_7 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:30:42 on Mar 11,2020
vlog -64 -L axi_vip_v1_1_5 -L processing_system7_vip_v1_0_7 -L xilinx_vip "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -sv -svinputport=relaxed -work processing_system7_vip_v1_0_7 -f /data11/home/marcuscw/Desktop/Lib/processing_system7_vip_v1_0_7/.cxl.systemverilog.processing_system7_vip_v1_0_7.processing_system7_vip_v1_0_7.lin64.cmf 
-- Compiling module processing_system7_vip_v1_0_7_arb_wr
-- Compiling module processing_system7_vip_v1_0_7_arb_rd
-- Compiling module processing_system7_vip_v1_0_7_arb_wr_4
-- Compiling module processing_system7_vip_v1_0_7_arb_rd_4
-- Compiling module processing_system7_vip_v1_0_7_arb_hp2_3
-- Compiling module processing_system7_vip_v1_0_7_arb_hp0_1
-- Compiling module processing_system7_vip_v1_0_7_ssw_hp
-- Compiling module processing_system7_vip_v1_0_7_sparse_mem
-- Compiling module processing_system7_vip_v1_0_7_reg_map
-- Compiling module processing_system7_vip_v1_0_7_ocm_mem
-- Compiling module processing_system7_vip_v1_0_7_intr_wr_mem
-- Compiling module processing_system7_vip_v1_0_7_intr_rd_mem
-- Compiling module processing_system7_vip_v1_0_7_fmsw_gp
-- Compiling module processing_system7_vip_v1_0_7_regc
-- Compiling module processing_system7_vip_v1_0_7_ocmc
-- Compiling module processing_system7_vip_v1_0_7_interconnect_model
-- Compiling module processing_system7_vip_v1_0_7_gen_reset
-- Compiling module processing_system7_vip_v1_0_7_gen_clock
-- Compiling module processing_system7_vip_v1_0_7_ddrc
** Error: (vlib-35) Failed to create directory "/data11/home/psundara/xilinx/compiled_libraries/v2019.1/xilinx_vip".
Permission denied. (errno = EACCES)
** Error (suppressible): (vlib-19) Failed to access library '/data11/home/psundara/xilinx/compiled_libraries/v2019.1/xilinx_vip' at "/data11/home/psundara/xilinx/compiled_libraries/v2019.1/xilinx_vip".
Permission denied. (errno = EACCES)
** Error: (vlib-35) Failed to create directory "/data11/home/psundara/xilinx/compiled_libraries/v2019.1/xilinx_vip".
Permission denied. (errno = EACCES)
** Error (suppressible): (vlib-19) Failed to access library '/data11/home/psundara/xilinx/compiled_libraries/v2019.1/xilinx_vip' at "/data11/home/psundara/xilinx/compiled_libraries/v2019.1/xilinx_vip".
Permission denied. (errno = EACCES)
** Error: (vlib-35) Failed to create directory "/data11/home/psundara/xilinx/compiled_libraries/v2019.1/xilinx_vip".
Permission denied. (errno = EACCES)
** Error (suppressible): (vlib-19) Failed to access library '/data11/home/psundara/xilinx/compiled_libraries/v2019.1/xilinx_vip' at "/data11/home/psundara/xilinx/compiled_libraries/v2019.1/xilinx_vip".
Permission denied. (errno = EACCES)
** Error: (vlib-35) Failed to create directory "/data11/home/psundara/xilinx/compiled_libraries/v2019.1/xilinx_vip".
Permission denied. (errno = EACCES)
** Error (suppressible): (vlib-19) Failed to access library '/data11/home/psundara/xilinx/compiled_libraries/v2019.1/xilinx_vip' at "/data11/home/psundara/xilinx/compiled_libraries/v2019.1/xilinx_vip".
Permission denied. (errno = EACCES)
** Error: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv(5209): (vlib-13006) Could not find the package (axi_vip_pkg).  Design read will continue, but expect a cascade of errors after this failure.  Furthermore if you experience a vopt-7 error immediately before this error then please check the package names or the library search paths on the command line.
** Error: (vlib-13069) /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv(5401): near ";": syntax error, unexpected ';', expecting '('.
** Error: (vlib-13069) /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv(5527): near "$": syntax error, unexpected '$'.
** Error: (vlib-35) Failed to create directory "/data11/home/psundara/xilinx/compiled_libraries/v2019.1/xilinx_vip".
Permission denied. (errno = EACCES)
** Error (suppressible): (vlib-19) Failed to access library '/data11/home/psundara/xilinx/compiled_libraries/v2019.1/xilinx_vip' at "/data11/home/psundara/xilinx/compiled_libraries/v2019.1/xilinx_vip".
Permission denied. (errno = EACCES)
** Error: (vlib-35) Failed to create directory "/data11/home/psundara/xilinx/compiled_libraries/v2019.1/xilinx_vip".
Permission denied. (errno = EACCES)
** Error (suppressible): (vlib-19) Failed to access library '/data11/home/psundara/xilinx/compiled_libraries/v2019.1/xilinx_vip' at "/data11/home/psundara/xilinx/compiled_libraries/v2019.1/xilinx_vip".
Permission denied. (errno = EACCES)
** Error: (vlib-35) Failed to create directory "/data11/home/psundara/xilinx/compiled_libraries/v2019.1/xilinx_vip".
Permission denied. (errno = EACCES)
** Error (suppressible): (vlib-19) Failed to access library '/data11/home/psundara/xilinx/compiled_libraries/v2019.1/xilinx_vip' at "/data11/home/psundara/xilinx/compiled_libraries/v2019.1/xilinx_vip".
Permission denied. (errno = EACCES)
** Error: (vlib-35) Failed to create directory "/data11/home/psundara/xilinx/compiled_libraries/v2019.1/xilinx_vip".
Permission denied. (errno = EACCES)
** Error (suppressible): (vlib-19) Failed to access library '/data11/home/psundara/xilinx/compiled_libraries/v2019.1/xilinx_vip' at "/data11/home/psundara/xilinx/compiled_libraries/v2019.1/xilinx_vip".
Permission denied. (errno = EACCES)
** Error: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv(6818): (vlib-13006) Could not find the package (axi_vip_pkg).  Design read will continue, but expect a cascade of errors after this failure.  Furthermore if you experience a vopt-7 error immediately before this error then please check the package names or the library search paths on the command line.
** Error: (vlib-13069) /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv(7012): near ";": syntax error, unexpected ';', expecting '('.
** Error: (vlib-13069) /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv(7139): near "$": syntax error, unexpected '$'.
** Error: (vlib-35) Failed to create directory "/data11/home/psundara/xilinx/compiled_libraries/v2019.1/xilinx_vip".
Permission denied. (errno = EACCES)
** Error (suppressible): (vlib-19) Failed to access library '/data11/home/psundara/xilinx/compiled_libraries/v2019.1/xilinx_vip' at "/data11/home/psundara/xilinx/compiled_libraries/v2019.1/xilinx_vip".
Permission denied. (errno = EACCES)
** Error: (vlib-35) Failed to create directory "/data11/home/psundara/xilinx/compiled_libraries/v2019.1/xilinx_vip".
Permission denied. (errno = EACCES)
** Error (suppressible): (vlib-19) Failed to access library '/data11/home/psundara/xilinx/compiled_libraries/v2019.1/xilinx_vip' at "/data11/home/psundara/xilinx/compiled_libraries/v2019.1/xilinx_vip".
Permission denied. (errno = EACCES)
** Error: (vlib-35) Failed to create directory "/data11/home/psundara/xilinx/compiled_libraries/v2019.1/xilinx_vip".
Permission denied. (errno = EACCES)
** Error (suppressible): (vlib-19) Failed to access library '/data11/home/psundara/xilinx/compiled_libraries/v2019.1/xilinx_vip' at "/data11/home/psundara/xilinx/compiled_libraries/v2019.1/xilinx_vip".
Permission denied. (errno = EACCES)
** Error: (vlib-35) Failed to create directory "/data11/home/psundara/xilinx/compiled_libraries/v2019.1/xilinx_vip".
Permission denied. (errno = EACCES)
** Error (suppressible): (vlib-19) Failed to access library '/data11/home/psundara/xilinx/compiled_libraries/v2019.1/xilinx_vip' at "/data11/home/psundara/xilinx/compiled_libraries/v2019.1/xilinx_vip".
Permission denied. (errno = EACCES)
** Error: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv(8365): (vlib-13006) Could not find the package (axi_vip_pkg).  Design read will continue, but expect a cascade of errors after this failure.  Furthermore if you experience a vopt-7 error immediately before this error then please check the package names or the library search paths on the command line.
** Error: (vlib-13069) /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv(8513): near ";": syntax error, unexpected ';', expecting '('.
** Error: (vlib-13069) /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv(8656): near ";": syntax error, unexpected ';', expecting '('.
** Error: (vlib-13069) /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv(8657): near ";": syntax error, unexpected ';', expecting '('.
** Error: (vlib-13069) /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv(8658): near ";": syntax error, unexpected ';', expecting '('.
** Error: (vlib-13069) /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv(8659): near ";": syntax error, unexpected ';', expecting '('.
** Error: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv(8662): Illegal declaration after the statement near line '8659'.  Declarations must precede statements.  Look for stray semicolons.
** Error: (vlib-13069) /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv(8791): near ";": syntax error, unexpected ';', expecting '('.
** Error: (vlib-13069) /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv(8792): near ";": syntax error, unexpected ';', expecting '('.
** Error: (vlib-13069) /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv(8793): near ";": syntax error, unexpected ';', expecting '('.
** Error: (vlib-13069) /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv(8794): near ";": syntax error, unexpected ';', expecting '('.
** Error: (vlib-13069) /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv(8795): near ";": syntax error, unexpected ';', expecting '('.
** Error: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv(8837): (vlib-2730) Undefined variable: 'new_data'.
** Error: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv(8838): (vlib-2730) Undefined variable: 'new_strb'.
** Error: (vlib-13069) /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv(8924): near ";": syntax error, unexpected ';', expecting '('.
** Error: (vlib-13069) /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv(8925): near ";": syntax error, unexpected ';', expecting '('.
** Error: (vlib-13069) /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv(8926): near ";": syntax error, unexpected ';', expecting '('.
** Error: (vlib-13069) /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv(8927): near ";": syntax error, unexpected ';', expecting '('.
** Error: (vlib-13069) /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv(8928): near ";": syntax error, unexpected ';', expecting '('.
** Error: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv(8932): Illegal declaration after the statement near line '8928'.  Declarations must precede statements.  Look for stray semicolons.
** Error: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv(8975): (vlib-2730) Undefined variable: 'new_data'.
** Error: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv(8976): (vlib-2730) Undefined variable: 'new_strb'.
** Error: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv(8986): (vlib-2730) Undefined variable: 'new_data'.
** Error: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv(8987): (vlib-2730) Undefined variable: 'new_strb'.
** Error: (vlib-35) Failed to create directory "/data11/home/psundara/xilinx/compiled_libraries/v2019.1/xilinx_vip".
Permission denied. (errno = EACCES)
** Error (suppressible): (vlib-19) Failed to access library '/data11/home/psundara/xilinx/compiled_libraries/v2019.1/xilinx_vip' at "/data11/home/psundara/xilinx/compiled_libraries/v2019.1/xilinx_vip".
Permission denied. (errno = EACCES)
** Error: (vlib-35) Failed to create directory "/data11/home/psundara/xilinx/compiled_libraries/v2019.1/xilinx_vip".
Permission denied. (errno = EACCES)
** Error (suppressible): (vlib-19) Failed to access library '/data11/home/psundara/xilinx/compiled_libraries/v2019.1/xilinx_vip' at "/data11/home/psundara/xilinx/compiled_libraries/v2019.1/xilinx_vip".
Permission denied. (errno = EACCES)
** Error: (vlib-35) Failed to create directory "/data11/home/psundara/xilinx/compiled_libraries/v2019.1/xilinx_vip".
Permission denied. (errno = EACCES)
** Error (suppressible): (vlib-19) Failed to access library '/data11/home/psundara/xilinx/compiled_libraries/v2019.1/xilinx_vip' at "/data11/home/psundara/xilinx/compiled_libraries/v2019.1/xilinx_vip".
Permission denied. (errno = EACCES)
** Error: (vlib-35) Failed to create directory "/data11/home/psundara/xilinx/compiled_libraries/v2019.1/xilinx_vip".
Permission denied. (errno = EACCES)
** Error (suppressible): (vlib-19) Failed to access library '/data11/home/psundara/xilinx/compiled_libraries/v2019.1/xilinx_vip' at "/data11/home/psundara/xilinx/compiled_libraries/v2019.1/xilinx_vip".
Permission denied. (errno = EACCES)
** Error: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv(9893): (vlib-13006) Could not find the package (axi_vip_pkg).  Design read will continue, but expect a cascade of errors after this failure.  Furthermore if you experience a vopt-7 error immediately before this error then please check the package names or the library search paths on the command line.
** Error: (vlib-13069) /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv(10108): near ";": syntax error, unexpected ';', expecting '('.
** Error: (vlib-13069) /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv(10234): near "$": syntax error, unexpected '$'.
End time: 15:30:43 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 65, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:processing_system7_vip_v1_0_7)
==============================================================================

    > Searching for warnings in '.cxl.verilog.processing_system7_vip_v1_0_7.processing_system7_vip_v1_0_7.lin64.log'...
    > Generating report file '.cxl.verilog.processing_system7_vip_v1_0_7.processing_system7_vip_v1_0_7.lin64.rpt'...

compile_simlib: 1 error(s), 0 warning(s), 60.86 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/fec_5g_common_v1_1_1'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/fec_5g_common_v1_1_1'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap fec_5g_common_v1_1_1 /data11/home/marcuscw/Desktop/Lib/fec_5g_common_v1_1_1'...
      output file: '/data11/home/marcuscw/Desktop/Lib/fec_5g_common_v1_1_1/.cxl.verilog.fec_5g_common_v1_1_1.fec_5g_common_v1_1_1.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap fec_5g_common_v1_1_1 /data11/home/marcuscw/Desktop/Lib/fec_5g_common_v1_1_1'
      return code: '0'

Compiling verilog library 'fec_5g_common_v1_1_1'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 -L fec_5g_common_v1_1_1 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -sv -svinputport=relaxed -work fec_5g_common_v1_1_1 -f /data11/home/marcuscw/Desktop/Lib/fec_5g_common_v1_1_1/.cxl.systemverilog.fec_5g_common_v1_1_1.fec_5g_common_v1_1_1.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/fec_5g_common_v1_1_1/.cxl.verilog.fec_5g_common_v1_1_1.fec_5g_common_v1_1_1.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 -L fec_5g_common_v1_1_1 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -sv -svinputport=relaxed -work fec_5g_common_v1_1_1 -f /data11/home/marcuscw/Desktop/Lib/fec_5g_common_v1_1_1/.cxl.systemverilog.fec_5g_common_v1_1_1.fec_5g_common_v1_1_1.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:fec_5g_common_v1_1_1)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap fec_5g_common_v1_1_1 /data11/home/marcuscw/Desktop/Lib/fec_5g_common_v1_1_1 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:30:43 on Mar 11,2020
vlog -64 -L fec_5g_common_v1_1_1 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -sv -svinputport=relaxed -work fec_5g_common_v1_1_1 -f /data11/home/marcuscw/Desktop/Lib/fec_5g_common_v1_1_1/.cxl.systemverilog.fec_5g_common_v1_1_1.fec_5g_common_v1_1_1.lin64.cmf 

Top level modules:
End time: 15:30:44 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:fec_5g_common_v1_1_1)
==============================================================================

    > Searching for warnings in '.cxl.verilog.fec_5g_common_v1_1_1.fec_5g_common_v1_1_1.lin64.log'...
    > Generating report file '.cxl.verilog.fec_5g_common_v1_1_1.fec_5g_common_v1_1_1.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 61.09 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/sd_fec_v1_1_3'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/sd_fec_v1_1_3'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap sd_fec_v1_1_3 /data11/home/marcuscw/Desktop/Lib/sd_fec_v1_1_3'...
      output file: '/data11/home/marcuscw/Desktop/Lib/sd_fec_v1_1_3/.cxl.verilog.sd_fec_v1_1_3.sd_fec_v1_1_3.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap sd_fec_v1_1_3 /data11/home/marcuscw/Desktop/Lib/sd_fec_v1_1_3'
      return code: '0'

Compiling verilog library 'sd_fec_v1_1_3'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 -L fec_5g_common_v1_1_1 -L sd_fec_v1_1_3 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -sv -svinputport=relaxed -work sd_fec_v1_1_3 -f /data11/home/marcuscw/Desktop/Lib/sd_fec_v1_1_3/.cxl.systemverilog.sd_fec_v1_1_3.sd_fec_v1_1_3.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/sd_fec_v1_1_3/.cxl.verilog.sd_fec_v1_1_3.sd_fec_v1_1_3.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 -L fec_5g_common_v1_1_1 -L sd_fec_v1_1_3 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -sv -svinputport=relaxed -work sd_fec_v1_1_3 -f /data11/home/marcuscw/Desktop/Lib/sd_fec_v1_1_3/.cxl.systemverilog.sd_fec_v1_1_3.sd_fec_v1_1_3.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:sd_fec_v1_1_3)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap sd_fec_v1_1_3 /data11/home/marcuscw/Desktop/Lib/sd_fec_v1_1_3 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:30:45 on Mar 11,2020
vlog -64 -L fec_5g_common_v1_1_1 -L sd_fec_v1_1_3 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -sv -svinputport=relaxed -work sd_fec_v1_1_3 -f /data11/home/marcuscw/Desktop/Lib/sd_fec_v1_1_3/.cxl.systemverilog.sd_fec_v1_1_3.sd_fec_v1_1_3.lin64.cmf 
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.

Top level modules:
End time: 15:30:46 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 295

END_COMPILATION_MESSAGES(questasim:verilog:sd_fec_v1_1_3)
==============================================================================

    > Searching for warnings in '.cxl.verilog.sd_fec_v1_1_3.sd_fec_v1_1_3.lin64.log'...
    > Generating report file '.cxl.verilog.sd_fec_v1_1_3.sd_fec_v1_1_3.lin64.rpt'...

compile_simlib: 0 error(s), 295 warning(s), 61.31 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/srio_gen2_v4_1_6'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/srio_gen2_v4_1_6'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap srio_gen2_v4_1_6 /data11/home/marcuscw/Desktop/Lib/srio_gen2_v4_1_6'...
      output file: '/data11/home/marcuscw/Desktop/Lib/srio_gen2_v4_1_6/.cxl.vhdl.srio_gen2_v4_1_6.srio_gen2_v4_1_6.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap srio_gen2_v4_1_6 /data11/home/marcuscw/Desktop/Lib/srio_gen2_v4_1_6'
      return code: '0'

Compiling vhdl library 'srio_gen2_v4_1_6'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work srio_gen2_v4_1_6 -f /data11/home/marcuscw/Desktop/Lib/srio_gen2_v4_1_6/.cxl.vhdl.srio_gen2_v4_1_6.srio_gen2_v4_1_6.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/srio_gen2_v4_1_6/.cxl.vhdl.srio_gen2_v4_1_6.srio_gen2_v4_1_6.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work srio_gen2_v4_1_6 -f /data11/home/marcuscw/Desktop/Lib/srio_gen2_v4_1_6/.cxl.vhdl.srio_gen2_v4_1_6.srio_gen2_v4_1_6.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:srio_gen2_v4_1_6)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap srio_gen2_v4_1_6 /data11/home/marcuscw/Desktop/Lib/srio_gen2_v4_1_6 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:30:46 on Mar 11,2020
vcom -64 -93 -work srio_gen2_v4_1_6 -f /data11/home/marcuscw/Desktop/Lib/srio_gen2_v4_1_6/.cxl.vhdl.srio_gen2_v4_1_6.srio_gen2_v4_1_6.lin64.cmf 
-- Loading package STANDARD
End time: 15:30:47 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:srio_gen2_v4_1_6)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.srio_gen2_v4_1_6.srio_gen2_v4_1_6.lin64.log'...
    > Generating report file '.cxl.vhdl.srio_gen2_v4_1_6.srio_gen2_v4_1_6.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 61.54 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/srio_gen2_v4_1_6'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/srio_gen2_v4_1_6'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap srio_gen2_v4_1_6 /data11/home/marcuscw/Desktop/Lib/srio_gen2_v4_1_6'...
      output file: '/data11/home/marcuscw/Desktop/Lib/srio_gen2_v4_1_6/.cxl.verilog.srio_gen2_v4_1_6.srio_gen2_v4_1_6.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap srio_gen2_v4_1_6 /data11/home/marcuscw/Desktop/Lib/srio_gen2_v4_1_6'
      return code: '0'

Compiling verilog library 'srio_gen2_v4_1_6'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work srio_gen2_v4_1_6 -f /data11/home/marcuscw/Desktop/Lib/srio_gen2_v4_1_6/.cxl.verilog.srio_gen2_v4_1_6.srio_gen2_v4_1_6.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/srio_gen2_v4_1_6/.cxl.verilog.srio_gen2_v4_1_6.srio_gen2_v4_1_6.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work srio_gen2_v4_1_6 -f /data11/home/marcuscw/Desktop/Lib/srio_gen2_v4_1_6/.cxl.verilog.srio_gen2_v4_1_6.srio_gen2_v4_1_6.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:srio_gen2_v4_1_6)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap srio_gen2_v4_1_6 /data11/home/marcuscw/Desktop/Lib/srio_gen2_v4_1_6 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:30:47 on Mar 11,2020
vlog -64 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -work srio_gen2_v4_1_6 -f /data11/home/marcuscw/Desktop/Lib/srio_gen2_v4_1_6/.cxl.verilog.srio_gen2_v4_1_6.srio_gen2_v4_1_6.lin64.cmf 

Top level modules:
End time: 15:30:48 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:srio_gen2_v4_1_6)
==============================================================================

    > Searching for warnings in '.cxl.verilog.srio_gen2_v4_1_6.srio_gen2_v4_1_6.lin64.log'...
    > Generating report file '.cxl.verilog.srio_gen2_v4_1_6.srio_gen2_v4_1_6.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 61.76 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/quadsgmii_v3_4_6'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/quadsgmii_v3_4_6'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap quadsgmii_v3_4_6 /data11/home/marcuscw/Desktop/Lib/quadsgmii_v3_4_6'...
      output file: '/data11/home/marcuscw/Desktop/Lib/quadsgmii_v3_4_6/.cxl.vhdl.quadsgmii_v3_4_6.quadsgmii_v3_4_6.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap quadsgmii_v3_4_6 /data11/home/marcuscw/Desktop/Lib/quadsgmii_v3_4_6'
      return code: '0'

Compiling vhdl library 'quadsgmii_v3_4_6'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work quadsgmii_v3_4_6 -f /data11/home/marcuscw/Desktop/Lib/quadsgmii_v3_4_6/.cxl.vhdl.quadsgmii_v3_4_6.quadsgmii_v3_4_6.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/quadsgmii_v3_4_6/.cxl.vhdl.quadsgmii_v3_4_6.quadsgmii_v3_4_6.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work quadsgmii_v3_4_6 -f /data11/home/marcuscw/Desktop/Lib/quadsgmii_v3_4_6/.cxl.vhdl.quadsgmii_v3_4_6.quadsgmii_v3_4_6.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:quadsgmii_v3_4_6)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap quadsgmii_v3_4_6 /data11/home/marcuscw/Desktop/Lib/quadsgmii_v3_4_6 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:30:49 on Mar 11,2020
vcom -64 -93 -work quadsgmii_v3_4_6 -f /data11/home/marcuscw/Desktop/Lib/quadsgmii_v3_4_6/.cxl.vhdl.quadsgmii_v3_4_6.quadsgmii_v3_4_6.lin64.cmf 
-- Loading package STANDARD
End time: 15:30:50 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:quadsgmii_v3_4_6)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.quadsgmii_v3_4_6.quadsgmii_v3_4_6.lin64.log'...
    > Generating report file '.cxl.vhdl.quadsgmii_v3_4_6.quadsgmii_v3_4_6.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 61.99 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/axi_data_fifo_v2_1_18'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/axi_data_fifo_v2_1_18'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap axi_data_fifo_v2_1_18 /data11/home/marcuscw/Desktop/Lib/axi_data_fifo_v2_1_18'...
      output file: '/data11/home/marcuscw/Desktop/Lib/axi_data_fifo_v2_1_18/.cxl.verilog.axi_data_fifo_v2_1_18.axi_data_fifo_v2_1_18.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap axi_data_fifo_v2_1_18 /data11/home/marcuscw/Desktop/Lib/axi_data_fifo_v2_1_18'
      return code: '0'

Compiling verilog library 'axi_data_fifo_v2_1_18'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work axi_data_fifo_v2_1_18 -f /data11/home/marcuscw/Desktop/Lib/axi_data_fifo_v2_1_18/.cxl.verilog.axi_data_fifo_v2_1_18.axi_data_fifo_v2_1_18.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/axi_data_fifo_v2_1_18/.cxl.verilog.axi_data_fifo_v2_1_18.axi_data_fifo_v2_1_18.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work axi_data_fifo_v2_1_18 -f /data11/home/marcuscw/Desktop/Lib/axi_data_fifo_v2_1_18/.cxl.verilog.axi_data_fifo_v2_1_18.axi_data_fifo_v2_1_18.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:axi_data_fifo_v2_1_18)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap axi_data_fifo_v2_1_18 /data11/home/marcuscw/Desktop/Lib/axi_data_fifo_v2_1_18 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:30:50 on Mar 11,2020
vlog -64 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -work axi_data_fifo_v2_1_18 -f /data11/home/marcuscw/Desktop/Lib/axi_data_fifo_v2_1_18/.cxl.verilog.axi_data_fifo_v2_1_18.axi_data_fifo_v2_1_18.lin64.cmf 
-- Compiling module axi_data_fifo_v2_1_18_axic_fifo
-- Compiling module axi_data_fifo_v2_1_18_fifo_gen
-- Compiling module axi_data_fifo_v2_1_18_axic_srl_fifo
-- Compiling module axi_data_fifo_v2_1_18_axic_reg_srl_fifo
-- Compiling module axi_data_fifo_v2_1_18_ndeep_srl
-- Compiling module axi_data_fifo_v2_1_18_axi_data_fifo

Top level modules:
	axi_data_fifo_v2_1_18_axic_fifo
	axi_data_fifo_v2_1_18_axic_srl_fifo
	axi_data_fifo_v2_1_18_axic_reg_srl_fifo
	axi_data_fifo_v2_1_18_axi_data_fifo
End time: 15:30:51 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:axi_data_fifo_v2_1_18)
==============================================================================

    > Searching for warnings in '.cxl.verilog.axi_data_fifo_v2_1_18.axi_data_fifo_v2_1_18.lin64.log'...
    > Generating report file '.cxl.verilog.axi_data_fifo_v2_1_18.axi_data_fifo_v2_1_18.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 62.22 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/axi_pcie_v2_9_1'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/axi_pcie_v2_9_1'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap axi_pcie_v2_9_1 /data11/home/marcuscw/Desktop/Lib/axi_pcie_v2_9_1'...
      output file: '/data11/home/marcuscw/Desktop/Lib/axi_pcie_v2_9_1/.cxl.vhdl.axi_pcie_v2_9_1.axi_pcie_v2_9_1.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap axi_pcie_v2_9_1 /data11/home/marcuscw/Desktop/Lib/axi_pcie_v2_9_1'
      return code: '0'

Compiling vhdl library 'axi_pcie_v2_9_1'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work axi_pcie_v2_9_1 -f /data11/home/marcuscw/Desktop/Lib/axi_pcie_v2_9_1/.cxl.vhdl.axi_pcie_v2_9_1.axi_pcie_v2_9_1.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/axi_pcie_v2_9_1/.cxl.vhdl.axi_pcie_v2_9_1.axi_pcie_v2_9_1.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work axi_pcie_v2_9_1 -f /data11/home/marcuscw/Desktop/Lib/axi_pcie_v2_9_1/.cxl.vhdl.axi_pcie_v2_9_1.axi_pcie_v2_9_1.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:axi_pcie_v2_9_1)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap axi_pcie_v2_9_1 /data11/home/marcuscw/Desktop/Lib/axi_pcie_v2_9_1 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:30:51 on Mar 11,2020
vcom -64 -93 -work axi_pcie_v2_9_1 -f /data11/home/marcuscw/Desktop/Lib/axi_pcie_v2_9_1/.cxl.vhdl.axi_pcie_v2_9_1.axi_pcie_v2_9_1.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package NUMERIC_STD
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Compiling entity axi_enhanced_pcie
-- Compiling architecture structure of axi_enhanced_pcie
-- Compiling package axi_pcie_mm_s_pkg
-- Loading package axi_pcie_mm_s_pkg
-- Compiling entity axi_mm_masterbridge_rd
-- Compiling architecture behavioral of axi_mm_masterbridge_rd
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.vhd(2731): Nonresolved signal 'rddatasmsig' may have multiple sources.
  Drivers:
    /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.vhd(3072):Process axi_wr_master_data
       Driven at:
          /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.vhd(3077)
    /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.vhd(2995):Process axi_wr_master_data
       Driven at:
          /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.vhd(3000)
    /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.vhd(2921):Process axi_wr_master_data
       Driven at:
          /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.vhd(2926)
-- Compiling entity axi_mm_masterbridge_wr
-- Compiling architecture behavioral of axi_mm_masterbridge_wr
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.vhd(3448): Nonresolved signal 'wrdatasmsig' may have multiple sources.
  Drivers:
    /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.vhd(3748):Process axi_wr_master_data
       Driven at:
          /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.vhd(3755)
    /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.vhd(3644):Process axi_wr_master_data
       Driven at:
          /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.vhd(3651)
    /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.vhd(3585):Process axi_wr_master_data
       Driven at:
          /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.vhd(3592)
-- Compiling entity array_arith
-- Compiling architecture rtl of array_arith
-- Compiling entity axi_s_masterbridge_rd
-- Compiling architecture behavioral of axi_s_masterbridge_rd
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.vhd(4269): Nonresolved signal 'rdreqsmsig' may have multiple sources.
  Drivers:
    /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.vhd(6474):Process rd_master_ingress
       Driven at:
          /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.vhd(6487)
    /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.vhd(5383):Process rd_master_ingress
       Driven at:
          /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.vhd(5396)
    /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.vhd(4479):Process rd_master_ingress
       Driven at:
          /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.vhd(4492)
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.vhd(4279): Nonresolved signal 'cpltlpsmsig' may have multiple sources.
  Drivers:
    /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.vhd(7219):Process cpl_master_egress
       Driven at:
          /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.vhd(7224)
    /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.vhd(6147):Process cpl_master_egress
       Driven at:
          /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.vhd(6152)
    /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.vhd(5101):Process cpl_master_egress
       Driven at:
          /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.vhd(5105)
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.vhd(4287): Nonresolved signal 'cplndtlpsmsig' may have multiple sources.
  Drivers:
    /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.vhd(7113):Process cplnd_master_egress
       Driven at:
          /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.vhd(7117)
    /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.vhd(6047):Process cplnd_master_egress
       Driven at:
          /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.vhd(6051)
    /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.vhd(4974):Process cplnd_master_egress
       Driven at:
          /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.vhd(4978)
-- Compiling entity axi_s_masterbridge_wr
-- Compiling architecture behavioral of axi_s_masterbridge_wr
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.vhd(8156): Nonresolved signal 'wrreqsmsig' may have multiple sources.
  Drivers:
    /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.vhd(8762):Process wr_master_ingress
       Driven at:
          /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.vhd(8776)
    /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.vhd(8421):Process wr_master_ingress
       Driven at:
          /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.vhd(8435)
    /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.vhd(8184):Process wr_master_ingress
       Driven at:
          /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.vhd(8198)
-- Loading package VCOMPONENTS
-- Loading entity sync_fifo_fg
-- Loading package lib_pkg
-- Compiling entity axi_mm_s_masterbridge_rd
-- Compiling architecture behavioral of axi_mm_s_masterbridge_rd
-- Loading entity axi_s_masterbridge_rd
-- Loading entity axi_mm_masterbridge_rd
-- Compiling entity axi_mm_s_masterbridge_wr
-- Compiling architecture behavioral of axi_mm_s_masterbridge_wr
-- Loading entity axi_s_masterbridge_wr
-- Loading entity axi_mm_masterbridge_wr
-- Compiling entity axi_mm_s_masterbridge
-- Compiling architecture behavioral of axi_mm_s_masterbridge
-- Loading entity axi_mm_s_masterbridge_wr
-- Loading entity axi_mm_s_masterbridge_rd
-- Compiling entity register_block
-- Compiling architecture structure of register_block
-- Loading entity blk_mem_gen_wrapper
-- Compiling entity slave_read_cpl_tlp
-- Compiling architecture structure of slave_read_cpl_tlp
-- Compiling entity slave_read_req_tlp
-- Compiling architecture structure of slave_read_req_tlp
-- Compiling entity slave_write_req_tlp
-- Compiling architecture structure of slave_write_req_tlp
-- Compiling entity axi_slave_read
-- Compiling architecture structure of axi_slave_read
-- Compiling entity axi_slave_write
-- Compiling architecture structure of axi_slave_write
-- Compiling entity slave_bridge
-- Compiling architecture structure of slave_bridge
-- Loading entity axi_slave_write
-- Loading entity axi_slave_read
-- Loading entity slave_write_req_tlp
-- Loading entity slave_read_req_tlp
-- Loading entity slave_read_cpl_tlp
-- Compiling entity axi_pcie_mm_s
-- Compiling architecture structure of axi_pcie_mm_s
-- Loading entity register_block
-- Loading entity axi_mm_s_masterbridge
-- Loading entity slave_bridge
-- Compiling package axi_pcie_msi_irq_pkg
-- Compiling entity axi_pcie_msi_irq
-- Compiling architecture behavior of axi_pcie_msi_irq
-- Compiling entity axi_pcie
-- Compiling architecture structure of axi_pcie
-- Loading entity axi_pcie_mm_s
-- Loading entity axi_enhanced_pcie
End time: 15:30:53 on Mar 11,2020, Elapsed time: 0:00:02
Errors: 0, Warnings: 6

END_COMPILATION_MESSAGES(questasim:vhdl:axi_pcie_v2_9_1)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.axi_pcie_v2_9_1.axi_pcie_v2_9_1.lin64.log'...
    > Generating report file '.cxl.vhdl.axi_pcie_v2_9_1.axi_pcie_v2_9_1.lin64.rpt'...

compile_simlib: 0 error(s), 6 warning(s), 62.44 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/axi_pcie_v2_9_1'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/axi_pcie_v2_9_1'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap axi_pcie_v2_9_1 /data11/home/marcuscw/Desktop/Lib/axi_pcie_v2_9_1'...
      output file: '/data11/home/marcuscw/Desktop/Lib/axi_pcie_v2_9_1/.cxl.verilog.axi_pcie_v2_9_1.axi_pcie_v2_9_1.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap axi_pcie_v2_9_1 /data11/home/marcuscw/Desktop/Lib/axi_pcie_v2_9_1'
      return code: '0'

Compiling verilog library 'axi_pcie_v2_9_1'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work axi_pcie_v2_9_1 -f /data11/home/marcuscw/Desktop/Lib/axi_pcie_v2_9_1/.cxl.verilog.axi_pcie_v2_9_1.axi_pcie_v2_9_1.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/axi_pcie_v2_9_1/.cxl.verilog.axi_pcie_v2_9_1.axi_pcie_v2_9_1.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work axi_pcie_v2_9_1 -f /data11/home/marcuscw/Desktop/Lib/axi_pcie_v2_9_1/.cxl.verilog.axi_pcie_v2_9_1.axi_pcie_v2_9_1.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:axi_pcie_v2_9_1)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap axi_pcie_v2_9_1 /data11/home/marcuscw/Desktop/Lib/axi_pcie_v2_9_1 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:30:54 on Mar 11,2020
vlog -64 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -work axi_pcie_v2_9_1 -f /data11/home/marcuscw/Desktop/Lib/axi_pcie_v2_9_1/.cxl.verilog.axi_pcie_v2_9_1.axi_pcie_v2_9_1.lin64.cmf 
-- Compiling module axi_pcie_v2_9_1_a_upsizer
-- Compiling module axi_pcie_v2_9_1_address_decoder
-- Compiling module axi_pcie_v2_9_1_axi_enhanced_cfg
-- Compiling module axi_pcie_v2_9_1_axi_enhanced_cfg_block_bridge
-- Compiling module axi_pcie_v2_9_1_axi_enhanced_cfg_event_handler
-- Compiling module axi_pcie_v2_9_1_axi_enhanced_cfg_gen_sink
-- Compiling module axi_pcie_v2_9_1_axi_enhanced_cfg_slave
-- Compiling module axi_pcie_v2_9_1_axi_enhanced_rx
-- Compiling module axi_pcie_v2_9_1_axi_enhanced_rx_demux
-- Compiling module axi_pcie_v2_9_1_axi_enhanced_rx_destraddler
-- Compiling module axi_pcie_v2_9_1_axi_enhanced_rx_null_gen
-- Compiling module axi_pcie_v2_9_1_axi_enhanced_rx_pipeline
-- Compiling module axi_pcie_v2_9_1_axi_enhanced_top
-- Compiling module axi_pcie_v2_9_1_axi_enhanced_tx
-- Compiling module axi_pcie_v2_9_1_axi_enhanced_tx_arbiter
-- Compiling module axi_pcie_v2_9_1_axi_enhanced_tx_pipeline
-- Compiling module axi_pcie_v2_9_1_axi_enhanced_tx_port_mux
-- Compiling module axi_pcie_v2_9_1_axi_lite_ipif
-- Compiling module axi_pcie_v2_9_1_axi_pcie_enhanced_core_top
-- Compiling module axi_pcie_v2_9_1_axi_register_slice
-- Compiling module axi_pcie_v2_9_1_axi_upsizer
-- Compiling module axi_pcie_v2_9_1_axic_register_slice
-- Compiling module axi_pcie_v2_9_1_carry_and
-- Compiling module axi_pcie_v2_9_1_carry_latch_and
-- Compiling module axi_pcie_v2_9_1_carry_latch_or
-- Compiling module axi_pcie_v2_9_1_carry_or
-- Compiling module axi_pcie_v2_9_1_command_fifo
-- Compiling module axi_pcie_v2_9_1_comparator
-- Compiling module axi_pcie_v2_9_1_comparator_sel
-- Compiling module axi_pcie_v2_9_1_comparator_sel_static
-- Compiling module axi_pcie_v2_9_1_enhanced_core_top_wrap
-- Compiling module axi_pcie_v2_9_1_fifo
-- Compiling module axi_pcie_v2_9_1_GTPA1_DUAL_WRAPPER
-- Compiling module axi_pcie_v2_9_1_GTPA1_DUAL_WRAPPER_TILE
-- Compiling module axi_pcie_v2_9_1_pcie_7x_v2_0_2_gt_rx_valid_filter_7x
-- Compiling module axi_pcie_v2_9_1_pcie_7x_v2_0_2_gt_top
-- Compiling module axi_pcie_v2_9_1_pcie_7x_v1_6_gt_top_ies
-- Compiling module axi_pcie_v2_9_1_pcie_7x_v2_0_2_gt_wrapper
-- Compiling module axi_pcie_v2_9_1_pcie_7x_v2_0_2_gtx_cpllpd_ovrd
-- Compiling module axi_pcie_v2_9_1_pcie_7x_v1_6_gt_wrapper_ies
-- Compiling module axi_pcie_v2_9_1_pcie_7x_v2_0_2_gtp_pipe_rate
-- Compiling module axi_pcie_v2_9_1_pcie_7x_v2_0_2_gtp_pipe_drp
-- Compiling module axi_pcie_v2_9_1_pcie_7x_v2_0_2_gtp_pipe_reset
-- Compiling module axi_pcie_v2_9_1_pcie_7x_v2_0_2_pcie_7x
-- Compiling module axi_pcie_v2_9_1_pcie_7x_v2_0_2_pcie_bram_7x
-- Compiling module axi_pcie_v2_9_1_pcie_7x_v2_0_2_pcie_bram_top_7x
-- Compiling module axi_pcie_v2_9_1_pcie_7x_v2_0_2_pcie_brams_7x
-- Compiling module axi_pcie_v2_9_1_pcie_7x_v2_0_2_pcie_pipe_lane
-- Compiling module axi_pcie_v2_9_1_pcie_7x_v2_0_2_pcie_pipe_misc
-- Compiling module axi_pcie_v2_9_1_pcie_7x_v2_0_2_pcie_pipe_pipeline
-- Compiling module axi_pcie_v2_9_1_pcie_7x_v2_0_2_pcie_top
-- Compiling module axi_pcie_v2_9_1_pcie_7x_v1_6_pipe_clock_ies
-- Compiling module axi_pcie_v2_9_1_pcie_7x_v2_0_2_pipe_drp
-- Compiling module axi_pcie_v2_9_1_pcie_7x_v2_0_2_pipe_eq
-- Compiling module axi_pcie_v2_9_1_pcie_7x_v1_6_pipe_eq_ies
-- Compiling module axi_pcie_v2_9_1_pcie_7x_v2_0_2_pipe_rate
-- Compiling module axi_pcie_v2_9_1_pcie_7x_v1_6_pipe_rate_ies
-- Compiling module axi_pcie_v2_9_1_pcie_7x_v2_0_2_pipe_reset
-- Compiling module axi_pcie_v2_9_1_pcie_7x_v2_0_2_pipe_sync
-- Compiling module axi_pcie_v2_9_1_pcie_7x_v1_6_pipe_sync_ies
-- Compiling module axi_pcie_v2_9_1_pcie_7x_v2_0_2_pipe_user
-- Compiling module axi_pcie_v2_9_1_pcie_7x_v1_6_pipe_user_ies
-- Compiling module axi_pcie_v2_9_1_pcie_7x_v2_0_2_pipe_wrapper
-- Compiling module axi_pcie_v2_9_1_pcie_7x_v1_6_pipe_wrapper_ies
-- Compiling module axi_pcie_v2_9_1_pcie_7x_v1_6_qpll_drp_ies
-- Compiling module axi_pcie_v2_9_1_pcie_7x_v2_0_2_qpll_reset
-- Compiling module axi_pcie_v2_9_1_pcie_7x_v1_6_qpll_wrapper_ies
-- Compiling module axi_pcie_v2_9_1_pcie_7x_v2_0_2_rxeq_scan
-- Compiling module axi_pcie_v2_9_1_pselect_f
-- Compiling module axi_pcie_v2_9_1_r_upsizer
-- Compiling module axi_pcie_v2_9_1_slave_attachment
-- Compiling module axi_pcie_v2_9_1_w_upsizer
-- Compiling module axi_pcie_v2_9_1_pcie_7x_v2_0_2_sys_clk_gen_ps

Top level modules:
	axi_pcie_v2_9_1_axi_upsizer
	axi_pcie_v2_9_1_enhanced_core_top_wrap
	axi_pcie_v2_9_1_fifo
	axi_pcie_v2_9_1_GTPA1_DUAL_WRAPPER
	axi_pcie_v2_9_1_pcie_7x_v2_0_2_gt_top
	axi_pcie_v2_9_1_pcie_7x_v1_6_gt_top_ies
	axi_pcie_v2_9_1_pcie_7x_v2_0_2_pcie_top
	axi_pcie_v2_9_1_pcie_7x_v2_0_2_sys_clk_gen_ps
End time: 15:30:54 on Mar 11,2020, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:axi_pcie_v2_9_1)
==============================================================================

    > Searching for warnings in '.cxl.verilog.axi_pcie_v2_9_1.axi_pcie_v2_9_1.lin64.log'...
    > Generating report file '.cxl.verilog.axi_pcie_v2_9_1.axi_pcie_v2_9_1.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 62.67 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/interrupt_control_v3_1_4'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/interrupt_control_v3_1_4'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap interrupt_control_v3_1_4 /data11/home/marcuscw/Desktop/Lib/interrupt_control_v3_1_4'...
      output file: '/data11/home/marcuscw/Desktop/Lib/interrupt_control_v3_1_4/.cxl.vhdl.interrupt_control_v3_1_4.interrupt_control_v3_1_4.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap interrupt_control_v3_1_4 /data11/home/marcuscw/Desktop/Lib/interrupt_control_v3_1_4'
      return code: '0'

Compiling vhdl library 'interrupt_control_v3_1_4'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work interrupt_control_v3_1_4 -f /data11/home/marcuscw/Desktop/Lib/interrupt_control_v3_1_4/.cxl.vhdl.interrupt_control_v3_1_4.interrupt_control_v3_1_4.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/interrupt_control_v3_1_4/.cxl.vhdl.interrupt_control_v3_1_4.interrupt_control_v3_1_4.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work interrupt_control_v3_1_4 -f /data11/home/marcuscw/Desktop/Lib/interrupt_control_v3_1_4/.cxl.vhdl.interrupt_control_v3_1_4.interrupt_control_v3_1_4.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:interrupt_control_v3_1_4)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap interrupt_control_v3_1_4 /data11/home/marcuscw/Desktop/Lib/interrupt_control_v3_1_4 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:30:55 on Mar 11,2020
vcom -64 -93 -work interrupt_control_v3_1_4 -f /data11/home/marcuscw/Desktop/Lib/interrupt_control_v3_1_4/.cxl.vhdl.interrupt_control_v3_1_4.interrupt_control_v3_1_4.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading package NUMERIC_STD
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package ipif_pkg
-- Compiling entity interrupt_control
-- Compiling architecture implementation of interrupt_control
End time: 15:30:55 on Mar 11,2020, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:interrupt_control_v3_1_4)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.interrupt_control_v3_1_4.interrupt_control_v3_1_4.lin64.log'...
    > Generating report file '.cxl.vhdl.interrupt_control_v3_1_4.interrupt_control_v3_1_4.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 62.90 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/axi_apb_bridge_v3_0_15'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/axi_apb_bridge_v3_0_15'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap axi_apb_bridge_v3_0_15 /data11/home/marcuscw/Desktop/Lib/axi_apb_bridge_v3_0_15'...
      output file: '/data11/home/marcuscw/Desktop/Lib/axi_apb_bridge_v3_0_15/.cxl.vhdl.axi_apb_bridge_v3_0_15.axi_apb_bridge_v3_0_15.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap axi_apb_bridge_v3_0_15 /data11/home/marcuscw/Desktop/Lib/axi_apb_bridge_v3_0_15'
      return code: '0'

Compiling vhdl library 'axi_apb_bridge_v3_0_15'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work axi_apb_bridge_v3_0_15 -f /data11/home/marcuscw/Desktop/Lib/axi_apb_bridge_v3_0_15/.cxl.vhdl.axi_apb_bridge_v3_0_15.axi_apb_bridge_v3_0_15.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/axi_apb_bridge_v3_0_15/.cxl.vhdl.axi_apb_bridge_v3_0_15.axi_apb_bridge_v3_0_15.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work axi_apb_bridge_v3_0_15 -f /data11/home/marcuscw/Desktop/Lib/axi_apb_bridge_v3_0_15/.cxl.vhdl.axi_apb_bridge_v3_0_15.axi_apb_bridge_v3_0_15.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:axi_apb_bridge_v3_0_15)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap axi_apb_bridge_v3_0_15 /data11/home/marcuscw/Desktop/Lib/axi_apb_bridge_v3_0_15 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:30:56 on Mar 11,2020
vcom -64 -93 -work axi_apb_bridge_v3_0_15 -f /data11/home/marcuscw/Desktop/Lib/axi_apb_bridge_v3_0_15/.cxl.vhdl.axi_apb_bridge_v3_0_15.axi_apb_bridge_v3_0_15.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity pselect_f
-- Compiling architecture imp of pselect_f
-- Loading package NUMERIC_STD
-- Compiling entity counter_f
-- Compiling architecture imp of counter_f
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading entity pselect_f
-- Compiling entity psel_decoder
-- Compiling architecture RTL of psel_decoder
-- Compiling entity multiplexor
-- Compiling architecture RTL of multiplexor
-- Loading package lib_pkg
-- Loading entity counter_f
-- Compiling entity axilite_sif
-- Compiling architecture RTL of axilite_sif
-- Compiling entity apb_mif
-- Compiling architecture RTL of apb_mif
-- Compiling entity axi_apb_bridge
-- Compiling architecture RTL of axi_apb_bridge
-- Loading entity psel_decoder
-- Loading entity multiplexor
-- Loading entity axilite_sif
-- Loading entity apb_mif
End time: 15:30:56 on Mar 11,2020, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:axi_apb_bridge_v3_0_15)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.axi_apb_bridge_v3_0_15.axi_apb_bridge_v3_0_15.lin64.log'...
    > Generating report file '.cxl.vhdl.axi_apb_bridge_v3_0_15.axi_apb_bridge_v3_0_15.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 63.12 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/axis_interconnect_v1_1_17'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/axis_interconnect_v1_1_17'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap axis_interconnect_v1_1_17 /data11/home/marcuscw/Desktop/Lib/axis_interconnect_v1_1_17'...
      output file: '/data11/home/marcuscw/Desktop/Lib/axis_interconnect_v1_1_17/.cxl.verilog.axis_interconnect_v1_1_17.axis_interconnect_v1_1_17.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap axis_interconnect_v1_1_17 /data11/home/marcuscw/Desktop/Lib/axis_interconnect_v1_1_17'
      return code: '0'

Compiling verilog library 'axis_interconnect_v1_1_17'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work axis_interconnect_v1_1_17 -f /data11/home/marcuscw/Desktop/Lib/axis_interconnect_v1_1_17/.cxl.verilog.axis_interconnect_v1_1_17.axis_interconnect_v1_1_17.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/axis_interconnect_v1_1_17/.cxl.verilog.axis_interconnect_v1_1_17.axis_interconnect_v1_1_17.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work axis_interconnect_v1_1_17 -f /data11/home/marcuscw/Desktop/Lib/axis_interconnect_v1_1_17/.cxl.verilog.axis_interconnect_v1_1_17.axis_interconnect_v1_1_17.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:axis_interconnect_v1_1_17)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap axis_interconnect_v1_1_17 /data11/home/marcuscw/Desktop/Lib/axis_interconnect_v1_1_17 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:30:57 on Mar 11,2020
vlog -64 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -work axis_interconnect_v1_1_17 -f /data11/home/marcuscw/Desktop/Lib/axis_interconnect_v1_1_17/.cxl.verilog.axis_interconnect_v1_1_17.axis_interconnect_v1_1_17.lin64.cmf 
-- Compiling module axis_interconnect_v1_1_17_axisc_sync_clock_converter
-- Compiling module axis_interconnect_v1_1_17_axisc_sample_cycle_ratio
-- Compiling module axis_interconnect_v1_1_17_axis_clock_converter
-- Compiling module axis_interconnect_v1_1_17_axis_data_fifo
-- Compiling module axis_interconnect_v1_1_17_arb_rr
-- Compiling module axis_interconnect_v1_1_17_axisc_decoder
-- Compiling module axis_interconnect_v1_1_17_axisc_transfer_mux
-- Compiling module axis_interconnect_v1_1_17_axisc_arb_responder
-- Compiling module axis_interconnect_v1_1_17_axis_switch_arbiter
-- Compiling module axis_interconnect_v1_1_17_dynamic_priority_encoder
-- Compiling module axis_interconnect_v1_1_17_axis_switch
-- Compiling module axis_interconnect_v1_1_17_axis_subset_converter
-- Compiling module axis_interconnect_v1_1_17_mux_enc
-- Compiling module axis_interconnect_v1_1_17_util_aclken_converter
-- Compiling module axis_interconnect_v1_1_17_util_aclken_converter_wrapper
-- Compiling module axis_interconnect_v1_1_17_util_axis2vector
-- Compiling module axis_interconnect_v1_1_17_util_vector2axis
-- Compiling module axis_interconnect_v1_1_17_axisc_register_slice
-- Compiling module axis_interconnect_v1_1_17_axis_register_slice
-- Compiling module axis_interconnect_v1_1_17_axisc_downsizer
-- Compiling module axis_interconnect_v1_1_17_axisc_upsizer
-- Compiling module axis_interconnect_v1_1_17_axis_dwidth_converter
-- Compiling module axis_interconnect_v1_1_17_dynamic_datapath
-- Compiling module axis_interconnect_v1_1_17_axis_interconnect
-- Compiling module axis_interconnect_v1_1_17_axis_interconnect_16x16_top

Top level modules:
	axis_interconnect_v1_1_17_axis_interconnect_16x16_top
End time: 15:30:58 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:axis_interconnect_v1_1_17)
==============================================================================

    > Searching for warnings in '.cxl.verilog.axis_interconnect_v1_1_17.axis_interconnect_v1_1_17.lin64.log'...
    > Generating report file '.cxl.verilog.axis_interconnect_v1_1_17.axis_interconnect_v1_1_17.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 63.35 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/ats_switch_v1_0_2'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/ats_switch_v1_0_2'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap ats_switch_v1_0_2 /data11/home/marcuscw/Desktop/Lib/ats_switch_v1_0_2'...
      output file: '/data11/home/marcuscw/Desktop/Lib/ats_switch_v1_0_2/.cxl.verilog.ats_switch_v1_0_2.ats_switch_v1_0_2.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap ats_switch_v1_0_2 /data11/home/marcuscw/Desktop/Lib/ats_switch_v1_0_2'
      return code: '0'

Compiling verilog library 'ats_switch_v1_0_2'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work ats_switch_v1_0_2 -f /data11/home/marcuscw/Desktop/Lib/ats_switch_v1_0_2/.cxl.verilog.ats_switch_v1_0_2.ats_switch_v1_0_2.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/ats_switch_v1_0_2/.cxl.verilog.ats_switch_v1_0_2.ats_switch_v1_0_2.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work ats_switch_v1_0_2 -f /data11/home/marcuscw/Desktop/Lib/ats_switch_v1_0_2/.cxl.verilog.ats_switch_v1_0_2.ats_switch_v1_0_2.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:ats_switch_v1_0_2)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap ats_switch_v1_0_2 /data11/home/marcuscw/Desktop/Lib/ats_switch_v1_0_2 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:30:58 on Mar 11,2020
vlog -64 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -work ats_switch_v1_0_2 -f /data11/home/marcuscw/Desktop/Lib/ats_switch_v1_0_2/.cxl.verilog.ats_switch_v1_0_2.ats_switch_v1_0_2.lin64.cmf 
-- Compiling module ats_switch_v1_0_2_axilite
-- Compiling module ats_switch_v1_0_2_cc
-- Compiling module ats_switch_v1_0_2_cq
-- Compiling module ats_switch_v1_0_2_header_extract
-- Compiling module ats_switch_v1_0_2_straddle_header_extract
-- Compiling module ats_switch_v1_0_2_rc
-- Compiling module ats_switch_v1_0_2_reg
-- Compiling module ats_switch_v1_0_2_rq
-- Compiling module ats_switch_v1_0_2_tdest_cq
-- Compiling module ats_switch_v1_0_2_tdest_rc
-- Compiling module ats_switch_v1_0_2_tdest_rc_straddle
-- Compiling module ats_switch_v1_0_2_straddle_header_extract_512
-- Compiling module ats_switch_v1_0_2_tdest_rc_straddle_512
-- Compiling module ats_switch_v1_0_2_top

Top level modules:
	ats_switch_v1_0_2_top
End time: 15:30:59 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:ats_switch_v1_0_2)
==============================================================================

    > Searching for warnings in '.cxl.verilog.ats_switch_v1_0_2.ats_switch_v1_0_2.lin64.log'...
    > Generating report file '.cxl.verilog.ats_switch_v1_0_2.ats_switch_v1_0_2.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 63.57 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/cordic_v6_0_15'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/cordic_v6_0_15'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap cordic_v6_0_15 /data11/home/marcuscw/Desktop/Lib/cordic_v6_0_15'...
      output file: '/data11/home/marcuscw/Desktop/Lib/cordic_v6_0_15/.cxl.vhdl.cordic_v6_0_15.cordic_v6_0_15.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap cordic_v6_0_15 /data11/home/marcuscw/Desktop/Lib/cordic_v6_0_15'
      return code: '0'

Compiling vhdl library 'cordic_v6_0_15'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work cordic_v6_0_15 -f /data11/home/marcuscw/Desktop/Lib/cordic_v6_0_15/.cxl.vhdl.cordic_v6_0_15.cordic_v6_0_15.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/cordic_v6_0_15/.cxl.vhdl.cordic_v6_0_15.cordic_v6_0_15.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work cordic_v6_0_15 -f /data11/home/marcuscw/Desktop/Lib/cordic_v6_0_15/.cxl.vhdl.cordic_v6_0_15.cordic_v6_0_15.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:cordic_v6_0_15)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap cordic_v6_0_15 /data11/home/marcuscw/Desktop/Lib/cordic_v6_0_15 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:30:59 on Mar 11,2020
vcom -64 -93 -work cordic_v6_0_15 -f /data11/home/marcuscw/Desktop/Lib/cordic_v6_0_15/.cxl.vhdl.cordic_v6_0_15.cordic_v6_0_15.lin64.cmf 
-- Loading package STANDARD
End time: 15:31:01 on Mar 11,2020, Elapsed time: 0:00:02
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:cordic_v6_0_15)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.cordic_v6_0_15.cordic_v6_0_15.lin64.log'...
    > Generating report file '.cxl.vhdl.cordic_v6_0_15.cordic_v6_0_15.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 63.80 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/axi_clock_converter_v2_1_18'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/axi_clock_converter_v2_1_18'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap axi_clock_converter_v2_1_18 /data11/home/marcuscw/Desktop/Lib/axi_clock_converter_v2_1_18'...
      output file: '/data11/home/marcuscw/Desktop/Lib/axi_clock_converter_v2_1_18/.cxl.verilog.axi_clock_converter_v2_1_18.axi_clock_converter_v2_1_18.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap axi_clock_converter_v2_1_18 /data11/home/marcuscw/Desktop/Lib/axi_clock_converter_v2_1_18'
      return code: '0'

Compiling verilog library 'axi_clock_converter_v2_1_18'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work axi_clock_converter_v2_1_18 -f /data11/home/marcuscw/Desktop/Lib/axi_clock_converter_v2_1_18/.cxl.verilog.axi_clock_converter_v2_1_18.axi_clock_converter_v2_1_18.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/axi_clock_converter_v2_1_18/.cxl.verilog.axi_clock_converter_v2_1_18.axi_clock_converter_v2_1_18.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work axi_clock_converter_v2_1_18 -f /data11/home/marcuscw/Desktop/Lib/axi_clock_converter_v2_1_18/.cxl.verilog.axi_clock_converter_v2_1_18.axi_clock_converter_v2_1_18.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:axi_clock_converter_v2_1_18)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap axi_clock_converter_v2_1_18 /data11/home/marcuscw/Desktop/Lib/axi_clock_converter_v2_1_18 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:31:01 on Mar 11,2020
vlog -64 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -work axi_clock_converter_v2_1_18 -f /data11/home/marcuscw/Desktop/Lib/axi_clock_converter_v2_1_18/.cxl.verilog.axi_clock_converter_v2_1_18.axi_clock_converter_v2_1_18.lin64.cmf 
-- Compiling module axi_clock_converter_v2_1_18_axic_sync_clock_converter
-- Compiling module axi_clock_converter_v2_1_18_axic_sample_cycle_ratio
-- Compiling module axi_clock_converter_v2_1_18_lite_async
-- Compiling module axi_clock_converter_v2_1_18_axi_clock_converter

Top level modules:
	axi_clock_converter_v2_1_18_axi_clock_converter
End time: 15:31:02 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:axi_clock_converter_v2_1_18)
==============================================================================

    > Searching for warnings in '.cxl.verilog.axi_clock_converter_v2_1_18.axi_clock_converter_v2_1_18.lin64.log'...
    > Generating report file '.cxl.verilog.axi_clock_converter_v2_1_18.axi_clock_converter_v2_1_18.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 64.03 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/lte_ul_channel_decoder_v4_0_16'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/lte_ul_channel_decoder_v4_0_16'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap lte_ul_channel_decoder_v4_0_16 /data11/home/marcuscw/Desktop/Lib/lte_ul_channel_decoder_v4_0_16'...
      output file: '/data11/home/marcuscw/Desktop/Lib/lte_ul_channel_decoder_v4_0_16/.cxl.vhdl.lte_ul_channel_decoder_v4_0_16.lte_ul_channel_decoder_v4_0_16.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap lte_ul_channel_decoder_v4_0_16 /data11/home/marcuscw/Desktop/Lib/lte_ul_channel_decoder_v4_0_16'
      return code: '0'

Compiling vhdl library 'lte_ul_channel_decoder_v4_0_16'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work lte_ul_channel_decoder_v4_0_16 -f /data11/home/marcuscw/Desktop/Lib/lte_ul_channel_decoder_v4_0_16/.cxl.vhdl.lte_ul_channel_decoder_v4_0_16.lte_ul_channel_decoder_v4_0_16.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/lte_ul_channel_decoder_v4_0_16/.cxl.vhdl.lte_ul_channel_decoder_v4_0_16.lte_ul_channel_decoder_v4_0_16.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work lte_ul_channel_decoder_v4_0_16 -f /data11/home/marcuscw/Desktop/Lib/lte_ul_channel_decoder_v4_0_16/.cxl.vhdl.lte_ul_channel_decoder_v4_0_16.lte_ul_channel_decoder_v4_0_16.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:lte_ul_channel_decoder_v4_0_16)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap lte_ul_channel_decoder_v4_0_16 /data11/home/marcuscw/Desktop/Lib/lte_ul_channel_decoder_v4_0_16 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:31:02 on Mar 11,2020
vcom -64 -93 -work lte_ul_channel_decoder_v4_0_16 -f /data11/home/marcuscw/Desktop/Lib/lte_ul_channel_decoder_v4_0_16/.cxl.vhdl.lte_ul_channel_decoder_v4_0_16.lte_ul_channel_decoder_v4_0_16.lin64.cmf 
-- Loading package STANDARD
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/lte_ul_channel_decoder_v4_0/hdl/lte_ul_channel_decoder_v4_0_vh_rfs.vhd(64): (vcom-1515) Prefix of predefined attribute "<protected>" is function call "<protected>".
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/lte_ul_channel_decoder_v4_0/hdl/lte_ul_channel_decoder_v4_0_vh_rfs.vhd(64): (vcom-1515) Prefix of predefined attribute "<protected>" is function call "<protected>".
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/lte_ul_channel_decoder_v4_0/hdl/lte_ul_channel_decoder_v4_0_vh_rfs.vhd(64): (vcom-1515) Prefix of predefined attribute "<protected>" is function call "<protected>".
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/lte_ul_channel_decoder_v4_0/hdl/lte_ul_channel_decoder_v4_0_vh_rfs.vhd(64): (vcom-1515) Prefix of predefined attribute "<protected>" is function call "<protected>".
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/lte_ul_channel_decoder_v4_0/hdl/lte_ul_channel_decoder_v4_0_vh_rfs.vhd(64): (vcom-1515) Prefix of predefined attribute "<protected>" is function call "<protected>".
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/lte_ul_channel_decoder_v4_0/hdl/lte_ul_channel_decoder_v4_0_vh_rfs.vhd(64): (vcom-1515) Prefix of predefined attribute "<protected>" is function call "<protected>".
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/lte_ul_channel_decoder_v4_0/hdl/lte_ul_channel_decoder_v4_0_vh_rfs.vhd(64): (vcom-1515) Prefix of predefined attribute "<protected>" is function call "<protected>".
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/lte_ul_channel_decoder_v4_0/hdl/lte_ul_channel_decoder_v4_0_vh_rfs.vhd(64): (vcom-1515) Prefix of predefined attribute "<protected>" is function call "<protected>".
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/lte_ul_channel_decoder_v4_0/hdl/lte_ul_channel_decoder_v4_0_vh_rfs.vhd(64): (vcom-1515) Prefix of predefined attribute "<protected>" is function call "<protected>".
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/lte_ul_channel_decoder_v4_0/hdl/lte_ul_channel_decoder_v4_0_vh_rfs.vhd(64): (vcom-1515) Prefix of predefined attribute "<protected>" is function call "<protected>".
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/lte_ul_channel_decoder_v4_0/hdl/lte_ul_channel_decoder_v4_0_vh_rfs.vhd(64): (vcom-1515) Prefix of predefined attribute "<protected>" is function call "<protected>".
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/lte_ul_channel_decoder_v4_0/hdl/lte_ul_channel_decoder_v4_0_vh_rfs.vhd(64): (vcom-1515) Prefix of predefined attribute "<protected>" is function call "<protected>".
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/lte_ul_channel_decoder_v4_0/hdl/lte_ul_channel_decoder_v4_0_vh_rfs.vhd(64): (vcom-1515) Prefix of predefined attribute "<protected>" is function call "<protected>".
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/lte_ul_channel_decoder_v4_0/hdl/lte_ul_channel_decoder_v4_0_vh_rfs.vhd(64): (vcom-1515) Prefix of predefined attribute "<protected>" is function call "<protected>".
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/lte_ul_channel_decoder_v4_0/hdl/lte_ul_channel_decoder_v4_0_vh_rfs.vhd(64): (vcom-1515) Prefix of predefined attribute "<protected>" is function call "<protected>".
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/lte_ul_channel_decoder_v4_0/hdl/lte_ul_channel_decoder_v4_0_vh_rfs.vhd(64): (vcom-1515) Prefix of predefined attribute "<protected>" is function call "<protected>".
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/lte_ul_channel_decoder_v4_0/hdl/lte_ul_channel_decoder_v4_0_vh_rfs.vhd(64): (vcom-1515) Prefix of predefined attribute "<protected>" is function call "<protected>".
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/lte_ul_channel_decoder_v4_0/hdl/lte_ul_channel_decoder_v4_0_vh_rfs.vhd(64): (vcom-1515) Prefix of predefined attribute "<protected>" is function call "<protected>".
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/lte_ul_channel_decoder_v4_0/hdl/lte_ul_channel_decoder_v4_0_vh_rfs.vhd(64): (vcom-1515) Prefix of predefined attribute "<protected>" is function call "<protected>".
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/lte_ul_channel_decoder_v4_0/hdl/lte_ul_channel_decoder_v4_0_vh_rfs.vhd(64): (vcom-1515) Prefix of predefined attribute "<protected>" is function call "<protected>".
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/lte_ul_channel_decoder_v4_0/hdl/lte_ul_channel_decoder_v4_0_vh_rfs.vhd(64): (vcom-1515) Prefix of predefined attribute "<protected>" is function call "<protected>".
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/lte_ul_channel_decoder_v4_0/hdl/lte_ul_channel_decoder_v4_0_vh_rfs.vhd(64): (vcom-1515) Prefix of predefined attribute "<protected>" is function call "<protected>".
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/lte_ul_channel_decoder_v4_0/hdl/lte_ul_channel_decoder_v4_0_vh_rfs.vhd(64): (vcom-1515) Prefix of predefined attribute "<protected>" is function call "<protected>".
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/lte_ul_channel_decoder_v4_0/hdl/lte_ul_channel_decoder_v4_0_vh_rfs.vhd(64): (vcom-1515) Prefix of predefined attribute "<protected>" is function call "<protected>".
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/lte_ul_channel_decoder_v4_0/hdl/lte_ul_channel_decoder_v4_0_vh_rfs.vhd(64): (vcom-1515) Prefix of predefined attribute "<protected>" is function call "<protected>".
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/lte_ul_channel_decoder_v4_0/hdl/lte_ul_channel_decoder_v4_0_vh_rfs.vhd(64): (vcom-1515) Prefix of predefined attribute "<protected>" is function call "<protected>".
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/lte_ul_channel_decoder_v4_0/hdl/lte_ul_channel_decoder_v4_0_vh_rfs.vhd(64): (vcom-1515) Prefix of predefined attribute "<protected>" is function call "<protected>".
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/lte_ul_channel_decoder_v4_0/hdl/lte_ul_channel_decoder_v4_0_vh_rfs.vhd(64): (vcom-1515) Prefix of predefined attribute "<protected>" is function call "<protected>".
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/lte_ul_channel_decoder_v4_0/hdl/lte_ul_channel_decoder_v4_0_vh_rfs.vhd(64): (vcom-1515) Prefix of predefined attribute "<protected>" is function call "<protected>".
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/lte_ul_channel_decoder_v4_0/hdl/lte_ul_channel_decoder_v4_0_vh_rfs.vhd(64): (vcom-1515) Prefix of predefined attribute "<protected>" is function call "<protected>".
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/lte_ul_channel_decoder_v4_0/hdl/lte_ul_channel_decoder_v4_0_vh_rfs.vhd(64): (vcom-1515) Prefix of predefined attribute "<protected>" is function call "<protected>".
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/lte_ul_channel_decoder_v4_0/hdl/lte_ul_channel_decoder_v4_0_vh_rfs.vhd(64): (vcom-1515) Prefix of predefined attribute "<protected>" is function call "<protected>".
End time: 15:31:04 on Mar 11,2020, Elapsed time: 0:00:02
Errors: 0, Warnings: 32

END_COMPILATION_MESSAGES(questasim:vhdl:lte_ul_channel_decoder_v4_0_16)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.lte_ul_channel_decoder_v4_0_16.lte_ul_channel_decoder_v4_0_16.lin64.log'...
    > Generating report file '.cxl.vhdl.lte_ul_channel_decoder_v4_0_16.lte_ul_channel_decoder_v4_0_16.lin64.rpt'...

compile_simlib: 0 error(s), 32 warning(s), 64.25 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/axi_emc_v3_0_19'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/axi_emc_v3_0_19'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap axi_emc_v3_0_19 /data11/home/marcuscw/Desktop/Lib/axi_emc_v3_0_19'...
      output file: '/data11/home/marcuscw/Desktop/Lib/axi_emc_v3_0_19/.cxl.vhdl.axi_emc_v3_0_19.axi_emc_v3_0_19.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap axi_emc_v3_0_19 /data11/home/marcuscw/Desktop/Lib/axi_emc_v3_0_19'
      return code: '0'

Compiling vhdl library 'axi_emc_v3_0_19'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work axi_emc_v3_0_19 -f /data11/home/marcuscw/Desktop/Lib/axi_emc_v3_0_19/.cxl.vhdl.axi_emc_v3_0_19.axi_emc_v3_0_19.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/axi_emc_v3_0_19/.cxl.vhdl.axi_emc_v3_0_19.axi_emc_v3_0_19.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work axi_emc_v3_0_19 -f /data11/home/marcuscw/Desktop/Lib/axi_emc_v3_0_19/.cxl.vhdl.axi_emc_v3_0_19.axi_emc_v3_0_19.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:axi_emc_v3_0_19)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap axi_emc_v3_0_19 /data11/home/marcuscw/Desktop/Lib/axi_emc_v3_0_19 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:31:05 on Mar 11,2020
vcom -64 -93 -work axi_emc_v3_0_19 -f /data11/home/marcuscw/Desktop/Lib/axi_emc_v3_0_19/.cxl.vhdl.axi_emc_v3_0_19.axi_emc_v3_0_19.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling package emc_pkg
-- Compiling package body emc_pkg
-- Loading package emc_pkg
-- Loading package NUMERIC_STD
-- Compiling entity counter_f
-- Compiling architecture imp of counter_f
-- Compiling entity pselect_f
-- Compiling architecture imp of pselect_f
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Compiling entity axi_emc_addr_gen
-- Compiling architecture imp of axi_emc_addr_gen
-- Loading package emc_pkg
-- Compiling entity axi_emc_address_decode
-- Compiling architecture imp of axi_emc_address_decode
-- Loading entity pselect_f
-- Compiling entity axi_emc_native_interface
-- Compiling architecture imp of axi_emc_native_interface
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_emc_v3_0/hdl/axi_emc_v3_0_vh_rfs.vhd(2527): (vcom-1445) Duplicate signal "single_transfer_cmb" found in sensitivity list.
-- Loading entity axi_emc_addr_gen
-- Loading entity axi_emc_address_decode
-- Loading package lib_pkg
-- Loading entity srl_fifo_rbu_f
-- Loading entity counter_f
-- Compiling entity startup_wrapper
-- Compiling architecture startup_arch of startup_wrapper
-- Loading package STD_LOGIC_SIGNED
-- Compiling entity axi_emc
-- Compiling architecture imp of axi_emc
-- Loading entity axi_emc_native_interface
-- Loading entity EMC
-- Loading entity startup_wrapper
End time: 15:31:07 on Mar 11,2020, Elapsed time: 0:00:02
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(questasim:vhdl:axi_emc_v3_0_19)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.axi_emc_v3_0_19.axi_emc_v3_0_19.lin64.log'...
    > Generating report file '.cxl.vhdl.axi_emc_v3_0_19.axi_emc_v3_0_19.lin64.rpt'...

compile_simlib: 0 error(s), 1 warning(s), 64.48 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/axi_ethernetlite_v3_0_17'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/axi_ethernetlite_v3_0_17'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap axi_ethernetlite_v3_0_17 /data11/home/marcuscw/Desktop/Lib/axi_ethernetlite_v3_0_17'...
      output file: '/data11/home/marcuscw/Desktop/Lib/axi_ethernetlite_v3_0_17/.cxl.vhdl.axi_ethernetlite_v3_0_17.axi_ethernetlite_v3_0_17.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap axi_ethernetlite_v3_0_17 /data11/home/marcuscw/Desktop/Lib/axi_ethernetlite_v3_0_17'
      return code: '0'

Compiling vhdl library 'axi_ethernetlite_v3_0_17'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work axi_ethernetlite_v3_0_17 -f /data11/home/marcuscw/Desktop/Lib/axi_ethernetlite_v3_0_17/.cxl.vhdl.axi_ethernetlite_v3_0_17.axi_ethernetlite_v3_0_17.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/axi_ethernetlite_v3_0_17/.cxl.vhdl.axi_ethernetlite_v3_0_17.axi_ethernetlite_v3_0_17.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work axi_ethernetlite_v3_0_17 -f /data11/home/marcuscw/Desktop/Lib/axi_ethernetlite_v3_0_17/.cxl.vhdl.axi_ethernetlite_v3_0_17.axi_ethernetlite_v3_0_17.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:axi_ethernetlite_v3_0_17)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap axi_ethernetlite_v3_0_17 /data11/home/marcuscw/Desktop/Lib/axi_ethernetlite_v3_0_17 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:31:07 on Mar 11,2020
vcom -64 -93 -work axi_ethernetlite_v3_0_17 -f /data11/home/marcuscw/Desktop/Lib/axi_ethernetlite_v3_0_17/.cxl.vhdl.axi_ethernetlite_v3_0_17.axi_ethernetlite_v3_0_17.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity ld_arith_reg
-- Loading package NUMERIC_STD
-- Compiling architecture imp of ld_arith_reg
-- Compiling entity mux_onehot_f
-- Compiling architecture imp of mux_onehot_f
-- Compiling package mac_pkg
-- Compiling package body mac_pkg
-- Loading package mac_pkg
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package mac_pkg
-- Compiling entity lfsr16
-- Compiling architecture imp of lfsr16
-- Compiling entity defer_state
-- Compiling architecture implementation of defer_state
-- Compiling entity crcnibshiftreg
-- Compiling architecture implementation of crcnibshiftreg
-- Compiling entity cntr5bit
-- Compiling architecture implementation of cntr5bit
-- Compiling entity tx_statemachine
-- Compiling architecture implementation of tx_statemachine
-- Loading entity cntr5bit
-- Compiling entity tx_intrfce
-- Compiling architecture implementation of tx_intrfce
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading package VCOMPONENTS
-- Loading entity async_fifo_fg
-- Loading entity cdc_sync
-- Compiling entity rx_statemachine
-- Compiling architecture imp of rx_statemachine
-- Compiling entity rx_intrfce
-- Compiling architecture implementation of rx_intrfce
-- Compiling entity ram16x4
-- Compiling architecture imp of ram16x4
-- Compiling entity msh_cnt
-- Compiling architecture imp of msh_cnt
-- Compiling entity deferral
-- Compiling architecture implementation of deferral
-- Loading entity defer_state
-- Compiling entity crcgentx
-- Compiling architecture arch1 of crcgentx
-- Loading entity crcnibshiftreg
-- Compiling entity crcgenrx
-- Compiling architecture arch1 of crcgenrx
-- Compiling entity bocntr
-- Compiling architecture implementation of bocntr
-- Loading entity lfsr16
-- Compiling entity transmit
-- Compiling architecture imp of transmit
-- Loading entity crcgentx
-- Loading entity tx_intrfce
-- Loading entity mux_onehot_f
-- Loading entity ld_arith_reg
-- Loading entity tx_statemachine
-- Loading entity deferral
-- Loading entity msh_cnt
-- Loading entity bocntr
-- Compiling entity receive
-- Compiling architecture imp of receive
-- Loading entity rx_statemachine
-- Loading entity rx_intrfce
-- Loading entity crcgenrx
-- Compiling entity MacAddrRAM
-- Compiling architecture imp of MacAddrRAM
-- Loading entity ram16x4
-- Compiling entity mdio_if
-- Compiling architecture imp of mdio_if
-- Compiling entity emac_dpram
-- Compiling architecture imp of emac_dpram
-- Loading entity blk_mem_gen_wrapper
-- Compiling entity emac
-- Compiling architecture imp of emac
-- Loading entity receive
-- Loading entity transmit
-- Loading entity MacAddrRAM
-- Compiling entity xemac
-- Compiling architecture imp of xemac
-- Loading entity emac
-- Loading entity emac_dpram
-- Loading entity mdio_if
-- Compiling entity axi_interface
-- Compiling architecture rtl of axi_interface
-- Loading entity axi_interface
-- Compiling entity axi_ethernetlite
-- Compiling architecture imp of axi_ethernetlite
-- Loading entity xemac
End time: 15:31:09 on Mar 11,2020, Elapsed time: 0:00:02
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:axi_ethernetlite_v3_0_17)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.axi_ethernetlite_v3_0_17.axi_ethernetlite_v3_0_17.lin64.log'...
    > Generating report file '.cxl.vhdl.axi_ethernetlite_v3_0_17.axi_ethernetlite_v3_0_17.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 64.71 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/displayport_v7_0_11'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/displayport_v7_0_11'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap displayport_v7_0_11 /data11/home/marcuscw/Desktop/Lib/displayport_v7_0_11'...
      output file: '/data11/home/marcuscw/Desktop/Lib/displayport_v7_0_11/.cxl.vhdl.displayport_v7_0_11.displayport_v7_0_11.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap displayport_v7_0_11 /data11/home/marcuscw/Desktop/Lib/displayport_v7_0_11'
      return code: '0'

Compiling vhdl library 'displayport_v7_0_11'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work displayport_v7_0_11 -f /data11/home/marcuscw/Desktop/Lib/displayport_v7_0_11/.cxl.vhdl.displayport_v7_0_11.displayport_v7_0_11.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/displayport_v7_0_11/.cxl.vhdl.displayport_v7_0_11.displayport_v7_0_11.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work displayport_v7_0_11 -f /data11/home/marcuscw/Desktop/Lib/displayport_v7_0_11/.cxl.vhdl.displayport_v7_0_11.displayport_v7_0_11.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:displayport_v7_0_11)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap displayport_v7_0_11 /data11/home/marcuscw/Desktop/Lib/displayport_v7_0_11 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:31:10 on Mar 11,2020
vcom -64 -93 -work displayport_v7_0_11 -f /data11/home/marcuscw/Desktop/Lib/displayport_v7_0_11/.cxl.vhdl.displayport_v7_0_11.displayport_v7_0_11.lin64.cmf 
-- Loading package STANDARD
End time: 15:31:11 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:displayport_v7_0_11)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.displayport_v7_0_11.displayport_v7_0_11.lin64.log'...
    > Generating report file '.cxl.vhdl.displayport_v7_0_11.displayport_v7_0_11.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 64.93 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/displayport_v7_0_11'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/displayport_v7_0_11'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap displayport_v7_0_11 /data11/home/marcuscw/Desktop/Lib/displayport_v7_0_11'...
      output file: '/data11/home/marcuscw/Desktop/Lib/displayport_v7_0_11/.cxl.verilog.displayport_v7_0_11.displayport_v7_0_11.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap displayport_v7_0_11 /data11/home/marcuscw/Desktop/Lib/displayport_v7_0_11'
      return code: '0'

Compiling verilog library 'displayport_v7_0_11'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work displayport_v7_0_11 -f /data11/home/marcuscw/Desktop/Lib/displayport_v7_0_11/.cxl.verilog.displayport_v7_0_11.displayport_v7_0_11.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/displayport_v7_0_11/.cxl.verilog.displayport_v7_0_11.displayport_v7_0_11.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work displayport_v7_0_11 -f /data11/home/marcuscw/Desktop/Lib/displayport_v7_0_11/.cxl.verilog.displayport_v7_0_11.displayport_v7_0_11.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:displayport_v7_0_11)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap displayport_v7_0_11 /data11/home/marcuscw/Desktop/Lib/displayport_v7_0_11 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:31:12 on Mar 11,2020
vlog -64 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -work displayport_v7_0_11 -f /data11/home/marcuscw/Desktop/Lib/displayport_v7_0_11/.cxl.verilog.displayport_v7_0_11.displayport_v7_0_11.lin64.cmf 

Top level modules:
End time: 15:31:16 on Mar 11,2020, Elapsed time: 0:00:04
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:displayport_v7_0_11)
==============================================================================

    > Searching for warnings in '.cxl.verilog.displayport_v7_0_11.displayport_v7_0_11.lin64.log'...
    > Generating report file '.cxl.verilog.displayport_v7_0_11.displayport_v7_0_11.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 65.16 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/axi_usb2_device_v5_0_20'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/axi_usb2_device_v5_0_20'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap axi_usb2_device_v5_0_20 /data11/home/marcuscw/Desktop/Lib/axi_usb2_device_v5_0_20'...
      output file: '/data11/home/marcuscw/Desktop/Lib/axi_usb2_device_v5_0_20/.cxl.vhdl.axi_usb2_device_v5_0_20.axi_usb2_device_v5_0_20.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap axi_usb2_device_v5_0_20 /data11/home/marcuscw/Desktop/Lib/axi_usb2_device_v5_0_20'
      return code: '0'

Compiling vhdl library 'axi_usb2_device_v5_0_20'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work axi_usb2_device_v5_0_20 -f /data11/home/marcuscw/Desktop/Lib/axi_usb2_device_v5_0_20/.cxl.vhdl.axi_usb2_device_v5_0_20.axi_usb2_device_v5_0_20.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/axi_usb2_device_v5_0_20/.cxl.vhdl.axi_usb2_device_v5_0_20.axi_usb2_device_v5_0_20.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work axi_usb2_device_v5_0_20 -f /data11/home/marcuscw/Desktop/Lib/axi_usb2_device_v5_0_20/.cxl.vhdl.axi_usb2_device_v5_0_20.axi_usb2_device_v5_0_20.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:axi_usb2_device_v5_0_20)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap axi_usb2_device_v5_0_20 /data11/home/marcuscw/Desktop/Lib/axi_usb2_device_v5_0_20 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:31:17 on Mar 11,2020
vcom -64 -93 -work axi_usb2_device_v5_0_20 -f /data11/home/marcuscw/Desktop/Lib/axi_usb2_device_v5_0_20/.cxl.vhdl.axi_usb2_device_v5_0_20.axi_usb2_device_v5_0_20.lin64.cmf 
-- Loading package STANDARD
End time: 15:31:18 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:axi_usb2_device_v5_0_20)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.axi_usb2_device_v5_0_20.axi_usb2_device_v5_0_20.lin64.log'...
    > Generating report file '.cxl.vhdl.axi_usb2_device_v5_0_20.axi_usb2_device_v5_0_20.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 65.38 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/axi_usb2_device_v5_0_20'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/axi_usb2_device_v5_0_20'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap axi_usb2_device_v5_0_20 /data11/home/marcuscw/Desktop/Lib/axi_usb2_device_v5_0_20'...
      output file: '/data11/home/marcuscw/Desktop/Lib/axi_usb2_device_v5_0_20/.cxl.verilog.axi_usb2_device_v5_0_20.axi_usb2_device_v5_0_20.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap axi_usb2_device_v5_0_20 /data11/home/marcuscw/Desktop/Lib/axi_usb2_device_v5_0_20'
      return code: '0'

Compiling verilog library 'axi_usb2_device_v5_0_20'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work axi_usb2_device_v5_0_20 -f /data11/home/marcuscw/Desktop/Lib/axi_usb2_device_v5_0_20/.cxl.verilog.axi_usb2_device_v5_0_20.axi_usb2_device_v5_0_20.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/axi_usb2_device_v5_0_20/.cxl.verilog.axi_usb2_device_v5_0_20.axi_usb2_device_v5_0_20.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work axi_usb2_device_v5_0_20 -f /data11/home/marcuscw/Desktop/Lib/axi_usb2_device_v5_0_20/.cxl.verilog.axi_usb2_device_v5_0_20.axi_usb2_device_v5_0_20.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:axi_usb2_device_v5_0_20)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap axi_usb2_device_v5_0_20 /data11/home/marcuscw/Desktop/Lib/axi_usb2_device_v5_0_20 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:31:19 on Mar 11,2020
vlog -64 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -work axi_usb2_device_v5_0_20 -f /data11/home/marcuscw/Desktop/Lib/axi_usb2_device_v5_0_20/.cxl.verilog.axi_usb2_device_v5_0_20.axi_usb2_device_v5_0_20.lin64.cmf 

Top level modules:
End time: 15:31:19 on Mar 11,2020, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:axi_usb2_device_v5_0_20)
==============================================================================

    > Searching for warnings in '.cxl.verilog.axi_usb2_device_v5_0_20.axi_usb2_device_v5_0_20.lin64.log'...
    > Generating report file '.cxl.verilog.axi_usb2_device_v5_0_20.axi_usb2_device_v5_0_20.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 65.61 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/axi_datamover_v5_1_21'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/axi_datamover_v5_1_21'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap axi_datamover_v5_1_21 /data11/home/marcuscw/Desktop/Lib/axi_datamover_v5_1_21'...
      output file: '/data11/home/marcuscw/Desktop/Lib/axi_datamover_v5_1_21/.cxl.vhdl.axi_datamover_v5_1_21.axi_datamover_v5_1_21.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap axi_datamover_v5_1_21 /data11/home/marcuscw/Desktop/Lib/axi_datamover_v5_1_21'
      return code: '0'

Compiling vhdl library 'axi_datamover_v5_1_21'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work axi_datamover_v5_1_21 -f /data11/home/marcuscw/Desktop/Lib/axi_datamover_v5_1_21/.cxl.vhdl.axi_datamover_v5_1_21.axi_datamover_v5_1_21.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/axi_datamover_v5_1_21/.cxl.vhdl.axi_datamover_v5_1_21.axi_datamover_v5_1_21.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work axi_datamover_v5_1_21 -f /data11/home/marcuscw/Desktop/Lib/axi_datamover_v5_1_21/.cxl.vhdl.axi_datamover_v5_1_21.axi_datamover_v5_1_21.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:axi_datamover_v5_1_21)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap axi_datamover_v5_1_21 /data11/home/marcuscw/Desktop/Lib/axi_datamover_v5_1_21 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:31:20 on Mar 11,2020
vcom -64 -93 -work axi_datamover_v5_1_21 -f /data11/home/marcuscw/Desktop/Lib/axi_datamover_v5_1_21/.cxl.vhdl.axi_datamover_v5_1_21.axi_datamover_v5_1_21.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity axi_datamover_reset
-- Compiling architecture implementation of axi_datamover_reset
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading entity cdc_sync
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package VCOMPONENTS
-- Loading entity async_fifo_fg
-- Compiling entity axi_datamover_afifo_autord
-- Compiling architecture imp of axi_datamover_afifo_autord
-- Loading entity sync_fifo_fg
-- Compiling entity axi_datamover_sfifo_autord
-- Compiling architecture imp of axi_datamover_sfifo_autord
-- Loading package lib_pkg
-- Loading entity srl_fifo_f
-- Loading entity axi_datamover_sfifo_autord
-- Loading entity axi_datamover_afifo_autord
-- Compiling entity axi_datamover_fifo
-- Compiling architecture imp of axi_datamover_fifo
-- Loading entity axi_datamover_fifo
-- Compiling entity axi_datamover_cmd_status
-- Compiling architecture implementation of axi_datamover_cmd_status
-- Compiling entity axi_datamover_scc
-- Compiling architecture implementation of axi_datamover_scc
-- Compiling entity axi_datamover_strb_gen2
-- Compiling architecture implementation of axi_datamover_strb_gen2
-- Loading entity axi_datamover_strb_gen2
-- Compiling entity axi_datamover_pcc
-- Compiling architecture implementation of axi_datamover_pcc
-- Compiling entity axi_datamover_addr_cntl
-- Compiling architecture implementation of axi_datamover_addr_cntl
-- Compiling entity axi_datamover_rdmux
-- Compiling architecture implementation of axi_datamover_rdmux
-- Loading entity axi_datamover_rdmux
-- Compiling entity axi_datamover_rddata_cntl
-- Compiling architecture implementation of axi_datamover_rddata_cntl
-- Compiling entity axi_datamover_rd_status_cntl
-- Compiling architecture implementation of axi_datamover_rd_status_cntl
-- Compiling entity axi_datamover_wr_demux
-- Compiling architecture implementation of axi_datamover_wr_demux
-- Compiling entity axi_datamover_wrdata_cntl
-- Compiling architecture implementation of axi_datamover_wrdata_cntl
-- Compiling entity axi_datamover_wr_status_cntl
-- Compiling architecture implementation of axi_datamover_wr_status_cntl
-- Loading entity axi_datamover_wr_demux
-- Compiling entity axi_datamover_skid2mm_buf
-- Compiling architecture implementation of axi_datamover_skid2mm_buf
-- Compiling entity axi_datamover_skid_buf
-- Compiling architecture implementation of axi_datamover_skid_buf
-- Compiling entity axi_datamover_rd_sf
-- Compiling architecture implementation of axi_datamover_rd_sf
-- Compiling entity axi_datamover_wr_sf
-- Compiling architecture implementation of axi_datamover_wr_sf
-- Compiling entity axi_datamover_stbs_set
-- Compiling architecture implementation of axi_datamover_stbs_set
-- Compiling entity axi_datamover_stbs_set_nodre
-- Compiling architecture implementation of axi_datamover_stbs_set_nodre
-- Compiling entity axi_datamover_ibttcc
-- Compiling architecture implementation of axi_datamover_ibttcc
-- Loading entity axi_datamover_skid_buf
-- Loading entity axi_datamover_stbs_set
-- Loading entity axi_datamover_stbs_set_nodre
-- Compiling entity axi_datamover_indet_btt
-- Compiling architecture implementation of axi_datamover_indet_btt
-- Compiling entity axi_datamover_dre_mux2_1_x_n
-- Compiling architecture implementation of axi_datamover_dre_mux2_1_x_n
-- Compiling entity axi_datamover_dre_mux4_1_x_n
-- Compiling architecture implementation of axi_datamover_dre_mux4_1_x_n
-- Compiling entity axi_datamover_dre_mux8_1_x_n
-- Compiling architecture implementation of axi_datamover_dre_mux8_1_x_n
-- Loading entity axi_datamover_dre_mux8_1_x_n
-- Loading entity axi_datamover_dre_mux4_1_x_n
-- Loading entity axi_datamover_dre_mux2_1_x_n
-- Compiling entity axi_datamover_mm2s_dre
-- Compiling architecture implementation of axi_datamover_mm2s_dre
-- Compiling entity axi_datamover_s2mm_dre
-- Compiling architecture implementation of axi_datamover_s2mm_dre
-- Compiling entity axi_datamover_ms_strb_set
-- Compiling architecture implementation of axi_datamover_ms_strb_set
-- Loading entity axi_datamover_ms_strb_set
-- Compiling entity axi_datamover_mssai_skid_buf
-- Compiling architecture implementation of axi_datamover_mssai_skid_buf
-- Compiling entity axi_datamover_slice
-- Compiling architecture working of axi_datamover_slice
-- Loading entity axi_datamover_mssai_skid_buf
-- Loading entity axi_datamover_slice
-- Compiling entity axi_datamover_s2mm_scatter
-- Compiling architecture implementation of axi_datamover_s2mm_scatter
-- Loading entity axi_datamover_s2mm_dre
-- Loading entity axi_datamover_s2mm_scatter
-- Compiling entity axi_datamover_s2mm_realign
-- Compiling architecture implementation of axi_datamover_s2mm_realign
-- Loading entity axi_datamover_reset
-- Loading entity axi_datamover_cmd_status
-- Loading entity axi_datamover_scc
-- Loading entity axi_datamover_addr_cntl
-- Loading entity axi_datamover_wrdata_cntl
-- Loading entity axi_datamover_wr_status_cntl
-- Loading entity axi_datamover_skid2mm_buf
-- Compiling entity axi_datamover_s2mm_basic_wrap
-- Compiling architecture implementation of axi_datamover_s2mm_basic_wrap
-- Compiling entity axi_datamover_s2mm_omit_wrap
-- Compiling architecture implementation of axi_datamover_s2mm_omit_wrap
-- Loading entity axi_datamover_pcc
-- Loading entity axi_datamover_ibttcc
-- Loading entity axi_datamover_indet_btt
-- Loading entity axi_datamover_s2mm_realign
-- Loading entity axi_datamover_wr_sf
-- Compiling entity axi_datamover_s2mm_full_wrap
-- Compiling architecture implementation of axi_datamover_s2mm_full_wrap
-- Loading entity axi_datamover_rddata_cntl
-- Loading entity axi_datamover_rd_status_cntl
-- Compiling entity axi_datamover_mm2s_basic_wrap
-- Compiling architecture implementation of axi_datamover_mm2s_basic_wrap
-- Compiling entity axi_datamover_mm2s_omit_wrap
-- Compiling architecture implementation of axi_datamover_mm2s_omit_wrap
-- Loading entity axi_datamover_mm2s_dre
-- Loading entity axi_datamover_rd_sf
-- Compiling entity axi_datamover_mm2s_full_wrap
-- Compiling architecture implementation of axi_datamover_mm2s_full_wrap
-- Loading entity axi_datamover_mm2s_omit_wrap
-- Loading entity axi_datamover_mm2s_full_wrap
-- Loading entity axi_datamover_mm2s_basic_wrap
-- Loading entity axi_datamover_s2mm_omit_wrap
-- Loading entity axi_datamover_s2mm_full_wrap
-- Loading entity axi_datamover_s2mm_basic_wrap
-- Compiling entity axi_datamover
-- Compiling architecture implementation of axi_datamover
End time: 15:31:23 on Mar 11,2020, Elapsed time: 0:00:03
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:axi_datamover_v5_1_21)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.axi_datamover_v5_1_21.axi_datamover_v5_1_21.lin64.log'...
    > Generating report file '.cxl.vhdl.axi_datamover_v5_1_21.axi_datamover_v5_1_21.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 65.84 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/axi_vdma_v6_3_7'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/axi_vdma_v6_3_7'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap axi_vdma_v6_3_7 /data11/home/marcuscw/Desktop/Lib/axi_vdma_v6_3_7'...
      output file: '/data11/home/marcuscw/Desktop/Lib/axi_vdma_v6_3_7/.cxl.vhdl.axi_vdma_v6_3_7.axi_vdma_v6_3_7.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap axi_vdma_v6_3_7 /data11/home/marcuscw/Desktop/Lib/axi_vdma_v6_3_7'
      return code: '0'

Compiling vhdl library 'axi_vdma_v6_3_7'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work axi_vdma_v6_3_7 -f /data11/home/marcuscw/Desktop/Lib/axi_vdma_v6_3_7/.cxl.vhdl.axi_vdma_v6_3_7.axi_vdma_v6_3_7.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/axi_vdma_v6_3_7/.cxl.vhdl.axi_vdma_v6_3_7.axi_vdma_v6_3_7.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work axi_vdma_v6_3_7 -f /data11/home/marcuscw/Desktop/Lib/axi_vdma_v6_3_7/.cxl.vhdl.axi_vdma_v6_3_7.axi_vdma_v6_3_7.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:axi_vdma_v6_3_7)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap axi_vdma_v6_3_7 /data11/home/marcuscw/Desktop/Lib/axi_vdma_v6_3_7 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:31:23 on Mar 11,2020
vcom -64 -93 -work axi_vdma_v6_3_7 -f /data11/home/marcuscw/Desktop/Lib/axi_vdma_v6_3_7/.cxl.vhdl.axi_vdma_v6_3_7.axi_vdma_v6_3_7.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling package axi_sg_pkg
-- Compiling package body axi_sg_pkg
-- Loading package axi_sg_pkg
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading package axi_sg_pkg
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package lib_pkg
-- Compiling entity axi_sg_ftch_sm
-- Compiling architecture implementation of axi_sg_ftch_sm
-- Compiling entity axi_sg_ftch_pntr
-- Compiling architecture implementation of axi_sg_ftch_pntr
-- Compiling entity axi_sg_ftch_cmdsts_if
-- Compiling architecture implementation of axi_sg_ftch_cmdsts_if
-- Compiling entity axi_sg_ftch_mngr
-- Compiling architecture implementation of axi_sg_ftch_mngr
-- Loading entity axi_sg_ftch_sm
-- Loading entity axi_sg_ftch_pntr
-- Loading entity axi_sg_ftch_cmdsts_if
-- Loading package VCOMPONENTS
-- Loading entity async_fifo_fg
-- Compiling entity axi_sg_afifo_autord
-- Compiling architecture imp of axi_sg_afifo_autord
-- Loading entity sync_fifo_fg
-- Compiling entity axi_sg_ftch_queue
-- Compiling architecture implementation of axi_sg_ftch_queue
-- Loading entity axi_sg_afifo_autord
-- Compiling entity axi_sg_ftch_noqueue
-- Compiling architecture implementation of axi_sg_ftch_noqueue
-- Compiling entity axi_sg_ftch_q_mngr
-- Compiling architecture implementation of axi_sg_ftch_q_mngr
-- Loading entity axi_sg_ftch_queue
-- Loading entity axi_sg_ftch_noqueue
-- Compiling entity axi_sg_updt_cmdsts_if
-- Compiling architecture implementation of axi_sg_updt_cmdsts_if
-- Compiling entity axi_sg_updt_sm
-- Compiling architecture implementation of axi_sg_updt_sm
-- Compiling entity axi_sg_updt_mngr
-- Compiling architecture implementation of axi_sg_updt_mngr
-- Loading entity axi_sg_updt_sm
-- Loading entity axi_sg_updt_cmdsts_if
-- Compiling entity axi_sg_updt_queue
-- Compiling architecture implementation of axi_sg_updt_queue
-- Compiling entity axi_sg_updt_noqueue
-- Compiling architecture implementation of axi_sg_updt_noqueue
-- Compiling entity axi_sg_updt_q_mngr
-- Compiling architecture implementation of axi_sg_updt_q_mngr
-- Loading entity axi_sg_updt_queue
-- Loading entity axi_sg_updt_noqueue
-- Compiling entity axi_sg_intrpt
-- Compiling architecture implementation of axi_sg_intrpt
-- Compiling entity axi_sg
-- Compiling architecture implementation of axi_sg
-- Loading entity axi_sg_ftch_mngr
-- Loading entity axi_sg_ftch_q_mngr
-- Loading entity axi_sg_updt_mngr
-- Loading entity axi_sg_updt_q_mngr
-- Loading entity axi_sg_intrpt
-- Loading entity axi_datamover_mm2s_omit_wrap
-- Loading entity axi_datamover_reset
-- Loading entity srl_fifo_f
-- Loading entity axi_datamover_sfifo_autord
-- Loading entity axi_datamover_afifo_autord
-- Loading entity axi_datamover_fifo
-- Loading entity axi_datamover_cmd_status
-- Loading entity axi_datamover_strb_gen2
-- Loading entity axi_datamover_pcc
-- Loading entity axi_datamover_addr_cntl
-- Loading entity axi_datamover_rdmux
-- Loading entity axi_datamover_rddata_cntl
-- Loading entity axi_datamover_rd_status_cntl
-- Loading entity axi_datamover_dre_mux8_1_x_n
-- Loading entity axi_datamover_dre_mux4_1_x_n
-- Loading entity axi_datamover_dre_mux2_1_x_n
-- Loading entity axi_datamover_mm2s_dre
-- Loading entity axi_datamover_rd_sf
-- Loading entity axi_datamover_skid_buf
-- Loading entity axi_datamover_mm2s_full_wrap
-- Loading entity axi_datamover_scc
-- Loading entity axi_datamover_mm2s_basic_wrap
-- Loading entity axi_datamover_s2mm_omit_wrap
-- Loading entity axi_datamover_ibttcc
-- Loading entity axi_datamover_stbs_set
-- Loading entity axi_datamover_stbs_set_nodre
-- Loading entity axi_datamover_indet_btt
-- Loading entity axi_datamover_s2mm_dre
-- Loading entity axi_datamover_ms_strb_set
-- Loading entity axi_datamover_mssai_skid_buf
-- Loading entity axi_datamover_slice
-- Loading entity axi_datamover_s2mm_scatter
-- Loading entity axi_datamover_s2mm_realign
-- Loading entity axi_datamover_wrdata_cntl
-- Loading entity axi_datamover_wr_status_cntl
-- Loading entity axi_datamover_wr_demux
-- Loading entity axi_datamover_skid2mm_buf
-- Loading entity axi_datamover_wr_sf
-- Loading entity axi_datamover_s2mm_full_wrap
-- Loading entity axi_datamover_s2mm_basic_wrap
-- Loading entity axi_datamover
-- Compiling package axi_vdma_pkg
-- Compiling package body axi_vdma_pkg
-- Loading package axi_vdma_pkg
-- Loading package axi_vdma_pkg
-- Compiling entity axi_vdma_cdc
-- Compiling architecture implementation of axi_vdma_cdc
-- Compiling entity axi_vdma_vid_cdc
-- Compiling architecture implementation of axi_vdma_vid_cdc
-- Loading entity cdc_sync
-- Compiling entity axi_vdma_sg_cdc
-- Compiling architecture implementation of axi_vdma_sg_cdc
-- Compiling entity axi_vdma_reset
-- Compiling architecture implementation of axi_vdma_reset
-- Compiling entity axi_vdma_rst_module
-- Compiling architecture implementation of axi_vdma_rst_module
-- Loading entity axi_vdma_reset
-- Compiling entity axi_vdma_lite_if
-- Compiling architecture implementation of axi_vdma_lite_if
-- Compiling entity axi_vdma_register
-- Compiling architecture implementation of axi_vdma_register
-- Compiling entity axi_vdma_regdirect
-- Compiling architecture implementation of axi_vdma_regdirect
-- Compiling entity axi_vdma_reg_mux
-- Compiling architecture implementation of axi_vdma_reg_mux
-- Compiling entity axi_vdma_reg_module
-- Compiling architecture implementation of axi_vdma_reg_module
-- Loading entity axi_vdma_register
-- Loading entity axi_vdma_regdirect
-- Loading entity axi_vdma_reg_mux
-- Compiling entity axi_vdma_reg_if
-- Compiling architecture implementation of axi_vdma_reg_if
-- Loading entity axi_vdma_lite_if
-- Compiling entity axi_vdma_intrpt
-- Compiling architecture implementation of axi_vdma_intrpt
-- Compiling entity axi_vdma_sof_gen
-- Compiling architecture implementation of axi_vdma_sof_gen
-- Compiling entity axi_vdma_skid_buf
-- Compiling architecture implementation of axi_vdma_skid_buf
-- Compiling entity axi_vdma_sfifo
-- Compiling architecture xilinx of axi_vdma_sfifo
-- Compiling entity axi_vdma_sfifo_autord
-- Compiling architecture imp of axi_vdma_sfifo_autord
-- Compiling entity axi_vdma_afifo_builtin
-- Compiling architecture xilinx of axi_vdma_afifo_builtin
-- Compiling entity axi_vdma_afifo
-- Compiling architecture xilinx of axi_vdma_afifo
-- Compiling entity axi_vdma_afifo_autord
-- Compiling architecture imp of axi_vdma_afifo_autord
-- Compiling entity axi_vdma_mm2s_linebuf
-- Compiling architecture implementation of axi_vdma_mm2s_linebuf
-- Loading entity axi_vdma_sfifo
-- Loading entity axi_vdma_afifo
-- Loading entity axi_vdma_afifo_builtin
-- Loading entity axi_vdma_skid_buf
-- Compiling entity axi_vdma_s2mm_linebuf
-- Compiling architecture implementation of axi_vdma_s2mm_linebuf
-- Loading entity blk_mem_gen_wrapper
-- Compiling entity axi_vdma_blkmem
-- Compiling architecture implementation of axi_vdma_blkmem
-- Compiling entity axi_vdma_fsync_gen
-- Compiling architecture implementation of axi_vdma_fsync_gen
-- Compiling entity axi_vdma_vregister
-- Compiling architecture implementation of axi_vdma_vregister
-- Compiling entity axi_vdma_vregister_64
-- Compiling architecture implementation of axi_vdma_vregister_64
-- Compiling entity axi_vdma_sgregister
-- Compiling architecture implementation of axi_vdma_sgregister
-- Loading entity axi_vdma_blkmem
-- Compiling entity axi_vdma_vaddrreg_mux
-- Compiling architecture implementation of axi_vdma_vaddrreg_mux
-- Compiling entity axi_vdma_vaddrreg_mux_64
-- Compiling architecture implementation of axi_vdma_vaddrreg_mux_64
-- Compiling entity axi_vdma_vidreg_module
-- Compiling architecture implementation of axi_vdma_vidreg_module
-- Loading entity axi_vdma_sgregister
-- Loading entity axi_vdma_vregister
-- Loading entity axi_vdma_vaddrreg_mux
-- Compiling entity axi_vdma_vidreg_module_64
-- Compiling architecture implementation of axi_vdma_vidreg_module_64
-- Loading entity axi_vdma_vregister_64
-- Loading entity axi_vdma_vaddrreg_mux_64
-- Compiling entity axi_vdma_genlock_mux
-- Compiling architecture implementation of axi_vdma_genlock_mux
-- Compiling entity axi_vdma_greycoder
-- Compiling architecture implementation of axi_vdma_greycoder
-- Compiling entity axi_vdma_genlock_mngr
-- Compiling architecture implementation of axi_vdma_genlock_mngr
-- Loading entity axi_vdma_greycoder
-- Loading entity axi_vdma_genlock_mux
-- Compiling entity axi_vdma_sg_if
-- Compiling architecture implementation of axi_vdma_sg_if
-- Compiling entity axi_vdma_sm
-- Compiling architecture implementation of axi_vdma_sm
-- Compiling entity axi_vdma_cmdsts_if
-- Compiling architecture implementation of axi_vdma_cmdsts_if
-- Compiling entity axi_vdma_sts_mngr
-- Compiling architecture implementation of axi_vdma_sts_mngr
-- Compiling entity axi_vdma_mngr
-- Compiling architecture implementation of axi_vdma_mngr
-- Loading entity axi_vdma_sm
-- Loading entity axi_vdma_sg_if
-- Loading entity axi_vdma_cmdsts_if
-- Loading entity axi_vdma_sts_mngr
-- Loading entity axi_vdma_vidreg_module
-- Loading entity axi_vdma_genlock_mngr
-- Compiling entity axi_vdma_mngr_64
-- Compiling architecture implementation of axi_vdma_mngr_64
-- Loading entity axi_vdma_vidreg_module_64
-- Compiling entity axi_vdma_mm2s_axis_dwidth_converter
-- Compiling architecture implementation of axi_vdma_mm2s_axis_dwidth_converter
-- Compiling entity axi_vdma_s2mm_axis_dwidth_converter
-- Compiling architecture implementation of axi_vdma_s2mm_axis_dwidth_converter
-- Compiling entity axi_vdma
-- Compiling architecture implementation of axi_vdma
-- Loading entity axi_vdma_rst_module
-- Loading entity axi_vdma_reg_if
-- Loading entity axi_vdma_intrpt
-- Loading entity axi_sg
-- Loading entity axi_vdma_sg_cdc
-- Loading entity axi_vdma_mm2s_axis_dwidth_converter
-- Loading entity axi_vdma_reg_module
-- Loading entity axi_vdma_mngr
-- Loading entity axi_vdma_mngr_64
-- Loading entity axi_vdma_fsync_gen
-- Loading entity axi_vdma_vid_cdc
-- Loading entity axi_vdma_sof_gen
-- Loading entity axi_vdma_mm2s_linebuf
-- Loading entity axi_vdma_s2mm_axis_dwidth_converter
-- Loading entity axi_vdma_s2mm_linebuf
End time: 15:31:26 on Mar 11,2020, Elapsed time: 0:00:03
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:axi_vdma_v6_3_7)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.axi_vdma_v6_3_7.axi_vdma_v6_3_7.lin64.log'...
    > Generating report file '.cxl.vhdl.axi_vdma_v6_3_7.axi_vdma_v6_3_7.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 66.06 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/axi_vdma_v6_3_7'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/axi_vdma_v6_3_7'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap axi_vdma_v6_3_7 /data11/home/marcuscw/Desktop/Lib/axi_vdma_v6_3_7'...
      output file: '/data11/home/marcuscw/Desktop/Lib/axi_vdma_v6_3_7/.cxl.verilog.axi_vdma_v6_3_7.axi_vdma_v6_3_7.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap axi_vdma_v6_3_7 /data11/home/marcuscw/Desktop/Lib/axi_vdma_v6_3_7'
      return code: '0'

Compiling verilog library 'axi_vdma_v6_3_7'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work axi_vdma_v6_3_7 -f /data11/home/marcuscw/Desktop/Lib/axi_vdma_v6_3_7/.cxl.verilog.axi_vdma_v6_3_7.axi_vdma_v6_3_7.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/axi_vdma_v6_3_7/.cxl.verilog.axi_vdma_v6_3_7.axi_vdma_v6_3_7.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work axi_vdma_v6_3_7 -f /data11/home/marcuscw/Desktop/Lib/axi_vdma_v6_3_7/.cxl.verilog.axi_vdma_v6_3_7.axi_vdma_v6_3_7.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:axi_vdma_v6_3_7)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap axi_vdma_v6_3_7 /data11/home/marcuscw/Desktop/Lib/axi_vdma_v6_3_7 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:31:27 on Mar 11,2020
vlog -64 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -work axi_vdma_v6_3_7 -f /data11/home/marcuscw/Desktop/Lib/axi_vdma_v6_3_7/.cxl.verilog.axi_vdma_v6_3_7.axi_vdma_v6_3_7.lin64.cmf 
-- Compiling module axi_vdma_v6_3_7_axis_infrastructure_v1_0_util_axis2vector
-- Compiling module axi_vdma_v6_3_7_axis_infrastructure_v1_0_util_vector2axis
-- Compiling module axi_vdma_v6_3_7_axis_register_slice_v1_0_axisc_register_slice
-- Compiling module axi_vdma_v6_3_7_axis_register_slice_v1_0_axis_register_slice
-- Compiling module axi_vdma_v6_3_7_axis_dwidth_converter_v1_0_axisc_upsizer
-- Compiling module axi_vdma_v6_3_7_axis_dwidth_converter_v1_0_axisc_downsizer
-- Compiling module axi_vdma_v6_3_7_axis_dwidth_converter_v1_0_axis_dwidth_converter

Top level modules:
	axi_vdma_v6_3_7_axis_dwidth_converter_v1_0_axis_dwidth_converter
End time: 15:31:27 on Mar 11,2020, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:axi_vdma_v6_3_7)
==============================================================================

    > Searching for warnings in '.cxl.verilog.axi_vdma_v6_3_7.axi_vdma_v6_3_7.lin64.log'...
    > Generating report file '.cxl.verilog.axi_vdma_v6_3_7.axi_vdma_v6_3_7.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 66.29 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/xbip_dsp48_acc_v3_0_6'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/xbip_dsp48_acc_v3_0_6'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap xbip_dsp48_acc_v3_0_6 /data11/home/marcuscw/Desktop/Lib/xbip_dsp48_acc_v3_0_6'...
      output file: '/data11/home/marcuscw/Desktop/Lib/xbip_dsp48_acc_v3_0_6/.cxl.vhdl.xbip_dsp48_acc_v3_0_6.xbip_dsp48_acc_v3_0_6.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap xbip_dsp48_acc_v3_0_6 /data11/home/marcuscw/Desktop/Lib/xbip_dsp48_acc_v3_0_6'
      return code: '0'

Compiling vhdl library 'xbip_dsp48_acc_v3_0_6'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work xbip_dsp48_acc_v3_0_6 -f /data11/home/marcuscw/Desktop/Lib/xbip_dsp48_acc_v3_0_6/.cxl.vhdl.xbip_dsp48_acc_v3_0_6.xbip_dsp48_acc_v3_0_6.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/xbip_dsp48_acc_v3_0_6/.cxl.vhdl.xbip_dsp48_acc_v3_0_6.xbip_dsp48_acc_v3_0_6.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work xbip_dsp48_acc_v3_0_6 -f /data11/home/marcuscw/Desktop/Lib/xbip_dsp48_acc_v3_0_6/.cxl.vhdl.xbip_dsp48_acc_v3_0_6.xbip_dsp48_acc_v3_0_6.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:xbip_dsp48_acc_v3_0_6)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap xbip_dsp48_acc_v3_0_6 /data11/home/marcuscw/Desktop/Lib/xbip_dsp48_acc_v3_0_6 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:31:28 on Mar 11,2020
vcom -64 -93 -work xbip_dsp48_acc_v3_0_6 -f /data11/home/marcuscw/Desktop/Lib/xbip_dsp48_acc_v3_0_6/.cxl.vhdl.xbip_dsp48_acc_v3_0_6.xbip_dsp48_acc_v3_0_6.lin64.cmf 
-- Loading package STANDARD
End time: 15:31:28 on Mar 11,2020, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:xbip_dsp48_acc_v3_0_6)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.xbip_dsp48_acc_v3_0_6.xbip_dsp48_acc_v3_0_6.lin64.log'...
    > Generating report file '.cxl.vhdl.xbip_dsp48_acc_v3_0_6.xbip_dsp48_acc_v3_0_6.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 66.52 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/xbip_accum_v3_0_6'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/xbip_accum_v3_0_6'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap xbip_accum_v3_0_6 /data11/home/marcuscw/Desktop/Lib/xbip_accum_v3_0_6'...
      output file: '/data11/home/marcuscw/Desktop/Lib/xbip_accum_v3_0_6/.cxl.vhdl.xbip_accum_v3_0_6.xbip_accum_v3_0_6.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap xbip_accum_v3_0_6 /data11/home/marcuscw/Desktop/Lib/xbip_accum_v3_0_6'
      return code: '0'

Compiling vhdl library 'xbip_accum_v3_0_6'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work xbip_accum_v3_0_6 -f /data11/home/marcuscw/Desktop/Lib/xbip_accum_v3_0_6/.cxl.vhdl.xbip_accum_v3_0_6.xbip_accum_v3_0_6.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/xbip_accum_v3_0_6/.cxl.vhdl.xbip_accum_v3_0_6.xbip_accum_v3_0_6.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work xbip_accum_v3_0_6 -f /data11/home/marcuscw/Desktop/Lib/xbip_accum_v3_0_6/.cxl.vhdl.xbip_accum_v3_0_6.xbip_accum_v3_0_6.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:xbip_accum_v3_0_6)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap xbip_accum_v3_0_6 /data11/home/marcuscw/Desktop/Lib/xbip_accum_v3_0_6 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:31:29 on Mar 11,2020
vcom -64 -93 -work xbip_accum_v3_0_6 -f /data11/home/marcuscw/Desktop/Lib/xbip_accum_v3_0_6/.cxl.vhdl.xbip_accum_v3_0_6.xbip_accum_v3_0_6.lin64.cmf 
-- Loading package STANDARD
End time: 15:31:29 on Mar 11,2020, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:xbip_accum_v3_0_6)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.xbip_accum_v3_0_6.xbip_accum_v3_0_6.lin64.log'...
    > Generating report file '.cxl.vhdl.xbip_accum_v3_0_6.xbip_accum_v3_0_6.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 66.74 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/etrnic_v1_1_2'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/etrnic_v1_1_2'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap etrnic_v1_1_2 /data11/home/marcuscw/Desktop/Lib/etrnic_v1_1_2'...
      output file: '/data11/home/marcuscw/Desktop/Lib/etrnic_v1_1_2/.cxl.verilog.etrnic_v1_1_2.etrnic_v1_1_2.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap etrnic_v1_1_2 /data11/home/marcuscw/Desktop/Lib/etrnic_v1_1_2'
      return code: '0'

Compiling verilog library 'etrnic_v1_1_2'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work etrnic_v1_1_2 -f /data11/home/marcuscw/Desktop/Lib/etrnic_v1_1_2/.cxl.verilog.etrnic_v1_1_2.etrnic_v1_1_2.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/etrnic_v1_1_2/.cxl.verilog.etrnic_v1_1_2.etrnic_v1_1_2.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work etrnic_v1_1_2 -f /data11/home/marcuscw/Desktop/Lib/etrnic_v1_1_2/.cxl.verilog.etrnic_v1_1_2.etrnic_v1_1_2.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:etrnic_v1_1_2)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap etrnic_v1_1_2 /data11/home/marcuscw/Desktop/Lib/etrnic_v1_1_2 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:31:30 on Mar 11,2020
vlog -64 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -work etrnic_v1_1_2 -f /data11/home/marcuscw/Desktop/Lib/etrnic_v1_1_2/.cxl.verilog.etrnic_v1_1_2.etrnic_v1_1_2.lin64.cmf 
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/etrnic_v1_1/hdl/etrnic_v1_1_rfs.v(64): (vlog-2600) [RDGN] - Redundant digits in numeric literal.

Top level modules:
End time: 15:31:31 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(questasim:verilog:etrnic_v1_1_2)
==============================================================================

    > Searching for warnings in '.cxl.verilog.etrnic_v1_1_2.etrnic_v1_1_2.lin64.log'...
    > Generating report file '.cxl.verilog.etrnic_v1_1_2.etrnic_v1_1_2.lin64.rpt'...

compile_simlib: 0 error(s), 1 warning(s), 66.97 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/xsdbs_v1_0_2'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/xsdbs_v1_0_2'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap xsdbs_v1_0_2 /data11/home/marcuscw/Desktop/Lib/xsdbs_v1_0_2'...
      output file: '/data11/home/marcuscw/Desktop/Lib/xsdbs_v1_0_2/.cxl.verilog.xsdbs_v1_0_2.xsdbs_v1_0_2.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap xsdbs_v1_0_2 /data11/home/marcuscw/Desktop/Lib/xsdbs_v1_0_2'
      return code: '0'

Compiling verilog library 'xsdbs_v1_0_2'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work xsdbs_v1_0_2 -f /data11/home/marcuscw/Desktop/Lib/xsdbs_v1_0_2/.cxl.verilog.xsdbs_v1_0_2.xsdbs_v1_0_2.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/xsdbs_v1_0_2/.cxl.verilog.xsdbs_v1_0_2.xsdbs_v1_0_2.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work xsdbs_v1_0_2 -f /data11/home/marcuscw/Desktop/Lib/xsdbs_v1_0_2/.cxl.verilog.xsdbs_v1_0_2.xsdbs_v1_0_2.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:xsdbs_v1_0_2)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap xsdbs_v1_0_2 /data11/home/marcuscw/Desktop/Lib/xsdbs_v1_0_2 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:31:32 on Mar 11,2020
vlog -64 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -work xsdbs_v1_0_2 -f /data11/home/marcuscw/Desktop/Lib/xsdbs_v1_0_2/.cxl.verilog.xsdbs_v1_0_2.xsdbs_v1_0_2.lin64.cmf 

Top level modules:
End time: 15:31:32 on Mar 11,2020, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:xsdbs_v1_0_2)
==============================================================================

    > Searching for warnings in '.cxl.verilog.xsdbs_v1_0_2.xsdbs_v1_0_2.lin64.log'...
    > Generating report file '.cxl.verilog.xsdbs_v1_0_2.xsdbs_v1_0_2.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 67.19 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/axis_combiner_v1_1_17'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/axis_combiner_v1_1_17'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap axis_combiner_v1_1_17 /data11/home/marcuscw/Desktop/Lib/axis_combiner_v1_1_17'...
      output file: '/data11/home/marcuscw/Desktop/Lib/axis_combiner_v1_1_17/.cxl.verilog.axis_combiner_v1_1_17.axis_combiner_v1_1_17.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap axis_combiner_v1_1_17 /data11/home/marcuscw/Desktop/Lib/axis_combiner_v1_1_17'
      return code: '0'

Compiling verilog library 'axis_combiner_v1_1_17'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work axis_combiner_v1_1_17 -f /data11/home/marcuscw/Desktop/Lib/axis_combiner_v1_1_17/.cxl.verilog.axis_combiner_v1_1_17.axis_combiner_v1_1_17.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/axis_combiner_v1_1_17/.cxl.verilog.axis_combiner_v1_1_17.axis_combiner_v1_1_17.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work axis_combiner_v1_1_17 -f /data11/home/marcuscw/Desktop/Lib/axis_combiner_v1_1_17/.cxl.verilog.axis_combiner_v1_1_17.axis_combiner_v1_1_17.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:axis_combiner_v1_1_17)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap axis_combiner_v1_1_17 /data11/home/marcuscw/Desktop/Lib/axis_combiner_v1_1_17 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:31:33 on Mar 11,2020
vlog -64 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -work axis_combiner_v1_1_17 -f /data11/home/marcuscw/Desktop/Lib/axis_combiner_v1_1_17/.cxl.verilog.axis_combiner_v1_1_17.axis_combiner_v1_1_17.lin64.cmf 
-- Compiling module axis_combiner_v1_1_17_top

Top level modules:
	axis_combiner_v1_1_17_top
End time: 15:31:33 on Mar 11,2020, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:axis_combiner_v1_1_17)
==============================================================================

    > Searching for warnings in '.cxl.verilog.axis_combiner_v1_1_17.axis_combiner_v1_1_17.lin64.log'...
    > Generating report file '.cxl.verilog.axis_combiner_v1_1_17.axis_combiner_v1_1_17.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 67.42 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/xbip_dsp48_mult_v3_0_6'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/xbip_dsp48_mult_v3_0_6'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap xbip_dsp48_mult_v3_0_6 /data11/home/marcuscw/Desktop/Lib/xbip_dsp48_mult_v3_0_6'...
      output file: '/data11/home/marcuscw/Desktop/Lib/xbip_dsp48_mult_v3_0_6/.cxl.vhdl.xbip_dsp48_mult_v3_0_6.xbip_dsp48_mult_v3_0_6.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap xbip_dsp48_mult_v3_0_6 /data11/home/marcuscw/Desktop/Lib/xbip_dsp48_mult_v3_0_6'
      return code: '0'

Compiling vhdl library 'xbip_dsp48_mult_v3_0_6'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work xbip_dsp48_mult_v3_0_6 -f /data11/home/marcuscw/Desktop/Lib/xbip_dsp48_mult_v3_0_6/.cxl.vhdl.xbip_dsp48_mult_v3_0_6.xbip_dsp48_mult_v3_0_6.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/xbip_dsp48_mult_v3_0_6/.cxl.vhdl.xbip_dsp48_mult_v3_0_6.xbip_dsp48_mult_v3_0_6.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work xbip_dsp48_mult_v3_0_6 -f /data11/home/marcuscw/Desktop/Lib/xbip_dsp48_mult_v3_0_6/.cxl.vhdl.xbip_dsp48_mult_v3_0_6.xbip_dsp48_mult_v3_0_6.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:xbip_dsp48_mult_v3_0_6)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap xbip_dsp48_mult_v3_0_6 /data11/home/marcuscw/Desktop/Lib/xbip_dsp48_mult_v3_0_6 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:31:34 on Mar 11,2020
vcom -64 -93 -work xbip_dsp48_mult_v3_0_6 -f /data11/home/marcuscw/Desktop/Lib/xbip_dsp48_mult_v3_0_6/.cxl.vhdl.xbip_dsp48_mult_v3_0_6.xbip_dsp48_mult_v3_0_6.lin64.cmf 
-- Loading package STANDARD
End time: 15:31:35 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:xbip_dsp48_mult_v3_0_6)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.xbip_dsp48_mult_v3_0_6.xbip_dsp48_mult_v3_0_6.lin64.log'...
    > Generating report file '.cxl.vhdl.xbip_dsp48_mult_v3_0_6.xbip_dsp48_mult_v3_0_6.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 67.65 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/div_gen_v5_1_15'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/div_gen_v5_1_15'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap div_gen_v5_1_15 /data11/home/marcuscw/Desktop/Lib/div_gen_v5_1_15'...
      output file: '/data11/home/marcuscw/Desktop/Lib/div_gen_v5_1_15/.cxl.vhdl.div_gen_v5_1_15.div_gen_v5_1_15.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap div_gen_v5_1_15 /data11/home/marcuscw/Desktop/Lib/div_gen_v5_1_15'
      return code: '0'

Compiling vhdl library 'div_gen_v5_1_15'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work div_gen_v5_1_15 -f /data11/home/marcuscw/Desktop/Lib/div_gen_v5_1_15/.cxl.vhdl.div_gen_v5_1_15.div_gen_v5_1_15.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/div_gen_v5_1_15/.cxl.vhdl.div_gen_v5_1_15.div_gen_v5_1_15.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work div_gen_v5_1_15 -f /data11/home/marcuscw/Desktop/Lib/div_gen_v5_1_15/.cxl.vhdl.div_gen_v5_1_15.div_gen_v5_1_15.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:div_gen_v5_1_15)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap div_gen_v5_1_15 /data11/home/marcuscw/Desktop/Lib/div_gen_v5_1_15 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:31:36 on Mar 11,2020
vcom -64 -93 -work div_gen_v5_1_15 -f /data11/home/marcuscw/Desktop/Lib/div_gen_v5_1_15/.cxl.vhdl.div_gen_v5_1_15.div_gen_v5_1_15.lin64.cmf 
-- Loading package STANDARD
End time: 15:31:37 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:div_gen_v5_1_15)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.div_gen_v5_1_15.div_gen_v5_1_15.lin64.log'...
    > Generating report file '.cxl.vhdl.div_gen_v5_1_15.div_gen_v5_1_15.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 67.87 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/fec_5g_common_v1_0_1'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/fec_5g_common_v1_0_1'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap fec_5g_common_v1_0_1 /data11/home/marcuscw/Desktop/Lib/fec_5g_common_v1_0_1'...
      output file: '/data11/home/marcuscw/Desktop/Lib/fec_5g_common_v1_0_1/.cxl.verilog.fec_5g_common_v1_0_1.fec_5g_common_v1_0_1.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap fec_5g_common_v1_0_1 /data11/home/marcuscw/Desktop/Lib/fec_5g_common_v1_0_1'
      return code: '0'

Compiling verilog library 'fec_5g_common_v1_0_1'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 -L fec_5g_common_v1_0_1 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -sv -svinputport=relaxed -work fec_5g_common_v1_0_1 -f /data11/home/marcuscw/Desktop/Lib/fec_5g_common_v1_0_1/.cxl.systemverilog.fec_5g_common_v1_0_1.fec_5g_common_v1_0_1.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/fec_5g_common_v1_0_1/.cxl.verilog.fec_5g_common_v1_0_1.fec_5g_common_v1_0_1.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 -L fec_5g_common_v1_0_1 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -sv -svinputport=relaxed -work fec_5g_common_v1_0_1 -f /data11/home/marcuscw/Desktop/Lib/fec_5g_common_v1_0_1/.cxl.systemverilog.fec_5g_common_v1_0_1.fec_5g_common_v1_0_1.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:fec_5g_common_v1_0_1)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap fec_5g_common_v1_0_1 /data11/home/marcuscw/Desktop/Lib/fec_5g_common_v1_0_1 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:31:38 on Mar 11,2020
vlog -64 -L fec_5g_common_v1_0_1 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -sv -svinputport=relaxed -work fec_5g_common_v1_0_1 -f /data11/home/marcuscw/Desktop/Lib/fec_5g_common_v1_0_1/.cxl.systemverilog.fec_5g_common_v1_0_1.fec_5g_common_v1_0_1.lin64.cmf 

Top level modules:
End time: 15:31:38 on Mar 11,2020, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:fec_5g_common_v1_0_1)
==============================================================================

    > Searching for warnings in '.cxl.verilog.fec_5g_common_v1_0_1.fec_5g_common_v1_0_1.lin64.log'...
    > Generating report file '.cxl.verilog.fec_5g_common_v1_0_1.fec_5g_common_v1_0_1.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 68.10 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/dsp_macro_v1_0_0'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/dsp_macro_v1_0_0'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap dsp_macro_v1_0_0 /data11/home/marcuscw/Desktop/Lib/dsp_macro_v1_0_0'...
      output file: '/data11/home/marcuscw/Desktop/Lib/dsp_macro_v1_0_0/.cxl.vhdl.dsp_macro_v1_0_0.dsp_macro_v1_0_0.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap dsp_macro_v1_0_0 /data11/home/marcuscw/Desktop/Lib/dsp_macro_v1_0_0'
      return code: '0'

Compiling vhdl library 'dsp_macro_v1_0_0'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work dsp_macro_v1_0_0 -f /data11/home/marcuscw/Desktop/Lib/dsp_macro_v1_0_0/.cxl.vhdl.dsp_macro_v1_0_0.dsp_macro_v1_0_0.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/dsp_macro_v1_0_0/.cxl.vhdl.dsp_macro_v1_0_0.dsp_macro_v1_0_0.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work dsp_macro_v1_0_0 -f /data11/home/marcuscw/Desktop/Lib/dsp_macro_v1_0_0/.cxl.vhdl.dsp_macro_v1_0_0.dsp_macro_v1_0_0.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:dsp_macro_v1_0_0)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap dsp_macro_v1_0_0 /data11/home/marcuscw/Desktop/Lib/dsp_macro_v1_0_0 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:31:39 on Mar 11,2020
vcom -64 -93 -work dsp_macro_v1_0_0 -f /data11/home/marcuscw/Desktop/Lib/dsp_macro_v1_0_0/.cxl.vhdl.dsp_macro_v1_0_0.dsp_macro_v1_0_0.lin64.cmf 
-- Loading package STANDARD
End time: 15:31:40 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:dsp_macro_v1_0_0)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.dsp_macro_v1_0_0.dsp_macro_v1_0_0.lin64.log'...
    > Generating report file '.cxl.vhdl.dsp_macro_v1_0_0.dsp_macro_v1_0_0.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 68.33 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/ldpc_v2_0_3'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/ldpc_v2_0_3'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap ldpc_v2_0_3 /data11/home/marcuscw/Desktop/Lib/ldpc_v2_0_3'...
      output file: '/data11/home/marcuscw/Desktop/Lib/ldpc_v2_0_3/.cxl.verilog.ldpc_v2_0_3.ldpc_v2_0_3.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap ldpc_v2_0_3 /data11/home/marcuscw/Desktop/Lib/ldpc_v2_0_3'
      return code: '0'

Compiling verilog library 'ldpc_v2_0_3'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 -L fec_5g_common_v1_1_1 -L ldpc_v2_0_3 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -sv -svinputport=relaxed -work ldpc_v2_0_3 -f /data11/home/marcuscw/Desktop/Lib/ldpc_v2_0_3/.cxl.systemverilog.ldpc_v2_0_3.ldpc_v2_0_3.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/ldpc_v2_0_3/.cxl.verilog.ldpc_v2_0_3.ldpc_v2_0_3.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 -L fec_5g_common_v1_1_1 -L ldpc_v2_0_3 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -sv -svinputport=relaxed -work ldpc_v2_0_3 -f /data11/home/marcuscw/Desktop/Lib/ldpc_v2_0_3/.cxl.systemverilog.ldpc_v2_0_3.ldpc_v2_0_3.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:ldpc_v2_0_3)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap ldpc_v2_0_3 /data11/home/marcuscw/Desktop/Lib/ldpc_v2_0_3 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:31:40 on Mar 11,2020
vlog -64 -L fec_5g_common_v1_1_1 -L ldpc_v2_0_3 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -sv -svinputport=relaxed -work ldpc_v2_0_3 -f /data11/home/marcuscw/Desktop/Lib/ldpc_v2_0_3/.cxl.systemverilog.ldpc_v2_0_3.ldpc_v2_0_3.lin64.cmf 
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.

Top level modules:
End time: 15:31:42 on Mar 11,2020, Elapsed time: 0:00:02
Errors: 0, Warnings: 176

END_COMPILATION_MESSAGES(questasim:verilog:ldpc_v2_0_3)
==============================================================================

    > Searching for warnings in '.cxl.verilog.ldpc_v2_0_3.ldpc_v2_0_3.lin64.log'...
    > Generating report file '.cxl.verilog.ldpc_v2_0_3.ldpc_v2_0_3.lin64.rpt'...

compile_simlib: 0 error(s), 176 warning(s), 68.55 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/v_tc_v6_1_13'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/v_tc_v6_1_13'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap v_tc_v6_1_13 /data11/home/marcuscw/Desktop/Lib/v_tc_v6_1_13'...
      output file: '/data11/home/marcuscw/Desktop/Lib/v_tc_v6_1_13/.cxl.vhdl.v_tc_v6_1_13.v_tc_v6_1_13.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap v_tc_v6_1_13 /data11/home/marcuscw/Desktop/Lib/v_tc_v6_1_13'
      return code: '0'

Compiling vhdl library 'v_tc_v6_1_13'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work v_tc_v6_1_13 -f /data11/home/marcuscw/Desktop/Lib/v_tc_v6_1_13/.cxl.vhdl.v_tc_v6_1_13.v_tc_v6_1_13.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/v_tc_v6_1_13/.cxl.vhdl.v_tc_v6_1_13.v_tc_v6_1_13.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work v_tc_v6_1_13 -f /data11/home/marcuscw/Desktop/Lib/v_tc_v6_1_13/.cxl.vhdl.v_tc_v6_1_13.v_tc_v6_1_13.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:v_tc_v6_1_13)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap v_tc_v6_1_13 /data11/home/marcuscw/Desktop/Lib/v_tc_v6_1_13 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:31:42 on Mar 11,2020
vcom -64 -93 -work v_tc_v6_1_13 -f /data11/home/marcuscw/Desktop/Lib/v_tc_v6_1_13/.cxl.vhdl.v_tc_v6_1_13.v_tc_v6_1_13.lin64.cmf 
-- Loading package STANDARD
End time: 15:31:44 on Mar 11,2020, Elapsed time: 0:00:02
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:v_tc_v6_1_13)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.v_tc_v6_1_13.v_tc_v6_1_13.lin64.log'...
    > Generating report file '.cxl.vhdl.v_tc_v6_1_13.v_tc_v6_1_13.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 68.78 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/tcc_decoder_3gppmm_v2_0_18'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/tcc_decoder_3gppmm_v2_0_18'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap tcc_decoder_3gppmm_v2_0_18 /data11/home/marcuscw/Desktop/Lib/tcc_decoder_3gppmm_v2_0_18'...
      output file: '/data11/home/marcuscw/Desktop/Lib/tcc_decoder_3gppmm_v2_0_18/.cxl.vhdl.tcc_decoder_3gppmm_v2_0_18.tcc_decoder_3gppmm_v2_0_18.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap tcc_decoder_3gppmm_v2_0_18 /data11/home/marcuscw/Desktop/Lib/tcc_decoder_3gppmm_v2_0_18'
      return code: '0'

Compiling vhdl library 'tcc_decoder_3gppmm_v2_0_18'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work tcc_decoder_3gppmm_v2_0_18 -f /data11/home/marcuscw/Desktop/Lib/tcc_decoder_3gppmm_v2_0_18/.cxl.vhdl.tcc_decoder_3gppmm_v2_0_18.tcc_decoder_3gppmm_v2_0_18.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/tcc_decoder_3gppmm_v2_0_18/.cxl.vhdl.tcc_decoder_3gppmm_v2_0_18.tcc_decoder_3gppmm_v2_0_18.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work tcc_decoder_3gppmm_v2_0_18 -f /data11/home/marcuscw/Desktop/Lib/tcc_decoder_3gppmm_v2_0_18/.cxl.vhdl.tcc_decoder_3gppmm_v2_0_18.tcc_decoder_3gppmm_v2_0_18.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:tcc_decoder_3gppmm_v2_0_18)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap tcc_decoder_3gppmm_v2_0_18 /data11/home/marcuscw/Desktop/Lib/tcc_decoder_3gppmm_v2_0_18 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:31:44 on Mar 11,2020
vcom -64 -93 -work tcc_decoder_3gppmm_v2_0_18 -f /data11/home/marcuscw/Desktop/Lib/tcc_decoder_3gppmm_v2_0_18/.cxl.vhdl.tcc_decoder_3gppmm_v2_0_18.tcc_decoder_3gppmm_v2_0_18.lin64.cmf 
-- Loading package STANDARD
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/tcc_decoder_3gppmm_v2_0/hdl/tcc_decoder_3gppmm_v2_0_vh_rfs.vhd(64): (vcom-1515) Prefix of predefined attribute "<protected>" is function call "<protected>".
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/tcc_decoder_3gppmm_v2_0/hdl/tcc_decoder_3gppmm_v2_0_vh_rfs.vhd(64): (vcom-1515) Prefix of predefined attribute "<protected>" is function call "<protected>".
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/tcc_decoder_3gppmm_v2_0/hdl/tcc_decoder_3gppmm_v2_0_vh_rfs.vhd(64): (vcom-1515) Prefix of predefined attribute "<protected>" is function call "<protected>".
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/tcc_decoder_3gppmm_v2_0/hdl/tcc_decoder_3gppmm_v2_0_vh_rfs.vhd(64): (vcom-1515) Prefix of predefined attribute "<protected>" is function call "<protected>".
End time: 15:31:46 on Mar 11,2020, Elapsed time: 0:00:02
Errors: 0, Warnings: 4

END_COMPILATION_MESSAGES(questasim:vhdl:tcc_decoder_3gppmm_v2_0_18)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.tcc_decoder_3gppmm_v2_0_18.tcc_decoder_3gppmm_v2_0_18.lin64.log'...
    > Generating report file '.cxl.vhdl.tcc_decoder_3gppmm_v2_0_18.tcc_decoder_3gppmm_v2_0_18.lin64.rpt'...

compile_simlib: 0 error(s), 4 warning(s), 69.00 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/axis_broadcaster_v1_1_18'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/axis_broadcaster_v1_1_18'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap axis_broadcaster_v1_1_18 /data11/home/marcuscw/Desktop/Lib/axis_broadcaster_v1_1_18'...
      output file: '/data11/home/marcuscw/Desktop/Lib/axis_broadcaster_v1_1_18/.cxl.verilog.axis_broadcaster_v1_1_18.axis_broadcaster_v1_1_18.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap axis_broadcaster_v1_1_18 /data11/home/marcuscw/Desktop/Lib/axis_broadcaster_v1_1_18'
      return code: '0'

Compiling verilog library 'axis_broadcaster_v1_1_18'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work axis_broadcaster_v1_1_18 -f /data11/home/marcuscw/Desktop/Lib/axis_broadcaster_v1_1_18/.cxl.verilog.axis_broadcaster_v1_1_18.axis_broadcaster_v1_1_18.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/axis_broadcaster_v1_1_18/.cxl.verilog.axis_broadcaster_v1_1_18.axis_broadcaster_v1_1_18.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work axis_broadcaster_v1_1_18 -f /data11/home/marcuscw/Desktop/Lib/axis_broadcaster_v1_1_18/.cxl.verilog.axis_broadcaster_v1_1_18.axis_broadcaster_v1_1_18.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:axis_broadcaster_v1_1_18)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap axis_broadcaster_v1_1_18 /data11/home/marcuscw/Desktop/Lib/axis_broadcaster_v1_1_18 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:31:47 on Mar 11,2020
vlog -64 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -work axis_broadcaster_v1_1_18 -f /data11/home/marcuscw/Desktop/Lib/axis_broadcaster_v1_1_18/.cxl.verilog.axis_broadcaster_v1_1_18.axis_broadcaster_v1_1_18.lin64.cmf 
-- Compiling module axis_broadcaster_v1_1_18_core

Top level modules:
	axis_broadcaster_v1_1_18_core
End time: 15:31:47 on Mar 11,2020, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:axis_broadcaster_v1_1_18)
==============================================================================

    > Searching for warnings in '.cxl.verilog.axis_broadcaster_v1_1_18.axis_broadcaster_v1_1_18.lin64.log'...
    > Generating report file '.cxl.verilog.axis_broadcaster_v1_1_18.axis_broadcaster_v1_1_18.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 69.23 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/axis_subset_converter_v1_1_19'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/axis_subset_converter_v1_1_19'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap axis_subset_converter_v1_1_19 /data11/home/marcuscw/Desktop/Lib/axis_subset_converter_v1_1_19'...
      output file: '/data11/home/marcuscw/Desktop/Lib/axis_subset_converter_v1_1_19/.cxl.verilog.axis_subset_converter_v1_1_19.axis_subset_converter_v1_1_19.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap axis_subset_converter_v1_1_19 /data11/home/marcuscw/Desktop/Lib/axis_subset_converter_v1_1_19'
      return code: '0'

Compiling verilog library 'axis_subset_converter_v1_1_19'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work axis_subset_converter_v1_1_19 -f /data11/home/marcuscw/Desktop/Lib/axis_subset_converter_v1_1_19/.cxl.verilog.axis_subset_converter_v1_1_19.axis_subset_converter_v1_1_19.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/axis_subset_converter_v1_1_19/.cxl.verilog.axis_subset_converter_v1_1_19.axis_subset_converter_v1_1_19.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work axis_subset_converter_v1_1_19 -f /data11/home/marcuscw/Desktop/Lib/axis_subset_converter_v1_1_19/.cxl.verilog.axis_subset_converter_v1_1_19.axis_subset_converter_v1_1_19.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:axis_subset_converter_v1_1_19)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap axis_subset_converter_v1_1_19 /data11/home/marcuscw/Desktop/Lib/axis_subset_converter_v1_1_19 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:31:48 on Mar 11,2020
vlog -64 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -work axis_subset_converter_v1_1_19 -f /data11/home/marcuscw/Desktop/Lib/axis_subset_converter_v1_1_19/.cxl.verilog.axis_subset_converter_v1_1_19.axis_subset_converter_v1_1_19.lin64.cmf 
-- Compiling module axis_subset_converter_v1_1_19_core

Top level modules:
	axis_subset_converter_v1_1_19_core
End time: 15:31:48 on Mar 11,2020, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:axis_subset_converter_v1_1_19)
==============================================================================

    > Searching for warnings in '.cxl.verilog.axis_subset_converter_v1_1_19.axis_subset_converter_v1_1_19.lin64.log'...
    > Generating report file '.cxl.verilog.axis_subset_converter_v1_1_19.axis_subset_converter_v1_1_19.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 69.46 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/amm_axi_bridge_v1_0_5'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/amm_axi_bridge_v1_0_5'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap amm_axi_bridge_v1_0_5 /data11/home/marcuscw/Desktop/Lib/amm_axi_bridge_v1_0_5'...
      output file: '/data11/home/marcuscw/Desktop/Lib/amm_axi_bridge_v1_0_5/.cxl.verilog.amm_axi_bridge_v1_0_5.amm_axi_bridge_v1_0_5.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap amm_axi_bridge_v1_0_5 /data11/home/marcuscw/Desktop/Lib/amm_axi_bridge_v1_0_5'
      return code: '0'

Compiling verilog library 'amm_axi_bridge_v1_0_5'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work amm_axi_bridge_v1_0_5 -f /data11/home/marcuscw/Desktop/Lib/amm_axi_bridge_v1_0_5/.cxl.verilog.amm_axi_bridge_v1_0_5.amm_axi_bridge_v1_0_5.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/amm_axi_bridge_v1_0_5/.cxl.verilog.amm_axi_bridge_v1_0_5.amm_axi_bridge_v1_0_5.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work amm_axi_bridge_v1_0_5 -f /data11/home/marcuscw/Desktop/Lib/amm_axi_bridge_v1_0_5/.cxl.verilog.amm_axi_bridge_v1_0_5.amm_axi_bridge_v1_0_5.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:amm_axi_bridge_v1_0_5)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap amm_axi_bridge_v1_0_5 /data11/home/marcuscw/Desktop/Lib/amm_axi_bridge_v1_0_5 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:31:49 on Mar 11,2020
vlog -64 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -work amm_axi_bridge_v1_0_5 -f /data11/home/marcuscw/Desktop/Lib/amm_axi_bridge_v1_0_5/.cxl.verilog.amm_axi_bridge_v1_0_5.amm_axi_bridge_v1_0_5.lin64.cmf 
-- Compiling module amm_axi_bridge_v1_0_5_read_top
-- Compiling module amm_axi_bridge_v1_0_5_read_multi
-- Compiling module amm_axi_bridge_v1_0_5_read_demux
-- Compiling module amm_axi_bridge_v1_0_5_write_top
-- Compiling module amm_axi_bridge_v1_0_5_write_multi
-- Compiling module amm_axi_bridge_v1_0_5_write_mux
-- Compiling module amm_axi_bridge_v1_0_5_top
-- Compiling module amm_axi_bridge_v1_0_5_fifo
-- Compiling module amm_axi_bridge_v1_0_5_arbitration

Top level modules:
	amm_axi_bridge_v1_0_5_top
End time: 15:31:50 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:amm_axi_bridge_v1_0_5)
==============================================================================

    > Searching for warnings in '.cxl.verilog.amm_axi_bridge_v1_0_5.amm_axi_bridge_v1_0_5.lin64.log'...
    > Generating report file '.cxl.verilog.amm_axi_bridge_v1_0_5.amm_axi_bridge_v1_0_5.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 69.68 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/axi_register_slice_v2_1_19'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/axi_register_slice_v2_1_19'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap axi_register_slice_v2_1_19 /data11/home/marcuscw/Desktop/Lib/axi_register_slice_v2_1_19'...
      output file: '/data11/home/marcuscw/Desktop/Lib/axi_register_slice_v2_1_19/.cxl.verilog.axi_register_slice_v2_1_19.axi_register_slice_v2_1_19.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap axi_register_slice_v2_1_19 /data11/home/marcuscw/Desktop/Lib/axi_register_slice_v2_1_19'
      return code: '0'

Compiling verilog library 'axi_register_slice_v2_1_19'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work axi_register_slice_v2_1_19 -f /data11/home/marcuscw/Desktop/Lib/axi_register_slice_v2_1_19/.cxl.verilog.axi_register_slice_v2_1_19.axi_register_slice_v2_1_19.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/axi_register_slice_v2_1_19/.cxl.verilog.axi_register_slice_v2_1_19.axi_register_slice_v2_1_19.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work axi_register_slice_v2_1_19 -f /data11/home/marcuscw/Desktop/Lib/axi_register_slice_v2_1_19/.cxl.verilog.axi_register_slice_v2_1_19.axi_register_slice_v2_1_19.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:axi_register_slice_v2_1_19)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap axi_register_slice_v2_1_19 /data11/home/marcuscw/Desktop/Lib/axi_register_slice_v2_1_19 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:31:51 on Mar 11,2020
vlog -64 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -work axi_register_slice_v2_1_19 -f /data11/home/marcuscw/Desktop/Lib/axi_register_slice_v2_1_19/.cxl.verilog.axi_register_slice_v2_1_19.axi_register_slice_v2_1_19.lin64.cmf 
-- Compiling module axi_register_slice_v2_1_19_tdm_sample
-- Compiling module axi_register_slice_v2_1_19_auto_slr
-- Compiling module axi_register_slice_v2_1_19_auto_src
-- Compiling module axi_register_slice_v2_1_19_auto_dest
-- Compiling module axi_register_slice_v2_1_19_srl_rtl
-- Compiling module axi_register_slice_v2_1_19_axic_register_slice
-- Compiling module axi_register_slice_v2_1_19_multi_slr
-- Compiling module axi_register_slice_v2_1_19_middle_region_slr
-- Compiling module axi_register_slice_v2_1_19_source_region_slr
-- Compiling module axi_register_slice_v2_1_19_dest_region_slr
-- Compiling module axi_register_slice_v2_1_19_single_slr
-- Compiling module axi_register_slice_v2_1_19_axic_reg_srl_fifo
-- Compiling module axi_register_slice_v2_1_19_axi_register_slice

Top level modules:
	axi_register_slice_v2_1_19_axi_register_slice
End time: 15:31:52 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:axi_register_slice_v2_1_19)
==============================================================================

    > Searching for warnings in '.cxl.verilog.axi_register_slice_v2_1_19.axi_register_slice_v2_1_19.lin64.log'...
    > Generating report file '.cxl.verilog.axi_register_slice_v2_1_19.axi_register_slice_v2_1_19.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 69.91 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/axi_protocol_converter_v2_1_19'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/axi_protocol_converter_v2_1_19'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap axi_protocol_converter_v2_1_19 /data11/home/marcuscw/Desktop/Lib/axi_protocol_converter_v2_1_19'...
      output file: '/data11/home/marcuscw/Desktop/Lib/axi_protocol_converter_v2_1_19/.cxl.verilog.axi_protocol_converter_v2_1_19.axi_protocol_converter_v2_1_19.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap axi_protocol_converter_v2_1_19 /data11/home/marcuscw/Desktop/Lib/axi_protocol_converter_v2_1_19'
      return code: '0'

Compiling verilog library 'axi_protocol_converter_v2_1_19'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work axi_protocol_converter_v2_1_19 -f /data11/home/marcuscw/Desktop/Lib/axi_protocol_converter_v2_1_19/.cxl.verilog.axi_protocol_converter_v2_1_19.axi_protocol_converter_v2_1_19.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/axi_protocol_converter_v2_1_19/.cxl.verilog.axi_protocol_converter_v2_1_19.axi_protocol_converter_v2_1_19.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work axi_protocol_converter_v2_1_19 -f /data11/home/marcuscw/Desktop/Lib/axi_protocol_converter_v2_1_19/.cxl.verilog.axi_protocol_converter_v2_1_19.axi_protocol_converter_v2_1_19.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:axi_protocol_converter_v2_1_19)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap axi_protocol_converter_v2_1_19 /data11/home/marcuscw/Desktop/Lib/axi_protocol_converter_v2_1_19 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:31:52 on Mar 11,2020
vlog -64 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -work axi_protocol_converter_v2_1_19 -f /data11/home/marcuscw/Desktop/Lib/axi_protocol_converter_v2_1_19/.cxl.verilog.axi_protocol_converter_v2_1_19.axi_protocol_converter_v2_1_19.lin64.cmf 
-- Compiling module axi_protocol_converter_v2_1_19_a_axi3_conv
-- Compiling module axi_protocol_converter_v2_1_19_axi3_conv
-- Compiling module axi_protocol_converter_v2_1_19_axilite_conv
-- Compiling module axi_protocol_converter_v2_1_19_r_axi3_conv
-- Compiling module axi_protocol_converter_v2_1_19_w_axi3_conv
-- Compiling module axi_protocol_converter_v2_1_19_b_downsizer
-- Compiling module axi_protocol_converter_v2_1_19_decerr_slave
-- Compiling module axi_protocol_converter_v2_1_19_b2s_simple_fifo
-- Compiling module axi_protocol_converter_v2_1_19_b2s_wrap_cmd
-- Compiling module axi_protocol_converter_v2_1_19_b2s_incr_cmd
-- Compiling module axi_protocol_converter_v2_1_19_b2s_wr_cmd_fsm
-- Compiling module axi_protocol_converter_v2_1_19_b2s_rd_cmd_fsm
-- Compiling module axi_protocol_converter_v2_1_19_b2s_cmd_translator
-- Compiling module axi_protocol_converter_v2_1_19_b2s_b_channel
-- Compiling module axi_protocol_converter_v2_1_19_b2s_r_channel
-- Compiling module axi_protocol_converter_v2_1_19_b2s_aw_channel
-- Compiling module axi_protocol_converter_v2_1_19_b2s_ar_channel
-- Compiling module axi_protocol_converter_v2_1_19_b2s
-- Compiling module axi_protocol_converter_v2_1_19_axi_protocol_converter

Top level modules:
	axi_protocol_converter_v2_1_19_axi_protocol_converter
End time: 15:31:53 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:axi_protocol_converter_v2_1_19)
==============================================================================

    > Searching for warnings in '.cxl.verilog.axi_protocol_converter_v2_1_19.axi_protocol_converter_v2_1_19.lin64.log'...
    > Generating report file '.cxl.verilog.axi_protocol_converter_v2_1_19.axi_protocol_converter_v2_1_19.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 70.14 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/axi_dwidth_converter_v2_1_19'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/axi_dwidth_converter_v2_1_19'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap axi_dwidth_converter_v2_1_19 /data11/home/marcuscw/Desktop/Lib/axi_dwidth_converter_v2_1_19'...
      output file: '/data11/home/marcuscw/Desktop/Lib/axi_dwidth_converter_v2_1_19/.cxl.verilog.axi_dwidth_converter_v2_1_19.axi_dwidth_converter_v2_1_19.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap axi_dwidth_converter_v2_1_19 /data11/home/marcuscw/Desktop/Lib/axi_dwidth_converter_v2_1_19'
      return code: '0'

Compiling verilog library 'axi_dwidth_converter_v2_1_19'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work axi_dwidth_converter_v2_1_19 -f /data11/home/marcuscw/Desktop/Lib/axi_dwidth_converter_v2_1_19/.cxl.verilog.axi_dwidth_converter_v2_1_19.axi_dwidth_converter_v2_1_19.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/axi_dwidth_converter_v2_1_19/.cxl.verilog.axi_dwidth_converter_v2_1_19.axi_dwidth_converter_v2_1_19.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work axi_dwidth_converter_v2_1_19 -f /data11/home/marcuscw/Desktop/Lib/axi_dwidth_converter_v2_1_19/.cxl.verilog.axi_dwidth_converter_v2_1_19.axi_dwidth_converter_v2_1_19.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:axi_dwidth_converter_v2_1_19)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap axi_dwidth_converter_v2_1_19 /data11/home/marcuscw/Desktop/Lib/axi_dwidth_converter_v2_1_19 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:31:53 on Mar 11,2020
vlog -64 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -work axi_dwidth_converter_v2_1_19 -f /data11/home/marcuscw/Desktop/Lib/axi_dwidth_converter_v2_1_19/.cxl.verilog.axi_dwidth_converter_v2_1_19.axi_dwidth_converter_v2_1_19.lin64.cmf 
-- Compiling module axi_dwidth_converter_v2_1_19_a_downsizer
-- Compiling module axi_dwidth_converter_v2_1_19_b_downsizer
-- Compiling module axi_dwidth_converter_v2_1_19_r_downsizer
-- Compiling module axi_dwidth_converter_v2_1_19_w_downsizer
-- Compiling module axi_dwidth_converter_v2_1_19_axi_downsizer
-- Compiling module axi_dwidth_converter_v2_1_19_axi4lite_downsizer
-- Compiling module axi_dwidth_converter_v2_1_19_axi4lite_upsizer
-- Compiling module axi_dwidth_converter_v2_1_19_a_upsizer
-- Compiling module axi_dwidth_converter_v2_1_19_r_upsizer
-- Compiling module axi_dwidth_converter_v2_1_19_w_upsizer
-- Compiling module axi_dwidth_converter_v2_1_19_w_upsizer_pktfifo
-- Compiling module axi_dwidth_converter_v2_1_19_r_upsizer_pktfifo
-- Compiling module axi_dwidth_converter_v2_1_19_axi_upsizer
-- Compiling module axi_dwidth_converter_v2_1_19_top

Top level modules:
	axi_dwidth_converter_v2_1_19_top
End time: 15:31:54 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:axi_dwidth_converter_v2_1_19)
==============================================================================

    > Searching for warnings in '.cxl.verilog.axi_dwidth_converter_v2_1_19.axi_dwidth_converter_v2_1_19.lin64.log'...
    > Generating report file '.cxl.verilog.axi_dwidth_converter_v2_1_19.axi_dwidth_converter_v2_1_19.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 70.36 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/prc_v1_3_2'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/prc_v1_3_2'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap prc_v1_3_2 /data11/home/marcuscw/Desktop/Lib/prc_v1_3_2'...
      output file: '/data11/home/marcuscw/Desktop/Lib/prc_v1_3_2/.cxl.vhdl.prc_v1_3_2.prc_v1_3_2.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap prc_v1_3_2 /data11/home/marcuscw/Desktop/Lib/prc_v1_3_2'
      return code: '0'

Compiling vhdl library 'prc_v1_3_2'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work prc_v1_3_2 -f /data11/home/marcuscw/Desktop/Lib/prc_v1_3_2/.cxl.vhdl.prc_v1_3_2.prc_v1_3_2.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/prc_v1_3_2/.cxl.vhdl.prc_v1_3_2.prc_v1_3_2.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work prc_v1_3_2 -f /data11/home/marcuscw/Desktop/Lib/prc_v1_3_2/.cxl.vhdl.prc_v1_3_2.prc_v1_3_2.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:prc_v1_3_2)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap prc_v1_3_2 /data11/home/marcuscw/Desktop/Lib/prc_v1_3_2 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:31:55 on Mar 11,2020
vcom -64 -93 -work prc_v1_3_2 -f /data11/home/marcuscw/Desktop/Lib/prc_v1_3_2/.cxl.vhdl.prc_v1_3_2.prc_v1_3_2.lin64.cmf 
-- Loading package STANDARD
End time: 15:31:56 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:prc_v1_3_2)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.prc_v1_3_2.prc_v1_3_2.lin64.log'...
    > Generating report file '.cxl.vhdl.prc_v1_3_2.prc_v1_3_2.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 70.59 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/ieee802d3_400g_rs_fec_v1_0_6'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/ieee802d3_400g_rs_fec_v1_0_6'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap ieee802d3_400g_rs_fec_v1_0_6 /data11/home/marcuscw/Desktop/Lib/ieee802d3_400g_rs_fec_v1_0_6'...
      output file: '/data11/home/marcuscw/Desktop/Lib/ieee802d3_400g_rs_fec_v1_0_6/.cxl.verilog.ieee802d3_400g_rs_fec_v1_0_6.ieee802d3_400g_rs_fec_v1_0_6.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap ieee802d3_400g_rs_fec_v1_0_6 /data11/home/marcuscw/Desktop/Lib/ieee802d3_400g_rs_fec_v1_0_6'
      return code: '0'

Compiling verilog library 'ieee802d3_400g_rs_fec_v1_0_6'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work ieee802d3_400g_rs_fec_v1_0_6 -f /data11/home/marcuscw/Desktop/Lib/ieee802d3_400g_rs_fec_v1_0_6/.cxl.verilog.ieee802d3_400g_rs_fec_v1_0_6.ieee802d3_400g_rs_fec_v1_0_6.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/ieee802d3_400g_rs_fec_v1_0_6/.cxl.verilog.ieee802d3_400g_rs_fec_v1_0_6.ieee802d3_400g_rs_fec_v1_0_6.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work ieee802d3_400g_rs_fec_v1_0_6 -f /data11/home/marcuscw/Desktop/Lib/ieee802d3_400g_rs_fec_v1_0_6/.cxl.verilog.ieee802d3_400g_rs_fec_v1_0_6.ieee802d3_400g_rs_fec_v1_0_6.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:ieee802d3_400g_rs_fec_v1_0_6)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap ieee802d3_400g_rs_fec_v1_0_6 /data11/home/marcuscw/Desktop/Lib/ieee802d3_400g_rs_fec_v1_0_6 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:31:57 on Mar 11,2020
vlog -64 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -work ieee802d3_400g_rs_fec_v1_0_6 -f /data11/home/marcuscw/Desktop/Lib/ieee802d3_400g_rs_fec_v1_0_6/.cxl.verilog.ieee802d3_400g_rs_fec_v1_0_6.ieee802d3_400g_rs_fec_v1_0_6.lin64.cmf 

Top level modules:
End time: 15:32:01 on Mar 11,2020, Elapsed time: 0:00:04
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:ieee802d3_400g_rs_fec_v1_0_6)
==============================================================================

    > Searching for warnings in '.cxl.verilog.ieee802d3_400g_rs_fec_v1_0_6.ieee802d3_400g_rs_fec_v1_0_6.lin64.log'...
    > Generating report file '.cxl.verilog.ieee802d3_400g_rs_fec_v1_0_6.ieee802d3_400g_rs_fec_v1_0_6.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 70.81 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/axi_iic_v2_0_22'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/axi_iic_v2_0_22'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap axi_iic_v2_0_22 /data11/home/marcuscw/Desktop/Lib/axi_iic_v2_0_22'...
      output file: '/data11/home/marcuscw/Desktop/Lib/axi_iic_v2_0_22/.cxl.vhdl.axi_iic_v2_0_22.axi_iic_v2_0_22.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap axi_iic_v2_0_22 /data11/home/marcuscw/Desktop/Lib/axi_iic_v2_0_22'
      return code: '0'

Compiling vhdl library 'axi_iic_v2_0_22'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work axi_iic_v2_0_22 -f /data11/home/marcuscw/Desktop/Lib/axi_iic_v2_0_22/.cxl.vhdl.axi_iic_v2_0_22.axi_iic_v2_0_22.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/axi_iic_v2_0_22/.cxl.vhdl.axi_iic_v2_0_22.axi_iic_v2_0_22.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work axi_iic_v2_0_22 -f /data11/home/marcuscw/Desktop/Lib/axi_iic_v2_0_22/.cxl.vhdl.axi_iic_v2_0_22.axi_iic_v2_0_22.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:axi_iic_v2_0_22)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap axi_iic_v2_0_22 /data11/home/marcuscw/Desktop/Lib/axi_iic_v2_0_22 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:32:01 on Mar 11,2020
vcom -64 -93 -work axi_iic_v2_0_22 -f /data11/home/marcuscw/Desktop/Lib/axi_iic_v2_0_22/.cxl.vhdl.axi_iic_v2_0_22.axi_iic_v2_0_22.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity soft_reset
-- Compiling architecture implementation of soft_reset
-- Compiling entity SRL_FIFO
-- Compiling architecture IMP of SRL_FIFO
-- Loading package std_logic_arith
-- Compiling entity upcnt_n
-- Compiling architecture RTL of upcnt_n
-- Compiling entity shift8
-- Compiling architecture RTL of shift8
-- Compiling package iic_pkg
-- Compiling package body iic_pkg
-- Loading package iic_pkg
-- Compiling entity debounce
-- Compiling architecture RTL of debounce
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading entity cdc_sync
-- Loading package iic_pkg
-- Compiling entity reg_interface
-- Compiling architecture RTL of reg_interface
-- Loading entity upcnt_n
-- Loading entity shift8
-- Compiling entity iic_control
-- Compiling architecture RTL of iic_control
-- Loading entity debounce
-- Compiling entity filter
-- Compiling architecture RTL of filter
-- Compiling entity dynamic_master
-- Compiling architecture RTL of dynamic_master
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package ipif_pkg
-- Loading entity axi_lite_ipif
-- Compiling entity axi_ipif_ssp1
-- Compiling architecture RTL of axi_ipif_ssp1
-- Loading entity interrupt_control
-- Loading entity soft_reset
-- Compiling entity iic
-- Compiling architecture RTL of iic
-- Loading entity axi_ipif_ssp1
-- Loading entity reg_interface
-- Loading entity filter
-- Loading entity iic_control
-- Loading entity SRL_FIFO
-- Loading entity dynamic_master
-- Compiling entity axi_iic
-- Compiling architecture RTL of axi_iic
-- Loading entity iic
End time: 15:32:02 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:axi_iic_v2_0_22)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.axi_iic_v2_0_22.axi_iic_v2_0_22.lin64.log'...
    > Generating report file '.cxl.vhdl.axi_iic_v2_0_22.axi_iic_v2_0_22.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 71.04 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/axi_firewall_v1_0_7'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/axi_firewall_v1_0_7'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap axi_firewall_v1_0_7 /data11/home/marcuscw/Desktop/Lib/axi_firewall_v1_0_7'...
      output file: '/data11/home/marcuscw/Desktop/Lib/axi_firewall_v1_0_7/.cxl.verilog.axi_firewall_v1_0_7.axi_firewall_v1_0_7.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap axi_firewall_v1_0_7 /data11/home/marcuscw/Desktop/Lib/axi_firewall_v1_0_7'
      return code: '0'

Compiling verilog library 'axi_firewall_v1_0_7'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 -L smartconnect_v1_0 -L axi_firewall_v1_0_7 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -sv -svinputport=relaxed -work axi_firewall_v1_0_7 -f /data11/home/marcuscw/Desktop/Lib/axi_firewall_v1_0_7/.cxl.systemverilog.axi_firewall_v1_0_7.axi_firewall_v1_0_7.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/axi_firewall_v1_0_7/.cxl.verilog.axi_firewall_v1_0_7.axi_firewall_v1_0_7.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 -L smartconnect_v1_0 -L axi_firewall_v1_0_7 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -sv -svinputport=relaxed -work axi_firewall_v1_0_7 -f /data11/home/marcuscw/Desktop/Lib/axi_firewall_v1_0_7/.cxl.systemverilog.axi_firewall_v1_0_7.axi_firewall_v1_0_7.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:axi_firewall_v1_0_7)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap axi_firewall_v1_0_7 /data11/home/marcuscw/Desktop/Lib/axi_firewall_v1_0_7 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:32:04 on Mar 11,2020
vlog -64 -L smartconnect_v1_0 -L axi_firewall_v1_0_7 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -sv -svinputport=relaxed -work axi_firewall_v1_0_7 -f /data11/home/marcuscw/Desktop/Lib/axi_firewall_v1_0_7/.cxl.systemverilog.axi_firewall_v1_0_7.axi_firewall_v1_0_7.lin64.cmf 
-- Compiling module axi_firewall_v1_0_7_checks
-- Compiling package axi_firewall_v1_0_vl_rfs_sv_unit
-- Compiling module axi_firewall_v1_0_7_threadcam
-- Compiling module axi_firewall_v1_0_7_top

Top level modules:
	axi_firewall_v1_0_7_top
End time: 15:32:04 on Mar 11,2020, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:axi_firewall_v1_0_7)
==============================================================================

    > Searching for warnings in '.cxl.verilog.axi_firewall_v1_0_7.axi_firewall_v1_0_7.lin64.log'...
    > Generating report file '.cxl.verilog.axi_firewall_v1_0_7.axi_firewall_v1_0_7.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 71.27 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/g975_efec_i4_v1_0_17'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/g975_efec_i4_v1_0_17'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap g975_efec_i4_v1_0_17 /data11/home/marcuscw/Desktop/Lib/g975_efec_i4_v1_0_17'...
      output file: '/data11/home/marcuscw/Desktop/Lib/g975_efec_i4_v1_0_17/.cxl.vhdl.g975_efec_i4_v1_0_17.g975_efec_i4_v1_0_17.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap g975_efec_i4_v1_0_17 /data11/home/marcuscw/Desktop/Lib/g975_efec_i4_v1_0_17'
      return code: '0'

Compiling vhdl library 'g975_efec_i4_v1_0_17'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work g975_efec_i4_v1_0_17 -f /data11/home/marcuscw/Desktop/Lib/g975_efec_i4_v1_0_17/.cxl.vhdl.g975_efec_i4_v1_0_17.g975_efec_i4_v1_0_17.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/g975_efec_i4_v1_0_17/.cxl.vhdl.g975_efec_i4_v1_0_17.g975_efec_i4_v1_0_17.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work g975_efec_i4_v1_0_17 -f /data11/home/marcuscw/Desktop/Lib/g975_efec_i4_v1_0_17/.cxl.vhdl.g975_efec_i4_v1_0_17.g975_efec_i4_v1_0_17.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:g975_efec_i4_v1_0_17)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap g975_efec_i4_v1_0_17 /data11/home/marcuscw/Desktop/Lib/g975_efec_i4_v1_0_17 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:32:07 on Mar 11,2020
vcom -64 -93 -work g975_efec_i4_v1_0_17 -f /data11/home/marcuscw/Desktop/Lib/g975_efec_i4_v1_0_17/.cxl.vhdl.g975_efec_i4_v1_0_17.g975_efec_i4_v1_0_17.lin64.cmf 
-- Loading package STANDARD
End time: 15:32:10 on Mar 11,2020, Elapsed time: 0:00:03
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:g975_efec_i4_v1_0_17)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.g975_efec_i4_v1_0_17.g975_efec_i4_v1_0_17.lin64.log'...
    > Generating report file '.cxl.vhdl.g975_efec_i4_v1_0_17.g975_efec_i4_v1_0_17.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 71.49 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/axi4stream_vip_v1_1_5'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/axi4stream_vip_v1_1_5'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap axi4stream_vip_v1_1_5 /data11/home/marcuscw/Desktop/Lib/axi4stream_vip_v1_1_5'...
      output file: '/data11/home/marcuscw/Desktop/Lib/axi4stream_vip_v1_1_5/.cxl.verilog.axi4stream_vip_v1_1_5.axi4stream_vip_v1_1_5.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap axi4stream_vip_v1_1_5 /data11/home/marcuscw/Desktop/Lib/axi4stream_vip_v1_1_5'
      return code: '0'

Compiling verilog library 'axi4stream_vip_v1_1_5'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 -L axi4stream_vip_v1_1_5 -L xilinx_vip +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -sv -svinputport=relaxed -work axi4stream_vip_v1_1_5 -f /data11/home/marcuscw/Desktop/Lib/axi4stream_vip_v1_1_5/.cxl.systemverilog.axi4stream_vip_v1_1_5.axi4stream_vip_v1_1_5.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/axi4stream_vip_v1_1_5/.cxl.verilog.axi4stream_vip_v1_1_5.axi4stream_vip_v1_1_5.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 -L axi4stream_vip_v1_1_5 -L xilinx_vip +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -sv -svinputport=relaxed -work axi4stream_vip_v1_1_5 -f /data11/home/marcuscw/Desktop/Lib/axi4stream_vip_v1_1_5/.cxl.systemverilog.axi4stream_vip_v1_1_5.axi4stream_vip_v1_1_5.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:axi4stream_vip_v1_1_5)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap axi4stream_vip_v1_1_5 /data11/home/marcuscw/Desktop/Lib/axi4stream_vip_v1_1_5 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:32:11 on Mar 11,2020
vlog -64 -L axi4stream_vip_v1_1_5 -L xilinx_vip "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -sv -svinputport=relaxed -work axi4stream_vip_v1_1_5 -f /data11/home/marcuscw/Desktop/Lib/axi4stream_vip_v1_1_5/.cxl.systemverilog.axi4stream_vip_v1_1_5.axi4stream_vip_v1_1_5.lin64.cmf 
-- Compiling module axi4stream_vip_v1_1_5_top

Top level modules:
	axi4stream_vip_v1_1_5_top
End time: 15:32:12 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:axi4stream_vip_v1_1_5)
==============================================================================

    > Searching for warnings in '.cxl.verilog.axi4stream_vip_v1_1_5.axi4stream_vip_v1_1_5.lin64.log'...
    > Generating report file '.cxl.verilog.axi4stream_vip_v1_1_5.axi4stream_vip_v1_1_5.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 71.72 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/perf_axi_tg_v1_0_8'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/perf_axi_tg_v1_0_8'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap perf_axi_tg_v1_0_8 /data11/home/marcuscw/Desktop/Lib/perf_axi_tg_v1_0_8'...
      output file: '/data11/home/marcuscw/Desktop/Lib/perf_axi_tg_v1_0_8/.cxl.verilog.perf_axi_tg_v1_0_8.perf_axi_tg_v1_0_8.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap perf_axi_tg_v1_0_8 /data11/home/marcuscw/Desktop/Lib/perf_axi_tg_v1_0_8'
      return code: '0'

Compiling verilog library 'perf_axi_tg_v1_0_8'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 -L axi4stream_vip_v1_1_5 -L axi_vip_v1_1_5 -L perf_axi_tg_v1_0_8 -L xilinx_vip +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -sv -svinputport=relaxed -work perf_axi_tg_v1_0_8 -f /data11/home/marcuscw/Desktop/Lib/perf_axi_tg_v1_0_8/.cxl.systemverilog.perf_axi_tg_v1_0_8.perf_axi_tg_v1_0_8.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/perf_axi_tg_v1_0_8/.cxl.verilog.perf_axi_tg_v1_0_8.perf_axi_tg_v1_0_8.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 -L axi4stream_vip_v1_1_5 -L axi_vip_v1_1_5 -L perf_axi_tg_v1_0_8 -L xilinx_vip +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -sv -svinputport=relaxed -work perf_axi_tg_v1_0_8 -f /data11/home/marcuscw/Desktop/Lib/perf_axi_tg_v1_0_8/.cxl.systemverilog.perf_axi_tg_v1_0_8.perf_axi_tg_v1_0_8.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:perf_axi_tg_v1_0_8)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap perf_axi_tg_v1_0_8 /data11/home/marcuscw/Desktop/Lib/perf_axi_tg_v1_0_8 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:32:12 on Mar 11,2020
vlog -64 -L axi4stream_vip_v1_1_5 -L axi_vip_v1_1_5 -L perf_axi_tg_v1_0_8 -L xilinx_vip "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -sv -svinputport=relaxed -work perf_axi_tg_v1_0_8 -f /data11/home/marcuscw/Desktop/Lib/perf_axi_tg_v1_0_8/.cxl.systemverilog.perf_axi_tg_v1_0_8.perf_axi_tg_v1_0_8.lin64.cmf 
-- Importing package xilinx_vip.xil_common_vip_pkg
-- Importing package xilinx_vip.axi_vip_pkg
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/perf_axi_tg_v1_0/hdl/rtl/axi_wrch_ctrl.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/perf_axi_tg_v1_0/hdl/rtl/di_check_mult_id.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.

Top level modules:
End time: 15:32:15 on Mar 11,2020, Elapsed time: 0:00:03
Errors: 0, Warnings: 2

END_COMPILATION_MESSAGES(questasim:verilog:perf_axi_tg_v1_0_8)
==============================================================================

    > Searching for warnings in '.cxl.verilog.perf_axi_tg_v1_0_8.perf_axi_tg_v1_0_8.lin64.log'...
    > Generating report file '.cxl.verilog.perf_axi_tg_v1_0_8.perf_axi_tg_v1_0_8.lin64.rpt'...

compile_simlib: 0 error(s), 2 warning(s), 71.95 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/displayport_v8_1_1'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/displayport_v8_1_1'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap displayport_v8_1_1 /data11/home/marcuscw/Desktop/Lib/displayport_v8_1_1'...
      output file: '/data11/home/marcuscw/Desktop/Lib/displayport_v8_1_1/.cxl.vhdl.displayport_v8_1_1.displayport_v8_1_1.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap displayport_v8_1_1 /data11/home/marcuscw/Desktop/Lib/displayport_v8_1_1'
      return code: '0'

Compiling vhdl library 'displayport_v8_1_1'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work displayport_v8_1_1 -f /data11/home/marcuscw/Desktop/Lib/displayport_v8_1_1/.cxl.vhdl.displayport_v8_1_1.displayport_v8_1_1.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/displayport_v8_1_1/.cxl.vhdl.displayport_v8_1_1.displayport_v8_1_1.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work displayport_v8_1_1 -f /data11/home/marcuscw/Desktop/Lib/displayport_v8_1_1/.cxl.vhdl.displayport_v8_1_1.displayport_v8_1_1.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:displayport_v8_1_1)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap displayport_v8_1_1 /data11/home/marcuscw/Desktop/Lib/displayport_v8_1_1 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:32:16 on Mar 11,2020
vcom -64 -93 -work displayport_v8_1_1 -f /data11/home/marcuscw/Desktop/Lib/displayport_v8_1_1/.cxl.vhdl.displayport_v8_1_1.displayport_v8_1_1.lin64.cmf 
-- Loading package STANDARD
End time: 15:32:17 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:displayport_v8_1_1)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.displayport_v8_1_1.displayport_v8_1_1.lin64.log'...
    > Generating report file '.cxl.vhdl.displayport_v8_1_1.displayport_v8_1_1.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 72.17 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/displayport_v8_1_1'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/displayport_v8_1_1'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap displayport_v8_1_1 /data11/home/marcuscw/Desktop/Lib/displayport_v8_1_1'...
      output file: '/data11/home/marcuscw/Desktop/Lib/displayport_v8_1_1/.cxl.verilog.displayport_v8_1_1.displayport_v8_1_1.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap displayport_v8_1_1 /data11/home/marcuscw/Desktop/Lib/displayport_v8_1_1'
      return code: '0'

Compiling verilog library 'displayport_v8_1_1'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work displayport_v8_1_1 -f /data11/home/marcuscw/Desktop/Lib/displayport_v8_1_1/.cxl.verilog.displayport_v8_1_1.displayport_v8_1_1.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/displayport_v8_1_1/.cxl.verilog.displayport_v8_1_1.displayport_v8_1_1.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work displayport_v8_1_1 -f /data11/home/marcuscw/Desktop/Lib/displayport_v8_1_1/.cxl.verilog.displayport_v8_1_1.displayport_v8_1_1.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:displayport_v8_1_1)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap displayport_v8_1_1 /data11/home/marcuscw/Desktop/Lib/displayport_v8_1_1 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:32:17 on Mar 11,2020
vlog -64 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -work displayport_v8_1_1 -f /data11/home/marcuscw/Desktop/Lib/displayport_v8_1_1/.cxl.verilog.displayport_v8_1_1.displayport_v8_1_1.lin64.cmf 

Top level modules:
End time: 15:32:22 on Mar 11,2020, Elapsed time: 0:00:05
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:displayport_v8_1_1)
==============================================================================

    > Searching for warnings in '.cxl.verilog.displayport_v8_1_1.displayport_v8_1_1.lin64.log'...
    > Generating report file '.cxl.verilog.displayport_v8_1_1.displayport_v8_1_1.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 72.40 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/axi_traffic_gen_v3_0_5'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/axi_traffic_gen_v3_0_5'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap axi_traffic_gen_v3_0_5 /data11/home/marcuscw/Desktop/Lib/axi_traffic_gen_v3_0_5'...
      output file: '/data11/home/marcuscw/Desktop/Lib/axi_traffic_gen_v3_0_5/.cxl.vhdl.axi_traffic_gen_v3_0_5.axi_traffic_gen_v3_0_5.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap axi_traffic_gen_v3_0_5 /data11/home/marcuscw/Desktop/Lib/axi_traffic_gen_v3_0_5'
      return code: '0'

Compiling vhdl library 'axi_traffic_gen_v3_0_5'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work axi_traffic_gen_v3_0_5 -f /data11/home/marcuscw/Desktop/Lib/axi_traffic_gen_v3_0_5/.cxl.vhdl.axi_traffic_gen_v3_0_5.axi_traffic_gen_v3_0_5.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/axi_traffic_gen_v3_0_5/.cxl.vhdl.axi_traffic_gen_v3_0_5.axi_traffic_gen_v3_0_5.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work axi_traffic_gen_v3_0_5 -f /data11/home/marcuscw/Desktop/Lib/axi_traffic_gen_v3_0_5/.cxl.vhdl.axi_traffic_gen_v3_0_5.axi_traffic_gen_v3_0_5.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:axi_traffic_gen_v3_0_5)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap axi_traffic_gen_v3_0_5 /data11/home/marcuscw/Desktop/Lib/axi_traffic_gen_v3_0_5 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:32:23 on Mar 11,2020
vcom -64 -93 -work axi_traffic_gen_v3_0_5 -f /data11/home/marcuscw/Desktop/Lib/axi_traffic_gen_v3_0_5/.cxl.vhdl.axi_traffic_gen_v3_0_5.axi_traffic_gen_v3_0_5.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity axi_traffic_gen_v3_0_5_bmg_wrap
-- Compiling architecture implementation of axi_traffic_gen_v3_0_5_bmg_wrap
-- Loading package VCOMPONENTS
-- Loading entity blk_mem_gen_wrapper
End time: 15:32:24 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:axi_traffic_gen_v3_0_5)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.axi_traffic_gen_v3_0_5.axi_traffic_gen_v3_0_5.lin64.log'...
    > Generating report file '.cxl.vhdl.axi_traffic_gen_v3_0_5.axi_traffic_gen_v3_0_5.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 72.62 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/axi_traffic_gen_v3_0_5'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/axi_traffic_gen_v3_0_5'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap axi_traffic_gen_v3_0_5 /data11/home/marcuscw/Desktop/Lib/axi_traffic_gen_v3_0_5'...
      output file: '/data11/home/marcuscw/Desktop/Lib/axi_traffic_gen_v3_0_5/.cxl.verilog.axi_traffic_gen_v3_0_5.axi_traffic_gen_v3_0_5.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap axi_traffic_gen_v3_0_5 /data11/home/marcuscw/Desktop/Lib/axi_traffic_gen_v3_0_5'
      return code: '0'

Compiling verilog library 'axi_traffic_gen_v3_0_5'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work axi_traffic_gen_v3_0_5 -f /data11/home/marcuscw/Desktop/Lib/axi_traffic_gen_v3_0_5/.cxl.verilog.axi_traffic_gen_v3_0_5.axi_traffic_gen_v3_0_5.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/axi_traffic_gen_v3_0_5/.cxl.verilog.axi_traffic_gen_v3_0_5.axi_traffic_gen_v3_0_5.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work axi_traffic_gen_v3_0_5 -f /data11/home/marcuscw/Desktop/Lib/axi_traffic_gen_v3_0_5/.cxl.verilog.axi_traffic_gen_v3_0_5.axi_traffic_gen_v3_0_5.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:axi_traffic_gen_v3_0_5)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap axi_traffic_gen_v3_0_5 /data11/home/marcuscw/Desktop/Lib/axi_traffic_gen_v3_0_5 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:32:24 on Mar 11,2020
vlog -64 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -work axi_traffic_gen_v3_0_5 -f /data11/home/marcuscw/Desktop/Lib/axi_traffic_gen_v3_0_5/.cxl.verilog.axi_traffic_gen_v3_0_5.axi_traffic_gen_v3_0_5.lin64.cmf 
-- Compiling module axi_traffic_gen_v3_0_5_asynch_rst_ff
-- Compiling module axi_traffic_gen_v3_0_5_slvram_v7
-- Compiling module axi_traffic_gen_v3_0_5_regslice
-- Compiling module axi_traffic_gen_v3_0_5_inferram
-- Compiling module axi_traffic_gen_v3_0_5_randgen
-- Compiling module axi_traffic_gen_v3_0_5_id_track
-- Compiling module axi_traffic_gen_v3_0_5_ex_fifo
-- Compiling module axi_traffic_gen_v3_0_5_cmdram
-- Compiling module axi_traffic_gen_v3_0_5_addrgen
-- Compiling module axi_traffic_gen_v3_0_5_s_w_channel
-- Compiling module axi_traffic_gen_v3_0_5_s_r_channel
-- Compiling module axi_traffic_gen_v3_0_5_sharedram_wrap
-- Compiling module axi_traffic_gen_v3_0_5_registers
-- Compiling module axi_traffic_gen_v3_0_5_paramram_wrap
-- Compiling module axi_traffic_gen_v3_0_5_paramram_64_wrap
-- Compiling module axi_traffic_gen_v3_0_5_addrram_wrap
-- Compiling module axi_traffic_gen_v3_0_5_m_w_channel
-- Compiling module axi_traffic_gen_v3_0_5_m_r_channel
-- Compiling module axi_traffic_gen_v3_0_5_cmdram_wrap
-- Compiling module axi_traffic_gen_v3_0_5_static_regblk
-- Compiling module axi_traffic_gen_v3_0_5_static_cmdgen
-- Compiling module axi_traffic_gen_v3_0_5_static_mrdwr
-- Compiling module axi_traffic_gen_v3_0_5_static_top
-- Compiling module axi_traffic_gen_v3_0_5_slave_only_top
-- Compiling module axi_traffic_gen_v3_0_5_basic_n_full_top
-- Compiling module axi_traffic_gen_v3_0_5_axis_fifo
-- Compiling module axi_traffic_gen_v3_0_5_streaming_top
-- Compiling module axi_traffic_gen_v3_0_5_systeminit_dmg
-- Compiling module axi_traffic_gen_v3_0_5_systeminit_mrdwr
-- Compiling module axi_traffic_gen_v3_0_5_systeminit_top
-- Compiling module axi_traffic_gen_v3_0_5_top

Top level modules:
	axi_traffic_gen_v3_0_5_top
End time: 15:32:25 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:axi_traffic_gen_v3_0_5)
==============================================================================

    > Searching for warnings in '.cxl.verilog.axi_traffic_gen_v3_0_5.axi_traffic_gen_v3_0_5.lin64.log'...
    > Generating report file '.cxl.verilog.axi_traffic_gen_v3_0_5.axi_traffic_gen_v3_0_5.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 72.85 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/g709_rs_encoder_v2_2_6'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/g709_rs_encoder_v2_2_6'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap g709_rs_encoder_v2_2_6 /data11/home/marcuscw/Desktop/Lib/g709_rs_encoder_v2_2_6'...
      output file: '/data11/home/marcuscw/Desktop/Lib/g709_rs_encoder_v2_2_6/.cxl.vhdl.g709_rs_encoder_v2_2_6.g709_rs_encoder_v2_2_6.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap g709_rs_encoder_v2_2_6 /data11/home/marcuscw/Desktop/Lib/g709_rs_encoder_v2_2_6'
      return code: '0'

Compiling vhdl library 'g709_rs_encoder_v2_2_6'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work g709_rs_encoder_v2_2_6 -f /data11/home/marcuscw/Desktop/Lib/g709_rs_encoder_v2_2_6/.cxl.vhdl.g709_rs_encoder_v2_2_6.g709_rs_encoder_v2_2_6.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/g709_rs_encoder_v2_2_6/.cxl.vhdl.g709_rs_encoder_v2_2_6.g709_rs_encoder_v2_2_6.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work g709_rs_encoder_v2_2_6 -f /data11/home/marcuscw/Desktop/Lib/g709_rs_encoder_v2_2_6/.cxl.vhdl.g709_rs_encoder_v2_2_6.g709_rs_encoder_v2_2_6.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:g709_rs_encoder_v2_2_6)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap g709_rs_encoder_v2_2_6 /data11/home/marcuscw/Desktop/Lib/g709_rs_encoder_v2_2_6 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:32:26 on Mar 11,2020
vcom -64 -93 -work g709_rs_encoder_v2_2_6 -f /data11/home/marcuscw/Desktop/Lib/g709_rs_encoder_v2_2_6/.cxl.vhdl.g709_rs_encoder_v2_2_6.g709_rs_encoder_v2_2_6.lin64.cmf 
-- Loading package STANDARD
End time: 15:32:29 on Mar 11,2020, Elapsed time: 0:00:03
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:g709_rs_encoder_v2_2_6)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.g709_rs_encoder_v2_2_6.g709_rs_encoder_v2_2_6.lin64.log'...
    > Generating report file '.cxl.vhdl.g709_rs_encoder_v2_2_6.g709_rs_encoder_v2_2_6.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 73.08 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/tmr_sem_v1_0_8'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/tmr_sem_v1_0_8'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap tmr_sem_v1_0_8 /data11/home/marcuscw/Desktop/Lib/tmr_sem_v1_0_8'...
      output file: '/data11/home/marcuscw/Desktop/Lib/tmr_sem_v1_0_8/.cxl.vhdl.tmr_sem_v1_0_8.tmr_sem_v1_0_8.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap tmr_sem_v1_0_8 /data11/home/marcuscw/Desktop/Lib/tmr_sem_v1_0_8'
      return code: '0'

Compiling vhdl library 'tmr_sem_v1_0_8'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work tmr_sem_v1_0_8 -f /data11/home/marcuscw/Desktop/Lib/tmr_sem_v1_0_8/.cxl.vhdl.tmr_sem_v1_0_8.tmr_sem_v1_0_8.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/tmr_sem_v1_0_8/.cxl.vhdl.tmr_sem_v1_0_8.tmr_sem_v1_0_8.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work tmr_sem_v1_0_8 -f /data11/home/marcuscw/Desktop/Lib/tmr_sem_v1_0_8/.cxl.vhdl.tmr_sem_v1_0_8.tmr_sem_v1_0_8.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:tmr_sem_v1_0_8)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap tmr_sem_v1_0_8 /data11/home/marcuscw/Desktop/Lib/tmr_sem_v1_0_8 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:32:30 on Mar 11,2020
vcom -64 -93 -work tmr_sem_v1_0_8 -f /data11/home/marcuscw/Desktop/Lib/tmr_sem_v1_0_8/.cxl.vhdl.tmr_sem_v1_0_8.tmr_sem_v1_0_8.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity SRL_FIFO
-- Compiling architecture IMP of SRL_FIFO
-- Compiling entity Divide_part
-- Compiling architecture VHDL_RTL of Divide_part
-- Compiling entity FIT_Module
-- Compiling architecture VHDL_RTL of FIT_Module
-- Compiling entity UART_Receive
-- Compiling architecture IMP of UART_Receive
-- Compiling entity UART_Transmit
-- Compiling architecture IMP of UART_Transmit
-- Compiling entity tmr_sem
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading package ipif_pkg
-- Loading entity axi_lite_ipif
-- Compiling architecture imp of tmr_sem
End time: 15:32:31 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:tmr_sem_v1_0_8)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.tmr_sem_v1_0_8.tmr_sem_v1_0_8.lin64.log'...
    > Generating report file '.cxl.vhdl.tmr_sem_v1_0_8.tmr_sem_v1_0_8.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 73.30 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/v_gamma_v7_0_15'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/v_gamma_v7_0_15'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap v_gamma_v7_0_15 /data11/home/marcuscw/Desktop/Lib/v_gamma_v7_0_15'...
      output file: '/data11/home/marcuscw/Desktop/Lib/v_gamma_v7_0_15/.cxl.vhdl.v_gamma_v7_0_15.v_gamma_v7_0_15.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap v_gamma_v7_0_15 /data11/home/marcuscw/Desktop/Lib/v_gamma_v7_0_15'
      return code: '0'

Compiling vhdl library 'v_gamma_v7_0_15'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work v_gamma_v7_0_15 -f /data11/home/marcuscw/Desktop/Lib/v_gamma_v7_0_15/.cxl.vhdl.v_gamma_v7_0_15.v_gamma_v7_0_15.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/v_gamma_v7_0_15/.cxl.vhdl.v_gamma_v7_0_15.v_gamma_v7_0_15.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work v_gamma_v7_0_15 -f /data11/home/marcuscw/Desktop/Lib/v_gamma_v7_0_15/.cxl.vhdl.v_gamma_v7_0_15.v_gamma_v7_0_15.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:v_gamma_v7_0_15)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap v_gamma_v7_0_15 /data11/home/marcuscw/Desktop/Lib/v_gamma_v7_0_15 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:32:31 on Mar 11,2020
vcom -64 -93 -work v_gamma_v7_0_15 -f /data11/home/marcuscw/Desktop/Lib/v_gamma_v7_0_15/.cxl.vhdl.v_gamma_v7_0_15.v_gamma_v7_0_15.lin64.cmf 
-- Loading package STANDARD
End time: 15:32:33 on Mar 11,2020, Elapsed time: 0:00:02
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:v_gamma_v7_0_15)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.v_gamma_v7_0_15.v_gamma_v7_0_15.lin64.log'...
    > Generating report file '.cxl.vhdl.v_gamma_v7_0_15.v_gamma_v7_0_15.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 73.53 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/axi_protocol_checker_v2_0_5'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/axi_protocol_checker_v2_0_5'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap axi_protocol_checker_v2_0_5 /data11/home/marcuscw/Desktop/Lib/axi_protocol_checker_v2_0_5'...
      output file: '/data11/home/marcuscw/Desktop/Lib/axi_protocol_checker_v2_0_5/.cxl.verilog.axi_protocol_checker_v2_0_5.axi_protocol_checker_v2_0_5.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap axi_protocol_checker_v2_0_5 /data11/home/marcuscw/Desktop/Lib/axi_protocol_checker_v2_0_5'
      return code: '0'

Compiling verilog library 'axi_protocol_checker_v2_0_5'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_5 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -sv -svinputport=relaxed -work axi_protocol_checker_v2_0_5 -f /data11/home/marcuscw/Desktop/Lib/axi_protocol_checker_v2_0_5/.cxl.systemverilog.axi_protocol_checker_v2_0_5.axi_protocol_checker_v2_0_5.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/axi_protocol_checker_v2_0_5/.cxl.verilog.axi_protocol_checker_v2_0_5.axi_protocol_checker_v2_0_5.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_5 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -sv -svinputport=relaxed -work axi_protocol_checker_v2_0_5 -f /data11/home/marcuscw/Desktop/Lib/axi_protocol_checker_v2_0_5/.cxl.systemverilog.axi_protocol_checker_v2_0_5.axi_protocol_checker_v2_0_5.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:axi_protocol_checker_v2_0_5)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap axi_protocol_checker_v2_0_5 /data11/home/marcuscw/Desktop/Lib/axi_protocol_checker_v2_0_5 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:32:34 on Mar 11,2020
vlog -64 -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_5 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -sv -svinputport=relaxed -work axi_protocol_checker_v2_0_5 -f /data11/home/marcuscw/Desktop/Lib/axi_protocol_checker_v2_0_5/.cxl.systemverilog.axi_protocol_checker_v2_0_5.axi_protocol_checker_v2_0_5.lin64.cmf 
-- Compiling module axi_protocol_checker_v2_0_5_axi4litepc_asr_inline
-- Compiling module axi_protocol_checker_v2_0_5_axi4pc_asr_inline
-- Compiling module axi_protocol_checker_v2_0_5_core
-- Compiling module axi_protocol_checker_v2_0_5_syn_fifo
-- Compiling module axi_protocol_checker_v2_0_5_reporter
-- Compiling package axi_protocol_checker_v2_0_vl_rfs_sv_unit
-- Compiling module axi_protocol_checker_v2_0_5_threadcam
-- Compiling module axi_protocol_checker_v2_0_5_top

Top level modules:
	axi_protocol_checker_v2_0_5_top
End time: 15:32:36 on Mar 11,2020, Elapsed time: 0:00:02
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:axi_protocol_checker_v2_0_5)
==============================================================================

    > Searching for warnings in '.cxl.verilog.axi_protocol_checker_v2_0_5.axi_protocol_checker_v2_0_5.lin64.log'...
    > Generating report file '.cxl.verilog.axi_protocol_checker_v2_0_5.axi_protocol_checker_v2_0_5.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 73.76 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/v_cfa_v7_0_14'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/v_cfa_v7_0_14'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap v_cfa_v7_0_14 /data11/home/marcuscw/Desktop/Lib/v_cfa_v7_0_14'...
      output file: '/data11/home/marcuscw/Desktop/Lib/v_cfa_v7_0_14/.cxl.vhdl.v_cfa_v7_0_14.v_cfa_v7_0_14.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap v_cfa_v7_0_14 /data11/home/marcuscw/Desktop/Lib/v_cfa_v7_0_14'
      return code: '0'

Compiling vhdl library 'v_cfa_v7_0_14'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work v_cfa_v7_0_14 -f /data11/home/marcuscw/Desktop/Lib/v_cfa_v7_0_14/.cxl.vhdl.v_cfa_v7_0_14.v_cfa_v7_0_14.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/v_cfa_v7_0_14/.cxl.vhdl.v_cfa_v7_0_14.v_cfa_v7_0_14.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work v_cfa_v7_0_14 -f /data11/home/marcuscw/Desktop/Lib/v_cfa_v7_0_14/.cxl.vhdl.v_cfa_v7_0_14.v_cfa_v7_0_14.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:v_cfa_v7_0_14)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap v_cfa_v7_0_14 /data11/home/marcuscw/Desktop/Lib/v_cfa_v7_0_14 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:32:37 on Mar 11,2020
vcom -64 -93 -work v_cfa_v7_0_14 -f /data11/home/marcuscw/Desktop/Lib/v_cfa_v7_0_14/.cxl.vhdl.v_cfa_v7_0_14.v_cfa_v7_0_14.lin64.cmf 
-- Loading package STANDARD
End time: 15:32:39 on Mar 11,2020, Elapsed time: 0:00:02
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:v_cfa_v7_0_14)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.v_cfa_v7_0_14.v_cfa_v7_0_14.lin64.log'...
    > Generating report file '.cxl.vhdl.v_cfa_v7_0_14.v_cfa_v7_0_14.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 73.98 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/axi_mcdma_v1_1_0'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/axi_mcdma_v1_1_0'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap axi_mcdma_v1_1_0 /data11/home/marcuscw/Desktop/Lib/axi_mcdma_v1_1_0'...
      output file: '/data11/home/marcuscw/Desktop/Lib/axi_mcdma_v1_1_0/.cxl.vhdl.axi_mcdma_v1_1_0.axi_mcdma_v1_1_0.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap axi_mcdma_v1_1_0 /data11/home/marcuscw/Desktop/Lib/axi_mcdma_v1_1_0'
      return code: '0'

Compiling vhdl library 'axi_mcdma_v1_1_0'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work axi_mcdma_v1_1_0 -f /data11/home/marcuscw/Desktop/Lib/axi_mcdma_v1_1_0/.cxl.vhdl.axi_mcdma_v1_1_0.axi_mcdma_v1_1_0.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/axi_mcdma_v1_1_0/.cxl.vhdl.axi_mcdma_v1_1_0.axi_mcdma_v1_1_0.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work axi_mcdma_v1_1_0 -f /data11/home/marcuscw/Desktop/Lib/axi_mcdma_v1_1_0/.cxl.vhdl.axi_mcdma_v1_1_0.axi_mcdma_v1_1_0.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:axi_mcdma_v1_1_0)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap axi_mcdma_v1_1_0 /data11/home/marcuscw/Desktop/Lib/axi_mcdma_v1_1_0 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:32:40 on Mar 11,2020
vcom -64 -93 -work axi_mcdma_v1_1_0 -f /data11/home/marcuscw/Desktop/Lib/axi_mcdma_v1_1_0/.cxl.vhdl.axi_mcdma_v1_1_0.axi_mcdma_v1_1_0.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package lib_pkg
-- Compiling package axi_mcdma_pkg
-- Compiling package body axi_mcdma_pkg
-- Loading package axi_mcdma_pkg
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading package axi_mcdma_pkg
-- Compiling entity axi_mcdma_reset
-- Compiling architecture implementation of axi_mcdma_reset
-- Loading entity cdc_sync
-- Compiling entity axi_mcdma_rst_module
-- Compiling architecture implementation of axi_mcdma_rst_module
-- Loading entity axi_mcdma_reset
-- Compiling entity axi_mcdma_lite_if
-- Compiling architecture implementation of axi_mcdma_lite_if
-- Compiling entity axi_mcdma_register
-- Compiling architecture implementation of axi_mcdma_register
-- Compiling entity axi_mcdma_common_register
-- Compiling architecture implementation of axi_mcdma_common_register
-- Compiling entity axi_mcdma_s2mm_common_register
-- Compiling architecture implementation of axi_mcdma_s2mm_common_register
-- Compiling entity axi_mcdma_mm2s_common_register
-- Compiling architecture implementation of axi_mcdma_mm2s_common_register
-- Compiling entity axi_mcdma_read_mux
-- Compiling architecture implementation of axi_mcdma_read_mux
-- Compiling entity axi_mcdma_reg_module
-- Compiling architecture implementation of axi_mcdma_reg_module
-- Loading entity axi_mcdma_lite_if
-- Loading entity axi_mcdma_common_register
-- Loading entity axi_mcdma_read_mux
-- Loading entity axi_mcdma_mm2s_common_register
-- Loading entity axi_mcdma_register
-- Loading entity axi_mcdma_s2mm_common_register
-- Compiling entity axi_mcdma_skid_buf
-- Compiling architecture implementation of axi_mcdma_skid_buf
-- Loading package VCOMPONENTS
-- Loading entity async_fifo_fg
-- Compiling entity axi_mcdma_afifo_autord
-- Compiling architecture imp of axi_mcdma_afifo_autord
-- Compiling entity axi_mcdma_pkt_drop
-- Compiling architecture implementation of axi_mcdma_pkt_drop
-- Compiling entity axi_mcdma_s2mm_tdest
-- Compiling architecture implementation of axi_mcdma_s2mm_tdest
-- Loading entity axi_mcdma_pkt_drop
-- Compiling entity axi_mcdma_sofeof_gen
-- Compiling architecture implementation of axi_mcdma_sofeof_gen
-- Loading entity axi_mcdma_afifo_autord
-- Compiling entity axi_mcdma_smple_sm
-- Compiling architecture implementation of axi_mcdma_smple_sm
-- Compiling entity axi_mcdma_mm2s_tdest
-- Compiling architecture implementation of axi_mcdma_mm2s_tdest
-- Loading entity sync_fifo_fg
-- Compiling entity axi_mcdma_mm2s_priority
-- Compiling architecture implementation of axi_mcdma_mm2s_priority
-- Compiling entity axi_mcdma_mm2s_wrr
-- Compiling architecture implementation of axi_mcdma_mm2s_wrr
-- Loading entity srl_fifo_f
-- Compiling entity axi_mcdma_mm2s_sg_if
-- Compiling architecture implementation of axi_mcdma_mm2s_sg_if
-- Compiling entity axi_mcdma_mm2s_sm
-- Compiling architecture implementation of axi_mcdma_mm2s_sm
-- Compiling entity axi_mcdma_mm2s_cmdsts_if
-- Compiling architecture implementation of axi_mcdma_mm2s_cmdsts_if
-- Compiling entity axi_mcdma_mm2s_sts_mngr
-- Compiling architecture implementation of axi_mcdma_mm2s_sts_mngr
-- Compiling entity axi_mcdma_mm2s_cntrl_strm
-- Compiling architecture implementation of axi_mcdma_mm2s_cntrl_strm
-- Loading entity axi_mcdma_skid_buf
-- Compiling entity axi_mcdma_mm2s_mngr
-- Compiling architecture implementation of axi_mcdma_mm2s_mngr
-- Loading entity axi_mcdma_mm2s_wrr
-- Loading entity axi_mcdma_mm2s_priority
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_mcdma_v1_1/hdl/axi_mcdma_v1_1_vh_rfs.vhd(18057): (vcom-1445) Duplicate signal "tid_to_fifo_fp" found in sensitivity list.
-- Loading entity axi_mcdma_mm2s_tdest
-- Loading entity axi_mcdma_mm2s_sm
-- Loading entity axi_mcdma_mm2s_sg_if
-- Loading entity axi_mcdma_mm2s_cmdsts_if
-- Loading entity axi_mcdma_mm2s_sts_mngr
-- Loading entity axi_mcdma_mm2s_cntrl_strm
-- Compiling entity axi_mcdma_stbs_set
-- Compiling architecture implementation of axi_mcdma_stbs_set
-- Compiling entity axi_mcdma_s2mm_sg_if
-- Compiling architecture implementation of axi_mcdma_s2mm_sg_if
-- Compiling entity axi_mcdma_s2mm_sm
-- Compiling architecture implementation of axi_mcdma_s2mm_sm
-- Compiling entity axi_mcdma_s2mm_cmdsts_if
-- Compiling architecture implementation of axi_mcdma_s2mm_cmdsts_if
-- Compiling entity axi_mcdma_s2mm_sts_mngr
-- Compiling architecture implementation of axi_mcdma_s2mm_sts_mngr
-- Compiling entity axi_mcdma_s2mm_sts_strm
-- Compiling architecture implementation of axi_mcdma_s2mm_sts_strm
-- Compiling entity axi_mcdma_s2mm_mngr
-- Compiling architecture implementation of axi_mcdma_s2mm_mngr
-- Loading entity axi_mcdma_s2mm_sm
-- Loading entity axi_mcdma_s2mm_sg_if
-- Loading entity axi_mcdma_s2mm_cmdsts_if
-- Loading entity axi_mcdma_s2mm_sts_mngr
-- Loading entity axi_mcdma_s2mm_sts_strm
-- Compiling entity axi_mcdma_cmd_split
-- Compiling architecture implementation of axi_mcdma_cmd_split
-- Compiling entity axi_mcdma
-- Compiling architecture implementation of axi_mcdma
-- Loading entity axi_mcdma_rst_module
-- Loading entity axi_mcdma_reg_module
-- Loading package axi_msg_pkg
-- Loading entity axi_msg
-- Loading entity axi_mcdma_mm2s_mngr
-- Loading entity axi_mcdma_sofeof_gen
-- Loading entity axi_mcdma_s2mm_mngr
-- Loading entity axi_mcdma_s2mm_tdest
-- Loading entity axi_mcdma_stbs_set
-- Loading entity axi_datamover_mm2s_omit_wrap
-- Loading entity axi_datamover_reset
-- Loading entity axi_datamover_sfifo_autord
-- Loading entity axi_datamover_afifo_autord
-- Loading entity axi_datamover_fifo
-- Loading entity axi_datamover_cmd_status
-- Loading entity axi_datamover_strb_gen2
-- Loading entity axi_datamover_pcc
-- Loading entity axi_datamover_addr_cntl
-- Loading entity axi_datamover_rdmux
-- Loading entity axi_datamover_rddata_cntl
-- Loading entity axi_datamover_rd_status_cntl
-- Loading entity axi_datamover_dre_mux8_1_x_n
-- Loading entity axi_datamover_dre_mux4_1_x_n
-- Loading entity axi_datamover_dre_mux2_1_x_n
-- Loading entity axi_datamover_mm2s_dre
-- Loading entity axi_datamover_rd_sf
-- Loading entity axi_datamover_skid_buf
-- Loading entity axi_datamover_mm2s_full_wrap
-- Loading entity axi_datamover_scc
-- Loading entity axi_datamover_mm2s_basic_wrap
-- Loading entity axi_datamover_s2mm_omit_wrap
-- Loading entity axi_datamover_ibttcc
-- Loading entity axi_datamover_stbs_set
-- Loading entity axi_datamover_stbs_set_nodre
-- Loading entity axi_datamover_indet_btt
-- Loading entity axi_datamover_s2mm_dre
-- Loading entity axi_datamover_ms_strb_set
-- Loading entity axi_datamover_mssai_skid_buf
-- Loading entity axi_datamover_slice
-- Loading entity axi_datamover_s2mm_scatter
-- Loading entity axi_datamover_s2mm_realign
-- Loading entity axi_datamover_wrdata_cntl
-- Loading entity axi_datamover_wr_status_cntl
-- Loading entity axi_datamover_wr_demux
-- Loading entity axi_datamover_skid2mm_buf
-- Loading entity axi_datamover_wr_sf
-- Loading entity axi_datamover_s2mm_full_wrap
-- Loading entity axi_datamover_s2mm_basic_wrap
-- Loading entity axi_datamover
End time: 15:32:42 on Mar 11,2020, Elapsed time: 0:00:02
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(questasim:vhdl:axi_mcdma_v1_1_0)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.axi_mcdma_v1_1_0.axi_mcdma_v1_1_0.lin64.log'...
    > Generating report file '.cxl.vhdl.axi_mcdma_v1_1_0.axi_mcdma_v1_1_0.lin64.rpt'...

compile_simlib: 0 error(s), 1 warning(s), 74.21 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/xfft_v7_2_9'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/xfft_v7_2_9'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap xfft_v7_2_9 /data11/home/marcuscw/Desktop/Lib/xfft_v7_2_9'...
      output file: '/data11/home/marcuscw/Desktop/Lib/xfft_v7_2_9/.cxl.vhdl.xfft_v7_2_9.xfft_v7_2_9.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap xfft_v7_2_9 /data11/home/marcuscw/Desktop/Lib/xfft_v7_2_9'
      return code: '0'

Compiling vhdl library 'xfft_v7_2_9'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work xfft_v7_2_9 -f /data11/home/marcuscw/Desktop/Lib/xfft_v7_2_9/.cxl.vhdl.xfft_v7_2_9.xfft_v7_2_9.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/xfft_v7_2_9/.cxl.vhdl.xfft_v7_2_9.xfft_v7_2_9.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work xfft_v7_2_9 -f /data11/home/marcuscw/Desktop/Lib/xfft_v7_2_9/.cxl.vhdl.xfft_v7_2_9.xfft_v7_2_9.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:xfft_v7_2_9)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap xfft_v7_2_9 /data11/home/marcuscw/Desktop/Lib/xfft_v7_2_9 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:32:43 on Mar 11,2020
vcom -64 -93 -work xfft_v7_2_9 -f /data11/home/marcuscw/Desktop/Lib/xfft_v7_2_9/.cxl.vhdl.xfft_v7_2_9.xfft_v7_2_9.lin64.cmf 
-- Loading package STANDARD
End time: 15:32:48 on Mar 11,2020, Elapsed time: 0:00:05
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:xfft_v7_2_9)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.xfft_v7_2_9.xfft_v7_2_9.lin64.log'...
    > Generating report file '.cxl.vhdl.xfft_v7_2_9.xfft_v7_2_9.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 74.43 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/lte_fft_v2_0_18'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/lte_fft_v2_0_18'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap lte_fft_v2_0_18 /data11/home/marcuscw/Desktop/Lib/lte_fft_v2_0_18'...
      output file: '/data11/home/marcuscw/Desktop/Lib/lte_fft_v2_0_18/.cxl.vhdl.lte_fft_v2_0_18.lte_fft_v2_0_18.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap lte_fft_v2_0_18 /data11/home/marcuscw/Desktop/Lib/lte_fft_v2_0_18'
      return code: '0'

Compiling vhdl library 'lte_fft_v2_0_18'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work lte_fft_v2_0_18 -f /data11/home/marcuscw/Desktop/Lib/lte_fft_v2_0_18/.cxl.vhdl.lte_fft_v2_0_18.lte_fft_v2_0_18.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/lte_fft_v2_0_18/.cxl.vhdl.lte_fft_v2_0_18.lte_fft_v2_0_18.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work lte_fft_v2_0_18 -f /data11/home/marcuscw/Desktop/Lib/lte_fft_v2_0_18/.cxl.vhdl.lte_fft_v2_0_18.lte_fft_v2_0_18.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:lte_fft_v2_0_18)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap lte_fft_v2_0_18 /data11/home/marcuscw/Desktop/Lib/lte_fft_v2_0_18 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:32:49 on Mar 11,2020
vcom -64 -93 -work lte_fft_v2_0_18 -f /data11/home/marcuscw/Desktop/Lib/lte_fft_v2_0_18/.cxl.vhdl.lte_fft_v2_0_18.lte_fft_v2_0_18.lin64.cmf 
-- Loading package STANDARD
End time: 15:32:50 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:lte_fft_v2_0_18)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.lte_fft_v2_0_18.lte_fft_v2_0_18.lin64.log'...
    > Generating report file '.cxl.vhdl.lte_fft_v2_0_18.lte_fft_v2_0_18.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 74.66 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/fir_compiler_v7_2_12'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/fir_compiler_v7_2_12'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap fir_compiler_v7_2_12 /data11/home/marcuscw/Desktop/Lib/fir_compiler_v7_2_12'...
      output file: '/data11/home/marcuscw/Desktop/Lib/fir_compiler_v7_2_12/.cxl.vhdl.fir_compiler_v7_2_12.fir_compiler_v7_2_12.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap fir_compiler_v7_2_12 /data11/home/marcuscw/Desktop/Lib/fir_compiler_v7_2_12'
      return code: '0'

Compiling vhdl library 'fir_compiler_v7_2_12'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work fir_compiler_v7_2_12 -f /data11/home/marcuscw/Desktop/Lib/fir_compiler_v7_2_12/.cxl.vhdl.fir_compiler_v7_2_12.fir_compiler_v7_2_12.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/fir_compiler_v7_2_12/.cxl.vhdl.fir_compiler_v7_2_12.fir_compiler_v7_2_12.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work fir_compiler_v7_2_12 -f /data11/home/marcuscw/Desktop/Lib/fir_compiler_v7_2_12/.cxl.vhdl.fir_compiler_v7_2_12.fir_compiler_v7_2_12.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:fir_compiler_v7_2_12)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap fir_compiler_v7_2_12 /data11/home/marcuscw/Desktop/Lib/fir_compiler_v7_2_12 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:32:52 on Mar 11,2020
vcom -64 -93 -work fir_compiler_v7_2_12 -f /data11/home/marcuscw/Desktop/Lib/fir_compiler_v7_2_12/.cxl.vhdl.fir_compiler_v7_2_12.fir_compiler_v7_2_12.lin64.cmf 
-- Loading package STANDARD
End time: 15:32:55 on Mar 11,2020, Elapsed time: 0:00:03
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:fir_compiler_v7_2_12)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.fir_compiler_v7_2_12.fir_compiler_v7_2_12.lin64.log'...
    > Generating report file '.cxl.vhdl.fir_compiler_v7_2_12.fir_compiler_v7_2_12.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 74.89 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/lte_rach_detector_v3_1_5'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/lte_rach_detector_v3_1_5'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap lte_rach_detector_v3_1_5 /data11/home/marcuscw/Desktop/Lib/lte_rach_detector_v3_1_5'...
      output file: '/data11/home/marcuscw/Desktop/Lib/lte_rach_detector_v3_1_5/.cxl.vhdl.lte_rach_detector_v3_1_5.lte_rach_detector_v3_1_5.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap lte_rach_detector_v3_1_5 /data11/home/marcuscw/Desktop/Lib/lte_rach_detector_v3_1_5'
      return code: '0'

Compiling vhdl library 'lte_rach_detector_v3_1_5'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work lte_rach_detector_v3_1_5 -f /data11/home/marcuscw/Desktop/Lib/lte_rach_detector_v3_1_5/.cxl.vhdl.lte_rach_detector_v3_1_5.lte_rach_detector_v3_1_5.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/lte_rach_detector_v3_1_5/.cxl.vhdl.lte_rach_detector_v3_1_5.lte_rach_detector_v3_1_5.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work lte_rach_detector_v3_1_5 -f /data11/home/marcuscw/Desktop/Lib/lte_rach_detector_v3_1_5/.cxl.vhdl.lte_rach_detector_v3_1_5.lte_rach_detector_v3_1_5.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:lte_rach_detector_v3_1_5)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap lte_rach_detector_v3_1_5 /data11/home/marcuscw/Desktop/Lib/lte_rach_detector_v3_1_5 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:32:56 on Mar 11,2020
vcom -64 -93 -work lte_rach_detector_v3_1_5 -f /data11/home/marcuscw/Desktop/Lib/lte_rach_detector_v3_1_5/.cxl.vhdl.lte_rach_detector_v3_1_5.lte_rach_detector_v3_1_5.lin64.cmf 
-- Loading package STANDARD
End time: 15:32:58 on Mar 11,2020, Elapsed time: 0:00:02
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:lte_rach_detector_v3_1_5)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.lte_rach_detector_v3_1_5.lte_rach_detector_v3_1_5.lin64.log'...
    > Generating report file '.cxl.vhdl.lte_rach_detector_v3_1_5.lte_rach_detector_v3_1_5.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 75.11 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/axi_intc_v4_1_13'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/axi_intc_v4_1_13'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap axi_intc_v4_1_13 /data11/home/marcuscw/Desktop/Lib/axi_intc_v4_1_13'...
      output file: '/data11/home/marcuscw/Desktop/Lib/axi_intc_v4_1_13/.cxl.vhdl.axi_intc_v4_1_13.axi_intc_v4_1_13.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap axi_intc_v4_1_13 /data11/home/marcuscw/Desktop/Lib/axi_intc_v4_1_13'
      return code: '0'

Compiling vhdl library 'axi_intc_v4_1_13'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work axi_intc_v4_1_13 -f /data11/home/marcuscw/Desktop/Lib/axi_intc_v4_1_13/.cxl.vhdl.axi_intc_v4_1_13.axi_intc_v4_1_13.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/axi_intc_v4_1_13/.cxl.vhdl.axi_intc_v4_1_13.axi_intc_v4_1_13.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work axi_intc_v4_1_13 -f /data11/home/marcuscw/Desktop/Lib/axi_intc_v4_1_13/.cxl.vhdl.axi_intc_v4_1_13.axi_intc_v4_1_13.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:axi_intc_v4_1_13)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap axi_intc_v4_1_13 /data11/home/marcuscw/Desktop/Lib/axi_intc_v4_1_13 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:32:59 on Mar 11,2020
vcom -64 -93 -work axi_intc_v4_1_13 -f /data11/home/marcuscw/Desktop/Lib/axi_intc_v4_1_13/.cxl.vhdl.axi_intc_v4_1_13.axi_intc_v4_1_13.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity double_synchronizer
-- Compiling architecture RTL of double_synchronizer
-- Compiling entity shared_ram_ivar
-- Compiling architecture byte_data_ram_a of shared_ram_ivar
-- Compiling entity pulse_synchronizer
-- Compiling architecture RTL of pulse_synchronizer
-- Loading entity double_synchronizer
-- Loading package MATH_REAL
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Compiling entity intc_core
-- Compiling architecture imp of intc_core
-- Loading entity pulse_synchronizer
-- Loading entity shared_ram_ivar
-- Loading package ipif_pkg
-- Loading entity axi_lite_ipif
-- Loading entity intc_core
-- Compiling entity axi_intc
-- Compiling architecture imp of axi_intc
End time: 15:33:00 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:axi_intc_v4_1_13)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.axi_intc_v4_1_13.axi_intc_v4_1_13.lin64.log'...
    > Generating report file '.cxl.vhdl.axi_intc_v4_1_13.axi_intc_v4_1_13.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 75.34 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/v_rgb2ycrcb_v7_1_13'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/v_rgb2ycrcb_v7_1_13'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap v_rgb2ycrcb_v7_1_13 /data11/home/marcuscw/Desktop/Lib/v_rgb2ycrcb_v7_1_13'...
      output file: '/data11/home/marcuscw/Desktop/Lib/v_rgb2ycrcb_v7_1_13/.cxl.vhdl.v_rgb2ycrcb_v7_1_13.v_rgb2ycrcb_v7_1_13.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap v_rgb2ycrcb_v7_1_13 /data11/home/marcuscw/Desktop/Lib/v_rgb2ycrcb_v7_1_13'
      return code: '0'

Compiling vhdl library 'v_rgb2ycrcb_v7_1_13'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work v_rgb2ycrcb_v7_1_13 -f /data11/home/marcuscw/Desktop/Lib/v_rgb2ycrcb_v7_1_13/.cxl.vhdl.v_rgb2ycrcb_v7_1_13.v_rgb2ycrcb_v7_1_13.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/v_rgb2ycrcb_v7_1_13/.cxl.vhdl.v_rgb2ycrcb_v7_1_13.v_rgb2ycrcb_v7_1_13.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work v_rgb2ycrcb_v7_1_13 -f /data11/home/marcuscw/Desktop/Lib/v_rgb2ycrcb_v7_1_13/.cxl.vhdl.v_rgb2ycrcb_v7_1_13.v_rgb2ycrcb_v7_1_13.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:v_rgb2ycrcb_v7_1_13)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap v_rgb2ycrcb_v7_1_13 /data11/home/marcuscw/Desktop/Lib/v_rgb2ycrcb_v7_1_13 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:33:01 on Mar 11,2020
vcom -64 -93 -work v_rgb2ycrcb_v7_1_13 -f /data11/home/marcuscw/Desktop/Lib/v_rgb2ycrcb_v7_1_13/.cxl.vhdl.v_rgb2ycrcb_v7_1_13.v_rgb2ycrcb_v7_1_13.lin64.cmf 
-- Loading package STANDARD
End time: 15:33:02 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:v_rgb2ycrcb_v7_1_13)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.v_rgb2ycrcb_v7_1_13.v_rgb2ycrcb_v7_1_13.lin64.log'...
    > Generating report file '.cxl.vhdl.v_rgb2ycrcb_v7_1_13.v_rgb2ycrcb_v7_1_13.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 75.57 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/viterbi_v9_1_11'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/viterbi_v9_1_11'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap viterbi_v9_1_11 /data11/home/marcuscw/Desktop/Lib/viterbi_v9_1_11'...
      output file: '/data11/home/marcuscw/Desktop/Lib/viterbi_v9_1_11/.cxl.vhdl.viterbi_v9_1_11.viterbi_v9_1_11.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap viterbi_v9_1_11 /data11/home/marcuscw/Desktop/Lib/viterbi_v9_1_11'
      return code: '0'

Compiling vhdl library 'viterbi_v9_1_11'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work viterbi_v9_1_11 -f /data11/home/marcuscw/Desktop/Lib/viterbi_v9_1_11/.cxl.vhdl.viterbi_v9_1_11.viterbi_v9_1_11.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/viterbi_v9_1_11/.cxl.vhdl.viterbi_v9_1_11.viterbi_v9_1_11.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work viterbi_v9_1_11 -f /data11/home/marcuscw/Desktop/Lib/viterbi_v9_1_11/.cxl.vhdl.viterbi_v9_1_11.viterbi_v9_1_11.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:viterbi_v9_1_11)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap viterbi_v9_1_11 /data11/home/marcuscw/Desktop/Lib/viterbi_v9_1_11 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:33:03 on Mar 11,2020
vcom -64 -93 -work viterbi_v9_1_11 -f /data11/home/marcuscw/Desktop/Lib/viterbi_v9_1_11/.cxl.vhdl.viterbi_v9_1_11.viterbi_v9_1_11.lin64.cmf 
-- Loading package STANDARD
End time: 15:33:07 on Mar 11,2020, Elapsed time: 0:00:04
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:viterbi_v9_1_11)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.viterbi_v9_1_11.viterbi_v9_1_11.lin64.log'...
    > Generating report file '.cxl.vhdl.viterbi_v9_1_11.viterbi_v9_1_11.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 75.79 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/axis_dwidth_converter_v1_1_18'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/axis_dwidth_converter_v1_1_18'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap axis_dwidth_converter_v1_1_18 /data11/home/marcuscw/Desktop/Lib/axis_dwidth_converter_v1_1_18'...
      output file: '/data11/home/marcuscw/Desktop/Lib/axis_dwidth_converter_v1_1_18/.cxl.verilog.axis_dwidth_converter_v1_1_18.axis_dwidth_converter_v1_1_18.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap axis_dwidth_converter_v1_1_18 /data11/home/marcuscw/Desktop/Lib/axis_dwidth_converter_v1_1_18'
      return code: '0'

Compiling verilog library 'axis_dwidth_converter_v1_1_18'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work axis_dwidth_converter_v1_1_18 -f /data11/home/marcuscw/Desktop/Lib/axis_dwidth_converter_v1_1_18/.cxl.verilog.axis_dwidth_converter_v1_1_18.axis_dwidth_converter_v1_1_18.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/axis_dwidth_converter_v1_1_18/.cxl.verilog.axis_dwidth_converter_v1_1_18.axis_dwidth_converter_v1_1_18.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work axis_dwidth_converter_v1_1_18 -f /data11/home/marcuscw/Desktop/Lib/axis_dwidth_converter_v1_1_18/.cxl.verilog.axis_dwidth_converter_v1_1_18.axis_dwidth_converter_v1_1_18.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:axis_dwidth_converter_v1_1_18)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap axis_dwidth_converter_v1_1_18 /data11/home/marcuscw/Desktop/Lib/axis_dwidth_converter_v1_1_18 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:33:07 on Mar 11,2020
vlog -64 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -work axis_dwidth_converter_v1_1_18 -f /data11/home/marcuscw/Desktop/Lib/axis_dwidth_converter_v1_1_18/.cxl.verilog.axis_dwidth_converter_v1_1_18.axis_dwidth_converter_v1_1_18.lin64.cmf 
-- Compiling module axis_dwidth_converter_v1_1_18_axisc_downsizer
-- Compiling module axis_dwidth_converter_v1_1_18_axisc_upsizer
-- Compiling module axis_dwidth_converter_v1_1_18_axis_dwidth_converter

Top level modules:
	axis_dwidth_converter_v1_1_18_axis_dwidth_converter
End time: 15:33:08 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:axis_dwidth_converter_v1_1_18)
==============================================================================

    > Searching for warnings in '.cxl.verilog.axis_dwidth_converter_v1_1_18.axis_dwidth_converter_v1_1_18.lin64.log'...
    > Generating report file '.cxl.verilog.axis_dwidth_converter_v1_1_18.axis_dwidth_converter_v1_1_18.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 76.02 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/axis_switch_v1_1_19'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/axis_switch_v1_1_19'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap axis_switch_v1_1_19 /data11/home/marcuscw/Desktop/Lib/axis_switch_v1_1_19'...
      output file: '/data11/home/marcuscw/Desktop/Lib/axis_switch_v1_1_19/.cxl.verilog.axis_switch_v1_1_19.axis_switch_v1_1_19.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap axis_switch_v1_1_19 /data11/home/marcuscw/Desktop/Lib/axis_switch_v1_1_19'
      return code: '0'

Compiling verilog library 'axis_switch_v1_1_19'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work axis_switch_v1_1_19 -f /data11/home/marcuscw/Desktop/Lib/axis_switch_v1_1_19/.cxl.verilog.axis_switch_v1_1_19.axis_switch_v1_1_19.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/axis_switch_v1_1_19/.cxl.verilog.axis_switch_v1_1_19.axis_switch_v1_1_19.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work axis_switch_v1_1_19 -f /data11/home/marcuscw/Desktop/Lib/axis_switch_v1_1_19/.cxl.verilog.axis_switch_v1_1_19.axis_switch_v1_1_19.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:axis_switch_v1_1_19)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap axis_switch_v1_1_19 /data11/home/marcuscw/Desktop/Lib/axis_switch_v1_1_19 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:33:09 on Mar 11,2020
vlog -64 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -work axis_switch_v1_1_19 -f /data11/home/marcuscw/Desktop/Lib/axis_switch_v1_1_19/.cxl.verilog.axis_switch_v1_1_19.axis_switch_v1_1_19.lin64.cmf 
-- Compiling module axis_switch_v1_1_19_arb_rr
-- Compiling module axis_switch_v1_1_19_arb_trr
-- Compiling module axis_switch_v1_1_19_axisc_decoder
-- Compiling module axis_switch_v1_1_19_axisc_transfer_mux
-- Compiling module axis_switch_v1_1_19_axisc_arb_responder
-- Compiling module axis_switch_v1_1_19_axis_switch_arbiter
-- Compiling module axis_switch_v1_1_19_dynamic_priority_encoder
-- Compiling module axis_switch_v1_1_19_axi_ctrl_read
-- Compiling module axis_switch_v1_1_19_axi_ctrl_write
-- Compiling module axis_switch_v1_1_19_axi_ctrl_top
-- Compiling module axis_switch_v1_1_19_static_router_config_dp
-- Compiling module axis_switch_v1_1_19_static_router_config
-- Compiling module axis_switch_v1_1_19_static_router
-- Compiling module axis_switch_v1_1_19_reg_bank_16x32
-- Compiling module axis_switch_v1_1_19_axis_switch

Top level modules:
	axis_switch_v1_1_19_axis_switch
End time: 15:33:11 on Mar 11,2020, Elapsed time: 0:00:02
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:axis_switch_v1_1_19)
==============================================================================

    > Searching for warnings in '.cxl.verilog.axis_switch_v1_1_19.axis_switch_v1_1_19.lin64.log'...
    > Generating report file '.cxl.verilog.axis_switch_v1_1_19.axis_switch_v1_1_19.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 76.24 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/axi_mm2s_mapper_v1_1_18'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/axi_mm2s_mapper_v1_1_18'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap axi_mm2s_mapper_v1_1_18 /data11/home/marcuscw/Desktop/Lib/axi_mm2s_mapper_v1_1_18'...
      output file: '/data11/home/marcuscw/Desktop/Lib/axi_mm2s_mapper_v1_1_18/.cxl.verilog.axi_mm2s_mapper_v1_1_18.axi_mm2s_mapper_v1_1_18.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap axi_mm2s_mapper_v1_1_18 /data11/home/marcuscw/Desktop/Lib/axi_mm2s_mapper_v1_1_18'
      return code: '0'

Compiling verilog library 'axi_mm2s_mapper_v1_1_18'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work axi_mm2s_mapper_v1_1_18 -f /data11/home/marcuscw/Desktop/Lib/axi_mm2s_mapper_v1_1_18/.cxl.verilog.axi_mm2s_mapper_v1_1_18.axi_mm2s_mapper_v1_1_18.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/axi_mm2s_mapper_v1_1_18/.cxl.verilog.axi_mm2s_mapper_v1_1_18.axi_mm2s_mapper_v1_1_18.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work axi_mm2s_mapper_v1_1_18 -f /data11/home/marcuscw/Desktop/Lib/axi_mm2s_mapper_v1_1_18/.cxl.verilog.axi_mm2s_mapper_v1_1_18.axi_mm2s_mapper_v1_1_18.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:axi_mm2s_mapper_v1_1_18)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap axi_mm2s_mapper_v1_1_18 /data11/home/marcuscw/Desktop/Lib/axi_mm2s_mapper_v1_1_18 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:33:11 on Mar 11,2020
vlog -64 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -work axi_mm2s_mapper_v1_1_18 -f /data11/home/marcuscw/Desktop/Lib/axi_mm2s_mapper_v1_1_18/.cxl.verilog.axi_mm2s_mapper_v1_1_18.axi_mm2s_mapper_v1_1_18.lin64.cmf 
-- Compiling module axi_mm2s_mapper_v1_1_18_stream_expander
-- Compiling module axi_mm2s_mapper_v1_1_18_stream_encapsulator
-- Compiling module axi_mm2s_mapper_v1_1_18_transaction_counter
-- Compiling module axi_mm2s_mapper_v1_1_18_top

Top level modules:
	axi_mm2s_mapper_v1_1_18_top
End time: 15:33:12 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:axi_mm2s_mapper_v1_1_18)
==============================================================================

    > Searching for warnings in '.cxl.verilog.axi_mm2s_mapper_v1_1_18.axi_mm2s_mapper_v1_1_18.lin64.log'...
    > Generating report file '.cxl.verilog.axi_mm2s_mapper_v1_1_18.axi_mm2s_mapper_v1_1_18.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 76.47 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/tcc_encoder_3gpplte_v4_0_15'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/tcc_encoder_3gpplte_v4_0_15'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap tcc_encoder_3gpplte_v4_0_15 /data11/home/marcuscw/Desktop/Lib/tcc_encoder_3gpplte_v4_0_15'...
      output file: '/data11/home/marcuscw/Desktop/Lib/tcc_encoder_3gpplte_v4_0_15/.cxl.vhdl.tcc_encoder_3gpplte_v4_0_15.tcc_encoder_3gpplte_v4_0_15.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap tcc_encoder_3gpplte_v4_0_15 /data11/home/marcuscw/Desktop/Lib/tcc_encoder_3gpplte_v4_0_15'
      return code: '0'

Compiling vhdl library 'tcc_encoder_3gpplte_v4_0_15'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work tcc_encoder_3gpplte_v4_0_15 -f /data11/home/marcuscw/Desktop/Lib/tcc_encoder_3gpplte_v4_0_15/.cxl.vhdl.tcc_encoder_3gpplte_v4_0_15.tcc_encoder_3gpplte_v4_0_15.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/tcc_encoder_3gpplte_v4_0_15/.cxl.vhdl.tcc_encoder_3gpplte_v4_0_15.tcc_encoder_3gpplte_v4_0_15.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work tcc_encoder_3gpplte_v4_0_15 -f /data11/home/marcuscw/Desktop/Lib/tcc_encoder_3gpplte_v4_0_15/.cxl.vhdl.tcc_encoder_3gpplte_v4_0_15.tcc_encoder_3gpplte_v4_0_15.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:tcc_encoder_3gpplte_v4_0_15)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap tcc_encoder_3gpplte_v4_0_15 /data11/home/marcuscw/Desktop/Lib/tcc_encoder_3gpplte_v4_0_15 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:33:13 on Mar 11,2020
vcom -64 -93 -work tcc_encoder_3gpplte_v4_0_15 -f /data11/home/marcuscw/Desktop/Lib/tcc_encoder_3gpplte_v4_0_15/.cxl.vhdl.tcc_encoder_3gpplte_v4_0_15.tcc_encoder_3gpplte_v4_0_15.lin64.cmf 
-- Loading package STANDARD
End time: 15:33:15 on Mar 11,2020, Elapsed time: 0:00:02
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:tcc_encoder_3gpplte_v4_0_15)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.tcc_encoder_3gpplte_v4_0_15.tcc_encoder_3gpplte_v4_0_15.lin64.log'...
    > Generating report file '.cxl.vhdl.tcc_encoder_3gpplte_v4_0_15.tcc_encoder_3gpplte_v4_0_15.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 76.70 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/lte_dl_channel_encoder_v4_0_0'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/lte_dl_channel_encoder_v4_0_0'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap lte_dl_channel_encoder_v4_0_0 /data11/home/marcuscw/Desktop/Lib/lte_dl_channel_encoder_v4_0_0'...
      output file: '/data11/home/marcuscw/Desktop/Lib/lte_dl_channel_encoder_v4_0_0/.cxl.vhdl.lte_dl_channel_encoder_v4_0_0.lte_dl_channel_encoder_v4_0_0.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap lte_dl_channel_encoder_v4_0_0 /data11/home/marcuscw/Desktop/Lib/lte_dl_channel_encoder_v4_0_0'
      return code: '0'

Compiling vhdl library 'lte_dl_channel_encoder_v4_0_0'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work lte_dl_channel_encoder_v4_0_0 -f /data11/home/marcuscw/Desktop/Lib/lte_dl_channel_encoder_v4_0_0/.cxl.vhdl.lte_dl_channel_encoder_v4_0_0.lte_dl_channel_encoder_v4_0_0.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/lte_dl_channel_encoder_v4_0_0/.cxl.vhdl.lte_dl_channel_encoder_v4_0_0.lte_dl_channel_encoder_v4_0_0.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work lte_dl_channel_encoder_v4_0_0 -f /data11/home/marcuscw/Desktop/Lib/lte_dl_channel_encoder_v4_0_0/.cxl.vhdl.lte_dl_channel_encoder_v4_0_0.lte_dl_channel_encoder_v4_0_0.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:lte_dl_channel_encoder_v4_0_0)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap lte_dl_channel_encoder_v4_0_0 /data11/home/marcuscw/Desktop/Lib/lte_dl_channel_encoder_v4_0_0 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:33:15 on Mar 11,2020
vcom -64 -93 -work lte_dl_channel_encoder_v4_0_0 -f /data11/home/marcuscw/Desktop/Lib/lte_dl_channel_encoder_v4_0_0/.cxl.vhdl.lte_dl_channel_encoder_v4_0_0.lte_dl_channel_encoder_v4_0_0.lin64.cmf 
-- Loading package STANDARD
End time: 15:33:17 on Mar 11,2020, Elapsed time: 0:00:02
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:lte_dl_channel_encoder_v4_0_0)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.lte_dl_channel_encoder_v4_0_0.lte_dl_channel_encoder_v4_0_0.lin64.log'...
    > Generating report file '.cxl.vhdl.lte_dl_channel_encoder_v4_0_0.lte_dl_channel_encoder_v4_0_0.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 76.92 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/axi_sg_v4_1_12'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/axi_sg_v4_1_12'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap axi_sg_v4_1_12 /data11/home/marcuscw/Desktop/Lib/axi_sg_v4_1_12'...
      output file: '/data11/home/marcuscw/Desktop/Lib/axi_sg_v4_1_12/.cxl.vhdl.axi_sg_v4_1_12.axi_sg_v4_1_12.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap axi_sg_v4_1_12 /data11/home/marcuscw/Desktop/Lib/axi_sg_v4_1_12'
      return code: '0'

Compiling vhdl library 'axi_sg_v4_1_12'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work axi_sg_v4_1_12 -f /data11/home/marcuscw/Desktop/Lib/axi_sg_v4_1_12/.cxl.vhdl.axi_sg_v4_1_12.axi_sg_v4_1_12.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/axi_sg_v4_1_12/.cxl.vhdl.axi_sg_v4_1_12.axi_sg_v4_1_12.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work axi_sg_v4_1_12 -f /data11/home/marcuscw/Desktop/Lib/axi_sg_v4_1_12/.cxl.vhdl.axi_sg_v4_1_12.axi_sg_v4_1_12.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:axi_sg_v4_1_12)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap axi_sg_v4_1_12 /data11/home/marcuscw/Desktop/Lib/axi_sg_v4_1_12 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:33:18 on Mar 11,2020
vcom -64 -93 -work axi_sg_v4_1_12 -f /data11/home/marcuscw/Desktop/Lib/axi_sg_v4_1_12/.cxl.vhdl.axi_sg_v4_1_12.axi_sg_v4_1_12.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling package axi_sg_pkg
-- Compiling package body axi_sg_pkg
-- Loading package axi_sg_pkg
-- Compiling entity axi_sg_reset
-- Compiling architecture implementation of axi_sg_reset
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package VCOMPONENTS
-- Loading entity sync_fifo_fg
-- Compiling entity axi_sg_sfifo_autord
-- Compiling architecture imp of axi_sg_sfifo_autord
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading entity async_fifo_fg
-- Compiling entity axi_sg_afifo_autord
-- Compiling architecture imp of axi_sg_afifo_autord
-- Loading package lib_pkg
-- Loading entity srl_fifo_f
-- Loading entity axi_sg_sfifo_autord
-- Loading entity axi_sg_afifo_autord
-- Compiling entity axi_sg_fifo
-- Compiling architecture imp of axi_sg_fifo
-- Loading entity axi_sg_fifo
-- Compiling entity axi_sg_cmd_status
-- Compiling architecture implementation of axi_sg_cmd_status
-- Compiling entity axi_sg_rdmux
-- Compiling architecture implementation of axi_sg_rdmux
-- Compiling entity axi_sg_addr_cntl
-- Compiling architecture implementation of axi_sg_addr_cntl
-- Loading entity axi_sg_rdmux
-- Compiling entity axi_sg_rddata_cntl
-- Compiling architecture implementation of axi_sg_rddata_cntl
-- Compiling entity axi_sg_rd_status_cntl
-- Compiling architecture implementation of axi_sg_rd_status_cntl
-- Compiling entity axi_sg_scc
-- Compiling architecture implementation of axi_sg_scc
-- Compiling entity axi_sg_wr_demux
-- Compiling architecture implementation of axi_sg_wr_demux
-- Compiling entity axi_sg_scc_wr
-- Compiling architecture implementation of axi_sg_scc_wr
-- Loading entity axi_sg_wr_demux
-- Compiling entity axi_sg_skid2mm_buf
-- Compiling architecture implementation of axi_sg_skid2mm_buf
-- Compiling entity axi_sg_wrdata_cntl
-- Compiling architecture implementation of axi_sg_wrdata_cntl
-- Compiling entity axi_sg_wr_status_cntl
-- Compiling architecture implementation of axi_sg_wr_status_cntl
-- Compiling entity axi_sg_skid_buf
-- Compiling architecture implementation of axi_sg_skid_buf
-- Loading entity axi_sg_reset
-- Loading entity axi_sg_cmd_status
-- Loading entity axi_sg_scc
-- Loading entity axi_sg_addr_cntl
-- Loading entity axi_sg_rddata_cntl
-- Loading entity axi_sg_rd_status_cntl
-- Loading entity axi_sg_skid_buf
-- Compiling entity axi_sg_mm2s_basic_wrap
-- Compiling architecture implementation of axi_sg_mm2s_basic_wrap
-- Loading entity axi_sg_scc_wr
-- Loading entity axi_sg_wrdata_cntl
-- Loading entity axi_sg_wr_status_cntl
-- Loading entity axi_sg_skid2mm_buf
-- Compiling entity axi_sg_s2mm_basic_wrap
-- Compiling architecture implementation of axi_sg_s2mm_basic_wrap
-- Loading entity axi_sg_mm2s_basic_wrap
-- Loading entity axi_sg_s2mm_basic_wrap
-- Compiling entity axi_sg_datamover
-- Compiling architecture implementation of axi_sg_datamover
-- Loading package axi_sg_pkg
-- Compiling entity axi_sg_ftch_sm
-- Compiling architecture implementation of axi_sg_ftch_sm
-- Compiling entity axi_sg_ftch_pntr
-- Compiling architecture implementation of axi_sg_ftch_pntr
-- Compiling entity axi_sg_ftch_cmdsts_if
-- Compiling architecture implementation of axi_sg_ftch_cmdsts_if
-- Compiling entity axi_sg_ftch_mngr
-- Compiling architecture implementation of axi_sg_ftch_mngr
-- Loading entity axi_sg_ftch_sm
-- Loading entity axi_sg_ftch_pntr
-- Loading entity axi_sg_ftch_cmdsts_if
-- Compiling entity axi_sg_cntrl_strm
-- Compiling architecture implementation of axi_sg_cntrl_strm
-- Loading entity cdc_sync
-- Compiling entity axi_sg_ftch_queue
-- Compiling architecture implementation of axi_sg_ftch_queue
-- Loading entity axi_sg_cntrl_strm
-- Compiling entity axi_sg_ftch_noqueue
-- Compiling architecture implementation of axi_sg_ftch_noqueue
-- Compiling entity axi_sg_ftch_q_mngr
-- Compiling architecture implementation of axi_sg_ftch_q_mngr
-- Loading entity axi_sg_ftch_queue
-- Loading entity axi_sg_ftch_noqueue
-- Compiling entity axi_sg_updt_cmdsts_if
-- Compiling architecture implementation of axi_sg_updt_cmdsts_if
-- Compiling entity axi_sg_updt_sm
-- Compiling architecture implementation of axi_sg_updt_sm
-- Compiling entity axi_sg_updt_mngr
-- Compiling architecture implementation of axi_sg_updt_mngr
-- Loading entity axi_sg_updt_sm
-- Loading entity axi_sg_updt_cmdsts_if
-- Compiling entity axi_sg_updt_queue
-- Compiling architecture implementation of axi_sg_updt_queue
-- Compiling entity axi_sg_updt_noqueue
-- Compiling architecture implementation of axi_sg_updt_noqueue
-- Compiling entity axi_sg_updt_q_mngr
-- Compiling architecture implementation of axi_sg_updt_q_mngr
-- Loading entity axi_sg_updt_queue
-- Loading entity axi_sg_updt_noqueue
-- Compiling entity axi_sg_intrpt
-- Compiling architecture implementation of axi_sg_intrpt
-- Compiling entity axi_sg
-- Compiling architecture implementation of axi_sg
-- Loading entity axi_sg_ftch_mngr
-- Loading entity axi_sg_ftch_q_mngr
-- Loading entity axi_sg_updt_mngr
-- Loading entity axi_sg_updt_q_mngr
-- Loading entity axi_sg_intrpt
-- Loading entity axi_sg_datamover
End time: 15:33:20 on Mar 11,2020, Elapsed time: 0:00:02
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:axi_sg_v4_1_12)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.axi_sg_v4_1_12.axi_sg_v4_1_12.lin64.log'...
    > Generating report file '.cxl.vhdl.axi_sg_v4_1_12.axi_sg_v4_1_12.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 77.15 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/axi_dma_v7_1_20'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/axi_dma_v7_1_20'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap axi_dma_v7_1_20 /data11/home/marcuscw/Desktop/Lib/axi_dma_v7_1_20'...
      output file: '/data11/home/marcuscw/Desktop/Lib/axi_dma_v7_1_20/.cxl.vhdl.axi_dma_v7_1_20.axi_dma_v7_1_20.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap axi_dma_v7_1_20 /data11/home/marcuscw/Desktop/Lib/axi_dma_v7_1_20'
      return code: '0'

Compiling vhdl library 'axi_dma_v7_1_20'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work axi_dma_v7_1_20 -f /data11/home/marcuscw/Desktop/Lib/axi_dma_v7_1_20/.cxl.vhdl.axi_dma_v7_1_20.axi_dma_v7_1_20.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/axi_dma_v7_1_20/.cxl.vhdl.axi_dma_v7_1_20.axi_dma_v7_1_20.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work axi_dma_v7_1_20 -f /data11/home/marcuscw/Desktop/Lib/axi_dma_v7_1_20/.cxl.vhdl.axi_dma_v7_1_20.axi_dma_v7_1_20.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:axi_dma_v7_1_20)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap axi_dma_v7_1_20 /data11/home/marcuscw/Desktop/Lib/axi_dma_v7_1_20 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:33:21 on Mar 11,2020
vcom -64 -93 -work axi_dma_v7_1_20 -f /data11/home/marcuscw/Desktop/Lib/axi_dma_v7_1_20/.cxl.vhdl.axi_dma_v7_1_20.axi_dma_v7_1_20.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package lib_pkg
-- Compiling package axi_dma_pkg
-- Compiling package body axi_dma_pkg
-- Loading package axi_dma_pkg
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading package axi_dma_pkg
-- Compiling entity axi_dma_reset
-- Compiling architecture implementation of axi_dma_reset
-- Loading entity cdc_sync
-- Compiling entity axi_dma_rst_module
-- Compiling architecture implementation of axi_dma_rst_module
-- Loading entity axi_dma_reset
-- Compiling entity axi_dma_lite_if
-- Compiling architecture implementation of axi_dma_lite_if
-- Compiling entity axi_dma_register
-- Compiling architecture implementation of axi_dma_register
-- Compiling entity axi_dma_register_s2mm
-- Compiling architecture implementation of axi_dma_register_s2mm
-- Compiling entity axi_dma_reg_module
-- Compiling architecture implementation of axi_dma_reg_module
-- Loading entity axi_dma_lite_if
-- Loading entity axi_dma_register
-- Loading entity axi_dma_register_s2mm
-- Compiling entity axi_dma_skid_buf
-- Compiling architecture implementation of axi_dma_skid_buf
-- Loading package VCOMPONENTS
-- Loading entity async_fifo_fg
-- Compiling entity axi_dma_afifo_autord
-- Compiling architecture imp of axi_dma_afifo_autord
-- Compiling entity axi_dma_s2mm
-- Compiling architecture implementation of axi_dma_s2mm
-- Compiling entity axi_dma_sofeof_gen
-- Compiling architecture implementation of axi_dma_sofeof_gen
-- Compiling entity axi_dma_smple_sm
-- Compiling architecture implementation of axi_dma_smple_sm
-- Loading entity srl_fifo_f
-- Compiling entity axi_dma_mm2s_sg_if
-- Compiling architecture implementation of axi_dma_mm2s_sg_if
-- Compiling entity axi_dma_mm2s_sm
-- Compiling architecture implementation of axi_dma_mm2s_sm
-- Compiling entity axi_dma_mm2s_cmdsts_if
-- Compiling architecture implementation of axi_dma_mm2s_cmdsts_if
-- Compiling entity axi_dma_mm2s_sts_mngr
-- Compiling architecture implementation of axi_dma_mm2s_sts_mngr
-- Compiling entity axi_dma_mm2s_cntrl_strm
-- Compiling architecture implementation of axi_dma_mm2s_cntrl_strm
-- Loading entity sync_fifo_fg
-- Loading entity axi_dma_skid_buf
-- Loading entity axi_dma_afifo_autord
-- Compiling entity axi_dma_mm2s_mngr
-- Compiling architecture implementation of axi_dma_mm2s_mngr
-- Loading entity axi_dma_mm2s_sm
-- Loading entity axi_dma_mm2s_sg_if
-- Loading entity axi_dma_smple_sm
-- Loading entity axi_dma_mm2s_cmdsts_if
-- Loading entity axi_dma_mm2s_sts_mngr
-- Compiling entity axi_dma_s2mm_sg_if
-- Compiling architecture implementation of axi_dma_s2mm_sg_if
-- Compiling entity axi_dma_s2mm_sm
-- Compiling architecture implementation of axi_dma_s2mm_sm
-- Compiling entity axi_dma_s2mm_cmdsts_if
-- Compiling architecture implementation of axi_dma_s2mm_cmdsts_if
-- Compiling entity axi_dma_s2mm_sts_mngr
-- Compiling architecture implementation of axi_dma_s2mm_sts_mngr
-- Compiling entity axi_dma_s2mm_sts_strm
-- Compiling architecture implementation of axi_dma_s2mm_sts_strm
-- Compiling entity axi_dma_s2mm_mngr
-- Compiling architecture implementation of axi_dma_s2mm_mngr
-- Loading entity axi_dma_s2mm_sm
-- Loading entity axi_dma_s2mm_sg_if
-- Loading entity axi_dma_s2mm_cmdsts_if
-- Loading entity axi_dma_s2mm_sts_mngr
-- Loading entity axi_dma_s2mm_sts_strm
-- Compiling entity axi_dma_cmd_split
-- Compiling architecture implementation of axi_dma_cmd_split
-- Compiling entity axi_dma
-- Compiling architecture implementation of axi_dma
-- Loading entity axi_dma_rst_module
-- Loading entity axi_dma_reg_module
-- Loading package axi_sg_pkg
-- Loading entity axi_sg
-- Loading entity axi_dma_mm2s_mngr
-- Loading entity axi_dma_sofeof_gen
-- Loading entity axi_dma_s2mm_mngr
-- Loading entity axi_dma_s2mm
-- Loading entity axi_dma_cmd_split
-- Loading entity axi_datamover_mm2s_omit_wrap
-- Loading entity axi_datamover_reset
-- Loading entity axi_datamover_sfifo_autord
-- Loading entity axi_datamover_afifo_autord
-- Loading entity axi_datamover_fifo
-- Loading entity axi_datamover_cmd_status
-- Loading entity axi_datamover_strb_gen2
-- Loading entity axi_datamover_pcc
-- Loading entity axi_datamover_addr_cntl
-- Loading entity axi_datamover_rdmux
-- Loading entity axi_datamover_rddata_cntl
-- Loading entity axi_datamover_rd_status_cntl
-- Loading entity axi_datamover_dre_mux8_1_x_n
-- Loading entity axi_datamover_dre_mux4_1_x_n
-- Loading entity axi_datamover_dre_mux2_1_x_n
-- Loading entity axi_datamover_mm2s_dre
-- Loading entity axi_datamover_rd_sf
-- Loading entity axi_datamover_skid_buf
-- Loading entity axi_datamover_mm2s_full_wrap
-- Loading entity axi_datamover_scc
-- Loading entity axi_datamover_mm2s_basic_wrap
-- Loading entity axi_datamover_s2mm_omit_wrap
-- Loading entity axi_datamover_ibttcc
-- Loading entity axi_datamover_stbs_set
-- Loading entity axi_datamover_stbs_set_nodre
-- Loading entity axi_datamover_indet_btt
-- Loading entity axi_datamover_s2mm_dre
-- Loading entity axi_datamover_ms_strb_set
-- Loading entity axi_datamover_mssai_skid_buf
-- Loading entity axi_datamover_slice
-- Loading entity axi_datamover_s2mm_scatter
-- Loading entity axi_datamover_s2mm_realign
-- Loading entity axi_datamover_wrdata_cntl
-- Loading entity axi_datamover_wr_status_cntl
-- Loading entity axi_datamover_wr_demux
-- Loading entity axi_datamover_skid2mm_buf
-- Loading entity axi_datamover_wr_sf
-- Loading entity axi_datamover_s2mm_full_wrap
-- Loading entity axi_datamover_s2mm_basic_wrap
-- Loading entity axi_datamover
End time: 15:33:23 on Mar 11,2020, Elapsed time: 0:00:02
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:axi_dma_v7_1_20)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.axi_dma_v7_1_20.axi_dma_v7_1_20.lin64.log'...
    > Generating report file '.cxl.vhdl.axi_dma_v7_1_20.axi_dma_v7_1_20.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 77.38 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/v_vid_sdi_tx_bridge_v2_0_0'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/v_vid_sdi_tx_bridge_v2_0_0'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap v_vid_sdi_tx_bridge_v2_0_0 /data11/home/marcuscw/Desktop/Lib/v_vid_sdi_tx_bridge_v2_0_0'...
      output file: '/data11/home/marcuscw/Desktop/Lib/v_vid_sdi_tx_bridge_v2_0_0/.cxl.verilog.v_vid_sdi_tx_bridge_v2_0_0.v_vid_sdi_tx_bridge_v2_0_0.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap v_vid_sdi_tx_bridge_v2_0_0 /data11/home/marcuscw/Desktop/Lib/v_vid_sdi_tx_bridge_v2_0_0'
      return code: '0'

Compiling verilog library 'v_vid_sdi_tx_bridge_v2_0_0'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work v_vid_sdi_tx_bridge_v2_0_0 -f /data11/home/marcuscw/Desktop/Lib/v_vid_sdi_tx_bridge_v2_0_0/.cxl.verilog.v_vid_sdi_tx_bridge_v2_0_0.v_vid_sdi_tx_bridge_v2_0_0.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/v_vid_sdi_tx_bridge_v2_0_0/.cxl.verilog.v_vid_sdi_tx_bridge_v2_0_0.v_vid_sdi_tx_bridge_v2_0_0.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work v_vid_sdi_tx_bridge_v2_0_0 -f /data11/home/marcuscw/Desktop/Lib/v_vid_sdi_tx_bridge_v2_0_0/.cxl.verilog.v_vid_sdi_tx_bridge_v2_0_0.v_vid_sdi_tx_bridge_v2_0_0.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:v_vid_sdi_tx_bridge_v2_0_0)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap v_vid_sdi_tx_bridge_v2_0_0 /data11/home/marcuscw/Desktop/Lib/v_vid_sdi_tx_bridge_v2_0_0 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:33:24 on Mar 11,2020
vlog -64 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -work v_vid_sdi_tx_bridge_v2_0_0 -f /data11/home/marcuscw/Desktop/Lib/v_vid_sdi_tx_bridge_v2_0_0/.cxl.verilog.v_vid_sdi_tx_bridge_v2_0_0.v_vid_sdi_tx_bridge_v2_0_0.lin64.cmf 
-- Compiling module v_vid_sdi_tx_bridge_v2_0_0_lib_sync_fifo
-- Compiling module v_vid_sdi_tx_bridge_v2_0_0_lib_sync_bus
-- Compiling module v_vid_sdi_tx_bridge_v2_0_0_12g_ce_gen
-- Compiling module v_vid_sdi_tx_bridge_v2_0_0_12g_clamp
-- Compiling module v_vid_sdi_tx_bridge_v2_0_0_12g_converter
-- Compiling module v_vid_sdi_tx_bridge_v2_0_0_12g_embedder
-- Compiling module v_vid_sdi_tx_bridge_v2_0_0_12g_fifo
-- Compiling module v_vid_sdi_tx_bridge_v2_0_0_12g_formatter
-- Compiling module v_vid_sdi_tx_bridge_v2_0_0_12g
-- Compiling module v_vid_sdi_tx_bridge_v2_0_0_3g_ce_gen
-- Compiling module v_vid_sdi_tx_bridge_v2_0_0_3g_converter
-- Compiling module v_vid_sdi_tx_bridge_v2_0_0_3g_embeddder
-- Compiling module v_vid_sdi_tx_bridge_v2_0_0_3g_fifo
-- Compiling module v_vid_sdi_tx_bridge_v2_0_0_3g_formatter
-- Compiling module v_vid_sdi_tx_bridge_v2_0_0_3g
-- Compiling module v_vid_sdi_tx_bridge_v2_0_0

Top level modules:
	v_vid_sdi_tx_bridge_v2_0_0_lib_sync_fifo
	v_vid_sdi_tx_bridge_v2_0_0_lib_sync_bus
	v_vid_sdi_tx_bridge_v2_0_0
End time: 15:33:25 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:v_vid_sdi_tx_bridge_v2_0_0)
==============================================================================

    > Searching for warnings in '.cxl.verilog.v_vid_sdi_tx_bridge_v2_0_0.v_vid_sdi_tx_bridge_v2_0_0.lin64.log'...
    > Generating report file '.cxl.verilog.v_vid_sdi_tx_bridge_v2_0_0.v_vid_sdi_tx_bridge_v2_0_0.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 77.60 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/axis_data_fifo_v1_1_20'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/axis_data_fifo_v1_1_20'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap axis_data_fifo_v1_1_20 /data11/home/marcuscw/Desktop/Lib/axis_data_fifo_v1_1_20'...
      output file: '/data11/home/marcuscw/Desktop/Lib/axis_data_fifo_v1_1_20/.cxl.verilog.axis_data_fifo_v1_1_20.axis_data_fifo_v1_1_20.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap axis_data_fifo_v1_1_20 /data11/home/marcuscw/Desktop/Lib/axis_data_fifo_v1_1_20'
      return code: '0'

Compiling verilog library 'axis_data_fifo_v1_1_20'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work axis_data_fifo_v1_1_20 -f /data11/home/marcuscw/Desktop/Lib/axis_data_fifo_v1_1_20/.cxl.verilog.axis_data_fifo_v1_1_20.axis_data_fifo_v1_1_20.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/axis_data_fifo_v1_1_20/.cxl.verilog.axis_data_fifo_v1_1_20.axis_data_fifo_v1_1_20.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work axis_data_fifo_v1_1_20 -f /data11/home/marcuscw/Desktop/Lib/axis_data_fifo_v1_1_20/.cxl.verilog.axis_data_fifo_v1_1_20.axis_data_fifo_v1_1_20.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:axis_data_fifo_v1_1_20)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap axis_data_fifo_v1_1_20 /data11/home/marcuscw/Desktop/Lib/axis_data_fifo_v1_1_20 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:33:26 on Mar 11,2020
vlog -64 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -work axis_data_fifo_v1_1_20 -f /data11/home/marcuscw/Desktop/Lib/axis_data_fifo_v1_1_20/.cxl.verilog.axis_data_fifo_v1_1_20.axis_data_fifo_v1_1_20.lin64.cmf 
-- Compiling module axis_data_fifo_v1_1_20_axis_data_fifo

Top level modules:
	axis_data_fifo_v1_1_20_axis_data_fifo
End time: 15:33:27 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:axis_data_fifo_v1_1_20)
==============================================================================

    > Searching for warnings in '.cxl.verilog.axis_data_fifo_v1_1_20.axis_data_fifo_v1_1_20.lin64.log'...
    > Generating report file '.cxl.verilog.axis_data_fifo_v1_1_20.axis_data_fifo_v1_1_20.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 77.83 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/axi_traffic_gen_v2_0_20'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/axi_traffic_gen_v2_0_20'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap axi_traffic_gen_v2_0_20 /data11/home/marcuscw/Desktop/Lib/axi_traffic_gen_v2_0_20'...
      output file: '/data11/home/marcuscw/Desktop/Lib/axi_traffic_gen_v2_0_20/.cxl.vhdl.axi_traffic_gen_v2_0_20.axi_traffic_gen_v2_0_20.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap axi_traffic_gen_v2_0_20 /data11/home/marcuscw/Desktop/Lib/axi_traffic_gen_v2_0_20'
      return code: '0'

Compiling vhdl library 'axi_traffic_gen_v2_0_20'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work axi_traffic_gen_v2_0_20 -f /data11/home/marcuscw/Desktop/Lib/axi_traffic_gen_v2_0_20/.cxl.vhdl.axi_traffic_gen_v2_0_20.axi_traffic_gen_v2_0_20.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/axi_traffic_gen_v2_0_20/.cxl.vhdl.axi_traffic_gen_v2_0_20.axi_traffic_gen_v2_0_20.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work axi_traffic_gen_v2_0_20 -f /data11/home/marcuscw/Desktop/Lib/axi_traffic_gen_v2_0_20/.cxl.vhdl.axi_traffic_gen_v2_0_20.axi_traffic_gen_v2_0_20.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:axi_traffic_gen_v2_0_20)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap axi_traffic_gen_v2_0_20 /data11/home/marcuscw/Desktop/Lib/axi_traffic_gen_v2_0_20 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:33:27 on Mar 11,2020
vcom -64 -93 -work axi_traffic_gen_v2_0_20 -f /data11/home/marcuscw/Desktop/Lib/axi_traffic_gen_v2_0_20/.cxl.vhdl.axi_traffic_gen_v2_0_20.axi_traffic_gen_v2_0_20.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity axi_traffic_gen_v2_0_20_bmg_wrap
-- Compiling architecture implementation of axi_traffic_gen_v2_0_20_bmg_wrap
-- Loading package VCOMPONENTS
-- Loading entity blk_mem_gen_wrapper
End time: 15:33:28 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:axi_traffic_gen_v2_0_20)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.axi_traffic_gen_v2_0_20.axi_traffic_gen_v2_0_20.lin64.log'...
    > Generating report file '.cxl.vhdl.axi_traffic_gen_v2_0_20.axi_traffic_gen_v2_0_20.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 78.05 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/axi_traffic_gen_v2_0_20'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/axi_traffic_gen_v2_0_20'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap axi_traffic_gen_v2_0_20 /data11/home/marcuscw/Desktop/Lib/axi_traffic_gen_v2_0_20'...
      output file: '/data11/home/marcuscw/Desktop/Lib/axi_traffic_gen_v2_0_20/.cxl.verilog.axi_traffic_gen_v2_0_20.axi_traffic_gen_v2_0_20.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap axi_traffic_gen_v2_0_20 /data11/home/marcuscw/Desktop/Lib/axi_traffic_gen_v2_0_20'
      return code: '0'

Compiling verilog library 'axi_traffic_gen_v2_0_20'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work axi_traffic_gen_v2_0_20 -f /data11/home/marcuscw/Desktop/Lib/axi_traffic_gen_v2_0_20/.cxl.verilog.axi_traffic_gen_v2_0_20.axi_traffic_gen_v2_0_20.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/axi_traffic_gen_v2_0_20/.cxl.verilog.axi_traffic_gen_v2_0_20.axi_traffic_gen_v2_0_20.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work axi_traffic_gen_v2_0_20 -f /data11/home/marcuscw/Desktop/Lib/axi_traffic_gen_v2_0_20/.cxl.verilog.axi_traffic_gen_v2_0_20.axi_traffic_gen_v2_0_20.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:axi_traffic_gen_v2_0_20)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap axi_traffic_gen_v2_0_20 /data11/home/marcuscw/Desktop/Lib/axi_traffic_gen_v2_0_20 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:33:29 on Mar 11,2020
vlog -64 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -work axi_traffic_gen_v2_0_20 -f /data11/home/marcuscw/Desktop/Lib/axi_traffic_gen_v2_0_20/.cxl.verilog.axi_traffic_gen_v2_0_20.axi_traffic_gen_v2_0_20.lin64.cmf 
-- Compiling module axi_traffic_gen_v2_0_20_asynch_rst_ff
-- Compiling module axi_traffic_gen_v2_0_20_slvram_v7
-- Compiling module axi_traffic_gen_v2_0_20_regslice
-- Compiling module axi_traffic_gen_v2_0_20_inferram
-- Compiling module axi_traffic_gen_v2_0_20_randgen
-- Compiling module axi_traffic_gen_v2_0_20_id_track
-- Compiling module axi_traffic_gen_v2_0_20_ex_fifo
-- Compiling module axi_traffic_gen_v2_0_20_cmdram
-- Compiling module axi_traffic_gen_v2_0_20_addrgen
-- Compiling module axi_traffic_gen_v2_0_20_s_w_channel
-- Compiling module axi_traffic_gen_v2_0_20_s_r_channel
-- Compiling module axi_traffic_gen_v2_0_20_sharedram_wrap
-- Compiling module axi_traffic_gen_v2_0_20_registers
-- Compiling module axi_traffic_gen_v2_0_20_paramram_wrap
-- Compiling module axi_traffic_gen_v2_0_20_paramram_64_wrap
-- Compiling module axi_traffic_gen_v2_0_20_addrram_wrap
-- Compiling module axi_traffic_gen_v2_0_20_m_w_channel
-- Compiling module axi_traffic_gen_v2_0_20_m_r_channel
-- Compiling module axi_traffic_gen_v2_0_20_cmdram_wrap
-- Compiling module axi_traffic_gen_v2_0_20_static_regblk
-- Compiling module axi_traffic_gen_v2_0_20_static_cmdgen
-- Compiling module axi_traffic_gen_v2_0_20_static_mrdwr
-- Compiling module axi_traffic_gen_v2_0_20_static_top
-- Compiling module axi_traffic_gen_v2_0_20_slave_only_top
-- Compiling module axi_traffic_gen_v2_0_20_basic_n_full_top
-- Compiling module axi_traffic_gen_v2_0_20_axis_fifo
-- Compiling module axi_traffic_gen_v2_0_20_streaming_top
-- Compiling module axi_traffic_gen_v2_0_20_systeminit_dmg
-- Compiling module axi_traffic_gen_v2_0_20_systeminit_mrdwr
-- Compiling module axi_traffic_gen_v2_0_20_systeminit_top
-- Compiling module axi_traffic_gen_v2_0_20_top

Top level modules:
	axi_traffic_gen_v2_0_20_top
End time: 15:33:29 on Mar 11,2020, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:axi_traffic_gen_v2_0_20)
==============================================================================

    > Searching for warnings in '.cxl.verilog.axi_traffic_gen_v2_0_20.axi_traffic_gen_v2_0_20.lin64.log'...
    > Generating report file '.cxl.verilog.axi_traffic_gen_v2_0_20.axi_traffic_gen_v2_0_20.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 78.28 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/sid_v8_0_14'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/sid_v8_0_14'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap sid_v8_0_14 /data11/home/marcuscw/Desktop/Lib/sid_v8_0_14'...
      output file: '/data11/home/marcuscw/Desktop/Lib/sid_v8_0_14/.cxl.vhdl.sid_v8_0_14.sid_v8_0_14.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap sid_v8_0_14 /data11/home/marcuscw/Desktop/Lib/sid_v8_0_14'
      return code: '0'

Compiling vhdl library 'sid_v8_0_14'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work sid_v8_0_14 -f /data11/home/marcuscw/Desktop/Lib/sid_v8_0_14/.cxl.vhdl.sid_v8_0_14.sid_v8_0_14.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/sid_v8_0_14/.cxl.vhdl.sid_v8_0_14.sid_v8_0_14.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work sid_v8_0_14 -f /data11/home/marcuscw/Desktop/Lib/sid_v8_0_14/.cxl.vhdl.sid_v8_0_14.sid_v8_0_14.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:sid_v8_0_14)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap sid_v8_0_14 /data11/home/marcuscw/Desktop/Lib/sid_v8_0_14 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:33:30 on Mar 11,2020
vcom -64 -93 -work sid_v8_0_14 -f /data11/home/marcuscw/Desktop/Lib/sid_v8_0_14/.cxl.vhdl.sid_v8_0_14.sid_v8_0_14.lin64.cmf 
-- Loading package STANDARD
End time: 15:33:32 on Mar 11,2020, Elapsed time: 0:00:02
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:sid_v8_0_14)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.sid_v8_0_14.sid_v8_0_14.lin64.log'...
    > Generating report file '.cxl.vhdl.sid_v8_0_14.sid_v8_0_14.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 78.51 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/fir_compiler_v5_2_6'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/fir_compiler_v5_2_6'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap fir_compiler_v5_2_6 /data11/home/marcuscw/Desktop/Lib/fir_compiler_v5_2_6'...
      output file: '/data11/home/marcuscw/Desktop/Lib/fir_compiler_v5_2_6/.cxl.vhdl.fir_compiler_v5_2_6.fir_compiler_v5_2_6.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap fir_compiler_v5_2_6 /data11/home/marcuscw/Desktop/Lib/fir_compiler_v5_2_6'
      return code: '0'

Compiling vhdl library 'fir_compiler_v5_2_6'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work fir_compiler_v5_2_6 -f /data11/home/marcuscw/Desktop/Lib/fir_compiler_v5_2_6/.cxl.vhdl.fir_compiler_v5_2_6.fir_compiler_v5_2_6.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/fir_compiler_v5_2_6/.cxl.vhdl.fir_compiler_v5_2_6.fir_compiler_v5_2_6.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work fir_compiler_v5_2_6 -f /data11/home/marcuscw/Desktop/Lib/fir_compiler_v5_2_6/.cxl.vhdl.fir_compiler_v5_2_6.fir_compiler_v5_2_6.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:fir_compiler_v5_2_6)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap fir_compiler_v5_2_6 /data11/home/marcuscw/Desktop/Lib/fir_compiler_v5_2_6 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:33:32 on Mar 11,2020
vcom -64 -93 -work fir_compiler_v5_2_6 -f /data11/home/marcuscw/Desktop/Lib/fir_compiler_v5_2_6/.cxl.vhdl.fir_compiler_v5_2_6.fir_compiler_v5_2_6.lin64.cmf 
-- Loading package STANDARD
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/fir_compiler_v5_2/hdl/fir_compiler_v5_2_vh_rfs.vhd(64): (vcom-1515) Prefix of predefined attribute "<protected>" is function call "<protected>".
End time: 15:33:36 on Mar 11,2020, Elapsed time: 0:00:04
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(questasim:vhdl:fir_compiler_v5_2_6)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.fir_compiler_v5_2_6.fir_compiler_v5_2_6.lin64.log'...
    > Generating report file '.cxl.vhdl.fir_compiler_v5_2_6.fir_compiler_v5_2_6.lin64.rpt'...

compile_simlib: 0 error(s), 1 warning(s), 78.73 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/dft_v4_0_16'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/dft_v4_0_16'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap dft_v4_0_16 /data11/home/marcuscw/Desktop/Lib/dft_v4_0_16'...
      output file: '/data11/home/marcuscw/Desktop/Lib/dft_v4_0_16/.cxl.vhdl.dft_v4_0_16.dft_v4_0_16.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap dft_v4_0_16 /data11/home/marcuscw/Desktop/Lib/dft_v4_0_16'
      return code: '0'

Compiling vhdl library 'dft_v4_0_16'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work dft_v4_0_16 -f /data11/home/marcuscw/Desktop/Lib/dft_v4_0_16/.cxl.vhdl.dft_v4_0_16.dft_v4_0_16.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/dft_v4_0_16/.cxl.vhdl.dft_v4_0_16.dft_v4_0_16.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work dft_v4_0_16 -f /data11/home/marcuscw/Desktop/Lib/dft_v4_0_16/.cxl.vhdl.dft_v4_0_16.dft_v4_0_16.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:dft_v4_0_16)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap dft_v4_0_16 /data11/home/marcuscw/Desktop/Lib/dft_v4_0_16 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:33:36 on Mar 11,2020
vcom -64 -93 -work dft_v4_0_16 -f /data11/home/marcuscw/Desktop/Lib/dft_v4_0_16/.cxl.vhdl.dft_v4_0_16.dft_v4_0_16.lin64.cmf 
-- Loading package STANDARD
End time: 15:33:38 on Mar 11,2020, Elapsed time: 0:00:02
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:dft_v4_0_16)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.dft_v4_0_16.dft_v4_0_16.lin64.log'...
    > Generating report file '.cxl.vhdl.dft_v4_0_16.dft_v4_0_16.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 78.96 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/lte_3gpp_channel_estimator_v2_0_16'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/lte_3gpp_channel_estimator_v2_0_16'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap lte_3gpp_channel_estimator_v2_0_16 /data11/home/marcuscw/Desktop/Lib/lte_3gpp_channel_estimator_v2_0_16'...
      output file: '/data11/home/marcuscw/Desktop/Lib/lte_3gpp_channel_estimator_v2_0_16/.cxl.vhdl.lte_3gpp_channel_estimator_v2_0_16.lte_3gpp_channel_estimator_v2_0_16.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap lte_3gpp_channel_estimator_v2_0_16 /data11/home/marcuscw/Desktop/Lib/lte_3gpp_channel_estimator_v2_0_16'
      return code: '0'

Compiling vhdl library 'lte_3gpp_channel_estimator_v2_0_16'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work lte_3gpp_channel_estimator_v2_0_16 -f /data11/home/marcuscw/Desktop/Lib/lte_3gpp_channel_estimator_v2_0_16/.cxl.vhdl.lte_3gpp_channel_estimator_v2_0_16.lte_3gpp_channel_estimator_v2_0_16.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/lte_3gpp_channel_estimator_v2_0_16/.cxl.vhdl.lte_3gpp_channel_estimator_v2_0_16.lte_3gpp_channel_estimator_v2_0_16.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work lte_3gpp_channel_estimator_v2_0_16 -f /data11/home/marcuscw/Desktop/Lib/lte_3gpp_channel_estimator_v2_0_16/.cxl.vhdl.lte_3gpp_channel_estimator_v2_0_16.lte_3gpp_channel_estimator_v2_0_16.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:lte_3gpp_channel_estimator_v2_0_16)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap lte_3gpp_channel_estimator_v2_0_16 /data11/home/marcuscw/Desktop/Lib/lte_3gpp_channel_estimator_v2_0_16 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:33:39 on Mar 11,2020
vcom -64 -93 -work lte_3gpp_channel_estimator_v2_0_16 -f /data11/home/marcuscw/Desktop/Lib/lte_3gpp_channel_estimator_v2_0_16/.cxl.vhdl.lte_3gpp_channel_estimator_v2_0_16.lte_3gpp_channel_estimator_v2_0_16.lin64.cmf 
-- Loading package STANDARD
End time: 15:33:41 on Mar 11,2020, Elapsed time: 0:00:02
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:lte_3gpp_channel_estimator_v2_0_16)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.lte_3gpp_channel_estimator_v2_0_16.lte_3gpp_channel_estimator_v2_0_16.lin64.log'...
    > Generating report file '.cxl.vhdl.lte_3gpp_channel_estimator_v2_0_16.lte_3gpp_channel_estimator_v2_0_16.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 79.19 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/axi_timebase_wdt_v3_0_11'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/axi_timebase_wdt_v3_0_11'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap axi_timebase_wdt_v3_0_11 /data11/home/marcuscw/Desktop/Lib/axi_timebase_wdt_v3_0_11'...
      output file: '/data11/home/marcuscw/Desktop/Lib/axi_timebase_wdt_v3_0_11/.cxl.vhdl.axi_timebase_wdt_v3_0_11.axi_timebase_wdt_v3_0_11.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap axi_timebase_wdt_v3_0_11 /data11/home/marcuscw/Desktop/Lib/axi_timebase_wdt_v3_0_11'
      return code: '0'

Compiling vhdl library 'axi_timebase_wdt_v3_0_11'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work axi_timebase_wdt_v3_0_11 -f /data11/home/marcuscw/Desktop/Lib/axi_timebase_wdt_v3_0_11/.cxl.vhdl.axi_timebase_wdt_v3_0_11.axi_timebase_wdt_v3_0_11.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/axi_timebase_wdt_v3_0_11/.cxl.vhdl.axi_timebase_wdt_v3_0_11.axi_timebase_wdt_v3_0_11.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work axi_timebase_wdt_v3_0_11 -f /data11/home/marcuscw/Desktop/Lib/axi_timebase_wdt_v3_0_11/.cxl.vhdl.axi_timebase_wdt_v3_0_11.axi_timebase_wdt_v3_0_11.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:axi_timebase_wdt_v3_0_11)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap axi_timebase_wdt_v3_0_11 /data11/home/marcuscw/Desktop/Lib/axi_timebase_wdt_v3_0_11 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:33:41 on Mar 11,2020
vcom -64 -93 -work axi_timebase_wdt_v3_0_11 -f /data11/home/marcuscw/Desktop/Lib/axi_timebase_wdt_v3_0_11/.cxl.vhdl.axi_timebase_wdt_v3_0_11.axi_timebase_wdt_v3_0_11.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity window_wdt_counter
-- Compiling architecture wc_imp of window_wdt_counter
-- Compiling entity window_wdt_fail_cnt
-- Compiling architecture fc_imp of window_wdt_fail_cnt
-- Compiling entity timebase_wdt_core
-- Compiling architecture imp of timebase_wdt_core
-- Loading package NUMERIC_STD
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading entity cdc_sync
-- Loading package ipif_pkg
-- Compiling entity axi_timebase_wdt
-- Compiling architecture imp of axi_timebase_wdt
-- Loading entity timebase_wdt_core
-- Loading entity axi_lite_ipif
-- Compiling entity axi_window_wdt
-- Compiling architecture imp of axi_window_wdt
-- Loading entity window_wdt_counter
-- Loading entity window_wdt_fail_cnt
-- Compiling entity axi_timebase_wdt_top
-- Compiling architecture top_arch of axi_timebase_wdt_top
-- Loading entity axi_timebase_wdt
-- Loading entity axi_window_wdt
End time: 15:33:42 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:axi_timebase_wdt_v3_0_11)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.axi_timebase_wdt_v3_0_11.axi_timebase_wdt_v3_0_11.lin64.log'...
    > Generating report file '.cxl.vhdl.axi_timebase_wdt_v3_0_11.axi_timebase_wdt_v3_0_11.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 79.41 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/axis_accelerator_adapter_v2_1_15'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/axis_accelerator_adapter_v2_1_15'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap axis_accelerator_adapter_v2_1_15 /data11/home/marcuscw/Desktop/Lib/axis_accelerator_adapter_v2_1_15'...
      output file: '/data11/home/marcuscw/Desktop/Lib/axis_accelerator_adapter_v2_1_15/.cxl.vhdl.axis_accelerator_adapter_v2_1_15.axis_accelerator_adapter_v2_1_15.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap axis_accelerator_adapter_v2_1_15 /data11/home/marcuscw/Desktop/Lib/axis_accelerator_adapter_v2_1_15'
      return code: '0'

Compiling vhdl library 'axis_accelerator_adapter_v2_1_15'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work axis_accelerator_adapter_v2_1_15 -f /data11/home/marcuscw/Desktop/Lib/axis_accelerator_adapter_v2_1_15/.cxl.vhdl.axis_accelerator_adapter_v2_1_15.axis_accelerator_adapter_v2_1_15.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/axis_accelerator_adapter_v2_1_15/.cxl.vhdl.axis_accelerator_adapter_v2_1_15.axis_accelerator_adapter_v2_1_15.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work axis_accelerator_adapter_v2_1_15 -f /data11/home/marcuscw/Desktop/Lib/axis_accelerator_adapter_v2_1_15/.cxl.vhdl.axis_accelerator_adapter_v2_1_15.axis_accelerator_adapter_v2_1_15.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:axis_accelerator_adapter_v2_1_15)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap axis_accelerator_adapter_v2_1_15 /data11/home/marcuscw/Desktop/Lib/axis_accelerator_adapter_v2_1_15 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:33:43 on Mar 11,2020
vcom -64 -93 -work axis_accelerator_adapter_v2_1_15 -f /data11/home/marcuscw/Desktop/Lib/axis_accelerator_adapter_v2_1_15/.cxl.vhdl.axis_accelerator_adapter_v2_1_15.axis_accelerator_adapter_v2_1_15.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling package xd_adapter_pkg
-- Compiling package body xd_adapter_pkg
-- Loading package xd_adapter_pkg
-- Loading package xd_adapter_pkg
-- Compiling entity synchronizer_ff
-- Compiling architecture xilinx of synchronizer_ff
-- Compiling entity clk_x_pntrs
-- Compiling architecture xilinx of clk_x_pntrs
-- Loading entity synchronizer_ff
-- Compiling entity axis_acc_adapter_cdc_sync
-- Compiling architecture implementation of axis_acc_adapter_cdc_sync
-- Compiling entity symmetric_dp_bank_v6
-- Compiling architecture rtl of symmetric_dp_bank_v6
-- Compiling entity dp_bank_sdp_v6
-- Compiling architecture rtl of dp_bank_sdp_v6
-- Compiling entity asymmetric_dp_bank_v6
-- Compiling architecture rtl of asymmetric_dp_bank_v6
-- Loading entity asymmetric_dp_bank_v6
-- Loading entity symmetric_dp_bank_v6
-- Loading entity dp_bank_sdp_v6
-- Compiling entity arg_mem_bank_v6
-- Compiling architecture rtl of arg_mem_bank_v6
-- Loading entity arg_mem_bank_v6
-- Compiling entity arg_mem_bank
-- Compiling architecture rtl of arg_mem_bank
-- Compiling entity srl_fifo_32_wt
-- Compiling architecture rtl of srl_fifo_32_wt
-- Loading entity arg_mem_bank
-- Compiling entity oarg_columnized_mem_bank
-- Compiling architecture rtl of oarg_columnized_mem_bank
-- Compiling entity iarg_columnized_mem_bank
-- Compiling architecture rtl of iarg_columnized_mem_bank
-- Loading entity iarg_columnized_mem_bank
-- Compiling entity xd_s2m_memory_dc
-- Compiling architecture rtl of xd_s2m_memory_dc
-- Loading entity clk_x_pntrs
-- Compiling entity xd_s2m_converter
-- Compiling architecture rtl of xd_s2m_converter
-- Loading entity oarg_columnized_mem_bank
-- Loading entity srl_fifo_32_wt
-- Compiling entity xd_m2s_memory_dc
-- Compiling architecture rtl of xd_m2s_memory_dc
-- Compiling entity xd_m2s_converter
-- Compiling architecture rtl of xd_m2s_converter
-- Compiling entity s2s_async_fifo_wt
-- Compiling architecture rtl of s2s_async_fifo_wt
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(8619): (vcom-1191) Type conversion on actual associated with formal "prog_empty_thresh" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(8620): (vcom-1191) Type conversion on actual associated with formal "prog_empty_thresh_assert" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(8621): (vcom-1191) Type conversion on actual associated with formal "prog_empty_thresh_negate" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(8622): (vcom-1191) Type conversion on actual associated with formal "prog_full_thresh" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(8623): (vcom-1191) Type conversion on actual associated with formal "prog_full_thresh_assert" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(8624): (vcom-1191) Type conversion on actual associated with formal "prog_full_thresh_negate" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(8678): (vcom-1191) Type conversion on actual associated with formal "s_axi_awid" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(8679): (vcom-1191) Type conversion on actual associated with formal "s_axi_awaddr" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(8680): (vcom-1191) Type conversion on actual associated with formal "s_axi_awlen" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(8683): (vcom-1191) Type conversion on actual associated with formal "s_axi_awlock" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(8688): (vcom-1191) Type conversion on actual associated with formal "s_axi_awuser" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(8691): (vcom-1191) Type conversion on actual associated with formal "s_axi_wid" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(8692): (vcom-1191) Type conversion on actual associated with formal "s_axi_wdata" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(8693): (vcom-1191) Type conversion on actual associated with formal "s_axi_wstrb" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(8695): (vcom-1191) Type conversion on actual associated with formal "s_axi_wuser" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(8673): (vcom-1191) Type conversion on actual associated with formal "m_axi_bid" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(8675): (vcom-1191) Type conversion on actual associated with formal "m_axi_buser" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(8725): (vcom-1191) Type conversion on actual associated with formal "s_axi_arid" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(8726): (vcom-1191) Type conversion on actual associated with formal "s_axi_araddr" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(8727): (vcom-1191) Type conversion on actual associated with formal "s_axi_arlen" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(8730): (vcom-1191) Type conversion on actual associated with formal "s_axi_arlock" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(8735): (vcom-1191) Type conversion on actual associated with formal "s_axi_aruser" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(8717): (vcom-1191) Type conversion on actual associated with formal "m_axi_rid" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(8718): (vcom-1191) Type conversion on actual associated with formal "m_axi_rdata" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(8721): (vcom-1191) Type conversion on actual associated with formal "m_axi_ruser" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(8755): (vcom-1191) Type conversion on actual associated with formal "s_axis_tdata" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(8756): (vcom-1191) Type conversion on actual associated with formal "s_axis_tstrb" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(8757): (vcom-1191) Type conversion on actual associated with formal "s_axis_tkeep" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(8759): (vcom-1191) Type conversion on actual associated with formal "s_axis_tid" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(8760): (vcom-1191) Type conversion on actual associated with formal "s_axis_tdest" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(8761): (vcom-1191) Type conversion on actual associated with formal "s_axis_tuser" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(8764): (vcom-1191) Type conversion on actual associated with formal "axi_aw_prog_full_thresh" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(8765): (vcom-1191) Type conversion on actual associated with formal "axi_aw_prog_empty_thresh" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(8777): (vcom-1191) Type conversion on actual associated with formal "axi_w_prog_full_thresh" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(8778): (vcom-1191) Type conversion on actual associated with formal "axi_w_prog_empty_thresh" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(8791): (vcom-1191) Type conversion on actual associated with formal "axi_b_prog_full_thresh" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(8792): (vcom-1191) Type conversion on actual associated with formal "axi_b_prog_empty_thresh" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(8804): (vcom-1191) Type conversion on actual associated with formal "axi_ar_prog_full_thresh" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(8805): (vcom-1191) Type conversion on actual associated with formal "axi_ar_prog_empty_thresh" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(8817): (vcom-1191) Type conversion on actual associated with formal "axi_r_prog_full_thresh" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(8818): (vcom-1191) Type conversion on actual associated with formal "axi_r_prog_empty_thresh" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(8830): (vcom-1191) Type conversion on actual associated with formal "axis_prog_full_thresh" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(8831): (vcom-1191) Type conversion on actual associated with formal "axis_prog_empty_thresh" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(9063): (vcom-1191) Type conversion on actual associated with formal "prog_empty_thresh" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(9064): (vcom-1191) Type conversion on actual associated with formal "prog_empty_thresh_assert" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(9065): (vcom-1191) Type conversion on actual associated with formal "prog_empty_thresh_negate" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(9066): (vcom-1191) Type conversion on actual associated with formal "prog_full_thresh" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(9067): (vcom-1191) Type conversion on actual associated with formal "prog_full_thresh_assert" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(9068): (vcom-1191) Type conversion on actual associated with formal "prog_full_thresh_negate" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(9122): (vcom-1191) Type conversion on actual associated with formal "s_axi_awid" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(9123): (vcom-1191) Type conversion on actual associated with formal "s_axi_awaddr" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(9124): (vcom-1191) Type conversion on actual associated with formal "s_axi_awlen" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(9127): (vcom-1191) Type conversion on actual associated with formal "s_axi_awlock" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(9132): (vcom-1191) Type conversion on actual associated with formal "s_axi_awuser" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(9135): (vcom-1191) Type conversion on actual associated with formal "s_axi_wid" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(9136): (vcom-1191) Type conversion on actual associated with formal "s_axi_wdata" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(9137): (vcom-1191) Type conversion on actual associated with formal "s_axi_wstrb" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(9139): (vcom-1191) Type conversion on actual associated with formal "s_axi_wuser" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(9117): (vcom-1191) Type conversion on actual associated with formal "m_axi_bid" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(9119): (vcom-1191) Type conversion on actual associated with formal "m_axi_buser" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(9169): (vcom-1191) Type conversion on actual associated with formal "s_axi_arid" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(9170): (vcom-1191) Type conversion on actual associated with formal "s_axi_araddr" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(9171): (vcom-1191) Type conversion on actual associated with formal "s_axi_arlen" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(9174): (vcom-1191) Type conversion on actual associated with formal "s_axi_arlock" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(9179): (vcom-1191) Type conversion on actual associated with formal "s_axi_aruser" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(9161): (vcom-1191) Type conversion on actual associated with formal "m_axi_rid" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(9162): (vcom-1191) Type conversion on actual associated with formal "m_axi_rdata" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(9165): (vcom-1191) Type conversion on actual associated with formal "m_axi_ruser" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(9199): (vcom-1191) Type conversion on actual associated with formal "s_axis_tdata" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(9200): (vcom-1191) Type conversion on actual associated with formal "s_axis_tstrb" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(9201): (vcom-1191) Type conversion on actual associated with formal "s_axis_tkeep" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(9203): (vcom-1191) Type conversion on actual associated with formal "s_axis_tid" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(9204): (vcom-1191) Type conversion on actual associated with formal "s_axis_tdest" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(9205): (vcom-1191) Type conversion on actual associated with formal "s_axis_tuser" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(9208): (vcom-1191) Type conversion on actual associated with formal "axi_aw_prog_full_thresh" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(9209): (vcom-1191) Type conversion on actual associated with formal "axi_aw_prog_empty_thresh" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(9221): (vcom-1191) Type conversion on actual associated with formal "axi_w_prog_full_thresh" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(9222): (vcom-1191) Type conversion on actual associated with formal "axi_w_prog_empty_thresh" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(9235): (vcom-1191) Type conversion on actual associated with formal "axi_b_prog_full_thresh" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(9236): (vcom-1191) Type conversion on actual associated with formal "axi_b_prog_empty_thresh" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(9248): (vcom-1191) Type conversion on actual associated with formal "axi_ar_prog_full_thresh" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(9249): (vcom-1191) Type conversion on actual associated with formal "axi_ar_prog_empty_thresh" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(9261): (vcom-1191) Type conversion on actual associated with formal "axi_r_prog_full_thresh" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(9262): (vcom-1191) Type conversion on actual associated with formal "axi_r_prog_empty_thresh" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(9274): (vcom-1191) Type conversion on actual associated with formal "axis_prog_full_thresh" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(9275): (vcom-1191) Type conversion on actual associated with formal "axis_prog_empty_thresh" must be a constrained array subtype.
-- Loading entity xd_s2m_converter
-- Loading entity xd_s2m_memory_dc
-- Compiling entity xd_s2m_adapter
-- Compiling architecture rtl of xd_s2m_adapter
-- Compiling entity xd_output_scalars_fifo
-- Compiling architecture rtl of xd_output_scalars_fifo
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(11020): (vcom-1191) Type conversion on actual associated with formal "prog_empty_thresh" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(11021): (vcom-1191) Type conversion on actual associated with formal "prog_empty_thresh_assert" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(11022): (vcom-1191) Type conversion on actual associated with formal "prog_empty_thresh_negate" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(11023): (vcom-1191) Type conversion on actual associated with formal "prog_full_thresh" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(11024): (vcom-1191) Type conversion on actual associated with formal "prog_full_thresh_assert" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(11025): (vcom-1191) Type conversion on actual associated with formal "prog_full_thresh_negate" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(11079): (vcom-1191) Type conversion on actual associated with formal "s_axi_awid" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(11080): (vcom-1191) Type conversion on actual associated with formal "s_axi_awaddr" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(11081): (vcom-1191) Type conversion on actual associated with formal "s_axi_awlen" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(11084): (vcom-1191) Type conversion on actual associated with formal "s_axi_awlock" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(11089): (vcom-1191) Type conversion on actual associated with formal "s_axi_awuser" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(11092): (vcom-1191) Type conversion on actual associated with formal "s_axi_wid" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(11093): (vcom-1191) Type conversion on actual associated with formal "s_axi_wdata" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(11094): (vcom-1191) Type conversion on actual associated with formal "s_axi_wstrb" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(11096): (vcom-1191) Type conversion on actual associated with formal "s_axi_wuser" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(11074): (vcom-1191) Type conversion on actual associated with formal "m_axi_bid" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(11076): (vcom-1191) Type conversion on actual associated with formal "m_axi_buser" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(11126): (vcom-1191) Type conversion on actual associated with formal "s_axi_arid" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(11127): (vcom-1191) Type conversion on actual associated with formal "s_axi_araddr" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(11128): (vcom-1191) Type conversion on actual associated with formal "s_axi_arlen" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(11131): (vcom-1191) Type conversion on actual associated with formal "s_axi_arlock" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(11136): (vcom-1191) Type conversion on actual associated with formal "s_axi_aruser" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(11118): (vcom-1191) Type conversion on actual associated with formal "m_axi_rid" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(11119): (vcom-1191) Type conversion on actual associated with formal "m_axi_rdata" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(11122): (vcom-1191) Type conversion on actual associated with formal "m_axi_ruser" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(11156): (vcom-1191) Type conversion on actual associated with formal "s_axis_tdata" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(11157): (vcom-1191) Type conversion on actual associated with formal "s_axis_tstrb" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(11158): (vcom-1191) Type conversion on actual associated with formal "s_axis_tkeep" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(11160): (vcom-1191) Type conversion on actual associated with formal "s_axis_tid" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(11161): (vcom-1191) Type conversion on actual associated with formal "s_axis_tdest" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(11162): (vcom-1191) Type conversion on actual associated with formal "s_axis_tuser" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(11165): (vcom-1191) Type conversion on actual associated with formal "axi_aw_prog_full_thresh" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(11166): (vcom-1191) Type conversion on actual associated with formal "axi_aw_prog_empty_thresh" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(11178): (vcom-1191) Type conversion on actual associated with formal "axi_w_prog_full_thresh" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(11179): (vcom-1191) Type conversion on actual associated with formal "axi_w_prog_empty_thresh" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(11192): (vcom-1191) Type conversion on actual associated with formal "axi_b_prog_full_thresh" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(11193): (vcom-1191) Type conversion on actual associated with formal "axi_b_prog_empty_thresh" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(11205): (vcom-1191) Type conversion on actual associated with formal "axi_ar_prog_full_thresh" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(11206): (vcom-1191) Type conversion on actual associated with formal "axi_ar_prog_empty_thresh" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(11218): (vcom-1191) Type conversion on actual associated with formal "axi_r_prog_full_thresh" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(11219): (vcom-1191) Type conversion on actual associated with formal "axi_r_prog_empty_thresh" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(11231): (vcom-1191) Type conversion on actual associated with formal "axis_prog_full_thresh" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(11232): (vcom-1191) Type conversion on actual associated with formal "axis_prog_empty_thresh" must be a constrained array subtype.
-- Loading entity s2s_async_fifo_wt
-- Compiling entity xd_oarg_s2s_adapter
-- Compiling architecture rtl of xd_oarg_s2s_adapter
-- Loading entity xd_m2s_converter
-- Loading entity xd_m2s_memory_dc
-- Compiling entity xd_m2s_adapter
-- Compiling architecture rtl of xd_m2s_adapter
-- Compiling entity xd_input_scalars_fifo
-- Compiling architecture rtl of xd_input_scalars_fifo
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(14487): (vcom-1191) Type conversion on actual associated with formal "prog_empty_thresh" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(14488): (vcom-1191) Type conversion on actual associated with formal "prog_empty_thresh_assert" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(14489): (vcom-1191) Type conversion on actual associated with formal "prog_empty_thresh_negate" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(14490): (vcom-1191) Type conversion on actual associated with formal "prog_full_thresh" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(14491): (vcom-1191) Type conversion on actual associated with formal "prog_full_thresh_assert" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(14492): (vcom-1191) Type conversion on actual associated with formal "prog_full_thresh_negate" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(14546): (vcom-1191) Type conversion on actual associated with formal "s_axi_awid" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(14547): (vcom-1191) Type conversion on actual associated with formal "s_axi_awaddr" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(14548): (vcom-1191) Type conversion on actual associated with formal "s_axi_awlen" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(14551): (vcom-1191) Type conversion on actual associated with formal "s_axi_awlock" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(14556): (vcom-1191) Type conversion on actual associated with formal "s_axi_awuser" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(14559): (vcom-1191) Type conversion on actual associated with formal "s_axi_wid" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(14560): (vcom-1191) Type conversion on actual associated with formal "s_axi_wdata" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(14561): (vcom-1191) Type conversion on actual associated with formal "s_axi_wstrb" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(14563): (vcom-1191) Type conversion on actual associated with formal "s_axi_wuser" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(14541): (vcom-1191) Type conversion on actual associated with formal "m_axi_bid" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(14543): (vcom-1191) Type conversion on actual associated with formal "m_axi_buser" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(14593): (vcom-1191) Type conversion on actual associated with formal "s_axi_arid" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(14594): (vcom-1191) Type conversion on actual associated with formal "s_axi_araddr" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(14595): (vcom-1191) Type conversion on actual associated with formal "s_axi_arlen" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(14598): (vcom-1191) Type conversion on actual associated with formal "s_axi_arlock" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(14603): (vcom-1191) Type conversion on actual associated with formal "s_axi_aruser" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(14585): (vcom-1191) Type conversion on actual associated with formal "m_axi_rid" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(14586): (vcom-1191) Type conversion on actual associated with formal "m_axi_rdata" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(14589): (vcom-1191) Type conversion on actual associated with formal "m_axi_ruser" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(14623): (vcom-1191) Type conversion on actual associated with formal "s_axis_tdata" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(14624): (vcom-1191) Type conversion on actual associated with formal "s_axis_tstrb" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(14625): (vcom-1191) Type conversion on actual associated with formal "s_axis_tkeep" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(14627): (vcom-1191) Type conversion on actual associated with formal "s_axis_tid" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(14628): (vcom-1191) Type conversion on actual associated with formal "s_axis_tdest" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(14629): (vcom-1191) Type conversion on actual associated with formal "s_axis_tuser" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(14632): (vcom-1191) Type conversion on actual associated with formal "axi_aw_prog_full_thresh" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(14633): (vcom-1191) Type conversion on actual associated with formal "axi_aw_prog_empty_thresh" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(14645): (vcom-1191) Type conversion on actual associated with formal "axi_w_prog_full_thresh" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(14646): (vcom-1191) Type conversion on actual associated with formal "axi_w_prog_empty_thresh" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(14659): (vcom-1191) Type conversion on actual associated with formal "axi_b_prog_full_thresh" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(14660): (vcom-1191) Type conversion on actual associated with formal "axi_b_prog_empty_thresh" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(14672): (vcom-1191) Type conversion on actual associated with formal "axi_ar_prog_full_thresh" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(14673): (vcom-1191) Type conversion on actual associated with formal "axi_ar_prog_empty_thresh" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(14685): (vcom-1191) Type conversion on actual associated with formal "axi_r_prog_full_thresh" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(14686): (vcom-1191) Type conversion on actual associated with formal "axi_r_prog_empty_thresh" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(14698): (vcom-1191) Type conversion on actual associated with formal "axis_prog_full_thresh" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(14699): (vcom-1191) Type conversion on actual associated with formal "axis_prog_empty_thresh" must be a constrained array subtype.
-- Compiling entity xd_iarg_s2s_adapter
-- Compiling architecture rtl of xd_iarg_s2s_adapter
-- Compiling entity sync_ap_status
-- Compiling architecture rtl of sync_ap_status
-- Compiling entity async_fifo_dist_wt
-- Compiling architecture rtl of async_fifo_dist_wt
-- Compiling entity async_fifo_dist_inst
-- Compiling architecture rtl of async_fifo_dist_inst
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(16419): (vcom-1191) Type conversion on actual associated with formal "prog_empty_thresh" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(16420): (vcom-1191) Type conversion on actual associated with formal "prog_empty_thresh_assert" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(16421): (vcom-1191) Type conversion on actual associated with formal "prog_empty_thresh_negate" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(16422): (vcom-1191) Type conversion on actual associated with formal "prog_full_thresh" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(16423): (vcom-1191) Type conversion on actual associated with formal "prog_full_thresh_assert" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(16424): (vcom-1191) Type conversion on actual associated with formal "prog_full_thresh_negate" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(16478): (vcom-1191) Type conversion on actual associated with formal "s_axi_awid" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(16479): (vcom-1191) Type conversion on actual associated with formal "s_axi_awaddr" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(16480): (vcom-1191) Type conversion on actual associated with formal "s_axi_awlen" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(16483): (vcom-1191) Type conversion on actual associated with formal "s_axi_awlock" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(16488): (vcom-1191) Type conversion on actual associated with formal "s_axi_awuser" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(16491): (vcom-1191) Type conversion on actual associated with formal "s_axi_wid" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(16492): (vcom-1191) Type conversion on actual associated with formal "s_axi_wdata" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(16493): (vcom-1191) Type conversion on actual associated with formal "s_axi_wstrb" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(16495): (vcom-1191) Type conversion on actual associated with formal "s_axi_wuser" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(16473): (vcom-1191) Type conversion on actual associated with formal "m_axi_bid" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(16475): (vcom-1191) Type conversion on actual associated with formal "m_axi_buser" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(16525): (vcom-1191) Type conversion on actual associated with formal "s_axi_arid" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(16526): (vcom-1191) Type conversion on actual associated with formal "s_axi_araddr" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(16527): (vcom-1191) Type conversion on actual associated with formal "s_axi_arlen" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(16530): (vcom-1191) Type conversion on actual associated with formal "s_axi_arlock" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(16535): (vcom-1191) Type conversion on actual associated with formal "s_axi_aruser" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(16517): (vcom-1191) Type conversion on actual associated with formal "m_axi_rid" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(16518): (vcom-1191) Type conversion on actual associated with formal "m_axi_rdata" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(16521): (vcom-1191) Type conversion on actual associated with formal "m_axi_ruser" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(16555): (vcom-1191) Type conversion on actual associated with formal "s_axis_tdata" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(16556): (vcom-1191) Type conversion on actual associated with formal "s_axis_tstrb" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(16557): (vcom-1191) Type conversion on actual associated with formal "s_axis_tkeep" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(16559): (vcom-1191) Type conversion on actual associated with formal "s_axis_tid" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(16560): (vcom-1191) Type conversion on actual associated with formal "s_axis_tdest" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(16561): (vcom-1191) Type conversion on actual associated with formal "s_axis_tuser" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(16564): (vcom-1191) Type conversion on actual associated with formal "axi_aw_prog_full_thresh" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(16565): (vcom-1191) Type conversion on actual associated with formal "axi_aw_prog_empty_thresh" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(16577): (vcom-1191) Type conversion on actual associated with formal "axi_w_prog_full_thresh" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(16578): (vcom-1191) Type conversion on actual associated with formal "axi_w_prog_empty_thresh" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(16591): (vcom-1191) Type conversion on actual associated with formal "axi_b_prog_full_thresh" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(16592): (vcom-1191) Type conversion on actual associated with formal "axi_b_prog_empty_thresh" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(16604): (vcom-1191) Type conversion on actual associated with formal "axi_ar_prog_full_thresh" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(16605): (vcom-1191) Type conversion on actual associated with formal "axi_ar_prog_empty_thresh" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(16617): (vcom-1191) Type conversion on actual associated with formal "axi_r_prog_full_thresh" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(16618): (vcom-1191) Type conversion on actual associated with formal "axi_r_prog_empty_thresh" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(16630): (vcom-1191) Type conversion on actual associated with formal "axis_prog_full_thresh" must be a constrained array subtype.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(16631): (vcom-1191) Type conversion on actual associated with formal "axis_prog_empty_thresh" must be a constrained array subtype.
-- Loading entity async_fifo_dist_wt
-- Loading entity sync_ap_status
-- Loading entity axis_acc_adapter_cdc_sync
-- Compiling entity xd_sync_module
-- Compiling architecture rtl of xd_sync_module
-- Loading entity async_fifo_dist_inst
-- Loading entity xd_output_scalars_fifo
-- Compiling entity xd_output_scalars_module
-- Compiling architecture rtl of xd_output_scalars_module
-- Loading entity xd_m2s_adapter
-- Loading entity xd_oarg_s2s_adapter
-- Compiling entity xd_output_args_module
-- Compiling architecture rtl of xd_output_args_module
-- Loading entity xd_input_scalars_fifo
-- Compiling entity xd_input_scalars_module
-- Compiling architecture rtl of xd_input_scalars_module
-- Loading entity xd_s2m_adapter
-- Loading entity xd_iarg_s2s_adapter
-- Compiling entity xd_input_args_module
-- Compiling architecture rtl of xd_input_args_module
-- Compiling entity axi_lite_adapter
-- Compiling architecture rtl of axi_lite_adapter
-- Loading entity axi_lite_adapter
-- Loading entity xd_input_args_module
-- Loading entity xd_output_args_module
-- Loading entity xd_sync_module
-- Loading entity xd_input_scalars_module
-- Loading entity xd_output_scalars_module
-- Compiling entity axis_accelerator_adapter_core
-- Compiling architecture rtl of axis_accelerator_adapter_core
-- Loading entity axis_accelerator_adapter_core
-- Compiling entity axis_accelerator_adapter
-- Compiling architecture rtl of axis_accelerator_adapter
End time: 15:33:44 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 215

END_COMPILATION_MESSAGES(questasim:vhdl:axis_accelerator_adapter_v2_1_15)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.axis_accelerator_adapter_v2_1_15.axis_accelerator_adapter_v2_1_15.lin64.log'...
    > Generating report file '.cxl.vhdl.axis_accelerator_adapter_v2_1_15.axis_accelerator_adapter_v2_1_15.lin64.rpt'...

compile_simlib: 0 error(s), 215 warning(s), 79.64 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/dft_v4_1_1'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/dft_v4_1_1'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap dft_v4_1_1 /data11/home/marcuscw/Desktop/Lib/dft_v4_1_1'...
      output file: '/data11/home/marcuscw/Desktop/Lib/dft_v4_1_1/.cxl.vhdl.dft_v4_1_1.dft_v4_1_1.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap dft_v4_1_1 /data11/home/marcuscw/Desktop/Lib/dft_v4_1_1'
      return code: '0'

Compiling vhdl library 'dft_v4_1_1'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work dft_v4_1_1 -f /data11/home/marcuscw/Desktop/Lib/dft_v4_1_1/.cxl.vhdl.dft_v4_1_1.dft_v4_1_1.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/dft_v4_1_1/.cxl.vhdl.dft_v4_1_1.dft_v4_1_1.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work dft_v4_1_1 -f /data11/home/marcuscw/Desktop/Lib/dft_v4_1_1/.cxl.vhdl.dft_v4_1_1.dft_v4_1_1.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:dft_v4_1_1)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap dft_v4_1_1 /data11/home/marcuscw/Desktop/Lib/dft_v4_1_1 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:33:45 on Mar 11,2020
vcom -64 -93 -work dft_v4_1_1 -f /data11/home/marcuscw/Desktop/Lib/dft_v4_1_1/.cxl.vhdl.dft_v4_1_1.dft_v4_1_1.lin64.cmf 
-- Loading package STANDARD
End time: 15:33:46 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:dft_v4_1_1)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.dft_v4_1_1.dft_v4_1_1.lin64.log'...
    > Generating report file '.cxl.vhdl.dft_v4_1_1.dft_v4_1_1.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 79.86 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/axi_gpio_v2_0_21'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/axi_gpio_v2_0_21'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap axi_gpio_v2_0_21 /data11/home/marcuscw/Desktop/Lib/axi_gpio_v2_0_21'...
      output file: '/data11/home/marcuscw/Desktop/Lib/axi_gpio_v2_0_21/.cxl.vhdl.axi_gpio_v2_0_21.axi_gpio_v2_0_21.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap axi_gpio_v2_0_21 /data11/home/marcuscw/Desktop/Lib/axi_gpio_v2_0_21'
      return code: '0'

Compiling vhdl library 'axi_gpio_v2_0_21'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work axi_gpio_v2_0_21 -f /data11/home/marcuscw/Desktop/Lib/axi_gpio_v2_0_21/.cxl.vhdl.axi_gpio_v2_0_21.axi_gpio_v2_0_21.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/axi_gpio_v2_0_21/.cxl.vhdl.axi_gpio_v2_0_21.axi_gpio_v2_0_21.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work axi_gpio_v2_0_21 -f /data11/home/marcuscw/Desktop/Lib/axi_gpio_v2_0_21/.cxl.vhdl.axi_gpio_v2_0_21.axi_gpio_v2_0_21.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:axi_gpio_v2_0_21)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap axi_gpio_v2_0_21 /data11/home/marcuscw/Desktop/Lib/axi_gpio_v2_0_21 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:33:47 on Mar 11,2020
vcom -64 -93 -work axi_gpio_v2_0_21 -f /data11/home/marcuscw/Desktop/Lib/axi_gpio_v2_0_21/.cxl.vhdl.axi_gpio_v2_0_21.axi_gpio_v2_0_21.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity GPIO_Core
-- Compiling architecture IMP of GPIO_Core
-- Loading package NUMERIC_STD
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading entity cdc_sync
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package ipif_pkg
-- Compiling entity axi_gpio
-- Compiling architecture imp of axi_gpio
-- Loading entity axi_lite_ipif
-- Loading entity interrupt_control
-- Loading entity GPIO_Core
End time: 15:33:48 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:axi_gpio_v2_0_21)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.axi_gpio_v2_0_21.axi_gpio_v2_0_21.lin64.log'...
    > Generating report file '.cxl.vhdl.axi_gpio_v2_0_21.axi_gpio_v2_0_21.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 80.09 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/sync_ip'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/sync_ip'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap sync_ip /data11/home/marcuscw/Desktop/Lib/sync_ip'...
      output file: '/data11/home/marcuscw/Desktop/Lib/sync_ip/.cxl.verilog.sync_ip.sync_ip.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap sync_ip /data11/home/marcuscw/Desktop/Lib/sync_ip'
      return code: '0'

Compiling verilog library 'sync_ip'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work sync_ip -f /data11/home/marcuscw/Desktop/Lib/sync_ip/.cxl.verilog.sync_ip.sync_ip.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/sync_ip/.cxl.verilog.sync_ip.sync_ip.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work sync_ip -f /data11/home/marcuscw/Desktop/Lib/sync_ip/.cxl.verilog.sync_ip.sync_ip.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:sync_ip)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap sync_ip /data11/home/marcuscw/Desktop/Lib/sync_ip 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:33:48 on Mar 11,2020
vlog -64 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -work sync_ip -f /data11/home/marcuscw/Desktop/Lib/sync_ip/.cxl.verilog.sync_ip.sync_ip.lin64.cmf 
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sync_ip_v1_0/hdl/sync_ip_v1_0_rfs.v(64): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sync_ip_v1_0/hdl/sync_ip_v1_0_rfs.v(64): (vlog-2121) Illegal concatenation of an unsized constant. Will treat it as a 32-bit value.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sync_ip_v1_0/hdl/sync_ip_v1_0_rfs.v(64): (vlog-2121) Illegal concatenation of an unsized constant. Will treat it as a 32-bit value.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sync_ip_v1_0/hdl/sync_ip_v1_0_rfs.v(64): (vlog-2121) Illegal concatenation of an unsized constant. Will treat it as a 32-bit value.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sync_ip_v1_0/hdl/sync_ip_v1_0_rfs.v(64): (vlog-2121) Illegal concatenation of an unsized constant. Will treat it as a 32-bit value.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sync_ip_v1_0/hdl/sync_ip_v1_0_rfs.v(64): (vlog-2121) Illegal concatenation of an unsized constant. Will treat it as a 32-bit value.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/sync_ip_v1_0/hdl/sync_ip_v1_0_rfs.v(64): (vlog-2121) Illegal concatenation of an unsized constant. Will treat it as a 32-bit value.

Top level modules:
End time: 15:33:49 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 7

END_COMPILATION_MESSAGES(questasim:verilog:sync_ip)
==============================================================================

    > Searching for warnings in '.cxl.verilog.sync_ip.sync_ip.lin64.log'...
    > Generating report file '.cxl.verilog.sync_ip.sync_ip.lin64.rpt'...

compile_simlib: 0 error(s), 7 warning(s), 80.32 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/v_enhance_v8_0_15'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/v_enhance_v8_0_15'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap v_enhance_v8_0_15 /data11/home/marcuscw/Desktop/Lib/v_enhance_v8_0_15'...
      output file: '/data11/home/marcuscw/Desktop/Lib/v_enhance_v8_0_15/.cxl.vhdl.v_enhance_v8_0_15.v_enhance_v8_0_15.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap v_enhance_v8_0_15 /data11/home/marcuscw/Desktop/Lib/v_enhance_v8_0_15'
      return code: '0'

Compiling vhdl library 'v_enhance_v8_0_15'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work v_enhance_v8_0_15 -f /data11/home/marcuscw/Desktop/Lib/v_enhance_v8_0_15/.cxl.vhdl.v_enhance_v8_0_15.v_enhance_v8_0_15.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/v_enhance_v8_0_15/.cxl.vhdl.v_enhance_v8_0_15.v_enhance_v8_0_15.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work v_enhance_v8_0_15 -f /data11/home/marcuscw/Desktop/Lib/v_enhance_v8_0_15/.cxl.vhdl.v_enhance_v8_0_15.v_enhance_v8_0_15.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:v_enhance_v8_0_15)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap v_enhance_v8_0_15 /data11/home/marcuscw/Desktop/Lib/v_enhance_v8_0_15 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:33:49 on Mar 11,2020
vcom -64 -93 -work v_enhance_v8_0_15 -f /data11/home/marcuscw/Desktop/Lib/v_enhance_v8_0_15/.cxl.vhdl.v_enhance_v8_0_15.v_enhance_v8_0_15.lin64.cmf 
-- Loading package STANDARD
End time: 15:33:51 on Mar 11,2020, Elapsed time: 0:00:02
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:v_enhance_v8_0_15)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.v_enhance_v8_0_15.v_enhance_v8_0_15.lin64.log'...
    > Generating report file '.cxl.vhdl.v_enhance_v8_0_15.v_enhance_v8_0_15.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 80.54 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/axis_clock_converter_v1_1_20'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/axis_clock_converter_v1_1_20'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap axis_clock_converter_v1_1_20 /data11/home/marcuscw/Desktop/Lib/axis_clock_converter_v1_1_20'...
      output file: '/data11/home/marcuscw/Desktop/Lib/axis_clock_converter_v1_1_20/.cxl.verilog.axis_clock_converter_v1_1_20.axis_clock_converter_v1_1_20.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap axis_clock_converter_v1_1_20 /data11/home/marcuscw/Desktop/Lib/axis_clock_converter_v1_1_20'
      return code: '0'

Compiling verilog library 'axis_clock_converter_v1_1_20'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work axis_clock_converter_v1_1_20 -f /data11/home/marcuscw/Desktop/Lib/axis_clock_converter_v1_1_20/.cxl.verilog.axis_clock_converter_v1_1_20.axis_clock_converter_v1_1_20.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/axis_clock_converter_v1_1_20/.cxl.verilog.axis_clock_converter_v1_1_20.axis_clock_converter_v1_1_20.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work axis_clock_converter_v1_1_20 -f /data11/home/marcuscw/Desktop/Lib/axis_clock_converter_v1_1_20/.cxl.verilog.axis_clock_converter_v1_1_20.axis_clock_converter_v1_1_20.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:axis_clock_converter_v1_1_20)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap axis_clock_converter_v1_1_20 /data11/home/marcuscw/Desktop/Lib/axis_clock_converter_v1_1_20 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:33:51 on Mar 11,2020
vlog -64 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -work axis_clock_converter_v1_1_20 -f /data11/home/marcuscw/Desktop/Lib/axis_clock_converter_v1_1_20/.cxl.verilog.axis_clock_converter_v1_1_20.axis_clock_converter_v1_1_20.lin64.cmf 
-- Compiling module axis_clock_converter_v1_1_20_axisc_sync_clock_converter
-- Compiling module axis_clock_converter_v1_1_20_axisc_async_clock_converter
-- Compiling module axis_clock_converter_v1_1_20_axisc_sample_cycle_ratio
-- Compiling module axis_clock_converter_v1_1_20_axis_clock_converter

Top level modules:
	axis_clock_converter_v1_1_20_axis_clock_converter
End time: 15:33:52 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:axis_clock_converter_v1_1_20)
==============================================================================

    > Searching for warnings in '.cxl.verilog.axis_clock_converter_v1_1_20.axis_clock_converter_v1_1_20.lin64.log'...
    > Generating report file '.cxl.verilog.axis_clock_converter_v1_1_20.axis_clock_converter_v1_1_20.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 80.77 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/v_axi4s_vid_out_v4_0_10'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/v_axi4s_vid_out_v4_0_10'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap v_axi4s_vid_out_v4_0_10 /data11/home/marcuscw/Desktop/Lib/v_axi4s_vid_out_v4_0_10'...
      output file: '/data11/home/marcuscw/Desktop/Lib/v_axi4s_vid_out_v4_0_10/.cxl.verilog.v_axi4s_vid_out_v4_0_10.v_axi4s_vid_out_v4_0_10.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap v_axi4s_vid_out_v4_0_10 /data11/home/marcuscw/Desktop/Lib/v_axi4s_vid_out_v4_0_10'
      return code: '0'

Compiling verilog library 'v_axi4s_vid_out_v4_0_10'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work v_axi4s_vid_out_v4_0_10 -f /data11/home/marcuscw/Desktop/Lib/v_axi4s_vid_out_v4_0_10/.cxl.verilog.v_axi4s_vid_out_v4_0_10.v_axi4s_vid_out_v4_0_10.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/v_axi4s_vid_out_v4_0_10/.cxl.verilog.v_axi4s_vid_out_v4_0_10.v_axi4s_vid_out_v4_0_10.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work v_axi4s_vid_out_v4_0_10 -f /data11/home/marcuscw/Desktop/Lib/v_axi4s_vid_out_v4_0_10/.cxl.verilog.v_axi4s_vid_out_v4_0_10.v_axi4s_vid_out_v4_0_10.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:v_axi4s_vid_out_v4_0_10)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap v_axi4s_vid_out_v4_0_10 /data11/home/marcuscw/Desktop/Lib/v_axi4s_vid_out_v4_0_10 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:33:53 on Mar 11,2020
vlog -64 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -work v_axi4s_vid_out_v4_0_10 -f /data11/home/marcuscw/Desktop/Lib/v_axi4s_vid_out_v4_0_10/.cxl.verilog.v_axi4s_vid_out_v4_0_10.v_axi4s_vid_out_v4_0_10.lin64.cmf 
-- Compiling module v_axi4s_vid_out_v4_0_10_fifo_async
-- Compiling module v_axi4s_vid_out_v4_0_10_fifo_sync
-- Compiling module v_axi4s_vid_out_v4_0_10_cdc_single
-- Compiling module v_axi4s_vid_out_v4_0_10_coupler
-- Compiling module v_axi4s_vid_out_v4_0_10_sync
-- Compiling module v_axi4s_vid_out_v4_0_10_formatter
-- Compiling module v_axi4s_vid_out_v4_0_10_repeat
-- Compiling module v_axi4s_vid_out_v4_0_10_remap
-- Compiling module v_axi4s_vid_out_v4_0_10

Top level modules:
	v_axi4s_vid_out_v4_0_10
End time: 15:33:54 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:v_axi4s_vid_out_v4_0_10)
==============================================================================

    > Searching for warnings in '.cxl.verilog.v_axi4s_vid_out_v4_0_10.v_axi4s_vid_out_v4_0_10.lin64.log'...
    > Generating report file '.cxl.verilog.v_axi4s_vid_out_v4_0_10.v_axi4s_vid_out_v4_0_10.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 81.00 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/axi4svideo_bridge_v1_0_10'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/axi4svideo_bridge_v1_0_10'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap axi4svideo_bridge_v1_0_10 /data11/home/marcuscw/Desktop/Lib/axi4svideo_bridge_v1_0_10'...
      output file: '/data11/home/marcuscw/Desktop/Lib/axi4svideo_bridge_v1_0_10/.cxl.verilog.axi4svideo_bridge_v1_0_10.axi4svideo_bridge_v1_0_10.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap axi4svideo_bridge_v1_0_10 /data11/home/marcuscw/Desktop/Lib/axi4svideo_bridge_v1_0_10'
      return code: '0'

Compiling verilog library 'axi4svideo_bridge_v1_0_10'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work axi4svideo_bridge_v1_0_10 -f /data11/home/marcuscw/Desktop/Lib/axi4svideo_bridge_v1_0_10/.cxl.verilog.axi4svideo_bridge_v1_0_10.axi4svideo_bridge_v1_0_10.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/axi4svideo_bridge_v1_0_10/.cxl.verilog.axi4svideo_bridge_v1_0_10.axi4svideo_bridge_v1_0_10.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work axi4svideo_bridge_v1_0_10 -f /data11/home/marcuscw/Desktop/Lib/axi4svideo_bridge_v1_0_10/.cxl.verilog.axi4svideo_bridge_v1_0_10.axi4svideo_bridge_v1_0_10.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:axi4svideo_bridge_v1_0_10)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap axi4svideo_bridge_v1_0_10 /data11/home/marcuscw/Desktop/Lib/axi4svideo_bridge_v1_0_10 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:33:54 on Mar 11,2020
vlog -64 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -work axi4svideo_bridge_v1_0_10 -f /data11/home/marcuscw/Desktop/Lib/axi4svideo_bridge_v1_0_10/.cxl.verilog.axi4svideo_bridge_v1_0_10.axi4svideo_bridge_v1_0_10.lin64.cmf 
-- Compiling module axi4svideo_bridge_v1_0_10_sync_cell
-- Compiling module axi4svideo_bridge_v1_0_10

Top level modules:
	axi4svideo_bridge_v1_0_10
End time: 15:33:55 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:axi4svideo_bridge_v1_0_10)
==============================================================================

    > Searching for warnings in '.cxl.verilog.axi4svideo_bridge_v1_0_10.axi4svideo_bridge_v1_0_10.lin64.log'...
    > Generating report file '.cxl.verilog.axi4svideo_bridge_v1_0_10.axi4svideo_bridge_v1_0_10.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 81.22 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/floating_point_v7_1_8'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/floating_point_v7_1_8'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap floating_point_v7_1_8 /data11/home/marcuscw/Desktop/Lib/floating_point_v7_1_8'...
      output file: '/data11/home/marcuscw/Desktop/Lib/floating_point_v7_1_8/.cxl.vhdl.floating_point_v7_1_8.floating_point_v7_1_8.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap floating_point_v7_1_8 /data11/home/marcuscw/Desktop/Lib/floating_point_v7_1_8'
      return code: '0'

Compiling vhdl library 'floating_point_v7_1_8'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work floating_point_v7_1_8 -f /data11/home/marcuscw/Desktop/Lib/floating_point_v7_1_8/.cxl.vhdl.floating_point_v7_1_8.floating_point_v7_1_8.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/floating_point_v7_1_8/.cxl.vhdl.floating_point_v7_1_8.floating_point_v7_1_8.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work floating_point_v7_1_8 -f /data11/home/marcuscw/Desktop/Lib/floating_point_v7_1_8/.cxl.vhdl.floating_point_v7_1_8.floating_point_v7_1_8.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:floating_point_v7_1_8)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap floating_point_v7_1_8 /data11/home/marcuscw/Desktop/Lib/floating_point_v7_1_8 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:33:55 on Mar 11,2020
vcom -64 -93 -work floating_point_v7_1_8 -f /data11/home/marcuscw/Desktop/Lib/floating_point_v7_1_8/.cxl.vhdl.floating_point_v7_1_8.floating_point_v7_1_8.lin64.cmf 
-- Loading package STANDARD
End time: 15:33:58 on Mar 11,2020, Elapsed time: 0:00:03
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:floating_point_v7_1_8)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.floating_point_v7_1_8.floating_point_v7_1_8.lin64.log'...
    > Generating report file '.cxl.vhdl.floating_point_v7_1_8.floating_point_v7_1_8.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 81.45 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/axi_uart16550_v2_0_21'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/axi_uart16550_v2_0_21'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap axi_uart16550_v2_0_21 /data11/home/marcuscw/Desktop/Lib/axi_uart16550_v2_0_21'...
      output file: '/data11/home/marcuscw/Desktop/Lib/axi_uart16550_v2_0_21/.cxl.vhdl.axi_uart16550_v2_0_21.axi_uart16550_v2_0_21.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap axi_uart16550_v2_0_21 /data11/home/marcuscw/Desktop/Lib/axi_uart16550_v2_0_21'
      return code: '0'

Compiling vhdl library 'axi_uart16550_v2_0_21'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work axi_uart16550_v2_0_21 -f /data11/home/marcuscw/Desktop/Lib/axi_uart16550_v2_0_21/.cxl.vhdl.axi_uart16550_v2_0_21.axi_uart16550_v2_0_21.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/axi_uart16550_v2_0_21/.cxl.vhdl.axi_uart16550_v2_0_21.axi_uart16550_v2_0_21.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work axi_uart16550_v2_0_21 -f /data11/home/marcuscw/Desktop/Lib/axi_uart16550_v2_0_21/.cxl.vhdl.axi_uart16550_v2_0_21.axi_uart16550_v2_0_21.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:axi_uart16550_v2_0_21)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap axi_uart16550_v2_0_21 /data11/home/marcuscw/Desktop/Lib/axi_uart16550_v2_0_21 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:33:58 on Mar 11,2020
vcom -64 -93 -work axi_uart16550_v2_0_21 -f /data11/home/marcuscw/Desktop/Lib/axi_uart16550_v2_0_21/.cxl.vhdl.axi_uart16550_v2_0_21.axi_uart16550_v2_0_21.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity rx_fifo_control
-- Compiling architecture implementation of rx_fifo_control
-- Compiling entity xuart_tx_load_sm
-- Compiling architecture implementation of xuart_tx_load_sm
-- Loading package NUMERIC_STD
-- Loading package lib_pkg
-- Loading entity srl_fifo_rbu_f
-- Compiling entity tx_fifo_block
-- Compiling architecture implementation of tx_fifo_block
-- Compiling entity tx16550
-- Compiling architecture implementation of tx16550
-- Compiling entity rx_fifo_block
-- Compiling architecture implementation of rx_fifo_block
-- Loading entity rx_fifo_control
-- Compiling entity rx16550
-- Compiling architecture implementation of rx16550
-- Loading entity xuart_tx_load_sm
-- Loading entity rx16550
-- Loading entity tx16550
-- Loading entity tx_fifo_block
-- Loading entity rx_fifo_block
-- Compiling entity uart16550
-- Compiling architecture implementation of uart16550
-- Compiling entity ipic_if
-- Compiling architecture imp of ipic_if
-- Loading entity uart16550
-- Loading entity ipic_if
-- Compiling entity xuart
-- Compiling architecture imp of xuart
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading entity cdc_sync
-- Loading entity xuart
-- Loading package ipif_pkg
-- Loading entity axi_lite_ipif
-- Compiling entity axi_uart16550
-- Compiling architecture rtl of axi_uart16550
End time: 15:33:59 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:axi_uart16550_v2_0_21)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.axi_uart16550_v2_0_21.axi_uart16550_v2_0_21.lin64.log'...
    > Generating report file '.cxl.vhdl.axi_uart16550_v2_0_21.axi_uart16550_v2_0_21.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 81.67 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/axi_master_burst_v2_0_7'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/axi_master_burst_v2_0_7'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap axi_master_burst_v2_0_7 /data11/home/marcuscw/Desktop/Lib/axi_master_burst_v2_0_7'...
      output file: '/data11/home/marcuscw/Desktop/Lib/axi_master_burst_v2_0_7/.cxl.vhdl.axi_master_burst_v2_0_7.axi_master_burst_v2_0_7.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap axi_master_burst_v2_0_7 /data11/home/marcuscw/Desktop/Lib/axi_master_burst_v2_0_7'
      return code: '0'

Compiling vhdl library 'axi_master_burst_v2_0_7'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work axi_master_burst_v2_0_7 -f /data11/home/marcuscw/Desktop/Lib/axi_master_burst_v2_0_7/.cxl.vhdl.axi_master_burst_v2_0_7.axi_master_burst_v2_0_7.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/axi_master_burst_v2_0_7/.cxl.vhdl.axi_master_burst_v2_0_7.axi_master_burst_v2_0_7.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work axi_master_burst_v2_0_7 -f /data11/home/marcuscw/Desktop/Lib/axi_master_burst_v2_0_7/.cxl.vhdl.axi_master_burst_v2_0_7.axi_master_burst_v2_0_7.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:axi_master_burst_v2_0_7)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap axi_master_burst_v2_0_7 /data11/home/marcuscw/Desktop/Lib/axi_master_burst_v2_0_7 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:34:00 on Mar 11,2020
vcom -64 -93 -work axi_master_burst_v2_0_7 -f /data11/home/marcuscw/Desktop/Lib/axi_master_burst_v2_0_7/.cxl.vhdl.axi_master_burst_v2_0_7.axi_master_burst_v2_0_7.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity axi_master_burst_wr_demux
-- Compiling architecture implementation of axi_master_burst_wr_demux
-- Compiling entity axi_master_burst_strb_gen
-- Compiling architecture implementation of axi_master_burst_strb_gen
-- Compiling entity axi_master_burst_rdmux
-- Compiling architecture implementation of axi_master_burst_rdmux
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package lib_pkg
-- Loading entity srl_fifo_f
-- Compiling entity axi_master_burst_fifo
-- Compiling architecture imp of axi_master_burst_fifo
-- Loading entity axi_master_burst_fifo
-- Compiling entity axi_master_burst_wr_status_cntl
-- Compiling architecture implementation of axi_master_burst_wr_status_cntl
-- Loading entity axi_master_burst_strb_gen
-- Compiling entity axi_master_burst_wrdata_cntl
-- Compiling architecture implementation of axi_master_burst_wrdata_cntl
-- Compiling entity axi_master_burst_stbs_set
-- Compiling architecture implementation of axi_master_burst_stbs_set
-- Compiling entity axi_master_burst_skid_buf
-- Compiling architecture implementation of axi_master_burst_skid_buf
-- Loading entity axi_master_burst_wr_demux
-- Compiling entity axi_master_burst_skid2mm_buf
-- Compiling architecture implementation of axi_master_burst_skid2mm_buf
-- Compiling entity axi_master_burst_rd_status_cntl
-- Compiling architecture implementation of axi_master_burst_rd_status_cntl
-- Loading entity axi_master_burst_rdmux
-- Compiling entity axi_master_burst_rddata_cntl
-- Compiling architecture implementation of axi_master_burst_rddata_cntl
-- Compiling entity axi_master_burst_pcc
-- Compiling architecture implementation of axi_master_burst_pcc
-- Compiling entity axi_master_burst_first_stb_offset
-- Compiling architecture implementation of axi_master_burst_first_stb_offset
-- Compiling entity axi_master_burst_addr_cntl
-- Compiling architecture implementation of axi_master_burst_addr_cntl
-- Compiling entity axi_master_burst_wr_llink
-- Compiling architecture implementation of axi_master_burst_wr_llink
-- Compiling entity axi_master_burst_reset
-- Compiling architecture implementation of axi_master_burst_reset
-- Loading entity axi_master_burst_pcc
-- Loading entity axi_master_burst_addr_cntl
-- Loading entity axi_master_burst_rddata_cntl
-- Loading entity axi_master_burst_wrdata_cntl
-- Loading entity axi_master_burst_rd_status_cntl
-- Loading entity axi_master_burst_wr_status_cntl
-- Loading entity axi_master_burst_skid_buf
-- Loading entity axi_master_burst_skid2mm_buf
-- Compiling entity axi_master_burst_rd_wr_cntlr
-- Compiling architecture implementation of axi_master_burst_rd_wr_cntlr
-- Compiling entity axi_master_burst_rd_llink
-- Compiling architecture implementation of axi_master_burst_rd_llink
-- Loading entity axi_master_burst_stbs_set
-- Loading entity axi_master_burst_first_stb_offset
-- Compiling entity axi_master_burst_cmd_status
-- Compiling architecture implementation of axi_master_burst_cmd_status
-- Loading entity axi_master_burst_reset
-- Loading entity axi_master_burst_cmd_status
-- Loading entity axi_master_burst_rd_wr_cntlr
-- Loading entity axi_master_burst_rd_llink
-- Loading entity axi_master_burst_wr_llink
-- Compiling entity axi_master_burst
-- Compiling architecture implementation of axi_master_burst
End time: 15:34:01 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:axi_master_burst_v2_0_7)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.axi_master_burst_v2_0_7.axi_master_burst_v2_0_7.lin64.log'...
    > Generating report file '.cxl.vhdl.axi_master_burst_v2_0_7.axi_master_burst_v2_0_7.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 81.90 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/axi_tft_v2_0_22'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/axi_tft_v2_0_22'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap axi_tft_v2_0_22 /data11/home/marcuscw/Desktop/Lib/axi_tft_v2_0_22'...
      output file: '/data11/home/marcuscw/Desktop/Lib/axi_tft_v2_0_22/.cxl.vhdl.axi_tft_v2_0_22.axi_tft_v2_0_22.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap axi_tft_v2_0_22 /data11/home/marcuscw/Desktop/Lib/axi_tft_v2_0_22'
      return code: '0'

Compiling vhdl library 'axi_tft_v2_0_22'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work axi_tft_v2_0_22 -f /data11/home/marcuscw/Desktop/Lib/axi_tft_v2_0_22/.cxl.vhdl.axi_tft_v2_0_22.axi_tft_v2_0_22.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/axi_tft_v2_0_22/.cxl.vhdl.axi_tft_v2_0_22.axi_tft_v2_0_22.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work axi_tft_v2_0_22 -f /data11/home/marcuscw/Desktop/Lib/axi_tft_v2_0_22/.cxl.vhdl.axi_tft_v2_0_22.axi_tft_v2_0_22.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:axi_tft_v2_0_22)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap axi_tft_v2_0_22 /data11/home/marcuscw/Desktop/Lib/axi_tft_v2_0_22 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:34:01 on Mar 11,2020
vcom -64 -93 -work axi_tft_v2_0_22 -f /data11/home/marcuscw/Desktop/Lib/axi_tft_v2_0_22/.cxl.vhdl.axi_tft_v2_0_22.axi_tft_v2_0_22.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package ipif_pkg
-- Loading package NUMERIC_STD
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading entity axi_lite_ipif
-- Loading entity axi_master_burst_reset
-- Loading entity axi_master_burst_stbs_set
-- Loading entity axi_master_burst_first_stb_offset
-- Loading entity axi_master_burst_cmd_status
-- Loading entity axi_master_burst_strb_gen
-- Loading entity axi_master_burst_pcc
-- Loading package lib_pkg
-- Loading entity srl_fifo_f
-- Loading entity axi_master_burst_fifo
-- Loading entity axi_master_burst_addr_cntl
-- Loading entity axi_master_burst_rdmux
-- Loading entity axi_master_burst_rddata_cntl
-- Loading entity axi_master_burst_wrdata_cntl
-- Loading entity axi_master_burst_rd_status_cntl
-- Loading entity axi_master_burst_wr_status_cntl
-- Loading entity axi_master_burst_skid_buf
-- Loading entity axi_master_burst_wr_demux
-- Loading entity axi_master_burst_skid2mm_buf
-- Loading entity axi_master_burst_rd_wr_cntlr
-- Loading entity axi_master_burst_rd_llink
-- Loading entity axi_master_burst_wr_llink
-- Loading entity axi_master_burst
-- Compiling entity axi_tft
-- Compiling architecture imp of axi_tft
End time: 15:34:02 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:axi_tft_v2_0_22)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.axi_tft_v2_0_22.axi_tft_v2_0_22.lin64.log'...
    > Generating report file '.cxl.vhdl.axi_tft_v2_0_22.axi_tft_v2_0_22.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 82.13 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/axi_tft_v2_0_22'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/axi_tft_v2_0_22'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap axi_tft_v2_0_22 /data11/home/marcuscw/Desktop/Lib/axi_tft_v2_0_22'...
      output file: '/data11/home/marcuscw/Desktop/Lib/axi_tft_v2_0_22/.cxl.verilog.axi_tft_v2_0_22.axi_tft_v2_0_22.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap axi_tft_v2_0_22 /data11/home/marcuscw/Desktop/Lib/axi_tft_v2_0_22'
      return code: '0'

Compiling verilog library 'axi_tft_v2_0_22'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work axi_tft_v2_0_22 -f /data11/home/marcuscw/Desktop/Lib/axi_tft_v2_0_22/.cxl.verilog.axi_tft_v2_0_22.axi_tft_v2_0_22.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/axi_tft_v2_0_22/.cxl.verilog.axi_tft_v2_0_22.axi_tft_v2_0_22.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work axi_tft_v2_0_22 -f /data11/home/marcuscw/Desktop/Lib/axi_tft_v2_0_22/.cxl.verilog.axi_tft_v2_0_22.axi_tft_v2_0_22.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:axi_tft_v2_0_22)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap axi_tft_v2_0_22 /data11/home/marcuscw/Desktop/Lib/axi_tft_v2_0_22 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:34:02 on Mar 11,2020
vlog -64 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -work axi_tft_v2_0_22 -f /data11/home/marcuscw/Desktop/Lib/axi_tft_v2_0_22/.cxl.verilog.axi_tft_v2_0_22.axi_tft_v2_0_22.lin64.cmf 
-- Compiling module axi_tft_v2_0_22_iic_init
-- Compiling module axi_tft_v2_0_22_v_sync
-- Compiling module axi_tft_v2_0_22_tft_interface
-- Compiling module axi_tft_v2_0_22_slave_register
-- Compiling module axi_tft_v2_0_22_line_buffer
-- Compiling module axi_tft_v2_0_22_h_sync
-- Compiling module axi_tft_v2_0_22_tft_controller

Top level modules:
	axi_tft_v2_0_22_tft_controller
End time: 15:34:02 on Mar 11,2020, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:axi_tft_v2_0_22)
==============================================================================

    > Searching for warnings in '.cxl.verilog.axi_tft_v2_0_22.axi_tft_v2_0_22.lin64.log'...
    > Generating report file '.cxl.verilog.axi_tft_v2_0_22.axi_tft_v2_0_22.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 82.35 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/cpri_v8_10_0'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/cpri_v8_10_0'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap cpri_v8_10_0 /data11/home/marcuscw/Desktop/Lib/cpri_v8_10_0'...
      output file: '/data11/home/marcuscw/Desktop/Lib/cpri_v8_10_0/.cxl.vhdl.cpri_v8_10_0.cpri_v8_10_0.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap cpri_v8_10_0 /data11/home/marcuscw/Desktop/Lib/cpri_v8_10_0'
      return code: '0'

Compiling vhdl library 'cpri_v8_10_0'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work cpri_v8_10_0 -f /data11/home/marcuscw/Desktop/Lib/cpri_v8_10_0/.cxl.vhdl.cpri_v8_10_0.cpri_v8_10_0.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/cpri_v8_10_0/.cxl.vhdl.cpri_v8_10_0.cpri_v8_10_0.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work cpri_v8_10_0 -f /data11/home/marcuscw/Desktop/Lib/cpri_v8_10_0/.cxl.vhdl.cpri_v8_10_0.cpri_v8_10_0.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:cpri_v8_10_0)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap cpri_v8_10_0 /data11/home/marcuscw/Desktop/Lib/cpri_v8_10_0 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:34:03 on Mar 11,2020
vcom -64 -93 -work cpri_v8_10_0 -f /data11/home/marcuscw/Desktop/Lib/cpri_v8_10_0/.cxl.vhdl.cpri_v8_10_0.cpri_v8_10_0.lin64.cmf 
-- Loading package STANDARD
End time: 15:34:06 on Mar 11,2020, Elapsed time: 0:00:03
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:cpri_v8_10_0)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.cpri_v8_10_0.cpri_v8_10_0.lin64.log'...
    > Generating report file '.cxl.vhdl.cpri_v8_10_0.cpri_v8_10_0.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 82.58 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/cpri_v8_10_0'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/cpri_v8_10_0'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap cpri_v8_10_0 /data11/home/marcuscw/Desktop/Lib/cpri_v8_10_0'...
      output file: '/data11/home/marcuscw/Desktop/Lib/cpri_v8_10_0/.cxl.verilog.cpri_v8_10_0.cpri_v8_10_0.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap cpri_v8_10_0 /data11/home/marcuscw/Desktop/Lib/cpri_v8_10_0'
      return code: '0'

Compiling verilog library 'cpri_v8_10_0'...
    > Warning: No source files found to compile library 'cpri_v8_10_0(verilog)'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 -L cpri_v8_10_0 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -sv -svinputport=relaxed -work cpri_v8_10_0 -f /data11/home/marcuscw/Desktop/Lib/cpri_v8_10_0/.cxl.systemverilog.cpri_v8_10_0.cpri_v8_10_0.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/cpri_v8_10_0/.cxl.verilog.cpri_v8_10_0.cpri_v8_10_0.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 -L cpri_v8_10_0 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -sv -svinputport=relaxed -work cpri_v8_10_0 -f /data11/home/marcuscw/Desktop/Lib/cpri_v8_10_0/.cxl.systemverilog.cpri_v8_10_0.cpri_v8_10_0.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:cpri_v8_10_0)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap cpri_v8_10_0 /data11/home/marcuscw/Desktop/Lib/cpri_v8_10_0 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:34:06 on Mar 11,2020
vlog -64 -L cpri_v8_10_0 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -sv -svinputport=relaxed -work cpri_v8_10_0 -f /data11/home/marcuscw/Desktop/Lib/cpri_v8_10_0/.cxl.systemverilog.cpri_v8_10_0.cpri_v8_10_0.lin64.cmf 
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/cpri_v8_10/hdl/cpri_v8_10_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/cpri_v8_10/hdl/cpri_v8_10_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.

Top level modules:
End time: 15:34:07 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 2

END_COMPILATION_MESSAGES(questasim:verilog:cpri_v8_10_0)
==============================================================================

    > Searching for warnings in '.cxl.verilog.cpri_v8_10_0.cpri_v8_10_0.lin64.log'...
    > Generating report file '.cxl.verilog.cpri_v8_10_0.cpri_v8_10_0.lin64.rpt'...

compile_simlib: 0 error(s), 2 warning(s), 82.81 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/xbip_dsp48_multacc_v3_0_6'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/xbip_dsp48_multacc_v3_0_6'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap xbip_dsp48_multacc_v3_0_6 /data11/home/marcuscw/Desktop/Lib/xbip_dsp48_multacc_v3_0_6'...
      output file: '/data11/home/marcuscw/Desktop/Lib/xbip_dsp48_multacc_v3_0_6/.cxl.vhdl.xbip_dsp48_multacc_v3_0_6.xbip_dsp48_multacc_v3_0_6.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap xbip_dsp48_multacc_v3_0_6 /data11/home/marcuscw/Desktop/Lib/xbip_dsp48_multacc_v3_0_6'
      return code: '0'

Compiling vhdl library 'xbip_dsp48_multacc_v3_0_6'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work xbip_dsp48_multacc_v3_0_6 -f /data11/home/marcuscw/Desktop/Lib/xbip_dsp48_multacc_v3_0_6/.cxl.vhdl.xbip_dsp48_multacc_v3_0_6.xbip_dsp48_multacc_v3_0_6.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/xbip_dsp48_multacc_v3_0_6/.cxl.vhdl.xbip_dsp48_multacc_v3_0_6.xbip_dsp48_multacc_v3_0_6.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work xbip_dsp48_multacc_v3_0_6 -f /data11/home/marcuscw/Desktop/Lib/xbip_dsp48_multacc_v3_0_6/.cxl.vhdl.xbip_dsp48_multacc_v3_0_6.xbip_dsp48_multacc_v3_0_6.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:xbip_dsp48_multacc_v3_0_6)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap xbip_dsp48_multacc_v3_0_6 /data11/home/marcuscw/Desktop/Lib/xbip_dsp48_multacc_v3_0_6 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:34:07 on Mar 11,2020
vcom -64 -93 -work xbip_dsp48_multacc_v3_0_6 -f /data11/home/marcuscw/Desktop/Lib/xbip_dsp48_multacc_v3_0_6/.cxl.vhdl.xbip_dsp48_multacc_v3_0_6.xbip_dsp48_multacc_v3_0_6.lin64.cmf 
-- Loading package STANDARD
End time: 15:34:08 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:xbip_dsp48_multacc_v3_0_6)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.xbip_dsp48_multacc_v3_0_6.xbip_dsp48_multacc_v3_0_6.lin64.log'...
    > Generating report file '.cxl.vhdl.xbip_dsp48_multacc_v3_0_6.xbip_dsp48_multacc_v3_0_6.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 83.03 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/lte_pucch_receiver_v2_0_16'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/lte_pucch_receiver_v2_0_16'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap lte_pucch_receiver_v2_0_16 /data11/home/marcuscw/Desktop/Lib/lte_pucch_receiver_v2_0_16'...
      output file: '/data11/home/marcuscw/Desktop/Lib/lte_pucch_receiver_v2_0_16/.cxl.vhdl.lte_pucch_receiver_v2_0_16.lte_pucch_receiver_v2_0_16.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap lte_pucch_receiver_v2_0_16 /data11/home/marcuscw/Desktop/Lib/lte_pucch_receiver_v2_0_16'
      return code: '0'

Compiling vhdl library 'lte_pucch_receiver_v2_0_16'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work lte_pucch_receiver_v2_0_16 -f /data11/home/marcuscw/Desktop/Lib/lte_pucch_receiver_v2_0_16/.cxl.vhdl.lte_pucch_receiver_v2_0_16.lte_pucch_receiver_v2_0_16.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/lte_pucch_receiver_v2_0_16/.cxl.vhdl.lte_pucch_receiver_v2_0_16.lte_pucch_receiver_v2_0_16.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work lte_pucch_receiver_v2_0_16 -f /data11/home/marcuscw/Desktop/Lib/lte_pucch_receiver_v2_0_16/.cxl.vhdl.lte_pucch_receiver_v2_0_16.lte_pucch_receiver_v2_0_16.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:lte_pucch_receiver_v2_0_16)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap lte_pucch_receiver_v2_0_16 /data11/home/marcuscw/Desktop/Lib/lte_pucch_receiver_v2_0_16 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:34:09 on Mar 11,2020
vcom -64 -93 -work lte_pucch_receiver_v2_0_16 -f /data11/home/marcuscw/Desktop/Lib/lte_pucch_receiver_v2_0_16/.cxl.vhdl.lte_pucch_receiver_v2_0_16.lte_pucch_receiver_v2_0_16.lin64.cmf 
-- Loading package STANDARD
End time: 15:34:10 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:lte_pucch_receiver_v2_0_16)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.lte_pucch_receiver_v2_0_16.lte_pucch_receiver_v2_0_16.lin64.log'...
    > Generating report file '.cxl.vhdl.lte_pucch_receiver_v2_0_16.lte_pucch_receiver_v2_0_16.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 83.26 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/axi_timer_v2_0_21'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/axi_timer_v2_0_21'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap axi_timer_v2_0_21 /data11/home/marcuscw/Desktop/Lib/axi_timer_v2_0_21'...
      output file: '/data11/home/marcuscw/Desktop/Lib/axi_timer_v2_0_21/.cxl.vhdl.axi_timer_v2_0_21.axi_timer_v2_0_21.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap axi_timer_v2_0_21 /data11/home/marcuscw/Desktop/Lib/axi_timer_v2_0_21'
      return code: '0'

Compiling vhdl library 'axi_timer_v2_0_21'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work axi_timer_v2_0_21 -f /data11/home/marcuscw/Desktop/Lib/axi_timer_v2_0_21/.cxl.vhdl.axi_timer_v2_0_21.axi_timer_v2_0_21.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/axi_timer_v2_0_21/.cxl.vhdl.axi_timer_v2_0_21.axi_timer_v2_0_21.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work axi_timer_v2_0_21 -f /data11/home/marcuscw/Desktop/Lib/axi_timer_v2_0_21/.cxl.vhdl.axi_timer_v2_0_21.axi_timer_v2_0_21.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:axi_timer_v2_0_21)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap axi_timer_v2_0_21 /data11/home/marcuscw/Desktop/Lib/axi_timer_v2_0_21 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:34:11 on Mar 11,2020
vcom -64 -93 -work axi_timer_v2_0_21 -f /data11/home/marcuscw/Desktop/Lib/axi_timer_v2_0_21/.cxl.vhdl.axi_timer_v2_0_21.axi_timer_v2_0_21.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity counter_f
-- Compiling architecture imp of counter_f
-- Compiling entity mux_onehot_f
-- Compiling architecture imp of mux_onehot_f
-- Compiling package TC_Types
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package ipif_pkg
-- Loading package lib_pkg
-- Loading package TC_Types
-- Compiling entity timer_control
-- Compiling architecture imp of timer_control
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading entity cdc_sync
-- Compiling entity count_module
-- Compiling architecture imp of count_module
-- Loading entity counter_f
-- Compiling entity tc_core
-- Compiling architecture imp of tc_core
-- Loading entity mux_onehot_f
-- Loading entity count_module
-- Loading entity timer_control
-- Compiling entity axi_timer
-- Compiling architecture imp of axi_timer
-- Loading entity tc_core
-- Loading entity axi_lite_ipif
End time: 15:34:11 on Mar 11,2020, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:axi_timer_v2_0_21)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.axi_timer_v2_0_21.axi_timer_v2_0_21.lin64.log'...
    > Generating report file '.cxl.vhdl.axi_timer_v2_0_21.axi_timer_v2_0_21.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 83.48 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/axi_crossbar_v2_1_20'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/axi_crossbar_v2_1_20'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap axi_crossbar_v2_1_20 /data11/home/marcuscw/Desktop/Lib/axi_crossbar_v2_1_20'...
      output file: '/data11/home/marcuscw/Desktop/Lib/axi_crossbar_v2_1_20/.cxl.verilog.axi_crossbar_v2_1_20.axi_crossbar_v2_1_20.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap axi_crossbar_v2_1_20 /data11/home/marcuscw/Desktop/Lib/axi_crossbar_v2_1_20'
      return code: '0'

Compiling verilog library 'axi_crossbar_v2_1_20'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work axi_crossbar_v2_1_20 -f /data11/home/marcuscw/Desktop/Lib/axi_crossbar_v2_1_20/.cxl.verilog.axi_crossbar_v2_1_20.axi_crossbar_v2_1_20.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/axi_crossbar_v2_1_20/.cxl.verilog.axi_crossbar_v2_1_20.axi_crossbar_v2_1_20.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work axi_crossbar_v2_1_20 -f /data11/home/marcuscw/Desktop/Lib/axi_crossbar_v2_1_20/.cxl.verilog.axi_crossbar_v2_1_20.axi_crossbar_v2_1_20.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:axi_crossbar_v2_1_20)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap axi_crossbar_v2_1_20 /data11/home/marcuscw/Desktop/Lib/axi_crossbar_v2_1_20 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:34:12 on Mar 11,2020
vlog -64 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -work axi_crossbar_v2_1_20 -f /data11/home/marcuscw/Desktop/Lib/axi_crossbar_v2_1_20/.cxl.verilog.axi_crossbar_v2_1_20.axi_crossbar_v2_1_20.lin64.cmf 
-- Compiling module axi_crossbar_v2_1_20_addr_arbiter_sasd
-- Compiling module axi_crossbar_v2_1_20_addr_arbiter
-- Compiling module axi_crossbar_v2_1_20_addr_decoder
-- Compiling module axi_crossbar_v2_1_20_arbiter_resp
-- Compiling module axi_crossbar_v2_1_20_crossbar_sasd
-- Compiling module axi_crossbar_v2_1_20_crossbar
-- Compiling module axi_crossbar_v2_1_20_decerr_slave
-- Compiling module axi_crossbar_v2_1_20_si_transactor
-- Compiling module axi_crossbar_v2_1_20_splitter
-- Compiling module axi_crossbar_v2_1_20_wdata_mux
-- Compiling module axi_crossbar_v2_1_20_wdata_router
-- Compiling module axi_crossbar_v2_1_20_axi_crossbar

Top level modules:
	axi_crossbar_v2_1_20_axi_crossbar
End time: 15:34:13 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:axi_crossbar_v2_1_20)
==============================================================================

    > Searching for warnings in '.cxl.verilog.axi_crossbar_v2_1_20.axi_crossbar_v2_1_20.lin64.log'...
    > Generating report file '.cxl.verilog.axi_crossbar_v2_1_20.axi_crossbar_v2_1_20.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 83.71 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/audio_formatter_v1_0_1'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/audio_formatter_v1_0_1'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap audio_formatter_v1_0_1 /data11/home/marcuscw/Desktop/Lib/audio_formatter_v1_0_1'...
      output file: '/data11/home/marcuscw/Desktop/Lib/audio_formatter_v1_0_1/.cxl.verilog.audio_formatter_v1_0_1.audio_formatter_v1_0_1.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap audio_formatter_v1_0_1 /data11/home/marcuscw/Desktop/Lib/audio_formatter_v1_0_1'
      return code: '0'

Compiling verilog library 'audio_formatter_v1_0_1'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work audio_formatter_v1_0_1 -f /data11/home/marcuscw/Desktop/Lib/audio_formatter_v1_0_1/.cxl.verilog.audio_formatter_v1_0_1.audio_formatter_v1_0_1.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/audio_formatter_v1_0_1/.cxl.verilog.audio_formatter_v1_0_1.audio_formatter_v1_0_1.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work audio_formatter_v1_0_1 -f /data11/home/marcuscw/Desktop/Lib/audio_formatter_v1_0_1/.cxl.verilog.audio_formatter_v1_0_1.audio_formatter_v1_0_1.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:audio_formatter_v1_0_1)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap audio_formatter_v1_0_1 /data11/home/marcuscw/Desktop/Lib/audio_formatter_v1_0_1 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:34:13 on Mar 11,2020
vlog -64 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -work audio_formatter_v1_0_1 -f /data11/home/marcuscw/Desktop/Lib/audio_formatter_v1_0_1/.cxl.verilog.audio_formatter_v1_0_1.audio_formatter_v1_0_1.lin64.cmf 
-- Compiling module audio_formatter_v1_0_1
-- Compiling module audio_formatter_v1_0_1_reset
-- Compiling module audio_formatter_v1_0_1_aes_enc
-- Compiling module audio_formatter_v1_0_1_aes_dec
-- Compiling module audio_formatter_v1_0_1_s2mm_top
-- Compiling module audio_formatter_v1_0_1_s2mm_registers
-- Compiling module audio_formatter_v1_0_1_s2mm
-- Compiling module audio_formatter_v1_0_1_s2mm_sync
-- Compiling module audio_formatter_v1_0_1_s2mm_buffer
-- Compiling module audio_formatter_v1_0_1_s2mm_command_gen
-- Compiling module audio_formatter_v1_0_1_mm2s_top
-- Compiling module audio_formatter_v1_0_1_mm2s_registers
-- Compiling module audio_formatter_v1_0_1_mm2s
-- Compiling module audio_formatter_v1_0_1_mm2s_sync
-- Compiling module audio_formatter_v1_0_1_mm2s_buffer
-- Compiling module audio_formatter_v1_0_1_mm2s_command_gen

Top level modules:
	audio_formatter_v1_0_1
End time: 15:34:14 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:audio_formatter_v1_0_1)
==============================================================================

    > Searching for warnings in '.cxl.verilog.audio_formatter_v1_0_1.audio_formatter_v1_0_1.lin64.log'...
    > Generating report file '.cxl.verilog.audio_formatter_v1_0_1.audio_formatter_v1_0_1.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 83.94 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/noc_mc_ddr4_phy_v1_0_0'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/noc_mc_ddr4_phy_v1_0_0'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap noc_mc_ddr4_phy_v1_0_0 /data11/home/marcuscw/Desktop/Lib/noc_mc_ddr4_phy_v1_0_0'...
      output file: '/data11/home/marcuscw/Desktop/Lib/noc_mc_ddr4_phy_v1_0_0/.cxl.verilog.noc_mc_ddr4_phy_v1_0_0.noc_mc_ddr4_phy_v1_0_0.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap noc_mc_ddr4_phy_v1_0_0 /data11/home/marcuscw/Desktop/Lib/noc_mc_ddr4_phy_v1_0_0'
      return code: '0'

Compiling verilog library 'noc_mc_ddr4_phy_v1_0_0'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 -L noc_na_v1_0_0 -L noc_mc_ddr4_phy_v1_0_0 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -sv -svinputport=relaxed -work noc_mc_ddr4_phy_v1_0_0 -f /data11/home/marcuscw/Desktop/Lib/noc_mc_ddr4_phy_v1_0_0/.cxl.systemverilog.noc_mc_ddr4_phy_v1_0_0.noc_mc_ddr4_phy_v1_0_0.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/noc_mc_ddr4_phy_v1_0_0/.cxl.verilog.noc_mc_ddr4_phy_v1_0_0.noc_mc_ddr4_phy_v1_0_0.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 -L noc_na_v1_0_0 -L noc_mc_ddr4_phy_v1_0_0 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -sv -svinputport=relaxed -work noc_mc_ddr4_phy_v1_0_0 -f /data11/home/marcuscw/Desktop/Lib/noc_mc_ddr4_phy_v1_0_0/.cxl.systemverilog.noc_mc_ddr4_phy_v1_0_0.noc_mc_ddr4_phy_v1_0_0.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:noc_mc_ddr4_phy_v1_0_0)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap noc_mc_ddr4_phy_v1_0_0 /data11/home/marcuscw/Desktop/Lib/noc_mc_ddr4_phy_v1_0_0 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:34:14 on Mar 11,2020
vlog -64 -L noc_na_v1_0_0 -L noc_mc_ddr4_phy_v1_0_0 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -sv -svinputport=relaxed -work noc_mc_ddr4_phy_v1_0_0 -f /data11/home/marcuscw/Desktop/Lib/noc_mc_ddr4_phy_v1_0_0/.cxl.systemverilog.noc_mc_ddr4_phy_v1_0_0.noc_mc_ddr4_phy_v1_0_0.lin64.cmf 

Top level modules:
End time: 15:34:15 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:noc_mc_ddr4_phy_v1_0_0)
==============================================================================

    > Searching for warnings in '.cxl.verilog.noc_mc_ddr4_phy_v1_0_0.noc_mc_ddr4_phy_v1_0_0.lin64.log'...
    > Generating report file '.cxl.verilog.noc_mc_ddr4_phy_v1_0_0.noc_mc_ddr4_phy_v1_0_0.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 84.16 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/switch_core_top_v1_0_7'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/switch_core_top_v1_0_7'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap switch_core_top_v1_0_7 /data11/home/marcuscw/Desktop/Lib/switch_core_top_v1_0_7'...
      output file: '/data11/home/marcuscw/Desktop/Lib/switch_core_top_v1_0_7/.cxl.vhdl.switch_core_top_v1_0_7.switch_core_top_v1_0_7.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap switch_core_top_v1_0_7 /data11/home/marcuscw/Desktop/Lib/switch_core_top_v1_0_7'
      return code: '0'

Compiling vhdl library 'switch_core_top_v1_0_7'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work switch_core_top_v1_0_7 -f /data11/home/marcuscw/Desktop/Lib/switch_core_top_v1_0_7/.cxl.vhdl.switch_core_top_v1_0_7.switch_core_top_v1_0_7.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/switch_core_top_v1_0_7/.cxl.vhdl.switch_core_top_v1_0_7.switch_core_top_v1_0_7.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work switch_core_top_v1_0_7 -f /data11/home/marcuscw/Desktop/Lib/switch_core_top_v1_0_7/.cxl.vhdl.switch_core_top_v1_0_7.switch_core_top_v1_0_7.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:switch_core_top_v1_0_7)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap switch_core_top_v1_0_7 /data11/home/marcuscw/Desktop/Lib/switch_core_top_v1_0_7 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:34:15 on Mar 11,2020
vcom -64 -93 -work switch_core_top_v1_0_7 -f /data11/home/marcuscw/Desktop/Lib/switch_core_top_v1_0_7/.cxl.vhdl.switch_core_top_v1_0_7.switch_core_top_v1_0_7.lin64.cmf 
-- Loading package STANDARD
End time: 15:34:16 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:switch_core_top_v1_0_7)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.switch_core_top_v1_0_7.switch_core_top_v1_0_7.lin64.log'...
    > Generating report file '.cxl.vhdl.switch_core_top_v1_0_7.switch_core_top_v1_0_7.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 84.39 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/switch_core_top_v1_0_7'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/switch_core_top_v1_0_7'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap switch_core_top_v1_0_7 /data11/home/marcuscw/Desktop/Lib/switch_core_top_v1_0_7'...
      output file: '/data11/home/marcuscw/Desktop/Lib/switch_core_top_v1_0_7/.cxl.verilog.switch_core_top_v1_0_7.switch_core_top_v1_0_7.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap switch_core_top_v1_0_7 /data11/home/marcuscw/Desktop/Lib/switch_core_top_v1_0_7'
      return code: '0'

Compiling verilog library 'switch_core_top_v1_0_7'...
    > Warning: No source files found to compile library 'switch_core_top_v1_0_7(verilog)'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 -L switch_core_top_v1_0_7 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -sv -svinputport=relaxed -work switch_core_top_v1_0_7 -f /data11/home/marcuscw/Desktop/Lib/switch_core_top_v1_0_7/.cxl.systemverilog.switch_core_top_v1_0_7.switch_core_top_v1_0_7.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/switch_core_top_v1_0_7/.cxl.verilog.switch_core_top_v1_0_7.switch_core_top_v1_0_7.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 -L switch_core_top_v1_0_7 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -sv -svinputport=relaxed -work switch_core_top_v1_0_7 -f /data11/home/marcuscw/Desktop/Lib/switch_core_top_v1_0_7/.cxl.systemverilog.switch_core_top_v1_0_7.switch_core_top_v1_0_7.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:switch_core_top_v1_0_7)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap switch_core_top_v1_0_7 /data11/home/marcuscw/Desktop/Lib/switch_core_top_v1_0_7 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:34:17 on Mar 11,2020
vlog -64 -L switch_core_top_v1_0_7 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -sv -svinputport=relaxed -work switch_core_top_v1_0_7 -f /data11/home/marcuscw/Desktop/Lib/switch_core_top_v1_0_7/.cxl.systemverilog.switch_core_top_v1_0_7.switch_core_top_v1_0_7.lin64.cmf 
** Warning: /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/switch_core_top_v1_0_7_regs_include.vh(103): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/switch_core_top_v1_0_7_regs_include.vh(103): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/switch_core_top_v1_0_7_regs_include.vh(103): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.

Top level modules:
End time: 15:34:18 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 3

END_COMPILATION_MESSAGES(questasim:verilog:switch_core_top_v1_0_7)
==============================================================================

    > Searching for warnings in '.cxl.verilog.switch_core_top_v1_0_7.switch_core_top_v1_0_7.lin64.log'...
    > Generating report file '.cxl.verilog.switch_core_top_v1_0_7.switch_core_top_v1_0_7.lin64.rpt'...

compile_simlib: 0 error(s), 3 warning(s), 84.62 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/v_ycrcb2rgb_v7_1_13'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/v_ycrcb2rgb_v7_1_13'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap v_ycrcb2rgb_v7_1_13 /data11/home/marcuscw/Desktop/Lib/v_ycrcb2rgb_v7_1_13'...
      output file: '/data11/home/marcuscw/Desktop/Lib/v_ycrcb2rgb_v7_1_13/.cxl.vhdl.v_ycrcb2rgb_v7_1_13.v_ycrcb2rgb_v7_1_13.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap v_ycrcb2rgb_v7_1_13 /data11/home/marcuscw/Desktop/Lib/v_ycrcb2rgb_v7_1_13'
      return code: '0'

Compiling vhdl library 'v_ycrcb2rgb_v7_1_13'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work v_ycrcb2rgb_v7_1_13 -f /data11/home/marcuscw/Desktop/Lib/v_ycrcb2rgb_v7_1_13/.cxl.vhdl.v_ycrcb2rgb_v7_1_13.v_ycrcb2rgb_v7_1_13.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/v_ycrcb2rgb_v7_1_13/.cxl.vhdl.v_ycrcb2rgb_v7_1_13.v_ycrcb2rgb_v7_1_13.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work v_ycrcb2rgb_v7_1_13 -f /data11/home/marcuscw/Desktop/Lib/v_ycrcb2rgb_v7_1_13/.cxl.vhdl.v_ycrcb2rgb_v7_1_13.v_ycrcb2rgb_v7_1_13.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:v_ycrcb2rgb_v7_1_13)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap v_ycrcb2rgb_v7_1_13 /data11/home/marcuscw/Desktop/Lib/v_ycrcb2rgb_v7_1_13 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:34:18 on Mar 11,2020
vcom -64 -93 -work v_ycrcb2rgb_v7_1_13 -f /data11/home/marcuscw/Desktop/Lib/v_ycrcb2rgb_v7_1_13/.cxl.vhdl.v_ycrcb2rgb_v7_1_13.v_ycrcb2rgb_v7_1_13.lin64.cmf 
-- Loading package STANDARD
End time: 15:34:19 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:v_ycrcb2rgb_v7_1_13)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.v_ycrcb2rgb_v7_1_13.v_ycrcb2rgb_v7_1_13.lin64.log'...
    > Generating report file '.cxl.vhdl.v_ycrcb2rgb_v7_1_13.v_ycrcb2rgb_v7_1_13.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 84.84 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/cic_compiler_v4_0_14'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/cic_compiler_v4_0_14'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap cic_compiler_v4_0_14 /data11/home/marcuscw/Desktop/Lib/cic_compiler_v4_0_14'...
      output file: '/data11/home/marcuscw/Desktop/Lib/cic_compiler_v4_0_14/.cxl.vhdl.cic_compiler_v4_0_14.cic_compiler_v4_0_14.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap cic_compiler_v4_0_14 /data11/home/marcuscw/Desktop/Lib/cic_compiler_v4_0_14'
      return code: '0'

Compiling vhdl library 'cic_compiler_v4_0_14'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work cic_compiler_v4_0_14 -f /data11/home/marcuscw/Desktop/Lib/cic_compiler_v4_0_14/.cxl.vhdl.cic_compiler_v4_0_14.cic_compiler_v4_0_14.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/cic_compiler_v4_0_14/.cxl.vhdl.cic_compiler_v4_0_14.cic_compiler_v4_0_14.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work cic_compiler_v4_0_14 -f /data11/home/marcuscw/Desktop/Lib/cic_compiler_v4_0_14/.cxl.vhdl.cic_compiler_v4_0_14.cic_compiler_v4_0_14.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:cic_compiler_v4_0_14)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap cic_compiler_v4_0_14 /data11/home/marcuscw/Desktop/Lib/cic_compiler_v4_0_14 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:34:20 on Mar 11,2020
vcom -64 -93 -work cic_compiler_v4_0_14 -f /data11/home/marcuscw/Desktop/Lib/cic_compiler_v4_0_14/.cxl.vhdl.cic_compiler_v4_0_14.cic_compiler_v4_0_14.lin64.cmf 
-- Loading package STANDARD
End time: 15:34:21 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:cic_compiler_v4_0_14)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.cic_compiler_v4_0_14.cic_compiler_v4_0_14.lin64.log'...
    > Generating report file '.cxl.vhdl.cic_compiler_v4_0_14.cic_compiler_v4_0_14.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 85.07 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/g709_rs_decoder_v2_2_8'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/g709_rs_decoder_v2_2_8'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap g709_rs_decoder_v2_2_8 /data11/home/marcuscw/Desktop/Lib/g709_rs_decoder_v2_2_8'...
      output file: '/data11/home/marcuscw/Desktop/Lib/g709_rs_decoder_v2_2_8/.cxl.vhdl.g709_rs_decoder_v2_2_8.g709_rs_decoder_v2_2_8.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap g709_rs_decoder_v2_2_8 /data11/home/marcuscw/Desktop/Lib/g709_rs_decoder_v2_2_8'
      return code: '0'

Compiling vhdl library 'g709_rs_decoder_v2_2_8'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work g709_rs_decoder_v2_2_8 -f /data11/home/marcuscw/Desktop/Lib/g709_rs_decoder_v2_2_8/.cxl.vhdl.g709_rs_decoder_v2_2_8.g709_rs_decoder_v2_2_8.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/g709_rs_decoder_v2_2_8/.cxl.vhdl.g709_rs_decoder_v2_2_8.g709_rs_decoder_v2_2_8.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work g709_rs_decoder_v2_2_8 -f /data11/home/marcuscw/Desktop/Lib/g709_rs_decoder_v2_2_8/.cxl.vhdl.g709_rs_decoder_v2_2_8.g709_rs_decoder_v2_2_8.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:g709_rs_decoder_v2_2_8)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap g709_rs_decoder_v2_2_8 /data11/home/marcuscw/Desktop/Lib/g709_rs_decoder_v2_2_8 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:34:22 on Mar 11,2020
vcom -64 -93 -work g709_rs_decoder_v2_2_8 -f /data11/home/marcuscw/Desktop/Lib/g709_rs_decoder_v2_2_8/.cxl.vhdl.g709_rs_decoder_v2_2_8.g709_rs_decoder_v2_2_8.lin64.cmf 
-- Loading package STANDARD
End time: 15:34:23 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:g709_rs_decoder_v2_2_8)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.g709_rs_decoder_v2_2_8.g709_rs_decoder_v2_2_8.lin64.log'...
    > Generating report file '.cxl.vhdl.g709_rs_decoder_v2_2_8.g709_rs_decoder_v2_2_8.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 85.29 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/g709_fec_v2_3_5'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/g709_fec_v2_3_5'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap g709_fec_v2_3_5 /data11/home/marcuscw/Desktop/Lib/g709_fec_v2_3_5'...
      output file: '/data11/home/marcuscw/Desktop/Lib/g709_fec_v2_3_5/.cxl.vhdl.g709_fec_v2_3_5.g709_fec_v2_3_5.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap g709_fec_v2_3_5 /data11/home/marcuscw/Desktop/Lib/g709_fec_v2_3_5'
      return code: '0'

Compiling vhdl library 'g709_fec_v2_3_5'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work g709_fec_v2_3_5 -f /data11/home/marcuscw/Desktop/Lib/g709_fec_v2_3_5/.cxl.vhdl.g709_fec_v2_3_5.g709_fec_v2_3_5.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/g709_fec_v2_3_5/.cxl.vhdl.g709_fec_v2_3_5.g709_fec_v2_3_5.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work g709_fec_v2_3_5 -f /data11/home/marcuscw/Desktop/Lib/g709_fec_v2_3_5/.cxl.vhdl.g709_fec_v2_3_5.g709_fec_v2_3_5.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:g709_fec_v2_3_5)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap g709_fec_v2_3_5 /data11/home/marcuscw/Desktop/Lib/g709_fec_v2_3_5 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:34:24 on Mar 11,2020
vcom -64 -93 -work g709_fec_v2_3_5 -f /data11/home/marcuscw/Desktop/Lib/g709_fec_v2_3_5/.cxl.vhdl.g709_fec_v2_3_5.g709_fec_v2_3_5.lin64.cmf 
-- Loading package STANDARD
End time: 15:34:25 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:g709_fec_v2_3_5)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.g709_fec_v2_3_5.g709_fec_v2_3_5.lin64.log'...
    > Generating report file '.cxl.vhdl.g709_fec_v2_3_5.g709_fec_v2_3_5.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 85.52 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/axi_interconnect_v1_7_16'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/axi_interconnect_v1_7_16'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap axi_interconnect_v1_7_16 /data11/home/marcuscw/Desktop/Lib/axi_interconnect_v1_7_16'...
      output file: '/data11/home/marcuscw/Desktop/Lib/axi_interconnect_v1_7_16/.cxl.verilog.axi_interconnect_v1_7_16.axi_interconnect_v1_7_16.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap axi_interconnect_v1_7_16 /data11/home/marcuscw/Desktop/Lib/axi_interconnect_v1_7_16'
      return code: '0'

Compiling verilog library 'axi_interconnect_v1_7_16'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work axi_interconnect_v1_7_16 -f /data11/home/marcuscw/Desktop/Lib/axi_interconnect_v1_7_16/.cxl.verilog.axi_interconnect_v1_7_16.axi_interconnect_v1_7_16.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/axi_interconnect_v1_7_16/.cxl.verilog.axi_interconnect_v1_7_16.axi_interconnect_v1_7_16.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work axi_interconnect_v1_7_16 -f /data11/home/marcuscw/Desktop/Lib/axi_interconnect_v1_7_16/.cxl.verilog.axi_interconnect_v1_7_16.axi_interconnect_v1_7_16.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:axi_interconnect_v1_7_16)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap axi_interconnect_v1_7_16 /data11/home/marcuscw/Desktop/Lib/axi_interconnect_v1_7_16 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:34:26 on Mar 11,2020
vlog -64 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -work axi_interconnect_v1_7_16 -f /data11/home/marcuscw/Desktop/Lib/axi_interconnect_v1_7_16/.cxl.verilog.axi_interconnect_v1_7_16.axi_interconnect_v1_7_16.lin64.cmf 
-- Compiling module axi_interconnect_v1_7_16_a_axi3_conv
-- Compiling module axi_interconnect_v1_7_16_addr_arbiter_sasd
-- Compiling module axi_interconnect_v1_7_16_addr_arbiter
-- Compiling module axi_interconnect_v1_7_16_addr_decoder
-- Compiling module axi_interconnect_v1_7_16_a_downsizer
-- Compiling module axi_interconnect_v1_7_16_arbiter_resp
-- Compiling module axi_interconnect_v1_7_16_a_upsizer
-- Compiling module axi_interconnect_v1_7_16_axi3_conv
-- Compiling module axi_interconnect_v1_7_16_axic_fifo
-- Compiling module axi_interconnect_v1_7_16_axi_clock_converter
-- Compiling module axi_interconnect_v1_7_16_axic_register_slice
-- Compiling module axi_interconnect_v1_7_16_axic_reg_srl_fifo
-- Compiling module axi_interconnect_v1_7_16_axi_crossbar
-- Compiling module axi_interconnect_v1_7_16_axic_srl_fifo
-- Compiling module axi_interconnect_v1_7_16_axi_data_fifo
-- Compiling module axi_interconnect_v1_7_16_axi_downsizer
-- Compiling module axi_interconnect_v1_7_16_axilite_conv
-- Compiling module axi_interconnect_v1_7_16_axi_protocol_converter
-- Compiling module axi_interconnect_v1_7_16_axi_register_slice
-- Compiling module axi_interconnect_v1_7_16_axi_upsizer
-- Compiling module axi_interconnect_v1_7_16_b_downsizer
-- Compiling module axi_interconnect_v1_7_16_carry_and
-- Compiling module axi_interconnect_v1_7_16_carry_latch_and
-- Compiling module axi_interconnect_v1_7_16_carry_latch_or
-- Compiling module axi_interconnect_v1_7_16_carry_or
-- Compiling module axi_interconnect_v1_7_16_carry
-- Compiling module axi_interconnect_v1_7_16_command_fifo
-- Compiling module axi_interconnect_v1_7_16_comparator_mask_static
-- Compiling module axi_interconnect_v1_7_16_comparator_mask
-- Compiling module axi_interconnect_v1_7_16_comparator_sel_mask_static
-- Compiling module axi_interconnect_v1_7_16_comparator_sel_mask
-- Compiling module axi_interconnect_v1_7_16_comparator_sel_static
-- Compiling module axi_interconnect_v1_7_16_comparator_sel
-- Compiling module axi_interconnect_v1_7_16_comparator_static
-- Compiling module axi_interconnect_v1_7_16_comparator
-- Compiling module axi_interconnect_v1_7_16_converter_bank
-- Compiling module axi_interconnect_v1_7_16_crossbar_sasd
-- Compiling module axi_interconnect_v1_7_16_crossbar
-- Compiling module axi_interconnect_v1_7_16_data_fifo_bank
-- Compiling module axi_interconnect_v1_7_16_decerr_slave
-- Compiling module axi_interconnect_v1_7_16_fifo_gen
-- Compiling module axi_interconnect_v1_7_16_mux_enc
-- Compiling module axi_interconnect_v1_7_16_mux
-- Compiling module axi_interconnect_v1_7_16_ndeep_srl
-- Compiling module axi_interconnect_v1_7_16_nto1_mux
-- Compiling module axi_interconnect_v1_7_16_protocol_conv_bank
-- Compiling module axi_interconnect_v1_7_16_r_axi3_conv
-- Compiling module axi_interconnect_v1_7_16_r_downsizer
-- Compiling module axi_interconnect_v1_7_16_register_slice_bank
-- Compiling module axi_interconnect_v1_7_16_r_upsizer
-- Compiling module axi_interconnect_v1_7_16_si_transactor
-- Compiling module axi_interconnect_v1_7_16_splitter
-- Compiling module axi_interconnect_v1_7_16_w_axi3_conv
-- Compiling module axi_interconnect_v1_7_16_wdata_mux
-- Compiling module axi_interconnect_v1_7_16_wdata_router
-- Compiling module axi_interconnect_v1_7_16_w_downsizer
-- Compiling module axi_interconnect_v1_7_16_w_upsizer
-- Compiling module axi_interconnect_v1_7_16_axic_sample_cycle_ratio
-- Compiling module axi_interconnect_v1_7_16_axic_sync_clock_converter
-- Compiling module axi_interconnect_v1_7_16_axi_interconnect
-- Compiling module axi_interconnect_v1_7_16_top

Top level modules:
	axi_interconnect_v1_7_16_carry
	axi_interconnect_v1_7_16_comparator_mask_static
	axi_interconnect_v1_7_16_comparator_mask
	axi_interconnect_v1_7_16_comparator_sel_mask_static
	axi_interconnect_v1_7_16_comparator_sel_mask
	axi_interconnect_v1_7_16_top
End time: 15:34:27 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:axi_interconnect_v1_7_16)
==============================================================================

    > Searching for warnings in '.cxl.verilog.axi_interconnect_v1_7_16.axi_interconnect_v1_7_16.lin64.log'...
    > Generating report file '.cxl.verilog.axi_interconnect_v1_7_16.axi_interconnect_v1_7_16.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 85.75 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/polar_v1_0_3'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/polar_v1_0_3'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap polar_v1_0_3 /data11/home/marcuscw/Desktop/Lib/polar_v1_0_3'...
      output file: '/data11/home/marcuscw/Desktop/Lib/polar_v1_0_3/.cxl.verilog.polar_v1_0_3.polar_v1_0_3.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap polar_v1_0_3 /data11/home/marcuscw/Desktop/Lib/polar_v1_0_3'
      return code: '0'

Compiling verilog library 'polar_v1_0_3'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 -L fec_5g_common_v1_1_1 -L polar_v1_0_3 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -sv -svinputport=relaxed -work polar_v1_0_3 -f /data11/home/marcuscw/Desktop/Lib/polar_v1_0_3/.cxl.systemverilog.polar_v1_0_3.polar_v1_0_3.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/polar_v1_0_3/.cxl.verilog.polar_v1_0_3.polar_v1_0_3.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 -L fec_5g_common_v1_1_1 -L polar_v1_0_3 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -sv -svinputport=relaxed -work polar_v1_0_3 -f /data11/home/marcuscw/Desktop/Lib/polar_v1_0_3/.cxl.systemverilog.polar_v1_0_3.polar_v1_0_3.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:polar_v1_0_3)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap polar_v1_0_3 /data11/home/marcuscw/Desktop/Lib/polar_v1_0_3 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:34:27 on Mar 11,2020
vlog -64 -L fec_5g_common_v1_1_1 -L polar_v1_0_3 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -sv -svinputport=relaxed -work polar_v1_0_3 -f /data11/home/marcuscw/Desktop/Lib/polar_v1_0_3/.cxl.systemverilog.polar_v1_0_3.polar_v1_0_3.lin64.cmf 
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(24379): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(24379): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.

Top level modules:
End time: 15:34:29 on Mar 11,2020, Elapsed time: 0:00:02
Errors: 0, Warnings: 71

END_COMPILATION_MESSAGES(questasim:verilog:polar_v1_0_3)
==============================================================================

    > Searching for warnings in '.cxl.verilog.polar_v1_0_3.polar_v1_0_3.lin64.log'...
    > Generating report file '.cxl.verilog.polar_v1_0_3.polar_v1_0_3.lin64.rpt'...

compile_simlib: 0 error(s), 71 warning(s), 85.97 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/v_cresample_v4_0_14'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/v_cresample_v4_0_14'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap v_cresample_v4_0_14 /data11/home/marcuscw/Desktop/Lib/v_cresample_v4_0_14'...
      output file: '/data11/home/marcuscw/Desktop/Lib/v_cresample_v4_0_14/.cxl.vhdl.v_cresample_v4_0_14.v_cresample_v4_0_14.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap v_cresample_v4_0_14 /data11/home/marcuscw/Desktop/Lib/v_cresample_v4_0_14'
      return code: '0'

Compiling vhdl library 'v_cresample_v4_0_14'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work v_cresample_v4_0_14 -f /data11/home/marcuscw/Desktop/Lib/v_cresample_v4_0_14/.cxl.vhdl.v_cresample_v4_0_14.v_cresample_v4_0_14.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/v_cresample_v4_0_14/.cxl.vhdl.v_cresample_v4_0_14.v_cresample_v4_0_14.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work v_cresample_v4_0_14 -f /data11/home/marcuscw/Desktop/Lib/v_cresample_v4_0_14/.cxl.vhdl.v_cresample_v4_0_14.v_cresample_v4_0_14.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:v_cresample_v4_0_14)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap v_cresample_v4_0_14 /data11/home/marcuscw/Desktop/Lib/v_cresample_v4_0_14 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:34:29 on Mar 11,2020
vcom -64 -93 -work v_cresample_v4_0_14 -f /data11/home/marcuscw/Desktop/Lib/v_cresample_v4_0_14/.cxl.vhdl.v_cresample_v4_0_14.v_cresample_v4_0_14.lin64.cmf 
-- Loading package STANDARD
End time: 15:34:31 on Mar 11,2020, Elapsed time: 0:00:02
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:v_cresample_v4_0_14)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.v_cresample_v4_0_14.v_cresample_v4_0_14.lin64.log'...
    > Generating report file '.cxl.vhdl.v_cresample_v4_0_14.v_cresample_v4_0_14.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 86.20 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/lte_3gpp_mimo_encoder_v4_0_14'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/lte_3gpp_mimo_encoder_v4_0_14'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap lte_3gpp_mimo_encoder_v4_0_14 /data11/home/marcuscw/Desktop/Lib/lte_3gpp_mimo_encoder_v4_0_14'...
      output file: '/data11/home/marcuscw/Desktop/Lib/lte_3gpp_mimo_encoder_v4_0_14/.cxl.vhdl.lte_3gpp_mimo_encoder_v4_0_14.lte_3gpp_mimo_encoder_v4_0_14.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap lte_3gpp_mimo_encoder_v4_0_14 /data11/home/marcuscw/Desktop/Lib/lte_3gpp_mimo_encoder_v4_0_14'
      return code: '0'

Compiling vhdl library 'lte_3gpp_mimo_encoder_v4_0_14'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work lte_3gpp_mimo_encoder_v4_0_14 -f /data11/home/marcuscw/Desktop/Lib/lte_3gpp_mimo_encoder_v4_0_14/.cxl.vhdl.lte_3gpp_mimo_encoder_v4_0_14.lte_3gpp_mimo_encoder_v4_0_14.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/lte_3gpp_mimo_encoder_v4_0_14/.cxl.vhdl.lte_3gpp_mimo_encoder_v4_0_14.lte_3gpp_mimo_encoder_v4_0_14.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work lte_3gpp_mimo_encoder_v4_0_14 -f /data11/home/marcuscw/Desktop/Lib/lte_3gpp_mimo_encoder_v4_0_14/.cxl.vhdl.lte_3gpp_mimo_encoder_v4_0_14.lte_3gpp_mimo_encoder_v4_0_14.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:lte_3gpp_mimo_encoder_v4_0_14)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap lte_3gpp_mimo_encoder_v4_0_14 /data11/home/marcuscw/Desktop/Lib/lte_3gpp_mimo_encoder_v4_0_14 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:34:31 on Mar 11,2020
vcom -64 -93 -work lte_3gpp_mimo_encoder_v4_0_14 -f /data11/home/marcuscw/Desktop/Lib/lte_3gpp_mimo_encoder_v4_0_14/.cxl.vhdl.lte_3gpp_mimo_encoder_v4_0_14.lte_3gpp_mimo_encoder_v4_0_14.lin64.cmf 
-- Loading package STANDARD
End time: 15:34:32 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:lte_3gpp_mimo_encoder_v4_0_14)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.lte_3gpp_mimo_encoder_v4_0_14.lte_3gpp_mimo_encoder_v4_0_14.lin64.log'...
    > Generating report file '.cxl.vhdl.lte_3gpp_mimo_encoder_v4_0_14.lte_3gpp_mimo_encoder_v4_0_14.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 86.43 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/etrnic_v1_0_3'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/etrnic_v1_0_3'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap etrnic_v1_0_3 /data11/home/marcuscw/Desktop/Lib/etrnic_v1_0_3'...
      output file: '/data11/home/marcuscw/Desktop/Lib/etrnic_v1_0_3/.cxl.verilog.etrnic_v1_0_3.etrnic_v1_0_3.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap etrnic_v1_0_3 /data11/home/marcuscw/Desktop/Lib/etrnic_v1_0_3'
      return code: '0'

Compiling verilog library 'etrnic_v1_0_3'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work etrnic_v1_0_3 -f /data11/home/marcuscw/Desktop/Lib/etrnic_v1_0_3/.cxl.verilog.etrnic_v1_0_3.etrnic_v1_0_3.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/etrnic_v1_0_3/.cxl.verilog.etrnic_v1_0_3.etrnic_v1_0_3.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work etrnic_v1_0_3 -f /data11/home/marcuscw/Desktop/Lib/etrnic_v1_0_3/.cxl.verilog.etrnic_v1_0_3.etrnic_v1_0_3.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:etrnic_v1_0_3)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap etrnic_v1_0_3 /data11/home/marcuscw/Desktop/Lib/etrnic_v1_0_3 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:34:33 on Mar 11,2020
vlog -64 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -work etrnic_v1_0_3 -f /data11/home/marcuscw/Desktop/Lib/etrnic_v1_0_3/.cxl.verilog.etrnic_v1_0_3.etrnic_v1_0_3.lin64.cmf 
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/etrnic_v1_0/hdl/etrnic_v1_0_rfs.v(64): (vlog-2600) [RDGN] - Redundant digits in numeric literal.

Top level modules:
End time: 15:34:34 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(questasim:verilog:etrnic_v1_0_3)
==============================================================================

    > Searching for warnings in '.cxl.verilog.etrnic_v1_0_3.etrnic_v1_0_3.lin64.log'...
    > Generating report file '.cxl.verilog.etrnic_v1_0_3.etrnic_v1_0_3.lin64.rpt'...

compile_simlib: 0 error(s), 1 warning(s), 86.65 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/axi_sideband_util_v1_0_3'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/axi_sideband_util_v1_0_3'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap axi_sideband_util_v1_0_3 /data11/home/marcuscw/Desktop/Lib/axi_sideband_util_v1_0_3'...
      output file: '/data11/home/marcuscw/Desktop/Lib/axi_sideband_util_v1_0_3/.cxl.verilog.axi_sideband_util_v1_0_3.axi_sideband_util_v1_0_3.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap axi_sideband_util_v1_0_3 /data11/home/marcuscw/Desktop/Lib/axi_sideband_util_v1_0_3'
      return code: '0'

Compiling verilog library 'axi_sideband_util_v1_0_3'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 -L smartconnect_v1_0 -L axi_sideband_util_v1_0_3 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -sv -svinputport=relaxed -work axi_sideband_util_v1_0_3 -f /data11/home/marcuscw/Desktop/Lib/axi_sideband_util_v1_0_3/.cxl.systemverilog.axi_sideband_util_v1_0_3.axi_sideband_util_v1_0_3.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/axi_sideband_util_v1_0_3/.cxl.verilog.axi_sideband_util_v1_0_3.axi_sideband_util_v1_0_3.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 -L smartconnect_v1_0 -L axi_sideband_util_v1_0_3 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -sv -svinputport=relaxed -work axi_sideband_util_v1_0_3 -f /data11/home/marcuscw/Desktop/Lib/axi_sideband_util_v1_0_3/.cxl.systemverilog.axi_sideband_util_v1_0_3.axi_sideband_util_v1_0_3.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:axi_sideband_util_v1_0_3)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap axi_sideband_util_v1_0_3 /data11/home/marcuscw/Desktop/Lib/axi_sideband_util_v1_0_3 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:34:34 on Mar 11,2020
vlog -64 -L smartconnect_v1_0 -L axi_sideband_util_v1_0_3 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -sv -svinputport=relaxed -work axi_sideband_util_v1_0_3 -f /data11/home/marcuscw/Desktop/Lib/axi_sideband_util_v1_0_3/.cxl.systemverilog.axi_sideband_util_v1_0_3.axi_sideband_util_v1_0_3.lin64.cmf 
-- Compiling module axi_sideband_util_v1_0_3_top

Top level modules:
	axi_sideband_util_v1_0_3_top
End time: 15:34:36 on Mar 11,2020, Elapsed time: 0:00:02
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:axi_sideband_util_v1_0_3)
==============================================================================

    > Searching for warnings in '.cxl.verilog.axi_sideband_util_v1_0_3.axi_sideband_util_v1_0_3.lin64.log'...
    > Generating report file '.cxl.verilog.axi_sideband_util_v1_0_3.axi_sideband_util_v1_0_3.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 86.88 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/lte_3gpp_mimo_decoder_v3_0_15'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/lte_3gpp_mimo_decoder_v3_0_15'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap lte_3gpp_mimo_decoder_v3_0_15 /data11/home/marcuscw/Desktop/Lib/lte_3gpp_mimo_decoder_v3_0_15'...
      output file: '/data11/home/marcuscw/Desktop/Lib/lte_3gpp_mimo_decoder_v3_0_15/.cxl.vhdl.lte_3gpp_mimo_decoder_v3_0_15.lte_3gpp_mimo_decoder_v3_0_15.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap lte_3gpp_mimo_decoder_v3_0_15 /data11/home/marcuscw/Desktop/Lib/lte_3gpp_mimo_decoder_v3_0_15'
      return code: '0'

Compiling vhdl library 'lte_3gpp_mimo_decoder_v3_0_15'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work lte_3gpp_mimo_decoder_v3_0_15 -f /data11/home/marcuscw/Desktop/Lib/lte_3gpp_mimo_decoder_v3_0_15/.cxl.vhdl.lte_3gpp_mimo_decoder_v3_0_15.lte_3gpp_mimo_decoder_v3_0_15.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/lte_3gpp_mimo_decoder_v3_0_15/.cxl.vhdl.lte_3gpp_mimo_decoder_v3_0_15.lte_3gpp_mimo_decoder_v3_0_15.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work lte_3gpp_mimo_decoder_v3_0_15 -f /data11/home/marcuscw/Desktop/Lib/lte_3gpp_mimo_decoder_v3_0_15/.cxl.vhdl.lte_3gpp_mimo_decoder_v3_0_15.lte_3gpp_mimo_decoder_v3_0_15.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:lte_3gpp_mimo_decoder_v3_0_15)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap lte_3gpp_mimo_decoder_v3_0_15 /data11/home/marcuscw/Desktop/Lib/lte_3gpp_mimo_decoder_v3_0_15 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:34:36 on Mar 11,2020
vcom -64 -93 -work lte_3gpp_mimo_decoder_v3_0_15 -f /data11/home/marcuscw/Desktop/Lib/lte_3gpp_mimo_decoder_v3_0_15/.cxl.vhdl.lte_3gpp_mimo_decoder_v3_0_15.lte_3gpp_mimo_decoder_v3_0_15.lin64.cmf 
-- Loading package STANDARD
End time: 15:34:38 on Mar 11,2020, Elapsed time: 0:00:02
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:lte_3gpp_mimo_decoder_v3_0_15)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.lte_3gpp_mimo_decoder_v3_0_15.lte_3gpp_mimo_decoder_v3_0_15.lin64.log'...
    > Generating report file '.cxl.vhdl.lte_3gpp_mimo_decoder_v3_0_15.lte_3gpp_mimo_decoder_v3_0_15.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 87.10 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/mdm_v3_2_16'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/mdm_v3_2_16'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap mdm_v3_2_16 /data11/home/marcuscw/Desktop/Lib/mdm_v3_2_16'...
      output file: '/data11/home/marcuscw/Desktop/Lib/mdm_v3_2_16/.cxl.vhdl.mdm_v3_2_16.mdm_v3_2_16.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap mdm_v3_2_16 /data11/home/marcuscw/Desktop/Lib/mdm_v3_2_16'
      return code: '0'

Compiling vhdl library 'mdm_v3_2_16'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work mdm_v3_2_16 -f /data11/home/marcuscw/Desktop/Lib/mdm_v3_2_16/.cxl.vhdl.mdm_v3_2_16.mdm_v3_2_16.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/mdm_v3_2_16/.cxl.vhdl.mdm_v3_2_16.mdm_v3_2_16.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work mdm_v3_2_16 -f /data11/home/marcuscw/Desktop/Lib/mdm_v3_2_16/.cxl.vhdl.mdm_v3_2_16.mdm_v3_2_16.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:mdm_v3_2_16)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap mdm_v3_2_16 /data11/home/marcuscw/Desktop/Lib/mdm_v3_2_16 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:34:38 on Mar 11,2020
vcom -64 -93 -work mdm_v3_2_16 -f /data11/home/marcuscw/Desktop/Lib/mdm_v3_2_16/.cxl.vhdl.mdm_v3_2_16.mdm_v3_2_16.lin64.cmf 
-- Loading package STANDARD
-- Compiling package mdm_funcs
-- Compiling package body mdm_funcs
-- Loading package mdm_funcs
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package mdm_funcs
-- Compiling entity MB_BSCANE2
-- Compiling architecture IMP of MB_BSCANE2
-- Compiling entity MB_BUFG
-- Compiling architecture IMP of MB_BUFG
-- Compiling entity MB_BUFGCTRL
-- Compiling architecture IMP of MB_BUFGCTRL
-- Compiling entity MB_FDRE
-- Compiling architecture IMP of MB_FDRE
-- Compiling entity MB_PLLE2_BASE
-- Compiling architecture IMP of MB_PLLE2_BASE
-- Compiling entity MB_FDC_1
-- Compiling architecture IMP of MB_FDC_1
-- Compiling entity MB_FDRE_1
-- Compiling architecture IMP of MB_FDRE_1
-- Compiling entity MB_SRL16E
-- Compiling architecture IMP of MB_SRL16E
-- Compiling entity MB_FDRSE
-- Compiling architecture IMP of MB_FDRSE
-- Compiling entity MB_MUXCY_XORCY
-- Compiling architecture IMP of MB_MUXCY_XORCY
-- Compiling entity MB_MUXCY
-- Compiling architecture IMP of MB_MUXCY
-- Compiling entity MB_XORCY
-- Compiling architecture IMP of MB_XORCY
-- Compiling entity MB_SRLC32E
-- Compiling architecture IMP of MB_SRLC32E
-- Compiling entity carry_and
-- Compiling architecture IMP of carry_and
-- Compiling entity carry_or_vec
-- Compiling architecture IMP of carry_or_vec
-- Compiling entity carry_or
-- Compiling architecture IMP of carry_or
-- Compiling entity select_bit
-- Compiling architecture IMP of select_bit
-- Compiling entity Arbiter
-- Compiling architecture IMP of Arbiter
-- Compiling entity SRL_FIFO
-- Compiling architecture IMP of SRL_FIFO
-- Compiling entity bus_master
-- Compiling architecture IMP of bus_master
-- Compiling entity JTAG_CONTROL
-- Loading entity SRL_FIFO
-- Compiling architecture IMP of JTAG_CONTROL
-- Compiling entity MDM_Core
-- Compiling architecture IMP of MDM_CORE
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading package ipif_pkg
-- Loading entity axi_lite_ipif
-- Compiling entity MDM
-- Compiling architecture IMP of MDM
End time: 15:34:40 on Mar 11,2020, Elapsed time: 0:00:02
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:mdm_v3_2_16)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.mdm_v3_2_16.mdm_v3_2_16.lin64.log'...
    > Generating report file '.cxl.vhdl.mdm_v3_2_16.mdm_v3_2_16.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 87.33 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/axi_fifo_mm_s_v4_2_1'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/axi_fifo_mm_s_v4_2_1'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap axi_fifo_mm_s_v4_2_1 /data11/home/marcuscw/Desktop/Lib/axi_fifo_mm_s_v4_2_1'...
      output file: '/data11/home/marcuscw/Desktop/Lib/axi_fifo_mm_s_v4_2_1/.cxl.vhdl.axi_fifo_mm_s_v4_2_1.axi_fifo_mm_s_v4_2_1.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap axi_fifo_mm_s_v4_2_1 /data11/home/marcuscw/Desktop/Lib/axi_fifo_mm_s_v4_2_1'
      return code: '0'

Compiling vhdl library 'axi_fifo_mm_s_v4_2_1'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work axi_fifo_mm_s_v4_2_1 -f /data11/home/marcuscw/Desktop/Lib/axi_fifo_mm_s_v4_2_1/.cxl.vhdl.axi_fifo_mm_s_v4_2_1.axi_fifo_mm_s_v4_2_1.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/axi_fifo_mm_s_v4_2_1/.cxl.vhdl.axi_fifo_mm_s_v4_2_1.axi_fifo_mm_s_v4_2_1.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work axi_fifo_mm_s_v4_2_1 -f /data11/home/marcuscw/Desktop/Lib/axi_fifo_mm_s_v4_2_1/.cxl.vhdl.axi_fifo_mm_s_v4_2_1.axi_fifo_mm_s_v4_2_1.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:axi_fifo_mm_s_v4_2_1)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap axi_fifo_mm_s_v4_2_1 /data11/home/marcuscw/Desktop/Lib/axi_fifo_mm_s_v4_2_1 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:34:40 on Mar 11,2020
vcom -64 -93 -work axi_fifo_mm_s_v4_2_1 -f /data11/home/marcuscw/Desktop/Lib/axi_fifo_mm_s_v4_2_1/.cxl.vhdl.axi_fifo_mm_s_v4_2_1.axi_fifo_mm_s_v4_2_1.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling package axi_fifo_mm_s_pkg
-- Compiling package body axi_fifo_mm_s_pkg
-- Loading package axi_fifo_mm_s_pkg
-- Loading package axi_fifo_mm_s_pkg
-- Compiling entity axi_write_fsm
-- Compiling architecture axi_write_fsm_arch of axi_write_fsm
-- Compiling entity axi_write_wrapper
-- Compiling architecture axi_write_wrap_arch of axi_write_wrapper
-- Loading entity axi_write_fsm
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Compiling entity axi_read_fsm
-- Compiling architecture axi_read_fsm_arch of axi_read_fsm
-- Compiling entity axi_read_wrapper
-- Compiling architecture axi_read_wrapper_arch of axi_read_wrapper
-- Loading entity axi_read_fsm
-- Compiling entity axi_wrapper
-- Compiling architecture xilinx of axi_wrapper
-- Loading entity axi_write_wrapper
-- Loading entity axi_read_wrapper
-- Loading package NUMERIC_STD
-- Loading package VCOMPONENTS
-- Compiling entity axis_fg
-- Compiling architecture structure of axis_fg
-- Loading package lib_pkg
-- Loading package ipif_pkg
-- Compiling entity fifo
-- Compiling architecture structure of fifo
-- Loading entity axis_fg
-- Compiling entity ipic2axi_s
-- Compiling architecture beh of ipic2axi_s
-- Loading entity fifo
-- Compiling entity axi_fifo_mm_s
-- Compiling architecture structure of axi_fifo_mm_s
-- Loading entity axi_lite_ipif
-- Loading entity axi_wrapper
-- Loading entity ipic2axi_s
End time: 15:34:41 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:axi_fifo_mm_s_v4_2_1)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.axi_fifo_mm_s_v4_2_1.axi_fifo_mm_s_v4_2_1.lin64.log'...
    > Generating report file '.cxl.vhdl.axi_fifo_mm_s_v4_2_1.axi_fifo_mm_s_v4_2_1.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 87.56 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/fc32_rs_fec_v1_0_10'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/fc32_rs_fec_v1_0_10'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap fc32_rs_fec_v1_0_10 /data11/home/marcuscw/Desktop/Lib/fc32_rs_fec_v1_0_10'...
      output file: '/data11/home/marcuscw/Desktop/Lib/fc32_rs_fec_v1_0_10/.cxl.verilog.fc32_rs_fec_v1_0_10.fc32_rs_fec_v1_0_10.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap fc32_rs_fec_v1_0_10 /data11/home/marcuscw/Desktop/Lib/fc32_rs_fec_v1_0_10'
      return code: '0'

Compiling verilog library 'fc32_rs_fec_v1_0_10'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work fc32_rs_fec_v1_0_10 -f /data11/home/marcuscw/Desktop/Lib/fc32_rs_fec_v1_0_10/.cxl.verilog.fc32_rs_fec_v1_0_10.fc32_rs_fec_v1_0_10.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/fc32_rs_fec_v1_0_10/.cxl.verilog.fc32_rs_fec_v1_0_10.fc32_rs_fec_v1_0_10.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work fc32_rs_fec_v1_0_10 -f /data11/home/marcuscw/Desktop/Lib/fc32_rs_fec_v1_0_10/.cxl.verilog.fc32_rs_fec_v1_0_10.fc32_rs_fec_v1_0_10.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:fc32_rs_fec_v1_0_10)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap fc32_rs_fec_v1_0_10 /data11/home/marcuscw/Desktop/Lib/fc32_rs_fec_v1_0_10 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:34:42 on Mar 11,2020
vlog -64 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -work fc32_rs_fec_v1_0_10 -f /data11/home/marcuscw/Desktop/Lib/fc32_rs_fec_v1_0_10/.cxl.verilog.fc32_rs_fec_v1_0_10.fc32_rs_fec_v1_0_10.lin64.cmf 

Top level modules:
End time: 15:34:43 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:fc32_rs_fec_v1_0_10)
==============================================================================

    > Searching for warnings in '.cxl.verilog.fc32_rs_fec_v1_0_10.fc32_rs_fec_v1_0_10.lin64.log'...
    > Generating report file '.cxl.verilog.fc32_rs_fec_v1_0_10.fc32_rs_fec_v1_0_10.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 87.78 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/axi_bram_ctrl_v4_0_14'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/axi_bram_ctrl_v4_0_14'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap axi_bram_ctrl_v4_0_14 /data11/home/marcuscw/Desktop/Lib/axi_bram_ctrl_v4_0_14'...
      output file: '/data11/home/marcuscw/Desktop/Lib/axi_bram_ctrl_v4_0_14/.cxl.vhdl.axi_bram_ctrl_v4_0_14.axi_bram_ctrl_v4_0_14.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap axi_bram_ctrl_v4_0_14 /data11/home/marcuscw/Desktop/Lib/axi_bram_ctrl_v4_0_14'
      return code: '0'

Compiling vhdl library 'axi_bram_ctrl_v4_0_14'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work axi_bram_ctrl_v4_0_14 -f /data11/home/marcuscw/Desktop/Lib/axi_bram_ctrl_v4_0_14/.cxl.vhdl.axi_bram_ctrl_v4_0_14.axi_bram_ctrl_v4_0_14.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/axi_bram_ctrl_v4_0_14/.cxl.vhdl.axi_bram_ctrl_v4_0_14.axi_bram_ctrl_v4_0_14.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work axi_bram_ctrl_v4_0_14 -f /data11/home/marcuscw/Desktop/Lib/axi_bram_ctrl_v4_0_14/.cxl.vhdl.axi_bram_ctrl_v4_0_14.axi_bram_ctrl_v4_0_14.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:axi_bram_ctrl_v4_0_14)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap axi_bram_ctrl_v4_0_14 /data11/home/marcuscw/Desktop/Lib/axi_bram_ctrl_v4_0_14 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:34:44 on Mar 11,2020
vcom -64 -93 -work axi_bram_ctrl_v4_0_14 -f /data11/home/marcuscw/Desktop/Lib/axi_bram_ctrl_v4_0_14/.cxl.vhdl.axi_bram_ctrl_v4_0_14.axi_bram_ctrl_v4_0_14.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity SRL_FIFO
-- Compiling architecture IMP of SRL_FIFO
-- Compiling package axi_bram_ctrl_funcs
-- Loading package NUMERIC_STD
-- Compiling package body axi_bram_ctrl_funcs
-- Loading package axi_bram_ctrl_funcs
-- Compiling package coregen_comp_defs
-- Compiling entity axi_lite_if
-- Compiling architecture IMP of axi_lite_if
-- Compiling entity checkbit_handler_64
-- Compiling architecture IMP of checkbit_handler_64
-- Compiling entity checkbit_handler
-- Compiling architecture IMP of checkbit_handler
-- Compiling entity Correct_One_Bit_64
-- Compiling architecture IMP of Correct_One_Bit_64
-- Compiling entity Correct_One_Bit
-- Compiling architecture IMP of Correct_One_Bit
-- Compiling entity XOR18
-- Compiling architecture IMP of XOR18
-- Compiling entity Parity
-- Compiling architecture IMP of Parity
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity ecc_gen
-- Compiling architecture trans of ecc_gen
-- Loading entity axi_lite_if
-- Loading package axi_bram_ctrl_funcs
-- Compiling entity lite_ecc_reg
-- Compiling architecture implementation of lite_ecc_reg
-- Loading entity lite_ecc_reg
-- Loading entity Parity
-- Loading entity checkbit_handler
-- Loading entity Correct_One_Bit
-- Loading entity ecc_gen
-- Compiling entity axi_lite
-- Compiling architecture implementation of axi_lite
-- Compiling entity sng_port_arb
-- Compiling architecture implementation of sng_port_arb
-- Compiling entity ua_narrow
-- Compiling architecture implementation of ua_narrow
-- Compiling entity wrap_brst
-- Compiling architecture implementation of wrap_brst
-- Loading entity wrap_brst
-- Loading entity ua_narrow
-- Loading entity checkbit_handler_64
-- Loading entity Correct_One_Bit_64
-- Compiling entity rd_chnl
-- Compiling architecture implementation of rd_chnl
-- Loading entity SRL_FIFO
-- Compiling entity wr_chnl
-- Compiling architecture implementation of wr_chnl
-- Loading entity sng_port_arb
-- Loading entity wr_chnl
-- Loading entity rd_chnl
-- Compiling entity full_axi
-- Compiling architecture implementation of full_axi
-- Loading entity axi_lite
-- Loading entity full_axi
-- Compiling entity axi_bram_ctrl_top
-- Compiling architecture implementation of axi_bram_ctrl_top
-- Loading package VCOMPONENTS
-- Loading entity axi_bram_ctrl_top
-- Compiling entity axi_bram_ctrl
-- Compiling architecture implementation of axi_bram_ctrl
-- Loading package vl_types
-- Loading entity blk_mem_gen_v8_3_6
End time: 15:34:45 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:axi_bram_ctrl_v4_0_14)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.axi_bram_ctrl_v4_0_14.axi_bram_ctrl_v4_0_14.lin64.log'...
    > Generating report file '.cxl.vhdl.axi_bram_ctrl_v4_0_14.axi_bram_ctrl_v4_0_14.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 88.01 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/axis_data_fifo_v2_0_1'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/axis_data_fifo_v2_0_1'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap axis_data_fifo_v2_0_1 /data11/home/marcuscw/Desktop/Lib/axis_data_fifo_v2_0_1'...
      output file: '/data11/home/marcuscw/Desktop/Lib/axis_data_fifo_v2_0_1/.cxl.verilog.axis_data_fifo_v2_0_1.axis_data_fifo_v2_0_1.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap axis_data_fifo_v2_0_1 /data11/home/marcuscw/Desktop/Lib/axis_data_fifo_v2_0_1'
      return code: '0'

Compiling verilog library 'axis_data_fifo_v2_0_1'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work axis_data_fifo_v2_0_1 -f /data11/home/marcuscw/Desktop/Lib/axis_data_fifo_v2_0_1/.cxl.verilog.axis_data_fifo_v2_0_1.axis_data_fifo_v2_0_1.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/axis_data_fifo_v2_0_1/.cxl.verilog.axis_data_fifo_v2_0_1.axis_data_fifo_v2_0_1.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work axis_data_fifo_v2_0_1 -f /data11/home/marcuscw/Desktop/Lib/axis_data_fifo_v2_0_1/.cxl.verilog.axis_data_fifo_v2_0_1.axis_data_fifo_v2_0_1.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:axis_data_fifo_v2_0_1)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap axis_data_fifo_v2_0_1 /data11/home/marcuscw/Desktop/Lib/axis_data_fifo_v2_0_1 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:34:46 on Mar 11,2020
vlog -64 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -work axis_data_fifo_v2_0_1 -f /data11/home/marcuscw/Desktop/Lib/axis_data_fifo_v2_0_1/.cxl.verilog.axis_data_fifo_v2_0_1.axis_data_fifo_v2_0_1.lin64.cmf 
-- Compiling module axis_data_fifo_v2_0_1_top

Top level modules:
	axis_data_fifo_v2_0_1_top
End time: 15:34:46 on Mar 11,2020, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:axis_data_fifo_v2_0_1)
==============================================================================

    > Searching for warnings in '.cxl.verilog.axis_data_fifo_v2_0_1.axis_data_fifo_v2_0_1.lin64.log'...
    > Generating report file '.cxl.verilog.axis_data_fifo_v2_0_1.axis_data_fifo_v2_0_1.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 88.24 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/flexo_100g_rs_fec_v1_0_10'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/flexo_100g_rs_fec_v1_0_10'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap flexo_100g_rs_fec_v1_0_10 /data11/home/marcuscw/Desktop/Lib/flexo_100g_rs_fec_v1_0_10'...
      output file: '/data11/home/marcuscw/Desktop/Lib/flexo_100g_rs_fec_v1_0_10/.cxl.verilog.flexo_100g_rs_fec_v1_0_10.flexo_100g_rs_fec_v1_0_10.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap flexo_100g_rs_fec_v1_0_10 /data11/home/marcuscw/Desktop/Lib/flexo_100g_rs_fec_v1_0_10'
      return code: '0'

Compiling verilog library 'flexo_100g_rs_fec_v1_0_10'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work flexo_100g_rs_fec_v1_0_10 -f /data11/home/marcuscw/Desktop/Lib/flexo_100g_rs_fec_v1_0_10/.cxl.verilog.flexo_100g_rs_fec_v1_0_10.flexo_100g_rs_fec_v1_0_10.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/flexo_100g_rs_fec_v1_0_10/.cxl.verilog.flexo_100g_rs_fec_v1_0_10.flexo_100g_rs_fec_v1_0_10.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work flexo_100g_rs_fec_v1_0_10 -f /data11/home/marcuscw/Desktop/Lib/flexo_100g_rs_fec_v1_0_10/.cxl.verilog.flexo_100g_rs_fec_v1_0_10.flexo_100g_rs_fec_v1_0_10.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:flexo_100g_rs_fec_v1_0_10)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap flexo_100g_rs_fec_v1_0_10 /data11/home/marcuscw/Desktop/Lib/flexo_100g_rs_fec_v1_0_10 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:34:47 on Mar 11,2020
vlog -64 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -work flexo_100g_rs_fec_v1_0_10 -f /data11/home/marcuscw/Desktop/Lib/flexo_100g_rs_fec_v1_0_10/.cxl.verilog.flexo_100g_rs_fec_v1_0_10.flexo_100g_rs_fec_v1_0_10.lin64.cmf 
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/flexo_100g_rs_fec_v1_0/hdl/flexo_100g_rs_fec_v1_0_vl_rfs.v(64): (vlog-2263) Redefinition of macro: <protected>.

Top level modules:
End time: 15:34:49 on Mar 11,2020, Elapsed time: 0:00:02
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(questasim:verilog:flexo_100g_rs_fec_v1_0_10)
==============================================================================

    > Searching for warnings in '.cxl.verilog.flexo_100g_rs_fec_v1_0_10.flexo_100g_rs_fec_v1_0_10.lin64.log'...
    > Generating report file '.cxl.verilog.flexo_100g_rs_fec_v1_0_10.flexo_100g_rs_fec_v1_0_10.lin64.rpt'...

compile_simlib: 0 error(s), 1 warning(s), 88.46 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/ieee802d3_rs_fec_v2_0_4'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/ieee802d3_rs_fec_v2_0_4'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap ieee802d3_rs_fec_v2_0_4 /data11/home/marcuscw/Desktop/Lib/ieee802d3_rs_fec_v2_0_4'...
      output file: '/data11/home/marcuscw/Desktop/Lib/ieee802d3_rs_fec_v2_0_4/.cxl.verilog.ieee802d3_rs_fec_v2_0_4.ieee802d3_rs_fec_v2_0_4.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap ieee802d3_rs_fec_v2_0_4 /data11/home/marcuscw/Desktop/Lib/ieee802d3_rs_fec_v2_0_4'
      return code: '0'

Compiling verilog library 'ieee802d3_rs_fec_v2_0_4'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work ieee802d3_rs_fec_v2_0_4 -f /data11/home/marcuscw/Desktop/Lib/ieee802d3_rs_fec_v2_0_4/.cxl.verilog.ieee802d3_rs_fec_v2_0_4.ieee802d3_rs_fec_v2_0_4.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/ieee802d3_rs_fec_v2_0_4/.cxl.verilog.ieee802d3_rs_fec_v2_0_4.ieee802d3_rs_fec_v2_0_4.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work ieee802d3_rs_fec_v2_0_4 -f /data11/home/marcuscw/Desktop/Lib/ieee802d3_rs_fec_v2_0_4/.cxl.verilog.ieee802d3_rs_fec_v2_0_4.ieee802d3_rs_fec_v2_0_4.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:ieee802d3_rs_fec_v2_0_4)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap ieee802d3_rs_fec_v2_0_4 /data11/home/marcuscw/Desktop/Lib/ieee802d3_rs_fec_v2_0_4 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:34:50 on Mar 11,2020
vlog -64 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -work ieee802d3_rs_fec_v2_0_4 -f /data11/home/marcuscw/Desktop/Lib/ieee802d3_rs_fec_v2_0_4/.cxl.verilog.ieee802d3_rs_fec_v2_0_4.ieee802d3_rs_fec_v2_0_4.lin64.cmf 

Top level modules:
End time: 15:34:54 on Mar 11,2020, Elapsed time: 0:00:04
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:ieee802d3_rs_fec_v2_0_4)
==============================================================================

    > Searching for warnings in '.cxl.verilog.ieee802d3_rs_fec_v2_0_4.ieee802d3_rs_fec_v2_0_4.lin64.log'...
    > Generating report file '.cxl.verilog.ieee802d3_rs_fec_v2_0_4.ieee802d3_rs_fec_v2_0_4.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 88.69 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/axi_mmu_v2_1_17'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/axi_mmu_v2_1_17'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap axi_mmu_v2_1_17 /data11/home/marcuscw/Desktop/Lib/axi_mmu_v2_1_17'...
      output file: '/data11/home/marcuscw/Desktop/Lib/axi_mmu_v2_1_17/.cxl.verilog.axi_mmu_v2_1_17.axi_mmu_v2_1_17.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap axi_mmu_v2_1_17 /data11/home/marcuscw/Desktop/Lib/axi_mmu_v2_1_17'
      return code: '0'

Compiling verilog library 'axi_mmu_v2_1_17'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work axi_mmu_v2_1_17 -f /data11/home/marcuscw/Desktop/Lib/axi_mmu_v2_1_17/.cxl.verilog.axi_mmu_v2_1_17.axi_mmu_v2_1_17.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/axi_mmu_v2_1_17/.cxl.verilog.axi_mmu_v2_1_17.axi_mmu_v2_1_17.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work axi_mmu_v2_1_17 -f /data11/home/marcuscw/Desktop/Lib/axi_mmu_v2_1_17/.cxl.verilog.axi_mmu_v2_1_17.axi_mmu_v2_1_17.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:axi_mmu_v2_1_17)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap axi_mmu_v2_1_17 /data11/home/marcuscw/Desktop/Lib/axi_mmu_v2_1_17 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:34:55 on Mar 11,2020
vlog -64 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -work axi_mmu_v2_1_17 -f /data11/home/marcuscw/Desktop/Lib/axi_mmu_v2_1_17/.cxl.verilog.axi_mmu_v2_1_17.axi_mmu_v2_1_17.lin64.cmf 
-- Compiling module axi_mmu_v2_1_17_addr_decoder
-- Compiling module axi_mmu_v2_1_17_decerr_slave
-- Compiling module axi_mmu_v2_1_17_top

Top level modules:
	axi_mmu_v2_1_17_top
End time: 15:34:56 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:axi_mmu_v2_1_17)
==============================================================================

    > Searching for warnings in '.cxl.verilog.axi_mmu_v2_1_17.axi_mmu_v2_1_17.lin64.log'...
    > Generating report file '.cxl.verilog.axi_mmu_v2_1_17.axi_mmu_v2_1_17.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 88.91 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/iomodule_v3_0'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/iomodule_v3_0'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap iomodule_v3_0 /data11/home/marcuscw/Desktop/Lib/iomodule_v3_0'...
      output file: '/data11/home/marcuscw/Desktop/Lib/iomodule_v3_0/.cxl.vhdl.iomodule_v3_0.iomodule_v3_0.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap iomodule_v3_0 /data11/home/marcuscw/Desktop/Lib/iomodule_v3_0'
      return code: '0'

Compiling vhdl library 'iomodule_v3_0'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work iomodule_v3_0 -f /data11/home/marcuscw/Desktop/Lib/iomodule_v3_0/.cxl.vhdl.iomodule_v3_0.iomodule_v3_0.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/iomodule_v3_0/.cxl.vhdl.iomodule_v3_0.iomodule_v3_0.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work iomodule_v3_0 -f /data11/home/marcuscw/Desktop/Lib/iomodule_v3_0/.cxl.vhdl.iomodule_v3_0.iomodule_v3_0.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:iomodule_v3_0)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap iomodule_v3_0 /data11/home/marcuscw/Desktop/Lib/iomodule_v3_0 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:34:56 on Mar 11,2020
vcom -64 -93 -work iomodule_v3_0 -f /data11/home/marcuscw/Desktop/Lib/iomodule_v3_0/.cxl.vhdl.iomodule_v3_0.iomodule_v3_0.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity XIL_SRL16E
-- Compiling architecture IMP of XIL_SRL16E
-- Compiling entity XIL_SRLC16E
-- Compiling architecture IMP of XIL_SRLC16E
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity pselect_mask
-- Compiling architecture imp of pselect_mask
-- Compiling entity Divide_part
-- Compiling architecture VHDL_RTL of Divide_part
-- Compiling entity FIT_Module
-- Compiling architecture VHDL_RTL of FIT_Module
-- Compiling entity GPI_Module
-- Compiling architecture IMP of GPI_Module
-- Compiling entity GPO_Module
-- Compiling architecture IMP of GPO_Module
-- Compiling entity intr_ctrl
-- Compiling architecture IMP of intr_ctrl
-- Compiling entity PIT_Module
-- Compiling architecture IMP of PIT_Module
-- Compiling entity Uart_Control_Status
-- Compiling architecture IMP of Uart_Control_Status
-- Compiling entity UART_Receive
-- Compiling architecture IMP of UART_Receive
-- Compiling entity UART_Transmit
-- Compiling architecture IMP of UART_Transmit
-- Compiling entity Iomodule_core
-- Compiling architecture IMP of iomodule_core
-- Loading entity Iomodule_core
-- Loading entity pselect_mask
-- Compiling entity iomodule
-- Compiling architecture IMP of iomodule
End time: 15:34:57 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:iomodule_v3_0)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.iomodule_v3_0.iomodule_v3_0.lin64.log'...
    > Generating report file '.cxl.vhdl.iomodule_v3_0.iomodule_v3_0.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 89.14 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/lmb_bram_if_cntlr_v4_0'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/lmb_bram_if_cntlr_v4_0'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap lmb_bram_if_cntlr_v4_0 /data11/home/marcuscw/Desktop/Lib/lmb_bram_if_cntlr_v4_0'...
      output file: '/data11/home/marcuscw/Desktop/Lib/lmb_bram_if_cntlr_v4_0/.cxl.vhdl.lmb_bram_if_cntlr_v4_0.lmb_bram_if_cntlr_v4_0.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap lmb_bram_if_cntlr_v4_0 /data11/home/marcuscw/Desktop/Lib/lmb_bram_if_cntlr_v4_0'
      return code: '0'

Compiling vhdl library 'lmb_bram_if_cntlr_v4_0'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work lmb_bram_if_cntlr_v4_0 -f /data11/home/marcuscw/Desktop/Lib/lmb_bram_if_cntlr_v4_0/.cxl.vhdl.lmb_bram_if_cntlr_v4_0.lmb_bram_if_cntlr_v4_0.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/lmb_bram_if_cntlr_v4_0/.cxl.vhdl.lmb_bram_if_cntlr_v4_0.lmb_bram_if_cntlr_v4_0.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work lmb_bram_if_cntlr_v4_0 -f /data11/home/marcuscw/Desktop/Lib/lmb_bram_if_cntlr_v4_0/.cxl.vhdl.lmb_bram_if_cntlr_v4_0.lmb_bram_if_cntlr_v4_0.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:lmb_bram_if_cntlr_v4_0)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap lmb_bram_if_cntlr_v4_0 /data11/home/marcuscw/Desktop/Lib/lmb_bram_if_cntlr_v4_0 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:34:58 on Mar 11,2020
vcom -64 -93 -work lmb_bram_if_cntlr_v4_0 -f /data11/home/marcuscw/Desktop/Lib/lmb_bram_if_cntlr_v4_0/.cxl.vhdl.lmb_bram_if_cntlr_v4_0.lmb_bram_if_cntlr_v4_0.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling package lmb_bram_if_funcs
-- Loading package NUMERIC_STD
-- Compiling package body lmb_bram_if_funcs
-- Loading package lmb_bram_if_funcs
-- Loading package lmb_bram_if_funcs
-- Compiling entity MB_LUT6
-- Compiling architecture IMP of MB_LUT6
-- Compiling entity MB_MUXCY
-- Compiling architecture IMP of MB_MUXCY
-- Compiling entity MB_XORCY
-- Compiling architecture IMP of MB_XORCY
-- Compiling entity MB_MUXF7
-- Compiling architecture IMP of MB_MUXF7
-- Compiling entity MB_MUXF8
-- Compiling architecture IMP of MB_MUXF8
-- Compiling entity MB_FDRE
-- Compiling architecture IMP of MB_FDRE
-- Compiling entity XOR18
-- Compiling architecture IMP of XOR18
-- Compiling entity Parity
-- Compiling architecture IMP of Parity
-- Compiling entity ParityEnable
-- Compiling architecture IMP of ParityEnable
-- Compiling entity checkbit_handler
-- Compiling architecture IMP of checkbit_handler
-- Compiling entity Correct_One_Bit
-- Compiling architecture IMP of Correct_One_Bit
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity pselect_mask
-- Compiling architecture imp of pselect_mask
-- Compiling entity axi_interface
-- Compiling architecture IMP of axi_interface
-- Compiling entity lmb_mux
-- Compiling architecture imp of lmb_mux
-- Compiling entity lmb_bram_if_cntlr
-- Compiling architecture imp of lmb_bram_if_cntlr
End time: 15:34:59 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:lmb_bram_if_cntlr_v4_0)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.lmb_bram_if_cntlr_v4_0.lmb_bram_if_cntlr_v4_0.lin64.log'...
    > Generating report file '.cxl.vhdl.lmb_bram_if_cntlr_v4_0.lmb_bram_if_cntlr_v4_0.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 89.37 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/lmb_v10_v3_0'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/lmb_v10_v3_0'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap lmb_v10_v3_0 /data11/home/marcuscw/Desktop/Lib/lmb_v10_v3_0'...
      output file: '/data11/home/marcuscw/Desktop/Lib/lmb_v10_v3_0/.cxl.vhdl.lmb_v10_v3_0.lmb_v10_v3_0.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap lmb_v10_v3_0 /data11/home/marcuscw/Desktop/Lib/lmb_v10_v3_0'
      return code: '0'

Compiling vhdl library 'lmb_v10_v3_0'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work lmb_v10_v3_0 -f /data11/home/marcuscw/Desktop/Lib/lmb_v10_v3_0/.cxl.vhdl.lmb_v10_v3_0.lmb_v10_v3_0.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/lmb_v10_v3_0/.cxl.vhdl.lmb_v10_v3_0.lmb_v10_v3_0.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work lmb_v10_v3_0 -f /data11/home/marcuscw/Desktop/Lib/lmb_v10_v3_0/.cxl.vhdl.lmb_v10_v3_0.lmb_v10_v3_0.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:lmb_v10_v3_0)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap lmb_v10_v3_0 /data11/home/marcuscw/Desktop/Lib/lmb_v10_v3_0 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:35:00 on Mar 11,2020
vcom -64 -93 -work lmb_v10_v3_0 -f /data11/home/marcuscw/Desktop/Lib/lmb_v10_v3_0/.cxl.vhdl.lmb_v10_v3_0.lmb_v10_v3_0.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity lmb_v10
-- Compiling architecture IMP of lmb_v10
End time: 15:35:01 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:lmb_v10_v3_0)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.lmb_v10_v3_0.lmb_v10_v3_0.lin64.log'...
    > Generating report file '.cxl.vhdl.lmb_v10_v3_0.lmb_v10_v3_0.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 89.59 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/axi_lite_ipif_v3_0'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/axi_lite_ipif_v3_0'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap axi_lite_ipif_v3_0 /data11/home/marcuscw/Desktop/Lib/axi_lite_ipif_v3_0'...
      output file: '/data11/home/marcuscw/Desktop/Lib/axi_lite_ipif_v3_0/.cxl.vhdl.axi_lite_ipif_v3_0.axi_lite_ipif_v3_0.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap axi_lite_ipif_v3_0 /data11/home/marcuscw/Desktop/Lib/axi_lite_ipif_v3_0'
      return code: '0'

Compiling vhdl library 'axi_lite_ipif_v3_0'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work axi_lite_ipif_v3_0 -f /data11/home/marcuscw/Desktop/Lib/axi_lite_ipif_v3_0/.cxl.vhdl.axi_lite_ipif_v3_0.axi_lite_ipif_v3_0.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/axi_lite_ipif_v3_0/.cxl.vhdl.axi_lite_ipif_v3_0.axi_lite_ipif_v3_0.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work axi_lite_ipif_v3_0 -f /data11/home/marcuscw/Desktop/Lib/axi_lite_ipif_v3_0/.cxl.vhdl.axi_lite_ipif_v3_0.axi_lite_ipif_v3_0.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:axi_lite_ipif_v3_0)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap axi_lite_ipif_v3_0 /data11/home/marcuscw/Desktop/Lib/axi_lite_ipif_v3_0 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:35:01 on Mar 11,2020
vcom -64 -93 -work axi_lite_ipif_v3_0 -f /data11/home/marcuscw/Desktop/Lib/axi_lite_ipif_v3_0/.cxl.vhdl.axi_lite_ipif_v3_0.axi_lite_ipif_v3_0.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling package ipif_pkg
-- Compiling package body ipif_pkg
-- Loading package ipif_pkg
-- Compiling entity pselect_f
-- Compiling architecture imp of pselect_f
-- Loading package NUMERIC_STD
-- Loading package ipif_pkg
-- Compiling entity address_decoder
-- Compiling architecture IMP of address_decoder
-- Loading entity pselect_f
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Compiling entity slave_attachment
-- Compiling architecture imp of slave_attachment
-- Loading entity address_decoder
-- Compiling entity axi_lite_ipif
-- Compiling architecture imp of axi_lite_ipif
-- Loading entity slave_attachment
End time: 15:35:02 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:axi_lite_ipif_v3_0)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.axi_lite_ipif_v3_0.axi_lite_ipif_v3_0.lin64.log'...
    > Generating report file '.cxl.vhdl.axi_lite_ipif_v3_0.axi_lite_ipif_v3_0.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 89.82 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/mdm_v3_2'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/mdm_v3_2'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap mdm_v3_2 /data11/home/marcuscw/Desktop/Lib/mdm_v3_2'...
      output file: '/data11/home/marcuscw/Desktop/Lib/mdm_v3_2/.cxl.vhdl.mdm_v3_2.mdm_v3_2.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap mdm_v3_2 /data11/home/marcuscw/Desktop/Lib/mdm_v3_2'
      return code: '0'

Compiling vhdl library 'mdm_v3_2'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work mdm_v3_2 -f /data11/home/marcuscw/Desktop/Lib/mdm_v3_2/.cxl.vhdl.mdm_v3_2.mdm_v3_2.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/mdm_v3_2/.cxl.vhdl.mdm_v3_2.mdm_v3_2.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work mdm_v3_2 -f /data11/home/marcuscw/Desktop/Lib/mdm_v3_2/.cxl.vhdl.mdm_v3_2.mdm_v3_2.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:mdm_v3_2)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap mdm_v3_2 /data11/home/marcuscw/Desktop/Lib/mdm_v3_2 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:35:02 on Mar 11,2020
vcom -64 -93 -work mdm_v3_2 -f /data11/home/marcuscw/Desktop/Lib/mdm_v3_2/.cxl.vhdl.mdm_v3_2.mdm_v3_2.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity carry_and
-- Compiling architecture IMP of carry_and
-- Compiling entity carry_or_vec
-- Compiling architecture IMP of carry_or_vec
-- Compiling entity carry_or
-- Compiling architecture IMP of carry_or
-- Compiling entity select_bit
-- Compiling architecture IMP of select_bit
-- Compiling entity Arbiter
-- Compiling architecture IMP of Arbiter
-- Compiling entity SRL_FIFO
-- Compiling architecture IMP of SRL_FIFO
-- Compiling entity bus_master
-- Compiling architecture IMP of bus_master
-- Compiling entity JTAG_CONTROL
-- Loading entity SRL_FIFO
-- Compiling architecture IMP of JTAG_CONTROL
-- Compiling entity MDM_Core
-- Compiling architecture IMP of MDM_CORE
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading package ipif_pkg
-- Loading entity axi_lite_ipif
-- Compiling entity MDM
-- Compiling architecture IMP of MDM
End time: 15:35:04 on Mar 11,2020, Elapsed time: 0:00:02
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:mdm_v3_2)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.mdm_v3_2.mdm_v3_2.lin64.log'...
    > Generating report file '.cxl.vhdl.mdm_v3_2.mdm_v3_2.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 90.05 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/microblaze_mcs_v2_3_6'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/microblaze_mcs_v2_3_6'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap microblaze_mcs_v2_3_6 /data11/home/marcuscw/Desktop/Lib/microblaze_mcs_v2_3_6'...
      output file: '/data11/home/marcuscw/Desktop/Lib/microblaze_mcs_v2_3_6/.cxl.vhdl.microblaze_mcs_v2_3_6.microblaze_mcs_v2_3_6.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap microblaze_mcs_v2_3_6 /data11/home/marcuscw/Desktop/Lib/microblaze_mcs_v2_3_6'
      return code: '0'

Compiling vhdl library 'microblaze_mcs_v2_3_6'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work microblaze_mcs_v2_3_6 -f /data11/home/marcuscw/Desktop/Lib/microblaze_mcs_v2_3_6/.cxl.vhdl.microblaze_mcs_v2_3_6.microblaze_mcs_v2_3_6.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/microblaze_mcs_v2_3_6/.cxl.vhdl.microblaze_mcs_v2_3_6.microblaze_mcs_v2_3_6.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work microblaze_mcs_v2_3_6 -f /data11/home/marcuscw/Desktop/Lib/microblaze_mcs_v2_3_6/.cxl.vhdl.microblaze_mcs_v2_3_6.microblaze_mcs_v2_3_6.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:microblaze_mcs_v2_3_6)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap microblaze_mcs_v2_3_6 /data11/home/marcuscw/Desktop/Lib/microblaze_mcs_v2_3_6 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:35:04 on Mar 11,2020
vcom -64 -93 -work microblaze_mcs_v2_3_6 -f /data11/home/marcuscw/Desktop/Lib/microblaze_mcs_v2_3_6/.cxl.vhdl.microblaze_mcs_v2_3_6.microblaze_mcs_v2_3_6.lin64.cmf 
-- Loading package STANDARD
End time: 15:35:06 on Mar 11,2020, Elapsed time: 0:00:02
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:microblaze_mcs_v2_3_6)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.microblaze_mcs_v2_3_6.microblaze_mcs_v2_3_6.lin64.log'...
    > Generating report file '.cxl.vhdl.microblaze_mcs_v2_3_6.microblaze_mcs_v2_3_6.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 90.27 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/ernic_v1_0_1'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/ernic_v1_0_1'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap ernic_v1_0_1 /data11/home/marcuscw/Desktop/Lib/ernic_v1_0_1'...
      output file: '/data11/home/marcuscw/Desktop/Lib/ernic_v1_0_1/.cxl.verilog.ernic_v1_0_1.ernic_v1_0_1.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap ernic_v1_0_1 /data11/home/marcuscw/Desktop/Lib/ernic_v1_0_1'
      return code: '0'

Compiling verilog library 'ernic_v1_0_1'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 -L ernic_v1_0_1 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -sv -svinputport=relaxed -work ernic_v1_0_1 -f /data11/home/marcuscw/Desktop/Lib/ernic_v1_0_1/.cxl.systemverilog.ernic_v1_0_1.ernic_v1_0_1.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/ernic_v1_0_1/.cxl.verilog.ernic_v1_0_1.ernic_v1_0_1.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 -L ernic_v1_0_1 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -sv -svinputport=relaxed -work ernic_v1_0_1 -f /data11/home/marcuscw/Desktop/Lib/ernic_v1_0_1/.cxl.systemverilog.ernic_v1_0_1.ernic_v1_0_1.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:ernic_v1_0_1)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap ernic_v1_0_1 /data11/home/marcuscw/Desktop/Lib/ernic_v1_0_1 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:35:06 on Mar 11,2020
vlog -64 -L ernic_v1_0_1 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -sv -svinputport=relaxed -work ernic_v1_0_1 -f /data11/home/marcuscw/Desktop/Lib/ernic_v1_0_1/.cxl.systemverilog.ernic_v1_0_1.ernic_v1_0_1.lin64.cmf 
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/ernic_v1_0/hdl/ernic_v1_0_rfs.sv(64): (vlog-2600) [RDGN] - Redundant digits in numeric literal.

Top level modules:
End time: 15:35:07 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(questasim:verilog:ernic_v1_0_1)
==============================================================================

    > Searching for warnings in '.cxl.verilog.ernic_v1_0_1.ernic_v1_0_1.lin64.log'...
    > Generating report file '.cxl.verilog.ernic_v1_0_1.ernic_v1_0_1.lin64.rpt'...

compile_simlib: 0 error(s), 1 warning(s), 90.50 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/ieee802d3_50g_rs_fec_v2_0_0'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/ieee802d3_50g_rs_fec_v2_0_0'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap ieee802d3_50g_rs_fec_v2_0_0 /data11/home/marcuscw/Desktop/Lib/ieee802d3_50g_rs_fec_v2_0_0'...
      output file: '/data11/home/marcuscw/Desktop/Lib/ieee802d3_50g_rs_fec_v2_0_0/.cxl.verilog.ieee802d3_50g_rs_fec_v2_0_0.ieee802d3_50g_rs_fec_v2_0_0.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap ieee802d3_50g_rs_fec_v2_0_0 /data11/home/marcuscw/Desktop/Lib/ieee802d3_50g_rs_fec_v2_0_0'
      return code: '0'

Compiling verilog library 'ieee802d3_50g_rs_fec_v2_0_0'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work ieee802d3_50g_rs_fec_v2_0_0 -f /data11/home/marcuscw/Desktop/Lib/ieee802d3_50g_rs_fec_v2_0_0/.cxl.verilog.ieee802d3_50g_rs_fec_v2_0_0.ieee802d3_50g_rs_fec_v2_0_0.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/ieee802d3_50g_rs_fec_v2_0_0/.cxl.verilog.ieee802d3_50g_rs_fec_v2_0_0.ieee802d3_50g_rs_fec_v2_0_0.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work ieee802d3_50g_rs_fec_v2_0_0 -f /data11/home/marcuscw/Desktop/Lib/ieee802d3_50g_rs_fec_v2_0_0/.cxl.verilog.ieee802d3_50g_rs_fec_v2_0_0.ieee802d3_50g_rs_fec_v2_0_0.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:ieee802d3_50g_rs_fec_v2_0_0)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap ieee802d3_50g_rs_fec_v2_0_0 /data11/home/marcuscw/Desktop/Lib/ieee802d3_50g_rs_fec_v2_0_0 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:35:08 on Mar 11,2020
vlog -64 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -work ieee802d3_50g_rs_fec_v2_0_0 -f /data11/home/marcuscw/Desktop/Lib/ieee802d3_50g_rs_fec_v2_0_0/.cxl.verilog.ieee802d3_50g_rs_fec_v2_0_0.ieee802d3_50g_rs_fec_v2_0_0.lin64.cmf 

Top level modules:
End time: 15:35:10 on Mar 11,2020, Elapsed time: 0:00:02
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:ieee802d3_50g_rs_fec_v2_0_0)
==============================================================================

    > Searching for warnings in '.cxl.verilog.ieee802d3_50g_rs_fec_v2_0_0.ieee802d3_50g_rs_fec_v2_0_0.lin64.log'...
    > Generating report file '.cxl.verilog.ieee802d3_50g_rs_fec_v2_0_0.ieee802d3_50g_rs_fec_v2_0_0.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 90.72 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/pr_bitstream_monitor_v1_0_1'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/pr_bitstream_monitor_v1_0_1'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap pr_bitstream_monitor_v1_0_1 /data11/home/marcuscw/Desktop/Lib/pr_bitstream_monitor_v1_0_1'...
      output file: '/data11/home/marcuscw/Desktop/Lib/pr_bitstream_monitor_v1_0_1/.cxl.vhdl.pr_bitstream_monitor_v1_0_1.pr_bitstream_monitor_v1_0_1.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap pr_bitstream_monitor_v1_0_1 /data11/home/marcuscw/Desktop/Lib/pr_bitstream_monitor_v1_0_1'
      return code: '0'

Compiling vhdl library 'pr_bitstream_monitor_v1_0_1'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work pr_bitstream_monitor_v1_0_1 -f /data11/home/marcuscw/Desktop/Lib/pr_bitstream_monitor_v1_0_1/.cxl.vhdl.pr_bitstream_monitor_v1_0_1.pr_bitstream_monitor_v1_0_1.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/pr_bitstream_monitor_v1_0_1/.cxl.vhdl.pr_bitstream_monitor_v1_0_1.pr_bitstream_monitor_v1_0_1.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work pr_bitstream_monitor_v1_0_1 -f /data11/home/marcuscw/Desktop/Lib/pr_bitstream_monitor_v1_0_1/.cxl.vhdl.pr_bitstream_monitor_v1_0_1.pr_bitstream_monitor_v1_0_1.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:pr_bitstream_monitor_v1_0_1)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap pr_bitstream_monitor_v1_0_1 /data11/home/marcuscw/Desktop/Lib/pr_bitstream_monitor_v1_0_1 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:35:10 on Mar 11,2020
vcom -64 -93 -work pr_bitstream_monitor_v1_0_1 -f /data11/home/marcuscw/Desktop/Lib/pr_bitstream_monitor_v1_0_1/.cxl.vhdl.pr_bitstream_monitor_v1_0_1.pr_bitstream_monitor_v1_0_1.lin64.cmf 
-- Loading package STANDARD
End time: 15:35:12 on Mar 11,2020, Elapsed time: 0:00:02
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:pr_bitstream_monitor_v1_0_1)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.pr_bitstream_monitor_v1_0_1.pr_bitstream_monitor_v1_0_1.lin64.log'...
    > Generating report file '.cxl.vhdl.pr_bitstream_monitor_v1_0_1.pr_bitstream_monitor_v1_0_1.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 90.95 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/ieee802d3_200g_rs_fec_v1_0_6'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/ieee802d3_200g_rs_fec_v1_0_6'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap ieee802d3_200g_rs_fec_v1_0_6 /data11/home/marcuscw/Desktop/Lib/ieee802d3_200g_rs_fec_v1_0_6'...
      output file: '/data11/home/marcuscw/Desktop/Lib/ieee802d3_200g_rs_fec_v1_0_6/.cxl.verilog.ieee802d3_200g_rs_fec_v1_0_6.ieee802d3_200g_rs_fec_v1_0_6.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap ieee802d3_200g_rs_fec_v1_0_6 /data11/home/marcuscw/Desktop/Lib/ieee802d3_200g_rs_fec_v1_0_6'
      return code: '0'

Compiling verilog library 'ieee802d3_200g_rs_fec_v1_0_6'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work ieee802d3_200g_rs_fec_v1_0_6 -f /data11/home/marcuscw/Desktop/Lib/ieee802d3_200g_rs_fec_v1_0_6/.cxl.verilog.ieee802d3_200g_rs_fec_v1_0_6.ieee802d3_200g_rs_fec_v1_0_6.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/ieee802d3_200g_rs_fec_v1_0_6/.cxl.verilog.ieee802d3_200g_rs_fec_v1_0_6.ieee802d3_200g_rs_fec_v1_0_6.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work ieee802d3_200g_rs_fec_v1_0_6 -f /data11/home/marcuscw/Desktop/Lib/ieee802d3_200g_rs_fec_v1_0_6/.cxl.verilog.ieee802d3_200g_rs_fec_v1_0_6.ieee802d3_200g_rs_fec_v1_0_6.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:ieee802d3_200g_rs_fec_v1_0_6)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap ieee802d3_200g_rs_fec_v1_0_6 /data11/home/marcuscw/Desktop/Lib/ieee802d3_200g_rs_fec_v1_0_6 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:35:12 on Mar 11,2020
vlog -64 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -work ieee802d3_200g_rs_fec_v1_0_6 -f /data11/home/marcuscw/Desktop/Lib/ieee802d3_200g_rs_fec_v1_0_6/.cxl.verilog.ieee802d3_200g_rs_fec_v1_0_6.ieee802d3_200g_rs_fec_v1_0_6.lin64.cmf 

Top level modules:
End time: 15:35:15 on Mar 11,2020, Elapsed time: 0:00:03
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:ieee802d3_200g_rs_fec_v1_0_6)
==============================================================================

    > Searching for warnings in '.cxl.verilog.ieee802d3_200g_rs_fec_v1_0_6.ieee802d3_200g_rs_fec_v1_0_6.lin64.log'...
    > Generating report file '.cxl.verilog.ieee802d3_200g_rs_fec_v1_0_6.ieee802d3_200g_rs_fec_v1_0_6.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 91.18 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/axi_hwicap_v3_0_23'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/axi_hwicap_v3_0_23'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap axi_hwicap_v3_0_23 /data11/home/marcuscw/Desktop/Lib/axi_hwicap_v3_0_23'...
      output file: '/data11/home/marcuscw/Desktop/Lib/axi_hwicap_v3_0_23/.cxl.vhdl.axi_hwicap_v3_0_23.axi_hwicap_v3_0_23.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap axi_hwicap_v3_0_23 /data11/home/marcuscw/Desktop/Lib/axi_hwicap_v3_0_23'
      return code: '0'

Compiling vhdl library 'axi_hwicap_v3_0_23'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work axi_hwicap_v3_0_23 -f /data11/home/marcuscw/Desktop/Lib/axi_hwicap_v3_0_23/.cxl.vhdl.axi_hwicap_v3_0_23.axi_hwicap_v3_0_23.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/axi_hwicap_v3_0_23/.cxl.vhdl.axi_hwicap_v3_0_23.axi_hwicap_v3_0_23.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work axi_hwicap_v3_0_23 -f /data11/home/marcuscw/Desktop/Lib/axi_hwicap_v3_0_23/.cxl.vhdl.axi_hwicap_v3_0_23.axi_hwicap_v3_0_23.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:axi_hwicap_v3_0_23)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap axi_hwicap_v3_0_23 /data11/home/marcuscw/Desktop/Lib/axi_hwicap_v3_0_23 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:35:15 on Mar 11,2020
vcom -64 -93 -work axi_hwicap_v3_0_23 -f /data11/home/marcuscw/Desktop/Lib/axi_hwicap_v3_0_23/.cxl.vhdl.axi_hwicap_v3_0_23.axi_hwicap_v3_0_23.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading package VCOMPONENTS
-- Loading entity async_fifo_fg
-- Loading package lib_pkg
-- Compiling entity ipic_if
-- Compiling architecture imp of ipic_if
-- Loading entity cdc_sync
-- Loading package ipif_pkg
-- Compiling entity icap_statemachine
-- Compiling architecture imp of icap_statemachine
-- Compiling entity icap_statemachine_shared
-- Compiling architecture imp of icap_statemachine_shared
-- Compiling entity hwicap
-- Compiling architecture imp of hwicap
-- Loading entity ipic_if
-- Loading entity icap_statemachine
-- Compiling entity hwicap_shared
-- Compiling architecture imp of hwicap_shared
-- Loading entity icap_statemachine_shared
-- Loading entity axi_lite_ipif
-- Loading entity interrupt_control
-- Loading entity hwicap
-- Compiling entity axi_hwicap
-- Compiling architecture implementation of axi_hwicap
-- Loading entity hwicap_shared
End time: 15:35:16 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:axi_hwicap_v3_0_23)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.axi_hwicap_v3_0_23.axi_hwicap_v3_0_23.lin64.log'...
    > Generating report file '.cxl.vhdl.axi_hwicap_v3_0_23.axi_hwicap_v3_0_23.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 91.40 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/c_accum_v12_0_13'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/c_accum_v12_0_13'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap c_accum_v12_0_13 /data11/home/marcuscw/Desktop/Lib/c_accum_v12_0_13'...
      output file: '/data11/home/marcuscw/Desktop/Lib/c_accum_v12_0_13/.cxl.vhdl.c_accum_v12_0_13.c_accum_v12_0_13.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap c_accum_v12_0_13 /data11/home/marcuscw/Desktop/Lib/c_accum_v12_0_13'
      return code: '0'

Compiling vhdl library 'c_accum_v12_0_13'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work c_accum_v12_0_13 -f /data11/home/marcuscw/Desktop/Lib/c_accum_v12_0_13/.cxl.vhdl.c_accum_v12_0_13.c_accum_v12_0_13.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/c_accum_v12_0_13/.cxl.vhdl.c_accum_v12_0_13.c_accum_v12_0_13.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work c_accum_v12_0_13 -f /data11/home/marcuscw/Desktop/Lib/c_accum_v12_0_13/.cxl.vhdl.c_accum_v12_0_13.c_accum_v12_0_13.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:c_accum_v12_0_13)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap c_accum_v12_0_13 /data11/home/marcuscw/Desktop/Lib/c_accum_v12_0_13 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:35:17 on Mar 11,2020
vcom -64 -93 -work c_accum_v12_0_13 -f /data11/home/marcuscw/Desktop/Lib/c_accum_v12_0_13/.cxl.vhdl.c_accum_v12_0_13.c_accum_v12_0_13.lin64.cmf 
-- Loading package STANDARD
End time: 15:35:17 on Mar 11,2020, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:c_accum_v12_0_13)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.c_accum_v12_0_13.c_accum_v12_0_13.lin64.log'...
    > Generating report file '.cxl.vhdl.c_accum_v12_0_13.c_accum_v12_0_13.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 91.63 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/g975_efec_i7_v2_0_18'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/g975_efec_i7_v2_0_18'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap g975_efec_i7_v2_0_18 /data11/home/marcuscw/Desktop/Lib/g975_efec_i7_v2_0_18'...
      output file: '/data11/home/marcuscw/Desktop/Lib/g975_efec_i7_v2_0_18/.cxl.vhdl.g975_efec_i7_v2_0_18.g975_efec_i7_v2_0_18.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap g975_efec_i7_v2_0_18 /data11/home/marcuscw/Desktop/Lib/g975_efec_i7_v2_0_18'
      return code: '0'

Compiling vhdl library 'g975_efec_i7_v2_0_18'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work g975_efec_i7_v2_0_18 -f /data11/home/marcuscw/Desktop/Lib/g975_efec_i7_v2_0_18/.cxl.vhdl.g975_efec_i7_v2_0_18.g975_efec_i7_v2_0_18.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/g975_efec_i7_v2_0_18/.cxl.vhdl.g975_efec_i7_v2_0_18.g975_efec_i7_v2_0_18.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work g975_efec_i7_v2_0_18 -f /data11/home/marcuscw/Desktop/Lib/g975_efec_i7_v2_0_18/.cxl.vhdl.g975_efec_i7_v2_0_18.g975_efec_i7_v2_0_18.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:g975_efec_i7_v2_0_18)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap g975_efec_i7_v2_0_18 /data11/home/marcuscw/Desktop/Lib/g975_efec_i7_v2_0_18 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:35:17 on Mar 11,2020
vcom -64 -93 -work g975_efec_i7_v2_0_18 -f /data11/home/marcuscw/Desktop/Lib/g975_efec_i7_v2_0_18/.cxl.vhdl.g975_efec_i7_v2_0_18.g975_efec_i7_v2_0_18.lin64.cmf 
-- Loading package STANDARD
End time: 15:35:19 on Mar 11,2020, Elapsed time: 0:00:02
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:g975_efec_i7_v2_0_18)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.g975_efec_i7_v2_0_18.g975_efec_i7_v2_0_18.lin64.log'...
    > Generating report file '.cxl.vhdl.g975_efec_i7_v2_0_18.g975_efec_i7_v2_0_18.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 91.86 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/rs_encoder_v9_0_15'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/rs_encoder_v9_0_15'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap rs_encoder_v9_0_15 /data11/home/marcuscw/Desktop/Lib/rs_encoder_v9_0_15'...
      output file: '/data11/home/marcuscw/Desktop/Lib/rs_encoder_v9_0_15/.cxl.vhdl.rs_encoder_v9_0_15.rs_encoder_v9_0_15.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap rs_encoder_v9_0_15 /data11/home/marcuscw/Desktop/Lib/rs_encoder_v9_0_15'
      return code: '0'

Compiling vhdl library 'rs_encoder_v9_0_15'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work rs_encoder_v9_0_15 -f /data11/home/marcuscw/Desktop/Lib/rs_encoder_v9_0_15/.cxl.vhdl.rs_encoder_v9_0_15.rs_encoder_v9_0_15.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/rs_encoder_v9_0_15/.cxl.vhdl.rs_encoder_v9_0_15.rs_encoder_v9_0_15.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work rs_encoder_v9_0_15 -f /data11/home/marcuscw/Desktop/Lib/rs_encoder_v9_0_15/.cxl.vhdl.rs_encoder_v9_0_15.rs_encoder_v9_0_15.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:rs_encoder_v9_0_15)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap rs_encoder_v9_0_15 /data11/home/marcuscw/Desktop/Lib/rs_encoder_v9_0_15 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:35:20 on Mar 11,2020
vcom -64 -93 -work rs_encoder_v9_0_15 -f /data11/home/marcuscw/Desktop/Lib/rs_encoder_v9_0_15/.cxl.vhdl.rs_encoder_v9_0_15.rs_encoder_v9_0_15.lin64.cmf 
-- Loading package STANDARD
End time: 15:35:21 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:rs_encoder_v9_0_15)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.rs_encoder_v9_0_15.rs_encoder_v9_0_15.lin64.log'...
    > Generating report file '.cxl.vhdl.rs_encoder_v9_0_15.rs_encoder_v9_0_15.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 92.08 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/bs_switch_v1_0_0'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/bs_switch_v1_0_0'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap bs_switch_v1_0_0 /data11/home/marcuscw/Desktop/Lib/bs_switch_v1_0_0'...
      output file: '/data11/home/marcuscw/Desktop/Lib/bs_switch_v1_0_0/.cxl.verilog.bs_switch_v1_0_0.bs_switch_v1_0_0.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap bs_switch_v1_0_0 /data11/home/marcuscw/Desktop/Lib/bs_switch_v1_0_0'
      return code: '0'

Compiling verilog library 'bs_switch_v1_0_0'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work bs_switch_v1_0_0 -f /data11/home/marcuscw/Desktop/Lib/bs_switch_v1_0_0/.cxl.verilog.bs_switch_v1_0_0.bs_switch_v1_0_0.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/bs_switch_v1_0_0/.cxl.verilog.bs_switch_v1_0_0.bs_switch_v1_0_0.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work bs_switch_v1_0_0 -f /data11/home/marcuscw/Desktop/Lib/bs_switch_v1_0_0/.cxl.verilog.bs_switch_v1_0_0.bs_switch_v1_0_0.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:bs_switch_v1_0_0)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap bs_switch_v1_0_0 /data11/home/marcuscw/Desktop/Lib/bs_switch_v1_0_0 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:35:21 on Mar 11,2020
vlog -64 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -work bs_switch_v1_0_0 -f /data11/home/marcuscw/Desktop/Lib/bs_switch_v1_0_0/.cxl.verilog.bs_switch_v1_0_0.bs_switch_v1_0_0.lin64.cmf 

Top level modules:
End time: 15:35:22 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:bs_switch_v1_0_0)
==============================================================================

    > Searching for warnings in '.cxl.verilog.bs_switch_v1_0_0.bs_switch_v1_0_0.lin64.log'...
    > Generating report file '.cxl.verilog.bs_switch_v1_0_0.bs_switch_v1_0_0.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 92.31 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/g709_fec_v2_4_1'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/g709_fec_v2_4_1'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap g709_fec_v2_4_1 /data11/home/marcuscw/Desktop/Lib/g709_fec_v2_4_1'...
      output file: '/data11/home/marcuscw/Desktop/Lib/g709_fec_v2_4_1/.cxl.vhdl.g709_fec_v2_4_1.g709_fec_v2_4_1.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap g709_fec_v2_4_1 /data11/home/marcuscw/Desktop/Lib/g709_fec_v2_4_1'
      return code: '0'

Compiling vhdl library 'g709_fec_v2_4_1'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work g709_fec_v2_4_1 -f /data11/home/marcuscw/Desktop/Lib/g709_fec_v2_4_1/.cxl.vhdl.g709_fec_v2_4_1.g709_fec_v2_4_1.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/g709_fec_v2_4_1/.cxl.vhdl.g709_fec_v2_4_1.g709_fec_v2_4_1.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work g709_fec_v2_4_1 -f /data11/home/marcuscw/Desktop/Lib/g709_fec_v2_4_1/.cxl.vhdl.g709_fec_v2_4_1.g709_fec_v2_4_1.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:g709_fec_v2_4_1)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap g709_fec_v2_4_1 /data11/home/marcuscw/Desktop/Lib/g709_fec_v2_4_1 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:35:23 on Mar 11,2020
vcom -64 -93 -work g709_fec_v2_4_1 -f /data11/home/marcuscw/Desktop/Lib/g709_fec_v2_4_1/.cxl.vhdl.g709_fec_v2_4_1.g709_fec_v2_4_1.lin64.cmf 
-- Loading package STANDARD
End time: 15:35:24 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:g709_fec_v2_4_1)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.g709_fec_v2_4_1.g709_fec_v2_4_1.lin64.log'...
    > Generating report file '.cxl.vhdl.g709_fec_v2_4_1.g709_fec_v2_4_1.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 92.53 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/ieee802d3_25g_rs_fec_v1_0_12'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/ieee802d3_25g_rs_fec_v1_0_12'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap ieee802d3_25g_rs_fec_v1_0_12 /data11/home/marcuscw/Desktop/Lib/ieee802d3_25g_rs_fec_v1_0_12'...
      output file: '/data11/home/marcuscw/Desktop/Lib/ieee802d3_25g_rs_fec_v1_0_12/.cxl.verilog.ieee802d3_25g_rs_fec_v1_0_12.ieee802d3_25g_rs_fec_v1_0_12.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap ieee802d3_25g_rs_fec_v1_0_12 /data11/home/marcuscw/Desktop/Lib/ieee802d3_25g_rs_fec_v1_0_12'
      return code: '0'

Compiling verilog library 'ieee802d3_25g_rs_fec_v1_0_12'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work ieee802d3_25g_rs_fec_v1_0_12 -f /data11/home/marcuscw/Desktop/Lib/ieee802d3_25g_rs_fec_v1_0_12/.cxl.verilog.ieee802d3_25g_rs_fec_v1_0_12.ieee802d3_25g_rs_fec_v1_0_12.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/ieee802d3_25g_rs_fec_v1_0_12/.cxl.verilog.ieee802d3_25g_rs_fec_v1_0_12.ieee802d3_25g_rs_fec_v1_0_12.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work ieee802d3_25g_rs_fec_v1_0_12 -f /data11/home/marcuscw/Desktop/Lib/ieee802d3_25g_rs_fec_v1_0_12/.cxl.verilog.ieee802d3_25g_rs_fec_v1_0_12.ieee802d3_25g_rs_fec_v1_0_12.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:ieee802d3_25g_rs_fec_v1_0_12)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap ieee802d3_25g_rs_fec_v1_0_12 /data11/home/marcuscw/Desktop/Lib/ieee802d3_25g_rs_fec_v1_0_12 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:35:25 on Mar 11,2020
vlog -64 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -work ieee802d3_25g_rs_fec_v1_0_12 -f /data11/home/marcuscw/Desktop/Lib/ieee802d3_25g_rs_fec_v1_0_12/.cxl.verilog.ieee802d3_25g_rs_fec_v1_0_12.ieee802d3_25g_rs_fec_v1_0_12.lin64.cmf 

Top level modules:
End time: 15:35:27 on Mar 11,2020, Elapsed time: 0:00:02
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:ieee802d3_25g_rs_fec_v1_0_12)
==============================================================================

    > Searching for warnings in '.cxl.verilog.ieee802d3_25g_rs_fec_v1_0_12.ieee802d3_25g_rs_fec_v1_0_12.lin64.log'...
    > Generating report file '.cxl.verilog.ieee802d3_25g_rs_fec_v1_0_12.ieee802d3_25g_rs_fec_v1_0_12.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 92.76 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/axi_epc_v2_0_22'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/axi_epc_v2_0_22'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap axi_epc_v2_0_22 /data11/home/marcuscw/Desktop/Lib/axi_epc_v2_0_22'...
      output file: '/data11/home/marcuscw/Desktop/Lib/axi_epc_v2_0_22/.cxl.vhdl.axi_epc_v2_0_22.axi_epc_v2_0_22.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap axi_epc_v2_0_22 /data11/home/marcuscw/Desktop/Lib/axi_epc_v2_0_22'
      return code: '0'

Compiling vhdl library 'axi_epc_v2_0_22'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work axi_epc_v2_0_22 -f /data11/home/marcuscw/Desktop/Lib/axi_epc_v2_0_22/.cxl.vhdl.axi_epc_v2_0_22.axi_epc_v2_0_22.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/axi_epc_v2_0_22/.cxl.vhdl.axi_epc_v2_0_22.axi_epc_v2_0_22.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work axi_epc_v2_0_22 -f /data11/home/marcuscw/Desktop/Lib/axi_epc_v2_0_22/.cxl.vhdl.axi_epc_v2_0_22.axi_epc_v2_0_22.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:axi_epc_v2_0_22)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap axi_epc_v2_0_22 /data11/home/marcuscw/Desktop/Lib/axi_epc_v2_0_22 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:35:27 on Mar 11,2020
vcom -64 -93 -work axi_epc_v2_0_22 -f /data11/home/marcuscw/Desktop/Lib/axi_epc_v2_0_22/.cxl.vhdl.axi_epc_v2_0_22.axi_epc_v2_0_22.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity ld_arith_reg
-- Loading package NUMERIC_STD
-- Compiling architecture imp of ld_arith_reg
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package lib_pkg
-- Compiling entity async_statemachine
-- Compiling architecture imp of async_statemachine
-- Loading entity ld_arith_reg
-- Compiling entity async_counters
-- Compiling architecture imp of async_counters
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading package ipif_pkg
-- Compiling entity sync_cntl
-- Compiling architecture imp of sync_cntl
-- Compiling entity ipic_if_decode
-- Compiling architecture imp of ipic_if_decode
-- Compiling entity data_steer
-- Compiling architecture imp of data_steer
-- Loading entity async_statemachine
-- Loading entity async_counters
-- Compiling entity async_cntl
-- Compiling architecture imp of async_cntl
-- Compiling entity address_gen
-- Compiling architecture imp of address_gen
-- Compiling entity access_mux
-- Compiling architecture imp of access_mux
-- Compiling entity epc_core
-- Compiling architecture imp of epc_core
-- Loading entity ipic_if_decode
-- Loading entity sync_cntl
-- Loading entity async_cntl
-- Loading entity address_gen
-- Loading entity data_steer
-- Loading entity access_mux
-- Compiling entity axi_epc
-- Compiling architecture imp of axi_epc
-- Loading entity axi_lite_ipif
-- Loading entity epc_core
End time: 15:35:28 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:axi_epc_v2_0_22)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.axi_epc_v2_0_22.axi_epc_v2_0_22.lin64.log'...
    > Generating report file '.cxl.vhdl.axi_epc_v2_0_22.axi_epc_v2_0_22.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 92.99 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/soft_ecc_proxy_v1_0_0'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/soft_ecc_proxy_v1_0_0'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap soft_ecc_proxy_v1_0_0 /data11/home/marcuscw/Desktop/Lib/soft_ecc_proxy_v1_0_0'...
      output file: '/data11/home/marcuscw/Desktop/Lib/soft_ecc_proxy_v1_0_0/.cxl.verilog.soft_ecc_proxy_v1_0_0.soft_ecc_proxy_v1_0_0.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap soft_ecc_proxy_v1_0_0 /data11/home/marcuscw/Desktop/Lib/soft_ecc_proxy_v1_0_0'
      return code: '0'

Compiling verilog library 'soft_ecc_proxy_v1_0_0'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work soft_ecc_proxy_v1_0_0 -f /data11/home/marcuscw/Desktop/Lib/soft_ecc_proxy_v1_0_0/.cxl.verilog.soft_ecc_proxy_v1_0_0.soft_ecc_proxy_v1_0_0.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/soft_ecc_proxy_v1_0_0/.cxl.verilog.soft_ecc_proxy_v1_0_0.soft_ecc_proxy_v1_0_0.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work soft_ecc_proxy_v1_0_0 -f /data11/home/marcuscw/Desktop/Lib/soft_ecc_proxy_v1_0_0/.cxl.verilog.soft_ecc_proxy_v1_0_0.soft_ecc_proxy_v1_0_0.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:soft_ecc_proxy_v1_0_0)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap soft_ecc_proxy_v1_0_0 /data11/home/marcuscw/Desktop/Lib/soft_ecc_proxy_v1_0_0 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:35:28 on Mar 11,2020
vlog -64 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -work soft_ecc_proxy_v1_0_0 -f /data11/home/marcuscw/Desktop/Lib/soft_ecc_proxy_v1_0_0/.cxl.verilog.soft_ecc_proxy_v1_0_0.soft_ecc_proxy_v1_0_0.lin64.cmf 

Top level modules:
End time: 15:35:29 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:soft_ecc_proxy_v1_0_0)
==============================================================================

    > Searching for warnings in '.cxl.verilog.soft_ecc_proxy_v1_0_0.soft_ecc_proxy_v1_0_0.lin64.log'...
    > Generating report file '.cxl.verilog.soft_ecc_proxy_v1_0_0.soft_ecc_proxy_v1_0_0.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 93.21 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/videoaxi4s_bridge_v1_0_5'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/videoaxi4s_bridge_v1_0_5'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap videoaxi4s_bridge_v1_0_5 /data11/home/marcuscw/Desktop/Lib/videoaxi4s_bridge_v1_0_5'...
      output file: '/data11/home/marcuscw/Desktop/Lib/videoaxi4s_bridge_v1_0_5/.cxl.verilog.videoaxi4s_bridge_v1_0_5.videoaxi4s_bridge_v1_0_5.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap videoaxi4s_bridge_v1_0_5 /data11/home/marcuscw/Desktop/Lib/videoaxi4s_bridge_v1_0_5'
      return code: '0'

Compiling verilog library 'videoaxi4s_bridge_v1_0_5'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work videoaxi4s_bridge_v1_0_5 -f /data11/home/marcuscw/Desktop/Lib/videoaxi4s_bridge_v1_0_5/.cxl.verilog.videoaxi4s_bridge_v1_0_5.videoaxi4s_bridge_v1_0_5.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/videoaxi4s_bridge_v1_0_5/.cxl.verilog.videoaxi4s_bridge_v1_0_5.videoaxi4s_bridge_v1_0_5.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work videoaxi4s_bridge_v1_0_5 -f /data11/home/marcuscw/Desktop/Lib/videoaxi4s_bridge_v1_0_5/.cxl.verilog.videoaxi4s_bridge_v1_0_5.videoaxi4s_bridge_v1_0_5.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:videoaxi4s_bridge_v1_0_5)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap videoaxi4s_bridge_v1_0_5 /data11/home/marcuscw/Desktop/Lib/videoaxi4s_bridge_v1_0_5 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:35:30 on Mar 11,2020
vlog -64 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -work videoaxi4s_bridge_v1_0_5 -f /data11/home/marcuscw/Desktop/Lib/videoaxi4s_bridge_v1_0_5/.cxl.verilog.videoaxi4s_bridge_v1_0_5.videoaxi4s_bridge_v1_0_5.lin64.cmf 
-- Compiling module videoaxi4s_bridge_v1_0_5
-- Compiling module videoaxi4s_bridge_v1_0_5_axis
-- Compiling module videoaxi4s_bridge_v1_0_5_sub
-- Compiling module videoaxi4s_bridge_v1_0_5_dsc_fifo

Top level modules:
	videoaxi4s_bridge_v1_0_5
End time: 15:35:31 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:videoaxi4s_bridge_v1_0_5)
==============================================================================

    > Searching for warnings in '.cxl.verilog.videoaxi4s_bridge_v1_0_5.videoaxi4s_bridge_v1_0_5.lin64.log'...
    > Generating report file '.cxl.verilog.videoaxi4s_bridge_v1_0_5.videoaxi4s_bridge_v1_0_5.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 93.44 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/axi_quad_spi_v3_2_18'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/axi_quad_spi_v3_2_18'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap axi_quad_spi_v3_2_18 /data11/home/marcuscw/Desktop/Lib/axi_quad_spi_v3_2_18'...
      output file: '/data11/home/marcuscw/Desktop/Lib/axi_quad_spi_v3_2_18/.cxl.vhdl.axi_quad_spi_v3_2_18.axi_quad_spi_v3_2_18.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap axi_quad_spi_v3_2_18 /data11/home/marcuscw/Desktop/Lib/axi_quad_spi_v3_2_18'
      return code: '0'

Compiling vhdl library 'axi_quad_spi_v3_2_18'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work axi_quad_spi_v3_2_18 -f /data11/home/marcuscw/Desktop/Lib/axi_quad_spi_v3_2_18/.cxl.vhdl.axi_quad_spi_v3_2_18.axi_quad_spi_v3_2_18.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/axi_quad_spi_v3_2_18/.cxl.vhdl.axi_quad_spi_v3_2_18.axi_quad_spi_v3_2_18.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work axi_quad_spi_v3_2_18 -f /data11/home/marcuscw/Desktop/Lib/axi_quad_spi_v3_2_18/.cxl.vhdl.axi_quad_spi_v3_2_18.axi_quad_spi_v3_2_18.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:axi_quad_spi_v3_2_18)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap axi_quad_spi_v3_2_18 /data11/home/marcuscw/Desktop/Lib/axi_quad_spi_v3_2_18 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:35:31 on Mar 11,2020
vcom -64 -93 -work axi_quad_spi_v3_2_18 -f /data11/home/marcuscw/Desktop/Lib/axi_quad_spi_v3_2_18/.cxl.vhdl.axi_quad_spi_v3_2_18.axi_quad_spi_v3_2_18.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling package comp_defs
-- Compiling entity pselect_f
-- Compiling architecture imp of pselect_f
-- Loading package NUMERIC_STD
-- Compiling entity counter_f
-- Compiling architecture imp of counter_f
-- Compiling entity soft_reset
-- Compiling architecture implementation of soft_reset
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_SIGNED
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package ipif_pkg
-- Loading entity axi_lite_ipif
-- Loading package VCOMPONENTS
-- Loading entity async_fifo_fg
-- Loading entity cdc_sync
-- Compiling entity xip_cross_clk_sync
-- Compiling architecture imp of xip_cross_clk_sync
-- Compiling entity reset_sync_module
-- Compiling architecture imp of reset_sync_module
-- Compiling entity qspi_status_slave_sel_reg
-- Compiling architecture imp of qspi_status_slave_sel_reg
-- Compiling entity qspi_startup_block
-- Compiling architecture imp of qspi_startup_block
-- Loading package lib_pkg
-- Compiling entity qspi_receive_transmit_reg
-- Compiling architecture imp of qspi_receive_transmit_reg
-- Compiling entity qspi_occupancy_reg
-- Compiling architecture imp of qspi_occupancy_reg
-- Compiling entity qspi_mode_control_logic
-- Compiling architecture imp of qspi_mode_control_logic
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(3915): Nonresolved signal 'qspi_cntrl_ns' may have multiple sources.
  Drivers:
    /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(7783):Process QSPI_CNTRL_PROCESS
       Driven at:
          /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(7829)
    /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(7475):Process QSPI_CNTRL_PROCESS
       Driven at:
          /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(7521)
    /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(7167):Process QSPI_CNTRL_PROCESS
       Driven at:
          /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(7213)
    /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(6886):Process QSPI_CNTRL_PROCESS
       Driven at:
          /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(6930)
    /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(6618):Process QSPI_CNTRL_PROCESS
       Driven at:
          /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(6662)
    /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(6338):Process QSPI_CNTRL_PROCESS
       Driven at:
          /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(6382)
    /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(6060):Process QSPI_CNTRL_PROCESS
       Driven at:
          /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(6107)
    /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(5836):Process QSPI_CNTRL_PROCESS
       Driven at:
          /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(5881)
-- Compiling entity qspi_mode_0_module
-- Compiling architecture imp of qspi_mode_0_module
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(8934): Nonresolved signal 'spi_cntrl_ps' may have multiple sources.
  Drivers:
    /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(9216):Process PS_TO_NS_PROCESS
       Driven at:
          /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(9222)
    /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(9069):Process PS_TO_NS_PROCESS
       Driven at:
          /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(9075)
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(8935): Nonresolved signal 'spi_cntrl_ns' may have multiple sources.
  Drivers:
    /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(9231):Process SPI_STATE_MACHINE_P
       Driven at:
          /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(9252)
    /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(9084):Process SPI_STATE_MACHINE_P
       Driven at:
          /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(9102)
-- Loading package comp_defs
-- Compiling entity qspi_look_up_logic
-- Compiling architecture imp of qspi_look_up_logic
-- Loading package vl_types
-- Loading entity dist_mem_gen_v8_0_13
-- Compiling entity qspi_fifo_ifmodule
-- Compiling architecture imp of qspi_fifo_ifmodule
-- Compiling entity qspi_cntrl_reg
-- Compiling architecture imp of qspi_cntrl_reg
-- Compiling entity qspi_address_decoder
-- Compiling architecture imp of qspi_address_decoder
-- Loading entity pselect_f
-- Compiling entity qspi_dual_quad_mode
-- Compiling architecture work of qspi_dual_quad_mode
-- Loading entity qspi_startup_block
-- Compiling entity cross_clk_sync_fifo_1
-- Compiling architecture imp of cross_clk_sync_fifo_1
-- Compiling entity cross_clk_sync_fifo_0
-- Compiling architecture imp of cross_clk_sync_fifo_0
-- Compiling entity xip_status_reg
-- Compiling architecture imp of xip_status_reg
-- Compiling entity xip_cntrl_reg
-- Compiling architecture imp of xip_cntrl_reg
-- Loading entity srl_fifo_f
-- Compiling entity qspi_core_interface
-- Compiling architecture imp of qspi_core_interface
-- Loading entity reset_sync_module
-- Loading entity qspi_receive_transmit_reg
-- Loading entity cross_clk_sync_fifo_0
-- Loading entity cross_clk_sync_fifo_1
-- Loading entity counter_f
-- Loading entity qspi_fifo_ifmodule
-- Loading entity qspi_occupancy_reg
-- Loading entity qspi_mode_0_module
-- Loading entity qspi_look_up_logic
-- Loading entity qspi_mode_control_logic
-- Loading entity qspi_cntrl_reg
-- Loading entity qspi_status_slave_sel_reg
-- Loading entity soft_reset
-- Loading entity interrupt_control
-- Compiling entity axi_qspi_xip_if
-- Compiling architecture imp of axi_qspi_xip_if
-- Loading entity qspi_address_decoder
-- Loading entity xip_cross_clk_sync
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(22744): Nonresolved signal 'nm_wr_en_cntrl_ps' may have multiple sources.
  Drivers:
    /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(29868):Process MX_PS_TO_NS_PROCESS
       Driven at:
          /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(29874)
    /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(29361):Process NM_PS_TO_NS_PROCESS
       Driven at:
          /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(29367)
    /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(28853):Process NM_PS_TO_NS_PROCESS
       Driven at:
          /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(28859)
    /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(28059):Process MX_PS_TO_NS_PROCESS
       Driven at:
          /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(28065)
    /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(27541):Process NM_PS_TO_NS_PROCESS
       Driven at:
          /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(27547)
    /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(27023):Process NM_PS_TO_NS_PROCESS
       Driven at:
          /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(27029)
    /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(26353):Process MX_PS_TO_NS_PROCESS
       Driven at:
          /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(26359)
    /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(25897):Process SP_PS_TO_NS_PROCESS
       Driven at:
          /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(25903)
    /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(25388):Process NM_PS_TO_NS_PROCESS
       Driven at:
          /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(25394)
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(22745): Nonresolved signal 'nm_wr_en_cntrl_ns' may have multiple sources.
  Drivers:
    /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(29887):Process MX_WR_EN_CNTRL_PROCESS
       Driven at:
          /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(29909)
    /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(29380):Process NM_WR_EN_CNTRL_PROCESS
       Driven at:
          /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(29402)
    /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(28872):Process NM_WR_EN_CNTRL_PROCESS
       Driven at:
          /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(28894)
    /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(28078):Process MX_WR_EN_CNTRL_PROCESS
       Driven at:
          /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(28100)
    /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(27560):Process NM_WR_EN_CNTRL_PROCESS
       Driven at:
          /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(27582)
    /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(27042):Process NM_WR_EN_CNTRL_PROCESS
       Driven at:
          /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(27064)
    /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(26372):Process MX_WR_EN_CNTRL_PROCESS
       Driven at:
          /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(26394)
    /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(25916):Process SP_WR_EN_CNTRL_PROCESS
       Driven at:
          /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(25938)
    /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(25407):Process NM_WR_EN_CNTRL_PROCESS
       Driven at:
          /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(25429)
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(22758): Nonresolved signal 'nm_sm_4_byte_addr_ps' may have multiple sources.
  Drivers:
    /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(29930):Process MX_4_BYTE_PS_TO_NS_PROCESS
       Driven at:
          /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(29936)
    /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(29423):Process NM_4_BYTE_PS_TO_NS_PROCESS
       Driven at:
          /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(29429)
    /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(28915):Process NM_4_BYTE_PS_TO_NS_PROCESS
       Driven at:
          /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(28921)
    /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(28121):Process MX_4_BYTE_PS_TO_NS_PROCESS
       Driven at:
          /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(28127)
    /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(27603):Process NM_4_BYTE_PS_TO_NS_PROCESS
       Driven at:
          /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(27609)
    /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(27085):Process NM_4_BYTE_PS_TO_NS_PROCESS
       Driven at:
          /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(27091)
    /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(26415):Process MX_4_BYTE_PS_TO_NS_PROCESS
       Driven at:
          /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(26421)
    /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(25959):Process SP_4_BYTE_PS_TO_NS_PROCESS
       Driven at:
          /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(25965)
    /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(25450):Process NM_4_BYTE_PS_TO_NS_PROCESS
       Driven at:
          /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(25456)
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(22759): Nonresolved signal 'nm_sm_4_byte_addr_ns' may have multiple sources.
  Drivers:
    /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(29954):Process MX_4_BYTE_ADDR_EN_PROCESS
       Driven at:
          /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(29974)
    /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(29447):Process NM_4_BYTE_ADDR_EN_PROCESS
       Driven at:
          /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(29467)
    /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(28939):Process NM_4_BYTE_ADDR_EN_PROCESS
       Driven at:
          /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(28959)
    /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(28145):Process MX_4_BYTE_ADDR_EN_PROCESS
       Driven at:
          /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(28165)
    /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(27627):Process NM_4_BYTE_ADDR_EN_PROCESS
       Driven at:
          /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(27647)
    /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(27109):Process NM_4_BYTE_ADDR_EN_PROCESS
       Driven at:
          /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(27129)
    /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(26439):Process MX_4_BYTE_ADDR_EN_PROCESS
       Driven at:
          /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(26459)
    /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(25983):Process SP_4_BYTE_ADDR_EN_PROCESS
       Driven at:
          /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(26003)
    /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(25474):Process NM_4_BYTE_ADDR_EN_PROCESS
       Driven at:
          /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(25494)
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(22805): Nonresolved signal 'qspi_cntrl_ns' may have multiple sources.
  Drivers:
    /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(33043):Process QSPI_CNTRL_PROCESS
       Driven at:
          /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(33102)
    /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(32741):Process QSPI_CNTRL_PROCESS
       Driven at:
          /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(32800)
    /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(32440):Process QSPI_CNTRL_PROCESS
       Driven at:
          /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(32499)
    /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(32137):Process QSPI_CNTRL_PROCESS
       Driven at:
          /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(32193)
    /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(31864):Process QSPI_CNTRL_PROCESS
       Driven at:
          /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(31915)
    /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(31592):Process QSPI_CNTRL_PROCESS
       Driven at:
          /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(31643)
    /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(31320):Process QSPI_CNTRL_PROCESS
       Driven at:
          /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(31371)
    /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(31091):Process QSPI_CNTRL_PROCESS
       Driven at:
          /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(31143)
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(22806): Nonresolved signal 'qspi_cntrl_ps' may have multiple sources.
  Drivers:
    /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(33019):Process PS_TO_NS_PROCESS
       Driven at:
          /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(33025)
    /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(32717):Process PS_TO_NS_PROCESS
       Driven at:
          /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(32723)
    /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(32416):Process PS_TO_NS_PROCESS
       Driven at:
          /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(32422)
    /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(32113):Process PS_TO_NS_PROCESS
       Driven at:
          /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(32119)
    /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(31840):Process PS_TO_NS_PROCESS
       Driven at:
          /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(31846)
    /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(31568):Process PS_TO_NS_PROCESS
       Driven at:
          /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(31574)
    /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(31296):Process PS_TO_NS_PROCESS
       Driven at:
          /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(31302)
    /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(31066):Process PS_TO_NS_PROCESS
       Driven at:
          /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(31072)
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(22813): Nonresolved signal 'wb_cntrl_ns' may have multiple sources.
  Drivers:
    /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(28561):Process WB_DUAL_CNTRL_PROCESS
       Driven at:
          /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(28581)
    /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(26789):Process WB_DUAL_CNTRL_PROCESS
       Driven at:
          /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(26810)
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(22814): Nonresolved signal 'wb_cntrl_ps' may have multiple sources.
  Drivers:
    /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(28545):Process WB_PS_TO_NS_PROCESS
       Driven at:
          /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(28551)
    /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(26773):Process WB_PS_TO_NS_PROCESS
       Driven at:
          /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(26779)
-- Compiling entity axi_qspi_enhanced_mode
-- Compiling architecture imp of axi_qspi_enhanced_mode
-- Compiling entity axi_quad_spi_top
-- Compiling architecture imp of axi_quad_spi_top
-- Loading entity qspi_core_interface
-- Loading entity axi_qspi_enhanced_mode
-- Loading entity xip_cntrl_reg
-- Loading entity xip_status_reg
-- Loading entity axi_qspi_xip_if
-- Compiling entity axi_quad_spi
-- Compiling architecture imp of axi_quad_spi
-- Loading entity axi_quad_spi_top
-- Loading entity qspi_dual_quad_mode
End time: 15:35:33 on Mar 11,2020, Elapsed time: 0:00:02
Errors: 0, Warnings: 11

END_COMPILATION_MESSAGES(questasim:vhdl:axi_quad_spi_v3_2_18)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.axi_quad_spi_v3_2_18.axi_quad_spi_v3_2_18.lin64.log'...
    > Generating report file '.cxl.vhdl.axi_quad_spi_v3_2_18.axi_quad_spi_v3_2_18.lin64.rpt'...

compile_simlib: 0 error(s), 11 warning(s), 93.67 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/spdif_v2_0_21'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/spdif_v2_0_21'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap spdif_v2_0_21 /data11/home/marcuscw/Desktop/Lib/spdif_v2_0_21'...
      output file: '/data11/home/marcuscw/Desktop/Lib/spdif_v2_0_21/.cxl.vhdl.spdif_v2_0_21.spdif_v2_0_21.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap spdif_v2_0_21 /data11/home/marcuscw/Desktop/Lib/spdif_v2_0_21'
      return code: '0'

Compiling vhdl library 'spdif_v2_0_21'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work spdif_v2_0_21 -f /data11/home/marcuscw/Desktop/Lib/spdif_v2_0_21/.cxl.vhdl.spdif_v2_0_21.spdif_v2_0_21.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/spdif_v2_0_21/.cxl.vhdl.spdif_v2_0_21.spdif_v2_0_21.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work spdif_v2_0_21 -f /data11/home/marcuscw/Desktop/Lib/spdif_v2_0_21/.cxl.vhdl.spdif_v2_0_21.spdif_v2_0_21.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:spdif_v2_0_21)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap spdif_v2_0_21 /data11/home/marcuscw/Desktop/Lib/spdif_v2_0_21 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:35:33 on Mar 11,2020
vcom -64 -93 -work spdif_v2_0_21 -f /data11/home/marcuscw/Desktop/Lib/spdif_v2_0_21/.cxl.vhdl.spdif_v2_0_21.spdif_v2_0_21.lin64.cmf 
-- Loading package STANDARD
End time: 15:35:34 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:spdif_v2_0_21)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.spdif_v2_0_21.spdif_v2_0_21.lin64.log'...
    > Generating report file '.cxl.vhdl.spdif_v2_0_21.spdif_v2_0_21.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 93.89 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/pr_decoupler_v1_0_7'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/pr_decoupler_v1_0_7'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap pr_decoupler_v1_0_7 /data11/home/marcuscw/Desktop/Lib/pr_decoupler_v1_0_7'...
      output file: '/data11/home/marcuscw/Desktop/Lib/pr_decoupler_v1_0_7/.cxl.vhdl.pr_decoupler_v1_0_7.pr_decoupler_v1_0_7.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap pr_decoupler_v1_0_7 /data11/home/marcuscw/Desktop/Lib/pr_decoupler_v1_0_7'
      return code: '0'

Compiling vhdl library 'pr_decoupler_v1_0_7'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work pr_decoupler_v1_0_7 -f /data11/home/marcuscw/Desktop/Lib/pr_decoupler_v1_0_7/.cxl.vhdl.pr_decoupler_v1_0_7.pr_decoupler_v1_0_7.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/pr_decoupler_v1_0_7/.cxl.vhdl.pr_decoupler_v1_0_7.pr_decoupler_v1_0_7.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work pr_decoupler_v1_0_7 -f /data11/home/marcuscw/Desktop/Lib/pr_decoupler_v1_0_7/.cxl.vhdl.pr_decoupler_v1_0_7.pr_decoupler_v1_0_7.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:pr_decoupler_v1_0_7)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap pr_decoupler_v1_0_7 /data11/home/marcuscw/Desktop/Lib/pr_decoupler_v1_0_7 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:35:35 on Mar 11,2020
vcom -64 -93 -work pr_decoupler_v1_0_7 -f /data11/home/marcuscw/Desktop/Lib/pr_decoupler_v1_0_7/.cxl.vhdl.pr_decoupler_v1_0_7.pr_decoupler_v1_0_7.lin64.cmf 
-- Loading package STANDARD
End time: 15:35:36 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:pr_decoupler_v1_0_7)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.pr_decoupler_v1_0_7.pr_decoupler_v1_0_7.lin64.log'...
    > Generating report file '.cxl.vhdl.pr_decoupler_v1_0_7.pr_decoupler_v1_0_7.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 94.12 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/axi_cdma_v4_1_19'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/axi_cdma_v4_1_19'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap axi_cdma_v4_1_19 /data11/home/marcuscw/Desktop/Lib/axi_cdma_v4_1_19'...
      output file: '/data11/home/marcuscw/Desktop/Lib/axi_cdma_v4_1_19/.cxl.vhdl.axi_cdma_v4_1_19.axi_cdma_v4_1_19.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap axi_cdma_v4_1_19 /data11/home/marcuscw/Desktop/Lib/axi_cdma_v4_1_19'
      return code: '0'

Compiling vhdl library 'axi_cdma_v4_1_19'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work axi_cdma_v4_1_19 -f /data11/home/marcuscw/Desktop/Lib/axi_cdma_v4_1_19/.cxl.vhdl.axi_cdma_v4_1_19.axi_cdma_v4_1_19.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/axi_cdma_v4_1_19/.cxl.vhdl.axi_cdma_v4_1_19.axi_cdma_v4_1_19.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work axi_cdma_v4_1_19 -f /data11/home/marcuscw/Desktop/Lib/axi_cdma_v4_1_19/.cxl.vhdl.axi_cdma_v4_1_19.axi_cdma_v4_1_19.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:axi_cdma_v4_1_19)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap axi_cdma_v4_1_19 /data11/home/marcuscw/Desktop/Lib/axi_cdma_v4_1_19 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:35:36 on Mar 11,2020
vcom -64 -93 -work axi_cdma_v4_1_19 -f /data11/home/marcuscw/Desktop/Lib/axi_cdma_v4_1_19/.cxl.vhdl.axi_cdma_v4_1_19.axi_cdma_v4_1_19.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package lib_pkg
-- Compiling package axi_cdma_pkg
-- Compiling package body axi_cdma_pkg
-- Loading package axi_cdma_pkg
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading package axi_cdma_pkg
-- Compiling entity axi_cdma_pulse_gen
-- Compiling architecture implementation of axi_cdma_pulse_gen
-- Loading entity cdc_sync
-- Loading entity axi_cdma_pulse_gen
-- Compiling entity axi_cdma_reset
-- Compiling architecture implementation of axi_cdma_reset
-- Compiling entity axi_cdma_lite_if
-- Compiling architecture implementation of axi_cdma_lite_if
-- Compiling entity axi_cdma_register
-- Compiling architecture implementation of axi_cdma_register
-- Loading entity axi_cdma_lite_if
-- Loading entity axi_cdma_register
-- Compiling entity axi_cdma_reg_module
-- Compiling architecture implementation of axi_cdma_reg_module
-- Loading package VCOMPONENTS
-- Loading entity sync_fifo_fg
-- Compiling entity axi_cdma_sfifo_autord
-- Compiling architecture imp of axi_cdma_sfifo_autord
-- Loading entity srl_fifo_f
-- Loading entity axi_cdma_sfifo_autord
-- Compiling entity axi_cdma_sf
-- Compiling architecture implementation of axi_cdma_sf
-- Compiling entity axi_cdma_simple_cntlr
-- Compiling architecture implementation of axi_cdma_simple_cntlr
-- Loading entity axi_datamover_mm2s_omit_wrap
-- Loading entity axi_datamover_reset
-- Loading entity axi_datamover_sfifo_autord
-- Loading entity async_fifo_fg
-- Loading entity axi_datamover_afifo_autord
-- Loading entity axi_datamover_fifo
-- Loading entity axi_datamover_cmd_status
-- Loading entity axi_datamover_strb_gen2
-- Loading entity axi_datamover_pcc
-- Loading entity axi_datamover_addr_cntl
-- Loading entity axi_datamover_rdmux
-- Loading entity axi_datamover_rddata_cntl
-- Loading entity axi_datamover_rd_status_cntl
-- Loading entity axi_datamover_dre_mux8_1_x_n
-- Loading entity axi_datamover_dre_mux4_1_x_n
-- Loading entity axi_datamover_dre_mux2_1_x_n
-- Loading entity axi_datamover_mm2s_dre
-- Loading entity axi_datamover_rd_sf
-- Loading entity axi_datamover_skid_buf
-- Loading entity axi_datamover_mm2s_full_wrap
-- Loading entity axi_datamover_scc
-- Loading entity axi_datamover_mm2s_basic_wrap
-- Loading entity axi_datamover_s2mm_omit_wrap
-- Loading entity axi_datamover_ibttcc
-- Loading entity axi_datamover_stbs_set
-- Loading entity axi_datamover_stbs_set_nodre
-- Loading entity axi_datamover_indet_btt
-- Loading entity axi_datamover_s2mm_dre
-- Loading entity axi_datamover_ms_strb_set
-- Loading entity axi_datamover_mssai_skid_buf
-- Loading entity axi_datamover_slice
-- Loading entity axi_datamover_s2mm_scatter
-- Loading entity axi_datamover_s2mm_realign
-- Loading entity axi_datamover_wrdata_cntl
-- Loading entity axi_datamover_wr_status_cntl
-- Loading entity axi_datamover_wr_demux
-- Loading entity axi_datamover_skid2mm_buf
-- Loading entity axi_datamover_wr_sf
-- Loading entity axi_datamover_s2mm_full_wrap
-- Loading entity axi_datamover_s2mm_basic_wrap
-- Loading entity axi_datamover
-- Loading entity axi_cdma_reset
-- Loading entity axi_cdma_reg_module
-- Loading entity axi_cdma_simple_cntlr
-- Loading entity axi_cdma_sf
-- Compiling entity axi_cdma_simple_wrap
-- Compiling architecture implementation of axi_cdma_simple_wrap
-- Compiling entity axi_cdma_sg_cntlr
-- Compiling architecture implementation of axi_cdma_sg_cntlr
-- Loading package axi_sg_pkg
-- Loading entity axi_sg
-- Loading entity axi_cdma_sg_cntlr
-- Compiling entity axi_cdma_sg_wrap
-- Compiling architecture implementation of axi_cdma_sg_wrap
-- Loading entity axi_cdma_simple_wrap
-- Loading entity axi_cdma_sg_wrap
-- Compiling entity axi_cdma
-- Compiling architecture implementation of axi_cdma
End time: 15:35:37 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:axi_cdma_v4_1_19)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.axi_cdma_v4_1_19.axi_cdma_v4_1_19.lin64.log'...
    > Generating report file '.cxl.vhdl.axi_cdma_v4_1_19.axi_cdma_v4_1_19.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 94.34 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/axi_fifo_mm_s_v4_1_16'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/axi_fifo_mm_s_v4_1_16'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap axi_fifo_mm_s_v4_1_16 /data11/home/marcuscw/Desktop/Lib/axi_fifo_mm_s_v4_1_16'...
      output file: '/data11/home/marcuscw/Desktop/Lib/axi_fifo_mm_s_v4_1_16/.cxl.vhdl.axi_fifo_mm_s_v4_1_16.axi_fifo_mm_s_v4_1_16.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap axi_fifo_mm_s_v4_1_16 /data11/home/marcuscw/Desktop/Lib/axi_fifo_mm_s_v4_1_16'
      return code: '0'

Compiling vhdl library 'axi_fifo_mm_s_v4_1_16'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work axi_fifo_mm_s_v4_1_16 -f /data11/home/marcuscw/Desktop/Lib/axi_fifo_mm_s_v4_1_16/.cxl.vhdl.axi_fifo_mm_s_v4_1_16.axi_fifo_mm_s_v4_1_16.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/axi_fifo_mm_s_v4_1_16/.cxl.vhdl.axi_fifo_mm_s_v4_1_16.axi_fifo_mm_s_v4_1_16.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work axi_fifo_mm_s_v4_1_16 -f /data11/home/marcuscw/Desktop/Lib/axi_fifo_mm_s_v4_1_16/.cxl.vhdl.axi_fifo_mm_s_v4_1_16.axi_fifo_mm_s_v4_1_16.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:axi_fifo_mm_s_v4_1_16)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap axi_fifo_mm_s_v4_1_16 /data11/home/marcuscw/Desktop/Lib/axi_fifo_mm_s_v4_1_16 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:35:38 on Mar 11,2020
vcom -64 -93 -work axi_fifo_mm_s_v4_1_16 -f /data11/home/marcuscw/Desktop/Lib/axi_fifo_mm_s_v4_1_16/.cxl.vhdl.axi_fifo_mm_s_v4_1_16.axi_fifo_mm_s_v4_1_16.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling package axi_fifo_mm_s_pkg
-- Compiling package body axi_fifo_mm_s_pkg
-- Loading package axi_fifo_mm_s_pkg
-- Loading package axi_fifo_mm_s_pkg
-- Compiling entity axi_write_fsm
-- Compiling architecture axi_write_fsm_arch of axi_write_fsm
-- Compiling entity axi_write_wrapper
-- Compiling architecture axi_write_wrap_arch of axi_write_wrapper
-- Loading entity axi_write_fsm
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Compiling entity axi_read_fsm
-- Compiling architecture axi_read_fsm_arch of axi_read_fsm
-- Compiling entity axi_read_wrapper
-- Compiling architecture axi_read_wrapper_arch of axi_read_wrapper
-- Loading entity axi_read_fsm
-- Compiling entity axi_wrapper
-- Compiling architecture xilinx of axi_wrapper
-- Loading entity axi_write_wrapper
-- Loading entity axi_read_wrapper
-- Loading package NUMERIC_STD
-- Compiling entity axis_fg
-- Compiling architecture structure of axis_fg
-- Loading package lib_pkg
-- Loading package ipif_pkg
-- Compiling entity fifo
-- Compiling architecture structure of fifo
-- Loading entity axis_fg
-- Compiling entity ipic2axi_s
-- Compiling architecture beh of ipic2axi_s
-- Loading entity fifo
-- Loading package VCOMPONENTS
-- Loading entity sync_fifo_fg
-- Compiling entity axi_fifo_mm_s
-- Compiling architecture structure of axi_fifo_mm_s
-- Loading entity axi_lite_ipif
-- Loading entity axi_wrapper
-- Loading entity ipic2axi_s
End time: 15:35:39 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:axi_fifo_mm_s_v4_1_16)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.axi_fifo_mm_s_v4_1_16.axi_fifo_mm_s_v4_1_16.lin64.log'...
    > Generating report file '.cxl.vhdl.axi_fifo_mm_s_v4_1_16.axi_fifo_mm_s_v4_1_16.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 94.57 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/displayport_v9_0_1'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/displayport_v9_0_1'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap displayport_v9_0_1 /data11/home/marcuscw/Desktop/Lib/displayport_v9_0_1'...
      output file: '/data11/home/marcuscw/Desktop/Lib/displayport_v9_0_1/.cxl.vhdl.displayport_v9_0_1.displayport_v9_0_1.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap displayport_v9_0_1 /data11/home/marcuscw/Desktop/Lib/displayport_v9_0_1'
      return code: '0'

Compiling vhdl library 'displayport_v9_0_1'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work displayport_v9_0_1 -f /data11/home/marcuscw/Desktop/Lib/displayport_v9_0_1/.cxl.vhdl.displayport_v9_0_1.displayport_v9_0_1.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/displayport_v9_0_1/.cxl.vhdl.displayport_v9_0_1.displayport_v9_0_1.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work displayport_v9_0_1 -f /data11/home/marcuscw/Desktop/Lib/displayport_v9_0_1/.cxl.vhdl.displayport_v9_0_1.displayport_v9_0_1.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:displayport_v9_0_1)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap displayport_v9_0_1 /data11/home/marcuscw/Desktop/Lib/displayport_v9_0_1 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:35:40 on Mar 11,2020
vcom -64 -93 -work displayport_v9_0_1 -f /data11/home/marcuscw/Desktop/Lib/displayport_v9_0_1/.cxl.vhdl.displayport_v9_0_1.displayport_v9_0_1.lin64.cmf 
-- Loading package STANDARD
End time: 15:35:41 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:displayport_v9_0_1)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.displayport_v9_0_1.displayport_v9_0_1.lin64.log'...
    > Generating report file '.cxl.vhdl.displayport_v9_0_1.displayport_v9_0_1.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 94.80 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/displayport_v9_0_1'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/displayport_v9_0_1'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap displayport_v9_0_1 /data11/home/marcuscw/Desktop/Lib/displayport_v9_0_1'...
      output file: '/data11/home/marcuscw/Desktop/Lib/displayport_v9_0_1/.cxl.verilog.displayport_v9_0_1.displayport_v9_0_1.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap displayport_v9_0_1 /data11/home/marcuscw/Desktop/Lib/displayport_v9_0_1'
      return code: '0'

Compiling verilog library 'displayport_v9_0_1'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work displayport_v9_0_1 -f /data11/home/marcuscw/Desktop/Lib/displayport_v9_0_1/.cxl.verilog.displayport_v9_0_1.displayport_v9_0_1.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/displayport_v9_0_1/.cxl.verilog.displayport_v9_0_1.displayport_v9_0_1.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work displayport_v9_0_1 -f /data11/home/marcuscw/Desktop/Lib/displayport_v9_0_1/.cxl.verilog.displayport_v9_0_1.displayport_v9_0_1.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:displayport_v9_0_1)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap displayport_v9_0_1 /data11/home/marcuscw/Desktop/Lib/displayport_v9_0_1 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:35:41 on Mar 11,2020
vlog -64 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -work displayport_v9_0_1 -f /data11/home/marcuscw/Desktop/Lib/displayport_v9_0_1/.cxl.verilog.displayport_v9_0_1.displayport_v9_0_1.lin64.cmf 
** Warning: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/displayport_v9_0/hdl/displayport_v9_0_rfs.v(64)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/displayport_v9_0_1_rx_dpcd_defs.v(64): (vlog-2263) Redefinition of macro: <protected>.
** Warning: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/displayport_v9_0/hdl/displayport_v9_0_rfs.v(64)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/displayport_v9_0_1_rx_dpcd_defs.v(64): (vlog-2263) Redefinition of macro: <protected>.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/displayport_v9_0/hdl/displayport_v9_0_rfs.v(64): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/displayport_v9_0/hdl/displayport_v9_0_rfs.v(64): (vlog-2600) [RDGN] - Redundant digits in numeric literal.

Top level modules:
End time: 15:35:46 on Mar 11,2020, Elapsed time: 0:00:05
Errors: 0, Warnings: 4

END_COMPILATION_MESSAGES(questasim:verilog:displayport_v9_0_1)
==============================================================================

    > Searching for warnings in '.cxl.verilog.displayport_v9_0_1.displayport_v9_0_1.lin64.log'...
    > Generating report file '.cxl.verilog.displayport_v9_0_1.displayport_v9_0_1.lin64.rpt'...

compile_simlib: 0 error(s), 4 warning(s), 95.02 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/pr_axi_shutdown_manager_v1_0_1'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/pr_axi_shutdown_manager_v1_0_1'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap pr_axi_shutdown_manager_v1_0_1 /data11/home/marcuscw/Desktop/Lib/pr_axi_shutdown_manager_v1_0_1'...
      output file: '/data11/home/marcuscw/Desktop/Lib/pr_axi_shutdown_manager_v1_0_1/.cxl.vhdl.pr_axi_shutdown_manager_v1_0_1.pr_axi_shutdown_manager_v1_0_1.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap pr_axi_shutdown_manager_v1_0_1 /data11/home/marcuscw/Desktop/Lib/pr_axi_shutdown_manager_v1_0_1'
      return code: '0'

Compiling vhdl library 'pr_axi_shutdown_manager_v1_0_1'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work pr_axi_shutdown_manager_v1_0_1 -f /data11/home/marcuscw/Desktop/Lib/pr_axi_shutdown_manager_v1_0_1/.cxl.vhdl.pr_axi_shutdown_manager_v1_0_1.pr_axi_shutdown_manager_v1_0_1.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/pr_axi_shutdown_manager_v1_0_1/.cxl.vhdl.pr_axi_shutdown_manager_v1_0_1.pr_axi_shutdown_manager_v1_0_1.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work pr_axi_shutdown_manager_v1_0_1 -f /data11/home/marcuscw/Desktop/Lib/pr_axi_shutdown_manager_v1_0_1/.cxl.vhdl.pr_axi_shutdown_manager_v1_0_1.pr_axi_shutdown_manager_v1_0_1.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:pr_axi_shutdown_manager_v1_0_1)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap pr_axi_shutdown_manager_v1_0_1 /data11/home/marcuscw/Desktop/Lib/pr_axi_shutdown_manager_v1_0_1 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:35:46 on Mar 11,2020
vcom -64 -93 -work pr_axi_shutdown_manager_v1_0_1 -f /data11/home/marcuscw/Desktop/Lib/pr_axi_shutdown_manager_v1_0_1/.cxl.vhdl.pr_axi_shutdown_manager_v1_0_1.pr_axi_shutdown_manager_v1_0_1.lin64.cmf 
-- Loading package STANDARD
End time: 15:35:47 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:pr_axi_shutdown_manager_v1_0_1)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.pr_axi_shutdown_manager_v1_0_1.pr_axi_shutdown_manager_v1_0_1.lin64.log'...
    > Generating report file '.cxl.vhdl.pr_axi_shutdown_manager_v1_0_1.pr_axi_shutdown_manager_v1_0_1.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 95.25 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/lte_dl_channel_encoder_v3_0_15'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/lte_dl_channel_encoder_v3_0_15'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap lte_dl_channel_encoder_v3_0_15 /data11/home/marcuscw/Desktop/Lib/lte_dl_channel_encoder_v3_0_15'...
      output file: '/data11/home/marcuscw/Desktop/Lib/lte_dl_channel_encoder_v3_0_15/.cxl.vhdl.lte_dl_channel_encoder_v3_0_15.lte_dl_channel_encoder_v3_0_15.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap lte_dl_channel_encoder_v3_0_15 /data11/home/marcuscw/Desktop/Lib/lte_dl_channel_encoder_v3_0_15'
      return code: '0'

Compiling vhdl library 'lte_dl_channel_encoder_v3_0_15'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work lte_dl_channel_encoder_v3_0_15 -f /data11/home/marcuscw/Desktop/Lib/lte_dl_channel_encoder_v3_0_15/.cxl.vhdl.lte_dl_channel_encoder_v3_0_15.lte_dl_channel_encoder_v3_0_15.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/lte_dl_channel_encoder_v3_0_15/.cxl.vhdl.lte_dl_channel_encoder_v3_0_15.lte_dl_channel_encoder_v3_0_15.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work lte_dl_channel_encoder_v3_0_15 -f /data11/home/marcuscw/Desktop/Lib/lte_dl_channel_encoder_v3_0_15/.cxl.vhdl.lte_dl_channel_encoder_v3_0_15.lte_dl_channel_encoder_v3_0_15.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:lte_dl_channel_encoder_v3_0_15)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap lte_dl_channel_encoder_v3_0_15 /data11/home/marcuscw/Desktop/Lib/lte_dl_channel_encoder_v3_0_15 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:35:48 on Mar 11,2020
vcom -64 -93 -work lte_dl_channel_encoder_v3_0_15 -f /data11/home/marcuscw/Desktop/Lib/lte_dl_channel_encoder_v3_0_15/.cxl.vhdl.lte_dl_channel_encoder_v3_0_15.lte_dl_channel_encoder_v3_0_15.lin64.cmf 
-- Loading package STANDARD
End time: 15:35:49 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:lte_dl_channel_encoder_v3_0_15)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.lte_dl_channel_encoder_v3_0_15.lte_dl_channel_encoder_v3_0_15.lin64.log'...
    > Generating report file '.cxl.vhdl.lte_dl_channel_encoder_v3_0_15.lte_dl_channel_encoder_v3_0_15.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 95.48 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/ieee802d3_rs_fec_v1_0_15'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/ieee802d3_rs_fec_v1_0_15'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap ieee802d3_rs_fec_v1_0_15 /data11/home/marcuscw/Desktop/Lib/ieee802d3_rs_fec_v1_0_15'...
      output file: '/data11/home/marcuscw/Desktop/Lib/ieee802d3_rs_fec_v1_0_15/.cxl.verilog.ieee802d3_rs_fec_v1_0_15.ieee802d3_rs_fec_v1_0_15.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap ieee802d3_rs_fec_v1_0_15 /data11/home/marcuscw/Desktop/Lib/ieee802d3_rs_fec_v1_0_15'
      return code: '0'

Compiling verilog library 'ieee802d3_rs_fec_v1_0_15'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work ieee802d3_rs_fec_v1_0_15 -f /data11/home/marcuscw/Desktop/Lib/ieee802d3_rs_fec_v1_0_15/.cxl.verilog.ieee802d3_rs_fec_v1_0_15.ieee802d3_rs_fec_v1_0_15.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/ieee802d3_rs_fec_v1_0_15/.cxl.verilog.ieee802d3_rs_fec_v1_0_15.ieee802d3_rs_fec_v1_0_15.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work ieee802d3_rs_fec_v1_0_15 -f /data11/home/marcuscw/Desktop/Lib/ieee802d3_rs_fec_v1_0_15/.cxl.verilog.ieee802d3_rs_fec_v1_0_15.ieee802d3_rs_fec_v1_0_15.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:ieee802d3_rs_fec_v1_0_15)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap ieee802d3_rs_fec_v1_0_15 /data11/home/marcuscw/Desktop/Lib/ieee802d3_rs_fec_v1_0_15 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:35:49 on Mar 11,2020
vlog -64 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -work ieee802d3_rs_fec_v1_0_15 -f /data11/home/marcuscw/Desktop/Lib/ieee802d3_rs_fec_v1_0_15/.cxl.verilog.ieee802d3_rs_fec_v1_0_15.ieee802d3_rs_fec_v1_0_15.lin64.cmf 

Top level modules:
End time: 15:35:52 on Mar 11,2020, Elapsed time: 0:00:03
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:ieee802d3_rs_fec_v1_0_15)
==============================================================================

    > Searching for warnings in '.cxl.verilog.ieee802d3_rs_fec_v1_0_15.ieee802d3_rs_fec_v1_0_15.lin64.log'...
    > Generating report file '.cxl.verilog.ieee802d3_rs_fec_v1_0_15.ieee802d3_rs_fec_v1_0_15.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 95.70 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/mailbox_v2_1_11'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/mailbox_v2_1_11'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap mailbox_v2_1_11 /data11/home/marcuscw/Desktop/Lib/mailbox_v2_1_11'...
      output file: '/data11/home/marcuscw/Desktop/Lib/mailbox_v2_1_11/.cxl.vhdl.mailbox_v2_1_11.mailbox_v2_1_11.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap mailbox_v2_1_11 /data11/home/marcuscw/Desktop/Lib/mailbox_v2_1_11'
      return code: '0'

Compiling vhdl library 'mailbox_v2_1_11'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work mailbox_v2_1_11 -f /data11/home/marcuscw/Desktop/Lib/mailbox_v2_1_11/.cxl.vhdl.mailbox_v2_1_11.mailbox_v2_1_11.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/mailbox_v2_1_11/.cxl.vhdl.mailbox_v2_1_11.mailbox_v2_1_11.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work mailbox_v2_1_11 -f /data11/home/marcuscw/Desktop/Lib/mailbox_v2_1_11/.cxl.vhdl.mailbox_v2_1_11.mailbox_v2_1_11.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:mailbox_v2_1_11)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap mailbox_v2_1_11 /data11/home/marcuscw/Desktop/Lib/mailbox_v2_1_11 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:35:53 on Mar 11,2020
vcom -64 -93 -work mailbox_v2_1_11 -f /data11/home/marcuscw/Desktop/Lib/mailbox_v2_1_11/.cxl.vhdl.mailbox_v2_1_11.mailbox_v2_1_11.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity SRL_FIFO
-- Compiling architecture IMP of SRL_FIFO
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity Sync_BRAM
-- Compiling architecture syn of Sync_BRAM
-- Compiling entity Sync_DPRAM
-- Compiling architecture syn of Sync_DPRAM
-- Compiling entity Sync_FIFO
-- Compiling architecture VHDL_RTL of Sync_FIFO
-- Compiling entity Async_FIFO
-- Compiling architecture IMP of Async_FIFO
-- Loading entity Sync_FIFO
-- Loading entity Async_FIFO
-- Compiling entity fsl_v20
-- Compiling architecture IMP of fsl_v20
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading package ipif_pkg
-- Loading entity axi_lite_ipif
-- Compiling entity if_decode
-- Compiling architecture IMP of if_decode
-- Compiling entity mailbox
-- Compiling architecture IMP of mailbox
End time: 15:35:54 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:mailbox_v2_1_11)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.mailbox_v2_1_11.mailbox_v2_1_11.lin64.log'...
    > Generating report file '.cxl.vhdl.mailbox_v2_1_11.mailbox_v2_1_11.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 95.93 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/canfd_v2_0_1'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/canfd_v2_0_1'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap canfd_v2_0_1 /data11/home/marcuscw/Desktop/Lib/canfd_v2_0_1'...
      output file: '/data11/home/marcuscw/Desktop/Lib/canfd_v2_0_1/.cxl.verilog.canfd_v2_0_1.canfd_v2_0_1.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap canfd_v2_0_1 /data11/home/marcuscw/Desktop/Lib/canfd_v2_0_1'
      return code: '0'

Compiling verilog library 'canfd_v2_0_1'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work canfd_v2_0_1 -f /data11/home/marcuscw/Desktop/Lib/canfd_v2_0_1/.cxl.verilog.canfd_v2_0_1.canfd_v2_0_1.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/canfd_v2_0_1/.cxl.verilog.canfd_v2_0_1.canfd_v2_0_1.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work canfd_v2_0_1 -f /data11/home/marcuscw/Desktop/Lib/canfd_v2_0_1/.cxl.verilog.canfd_v2_0_1.canfd_v2_0_1.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:canfd_v2_0_1)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap canfd_v2_0_1 /data11/home/marcuscw/Desktop/Lib/canfd_v2_0_1 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:35:54 on Mar 11,2020
vlog -64 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -work canfd_v2_0_1 -f /data11/home/marcuscw/Desktop/Lib/canfd_v2_0_1/.cxl.verilog.canfd_v2_0_1.canfd_v2_0_1.lin64.cmf 

Top level modules:
End time: 15:35:55 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:canfd_v2_0_1)
==============================================================================

    > Searching for warnings in '.cxl.verilog.canfd_v2_0_1.canfd_v2_0_1.lin64.log'...
    > Generating report file '.cxl.verilog.canfd_v2_0_1.canfd_v2_0_1.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 96.15 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/axi_vfifo_ctrl_v2_0_21'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/axi_vfifo_ctrl_v2_0_21'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap axi_vfifo_ctrl_v2_0_21 /data11/home/marcuscw/Desktop/Lib/axi_vfifo_ctrl_v2_0_21'...
      output file: '/data11/home/marcuscw/Desktop/Lib/axi_vfifo_ctrl_v2_0_21/.cxl.vhdl.axi_vfifo_ctrl_v2_0_21.axi_vfifo_ctrl_v2_0_21.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap axi_vfifo_ctrl_v2_0_21 /data11/home/marcuscw/Desktop/Lib/axi_vfifo_ctrl_v2_0_21'
      return code: '0'

Compiling vhdl library 'axi_vfifo_ctrl_v2_0_21'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work axi_vfifo_ctrl_v2_0_21 -f /data11/home/marcuscw/Desktop/Lib/axi_vfifo_ctrl_v2_0_21/.cxl.vhdl.axi_vfifo_ctrl_v2_0_21.axi_vfifo_ctrl_v2_0_21.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/axi_vfifo_ctrl_v2_0_21/.cxl.vhdl.axi_vfifo_ctrl_v2_0_21.axi_vfifo_ctrl_v2_0_21.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work axi_vfifo_ctrl_v2_0_21 -f /data11/home/marcuscw/Desktop/Lib/axi_vfifo_ctrl_v2_0_21/.cxl.vhdl.axi_vfifo_ctrl_v2_0_21.axi_vfifo_ctrl_v2_0_21.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:axi_vfifo_ctrl_v2_0_21)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap axi_vfifo_ctrl_v2_0_21 /data11/home/marcuscw/Desktop/Lib/axi_vfifo_ctrl_v2_0_21 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:35:55 on Mar 11,2020
vcom -64 -93 -work axi_vfifo_ctrl_v2_0_21 -f /data11/home/marcuscw/Desktop/Lib/axi_vfifo_ctrl_v2_0_21/.cxl.vhdl.axi_vfifo_ctrl_v2_0_21.axi_vfifo_ctrl_v2_0_21.lin64.cmf 
-- Loading package STANDARD
End time: 15:35:57 on Mar 11,2020, Elapsed time: 0:00:02
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:axi_vfifo_ctrl_v2_0_21)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.axi_vfifo_ctrl_v2_0_21.axi_vfifo_ctrl_v2_0_21.lin64.log'...
    > Generating report file '.cxl.vhdl.axi_vfifo_ctrl_v2_0_21.axi_vfifo_ctrl_v2_0_21.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 96.38 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/ieee802d3_50g_rs_fec_v1_0_11'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/ieee802d3_50g_rs_fec_v1_0_11'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap ieee802d3_50g_rs_fec_v1_0_11 /data11/home/marcuscw/Desktop/Lib/ieee802d3_50g_rs_fec_v1_0_11'...
      output file: '/data11/home/marcuscw/Desktop/Lib/ieee802d3_50g_rs_fec_v1_0_11/.cxl.verilog.ieee802d3_50g_rs_fec_v1_0_11.ieee802d3_50g_rs_fec_v1_0_11.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap ieee802d3_50g_rs_fec_v1_0_11 /data11/home/marcuscw/Desktop/Lib/ieee802d3_50g_rs_fec_v1_0_11'
      return code: '0'

Compiling verilog library 'ieee802d3_50g_rs_fec_v1_0_11'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work ieee802d3_50g_rs_fec_v1_0_11 -f /data11/home/marcuscw/Desktop/Lib/ieee802d3_50g_rs_fec_v1_0_11/.cxl.verilog.ieee802d3_50g_rs_fec_v1_0_11.ieee802d3_50g_rs_fec_v1_0_11.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/ieee802d3_50g_rs_fec_v1_0_11/.cxl.verilog.ieee802d3_50g_rs_fec_v1_0_11.ieee802d3_50g_rs_fec_v1_0_11.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work ieee802d3_50g_rs_fec_v1_0_11 -f /data11/home/marcuscw/Desktop/Lib/ieee802d3_50g_rs_fec_v1_0_11/.cxl.verilog.ieee802d3_50g_rs_fec_v1_0_11.ieee802d3_50g_rs_fec_v1_0_11.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:ieee802d3_50g_rs_fec_v1_0_11)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap ieee802d3_50g_rs_fec_v1_0_11 /data11/home/marcuscw/Desktop/Lib/ieee802d3_50g_rs_fec_v1_0_11 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:35:58 on Mar 11,2020
vlog -64 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -work ieee802d3_50g_rs_fec_v1_0_11 -f /data11/home/marcuscw/Desktop/Lib/ieee802d3_50g_rs_fec_v1_0_11/.cxl.verilog.ieee802d3_50g_rs_fec_v1_0_11.ieee802d3_50g_rs_fec_v1_0_11.lin64.cmf 

Top level modules:
End time: 15:36:00 on Mar 11,2020, Elapsed time: 0:00:02
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:ieee802d3_50g_rs_fec_v1_0_11)
==============================================================================

    > Searching for warnings in '.cxl.verilog.ieee802d3_50g_rs_fec_v1_0_11.ieee802d3_50g_rs_fec_v1_0_11.lin64.log'...
    > Generating report file '.cxl.verilog.ieee802d3_50g_rs_fec_v1_0_11.ieee802d3_50g_rs_fec_v1_0_11.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 96.61 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/axi_mcdma_v1_0_5'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/axi_mcdma_v1_0_5'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap axi_mcdma_v1_0_5 /data11/home/marcuscw/Desktop/Lib/axi_mcdma_v1_0_5'...
      output file: '/data11/home/marcuscw/Desktop/Lib/axi_mcdma_v1_0_5/.cxl.vhdl.axi_mcdma_v1_0_5.axi_mcdma_v1_0_5.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap axi_mcdma_v1_0_5 /data11/home/marcuscw/Desktop/Lib/axi_mcdma_v1_0_5'
      return code: '0'

Compiling vhdl library 'axi_mcdma_v1_0_5'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work axi_mcdma_v1_0_5 -f /data11/home/marcuscw/Desktop/Lib/axi_mcdma_v1_0_5/.cxl.vhdl.axi_mcdma_v1_0_5.axi_mcdma_v1_0_5.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/axi_mcdma_v1_0_5/.cxl.vhdl.axi_mcdma_v1_0_5.axi_mcdma_v1_0_5.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work axi_mcdma_v1_0_5 -f /data11/home/marcuscw/Desktop/Lib/axi_mcdma_v1_0_5/.cxl.vhdl.axi_mcdma_v1_0_5.axi_mcdma_v1_0_5.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:axi_mcdma_v1_0_5)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap axi_mcdma_v1_0_5 /data11/home/marcuscw/Desktop/Lib/axi_mcdma_v1_0_5 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:36:00 on Mar 11,2020
vcom -64 -93 -work axi_mcdma_v1_0_5 -f /data11/home/marcuscw/Desktop/Lib/axi_mcdma_v1_0_5/.cxl.vhdl.axi_mcdma_v1_0_5.axi_mcdma_v1_0_5.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package lib_pkg
-- Compiling package axi_mcdma_pkg
-- Compiling package body axi_mcdma_pkg
-- Loading package axi_mcdma_pkg
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading package axi_mcdma_pkg
-- Compiling entity axi_mcdma_reset
-- Compiling architecture implementation of axi_mcdma_reset
-- Loading entity cdc_sync
-- Compiling entity axi_mcdma_rst_module
-- Compiling architecture implementation of axi_mcdma_rst_module
-- Loading entity axi_mcdma_reset
-- Compiling entity axi_mcdma_lite_if
-- Compiling architecture implementation of axi_mcdma_lite_if
-- Compiling entity axi_mcdma_register
-- Compiling architecture implementation of axi_mcdma_register
-- Compiling entity axi_mcdma_common_register
-- Compiling architecture implementation of axi_mcdma_common_register
-- Compiling entity axi_mcdma_s2mm_common_register
-- Compiling architecture implementation of axi_mcdma_s2mm_common_register
-- Compiling entity axi_mcdma_mm2s_common_register
-- Compiling architecture implementation of axi_mcdma_mm2s_common_register
-- Compiling entity axi_mcdma_read_mux
-- Compiling architecture implementation of axi_mcdma_read_mux
-- Compiling entity axi_mcdma_reg_module
-- Compiling architecture implementation of axi_mcdma_reg_module
-- Loading entity axi_mcdma_lite_if
-- Loading entity axi_mcdma_common_register
-- Loading entity axi_mcdma_read_mux
-- Loading entity axi_mcdma_mm2s_common_register
-- Loading entity axi_mcdma_register
-- Loading entity axi_mcdma_s2mm_common_register
-- Compiling entity axi_mcdma_skid_buf
-- Compiling architecture implementation of axi_mcdma_skid_buf
-- Loading package VCOMPONENTS
-- Loading entity async_fifo_fg
-- Compiling entity axi_mcdma_afifo_autord
-- Compiling architecture imp of axi_mcdma_afifo_autord
-- Compiling entity axi_mcdma_pkt_drop
-- Compiling architecture implementation of axi_mcdma_pkt_drop
-- Compiling entity axi_mcdma_s2mm_tdest
-- Compiling architecture implementation of axi_mcdma_s2mm_tdest
-- Loading entity axi_mcdma_pkt_drop
-- Compiling entity axi_mcdma_sofeof_gen
-- Compiling architecture implementation of axi_mcdma_sofeof_gen
-- Loading entity axi_mcdma_afifo_autord
-- Compiling entity axi_mcdma_smple_sm
-- Compiling architecture implementation of axi_mcdma_smple_sm
-- Compiling entity axi_mcdma_mm2s_tdest
-- Compiling architecture implementation of axi_mcdma_mm2s_tdest
-- Loading entity sync_fifo_fg
-- Compiling entity axi_mcdma_mm2s_priority
-- Compiling architecture implementation of axi_mcdma_mm2s_priority
-- Compiling entity axi_mcdma_mm2s_wrr
-- Compiling architecture implementation of axi_mcdma_mm2s_wrr
-- Loading entity srl_fifo_f
-- Compiling entity axi_mcdma_mm2s_sg_if
-- Compiling architecture implementation of axi_mcdma_mm2s_sg_if
-- Compiling entity axi_mcdma_mm2s_sm
-- Compiling architecture implementation of axi_mcdma_mm2s_sm
-- Compiling entity axi_mcdma_mm2s_cmdsts_if
-- Compiling architecture implementation of axi_mcdma_mm2s_cmdsts_if
-- Compiling entity axi_mcdma_mm2s_sts_mngr
-- Compiling architecture implementation of axi_mcdma_mm2s_sts_mngr
-- Compiling entity axi_mcdma_mm2s_cntrl_strm
-- Compiling architecture implementation of axi_mcdma_mm2s_cntrl_strm
-- Loading entity axi_mcdma_skid_buf
-- Compiling entity axi_mcdma_mm2s_mngr
-- Compiling architecture implementation of axi_mcdma_mm2s_mngr
-- Loading entity axi_mcdma_mm2s_wrr
-- Loading entity axi_mcdma_mm2s_priority
-- Loading entity axi_mcdma_mm2s_tdest
-- Loading entity axi_mcdma_mm2s_sm
-- Loading entity axi_mcdma_mm2s_sg_if
-- Loading entity axi_mcdma_mm2s_cmdsts_if
-- Loading entity axi_mcdma_mm2s_sts_mngr
-- Loading entity axi_mcdma_mm2s_cntrl_strm
-- Compiling entity axi_mcdma_stbs_set
-- Compiling architecture implementation of axi_mcdma_stbs_set
-- Compiling entity axi_mcdma_s2mm_sg_if
-- Compiling architecture implementation of axi_mcdma_s2mm_sg_if
-- Compiling entity axi_mcdma_s2mm_sm
-- Compiling architecture implementation of axi_mcdma_s2mm_sm
-- Compiling entity axi_mcdma_s2mm_cmdsts_if
-- Compiling architecture implementation of axi_mcdma_s2mm_cmdsts_if
-- Compiling entity axi_mcdma_s2mm_sts_mngr
-- Compiling architecture implementation of axi_mcdma_s2mm_sts_mngr
-- Compiling entity axi_mcdma_s2mm_sts_strm
-- Compiling architecture implementation of axi_mcdma_s2mm_sts_strm
-- Compiling entity axi_mcdma_s2mm_mngr
-- Compiling architecture implementation of axi_mcdma_s2mm_mngr
-- Loading entity axi_mcdma_s2mm_sm
-- Loading entity axi_mcdma_s2mm_sg_if
-- Loading entity axi_mcdma_s2mm_cmdsts_if
-- Loading entity axi_mcdma_s2mm_sts_mngr
-- Loading entity axi_mcdma_s2mm_sts_strm
-- Compiling entity axi_mcdma_cmd_split
-- Compiling architecture implementation of axi_mcdma_cmd_split
-- Compiling entity axi_mcdma
-- Compiling architecture implementation of axi_mcdma
-- Loading entity axi_mcdma_rst_module
-- Loading entity axi_mcdma_reg_module
-- Loading package axi_msg_pkg
-- Loading entity axi_msg
-- Loading entity axi_mcdma_mm2s_mngr
-- Loading entity axi_mcdma_sofeof_gen
-- Loading entity axi_mcdma_s2mm_mngr
-- Loading entity axi_mcdma_s2mm_tdest
-- Loading entity axi_mcdma_stbs_set
-- Loading entity axi_datamover_mm2s_omit_wrap
-- Loading entity axi_datamover_reset
-- Loading entity axi_datamover_sfifo_autord
-- Loading entity axi_datamover_afifo_autord
-- Loading entity axi_datamover_fifo
-- Loading entity axi_datamover_cmd_status
-- Loading entity axi_datamover_strb_gen2
-- Loading entity axi_datamover_pcc
-- Loading entity axi_datamover_addr_cntl
-- Loading entity axi_datamover_rdmux
-- Loading entity axi_datamover_rddata_cntl
-- Loading entity axi_datamover_rd_status_cntl
-- Loading entity axi_datamover_dre_mux8_1_x_n
-- Loading entity axi_datamover_dre_mux4_1_x_n
-- Loading entity axi_datamover_dre_mux2_1_x_n
-- Loading entity axi_datamover_mm2s_dre
-- Loading entity axi_datamover_rd_sf
-- Loading entity axi_datamover_skid_buf
-- Loading entity axi_datamover_mm2s_full_wrap
-- Loading entity axi_datamover_scc
-- Loading entity axi_datamover_mm2s_basic_wrap
-- Loading entity axi_datamover_s2mm_omit_wrap
-- Loading entity axi_datamover_ibttcc
-- Loading entity axi_datamover_stbs_set
-- Loading entity axi_datamover_stbs_set_nodre
-- Loading entity axi_datamover_indet_btt
-- Loading entity axi_datamover_s2mm_dre
-- Loading entity axi_datamover_ms_strb_set
-- Loading entity axi_datamover_mssai_skid_buf
-- Loading entity axi_datamover_slice
-- Loading entity axi_datamover_s2mm_scatter
-- Loading entity axi_datamover_s2mm_realign
-- Loading entity axi_datamover_wrdata_cntl
-- Loading entity axi_datamover_wr_status_cntl
-- Loading entity axi_datamover_wr_demux
-- Loading entity axi_datamover_skid2mm_buf
-- Loading entity axi_datamover_wr_sf
-- Loading entity axi_datamover_s2mm_full_wrap
-- Loading entity axi_datamover_s2mm_basic_wrap
-- Loading entity axi_datamover
End time: 15:36:01 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:axi_mcdma_v1_0_5)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.axi_mcdma_v1_0_5.axi_mcdma_v1_0_5.lin64.log'...
    > Generating report file '.cxl.vhdl.axi_mcdma_v1_0_5.axi_mcdma_v1_0_5.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 96.83 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/duc_ddc_compiler_v3_0_15'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/duc_ddc_compiler_v3_0_15'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap duc_ddc_compiler_v3_0_15 /data11/home/marcuscw/Desktop/Lib/duc_ddc_compiler_v3_0_15'...
      output file: '/data11/home/marcuscw/Desktop/Lib/duc_ddc_compiler_v3_0_15/.cxl.vhdl.duc_ddc_compiler_v3_0_15.duc_ddc_compiler_v3_0_15.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap duc_ddc_compiler_v3_0_15 /data11/home/marcuscw/Desktop/Lib/duc_ddc_compiler_v3_0_15'
      return code: '0'

Compiling vhdl library 'duc_ddc_compiler_v3_0_15'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work duc_ddc_compiler_v3_0_15 -f /data11/home/marcuscw/Desktop/Lib/duc_ddc_compiler_v3_0_15/.cxl.vhdl.duc_ddc_compiler_v3_0_15.duc_ddc_compiler_v3_0_15.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/duc_ddc_compiler_v3_0_15/.cxl.vhdl.duc_ddc_compiler_v3_0_15.duc_ddc_compiler_v3_0_15.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work duc_ddc_compiler_v3_0_15 -f /data11/home/marcuscw/Desktop/Lib/duc_ddc_compiler_v3_0_15/.cxl.vhdl.duc_ddc_compiler_v3_0_15.duc_ddc_compiler_v3_0_15.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:duc_ddc_compiler_v3_0_15)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap duc_ddc_compiler_v3_0_15 /data11/home/marcuscw/Desktop/Lib/duc_ddc_compiler_v3_0_15 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:36:02 on Mar 11,2020
vcom -64 -93 -work duc_ddc_compiler_v3_0_15 -f /data11/home/marcuscw/Desktop/Lib/duc_ddc_compiler_v3_0_15/.cxl.vhdl.duc_ddc_compiler_v3_0_15.duc_ddc_compiler_v3_0_15.lin64.cmf 
-- Loading package STANDARD
End time: 15:36:04 on Mar 11,2020, Elapsed time: 0:00:02
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:duc_ddc_compiler_v3_0_15)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.duc_ddc_compiler_v3_0_15.duc_ddc_compiler_v3_0_15.lin64.log'...
    > Generating report file '.cxl.vhdl.duc_ddc_compiler_v3_0_15.duc_ddc_compiler_v3_0_15.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 97.06 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/axi_uartlite_v2_0_23'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/axi_uartlite_v2_0_23'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap axi_uartlite_v2_0_23 /data11/home/marcuscw/Desktop/Lib/axi_uartlite_v2_0_23'...
      output file: '/data11/home/marcuscw/Desktop/Lib/axi_uartlite_v2_0_23/.cxl.vhdl.axi_uartlite_v2_0_23.axi_uartlite_v2_0_23.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap axi_uartlite_v2_0_23 /data11/home/marcuscw/Desktop/Lib/axi_uartlite_v2_0_23'
      return code: '0'

Compiling vhdl library 'axi_uartlite_v2_0_23'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work axi_uartlite_v2_0_23 -f /data11/home/marcuscw/Desktop/Lib/axi_uartlite_v2_0_23/.cxl.vhdl.axi_uartlite_v2_0_23.axi_uartlite_v2_0_23.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/axi_uartlite_v2_0_23/.cxl.vhdl.axi_uartlite_v2_0_23.axi_uartlite_v2_0_23.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work axi_uartlite_v2_0_23 -f /data11/home/marcuscw/Desktop/Lib/axi_uartlite_v2_0_23/.cxl.vhdl.axi_uartlite_v2_0_23.axi_uartlite_v2_0_23.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:axi_uartlite_v2_0_23)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap axi_uartlite_v2_0_23 /data11/home/marcuscw/Desktop/Lib/axi_uartlite_v2_0_23 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:36:04 on Mar 11,2020
vcom -64 -93 -work axi_uartlite_v2_0_23 -f /data11/home/marcuscw/Desktop/Lib/axi_uartlite_v2_0_23/.cxl.vhdl.axi_uartlite_v2_0_23.axi_uartlite_v2_0_23.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package lib_pkg
-- Compiling entity dynshreg_i_f
-- Compiling architecture behavioral of dynshreg_i_f
-- Loading entity srl_fifo_f
-- Compiling entity uartlite_tx
-- Compiling architecture RTL of uartlite_tx
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading entity cdc_sync
-- Compiling entity uartlite_rx
-- Compiling architecture RTL of uartlite_rx
-- Compiling entity baudrate
-- Compiling architecture RTL of baudrate
-- Loading entity baudrate
-- Loading entity uartlite_rx
-- Loading entity uartlite_tx
-- Compiling entity uartlite_core
-- Compiling architecture RTL of uartlite_core
-- Loading package ipif_pkg
-- Loading entity axi_lite_ipif
-- Loading entity uartlite_core
-- Compiling entity axi_uartlite
-- Compiling architecture RTL of axi_uartlite
End time: 15:36:05 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:axi_uartlite_v2_0_23)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.axi_uartlite_v2_0_23.axi_uartlite_v2_0_23.lin64.log'...
    > Generating report file '.cxl.vhdl.axi_uartlite_v2_0_23.axi_uartlite_v2_0_23.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 97.29 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/dp_videoaxi4s_bridge_v1_0_0'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/dp_videoaxi4s_bridge_v1_0_0'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap dp_videoaxi4s_bridge_v1_0_0 /data11/home/marcuscw/Desktop/Lib/dp_videoaxi4s_bridge_v1_0_0'...
      output file: '/data11/home/marcuscw/Desktop/Lib/dp_videoaxi4s_bridge_v1_0_0/.cxl.verilog.dp_videoaxi4s_bridge_v1_0_0.dp_videoaxi4s_bridge_v1_0_0.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap dp_videoaxi4s_bridge_v1_0_0 /data11/home/marcuscw/Desktop/Lib/dp_videoaxi4s_bridge_v1_0_0'
      return code: '0'

Compiling verilog library 'dp_videoaxi4s_bridge_v1_0_0'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work dp_videoaxi4s_bridge_v1_0_0 -f /data11/home/marcuscw/Desktop/Lib/dp_videoaxi4s_bridge_v1_0_0/.cxl.verilog.dp_videoaxi4s_bridge_v1_0_0.dp_videoaxi4s_bridge_v1_0_0.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/dp_videoaxi4s_bridge_v1_0_0/.cxl.verilog.dp_videoaxi4s_bridge_v1_0_0.dp_videoaxi4s_bridge_v1_0_0.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work dp_videoaxi4s_bridge_v1_0_0 -f /data11/home/marcuscw/Desktop/Lib/dp_videoaxi4s_bridge_v1_0_0/.cxl.verilog.dp_videoaxi4s_bridge_v1_0_0.dp_videoaxi4s_bridge_v1_0_0.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:dp_videoaxi4s_bridge_v1_0_0)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap dp_videoaxi4s_bridge_v1_0_0 /data11/home/marcuscw/Desktop/Lib/dp_videoaxi4s_bridge_v1_0_0 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:36:06 on Mar 11,2020
vlog -64 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -work dp_videoaxi4s_bridge_v1_0_0 -f /data11/home/marcuscw/Desktop/Lib/dp_videoaxi4s_bridge_v1_0_0/.cxl.verilog.dp_videoaxi4s_bridge_v1_0_0.dp_videoaxi4s_bridge_v1_0_0.lin64.cmf 
-- Compiling module dp_videoaxi4s_bridge_v1_0_0
-- Compiling module dp_videoaxi4s_bridge_v1_0_0_axis
-- Compiling module dp_videoaxi4s_bridge_v1_0_0_sub
-- Compiling module dp_videoaxi4s_bridge_v1_0_0_dsc_fifo

Top level modules:
	dp_videoaxi4s_bridge_v1_0_0
End time: 15:36:06 on Mar 11,2020, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:dp_videoaxi4s_bridge_v1_0_0)
==============================================================================

    > Searching for warnings in '.cxl.verilog.dp_videoaxi4s_bridge_v1_0_0.dp_videoaxi4s_bridge_v1_0_0.lin64.log'...
    > Generating report file '.cxl.verilog.dp_videoaxi4s_bridge_v1_0_0.dp_videoaxi4s_bridge_v1_0_0.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 97.51 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/tcc_encoder_3gpp_v5_0_15'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/tcc_encoder_3gpp_v5_0_15'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap tcc_encoder_3gpp_v5_0_15 /data11/home/marcuscw/Desktop/Lib/tcc_encoder_3gpp_v5_0_15'...
      output file: '/data11/home/marcuscw/Desktop/Lib/tcc_encoder_3gpp_v5_0_15/.cxl.vhdl.tcc_encoder_3gpp_v5_0_15.tcc_encoder_3gpp_v5_0_15.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap tcc_encoder_3gpp_v5_0_15 /data11/home/marcuscw/Desktop/Lib/tcc_encoder_3gpp_v5_0_15'
      return code: '0'

Compiling vhdl library 'tcc_encoder_3gpp_v5_0_15'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work tcc_encoder_3gpp_v5_0_15 -f /data11/home/marcuscw/Desktop/Lib/tcc_encoder_3gpp_v5_0_15/.cxl.vhdl.tcc_encoder_3gpp_v5_0_15.tcc_encoder_3gpp_v5_0_15.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/tcc_encoder_3gpp_v5_0_15/.cxl.vhdl.tcc_encoder_3gpp_v5_0_15.tcc_encoder_3gpp_v5_0_15.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work tcc_encoder_3gpp_v5_0_15 -f /data11/home/marcuscw/Desktop/Lib/tcc_encoder_3gpp_v5_0_15/.cxl.vhdl.tcc_encoder_3gpp_v5_0_15.tcc_encoder_3gpp_v5_0_15.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:tcc_encoder_3gpp_v5_0_15)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap tcc_encoder_3gpp_v5_0_15 /data11/home/marcuscw/Desktop/Lib/tcc_encoder_3gpp_v5_0_15 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:36:07 on Mar 11,2020
vcom -64 -93 -work tcc_encoder_3gpp_v5_0_15 -f /data11/home/marcuscw/Desktop/Lib/tcc_encoder_3gpp_v5_0_15/.cxl.vhdl.tcc_encoder_3gpp_v5_0_15.tcc_encoder_3gpp_v5_0_15.lin64.cmf 
-- Loading package STANDARD
End time: 15:36:08 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:tcc_encoder_3gpp_v5_0_15)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.tcc_encoder_3gpp_v5_0_15.tcc_encoder_3gpp_v5_0_15.lin64.log'...
    > Generating report file '.cxl.vhdl.tcc_encoder_3gpp_v5_0_15.tcc_encoder_3gpp_v5_0_15.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 97.74 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/xfft_v9_0_17'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/xfft_v9_0_17'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap xfft_v9_0_17 /data11/home/marcuscw/Desktop/Lib/xfft_v9_0_17'...
      output file: '/data11/home/marcuscw/Desktop/Lib/xfft_v9_0_17/.cxl.vhdl.xfft_v9_0_17.xfft_v9_0_17.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap xfft_v9_0_17 /data11/home/marcuscw/Desktop/Lib/xfft_v9_0_17'
      return code: '0'

Compiling vhdl library 'xfft_v9_0_17'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work xfft_v9_0_17 -f /data11/home/marcuscw/Desktop/Lib/xfft_v9_0_17/.cxl.vhdl.xfft_v9_0_17.xfft_v9_0_17.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/xfft_v9_0_17/.cxl.vhdl.xfft_v9_0_17.xfft_v9_0_17.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work xfft_v9_0_17 -f /data11/home/marcuscw/Desktop/Lib/xfft_v9_0_17/.cxl.vhdl.xfft_v9_0_17.xfft_v9_0_17.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:xfft_v9_0_17)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap xfft_v9_0_17 /data11/home/marcuscw/Desktop/Lib/xfft_v9_0_17 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:36:09 on Mar 11,2020
vcom -64 -93 -work xfft_v9_0_17 -f /data11/home/marcuscw/Desktop/Lib/xfft_v9_0_17/.cxl.vhdl.xfft_v9_0_17.xfft_v9_0_17.lin64.cmf 
-- Loading package STANDARD
End time: 15:36:12 on Mar 11,2020, Elapsed time: 0:00:03
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:xfft_v9_0_17)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.xfft_v9_0_17.xfft_v9_0_17.lin64.log'...
    > Generating report file '.cxl.vhdl.xfft_v9_0_17.xfft_v9_0_17.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 97.96 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/v_osd_v6_0_16'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/v_osd_v6_0_16'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap v_osd_v6_0_16 /data11/home/marcuscw/Desktop/Lib/v_osd_v6_0_16'...
      output file: '/data11/home/marcuscw/Desktop/Lib/v_osd_v6_0_16/.cxl.vhdl.v_osd_v6_0_16.v_osd_v6_0_16.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap v_osd_v6_0_16 /data11/home/marcuscw/Desktop/Lib/v_osd_v6_0_16'
      return code: '0'

Compiling vhdl library 'v_osd_v6_0_16'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work v_osd_v6_0_16 -f /data11/home/marcuscw/Desktop/Lib/v_osd_v6_0_16/.cxl.vhdl.v_osd_v6_0_16.v_osd_v6_0_16.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/v_osd_v6_0_16/.cxl.vhdl.v_osd_v6_0_16.v_osd_v6_0_16.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work v_osd_v6_0_16 -f /data11/home/marcuscw/Desktop/Lib/v_osd_v6_0_16/.cxl.vhdl.v_osd_v6_0_16.v_osd_v6_0_16.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:v_osd_v6_0_16)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap v_osd_v6_0_16 /data11/home/marcuscw/Desktop/Lib/v_osd_v6_0_16 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:36:12 on Mar 11,2020
vcom -64 -93 -work v_osd_v6_0_16 -f /data11/home/marcuscw/Desktop/Lib/v_osd_v6_0_16/.cxl.vhdl.v_osd_v6_0_16.v_osd_v6_0_16.lin64.cmf 
-- Loading package STANDARD
End time: 15:36:14 on Mar 11,2020, Elapsed time: 0:00:02
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:v_osd_v6_0_16)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.v_osd_v6_0_16.v_osd_v6_0_16.lin64.log'...
    > Generating report file '.cxl.vhdl.v_osd_v6_0_16.v_osd_v6_0_16.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 98.19 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/v_ccm_v6_0_15'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/v_ccm_v6_0_15'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap v_ccm_v6_0_15 /data11/home/marcuscw/Desktop/Lib/v_ccm_v6_0_15'...
      output file: '/data11/home/marcuscw/Desktop/Lib/v_ccm_v6_0_15/.cxl.vhdl.v_ccm_v6_0_15.v_ccm_v6_0_15.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap v_ccm_v6_0_15 /data11/home/marcuscw/Desktop/Lib/v_ccm_v6_0_15'
      return code: '0'

Compiling vhdl library 'v_ccm_v6_0_15'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work v_ccm_v6_0_15 -f /data11/home/marcuscw/Desktop/Lib/v_ccm_v6_0_15/.cxl.vhdl.v_ccm_v6_0_15.v_ccm_v6_0_15.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/v_ccm_v6_0_15/.cxl.vhdl.v_ccm_v6_0_15.v_ccm_v6_0_15.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work v_ccm_v6_0_15 -f /data11/home/marcuscw/Desktop/Lib/v_ccm_v6_0_15/.cxl.vhdl.v_ccm_v6_0_15.v_ccm_v6_0_15.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:v_ccm_v6_0_15)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap v_ccm_v6_0_15 /data11/home/marcuscw/Desktop/Lib/v_ccm_v6_0_15 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:36:14 on Mar 11,2020
vcom -64 -93 -work v_ccm_v6_0_15 -f /data11/home/marcuscw/Desktop/Lib/v_ccm_v6_0_15/.cxl.vhdl.v_ccm_v6_0_15.v_ccm_v6_0_15.lin64.cmf 
-- Loading package STANDARD
End time: 15:36:16 on Mar 11,2020, Elapsed time: 0:00:02
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:v_ccm_v6_0_15)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.v_ccm_v6_0_15.v_ccm_v6_0_15.lin64.log'...
    > Generating report file '.cxl.vhdl.v_ccm_v6_0_15.v_ccm_v6_0_15.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 98.42 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/xbip_dsp48_macro_v3_0_17'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/xbip_dsp48_macro_v3_0_17'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap xbip_dsp48_macro_v3_0_17 /data11/home/marcuscw/Desktop/Lib/xbip_dsp48_macro_v3_0_17'...
      output file: '/data11/home/marcuscw/Desktop/Lib/xbip_dsp48_macro_v3_0_17/.cxl.vhdl.xbip_dsp48_macro_v3_0_17.xbip_dsp48_macro_v3_0_17.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap xbip_dsp48_macro_v3_0_17 /data11/home/marcuscw/Desktop/Lib/xbip_dsp48_macro_v3_0_17'
      return code: '0'

Compiling vhdl library 'xbip_dsp48_macro_v3_0_17'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work xbip_dsp48_macro_v3_0_17 -f /data11/home/marcuscw/Desktop/Lib/xbip_dsp48_macro_v3_0_17/.cxl.vhdl.xbip_dsp48_macro_v3_0_17.xbip_dsp48_macro_v3_0_17.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/xbip_dsp48_macro_v3_0_17/.cxl.vhdl.xbip_dsp48_macro_v3_0_17.xbip_dsp48_macro_v3_0_17.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work xbip_dsp48_macro_v3_0_17 -f /data11/home/marcuscw/Desktop/Lib/xbip_dsp48_macro_v3_0_17/.cxl.vhdl.xbip_dsp48_macro_v3_0_17.xbip_dsp48_macro_v3_0_17.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:xbip_dsp48_macro_v3_0_17)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap xbip_dsp48_macro_v3_0_17 /data11/home/marcuscw/Desktop/Lib/xbip_dsp48_macro_v3_0_17 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:36:16 on Mar 11,2020
vcom -64 -93 -work xbip_dsp48_macro_v3_0_17 -f /data11/home/marcuscw/Desktop/Lib/xbip_dsp48_macro_v3_0_17/.cxl.vhdl.xbip_dsp48_macro_v3_0_17.xbip_dsp48_macro_v3_0_17.lin64.cmf 
-- Loading package STANDARD
End time: 15:36:17 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:xbip_dsp48_macro_v3_0_17)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.xbip_dsp48_macro_v3_0_17.xbip_dsp48_macro_v3_0_17.lin64.log'...
    > Generating report file '.cxl.vhdl.xbip_dsp48_macro_v3_0_17.xbip_dsp48_macro_v3_0_17.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 98.64 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/convolution_v9_0_14'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/convolution_v9_0_14'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap convolution_v9_0_14 /data11/home/marcuscw/Desktop/Lib/convolution_v9_0_14'...
      output file: '/data11/home/marcuscw/Desktop/Lib/convolution_v9_0_14/.cxl.vhdl.convolution_v9_0_14.convolution_v9_0_14.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap convolution_v9_0_14 /data11/home/marcuscw/Desktop/Lib/convolution_v9_0_14'
      return code: '0'

Compiling vhdl library 'convolution_v9_0_14'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work convolution_v9_0_14 -f /data11/home/marcuscw/Desktop/Lib/convolution_v9_0_14/.cxl.vhdl.convolution_v9_0_14.convolution_v9_0_14.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/convolution_v9_0_14/.cxl.vhdl.convolution_v9_0_14.convolution_v9_0_14.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work convolution_v9_0_14 -f /data11/home/marcuscw/Desktop/Lib/convolution_v9_0_14/.cxl.vhdl.convolution_v9_0_14.convolution_v9_0_14.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:convolution_v9_0_14)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap convolution_v9_0_14 /data11/home/marcuscw/Desktop/Lib/convolution_v9_0_14 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:36:18 on Mar 11,2020
vcom -64 -93 -work convolution_v9_0_14 -f /data11/home/marcuscw/Desktop/Lib/convolution_v9_0_14/.cxl.vhdl.convolution_v9_0_14.convolution_v9_0_14.lin64.cmf 
-- Loading package STANDARD
End time: 15:36:19 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:convolution_v9_0_14)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.convolution_v9_0_14.convolution_v9_0_14.lin64.log'...
    > Generating report file '.cxl.vhdl.convolution_v9_0_14.convolution_v9_0_14.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 98.87 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/rxaui_v4_4_6'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/rxaui_v4_4_6'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap rxaui_v4_4_6 /data11/home/marcuscw/Desktop/Lib/rxaui_v4_4_6'...
      output file: '/data11/home/marcuscw/Desktop/Lib/rxaui_v4_4_6/.cxl.vhdl.rxaui_v4_4_6.rxaui_v4_4_6.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap rxaui_v4_4_6 /data11/home/marcuscw/Desktop/Lib/rxaui_v4_4_6'
      return code: '0'

Compiling vhdl library 'rxaui_v4_4_6'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work rxaui_v4_4_6 -f /data11/home/marcuscw/Desktop/Lib/rxaui_v4_4_6/.cxl.vhdl.rxaui_v4_4_6.rxaui_v4_4_6.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/rxaui_v4_4_6/.cxl.vhdl.rxaui_v4_4_6.rxaui_v4_4_6.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work rxaui_v4_4_6 -f /data11/home/marcuscw/Desktop/Lib/rxaui_v4_4_6/.cxl.vhdl.rxaui_v4_4_6.rxaui_v4_4_6.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:rxaui_v4_4_6)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap rxaui_v4_4_6 /data11/home/marcuscw/Desktop/Lib/rxaui_v4_4_6 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:36:19 on Mar 11,2020
vcom -64 -93 -work rxaui_v4_4_6 -f /data11/home/marcuscw/Desktop/Lib/rxaui_v4_4_6/.cxl.vhdl.rxaui_v4_4_6.rxaui_v4_4_6.lin64.cmf 
-- Loading package STANDARD
End time: 15:36:20 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:rxaui_v4_4_6)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.rxaui_v4_4_6.rxaui_v4_4_6.lin64.log'...
    > Generating report file '.cxl.vhdl.rxaui_v4_4_6.rxaui_v4_4_6.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 99.10 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/rxaui_v4_4_6'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/rxaui_v4_4_6'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap rxaui_v4_4_6 /data11/home/marcuscw/Desktop/Lib/rxaui_v4_4_6'...
      output file: '/data11/home/marcuscw/Desktop/Lib/rxaui_v4_4_6/.cxl.verilog.rxaui_v4_4_6.rxaui_v4_4_6.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap rxaui_v4_4_6 /data11/home/marcuscw/Desktop/Lib/rxaui_v4_4_6'
      return code: '0'

Compiling verilog library 'rxaui_v4_4_6'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work rxaui_v4_4_6 -f /data11/home/marcuscw/Desktop/Lib/rxaui_v4_4_6/.cxl.verilog.rxaui_v4_4_6.rxaui_v4_4_6.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/rxaui_v4_4_6/.cxl.verilog.rxaui_v4_4_6.rxaui_v4_4_6.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work rxaui_v4_4_6 -f /data11/home/marcuscw/Desktop/Lib/rxaui_v4_4_6/.cxl.verilog.rxaui_v4_4_6.rxaui_v4_4_6.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:rxaui_v4_4_6)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap rxaui_v4_4_6 /data11/home/marcuscw/Desktop/Lib/rxaui_v4_4_6 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:36:21 on Mar 11,2020
vlog -64 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -work rxaui_v4_4_6 -f /data11/home/marcuscw/Desktop/Lib/rxaui_v4_4_6/.cxl.verilog.rxaui_v4_4_6.rxaui_v4_4_6.lin64.cmf 

Top level modules:
End time: 15:36:21 on Mar 11,2020, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:rxaui_v4_4_6)
==============================================================================

    > Searching for warnings in '.cxl.verilog.rxaui_v4_4_6.rxaui_v4_4_6.lin64.log'...
    > Generating report file '.cxl.verilog.rxaui_v4_4_6.rxaui_v4_4_6.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 99.32 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/proc_sys_reset_v5_0_13'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/proc_sys_reset_v5_0_13'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap proc_sys_reset_v5_0_13 /data11/home/marcuscw/Desktop/Lib/proc_sys_reset_v5_0_13'...
      output file: '/data11/home/marcuscw/Desktop/Lib/proc_sys_reset_v5_0_13/.cxl.vhdl.proc_sys_reset_v5_0_13.proc_sys_reset_v5_0_13.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap proc_sys_reset_v5_0_13 /data11/home/marcuscw/Desktop/Lib/proc_sys_reset_v5_0_13'
      return code: '0'

Compiling vhdl library 'proc_sys_reset_v5_0_13'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work proc_sys_reset_v5_0_13 -f /data11/home/marcuscw/Desktop/Lib/proc_sys_reset_v5_0_13/.cxl.vhdl.proc_sys_reset_v5_0_13.proc_sys_reset_v5_0_13.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/proc_sys_reset_v5_0_13/.cxl.vhdl.proc_sys_reset_v5_0_13.proc_sys_reset_v5_0_13.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work proc_sys_reset_v5_0_13 -f /data11/home/marcuscw/Desktop/Lib/proc_sys_reset_v5_0_13/.cxl.vhdl.proc_sys_reset_v5_0_13.proc_sys_reset_v5_0_13.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:proc_sys_reset_v5_0_13)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap proc_sys_reset_v5_0_13 /data11/home/marcuscw/Desktop/Lib/proc_sys_reset_v5_0_13 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:36:22 on Mar 11,2020
vcom -64 -93 -work proc_sys_reset_v5_0_13 -f /data11/home/marcuscw/Desktop/Lib/proc_sys_reset_v5_0_13/.cxl.vhdl.proc_sys_reset_v5_0_13.proc_sys_reset_v5_0_13.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Compiling entity upcnt_n
-- Compiling architecture imp of upcnt_n
-- Compiling entity sequence_psr
-- Compiling architecture imp of sequence_psr
-- Loading entity upcnt_n
-- Compiling entity lpf
-- Compiling architecture imp of lpf
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading entity cdc_sync
-- Compiling entity proc_sys_reset
-- Compiling architecture imp of proc_sys_reset
-- Loading entity lpf
-- Loading entity sequence_psr
End time: 15:36:22 on Mar 11,2020, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:proc_sys_reset_v5_0_13)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.proc_sys_reset_v5_0_13.proc_sys_reset_v5_0_13.lin64.log'...
    > Generating report file '.cxl.vhdl.proc_sys_reset_v5_0_13.proc_sys_reset_v5_0_13.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 99.55 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/v_dual_splitter_v1_0_9'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/v_dual_splitter_v1_0_9'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap v_dual_splitter_v1_0_9 /data11/home/marcuscw/Desktop/Lib/v_dual_splitter_v1_0_9'...
      output file: '/data11/home/marcuscw/Desktop/Lib/v_dual_splitter_v1_0_9/.cxl.vhdl.v_dual_splitter_v1_0_9.v_dual_splitter_v1_0_9.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap v_dual_splitter_v1_0_9 /data11/home/marcuscw/Desktop/Lib/v_dual_splitter_v1_0_9'
      return code: '0'

Compiling vhdl library 'v_dual_splitter_v1_0_9'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work v_dual_splitter_v1_0_9 -f /data11/home/marcuscw/Desktop/Lib/v_dual_splitter_v1_0_9/.cxl.vhdl.v_dual_splitter_v1_0_9.v_dual_splitter_v1_0_9.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/v_dual_splitter_v1_0_9/.cxl.vhdl.v_dual_splitter_v1_0_9.v_dual_splitter_v1_0_9.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vcom  -64 -93 -work v_dual_splitter_v1_0_9 -f /data11/home/marcuscw/Desktop/Lib/v_dual_splitter_v1_0_9/.cxl.vhdl.v_dual_splitter_v1_0_9.v_dual_splitter_v1_0_9.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:v_dual_splitter_v1_0_9)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap v_dual_splitter_v1_0_9 /data11/home/marcuscw/Desktop/Lib/v_dual_splitter_v1_0_9 
Modifying modelsim.ini
QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:36:23 on Mar 11,2020
vcom -64 -93 -work v_dual_splitter_v1_0_9 -f /data11/home/marcuscw/Desktop/Lib/v_dual_splitter_v1_0_9/.cxl.vhdl.v_dual_splitter_v1_0_9.v_dual_splitter_v1_0_9.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity fifo_generator_0
-- Compiling architecture fifo_generator_0_arch of fifo_generator_0
-- Compiling entity fifo_generator_1
-- Compiling architecture fifo_generator_1_arch of fifo_generator_1
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_SIGNED
-- Compiling entity video_ctrl_wrapper
-- Compiling architecture RTL of video_ctrl_wrapper
End time: 15:36:23 on Mar 11,2020, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:v_dual_splitter_v1_0_9)
==============================================================================

    > Searching for warnings in '.cxl.vhdl.v_dual_splitter_v1_0_9.v_dual_splitter_v1_0_9.lin64.log'...
    > Generating report file '.cxl.vhdl.v_dual_splitter_v1_0_9.v_dual_splitter_v1_0_9.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 99.77 % complete

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/v_dual_splitter_v1_0_9'...
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlib /data11/home/marcuscw/Desktop/Lib/v_dual_splitter_v1_0_9'
      return code: '0'

    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap v_dual_splitter_v1_0_9 /data11/home/marcuscw/Desktop/Lib/v_dual_splitter_v1_0_9'...
      output file: '/data11/home/marcuscw/Desktop/Lib/v_dual_splitter_v1_0_9/.cxl.verilog.v_dual_splitter_v1_0_9.v_dual_splitter_v1_0_9.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vmap v_dual_splitter_v1_0_9 /data11/home/marcuscw/Desktop/Lib/v_dual_splitter_v1_0_9'
      return code: '0'

Compiling verilog library 'v_dual_splitter_v1_0_9'...
    > executing '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work v_dual_splitter_v1_0_9 -f /data11/home/marcuscw/Desktop/Lib/v_dual_splitter_v1_0_9/.cxl.verilog.v_dual_splitter_v1_0_9.v_dual_splitter_v1_0_9.lin64.cmf'...
      output file: '/data11/home/marcuscw/Desktop/Lib/v_dual_splitter_v1_0_9/.cxl.verilog.v_dual_splitter_v1_0_9.v_dual_splitter_v1_0_9.lin64.log'
    > forking '/state/opt/questasim/QuestaSIM-10.7c/linux_x86_64/vlog  -64 +incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -work v_dual_splitter_v1_0_9 -f /data11/home/marcuscw/Desktop/Lib/v_dual_splitter_v1_0_9/.cxl.verilog.v_dual_splitter_v1_0_9.v_dual_splitter_v1_0_9.lin64.cmf'
      return code: '0'

==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:v_dual_splitter_v1_0_9)
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap v_dual_splitter_v1_0_9 /data11/home/marcuscw/Desktop/Lib/v_dual_splitter_v1_0_9 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:36:24 on Mar 11,2020
vlog -64 "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -work v_dual_splitter_v1_0_9 -f /data11/home/marcuscw/Desktop/Lib/v_dual_splitter_v1_0_9/.cxl.verilog.v_dual_splitter_v1_0_9.v_dual_splitter_v1_0_9.lin64.cmf 
-- Compiling module v_dual_splitter_v1_0_9_core
-- Compiling module v_dual_splitter_v1_0_9

Top level modules:
	v_dual_splitter_v1_0_9
End time: 15:36:24 on Mar 11,2020, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:v_dual_splitter_v1_0_9)
==============================================================================

    > Searching for warnings in '.cxl.verilog.v_dual_splitter_v1_0_9.v_dual_splitter_v1_0_9.lin64.log'...
    > Generating report file '.cxl.verilog.v_dual_splitter_v1_0_9.v_dual_splitter_v1_0_9.lin64.rpt'...

compile_simlib: 0 error(s), 0 warning(s), 100.00 % complete

***********************************************************************************************************************
*                                             COMPILATION SUMMARY                                                     *
*                                                                                                                     *
*  Simulator used: questasim                                                                                          *
*  Compiled on: Wed Mar 11 15:20:24 2020                                                                              *
*                                                                                                                     *
***********************************************************************************************************************
*  Library                                | Language |          Mapped Library Name           | Error(s) | Warning(s) *
*---------------------------------------------------------------------------------------------------------------------*
*  secureip                               | verilog  | secureip                               | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  unisim                                 | vhdl     | unisim                                 | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  unimacro                               | vhdl     | unimacro                               | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  unifast                                | vhdl     | unifast                                | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  unisim                                 | verilog  | unisims_ver                            | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  unimacro                               | verilog  | unimacro_ver                           | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  unifast                                | verilog  | unifast_ver                            | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  xpm                                    | vhdl     | xpm                                    | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  xpm                                    | verilog  | xpm                                    | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  vid_phy_controller_v2_2_3              | vhdl     | vid_phy_controller_v2_2_3              | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  vid_phy_controller_v2_2_3              | verilog  | vid_phy_controller_v2_2_3              | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  interlaken_v2_4_3                      | verilog  | interlaken_v2_4_3                      | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_smpte_uhdsdi_v1_0_7                  | verilog  | v_smpte_uhdsdi_v1_0_7                  | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_chip2chip_v5_0_5                   | verilog  | axi_chip2chip_v5_0_5                   | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  xdma_v4_1_3                            | verilog  | xdma_v4_1_3                            | 0        | 530        *
*---------------------------------------------------------------------------------------------------------------------*
*  multi_channel_25g_rs_fec_v1_0_2        | verilog  | multi_channel_25g_rs_fec_v1_0_2        | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  lib_cdc_v1_0_2                         | vhdl     | lib_cdc_v1_0_2                         | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  i2s_transmitter_v1_0_3                 | verilog  | i2s_transmitter_v1_0_3                 | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  sem_v4_1_12                            | verilog  | sem_v4_1_12                            | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  hdcp_v1_0_3                            | verilog  | hdcp_v1_0_3                            | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  noc_nmu_v1_0_0                         | verilog  | noc_nmu_v1_0_0                         | 0        | 10         *
*---------------------------------------------------------------------------------------------------------------------*
*  sem_ultra_v3_1_11                      | verilog  | sem_ultra_v3_1_11                      | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  mutex_v2_1_10                          | vhdl     | mutex_v2_1_10                          | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  smartconnect_v1_0                      | verilog  | smartconnect_v1_0                      | 0        | 16         *
*---------------------------------------------------------------------------------------------------------------------*
*  high_speed_selectio_wiz_v3_2_3         | verilog  | high_speed_selectio_wiz_v3_2_3         | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_tpg_v8_0_1                           | verilog  | v_tpg_v8_0_1                           | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  vfb_v1_0_13                            | verilog  | vfb_v1_0_13                            | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_uhdsdi_vidgen_v1_0_1                 | verilog  | v_uhdsdi_vidgen_v1_0_1                 | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  dist_mem_gen_v8_0_13                   | verilog  | dist_mem_gen_v8_0_13                   | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  cmac_usplus_v2_4_5                     | verilog  | cmac_usplus_v2_4_5                     | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  compact_gt_v1_0_5                      | vhdl     | compact_gt_v1_0_5                      | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  emc_common_v3_0_5                      | vhdl     | emc_common_v3_0_5                      | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  microblaze_v10_0_7                     | vhdl     | microblaze_v10_0_7                     | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  tsn_endpoint_ethernet_mac_block_v1_0_4 | vhdl     | tsn_endpoint_ethernet_mac_block_v1_0_4 | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  tsn_endpoint_ethernet_mac_block_v1_0_4 | verilog  | tsn_endpoint_ethernet_mac_block_v1_0_4 | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_mix_v3_0_3                           | verilog  | v_mix_v3_0_3                           | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  mipi_csi2_tx_ctrl_v1_0_4               | verilog  | mipi_csi2_tx_ctrl_v1_0_4               | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  microblaze_v11_0_1                     | vhdl     | microblaze_v11_0_1                     | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_uhdsdi_audio_v2_0_1                  | verilog  | v_uhdsdi_audio_v2_0_1                  | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  pc_cfr_v6_2_2                          | vhdl     | pc_cfr_v6_2_2                          | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  zynq_ultra_ps_e_v3_2_3                 | systemc  | zynq_ultra_ps_e_v3_2_3                 | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  lib_pkg_v1_0_2                         | vhdl     | lib_pkg_v1_0_2                         | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  iomodule_v3_1_4                        | vhdl     | iomodule_v3_1_4                        | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  jtag_axi                               | verilog  | jtag_axi                               | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  ethernet_1_10_25g_v2_0_4               | vhdl     | ethernet_1_10_25g_v2_0_4               | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  ethernet_1_10_25g_v2_0_4               | verilog  | ethernet_1_10_25g_v2_0_4               | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_scenechange_v1_0_1                   | verilog  | v_scenechange_v1_0_1                   | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_csc_v1_0_13                          | verilog  | v_csc_v1_0_13                          | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  mii_to_rmii_v2_0_21                    | vhdl     | mii_to_rmii_v2_0_21                    | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_bram_ctrl_v4_1_1                   | vhdl     | axi_bram_ctrl_v4_1_1                   | 0        | 9          *
*---------------------------------------------------------------------------------------------------------------------*
*  advanced_io_wizard_phy_v1_0_0          | verilog  | advanced_io_wizard_phy_v1_0_0          | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  high_speed_selectio_wiz_v3_5_1         | verilog  | high_speed_selectio_wiz_v3_5_1         | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_lite_ipif_v3_0_4                   | vhdl     | axi_lite_ipif_v3_0_4                   | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  lmb_bram_if_cntlr_v4_0_16              | vhdl     | lmb_bram_if_cntlr_v4_0_16              | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  clk_vip_v1_0_2                         | verilog  | clk_vip_v1_0_2                         | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  usxgmii_v1_1_0                         | verilog  | usxgmii_v1_1_0                         | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  advanced_io_wizard_v1_0_0              | verilog  | advanced_io_wizard_v1_0_0              | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  pci32_v5_0_12                          | vhdl     | pci32_v5_0_12                          | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  pci32_v5_0_12                          | verilog  | pci32_v5_0_12                          | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  ddr4_pl_v1_0_2                         | verilog  | ddr4_pl_v1_0_2                         | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axis_protocol_checker_v2_0_3           | verilog  | axis_protocol_checker_v2_0_3           | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  xbip_utils_v3_0_10                     | vhdl     | xbip_utils_v3_0_10                     | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  util_reduced_logic_v2_0_4              | verilog  | util_reduced_logic_v2_0_4              | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_vid_in_axi4s_v4_0_9                  | verilog  | v_vid_in_axi4s_v4_0_9                  | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  mammoth_transcode_v1_0_0               | verilog  | mammoth_transcode_v1_0_0               | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_hdmi_rx_v3_0_0                       | verilog  | v_hdmi_rx_v3_0_0                       | 0        | 427        *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_infrastructure_v1_1_0              | verilog  | axi_infrastructure_v1_1_0              | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  sim_trig_top_v1_0                      | verilog  | sim_trig_top_v1_0                      | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  blk_mem_gen_v8_4_3                     | verilog  | blk_mem_gen_v8_4_3                     | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  fifo_generator_v13_0_6                 | vhdl     | fifo_generator_v13_0_6                 | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  noc_nidb_v1_0_0                        | verilog  | noc_nidb_v1_0_0                        | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  pci64_v5_0_11                          | vhdl     | pci64_v5_0_11                          | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  pci64_v5_0_11                          | verilog  | pci64_v5_0_11                          | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  vid_phy_controller_v2_1_5              | vhdl     | vid_phy_controller_v2_1_5              | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  vid_phy_controller_v2_1_5              | verilog  | vid_phy_controller_v2_1_5              | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  ta_dma_v1_0_3                          | verilog  | ta_dma_v1_0_3                          | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_vscaler_v1_0_13                      | verilog  | v_vscaler_v1_0_13                      | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  util_vector_logic_v2_0_1               | verilog  | util_vector_logic_v2_0_1               | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  rld3_pl_phy_v1_0_0                     | verilog  | rld3_pl_phy_v1_0_0                     | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  cmac_v2_3_5                            | verilog  | cmac_v2_3_5                            | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  bs_mux_v1_0_0                          | verilog  | bs_mux_v1_0_0                          | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  ltlib_v1_0_0                           | verilog  | ltlib_v1_0_0                           | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  hdmi_gt_controller_v1_0_0              | vhdl     | hdmi_gt_controller_v1_0_0              | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  hdmi_gt_controller_v1_0_0              | verilog  | hdmi_gt_controller_v1_0_0              | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  nvmeha_v1_0_0                          | verilog  | nvmeha_v1_0_0                          | 0        | 45         *
*---------------------------------------------------------------------------------------------------------------------*
*  ten_gig_eth_pcs_pma_v6_0_15            | verilog  | ten_gig_eth_pcs_pma_v6_0_15            | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axis_infrastructure_v1_1_0             | verilog  | axis_infrastructure_v1_1_0             | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  hbm_v1_0_3                             | verilog  | hbm_v1_0_3                             | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  ethernet_1_10_25g_v2_3_0               | vhdl     | ethernet_1_10_25g_v2_3_0               | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  ethernet_1_10_25g_v2_3_0               | verilog  | ethernet_1_10_25g_v2_3_0               | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_uhdsdi_audio_v1_0_0                  | verilog  | v_uhdsdi_audio_v1_0_0                  | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  l_ethernet_v2_5_0                      | verilog  | l_ethernet_v2_5_0                      | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_sdi_rx_vid_bridge_v2_0_0             | verilog  | v_sdi_rx_vid_bridge_v2_0_0             | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  video_frame_crc_v1_0_1                 | verilog  | video_frame_crc_v1_0_1                 | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  pc_cfr_v6_1_4                          | vhdl     | pc_cfr_v6_1_4                          | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  qdma_v3_0_1                            | verilog  | qdma_v3_0_1                            | 0        | 819        *
*---------------------------------------------------------------------------------------------------------------------*
*  xhmc_v1_0_9                            | verilog  | xhmc_v1_0_9                            | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  xlslice_v1_0_2                         | verilog  | xlslice_v1_0_2                         | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  noc_nps_v1_0_0                         | verilog  | noc_nps_v1_0_0                         | 0        | 15         *
*---------------------------------------------------------------------------------------------------------------------*
*  cmac_v2_4_1                            | verilog  | cmac_v2_4_1                            | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  xxv_ethernet_v2_5_2                    | verilog  | xxv_ethernet_v2_5_2                    | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  audio_tpg_v1_0_0                       | verilog  | audio_tpg_v1_0_0                       | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  system_cache_v4_0_6                    | vhdl     | system_cache_v4_0_6                    | 0        | 3          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_smpte_uhdsdi_tx_v1_0_0               | vhdl     | v_smpte_uhdsdi_tx_v1_0_0               | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_smpte_uhdsdi_tx_v1_0_0               | verilog  | v_smpte_uhdsdi_tx_v1_0_0               | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  picxo                                  | vhdl     | picxo                                  | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  hdcp_keymngmt_blk_v1_0_0               | verilog  | hdcp_keymngmt_blk_v1_0_0               | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  xlconstant_v1_1_6                      | verilog  | xlconstant_v1_1_6                      | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  gtwizard_ultrascale_v1_7_6             | verilog  | gtwizard_ultrascale_v1_7_6             | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  hdcp22_cipher_v1_0_3                   | verilog  | hdcp22_cipher_v1_0_3                   | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  fit_timer_v2_0_10                      | vhdl     | fit_timer_v2_0_10                      | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  sim_rst_gen_v1_0_2                     | verilog  | sim_rst_gen_v1_0_2                     | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  emb_fifo_gen_v1_0_1                    | verilog  | emb_fifo_gen_v1_0_1                    | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_hdmi_rx_v2_0_0                       | verilog  | v_hdmi_rx_v2_0_0                       | 0        | 50         *
*---------------------------------------------------------------------------------------------------------------------*
*  blk_mem_gen_v8_3_6                     | verilog  | blk_mem_gen_v8_3_6                     | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  stm_v1_0                               | verilog  | stm_v1_0                               | 0        | 40         *
*---------------------------------------------------------------------------------------------------------------------*
*  uhdsdi_gt_v1_0_3                       | vhdl     | uhdsdi_gt_v1_0_3                       | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  uhdsdi_gt_v1_0_3                       | verilog  | uhdsdi_gt_v1_0_3                       | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  gigantic_mux                           | verilog  | gigantic_mux                           | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  ai_pl_trig                             | verilog  | ai_pl_trig                             | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_hcresampler_v1_0_13                  | verilog  | v_hcresampler_v1_0_13                  | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  rst_vip_v1_0_3                         | verilog  | rst_vip_v1_0_3                         | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  vid_edid_v1_0_0                        | vhdl     | vid_edid_v1_0_0                        | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  vid_edid_v1_0_0                        | verilog  | vid_edid_v1_0_0                        | 0        | 2          *
*---------------------------------------------------------------------------------------------------------------------*
*  usxgmii_v1_0_5                         | verilog  | usxgmii_v1_0_5                         | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_vcresampler_v1_0_13                  | verilog  | v_vcresampler_v1_0_13                  | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  gtwizard_ultrascale_v1_5_4             | verilog  | gtwizard_ultrascale_v1_5_4             | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  hdcp22_cipher_dp_v1_0_0                | verilog  | hdcp22_cipher_dp_v1_0_0                | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_multi_scaler_v1_0_1                  | verilog  | v_multi_scaler_v1_0_1                  | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  oddr_v1_0_0                            | verilog  | oddr_v1_0_0                            | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_hdmi_tx_v3_0_0                       | verilog  | v_hdmi_tx_v3_0_0                       | 0        | 116        *
*---------------------------------------------------------------------------------------------------------------------*
*  ten_gig_eth_mac_v15_1_7                | verilog  | ten_gig_eth_mac_v15_1_7                | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  zynq_ultra_ps_e_v3_3_0                 | systemc  | zynq_ultra_ps_e_v3_3_0                 | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  ddr4_pl_phy_v1_0_0                     | verilog  | ddr4_pl_phy_v1_0_0                     | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_deinterlacer_v4_0_12                 | vhdl     | v_deinterlacer_v4_0_12                 | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  rama_v1_1_1_lib                        | vhdl     | rama_v1_1_1_lib                        | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  pc_cfr_v6_3_0                          | vhdl     | pc_cfr_v6_3_0                          | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  pcie_jtag_v1_0_0                       | verilog  | pcie_jtag_v1_0_0                       | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  ethernet_1_10_25g_v2_1_3               | vhdl     | ethernet_1_10_25g_v2_1_3               | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  ethernet_1_10_25g_v2_1_3               | verilog  | ethernet_1_10_25g_v2_1_3               | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  tmr_manager_v1_0_4                     | vhdl     | tmr_manager_v1_0_4                     | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_pmon_v1_0_0                        | verilog  | axi_pmon_v1_0_0                        | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  audio_clock_recovery_v1_0              | verilog  | audio_clock_recovery_v1_0              | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  xxv_ethernet_v3_0_0                    | verilog  | xxv_ethernet_v3_0_0                    | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  sd_fec_v1_0_2                          | verilog  | sd_fec_v1_0_2                          | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_mix_v4_0_0                           | verilog  | v_mix_v4_0_0                           | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  high_speed_selectio_wiz_v3_4_1         | verilog  | high_speed_selectio_wiz_v3_4_1         | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_pcie3_v3_0_9                       | verilog  | axi_pcie3_v3_0_9                       | 0        | 2          *
*---------------------------------------------------------------------------------------------------------------------*
*  high_speed_selectio_wiz_v3_3_1         | verilog  | high_speed_selectio_wiz_v3_3_1         | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  shell_utils_msp432_bsl_crc_gen_v1_0_0  | verilog  | shell_utils_msp432_bsl_crc_gen_v1_0_0  | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  cmac_usplus_v2_5_1                     | verilog  | cmac_usplus_v2_5_1                     | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  lmb_v10_v3_0_9                         | vhdl     | lmb_v10_v3_0_9                         | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_demosaic_v1_0_5                      | verilog  | v_demosaic_v1_0_5                      | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  tmr_inject_v1_0_3                      | vhdl     | tmr_inject_v1_0_3                      | 0        | 4          *
*---------------------------------------------------------------------------------------------------------------------*
*  noc_na_v1_0_0                          | verilog  | noc_na_v1_0_0                          | 0        | 1158       *
*---------------------------------------------------------------------------------------------------------------------*
*  bsip_v1_1_0                            | vhdl     | bsip_v1_1_0                            | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  bsip_v1_1_0                            | verilog  | bsip_v1_1_0                            | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_deinterlacer_v5_0_13                 | verilog  | v_deinterlacer_v5_0_13                 | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  tcc_decoder_3gpplte_v3_0_6             | vhdl     | tcc_decoder_3gpplte_v3_0_6             | 0        | 17         *
*---------------------------------------------------------------------------------------------------------------------*
*  v_gamma_lut_v1_0_5                     | verilog  | v_gamma_lut_v1_0_5                     | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_hdmi_tx_v2_0_0                       | verilog  | v_hdmi_tx_v2_0_0                       | 0        | 2          *
*---------------------------------------------------------------------------------------------------------------------*
*  ibert_lib_v1_0_6                       | verilog  | ibert_lib_v1_0_6                       | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  ieee802d3_clause74_fec_v1_0_4          | verilog  | ieee802d3_clause74_fec_v1_0_4          | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_jtag_v1_0_0                        | verilog  | axi_jtag_v1_0_0                        | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  lut_buffer_v1_0_0                      | verilog  | lut_buffer_v1_0_0                      | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  fifo_generator_v13_2_4                 | vhdl     | fifo_generator_v13_2_4                 | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  fifo_generator_v13_2_4                 | verilog  | fifo_generator_v13_2_4                 | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  mipi_dphy_v4_1_3                       | verilog  | mipi_dphy_v4_1_3                       | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_tg_lib                             | verilog  | axi_tg_lib                             | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_perf_mon_v5_0_21                   | verilog  | axi_perf_mon_v5_0_21                   | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_smpte_uhdsdi_rx_v1_0_0               | vhdl     | v_smpte_uhdsdi_rx_v1_0_0               | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_smpte_uhdsdi_rx_v1_0_0               | verilog  | v_smpte_uhdsdi_rx_v1_0_0               | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  util_idelay_ctrl_v1_0_1                | verilog  | util_idelay_ctrl_v1_0_1                | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  gmii_to_rgmii_v4_0_7                   | vhdl     | gmii_to_rgmii_v4_0_7                   | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  xaui_v12_3_6                           | vhdl     | xaui_v12_3_6                           | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  uhdsdi_gt_v2_0_0                       | vhdl     | uhdsdi_gt_v2_0_0                       | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  uhdsdi_gt_v2_0_0                       | verilog  | uhdsdi_gt_v2_0_0                       | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_amm_bridge_v1_0_9                  | verilog  | axi_amm_bridge_v1_0_9                  | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  stm_v1_0_0                             | verilog  | stm_v1_0_0                             | 0        | 164        *
*---------------------------------------------------------------------------------------------------------------------*
*  v_tpg_v7_0_13                          | verilog  | v_tpg_v7_0_13                          | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  av_pat_gen_v1_0_0                      | verilog  | av_pat_gen_v1_0_0                      | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  ai_pl                                  | verilog  | ai_pl                                  | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  clk_gen_sim_v1_0_0                     | verilog  | clk_gen_sim_v1_0_0                     | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  versal_cips_v1_0_0                     | systemc  | versal_cips_v1_0_0                     | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_axi4s_remap_v1_0_11                  | verilog  | v_axi4s_remap_v1_0_11                  | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  ecc_v2_0_13                            | verilog  | ecc_v2_0_13                            | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  sim_clk_gen_v1_0_2                     | verilog  | sim_clk_gen_v1_0_2                     | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  hdcp22_rng_v1_0_1                      | verilog  | hdcp22_rng_v1_0_1                      | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  gtwizard_ultrascale_v1_6_11            | verilog  | gtwizard_ultrascale_v1_6_11            | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  i2s_receiver_v1_0_3                    | verilog  | i2s_receiver_v1_0_3                    | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  rld3_pl_v1_0_1                         | verilog  | rld3_pl_v1_0_1                         | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_hscaler_v1_0_13                      | verilog  | v_hscaler_v1_0_13                      | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  timer_sync_1588_v1_2_4                 | vhdl     | timer_sync_1588_v1_2_4                 | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  timer_sync_1588_v1_2_4                 | verilog  | timer_sync_1588_v1_2_4                 | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  l_ethernet_v2_4_1                      | verilog  | l_ethernet_v2_4_1                      | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_frmbuf_rd_v2_1_2                     | verilog  | v_frmbuf_rd_v2_1_2                     | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  ethernet_1_10_25g_v2_2_2               | vhdl     | ethernet_1_10_25g_v2_2_2               | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  ethernet_1_10_25g_v2_2_2               | verilog  | ethernet_1_10_25g_v2_2_2               | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_uhdsdi_audio_v1_1_0                  | verilog  | v_uhdsdi_audio_v1_1_0                  | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  xsdbm_v2_0_0                           | verilog  | xsdbm_v2_0_0                           | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  xlconcat_v2_1_3                        | verilog  | xlconcat_v2_1_3                        | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  jesd204c_v4_1_0                        | verilog  | jesd204c_v4_1_0                        | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  pc_cfr_v6_0_8                          | vhdl     | pc_cfr_v6_0_8                          | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_letterbox_v1_0_13                    | verilog  | v_letterbox_v1_0_13                    | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_smpte_sdi_v3_0_8                     | verilog  | v_smpte_sdi_v3_0_8                     | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  xxv_ethernet_v2_4_4                    | verilog  | xxv_ethernet_v2_4_4                    | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  cmac_v2_5_0                            | verilog  | cmac_v2_5_0                            | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  cmac_usplus_v2_6_0                     | verilog  | cmac_usplus_v2_6_0                     | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  mipi_dsi_tx_ctrl_v1_0_7                | verilog  | mipi_dsi_tx_ctrl_v1_0_7                | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  roe_framer_v2_0_0                      | verilog  | roe_framer_v2_0_0                      | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  ahblite_axi_bridge_v3_0_14             | vhdl     | ahblite_axi_bridge_v3_0_14             | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  emb_mem_gen_v1_0_1                     | verilog  | emb_mem_gen_v1_0_1                     | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  generic_baseblocks_v2_1_0              | verilog  | generic_baseblocks_v2_1_0              | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  ai_noc                                 | verilog  | ai_noc                                 | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  ba317                                  | vhdl     | ba317                                  | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  xsdbm_v3_0_0                           | verilog  | xsdbm_v3_0_0                           | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  l_ethernet_v2_3_5                      | verilog  | l_ethernet_v2_3_5                      | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  tmr_voter_v1_0_2                       | vhdl     | tmr_voter_v1_0_2                       | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  fifo_generator_v13_1_4                 | vhdl     | fifo_generator_v13_1_4                 | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  fifo_generator_v13_1_4                 | verilog  | fifo_generator_v13_1_4                 | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_ahblite_bridge_v3_0_16             | vhdl     | axi_ahblite_bridge_v3_0_16             | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  in_system_ibert_v1_0_9                 | verilog  | in_system_ibert_v1_0_9                 | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  jesd204_v7_2_6                         | verilog  | jesd204_v7_2_6                         | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  lut_buffer_v2_0_0                      | verilog  | lut_buffer_v2_0_0                      | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  mrmac_v1_0_0                           | verilog  | mrmac_v1_0_0                           | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  gig_ethernet_pcs_pma_v16_1_6           | vhdl     | gig_ethernet_pcs_pma_v16_1_6           | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  gig_ethernet_pcs_pma_v16_1_6           | verilog  | gig_ethernet_pcs_pma_v16_1_6           | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_dbg_hub                            | verilog  | axi_dbg_hub                            | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  xbip_dsp48_wrapper_v3_0_4              | vhdl     | xbip_dsp48_wrapper_v3_0_4              | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  microblaze_v9_5_4                      | vhdl     | microblaze_v9_5_4                      | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  mipi_csi2_rx_ctrl_v1_0_8               | verilog  | mipi_csi2_rx_ctrl_v1_0_8               | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_frmbuf_wr_v2_1_2                     | verilog  | v_frmbuf_wr_v2_1_2                     | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  lib_bmg_v1_0_12                        | vhdl     | lib_bmg_v1_0_12                        | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_ethernet_buffer_v2_0_20            | vhdl     | axi_ethernet_buffer_v2_0_20            | 0        | 2          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_memory_init_v1_0_0                 | verilog  | axi_memory_init_v1_0_0                 | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  can_v5_0_22                            | vhdl     | can_v5_0_22                            | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  xbip_pipe_v3_0_6                       | vhdl     | xbip_pipe_v3_0_6                       | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  xbip_dsp48_multadd_v3_0_6              | vhdl     | xbip_dsp48_multadd_v3_0_6              | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  xbip_dsp48_addsub_v3_0_6               | vhdl     | xbip_dsp48_addsub_v3_0_6               | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  xbip_bram18k_v3_0_6                    | vhdl     | xbip_bram18k_v3_0_6                    | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  mult_gen_v12_0_15                      | vhdl     | mult_gen_v12_0_15                      | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  xbip_multadd_v3_0_14                   | vhdl     | xbip_multadd_v3_0_14                   | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  tsn_temac_v1_0_4                       | vhdl     | tsn_temac_v1_0_4                       | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  tsn_temac_v1_0_4                       | verilog  | tsn_temac_v1_0_4                       | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  c_reg_fd_v12_0_6                       | vhdl     | c_reg_fd_v12_0_6                       | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  c_gate_bit_v12_0_6                     | vhdl     | c_gate_bit_v12_0_6                     | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  tmr_comparator_v1_0_2                  | vhdl     | tmr_comparator_v1_0_2                  | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axis_register_slice_v1_1_19            | verilog  | axis_register_slice_v1_1_19            | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  c_mux_bit_v12_0_6                      | vhdl     | c_mux_bit_v12_0_6                      | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  c_shift_ram_v12_0_13                   | vhdl     | c_shift_ram_v12_0_13                   | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  xbip_counter_v3_0_6                    | vhdl     | xbip_counter_v3_0_6                    | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  xbip_addsub_v3_0_6                     | vhdl     | xbip_addsub_v3_0_6                     | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  c_addsub_v12_0_13                      | vhdl     | c_addsub_v12_0_13                      | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  c_counter_binary_v12_0_13              | vhdl     | c_counter_binary_v12_0_13              | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  c_compare_v12_0_6                      | vhdl     | c_compare_v12_0_6                      | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  c_mux_bus_v12_0_6                      | vhdl     | c_mux_bus_v12_0_6                      | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_utils_v2_0_6                       | vhdl     | axi_utils_v2_0_6                       | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  rs_toolbox_v9_0_7                      | vhdl     | rs_toolbox_v9_0_7                      | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  rs_decoder_v9_0_16                     | vhdl     | rs_decoder_v9_0_16                     | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  tri_mode_ethernet_mac_v9_0_14          | vhdl     | tri_mode_ethernet_mac_v9_0_14          | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  tri_mode_ethernet_mac_v9_0_14          | verilog  | tri_mode_ethernet_mac_v9_0_14          | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  lib_fifo_v1_0_13                       | vhdl     | lib_fifo_v1_0_13                       | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  lib_srl_fifo_v1_0_2                    | vhdl     | lib_srl_fifo_v1_0_2                    | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_msg_v1_0_5                         | vhdl     | axi_msg_v1_0_5                         | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  dds_compiler_v6_0_18                   | vhdl     | dds_compiler_v6_0_18                   | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  floating_point_v7_0_16                 | vhdl     | floating_point_v7_0_16                 | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  cmpy_v6_0_17                           | vhdl     | cmpy_v6_0_17                           | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  xfft_v9_1_2                            | vhdl     | xfft_v9_1_2                            | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  lte_fft_v2_1_0                         | vhdl     | lte_fft_v2_1_0                         | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axis_vio_v1_0_0                        | verilog  | axis_vio_v1_0_0                        | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_vip_v1_1_5                         | verilog  | axi_vip_v1_1_5                         | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  zynq_ultra_ps_e_vip_v1_0_5             | verilog  | zynq_ultra_ps_e_vip_v1_0_5             | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  processing_system7_vip_v1_0_7          | verilog  | processing_system7_vip_v1_0_7          | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  fec_5g_common_v1_1_1                   | verilog  | fec_5g_common_v1_1_1                   | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  sd_fec_v1_1_3                          | verilog  | sd_fec_v1_1_3                          | 0        | 295        *
*---------------------------------------------------------------------------------------------------------------------*
*  srio_gen2_v4_1_6                       | vhdl     | srio_gen2_v4_1_6                       | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  srio_gen2_v4_1_6                       | verilog  | srio_gen2_v4_1_6                       | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  quadsgmii_v3_4_6                       | vhdl     | quadsgmii_v3_4_6                       | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_data_fifo_v2_1_18                  | verilog  | axi_data_fifo_v2_1_18                  | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_pcie_v2_9_1                        | vhdl     | axi_pcie_v2_9_1                        | 0        | 6          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_pcie_v2_9_1                        | verilog  | axi_pcie_v2_9_1                        | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  interrupt_control_v3_1_4               | vhdl     | interrupt_control_v3_1_4               | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_apb_bridge_v3_0_15                 | vhdl     | axi_apb_bridge_v3_0_15                 | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axis_interconnect_v1_1_17              | verilog  | axis_interconnect_v1_1_17              | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  ats_switch_v1_0_2                      | verilog  | ats_switch_v1_0_2                      | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  cordic_v6_0_15                         | vhdl     | cordic_v6_0_15                         | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_clock_converter_v2_1_18            | verilog  | axi_clock_converter_v2_1_18            | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  lte_ul_channel_decoder_v4_0_16         | vhdl     | lte_ul_channel_decoder_v4_0_16         | 0        | 32         *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_emc_v3_0_19                        | vhdl     | axi_emc_v3_0_19                        | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_ethernetlite_v3_0_17               | vhdl     | axi_ethernetlite_v3_0_17               | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  displayport_v7_0_11                    | vhdl     | displayport_v7_0_11                    | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  displayport_v7_0_11                    | verilog  | displayport_v7_0_11                    | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_usb2_device_v5_0_20                | vhdl     | axi_usb2_device_v5_0_20                | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_usb2_device_v5_0_20                | verilog  | axi_usb2_device_v5_0_20                | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_datamover_v5_1_21                  | vhdl     | axi_datamover_v5_1_21                  | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_vdma_v6_3_7                        | vhdl     | axi_vdma_v6_3_7                        | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_vdma_v6_3_7                        | verilog  | axi_vdma_v6_3_7                        | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  xbip_dsp48_acc_v3_0_6                  | vhdl     | xbip_dsp48_acc_v3_0_6                  | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  xbip_accum_v3_0_6                      | vhdl     | xbip_accum_v3_0_6                      | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  etrnic_v1_1_2                          | verilog  | etrnic_v1_1_2                          | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  xsdbs_v1_0_2                           | verilog  | xsdbs_v1_0_2                           | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axis_combiner_v1_1_17                  | verilog  | axis_combiner_v1_1_17                  | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  xbip_dsp48_mult_v3_0_6                 | vhdl     | xbip_dsp48_mult_v3_0_6                 | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  div_gen_v5_1_15                        | vhdl     | div_gen_v5_1_15                        | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  fec_5g_common_v1_0_1                   | verilog  | fec_5g_common_v1_0_1                   | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  dsp_macro_v1_0_0                       | vhdl     | dsp_macro_v1_0_0                       | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  ldpc_v2_0_3                            | verilog  | ldpc_v2_0_3                            | 0        | 176        *
*---------------------------------------------------------------------------------------------------------------------*
*  v_tc_v6_1_13                           | vhdl     | v_tc_v6_1_13                           | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  tcc_decoder_3gppmm_v2_0_18             | vhdl     | tcc_decoder_3gppmm_v2_0_18             | 0        | 4          *
*---------------------------------------------------------------------------------------------------------------------*
*  axis_broadcaster_v1_1_18               | verilog  | axis_broadcaster_v1_1_18               | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axis_subset_converter_v1_1_19          | verilog  | axis_subset_converter_v1_1_19          | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  amm_axi_bridge_v1_0_5                  | verilog  | amm_axi_bridge_v1_0_5                  | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_register_slice_v2_1_19             | verilog  | axi_register_slice_v2_1_19             | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_protocol_converter_v2_1_19         | verilog  | axi_protocol_converter_v2_1_19         | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_dwidth_converter_v2_1_19           | verilog  | axi_dwidth_converter_v2_1_19           | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  prc_v1_3_2                             | vhdl     | prc_v1_3_2                             | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  ieee802d3_400g_rs_fec_v1_0_6           | verilog  | ieee802d3_400g_rs_fec_v1_0_6           | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_iic_v2_0_22                        | vhdl     | axi_iic_v2_0_22                        | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_firewall_v1_0_7                    | verilog  | axi_firewall_v1_0_7                    | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  g975_efec_i4_v1_0_17                   | vhdl     | g975_efec_i4_v1_0_17                   | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi4stream_vip_v1_1_5                  | verilog  | axi4stream_vip_v1_1_5                  | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  perf_axi_tg_v1_0_8                     | verilog  | perf_axi_tg_v1_0_8                     | 0        | 2          *
*---------------------------------------------------------------------------------------------------------------------*
*  displayport_v8_1_1                     | vhdl     | displayport_v8_1_1                     | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  displayport_v8_1_1                     | verilog  | displayport_v8_1_1                     | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_traffic_gen_v3_0_5                 | vhdl     | axi_traffic_gen_v3_0_5                 | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_traffic_gen_v3_0_5                 | verilog  | axi_traffic_gen_v3_0_5                 | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  g709_rs_encoder_v2_2_6                 | vhdl     | g709_rs_encoder_v2_2_6                 | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  tmr_sem_v1_0_8                         | vhdl     | tmr_sem_v1_0_8                         | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_gamma_v7_0_15                        | vhdl     | v_gamma_v7_0_15                        | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_protocol_checker_v2_0_5            | verilog  | axi_protocol_checker_v2_0_5            | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_cfa_v7_0_14                          | vhdl     | v_cfa_v7_0_14                          | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_mcdma_v1_1_0                       | vhdl     | axi_mcdma_v1_1_0                       | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  xfft_v7_2_9                            | vhdl     | xfft_v7_2_9                            | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  lte_fft_v2_0_18                        | vhdl     | lte_fft_v2_0_18                        | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  fir_compiler_v7_2_12                   | vhdl     | fir_compiler_v7_2_12                   | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  lte_rach_detector_v3_1_5               | vhdl     | lte_rach_detector_v3_1_5               | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_intc_v4_1_13                       | vhdl     | axi_intc_v4_1_13                       | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_rgb2ycrcb_v7_1_13                    | vhdl     | v_rgb2ycrcb_v7_1_13                    | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  viterbi_v9_1_11                        | vhdl     | viterbi_v9_1_11                        | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axis_dwidth_converter_v1_1_18          | verilog  | axis_dwidth_converter_v1_1_18          | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axis_switch_v1_1_19                    | verilog  | axis_switch_v1_1_19                    | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_mm2s_mapper_v1_1_18                | verilog  | axi_mm2s_mapper_v1_1_18                | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  tcc_encoder_3gpplte_v4_0_15            | vhdl     | tcc_encoder_3gpplte_v4_0_15            | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  lte_dl_channel_encoder_v4_0_0          | vhdl     | lte_dl_channel_encoder_v4_0_0          | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_sg_v4_1_12                         | vhdl     | axi_sg_v4_1_12                         | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_dma_v7_1_20                        | vhdl     | axi_dma_v7_1_20                        | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_vid_sdi_tx_bridge_v2_0_0             | verilog  | v_vid_sdi_tx_bridge_v2_0_0             | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axis_data_fifo_v1_1_20                 | verilog  | axis_data_fifo_v1_1_20                 | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_traffic_gen_v2_0_20                | vhdl     | axi_traffic_gen_v2_0_20                | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_traffic_gen_v2_0_20                | verilog  | axi_traffic_gen_v2_0_20                | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  sid_v8_0_14                            | vhdl     | sid_v8_0_14                            | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  fir_compiler_v5_2_6                    | vhdl     | fir_compiler_v5_2_6                    | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  dft_v4_0_16                            | vhdl     | dft_v4_0_16                            | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  lte_3gpp_channel_estimator_v2_0_16     | vhdl     | lte_3gpp_channel_estimator_v2_0_16     | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_timebase_wdt_v3_0_11               | vhdl     | axi_timebase_wdt_v3_0_11               | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axis_accelerator_adapter_v2_1_15       | vhdl     | axis_accelerator_adapter_v2_1_15       | 0        | 215        *
*---------------------------------------------------------------------------------------------------------------------*
*  dft_v4_1_1                             | vhdl     | dft_v4_1_1                             | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_gpio_v2_0_21                       | vhdl     | axi_gpio_v2_0_21                       | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  sync_ip                                | verilog  | sync_ip                                | 0        | 7          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_enhance_v8_0_15                      | vhdl     | v_enhance_v8_0_15                      | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axis_clock_converter_v1_1_20           | verilog  | axis_clock_converter_v1_1_20           | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_axi4s_vid_out_v4_0_10                | verilog  | v_axi4s_vid_out_v4_0_10                | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi4svideo_bridge_v1_0_10              | verilog  | axi4svideo_bridge_v1_0_10              | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  floating_point_v7_1_8                  | vhdl     | floating_point_v7_1_8                  | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_uart16550_v2_0_21                  | vhdl     | axi_uart16550_v2_0_21                  | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_master_burst_v2_0_7                | vhdl     | axi_master_burst_v2_0_7                | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_tft_v2_0_22                        | vhdl     | axi_tft_v2_0_22                        | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_tft_v2_0_22                        | verilog  | axi_tft_v2_0_22                        | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  cpri_v8_10_0                           | vhdl     | cpri_v8_10_0                           | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  cpri_v8_10_0                           | verilog  | cpri_v8_10_0                           | 0        | 2          *
*---------------------------------------------------------------------------------------------------------------------*
*  xbip_dsp48_multacc_v3_0_6              | vhdl     | xbip_dsp48_multacc_v3_0_6              | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  lte_pucch_receiver_v2_0_16             | vhdl     | lte_pucch_receiver_v2_0_16             | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_timer_v2_0_21                      | vhdl     | axi_timer_v2_0_21                      | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_crossbar_v2_1_20                   | verilog  | axi_crossbar_v2_1_20                   | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  audio_formatter_v1_0_1                 | verilog  | audio_formatter_v1_0_1                 | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  noc_mc_ddr4_phy_v1_0_0                 | verilog  | noc_mc_ddr4_phy_v1_0_0                 | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  switch_core_top_v1_0_7                 | vhdl     | switch_core_top_v1_0_7                 | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  switch_core_top_v1_0_7                 | verilog  | switch_core_top_v1_0_7                 | 0        | 3          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_ycrcb2rgb_v7_1_13                    | vhdl     | v_ycrcb2rgb_v7_1_13                    | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  cic_compiler_v4_0_14                   | vhdl     | cic_compiler_v4_0_14                   | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  g709_rs_decoder_v2_2_8                 | vhdl     | g709_rs_decoder_v2_2_8                 | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  g709_fec_v2_3_5                        | vhdl     | g709_fec_v2_3_5                        | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_interconnect_v1_7_16               | verilog  | axi_interconnect_v1_7_16               | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  polar_v1_0_3                           | verilog  | polar_v1_0_3                           | 0        | 71         *
*---------------------------------------------------------------------------------------------------------------------*
*  v_cresample_v4_0_14                    | vhdl     | v_cresample_v4_0_14                    | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  lte_3gpp_mimo_encoder_v4_0_14          | vhdl     | lte_3gpp_mimo_encoder_v4_0_14          | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  etrnic_v1_0_3                          | verilog  | etrnic_v1_0_3                          | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_sideband_util_v1_0_3               | verilog  | axi_sideband_util_v1_0_3               | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  lte_3gpp_mimo_decoder_v3_0_15          | vhdl     | lte_3gpp_mimo_decoder_v3_0_15          | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  mdm_v3_2_16                            | vhdl     | mdm_v3_2_16                            | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_fifo_mm_s_v4_2_1                   | vhdl     | axi_fifo_mm_s_v4_2_1                   | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  fc32_rs_fec_v1_0_10                    | verilog  | fc32_rs_fec_v1_0_10                    | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_bram_ctrl_v4_0_14                  | vhdl     | axi_bram_ctrl_v4_0_14                  | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axis_data_fifo_v2_0_1                  | verilog  | axis_data_fifo_v2_0_1                  | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  flexo_100g_rs_fec_v1_0_10              | verilog  | flexo_100g_rs_fec_v1_0_10              | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  ieee802d3_rs_fec_v2_0_4                | verilog  | ieee802d3_rs_fec_v2_0_4                | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_mmu_v2_1_17                        | verilog  | axi_mmu_v2_1_17                        | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  iomodule_v3_0                          | vhdl     | iomodule_v3_0                          | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  lmb_bram_if_cntlr_v4_0                 | vhdl     | lmb_bram_if_cntlr_v4_0                 | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  lmb_v10_v3_0                           | vhdl     | lmb_v10_v3_0                           | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_lite_ipif_v3_0                     | vhdl     | axi_lite_ipif_v3_0                     | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  mdm_v3_2                               | vhdl     | mdm_v3_2                               | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  microblaze_mcs_v2_3_6                  | vhdl     | microblaze_mcs_v2_3_6                  | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  ernic_v1_0_1                           | verilog  | ernic_v1_0_1                           | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  ieee802d3_50g_rs_fec_v2_0_0            | verilog  | ieee802d3_50g_rs_fec_v2_0_0            | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  pr_bitstream_monitor_v1_0_1            | vhdl     | pr_bitstream_monitor_v1_0_1            | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  ieee802d3_200g_rs_fec_v1_0_6           | verilog  | ieee802d3_200g_rs_fec_v1_0_6           | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_hwicap_v3_0_23                     | vhdl     | axi_hwicap_v3_0_23                     | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  c_accum_v12_0_13                       | vhdl     | c_accum_v12_0_13                       | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  g975_efec_i7_v2_0_18                   | vhdl     | g975_efec_i7_v2_0_18                   | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  rs_encoder_v9_0_15                     | vhdl     | rs_encoder_v9_0_15                     | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  bs_switch_v1_0_0                       | verilog  | bs_switch_v1_0_0                       | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  g709_fec_v2_4_1                        | vhdl     | g709_fec_v2_4_1                        | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  ieee802d3_25g_rs_fec_v1_0_12           | verilog  | ieee802d3_25g_rs_fec_v1_0_12           | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_epc_v2_0_22                        | vhdl     | axi_epc_v2_0_22                        | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  soft_ecc_proxy_v1_0_0                  | verilog  | soft_ecc_proxy_v1_0_0                  | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  videoaxi4s_bridge_v1_0_5               | verilog  | videoaxi4s_bridge_v1_0_5               | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_quad_spi_v3_2_18                   | vhdl     | axi_quad_spi_v3_2_18                   | 0        | 11         *
*---------------------------------------------------------------------------------------------------------------------*
*  spdif_v2_0_21                          | vhdl     | spdif_v2_0_21                          | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  pr_decoupler_v1_0_7                    | vhdl     | pr_decoupler_v1_0_7                    | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_cdma_v4_1_19                       | vhdl     | axi_cdma_v4_1_19                       | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_fifo_mm_s_v4_1_16                  | vhdl     | axi_fifo_mm_s_v4_1_16                  | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  displayport_v9_0_1                     | vhdl     | displayport_v9_0_1                     | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  displayport_v9_0_1                     | verilog  | displayport_v9_0_1                     | 0        | 4          *
*---------------------------------------------------------------------------------------------------------------------*
*  pr_axi_shutdown_manager_v1_0_1         | vhdl     | pr_axi_shutdown_manager_v1_0_1         | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  lte_dl_channel_encoder_v3_0_15         | vhdl     | lte_dl_channel_encoder_v3_0_15         | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  ieee802d3_rs_fec_v1_0_15               | verilog  | ieee802d3_rs_fec_v1_0_15               | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  mailbox_v2_1_11                        | vhdl     | mailbox_v2_1_11                        | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  canfd_v2_0_1                           | verilog  | canfd_v2_0_1                           | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_vfifo_ctrl_v2_0_21                 | vhdl     | axi_vfifo_ctrl_v2_0_21                 | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  ieee802d3_50g_rs_fec_v1_0_11           | verilog  | ieee802d3_50g_rs_fec_v1_0_11           | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_mcdma_v1_0_5                       | vhdl     | axi_mcdma_v1_0_5                       | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  duc_ddc_compiler_v3_0_15               | vhdl     | duc_ddc_compiler_v3_0_15               | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_uartlite_v2_0_23                   | vhdl     | axi_uartlite_v2_0_23                   | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  dp_videoaxi4s_bridge_v1_0_0            | verilog  | dp_videoaxi4s_bridge_v1_0_0            | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  tcc_encoder_3gpp_v5_0_15               | vhdl     | tcc_encoder_3gpp_v5_0_15               | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  xfft_v9_0_17                           | vhdl     | xfft_v9_0_17                           | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_osd_v6_0_16                          | vhdl     | v_osd_v6_0_16                          | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_ccm_v6_0_15                          | vhdl     | v_ccm_v6_0_15                          | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  xbip_dsp48_macro_v3_0_17               | vhdl     | xbip_dsp48_macro_v3_0_17               | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  convolution_v9_0_14                    | vhdl     | convolution_v9_0_14                    | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  rxaui_v4_4_6                           | vhdl     | rxaui_v4_4_6                           | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  rxaui_v4_4_6                           | verilog  | rxaui_v4_4_6                           | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  proc_sys_reset_v5_0_13                 | vhdl     | proc_sys_reset_v5_0_13                 | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_dual_splitter_v1_0_9                 | vhdl     | v_dual_splitter_v1_0_9                 | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_dual_splitter_v1_0_9                 | verilog  | v_dual_splitter_v1_0_9                 | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*

ERROR: [Vivado 12-5602] compile_simlib failed to compile for questasim with error in 5 libraries (cxl_error.log)
INFO: [Vivado 12-7167] Writing compiled library information...
INFO: [Vivado 12-7165] Finished writing compiled library information.
