
---------- Begin Simulation Statistics ----------
final_tick                                35094330171                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 364129                       # Simulator instruction rate (inst/s)
host_mem_usage                               16965264                       # Number of bytes of host memory used
host_op_rate                                   402415                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     2.75                       # Real time elapsed on the host
host_tick_rate                               65924724                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1000028                       # Number of instructions simulated
sim_ops                                       1105195                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000181                       # Number of seconds simulated
sim_ticks                                   181056571                       # Number of ticks simulated
system.cpu.Branches                                 2                       # Number of branches fetched
system.cpu.committedInsts                          28                       # Number of instructions committed
system.cpu.committedOps                            30                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               30                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         30                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           2                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    30                       # Number of integer alu accesses
system.cpu.num_int_insts                           30                       # number of integer instructions
system.cpu.num_int_register_reads                  39                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 25                       # number of times the integer registers were written
system.cpu.num_load_insts                          16                       # Number of load instructions
system.cpu.num_mem_refs                            21                       # number of memory refs
system.cpu.num_store_insts                          5                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                         9     30.00%     30.00% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     30.00% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     30.00% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     30.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     30.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     30.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     30.00% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     30.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     30.00% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     30.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     30.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     30.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     30.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     30.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     30.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     30.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     30.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     30.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     30.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     30.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     30.00% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     30.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     30.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     30.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     30.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     30.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     30.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     30.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     30.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     30.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     30.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     30.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     30.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     30.00% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     30.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     30.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     30.00% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     30.00% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     30.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     30.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     30.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     30.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     30.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     30.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     30.00% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     30.00% # Class of executed instruction
system.cpu.op_class::MemRead                       16     53.33%     83.33% # Class of executed instruction
system.cpu.op_class::MemWrite                       5     16.67%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         30                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           189                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.cc_regfile_reads            202329                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes           203847                       # number of cc regfile writes
system.switch_cpus.committedInsts             1000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps               1105165                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.560515                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.560515                       # CPI: Total CPI of All Threads
system.switch_cpus.idleCycles                    5981                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts         3321                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches           132748                       # Number of branches executed
system.switch_cpus.iew.exec_nop                  4122                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             2.272314                       # Inst execution rate
system.switch_cpus.iew.exec_refs               577885                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             211234                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles           30661                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts        380964                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts           97                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       232300                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts      1353674                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts        366651                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts         6577                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts       1273666                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents             28                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents         18239                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles           3462                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles         18260                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.memOrderViolationEvents          203                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect         1308                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         2013                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers           1267087                       # num instructions consuming a value
system.switch_cpus.iew.wb_count               1251433                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.670803                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers            849966                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               2.232649                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent                1252536                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads          1600582                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes          972846                       # number of integer regfile writes
system.switch_cpus.ipc                       1.784074                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.784074                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            9      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu        658312     51.42%     51.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        39921      3.12%     54.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     54.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     54.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     54.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     54.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     54.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     54.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     54.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     54.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     54.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     54.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     54.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     54.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     54.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     54.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     54.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     54.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     54.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     54.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     54.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     54.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     54.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     54.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     54.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     54.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     54.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     54.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     54.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     54.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     54.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     54.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     54.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     54.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     54.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     54.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     54.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     54.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     54.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     54.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     54.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     54.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     54.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     54.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     54.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     54.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       369270     28.84%     83.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       212731     16.62%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total        1280243                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt               14530                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.011349                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu              35      0.24%      0.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      0.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      0.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      0.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      0.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      0.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      0.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      0.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      0.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      0.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      0.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      0.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      0.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      0.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      0.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      0.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      0.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      0.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      0.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      0.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      0.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      0.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      0.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      0.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      0.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      0.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      0.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      0.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      0.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      0.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      0.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      0.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%      0.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%      0.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%      0.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%      0.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%      0.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%      0.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%      0.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%      0.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%      0.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%      0.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%      0.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%      0.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          10556     72.65%     72.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite          3939     27.11%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        1294764                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads      3129630                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      1251433                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      1594050                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded            1349552                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued           1280243                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined       244316                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued           80                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined       154850                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples       554534                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     2.308683                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.819573                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0       106634     19.23%     19.23% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       105771     19.07%     38.30% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       110372     19.90%     58.21% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3        89078     16.06%     74.27% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4        69355     12.51%     86.78% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5        43939      7.92%     94.70% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6        19704      3.55%     98.25% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7         6293      1.13%     99.39% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8         3388      0.61%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total       554534                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   2.284048                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.memDep0.conflictingLoads       168659                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        50967                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads       380964                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       232300                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         2810010                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                   560515                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.timesIdled                      35                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_writes              44                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests          189                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.cpu.data           18                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data       372968                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           372986                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data           18                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data       372968                       # number of overall hits
system.cpu.dcache.overall_hits::total          372986                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data          431                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            434                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data          431                       # number of overall misses
system.cpu.dcache.overall_misses::total           434                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data     31394631                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     31394631                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data     31394631                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     31394631                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data           21                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data       373399                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       373420                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data           21                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data       373399                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       373420                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.142857                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.001154                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001162                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.142857                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.001154                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001162                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 72841.371230                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 72337.859447                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 72841.371230                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 72337.859447                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data          290                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          290                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data          290                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          290                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data          141                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          141                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data          141                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          141                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data      9837934                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      9837934                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data      9837934                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      9837934                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.000378                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000378                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.000378                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000378                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 69772.581560                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 69772.581560                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 69772.581560                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 69772.581560                       # average overall mshr miss latency
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data           14                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data       190857                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          190871                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data          378                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           380                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data     28725682                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     28725682                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data           16                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data       191235                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       191251                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.125000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.001977                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001987                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 75993.867725                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75593.900000                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data          263                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          263                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data          115                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          115                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data      8501683                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      8501683                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.000601                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000601                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 73927.678261                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73927.678261                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            4                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       182111                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         182115                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data           53                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           54                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data      2668949                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      2668949                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            5                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       182164                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       182169                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.200000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000291                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000296                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 50357.528302                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 49424.981481                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           27                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           27                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data           26                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           26                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data      1336251                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      1336251                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000143                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000143                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 51394.269231                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 51394.269231                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  35094330171                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            75.340812                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle       34913275751                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     2.999939                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    72.340872                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.011719                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.282582                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.294300                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          144                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           69                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           68                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.562500                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2987504                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2987504                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  35094330171                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             2                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  35094330171                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  35094330171                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           24                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst       187849                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           187873                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           24                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst       187849                       # number of overall hits
system.cpu.icache.overall_hits::total          187873                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            4                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           80                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             84                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            4                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           80                       # number of overall misses
system.cpu.icache.overall_misses::total            84                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      5080144                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      5080144                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      5080144                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      5080144                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           28                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst       187929                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       187957                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           28                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst       187929                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       187957                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.142857                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000426                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000447                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.142857                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000426                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000447                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 63501.800000                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 60477.904762                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 63501.800000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 60477.904762                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           39                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           39                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           39                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           39                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           41                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           41                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      2954158                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      2954158                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      2954158                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      2954158                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000218                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000218                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000218                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000218                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 72052.634146                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 72052.634146                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 72052.634146                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 72052.634146                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           24                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst       187849                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          187873                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            4                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           80                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            84                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      5080144                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      5080144                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           28                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst       187929                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       187957                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.142857                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000426                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000447                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 63501.800000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 60477.904762                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           39                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           39                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           41                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      2954158                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      2954158                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000218                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000218                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 72052.634146                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 72052.634146                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  35094330171                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            44.635274                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle       34913274136                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     3.999910                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    40.635365                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.007812                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.079366                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.087178                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           45                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           45                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.087891                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1503701                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1503701                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  35094330171                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             2                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  35094330171                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  35094330171                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON  34913283600                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF    181046571                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       323                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.switch_cpus.data           26                       # number of demand (read+write) hits
system.l2.demand_hits::total                       26                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data           26                       # number of overall hits
system.l2.overall_hits::total                      26                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  4                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  3                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst           41                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data          115                       # number of demand (read+write) misses
system.l2.demand_misses::total                    163                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 4                       # number of overall misses
system.l2.overall_misses::.cpu.data                 3                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst           41                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data          115                       # number of overall misses
system.l2.overall_misses::total                   163                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      2914106                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data      9524624                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         12438730                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      2914106                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data      9524624                       # number of overall miss cycles
system.l2.overall_miss_latency::total        12438730                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                4                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst           41                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data          141                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                  189                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               4                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           41                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data          141                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                 189                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.815603                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.862434                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.815603                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.862434                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 71075.756098                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 82822.817391                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 76311.226994                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 71075.756098                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 82822.817391                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 76311.226994                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.switch_cpus.inst           41                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data          115                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               156                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher           26                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           41                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data          115                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              182                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      2642152                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data      8762971                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     11405123                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher      1803685                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      2642152                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data      8762971                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     13208808                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.815603                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.825397                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.815603                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.962963                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 64442.731707                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 76199.747826                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73109.762821                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 69372.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 64442.731707                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 76199.747826                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72575.868132                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.HardPFReq_mshr_misses::.l2.prefetcher           26                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total             26                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher      1803685                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total      1803685                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 69372.500000                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 69372.500000                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data           12                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    12                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data               1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus.data           14                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  15                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data      1229338                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       1229338                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data             1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus.data           26                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                27                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.538462                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.555556                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 87809.857143                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81955.866667                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data           14                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             14                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data      1136705                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      1136705                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.538462                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.518519                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 81193.214286                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 81193.214286                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.cpu.inst            4                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst           41                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               45                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      2914106                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      2914106                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            4                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           41                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             45                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 71075.756098                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 64757.911111                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           41                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           41                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      2642152                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      2642152                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.911111                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 64442.731707                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 64442.731707                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data           14                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                14                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            2                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data          101                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             103                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data      8295286                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      8295286                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data          115                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           117                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.878261                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.880342                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 82131.544554                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80536.757282                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data          101                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          101                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data      7626266                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      7626266                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.878261                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.863248                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 75507.584158                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 75507.584158                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  35094330171                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                      26                       # number of hwpf issued
system.l2.prefetcher.pfIdentified                  26                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                     2                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED  35094330171                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   121.473425                       # Cycle average of tags in use
system.l2.tags.total_refs                           0                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                         0                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                           nan                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle               34913274136                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst         3.999910                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         2.999939                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    13.242212                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    40.636940                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data    60.594424                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.000488                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000366                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.001616                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.004961                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.007397                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.014828                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            26                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024           163                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           14                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2           12                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           56                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          101                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.003174                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.019897                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                      3213                       # Number of tag accesses
system.l2.tags.data_accesses                     3213                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  35094330171                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.l2.prefetcher::samples        52.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        82.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples       230.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000016842                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000577838                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                 583                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         182                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                       364                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       2.65                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   364                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     139                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     139                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                   23296                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    128.67                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                     179186511                       # Total gap between requests
system.mem_ctrls.avgGap                     984541.27                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.l2.prefetcher         3328                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.inst         5248                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.data        14720                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadRate::.l2.prefetcher 18380995.407231036574                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.inst 28985415.834479711950                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.data 81300556.608906507492                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.l2.prefetcher           52                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.inst           82                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.data          230                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.l2.prefetcher      1751424                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.inst      2011658                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.data      8340428                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadAvgLat::.l2.prefetcher     33681.23                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.inst     24532.41                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.data     36262.73                       # Per-requestor read average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst          512                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data          384                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.l2.prefetcher         3328                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.inst         5248                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.data        14720                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total         24192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus.inst         5248                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total         5760                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.num_reads::.cpu.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.l2.prefetcher           26                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.inst           41                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.data          115                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total            189                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      2827845                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data      2120884                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.l2.prefetcher     18380995                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.inst     28985416                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.data     81300557                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        133615697                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      2827845                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus.inst     28985416                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     31813261                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      2827845                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data      2120884                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.l2.prefetcher     18380995                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.inst     28985416                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.data     81300557                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       133615697                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                  364                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0           50                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1           66                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          176                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3            4                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4            6                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5            6                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9            2                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11           54                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                 5973022                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat               1365728                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat           12103510                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                16409.40                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3752.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           33251.40                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                 312                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            85.71                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples           51                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   454.274510                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   351.474303                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   287.716811                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255           17     33.33%     33.33% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383            2      3.92%     37.25% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511            5      9.80%     47.06% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639            8     15.69%     62.75% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           10     19.61%     82.35% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895            3      5.88%     88.24% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023            3      5.88%     94.12% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151            3      5.88%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total           51                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                 23296                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten                  0                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              128.666968                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 17057.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.75                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.75                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               85.71                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  35094330171                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    379282.176000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    182009.520000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   2038506.624000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 14825997.984000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 84901126.464000                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 8965392.744000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  111292315.512000                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   614.682554                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE     19663525                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF      5980000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    155403046                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy    168569.856000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy    83204.352000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy   370637.568000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 14825997.984000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 24944961.888000                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 59311026.936000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  99704398.584000                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   550.680917                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    133308873                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF      5980000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT     41757698                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  35094330171                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                174                       # Transaction distribution
system.membus.trans_dist::ReadExReq                15                       # Transaction distribution
system.membus.trans_dist::ReadExResp               15                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           174                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port          378                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                    378                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port        24192                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                   24192                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               189                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     189    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 189                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  35094330171                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy              256158                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1695380                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.9                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups          149721                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted        71306                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect         3359                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups       113134                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits          112905                       # Number of BTB hits
system.switch_cpus.branchPred.BTBHitPct     99.797585                       # BTB Hit Percentage
system.switch_cpus.branchPred.RASUsed           31961                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASIncorrect            8                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups            0                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses            0                       # Number of indirect misses.
system.switch_cpus.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus.commit.commitSquashedInsts       244389                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.branchMispredicts         3303                       # The number of times a branch was mispredicted
system.switch_cpus.commit.numCommittedDist::samples       521037                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::mean     2.128880                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::stdev     2.654695                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::0       154589     29.67%     29.67% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::1       192569     36.96%     66.63% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::2        34667      6.65%     73.28% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::3        21804      4.18%     77.47% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::4        23603      4.53%     82.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::5         9885      1.90%     83.89% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::6         4769      0.92%     84.81% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::7        23749      4.56%     89.37% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::8        55402     10.63%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::total       521037                       # Number of insts commited each cycle
system.switch_cpus.commit.instsCommitted      1004060                       # Number of instructions committed
system.switch_cpus.commit.opsCommitted        1109225                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.memRefs              494140                       # Number of memory references committed
system.switch_cpus.commit.loads                311976                       # Number of loads committed
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.branches             116141                       # Number of branches committed
system.switch_cpus.commit.vector                    0                       # Number of committed Vector instructions.
system.switch_cpus.commit.floating                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.integer             1043150                       # Number of committed integer instructions.
system.switch_cpus.commit.functionCalls         27063                       # Number of function calls committed.
system.switch_cpus.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntAlu       577614     52.07%     52.07% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntMult        37471      3.38%     55.45% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntDiv            0      0.00%     55.45% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatAdd            0      0.00%     55.45% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCmp            0      0.00%     55.45% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCvt            0      0.00%     55.45% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMult            0      0.00%     55.45% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     55.45% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatDiv            0      0.00%     55.45% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMisc            0      0.00%     55.45% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     55.45% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAdd            0      0.00%     55.45% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     55.45% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAlu            0      0.00%     55.45% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCmp            0      0.00%     55.45% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCvt            0      0.00%     55.45% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMisc            0      0.00%     55.45% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     55.45% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     55.45% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShift            0      0.00%     55.45% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     55.45% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     55.45% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     55.45% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     55.45% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     55.45% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     55.45% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     55.45% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     55.45% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     55.45% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMult            0      0.00%     55.45% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     55.45% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     55.45% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     55.45% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     55.45% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     55.45% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     55.45% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     55.45% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     55.45% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     55.45% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     55.45% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     55.45% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     55.45% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     55.45% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     55.45% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     55.45% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     55.45% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemRead       311976     28.13%     83.58% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemWrite       182164     16.42%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::total      1109225                       # Class of committed instruction
system.switch_cpus.commit.commitEligibleSamples        55402                       # number cycles where commit BW limit reached
system.switch_cpus.decode.idleCycles           127875                       # Number of cycles decode is idle
system.switch_cpus.decode.blockedCycles        187454                       # Number of cycles decode is blocked
system.switch_cpus.decode.runCycles            192918                       # Number of cycles decode is running
system.switch_cpus.decode.unblockCycles         42824                       # Number of cycles decode is unblocking
system.switch_cpus.decode.squashCycles           3462                       # Number of cycles decode is squashing
system.switch_cpus.decode.branchResolved       109608                       # Number of times decode resolved a  branch
system.switch_cpus.decode.branchMispred            65                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.decodedInsts        1389036                       # Number of instructions handled by decode
system.switch_cpus.decode.squashedInsts           229                       # Number of squashed instructions handled by decode
system.switch_cpus.dtb.instHits                     0                       # ITB inst hits
system.switch_cpus.dtb.instMisses                   0                       # ITB inst misses
system.switch_cpus.dtb.readHits                     0                       # DTB read hits
system.switch_cpus.dtb.readMisses                   0                       # DTB read misses
system.switch_cpus.dtb.writeHits                    0                       # DTB write hits
system.switch_cpus.dtb.writeMisses                  0                       # DTB write misses
system.switch_cpus.dtb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.dtb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.dtb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  35094330171                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  35094330171                       # Cumulative time (in ticks) in various power states
system.switch_cpus.fetch.icacheStallCycles       191047                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.insts                1274176                       # Number of instructions fetch has processed
system.switch_cpus.fetch.branches              149721                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches       144866                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.cycles                359866                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.squashCycles            7052                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.tlbCycles                  2                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.miscStallCycles            8                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus.fetch.pendingTrapStallCycles           85                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.cacheLines            187929                       # Number of cache lines fetched
system.switch_cpus.fetch.icacheSquashes          1290                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.nisnDist::samples       554534                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::mean      2.567150                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::stdev     3.067434                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::0           267739     48.28%     48.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::1            26176      4.72%     53.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::2            36487      6.58%     59.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::3            30479      5.50%     65.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::4            54370      9.80%     74.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::5            11370      2.05%     76.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::6            27453      4.95%     81.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::7             9743      1.76%     83.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::8            90717     16.36%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::total       554534                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.267113                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                2.273224                       # Number of inst fetches per cycle
system.switch_cpus.itb.instHits                     0                       # ITB inst hits
system.switch_cpus.itb.instMisses                   0                       # ITB inst misses
system.switch_cpus.itb.readHits                     0                       # DTB read hits
system.switch_cpus.itb.readMisses                   0                       # DTB read misses
system.switch_cpus.itb.writeHits                    0                       # DTB write hits
system.switch_cpus.itb.writeMisses                  0                       # DTB write misses
system.switch_cpus.itb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.itb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.itb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  35094330171                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  35094330171                       # Cumulative time (in ticks) in various power states
system.switch_cpus.lsq0.forwLoads              155298                       # Number of loads that had data forwarded from stores
system.switch_cpus.lsq0.squashedLoads           68957                       # Number of loads squashed
system.switch_cpus.lsq0.ignoredResponses           29                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.lsq0.memOrderViolation          203                       # Number of memory ordering violations
system.switch_cpus.lsq0.squashedStores          50124                       # Number of stores squashed
system.switch_cpus.lsq0.rescheduledLoads        20312                       # Number of loads that were rescheduled
system.switch_cpus.lsq0.blockedByCache              0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF    181056571                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.squashCycles           3462                       # Number of cycles rename is squashing
system.switch_cpus.rename.idleCycles           142985                       # Number of cycles rename is idle
system.switch_cpus.rename.blockCycles           56274                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles           13                       # count of cycles rename stalledfor serializing inst
system.switch_cpus.rename.runCycles            220159                       # Number of cycles rename is running
system.switch_cpus.rename.unblockCycles        131640                       # Number of cycles rename is unblocking
system.switch_cpus.rename.renamedInsts        1370896                       # Number of instructions processed by rename
system.switch_cpus.rename.IQFullEvents          29023                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents          91362                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents           6205                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.renamedOperands      1276500                       # Number of destination operands rename has renamed
system.switch_cpus.rename.lookups             1960801                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.intLookups          1738276                       # Number of integer rename lookups
system.switch_cpus.rename.committedMaps       1044519                       # Number of HB maps that are committed
system.switch_cpus.rename.undoneMaps           231908                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializing               4                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts            182881                       # count of insts added to the skid buffer
system.switch_cpus.rob.reads                  1819236                       # The number of ROB reads
system.switch_cpus.rob.writes                 2740852                       # The number of ROB writes
system.switch_cpus.thread_0.numInsts          1000000                       # Number of Instructions committed
system.switch_cpus.thread_0.numOps            1105165                       # Number of Ops committed
system.switch_cpus.thread_0.numMemRefs              0                       # Number of Memory References
system.tol2bus.trans_dist::ReadResp               162                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq               45                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq               27                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp              27                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            45                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          117                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port           90                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port          288                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                   378                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         5760                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        18432                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                  24192                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                              45                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples              234                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                    234    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::total                234                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  35094330171                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy              58786                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             66215                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            227715                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                36616374970                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 427915                       # Simulator instruction rate (inst/s)
host_mem_usage                               16965264                       # Number of bytes of host memory used
host_op_rate                                   472918                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    25.71                       # Real time elapsed on the host
host_tick_rate                               59209229                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11000034                       # Number of instructions simulated
sim_ops                                      12156921                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001522                       # Number of seconds simulated
sim_ticks                                  1522044799                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           281                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.cc_regfile_reads           2000550                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          2003754                       # number of cc regfile writes
system.switch_cpus.committedInsts            10000006                       # Number of Instructions Simulated
system.switch_cpus.committedOps              11051726                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.471221                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.471221                       # CPI: Total CPI of All Threads
system.switch_cpus.iew.branchMispredicts        25701                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          1298548                       # Number of branches executed
system.switch_cpus.iew.exec_nop                 40853                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             2.639456                       # Inst execution rate
system.switch_cpus.iew.exec_refs              5661701                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            2080067                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          226725                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       3639369                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          762                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      2216580                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     12908525                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       3581634                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        54969                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      12437681                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents            187                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents          4294                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          26628                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles          4475                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.memOrderViolationEvents         1469                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect         6722                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        18979                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          12332012                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              12269016                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.675133                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers           8325751                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               2.603663                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               12277860                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         15677693                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         9518757                       # number of integer regfile writes
system.switch_cpus.ipc                       2.122146                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 2.122146                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       6393546     51.18%     51.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       396915      3.18%     54.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     54.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     54.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     54.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     54.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     54.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     54.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     54.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     54.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     54.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     54.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     54.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     54.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     54.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     54.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     54.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     54.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     54.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     54.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     54.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     54.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     54.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     54.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     54.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     54.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     54.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     54.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     54.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     54.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     54.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     54.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     54.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     54.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     54.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     54.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     54.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     54.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     54.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     54.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     54.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     54.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     54.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     54.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     54.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     54.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      3604676     28.85%     83.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      2097519     16.79%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       12492656                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              280683                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.022468                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu              43      0.02%      0.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              1      0.00%      0.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      0.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      0.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      0.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      0.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      0.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      0.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      0.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      0.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      0.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      0.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      0.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      0.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      0.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      0.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      0.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      0.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      0.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      0.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      0.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      0.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      0.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      0.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      0.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      0.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      0.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      0.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      0.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      0.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      0.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      0.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%      0.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%      0.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%      0.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%      0.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%      0.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%      0.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%      0.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%      0.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%      0.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%      0.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%      0.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%      0.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         183433     65.35%     65.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         97206     34.63%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       12773339                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     29981279                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     12269016                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     14685053                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           12867672                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          12492656                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined      1815952                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         3077                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined       957765                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples      4712213                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     2.651123                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.850669                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0       626635     13.30%     13.30% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       828561     17.58%     30.88% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       927592     19.68%     50.57% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       833531     17.69%     68.25% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       670394     14.23%     82.48% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       479705     10.18%     92.66% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       220206      4.67%     97.33% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7        97731      2.07%     99.41% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8        27858      0.59%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      4712213                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   2.651123                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.memDep0.conflictingLoads      1561692                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       355698                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      3639369                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      2216580                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        27267516                       # number of misc regfile reads
system.switch_cpus.numCycles                  4712213                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests          169                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests          450                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.switch_cpus.data      3628447                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3628447                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data      3628447                       # number of overall hits
system.cpu.dcache.overall_hits::total         3628447                       # number of overall hits
system.cpu.dcache.demand_misses::.switch_cpus.data          607                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            607                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.switch_cpus.data          607                       # number of overall misses
system.cpu.dcache.overall_misses::total           607                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data     33369453                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     33369453                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data     33369453                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     33369453                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.switch_cpus.data      3629054                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3629054                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      3629054                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3629054                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.000167                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000167                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.000167                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000167                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 54974.387150                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 54974.387150                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 54974.387150                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 54974.387150                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          166                       # number of writebacks
system.cpu.dcache.writebacks::total               166                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data          326                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          326                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data          326                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          326                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data          281                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          281                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data          281                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          281                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data     15166465                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     15166465                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data     15166465                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     15166465                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.000077                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000077                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.000077                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000077                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 53973.185053                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 53973.185053                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 53973.185053                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 53973.185053                       # average overall mshr miss latency
system.cpu.dcache.replacements                    169                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      1807347                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1807347                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.switch_cpus.data          123                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           123                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data      7254580                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      7254580                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      1807470                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1807470                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.000068                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000068                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 58980.325203                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 58980.325203                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data           84                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           84                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data           39                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data      2374696                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      2374696                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.000022                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 60889.641026                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 60889.641026                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      1821100                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1821100                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data          484                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          484                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data     26114873                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     26114873                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1821584                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1821584                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000266                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000266                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 53956.349174                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 53956.349174                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data          242                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          242                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data          242                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          242                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data     12791769                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     12791769                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000133                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000133                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 52858.549587                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 52858.549587                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   1522044799                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           242.012340                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4001858                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               425                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           9416.136471                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data            3                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   239.012340                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.011719                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.933642                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.945361                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           88                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          152                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          29032713                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         29032713                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1522044799                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1522044799                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1522044799                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.switch_cpus.inst      1754917                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1754917                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1754917                       # number of overall hits
system.cpu.icache.overall_hits::total         1754917                       # number of overall hits
system.cpu.icache.demand_accesses::.switch_cpus.inst      1754917                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1754917                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1754917                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1754917                       # number of overall (read+write) accesses
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1754917                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1754917                       # number of ReadReq hits
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1754917                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1754917                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   1522044799                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                   45                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1942835                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                45                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          43174.111111                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst            4                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst           41                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.007812                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.080078                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.087891                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           45                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           45                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.087891                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          14039336                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         14039336                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1522044799                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1522044799                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1522044799                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF   1522044799                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       323                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.switch_cpus.data          128                       # number of demand (read+write) hits
system.l2.demand_hits::total                      128                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data          128                       # number of overall hits
system.l2.overall_hits::total                     128                       # number of overall hits
system.l2.demand_misses::.switch_cpus.data          153                       # number of demand (read+write) misses
system.l2.demand_misses::total                    153                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.data          153                       # number of overall misses
system.l2.overall_misses::total                   153                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.data     14025952                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         14025952                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.data     14025952                       # number of overall miss cycles
system.l2.overall_miss_latency::total        14025952                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.data          281                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                  281                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data          281                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                 281                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.544484                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.544484                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.544484                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.544484                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.data 91672.888889                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 91672.888889                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 91672.888889                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 91672.888889                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.switch_cpus.data          153                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               153                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher          128                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data          153                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              281                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.data     13013599                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     13013599                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher     10420468                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data     13013599                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     23434067                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.544484                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.544484                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.544484                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total             1                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 85056.202614                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 85056.202614                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 81409.906250                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 85056.202614                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 83395.256228                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks          166                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              166                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks          166                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          166                       # number of WritebackDirty accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher          128                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total            128                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher     10420468                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total     10420468                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 81409.906250                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 81409.906250                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data          120                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   120                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data          122                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 122                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data     11743311                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      11743311                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data          242                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               242                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.504132                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.504132                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 96256.647541                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 96256.647541                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data          122                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            122                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data     10936034                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     10936034                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.504132                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.504132                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 89639.622951                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 89639.622951                       # average ReadExReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data            8                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                 8                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data           31                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              31                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data      2282641                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      2282641                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data           39                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total            39                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.794872                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.794872                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 73633.580645                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 73633.580645                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data           31                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           31                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data      2077565                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      2077565                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.794872                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.794872                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 67018.225806                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 67018.225806                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   1522044799                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                     128                       # number of hwpf issued
system.l2.prefetcher.pfIdentified                 128                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                     0                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   1522044799                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   347.225021                       # Cycle average of tags in use
system.l2.tags.total_refs                         793                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       470                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.687234                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst                4                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data                3                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    94.471822                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst           41                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data   204.753199                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.000488                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000366                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.011532                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.005005                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.024994                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.042386                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022           154                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024           316                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2           72                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3           74                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           75                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          233                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.018799                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.038574                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                      7481                       # Number of tag accesses
system.l2.tags.data_accesses                     7481                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1522044799                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.l2.prefetcher::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples       306.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000016842                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000562948                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                1187                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         281                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                       562                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       6.98                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   562                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     148                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     148                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      33                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      33                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      32                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      32                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      32                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      32                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      32                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      32                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                   35968                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     23.63                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    1519607764                       # Total gap between requests
system.mem_ctrls.avgGap                    5407856.81                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.l2.prefetcher        16384                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.data        19584                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadRate::.l2.prefetcher 10764466.335527354851                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.data 12866901.166685041040                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.l2.prefetcher          256                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.data          306                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.l2.prefetcher     11682892                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.data     13519844                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadAvgLat::.l2.prefetcher     45636.30                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.data     44182.50                       # Per-requestor read average memory access latency
system.mem_ctrls.dram.bytes_read::.l2.prefetcher        16384                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.data        19584                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total         35968                       # Number of bytes read from this memory
system.mem_ctrls.dram.num_reads::.l2.prefetcher          128                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.data          153                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total            281                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.bw_read::.l2.prefetcher     10764466                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.data     12866901                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         23631368                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.l2.prefetcher     10764466                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.data     12866901                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        23631368                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                  562                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1           62                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2            8                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3            8                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11           38                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          128                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          128                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          128                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15           62                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                15737532                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat               2108624                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat           25202736                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                28002.73                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3752.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           44844.73                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                 444                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            79.00                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples          118                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   304.813559                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   224.606117                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   251.541060                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255           72     61.02%     61.02% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383           10      8.47%     69.49% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639            2      1.69%     71.19% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           25     21.19%     92.37% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895            8      6.78%     99.15% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151            1      0.85%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total          118                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                 35968                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten                  0                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               23.631368                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 17057.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.14                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.14                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               79.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   1522044799                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    115891.776000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    62403.264000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   516245.184000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 125698678.560000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 55204106.496000                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 629366239.319998                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  810963564.600001                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   532.811889                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   1414933420                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF     50700000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT     56411379                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy    1127310.912000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy    551228.832000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy   3203367.552000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 125698678.560000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 275013165.504000                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 444526803.336000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  850120554.696000                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   558.538458                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    997408732                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF     50700000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT    473936067                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   1522044799                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                159                       # Transaction distribution
system.membus.trans_dist::ReadExReq               122                       # Transaction distribution
system.membus.trans_dist::ReadExResp              122                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           159                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port          562                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                    562                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port        35968                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                   35968                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               281                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     281    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 281                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   1522044799                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy              374082                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            2580378                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups         1410104                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted       683348                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect        25389                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups      1061736                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits         1061586                       # Number of BTB hits
system.switch_cpus.branchPred.BTBHitPct     99.985872                       # BTB Hit Percentage
system.switch_cpus.branchPred.RASUsed          306222                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASIncorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups            0                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses            0                       # Number of indirect misses.
system.switch_cpus.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus.commit.commitSquashedInsts      1815951                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.branchMispredicts        25387                       # The number of times a branch was mispredicted
system.switch_cpus.commit.numCommittedDist::samples      4461436                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::mean     2.486269                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::stdev     2.815587                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::0      1028121     23.04%     23.04% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::1      1715543     38.45%     61.50% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::2       294681      6.61%     68.10% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::3       214735      4.81%     72.92% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::4       254018      5.69%     78.61% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::5        79484      1.78%     80.39% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::6        57153      1.28%     81.67% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::7       154797      3.47%     85.14% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::8       662904     14.86%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::total      4461436                       # Number of insts commited each cycle
system.switch_cpus.commit.instsCommitted     10040611                       # Number of instructions committed
system.switch_cpus.commit.opsCommitted       11092331                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.memRefs             4940208                       # Number of memory references committed
system.switch_cpus.commit.loads               3118621                       # Number of loads committed
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.branches            1160983                       # Number of branches committed
system.switch_cpus.commit.vector                    0                       # Number of committed Vector instructions.
system.switch_cpus.commit.floating                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.integer            10432080                       # Number of committed integer instructions.
system.switch_cpus.commit.functionCalls        270668                       # Number of function calls committed.
system.switch_cpus.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntAlu      5777134     52.08%     52.08% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntMult       374989      3.38%     55.46% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntDiv            0      0.00%     55.46% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatAdd            0      0.00%     55.46% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCmp            0      0.00%     55.46% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCvt            0      0.00%     55.46% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMult            0      0.00%     55.46% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     55.46% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatDiv            0      0.00%     55.46% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMisc            0      0.00%     55.46% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     55.46% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAdd            0      0.00%     55.46% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     55.46% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAlu            0      0.00%     55.46% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCmp            0      0.00%     55.46% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCvt            0      0.00%     55.46% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMisc            0      0.00%     55.46% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     55.46% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     55.46% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShift            0      0.00%     55.46% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     55.46% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     55.46% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     55.46% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     55.46% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     55.46% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     55.46% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     55.46% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     55.46% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     55.46% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMult            0      0.00%     55.46% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     55.46% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     55.46% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     55.46% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     55.46% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     55.46% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     55.46% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     55.46% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     55.46% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     55.46% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     55.46% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     55.46% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     55.46% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     55.46% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     55.46% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     55.46% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     55.46% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemRead      3118621     28.12%     83.58% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemWrite      1821587     16.42%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::total     11092331                       # Class of committed instruction
system.switch_cpus.commit.commitEligibleSamples       662904                       # number cycles where commit BW limit reached
system.switch_cpus.decode.idleCycles          1265226                       # Number of cycles decode is idle
system.switch_cpus.decode.blockedCycles       1125551                       # Number of cycles decode is blocked
system.switch_cpus.decode.runCycles           1990927                       # Number of cycles decode is running
system.switch_cpus.decode.unblockCycles        303881                       # Number of cycles decode is unblocking
system.switch_cpus.decode.squashCycles          26628                       # Number of cycles decode is squashing
system.switch_cpus.decode.branchResolved      1043631                       # Number of times decode resolved a  branch
system.switch_cpus.decode.branchMispred             2                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.decodedInsts       13168642                       # Number of instructions handled by decode
system.switch_cpus.decode.squashedInsts             9                       # Number of squashed instructions handled by decode
system.switch_cpus.dtb.instHits                     0                       # ITB inst hits
system.switch_cpus.dtb.instMisses                   0                       # ITB inst misses
system.switch_cpus.dtb.readHits                     0                       # DTB read hits
system.switch_cpus.dtb.readMisses                   0                       # DTB read misses
system.switch_cpus.dtb.writeHits                    0                       # DTB write hits
system.switch_cpus.dtb.writeMisses                  0                       # DTB write misses
system.switch_cpus.dtb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.dtb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.dtb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1522044799                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1522044799                       # Cumulative time (in ticks) in various power states
system.switch_cpus.fetch.icacheStallCycles      1771052                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.insts               12057092                       # Number of instructions fetch has processed
system.switch_cpus.fetch.branches             1410104                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches      1367808                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.cycles               2914531                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.squashCycles           53260                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.cacheLines           1754917                       # Number of cache lines fetched
system.switch_cpus.fetch.icacheSquashes         10369                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.nisnDist::samples      4712213                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::mean      2.849000                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::stdev     3.115672                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::0          2022719     42.93%     42.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::1           231460      4.91%     47.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::2           353628      7.50%     55.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::3           282997      6.01%     61.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::4           508861     10.80%     72.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::5           109342      2.32%     74.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::6           237111      5.03%     79.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::7            96191      2.04%     81.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::8           869904     18.46%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::total      4712213                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.299245                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                2.558690                       # Number of inst fetches per cycle
system.switch_cpus.itb.instHits                     0                       # ITB inst hits
system.switch_cpus.itb.instMisses                   0                       # ITB inst misses
system.switch_cpus.itb.readHits                     0                       # DTB read hits
system.switch_cpus.itb.readMisses                   0                       # DTB read misses
system.switch_cpus.itb.writeHits                    0                       # DTB write hits
system.switch_cpus.itb.writeMisses                  0                       # DTB write misses
system.switch_cpus.itb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.itb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.itb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1522044799                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1522044799                       # Cumulative time (in ticks) in various power states
system.switch_cpus.lsq0.forwLoads             1624883                       # Number of loads that had data forwarded from stores
system.switch_cpus.lsq0.squashedLoads          520759                       # Number of loads squashed
system.switch_cpus.lsq0.ignoredResponses          881                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.lsq0.memOrderViolation         1469                       # Number of memory ordering violations
system.switch_cpus.lsq0.squashedStores         394987                       # Number of stores squashed
system.switch_cpus.lsq0.rescheduledLoads       151238                       # Number of loads that were rescheduled
system.switch_cpus.lsq0.blockedByCache              0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF   1522044799                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.squashCycles          26628                       # Number of cycles rename is squashing
system.switch_cpus.rename.idleCycles          1372544                       # Number of cycles rename is idle
system.switch_cpus.rename.blockCycles          265412                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles          213                       # count of cycles rename stalledfor serializing inst
system.switch_cpus.rename.runCycles           2185417                       # Number of cycles rename is running
system.switch_cpus.rename.unblockCycles        861999                       # Number of cycles rename is unblocking
system.switch_cpus.rename.renamedInsts       13044014                       # Number of instructions processed by rename
system.switch_cpus.rename.IQFullEvents         208761                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents         541256                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents          77956                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.renamedOperands     12160390                       # Number of destination operands rename has renamed
system.switch_cpus.rename.lookups            18670170                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.intLookups         16535601                       # Number of integer rename lookups
system.switch_cpus.rename.committedMaps      10444284                       # Number of HB maps that are committed
system.switch_cpus.rename.undoneMaps          1716120                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializing              24                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts           1253102                       # count of insts added to the skid buffer
system.switch_cpus.rob.reads                 16706723                       # The number of ROB reads
system.switch_cpus.rob.writes                26068008                       # The number of ROB writes
system.switch_cpus.thread_0.numInsts         10000006                       # Number of Instructions committed
system.switch_cpus.thread_0.numOps           11051726                       # Number of Ops committed
system.switch_cpus.thread_0.numMemRefs              0                       # Number of Memory References
system.tol2bus.trans_dist::ReadResp                39                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          166                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict               3                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq              224                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              242                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             242                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq           39                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port          731                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                   731                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        57216                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                  57216                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                             224                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples              505                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                    505    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::total                505                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   1522044799                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy             359822                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            453815                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
