// Seed: 2883752114
module module_0 (
    input tri id_0,
    input supply1 id_1,
    output supply0 id_2
    , id_8,
    output uwire id_3,
    input supply0 id_4,
    input wor id_5,
    output wand id_6
);
  wire id_9;
  initial begin : LABEL_0
    @(posedge 1 or posedge 1) id_8 <= 1;
  end
endmodule
module module_1 (
    output supply1 id_0,
    input wor id_1,
    input tri id_2,
    output wand id_3,
    output supply0 id_4,
    input supply0 id_5,
    input wor id_6,
    input uwire id_7,
    input supply1 id_8,
    output supply0 id_9,
    input wand id_10,
    input uwire id_11,
    output tri0 id_12,
    input supply1 id_13,
    input wand id_14,
    input wor id_15
);
  wire id_17;
  module_0 modCall_1 (
      id_6,
      id_11,
      id_3,
      id_12,
      id_1,
      id_5,
      id_0
  );
  assign modCall_1.type_3 = 0;
endmodule
