<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>DesignWare USB 2.0 OTG Controller (DWC_otg) Device Driver: dwc_otg_core_if.h File Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.3.9.1 -->
<div class="qindex"><a class="qindex" href="main.html">Main&nbsp;Page</a> | <a class="qindex" href="annotated.html">Data&nbsp;Structures</a> | <a class="qindex" href="files.html">File&nbsp;List</a> | <a class="qindex" href="functions.html">Data&nbsp;Fields</a> | <a class="qindex" href="globals.html">Globals</a> | <a class="qindex" href="pages.html">Related&nbsp;Pages</a></div>
<h1>dwc_otg_core_if.h File Reference</h1>This file defines DWC_OTG Core API. <a href="#_details">More...</a>
<p>
<code>#include "dwc_os.h"</code><br>

<p>
<a href="dwc__otg__core__if_8h-source.html">Go to the source code of this file.</a><table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>OTG Core Parameters</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a4" doxytag="dwc_otg_core_if.h::DWC_OTG_CAP_PARAM_HNP_SRP_CAPABLE"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DWC_OTG_CAP_PARAM_HNP_SRP_CAPABLE</b>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a5" doxytag="dwc_otg_core_if.h::DWC_OTG_CAP_PARAM_SRP_ONLY_CAPABLE"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DWC_OTG_CAP_PARAM_SRP_ONLY_CAPABLE</b>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a6" doxytag="dwc_otg_core_if.h::DWC_OTG_CAP_PARAM_NO_HNP_SRP_CAPABLE"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DWC_OTG_CAP_PARAM_NO_HNP_SRP_CAPABLE</b>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a7" doxytag="dwc_otg_core_if.h::dwc_param_otg_cap_default"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>dwc_param_otg_cap_default</b>&nbsp;&nbsp;&nbsp;DWC_OTG_CAP_PARAM_HNP_SRP_CAPABLE</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a8" doxytag="dwc_otg_core_if.h::dwc_param_opt_default"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>dwc_param_opt_default</b>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a9" doxytag="dwc_otg_core_if.h::dwc_param_dma_enable_default"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>dwc_param_dma_enable_default</b>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a10" doxytag="dwc_otg_core_if.h::dwc_param_dma_desc_enable_default"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>dwc_param_dma_desc_enable_default</b>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a11" doxytag="dwc_otg_core_if.h::dwc_param_dma_burst_size_default"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>dwc_param_dma_burst_size_default</b>&nbsp;&nbsp;&nbsp;32</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a12" doxytag="dwc_otg_core_if.h::dwc_param_speed_default"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>dwc_param_speed_default</b>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a13" doxytag="dwc_otg_core_if.h::DWC_SPEED_PARAM_HIGH"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DWC_SPEED_PARAM_HIGH</b>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a14" doxytag="dwc_otg_core_if.h::DWC_SPEED_PARAM_FULL"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DWC_SPEED_PARAM_FULL</b>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a15" doxytag="dwc_otg_core_if.h::dwc_param_host_support_fs_ls_low_power_default"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>dwc_param_host_support_fs_ls_low_power_default</b>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a16" doxytag="dwc_otg_core_if.h::dwc_param_host_ls_low_power_phy_clk_default"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>dwc_param_host_ls_low_power_phy_clk_default</b>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a17" doxytag="dwc_otg_core_if.h::DWC_HOST_LS_LOW_POWER_PHY_CLK_PARAM_48MHZ"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DWC_HOST_LS_LOW_POWER_PHY_CLK_PARAM_48MHZ</b>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a18" doxytag="dwc_otg_core_if.h::DWC_HOST_LS_LOW_POWER_PHY_CLK_PARAM_6MHZ"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DWC_HOST_LS_LOW_POWER_PHY_CLK_PARAM_6MHZ</b>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a19" doxytag="dwc_otg_core_if.h::dwc_param_enable_dynamic_fifo_default"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>dwc_param_enable_dynamic_fifo_default</b>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a20" doxytag="dwc_otg_core_if.h::dwc_param_data_fifo_size_default"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>dwc_param_data_fifo_size_default</b>&nbsp;&nbsp;&nbsp;8192</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a21" doxytag="dwc_otg_core_if.h::dwc_param_dev_rx_fifo_size_default"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>dwc_param_dev_rx_fifo_size_default</b>&nbsp;&nbsp;&nbsp;1064</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a22" doxytag="dwc_otg_core_if.h::dwc_param_dev_nperio_tx_fifo_size_default"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>dwc_param_dev_nperio_tx_fifo_size_default</b>&nbsp;&nbsp;&nbsp;1024</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a23" doxytag="dwc_otg_core_if.h::dwc_param_dev_perio_tx_fifo_size_default"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>dwc_param_dev_perio_tx_fifo_size_default</b>&nbsp;&nbsp;&nbsp;256</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a24" doxytag="dwc_otg_core_if.h::dwc_param_host_rx_fifo_size_default"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>dwc_param_host_rx_fifo_size_default</b>&nbsp;&nbsp;&nbsp;1024</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a25" doxytag="dwc_otg_core_if.h::dwc_param_host_nperio_tx_fifo_size_default"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>dwc_param_host_nperio_tx_fifo_size_default</b>&nbsp;&nbsp;&nbsp;1024</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a26" doxytag="dwc_otg_core_if.h::dwc_param_host_perio_tx_fifo_size_default"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>dwc_param_host_perio_tx_fifo_size_default</b>&nbsp;&nbsp;&nbsp;1024</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a27" doxytag="dwc_otg_core_if.h::dwc_param_max_transfer_size_default"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>dwc_param_max_transfer_size_default</b>&nbsp;&nbsp;&nbsp;65535</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a28" doxytag="dwc_otg_core_if.h::dwc_param_max_packet_count_default"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>dwc_param_max_packet_count_default</b>&nbsp;&nbsp;&nbsp;511</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a29" doxytag="dwc_otg_core_if.h::dwc_param_host_channels_default"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>dwc_param_host_channels_default</b>&nbsp;&nbsp;&nbsp;12</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a30" doxytag="dwc_otg_core_if.h::dwc_param_dev_endpoints_default"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>dwc_param_dev_endpoints_default</b>&nbsp;&nbsp;&nbsp;6</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a31" doxytag="dwc_otg_core_if.h::DWC_PHY_TYPE_PARAM_FS"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DWC_PHY_TYPE_PARAM_FS</b>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a32" doxytag="dwc_otg_core_if.h::DWC_PHY_TYPE_PARAM_UTMI"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DWC_PHY_TYPE_PARAM_UTMI</b>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a33" doxytag="dwc_otg_core_if.h::DWC_PHY_TYPE_PARAM_ULPI"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DWC_PHY_TYPE_PARAM_ULPI</b>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a34" doxytag="dwc_otg_core_if.h::dwc_param_phy_type_default"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>dwc_param_phy_type_default</b>&nbsp;&nbsp;&nbsp;DWC_PHY_TYPE_PARAM_UTMI</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a35" doxytag="dwc_otg_core_if.h::dwc_param_phy_utmi_width_default"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>dwc_param_phy_utmi_width_default</b>&nbsp;&nbsp;&nbsp;16</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a36" doxytag="dwc_otg_core_if.h::dwc_param_phy_ulpi_ddr_default"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>dwc_param_phy_ulpi_ddr_default</b>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a37" doxytag="dwc_otg_core_if.h::DWC_PHY_ULPI_INTERNAL_VBUS"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DWC_PHY_ULPI_INTERNAL_VBUS</b>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a38" doxytag="dwc_otg_core_if.h::DWC_PHY_ULPI_EXTERNAL_VBUS"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DWC_PHY_ULPI_EXTERNAL_VBUS</b>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a39" doxytag="dwc_otg_core_if.h::dwc_param_phy_ulpi_ext_vbus_default"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>dwc_param_phy_ulpi_ext_vbus_default</b>&nbsp;&nbsp;&nbsp;DWC_PHY_ULPI_INTERNAL_VBUS</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a40" doxytag="dwc_otg_core_if.h::dwc_param_i2c_enable_default"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>dwc_param_i2c_enable_default</b>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a41" doxytag="dwc_otg_core_if.h::dwc_param_ulpi_fs_ls_default"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>dwc_param_ulpi_fs_ls_default</b>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a42" doxytag="dwc_otg_core_if.h::dwc_param_ts_dline_default"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>dwc_param_ts_dline_default</b>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a43" doxytag="dwc_otg_core_if.h::dwc_param_en_multiple_tx_fifo_default"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>dwc_param_en_multiple_tx_fifo_default</b>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a44" doxytag="dwc_otg_core_if.h::dwc_param_dev_tx_fifo_size_default"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>dwc_param_dev_tx_fifo_size_default</b>&nbsp;&nbsp;&nbsp;768</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a45" doxytag="dwc_otg_core_if.h::dwc_param_thr_ctl_default"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>dwc_param_thr_ctl_default</b>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a46" doxytag="dwc_otg_core_if.h::dwc_param_tx_thr_length_default"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>dwc_param_tx_thr_length_default</b>&nbsp;&nbsp;&nbsp;64</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a47" doxytag="dwc_otg_core_if.h::dwc_param_rx_thr_length_default"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>dwc_param_rx_thr_length_default</b>&nbsp;&nbsp;&nbsp;64</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a48" doxytag="dwc_otg_core_if.h::dwc_param_lpm_enable_default"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>dwc_param_lpm_enable_default</b>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a49" doxytag="dwc_otg_core_if.h::dwc_param_pti_enable_default"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>dwc_param_pti_enable_default</b>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a50" doxytag="dwc_otg_core_if.h::dwc_param_mpi_enable_default"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>dwc_param_mpi_enable_default</b>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a51" doxytag="dwc_otg_core_if.h::dwc_param_adp_enable_default"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>dwc_param_adp_enable_default</b>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a52" doxytag="dwc_otg_core_if.h::dwc_param_ic_usb_cap_default"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>dwc_param_ic_usb_cap_default</b>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a53" doxytag="dwc_otg_core_if.h::dwc_param_ahb_thr_ratio_default"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>dwc_param_ahb_thr_ratio_default</b>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a54" doxytag="dwc_otg_core_if.h::dwc_param_power_down_default"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>dwc_param_power_down_default</b>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a55" doxytag="dwc_otg_core_if.h::dwc_param_reload_ctl_default"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>dwc_param_reload_ctl_default</b>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a56" doxytag="dwc_otg_core_if.h::dwc_param_dev_out_nak_default"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>dwc_param_dev_out_nak_default</b>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a57" doxytag="dwc_otg_core_if.h::dwc_param_cont_on_bna_default"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>dwc_param_cont_on_bna_default</b>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a58" doxytag="dwc_otg_core_if.h::dwc_param_ahb_single_default"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>dwc_param_ahb_single_default</b>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a59" doxytag="dwc_otg_core_if.h::dwc_param_otg_ver_default"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>dwc_param_otg_ver_default</b>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__core__if_8h.html#a70">dwc_otg_set_param_otg_cap</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if, int32_t val)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Specifies the OTG capabilities.  <a href="#a70"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a71" doxytag="dwc_otg_core_if.h::dwc_otg_get_param_otg_cap"></a>
int32_t&nbsp;</td><td class="memItemRight" valign="bottom"><b>dwc_otg_get_param_otg_cap</b> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a72" doxytag="dwc_otg_core_if.h::dwc_otg_set_param_opt"></a>
int&nbsp;</td><td class="memItemRight" valign="bottom"><b>dwc_otg_set_param_opt</b> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if, int32_t val)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a73" doxytag="dwc_otg_core_if.h::dwc_otg_get_param_opt"></a>
int32_t&nbsp;</td><td class="memItemRight" valign="bottom"><b>dwc_otg_get_param_opt</b> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__core__if_8h.html#a74">dwc_otg_set_param_dma_enable</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if, int32_t val)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Specifies whether to use slave or DMA mode for accessing the data FIFOs.  <a href="#a74"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a75" doxytag="dwc_otg_core_if.h::dwc_otg_get_param_dma_enable"></a>
int32_t&nbsp;</td><td class="memItemRight" valign="bottom"><b>dwc_otg_get_param_dma_enable</b> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__core__if_8h.html#a76">dwc_otg_set_param_dma_desc_enable</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if, int32_t val)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">When DMA mode is enabled specifies whether to use address DMA or DMA Descritor mode for accessing the data FIFOs in device mode.  <a href="#a76"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a77" doxytag="dwc_otg_core_if.h::dwc_otg_get_param_dma_desc_enable"></a>
int32_t&nbsp;</td><td class="memItemRight" valign="bottom"><b>dwc_otg_get_param_dma_desc_enable</b> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__core__if_8h.html#a78">dwc_otg_set_param_dma_burst_size</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if, int32_t val)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">The DMA Burst size (applicable only for External DMA Mode).  <a href="#a78"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a79" doxytag="dwc_otg_core_if.h::dwc_otg_get_param_dma_burst_size"></a>
int32_t&nbsp;</td><td class="memItemRight" valign="bottom"><b>dwc_otg_get_param_dma_burst_size</b> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__core__if_8h.html#a80">dwc_otg_set_param_speed</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if, int32_t val)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Specifies the maximum speed of operation in host and device mode.  <a href="#a80"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a81" doxytag="dwc_otg_core_if.h::dwc_otg_get_param_speed"></a>
int32_t&nbsp;</td><td class="memItemRight" valign="bottom"><b>dwc_otg_get_param_speed</b> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__core__if_8h.html#a82">dwc_otg_set_param_host_support_fs_ls_low_power</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if, int32_t val)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Specifies whether low power mode is supported when attached to a Full Speed or Low Speed device in host mode.  <a href="#a82"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a83" doxytag="dwc_otg_core_if.h::dwc_otg_get_param_host_support_fs_ls_low_power"></a>
int32_t&nbsp;</td><td class="memItemRight" valign="bottom"><b>dwc_otg_get_param_host_support_fs_ls_low_power</b> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__core__if_8h.html#a84">dwc_otg_set_param_host_ls_low_power_phy_clk</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if, int32_t val)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Specifies the PHY clock rate in low power mode when connected to a Low Speed device in host mode.  <a href="#a84"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a85" doxytag="dwc_otg_core_if.h::dwc_otg_get_param_host_ls_low_power_phy_clk"></a>
int32_t&nbsp;</td><td class="memItemRight" valign="bottom"><b>dwc_otg_get_param_host_ls_low_power_phy_clk</b> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a86" doxytag="dwc_otg_core_if.h::dwc_otg_set_param_enable_dynamic_fifo"></a>
int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__core__if_8h.html#a86">dwc_otg_set_param_enable_dynamic_fifo</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if, int32_t val)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">0 - Use cC FIFO size parameters 1 - Allow dynamic FIFO sizing (default) <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a87" doxytag="dwc_otg_core_if.h::dwc_otg_get_param_enable_dynamic_fifo"></a>
int32_t&nbsp;</td><td class="memItemRight" valign="bottom"><b>dwc_otg_get_param_enable_dynamic_fifo</b> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__core__if_8h.html#a88">dwc_otg_set_param_data_fifo_size</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if, int32_t val)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Total number of 4-byte words in the data FIFO memory.  <a href="#a88"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a89" doxytag="dwc_otg_core_if.h::dwc_otg_get_param_data_fifo_size"></a>
int32_t&nbsp;</td><td class="memItemRight" valign="bottom"><b>dwc_otg_get_param_data_fifo_size</b> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__core__if_8h.html#a90">dwc_otg_set_param_dev_rx_fifo_size</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if, int32_t val)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Number of 4-byte words in the Rx FIFO in device mode when dynamic FIFO sizing is enabled.  <a href="#a90"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a91" doxytag="dwc_otg_core_if.h::dwc_otg_get_param_dev_rx_fifo_size"></a>
int32_t&nbsp;</td><td class="memItemRight" valign="bottom"><b>dwc_otg_get_param_dev_rx_fifo_size</b> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__core__if_8h.html#a92">dwc_otg_set_param_dev_nperio_tx_fifo_size</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if, int32_t val)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Number of 4-byte words in the non-periodic Tx FIFO in device mode when dynamic FIFO sizing is enabled.  <a href="#a92"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a93" doxytag="dwc_otg_core_if.h::dwc_otg_get_param_dev_nperio_tx_fifo_size"></a>
int32_t&nbsp;</td><td class="memItemRight" valign="bottom"><b>dwc_otg_get_param_dev_nperio_tx_fifo_size</b> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__core__if_8h.html#a94">dwc_otg_set_param_dev_perio_tx_fifo_size</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if, int32_t val, int fifo_num)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Number of 4-byte words in each of the periodic Tx FIFOs in device mode when dynamic FIFO sizing is enabled.  <a href="#a94"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a95" doxytag="dwc_otg_core_if.h::dwc_otg_get_param_dev_perio_tx_fifo_size"></a>
int32_t&nbsp;</td><td class="memItemRight" valign="bottom"><b>dwc_otg_get_param_dev_perio_tx_fifo_size</b> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if, int fifo_num)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__core__if_8h.html#a96">dwc_otg_set_param_host_rx_fifo_size</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if, int32_t val)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Number of 4-byte words in the Rx FIFO in host mode when dynamic FIFO sizing is enabled.  <a href="#a96"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a97" doxytag="dwc_otg_core_if.h::dwc_otg_get_param_host_rx_fifo_size"></a>
int32_t&nbsp;</td><td class="memItemRight" valign="bottom"><b>dwc_otg_get_param_host_rx_fifo_size</b> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__core__if_8h.html#a98">dwc_otg_set_param_host_nperio_tx_fifo_size</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if, int32_t val)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Number of 4-byte words in the non-periodic Tx FIFO in host mode when Dynamic FIFO sizing is enabled in the core.  <a href="#a98"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a99" doxytag="dwc_otg_core_if.h::dwc_otg_get_param_host_nperio_tx_fifo_size"></a>
int32_t&nbsp;</td><td class="memItemRight" valign="bottom"><b>dwc_otg_get_param_host_nperio_tx_fifo_size</b> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__core__if_8h.html#a100">dwc_otg_set_param_host_perio_tx_fifo_size</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if, int32_t val)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Number of 4-byte words in the host periodic Tx FIFO when dynamic FIFO sizing is enabled.  <a href="#a100"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a101" doxytag="dwc_otg_core_if.h::dwc_otg_get_param_host_perio_tx_fifo_size"></a>
int32_t&nbsp;</td><td class="memItemRight" valign="bottom"><b>dwc_otg_get_param_host_perio_tx_fifo_size</b> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__core__if_8h.html#a102">dwc_otg_set_param_max_transfer_size</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if, int32_t val)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">The maximum transfer size supported in bytes.  <a href="#a102"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a103" doxytag="dwc_otg_core_if.h::dwc_otg_get_param_max_transfer_size"></a>
int32_t&nbsp;</td><td class="memItemRight" valign="bottom"><b>dwc_otg_get_param_max_transfer_size</b> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__core__if_8h.html#a104">dwc_otg_set_param_max_packet_count</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if, int32_t val)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">The maximum number of packets in a transfer.  <a href="#a104"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a105" doxytag="dwc_otg_core_if.h::dwc_otg_get_param_max_packet_count"></a>
int32_t&nbsp;</td><td class="memItemRight" valign="bottom"><b>dwc_otg_get_param_max_packet_count</b> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__core__if_8h.html#a106">dwc_otg_set_param_host_channels</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if, int32_t val)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">The number of host channel registers to use.  <a href="#a106"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a107" doxytag="dwc_otg_core_if.h::dwc_otg_get_param_host_channels"></a>
int32_t&nbsp;</td><td class="memItemRight" valign="bottom"><b>dwc_otg_get_param_host_channels</b> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__core__if_8h.html#a108">dwc_otg_set_param_dev_endpoints</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if, int32_t val)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">The number of endpoints in addition to EP0 available for device mode operations.  <a href="#a108"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a109" doxytag="dwc_otg_core_if.h::dwc_otg_get_param_dev_endpoints"></a>
int32_t&nbsp;</td><td class="memItemRight" valign="bottom"><b>dwc_otg_get_param_dev_endpoints</b> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__core__if_8h.html#a110">dwc_otg_set_param_phy_type</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if, int32_t val)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Specifies the type of PHY interface to use.  <a href="#a110"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a111" doxytag="dwc_otg_core_if.h::dwc_otg_get_param_phy_type"></a>
int32_t&nbsp;</td><td class="memItemRight" valign="bottom"><b>dwc_otg_get_param_phy_type</b> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__core__if_8h.html#a112">dwc_otg_set_param_phy_utmi_width</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if, int32_t val)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Specifies the UTMI+ Data Width.  <a href="#a112"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a113" doxytag="dwc_otg_core_if.h::dwc_otg_get_param_phy_utmi_width"></a>
int32_t&nbsp;</td><td class="memItemRight" valign="bottom"><b>dwc_otg_get_param_phy_utmi_width</b> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__core__if_8h.html#a114">dwc_otg_set_param_phy_ulpi_ddr</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if, int32_t val)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Specifies whether the ULPI operates at double or single data rate.  <a href="#a114"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a115" doxytag="dwc_otg_core_if.h::dwc_otg_get_param_phy_ulpi_ddr"></a>
int32_t&nbsp;</td><td class="memItemRight" valign="bottom"><b>dwc_otg_get_param_phy_ulpi_ddr</b> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a116" doxytag="dwc_otg_core_if.h::dwc_otg_set_param_phy_ulpi_ext_vbus"></a>
int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__core__if_8h.html#a116">dwc_otg_set_param_phy_ulpi_ext_vbus</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if, int32_t val)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Specifies whether to use the internal or external supply to drive the vbus with a ULPI phy. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a117" doxytag="dwc_otg_core_if.h::dwc_otg_get_param_phy_ulpi_ext_vbus"></a>
int32_t&nbsp;</td><td class="memItemRight" valign="bottom"><b>dwc_otg_get_param_phy_ulpi_ext_vbus</b> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__core__if_8h.html#a118">dwc_otg_set_param_i2c_enable</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if, int32_t val)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Specifies whether to use the I2Cinterface for full speed PHY.  <a href="#a118"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a119" doxytag="dwc_otg_core_if.h::dwc_otg_get_param_i2c_enable"></a>
int32_t&nbsp;</td><td class="memItemRight" valign="bottom"><b>dwc_otg_get_param_i2c_enable</b> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a120" doxytag="dwc_otg_core_if.h::dwc_otg_set_param_ulpi_fs_ls"></a>
int&nbsp;</td><td class="memItemRight" valign="bottom"><b>dwc_otg_set_param_ulpi_fs_ls</b> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if, int32_t val)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a121" doxytag="dwc_otg_core_if.h::dwc_otg_get_param_ulpi_fs_ls"></a>
int32_t&nbsp;</td><td class="memItemRight" valign="bottom"><b>dwc_otg_get_param_ulpi_fs_ls</b> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a122" doxytag="dwc_otg_core_if.h::dwc_otg_set_param_ts_dline"></a>
int&nbsp;</td><td class="memItemRight" valign="bottom"><b>dwc_otg_set_param_ts_dline</b> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if, int32_t val)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a123" doxytag="dwc_otg_core_if.h::dwc_otg_get_param_ts_dline"></a>
int32_t&nbsp;</td><td class="memItemRight" valign="bottom"><b>dwc_otg_get_param_ts_dline</b> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a124" doxytag="dwc_otg_core_if.h::dwc_otg_set_param_en_multiple_tx_fifo"></a>
int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__core__if_8h.html#a124">dwc_otg_set_param_en_multiple_tx_fifo</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if, int32_t val)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Specifies whether dedicated transmit FIFOs are enabled for non periodic IN endpoints in device mode 0 - No 1 - Yes. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a125" doxytag="dwc_otg_core_if.h::dwc_otg_get_param_en_multiple_tx_fifo"></a>
int32_t&nbsp;</td><td class="memItemRight" valign="bottom"><b>dwc_otg_get_param_en_multiple_tx_fifo</b> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__core__if_8h.html#a126">dwc_otg_set_param_dev_tx_fifo_size</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if, int fifo_num, int32_t val)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Number of 4-byte words in each of the Tx FIFOs in device mode when dynamic FIFO sizing is enabled.  <a href="#a126"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a127" doxytag="dwc_otg_core_if.h::dwc_otg_get_param_dev_tx_fifo_size"></a>
int32_t&nbsp;</td><td class="memItemRight" valign="bottom"><b>dwc_otg_get_param_dev_tx_fifo_size</b> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if, int fifo_num)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a128" doxytag="dwc_otg_core_if.h::dwc_otg_set_param_thr_ctl"></a>
int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__core__if_8h.html#a128">dwc_otg_set_param_thr_ctl</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if, int32_t val)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Thresholding enable flag- bit 0 - enable non-ISO Tx thresholding bit 1 - enable ISO Tx thresholding bit 2 - enable Rx thresholding. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a129" doxytag="dwc_otg_core_if.h::dwc_otg_get_thr_ctl"></a>
int32_t&nbsp;</td><td class="memItemRight" valign="bottom"><b>dwc_otg_get_thr_ctl</b> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if, int fifo_num)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a130" doxytag="dwc_otg_core_if.h::dwc_otg_set_param_tx_thr_length"></a>
int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__core__if_8h.html#a130">dwc_otg_set_param_tx_thr_length</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if, int32_t val)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Thresholding length for Tx FIFOs in 32 bit DWORDs. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a131" doxytag="dwc_otg_core_if.h::dwc_otg_get_tx_thr_length"></a>
int32_t&nbsp;</td><td class="memItemRight" valign="bottom"><b>dwc_otg_get_tx_thr_length</b> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a132" doxytag="dwc_otg_core_if.h::dwc_otg_set_param_rx_thr_length"></a>
int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__core__if_8h.html#a132">dwc_otg_set_param_rx_thr_length</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if, int32_t val)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Thresholding length for Rx FIFOs in 32 bit DWORDs. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a133" doxytag="dwc_otg_core_if.h::dwc_otg_get_rx_thr_length"></a>
int32_t&nbsp;</td><td class="memItemRight" valign="bottom"><b>dwc_otg_get_rx_thr_length</b> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a134" doxytag="dwc_otg_core_if.h::dwc_otg_set_param_lpm_enable"></a>
int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__core__if_8h.html#a134">dwc_otg_set_param_lpm_enable</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if, int32_t val)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Specifies whether LPM (Link Power Management) support is enabled. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a135" doxytag="dwc_otg_core_if.h::dwc_otg_get_param_lpm_enable"></a>
int32_t&nbsp;</td><td class="memItemRight" valign="bottom"><b>dwc_otg_get_param_lpm_enable</b> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a136" doxytag="dwc_otg_core_if.h::dwc_otg_set_param_pti_enable"></a>
int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__core__if_8h.html#a136">dwc_otg_set_param_pti_enable</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if, int32_t val)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Specifies whether PTI enhancement is enabled. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a137" doxytag="dwc_otg_core_if.h::dwc_otg_get_param_pti_enable"></a>
int32_t&nbsp;</td><td class="memItemRight" valign="bottom"><b>dwc_otg_get_param_pti_enable</b> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a138" doxytag="dwc_otg_core_if.h::dwc_otg_set_param_mpi_enable"></a>
int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__core__if_8h.html#a138">dwc_otg_set_param_mpi_enable</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if, int32_t val)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Specifies whether MPI enhancement is enabled. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a139" doxytag="dwc_otg_core_if.h::dwc_otg_get_param_mpi_enable"></a>
int32_t&nbsp;</td><td class="memItemRight" valign="bottom"><b>dwc_otg_get_param_mpi_enable</b> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a140" doxytag="dwc_otg_core_if.h::dwc_otg_set_param_adp_enable"></a>
int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__core__if_8h.html#a140">dwc_otg_set_param_adp_enable</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if, int32_t val)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Specifies whether ADP capability is enabled. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a141" doxytag="dwc_otg_core_if.h::dwc_otg_get_param_adp_enable"></a>
int32_t&nbsp;</td><td class="memItemRight" valign="bottom"><b>dwc_otg_get_param_adp_enable</b> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a142" doxytag="dwc_otg_core_if.h::dwc_otg_set_param_ic_usb_cap"></a>
int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__core__if_8h.html#a142">dwc_otg_set_param_ic_usb_cap</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if, int32_t val)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Specifies whether IC_USB capability is enabled. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a143" doxytag="dwc_otg_core_if.h::dwc_otg_get_param_ic_usb_cap"></a>
int32_t&nbsp;</td><td class="memItemRight" valign="bottom"><b>dwc_otg_get_param_ic_usb_cap</b> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a144" doxytag="dwc_otg_core_if.h::dwc_otg_set_param_ahb_thr_ratio"></a>
int&nbsp;</td><td class="memItemRight" valign="bottom"><b>dwc_otg_set_param_ahb_thr_ratio</b> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if, int32_t val)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a145" doxytag="dwc_otg_core_if.h::dwc_otg_get_param_ahb_thr_ratio"></a>
int32_t&nbsp;</td><td class="memItemRight" valign="bottom"><b>dwc_otg_get_param_ahb_thr_ratio</b> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a146" doxytag="dwc_otg_core_if.h::dwc_otg_set_param_power_down"></a>
int&nbsp;</td><td class="memItemRight" valign="bottom"><b>dwc_otg_set_param_power_down</b> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if, int32_t val)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a147" doxytag="dwc_otg_core_if.h::dwc_otg_get_param_power_down"></a>
int32_t&nbsp;</td><td class="memItemRight" valign="bottom"><b>dwc_otg_get_param_power_down</b> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a148" doxytag="dwc_otg_core_if.h::dwc_otg_set_param_reload_ctl"></a>
int&nbsp;</td><td class="memItemRight" valign="bottom"><b>dwc_otg_set_param_reload_ctl</b> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if, int32_t val)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a149" doxytag="dwc_otg_core_if.h::dwc_otg_get_param_reload_ctl"></a>
int32_t&nbsp;</td><td class="memItemRight" valign="bottom"><b>dwc_otg_get_param_reload_ctl</b> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a150" doxytag="dwc_otg_core_if.h::dwc_otg_set_param_dev_out_nak"></a>
int&nbsp;</td><td class="memItemRight" valign="bottom"><b>dwc_otg_set_param_dev_out_nak</b> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if, int32_t val)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a151" doxytag="dwc_otg_core_if.h::dwc_otg_get_param_dev_out_nak"></a>
int32_t&nbsp;</td><td class="memItemRight" valign="bottom"><b>dwc_otg_get_param_dev_out_nak</b> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a152" doxytag="dwc_otg_core_if.h::dwc_otg_set_param_cont_on_bna"></a>
int&nbsp;</td><td class="memItemRight" valign="bottom"><b>dwc_otg_set_param_cont_on_bna</b> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if, int32_t val)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a153" doxytag="dwc_otg_core_if.h::dwc_otg_get_param_cont_on_bna"></a>
int32_t&nbsp;</td><td class="memItemRight" valign="bottom"><b>dwc_otg_get_param_cont_on_bna</b> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a154" doxytag="dwc_otg_core_if.h::dwc_otg_set_param_ahb_single"></a>
int&nbsp;</td><td class="memItemRight" valign="bottom"><b>dwc_otg_set_param_ahb_single</b> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if, int32_t val)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a155" doxytag="dwc_otg_core_if.h::dwc_otg_get_param_ahb_single"></a>
int32_t&nbsp;</td><td class="memItemRight" valign="bottom"><b>dwc_otg_get_param_ahb_single</b> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a156" doxytag="dwc_otg_core_if.h::dwc_otg_set_param_otg_ver"></a>
int&nbsp;</td><td class="memItemRight" valign="bottom"><b>dwc_otg_set_param_otg_ver</b> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if, int32_t val)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a157" doxytag="dwc_otg_core_if.h::dwc_otg_get_param_otg_ver"></a>
int32_t&nbsp;</td><td class="memItemRight" valign="bottom"><b>dwc_otg_get_param_otg_ver</b> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if)</td></tr>

<tr><td colspan="2"><br><h2>Access to registers and bit-fields</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__core__if_8h.html#a158">dwc_otg_dump_dev_registers</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *_core_if)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Dump core registers and SPRAM.  <a href="#a158"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__core__if_8h.html#a159">dwc_otg_dump_spram</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *_core_if)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This functions reads the SPRAM and prints its content.  <a href="#a159"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__core__if_8h.html#a160">dwc_otg_dump_host_registers</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *_core_if)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This function reads the host registers and prints them.  <a href="#a160"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__core__if_8h.html#a161">dwc_otg_dump_global_registers</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *_core_if)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This function reads the core global registers and prints them.  <a href="#a161"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a162" doxytag="dwc_otg_core_if.h::dwc_otg_get_hnpstatus"></a>
uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__core__if_8h.html#a162">dwc_otg_get_hnpstatus</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Get host negotiation status. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a163" doxytag="dwc_otg_core_if.h::dwc_otg_get_srpstatus"></a>
uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__core__if_8h.html#a163">dwc_otg_get_srpstatus</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Get srp status. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a164" doxytag="dwc_otg_core_if.h::dwc_otg_set_hnpreq"></a>
void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__core__if_8h.html#a164">dwc_otg_set_hnpreq</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if, uint32_t val)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Set hnpreq bit in the GOTGCTL register. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a165" doxytag="dwc_otg_core_if.h::dwc_otg_get_gsnpsid"></a>
uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__core__if_8h.html#a165">dwc_otg_get_gsnpsid</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Get Content of SNPSID register. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__core__if_8h.html#a166">dwc_otg_get_mode</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Get current mode.  <a href="#a166"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a167" doxytag="dwc_otg_core_if.h::dwc_otg_get_hnpcapable"></a>
uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__core__if_8h.html#a167">dwc_otg_get_hnpcapable</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Get value of hnpcapable field in the GUSBCFG register. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a168" doxytag="dwc_otg_core_if.h::dwc_otg_set_hnpcapable"></a>
void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__core__if_8h.html#a168">dwc_otg_set_hnpcapable</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if, uint32_t val)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Set value of hnpcapable field in the GUSBCFG register. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a169" doxytag="dwc_otg_core_if.h::dwc_otg_get_srpcapable"></a>
uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__core__if_8h.html#a169">dwc_otg_get_srpcapable</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Get value of srpcapable field in the GUSBCFG register. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a170" doxytag="dwc_otg_core_if.h::dwc_otg_set_srpcapable"></a>
void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__core__if_8h.html#a170">dwc_otg_set_srpcapable</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if, uint32_t val)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Set value of srpcapable field in the GUSBCFG register. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a171" doxytag="dwc_otg_core_if.h::dwc_otg_get_devspeed"></a>
uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__core__if_8h.html#a171">dwc_otg_get_devspeed</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Get value of devspeed field in the DCFG register. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a172" doxytag="dwc_otg_core_if.h::dwc_otg_set_devspeed"></a>
void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__core__if_8h.html#a172">dwc_otg_set_devspeed</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if, uint32_t val)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Set value of devspeed field in the DCFG register. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a173" doxytag="dwc_otg_core_if.h::dwc_otg_get_busconnected"></a>
uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__core__if_8h.html#a173">dwc_otg_get_busconnected</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Get the value of busconnected field from the HPRT0 register. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a174" doxytag="dwc_otg_core_if.h::dwc_otg_get_enumspeed"></a>
uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__core__if_8h.html#a174">dwc_otg_get_enumspeed</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Gets the device enumeration Speed. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a175" doxytag="dwc_otg_core_if.h::dwc_otg_get_prtpower"></a>
uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__core__if_8h.html#a175">dwc_otg_get_prtpower</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Get value of prtpwr field from the HPRT0 register. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a176" doxytag="dwc_otg_core_if.h::dwc_otg_get_core_state"></a>
uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__core__if_8h.html#a176">dwc_otg_get_core_state</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Get value of flag indicating core state - hibernated or not. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a177" doxytag="dwc_otg_core_if.h::dwc_otg_set_prtpower"></a>
void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__core__if_8h.html#a177">dwc_otg_set_prtpower</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if, uint32_t val)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Set value of prtpwr field from the HPRT0 register. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a178" doxytag="dwc_otg_core_if.h::dwc_otg_get_prtsuspend"></a>
uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__core__if_8h.html#a178">dwc_otg_get_prtsuspend</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Get value of prtsusp field from the HPRT0 regsiter. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a179" doxytag="dwc_otg_core_if.h::dwc_otg_set_prtsuspend"></a>
void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__core__if_8h.html#a179">dwc_otg_set_prtsuspend</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if, uint32_t val)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Set value of prtpwr field from the HPRT0 register. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a180" doxytag="dwc_otg_core_if.h::dwc_otg_get_mode_ch_tim"></a>
uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__core__if_8h.html#a180">dwc_otg_get_mode_ch_tim</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Get value of ModeChTimEn field from the HCFG regsiter. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a181" doxytag="dwc_otg_core_if.h::dwc_otg_set_mode_ch_tim"></a>
void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__core__if_8h.html#a181">dwc_otg_set_mode_ch_tim</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if, uint32_t val)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Set value of ModeChTimEn field from the HCFG regsiter. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a182" doxytag="dwc_otg_core_if.h::dwc_otg_get_fr_interval"></a>
uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__core__if_8h.html#a182">dwc_otg_get_fr_interval</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Get value of Fram Interval field from the HFIR regsiter. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a183" doxytag="dwc_otg_core_if.h::dwc_otg_set_fr_interval"></a>
void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__core__if_8h.html#a183">dwc_otg_set_fr_interval</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if, uint32_t val)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Set value of Frame Interval field from the HFIR regsiter. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a184" doxytag="dwc_otg_core_if.h::dwc_otg_set_prtresume"></a>
void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__core__if_8h.html#a184">dwc_otg_set_prtresume</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if, uint32_t val)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Set value of prtres field from the HPRT0 register FIXME Remove? <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a185" doxytag="dwc_otg_core_if.h::dwc_otg_get_remotewakesig"></a>
uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__core__if_8h.html#a185">dwc_otg_get_remotewakesig</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Get value of rmtwkupsig bit in DCTL register. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a186" doxytag="dwc_otg_core_if.h::dwc_otg_get_lpm_portsleepstatus"></a>
uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__core__if_8h.html#a186">dwc_otg_get_lpm_portsleepstatus</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Get value of prt_sleep_sts field from the GLPMCFG register. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a187" doxytag="dwc_otg_core_if.h::dwc_otg_get_lpm_remotewakeenabled"></a>
uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__core__if_8h.html#a187">dwc_otg_get_lpm_remotewakeenabled</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Get value of rem_wkup_en field from the GLPMCFG register. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a188" doxytag="dwc_otg_core_if.h::dwc_otg_get_lpmresponse"></a>
uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__core__if_8h.html#a188">dwc_otg_get_lpmresponse</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Get value of appl_resp field from the GLPMCFG register. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a189" doxytag="dwc_otg_core_if.h::dwc_otg_set_lpmresponse"></a>
void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__core__if_8h.html#a189">dwc_otg_set_lpmresponse</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if, uint32_t val)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Set value of appl_resp field from the GLPMCFG register. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a190" doxytag="dwc_otg_core_if.h::dwc_otg_get_hsic_connect"></a>
uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__core__if_8h.html#a190">dwc_otg_get_hsic_connect</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Get value of hsic_connect field from the GLPMCFG register. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a191" doxytag="dwc_otg_core_if.h::dwc_otg_set_hsic_connect"></a>
void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__core__if_8h.html#a191">dwc_otg_set_hsic_connect</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if, uint32_t val)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Set value of hsic_connect field from the GLPMCFG register. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a192" doxytag="dwc_otg_core_if.h::dwc_otg_get_inv_sel_hsic"></a>
uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__core__if_8h.html#a192">dwc_otg_get_inv_sel_hsic</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Get value of inv_sel_hsic field from the GLPMCFG register. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a193" doxytag="dwc_otg_core_if.h::dwc_otg_set_inv_sel_hsic"></a>
void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__core__if_8h.html#a193">dwc_otg_set_inv_sel_hsic</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if, uint32_t val)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Set value of inv_sel_hsic field from the GLPMFG register. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a194" doxytag="dwc_otg_core_if.h::dwc_otg_get_gotgctl"></a>
uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__core__if_8h.html#a194">dwc_otg_get_gotgctl</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">GOTGCTL register. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a195" doxytag="dwc_otg_core_if.h::dwc_otg_set_gotgctl"></a>
void&nbsp;</td><td class="memItemRight" valign="bottom"><b>dwc_otg_set_gotgctl</b> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if, uint32_t val)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a196" doxytag="dwc_otg_core_if.h::dwc_otg_get_gusbcfg"></a>
uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__core__if_8h.html#a196">dwc_otg_get_gusbcfg</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">GUSBCFG register. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a197" doxytag="dwc_otg_core_if.h::dwc_otg_set_gusbcfg"></a>
void&nbsp;</td><td class="memItemRight" valign="bottom"><b>dwc_otg_set_gusbcfg</b> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if, uint32_t val)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a198" doxytag="dwc_otg_core_if.h::dwc_otg_get_grxfsiz"></a>
uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__core__if_8h.html#a198">dwc_otg_get_grxfsiz</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">GRXFSIZ register. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a199" doxytag="dwc_otg_core_if.h::dwc_otg_set_grxfsiz"></a>
void&nbsp;</td><td class="memItemRight" valign="bottom"><b>dwc_otg_set_grxfsiz</b> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if, uint32_t val)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a200" doxytag="dwc_otg_core_if.h::dwc_otg_get_gnptxfsiz"></a>
uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__core__if_8h.html#a200">dwc_otg_get_gnptxfsiz</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">GNPTXFSIZ register. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a201" doxytag="dwc_otg_core_if.h::dwc_otg_set_gnptxfsiz"></a>
void&nbsp;</td><td class="memItemRight" valign="bottom"><b>dwc_otg_set_gnptxfsiz</b> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if, uint32_t val)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a202" doxytag="dwc_otg_core_if.h::dwc_otg_get_gpvndctl"></a>
uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><b>dwc_otg_get_gpvndctl</b> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a203" doxytag="dwc_otg_core_if.h::dwc_otg_set_gpvndctl"></a>
void&nbsp;</td><td class="memItemRight" valign="bottom"><b>dwc_otg_set_gpvndctl</b> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if, uint32_t val)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a204" doxytag="dwc_otg_core_if.h::dwc_otg_get_ggpio"></a>
uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__core__if_8h.html#a204">dwc_otg_get_ggpio</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">GGPIO register. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a205" doxytag="dwc_otg_core_if.h::dwc_otg_set_ggpio"></a>
void&nbsp;</td><td class="memItemRight" valign="bottom"><b>dwc_otg_set_ggpio</b> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if, uint32_t val)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a206" doxytag="dwc_otg_core_if.h::dwc_otg_get_guid"></a>
uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__core__if_8h.html#a206">dwc_otg_get_guid</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">GUID register. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a207" doxytag="dwc_otg_core_if.h::dwc_otg_set_guid"></a>
void&nbsp;</td><td class="memItemRight" valign="bottom"><b>dwc_otg_set_guid</b> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if, uint32_t val)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a208" doxytag="dwc_otg_core_if.h::dwc_otg_get_hprt0"></a>
uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__core__if_8h.html#a208">dwc_otg_get_hprt0</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">HPRT0 register. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a209" doxytag="dwc_otg_core_if.h::dwc_otg_set_hprt0"></a>
void&nbsp;</td><td class="memItemRight" valign="bottom"><b>dwc_otg_set_hprt0</b> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if, uint32_t val)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a210" doxytag="dwc_otg_core_if.h::dwc_otg_get_hptxfsiz"></a>
uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__core__if_8h.html#a210">dwc_otg_get_hptxfsiz</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">GHPTXFSIZE. <br></td></tr>
<tr><td colspan="2"><br><h2>Defines</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a0" doxytag="dwc_otg_core_if.h::__DWC_CORE_IF_H__"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>__DWC_CORE_IF_H__</b></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a1" doxytag="dwc_otg_core_if.h::MAX_PERIO_FIFOS"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__core__if_8h.html#a1">MAX_PERIO_FIFOS</a>&nbsp;&nbsp;&nbsp;15</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Maximum number of Periodic FIFOs. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a2" doxytag="dwc_otg_core_if.h::MAX_TX_FIFOS"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__core__if_8h.html#a2">MAX_TX_FIFOS</a>&nbsp;&nbsp;&nbsp;15</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Maximum number of Periodic FIFOs. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a3" doxytag="dwc_otg_core_if.h::MAX_EPS_CHANNELS"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__core__if_8h.html#a3">MAX_EPS_CHANNELS</a>&nbsp;&nbsp;&nbsp;16</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Maximum number of Endpoints/HostChannels. <br></td></tr>
<tr><td colspan="2"><br><h2>Typedefs</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a60" doxytag="dwc_otg_core_if.h::dwc_otg_core_if_t"></a>
typedef <a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if</a>&nbsp;</td><td class="memItemRight" valign="bottom"><b>dwc_otg_core_if_t</b></td></tr>

<tr><td colspan="2"><br><h2>Functions</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__core__if_8h.html#a61">dwc_otg_cil_init</a> (const uint32_t *_reg_base_addr)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This function is called to initialize the DWC_otg CSR data structures.  <a href="#a61"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__core__if_8h.html#a62">dwc_otg_core_init</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *_core_if)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This function initializes the DWC_otg controller registers and prepares the core for device mode or host mode operation.  <a href="#a62"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__core__if_8h.html#a63">dwc_otg_cil_remove</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *_core_if)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This function frees the structures allocated by <a class="el" href="dwc__otg__cil_8c.html#a2">dwc_otg_cil_init()</a>.  <a href="#a63"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__core__if_8h.html#a64">dwc_otg_enable_global_interrupts</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *_core_if)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This function enables the controller's Global Interrupt in the AHB Config register.  <a href="#a64"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__core__if_8h.html#a65">dwc_otg_disable_global_interrupts</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *_core_if)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This function disables the controller's Global Interrupt in the AHB Config register.  <a href="#a65"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a66" doxytag="dwc_otg_core_if.h::dwc_otg_is_device_mode"></a>
uint8_t&nbsp;</td><td class="memItemRight" valign="bottom"><b>dwc_otg_is_device_mode</b> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *_core_if)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a67" doxytag="dwc_otg_core_if.h::dwc_otg_is_host_mode"></a>
uint8_t&nbsp;</td><td class="memItemRight" valign="bottom"><b>dwc_otg_is_host_mode</b> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *_core_if)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a68" doxytag="dwc_otg_core_if.h::dwc_otg_is_dma_enable"></a>
uint8_t&nbsp;</td><td class="memItemRight" valign="bottom"><b>dwc_otg_is_dma_enable</b> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">int32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__core__if_8h.html#a69">dwc_otg_handle_common_intr</a> (void *otg_dev)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This function should be called on every hardware interrupt.  <a href="#a69"></a><br></td></tr>
</table>
<hr><a name="_details"></a><h2>Detailed Description</h2>
This file defines DWC_OTG Core API. 
<p>

<p>
Definition in file <a class="el" href="dwc__otg__core__if_8h-source.html">dwc_otg_core_if.h</a>.<hr><h2>Function Documentation</h2>
<a class="anchor" name="a61" doxytag="dwc_otg_core_if.h::dwc_otg_cil_init"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"><a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a>* dwc_otg_cil_init           </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top">const uint32_t *&nbsp;</td>
          <td class="mdname1" valign="top" nowrap> <em>reg_base_addr</em>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
This function is called to initialize the DWC_otg CSR data structures. 
<p>
The register addresses in the device and host structures are initialized from the base address supplied by the caller. The calling function must make the OS calls to get the base address of the DWC_otg controller registers. The core_params argument holds the parameters that specify how the core should be configured.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>reg_base_addr</em>&nbsp;</td><td>Base address of DWC_otg core registers</td></tr>
  </table>
</dl>
<p>
ADP initialization 
<p>
Definition at line <a class="el" href="dwc__otg__cil_8c-source.html#l00078">78</a> of file <a class="el" href="dwc__otg__cil_8c-source.html">dwc_otg_cil.c</a>.    </td>
  </tr>
</table>
<a class="anchor" name="a62" doxytag="dwc_otg_core_if.h::dwc_otg_core_init"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">void dwc_otg_core_init           </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top"><a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *&nbsp;</td>
          <td class="mdname1" valign="top" nowrap> <em>core_if</em>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
This function initializes the DWC_otg controller registers and prepares the core for device mode or host mode operation. 
<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>core_if</em>&nbsp;</td><td>Programming view of the DWC_otg controller </td></tr>
  </table>
</dl>

<p>
Definition at line <a class="el" href="dwc__otg__cil_8c-source.html#l01199">1199</a> of file <a class="el" href="dwc__otg__cil_8c-source.html">dwc_otg_cil.c</a>.    </td>
  </tr>
</table>
<a class="anchor" name="a63" doxytag="dwc_otg_core_if.h::dwc_otg_cil_remove"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">void dwc_otg_cil_remove           </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top"><a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *&nbsp;</td>
          <td class="mdname1" valign="top" nowrap> <em>core_if</em>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
This function frees the structures allocated by <a class="el" href="dwc__otg__cil_8c.html#a2">dwc_otg_cil_init()</a>. 
<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>core_if</em>&nbsp;</td><td>The core interface pointer returned from <a class="el" href="dwc__otg__cil_8c.html#a2">dwc_otg_cil_init()</a>.</td></tr>
  </table>
</dl>
<p>
Remove ADP Stuff 
<p>
Definition at line <a class="el" href="dwc__otg__cil_8c-source.html#l00285">285</a> of file <a class="el" href="dwc__otg__cil_8c-source.html">dwc_otg_cil.c</a>.    </td>
  </tr>
</table>
<a class="anchor" name="a64" doxytag="dwc_otg_core_if.h::dwc_otg_enable_global_interrupts"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">void dwc_otg_enable_global_interrupts           </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top"><a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *&nbsp;</td>
          <td class="mdname1" valign="top" nowrap> <em>core_if</em>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
This function enables the controller's Global Interrupt in the AHB Config register. 
<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>core_if</em>&nbsp;</td><td>Programming view of DWC_otg controller. </td></tr>
  </table>
</dl>

<p>
Definition at line <a class="el" href="dwc__otg__cil_8c-source.html#l00322">322</a> of file <a class="el" href="dwc__otg__cil_8c-source.html">dwc_otg_cil.c</a>.    </td>
  </tr>
</table>
<a class="anchor" name="a65" doxytag="dwc_otg_core_if.h::dwc_otg_disable_global_interrupts"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">void dwc_otg_disable_global_interrupts           </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top"><a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *&nbsp;</td>
          <td class="mdname1" valign="top" nowrap> <em>core_if</em>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
This function disables the controller's Global Interrupt in the AHB Config register. 
<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>core_if</em>&nbsp;</td><td>Programming view of DWC_otg controller. </td></tr>
  </table>
</dl>

<p>
Definition at line <a class="el" href="dwc__otg__cil_8c-source.html#l00335">335</a> of file <a class="el" href="dwc__otg__cil_8c-source.html">dwc_otg_cil.c</a>.    </td>
  </tr>
</table>
<a class="anchor" name="a69" doxytag="dwc_otg_core_if.h::dwc_otg_handle_common_intr"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">int32_t dwc_otg_handle_common_intr           </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top">void *&nbsp;</td>
          <td class="mdname1" valign="top" nowrap> <em>dev</em>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
This function should be called on every hardware interrupt. 
<p>
The common interrupts are those that occur in both Host and Device mode. This handler handles the following interrupts:<ul>
<li>Mode Mismatch Interrupt</li><li>Disconnect Interrupt</li><li>OTG Interrupt</li><li>Connector ID Status Change Interrupt</li><li>Session Request Interrupt.</li><li>Resume / Remote Wakeup Detected Interrupt.</li><li>LPM Transaction Received Interrupt</li><li>ADP Transaction Received Interrupt </li></ul>

<p>
Definition at line <a class="el" href="dwc__otg__cil__intr_8c-source.html#l01275">1275</a> of file <a class="el" href="dwc__otg__cil__intr_8c-source.html">dwc_otg_cil_intr.c</a>.    </td>
  </tr>
</table>
<a class="anchor" name="a70" doxytag="dwc_otg_core_if.h::dwc_otg_set_param_otg_cap"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">int dwc_otg_set_param_otg_cap           </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top"><a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *&nbsp;</td>
          <td class="mdname" nowrap> <em>core_if</em>, </td>
        </tr>
        <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>int32_t&nbsp;</td>
          <td class="mdname" nowrap> <em>val</em></td>
        </tr>
        <tr>
          <td class="md"></td>
          <td class="md">)&nbsp;</td>
          <td class="md" colspan="2"></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Specifies the OTG capabilities. 
<p>
The driver will automatically detect the value for this parameter if none is specified. 0 - HNP and SRP capable (default) 1 - SRP Only capable 2 - No HNP/SRP capable 
<p>
Definition at line <a class="el" href="dwc__otg__cil_8c-source.html#l05361">5361</a> of file <a class="el" href="dwc__otg__cil_8c-source.html">dwc_otg_cil.c</a>.    </td>
  </tr>
</table>
<a class="anchor" name="a74" doxytag="dwc_otg_core_if.h::dwc_otg_set_param_dma_enable"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">int dwc_otg_set_param_dma_enable           </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top"><a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *&nbsp;</td>
          <td class="mdname" nowrap> <em>core_if</em>, </td>
        </tr>
        <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>int32_t&nbsp;</td>
          <td class="mdname" nowrap> <em>val</em></td>
        </tr>
        <tr>
          <td class="md"></td>
          <td class="md">)&nbsp;</td>
          <td class="md" colspan="2"></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Specifies whether to use slave or DMA mode for accessing the data FIFOs. 
<p>
The driver will automatically detect the value for this parameter if none is specified. 0 - Slave 1 - DMA (default, if available) 
<p>
Definition at line <a class="el" href="dwc__otg__cil_8c-source.html#l05440">5440</a> of file <a class="el" href="dwc__otg__cil_8c-source.html">dwc_otg_cil.c</a>.    </td>
  </tr>
</table>
<a class="anchor" name="a76" doxytag="dwc_otg_core_if.h::dwc_otg_set_param_dma_desc_enable"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">int dwc_otg_set_param_dma_desc_enable           </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top"><a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *&nbsp;</td>
          <td class="mdname" nowrap> <em>core_if</em>, </td>
        </tr>
        <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>int32_t&nbsp;</td>
          <td class="mdname" nowrap> <em>val</em></td>
        </tr>
        <tr>
          <td class="md"></td>
          <td class="md">)&nbsp;</td>
          <td class="md" colspan="2"></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
When DMA mode is enabled specifies whether to use address DMA or DMA Descritor mode for accessing the data FIFOs in device mode. 
<p>
The driver will automatically detect the value for this parameter if none is specified. 0 - address DMA 1 - DMA Descriptor(default, if available) 
<p>
Definition at line <a class="el" href="dwc__otg__cil_8c-source.html#l05470">5470</a> of file <a class="el" href="dwc__otg__cil_8c-source.html">dwc_otg_cil.c</a>.    </td>
  </tr>
</table>
<a class="anchor" name="a78" doxytag="dwc_otg_core_if.h::dwc_otg_set_param_dma_burst_size"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">int dwc_otg_set_param_dma_burst_size           </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top"><a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *&nbsp;</td>
          <td class="mdname" nowrap> <em>core_if</em>, </td>
        </tr>
        <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>int32_t&nbsp;</td>
          <td class="mdname" nowrap> <em>val</em></td>
        </tr>
        <tr>
          <td class="md"></td>
          <td class="md">)&nbsp;</td>
          <td class="md" colspan="2"></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
The DMA Burst size (applicable only for External DMA Mode). 
<p>
1, 4, 8 16, 32, 64, 128, 256 (default 32) 
<p>
Definition at line <a class="el" href="dwc__otg__cil_8c-source.html#l06275">6275</a> of file <a class="el" href="dwc__otg__cil_8c-source.html">dwc_otg_cil.c</a>.    </td>
  </tr>
</table>
<a class="anchor" name="a80" doxytag="dwc_otg_core_if.h::dwc_otg_set_param_speed"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">int dwc_otg_set_param_speed           </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top"><a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *&nbsp;</td>
          <td class="mdname" nowrap> <em>core_if</em>, </td>
        </tr>
        <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>int32_t&nbsp;</td>
          <td class="mdname" nowrap> <em>val</em></td>
        </tr>
        <tr>
          <td class="md"></td>
          <td class="md">)&nbsp;</td>
          <td class="md" colspan="2"></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Specifies the maximum speed of operation in host and device mode. 
<p>
The actual speed depends on the speed of the attached device and the value of phy_type. The actual speed depends on the speed of the attached device. 0 - High Speed (default) 1 - Full Speed 
<p>
Definition at line <a class="el" href="dwc__otg__cil_8c-source.html#l05904">5904</a> of file <a class="el" href="dwc__otg__cil_8c-source.html">dwc_otg_cil.c</a>.    </td>
  </tr>
</table>
<a class="anchor" name="a82" doxytag="dwc_otg_core_if.h::dwc_otg_set_param_host_support_fs_ls_low_power"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">int dwc_otg_set_param_host_support_fs_ls_low_power           </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top"><a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *&nbsp;</td>
          <td class="mdname" nowrap> <em>core_if</em>, </td>
        </tr>
        <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>int32_t&nbsp;</td>
          <td class="mdname" nowrap> <em>val</em></td>
        </tr>
        <tr>
          <td class="md"></td>
          <td class="md">)&nbsp;</td>
          <td class="md" colspan="2"></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Specifies whether low power mode is supported when attached to a Full Speed or Low Speed device in host mode. 
<p>
0 - Don't support low power mode (default) 1 - Support low power mode 
<p>
Definition at line <a class="el" href="dwc__otg__cil_8c-source.html#l05500">5500</a> of file <a class="el" href="dwc__otg__cil_8c-source.html">dwc_otg_cil.c</a>.    </td>
  </tr>
</table>
<a class="anchor" name="a84" doxytag="dwc_otg_core_if.h::dwc_otg_set_param_host_ls_low_power_phy_clk"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">int dwc_otg_set_param_host_ls_low_power_phy_clk           </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top"><a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *&nbsp;</td>
          <td class="mdname" nowrap> <em>core_if</em>, </td>
        </tr>
        <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>int32_t&nbsp;</td>
          <td class="mdname" nowrap> <em>val</em></td>
        </tr>
        <tr>
          <td class="md"></td>
          <td class="md">)&nbsp;</td>
          <td class="md" colspan="2"></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Specifies the PHY clock rate in low power mode when connected to a Low Speed device in host mode. 
<p>
This parameter is applicable only if HOST_SUPPORT_FS_LS_LOW_POWER is enabled. If PHY_TYPE is set to FS then defaults to 6 MHZ otherwise 48 MHZ.<p>
0 - 48 MHz 1 - 6 MHz 
<p>
Definition at line <a class="el" href="dwc__otg__cil_8c-source.html#l05933">5933</a> of file <a class="el" href="dwc__otg__cil_8c-source.html">dwc_otg_cil.c</a>.    </td>
  </tr>
</table>
<a class="anchor" name="a88" doxytag="dwc_otg_core_if.h::dwc_otg_set_param_data_fifo_size"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">int dwc_otg_set_param_data_fifo_size           </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top"><a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *&nbsp;</td>
          <td class="mdname" nowrap> <em>core_if</em>, </td>
        </tr>
        <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>int32_t&nbsp;</td>
          <td class="mdname" nowrap> <em>val</em></td>
        </tr>
        <tr>
          <td class="md"></td>
          <td class="md">)&nbsp;</td>
          <td class="md" colspan="2"></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Total number of 4-byte words in the data FIFO memory. 
<p>
This memory includes the Rx FIFO, non-periodic Tx FIFO, and periodic Tx FIFOs. 32 to 32768 (default 8192) Note: The total FIFO memory depth in the FPGA configuration is 8192. 
<p>
Definition at line <a class="el" href="dwc__otg__cil_8c-source.html#l05547">5547</a> of file <a class="el" href="dwc__otg__cil_8c-source.html">dwc_otg_cil.c</a>.    </td>
  </tr>
</table>
<a class="anchor" name="a90" doxytag="dwc_otg_core_if.h::dwc_otg_set_param_dev_rx_fifo_size"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">int dwc_otg_set_param_dev_rx_fifo_size           </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top"><a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *&nbsp;</td>
          <td class="mdname" nowrap> <em>core_if</em>, </td>
        </tr>
        <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>int32_t&nbsp;</td>
          <td class="mdname" nowrap> <em>val</em></td>
        </tr>
        <tr>
          <td class="md"></td>
          <td class="md">)&nbsp;</td>
          <td class="md" colspan="2"></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Number of 4-byte words in the Rx FIFO in device mode when dynamic FIFO sizing is enabled. 
<p>
16 to 32768 (default 1064) 
<p>
Definition at line <a class="el" href="dwc__otg__cil_8c-source.html#l05576">5576</a> of file <a class="el" href="dwc__otg__cil_8c-source.html">dwc_otg_cil.c</a>.    </td>
  </tr>
</table>
<a class="anchor" name="a92" doxytag="dwc_otg_core_if.h::dwc_otg_set_param_dev_nperio_tx_fifo_size"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">int dwc_otg_set_param_dev_nperio_tx_fifo_size           </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top"><a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *&nbsp;</td>
          <td class="mdname" nowrap> <em>core_if</em>, </td>
        </tr>
        <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>int32_t&nbsp;</td>
          <td class="mdname" nowrap> <em>val</em></td>
        </tr>
        <tr>
          <td class="md"></td>
          <td class="md">)&nbsp;</td>
          <td class="md" colspan="2"></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Number of 4-byte words in the non-periodic Tx FIFO in device mode when dynamic FIFO sizing is enabled. 
<p>
16 to 32768 (default 1024) 
<p>
Definition at line <a class="el" href="dwc__otg__cil_8c-source.html#l05602">5602</a> of file <a class="el" href="dwc__otg__cil_8c-source.html">dwc_otg_cil.c</a>.    </td>
  </tr>
</table>
<a class="anchor" name="a94" doxytag="dwc_otg_core_if.h::dwc_otg_set_param_dev_perio_tx_fifo_size"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">int dwc_otg_set_param_dev_perio_tx_fifo_size           </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top"><a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *&nbsp;</td>
          <td class="mdname" nowrap> <em>core_if</em>, </td>
        </tr>
        <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>int32_t&nbsp;</td>
          <td class="mdname" nowrap> <em>val</em>, </td>
        </tr>
        <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>int&nbsp;</td>
          <td class="mdname" nowrap> <em>fifo_num</em></td>
        </tr>
        <tr>
          <td class="md"></td>
          <td class="md">)&nbsp;</td>
          <td class="md" colspan="2"></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Number of 4-byte words in each of the periodic Tx FIFOs in device mode when dynamic FIFO sizing is enabled. 
<p>
4 to 768 (default 256) 
<p>
Definition at line <a class="el" href="dwc__otg__cil_8c-source.html#l06085">6085</a> of file <a class="el" href="dwc__otg__cil_8c-source.html">dwc_otg_cil.c</a>.    </td>
  </tr>
</table>
<a class="anchor" name="a96" doxytag="dwc_otg_core_if.h::dwc_otg_set_param_host_rx_fifo_size"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">int dwc_otg_set_param_host_rx_fifo_size           </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top"><a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *&nbsp;</td>
          <td class="mdname" nowrap> <em>core_if</em>, </td>
        </tr>
        <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>int32_t&nbsp;</td>
          <td class="mdname" nowrap> <em>val</em></td>
        </tr>
        <tr>
          <td class="md"></td>
          <td class="md">)&nbsp;</td>
          <td class="md" colspan="2"></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Number of 4-byte words in the Rx FIFO in host mode when dynamic FIFO sizing is enabled. 
<p>
16 to 32768 (default 1024) 
<p>
Definition at line <a class="el" href="dwc__otg__cil_8c-source.html#l05635">5635</a> of file <a class="el" href="dwc__otg__cil_8c-source.html">dwc_otg_cil.c</a>.    </td>
  </tr>
</table>
<a class="anchor" name="a98" doxytag="dwc_otg_core_if.h::dwc_otg_set_param_host_nperio_tx_fifo_size"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">int dwc_otg_set_param_host_nperio_tx_fifo_size           </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top"><a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *&nbsp;</td>
          <td class="mdname" nowrap> <em>core_if</em>, </td>
        </tr>
        <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>int32_t&nbsp;</td>
          <td class="mdname" nowrap> <em>val</em></td>
        </tr>
        <tr>
          <td class="md"></td>
          <td class="md">)&nbsp;</td>
          <td class="md" colspan="2"></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Number of 4-byte words in the non-periodic Tx FIFO in host mode when Dynamic FIFO sizing is enabled in the core. 
<p>
16 to 32768 (default 1024) 
<p>
Definition at line <a class="el" href="dwc__otg__cil_8c-source.html#l05667">5667</a> of file <a class="el" href="dwc__otg__cil_8c-source.html">dwc_otg_cil.c</a>.    </td>
  </tr>
</table>
<a class="anchor" name="a100" doxytag="dwc_otg_core_if.h::dwc_otg_set_param_host_perio_tx_fifo_size"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">int dwc_otg_set_param_host_perio_tx_fifo_size           </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top"><a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *&nbsp;</td>
          <td class="mdname" nowrap> <em>core_if</em>, </td>
        </tr>
        <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>int32_t&nbsp;</td>
          <td class="mdname" nowrap> <em>val</em></td>
        </tr>
        <tr>
          <td class="md"></td>
          <td class="md">)&nbsp;</td>
          <td class="md" colspan="2"></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Number of 4-byte words in the host periodic Tx FIFO when dynamic FIFO sizing is enabled. 
<p>
16 to 32768 (default 1024) 
<p>
Definition at line <a class="el" href="dwc__otg__cil_8c-source.html#l05700">5700</a> of file <a class="el" href="dwc__otg__cil_8c-source.html">dwc_otg_cil.c</a>.    </td>
  </tr>
</table>
<a class="anchor" name="a102" doxytag="dwc_otg_core_if.h::dwc_otg_set_param_max_transfer_size"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">int dwc_otg_set_param_max_transfer_size           </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top"><a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *&nbsp;</td>
          <td class="mdname" nowrap> <em>core_if</em>, </td>
        </tr>
        <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>int32_t&nbsp;</td>
          <td class="mdname" nowrap> <em>val</em></td>
        </tr>
        <tr>
          <td class="md"></td>
          <td class="md">)&nbsp;</td>
          <td class="md" colspan="2"></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
The maximum transfer size supported in bytes. 
<p>
2047 to 65,535 (default 65,535) 
<p>
Definition at line <a class="el" href="dwc__otg__cil_8c-source.html#l05731">5731</a> of file <a class="el" href="dwc__otg__cil_8c-source.html">dwc_otg_cil.c</a>.    </td>
  </tr>
</table>
<a class="anchor" name="a104" doxytag="dwc_otg_core_if.h::dwc_otg_set_param_max_packet_count"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">int dwc_otg_set_param_max_packet_count           </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top"><a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *&nbsp;</td>
          <td class="mdname" nowrap> <em>core_if</em>, </td>
        </tr>
        <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>int32_t&nbsp;</td>
          <td class="mdname" nowrap> <em>val</em></td>
        </tr>
        <tr>
          <td class="md"></td>
          <td class="md">)&nbsp;</td>
          <td class="md" colspan="2"></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
The maximum number of packets in a transfer. 
<p>
15 to 511 (default 511) 
<p>
Definition at line <a class="el" href="dwc__otg__cil_8c-source.html#l05764">5764</a> of file <a class="el" href="dwc__otg__cil_8c-source.html">dwc_otg_cil.c</a>.    </td>
  </tr>
</table>
<a class="anchor" name="a106" doxytag="dwc_otg_core_if.h::dwc_otg_set_param_host_channels"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">int dwc_otg_set_param_host_channels           </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top"><a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *&nbsp;</td>
          <td class="mdname" nowrap> <em>core_if</em>, </td>
        </tr>
        <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>int32_t&nbsp;</td>
          <td class="mdname" nowrap> <em>val</em></td>
        </tr>
        <tr>
          <td class="md"></td>
          <td class="md">)&nbsp;</td>
          <td class="md" colspan="2"></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
The number of host channel registers to use. 
<p>
1 to 16 (default 12) Note: The FPGA configuration supports a maximum of 12 host channels. 
<p>
Definition at line <a class="el" href="dwc__otg__cil_8c-source.html#l05795">5795</a> of file <a class="el" href="dwc__otg__cil_8c-source.html">dwc_otg_cil.c</a>.    </td>
  </tr>
</table>
<a class="anchor" name="a108" doxytag="dwc_otg_core_if.h::dwc_otg_set_param_dev_endpoints"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">int dwc_otg_set_param_dev_endpoints           </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top"><a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *&nbsp;</td>
          <td class="mdname" nowrap> <em>core_if</em>, </td>
        </tr>
        <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>int32_t&nbsp;</td>
          <td class="mdname" nowrap> <em>val</em></td>
        </tr>
        <tr>
          <td class="md"></td>
          <td class="md">)&nbsp;</td>
          <td class="md" colspan="2"></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
The number of endpoints in addition to EP0 available for device mode operations. 
<p>
1 to 15 (default 6 IN and OUT) Note: The FPGA configuration supports a maximum of 6 IN and OUT endpoints in addition to EP0. 
<p>
Definition at line <a class="el" href="dwc__otg__cil_8c-source.html#l05825">5825</a> of file <a class="el" href="dwc__otg__cil_8c-source.html">dwc_otg_cil.c</a>.    </td>
  </tr>
</table>
<a class="anchor" name="a110" doxytag="dwc_otg_core_if.h::dwc_otg_set_param_phy_type"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">int dwc_otg_set_param_phy_type           </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top"><a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *&nbsp;</td>
          <td class="mdname" nowrap> <em>core_if</em>, </td>
        </tr>
        <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>int32_t&nbsp;</td>
          <td class="mdname" nowrap> <em>val</em></td>
        </tr>
        <tr>
          <td class="md"></td>
          <td class="md">)&nbsp;</td>
          <td class="md" colspan="2"></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Specifies the type of PHY interface to use. 
<p>
By default, the driver will automatically detect the phy_type.<p>
0 - Full Speed PHY 1 - UTMI+ (default) 2 - ULPI 
<p>
Definition at line <a class="el" href="dwc__otg__cil_8c-source.html#l05855">5855</a> of file <a class="el" href="dwc__otg__cil_8c-source.html">dwc_otg_cil.c</a>.    </td>
  </tr>
</table>
<a class="anchor" name="a112" doxytag="dwc_otg_core_if.h::dwc_otg_set_param_phy_utmi_width"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">int dwc_otg_set_param_phy_utmi_width           </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top"><a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *&nbsp;</td>
          <td class="mdname" nowrap> <em>core_if</em>, </td>
        </tr>
        <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>int32_t&nbsp;</td>
          <td class="mdname" nowrap> <em>val</em></td>
        </tr>
        <tr>
          <td class="md"></td>
          <td class="md">)&nbsp;</td>
          <td class="md" colspan="2"></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Specifies the UTMI+ Data Width. 
<p>
This parameter is applicable for a PHY_TYPE of UTMI+ or ULPI. (For a ULPI PHY_TYPE, this parameter indicates the data width between the MAC and the ULPI Wrapper.) Also, this parameter is applicable only if the OTG_HSPHY_WIDTH cC parameter was set to "8 and 16 bits", meaning that the core has been configured to work at either data path width.<p>
8 or 16 bits (default 16) 
<p>
Definition at line <a class="el" href="dwc__otg__cil_8c-source.html#l06005">6005</a> of file <a class="el" href="dwc__otg__cil_8c-source.html">dwc_otg_cil.c</a>.    </td>
  </tr>
</table>
<a class="anchor" name="a114" doxytag="dwc_otg_core_if.h::dwc_otg_set_param_phy_ulpi_ddr"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">int dwc_otg_set_param_phy_ulpi_ddr           </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top"><a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *&nbsp;</td>
          <td class="mdname" nowrap> <em>core_if</em>, </td>
        </tr>
        <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>int32_t&nbsp;</td>
          <td class="mdname" nowrap> <em>val</em></td>
        </tr>
        <tr>
          <td class="md"></td>
          <td class="md">)&nbsp;</td>
          <td class="md" colspan="2"></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Specifies whether the ULPI operates at double or single data rate. 
<p>
This parameter is only applicable if PHY_TYPE is ULPI.<p>
0 - single data rate ULPI interface with 8 bit wide data bus (default) 1 - double data rate ULPI interface with 4 bit wide data bus 
<p>
Definition at line <a class="el" href="dwc__otg__cil_8c-source.html#l05970">5970</a> of file <a class="el" href="dwc__otg__cil_8c-source.html">dwc_otg_cil.c</a>.    </td>
  </tr>
</table>
<a class="anchor" name="a118" doxytag="dwc_otg_core_if.h::dwc_otg_set_param_i2c_enable"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">int dwc_otg_set_param_i2c_enable           </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top"><a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *&nbsp;</td>
          <td class="mdname" nowrap> <em>core_if</em>, </td>
        </tr>
        <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>int32_t&nbsp;</td>
          <td class="mdname" nowrap> <em>val</em></td>
        </tr>
        <tr>
          <td class="md"></td>
          <td class="md">)&nbsp;</td>
          <td class="md" colspan="2"></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Specifies whether to use the I2Cinterface for full speed PHY. 
<p>
This parameter is only applicable if PHY_TYPE is FS. 0 - No (default) 1 - Yes 
<p>
Definition at line <a class="el" href="dwc__otg__cil_8c-source.html#l06056">6056</a> of file <a class="el" href="dwc__otg__cil_8c-source.html">dwc_otg_cil.c</a>.    </td>
  </tr>
</table>
<a class="anchor" name="a126" doxytag="dwc_otg_core_if.h::dwc_otg_set_param_dev_tx_fifo_size"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">int dwc_otg_set_param_dev_tx_fifo_size           </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top"><a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *&nbsp;</td>
          <td class="mdname" nowrap> <em>core_if</em>, </td>
        </tr>
        <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>int&nbsp;</td>
          <td class="mdname" nowrap> <em>fifo_num</em>, </td>
        </tr>
        <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>int32_t&nbsp;</td>
          <td class="mdname" nowrap> <em>val</em></td>
        </tr>
        <tr>
          <td class="md"></td>
          <td class="md">)&nbsp;</td>
          <td class="md" colspan="2"></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Number of 4-byte words in each of the Tx FIFOs in device mode when dynamic FIFO sizing is enabled. 
<p>
4 to 768 (default 256)     </td>
  </tr>
</table>
<a class="anchor" name="a158" doxytag="dwc_otg_core_if.h::dwc_otg_dump_dev_registers"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">void dwc_otg_dump_dev_registers           </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top"><a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *&nbsp;</td>
          <td class="mdname1" valign="top" nowrap> <em>core_if</em>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Dump core registers and SPRAM. 
<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>core_if</em>&nbsp;</td><td>Programming view of DWC_otg controller. </td></tr>
  </table>
</dl>

<p>
Definition at line <a class="el" href="dwc__otg__cil_8c-source.html#l04620">4620</a> of file <a class="el" href="dwc__otg__cil_8c-source.html">dwc_otg_cil.c</a>.    </td>
  </tr>
</table>
<a class="anchor" name="a159" doxytag="dwc_otg_core_if.h::dwc_otg_dump_spram"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">void dwc_otg_dump_spram           </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top"><a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *&nbsp;</td>
          <td class="mdname1" valign="top" nowrap> <em>core_if</em>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
This functions reads the SPRAM and prints its content. 
<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>core_if</em>&nbsp;</td><td>Programming view of DWC_otg controller. </td></tr>
  </table>
</dl>

<p>
Definition at line <a class="el" href="dwc__otg__cil_8c-source.html#l04756">4756</a> of file <a class="el" href="dwc__otg__cil_8c-source.html">dwc_otg_cil.c</a>.    </td>
  </tr>
</table>
<a class="anchor" name="a160" doxytag="dwc_otg_core_if.h::dwc_otg_dump_host_registers"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">void dwc_otg_dump_host_registers           </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top"><a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *&nbsp;</td>
          <td class="mdname1" valign="top" nowrap> <em>core_if</em>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
This function reads the host registers and prints them. 
<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>core_if</em>&nbsp;</td><td>Programming view of DWC_otg controller. </td></tr>
  </table>
</dl>

<p>
Definition at line <a class="el" href="dwc__otg__cil_8c-source.html#l04784">4784</a> of file <a class="el" href="dwc__otg__cil_8c-source.html">dwc_otg_cil.c</a>.    </td>
  </tr>
</table>
<a class="anchor" name="a161" doxytag="dwc_otg_core_if.h::dwc_otg_dump_global_registers"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">void dwc_otg_dump_global_registers           </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top"><a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *&nbsp;</td>
          <td class="mdname1" valign="top" nowrap> <em>core_if</em>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
This function reads the core global registers and prints them. 
<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>core_if</em>&nbsp;</td><td>Programming view of DWC_otg controller. </td></tr>
  </table>
</dl>

<p>
Definition at line <a class="el" href="dwc__otg__cil_8c-source.html#l04853">4853</a> of file <a class="el" href="dwc__otg__cil_8c-source.html">dwc_otg_cil.c</a>.    </td>
  </tr>
</table>
<a class="anchor" name="a166" doxytag="dwc_otg_core_if.h::dwc_otg_get_mode"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">uint32_t dwc_otg_get_mode           </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top"><a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *&nbsp;</td>
          <td class="mdname1" valign="top" nowrap> <em>core_if</em>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Get current mode. 
<p>
Returns 0 if in device mode, and 1 if in host mode. 
<p>
Definition at line <a class="el" href="dwc__otg__cil_8c-source.html#l06653">6653</a> of file <a class="el" href="dwc__otg__cil_8c-source.html">dwc_otg_cil.c</a>.    </td>
  </tr>
</table>
<hr size="1"><address style="align: right;"><small>Generated on Thu Oct 27 03:56:38 2011 for DesignWare USB 2.0 OTG Controller (DWC_otg) Device Driver by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img src="doxygen.png" alt="doxygen" align="middle" border="0"></a> 1.3.9.1 </small></address>
</body>
</html>
