

================================================================
== Vitis HLS Report for 'load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4'
================================================================
* Date:           Thu Oct 30 18:13:12 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      803|      803|  8.030 us|  8.030 us|  803|  803|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                       Loop Name                      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4  |      801|      801|         3|          1|          1|   800|       yes|
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.21>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%kw = alloca i32 1"   --->   Operation 6 'alloca' 'kw' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%kh = alloca i32 1"   --->   Operation 7 'alloca' 'kh' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 9 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%indvar_flatten16 = alloca i32 1"   --->   Operation 10 'alloca' 'indvar_flatten16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sext_ln180_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln180"   --->   Operation 11 'read' 'sext_ln180_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sext_ln180_cast = sext i62 %sext_ln180_read"   --->   Operation 12 'sext' 'sext_ln180_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_7_1_1, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_7_1_0, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_7_0_1, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_7_0_0, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_6_1_1, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_6_1_0, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_6_0_1, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_6_0_0, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 20 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_5_1_1, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 21 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_5_1_0, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 22 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_5_0_1, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 23 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_5_0_0, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 24 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_4_1_1, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 25 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_4_1_0, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 26 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_4_0_1, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 27 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_4_0_0, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 28 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_3_1_1, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 29 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_3_1_0, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 30 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_3_0_1, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 31 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_3_0_0, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 32 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_2_1_1, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 33 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_2_1_0, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 34 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_2_0_1, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 35 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_2_0_0, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 36 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_1_1_1, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 37 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_1_1_0, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 38 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_1_0_1, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 39 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_1_0_0, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 40 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_0_1_1, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 41 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_0_1_0, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 42 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_0_0_1, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 43 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_0_0_0, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 44 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem_w3, void @empty_131, i32 0, i32 0, void @empty_132, i32 0, i32 800, void @empty_137, void @empty_134, void @empty_132, i32 16, i32 16, i32 16, i32 16, void @empty_132, void @empty_132, i32 4294967295, i32 0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.42ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten16"   --->   Operation 46 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 47 [1/1] (0.42ns)   --->   "%store_ln0 = store i6 0, i6 %j"   --->   Operation 47 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 48 [1/1] (0.42ns)   --->   "%store_ln0 = store i6 0, i6 %indvar_flatten"   --->   Operation 48 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 49 [1/1] (0.42ns)   --->   "%store_ln0 = store i3 0, i3 %kh"   --->   Operation 49 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 50 [1/1] (0.42ns)   --->   "%store_ln0 = store i3 0, i3 %kw"   --->   Operation 50 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 51 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%indvar_flatten16_load = load i10 %indvar_flatten16" [src/srcnn.cpp:180]   --->   Operation 52 'load' 'indvar_flatten16_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.78ns)   --->   "%icmp_ln180 = icmp_eq  i10 %indvar_flatten16_load, i10 800" [src/srcnn.cpp:180]   --->   Operation 53 'icmp' 'icmp_ln180' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.78ns)   --->   "%add_ln180_1 = add i10 %indvar_flatten16_load, i10 1" [src/srcnn.cpp:180]   --->   Operation 54 'add' 'add_ln180_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln180 = br i1 %icmp_ln180, void %for.inc34, void %for.end39.exitStub" [src/srcnn.cpp:180]   --->   Operation 55 'br' 'br_ln180' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.42ns)   --->   "%store_ln182 = store i10 %add_ln180_1, i10 %indvar_flatten16" [src/srcnn.cpp:182]   --->   Operation 56 'store' 'store_ln182' <Predicate = (!icmp_ln180)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%kh_1 = load i3 %kh" [src/srcnn.cpp:181]   --->   Operation 57 'load' 'kh_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i6 %indvar_flatten" [src/srcnn.cpp:181]   --->   Operation 58 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%gmem_w3_addr = getelementptr i32 %gmem_w3, i64 %sext_ln180_cast" [src/srcnn.cpp:180]   --->   Operation 59 'getelementptr' 'gmem_w3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln181 = trunc i3 %kh_1" [src/srcnn.cpp:181]   --->   Operation 60 'trunc' 'trunc_ln181' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i2 @_ssdm_op_PartSelect.i2.i3.i32.i32, i3 %kh_1, i32 1, i32 2" [src/srcnn.cpp:181]   --->   Operation 61 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%kw_load = load i3 %kw" [src/srcnn.cpp:182]   --->   Operation 62 'load' 'kw_load' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%j_load = load i6 %j" [src/srcnn.cpp:180]   --->   Operation 63 'load' 'j_load' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.78ns)   --->   "%add_ln180 = add i6 %j_load, i6 1" [src/srcnn.cpp:180]   --->   Operation 64 'add' 'add_ln180' <Predicate = (!icmp_ln180)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.78ns)   --->   "%icmp_ln181 = icmp_eq  i6 %indvar_flatten_load, i6 25" [src/srcnn.cpp:181]   --->   Operation 65 'icmp' 'icmp_ln181' <Predicate = (!icmp_ln180)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.20ns)   --->   "%select_ln180 = select i1 %icmp_ln181, i3 0, i3 %kh_1" [src/srcnn.cpp:180]   --->   Operation 66 'select' 'select_ln180' <Predicate = (!icmp_ln180)> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.38ns)   --->   "%select_ln180_1 = select i1 %icmp_ln181, i6 %add_ln180, i6 %j_load" [src/srcnn.cpp:180]   --->   Operation 67 'select' 'select_ln180_1' <Predicate = (!icmp_ln180)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%trunc_ln180 = trunc i6 %select_ln180_1" [src/srcnn.cpp:180]   --->   Operation 68 'trunc' 'trunc_ln180' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln180_mid2_v = partselect i2 @_ssdm_op_PartSelect.i2.i6.i32.i32, i6 %select_ln180_1, i32 3, i32 4" [src/srcnn.cpp:180]   --->   Operation 69 'partselect' 'zext_ln180_mid2_v' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln184 = zext i2 %zext_ln180_mid2_v" [src/srcnn.cpp:184]   --->   Operation 70 'zext' 'zext_ln184' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %zext_ln180_mid2_v, i2 0" [src/srcnn.cpp:184]   --->   Operation 71 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln184_1 = zext i4 %tmp" [src/srcnn.cpp:184]   --->   Operation 72 'zext' 'zext_ln184_1' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.79ns)   --->   "%sub_ln184 = sub i5 %zext_ln184_1, i5 %zext_ln184" [src/srcnn.cpp:184]   --->   Operation 73 'sub' 'sub_ln184' <Predicate = (!icmp_ln180)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node add_ln184)   --->   "%sext_ln180_1 = sext i5 %sub_ln184" [src/srcnn.cpp:180]   --->   Operation 74 'sext' 'sext_ln180_1' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.28ns)   --->   "%xor_ln180 = xor i1 %icmp_ln181, i1 1" [src/srcnn.cpp:180]   --->   Operation 75 'xor' 'xor_ln180' <Predicate = (!icmp_ln180)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node select_ln181_1)   --->   "%and_ln180 = and i1 %trunc_ln181, i1 %xor_ln180" [src/srcnn.cpp:180]   --->   Operation 76 'and' 'and_ln180' <Predicate = (!icmp_ln180)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node add_ln184)   --->   "%select_ln180_2 = select i1 %icmp_ln181, i2 0, i2 %lshr_ln" [src/srcnn.cpp:180]   --->   Operation 77 'select' 'select_ln180_2' <Predicate = (!icmp_ln180)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.67ns)   --->   "%icmp_ln182 = icmp_eq  i3 %kw_load, i3 5" [src/srcnn.cpp:182]   --->   Operation 78 'icmp' 'icmp_ln182' <Predicate = (!icmp_ln180)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.28ns)   --->   "%and_ln180_1 = and i1 %icmp_ln182, i1 %xor_ln180" [src/srcnn.cpp:180]   --->   Operation 79 'and' 'and_ln180_1' <Predicate = (!icmp_ln180)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.67ns)   --->   "%add_ln181 = add i3 %select_ln180, i3 1" [src/srcnn.cpp:181]   --->   Operation 80 'add' 'add_ln181' <Predicate = (!icmp_ln180)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node select_ln181)   --->   "%or_ln181 = or i1 %and_ln180_1, i1 %icmp_ln181" [src/srcnn.cpp:181]   --->   Operation 81 'or' 'or_ln181' <Predicate = (!icmp_ln180)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln181 = select i1 %or_ln181, i3 0, i3 %kw_load" [src/srcnn.cpp:181]   --->   Operation 82 'select' 'select_ln181' <Predicate = (!icmp_ln180)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node select_ln181_1)   --->   "%trunc_ln181_1 = trunc i3 %add_ln181" [src/srcnn.cpp:181]   --->   Operation 83 'trunc' 'trunc_ln181_1' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln181_1 = select i1 %and_ln180_1, i1 %trunc_ln181_1, i1 %and_ln180" [src/srcnn.cpp:181]   --->   Operation 84 'select' 'select_ln181_1' <Predicate = (!icmp_ln180)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node add_ln184)   --->   "%lshr_ln181_mid1 = partselect i2 @_ssdm_op_PartSelect.i2.i3.i32.i32, i3 %add_ln181, i32 1, i32 2" [src/srcnn.cpp:181]   --->   Operation 85 'partselect' 'lshr_ln181_mid1' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node add_ln184)   --->   "%select_ln181_2 = select i1 %and_ln180_1, i2 %lshr_ln181_mid1, i2 %select_ln180_2" [src/srcnn.cpp:181]   --->   Operation 86 'select' 'select_ln181_2' <Predicate = (!icmp_ln180)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node add_ln184)   --->   "%zext_ln184_2 = zext i2 %select_ln181_2" [src/srcnn.cpp:184]   --->   Operation 87 'zext' 'zext_ln184_2' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln184 = add i6 %sext_ln180_1, i6 %zext_ln184_2" [src/srcnn.cpp:184]   --->   Operation 88 'add' 'add_ln184' <Predicate = (!icmp_ln180)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%shl_ln184 = shl i6 %add_ln184, i6 2" [src/srcnn.cpp:184]   --->   Operation 89 'shl' 'shl_ln184' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln184_1 = sub i6 %shl_ln184, i6 %add_ln184" [src/srcnn.cpp:184]   --->   Operation 90 'sub' 'sub_ln184_1' <Predicate = (!icmp_ln180)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 91 [1/1] (0.20ns)   --->   "%select_ln181_3 = select i1 %and_ln180_1, i3 %add_ln181, i3 %select_ln180" [src/srcnn.cpp:181]   --->   Operation 91 'select' 'select_ln181_3' <Predicate = (!icmp_ln180)> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%trunc_ln182 = trunc i3 %select_ln181" [src/srcnn.cpp:182]   --->   Operation 92 'trunc' 'trunc_ln182' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i2 @_ssdm_op_PartSelect.i2.i3.i32.i32, i3 %select_ln181, i32 1, i32 2" [src/srcnn.cpp:182]   --->   Operation 93 'partselect' 'lshr_ln1' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln184_3 = zext i2 %lshr_ln1" [src/srcnn.cpp:184]   --->   Operation 94 'zext' 'zext_ln184_3' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.76ns) (root node of TernaryAdder)   --->   "%add_ln184_1 = add i6 %sub_ln184_1, i6 %zext_ln184_3" [src/srcnn.cpp:184]   --->   Operation 95 'add' 'add_ln184_1' <Predicate = (!icmp_ln180)> <Delay = 0.76> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 96 [1/1] (7.30ns)   --->   "%gmem_w3_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_w3_addr" [src/srcnn.cpp:184]   --->   Operation 96 'read' 'gmem_w3_addr_read' <Predicate = (!icmp_ln180)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 97 [1/1] (0.73ns)   --->   "%switch_ln184 = switch i3 %trunc_ln180, void %arrayidx3062.case.7, i3 0, void %arrayidx3062.case.0, i3 1, void %arrayidx3062.case.1, i3 2, void %arrayidx3062.case.2, i3 3, void %arrayidx3062.case.3, i3 4, void %arrayidx3062.case.4, i3 5, void %arrayidx3062.case.5, i3 6, void %arrayidx3062.case.6" [src/srcnn.cpp:184]   --->   Operation 97 'switch' 'switch_ln184' <Predicate = (!icmp_ln180)> <Delay = 0.73>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln184 = br i1 %select_ln181_1, void %arrayidx3062.case.075, void %arrayidx3062.case.176" [src/srcnn.cpp:184]   --->   Operation 98 'br' 'br_ln184' <Predicate = (!icmp_ln180 & trunc_ln180 == 6)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln184 = br i1 %trunc_ln182, void %arrayidx3062.case.079, void %arrayidx3062.case.180" [src/srcnn.cpp:184]   --->   Operation 99 'br' 'br_ln184' <Predicate = (!icmp_ln180 & trunc_ln180 == 6 & !select_ln181_1)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln184 = br void %arrayidx3062.exit74" [src/srcnn.cpp:184]   --->   Operation 100 'br' 'br_ln184' <Predicate = (!icmp_ln180 & trunc_ln180 == 6 & !select_ln181_1)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln184 = br i1 %trunc_ln182, void %arrayidx3062.case.083, void %arrayidx3062.case.184" [src/srcnn.cpp:184]   --->   Operation 101 'br' 'br_ln184' <Predicate = (!icmp_ln180 & trunc_ln180 == 6 & select_ln181_1)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln184 = br void %arrayidx3062.exit74" [src/srcnn.cpp:184]   --->   Operation 102 'br' 'br_ln184' <Predicate = (!icmp_ln180 & trunc_ln180 == 6 & select_ln181_1)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln184 = br void %arrayidx3062.exit" [src/srcnn.cpp:184]   --->   Operation 103 'br' 'br_ln184' <Predicate = (!icmp_ln180 & trunc_ln180 == 6)> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln184 = br i1 %select_ln181_1, void %arrayidx3062.case.063, void %arrayidx3062.case.164" [src/srcnn.cpp:184]   --->   Operation 104 'br' 'br_ln184' <Predicate = (!icmp_ln180 & trunc_ln180 == 5)> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln184 = br i1 %trunc_ln182, void %arrayidx3062.case.067, void %arrayidx3062.case.168" [src/srcnn.cpp:184]   --->   Operation 105 'br' 'br_ln184' <Predicate = (!icmp_ln180 & trunc_ln180 == 5 & !select_ln181_1)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln184 = br void %arrayidx3062.exit62" [src/srcnn.cpp:184]   --->   Operation 106 'br' 'br_ln184' <Predicate = (!icmp_ln180 & trunc_ln180 == 5 & !select_ln181_1)> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln184 = br i1 %trunc_ln182, void %arrayidx3062.case.071, void %arrayidx3062.case.172" [src/srcnn.cpp:184]   --->   Operation 107 'br' 'br_ln184' <Predicate = (!icmp_ln180 & trunc_ln180 == 5 & select_ln181_1)> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln184 = br void %arrayidx3062.exit62" [src/srcnn.cpp:184]   --->   Operation 108 'br' 'br_ln184' <Predicate = (!icmp_ln180 & trunc_ln180 == 5 & select_ln181_1)> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln184 = br void %arrayidx3062.exit" [src/srcnn.cpp:184]   --->   Operation 109 'br' 'br_ln184' <Predicate = (!icmp_ln180 & trunc_ln180 == 5)> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%br_ln184 = br i1 %select_ln181_1, void %arrayidx3062.case.051, void %arrayidx3062.case.152" [src/srcnn.cpp:184]   --->   Operation 110 'br' 'br_ln184' <Predicate = (!icmp_ln180 & trunc_ln180 == 4)> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln184 = br i1 %trunc_ln182, void %arrayidx3062.case.055, void %arrayidx3062.case.156" [src/srcnn.cpp:184]   --->   Operation 111 'br' 'br_ln184' <Predicate = (!icmp_ln180 & trunc_ln180 == 4 & !select_ln181_1)> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln184 = br void %arrayidx3062.exit50" [src/srcnn.cpp:184]   --->   Operation 112 'br' 'br_ln184' <Predicate = (!icmp_ln180 & trunc_ln180 == 4 & !select_ln181_1)> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln184 = br i1 %trunc_ln182, void %arrayidx3062.case.059, void %arrayidx3062.case.160" [src/srcnn.cpp:184]   --->   Operation 113 'br' 'br_ln184' <Predicate = (!icmp_ln180 & trunc_ln180 == 4 & select_ln181_1)> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%br_ln184 = br void %arrayidx3062.exit50" [src/srcnn.cpp:184]   --->   Operation 114 'br' 'br_ln184' <Predicate = (!icmp_ln180 & trunc_ln180 == 4 & select_ln181_1)> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln184 = br void %arrayidx3062.exit" [src/srcnn.cpp:184]   --->   Operation 115 'br' 'br_ln184' <Predicate = (!icmp_ln180 & trunc_ln180 == 4)> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%br_ln184 = br i1 %select_ln181_1, void %arrayidx3062.case.039, void %arrayidx3062.case.140" [src/srcnn.cpp:184]   --->   Operation 116 'br' 'br_ln184' <Predicate = (!icmp_ln180 & trunc_ln180 == 3)> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln184 = br i1 %trunc_ln182, void %arrayidx3062.case.043, void %arrayidx3062.case.144" [src/srcnn.cpp:184]   --->   Operation 117 'br' 'br_ln184' <Predicate = (!icmp_ln180 & trunc_ln180 == 3 & !select_ln181_1)> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln184 = br void %arrayidx3062.exit38" [src/srcnn.cpp:184]   --->   Operation 118 'br' 'br_ln184' <Predicate = (!icmp_ln180 & trunc_ln180 == 3 & !select_ln181_1)> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%br_ln184 = br i1 %trunc_ln182, void %arrayidx3062.case.047, void %arrayidx3062.case.148" [src/srcnn.cpp:184]   --->   Operation 119 'br' 'br_ln184' <Predicate = (!icmp_ln180 & trunc_ln180 == 3 & select_ln181_1)> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%br_ln184 = br void %arrayidx3062.exit38" [src/srcnn.cpp:184]   --->   Operation 120 'br' 'br_ln184' <Predicate = (!icmp_ln180 & trunc_ln180 == 3 & select_ln181_1)> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%br_ln184 = br void %arrayidx3062.exit" [src/srcnn.cpp:184]   --->   Operation 121 'br' 'br_ln184' <Predicate = (!icmp_ln180 & trunc_ln180 == 3)> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%br_ln184 = br i1 %select_ln181_1, void %arrayidx3062.case.027, void %arrayidx3062.case.128" [src/srcnn.cpp:184]   --->   Operation 122 'br' 'br_ln184' <Predicate = (!icmp_ln180 & trunc_ln180 == 2)> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln184 = br i1 %trunc_ln182, void %arrayidx3062.case.031, void %arrayidx3062.case.132" [src/srcnn.cpp:184]   --->   Operation 123 'br' 'br_ln184' <Predicate = (!icmp_ln180 & trunc_ln180 == 2 & !select_ln181_1)> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%br_ln184 = br void %arrayidx3062.exit26" [src/srcnn.cpp:184]   --->   Operation 124 'br' 'br_ln184' <Predicate = (!icmp_ln180 & trunc_ln180 == 2 & !select_ln181_1)> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%br_ln184 = br i1 %trunc_ln182, void %arrayidx3062.case.035, void %arrayidx3062.case.136" [src/srcnn.cpp:184]   --->   Operation 125 'br' 'br_ln184' <Predicate = (!icmp_ln180 & trunc_ln180 == 2 & select_ln181_1)> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%br_ln184 = br void %arrayidx3062.exit26" [src/srcnn.cpp:184]   --->   Operation 126 'br' 'br_ln184' <Predicate = (!icmp_ln180 & trunc_ln180 == 2 & select_ln181_1)> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%br_ln184 = br void %arrayidx3062.exit" [src/srcnn.cpp:184]   --->   Operation 127 'br' 'br_ln184' <Predicate = (!icmp_ln180 & trunc_ln180 == 2)> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%br_ln184 = br i1 %select_ln181_1, void %arrayidx3062.case.015, void %arrayidx3062.case.116" [src/srcnn.cpp:184]   --->   Operation 128 'br' 'br_ln184' <Predicate = (!icmp_ln180 & trunc_ln180 == 1)> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%br_ln184 = br i1 %trunc_ln182, void %arrayidx3062.case.019, void %arrayidx3062.case.120" [src/srcnn.cpp:184]   --->   Operation 129 'br' 'br_ln184' <Predicate = (!icmp_ln180 & trunc_ln180 == 1 & !select_ln181_1)> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%br_ln184 = br void %arrayidx3062.exit14" [src/srcnn.cpp:184]   --->   Operation 130 'br' 'br_ln184' <Predicate = (!icmp_ln180 & trunc_ln180 == 1 & !select_ln181_1)> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%br_ln184 = br i1 %trunc_ln182, void %arrayidx3062.case.023, void %arrayidx3062.case.124" [src/srcnn.cpp:184]   --->   Operation 131 'br' 'br_ln184' <Predicate = (!icmp_ln180 & trunc_ln180 == 1 & select_ln181_1)> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%br_ln184 = br void %arrayidx3062.exit14" [src/srcnn.cpp:184]   --->   Operation 132 'br' 'br_ln184' <Predicate = (!icmp_ln180 & trunc_ln180 == 1 & select_ln181_1)> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%br_ln184 = br void %arrayidx3062.exit" [src/srcnn.cpp:184]   --->   Operation 133 'br' 'br_ln184' <Predicate = (!icmp_ln180 & trunc_ln180 == 1)> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%br_ln184 = br i1 %select_ln181_1, void %arrayidx3062.case.03, void %arrayidx3062.case.14" [src/srcnn.cpp:184]   --->   Operation 134 'br' 'br_ln184' <Predicate = (!icmp_ln180 & trunc_ln180 == 0)> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%br_ln184 = br i1 %trunc_ln182, void %arrayidx3062.case.07, void %arrayidx3062.case.18" [src/srcnn.cpp:184]   --->   Operation 135 'br' 'br_ln184' <Predicate = (!icmp_ln180 & trunc_ln180 == 0 & !select_ln181_1)> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%br_ln184 = br void %arrayidx3062.exit2" [src/srcnn.cpp:184]   --->   Operation 136 'br' 'br_ln184' <Predicate = (!icmp_ln180 & trunc_ln180 == 0 & !select_ln181_1)> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%br_ln184 = br i1 %trunc_ln182, void %arrayidx3062.case.011, void %arrayidx3062.case.112" [src/srcnn.cpp:184]   --->   Operation 137 'br' 'br_ln184' <Predicate = (!icmp_ln180 & trunc_ln180 == 0 & select_ln181_1)> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%br_ln184 = br void %arrayidx3062.exit2" [src/srcnn.cpp:184]   --->   Operation 138 'br' 'br_ln184' <Predicate = (!icmp_ln180 & trunc_ln180 == 0 & select_ln181_1)> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%br_ln184 = br void %arrayidx3062.exit" [src/srcnn.cpp:184]   --->   Operation 139 'br' 'br_ln184' <Predicate = (!icmp_ln180 & trunc_ln180 == 0)> <Delay = 0.00>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%br_ln184 = br i1 %select_ln181_1, void %arrayidx3062.case.087, void %arrayidx3062.case.188" [src/srcnn.cpp:184]   --->   Operation 140 'br' 'br_ln184' <Predicate = (!icmp_ln180 & trunc_ln180 == 7)> <Delay = 0.00>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "%br_ln184 = br i1 %trunc_ln182, void %arrayidx3062.case.091, void %arrayidx3062.case.192" [src/srcnn.cpp:184]   --->   Operation 141 'br' 'br_ln184' <Predicate = (!icmp_ln180 & trunc_ln180 == 7 & !select_ln181_1)> <Delay = 0.00>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "%br_ln184 = br void %arrayidx3062.exit86" [src/srcnn.cpp:184]   --->   Operation 142 'br' 'br_ln184' <Predicate = (!icmp_ln180 & trunc_ln180 == 7 & !select_ln181_1)> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "%br_ln184 = br i1 %trunc_ln182, void %arrayidx3062.case.095, void %arrayidx3062.case.196" [src/srcnn.cpp:184]   --->   Operation 143 'br' 'br_ln184' <Predicate = (!icmp_ln180 & trunc_ln180 == 7 & select_ln181_1)> <Delay = 0.00>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "%br_ln184 = br void %arrayidx3062.exit86" [src/srcnn.cpp:184]   --->   Operation 144 'br' 'br_ln184' <Predicate = (!icmp_ln180 & trunc_ln180 == 7 & select_ln181_1)> <Delay = 0.00>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "%br_ln184 = br void %arrayidx3062.exit" [src/srcnn.cpp:184]   --->   Operation 145 'br' 'br_ln184' <Predicate = (!icmp_ln180 & trunc_ln180 == 7)> <Delay = 0.00>
ST_2 : Operation 146 [1/1] (0.67ns)   --->   "%add_ln182 = add i3 %select_ln181, i3 1" [src/srcnn.cpp:182]   --->   Operation 146 'add' 'add_ln182' <Predicate = (!icmp_ln180)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 147 [1/1] (0.78ns)   --->   "%add_ln181_1 = add i6 %indvar_flatten_load, i6 1" [src/srcnn.cpp:181]   --->   Operation 147 'add' 'add_ln181_1' <Predicate = (!icmp_ln180)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 148 [1/1] (0.38ns)   --->   "%select_ln181_4 = select i1 %icmp_ln181, i6 1, i6 %add_ln181_1" [src/srcnn.cpp:181]   --->   Operation 148 'select' 'select_ln181_4' <Predicate = (!icmp_ln180)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 149 [1/1] (0.42ns)   --->   "%store_ln182 = store i6 %select_ln180_1, i6 %j" [src/srcnn.cpp:182]   --->   Operation 149 'store' 'store_ln182' <Predicate = (!icmp_ln180)> <Delay = 0.42>
ST_2 : Operation 150 [1/1] (0.42ns)   --->   "%store_ln182 = store i6 %select_ln181_4, i6 %indvar_flatten" [src/srcnn.cpp:182]   --->   Operation 150 'store' 'store_ln182' <Predicate = (!icmp_ln180)> <Delay = 0.42>
ST_2 : Operation 151 [1/1] (0.42ns)   --->   "%store_ln182 = store i3 %select_ln181_3, i3 %kh" [src/srcnn.cpp:182]   --->   Operation 151 'store' 'store_ln182' <Predicate = (!icmp_ln180)> <Delay = 0.42>
ST_2 : Operation 152 [1/1] (0.42ns)   --->   "%store_ln182 = store i3 %add_ln182, i3 %kw" [src/srcnn.cpp:182]   --->   Operation 152 'store' 'store_ln182' <Predicate = (!icmp_ln180)> <Delay = 0.42>
ST_2 : Operation 153 [1/1] (0.00ns)   --->   "%br_ln182 = br void %for.inc" [src/srcnn.cpp:182]   --->   Operation 153 'br' 'br_ln182' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_2 : Operation 257 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 257 'ret' 'ret_ln0' <Predicate = (icmp_ln180)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.23>
ST_3 : Operation 154 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_str"   --->   Operation 154 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 155 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 800, i64 800, i64 800"   --->   Operation 155 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 156 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_181_3_VITIS_LOOP_182_4_str"   --->   Operation 156 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 157 [1/1] (0.00ns)   --->   "%specpipeline_ln183 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_132" [src/srcnn.cpp:183]   --->   Operation 157 'specpipeline' 'specpipeline_ln183' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 158 [1/1] (0.00ns)   --->   "%specloopname_ln182 = specloopname void @_ssdm_op_SpecLoopName, void @empty_158" [src/srcnn.cpp:182]   --->   Operation 158 'specloopname' 'specloopname_ln182' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 159 [1/1] (0.00ns)   --->   "%zext_ln184_4 = zext i6 %add_ln184_1" [src/srcnn.cpp:184]   --->   Operation 159 'zext' 'zext_ln184_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 160 [1/1] (0.00ns)   --->   "%conv3_weights_local_0_0_0_addr = getelementptr i32 %conv3_weights_local_0_0_0, i64 0, i64 %zext_ln184_4" [src/srcnn.cpp:184]   --->   Operation 160 'getelementptr' 'conv3_weights_local_0_0_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 161 [1/1] (0.00ns)   --->   "%conv3_weights_local_0_0_1_addr = getelementptr i32 %conv3_weights_local_0_0_1, i64 0, i64 %zext_ln184_4" [src/srcnn.cpp:184]   --->   Operation 161 'getelementptr' 'conv3_weights_local_0_0_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 162 [1/1] (0.00ns)   --->   "%conv3_weights_local_0_1_0_addr = getelementptr i32 %conv3_weights_local_0_1_0, i64 0, i64 %zext_ln184_4" [src/srcnn.cpp:184]   --->   Operation 162 'getelementptr' 'conv3_weights_local_0_1_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 163 [1/1] (0.00ns)   --->   "%conv3_weights_local_0_1_1_addr = getelementptr i32 %conv3_weights_local_0_1_1, i64 0, i64 %zext_ln184_4" [src/srcnn.cpp:184]   --->   Operation 163 'getelementptr' 'conv3_weights_local_0_1_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 164 [1/1] (0.00ns)   --->   "%conv3_weights_local_1_0_0_addr = getelementptr i32 %conv3_weights_local_1_0_0, i64 0, i64 %zext_ln184_4" [src/srcnn.cpp:184]   --->   Operation 164 'getelementptr' 'conv3_weights_local_1_0_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 165 [1/1] (0.00ns)   --->   "%conv3_weights_local_1_0_1_addr = getelementptr i32 %conv3_weights_local_1_0_1, i64 0, i64 %zext_ln184_4" [src/srcnn.cpp:184]   --->   Operation 165 'getelementptr' 'conv3_weights_local_1_0_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 166 [1/1] (0.00ns)   --->   "%conv3_weights_local_1_1_0_addr = getelementptr i32 %conv3_weights_local_1_1_0, i64 0, i64 %zext_ln184_4" [src/srcnn.cpp:184]   --->   Operation 166 'getelementptr' 'conv3_weights_local_1_1_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 167 [1/1] (0.00ns)   --->   "%conv3_weights_local_1_1_1_addr = getelementptr i32 %conv3_weights_local_1_1_1, i64 0, i64 %zext_ln184_4" [src/srcnn.cpp:184]   --->   Operation 167 'getelementptr' 'conv3_weights_local_1_1_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 168 [1/1] (0.00ns)   --->   "%conv3_weights_local_2_0_0_addr = getelementptr i32 %conv3_weights_local_2_0_0, i64 0, i64 %zext_ln184_4" [src/srcnn.cpp:184]   --->   Operation 168 'getelementptr' 'conv3_weights_local_2_0_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 169 [1/1] (0.00ns)   --->   "%conv3_weights_local_2_0_1_addr = getelementptr i32 %conv3_weights_local_2_0_1, i64 0, i64 %zext_ln184_4" [src/srcnn.cpp:184]   --->   Operation 169 'getelementptr' 'conv3_weights_local_2_0_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 170 [1/1] (0.00ns)   --->   "%conv3_weights_local_2_1_0_addr = getelementptr i32 %conv3_weights_local_2_1_0, i64 0, i64 %zext_ln184_4" [src/srcnn.cpp:184]   --->   Operation 170 'getelementptr' 'conv3_weights_local_2_1_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 171 [1/1] (0.00ns)   --->   "%conv3_weights_local_2_1_1_addr = getelementptr i32 %conv3_weights_local_2_1_1, i64 0, i64 %zext_ln184_4" [src/srcnn.cpp:184]   --->   Operation 171 'getelementptr' 'conv3_weights_local_2_1_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 172 [1/1] (0.00ns)   --->   "%conv3_weights_local_3_0_0_addr = getelementptr i32 %conv3_weights_local_3_0_0, i64 0, i64 %zext_ln184_4" [src/srcnn.cpp:184]   --->   Operation 172 'getelementptr' 'conv3_weights_local_3_0_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 173 [1/1] (0.00ns)   --->   "%conv3_weights_local_3_0_1_addr = getelementptr i32 %conv3_weights_local_3_0_1, i64 0, i64 %zext_ln184_4" [src/srcnn.cpp:184]   --->   Operation 173 'getelementptr' 'conv3_weights_local_3_0_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 174 [1/1] (0.00ns)   --->   "%conv3_weights_local_3_1_0_addr = getelementptr i32 %conv3_weights_local_3_1_0, i64 0, i64 %zext_ln184_4" [src/srcnn.cpp:184]   --->   Operation 174 'getelementptr' 'conv3_weights_local_3_1_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 175 [1/1] (0.00ns)   --->   "%conv3_weights_local_3_1_1_addr = getelementptr i32 %conv3_weights_local_3_1_1, i64 0, i64 %zext_ln184_4" [src/srcnn.cpp:184]   --->   Operation 175 'getelementptr' 'conv3_weights_local_3_1_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 176 [1/1] (0.00ns)   --->   "%conv3_weights_local_4_0_0_addr = getelementptr i32 %conv3_weights_local_4_0_0, i64 0, i64 %zext_ln184_4" [src/srcnn.cpp:184]   --->   Operation 176 'getelementptr' 'conv3_weights_local_4_0_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 177 [1/1] (0.00ns)   --->   "%conv3_weights_local_4_0_1_addr = getelementptr i32 %conv3_weights_local_4_0_1, i64 0, i64 %zext_ln184_4" [src/srcnn.cpp:184]   --->   Operation 177 'getelementptr' 'conv3_weights_local_4_0_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 178 [1/1] (0.00ns)   --->   "%conv3_weights_local_4_1_0_addr = getelementptr i32 %conv3_weights_local_4_1_0, i64 0, i64 %zext_ln184_4" [src/srcnn.cpp:184]   --->   Operation 178 'getelementptr' 'conv3_weights_local_4_1_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 179 [1/1] (0.00ns)   --->   "%conv3_weights_local_4_1_1_addr = getelementptr i32 %conv3_weights_local_4_1_1, i64 0, i64 %zext_ln184_4" [src/srcnn.cpp:184]   --->   Operation 179 'getelementptr' 'conv3_weights_local_4_1_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 180 [1/1] (0.00ns)   --->   "%conv3_weights_local_5_0_0_addr = getelementptr i32 %conv3_weights_local_5_0_0, i64 0, i64 %zext_ln184_4" [src/srcnn.cpp:184]   --->   Operation 180 'getelementptr' 'conv3_weights_local_5_0_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 181 [1/1] (0.00ns)   --->   "%conv3_weights_local_5_0_1_addr = getelementptr i32 %conv3_weights_local_5_0_1, i64 0, i64 %zext_ln184_4" [src/srcnn.cpp:184]   --->   Operation 181 'getelementptr' 'conv3_weights_local_5_0_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 182 [1/1] (0.00ns)   --->   "%conv3_weights_local_5_1_0_addr = getelementptr i32 %conv3_weights_local_5_1_0, i64 0, i64 %zext_ln184_4" [src/srcnn.cpp:184]   --->   Operation 182 'getelementptr' 'conv3_weights_local_5_1_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 183 [1/1] (0.00ns)   --->   "%conv3_weights_local_5_1_1_addr = getelementptr i32 %conv3_weights_local_5_1_1, i64 0, i64 %zext_ln184_4" [src/srcnn.cpp:184]   --->   Operation 183 'getelementptr' 'conv3_weights_local_5_1_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 184 [1/1] (0.00ns)   --->   "%conv3_weights_local_6_0_0_addr = getelementptr i32 %conv3_weights_local_6_0_0, i64 0, i64 %zext_ln184_4" [src/srcnn.cpp:184]   --->   Operation 184 'getelementptr' 'conv3_weights_local_6_0_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 185 [1/1] (0.00ns)   --->   "%conv3_weights_local_6_0_1_addr = getelementptr i32 %conv3_weights_local_6_0_1, i64 0, i64 %zext_ln184_4" [src/srcnn.cpp:184]   --->   Operation 185 'getelementptr' 'conv3_weights_local_6_0_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 186 [1/1] (0.00ns)   --->   "%conv3_weights_local_6_1_0_addr = getelementptr i32 %conv3_weights_local_6_1_0, i64 0, i64 %zext_ln184_4" [src/srcnn.cpp:184]   --->   Operation 186 'getelementptr' 'conv3_weights_local_6_1_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 187 [1/1] (0.00ns)   --->   "%conv3_weights_local_6_1_1_addr = getelementptr i32 %conv3_weights_local_6_1_1, i64 0, i64 %zext_ln184_4" [src/srcnn.cpp:184]   --->   Operation 187 'getelementptr' 'conv3_weights_local_6_1_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 188 [1/1] (0.00ns)   --->   "%conv3_weights_local_7_0_0_addr = getelementptr i32 %conv3_weights_local_7_0_0, i64 0, i64 %zext_ln184_4" [src/srcnn.cpp:184]   --->   Operation 188 'getelementptr' 'conv3_weights_local_7_0_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 189 [1/1] (0.00ns)   --->   "%conv3_weights_local_7_0_1_addr = getelementptr i32 %conv3_weights_local_7_0_1, i64 0, i64 %zext_ln184_4" [src/srcnn.cpp:184]   --->   Operation 189 'getelementptr' 'conv3_weights_local_7_0_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 190 [1/1] (0.00ns)   --->   "%conv3_weights_local_7_1_0_addr = getelementptr i32 %conv3_weights_local_7_1_0, i64 0, i64 %zext_ln184_4" [src/srcnn.cpp:184]   --->   Operation 190 'getelementptr' 'conv3_weights_local_7_1_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 191 [1/1] (0.00ns)   --->   "%conv3_weights_local_7_1_1_addr = getelementptr i32 %conv3_weights_local_7_1_1, i64 0, i64 %zext_ln184_4" [src/srcnn.cpp:184]   --->   Operation 191 'getelementptr' 'conv3_weights_local_7_1_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 192 [1/1] (0.00ns)   --->   "%bitcast_ln184 = bitcast i32 %gmem_w3_addr_read" [src/srcnn.cpp:184]   --->   Operation 192 'bitcast' 'bitcast_ln184' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 193 [1/1] (1.23ns)   --->   "%store_ln184 = store i32 %bitcast_ln184, i6 %conv3_weights_local_6_0_0_addr" [src/srcnn.cpp:184]   --->   Operation 193 'store' 'store_ln184' <Predicate = (trunc_ln180 == 6 & !select_ln181_1 & !trunc_ln182)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 194 [1/1] (0.00ns)   --->   "%br_ln184 = br void %arrayidx3062.exit78" [src/srcnn.cpp:184]   --->   Operation 194 'br' 'br_ln184' <Predicate = (trunc_ln180 == 6 & !select_ln181_1 & !trunc_ln182)> <Delay = 0.00>
ST_3 : Operation 195 [1/1] (1.23ns)   --->   "%store_ln184 = store i32 %bitcast_ln184, i6 %conv3_weights_local_6_0_1_addr" [src/srcnn.cpp:184]   --->   Operation 195 'store' 'store_ln184' <Predicate = (trunc_ln180 == 6 & !select_ln181_1 & trunc_ln182)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 196 [1/1] (0.00ns)   --->   "%br_ln184 = br void %arrayidx3062.exit78" [src/srcnn.cpp:184]   --->   Operation 196 'br' 'br_ln184' <Predicate = (trunc_ln180 == 6 & !select_ln181_1 & trunc_ln182)> <Delay = 0.00>
ST_3 : Operation 197 [1/1] (1.23ns)   --->   "%store_ln184 = store i32 %bitcast_ln184, i6 %conv3_weights_local_6_1_0_addr" [src/srcnn.cpp:184]   --->   Operation 197 'store' 'store_ln184' <Predicate = (trunc_ln180 == 6 & select_ln181_1 & !trunc_ln182)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 198 [1/1] (0.00ns)   --->   "%br_ln184 = br void %arrayidx3062.exit82" [src/srcnn.cpp:184]   --->   Operation 198 'br' 'br_ln184' <Predicate = (trunc_ln180 == 6 & select_ln181_1 & !trunc_ln182)> <Delay = 0.00>
ST_3 : Operation 199 [1/1] (1.23ns)   --->   "%store_ln184 = store i32 %bitcast_ln184, i6 %conv3_weights_local_6_1_1_addr" [src/srcnn.cpp:184]   --->   Operation 199 'store' 'store_ln184' <Predicate = (trunc_ln180 == 6 & select_ln181_1 & trunc_ln182)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 200 [1/1] (0.00ns)   --->   "%br_ln184 = br void %arrayidx3062.exit82" [src/srcnn.cpp:184]   --->   Operation 200 'br' 'br_ln184' <Predicate = (trunc_ln180 == 6 & select_ln181_1 & trunc_ln182)> <Delay = 0.00>
ST_3 : Operation 201 [1/1] (1.23ns)   --->   "%store_ln184 = store i32 %bitcast_ln184, i6 %conv3_weights_local_5_0_0_addr" [src/srcnn.cpp:184]   --->   Operation 201 'store' 'store_ln184' <Predicate = (trunc_ln180 == 5 & !select_ln181_1 & !trunc_ln182)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 202 [1/1] (0.00ns)   --->   "%br_ln184 = br void %arrayidx3062.exit66" [src/srcnn.cpp:184]   --->   Operation 202 'br' 'br_ln184' <Predicate = (trunc_ln180 == 5 & !select_ln181_1 & !trunc_ln182)> <Delay = 0.00>
ST_3 : Operation 203 [1/1] (1.23ns)   --->   "%store_ln184 = store i32 %bitcast_ln184, i6 %conv3_weights_local_5_0_1_addr" [src/srcnn.cpp:184]   --->   Operation 203 'store' 'store_ln184' <Predicate = (trunc_ln180 == 5 & !select_ln181_1 & trunc_ln182)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 204 [1/1] (0.00ns)   --->   "%br_ln184 = br void %arrayidx3062.exit66" [src/srcnn.cpp:184]   --->   Operation 204 'br' 'br_ln184' <Predicate = (trunc_ln180 == 5 & !select_ln181_1 & trunc_ln182)> <Delay = 0.00>
ST_3 : Operation 205 [1/1] (1.23ns)   --->   "%store_ln184 = store i32 %bitcast_ln184, i6 %conv3_weights_local_5_1_0_addr" [src/srcnn.cpp:184]   --->   Operation 205 'store' 'store_ln184' <Predicate = (trunc_ln180 == 5 & select_ln181_1 & !trunc_ln182)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 206 [1/1] (0.00ns)   --->   "%br_ln184 = br void %arrayidx3062.exit70" [src/srcnn.cpp:184]   --->   Operation 206 'br' 'br_ln184' <Predicate = (trunc_ln180 == 5 & select_ln181_1 & !trunc_ln182)> <Delay = 0.00>
ST_3 : Operation 207 [1/1] (1.23ns)   --->   "%store_ln184 = store i32 %bitcast_ln184, i6 %conv3_weights_local_5_1_1_addr" [src/srcnn.cpp:184]   --->   Operation 207 'store' 'store_ln184' <Predicate = (trunc_ln180 == 5 & select_ln181_1 & trunc_ln182)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 208 [1/1] (0.00ns)   --->   "%br_ln184 = br void %arrayidx3062.exit70" [src/srcnn.cpp:184]   --->   Operation 208 'br' 'br_ln184' <Predicate = (trunc_ln180 == 5 & select_ln181_1 & trunc_ln182)> <Delay = 0.00>
ST_3 : Operation 209 [1/1] (1.23ns)   --->   "%store_ln184 = store i32 %bitcast_ln184, i6 %conv3_weights_local_4_0_0_addr" [src/srcnn.cpp:184]   --->   Operation 209 'store' 'store_ln184' <Predicate = (trunc_ln180 == 4 & !select_ln181_1 & !trunc_ln182)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 210 [1/1] (0.00ns)   --->   "%br_ln184 = br void %arrayidx3062.exit54" [src/srcnn.cpp:184]   --->   Operation 210 'br' 'br_ln184' <Predicate = (trunc_ln180 == 4 & !select_ln181_1 & !trunc_ln182)> <Delay = 0.00>
ST_3 : Operation 211 [1/1] (1.23ns)   --->   "%store_ln184 = store i32 %bitcast_ln184, i6 %conv3_weights_local_4_0_1_addr" [src/srcnn.cpp:184]   --->   Operation 211 'store' 'store_ln184' <Predicate = (trunc_ln180 == 4 & !select_ln181_1 & trunc_ln182)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 212 [1/1] (0.00ns)   --->   "%br_ln184 = br void %arrayidx3062.exit54" [src/srcnn.cpp:184]   --->   Operation 212 'br' 'br_ln184' <Predicate = (trunc_ln180 == 4 & !select_ln181_1 & trunc_ln182)> <Delay = 0.00>
ST_3 : Operation 213 [1/1] (1.23ns)   --->   "%store_ln184 = store i32 %bitcast_ln184, i6 %conv3_weights_local_4_1_0_addr" [src/srcnn.cpp:184]   --->   Operation 213 'store' 'store_ln184' <Predicate = (trunc_ln180 == 4 & select_ln181_1 & !trunc_ln182)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 214 [1/1] (0.00ns)   --->   "%br_ln184 = br void %arrayidx3062.exit58" [src/srcnn.cpp:184]   --->   Operation 214 'br' 'br_ln184' <Predicate = (trunc_ln180 == 4 & select_ln181_1 & !trunc_ln182)> <Delay = 0.00>
ST_3 : Operation 215 [1/1] (1.23ns)   --->   "%store_ln184 = store i32 %bitcast_ln184, i6 %conv3_weights_local_4_1_1_addr" [src/srcnn.cpp:184]   --->   Operation 215 'store' 'store_ln184' <Predicate = (trunc_ln180 == 4 & select_ln181_1 & trunc_ln182)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 216 [1/1] (0.00ns)   --->   "%br_ln184 = br void %arrayidx3062.exit58" [src/srcnn.cpp:184]   --->   Operation 216 'br' 'br_ln184' <Predicate = (trunc_ln180 == 4 & select_ln181_1 & trunc_ln182)> <Delay = 0.00>
ST_3 : Operation 217 [1/1] (1.23ns)   --->   "%store_ln184 = store i32 %bitcast_ln184, i6 %conv3_weights_local_3_0_0_addr" [src/srcnn.cpp:184]   --->   Operation 217 'store' 'store_ln184' <Predicate = (trunc_ln180 == 3 & !select_ln181_1 & !trunc_ln182)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 218 [1/1] (0.00ns)   --->   "%br_ln184 = br void %arrayidx3062.exit42" [src/srcnn.cpp:184]   --->   Operation 218 'br' 'br_ln184' <Predicate = (trunc_ln180 == 3 & !select_ln181_1 & !trunc_ln182)> <Delay = 0.00>
ST_3 : Operation 219 [1/1] (1.23ns)   --->   "%store_ln184 = store i32 %bitcast_ln184, i6 %conv3_weights_local_3_0_1_addr" [src/srcnn.cpp:184]   --->   Operation 219 'store' 'store_ln184' <Predicate = (trunc_ln180 == 3 & !select_ln181_1 & trunc_ln182)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 220 [1/1] (0.00ns)   --->   "%br_ln184 = br void %arrayidx3062.exit42" [src/srcnn.cpp:184]   --->   Operation 220 'br' 'br_ln184' <Predicate = (trunc_ln180 == 3 & !select_ln181_1 & trunc_ln182)> <Delay = 0.00>
ST_3 : Operation 221 [1/1] (1.23ns)   --->   "%store_ln184 = store i32 %bitcast_ln184, i6 %conv3_weights_local_3_1_0_addr" [src/srcnn.cpp:184]   --->   Operation 221 'store' 'store_ln184' <Predicate = (trunc_ln180 == 3 & select_ln181_1 & !trunc_ln182)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 222 [1/1] (0.00ns)   --->   "%br_ln184 = br void %arrayidx3062.exit46" [src/srcnn.cpp:184]   --->   Operation 222 'br' 'br_ln184' <Predicate = (trunc_ln180 == 3 & select_ln181_1 & !trunc_ln182)> <Delay = 0.00>
ST_3 : Operation 223 [1/1] (1.23ns)   --->   "%store_ln184 = store i32 %bitcast_ln184, i6 %conv3_weights_local_3_1_1_addr" [src/srcnn.cpp:184]   --->   Operation 223 'store' 'store_ln184' <Predicate = (trunc_ln180 == 3 & select_ln181_1 & trunc_ln182)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 224 [1/1] (0.00ns)   --->   "%br_ln184 = br void %arrayidx3062.exit46" [src/srcnn.cpp:184]   --->   Operation 224 'br' 'br_ln184' <Predicate = (trunc_ln180 == 3 & select_ln181_1 & trunc_ln182)> <Delay = 0.00>
ST_3 : Operation 225 [1/1] (1.23ns)   --->   "%store_ln184 = store i32 %bitcast_ln184, i6 %conv3_weights_local_2_0_0_addr" [src/srcnn.cpp:184]   --->   Operation 225 'store' 'store_ln184' <Predicate = (trunc_ln180 == 2 & !select_ln181_1 & !trunc_ln182)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 226 [1/1] (0.00ns)   --->   "%br_ln184 = br void %arrayidx3062.exit30" [src/srcnn.cpp:184]   --->   Operation 226 'br' 'br_ln184' <Predicate = (trunc_ln180 == 2 & !select_ln181_1 & !trunc_ln182)> <Delay = 0.00>
ST_3 : Operation 227 [1/1] (1.23ns)   --->   "%store_ln184 = store i32 %bitcast_ln184, i6 %conv3_weights_local_2_0_1_addr" [src/srcnn.cpp:184]   --->   Operation 227 'store' 'store_ln184' <Predicate = (trunc_ln180 == 2 & !select_ln181_1 & trunc_ln182)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 228 [1/1] (0.00ns)   --->   "%br_ln184 = br void %arrayidx3062.exit30" [src/srcnn.cpp:184]   --->   Operation 228 'br' 'br_ln184' <Predicate = (trunc_ln180 == 2 & !select_ln181_1 & trunc_ln182)> <Delay = 0.00>
ST_3 : Operation 229 [1/1] (1.23ns)   --->   "%store_ln184 = store i32 %bitcast_ln184, i6 %conv3_weights_local_2_1_0_addr" [src/srcnn.cpp:184]   --->   Operation 229 'store' 'store_ln184' <Predicate = (trunc_ln180 == 2 & select_ln181_1 & !trunc_ln182)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 230 [1/1] (0.00ns)   --->   "%br_ln184 = br void %arrayidx3062.exit34" [src/srcnn.cpp:184]   --->   Operation 230 'br' 'br_ln184' <Predicate = (trunc_ln180 == 2 & select_ln181_1 & !trunc_ln182)> <Delay = 0.00>
ST_3 : Operation 231 [1/1] (1.23ns)   --->   "%store_ln184 = store i32 %bitcast_ln184, i6 %conv3_weights_local_2_1_1_addr" [src/srcnn.cpp:184]   --->   Operation 231 'store' 'store_ln184' <Predicate = (trunc_ln180 == 2 & select_ln181_1 & trunc_ln182)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 232 [1/1] (0.00ns)   --->   "%br_ln184 = br void %arrayidx3062.exit34" [src/srcnn.cpp:184]   --->   Operation 232 'br' 'br_ln184' <Predicate = (trunc_ln180 == 2 & select_ln181_1 & trunc_ln182)> <Delay = 0.00>
ST_3 : Operation 233 [1/1] (1.23ns)   --->   "%store_ln184 = store i32 %bitcast_ln184, i6 %conv3_weights_local_1_0_0_addr" [src/srcnn.cpp:184]   --->   Operation 233 'store' 'store_ln184' <Predicate = (trunc_ln180 == 1 & !select_ln181_1 & !trunc_ln182)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 234 [1/1] (0.00ns)   --->   "%br_ln184 = br void %arrayidx3062.exit18" [src/srcnn.cpp:184]   --->   Operation 234 'br' 'br_ln184' <Predicate = (trunc_ln180 == 1 & !select_ln181_1 & !trunc_ln182)> <Delay = 0.00>
ST_3 : Operation 235 [1/1] (1.23ns)   --->   "%store_ln184 = store i32 %bitcast_ln184, i6 %conv3_weights_local_1_0_1_addr" [src/srcnn.cpp:184]   --->   Operation 235 'store' 'store_ln184' <Predicate = (trunc_ln180 == 1 & !select_ln181_1 & trunc_ln182)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 236 [1/1] (0.00ns)   --->   "%br_ln184 = br void %arrayidx3062.exit18" [src/srcnn.cpp:184]   --->   Operation 236 'br' 'br_ln184' <Predicate = (trunc_ln180 == 1 & !select_ln181_1 & trunc_ln182)> <Delay = 0.00>
ST_3 : Operation 237 [1/1] (1.23ns)   --->   "%store_ln184 = store i32 %bitcast_ln184, i6 %conv3_weights_local_1_1_0_addr" [src/srcnn.cpp:184]   --->   Operation 237 'store' 'store_ln184' <Predicate = (trunc_ln180 == 1 & select_ln181_1 & !trunc_ln182)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 238 [1/1] (0.00ns)   --->   "%br_ln184 = br void %arrayidx3062.exit22" [src/srcnn.cpp:184]   --->   Operation 238 'br' 'br_ln184' <Predicate = (trunc_ln180 == 1 & select_ln181_1 & !trunc_ln182)> <Delay = 0.00>
ST_3 : Operation 239 [1/1] (1.23ns)   --->   "%store_ln184 = store i32 %bitcast_ln184, i6 %conv3_weights_local_1_1_1_addr" [src/srcnn.cpp:184]   --->   Operation 239 'store' 'store_ln184' <Predicate = (trunc_ln180 == 1 & select_ln181_1 & trunc_ln182)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 240 [1/1] (0.00ns)   --->   "%br_ln184 = br void %arrayidx3062.exit22" [src/srcnn.cpp:184]   --->   Operation 240 'br' 'br_ln184' <Predicate = (trunc_ln180 == 1 & select_ln181_1 & trunc_ln182)> <Delay = 0.00>
ST_3 : Operation 241 [1/1] (1.23ns)   --->   "%store_ln184 = store i32 %bitcast_ln184, i6 %conv3_weights_local_0_0_0_addr" [src/srcnn.cpp:184]   --->   Operation 241 'store' 'store_ln184' <Predicate = (trunc_ln180 == 0 & !select_ln181_1 & !trunc_ln182)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 242 [1/1] (0.00ns)   --->   "%br_ln184 = br void %arrayidx3062.exit6" [src/srcnn.cpp:184]   --->   Operation 242 'br' 'br_ln184' <Predicate = (trunc_ln180 == 0 & !select_ln181_1 & !trunc_ln182)> <Delay = 0.00>
ST_3 : Operation 243 [1/1] (1.23ns)   --->   "%store_ln184 = store i32 %bitcast_ln184, i6 %conv3_weights_local_0_0_1_addr" [src/srcnn.cpp:184]   --->   Operation 243 'store' 'store_ln184' <Predicate = (trunc_ln180 == 0 & !select_ln181_1 & trunc_ln182)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 244 [1/1] (0.00ns)   --->   "%br_ln184 = br void %arrayidx3062.exit6" [src/srcnn.cpp:184]   --->   Operation 244 'br' 'br_ln184' <Predicate = (trunc_ln180 == 0 & !select_ln181_1 & trunc_ln182)> <Delay = 0.00>
ST_3 : Operation 245 [1/1] (1.23ns)   --->   "%store_ln184 = store i32 %bitcast_ln184, i6 %conv3_weights_local_0_1_0_addr" [src/srcnn.cpp:184]   --->   Operation 245 'store' 'store_ln184' <Predicate = (trunc_ln180 == 0 & select_ln181_1 & !trunc_ln182)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 246 [1/1] (0.00ns)   --->   "%br_ln184 = br void %arrayidx3062.exit10" [src/srcnn.cpp:184]   --->   Operation 246 'br' 'br_ln184' <Predicate = (trunc_ln180 == 0 & select_ln181_1 & !trunc_ln182)> <Delay = 0.00>
ST_3 : Operation 247 [1/1] (1.23ns)   --->   "%store_ln184 = store i32 %bitcast_ln184, i6 %conv3_weights_local_0_1_1_addr" [src/srcnn.cpp:184]   --->   Operation 247 'store' 'store_ln184' <Predicate = (trunc_ln180 == 0 & select_ln181_1 & trunc_ln182)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 248 [1/1] (0.00ns)   --->   "%br_ln184 = br void %arrayidx3062.exit10" [src/srcnn.cpp:184]   --->   Operation 248 'br' 'br_ln184' <Predicate = (trunc_ln180 == 0 & select_ln181_1 & trunc_ln182)> <Delay = 0.00>
ST_3 : Operation 249 [1/1] (1.23ns)   --->   "%store_ln184 = store i32 %bitcast_ln184, i6 %conv3_weights_local_7_0_0_addr" [src/srcnn.cpp:184]   --->   Operation 249 'store' 'store_ln184' <Predicate = (trunc_ln180 == 7 & !select_ln181_1 & !trunc_ln182)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 250 [1/1] (0.00ns)   --->   "%br_ln184 = br void %arrayidx3062.exit90" [src/srcnn.cpp:184]   --->   Operation 250 'br' 'br_ln184' <Predicate = (trunc_ln180 == 7 & !select_ln181_1 & !trunc_ln182)> <Delay = 0.00>
ST_3 : Operation 251 [1/1] (1.23ns)   --->   "%store_ln184 = store i32 %bitcast_ln184, i6 %conv3_weights_local_7_0_1_addr" [src/srcnn.cpp:184]   --->   Operation 251 'store' 'store_ln184' <Predicate = (trunc_ln180 == 7 & !select_ln181_1 & trunc_ln182)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 252 [1/1] (0.00ns)   --->   "%br_ln184 = br void %arrayidx3062.exit90" [src/srcnn.cpp:184]   --->   Operation 252 'br' 'br_ln184' <Predicate = (trunc_ln180 == 7 & !select_ln181_1 & trunc_ln182)> <Delay = 0.00>
ST_3 : Operation 253 [1/1] (1.23ns)   --->   "%store_ln184 = store i32 %bitcast_ln184, i6 %conv3_weights_local_7_1_0_addr" [src/srcnn.cpp:184]   --->   Operation 253 'store' 'store_ln184' <Predicate = (trunc_ln180 == 7 & select_ln181_1 & !trunc_ln182)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 254 [1/1] (0.00ns)   --->   "%br_ln184 = br void %arrayidx3062.exit94" [src/srcnn.cpp:184]   --->   Operation 254 'br' 'br_ln184' <Predicate = (trunc_ln180 == 7 & select_ln181_1 & !trunc_ln182)> <Delay = 0.00>
ST_3 : Operation 255 [1/1] (1.23ns)   --->   "%store_ln184 = store i32 %bitcast_ln184, i6 %conv3_weights_local_7_1_1_addr" [src/srcnn.cpp:184]   --->   Operation 255 'store' 'store_ln184' <Predicate = (trunc_ln180 == 7 & select_ln181_1 & trunc_ln182)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 256 [1/1] (0.00ns)   --->   "%br_ln184 = br void %arrayidx3062.exit94" [src/srcnn.cpp:184]   --->   Operation 256 'br' 'br_ln184' <Predicate = (trunc_ln180 == 7 & select_ln181_1 & trunc_ln182)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.214ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten16') [39]  (0.000 ns)
	'load' operation ('indvar_flatten16_load', src/srcnn.cpp:180) on local variable 'indvar_flatten16' [84]  (0.000 ns)
	'add' operation ('add_ln180_1', src/srcnn.cpp:180) [89]  (0.787 ns)
	'store' operation ('store_ln182', src/srcnn.cpp:182) of variable 'add_ln180_1', src/srcnn.cpp:180 on local variable 'indvar_flatten16' [363]  (0.427 ns)

 <State 2>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_w3_addr', src/srcnn.cpp:180) [85]  (0.000 ns)
	bus read operation ('gmem_w3_addr_read', src/srcnn.cpp:184) on port 'gmem_w3' (src/srcnn.cpp:184) [164]  (7.300 ns)

 <State 3>: 1.237ns
The critical path consists of the following:
	'getelementptr' operation ('conv3_weights_local_5_1_1_addr', src/srcnn.cpp:184) [155]  (0.000 ns)
	'store' operation ('store_ln184', src/srcnn.cpp:184) of variable 'bitcast_ln184', src/srcnn.cpp:184 on array 'conv3_weights_local_5_1_1' [209]  (1.237 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
