{"vcs1":{"timestamp_begin":1745160050.432893915, "rt":7.31, "ut":7.35, "st":0.48}}
{"vcselab":{"timestamp_begin":1745160057.829211767, "rt":0.30, "ut":0.18, "st":0.12}}
{"link":{"timestamp_begin":1745160058.191911738, "rt":0.33, "ut":0.15, "st":0.18}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1745160049.817163623}
{"VCS_COMP_START_TIME": 1745160049.817163623}
{"VCS_COMP_END_TIME": 1745160058.672274852}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog -debug_all -kdb -timescale=1ns/1ns -f filelist.f -o simv"}
{"vcs1": {"peak_mem": 475060}}
{"vcselab": {"peak_mem": 166732}}
