# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../NanoProcessor.srcs/sim_1/new/Sim_Add_Sub_Unit.vhd" \

# Do not sort compile order
nosort
