#ifndef AI_TILE_REGS_H
#define AI_TILE_REGS_H

/*
 * AI Tile Register Definitions (auto-generated)
 *
 * Generated: 2025-11-24 15:07:51
 * Source: ai_tile_registers.yaml v1.0.0
 * License: BSD-3-Clause
 *
 * DO NOT EDIT THIS FILE MANUALLY!
 * All changes must be made to the YAML specification.
 */

#include <stdint.h>

/* Register Offsets */
#define AI_TILE_CTRL_OFFSET    0x0000
#define AI_TILE_STATUS_OFFSET    0x0004
#define AI_TILE_CMD_SRC_LO_OFFSET    0x0008
#define AI_TILE_CMD_SRC_HI_OFFSET    0x000C
#define AI_TILE_CMD_DST_LO_OFFSET    0x0010
#define AI_TILE_CMD_DST_HI_OFFSET    0x0014
#define AI_TILE_CMD_LEN_OFFSET    0x0018
#define AI_TILE_CMD_CFG_OFFSET    0x001C
#define AI_TILE_VERSION_OFFSET    0x0020
#define AI_TILE_CAPABILITIES_OFFSET    0x0024
#define AI_TILE_SNN_THRESHOLD_OFFSET    0x0028
#define AI_TILE_SNN_LEAK_OFFSET    0x002C
#define AI_TILE_SNN_REFRACT_OFFSET    0x0030
#define AI_TILE_ERROR_CODE_OFFSET    0x0034
#define AI_TILE_PERF_CYCLES_OFFSET    0x0038
#define AI_TILE_DDR_BANDWIDTH_OFFSET    0x003C
#define AI_TILE_TEMPERATURE_OFFSET    0x0040
#define AI_TILE_SCRATCH_OFFSET    0x0044

/* Register Field Definitions */

/* CTRL - Control register for command execution and tile configuration */
#define AI_TILE_CTRL_START_MASK   0x00000001
#define AI_TILE_CTRL_START_SHIFT  0
#define AI_TILE_CTRL_RESET_MASK   0x00000002
#define AI_TILE_CTRL_RESET_SHIFT  1
#define AI_TILE_CTRL_IRQ_EN_MASK   0x00000004
#define AI_TILE_CTRL_IRQ_EN_SHIFT  2
#define AI_TILE_CTRL_ABORT_MASK   0x00000008
#define AI_TILE_CTRL_ABORT_SHIFT  3
#define AI_TILE_CTRL_RESERVED_MASK   0x10000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
#define AI_TILE_CTRL_RESERVED_SHIFT  1864

/* STATUS - Status register indicating tile state and error conditions */
#define AI_TILE_STATUS_BUSY_MASK   0x00000001
#define AI_TILE_STATUS_BUSY_SHIFT  0
#define AI_TILE_STATUS_DONE_MASK   0x00000002
#define AI_TILE_STATUS_DONE_SHIFT  1
#define AI_TILE_STATUS_ERROR_MASK   0x00000004
#define AI_TILE_STATUS_ERROR_SHIFT  2
#define AI_TILE_STATUS_IRQ_PENDING_MASK   0x00000008
#define AI_TILE_STATUS_IRQ_PENDING_SHIFT  3
#define AI_TILE_STATUS_DDR_READY_MASK   0x00000010
#define AI_TILE_STATUS_DDR_READY_SHIFT  4
#define AI_TILE_STATUS_THERMAL_WARNING_MASK   0x00000020
#define AI_TILE_STATUS_THERMAL_WARNING_SHIFT  5
#define AI_TILE_STATUS_RESERVED_MASK   0x40000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
#define AI_TILE_STATUS_RESERVED_SHIFT  1866

/* CMD_SRC_LO - Source address in DDR4 memory [31:0] */
#define AI_TILE_CMD_SRC_LO_ADDR_LO_MASK   0x1000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
#define AI_TILE_CMD_SRC_LO_ADDR_LO_SHIFT  1860

/* CMD_SRC_HI - Source address in DDR4 memory [63:32] */
#define AI_TILE_CMD_SRC_HI_ADDR_HI_MASK   0x1000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
#define AI_TILE_CMD_SRC_HI_ADDR_HI_SHIFT  1860

/* CMD_DST_LO - Destination address in DDR4 memory [31:0] */
#define AI_TILE_CMD_DST_LO_ADDR_LO_MASK   0x1000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
#define AI_TILE_CMD_DST_LO_ADDR_LO_SHIFT  1860

/* CMD_DST_HI - Destination address in DDR4 memory [63:32] */
#define AI_TILE_CMD_DST_HI_ADDR_HI_MASK   0x1000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
#define AI_TILE_CMD_DST_HI_ADDR_HI_SHIFT  1860

/* CMD_LEN - Transfer length in bytes (must be 64-byte aligned) */
#define AI_TILE_CMD_LEN_LENGTH_MASK   0x1000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
#define AI_TILE_CMD_LEN_LENGTH_SHIFT  1860

/* CMD_CFG - Command mode and parameter configuration */
#define AI_TILE_CMD_CFG_MODE_MASK   0x1000000000000000000000000000000000000000000000
#define AI_TILE_CMD_CFG_MODE_SHIFT  180
#define AI_TILE_CMD_CFG_PRECISION_MASK   0x10000000000000000000000000000000000000000000000000000000000000000000000000000
#define AI_TILE_CMD_CFG_PRECISION_SHIFT  304
#define AI_TILE_CMD_CFG_NEURON_COUNT_MASK   0x40000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
#define AI_TILE_CMD_CFG_NEURON_COUNT_SHIFT  906
#define AI_TILE_CMD_CFG_TIME_STEPS_MASK   0x10000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
#define AI_TILE_CMD_CFG_TIME_STEPS_SHIFT  1396
#define AI_TILE_CMD_CFG_RESERVED_MASK   0x1000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
#define AI_TILE_CMD_CFG_RESERVED_SHIFT  1884

/* VERSION - Hardware and firmware version information */
#define AI_TILE_VERSION_PATCH_MASK   0x1000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
#define AI_TILE_VERSION_PATCH_SHIFT  420
#define AI_TILE_VERSION_MINOR_MASK   0x100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
#define AI_TILE_VERSION_MINOR_SHIFT  908
#define AI_TILE_VERSION_MAJOR_MASK   0x10000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
#define AI_TILE_VERSION_MAJOR_SHIFT  1396
#define AI_TILE_VERSION_RESERVED_MASK   0x1000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
#define AI_TILE_VERSION_RESERVED_SHIFT  1884

/* CAPABILITIES - Hardware feature flags */
#define AI_TILE_CAPABILITIES_HAS_MEMCOPY_MASK   0x00000001
#define AI_TILE_CAPABILITIES_HAS_MEMCOPY_SHIFT  0
#define AI_TILE_CAPABILITIES_HAS_SNN_MASK   0x00000002
#define AI_TILE_CAPABILITIES_HAS_SNN_SHIFT  1
#define AI_TILE_CAPABILITIES_HAS_TOPOLOGICAL_MASK   0x00000004
#define AI_TILE_CAPABILITIES_HAS_TOPOLOGICAL_SHIFT  2
#define AI_TILE_CAPABILITIES_HAS_IRQ_MASK   0x00000008
#define AI_TILE_CAPABILITIES_HAS_IRQ_SHIFT  3
#define AI_TILE_CAPABILITIES_HAS_MULTI_PRECISION_MASK   0x00000010
#define AI_TILE_CAPABILITIES_HAS_MULTI_PRECISION_SHIFT  4
#define AI_TILE_CAPABILITIES_RESERVED_MASK   0x20000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
#define AI_TILE_CAPABILITIES_RESERVED_SHIFT  1865

/* SNN_THRESHOLD - LIF neuron spike threshold (16.16 fixed-point) */
#define AI_TILE_SNN_THRESHOLD_THRESHOLD_MASK   0x1000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
#define AI_TILE_SNN_THRESHOLD_THRESHOLD_SHIFT  1860

/* SNN_LEAK - LIF neuron membrane leak rate (16.16 fixed-point) */
#define AI_TILE_SNN_LEAK_LEAK_RATE_MASK   0x1000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
#define AI_TILE_SNN_LEAK_LEAK_RATE_SHIFT  1860

/* SNN_REFRACT - Refractory period in clock cycles */
#define AI_TILE_SNN_REFRACT_REFRACT_CYCLES_MASK   0x1000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
#define AI_TILE_SNN_REFRACT_REFRACT_CYCLES_SHIFT  900
#define AI_TILE_SNN_REFRACT_RESERVED_MASK   0x10000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
#define AI_TILE_SNN_REFRACT_RESERVED_SHIFT  1876

/* ERROR_CODE - Detailed error code from last failed operation */
#define AI_TILE_ERROR_CODE_CODE_MASK   0x1000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
#define AI_TILE_ERROR_CODE_CODE_SHIFT  420
#define AI_TILE_ERROR_CODE_RESERVED_MASK   0x100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
#define AI_TILE_ERROR_CODE_RESERVED_SHIFT  1868

/* PERF_CYCLES - Clock cycles for last command execution */
#define AI_TILE_PERF_CYCLES_CYCLES_MASK   0x1000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
#define AI_TILE_PERF_CYCLES_CYCLES_SHIFT  1860

/* DDR_BANDWIDTH - DDR bandwidth utilization (bytes per 1000 cycles) */
#define AI_TILE_DDR_BANDWIDTH_BW_UTIL_MASK   0x1000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
#define AI_TILE_DDR_BANDWIDTH_BW_UTIL_SHIFT  1860

/* TEMPERATURE - FPGA junction temperature from on-die sensor */
#define AI_TILE_TEMPERATURE_TEMP_C_MASK   0x1000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
#define AI_TILE_TEMPERATURE_TEMP_C_SHIFT  900
#define AI_TILE_TEMPERATURE_RESERVED_MASK   0x10000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
#define AI_TILE_TEMPERATURE_RESERVED_SHIFT  1876

/* SCRATCH - Scratch register for testing (read/write test pattern) */
#define AI_TILE_SCRATCH_DATA_MASK   0x1000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
#define AI_TILE_SCRATCH_DATA_SHIFT  1860

/* Command Modes (CMD_CFG.MODE) */
#define AI_TILE_MODE_MEMCOPY       0x0
#define AI_TILE_MODE_SNN_INFER     0x1
#define AI_TILE_MODE_TOPOLOGICAL   0x2

/* Precision Modes (CMD_CFG.PRECISION) */
#define AI_TILE_PRECISION_INT8     0x0
#define AI_TILE_PRECISION_INT16    0x1
#define AI_TILE_PRECISION_FP16     0x2
#define AI_TILE_PRECISION_FP32     0x3

/* Error Codes (ERROR_CODE.CODE) */
#define AI_TILE_ERR_NONE           0x00
#define AI_TILE_ERR_INVALID_ADDR   0x01
#define AI_TILE_ERR_ALIGNMENT      0x02
#define AI_TILE_ERR_DDR_NOT_READY  0x03
#define AI_TILE_ERR_INVALID_MODE   0x04
#define AI_TILE_ERR_TIMEOUT        0x05
#define AI_TILE_ERR_DMA            0x06

/* Helper Macros */
#define AI_TILE_READ32(base, offset) \
    (*(volatile uint32_t*)((uintptr_t)(base) + (offset)))

#define AI_TILE_WRITE32(base, offset, value) \
    (*(volatile uint32_t*)((uintptr_t)(base) + (offset)) = (value))

#define AI_TILE_SET_FIELD(value, field_mask, field_shift, field_value) \
    (((value) & ~(field_mask)) | (((field_value) << (field_shift)) & (field_mask)))

#define AI_TILE_GET_FIELD(value, field_mask, field_shift) \
    (((value) & (field_mask)) >> (field_shift))

#endif /* AI_TILE_REGS_H */
