# Verilog-project
An implementation of a decoder using 3 algorithms, registers that hold the input signals, a demus and a mux for selecting and enableing the output of a coded message
