Running: /usr/local/insa/Xilinx.ISE/13.4/ISE_DS/ISE/bin/lin64/unwrapped/fuse -relaunch -intstyle "ise" -incremental -lib "secureip" -o "/home/wowk/Documents/TP_automates_langages/El_Compilator/Archi_mat/TD1/cpt/clk_bench_isim_beh.exe" -prj "/home/wowk/Documents/TP_automates_langages/El_Compilator/Archi_mat/TD1/cpt/clk_bench_beh.prj" "work.clk_bench" 
ISim O.87xd (signature 0x8ddf5b5d)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "/home/wowk/Documents/TP_automates_langages/El_Compilator/Archi_mat/TD1/cpt/clk_div.vhd" into library work
Parsing VHDL file "/home/wowk/Documents/TP_automates_langages/El_Compilator/Archi_mat/TD1/cpt/clk_bench.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 95960 KB
Fuse CPU Usage: 1100 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity clk [clk_default]
Compiling architecture behavior of entity clk_bench
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 7 VHDL Units
Built simulation executable /home/wowk/Documents/TP_automates_langages/El_Compilator/Archi_mat/TD1/cpt/clk_bench_isim_beh.exe
Fuse Memory Usage: 668248 KB
Fuse CPU Usage: 1170 ms
GCC CPU Usage: 90 ms
