{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1670398835329 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670398835336 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec  7 01:40:35 2022 " "Processing started: Wed Dec  7 01:40:35 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670398835336 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670398835336 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off finalproject1 -c finalproject1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off finalproject1 -c finalproject1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670398835336 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1670398835721 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1670398835721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_seg_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file seven_seg_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_decoder " "Found entity 1: seven_seg_decoder" {  } { { "seven_seg_decoder.v" "" { Text "U:/CPRE 281/FinalProject/seven_seg_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670398839853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670398839853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "upcounter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file upcounter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 upCounter " "Found entity 1: upCounter" {  } { { "upCounter.bdf" "" { Schematic "U:/CPRE 281/FinalProject/upCounter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670398839936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670398839936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "2to1mux.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 2to1mux.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 2to1mux " "Found entity 1: 2to1mux" {  } { { "2to1mux.bdf" "" { Schematic "U:/CPRE 281/FinalProject/2to1mux.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670398839991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670398839991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "floors.v 1 1 " "Found 1 design units, including 1 entities, in source file floors.v" { { "Info" "ISGN_ENTITY_NAME" "1 floors " "Found entity 1: floors" {  } { { "floors.v" "" { Text "U:/CPRE 281/FinalProject/floors.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670398840078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670398840078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftregister.bdf 1 1 " "Found 1 design units, including 1 entities, in source file shiftregister.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 shiftRegister " "Found entity 1: shiftRegister" {  } { { "shiftRegister.bdf" "" { Schematic "U:/CPRE 281/FinalProject/shiftRegister.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670398840158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670398840158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "downcounter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file downcounter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 downCounter " "Found entity 1: downCounter" {  } { { "downCounter.bdf" "" { Schematic "U:/CPRE 281/FinalProject/downCounter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670398840214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670398840214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalbuild.bdf 1 1 " "Found 1 design units, including 1 entities, in source file finalbuild.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FinalBuild " "Found entity 1: FinalBuild" {  } { { "FinalBuild.bdf" "" { Schematic "U:/CPRE 281/FinalProject/FinalBuild.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670398840294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670398840294 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "presentState.v " "Can't analyze file -- file presentState.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1670398840297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nextstate.v 0 0 " "Found 0 design units, including 0 entities, in source file nextstate.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670398840346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "elevator.v 1 1 " "Found 1 design units, including 1 entities, in source file elevator.v" { { "Info" "ISGN_ENTITY_NAME" "1 elevator " "Found entity 1: elevator" {  } { { "elevator.v" "" { Text "U:/CPRE 281/FinalProject/elevator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670398840428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670398840428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 1 " "Found entity 1: 1" {  } { { "1.bdf" "" { Schematic "U:/CPRE 281/FinalProject/1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670398840510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670398840510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fsm.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "FSM.bdf" "" { Schematic "U:/CPRE 281/FinalProject/FSM.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670398840567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670398840567 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FinalBuild " "Elaborating entity \"FinalBuild\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1670398840673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg_decoder seven_seg_decoder:inst7 " "Elaborating entity \"seven_seg_decoder\" for hierarchy \"seven_seg_decoder:inst7\"" {  } { { "FinalBuild.bdf" "inst7" { Schematic "U:/CPRE 281/FinalProject/FinalBuild.bdf" { { 320 1320 1432 496 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670398840713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftRegister shiftRegister:inst16 " "Elaborating entity \"shiftRegister\" for hierarchy \"shiftRegister:inst16\"" {  } { { "FinalBuild.bdf" "inst16" { Schematic "U:/CPRE 281/FinalProject/FinalBuild.bdf" { { 120 552 696 248 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670398840749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM FSM:inst19 " "Elaborating entity \"FSM\" for hierarchy \"FSM:inst19\"" {  } { { "FinalBuild.bdf" "inst19" { Schematic "U:/CPRE 281/FinalProject/FinalBuild.bdf" { { 128 288 384 256 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670398840790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "1 1:inst15 " "Elaborating entity \"1\" for hierarchy \"1:inst15\"" {  } { { "FinalBuild.bdf" "inst15" { Schematic "U:/CPRE 281/FinalProject/FinalBuild.bdf" { { 176 840 960 304 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670398840823 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "b GND " "Pin \"b\" is stuck at GND" {  } { { "FinalBuild.bdf" "" { Schematic "U:/CPRE 281/FinalProject/FinalBuild.bdf" { { 360 1440 1616 376 "b" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670398841401 "|FinalBuild|b"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1670398841401 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1670398841454 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1670398842165 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670398842165 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "19 " "Implemented 19 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1670398842420 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1670398842420 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8 " "Implemented 8 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1670398842420 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1670398842420 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4831 " "Peak virtual memory: 4831 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670398842510 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec  7 01:40:42 2022 " "Processing ended: Wed Dec  7 01:40:42 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670398842510 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670398842510 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670398842510 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1670398842510 ""}
