INFO: [VRFC 10-2263] Analyzing Verilog file "E:/project/xilinx/ALU/ALU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/project/xilinx/ALU/ALU.srcs/sources_1/new/ALU_with_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_with_register
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/project/xilinx/ALU/ALU.srcs/sources_1/new/Tube.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tube
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/project/xilinx/ALU/ALU.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/project/xilinx/ALU/ALU.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/project/xilinx/ALU/ALU.srcs/sim_1/new/testtop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
