# Asynchronous_FIFO
This project implements an Asynchronous FIFO (First-In First-Out buffer) using dual flip-flop synchronizers and Gray code counters for safe clock domain crossing (CDC).

Repository Structure
├── src/           # Verilog source files
├── tb/            # Testbenches
├── docs/          # Project report and design notes
└── README.md      # Project description (this file)
