[15:45:59.887] <TB1>     INFO: *** Welcome to pxar ***
[15:45:59.887] <TB1>     INFO: *** Today: 2016/01/07
[15:45:59.893] <TB1>     INFO: *** Version: c861-dirty
[15:45:59.893] <TB1>     INFO: readRocDacs: /home/silpix5/allTestResults/M-H-1-27_ElComandanteTest_2016-01-07_15h43m_1452203009//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-H-1-27_ElComandanteTest_2016-01-07_15h43m_1452203009//000_FPIXTest_p17//dacParameters_C15.dat
[15:45:59.894] <TB1>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-H-1-27_ElComandanteTest_2016-01-07_15h43m_1452203009//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-H-1-27_ElComandanteTest_2016-01-07_15h43m_1452203009//000_FPIXTest_p17//tbmParameters_C0b.dat
[15:45:59.894] <TB1>     INFO: readMaskFile: /home/silpix5/allTestResults/M-H-1-27_ElComandanteTest_2016-01-07_15h43m_1452203009//000_FPIXTest_p17//defaultMaskFile.dat
[15:45:59.894] <TB1>     INFO: readTrimFile: /home/silpix5/allTestResults/M-H-1-27_ElComandanteTest_2016-01-07_15h43m_1452203009//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-H-1-27_ElComandanteTest_2016-01-07_15h43m_1452203009//000_FPIXTest_p17//trimParameters_C15.dat
[15:45:59.968] <TB1>     INFO:         clk: 4
[15:45:59.968] <TB1>     INFO:         ctr: 4
[15:45:59.968] <TB1>     INFO:         sda: 19
[15:45:59.968] <TB1>     INFO:         tin: 9
[15:45:59.968] <TB1>     INFO:         level: 15
[15:45:59.969] <TB1>     INFO:         triggerdelay: 0
[15:45:59.969] <TB1>    QUIET: Instanciating API for pxar v2.6.1+43~g6e62df2
[15:45:59.969] <TB1>     INFO: Log level: DEBUG
[15:45:59.975] <TB1>     INFO: Found DTB DTB_WRECOM
[15:45:59.984] <TB1>    QUIET: Connection to board DTB_WRECOM opened.
[15:45:59.987] <TB1>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    26
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WRECOM
MAC address: 40D85511801A
Hostname:    pixelDTB026
Comment:     
------------------------------------------------------
[15:45:59.989] <TB1>     INFO: RPC call hashes of host and DTB match: 398089610
[15:46:01.541] <TB1>     INFO: DUT info: 
[15:46:01.541] <TB1>     INFO: The DUT currently contains the following objects:
[15:46:01.541] <TB1>     INFO:  2 TBM Cores tbm08c (2 ON)
[15:46:01.542] <TB1>     INFO: 	TBM Core alpha (0): 7 registers set
[15:46:01.542] <TB1>     INFO: 	TBM Core beta  (1): 7 registers set
[15:46:01.542] <TB1>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[15:46:01.542] <TB1>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[15:46:01.542] <TB1>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[15:46:01.542] <TB1>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[15:46:01.542] <TB1>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[15:46:01.542] <TB1>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[15:46:01.542] <TB1>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[15:46:01.542] <TB1>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[15:46:01.542] <TB1>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[15:46:01.542] <TB1>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[15:46:01.542] <TB1>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[15:46:01.542] <TB1>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[15:46:01.542] <TB1>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[15:46:01.542] <TB1>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[15:46:01.542] <TB1>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[15:46:01.542] <TB1>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[15:46:01.542] <TB1>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[15:46:01.542] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[15:46:01.542] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[15:46:01.542] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[15:46:01.542] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[15:46:01.542] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[15:46:01.542] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[15:46:01.542] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:46:01.542] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[15:46:01.542] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[15:46:01.542] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[15:46:01.542] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[15:46:01.542] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[15:46:01.542] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[15:46:01.542] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[15:46:01.542] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[15:46:01.542] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[15:46:01.542] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[15:46:01.542] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[15:46:01.542] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[15:46:01.542] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[15:46:01.542] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[15:46:01.542] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[15:46:01.542] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[15:46:01.542] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[15:46:01.542] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[15:46:01.542] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[15:46:01.542] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[15:46:01.542] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[15:46:01.542] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[15:46:01.542] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[15:46:01.542] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[15:46:01.542] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[15:46:01.543] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:46:01.543] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[15:46:01.543] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[15:46:01.543] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[15:46:01.543] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[15:46:01.543] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[15:46:01.543] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[15:46:01.543] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[15:46:01.543] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[15:46:01.543] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[15:46:01.543] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[15:46:01.543] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[15:46:01.543] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:46:01.543] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[15:46:01.543] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[15:46:01.543] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[15:46:01.543] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[15:46:01.543] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[15:46:01.543] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[15:46:01.543] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[15:46:01.543] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[15:46:01.543] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:46:01.543] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[15:46:01.543] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[15:46:01.543] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[15:46:01.543] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[15:46:01.543] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[15:46:01.543] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[15:46:01.543] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[15:46:01.543] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[15:46:01.543] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[15:46:01.543] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[15:46:01.543] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[15:46:01.543] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[15:46:01.543] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[15:46:01.543] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[15:46:01.543] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[15:46:01.543] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[15:46:01.543] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[15:46:01.543] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[15:46:01.543] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[15:46:01.543] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[15:46:01.543] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[15:46:01.543] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[15:46:01.543] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[15:46:01.543] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[15:46:01.543] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[15:46:01.543] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[15:46:01.543] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[15:46:01.543] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[15:46:01.543] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[15:46:01.543] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[15:46:01.543] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[15:46:01.543] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[15:46:01.543] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[15:46:01.543] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[15:46:01.543] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[15:46:01.543] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[15:46:01.543] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:46:01.543] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[15:46:01.543] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[15:46:01.543] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[15:46:01.543] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[15:46:01.543] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:46:01.543] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[15:46:01.543] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[15:46:01.543] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[15:46:01.543] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[15:46:01.543] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[15:46:01.543] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[15:46:01.543] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[15:46:01.543] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[15:46:01.543] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[15:46:01.543] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[15:46:01.543] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[15:46:01.543] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[15:46:01.543] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[15:46:01.543] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[15:46:01.543] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[15:46:01.543] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[15:46:01.543] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[15:46:01.543] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[15:46:01.544] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[15:46:01.544] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[15:46:01.544] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[15:46:01.544] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[15:46:01.544] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[15:46:01.544] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[15:46:01.544] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[15:46:01.544] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[15:46:01.544] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[15:46:01.544] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[15:46:01.544] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[15:46:01.544] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[15:46:01.544] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[15:46:01.544] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[15:46:01.544] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[15:46:01.544] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[15:46:01.544] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[15:46:01.544] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[15:46:01.544] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[15:46:01.544] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[15:46:01.544] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[15:46:01.544] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[15:46:01.544] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[15:46:01.544] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[15:46:01.544] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:46:01.544] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[15:46:01.544] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[15:46:01.544] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[15:46:01.544] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[15:46:01.544] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[15:46:01.544] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[15:46:01.544] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[15:46:01.544] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[15:46:01.544] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[15:46:01.544] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[15:46:01.544] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[15:46:01.544] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[15:46:01.544] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[15:46:01.544] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[15:46:01.544] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[15:46:01.544] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[15:46:01.544] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[15:46:01.544] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[15:46:01.544] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[15:46:01.544] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[15:46:01.544] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[15:46:01.544] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[15:46:01.544] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[15:46:01.544] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[15:46:01.544] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[15:46:01.544] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[15:46:01.544] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[15:46:01.548] <TB1>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 31043584
[15:46:01.548] <TB1>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x1208250
[15:46:01.548] <TB1>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x117a770
[15:46:01.548] <TB1>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7f2975d94010
[15:46:01.548] <TB1>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7f297bfff510
[15:46:01.548] <TB1>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 31109120 fPxarMemory = 0x7f2975d94010
[15:46:01.549] <TB1>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 365mA
[15:46:01.550] <TB1>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 465.5mA
[15:46:01.550] <TB1>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 14.7 C
[15:46:01.550] <TB1>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[15:46:01.950] <TB1>     INFO: enter 'restricted' command line mode
[15:46:01.950] <TB1>     INFO: enter test to run
[15:46:01.950] <TB1>     INFO:   test: FPIXTest no parameter change
[15:46:01.951] <TB1>     INFO:   running: fpixtest
[15:46:01.951] <TB1>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[15:46:01.953] <TB1>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[15:46:01.953] <TB1>     INFO: ######################################################################
[15:46:01.953] <TB1>     INFO: PixTestFPIXTest::doTest()
[15:46:01.953] <TB1>     INFO: ######################################################################
[15:46:01.957] <TB1>     INFO: ######################################################################
[15:46:01.957] <TB1>     INFO: PixTestPretest::doTest()
[15:46:01.957] <TB1>     INFO: ######################################################################
[15:46:01.959] <TB1>     INFO:    ----------------------------------------------------------------------
[15:46:01.959] <TB1>     INFO:    PixTestPretest::programROC() 
[15:46:01.960] <TB1>     INFO:    ----------------------------------------------------------------------
[15:46:19.977] <TB1>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[15:46:19.977] <TB1>     INFO: IA differences per ROC:  18.5 17.7 16.9 17.7 16.1 17.7 19.3 18.5 18.5 19.3 18.5 20.9 18.5 19.3 19.3 18.5
[15:46:20.042] <TB1>     INFO:    ----------------------------------------------------------------------
[15:46:20.042] <TB1>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[15:46:20.042] <TB1>     INFO:    ----------------------------------------------------------------------
[15:46:20.144] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L283> offset current from other 15 ROCs is 66.2812 mA
[15:46:20.246] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L313> ROC 0 iter 0 Vana 78 Ia 23.7188 mA
[15:46:20.347] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  0 iter  1 Vana  80 Ia 24.5188 mA
[15:46:20.447] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  0 iter  2 Vana  78 Ia 23.7188 mA
[15:46:20.549] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  0 iter  3 Vana  80 Ia 24.5188 mA
[15:46:20.650] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  0 iter  4 Vana  78 Ia 23.7188 mA
[15:46:20.750] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  0 iter  5 Vana  80 Ia 24.5188 mA
[15:46:20.851] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  0 iter  6 Vana  78 Ia 23.7188 mA
[15:46:20.952] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  0 iter  7 Vana  80 Ia 24.5188 mA
[15:46:21.053] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  0 iter  8 Vana  78 Ia 23.7188 mA
[15:46:21.154] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  0 iter  9 Vana  80 Ia 24.5188 mA
[15:46:21.254] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  0 iter 10 Vana  78 Ia 23.7188 mA
[15:46:21.355] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  0 iter 11 Vana  80 Ia 24.5188 mA
[15:46:21.456] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L313> ROC 1 iter 0 Vana 78 Ia 22.1188 mA
[15:46:21.557] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  1 iter  1 Vana  89 Ia 24.5188 mA
[15:46:21.658] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  1 iter  2 Vana  87 Ia 25.3187 mA
[15:46:21.759] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  1 iter  3 Vana  80 Ia 22.9188 mA
[15:46:21.860] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  1 iter  4 Vana  87 Ia 25.3187 mA
[15:46:21.961] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  1 iter  5 Vana  80 Ia 22.9188 mA
[15:46:22.062] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  1 iter  6 Vana  87 Ia 25.3187 mA
[15:46:22.162] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  1 iter  7 Vana  80 Ia 22.9188 mA
[15:46:22.263] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  1 iter  8 Vana  87 Ia 24.5188 mA
[15:46:22.363] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  1 iter  9 Vana  85 Ia 24.5188 mA
[15:46:22.464] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  1 iter 10 Vana  83 Ia 23.7188 mA
[15:46:22.565] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  1 iter 11 Vana  85 Ia 24.5188 mA
[15:46:22.667] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L313> ROC 2 iter 0 Vana 78 Ia 22.1188 mA
[15:46:22.767] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  2 iter  1 Vana  89 Ia 24.5188 mA
[15:46:22.868] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  2 iter  2 Vana  87 Ia 24.5188 mA
[15:46:22.968] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  2 iter  3 Vana  85 Ia 23.7188 mA
[15:46:23.069] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  2 iter  4 Vana  87 Ia 24.5188 mA
[15:46:23.170] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  2 iter  5 Vana  85 Ia 23.7188 mA
[15:46:23.270] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  2 iter  6 Vana  87 Ia 24.5188 mA
[15:46:23.371] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  2 iter  7 Vana  85 Ia 23.7188 mA
[15:46:23.472] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  2 iter  8 Vana  87 Ia 24.5188 mA
[15:46:23.573] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  2 iter  9 Vana  85 Ia 23.7188 mA
[15:46:23.674] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  2 iter 10 Vana  87 Ia 24.5188 mA
[15:46:23.774] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  2 iter 11 Vana  85 Ia 23.7188 mA
[15:46:23.875] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L313> ROC 3 iter 0 Vana 78 Ia 22.1188 mA
[15:46:23.976] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  3 iter  1 Vana  89 Ia 24.5188 mA
[15:46:24.076] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  3 iter  2 Vana  87 Ia 24.5188 mA
[15:46:24.177] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  3 iter  3 Vana  85 Ia 23.7188 mA
[15:46:24.278] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  3 iter  4 Vana  87 Ia 24.5188 mA
[15:46:24.378] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  3 iter  5 Vana  85 Ia 24.5188 mA
[15:46:24.479] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  3 iter  6 Vana  83 Ia 23.7188 mA
[15:46:24.580] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  3 iter  7 Vana  85 Ia 24.5188 mA
[15:46:24.681] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  3 iter  8 Vana  83 Ia 23.7188 mA
[15:46:24.782] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  3 iter  9 Vana  85 Ia 24.5188 mA
[15:46:24.883] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  3 iter 10 Vana  83 Ia 23.7188 mA
[15:46:24.984] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  3 iter 11 Vana  85 Ia 23.7188 mA
[15:46:25.085] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L313> ROC 4 iter 0 Vana 78 Ia 21.3187 mA
[15:46:25.186] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  4 iter  1 Vana  94 Ia 24.5188 mA
[15:46:25.287] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  4 iter  2 Vana  92 Ia 23.7188 mA
[15:46:25.388] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  4 iter  3 Vana  94 Ia 24.5188 mA
[15:46:25.488] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  4 iter  4 Vana  92 Ia 23.7188 mA
[15:46:25.589] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  4 iter  5 Vana  94 Ia 24.5188 mA
[15:46:25.690] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  4 iter  6 Vana  92 Ia 23.7188 mA
[15:46:25.790] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  4 iter  7 Vana  94 Ia 24.5188 mA
[15:46:25.891] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  4 iter  8 Vana  92 Ia 23.7188 mA
[15:46:25.992] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  4 iter  9 Vana  94 Ia 23.7188 mA
[15:46:26.093] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  4 iter 10 Vana  96 Ia 24.5188 mA
[15:46:26.194] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  4 iter 11 Vana  94 Ia 24.5188 mA
[15:46:26.295] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L313> ROC 5 iter 0 Vana 78 Ia 22.9188 mA
[15:46:26.395] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  5 iter  1 Vana  85 Ia 24.5188 mA
[15:46:26.496] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  5 iter  2 Vana  83 Ia 24.5188 mA
[15:46:26.597] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  5 iter  3 Vana  81 Ia 23.7188 mA
[15:46:26.698] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  5 iter  4 Vana  83 Ia 23.7188 mA
[15:46:26.799] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  5 iter  5 Vana  85 Ia 24.5188 mA
[15:46:26.900] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  5 iter  6 Vana  83 Ia 23.7188 mA
[15:46:26.000] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  5 iter  7 Vana  85 Ia 24.5188 mA
[15:46:27.101] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  5 iter  8 Vana  83 Ia 24.5188 mA
[15:46:27.202] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  5 iter  9 Vana  81 Ia 23.7188 mA
[15:46:27.303] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  5 iter 10 Vana  83 Ia 24.5188 mA
[15:46:27.403] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  5 iter 11 Vana  81 Ia 23.7188 mA
[15:46:27.505] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L313> ROC 6 iter 0 Vana 78 Ia 23.7188 mA
[15:46:27.606] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  6 iter  1 Vana  80 Ia 25.3187 mA
[15:46:27.706] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  6 iter  2 Vana  73 Ia 22.9188 mA
[15:46:27.808] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  6 iter  3 Vana  80 Ia 24.5188 mA
[15:46:27.908] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  6 iter  4 Vana  78 Ia 23.7188 mA
[15:46:28.009] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  6 iter  5 Vana  80 Ia 25.3187 mA
[15:46:28.110] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  6 iter  6 Vana  73 Ia 22.1188 mA
[15:46:28.211] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  6 iter  7 Vana  84 Ia 25.3187 mA
[15:46:28.311] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  6 iter  8 Vana  77 Ia 23.7188 mA
[15:46:28.412] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  6 iter  9 Vana  79 Ia 23.7188 mA
[15:46:28.513] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  6 iter 10 Vana  81 Ia 25.3187 mA
[15:46:28.614] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  6 iter 11 Vana  74 Ia 22.9188 mA
[15:46:28.715] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L313> ROC 7 iter 0 Vana 78 Ia 23.7188 mA
[15:46:28.816] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  7 iter  1 Vana  80 Ia 23.7188 mA
[15:46:28.917] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  7 iter  2 Vana  82 Ia 24.5188 mA
[15:46:29.017] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  7 iter  3 Vana  80 Ia 24.5188 mA
[15:46:29.118] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  7 iter  4 Vana  78 Ia 23.7188 mA
[15:46:29.218] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  7 iter  5 Vana  80 Ia 23.7188 mA
[15:46:29.319] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  7 iter  6 Vana  82 Ia 24.5188 mA
[15:46:29.420] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  7 iter  7 Vana  80 Ia 24.5188 mA
[15:46:29.521] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  7 iter  8 Vana  78 Ia 22.9188 mA
[15:46:29.622] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  7 iter  9 Vana  85 Ia 25.3187 mA
[15:46:29.722] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  7 iter 10 Vana  78 Ia 23.7188 mA
[15:46:29.823] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  7 iter 11 Vana  80 Ia 24.5188 mA
[15:46:29.924] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L313> ROC 8 iter 0 Vana 78 Ia 23.7188 mA
[15:46:30.025] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  8 iter  1 Vana  80 Ia 24.5188 mA
[15:46:30.126] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  8 iter  2 Vana  78 Ia 23.7188 mA
[15:46:30.227] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  8 iter  3 Vana  80 Ia 25.3187 mA
[15:46:30.328] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  8 iter  4 Vana  73 Ia 22.1188 mA
[15:46:30.429] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  8 iter  5 Vana  84 Ia 25.3187 mA
[15:46:30.529] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  8 iter  6 Vana  77 Ia 22.9188 mA
[15:46:30.630] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  8 iter  7 Vana  84 Ia 25.3187 mA
[15:46:30.730] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  8 iter  8 Vana  77 Ia 22.9188 mA
[15:46:30.831] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  8 iter  9 Vana  84 Ia 25.3187 mA
[15:46:30.932] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  8 iter 10 Vana  77 Ia 22.9188 mA
[15:46:31.033] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  8 iter 11 Vana  84 Ia 25.3187 mA
[15:46:31.134] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L313> ROC 9 iter 0 Vana 78 Ia 23.7188 mA
[15:46:31.235] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  9 iter  1 Vana  80 Ia 25.3187 mA
[15:46:31.336] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  9 iter  2 Vana  73 Ia 22.9188 mA
[15:46:31.437] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  9 iter  3 Vana  80 Ia 25.3187 mA
[15:46:31.538] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  9 iter  4 Vana  73 Ia 22.9188 mA
[15:46:31.639] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  9 iter  5 Vana  80 Ia 25.3187 mA
[15:46:31.739] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  9 iter  6 Vana  73 Ia 22.9188 mA
[15:46:31.840] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  9 iter  7 Vana  80 Ia 25.3187 mA
[15:46:31.941] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  9 iter  8 Vana  73 Ia 22.9188 mA
[15:46:32.042] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  9 iter  9 Vana  80 Ia 25.3187 mA
[15:46:32.142] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  9 iter 10 Vana  73 Ia 22.9188 mA
[15:46:32.243] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  9 iter 11 Vana  80 Ia 25.3187 mA
[15:46:32.345] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L313> ROC 10 iter 0 Vana 78 Ia 22.9188 mA
[15:46:32.445] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 10 iter  1 Vana  85 Ia 24.5188 mA
[15:46:32.546] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 10 iter  2 Vana  83 Ia 24.5188 mA
[15:46:32.646] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 10 iter  3 Vana  81 Ia 23.7188 mA
[15:46:32.747] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 10 iter  4 Vana  83 Ia 24.5188 mA
[15:46:32.848] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 10 iter  5 Vana  81 Ia 23.7188 mA
[15:46:32.949] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 10 iter  6 Vana  83 Ia 24.5188 mA
[15:46:33.050] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 10 iter  7 Vana  81 Ia 23.7188 mA
[15:46:33.151] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 10 iter  8 Vana  83 Ia 24.5188 mA
[15:46:33.252] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 10 iter  9 Vana  81 Ia 23.7188 mA
[15:46:33.353] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 10 iter 10 Vana  83 Ia 24.5188 mA
[15:46:33.453] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 10 iter 11 Vana  81 Ia 23.7188 mA
[15:46:33.555] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L313> ROC 11 iter 0 Vana 78 Ia 25.3187 mA
[15:46:33.655] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 11 iter  1 Vana  71 Ia 23.7188 mA
[15:46:33.756] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 11 iter  2 Vana  73 Ia 23.7188 mA
[15:46:33.856] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 11 iter  3 Vana  75 Ia 24.5188 mA
[15:46:33.957] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 11 iter  4 Vana  73 Ia 23.7188 mA
[15:46:34.058] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 11 iter  5 Vana  75 Ia 23.7188 mA
[15:46:34.159] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 11 iter  6 Vana  77 Ia 25.3187 mA
[15:46:34.260] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 11 iter  7 Vana  70 Ia 22.9188 mA
[15:46:34.361] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 11 iter  8 Vana  77 Ia 24.5188 mA
[15:46:34.461] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 11 iter  9 Vana  75 Ia 24.5188 mA
[15:46:34.562] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 11 iter 10 Vana  73 Ia 23.7188 mA
[15:46:34.663] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 11 iter 11 Vana  75 Ia 24.5188 mA
[15:46:34.764] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L313> ROC 12 iter 0 Vana 78 Ia 22.9188 mA
[15:46:34.865] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 12 iter  1 Vana  85 Ia 25.3187 mA
[15:46:34.965] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 12 iter  2 Vana  78 Ia 23.7188 mA
[15:46:35.066] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 12 iter  3 Vana  80 Ia 24.5188 mA
[15:46:35.167] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 12 iter  4 Vana  78 Ia 22.9188 mA
[15:46:35.268] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 12 iter  5 Vana  85 Ia 25.3187 mA
[15:46:35.368] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 12 iter  6 Vana  78 Ia 22.9188 mA
[15:46:35.470] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 12 iter  7 Vana  85 Ia 25.3187 mA
[15:46:35.571] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 12 iter  8 Vana  78 Ia 23.7188 mA
[15:46:35.672] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 12 iter  9 Vana  80 Ia 23.7188 mA
[15:46:35.773] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 12 iter 10 Vana  82 Ia 25.3187 mA
[15:46:35.873] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 12 iter 11 Vana  75 Ia 22.9188 mA
[15:46:35.975] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L313> ROC 13 iter 0 Vana 78 Ia 23.7188 mA
[15:46:36.076] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 13 iter  1 Vana  80 Ia 24.5188 mA
[15:46:36.176] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 13 iter  2 Vana  78 Ia 23.7188 mA
[15:46:36.277] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 13 iter  3 Vana  80 Ia 24.5188 mA
[15:46:36.378] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 13 iter  4 Vana  78 Ia 23.7188 mA
[15:46:36.478] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 13 iter  5 Vana  80 Ia 24.5188 mA
[15:46:36.579] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 13 iter  6 Vana  78 Ia 23.7188 mA
[15:46:36.679] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 13 iter  7 Vana  80 Ia 24.5188 mA
[15:46:36.780] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 13 iter  8 Vana  78 Ia 23.7188 mA
[15:46:36.881] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 13 iter  9 Vana  80 Ia 24.5188 mA
[15:46:36.981] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 13 iter 10 Vana  78 Ia 23.7188 mA
[15:46:37.083] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 13 iter 11 Vana  80 Ia 24.5188 mA
[15:46:37.184] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L313> ROC 14 iter 0 Vana 78 Ia 23.7188 mA
[15:46:37.284] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 14 iter  1 Vana  80 Ia 23.7188 mA
[15:46:37.385] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 14 iter  2 Vana  82 Ia 24.5188 mA
[15:46:37.485] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 14 iter  3 Vana  80 Ia 24.5188 mA
[15:46:37.586] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 14 iter  4 Vana  78 Ia 23.7188 mA
[15:46:37.687] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 14 iter  5 Vana  80 Ia 24.5188 mA
[15:46:37.788] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 14 iter  6 Vana  78 Ia 22.9188 mA
[15:46:37.889] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 14 iter  7 Vana  85 Ia 25.3187 mA
[15:46:37.990] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 14 iter  8 Vana  78 Ia 22.9188 mA
[15:46:38.091] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 14 iter  9 Vana  85 Ia 25.3187 mA
[15:46:38.192] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 14 iter 10 Vana  78 Ia 23.7188 mA
[15:46:38.292] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 14 iter 11 Vana  80 Ia 24.5188 mA
[15:46:38.394] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L313> ROC 15 iter 0 Vana 78 Ia 22.9188 mA
[15:46:38.494] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 15 iter  1 Vana  85 Ia 25.3187 mA
[15:46:38.595] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 15 iter  2 Vana  78 Ia 22.9188 mA
[15:46:38.695] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 15 iter  3 Vana  85 Ia 25.3187 mA
[15:46:38.796] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 15 iter  4 Vana  78 Ia 22.9188 mA
[15:46:38.896] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 15 iter  5 Vana  85 Ia 25.3187 mA
[15:46:38.997] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 15 iter  6 Vana  78 Ia 22.9188 mA
[15:46:39.098] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 15 iter  7 Vana  85 Ia 25.3187 mA
[15:46:39.198] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 15 iter  8 Vana  78 Ia 22.9188 mA
[15:46:39.299] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 15 iter  9 Vana  85 Ia 25.3187 mA
[15:46:39.400] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 15 iter 10 Vana  78 Ia 22.9188 mA
[15:46:39.500] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 15 iter 11 Vana  85 Ia 25.3187 mA
[15:46:39.528] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L376> ROC  0 Vana  80
[15:46:39.528] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L376> ROC  1 Vana  85
[15:46:39.528] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L376> ROC  2 Vana  85
[15:46:39.528] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L376> ROC  3 Vana  85
[15:46:39.528] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L376> ROC  4 Vana  94
[15:46:39.528] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L376> ROC  5 Vana  81
[15:46:39.528] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L376> ROC  6 Vana  74
[15:46:39.528] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L376> ROC  7 Vana  80
[15:46:39.528] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L376> ROC  8 Vana  84
[15:46:39.529] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L376> ROC  9 Vana  80
[15:46:39.529] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L376> ROC 10 Vana  81
[15:46:39.529] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L376> ROC 11 Vana  75
[15:46:39.529] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L376> ROC 12 Vana  75
[15:46:39.529] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L376> ROC 13 Vana  80
[15:46:39.529] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L376> ROC 14 Vana  80
[15:46:39.529] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L376> ROC 15 Vana  85
[15:46:41.356] <TB1>     INFO: PixTestPretest::setVana() done, Module Ia 384.3 mA = 24.0187 mA/ROC
[15:46:41.356] <TB1>     INFO: i(loss) [mA/ROC]:     20.1  20.1  19.3  19.3  19.3  19.3  18.5  19.3  20.9  20.1  19.3  20.1  17.7  19.3  19.3  20.9
[15:46:41.388] <TB1>     INFO:    ----------------------------------------------------------------------
[15:46:41.388] <TB1>     INFO:    PixTestPretest::findTiming() 
[15:46:41.388] <TB1>     INFO:    ----------------------------------------------------------------------
[15:46:41.388] <TB1>     INFO: PixTestCmd::init()
[15:46:41.388] <TB1>    DEBUG: <PixTestCmd.cc/runCommand:L3838> running command: timing
[15:46:42.003] <TB1>  WARNING: Not unmasking DUT, not setting Calibrate bits!
[15:48:18.273] <TB1>    DEBUG: <PixTestCmd.cc/~PixTestCmd:L78> PixTestCmd dtor
[15:48:18.304] <TB1>     INFO: TBM phases:  160MHz: 7, 400MHz: 2, TBM delays: ROC(0/1):4, header/trailer: 1, token: 1
[15:48:18.304] <TB1>     INFO: (success/tries = 100/100), width = 5
[15:48:18.304] <TB1>    DEBUG: <PixTest.cc/tbmSet:L2431> changing tbm reg basee[0] from 0xe8 to 0xe8
[15:48:18.304] <TB1>    DEBUG: <PixTest.cc/tbmSet:L2431> changing tbm reg basea[0] from 0xe4 to 0xe4
[15:48:18.304] <TB1>    DEBUG: <PixTest.cc/tbmSet:L2431> changing tbm reg basea[1] from 0xe4 to 0xe4
[15:48:18.304] <TB1>    DEBUG: <PixTest.cc/tbmSet:L2431> changing tbm reg base4[0] from 0x80 to 0x80
[15:48:18.304] <TB1>    DEBUG: <PixTest.cc/tbmSet:L2431> changing tbm reg base4[1] from 0x80 to 0x80
[15:48:18.308] <TB1>     INFO:    ----------------------------------------------------------------------
[15:48:18.308] <TB1>     INFO:    PixTestPretest::findWorkingPixel()
[15:48:18.308] <TB1>     INFO:    ----------------------------------------------------------------------
[15:48:18.443] <TB1>     INFO: Expecting 231680 events.
[15:48:25.725] <TB1>     INFO: 231680 events read in total (6567ms).
[15:48:25.730] <TB1>     INFO: Test took 7420ms.
[15:48:26.072] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1195> fwp_c12_r22_C0 OK, with vthrComp = 94 and Delta(CalDel) = 61
[15:48:26.075] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1195> fwp_c12_r22_C1 OK, with vthrComp = 116 and Delta(CalDel) = 61
[15:48:26.079] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1195> fwp_c12_r22_C2 OK, with vthrComp = 97 and Delta(CalDel) = 56
[15:48:26.082] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1195> fwp_c12_r22_C3 OK, with vthrComp = 94 and Delta(CalDel) = 60
[15:48:26.085] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1195> fwp_c12_r22_C4 OK, with vthrComp = 99 and Delta(CalDel) = 58
[15:48:26.089] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1195> fwp_c12_r22_C5 OK, with vthrComp = 93 and Delta(CalDel) = 60
[15:48:26.092] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1195> fwp_c12_r22_C6 OK, with vthrComp = 78 and Delta(CalDel) = 58
[15:48:26.096] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1195> fwp_c12_r22_C7 OK, with vthrComp = 89 and Delta(CalDel) = 62
[15:48:26.099] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1195> fwp_c12_r22_C8 OK, with vthrComp = 100 and Delta(CalDel) = 59
[15:48:26.102] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1195> fwp_c12_r22_C9 OK, with vthrComp = 107 and Delta(CalDel) = 61
[15:48:26.106] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1195> fwp_c12_r22_C10 OK, with vthrComp = 83 and Delta(CalDel) = 62
[15:48:26.109] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1195> fwp_c12_r22_C11 OK, with vthrComp = 110 and Delta(CalDel) = 60
[15:48:26.113] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1195> fwp_c12_r22_C12 OK, with vthrComp = 90 and Delta(CalDel) = 59
[15:48:26.116] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1195> fwp_c12_r22_C13 OK, with vthrComp = 84 and Delta(CalDel) = 61
[15:48:26.119] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1195> fwp_c12_r22_C14 OK, with vthrComp = 95 and Delta(CalDel) = 61
[15:48:26.123] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1195> fwp_c12_r22_C15 OK, with vthrComp = 97 and Delta(CalDel) = 63
[15:48:26.164] <TB1>     INFO: Found working pixel in all ROCs: col/row = 12/22
[15:48:26.201] <TB1>     INFO:    ----------------------------------------------------------------------
[15:48:26.201] <TB1>     INFO:    PixTestPretest::setVthrCompCalDel()
[15:48:26.201] <TB1>     INFO:    ----------------------------------------------------------------------
[15:48:26.337] <TB1>     INFO: Expecting 231680 events.
[15:48:34.559] <TB1>     INFO: 231680 events read in total (7507ms).
[15:48:34.562] <TB1>     INFO: Test took 8357ms.
[15:48:34.583] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L717> CalDel: 140 +/- 30.5
[15:48:34.906] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L717> CalDel: 129 +/- 30.5
[15:48:34.910] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L717> CalDel: 130 +/- 29
[15:48:34.913] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L717> CalDel: 122 +/- 29
[15:48:34.917] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L717> CalDel: 115 +/- 29.5
[15:48:34.921] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L717> CalDel: 133 +/- 29.5
[15:48:34.924] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L717> CalDel: 130 +/- 29.5
[15:48:34.928] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L717> CalDel: 137 +/- 31
[15:48:34.932] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L717> CalDel: 125 +/- 29.5
[15:48:34.935] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L717> CalDel: 129 +/- 30.5
[15:48:34.939] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L717> CalDel: 139 +/- 30
[15:48:34.943] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L717> CalDel: 124 +/- 29.5
[15:48:34.946] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L717> CalDel: 121 +/- 28.5
[15:48:34.950] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L717> CalDel: 134 +/- 30
[15:48:34.954] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L717> CalDel: 127 +/- 30.5
[15:48:34.960] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L717> CalDel: 138 +/- 31
[15:48:34.000] <TB1>     INFO: PixTestPretest::setVthrCompCalDel() done
[15:48:34.000] <TB1>     INFO: CalDel:      140   129   130   122   115   133   130   137   125   129   139   124   121   134   127   138
[15:48:34.000] <TB1>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[15:48:35.004] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-1-27_ElComandanteTest_2016-01-07_15h43m_1452203009//000_FPIXTest_p17//dacParameters_C0.dat
[15:48:35.004] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-1-27_ElComandanteTest_2016-01-07_15h43m_1452203009//000_FPIXTest_p17//dacParameters_C1.dat
[15:48:35.004] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-1-27_ElComandanteTest_2016-01-07_15h43m_1452203009//000_FPIXTest_p17//dacParameters_C2.dat
[15:48:35.005] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-1-27_ElComandanteTest_2016-01-07_15h43m_1452203009//000_FPIXTest_p17//dacParameters_C3.dat
[15:48:35.005] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-1-27_ElComandanteTest_2016-01-07_15h43m_1452203009//000_FPIXTest_p17//dacParameters_C4.dat
[15:48:35.005] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-1-27_ElComandanteTest_2016-01-07_15h43m_1452203009//000_FPIXTest_p17//dacParameters_C5.dat
[15:48:35.005] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-1-27_ElComandanteTest_2016-01-07_15h43m_1452203009//000_FPIXTest_p17//dacParameters_C6.dat
[15:48:35.005] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-1-27_ElComandanteTest_2016-01-07_15h43m_1452203009//000_FPIXTest_p17//dacParameters_C7.dat
[15:48:35.005] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-1-27_ElComandanteTest_2016-01-07_15h43m_1452203009//000_FPIXTest_p17//dacParameters_C8.dat
[15:48:35.005] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-1-27_ElComandanteTest_2016-01-07_15h43m_1452203009//000_FPIXTest_p17//dacParameters_C9.dat
[15:48:35.006] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-1-27_ElComandanteTest_2016-01-07_15h43m_1452203009//000_FPIXTest_p17//dacParameters_C10.dat
[15:48:35.006] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-1-27_ElComandanteTest_2016-01-07_15h43m_1452203009//000_FPIXTest_p17//dacParameters_C11.dat
[15:48:35.006] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-1-27_ElComandanteTest_2016-01-07_15h43m_1452203009//000_FPIXTest_p17//dacParameters_C12.dat
[15:48:35.006] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-1-27_ElComandanteTest_2016-01-07_15h43m_1452203009//000_FPIXTest_p17//dacParameters_C13.dat
[15:48:35.006] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-1-27_ElComandanteTest_2016-01-07_15h43m_1452203009//000_FPIXTest_p17//dacParameters_C14.dat
[15:48:35.006] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-1-27_ElComandanteTest_2016-01-07_15h43m_1452203009//000_FPIXTest_p17//dacParameters_C15.dat
[15:48:35.006] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-H-1-27_ElComandanteTest_2016-01-07_15h43m_1452203009//000_FPIXTest_p17//tbmParameters_C0a.dat
[15:48:35.006] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-H-1-27_ElComandanteTest_2016-01-07_15h43m_1452203009//000_FPIXTest_p17//tbmParameters_C0b.dat
[15:48:35.007] <TB1>     INFO: PixTestPretest::doTest() done, duration: 153 seconds
[15:48:35.007] <TB1>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[15:48:35.066] <TB1>    DEBUG: <PixTestAlive.cc/init:L77> PixTestAlive::init()
[15:48:35.066] <TB1>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[15:48:35.068] <TB1>     INFO: ######################################################################
[15:48:35.068] <TB1>     INFO: PixTestAlive::doTest()
[15:48:35.068] <TB1>     INFO: ######################################################################
[15:48:35.071] <TB1>     INFO:    ----------------------------------------------------------------------
[15:48:35.071] <TB1>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[15:48:35.071] <TB1>     INFO:    ----------------------------------------------------------------------
[15:48:35.072] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[15:48:35.418] <TB1>     INFO: Expecting 41600 events.
[15:48:39.529] <TB1>     INFO: 41600 events read in total (3396ms).
[15:48:39.530] <TB1>     INFO: Test took 4457ms.
[15:48:39.538] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:48:39.538] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66553
[15:48:39.538] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[15:48:39.918] <TB1>     INFO: PixTestAlive::aliveTest() done
[15:48:39.918] <TB1>     INFO: number of dead pixels (per ROC):     0    0    1    0    0    0    0    0    0    0    0    1    2    1    2    0
[15:48:39.918] <TB1>    DEBUG: <PixTestAlive.cc/aliveTest:L188> number of red-efficiency pixels:     0    0    1    0    0    0    0    0    0    0    0    1    2    1    2    0
[15:48:39.921] <TB1>     INFO:    ----------------------------------------------------------------------
[15:48:39.921] <TB1>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[15:48:39.921] <TB1>     INFO:    ----------------------------------------------------------------------
[15:48:39.922] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[15:48:40.263] <TB1>     INFO: Expecting 41600 events.
[15:48:43.237] <TB1>     INFO: 41600 events read in total (2259ms).
[15:48:43.237] <TB1>     INFO: Test took 3315ms.
[15:48:43.237] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:48:43.237] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[15:48:43.237] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[15:48:43.237] <TB1>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[15:48:43.644] <TB1>     INFO: PixTestAlive::maskTest() done
[15:48:43.644] <TB1>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[15:48:43.647] <TB1>     INFO:    ----------------------------------------------------------------------
[15:48:43.647] <TB1>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[15:48:43.647] <TB1>     INFO:    ----------------------------------------------------------------------
[15:48:43.648] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[15:48:43.990] <TB1>     INFO: Expecting 41600 events.
[15:48:48.069] <TB1>     INFO: 41600 events read in total (3364ms).
[15:48:48.069] <TB1>     INFO: Test took 4421ms.
[15:48:48.077] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:48:48.077] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66553
[15:48:48.077] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[15:48:48.454] <TB1>     INFO: PixTestAlive::addressDecodingTest() done
[15:48:48.454] <TB1>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[15:48:48.454] <TB1>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[15:48:48.454] <TB1>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L109> PixTestAlive dtor
[15:48:48.463] <TB1>     INFO: ######################################################################
[15:48:48.463] <TB1>     INFO: PixTestTrim::doTest()
[15:48:48.463] <TB1>     INFO: ######################################################################
[15:48:48.466] <TB1>     INFO:    ----------------------------------------------------------------------
[15:48:48.466] <TB1>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[15:48:48.466] <TB1>     INFO:    ----------------------------------------------------------------------
[15:48:48.547] <TB1>     INFO: ---> VthrComp thr map (minimal VthrComp)
[15:48:48.547] <TB1>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[15:48:48.559] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:48:48.559] <TB1>     INFO:     run 1 of 1
[15:48:48.559] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:48:48.903] <TB1>     INFO: Expecting 5025280 events.
[15:49:33.392] <TB1>     INFO: 1375744 events read in total (43774ms).
[15:50:16.928] <TB1>     INFO: 2734040 events read in total (87310ms).
[15:51:00.620] <TB1>     INFO: 4102848 events read in total (131002ms).
[15:51:29.649] <TB1>     INFO: 5025280 events read in total (160031ms).
[15:51:29.695] <TB1>     INFO: Test took 161136ms.
[15:51:29.757] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:51:29.865] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:51:31.304] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:51:32.710] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:51:34.093] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:51:35.454] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:51:36.839] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:51:38.184] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:51:39.501] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:51:40.828] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:51:42.208] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:51:43.649] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:51:44.959] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:51:46.359] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:51:47.697] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:51:49.046] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:51:50.428] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:51:51.842] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 214913024
[15:51:51.845] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.9677 minThrLimit = 99.9457 minThrNLimit = 125.625 -> result = 99.9677 -> 99
[15:51:51.845] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.2595 minThrLimit = 91.2566 minThrNLimit = 121.654 -> result = 91.2595 -> 91
[15:51:51.846] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.8615 minThrLimit = 92.8613 minThrNLimit = 119.271 -> result = 92.8615 -> 92
[15:51:51.846] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.7995 minThrLimit = 92.6966 minThrNLimit = 116.997 -> result = 92.7995 -> 92
[15:51:51.846] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.2879 minThrLimit = 99.2825 minThrNLimit = 123.178 -> result = 99.2879 -> 99
[15:51:51.847] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 86.0063 minThrLimit = 85.9782 minThrNLimit = 112.036 -> result = 86.0063 -> 86
[15:51:51.847] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 82.0658 minThrLimit = 82.0473 minThrNLimit = 107.463 -> result = 82.0658 -> 82
[15:51:51.847] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.1645 minThrLimit = 88.1604 minThrNLimit = 111.757 -> result = 88.1645 -> 88
[15:51:51.848] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.2693 minThrLimit = 88.2113 minThrNLimit = 116.81 -> result = 88.2693 -> 88
[15:51:51.848] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.4935 minThrLimit = 99.4882 minThrNLimit = 129.942 -> result = 99.4935 -> 99
[15:51:51.849] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 83.1211 minThrLimit = 83.1151 minThrNLimit = 105.545 -> result = 83.1211 -> 83
[15:51:51.849] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.8479 minThrLimit = 98.8467 minThrNLimit = 125.168 -> result = 98.8479 -> 98
[15:51:51.849] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.2277 minThrLimit = 87.2027 minThrNLimit = 111.691 -> result = 87.2277 -> 87
[15:51:51.850] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.7077 minThrLimit = 87.6759 minThrNLimit = 113.646 -> result = 87.7077 -> 87
[15:51:51.850] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.6172 minThrLimit = 94.6119 minThrNLimit = 119.92 -> result = 94.6172 -> 94
[15:51:51.851] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.1827 minThrLimit = 97.181 minThrNLimit = 124.122 -> result = 97.1827 -> 97
[15:51:51.851] <TB1>     INFO: ROC 0 VthrComp = 99
[15:51:51.851] <TB1>     INFO: ROC 1 VthrComp = 91
[15:51:51.851] <TB1>     INFO: ROC 2 VthrComp = 92
[15:51:51.851] <TB1>     INFO: ROC 3 VthrComp = 92
[15:51:51.851] <TB1>     INFO: ROC 4 VthrComp = 99
[15:51:51.851] <TB1>     INFO: ROC 5 VthrComp = 86
[15:51:51.852] <TB1>     INFO: ROC 6 VthrComp = 82
[15:51:51.852] <TB1>     INFO: ROC 7 VthrComp = 88
[15:51:51.852] <TB1>     INFO: ROC 8 VthrComp = 88
[15:51:51.852] <TB1>     INFO: ROC 9 VthrComp = 99
[15:51:51.852] <TB1>     INFO: ROC 10 VthrComp = 83
[15:51:51.852] <TB1>     INFO: ROC 11 VthrComp = 98
[15:51:51.852] <TB1>     INFO: ROC 12 VthrComp = 87
[15:51:51.852] <TB1>     INFO: ROC 13 VthrComp = 87
[15:51:51.852] <TB1>     INFO: ROC 14 VthrComp = 94
[15:51:51.852] <TB1>     INFO: ROC 15 VthrComp = 97
[15:51:51.852] <TB1>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[15:51:51.853] <TB1>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[15:51:51.863] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:51:51.863] <TB1>     INFO:     run 1 of 1
[15:51:51.863] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:51:52.206] <TB1>     INFO: Expecting 5025280 events.
[15:52:27.937] <TB1>     INFO: 882160 events read in total (35016ms).
[15:53:03.122] <TB1>     INFO: 1762232 events read in total (70201ms).
[15:53:38.263] <TB1>     INFO: 2642368 events read in total (105342ms).
[15:54:13.335] <TB1>     INFO: 3513288 events read in total (140414ms).
[15:54:48.416] <TB1>     INFO: 4380504 events read in total (175495ms).
[15:55:14.139] <TB1>     INFO: 5025280 events read in total (201218ms).
[15:55:14.215] <TB1>     INFO: Test took 202352ms.
[15:55:14.397] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:55:14.740] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:55:16.310] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:55:17.849] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:55:19.400] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:55:20.967] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:55:22.533] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:55:24.084] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:55:25.630] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:55:27.181] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:55:28.729] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:55:30.283] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:55:31.835] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:55:33.400] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:55:34.963] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:55:36.508] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:55:38.067] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:55:39.624] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 252207104
[15:55:39.627] <TB1>     INFO:    roc 0 with ID = 0  has maximal Vcal 57.6246 for pixel 5/7 mean/min/max = 45.1717/32.5688/57.7747
[15:55:39.628] <TB1>     INFO:    roc 1 with ID = 1  has maximal Vcal 56.9378 for pixel 3/1 mean/min/max = 44.8527/32.713/56.9924
[15:55:39.628] <TB1>     INFO:    roc 2 with ID = 2  has maximal Vcal 55.9032 for pixel 19/63 mean/min/max = 44.9219/33.7726/56.0712
[15:55:39.628] <TB1>     INFO:    roc 3 with ID = 3  has maximal Vcal 55.8035 for pixel 34/1 mean/min/max = 45.2809/34.5743/55.9876
[15:55:39.628] <TB1>     INFO:    roc 4 with ID = 4  has maximal Vcal 56.4548 for pixel 10/51 mean/min/max = 43.9451/31.2429/56.6474
[15:55:39.629] <TB1>     INFO:    roc 5 with ID = 5  has maximal Vcal 54.641 for pixel 4/3 mean/min/max = 43.5471/31.9773/55.1168
[15:55:39.629] <TB1>     INFO:    roc 6 with ID = 6  has maximal Vcal 54.0692 for pixel 32/79 mean/min/max = 43.5957/32.1923/54.9991
[15:55:39.629] <TB1>     INFO:    roc 7 with ID = 7  has maximal Vcal 55.3341 for pixel 3/57 mean/min/max = 44.6717/33.9185/55.4249
[15:55:39.630] <TB1>     INFO:    roc 8 with ID = 8  has maximal Vcal 55.0281 for pixel 0/7 mean/min/max = 44.6354/33.9516/55.3192
[15:55:39.630] <TB1>     INFO:    roc 9 with ID = 9  has maximal Vcal 55.1553 for pixel 22/0 mean/min/max = 43.419/31.6584/55.1797
[15:55:39.630] <TB1>     INFO:    roc 10 with ID = 10  has maximal Vcal 54.7719 for pixel 51/3 mean/min/max = 43.6288/32.2029/55.0548
[15:55:39.631] <TB1>     INFO:    roc 11 with ID = 11  has maximal Vcal 55.2818 for pixel 27/4 mean/min/max = 43.9081/32.4551/55.3612
[15:55:39.631] <TB1>     INFO:    roc 12 with ID = 12  has maximal Vcal 57.4136 for pixel 0/40 mean/min/max = 44.5872/31.5503/57.6241
[15:55:39.631] <TB1>     INFO:    roc 13 with ID = 13  has maximal Vcal 55.4631 for pixel 10/76 mean/min/max = 43.9695/32.3606/55.5784
[15:55:39.631] <TB1>     INFO:    roc 14 with ID = 14  has maximal Vcal 56.9923 for pixel 0/0 mean/min/max = 44.8505/32.6822/57.0188
[15:55:39.632] <TB1>     INFO:    roc 15 with ID = 15  has maximal Vcal 56.34 for pixel 19/78 mean/min/max = 44.0307/31.6183/56.4431
[15:55:39.632] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:55:39.764] <TB1>     INFO: Expecting 411648 events.
[15:55:47.498] <TB1>     INFO: 411648 events read in total (7019ms).
[15:55:47.505] <TB1>     INFO: Expecting 411648 events.
[15:55:55.207] <TB1>     INFO: 411648 events read in total (7037ms).
[15:55:55.217] <TB1>     INFO: Expecting 411648 events.
[15:56:02.881] <TB1>     INFO: 411648 events read in total (7005ms).
[15:56:02.893] <TB1>     INFO: Expecting 411648 events.
[15:56:10.561] <TB1>     INFO: 411648 events read in total (7009ms).
[15:56:10.576] <TB1>     INFO: Expecting 411648 events.
[15:56:18.259] <TB1>     INFO: 411648 events read in total (7024ms).
[15:56:18.276] <TB1>     INFO: Expecting 411648 events.
[15:56:25.966] <TB1>     INFO: 411648 events read in total (7034ms).
[15:56:25.986] <TB1>     INFO: Expecting 411648 events.
[15:56:33.614] <TB1>     INFO: 411648 events read in total (6978ms).
[15:56:33.635] <TB1>     INFO: Expecting 411648 events.
[15:56:41.320] <TB1>     INFO: 411648 events read in total (7028ms).
[15:56:41.345] <TB1>     INFO: Expecting 411648 events.
[15:56:49.027] <TB1>     INFO: 411648 events read in total (7032ms).
[15:56:49.053] <TB1>     INFO: Expecting 411648 events.
[15:56:56.790] <TB1>     INFO: 411648 events read in total (7092ms).
[15:56:56.819] <TB1>     INFO: Expecting 411648 events.
[15:57:04.480] <TB1>     INFO: 411648 events read in total (7021ms).
[15:57:04.511] <TB1>     INFO: Expecting 411648 events.
[15:57:12.217] <TB1>     INFO: 411648 events read in total (7063ms).
[15:57:12.251] <TB1>     INFO: Expecting 411648 events.
[15:57:19.885] <TB1>     INFO: 411648 events read in total (6998ms).
[15:57:19.922] <TB1>     INFO: Expecting 411648 events.
[15:57:27.648] <TB1>     INFO: 411648 events read in total (7091ms).
[15:57:27.689] <TB1>     INFO: Expecting 411648 events.
[15:57:35.347] <TB1>     INFO: 411648 events read in total (7032ms).
[15:57:35.390] <TB1>     INFO: Expecting 411648 events.
[15:57:43.037] <TB1>     INFO: 411648 events read in total (7015ms).
[15:57:43.084] <TB1>     INFO: Test took 123452ms.
[15:57:43.593] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0585 < 35 for itrim = 112; old thr = 34.9307 ... break
[15:57:43.641] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.5755 < 35 for itrim+1 = 113; old thr = 34.6617 ... break
[15:57:43.685] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.6978 < 35 for itrim+1 = 103; old thr = 34.4638 ... break
[15:57:43.729] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0749 < 35 for itrim = 103; old thr = 34.7761 ... break
[15:57:43.768] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4064 < 35 for itrim = 107; old thr = 34.3026 ... break
[15:57:43.816] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.5478 < 35 for itrim+1 = 103; old thr = 34.752 ... break
[15:57:43.852] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0521 < 35 for itrim = 90; old thr = 34.3546 ... break
[15:57:43.890] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4578 < 35 for itrim = 101; old thr = 34.2464 ... break
[15:57:43.930] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2297 < 35 for itrim = 98; old thr = 34.4131 ... break
[15:57:43.975] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4825 < 35 for itrim = 104; old thr = 34.4142 ... break
[15:57:44.008] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2631 < 35 for itrim = 98; old thr = 33.818 ... break
[15:57:44.053] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.698 < 35 for itrim = 105; old thr = 32.8912 ... break
[15:57:44.086] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0159 < 35 for itrim = 100; old thr = 34.3225 ... break
[15:57:44.134] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.3219 < 35 for itrim+1 = 111; old thr = 34.7036 ... break
[15:57:44.171] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0695 < 35 for itrim = 106; old thr = 34.22 ... break
[15:57:44.220] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0387 < 35 for itrim = 115; old thr = 33.85 ... break
[15:57:44.296] <TB1>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[15:57:44.306] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:57:44.306] <TB1>     INFO:     run 1 of 1
[15:57:44.306] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:57:44.648] <TB1>     INFO: Expecting 5025280 events.
[15:58:20.223] <TB1>     INFO: 869304 events read in total (34860ms).
[15:58:55.174] <TB1>     INFO: 1736664 events read in total (69811ms).
[15:59:30.138] <TB1>     INFO: 2603272 events read in total (104775ms).
[16:00:04.941] <TB1>     INFO: 3460792 events read in total (139578ms).
[16:00:39.851] <TB1>     INFO: 4314944 events read in total (174488ms).
[16:01:08.532] <TB1>     INFO: 5025280 events read in total (203169ms).
[16:01:08.610] <TB1>     INFO: Test took 204304ms.
[16:01:08.790] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:01:09.129] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:01:10.655] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:01:12.133] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:01:13.646] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:01:15.159] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:01:16.691] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:01:18.199] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:01:19.692] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:01:21.201] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:01:22.694] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:01:24.207] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:01:25.715] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:01:27.221] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:01:28.725] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:01:30.225] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:01:31.737] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:01:33.242] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 276406272
[16:01:33.244] <TB1>     INFO: ---> TrimStepCorr4 extremal thresholds: 1.031116 .. 51.323152
[16:01:33.319] <TB1>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 1 .. 61 (-1/-1) hits flags = 528 (plus default)
[16:01:33.328] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:01:33.329] <TB1>     INFO:     run 1 of 1
[16:01:33.329] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:01:33.672] <TB1>     INFO: Expecting 2030080 events.
[16:02:14.393] <TB1>     INFO: 1143400 events read in total (40006ms).
[16:02:45.311] <TB1>     INFO: 2030080 events read in total (70925ms).
[16:02:45.334] <TB1>     INFO: Test took 72006ms.
[16:02:45.380] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:02:45.471] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:02:46.488] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:02:47.507] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:02:48.525] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:02:49.542] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:02:50.560] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:02:51.579] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:02:52.603] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:02:53.617] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:02:54.635] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:02:55.657] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:02:56.679] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:02:57.700] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:02:58.717] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:02:59.735] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:03:00.754] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:03:01.779] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 216420352
[16:03:01.860] <TB1>     INFO: ---> TrimStepCorr2 extremal thresholds: 19.151749 .. 45.692241
[16:03:01.933] <TB1>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 9 .. 55 (-1/-1) hits flags = 528 (plus default)
[16:03:01.943] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:03:01.943] <TB1>     INFO:     run 1 of 1
[16:03:01.943] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:03:02.285] <TB1>     INFO: Expecting 1564160 events.
[16:03:43.319] <TB1>     INFO: 1134408 events read in total (40320ms).
[16:03:58.106] <TB1>     INFO: 1564160 events read in total (55107ms).
[16:03:58.129] <TB1>     INFO: Test took 56188ms.
[16:03:58.169] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:03:58.240] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:03:59.220] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:04:00.213] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:04:01.191] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:04:02.186] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:04:03.162] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:04:04.143] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:04:05.124] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:04:06.101] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:04:07.087] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:04:08.068] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:04:09.045] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:04:10.025] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:04:11.003] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:04:11.969] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:04:12.933] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:04:13.898] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 232144896
[16:04:13.980] <TB1>     INFO: ---> TrimStepCorr1a extremal thresholds: 22.624422 .. 42.748106
[16:04:14.054] <TB1>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 12 .. 52 (-1/-1) hits flags = 528 (plus default)
[16:04:14.064] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:04:14.064] <TB1>     INFO:     run 1 of 1
[16:04:14.064] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:04:14.405] <TB1>     INFO: Expecting 1364480 events.
[16:04:55.550] <TB1>     INFO: 1141488 events read in total (40430ms).
[16:05:03.349] <TB1>     INFO: 1364480 events read in total (48229ms).
[16:05:03.362] <TB1>     INFO: Test took 49298ms.
[16:05:03.392] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:05:03.450] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:05:04.384] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:05:05.327] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:05:06.263] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:05:07.199] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:05:08.129] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:05:09.064] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:05:10.004] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:05:10.939] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:05:11.882] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:05:12.820] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:05:13.756] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:05:14.691] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:05:15.626] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:05:16.566] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:05:17.504] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:05:18.445] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 231587840
[16:05:18.528] <TB1>     INFO: ---> TrimStepCorr1b extremal thresholds: 24.583004 .. 42.674298
[16:05:18.604] <TB1>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 14 .. 52 (-1/-1) hits flags = 528 (plus default)
[16:05:18.613] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:05:18.613] <TB1>     INFO:     run 1 of 1
[16:05:18.613] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:05:18.957] <TB1>     INFO: Expecting 1297920 events.
[16:05:59.510] <TB1>     INFO: 1125592 events read in total (39838ms).
[16:06:05.672] <TB1>     INFO: 1297920 events read in total (46000ms).
[16:06:05.684] <TB1>     INFO: Test took 47070ms.
[16:06:05.714] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:06:05.772] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:06:06.709] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:06:07.642] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:06:08.573] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:06:09.504] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:06:10.436] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:06:11.370] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:06:12.305] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:06:13.234] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:06:14.170] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:06:15.100] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:06:16.035] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:06:16.968] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:06:17.901] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:06:18.836] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:06:19.770] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:06:20.708] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 309800960
[16:06:20.790] <TB1>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[16:06:20.790] <TB1>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[16:06:20.800] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:06:20.800] <TB1>     INFO:     run 1 of 1
[16:06:20.800] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:06:21.143] <TB1>     INFO: Expecting 1364480 events.
[16:07:01.388] <TB1>     INFO: 1072816 events read in total (39530ms).
[16:07:11.723] <TB1>     INFO: 1364480 events read in total (49865ms).
[16:07:11.736] <TB1>     INFO: Test took 50936ms.
[16:07:11.769] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:07:11.841] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:07:12.805] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:07:13.771] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:07:14.736] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:07:15.700] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:07:16.663] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:07:17.632] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:07:18.604] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:07:19.573] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:07:20.545] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:07:21.511] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:07:22.474] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:07:23.438] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:07:24.400] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:07:25.363] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:07:26.325] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:07:27.291] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 299753472
[16:07:27.323] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-1-27_ElComandanteTest_2016-01-07_15h43m_1452203009//000_FPIXTest_p17//dacParameters35_C0.dat
[16:07:27.323] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-1-27_ElComandanteTest_2016-01-07_15h43m_1452203009//000_FPIXTest_p17//dacParameters35_C1.dat
[16:07:27.323] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-1-27_ElComandanteTest_2016-01-07_15h43m_1452203009//000_FPIXTest_p17//dacParameters35_C2.dat
[16:07:27.323] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-1-27_ElComandanteTest_2016-01-07_15h43m_1452203009//000_FPIXTest_p17//dacParameters35_C3.dat
[16:07:27.323] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-1-27_ElComandanteTest_2016-01-07_15h43m_1452203009//000_FPIXTest_p17//dacParameters35_C4.dat
[16:07:27.324] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-1-27_ElComandanteTest_2016-01-07_15h43m_1452203009//000_FPIXTest_p17//dacParameters35_C5.dat
[16:07:27.324] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-1-27_ElComandanteTest_2016-01-07_15h43m_1452203009//000_FPIXTest_p17//dacParameters35_C6.dat
[16:07:27.324] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-1-27_ElComandanteTest_2016-01-07_15h43m_1452203009//000_FPIXTest_p17//dacParameters35_C7.dat
[16:07:27.324] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-1-27_ElComandanteTest_2016-01-07_15h43m_1452203009//000_FPIXTest_p17//dacParameters35_C8.dat
[16:07:27.324] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-1-27_ElComandanteTest_2016-01-07_15h43m_1452203009//000_FPIXTest_p17//dacParameters35_C9.dat
[16:07:27.324] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-1-27_ElComandanteTest_2016-01-07_15h43m_1452203009//000_FPIXTest_p17//dacParameters35_C10.dat
[16:07:27.324] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-1-27_ElComandanteTest_2016-01-07_15h43m_1452203009//000_FPIXTest_p17//dacParameters35_C11.dat
[16:07:27.324] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-1-27_ElComandanteTest_2016-01-07_15h43m_1452203009//000_FPIXTest_p17//dacParameters35_C12.dat
[16:07:27.324] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-1-27_ElComandanteTest_2016-01-07_15h43m_1452203009//000_FPIXTest_p17//dacParameters35_C13.dat
[16:07:27.324] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-1-27_ElComandanteTest_2016-01-07_15h43m_1452203009//000_FPIXTest_p17//dacParameters35_C14.dat
[16:07:27.324] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-1-27_ElComandanteTest_2016-01-07_15h43m_1452203009//000_FPIXTest_p17//dacParameters35_C15.dat
[16:07:27.324] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-H-1-27_ElComandanteTest_2016-01-07_15h43m_1452203009//000_FPIXTest_p17//trimParameters35_C0.dat
[16:07:27.332] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-H-1-27_ElComandanteTest_2016-01-07_15h43m_1452203009//000_FPIXTest_p17//trimParameters35_C1.dat
[16:07:27.339] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-H-1-27_ElComandanteTest_2016-01-07_15h43m_1452203009//000_FPIXTest_p17//trimParameters35_C2.dat
[16:07:27.346] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-H-1-27_ElComandanteTest_2016-01-07_15h43m_1452203009//000_FPIXTest_p17//trimParameters35_C3.dat
[16:07:27.353] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-H-1-27_ElComandanteTest_2016-01-07_15h43m_1452203009//000_FPIXTest_p17//trimParameters35_C4.dat
[16:07:27.360] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-H-1-27_ElComandanteTest_2016-01-07_15h43m_1452203009//000_FPIXTest_p17//trimParameters35_C5.dat
[16:07:27.366] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-H-1-27_ElComandanteTest_2016-01-07_15h43m_1452203009//000_FPIXTest_p17//trimParameters35_C6.dat
[16:07:27.373] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-H-1-27_ElComandanteTest_2016-01-07_15h43m_1452203009//000_FPIXTest_p17//trimParameters35_C7.dat
[16:07:27.380] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-H-1-27_ElComandanteTest_2016-01-07_15h43m_1452203009//000_FPIXTest_p17//trimParameters35_C8.dat
[16:07:27.387] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-H-1-27_ElComandanteTest_2016-01-07_15h43m_1452203009//000_FPIXTest_p17//trimParameters35_C9.dat
[16:07:27.393] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-H-1-27_ElComandanteTest_2016-01-07_15h43m_1452203009//000_FPIXTest_p17//trimParameters35_C10.dat
[16:07:27.400] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-H-1-27_ElComandanteTest_2016-01-07_15h43m_1452203009//000_FPIXTest_p17//trimParameters35_C11.dat
[16:07:27.407] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-H-1-27_ElComandanteTest_2016-01-07_15h43m_1452203009//000_FPIXTest_p17//trimParameters35_C12.dat
[16:07:27.414] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-H-1-27_ElComandanteTest_2016-01-07_15h43m_1452203009//000_FPIXTest_p17//trimParameters35_C13.dat
[16:07:27.420] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-H-1-27_ElComandanteTest_2016-01-07_15h43m_1452203009//000_FPIXTest_p17//trimParameters35_C14.dat
[16:07:27.427] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-H-1-27_ElComandanteTest_2016-01-07_15h43m_1452203009//000_FPIXTest_p17//trimParameters35_C15.dat
[16:07:27.434] <TB1>     INFO: PixTestTrim::trimTest() done
[16:07:27.434] <TB1>     INFO: vtrim:     112 113 103 103 107 103  90 101  98 104  98 105 100 111 106 115 
[16:07:27.434] <TB1>     INFO: vthrcomp:   99  91  92  92  99  86  82  88  88  99  83  98  87  87  94  97 
[16:07:27.434] <TB1>     INFO: vcal mean:  34.90  34.91  34.90  34.91  34.87  34.86  34.88  34.88  34.94  34.89  34.96  34.92  34.95  34.91  34.89  34.93 
[16:07:27.434] <TB1>     INFO: vcal RMS:    0.84   0.77   0.96   0.80   0.86   0.78   0.78   0.77   0.72   0.82   0.80   0.96   1.12   0.97   1.12   0.83 
[16:07:27.434] <TB1>     INFO: bits mean:   9.55   9.91   9.81   9.41  10.16  10.20  10.19   9.55   9.32  10.33  10.14   9.89   9.86  10.13   9.52  10.06 
[16:07:27.434] <TB1>     INFO: bits RMS:    2.68   2.47   2.40   2.46   2.62   2.54   2.51   2.48   2.59   2.49   2.56   2.62   2.73   2.47   2.70   2.64 
[16:07:27.444] <TB1>     INFO:    ----------------------------------------------------------------------
[16:07:27.444] <TB1>     INFO:    PixTestTrim::trimBitTest() ntrig = 10, vtrims = 254 126 63 32
[16:07:27.444] <TB1>     INFO:    ----------------------------------------------------------------------
[16:07:27.446] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[16:07:27.446] <TB1>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 10 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[16:07:27.456] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 10
[16:07:27.456] <TB1>     INFO:     run 1 of 1
[16:07:27.456] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:07:27.801] <TB1>     INFO: Expecting 8320000 events.
[16:08:05.536] <TB1>     INFO: 1115070 events read in total (37020ms).
[16:08:42.447] <TB1>     INFO: 2218620 events read in total (73931ms).
[16:09:19.436] <TB1>     INFO: 3319710 events read in total (110920ms).
[16:09:56.313] <TB1>     INFO: 4417690 events read in total (147797ms).
[16:10:32.993] <TB1>     INFO: 5507580 events read in total (184477ms).
[16:11:09.646] <TB1>     INFO: 6594930 events read in total (221131ms).
[16:11:46.396] <TB1>     INFO: 7684090 events read in total (257880ms).
[16:12:06.481] <TB1>     INFO: 8320000 events read in total (277965ms).
[16:12:06.543] <TB1>     INFO: Test took 279088ms.
[16:12:06.683] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:12:06.938] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:12:08.674] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:12:10.410] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:12:12.125] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:12:13.852] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:12:15.593] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:12:17.345] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:12:19.082] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:12:20.836] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:12:22.576] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:12:24.294] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:12:26.042] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:12:27.766] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:12:29.512] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:12:31.263] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:12:32.979] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:12:34.700] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 299761664
[16:12:34.701] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[16:12:34.775] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[16:12:34.775] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 10 dacrange: 0 .. 185 (-1/-1) hits flags = 528 (plus default)
[16:12:34.785] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 10
[16:12:34.785] <TB1>     INFO:     run 1 of 1
[16:12:34.785] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:12:35.127] <TB1>     INFO: Expecting 7737600 events.
[16:13:12.898] <TB1>     INFO: 1111960 events read in total (37056ms).
[16:13:49.770] <TB1>     INFO: 2213120 events read in total (73929ms).
[16:14:26.721] <TB1>     INFO: 3313720 events read in total (110879ms).
[16:15:03.567] <TB1>     INFO: 4406170 events read in total (147725ms).
[16:15:40.361] <TB1>     INFO: 5491180 events read in total (184519ms).
[16:16:16.953] <TB1>     INFO: 6574870 events read in total (221111ms).
[16:16:51.362] <TB1>     INFO: 7664410 events read in total (255520ms).
[16:16:54.169] <TB1>     INFO: 7737600 events read in total (258327ms).
[16:16:54.227] <TB1>     INFO: Test took 259443ms.
[16:16:54.363] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:16:54.575] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:16:56.233] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:16:57.898] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:16:59.579] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:17:01.271] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:17:02.936] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:17:04.636] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:17:06.331] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:17:08.009] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:17:09.683] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:17:11.369] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:17:13.054] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:17:14.751] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:17:16.455] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:17:18.153] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:17:19.832] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:17:21.512] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 299761664
[16:17:21.513] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[16:17:21.587] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[16:17:21.587] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 10 dacrange: 0 .. 169 (-1/-1) hits flags = 528 (plus default)
[16:17:21.597] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 10
[16:17:21.597] <TB1>     INFO:     run 1 of 1
[16:17:21.597] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:17:21.940] <TB1>     INFO: Expecting 7072000 events.
[16:18:00.394] <TB1>     INFO: 1161510 events read in total (37739ms).
[16:18:38.019] <TB1>     INFO: 2310280 events read in total (75364ms).
[16:19:15.735] <TB1>     INFO: 3458260 events read in total (113080ms).
[16:19:53.193] <TB1>     INFO: 4591600 events read in total (150538ms).
[16:20:30.468] <TB1>     INFO: 5720940 events read in total (187813ms).
[16:21:06.855] <TB1>     INFO: 6852080 events read in total (224200ms).
[16:21:14.370] <TB1>     INFO: 7072000 events read in total (231715ms).
[16:21:14.419] <TB1>     INFO: Test took 232822ms.
[16:21:14.529] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:21:14.716] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:21:16.302] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:21:17.913] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:21:19.534] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:21:21.154] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:21:22.750] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:21:24.384] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:21:26.029] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:21:27.653] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:21:29.281] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:21:30.895] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:21:32.525] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:21:34.113] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:21:35.721] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:21:37.332] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:21:38.933] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:21:40.534] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 299761664
[16:21:40.535] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[16:21:40.609] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[16:21:40.609] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 10 dacrange: 0 .. 169 (-1/-1) hits flags = 528 (plus default)
[16:21:40.620] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 10
[16:21:40.620] <TB1>     INFO:     run 1 of 1
[16:21:40.620] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:21:40.962] <TB1>     INFO: Expecting 7072000 events.
[16:22:19.380] <TB1>     INFO: 1162020 events read in total (37703ms).
[16:22:56.972] <TB1>     INFO: 2310640 events read in total (75295ms).
[16:23:34.637] <TB1>     INFO: 3457270 events read in total (112960ms).
[16:24:12.053] <TB1>     INFO: 4589930 events read in total (150376ms).
[16:24:47.916] <TB1>     INFO: 5719910 events read in total (186239ms).
[16:25:25.480] <TB1>     INFO: 6850220 events read in total (223803ms).
[16:25:32.974] <TB1>     INFO: 7072000 events read in total (231297ms).
[16:25:33.029] <TB1>     INFO: Test took 232409ms.
[16:25:33.143] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:25:33.327] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:25:34.918] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:25:36.539] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:25:38.162] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:25:39.782] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:25:41.365] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:25:42.995] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:25:44.598] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:25:46.182] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:25:47.767] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:25:49.333] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:25:50.926] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:25:52.487] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:25:54.068] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:25:55.648] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:25:57.223] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:25:58.801] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 299761664
[16:25:58.802] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[16:25:58.877] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[16:25:58.877] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 10 dacrange: 0 .. 168 (-1/-1) hits flags = 528 (plus default)
[16:25:58.887] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 10
[16:25:58.887] <TB1>     INFO:     run 1 of 1
[16:25:58.887] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:25:59.231] <TB1>     INFO: Expecting 7030400 events.
[16:26:37.975] <TB1>     INFO: 1165020 events read in total (38029ms).
[16:27:15.909] <TB1>     INFO: 2318310 events read in total (75963ms).
[16:27:53.698] <TB1>     INFO: 3466070 events read in total (113752ms).
[16:28:31.219] <TB1>     INFO: 4601000 events read in total (151273ms).
[16:29:06.300] <TB1>     INFO: 5733570 events read in total (186355ms).
[16:29:43.620] <TB1>     INFO: 6867620 events read in total (223674ms).
[16:29:49.189] <TB1>     INFO: 7030400 events read in total (229243ms).
[16:29:49.237] <TB1>     INFO: Test took 230351ms.
[16:29:49.345] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:29:49.528] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:29:51.079] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:29:52.651] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:29:54.234] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:29:55.809] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:29:57.361] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:29:58.954] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:30:00.558] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:30:02.149] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:30:03.747] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:30:05.323] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:30:06.925] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:30:08.491] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:30:10.080] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:30:11.663] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:30:13.237] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:30:14.804] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 305979392
[16:30:14.805] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 8.4062, thr difference RMS: 1.5538
[16:30:14.805] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 8.5393, thr difference RMS: 1.08191
[16:30:14.805] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 9.18979, thr difference RMS: 1.36364
[16:30:14.805] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 8.592, thr difference RMS: 1.48
[16:30:14.806] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 8.26569, thr difference RMS: 1.33335
[16:30:14.806] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 8.51562, thr difference RMS: 0.96375
[16:30:14.806] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 9.02606, thr difference RMS: 1.08972
[16:30:14.806] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 8.40102, thr difference RMS: 1.0902
[16:30:14.806] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 8.1381, thr difference RMS: 0.970206
[16:30:14.807] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 8.37386, thr difference RMS: 1.375
[16:30:14.807] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 8.16176, thr difference RMS: 0.934239
[16:30:14.807] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 7.49006, thr difference RMS: 1.45575
[16:30:14.807] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 8.95633, thr difference RMS: 1.20115
[16:30:14.807] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 8.12378, thr difference RMS: 1.05329
[16:30:14.808] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 8.07349, thr difference RMS: 1.41196
[16:30:14.808] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 7.41143, thr difference RMS: 1.43566
[16:30:14.808] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 8.43945, thr difference RMS: 1.55238
[16:30:14.808] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 8.5099, thr difference RMS: 1.07432
[16:30:14.808] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 9.43849, thr difference RMS: 1.33086
[16:30:14.809] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 8.6343, thr difference RMS: 1.46125
[16:30:14.809] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 8.31343, thr difference RMS: 1.32535
[16:30:14.809] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 8.51893, thr difference RMS: 0.972599
[16:30:14.809] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 9.05482, thr difference RMS: 1.08202
[16:30:14.809] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 8.3986, thr difference RMS: 1.10852
[16:30:14.810] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 8.14315, thr difference RMS: 0.958933
[16:30:14.810] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 8.34058, thr difference RMS: 1.39442
[16:30:14.810] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 8.25019, thr difference RMS: 0.92747
[16:30:14.810] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 7.45955, thr difference RMS: 1.44432
[16:30:14.811] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 9.05988, thr difference RMS: 1.1887
[16:30:14.811] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 8.1614, thr difference RMS: 1.05381
[16:30:14.811] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 8.14014, thr difference RMS: 1.39977
[16:30:14.811] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 7.47681, thr difference RMS: 1.44581
[16:30:14.811] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 8.54266, thr difference RMS: 1.53567
[16:30:14.812] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 8.509, thr difference RMS: 1.07162
[16:30:14.812] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 9.62493, thr difference RMS: 1.33859
[16:30:14.812] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 8.72207, thr difference RMS: 1.44574
[16:30:14.812] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 8.39134, thr difference RMS: 1.31644
[16:30:14.812] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 8.50602, thr difference RMS: 0.951977
[16:30:14.812] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 9.05327, thr difference RMS: 1.06162
[16:30:14.813] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 8.49947, thr difference RMS: 1.0844
[16:30:14.813] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 8.21256, thr difference RMS: 0.959182
[16:30:14.813] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 8.37869, thr difference RMS: 1.38489
[16:30:14.813] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 8.29537, thr difference RMS: 0.926742
[16:30:14.813] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 7.45753, thr difference RMS: 1.43968
[16:30:14.814] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 9.12778, thr difference RMS: 1.1814
[16:30:14.814] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 8.25792, thr difference RMS: 1.04628
[16:30:14.814] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 8.21982, thr difference RMS: 1.40351
[16:30:14.814] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 7.50934, thr difference RMS: 1.42776
[16:30:14.814] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 8.58335, thr difference RMS: 1.53785
[16:30:14.815] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 8.56632, thr difference RMS: 1.09712
[16:30:14.815] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 9.89128, thr difference RMS: 1.33699
[16:30:14.815] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 8.74884, thr difference RMS: 1.46039
[16:30:14.815] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 8.45112, thr difference RMS: 1.29486
[16:30:14.815] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 8.54096, thr difference RMS: 0.965331
[16:30:14.815] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 9.20572, thr difference RMS: 1.06926
[16:30:14.816] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 8.54425, thr difference RMS: 1.08374
[16:30:14.816] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 8.2157, thr difference RMS: 0.966919
[16:30:14.816] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 8.39275, thr difference RMS: 1.38134
[16:30:14.816] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 8.27802, thr difference RMS: 0.942265
[16:30:14.816] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 7.57968, thr difference RMS: 2.05789
[16:30:14.817] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 9.25582, thr difference RMS: 1.19612
[16:30:14.817] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 8.35079, thr difference RMS: 1.05455
[16:30:14.817] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 8.30612, thr difference RMS: 1.41067
[16:30:14.817] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 7.60383, thr difference RMS: 1.43669
[16:30:14.919] <TB1>     INFO: PixTestTrim::trimBitTest() done 
[16:30:14.922] <TB1>     INFO: PixTestTrim::doTest() done, duration: 2486 seconds
[16:30:14.922] <TB1>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[16:30:15.628] <TB1>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[16:30:15.629] <TB1>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[16:30:15.631] <TB1>     INFO: ######################################################################
[16:30:15.631] <TB1>     INFO: PixTestScurves::doTest() ntrig = 200
[16:30:15.631] <TB1>     INFO: ######################################################################
[16:30:15.631] <TB1>     INFO:    ----------------------------------------------------------------------
[16:30:15.632] <TB1>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[16:30:15.632] <TB1>     INFO:    ----------------------------------------------------------------------
[16:30:15.632] <TB1>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[16:30:15.641] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 200
[16:30:15.641] <TB1>     INFO:     run 1 of 1
[16:30:15.641] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:30:15.983] <TB1>     INFO: Expecting 59072000 events.
[16:30:45.099] <TB1>     INFO: 1072400 events read in total (28401ms).
[16:31:13.553] <TB1>     INFO: 2141600 events read in total (56855ms).
[16:31:41.826] <TB1>     INFO: 3210800 events read in total (85128ms).
[16:32:10.260] <TB1>     INFO: 4281400 events read in total (113562ms).
[16:32:38.678] <TB1>     INFO: 5349200 events read in total (141980ms).
[16:33:07.131] <TB1>     INFO: 6417000 events read in total (170433ms).
[16:33:35.533] <TB1>     INFO: 7488400 events read in total (198835ms).
[16:34:03.972] <TB1>     INFO: 8558800 events read in total (227274ms).
[16:34:32.364] <TB1>     INFO: 9627200 events read in total (255666ms).
[16:35:00.827] <TB1>     INFO: 10698000 events read in total (284129ms).
[16:35:29.266] <TB1>     INFO: 11767400 events read in total (312568ms).
[16:35:57.636] <TB1>     INFO: 12836200 events read in total (340938ms).
[16:36:26.038] <TB1>     INFO: 13909000 events read in total (369340ms).
[16:36:54.358] <TB1>     INFO: 14977200 events read in total (397660ms).
[16:37:22.806] <TB1>     INFO: 16044800 events read in total (426108ms).
[16:37:51.163] <TB1>     INFO: 17116400 events read in total (454465ms).
[16:38:19.593] <TB1>     INFO: 18186600 events read in total (482895ms).
[16:38:47.970] <TB1>     INFO: 19255200 events read in total (511272ms).
[16:39:16.390] <TB1>     INFO: 20325800 events read in total (539692ms).
[16:39:44.784] <TB1>     INFO: 21394400 events read in total (568086ms).
[16:40:13.246] <TB1>     INFO: 22462800 events read in total (596548ms).
[16:40:41.671] <TB1>     INFO: 23535000 events read in total (624973ms).
[16:41:10.164] <TB1>     INFO: 24604600 events read in total (653466ms).
[16:41:38.626] <TB1>     INFO: 25672400 events read in total (681928ms).
[16:42:07.074] <TB1>     INFO: 26742600 events read in total (710376ms).
[16:42:35.562] <TB1>     INFO: 27813000 events read in total (738864ms).
[16:43:04.029] <TB1>     INFO: 28881800 events read in total (767331ms).
[16:43:32.066] <TB1>     INFO: 29953800 events read in total (795368ms).
[16:43:58.875] <TB1>     INFO: 31022200 events read in total (822177ms).
[16:44:26.233] <TB1>     INFO: 32090400 events read in total (849535ms).
[16:44:54.792] <TB1>     INFO: 33160800 events read in total (878094ms).
[16:45:23.449] <TB1>     INFO: 34231400 events read in total (906751ms).
[16:45:52.059] <TB1>     INFO: 35300000 events read in total (935361ms).
[16:46:20.575] <TB1>     INFO: 36368800 events read in total (963877ms).
[16:46:49.137] <TB1>     INFO: 37438800 events read in total (992439ms).
[16:47:17.678] <TB1>     INFO: 38507200 events read in total (1020980ms).
[16:47:46.237] <TB1>     INFO: 39575200 events read in total (1049539ms).
[16:48:14.809] <TB1>     INFO: 40646400 events read in total (1078111ms).
[16:48:43.363] <TB1>     INFO: 41714000 events read in total (1106665ms).
[16:49:11.886] <TB1>     INFO: 42781200 events read in total (1135188ms).
[16:49:40.498] <TB1>     INFO: 43849200 events read in total (1163800ms).
[16:50:09.116] <TB1>     INFO: 44921600 events read in total (1192418ms).
[16:50:37.669] <TB1>     INFO: 45989400 events read in total (1220971ms).
[16:51:06.182] <TB1>     INFO: 47056800 events read in total (1249484ms).
[16:51:34.745] <TB1>     INFO: 48124400 events read in total (1278047ms).
[16:52:03.323] <TB1>     INFO: 49195600 events read in total (1306625ms).
[16:52:31.893] <TB1>     INFO: 50264000 events read in total (1335195ms).
[16:53:00.446] <TB1>     INFO: 51331600 events read in total (1363748ms).
[16:53:28.992] <TB1>     INFO: 52398400 events read in total (1392294ms).
[16:53:57.549] <TB1>     INFO: 53468600 events read in total (1420851ms).
[16:54:26.140] <TB1>     INFO: 54538000 events read in total (1449442ms).
[16:54:54.747] <TB1>     INFO: 55606800 events read in total (1478049ms).
[16:55:22.642] <TB1>     INFO: 56677800 events read in total (1505944ms).
[16:55:50.409] <TB1>     INFO: 57746400 events read in total (1533711ms).
[16:56:19.424] <TB1>     INFO: 58814600 events read in total (1562726ms).
[16:56:26.569] <TB1>     INFO: 59072000 events read in total (1569871ms).
[16:56:26.593] <TB1>     INFO: Test took 1570952ms.
[16:56:26.650] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:56:26.754] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:56:26.754] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[16:56:27.921] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:56:27.921] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[16:56:29.072] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:56:29.072] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[16:56:30.247] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:56:30.247] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[16:56:31.396] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:56:31.396] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[16:56:32.579] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:56:32.580] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[16:56:33.756] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:56:33.757] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[16:56:34.906] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:56:34.906] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[16:56:36.059] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:56:36.059] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[16:56:37.219] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:56:37.219] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[16:56:38.388] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:56:38.388] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[16:56:39.542] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:56:39.542] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[16:56:40.701] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:56:40.701] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[16:56:41.844] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:56:41.844] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[16:56:43.008] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:56:43.008] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[16:56:44.166] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:56:44.166] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[16:56:45.327] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 440250368
[16:56:45.356] <TB1>     INFO: PixTestScurves::scurves() done 
[16:56:45.356] <TB1>     INFO: Vcal mean:  35.03  35.02  35.08  35.12  35.00  35.03  35.07  35.04  35.01  35.04  35.21  35.00  35.09  35.06  35.04  35.05 
[16:56:45.356] <TB1>     INFO: Vcal RMS:    0.72   0.66   0.88   0.66   0.73   0.67   0.66   0.64   0.60   0.71   0.68   0.86   1.04   0.87   1.04   0.69 
[16:56:45.356] <TB1>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[16:56:45.432] <TB1>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[16:56:45.432] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[16:56:45.432] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[16:56:45.432] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[16:56:45.432] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[16:56:45.432] <TB1>     INFO: ######################################################################
[16:56:45.432] <TB1>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[16:56:45.432] <TB1>     INFO: ######################################################################
[16:56:45.435] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[16:56:45.777] <TB1>     INFO: Expecting 41600 events.
[16:56:49.874] <TB1>     INFO: 41600 events read in total (3380ms).
[16:56:49.874] <TB1>     INFO: Test took 4439ms.
[16:56:49.885] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:56:49.885] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66553
[16:56:49.885] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[16:56:49.889] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [2, 0, 79] has eff 0/10
[16:56:49.889] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [2, 0, 79]
[16:56:49.890] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [11, 9, 63] has eff 0/10
[16:56:49.890] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [11, 9, 63]
[16:56:49.891] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [12, 51, 13] has eff 0/10
[16:56:49.891] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [12, 51, 13]
[16:56:49.891] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [12, 51, 14] has eff 0/10
[16:56:49.891] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [12, 51, 14]
[16:56:49.891] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [13, 50, 1] has eff 0/10
[16:56:49.891] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [13, 50, 1]
[16:56:49.891] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [14, 0, 1] has eff 0/10
[16:56:49.891] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [14, 0, 1]
[16:56:49.891] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [14, 0, 2] has eff 0/10
[16:56:49.891] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [14, 0, 2]
[16:56:49.894] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 7
[16:56:49.894] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[16:56:49.894] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[16:56:49.894] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[16:56:50.232] <TB1>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[16:56:50.577] <TB1>     INFO: Expecting 41600 events.
[16:56:54.750] <TB1>     INFO: 41600 events read in total (3459ms).
[16:56:54.751] <TB1>     INFO: Test took 4519ms.
[16:56:54.760] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:56:54.760] <TB1>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66553
[16:56:54.760] <TB1>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[16:56:54.765] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 167.128
[16:56:54.765] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 168
[16:56:54.765] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.245
[16:56:54.765] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 178
[16:56:54.765] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 179.953
[16:56:54.765] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 179
[16:56:54.765] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.133
[16:56:54.765] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 172
[16:56:54.765] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.916
[16:56:54.765] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 177
[16:56:54.766] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.307
[16:56:54.766] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 176
[16:56:54.766] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 183.952
[16:56:54.766] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,12] phvalue 184
[16:56:54.766] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 188.162
[16:56:54.766] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 189
[16:56:54.766] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.22
[16:56:54.766] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 172
[16:56:54.766] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.113
[16:56:54.766] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [18 ,5] phvalue 180
[16:56:54.766] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 192.08
[16:56:54.766] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 192
[16:56:54.767] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.122
[16:56:54.767] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 182
[16:56:54.767] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.282
[16:56:54.767] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 181
[16:56:54.767] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.311
[16:56:54.767] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 173
[16:56:54.767] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 184.056
[16:56:54.767] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [26 ,11] phvalue 185
[16:56:54.767] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 182.565
[16:56:54.767] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 183
[16:56:54.767] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[16:56:54.767] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[16:56:54.767] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[16:56:54.854] <TB1>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[16:56:55.198] <TB1>     INFO: Expecting 41600 events.
[16:56:59.365] <TB1>     INFO: 41600 events read in total (3452ms).
[16:56:59.366] <TB1>     INFO: Test took 4512ms.
[16:56:59.374] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:56:59.374] <TB1>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66553
[16:56:59.374] <TB1>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[16:56:59.377] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[16:56:59.378] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 58minph_roc = 0
[16:56:59.378] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 60.8835
[16:56:59.378] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 61
[16:56:59.378] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 69.7854
[16:56:59.378] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,61] phvalue 70
[16:56:59.379] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 68.9516
[16:56:59.379] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 69
[16:56:59.379] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.5361
[16:56:59.379] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,44] phvalue 72
[16:56:59.379] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 67.1719
[16:56:59.379] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,48] phvalue 68
[16:56:59.379] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 68.3563
[16:56:59.379] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,62] phvalue 69
[16:56:59.379] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 77.4039
[16:56:59.379] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [13 ,67] phvalue 78
[16:56:59.379] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 88.6772
[16:56:59.379] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,6] phvalue 89
[16:56:59.380] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 65.2387
[16:56:59.380] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,67] phvalue 66
[16:56:59.380] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 69.2316
[16:56:59.380] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,60] phvalue 69
[16:56:59.380] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 88.8323
[16:56:59.380] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 89
[16:56:59.380] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.9528
[16:56:59.380] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 72
[16:56:59.380] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.6946
[16:56:59.380] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [7 ,60] phvalue 72
[16:56:59.380] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 62.2042
[16:56:59.380] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 63
[16:56:59.380] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 75.8273
[16:56:59.380] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,14] phvalue 76
[16:56:59.381] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 77.1769
[16:56:59.381] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,30] phvalue 77
[16:56:59.382] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 0 0
[16:56:59.793] <TB1>     INFO: Expecting 2560 events.
[16:57:00.750] <TB1>     INFO: 2560 events read in total (242ms).
[16:57:00.750] <TB1>     INFO: Test took 1368ms.
[16:57:00.750] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:57:00.750] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 61, 1 1
[16:57:01.258] <TB1>     INFO: Expecting 2560 events.
[16:57:02.217] <TB1>     INFO: 2560 events read in total (244ms).
[16:57:02.217] <TB1>     INFO: Test took 1466ms.
[16:57:02.218] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:57:02.218] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 2 2
[16:57:02.725] <TB1>     INFO: Expecting 2560 events.
[16:57:03.681] <TB1>     INFO: 2560 events read in total (241ms).
[16:57:03.682] <TB1>     INFO: Test took 1464ms.
[16:57:03.682] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:57:03.682] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 44, 3 3
[16:57:04.189] <TB1>     INFO: Expecting 2560 events.
[16:57:05.148] <TB1>     INFO: 2560 events read in total (244ms).
[16:57:05.149] <TB1>     INFO: Test took 1467ms.
[16:57:05.149] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:57:05.149] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 48, 4 4
[16:57:05.656] <TB1>     INFO: Expecting 2560 events.
[16:57:06.614] <TB1>     INFO: 2560 events read in total (243ms).
[16:57:06.615] <TB1>     INFO: Test took 1466ms.
[16:57:06.615] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:57:06.615] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 62, 5 5
[16:57:07.122] <TB1>     INFO: Expecting 2560 events.
[16:57:08.079] <TB1>     INFO: 2560 events read in total (243ms).
[16:57:08.080] <TB1>     INFO: Test took 1465ms.
[16:57:08.080] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:57:08.080] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 13, 67, 6 6
[16:57:08.587] <TB1>     INFO: Expecting 2560 events.
[16:57:09.547] <TB1>     INFO: 2560 events read in total (245ms).
[16:57:09.547] <TB1>     INFO: Test took 1467ms.
[16:57:09.547] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:57:09.547] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 6, 7 7
[16:57:10.055] <TB1>     INFO: Expecting 2560 events.
[16:57:11.014] <TB1>     INFO: 2560 events read in total (244ms).
[16:57:11.014] <TB1>     INFO: Test took 1467ms.
[16:57:11.014] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:57:11.015] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 67, 8 8
[16:57:11.522] <TB1>     INFO: Expecting 2560 events.
[16:57:12.481] <TB1>     INFO: 2560 events read in total (244ms).
[16:57:12.481] <TB1>     INFO: Test took 1466ms.
[16:57:12.481] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:57:12.481] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 60, 9 9
[16:57:12.989] <TB1>     INFO: Expecting 2560 events.
[16:57:13.948] <TB1>     INFO: 2560 events read in total (244ms).
[16:57:13.948] <TB1>     INFO: Test took 1467ms.
[16:57:13.948] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:57:13.948] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 10 10
[16:57:14.456] <TB1>     INFO: Expecting 2560 events.
[16:57:15.414] <TB1>     INFO: 2560 events read in total (243ms).
[16:57:15.414] <TB1>     INFO: Test took 1466ms.
[16:57:15.415] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:57:15.415] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 11 11
[16:57:15.922] <TB1>     INFO: Expecting 2560 events.
[16:57:16.882] <TB1>     INFO: 2560 events read in total (245ms).
[16:57:16.882] <TB1>     INFO: Test took 1467ms.
[16:57:16.882] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:57:16.883] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 7, 60, 12 12
[16:57:17.390] <TB1>     INFO: Expecting 2560 events.
[16:57:18.348] <TB1>     INFO: 2560 events read in total (243ms).
[16:57:18.349] <TB1>     INFO: Test took 1466ms.
[16:57:18.349] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:57:18.349] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 13 13
[16:57:18.856] <TB1>     INFO: Expecting 2560 events.
[16:57:19.815] <TB1>     INFO: 2560 events read in total (244ms).
[16:57:19.816] <TB1>     INFO: Test took 1466ms.
[16:57:19.816] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:57:19.816] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 14, 14 14
[16:57:20.323] <TB1>     INFO: Expecting 2560 events.
[16:57:21.282] <TB1>     INFO: 2560 events read in total (244ms).
[16:57:21.282] <TB1>     INFO: Test took 1466ms.
[16:57:21.283] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:57:21.283] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 30, 15 15
[16:57:21.790] <TB1>     INFO: Expecting 2560 events.
[16:57:22.748] <TB1>     INFO: 2560 events read in total (243ms).
[16:57:22.749] <TB1>     INFO: Test took 1466ms.
[16:57:22.749] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:57:22.749] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC0
[16:57:22.749] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC1
[16:57:22.750] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC2
[16:57:22.750] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC3
[16:57:22.750] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC4
[16:57:22.750] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC5
[16:57:22.750] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC6
[16:57:22.750] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC7
[16:57:22.750] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC8
[16:57:22.750] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC9
[16:57:22.750] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC10
[16:57:22.750] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC11
[16:57:22.750] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC12
[16:57:22.750] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC13
[16:57:22.750] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC14
[16:57:22.750] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC15
[16:57:22.753] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:57:23.258] <TB1>     INFO: Expecting 655360 events.
[16:57:35.081] <TB1>     INFO: 655360 events read in total (11108ms).
[16:57:35.093] <TB1>     INFO: Expecting 655360 events.
[16:57:46.763] <TB1>     INFO: 655360 events read in total (11102ms).
[16:57:46.780] <TB1>     INFO: Expecting 655360 events.
[16:57:58.432] <TB1>     INFO: 655360 events read in total (11088ms).
[16:57:58.451] <TB1>     INFO: Expecting 655360 events.
[16:58:10.075] <TB1>     INFO: 655360 events read in total (11062ms).
[16:58:10.098] <TB1>     INFO: Expecting 655360 events.
[16:58:21.738] <TB1>     INFO: 655360 events read in total (11082ms).
[16:58:21.765] <TB1>     INFO: Expecting 655360 events.
[16:58:33.385] <TB1>     INFO: 655360 events read in total (11063ms).
[16:58:33.417] <TB1>     INFO: Expecting 655360 events.
[16:58:45.065] <TB1>     INFO: 655360 events read in total (11096ms).
[16:58:45.101] <TB1>     INFO: Expecting 655360 events.
[16:58:56.733] <TB1>     INFO: 655360 events read in total (11088ms).
[16:58:56.777] <TB1>     INFO: Expecting 655360 events.
[16:59:08.452] <TB1>     INFO: 655360 events read in total (11138ms).
[16:59:08.498] <TB1>     INFO: Expecting 655360 events.
[16:59:20.188] <TB1>     INFO: 655360 events read in total (11154ms).
[16:59:20.235] <TB1>     INFO: Expecting 655360 events.
[16:59:31.947] <TB1>     INFO: 655360 events read in total (11174ms).
[16:59:32.007] <TB1>     INFO: Expecting 655360 events.
[16:59:43.705] <TB1>     INFO: 655360 events read in total (11171ms).
[16:59:43.765] <TB1>     INFO: Expecting 655360 events.
[16:59:55.453] <TB1>     INFO: 655360 events read in total (11161ms).
[16:59:55.514] <TB1>     INFO: Expecting 655360 events.
[17:00:07.200] <TB1>     INFO: 655360 events read in total (11160ms).
[17:00:07.268] <TB1>     INFO: Expecting 655360 events.
[17:00:18.943] <TB1>     INFO: 655360 events read in total (11149ms).
[17:00:19.014] <TB1>     INFO: Expecting 655360 events.
[17:00:30.715] <TB1>     INFO: 655360 events read in total (11175ms).
[17:00:30.790] <TB1>     INFO: Test took 188037ms.
[17:00:30.883] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:00:31.190] <TB1>     INFO: Expecting 655360 events.
[17:00:42.970] <TB1>     INFO: 655360 events read in total (11065ms).
[17:00:42.981] <TB1>     INFO: Expecting 655360 events.
[17:00:54.603] <TB1>     INFO: 655360 events read in total (11056ms).
[17:00:54.618] <TB1>     INFO: Expecting 655360 events.
[17:01:06.254] <TB1>     INFO: 655360 events read in total (11070ms).
[17:01:06.273] <TB1>     INFO: Expecting 655360 events.
[17:01:17.911] <TB1>     INFO: 655360 events read in total (11075ms).
[17:01:17.935] <TB1>     INFO: Expecting 655360 events.
[17:01:29.583] <TB1>     INFO: 655360 events read in total (11093ms).
[17:01:29.613] <TB1>     INFO: Expecting 655360 events.
[17:01:41.244] <TB1>     INFO: 655360 events read in total (11075ms).
[17:01:41.276] <TB1>     INFO: Expecting 655360 events.
[17:01:52.906] <TB1>     INFO: 655360 events read in total (11084ms).
[17:01:52.942] <TB1>     INFO: Expecting 655360 events.
[17:02:04.572] <TB1>     INFO: 655360 events read in total (11086ms).
[17:02:04.612] <TB1>     INFO: Expecting 655360 events.
[17:02:16.308] <TB1>     INFO: 655360 events read in total (11155ms).
[17:02:16.352] <TB1>     INFO: Expecting 655360 events.
[17:02:28.060] <TB1>     INFO: 655360 events read in total (11172ms).
[17:02:28.110] <TB1>     INFO: Expecting 655360 events.
[17:02:39.803] <TB1>     INFO: 655360 events read in total (11162ms).
[17:02:39.855] <TB1>     INFO: Expecting 655360 events.
[17:02:51.641] <TB1>     INFO: 655360 events read in total (11256ms).
[17:02:51.698] <TB1>     INFO: Expecting 655360 events.
[17:03:03.483] <TB1>     INFO: 655360 events read in total (11259ms).
[17:03:03.546] <TB1>     INFO: Expecting 655360 events.
[17:03:15.310] <TB1>     INFO: 655360 events read in total (11238ms).
[17:03:15.375] <TB1>     INFO: Expecting 655360 events.
[17:03:27.143] <TB1>     INFO: 655360 events read in total (11241ms).
[17:03:27.212] <TB1>     INFO: Expecting 655360 events.
[17:03:38.912] <TB1>     INFO: 655360 events read in total (11173ms).
[17:03:38.987] <TB1>     INFO: Test took 188104ms.
[17:03:39.157] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:03:39.157] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[17:03:39.157] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:03:39.157] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[17:03:39.157] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:03:39.158] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[17:03:39.158] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:03:39.158] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[17:03:39.158] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:03:39.158] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[17:03:39.159] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:03:39.159] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[17:03:39.159] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:03:39.159] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[17:03:39.159] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:03:39.160] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[17:03:39.160] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:03:39.160] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[17:03:39.160] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:03:39.160] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[17:03:39.160] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:03:39.161] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[17:03:39.161] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:03:39.161] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[17:03:39.161] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:03:39.161] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[17:03:39.162] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:03:39.162] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[17:03:39.162] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:03:39.162] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[17:03:39.162] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:03:39.163] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[17:03:39.163] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:03:39.169] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:03:39.177] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:03:39.183] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:03:39.190] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:03:39.197] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:03:39.203] <TB1>     INFO: safety margin for low PH: adding 1, margin is now 21
[17:03:39.210] <TB1>     INFO: safety margin for low PH: adding 2, margin is now 22
[17:03:39.216] <TB1>     INFO: safety margin for low PH: adding 3, margin is now 23
[17:03:39.223] <TB1>     INFO: safety margin for low PH: adding 4, margin is now 24
[17:03:39.229] <TB1>     INFO: safety margin for low PH: adding 5, margin is now 25
[17:03:39.236] <TB1>     INFO: safety margin for low PH: adding 6, margin is now 26
[17:03:39.242] <TB1>     INFO: safety margin for low PH: adding 7, margin is now 27
[17:03:39.249] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:03:39.256] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:03:39.262] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:03:39.269] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:03:39.275] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:03:39.282] <TB1>     INFO: safety margin for low PH: adding 1, margin is now 21
[17:03:39.288] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:03:39.295] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:03:39.301] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:03:39.308] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:03:39.314] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:03:39.321] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[17:03:39.351] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-1-27_ElComandanteTest_2016-01-07_15h43m_1452203009//000_FPIXTest_p17//dacParameters35_C0.dat
[17:03:39.351] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-1-27_ElComandanteTest_2016-01-07_15h43m_1452203009//000_FPIXTest_p17//dacParameters35_C1.dat
[17:03:39.351] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-1-27_ElComandanteTest_2016-01-07_15h43m_1452203009//000_FPIXTest_p17//dacParameters35_C2.dat
[17:03:39.351] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-1-27_ElComandanteTest_2016-01-07_15h43m_1452203009//000_FPIXTest_p17//dacParameters35_C3.dat
[17:03:39.351] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-1-27_ElComandanteTest_2016-01-07_15h43m_1452203009//000_FPIXTest_p17//dacParameters35_C4.dat
[17:03:39.351] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-1-27_ElComandanteTest_2016-01-07_15h43m_1452203009//000_FPIXTest_p17//dacParameters35_C5.dat
[17:03:39.352] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-1-27_ElComandanteTest_2016-01-07_15h43m_1452203009//000_FPIXTest_p17//dacParameters35_C6.dat
[17:03:39.352] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-1-27_ElComandanteTest_2016-01-07_15h43m_1452203009//000_FPIXTest_p17//dacParameters35_C7.dat
[17:03:39.352] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-1-27_ElComandanteTest_2016-01-07_15h43m_1452203009//000_FPIXTest_p17//dacParameters35_C8.dat
[17:03:39.352] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-1-27_ElComandanteTest_2016-01-07_15h43m_1452203009//000_FPIXTest_p17//dacParameters35_C9.dat
[17:03:39.352] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-1-27_ElComandanteTest_2016-01-07_15h43m_1452203009//000_FPIXTest_p17//dacParameters35_C10.dat
[17:03:39.352] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-1-27_ElComandanteTest_2016-01-07_15h43m_1452203009//000_FPIXTest_p17//dacParameters35_C11.dat
[17:03:39.352] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-1-27_ElComandanteTest_2016-01-07_15h43m_1452203009//000_FPIXTest_p17//dacParameters35_C12.dat
[17:03:39.352] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-1-27_ElComandanteTest_2016-01-07_15h43m_1452203009//000_FPIXTest_p17//dacParameters35_C13.dat
[17:03:39.352] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-1-27_ElComandanteTest_2016-01-07_15h43m_1452203009//000_FPIXTest_p17//dacParameters35_C14.dat
[17:03:39.353] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-1-27_ElComandanteTest_2016-01-07_15h43m_1452203009//000_FPIXTest_p17//dacParameters35_C15.dat
[17:03:39.697] <TB1>     INFO: Expecting 41600 events.
[17:03:43.529] <TB1>     INFO: 41600 events read in total (3117ms).
[17:03:43.529] <TB1>     INFO: Test took 4173ms.
[17:03:44.187] <TB1>     INFO: Expecting 41600 events.
[17:03:48.023] <TB1>     INFO: 41600 events read in total (3121ms).
[17:03:48.024] <TB1>     INFO: Test took 4183ms.
[17:03:48.675] <TB1>     INFO: Expecting 41600 events.
[17:03:52.520] <TB1>     INFO: 41600 events read in total (3130ms).
[17:03:52.521] <TB1>     INFO: Test took 4188ms.
[17:03:52.827] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:03:52.958] <TB1>     INFO: Expecting 2560 events.
[17:03:53.916] <TB1>     INFO: 2560 events read in total (243ms).
[17:03:53.917] <TB1>     INFO: Test took 1090ms.
[17:03:53.919] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:03:54.425] <TB1>     INFO: Expecting 2560 events.
[17:03:55.384] <TB1>     INFO: 2560 events read in total (244ms).
[17:03:55.385] <TB1>     INFO: Test took 1466ms.
[17:03:55.387] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:03:55.893] <TB1>     INFO: Expecting 2560 events.
[17:03:56.852] <TB1>     INFO: 2560 events read in total (244ms).
[17:03:56.853] <TB1>     INFO: Test took 1466ms.
[17:03:56.855] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:03:57.361] <TB1>     INFO: Expecting 2560 events.
[17:03:58.321] <TB1>     INFO: 2560 events read in total (245ms).
[17:03:58.321] <TB1>     INFO: Test took 1466ms.
[17:03:58.323] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:03:58.829] <TB1>     INFO: Expecting 2560 events.
[17:03:59.788] <TB1>     INFO: 2560 events read in total (244ms).
[17:03:59.789] <TB1>     INFO: Test took 1466ms.
[17:03:59.792] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:04:00.297] <TB1>     INFO: Expecting 2560 events.
[17:04:01.256] <TB1>     INFO: 2560 events read in total (244ms).
[17:04:01.256] <TB1>     INFO: Test took 1464ms.
[17:04:01.258] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:04:01.765] <TB1>     INFO: Expecting 2560 events.
[17:04:02.723] <TB1>     INFO: 2560 events read in total (243ms).
[17:04:02.723] <TB1>     INFO: Test took 1465ms.
[17:04:02.725] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:04:03.232] <TB1>     INFO: Expecting 2560 events.
[17:04:04.190] <TB1>     INFO: 2560 events read in total (245ms).
[17:04:04.191] <TB1>     INFO: Test took 1466ms.
[17:04:04.193] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:04:04.699] <TB1>     INFO: Expecting 2560 events.
[17:04:05.658] <TB1>     INFO: 2560 events read in total (244ms).
[17:04:05.658] <TB1>     INFO: Test took 1465ms.
[17:04:05.660] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:04:06.167] <TB1>     INFO: Expecting 2560 events.
[17:04:07.124] <TB1>     INFO: 2560 events read in total (242ms).
[17:04:07.124] <TB1>     INFO: Test took 1464ms.
[17:04:07.126] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:04:07.633] <TB1>     INFO: Expecting 2560 events.
[17:04:08.591] <TB1>     INFO: 2560 events read in total (243ms).
[17:04:08.591] <TB1>     INFO: Test took 1465ms.
[17:04:08.594] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:04:09.101] <TB1>     INFO: Expecting 2560 events.
[17:04:10.059] <TB1>     INFO: 2560 events read in total (244ms).
[17:04:10.060] <TB1>     INFO: Test took 1466ms.
[17:04:10.061] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:04:10.569] <TB1>     INFO: Expecting 2560 events.
[17:04:11.527] <TB1>     INFO: 2560 events read in total (244ms).
[17:04:11.527] <TB1>     INFO: Test took 1466ms.
[17:04:11.529] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:04:12.036] <TB1>     INFO: Expecting 2560 events.
[17:04:12.995] <TB1>     INFO: 2560 events read in total (244ms).
[17:04:12.996] <TB1>     INFO: Test took 1467ms.
[17:04:12.999] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:04:13.504] <TB1>     INFO: Expecting 2560 events.
[17:04:14.463] <TB1>     INFO: 2560 events read in total (244ms).
[17:04:14.463] <TB1>     INFO: Test took 1465ms.
[17:04:14.466] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:04:14.972] <TB1>     INFO: Expecting 2560 events.
[17:04:15.930] <TB1>     INFO: 2560 events read in total (243ms).
[17:04:15.930] <TB1>     INFO: Test took 1464ms.
[17:04:15.933] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:04:16.438] <TB1>     INFO: Expecting 2560 events.
[17:04:17.397] <TB1>     INFO: 2560 events read in total (244ms).
[17:04:17.397] <TB1>     INFO: Test took 1464ms.
[17:04:17.399] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:04:17.908] <TB1>     INFO: Expecting 2560 events.
[17:04:18.868] <TB1>     INFO: 2560 events read in total (245ms).
[17:04:18.869] <TB1>     INFO: Test took 1470ms.
[17:04:18.871] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:04:19.377] <TB1>     INFO: Expecting 2560 events.
[17:04:20.335] <TB1>     INFO: 2560 events read in total (243ms).
[17:04:20.336] <TB1>     INFO: Test took 1465ms.
[17:04:20.338] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:04:20.844] <TB1>     INFO: Expecting 2560 events.
[17:04:21.804] <TB1>     INFO: 2560 events read in total (245ms).
[17:04:21.804] <TB1>     INFO: Test took 1466ms.
[17:04:21.806] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:04:22.313] <TB1>     INFO: Expecting 2560 events.
[17:04:23.271] <TB1>     INFO: 2560 events read in total (243ms).
[17:04:23.272] <TB1>     INFO: Test took 1466ms.
[17:04:23.274] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:04:23.780] <TB1>     INFO: Expecting 2560 events.
[17:04:24.739] <TB1>     INFO: 2560 events read in total (244ms).
[17:04:24.740] <TB1>     INFO: Test took 1466ms.
[17:04:24.742] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:04:25.248] <TB1>     INFO: Expecting 2560 events.
[17:04:26.205] <TB1>     INFO: 2560 events read in total (243ms).
[17:04:26.205] <TB1>     INFO: Test took 1463ms.
[17:04:26.207] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:04:26.713] <TB1>     INFO: Expecting 2560 events.
[17:04:27.672] <TB1>     INFO: 2560 events read in total (244ms).
[17:04:27.673] <TB1>     INFO: Test took 1466ms.
[17:04:27.675] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:04:28.181] <TB1>     INFO: Expecting 2560 events.
[17:04:29.140] <TB1>     INFO: 2560 events read in total (244ms).
[17:04:29.140] <TB1>     INFO: Test took 1465ms.
[17:04:29.142] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:04:29.650] <TB1>     INFO: Expecting 2560 events.
[17:04:30.609] <TB1>     INFO: 2560 events read in total (244ms).
[17:04:30.609] <TB1>     INFO: Test took 1467ms.
[17:04:30.611] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:04:31.118] <TB1>     INFO: Expecting 2560 events.
[17:04:32.078] <TB1>     INFO: 2560 events read in total (245ms).
[17:04:32.078] <TB1>     INFO: Test took 1467ms.
[17:04:32.080] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:04:32.586] <TB1>     INFO: Expecting 2560 events.
[17:04:33.545] <TB1>     INFO: 2560 events read in total (244ms).
[17:04:33.546] <TB1>     INFO: Test took 1466ms.
[17:04:33.548] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:04:34.054] <TB1>     INFO: Expecting 2560 events.
[17:04:35.013] <TB1>     INFO: 2560 events read in total (244ms).
[17:04:35.014] <TB1>     INFO: Test took 1466ms.
[17:04:35.016] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:04:35.522] <TB1>     INFO: Expecting 2560 events.
[17:04:36.481] <TB1>     INFO: 2560 events read in total (244ms).
[17:04:36.481] <TB1>     INFO: Test took 1465ms.
[17:04:36.483] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:04:36.990] <TB1>     INFO: Expecting 2560 events.
[17:04:37.948] <TB1>     INFO: 2560 events read in total (243ms).
[17:04:37.948] <TB1>     INFO: Test took 1465ms.
[17:04:37.951] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:04:38.457] <TB1>     INFO: Expecting 2560 events.
[17:04:39.416] <TB1>     INFO: 2560 events read in total (244ms).
[17:04:39.417] <TB1>     INFO: Test took 1467ms.
[17:04:40.430] <TB1>     INFO: PixTestPhOptimization::doTest() done, duration: 474 seconds
[17:04:40.430] <TB1>     INFO: PH scale (per ROC):    75  86  85  73  77  85  81  82  81  87  82  83  82  83  84  81
[17:04:40.430] <TB1>     INFO: PH offset (per ROC):  187 173 175 177 180 176 167 158 178 174 160 175 172 177 170 171
[17:04:40.605] <TB1>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[17:04:40.608] <TB1>     INFO: ######################################################################
[17:04:40.608] <TB1>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[17:04:40.608] <TB1>     INFO: ######################################################################
[17:04:40.608] <TB1>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[17:04:40.619] <TB1>     INFO: scanning low vcal = 10
[17:04:40.960] <TB1>     INFO: Expecting 41600 events.
[17:04:44.684] <TB1>     INFO: 41600 events read in total (3009ms).
[17:04:44.684] <TB1>     INFO: Test took 4065ms.
[17:04:44.686] <TB1>     INFO: scanning low vcal = 20
[17:04:45.192] <TB1>     INFO: Expecting 41600 events.
[17:04:48.913] <TB1>     INFO: 41600 events read in total (3006ms).
[17:04:48.913] <TB1>     INFO: Test took 4227ms.
[17:04:48.915] <TB1>     INFO: scanning low vcal = 30
[17:04:49.421] <TB1>     INFO: Expecting 41600 events.
[17:04:53.158] <TB1>     INFO: 41600 events read in total (3022ms).
[17:04:53.158] <TB1>     INFO: Test took 4243ms.
[17:04:53.160] <TB1>     INFO: scanning low vcal = 40
[17:04:53.664] <TB1>     INFO: Expecting 41600 events.
[17:04:57.919] <TB1>     INFO: 41600 events read in total (3540ms).
[17:04:57.920] <TB1>     INFO: Test took 4760ms.
[17:04:57.922] <TB1>     INFO: scanning low vcal = 50
[17:04:58.343] <TB1>     INFO: Expecting 41600 events.
[17:05:02.621] <TB1>     INFO: 41600 events read in total (3564ms).
[17:05:02.622] <TB1>     INFO: Test took 4699ms.
[17:05:02.624] <TB1>     INFO: scanning low vcal = 60
[17:05:03.046] <TB1>     INFO: Expecting 41600 events.
[17:05:07.308] <TB1>     INFO: 41600 events read in total (3547ms).
[17:05:07.308] <TB1>     INFO: Test took 4684ms.
[17:05:07.311] <TB1>     INFO: scanning low vcal = 70
[17:05:07.734] <TB1>     INFO: Expecting 41600 events.
[17:05:12.011] <TB1>     INFO: 41600 events read in total (3562ms).
[17:05:12.012] <TB1>     INFO: Test took 4701ms.
[17:05:12.015] <TB1>     INFO: scanning low vcal = 80
[17:05:12.437] <TB1>     INFO: Expecting 41600 events.
[17:05:16.715] <TB1>     INFO: 41600 events read in total (3563ms).
[17:05:16.716] <TB1>     INFO: Test took 4701ms.
[17:05:16.719] <TB1>     INFO: scanning low vcal = 90
[17:05:17.141] <TB1>     INFO: Expecting 41600 events.
[17:05:21.418] <TB1>     INFO: 41600 events read in total (3562ms).
[17:05:21.419] <TB1>     INFO: Test took 4700ms.
[17:05:21.422] <TB1>     INFO: scanning low vcal = 100
[17:05:21.844] <TB1>     INFO: Expecting 41600 events.
[17:05:26.233] <TB1>     INFO: 41600 events read in total (3675ms).
[17:05:26.234] <TB1>     INFO: Test took 4812ms.
[17:05:26.236] <TB1>     INFO: scanning low vcal = 110
[17:05:26.660] <TB1>     INFO: Expecting 41600 events.
[17:05:30.923] <TB1>     INFO: 41600 events read in total (3548ms).
[17:05:30.924] <TB1>     INFO: Test took 4688ms.
[17:05:30.927] <TB1>     INFO: scanning low vcal = 120
[17:05:31.351] <TB1>     INFO: Expecting 41600 events.
[17:05:35.618] <TB1>     INFO: 41600 events read in total (3552ms).
[17:05:35.618] <TB1>     INFO: Test took 4691ms.
[17:05:35.621] <TB1>     INFO: scanning low vcal = 130
[17:05:36.047] <TB1>     INFO: Expecting 41600 events.
[17:05:40.310] <TB1>     INFO: 41600 events read in total (3548ms).
[17:05:40.311] <TB1>     INFO: Test took 4690ms.
[17:05:40.314] <TB1>     INFO: scanning low vcal = 140
[17:05:40.738] <TB1>     INFO: Expecting 41600 events.
[17:05:44.999] <TB1>     INFO: 41600 events read in total (3546ms).
[17:05:44.000] <TB1>     INFO: Test took 4686ms.
[17:05:45.003] <TB1>     INFO: scanning low vcal = 150
[17:05:45.426] <TB1>     INFO: Expecting 41600 events.
[17:05:49.691] <TB1>     INFO: 41600 events read in total (3551ms).
[17:05:49.691] <TB1>     INFO: Test took 4688ms.
[17:05:49.694] <TB1>     INFO: scanning low vcal = 160
[17:05:50.117] <TB1>     INFO: Expecting 41600 events.
[17:05:54.331] <TB1>     INFO: 41600 events read in total (3495ms).
[17:05:54.331] <TB1>     INFO: Test took 4637ms.
[17:05:54.334] <TB1>     INFO: scanning low vcal = 170
[17:05:54.761] <TB1>     INFO: Expecting 41600 events.
[17:05:58.974] <TB1>     INFO: 41600 events read in total (3499ms).
[17:05:58.975] <TB1>     INFO: Test took 4641ms.
[17:05:58.979] <TB1>     INFO: scanning low vcal = 180
[17:05:59.403] <TB1>     INFO: Expecting 41600 events.
[17:06:03.622] <TB1>     INFO: 41600 events read in total (3504ms).
[17:06:03.622] <TB1>     INFO: Test took 4642ms.
[17:06:03.625] <TB1>     INFO: scanning low vcal = 190
[17:06:04.051] <TB1>     INFO: Expecting 41600 events.
[17:06:08.269] <TB1>     INFO: 41600 events read in total (3503ms).
[17:06:08.269] <TB1>     INFO: Test took 4644ms.
[17:06:08.272] <TB1>     INFO: scanning low vcal = 200
[17:06:08.698] <TB1>     INFO: Expecting 41600 events.
[17:06:12.913] <TB1>     INFO: 41600 events read in total (3500ms).
[17:06:12.913] <TB1>     INFO: Test took 4641ms.
[17:06:12.916] <TB1>     INFO: scanning low vcal = 210
[17:06:13.342] <TB1>     INFO: Expecting 41600 events.
[17:06:17.558] <TB1>     INFO: 41600 events read in total (3501ms).
[17:06:17.558] <TB1>     INFO: Test took 4642ms.
[17:06:17.561] <TB1>     INFO: scanning low vcal = 220
[17:06:17.987] <TB1>     INFO: Expecting 41600 events.
[17:06:22.204] <TB1>     INFO: 41600 events read in total (3503ms).
[17:06:22.205] <TB1>     INFO: Test took 4644ms.
[17:06:22.208] <TB1>     INFO: scanning low vcal = 230
[17:06:22.633] <TB1>     INFO: Expecting 41600 events.
[17:06:26.844] <TB1>     INFO: 41600 events read in total (3495ms).
[17:06:26.844] <TB1>     INFO: Test took 4636ms.
[17:06:26.847] <TB1>     INFO: scanning low vcal = 240
[17:06:27.273] <TB1>     INFO: Expecting 41600 events.
[17:06:31.532] <TB1>     INFO: 41600 events read in total (3544ms).
[17:06:31.533] <TB1>     INFO: Test took 4685ms.
[17:06:31.536] <TB1>     INFO: scanning low vcal = 250
[17:06:31.960] <TB1>     INFO: Expecting 41600 events.
[17:06:36.231] <TB1>     INFO: 41600 events read in total (3556ms).
[17:06:36.231] <TB1>     INFO: Test took 4695ms.
[17:06:36.235] <TB1>     INFO: scanning high vcal = 30 (= 210 in low range)
[17:06:36.660] <TB1>     INFO: Expecting 41600 events.
[17:06:40.925] <TB1>     INFO: 41600 events read in total (3550ms).
[17:06:40.926] <TB1>     INFO: Test took 4691ms.
[17:06:40.928] <TB1>     INFO: scanning high vcal = 50 (= 350 in low range)
[17:06:41.348] <TB1>     INFO: Expecting 41600 events.
[17:06:45.621] <TB1>     INFO: 41600 events read in total (3558ms).
[17:06:45.622] <TB1>     INFO: Test took 4694ms.
[17:06:45.625] <TB1>     INFO: scanning high vcal = 70 (= 490 in low range)
[17:06:46.049] <TB1>     INFO: Expecting 41600 events.
[17:06:50.323] <TB1>     INFO: 41600 events read in total (3559ms).
[17:06:50.323] <TB1>     INFO: Test took 4698ms.
[17:06:50.327] <TB1>     INFO: scanning high vcal = 90 (= 630 in low range)
[17:06:50.749] <TB1>     INFO: Expecting 41600 events.
[17:06:55.020] <TB1>     INFO: 41600 events read in total (3556ms).
[17:06:55.021] <TB1>     INFO: Test took 4694ms.
[17:06:55.024] <TB1>     INFO: scanning high vcal = 200 (= 1400 in low range)
[17:06:55.449] <TB1>     INFO: Expecting 41600 events.
[17:06:59.715] <TB1>     INFO: 41600 events read in total (3551ms).
[17:06:59.715] <TB1>     INFO: Test took 4691ms.
[17:07:00.253] <TB1>     INFO: PixTestGainPedestal::measure() done 
[17:07:00.256] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[17:07:00.256] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[17:07:00.256] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[17:07:00.256] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[17:07:00.256] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[17:07:00.257] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[17:07:00.257] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[17:07:00.257] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[17:07:00.257] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[17:07:00.258] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[17:07:00.258] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[17:07:00.258] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[17:07:00.258] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[17:07:00.258] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[17:07:00.258] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[17:07:00.258] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[17:07:38.974] <TB1>     INFO: PixTestGainPedestal::fit() done
[17:07:38.974] <TB1>     INFO: non-linearity mean:  0.962 0.958 0.954 0.957 0.959 0.959 0.957 0.968 0.954 0.964 0.958 0.964 0.956 0.959 0.968 0.956
[17:07:38.974] <TB1>     INFO: non-linearity RMS:   0.005 0.005 0.005 0.006 0.006 0.004 0.006 0.004 0.006 0.005 0.005 0.005 0.006 0.006 0.005 0.006
[17:07:38.974] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-H-1-27_ElComandanteTest_2016-01-07_15h43m_1452203009//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[17:07:38.999] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-H-1-27_ElComandanteTest_2016-01-07_15h43m_1452203009//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[17:07:39.022] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-H-1-27_ElComandanteTest_2016-01-07_15h43m_1452203009//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[17:07:39.044] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-H-1-27_ElComandanteTest_2016-01-07_15h43m_1452203009//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[17:07:39.067] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-H-1-27_ElComandanteTest_2016-01-07_15h43m_1452203009//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[17:07:39.089] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-H-1-27_ElComandanteTest_2016-01-07_15h43m_1452203009//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[17:07:39.112] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-H-1-27_ElComandanteTest_2016-01-07_15h43m_1452203009//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[17:07:39.134] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-H-1-27_ElComandanteTest_2016-01-07_15h43m_1452203009//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[17:07:39.157] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-H-1-27_ElComandanteTest_2016-01-07_15h43m_1452203009//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[17:07:39.180] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-H-1-27_ElComandanteTest_2016-01-07_15h43m_1452203009//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[17:07:39.202] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-H-1-27_ElComandanteTest_2016-01-07_15h43m_1452203009//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[17:07:39.225] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-H-1-27_ElComandanteTest_2016-01-07_15h43m_1452203009//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[17:07:39.247] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-H-1-27_ElComandanteTest_2016-01-07_15h43m_1452203009//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[17:07:39.270] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-H-1-27_ElComandanteTest_2016-01-07_15h43m_1452203009//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[17:07:39.292] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-H-1-27_ElComandanteTest_2016-01-07_15h43m_1452203009//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[17:07:39.315] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-H-1-27_ElComandanteTest_2016-01-07_15h43m_1452203009//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[17:07:39.338] <TB1>     INFO: PixTestGainPedestal::doTest() done, duration: 178 seconds
[17:07:39.338] <TB1>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[17:07:39.345] <TB1>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[17:07:39.345] <TB1>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[17:07:39.348] <TB1>     INFO: ######################################################################
[17:07:39.348] <TB1>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[17:07:39.348] <TB1>     INFO: ######################################################################
[17:07:39.350] <TB1>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[17:07:39.360] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[17:07:39.360] <TB1>     INFO:     run 1 of 1
[17:07:39.360] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[17:07:39.702] <TB1>     INFO: Expecting 3120000 events.
[17:08:30.224] <TB1>     INFO: 1272465 events read in total (49807ms).
[17:09:17.523] <TB1>     INFO: 2539965 events read in total (97106ms).
[17:09:39.527] <TB1>     INFO: 3120000 events read in total (119111ms).
[17:09:39.568] <TB1>     INFO: Test took 120209ms.
[17:09:39.652] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:09:39.791] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[17:09:41.312] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[17:09:42.791] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[17:09:44.252] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[17:09:45.674] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[17:09:47.161] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[17:09:48.557] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[17:09:49.928] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[17:09:51.318] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[17:09:52.735] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[17:09:54.268] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[17:09:55.651] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[17:09:57.149] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[17:09:58.527] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[17:09:59.916] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[17:10:01.366] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[17:10:02.876] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 378638336
[17:10:02.906] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[17:10:02.906] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 84.2141, RMS = 2.04844
[17:10:02.906] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 95
[17:10:02.906] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[17:10:02.906] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 80.6704, RMS = 1.55502
[17:10:02.906] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 89
[17:10:02.907] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[17:10:02.907] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 80.8951, RMS = 1.41975
[17:10:02.907] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 88
[17:10:02.907] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[17:10:02.907] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 78.1847, RMS = 1.57676
[17:10:02.907] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 87
[17:10:02.908] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[17:10:02.908] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 81.4425, RMS = 1.30866
[17:10:02.908] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 88
[17:10:02.908] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[17:10:02.908] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 80.0191, RMS = 1.17799
[17:10:02.908] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 86
[17:10:02.909] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[17:10:02.909] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 78.9778, RMS = 1.15124
[17:10:02.909] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 85
[17:10:02.909] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[17:10:02.909] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 77.7911, RMS = 1.47159
[17:10:02.909] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 86
[17:10:02.910] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[17:10:02.910] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 86.0298, RMS = 1.70646
[17:10:02.910] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 95
[17:10:02.910] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[17:10:02.910] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 82.4119, RMS = 1.45009
[17:10:02.910] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 90
[17:10:02.911] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[17:10:02.911] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 78.332, RMS = 1.11635
[17:10:02.911] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 84
[17:10:02.911] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[17:10:02.911] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 75.2491, RMS = 1.58757
[17:10:02.911] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 84
[17:10:02.912] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[17:10:02.912] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 75.7453, RMS = 1.41014
[17:10:02.912] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 83
[17:10:02.912] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[17:10:02.912] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 71.8755, RMS = 1.7626
[17:10:02.912] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 81
[17:10:02.913] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[17:10:02.913] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 74.8816, RMS = 1.72
[17:10:02.913] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 84
[17:10:02.913] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[17:10:02.914] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 72.281, RMS = 2.44759
[17:10:02.914] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 85
[17:10:02.914] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[17:10:02.915] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 77.5564, RMS = 1.33142
[17:10:02.915] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 85
[17:10:02.915] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[17:10:02.915] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 76.9261, RMS = 1.32458
[17:10:02.915] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 84
[17:10:02.916] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[17:10:02.916] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 85.0115, RMS = 2.06334
[17:10:02.916] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 96
[17:10:02.916] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[17:10:02.916] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 81.6321, RMS = 1.49815
[17:10:02.916] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 90
[17:10:02.917] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[17:10:02.917] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 72.226, RMS = 2.13881
[17:10:02.917] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 83
[17:10:02.917] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[17:10:02.917] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 71.442, RMS = 2.12202
[17:10:02.917] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 83
[17:10:02.918] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[17:10:02.918] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 83.2627, RMS = 1.81937
[17:10:02.918] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 93
[17:10:02.918] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[17:10:02.918] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 82.8331, RMS = 2.01368
[17:10:02.918] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 93
[17:10:02.919] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[17:10:02.919] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 77.9575, RMS = 1.1075
[17:10:02.919] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 84
[17:10:02.919] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[17:10:02.919] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 76.4667, RMS = 1.39569
[17:10:02.919] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 84
[17:10:02.920] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[17:10:02.920] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 78.1487, RMS = 1.07423
[17:10:02.920] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 84
[17:10:02.920] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[17:10:02.920] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 77.7317, RMS = 1.17749
[17:10:02.920] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 84
[17:10:02.921] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[17:10:02.921] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 79.9067, RMS = 1.19237
[17:10:02.921] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 86
[17:10:02.921] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[17:10:02.921] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 77.8886, RMS = 1.47915
[17:10:02.921] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 86
[17:10:02.922] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[17:10:02.922] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 83.6907, RMS = 1.95066
[17:10:02.922] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 94
[17:10:02.922] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[17:10:02.922] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 82.4091, RMS = 1.83981
[17:10:02.922] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 92
[17:10:02.925] <TB1>     INFO: PixTestBB3Map::doTest() done, duration: 143 seconds
[17:10:02.925] <TB1>     INFO: number of dead bumps (per ROC):    19   17    7    4    3    5    7    3    9    4    6    3    5   26   15   10
[17:10:02.925] <TB1>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[17:10:03.019] <TB1>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[17:10:03.019] <TB1>     INFO: enter test to run
[17:10:03.019] <TB1>     INFO:   test:  no parameter change
[17:10:03.020] <TB1>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 385.9mA
[17:10:03.021] <TB1>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 469.5mA
[17:10:03.021] <TB1>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 18.8 C
[17:10:03.021] <TB1>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[17:10:03.548] <TB1>    QUIET: Connection to board 26 closed.
[17:10:03.552] <TB1>     INFO: pXar: this is the end, my friend
[17:10:03.552] <TB1>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
