
s
Command: %s
53*	vivadotcl2K
7synth_design -top Multicycle_MIPS -part xc7z020clg484-12default:defaultZ4-113
/

Starting synthesis...

3*	vivadotclZ4-3
ï
@Attempting to get a license for feature '%s' and/or device '%s'
308*common2
	Synthesis2default:default2
xc7z0202default:defaultZ17-347
Ö
0Got license for feature '%s' and/or device '%s'
310*common2
	Synthesis2default:default2
xc7z0202default:defaultZ17-349
ñ
%s*synth2Ü
rStarting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 228.379 ; gain = 97.738
2default:default
•
synthesizing module '%s'638*oasys2#
Multicycle_MIPS2default:default2∞
ôD:/Facultad/Arqui 1/Arqui Entrega Lab/Arqui1Entrega/Arqui1Entrega/Arqui1Entrega.srcs/sources_1/imports/sources_1/imports/MaterialLab2/Multicycle_MIPS.vhd2default:default2
162default:default8@Z8-638
≠
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
ALU2default:default2ê
|D:/Facultad/Arqui 1/Arqui Entrega Lab/Arqui1Entrega/Arqui1Entrega/Arqui1Entrega.srcs/sources_1/imports/sources_1/new/ALU.vhd2default:default2
272default:default2
PortAlu2default:default2
ALU2default:default2∞
ôD:/Facultad/Arqui 1/Arqui Entrega Lab/Arqui1Entrega/Arqui1Entrega/Arqui1Entrega.srcs/sources_1/imports/sources_1/imports/MaterialLab2/Multicycle_MIPS.vhd2default:default2
1112default:default8@Z8-3491
˚
synthesizing module '%s'638*oasys2
ALU2default:default2í
|D:/Facultad/Arqui 1/Arqui Entrega Lab/Arqui1Entrega/Arqui1Entrega/Arqui1Entrega.srcs/sources_1/imports/sources_1/new/ALU.vhd2default:default2
352default:default8@Z8-638
∂
%done synthesizing module '%s' (%s#%s)256*oasys2
ALU2default:default2
12default:default2
12default:default2í
|D:/Facultad/Arqui 1/Arqui Entrega Lab/Arqui1Entrega/Arqui1Entrega/Arqui1Entrega.srcs/sources_1/imports/sources_1/new/ALU.vhd2default:default2
352default:default8@Z8-256
¿
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
	Registers2default:default2ó
ÇD:/Facultad/Arqui 1/Arqui Entrega Lab/Arqui1Entrega/Arqui1Entrega/Arqui1Entrega.srcs/sources_1/imports/sources_1/new/Registers.vhd2default:default2
362default:default2
PortReg2default:default2
	Registers2default:default2∞
ôD:/Facultad/Arqui 1/Arqui Entrega Lab/Arqui1Entrega/Arqui1Entrega/Arqui1Entrega.srcs/sources_1/imports/sources_1/imports/MaterialLab2/Multicycle_MIPS.vhd2default:default2
1182default:default8@Z8-3491
à
synthesizing module '%s'638*oasys2
	Registers2default:default2ô
ÇD:/Facultad/Arqui 1/Arqui Entrega Lab/Arqui1Entrega/Arqui1Entrega/Arqui1Entrega.srcs/sources_1/imports/sources_1/new/Registers.vhd2default:default2
482default:default8@Z8-638
√
%done synthesizing module '%s' (%s#%s)256*oasys2
	Registers2default:default2
22default:default2
12default:default2ô
ÇD:/Facultad/Arqui 1/Arqui Entrega Lab/Arqui1Entrega/Arqui1Entrega/Arqui1Entrega.srcs/sources_1/imports/sources_1/new/Registers.vhd2default:default2
482default:default8@Z8-256
’
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
ControlUnit2default:default2™
ïD:/Facultad/Arqui 1/Arqui Entrega Lab/Arqui1Entrega/Arqui1Entrega/Arqui1Entrega.srcs/sources_1/imports/sources_1/imports/MaterialLab2/ControlUnit.vhd2default:default2
52default:default2
PortCU2default:default2
ControlUnit2default:default2∞
ôD:/Facultad/Arqui 1/Arqui Entrega Lab/Arqui1Entrega/Arqui1Entrega/Arqui1Entrega.srcs/sources_1/imports/sources_1/imports/MaterialLab2/Multicycle_MIPS.vhd2default:default2
1292default:default8@Z8-3491
ù
synthesizing module '%s'638*oasys2
ControlUnit2default:default2¨
ïD:/Facultad/Arqui 1/Arqui Entrega Lab/Arqui1Entrega/Arqui1Entrega/Arqui1Entrega.srcs/sources_1/imports/sources_1/imports/MaterialLab2/ControlUnit.vhd2default:default2
252default:default8@Z8-638
ÿ
%done synthesizing module '%s' (%s#%s)256*oasys2
ControlUnit2default:default2
32default:default2
12default:default2¨
ïD:/Facultad/Arqui 1/Arqui Entrega Lab/Arqui1Entrega/Arqui1Entrega/Arqui1Entrega.srcs/sources_1/imports/sources_1/imports/MaterialLab2/ControlUnit.vhd2default:default2
252default:default8@Z8-256
Ñ
default block is never used226*oasys2∞
ôD:/Facultad/Arqui 1/Arqui Entrega Lab/Arqui1Entrega/Arqui1Entrega/Arqui1Entrega.srcs/sources_1/imports/sources_1/imports/MaterialLab2/Multicycle_MIPS.vhd2default:default2
2172default:default8@Z8-226
‡
%done synthesizing module '%s' (%s#%s)256*oasys2#
Multicycle_MIPS2default:default2
42default:default2
12default:default2∞
ôD:/Facultad/Arqui 1/Arqui Entrega Lab/Arqui1Entrega/Arqui1Entrega/Arqui1Entrega.srcs/sources_1/imports/sources_1/imports/MaterialLab2/Multicycle_MIPS.vhd2default:default2
162default:default8@Z8-256
ó
%s*synth2á
sFinished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 262.277 ; gain = 131.637
2default:default
±
%s*synth2°
åFinished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 262.277 ; gain = 131.637
2default:default
ù
%s*synth2ç
yFinished RTL Optimization : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 262.277 ; gain = 131.637
2default:default
‰
}HDL ADVISOR - The operator resource <%s> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator3413*oasys2
adder2default:default2í
|D:/Facultad/Arqui 1/Arqui Entrega Lab/Arqui1Entrega/Arqui1Entrega/Arqui1Entrega.srcs/sources_1/imports/sources_1/new/ALU.vhd2default:default2
412default:default8@Z8-3537
ä
3inferred FSM for state register '%s' in module '%s'802*oasys2
	state_reg2default:default2
ControlUnit2default:defaultZ8-802
Ω
Gencoded FSM with state register '%s' using encoding '%s' in module '%s'3353*oasys2
	state_reg2default:default2
one-hot2default:default2
ControlUnit2default:defaultZ8-3354
¥
!inferring latch for variable '%s'327*oasys2-
FSM_onehot_next_state_reg2default:default2¨
ïD:/Facultad/Arqui 1/Arqui Entrega Lab/Arqui1Entrega/Arqui1Entrega/Arqui1Entrega.srcs/sources_1/imports/sources_1/imports/MaterialLab2/ControlUnit.vhd2default:default2
502default:default8@Z8-327
ß
!inferring latch for variable '%s'327*oasys2 
MemToReg_reg2default:default2¨
ïD:/Facultad/Arqui 1/Arqui Entrega Lab/Arqui1Entrega/Arqui1Entrega/Arqui1Entrega.srcs/sources_1/imports/sources_1/imports/MaterialLab2/ControlUnit.vhd2default:default2
862default:default8@Z8-327
<
%s*synth2-

Report RTL Partitions: 
2default:default
N
%s*synth2?
++-+--------------+------------+----------+
2default:default
N
%s*synth2?
+| |RTL Partition |Replication |Instances |
2default:default
N
%s*synth2?
++-+--------------+------------+----------+
2default:default
N
%s*synth2?
++-+--------------+------------+----------+
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   3 Input     32 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   4 Input     32 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   7 Input     32 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 5     
2default:default
Q
%s*synth2B
.	   3 Input     32 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   8 Input     10 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   3 Input     10 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   4 Input     10 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   9 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   6 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   4 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	  10 Input      2 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 32    
2default:default
Q
%s*synth2B
.	  10 Input      1 Bit        Muxes := 11    
2default:default
F
%s*synth27
#Hierarchical RTL Component report 
2default:default
;
%s*synth2,
Module Multicycle_MIPS 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 3     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   4 Input     32 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   3 Input     32 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   4 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   6 Input      3 Bit        Muxes := 1     
2default:default
/
%s*synth2 
Module ALU 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   3 Input     32 Bit       Adders := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   7 Input     32 Bit        Muxes := 1     
2default:default
5
%s*synth2&
Module Registers 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 32    
2default:default
7
%s*synth2(
Module ControlUnit 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   3 Input     10 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   4 Input     10 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   8 Input     10 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   9 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	  10 Input      2 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	  10 Input      1 Bit        Muxes := 11    
2default:default
ñ
Loading clock regions from %s
13*device2_
KD:/Vivado/Vivado/2014.1/data\parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml2default:defaultZ21-13
ó
Loading clock buffers from %s
11*device2`
LD:/Vivado/Vivado/2014.1/data\parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml2default:defaultZ21-11
ó
&Loading clock placement rules from %s
318*place2W
CD:/Vivado/Vivado/2014.1/data/parts/xilinx/zynq/ClockPlacerRules.xml2default:defaultZ30-318
ï
)Loading package pin functions from %s...
17*device2S
?D:/Vivado/Vivado/2014.1/data\parts/xilinx/zynq/PinFunctions.xml2default:defaultZ21-17
ì
Loading package from %s
16*device2b
ND:/Vivado/Vivado/2014.1/data\parts/xilinx/zynq/zynq/xc7z020/clg484/Package.xml2default:defaultZ21-16
ä
Loading io standards from %s
15*device2T
@D:/Vivado/Vivado/2014.1/data\./parts/xilinx/zynq/IOStandards.xml2default:defaultZ21-15
z
%s*synth2k
WPart Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
2default:default
©
%s*synth2ô
ÑFinished Cross Boundary Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 573.043 ; gain = 442.402
2default:default
¢
%s*synth2í
~---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
2default:default
u
%s*synth2f
R---------------------------------------------------------------------------------
2default:default
¶
%s*synth2ñ
Å---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
2default:default
u
%s*synth2f
R---------------------------------------------------------------------------------
2default:default
ë
6propagating constant %s across sequential element (%s)3333*oasys2
12default:default2)
\PortCU/MemToReg_reg 2default:defaultZ8-3333
´
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2C
/PortCUi_0/\PortCU/FSM_onehot_next_state_reg[8] 2default:defaultZ8-3333
π
ESequential element (%s) is unused and will be removed from module %s.3332*oasys24
 \PortCU/FSM_onehot_state_reg[8] 2default:default2#
Multicycle_MIPS2default:defaultZ8-3332
π
ESequential element (%s) is unused and will be removed from module %s.3332*oasys24
 \PortCU/FSM_onehot_state_reg[0] 2default:default2#
Multicycle_MIPS2default:defaultZ8-3332
æ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys29
%\PortCU/FSM_onehot_next_state_reg[8] 2default:default2#
Multicycle_MIPS2default:defaultZ8-3332
æ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys29
%\PortCU/FSM_onehot_next_state_reg[0] 2default:default2#
Multicycle_MIPS2default:defaultZ8-3332
Æ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2)
\PortCU/MemToReg_reg 2default:default2#
Multicycle_MIPS2default:defaultZ8-3332
û
%s*synth2é
zFinished Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 635.758 ; gain = 505.117
2default:default
†
%s*synth2ê
|Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 635.758 ; gain = 505.117
2default:default
ü
%s*synth2è
{Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 635.758 ; gain = 505.117
2default:default
ô
%s*synth2â
uFinished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 635.758 ; gain = 505.117
2default:default
;
%s*synth2,

Report Check Netlist: 
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
l
%s*synth2]
I|      |Item              |Errors |Warnings |Status |Description       |
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
l
%s*synth2]
I|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
™
%s*synth2ö
ÖFinished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 635.758 ; gain = 505.117
2default:default
ß
%s*synth2ó
ÇFinished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 635.758 ; gain = 505.117
2default:default
¢
%s*synth2í
~---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
2default:default
u
%s*synth2f
R---------------------------------------------------------------------------------
2default:default
¶
%s*synth2ñ
Å---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
2default:default
u
%s*synth2f
R---------------------------------------------------------------------------------
2default:default
8
%s*synth2)

Report BlackBoxes: 
2default:default
A
%s*synth22
+-+--------------+----------+
2default:default
A
%s*synth22
| |BlackBox name |Instances |
2default:default
A
%s*synth22
+-+--------------+----------+
2default:default
A
%s*synth22
+-+--------------+----------+
2default:default
8
%s*synth2)

Report Cell Usage: 
2default:default
;
%s*synth2,
+------+-------+------+
2default:default
;
%s*synth2,
|      |Cell   |Count |
2default:default
;
%s*synth2,
+------+-------+------+
2default:default
;
%s*synth2,
|1     |BUFG   |     1|
2default:default
;
%s*synth2,
|2     |CARRY4 |    12|
2default:default
;
%s*synth2,
|3     |INV    |     1|
2default:default
;
%s*synth2,
|4     |LUT1   |    24|
2default:default
;
%s*synth2,
|5     |LUT2   |    37|
2default:default
;
%s*synth2,
|6     |LUT3   |   110|
2default:default
;
%s*synth2,
|7     |LUT4   |    64|
2default:default
;
%s*synth2,
|8     |LUT5   |    73|
2default:default
;
%s*synth2,
|9     |LUT6   |   658|
2default:default
;
%s*synth2,
|10    |MUXF7  |   232|
2default:default
;
%s*synth2,
|11    |MUXF8  |   105|
2default:default
;
%s*synth2,
|12    |FDCE   |  1131|
2default:default
;
%s*synth2,
|13    |FDPE   |     1|
2default:default
;
%s*synth2,
|14    |LD     |     8|
2default:default
;
%s*synth2,
|15    |IBUF   |    34|
2default:default
;
%s*synth2,
|16    |OBUF   |    66|
2default:default
;
%s*synth2,
+------+-------+------+
2default:default
<
%s*synth2-

Report Instance Areas: 
2default:default
K
%s*synth2<
(+------+----------+------------+------+
2default:default
K
%s*synth2<
(|      |Instance  |Module      |Cells |
2default:default
K
%s*synth2<
(+------+----------+------------+------+
2default:default
K
%s*synth2<
(|1     |top       |            |  2557|
2default:default
K
%s*synth2<
(|2     |  PortAlu |ALU         |    12|
2default:default
K
%s*synth2<
(|3     |  PortCU  |ControlUnit |   320|
2default:default
K
%s*synth2<
(|4     |  PortReg |Registers   |  2021|
2default:default
K
%s*synth2<
(+------+----------+------------+------+
2default:default
¶
%s*synth2ñ
ÅFinished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 635.758 ; gain = 505.117
2default:default
i
%s*synth2Z
FSynthesis finished with 0 errors, 0 critical warnings and 7 warnings.
2default:default
£
%s*synth2ì
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 635.758 ; gain = 505.117
2default:default
]
-Analyzing %s Unisim elements for replacement
17*netlist2
422default:defaultZ29-17
a
2Unisim Transformation completed in %s CPU seconds
28*netlist2
02default:defaultZ29-28
^
1Inserted %s IBUFs to IO ports without IO buffers.100*opt2
02default:defaultZ31-140
^
1Inserted %s OBUFs to IO ports without IO buffers.101*opt2
02default:defaultZ31-141
F
Pushed %s inverter(s).
98*opt2
10242default:defaultZ31-138
ï
!Unisim Transformation Summary:
%s111*project2Y
E  A total of 8 instances were transformed.
  LD => LDCE: 8 instances
2default:defaultZ1-111
L
Releasing license: %s
83*common2
	Synthesis2default:defaultZ17-83
Ω
G%s Infos, %s Warnings, %s Critical Warnings and %s Errors encountered.
28*	vivadotcl2
252default:default2
72default:default2
02default:default2
02default:defaultZ4-41
U
%s completed successfully
29*	vivadotcl2 
synth_design2default:defaultZ4-42
¸
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2"
synth_design: 2default:default2
00:00:192default:default2
00:00:232default:default2
635.7582default:default2
460.6212default:defaultZ17-268

sreport_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.095 . Memory (MB): peak = 635.758 ; gain = 0.000
*common
w
Exiting %s at %s...
206*common2
Vivado2default:default2,
Sun Jun 09 17:35:18 20192default:defaultZ17-206