// Seed: 1826562212
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  inout supply0 id_1;
  assign id_1 = id_1 - -1'b0;
  logic id_3;
  ;
  assign id_3 = id_1;
endmodule
module module_1 (
    output supply0 id_0,
    input wire id_1,
    input supply0 id_2,
    input tri id_3,
    input supply1 id_4,
    input tri id_5,
    input tri id_6,
    input wor id_7,
    input supply0 id_8,
    output wand id_9,
    input tri id_10,
    input tri0 id_11
);
  logic id_13;
  module_0 modCall_1 (
      id_13,
      id_13
  );
  logic [-1 : 1 'b0] id_14;
endmodule
