{"Source Block": ["verilog-ethernet/rtl/udp_demux_4.v@219:229@HdlIdDef", "reg [15:0] output_udp_checksum_reg = 0, output_udp_checksum_next;\n\n// internal datapath\nreg [7:0] output_udp_payload_tdata_int;\nreg       output_udp_payload_tvalid_int;\nreg       output_udp_payload_tready_int = 0;\nreg       output_udp_payload_tlast_int;\nreg       output_udp_payload_tuser_int;\nwire      output_udp_payload_tready_int_early;\n\nassign input_udp_hdr_ready = input_udp_hdr_ready_reg;\n"], "Clone Blocks": [["verilog-ethernet/rtl/ip_demux_4.v@195:205", "reg [31:0] output_ip_dest_ip_reg = 0, output_ip_dest_ip_next;\n\n// internal datapath\nreg [7:0] output_ip_payload_tdata_int;\nreg       output_ip_payload_tvalid_int;\nreg       output_ip_payload_tready_int = 0;\nreg       output_ip_payload_tlast_int;\nreg       output_ip_payload_tuser_int;\nwire      output_ip_payload_tready_int_early;\n\nassign input_ip_hdr_ready = input_ip_hdr_ready_reg;\n"], ["verilog-ethernet/rtl/udp_ip_rx_64.v@189:199", "\n// internal datapath\nreg [63:0] output_udp_payload_tdata_int;\nreg [7:0]  output_udp_payload_tkeep_int;\nreg        output_udp_payload_tvalid_int;\nreg        output_udp_payload_tready_int = 0;\nreg        output_udp_payload_tlast_int;\nreg        output_udp_payload_tuser_int;\nwire       output_udp_payload_tready_int_early;\n\nassign input_ip_hdr_ready = input_ip_hdr_ready_reg;\n"], ["verilog-ethernet/rtl/udp_demux_64_4.v@227:237", "reg [63:0] output_udp_payload_tdata_int;\nreg [7:0]  output_udp_payload_tkeep_int;\nreg        output_udp_payload_tvalid_int;\nreg        output_udp_payload_tready_int = 0;\nreg        output_udp_payload_tlast_int;\nreg        output_udp_payload_tuser_int;\nwire       output_udp_payload_tready_int_early;\n\nassign input_udp_hdr_ready = input_udp_hdr_ready_reg;\nassign input_udp_payload_tready = input_udp_payload_tready_reg;\n\n"], ["verilog-ethernet/rtl/ip_eth_rx.v@183:193", "reg error_invalid_checksum_reg = 0, error_invalid_checksum_next;\n\n// internal datapath\nreg [7:0] output_ip_payload_tdata_int;\nreg       output_ip_payload_tvalid_int;\nreg       output_ip_payload_tready_int = 0;\nreg       output_ip_payload_tlast_int;\nreg       output_ip_payload_tuser_int;\nwire      output_ip_payload_tready_int_early;\n\nassign input_eth_hdr_ready = input_eth_hdr_ready_reg;\n"], ["verilog-ethernet/rtl/ip_mux_2.v@149:159", "// internal datapath\nreg [7:0] output_ip_payload_tdata_int;\nreg       output_ip_payload_tvalid_int;\nreg       output_ip_payload_tready_int = 0;\nreg       output_ip_payload_tlast_int;\nreg       output_ip_payload_tuser_int;\nwire      output_ip_payload_tready_int_early;\n\nassign input_0_ip_hdr_ready = input_0_ip_hdr_ready_reg;\nassign input_1_ip_hdr_ready = input_1_ip_hdr_ready_reg;\n\n"], ["verilog-ethernet/rtl/ip_demux_4.v@196:206", "\n// internal datapath\nreg [7:0] output_ip_payload_tdata_int;\nreg       output_ip_payload_tvalid_int;\nreg       output_ip_payload_tready_int = 0;\nreg       output_ip_payload_tlast_int;\nreg       output_ip_payload_tuser_int;\nwire      output_ip_payload_tready_int_early;\n\nassign input_ip_hdr_ready = input_ip_hdr_ready_reg;\nassign input_ip_payload_tready = input_ip_payload_tready_reg;\n"], ["verilog-ethernet/rtl/udp_demux_4.v@218:228", "reg [15:0] output_udp_length_reg = 0, output_udp_length_next;\nreg [15:0] output_udp_checksum_reg = 0, output_udp_checksum_next;\n\n// internal datapath\nreg [7:0] output_udp_payload_tdata_int;\nreg       output_udp_payload_tvalid_int;\nreg       output_udp_payload_tready_int = 0;\nreg       output_udp_payload_tlast_int;\nreg       output_udp_payload_tuser_int;\nwire      output_udp_payload_tready_int_early;\n\n"], ["verilog-ethernet/rtl/udp_ip_tx.v@182:192", "\n// internal datapath\nreg [7:0] output_ip_payload_tdata_int;\nreg       output_ip_payload_tvalid_int;\nreg       output_ip_payload_tready_int = 0;\nreg       output_ip_payload_tlast_int;\nreg       output_ip_payload_tuser_int;\nwire      output_ip_payload_tready_int_early;\n\nassign input_udp_hdr_ready = input_udp_hdr_ready_reg;\nassign input_udp_payload_tready = input_udp_payload_tready_reg;\n"], ["verilog-ethernet/rtl/udp_ip_rx.v@192:202", "reg error_payload_early_termination_reg = 0, error_payload_early_termination_next;\n\n// internal datapath\nreg [7:0]  output_udp_payload_tdata_int;\nreg        output_udp_payload_tvalid_int;\nreg        output_udp_payload_tready_int = 0;\nreg        output_udp_payload_tlast_int;\nreg        output_udp_payload_tuser_int;\nwire       output_udp_payload_tready_int_early;\n\nassign input_ip_hdr_ready = input_ip_hdr_ready_reg;\n"], ["verilog-ethernet/rtl/udp_demux_4.v@220:230", "\n// internal datapath\nreg [7:0] output_udp_payload_tdata_int;\nreg       output_udp_payload_tvalid_int;\nreg       output_udp_payload_tready_int = 0;\nreg       output_udp_payload_tlast_int;\nreg       output_udp_payload_tuser_int;\nwire      output_udp_payload_tready_int_early;\n\nassign input_udp_hdr_ready = input_udp_hdr_ready_reg;\nassign input_udp_payload_tready = input_udp_payload_tready_reg;\n"], ["verilog-ethernet/rtl/udp_mux_64_4.v@227:237", "reg [15:0] output_udp_length_reg = 0, output_udp_length_next;\nreg [15:0] output_udp_checksum_reg = 0, output_udp_checksum_next;\n\n// internal datapath\nreg [63:0] output_udp_payload_tdata_int;\nreg [7:0]  output_udp_payload_tkeep_int;\nreg        output_udp_payload_tvalid_int;\nreg        output_udp_payload_tready_int = 0;\nreg        output_udp_payload_tlast_int;\nreg        output_udp_payload_tuser_int;\nwire       output_udp_payload_tready_int_early;\n"], ["verilog-ethernet/rtl/udp_ip_rx_64.v@190:200", "// internal datapath\nreg [63:0] output_udp_payload_tdata_int;\nreg [7:0]  output_udp_payload_tkeep_int;\nreg        output_udp_payload_tvalid_int;\nreg        output_udp_payload_tready_int = 0;\nreg        output_udp_payload_tlast_int;\nreg        output_udp_payload_tuser_int;\nwire       output_udp_payload_tready_int_early;\n\nassign input_ip_hdr_ready = input_ip_hdr_ready_reg;\nassign input_ip_payload_tready = input_ip_payload_tready_reg;\n"], ["verilog-ethernet/rtl/ip_eth_rx_64.v@188:198", "\n// internal datapath\nreg [63:0] output_ip_payload_tdata_int;\nreg [7:0]  output_ip_payload_tkeep_int;\nreg        output_ip_payload_tvalid_int;\nreg        output_ip_payload_tready_int = 0;\nreg        output_ip_payload_tlast_int;\nreg        output_ip_payload_tuser_int;\nwire       output_ip_payload_tready_int_early;\n\nassign input_eth_hdr_ready = input_eth_hdr_ready_reg;\n"], ["verilog-ethernet/rtl/udp_ip_rx.v@193:203", "\n// internal datapath\nreg [7:0]  output_udp_payload_tdata_int;\nreg        output_udp_payload_tvalid_int;\nreg        output_udp_payload_tready_int = 0;\nreg        output_udp_payload_tlast_int;\nreg        output_udp_payload_tuser_int;\nwire       output_udp_payload_tready_int_early;\n\nassign input_ip_hdr_ready = input_ip_hdr_ready_reg;\nassign input_ip_payload_tready = input_ip_payload_tready_reg;\n"], ["verilog-ethernet/rtl/udp_mux_4.v@223:233", "reg [15:0] output_udp_checksum_reg = 0, output_udp_checksum_next;\n\n// internal datapath\nreg [7:0] output_udp_payload_tdata_int;\nreg       output_udp_payload_tvalid_int;\nreg       output_udp_payload_tready_int = 0;\nreg       output_udp_payload_tlast_int;\nreg       output_udp_payload_tuser_int;\nwire      output_udp_payload_tready_int_early;\n\nassign input_0_udp_hdr_ready = input_0_udp_hdr_ready_reg;\n"], ["verilog-ethernet/rtl/udp_mux_64_4.v@228:238", "reg [15:0] output_udp_checksum_reg = 0, output_udp_checksum_next;\n\n// internal datapath\nreg [63:0] output_udp_payload_tdata_int;\nreg [7:0]  output_udp_payload_tkeep_int;\nreg        output_udp_payload_tvalid_int;\nreg        output_udp_payload_tready_int = 0;\nreg        output_udp_payload_tlast_int;\nreg        output_udp_payload_tuser_int;\nwire       output_udp_payload_tready_int_early;\n\n"], ["verilog-ethernet/rtl/udp_mux_4.v@222:232", "reg [15:0] output_udp_length_reg = 0, output_udp_length_next;\nreg [15:0] output_udp_checksum_reg = 0, output_udp_checksum_next;\n\n// internal datapath\nreg [7:0] output_udp_payload_tdata_int;\nreg       output_udp_payload_tvalid_int;\nreg       output_udp_payload_tready_int = 0;\nreg       output_udp_payload_tlast_int;\nreg       output_udp_payload_tuser_int;\nwire      output_udp_payload_tready_int_early;\n\n"], ["verilog-ethernet/rtl/ip_mux_4.v@199:209", "reg [31:0] output_ip_dest_ip_reg = 0, output_ip_dest_ip_next;\n\n// internal datapath\nreg [7:0] output_ip_payload_tdata_int;\nreg       output_ip_payload_tvalid_int;\nreg       output_ip_payload_tready_int = 0;\nreg       output_ip_payload_tlast_int;\nreg       output_ip_payload_tuser_int;\nwire      output_ip_payload_tready_int_early;\n\nassign input_0_ip_hdr_ready = input_0_ip_hdr_ready_reg;\n"], ["verilog-ethernet/rtl/ip_mux_4.v@200:210", "\n// internal datapath\nreg [7:0] output_ip_payload_tdata_int;\nreg       output_ip_payload_tvalid_int;\nreg       output_ip_payload_tready_int = 0;\nreg       output_ip_payload_tlast_int;\nreg       output_ip_payload_tuser_int;\nwire      output_ip_payload_tready_int_early;\n\nassign input_0_ip_hdr_ready = input_0_ip_hdr_ready_reg;\nassign input_1_ip_hdr_ready = input_1_ip_hdr_ready_reg;\n"], ["verilog-ethernet/rtl/udp_ip_rx_64.v@192:202", "reg [7:0]  output_udp_payload_tkeep_int;\nreg        output_udp_payload_tvalid_int;\nreg        output_udp_payload_tready_int = 0;\nreg        output_udp_payload_tlast_int;\nreg        output_udp_payload_tuser_int;\nwire       output_udp_payload_tready_int_early;\n\nassign input_ip_hdr_ready = input_ip_hdr_ready_reg;\nassign input_ip_payload_tready = input_ip_payload_tready_reg;\n\nassign output_udp_hdr_valid = output_udp_hdr_valid_reg;\n"], ["verilog-ethernet/rtl/udp_demux_4.v@221:231", "// internal datapath\nreg [7:0] output_udp_payload_tdata_int;\nreg       output_udp_payload_tvalid_int;\nreg       output_udp_payload_tready_int = 0;\nreg       output_udp_payload_tlast_int;\nreg       output_udp_payload_tuser_int;\nwire      output_udp_payload_tready_int_early;\n\nassign input_udp_hdr_ready = input_udp_hdr_ready_reg;\nassign input_udp_payload_tready = input_udp_payload_tready_reg;\n\n"], ["verilog-ethernet/rtl/udp_demux_64_4.v@228:238", "reg [7:0]  output_udp_payload_tkeep_int;\nreg        output_udp_payload_tvalid_int;\nreg        output_udp_payload_tready_int = 0;\nreg        output_udp_payload_tlast_int;\nreg        output_udp_payload_tuser_int;\nwire       output_udp_payload_tready_int_early;\n\nassign input_udp_hdr_ready = input_udp_hdr_ready_reg;\nassign input_udp_payload_tready = input_udp_payload_tready_reg;\n\nassign output_0_udp_hdr_valid = output_0_udp_hdr_valid_reg;\n"], ["verilog-ethernet/rtl/udp_ip_tx.v@183:193", "// internal datapath\nreg [7:0] output_ip_payload_tdata_int;\nreg       output_ip_payload_tvalid_int;\nreg       output_ip_payload_tready_int = 0;\nreg       output_ip_payload_tlast_int;\nreg       output_ip_payload_tuser_int;\nwire      output_ip_payload_tready_int_early;\n\nassign input_udp_hdr_ready = input_udp_hdr_ready_reg;\nassign input_udp_payload_tready = input_udp_payload_tready_reg;\n\n"], ["verilog-ethernet/rtl/ip_demux_64_4.v@201:211", "\n// internal datapath\nreg [63:0] output_ip_payload_tdata_int;\nreg [7:0]  output_ip_payload_tkeep_int;\nreg        output_ip_payload_tvalid_int;\nreg        output_ip_payload_tready_int = 0;\nreg        output_ip_payload_tlast_int;\nreg        output_ip_payload_tuser_int;\nwire       output_ip_payload_tready_int_early;\n\nassign input_ip_hdr_ready = input_ip_hdr_ready_reg;\n"], ["verilog-ethernet/rtl/ip_mux_64_4.v@205:215", "\n// internal datapath\nreg [63:0] output_ip_payload_tdata_int;\nreg [7:0]  output_ip_payload_tkeep_int;\nreg        output_ip_payload_tvalid_int;\nreg        output_ip_payload_tready_int = 0;\nreg        output_ip_payload_tlast_int;\nreg        output_ip_payload_tuser_int;\nwire       output_ip_payload_tready_int_early;\n\nassign input_0_ip_hdr_ready = input_0_ip_hdr_ready_reg;\n"], ["verilog-ethernet/rtl/udp_demux_64_4.v@224:234", "reg [15:0] output_udp_checksum_reg = 0, output_udp_checksum_next;\n\n// internal datapath\nreg [63:0] output_udp_payload_tdata_int;\nreg [7:0]  output_udp_payload_tkeep_int;\nreg        output_udp_payload_tvalid_int;\nreg        output_udp_payload_tready_int = 0;\nreg        output_udp_payload_tlast_int;\nreg        output_udp_payload_tuser_int;\nwire       output_udp_payload_tready_int_early;\n\n"], ["verilog-ethernet/rtl/udp_ip_rx_64.v@188:198", "reg error_payload_early_termination_reg = 0, error_payload_early_termination_next;\n\n// internal datapath\nreg [63:0] output_udp_payload_tdata_int;\nreg [7:0]  output_udp_payload_tkeep_int;\nreg        output_udp_payload_tvalid_int;\nreg        output_udp_payload_tready_int = 0;\nreg        output_udp_payload_tlast_int;\nreg        output_udp_payload_tuser_int;\nwire       output_udp_payload_tready_int_early;\n\n"], ["verilog-ethernet/rtl/ip_mux_64_2.v@151:161", "\n// internal datapath\nreg [63:0] output_ip_payload_tdata_int;\nreg [7:0]  output_ip_payload_tkeep_int;\nreg        output_ip_payload_tvalid_int;\nreg        output_ip_payload_tready_int = 0;\nreg        output_ip_payload_tlast_int;\nreg        output_ip_payload_tuser_int;\nwire       output_ip_payload_tready_int_early;\n\nassign input_0_ip_hdr_ready = input_0_ip_hdr_ready_reg;\n"], ["verilog-ethernet/rtl/udp_mux_64_4.v@230:240", "// internal datapath\nreg [63:0] output_udp_payload_tdata_int;\nreg [7:0]  output_udp_payload_tkeep_int;\nreg        output_udp_payload_tvalid_int;\nreg        output_udp_payload_tready_int = 0;\nreg        output_udp_payload_tlast_int;\nreg        output_udp_payload_tuser_int;\nwire       output_udp_payload_tready_int_early;\n\nassign input_0_udp_hdr_ready = input_0_udp_hdr_ready_reg;\nassign input_1_udp_hdr_ready = input_1_udp_hdr_ready_reg;\n"], ["verilog-ethernet/rtl/udp_ip_rx.v@195:205", "reg [7:0]  output_udp_payload_tdata_int;\nreg        output_udp_payload_tvalid_int;\nreg        output_udp_payload_tready_int = 0;\nreg        output_udp_payload_tlast_int;\nreg        output_udp_payload_tuser_int;\nwire       output_udp_payload_tready_int_early;\n\nassign input_ip_hdr_ready = input_ip_hdr_ready_reg;\nassign input_ip_payload_tready = input_ip_payload_tready_reg;\n\nassign output_udp_hdr_valid = output_udp_hdr_valid_reg;\n"], ["verilog-ethernet/rtl/ip_mux_2.v@147:157", "reg [31:0] output_ip_dest_ip_reg = 0, output_ip_dest_ip_next;\n\n// internal datapath\nreg [7:0] output_ip_payload_tdata_int;\nreg       output_ip_payload_tvalid_int;\nreg       output_ip_payload_tready_int = 0;\nreg       output_ip_payload_tlast_int;\nreg       output_ip_payload_tuser_int;\nwire      output_ip_payload_tready_int_early;\n\nassign input_0_ip_hdr_ready = input_0_ip_hdr_ready_reg;\n"], ["verilog-ethernet/rtl/ip_demux_4.v@197:207", "// internal datapath\nreg [7:0] output_ip_payload_tdata_int;\nreg       output_ip_payload_tvalid_int;\nreg       output_ip_payload_tready_int = 0;\nreg       output_ip_payload_tlast_int;\nreg       output_ip_payload_tuser_int;\nwire      output_ip_payload_tready_int_early;\n\nassign input_ip_hdr_ready = input_ip_hdr_ready_reg;\nassign input_ip_payload_tready = input_ip_payload_tready_reg;\n\n"], ["verilog-ethernet/rtl/udp_demux_64_4.v@225:235", "\n// internal datapath\nreg [63:0] output_udp_payload_tdata_int;\nreg [7:0]  output_udp_payload_tkeep_int;\nreg        output_udp_payload_tvalid_int;\nreg        output_udp_payload_tready_int = 0;\nreg        output_udp_payload_tlast_int;\nreg        output_udp_payload_tuser_int;\nwire       output_udp_payload_tready_int_early;\n\nassign input_udp_hdr_ready = input_udp_hdr_ready_reg;\n"], ["verilog-ethernet/rtl/udp_mux_4.v@224:234", "\n// internal datapath\nreg [7:0] output_udp_payload_tdata_int;\nreg       output_udp_payload_tvalid_int;\nreg       output_udp_payload_tready_int = 0;\nreg       output_udp_payload_tlast_int;\nreg       output_udp_payload_tuser_int;\nwire      output_udp_payload_tready_int_early;\n\nassign input_0_udp_hdr_ready = input_0_udp_hdr_ready_reg;\nassign input_1_udp_hdr_ready = input_1_udp_hdr_ready_reg;\n"], ["verilog-ethernet/rtl/udp_ip_tx_64.v@185:195", "\n// internal datapath\nreg [63:0] output_ip_payload_tdata_int;\nreg [7:0]  output_ip_payload_tkeep_int;\nreg        output_ip_payload_tvalid_int;\nreg        output_ip_payload_tready_int = 0;\nreg        output_ip_payload_tlast_int;\nreg        output_ip_payload_tuser_int;\nwire       output_ip_payload_tready_int_early;\n\nassign input_udp_hdr_ready = input_udp_hdr_ready_reg;\n"], ["verilog-ethernet/rtl/udp_demux_4.v@217:227", "reg [15:0] output_udp_dest_port_reg = 0, output_udp_dest_port_next;\nreg [15:0] output_udp_length_reg = 0, output_udp_length_next;\nreg [15:0] output_udp_checksum_reg = 0, output_udp_checksum_next;\n\n// internal datapath\nreg [7:0] output_udp_payload_tdata_int;\nreg       output_udp_payload_tvalid_int;\nreg       output_udp_payload_tready_int = 0;\nreg       output_udp_payload_tlast_int;\nreg       output_udp_payload_tuser_int;\nwire      output_udp_payload_tready_int_early;\n"], ["verilog-ethernet/rtl/udp_demux_64_4.v@223:233", "reg [15:0] output_udp_length_reg = 0, output_udp_length_next;\nreg [15:0] output_udp_checksum_reg = 0, output_udp_checksum_next;\n\n// internal datapath\nreg [63:0] output_udp_payload_tdata_int;\nreg [7:0]  output_udp_payload_tkeep_int;\nreg        output_udp_payload_tvalid_int;\nreg        output_udp_payload_tready_int = 0;\nreg        output_udp_payload_tlast_int;\nreg        output_udp_payload_tuser_int;\nwire       output_udp_payload_tready_int_early;\n"], ["verilog-ethernet/rtl/udp_mux_4.v@221:231", "reg [15:0] output_udp_dest_port_reg = 0, output_udp_dest_port_next;\nreg [15:0] output_udp_length_reg = 0, output_udp_length_next;\nreg [15:0] output_udp_checksum_reg = 0, output_udp_checksum_next;\n\n// internal datapath\nreg [7:0] output_udp_payload_tdata_int;\nreg       output_udp_payload_tvalid_int;\nreg       output_udp_payload_tready_int = 0;\nreg       output_udp_payload_tlast_int;\nreg       output_udp_payload_tuser_int;\nwire      output_udp_payload_tready_int_early;\n"], ["verilog-ethernet/rtl/udp_ip_rx_64.v@191:201", "reg [63:0] output_udp_payload_tdata_int;\nreg [7:0]  output_udp_payload_tkeep_int;\nreg        output_udp_payload_tvalid_int;\nreg        output_udp_payload_tready_int = 0;\nreg        output_udp_payload_tlast_int;\nreg        output_udp_payload_tuser_int;\nwire       output_udp_payload_tready_int_early;\n\nassign input_ip_hdr_ready = input_ip_hdr_ready_reg;\nassign input_ip_payload_tready = input_ip_payload_tready_reg;\n\n"], ["verilog-ethernet/rtl/ip_mux_2.v@148:158", "\n// internal datapath\nreg [7:0] output_ip_payload_tdata_int;\nreg       output_ip_payload_tvalid_int;\nreg       output_ip_payload_tready_int = 0;\nreg       output_ip_payload_tlast_int;\nreg       output_ip_payload_tuser_int;\nwire      output_ip_payload_tready_int_early;\n\nassign input_0_ip_hdr_ready = input_0_ip_hdr_ready_reg;\nassign input_1_ip_hdr_ready = input_1_ip_hdr_ready_reg;\n"], ["verilog-ethernet/rtl/udp_demux_4.v@222:232", "reg [7:0] output_udp_payload_tdata_int;\nreg       output_udp_payload_tvalid_int;\nreg       output_udp_payload_tready_int = 0;\nreg       output_udp_payload_tlast_int;\nreg       output_udp_payload_tuser_int;\nwire      output_udp_payload_tready_int_early;\n\nassign input_udp_hdr_ready = input_udp_hdr_ready_reg;\nassign input_udp_payload_tready = input_udp_payload_tready_reg;\n\nassign output_0_udp_hdr_valid = output_0_udp_hdr_valid_reg;\n"], ["verilog-ethernet/rtl/udp_ip_rx.v@194:204", "// internal datapath\nreg [7:0]  output_udp_payload_tdata_int;\nreg        output_udp_payload_tvalid_int;\nreg        output_udp_payload_tready_int = 0;\nreg        output_udp_payload_tlast_int;\nreg        output_udp_payload_tuser_int;\nwire       output_udp_payload_tready_int_early;\n\nassign input_ip_hdr_ready = input_ip_hdr_ready_reg;\nassign input_ip_payload_tready = input_ip_payload_tready_reg;\n\n"], ["verilog-ethernet/rtl/udp_ip_tx.v@181:191", "reg error_payload_early_termination_reg = 0, error_payload_early_termination_next;\n\n// internal datapath\nreg [7:0] output_ip_payload_tdata_int;\nreg       output_ip_payload_tvalid_int;\nreg       output_ip_payload_tready_int = 0;\nreg       output_ip_payload_tlast_int;\nreg       output_ip_payload_tuser_int;\nwire      output_ip_payload_tready_int_early;\n\nassign input_udp_hdr_ready = input_udp_hdr_ready_reg;\n"], ["verilog-ethernet/rtl/udp_demux_64_4.v@226:236", "// internal datapath\nreg [63:0] output_udp_payload_tdata_int;\nreg [7:0]  output_udp_payload_tkeep_int;\nreg        output_udp_payload_tvalid_int;\nreg        output_udp_payload_tready_int = 0;\nreg        output_udp_payload_tlast_int;\nreg        output_udp_payload_tuser_int;\nwire       output_udp_payload_tready_int_early;\n\nassign input_udp_hdr_ready = input_udp_hdr_ready_reg;\nassign input_udp_payload_tready = input_udp_payload_tready_reg;\n"], ["verilog-ethernet/rtl/udp_mux_64_4.v@229:239", "\n// internal datapath\nreg [63:0] output_udp_payload_tdata_int;\nreg [7:0]  output_udp_payload_tkeep_int;\nreg        output_udp_payload_tvalid_int;\nreg        output_udp_payload_tready_int = 0;\nreg        output_udp_payload_tlast_int;\nreg        output_udp_payload_tuser_int;\nwire       output_udp_payload_tready_int_early;\n\nassign input_0_udp_hdr_ready = input_0_udp_hdr_ready_reg;\n"]], "Diff Content": {"Delete": [[224, "reg       output_udp_payload_tready_int = 0;\n"]], "Add": [[224, "reg       output_udp_payload_tready_int_reg = 1'b0;\n"]]}}