Cadence Genus(TM) Synthesis Solution.
Copyright 2020 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

Version: 19.15-s090_1, built Tue Sep 29 11:43:45 PDT 2020
Options: -files /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/build/syn-rundir/syn.tcl -no_gui 
Date:    Sat Jun 01 21:15:50 2024
Host:    eda-4.EECS.Berkeley.EDU (x86_64 w/Linux 4.18.0-513.24.1.el8_9.x86_64) (8cores*64cpus*4physical cpus*Intel(R) Xeon(R) CPU E5-4620 v2 @ 2.60GHz 20480KB) (527786636KB)
PID:     3858923
OS:      Red Hat Enterprise Linux release 8.9 (Ootpa)

Checking out license: Genus_Synthesis

Loading tool scripts...

Finished loading tool scripts (9 seconds elapsed).

#@ Processing -files option
@genus 1> source /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/build/syn-rundir/syn.tcl
#@ Begin verbose source scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/build/syn-rundir/syn.tcl
@file(syn.tcl) 8: puts "set_db hdl_error_on_blackbox true" 
set_db hdl_error_on_blackbox true
@file(syn.tcl) 9: set_db hdl_error_on_blackbox true
  Setting attribute of root '/': 'hdl_error_on_blackbox' = true
@file(syn.tcl) 10: puts "set_db max_cpus_per_server 4" 
set_db max_cpus_per_server 4
@file(syn.tcl) 11: set_db max_cpus_per_server 4
  Setting attribute of root '/': 'max_cpus_per_server' = 4
@file(syn.tcl) 12: puts "set_db lp_clock_gating_infer_enable  true" 
set_db lp_clock_gating_infer_enable  true
@file(syn.tcl) 13: set_db lp_clock_gating_infer_enable  true
  Setting attribute of root '/': 'lp_clock_gating_infer_enable' = true
@file(syn.tcl) 14: puts "set_db lp_clock_gating_prefix  {CLKGATE}" 
set_db lp_clock_gating_prefix  {CLKGATE}
@file(syn.tcl) 15: set_db lp_clock_gating_prefix  {CLKGATE}
  Setting attribute of root '/': 'lp_clock_gating_prefix' = CLKGATE
@file(syn.tcl) 16: puts "set_db lp_insert_clock_gating  true" 
set_db lp_insert_clock_gating  true
@file(syn.tcl) 17: set_db lp_insert_clock_gating  true
  Setting attribute of root '/': 'lp_insert_clock_gating' = true
@file(syn.tcl) 18: puts "set_db lp_insert_clock_gating_incremental true" 
set_db lp_insert_clock_gating_incremental true
@file(syn.tcl) 19: set_db lp_insert_clock_gating_incremental true
Warning : This attribute will be obsolete in a next major release. [TUI-32]
        : attribute: 'lp_insert_clock_gating_incremental', object type: 'root'
        : The attribute 'lp_insert_clock_gating_incremental' is obsoleted.
  Setting attribute of root '/': 'lp_insert_clock_gating_incremental' = true
@file(syn.tcl) 20: puts "set_db lp_clock_gating_register_aware true" 
set_db lp_clock_gating_register_aware true
@file(syn.tcl) 21: set_db lp_clock_gating_register_aware true
  Setting attribute of root '/': 'lp_clock_gating_register_aware' = true
@file(syn.tcl) 22: puts "read_mmmc /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/build/syn-rundir/mmmc.tcl" 
read_mmmc /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/build/syn-rundir/mmmc.tcl
@file(syn.tcl) 23: read_mmmc /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/build/syn-rundir/mmmc.tcl
Sourcing '/scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/build/syn-rundir/mmmc.tcl' (Sat Jun 01 21:15:59 PDT 2024)...
#@ Begin verbose source scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/build/syn-rundir/mmmc.tcl
@file(mmmc.tcl) 8: puts "create_constraint_mode -name my_constraint_mode -sdc_files [list /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/build/syn-rundir/clock_constraints_fragment.sdc /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/build/syn-rundir/pin_constraints_fragment.sdc]" 
create_constraint_mode -name my_constraint_mode -sdc_files /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/build/syn-rundir/clock_constraints_fragment.sdc /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/build/syn-rundir/pin_constraints_fragment.sdc
@file(mmmc.tcl) 9: create_constraint_mode -name my_constraint_mode -sdc_files [list /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/build/syn-rundir/clock_constraints_fragment.sdc /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/build/syn-rundir/pin_constraints_fragment.sdc]
@file(mmmc.tcl) 10: puts "create_library_set -name ss_100C_1v60.setup_set -timing [list /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__gpiov2_pad_wrapped_ss_ss_100C_1v60_3v00.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vccd_lvc_clamped3_pad_ss_100C_1v60_3v00_3v00.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vccd_lvc_clamped_pad_ss_100C_1v60_3v00_3v00.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vdda_hvc_clamped_pad_ss_100C_1v60_3v00_3v00.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vddio_hvc_clamped_pad_ss_100C_1v60_3v00_3v00.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vssa_hvc_clamped_pad_ss_100C_1v60_3v00_3v00.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vssd_lvc_clamped3_pad_ss_100C_1v60_3v00.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vssd_lvc_clamped_pad_ss_100C_1v60_3v00.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vssio_hvc_clamped_pad_ss_100C_1v60_3v00_3v00.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_gpiov2_ss_ss_100C_1v60_3v00.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_ground_hvc_wpad_ss_100C_1v60_3v00_3v00.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_ground_lvc_wpad_ss_100C_1v60_3v00.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_power_hvc_wpad_ss_100C_1v60_3v00_3v00.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_power_lvc_wpad_ss_100C_1v60_3v00_3v00.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_xres4v2_ss_ss_100C_1v60_3v00.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_1024x32m8w8/sram22_1024x32m8w8_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x32m4w32/sram22_64x32m4w32_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_1024x32m8w32/sram22_1024x32m8w32_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_512x32m4w32/sram22_512x32m4w32_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_2048x32m8w8/sram22_2048x32m8w8_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_512x32m4w8/sram22_512x32m4w8_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_4096x32m8w8/sram22_4096x32m8w8_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x4m4w2/sram22_64x4m4w2_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_256x32m4w8/sram22_256x32m4w8_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_4096x8m8w8/sram22_4096x8m8w8_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x32m4w8/sram22_64x32m4w8_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x24m4w24/sram22_64x24m4w24_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_512x64m4w8/sram22_512x64m4w8_tt_025C_1v80.rc.lib]" 
create_library_set -name ss_100C_1v60.setup_set -timing /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__gpiov2_pad_wrapped_ss_ss_100C_1v60_3v00.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vccd_lvc_clamped3_pad_ss_100C_1v60_3v00_3v00.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vccd_lvc_clamped_pad_ss_100C_1v60_3v00_3v00.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vdda_hvc_clamped_pad_ss_100C_1v60_3v00_3v00.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vddio_hvc_clamped_pad_ss_100C_1v60_3v00_3v00.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vssa_hvc_clamped_pad_ss_100C_1v60_3v00_3v00.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vssd_lvc_clamped3_pad_ss_100C_1v60_3v00.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vssd_lvc_clamped_pad_ss_100C_1v60_3v00.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vssio_hvc_clamped_pad_ss_100C_1v60_3v00_3v00.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_gpiov2_ss_ss_100C_1v60_3v00.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_ground_hvc_wpad_ss_100C_1v60_3v00_3v00.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_ground_lvc_wpad_ss_100C_1v60_3v00.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_power_hvc_wpad_ss_100C_1v60_3v00_3v00.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_power_lvc_wpad_ss_100C_1v60_3v00_3v00.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_xres4v2_ss_ss_100C_1v60_3v00.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_1024x32m8w8/sram22_1024x32m8w8_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x32m4w32/sram22_64x32m4w32_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_1024x32m8w32/sram22_1024x32m8w32_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_512x32m4w32/sram22_512x32m4w32_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_2048x32m8w8/sram22_2048x32m8w8_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_512x32m4w8/sram22_512x32m4w8_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_4096x32m8w8/sram22_4096x32m8w8_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x4m4w2/sram22_64x4m4w2_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_256x32m4w8/sram22_256x32m4w8_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_4096x8m8w8/sram22_4096x8m8w8_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x32m4w8/sram22_64x32m4w8_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x24m4w24/sram22_64x24m4w24_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_512x64m4w8/sram22_512x64m4w8_tt_025C_1v80.rc.lib
@file(mmmc.tcl) 11: create_library_set -name ss_100C_1v60.setup_set -timing [list /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__gpiov2_pad_wrapped_ss_ss_100C_1v60_3v00.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vccd_lvc_clamped3_pad_ss_100C_1v60_3v00_3v00.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vccd_lvc_clamped_pad_ss_100C_1v60_3v00_3v00.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vdda_hvc_clamped_pad_ss_100C_1v60_3v00_3v00.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vddio_hvc_clamped_pad_ss_100C_1v60_3v00_3v00.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vssa_hvc_clamped_pad_ss_100C_1v60_3v00_3v00.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vssd_lvc_clamped3_pad_ss_100C_1v60_3v00.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vssd_lvc_clamped_pad_ss_100C_1v60_3v00.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vssio_hvc_clamped_pad_ss_100C_1v60_3v00_3v00.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_gpiov2_ss_ss_100C_1v60_3v00.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_ground_hvc_wpad_ss_100C_1v60_3v00_3v00.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_ground_lvc_wpad_ss_100C_1v60_3v00.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_power_hvc_wpad_ss_100C_1v60_3v00_3v00.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_power_lvc_wpad_ss_100C_1v60_3v00_3v00.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_xres4v2_ss_ss_100C_1v60_3v00.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_1024x32m8w8/sram22_1024x32m8w8_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x32m4w32/sram22_64x32m4w32_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_1024x32m8w32/sram22_1024x32m8w32_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_512x32m4w32/sram22_512x32m4w32_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_2048x32m8w8/sram22_2048x32m8w8_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_512x32m4w8/sram22_512x32m4w8_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_4096x32m8w8/sram22_4096x32m8w8_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x4m4w2/sram22_64x4m4w2_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_256x32m4w8/sram22_256x32m4w8_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_4096x8m8w8/sram22_4096x8m8w8_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x32m4w8/sram22_64x32m4w8_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x24m4w24/sram22_64x24m4w24_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_512x64m4w8/sram22_512x64m4w8_tt_025C_1v80.rc.lib]
@file(mmmc.tcl) 12: puts "create_timing_condition -name ss_100C_1v60.setup_cond -library_sets [list ss_100C_1v60.setup_set]" 
create_timing_condition -name ss_100C_1v60.setup_cond -library_sets ss_100C_1v60.setup_set
@file(mmmc.tcl) 13: create_timing_condition -name ss_100C_1v60.setup_cond -library_sets [list ss_100C_1v60.setup_set]
@file(mmmc.tcl) 14: puts "create_rc_corner -name ss_100C_1v60.setup_rc -temperature 100.0 " 
create_rc_corner -name ss_100C_1v60.setup_rc -temperature 100.0 
@file(mmmc.tcl) 15: create_rc_corner -name ss_100C_1v60.setup_rc -temperature 100.0 
@file(mmmc.tcl) 16: puts "create_delay_corner -name ss_100C_1v60.setup_delay -timing_condition ss_100C_1v60.setup_cond -rc_corner ss_100C_1v60.setup_rc" 
create_delay_corner -name ss_100C_1v60.setup_delay -timing_condition ss_100C_1v60.setup_cond -rc_corner ss_100C_1v60.setup_rc
@file(mmmc.tcl) 17: create_delay_corner -name ss_100C_1v60.setup_delay -timing_condition ss_100C_1v60.setup_cond -rc_corner ss_100C_1v60.setup_rc
@file(mmmc.tcl) 18: puts "create_analysis_view -name ss_100C_1v60.setup_view -delay_corner ss_100C_1v60.setup_delay -constraint_mode my_constraint_mode" 
create_analysis_view -name ss_100C_1v60.setup_view -delay_corner ss_100C_1v60.setup_delay -constraint_mode my_constraint_mode
@file(mmmc.tcl) 19: create_analysis_view -name ss_100C_1v60.setup_view -delay_corner ss_100C_1v60.setup_delay -constraint_mode my_constraint_mode
@file(mmmc.tcl) 20: puts "create_library_set -name ff_n40C_1v95.hold_set -timing [list /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ff_n40C_1v95_ccsnoise.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__gpiov2_pad_wrapped_ff_ff_n40C_1v95_5v50.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vccd_lvc_clamped3_pad_ff_n40C_1v95_5v50_5v50.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vccd_lvc_clamped_pad_ff_n40C_1v95_5v50_5v50.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vdda_hvc_clamped_pad_ff_n40C_1v95_5v50_5v50.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vddio_hvc_clamped_pad_ff_n40C_1v95_5v50_5v50.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vssa_hvc_clamped_pad_ff_n40C_1v95_5v50_5v50.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vssd_lvc_clamped3_pad_ff_n40C_1v95_5v50.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vssd_lvc_clamped_pad_ff_n40C_1v95_5v50.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vssio_hvc_clamped_pad_ff_n40C_1v95_5v50_5v50.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_gpiov2_ff_ff_n40C_1v95_5v50.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_ground_hvc_wpad_ff_n40C_1v95_5v50_5v50.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_ground_lvc_wpad_ff_n40C_1v95_5v50.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_power_hvc_wpad_ff_n40C_1v95_5v50_5v50.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_power_lvc_wpad_ff_n40C_1v95_5v50_5v50.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_xres4v2_ff_ff_n40C_1v95_5v50.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_1024x32m8w8/sram22_1024x32m8w8_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x32m4w32/sram22_64x32m4w32_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_1024x32m8w32/sram22_1024x32m8w32_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_512x32m4w32/sram22_512x32m4w32_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_2048x32m8w8/sram22_2048x32m8w8_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_512x32m4w8/sram22_512x32m4w8_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_4096x32m8w8/sram22_4096x32m8w8_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x4m4w2/sram22_64x4m4w2_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_256x32m4w8/sram22_256x32m4w8_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_4096x8m8w8/sram22_4096x8m8w8_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x32m4w8/sram22_64x32m4w8_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x24m4w24/sram22_64x24m4w24_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_512x64m4w8/sram22_512x64m4w8_tt_025C_1v80.rc.lib]" 
create_library_set -name ff_n40C_1v95.hold_set -timing /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ff_n40C_1v95_ccsnoise.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__gpiov2_pad_wrapped_ff_ff_n40C_1v95_5v50.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vccd_lvc_clamped3_pad_ff_n40C_1v95_5v50_5v50.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vccd_lvc_clamped_pad_ff_n40C_1v95_5v50_5v50.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vdda_hvc_clamped_pad_ff_n40C_1v95_5v50_5v50.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vddio_hvc_clamped_pad_ff_n40C_1v95_5v50_5v50.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vssa_hvc_clamped_pad_ff_n40C_1v95_5v50_5v50.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vssd_lvc_clamped3_pad_ff_n40C_1v95_5v50.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vssd_lvc_clamped_pad_ff_n40C_1v95_5v50.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vssio_hvc_clamped_pad_ff_n40C_1v95_5v50_5v50.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_gpiov2_ff_ff_n40C_1v95_5v50.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_ground_hvc_wpad_ff_n40C_1v95_5v50_5v50.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_ground_lvc_wpad_ff_n40C_1v95_5v50.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_power_hvc_wpad_ff_n40C_1v95_5v50_5v50.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_power_lvc_wpad_ff_n40C_1v95_5v50_5v50.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_xres4v2_ff_ff_n40C_1v95_5v50.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_1024x32m8w8/sram22_1024x32m8w8_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x32m4w32/sram22_64x32m4w32_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_1024x32m8w32/sram22_1024x32m8w32_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_512x32m4w32/sram22_512x32m4w32_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_2048x32m8w8/sram22_2048x32m8w8_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_512x32m4w8/sram22_512x32m4w8_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_4096x32m8w8/sram22_4096x32m8w8_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x4m4w2/sram22_64x4m4w2_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_256x32m4w8/sram22_256x32m4w8_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_4096x8m8w8/sram22_4096x8m8w8_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x32m4w8/sram22_64x32m4w8_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x24m4w24/sram22_64x24m4w24_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_512x64m4w8/sram22_512x64m4w8_tt_025C_1v80.rc.lib
@file(mmmc.tcl) 21: create_library_set -name ff_n40C_1v95.hold_set -timing [list /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ff_n40C_1v95_ccsnoise.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__gpiov2_pad_wrapped_ff_ff_n40C_1v95_5v50.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vccd_lvc_clamped3_pad_ff_n40C_1v95_5v50_5v50.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vccd_lvc_clamped_pad_ff_n40C_1v95_5v50_5v50.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vdda_hvc_clamped_pad_ff_n40C_1v95_5v50_5v50.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vddio_hvc_clamped_pad_ff_n40C_1v95_5v50_5v50.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vssa_hvc_clamped_pad_ff_n40C_1v95_5v50_5v50.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vssd_lvc_clamped3_pad_ff_n40C_1v95_5v50.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vssd_lvc_clamped_pad_ff_n40C_1v95_5v50.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vssio_hvc_clamped_pad_ff_n40C_1v95_5v50_5v50.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_gpiov2_ff_ff_n40C_1v95_5v50.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_ground_hvc_wpad_ff_n40C_1v95_5v50_5v50.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_ground_lvc_wpad_ff_n40C_1v95_5v50.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_power_hvc_wpad_ff_n40C_1v95_5v50_5v50.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_power_lvc_wpad_ff_n40C_1v95_5v50_5v50.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_xres4v2_ff_ff_n40C_1v95_5v50.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_1024x32m8w8/sram22_1024x32m8w8_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x32m4w32/sram22_64x32m4w32_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_1024x32m8w32/sram22_1024x32m8w32_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_512x32m4w32/sram22_512x32m4w32_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_2048x32m8w8/sram22_2048x32m8w8_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_512x32m4w8/sram22_512x32m4w8_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_4096x32m8w8/sram22_4096x32m8w8_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x4m4w2/sram22_64x4m4w2_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_256x32m4w8/sram22_256x32m4w8_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_4096x8m8w8/sram22_4096x8m8w8_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x32m4w8/sram22_64x32m4w8_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x24m4w24/sram22_64x24m4w24_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_512x64m4w8/sram22_512x64m4w8_tt_025C_1v80.rc.lib]
@file(mmmc.tcl) 22: puts "create_timing_condition -name ff_n40C_1v95.hold_cond -library_sets [list ff_n40C_1v95.hold_set]" 
create_timing_condition -name ff_n40C_1v95.hold_cond -library_sets ff_n40C_1v95.hold_set
@file(mmmc.tcl) 23: create_timing_condition -name ff_n40C_1v95.hold_cond -library_sets [list ff_n40C_1v95.hold_set]
@file(mmmc.tcl) 24: puts "create_rc_corner -name ff_n40C_1v95.hold_rc -temperature -40.0 " 
create_rc_corner -name ff_n40C_1v95.hold_rc -temperature -40.0 
@file(mmmc.tcl) 25: create_rc_corner -name ff_n40C_1v95.hold_rc -temperature -40.0 
@file(mmmc.tcl) 26: puts "create_delay_corner -name ff_n40C_1v95.hold_delay -timing_condition ff_n40C_1v95.hold_cond -rc_corner ff_n40C_1v95.hold_rc" 
create_delay_corner -name ff_n40C_1v95.hold_delay -timing_condition ff_n40C_1v95.hold_cond -rc_corner ff_n40C_1v95.hold_rc
@file(mmmc.tcl) 27: create_delay_corner -name ff_n40C_1v95.hold_delay -timing_condition ff_n40C_1v95.hold_cond -rc_corner ff_n40C_1v95.hold_rc
@file(mmmc.tcl) 28: puts "create_analysis_view -name ff_n40C_1v95.hold_view -delay_corner ff_n40C_1v95.hold_delay -constraint_mode my_constraint_mode" 
create_analysis_view -name ff_n40C_1v95.hold_view -delay_corner ff_n40C_1v95.hold_delay -constraint_mode my_constraint_mode
@file(mmmc.tcl) 29: create_analysis_view -name ff_n40C_1v95.hold_view -delay_corner ff_n40C_1v95.hold_delay -constraint_mode my_constraint_mode
@file(mmmc.tcl) 30: puts "set_analysis_view -setup { ss_100C_1v60.setup_view } -hold { ff_n40C_1v95.hold_view  }" 
set_analysis_view -setup { ss_100C_1v60.setup_view } -hold { ff_n40C_1v95.hold_view  }
@file(mmmc.tcl) 31: set_analysis_view -setup { ss_100C_1v60.setup_view } -hold { ff_n40C_1v95.hold_view  }

Threads Configured:4
Warning : Missing pg_pin group in the library. [LBR-702]
        : No pg_pin with name 'VNB' has been read in the cell 'sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_1'. The attribute 'related_bias_pin' specified for the pg_pin 'VGND' is being ignored. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib, Line 82150)
Warning : Missing pg_pin group in the library. [LBR-702]
        : No pg_pin with name 'VNB' has been read in the cell 'sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_2'. The attribute 'related_bias_pin' specified for the pg_pin 'VGND' is being ignored. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib, Line 82284)
Warning : Missing pg_pin group in the library. [LBR-702]
        : No pg_pin with name 'VNB' has been read in the cell 'sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_4'. The attribute 'related_bias_pin' specified for the pg_pin 'VGND' is being ignored. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib, Line 82418)
Warning : Missing pg_pin group in the library. [LBR-702]
        : No pg_pin with name 'VNB' has been read in the cell 'sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_1'. The attribute 'related_bias_pin' specified for the pg_pin 'VGND' is being ignored. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib, Line 82695)
Warning : Missing pg_pin group in the library. [LBR-702]
        : No pg_pin with name 'VNB' has been read in the cell 'sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_2'. The attribute 'related_bias_pin' specified for the pg_pin 'VGND' is being ignored. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib, Line 82829)
Warning : Missing pg_pin group in the library. [LBR-702]
        : No pg_pin with name 'VNB' has been read in the cell 'sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_4'. The attribute 'related_bias_pin' specified for the pg_pin 'VGND' is being ignored. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib, Line 82963)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_operating_conditions on line 4894 is defined after at least one cell definition. The attribute will be ignored. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__gpiov2_pad_wrapped_ss_ss_100C_1v60_3v00.lib)
Warning : Found multiple definitions. [LBR-504]
        : Duplicate definition for attribute 'always_on' encountered. The last definition will be retained. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vssd_lvc_clamped3_pad_ss_100C_1v60_3v00.lib, Line 167)
        : Reload the library file by removing one of the multiple definitions of the same attribute.
Warning : Found multiple definitions. [LBR-504]
        : Duplicate definition for attribute 'always_on' encountered. The last definition will be retained. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vssd_lvc_clamped_pad_ss_100C_1v60_3v00.lib, Line 156)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_operating_conditions on line 4894 is defined after at least one cell definition. The attribute will be ignored. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_gpiov2_ss_ss_100C_1v60_3v00.lib)
Warning : Found multiple definitions. [LBR-504]
        : Duplicate definition for attribute 'always_on' encountered. The last definition will be retained. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_ground_lvc_wpad_ss_100C_1v60_3v00.lib, Line 191)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_operating_condit
  Message Summary for Library all 29 libraries:
  *********************************************
ions on line 869 is defined after at least one cell definition. The attribute will be ignored. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_xres4v2_ss_ss_100C_1v60_3v00.lib)
  Missing pg_pin group in the library. [LBR-702]: 6
  Missing a function attribute in the output pin definition. [LBR-518]: 52
  An attribute is used before it is defined. [LBR-511]: 3
  Found multiple definitions. [LBR-504]: 3
  An unsupported construct was detected in this library. [LBR-40]: 31
  *********************************************
 
Warning : Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the message, if the respective values of the 2 given .libs differ. [LBR-38]
        : The libraries are 'sky130_fd_sc_hd__ss_100C_1v60' and 'sky130_ef_io__vccd_lvc_clamped3_pad_ss_100C_1v60_3v00_3v00'.
        : This is a common source of delay calculation confusion and should be avoided.
Warning : Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the message, if the respective values of the 2 given .libs differ. [LBR-38]
        : The libraries are 'sky130_fd_sc_hd__ss_100C_1v60' and 'sky130_ef_io__vccd_lvc_clamped_pad_ss_100C_1v60_3v00_3v00'.
Warning : Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the message, if the respective values of the 2 given .libs differ. [LBR-38]
        : The libraries are 'sky130_fd_sc_hd__ss_100C_1v60' and 'sky130_ef_io__vdda_hvc_clamped_pad_ss_100C_1v60_3v00_3v00'.
Warning : Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the message, if the respective values of the 2 given .libs differ. [LBR-38]
        : The libraries are 'sky130_fd_sc_hd__ss_100C_1v60' and 'sky130_ef_io__vddio_hvc_clamped_pad_ss_100C_1v60_3v00_3v00'.
Warning : Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the message, if the respective values of the 2 given .libs differ. [LBR-38]
        : The libraries are 'sky130_fd_sc_hd__ss_100C_1v60' and 'sky130_ef_io__vssa_hvc_clamped_pad_ss_100C_1v60_3v00_3v00'.
Warning : Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the message, if the respective values of the 2 given .libs differ. [LBR-38]
        : The libraries are 'sky130_fd_sc_hd__ss_100C_1v60' and 'sky130_ef_io__vssio_hvc_clamped_pad_ss_100C_1v60_3v00_3v00'.
Warning : Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the message, if the respective values of the 2 given .libs differ. [LBR-38]
        : The libraries are 'sky130_fd_sc_hd__ss_100C_1v60' and 'sky130_fd_io__top_ground_hvc_wpad_ss_100C_1v60_3v00_3v00'.
Warning : Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the message, if the respective values of the 2 given .libs differ. [LBR-38]
        : The libraries are 'sky130_fd_sc_hd__ss_100C_1v60' and 'sky130_fd_io__top_power_hvc_wpad_ss_100C_1v60_3v00_3v00'.
Warning : Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the message, if the respective values of the 2 given .libs differ. [LBR-38]
        : The libraries are 'sky130_fd_sc_hd__ss_100C_1v60' and 'sky130_fd_io__top_power_lvc_wpad_ss_100C_1v60_3v00_3v00'.
Warning : Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the message, if the respective values of the 2 given .libs differ. [LBR-38]
        : The libraries are 'sky130_fd_sc_hd__ss_100C_1v60' and 'sram22_1024x32m8w8'.
Warning : Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the message, if the respective values of the 2 given .libs differ. [LBR-38]
        : The libraries are 'sky130_fd_sc_hd__ss_100C_1v60' and 'sram22_64x32m4w32'.
Warning : Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the message, if the respective values of the 2 given .libs differ. [LBR-38]
        : The libraries are 'sky130_fd_sc_hd__ss_100C_1v60' and 'sram22_1024x32m8w32'.
Warning : Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the message, if the respective values of the 2 given .libs differ. [LBR-38]
        : The libraries are 'sky130_fd_sc_hd__ss_100C_1v60' and 'sram22_512x32m4w32'.
Warning : Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the message, if the respective values of the 2 given .libs differ. [LBR-38]
        : The libraries are 'sky130_fd_sc_hd__ss_100C_1v60' and 'sram22_2048x32m8w8'.
Warning : Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the message, if the respective values of the 2 given .libs differ. [LBR-38]
        : The libraries are 'sky130_fd_sc_hd__ss_100C_1v60' and 'sram22_512x32m4w8'.
Warning : Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the message, if the respective values of the 2 given .libs differ. [LBR-38]
        : The libraries are 'sky130_fd_sc_hd__ss_100C_1v60' and 'sram22_4096x32m8w8'.
Warning : Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the message, if the respective values of the 2 given .libs differ. [LBR-38]
        : The libraries are 'sky130_fd_sc_hd__ss_100C_1v60' and 'sram22_64x4m4w2'.
Warning : Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the message, if the respective values of the 2 given .libs differ. [LBR-38]
        : The libraries are 'sky130_fd_sc_hd__ss_100C_1v60' and 'sram22_256x32m4w8'.
Warning : Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the message, if the respective values of the 2 given .libs differ. [LBR-38]
        : The libraries are 'sky130_fd_sc_hd__ss_100C_1v60' and 'sram22_4096x8m8w8'.
Warning : Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the message, if the respective values of the 2 given .libs differ. [LBR-38]
        : The libraries are 'sky130_fd_sc_hd__ss_100C_1v60' and 'sram22_64x32m4w8'.
Warning : Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the message, if the respective values of the 2 given .libs differ. [LBR-38]
        : The libraries are 'sky130_fd_sc_hd__ss_100C_1v60' and 'sram22_64x24m4w24'.
Warning : Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the message, if the respective values of the 2 given .libs differ. [LBR-38]
        : The libraries are 'sky130_fd_sc_hd__ss_100C_1v60' and 'sram22_512x64m4w8'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.600000, 100.000000) in library 'sky130_fd_sc_hd__ss_100C_1v60.lib'.
        : The nominal operating condition is represented, either by the nominal PVT values specified in the library source (via nom_process,nom_voltage and nom_temperature respectively), or by the default PVT values (1.0,1.0,1.0).
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.600000, 100.000000) in library 'sky130_ef_io__gpiov2_pad_wrapped_ss_ss_100C_1v60_3v00.lib'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.800000, 100.000000) in library 'sky130_ef_io__vccd_lvc_clamped3_pad_ss_100C_1v60_3v00_3v00.lib'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.800000, 100.000000) in library 'sky130_ef_io__vccd_lvc_clamped_pad_ss_100C_1v60_3v00_3v00.lib'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.800000, 100.000000) in library 'sky130_ef_io__vdda_hvc_clamped_pad_ss_100C_1v60_3v00_3v00.lib'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.800000, 100.000000) in library 'sky130_ef_io__vddio_hvc_clamped_pad_ss_100C_1v60_3v00_3v00.lib'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.800000, 100.000000) in library 'sky130_ef_io__vssa_hvc_clamped_pad_ss_100C_1v60_3v00_3v00.lib'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.600000, 100.000000) in library 'sky130_ef_io__vssd_lvc_clamped3_pad_ss_100C_1v60_3v00.lib'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.600000, 100.000000) in library 'sky130_ef_io__vssd_lvc_clamped_pad_ss_100C_1v60_3v00.lib'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.800000, 100.000000) in library 'sky130_ef_io__vssio_hvc_clamped_pad_ss_100C_1v60_3v00_3v00.lib'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.600000, 100.000000) in library 'sky130_fd_io__top_gpiov2_ss_ss_100C_1v60_3v00.lib'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.800000, 100.000000) in library 'sky130_fd_io__top_ground_hvc_wpad_ss_100C_1v60_3v00_3v00.lib'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.600000, 100.000000) in library 'sky130_fd_io__top_ground_lvc_wpad_ss_100C_1v60_3v00.lib'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.800000, 100.000000) in library 'sky130_fd_io__top_power_hvc_wpad_ss_100C_1v60_3v00_3v00.lib'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.800000, 100.000000) in library 'sky130_fd_io__top_power_lvc_wpad_ss_100C_1v60_3v00_3v00.lib'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.600000, 100.000000) in library 'sky130_fd_io__top_xres4v2_ss_ss_100C_1v60_3v00.lib'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.800000, 25.000000) in library 'sram22_1024x32m8w8_tt_025C_1v80.rc.lib'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.800000, 25.000000) in library 'sram22_64x32m4w32_tt_025C_1v80.rc.lib'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.800000, 25.000000) in library 'sram22_1024x32m8w32_tt_025C_1v80.rc.lib'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.800000, 25.000000) in library 'sram22_512x32m4w32_tt_025C_1v80.rc.lib'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'sram22_1024x32m8w32/sram22_1024x32m8w32'.
        : Specify a valid area value for the libcell.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'sram22_1024x32m8w8/sram22_1024x32m8w8'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'sram22_2048x32m8w8/sram22_2048x32m8w8'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'sram22_256x32m4w8/sram22_256x32m4w8'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'sram22_4096x32m8w8/sram22_4096x32m8w8'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'sram22_4096x8m8w8/sram22_4096x8m8w8'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'sram22_512x32m4w32/sram22_512x32m4w32'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'sram22_512x32m4w8/sram22_512x32m4w8'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'sram22_512x64m4w8/sram22_512x64m4w8'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'sram22_64x24m4w24/sram22_64x24m4w24'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'sram22_64x32m4w32/sram22_64x32m4w32'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'sram22_64x32m4w8/sram22_64x32m4w8'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'sram22_64x4m4w2/sram22_64x4m4w2'.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__decap_12' must have an output pin.
        : Add the missing output pin(s), then reload the library. Else the library cell will be marked as timing model i.e. unusable. Timing_model means that the cell does not have any defined function. If there is no output pin, Genus will mark library cell as unusable i.e. the attribute 'usable' will be marked to 'false' on the libcell. Therefore, the cell is not used for mapping and it will not be picked up from the library for synthesis. If you query the attribute 'unusable_reason' on the libcell; result will be: 'Library cell has no output pins.'Note: The message LBR-9 is only for the logical pins and not for the power_ground pins. Genus will depend upon the output function defined in the pin group (output pin) of the cell, to use it for mapping. The pg_pin will not have any function defined.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__decap_12' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__decap_3' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__decap_3' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__decap_4' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__decap_4' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__decap_6' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__decap_6' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__decap_8' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__decap_8' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__diode_2' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__diode_2' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__lpflow_bleeder_1' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__lpflow_bleeder_1' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__lpflow_decapkapwr_12' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__lpflow_decapkapwr_12' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__lpflow_decapkapwr_3' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__lpflow_decapkapwr_3' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__lpflow_decapkapwr_4' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__lpflow_decapkapwr_4' must have an output pin.
Info    : Set default library domain. [LBR-109]
        : The default library domain is 'library_domain:ss_100C_1v60.setup_cond'.
#@ End verbose source scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/build/syn-rundir/mmmc.tcl
@file(syn.tcl) 24: puts "read_physical -lef { /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/build/tech-sky130-cache/sky130_fd_sc_hd__nom.tlef /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_sc_hd/lef/sky130_fd_sc_hd.lef /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/build/tech-sky130-cache/sky130_ef_io.lef /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lef/sky130_fd_io.lef /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_1024x32m8w8/sram22_1024x32m8w8.lef /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x32m4w32/sram22_64x32m4w32.lef /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_1024x32m8w32/sram22_1024x32m8w32.lef /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_512x32m4w32/sram22_512x32m4w32.lef /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_2048x32m8w8/sram22_2048x32m8w8.lef /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_512x32m4w8/sram22_512x32m4w8.lef /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_4096x32m8w8/sram22_4096x32m8w8.lef /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x4m4w2/sram22_64x4m4w2.lef /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_256x32m4w8/sram22_256x32m4w8.lef /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_4096x8m8w8/sram22_4096x8m8w8.lef /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x32m4w8/sram22_64x32m4w8.lef /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x24m4w24/sram22_64x24m4w24.lef /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_512x64m4w8/sram22_512x64m4w8.lef }" 
read_physical -lef { /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/build/tech-sky130-cache/sky130_fd_sc_hd__nom.tlef /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_sc_hd/lef/sky130_fd_sc_hd.lef /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/build/tech-sky130-cache/sky130_ef_io.lef /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lef/sky130_fd_io.lef /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_1024x32m8w8/sram22_1024x32m8w8.lef /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x32m4w32/sram22_64x32m4w32.lef /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_1024x32m8w32/sram22_1024x32m8w32.lef /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_512x32m4w32/sram22_512x32m4w32.lef /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_2048x32m8w8/sram22_2048x32m8w8.lef /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_512x32m4w8/sram22_512x32m4w8.lef /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_4096x32m8w8/sram22_4096x32m8w8.lef /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x4m4w2/sram22_64x4m4w2.lef /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_256x32m4w8/sram22_256x32m4w8.lef /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_4096x8m8w8/sram22_4096x8m8w8.lef /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x32m4w8/sram22_64x32m4w8.lef /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x24m4w24/sram22_64x24m4w24.lef /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_512x64m4w8/sram22_512x64m4w8.lef }
@file(syn.tcl) 25: read_physical -lef { /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/build/tech-sky130-cache/sky130_fd_sc_hd__nom.tlef /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_sc_hd/lef/sky130_fd_sc_hd.lef /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/build/tech-sky130-cache/sky130_ef_io.lef /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lef/sky130_fd_io.lef /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_1024x32m8w8/sram22_1024x32m8w8.lef /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x32m4w32/sram22_64x32m4w32.lef /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_1024x32m8w32/sram22_1024x32m8w32.lef /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_512x32m4w32/sram22_512x32m4w32.lef /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_2048x32m8w8/sram22_2048x32m8w8.lef /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_512x32m4w8/sram22_512x32m4w8.lef /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_4096x32m8w8/sram22_4096x32m8w8.lef /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x4m4w2/sram22_64x4m4w2.lef /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_256x32m4w8/sram22_256x32m4w8.lef /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_4096x8m8w8/sram22_4096x8m8w8.lef /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x32m4w8/sram22_64x32m4w8.lef /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x24m4w24/sram22_64x24m4w24.lef /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_512x64m4w8/sram22_512x64m4w8.lef }
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'L1M1_PR' has no resistance value.
        : If this is the expected behavior, this message can be ignored.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'L1M1_PR_R' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'L1M1_PR_M' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'L1M1_PR_MR' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'L1M1_PR_C' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M1M2_PR' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M1M2_PR_R' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M1M2_PR_M' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M1M2_PR_MR' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M1M2_PR_C' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2M3_PR' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2M3_PR_R' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2M3_PR_M' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2M3_PR_MR' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2M3_PR_C' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3M4_PR' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3M4_PR_R' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3M4_PR_M' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3M4_PR_MR' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3M4_PR_C' has no resistance value.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property in the LEF file. [PHYS-2381]
        : Multiple ports are found on pin 'X' on cell 'sky130_fd_sc_hd__probe_p_8' without MUSTJOINALLPORTS in the pin property.
        : This means that only one port would be connected, which may not be the expected behavior. Should consider adding MUSTJOINALLPORTS property.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property in the LEF file. [PHYS-2381]
        : Multiple ports are found on pin 'X' on cell 'sky130_fd_sc_hd__probec_p_8' without MUSTJOINALLPORTS in the pin property.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property in the LEF file. [PHYS-2381]
        : Multiple ports are found on pin 'VSSA' on cell 'sky130_ef_io__analog_pad' without MUSTJOINALLPORTS in the pin property.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property in the LEF file. [PHYS-2381]
        : Multiple ports are found on pin 'VSSD' on cell 'sky130_ef_io__analog_pad' without MUSTJOINALLPORTS in the pin property.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property in the LEF file. [PHYS-2381]
        : Multiple ports are found on pin 'AMUXBUS_B' on cell 'sky130_ef_io__analog_pad' without MUSTJOINALLPORTS in the pin property.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property in the LEF file. [PHYS-2381]
        : Multiple ports are found on pin 'AMUXBUS_A' on cell 'sky130_ef_io__analog_pad' without MUSTJOINALLPORTS in the pin property.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property in the LEF file. [PHYS-2381]
        : Multiple ports are found on pin 'VDDIO_Q' on cell 'sky130_ef_io__analog_pad' without MUSTJOINALLPORTS in the pin property.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property in the LEF file. [PHYS-2381]
        : Multiple ports are found on pin 'VDDIO' on cell 'sky130_ef_io__analog_pad' without MUSTJOINALLPORTS in the pin property.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property in the LEF file. [PHYS-2381]
        : Multiple ports are found on pin 'VSWITCH' on cell 'sky130_ef_io__analog_pad' without MUSTJOINALLPORTS in the pin property.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property in the LEF file. [PHYS-2381]
        : Multiple ports are found on pin 'VSSIO' on cell 'sky130_ef_io__analog_pad' without MUSTJOINALLPORTS in the pin property.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property in the LEF file. [PHYS-2381]
        : Multiple ports are found on pin 'VDDA' on cell 'sky130_ef_io__analog_pad' without MUSTJOINALLPORTS in the pin property.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property in the LEF file. [PHYS-2381]
        : Multiple ports are found on pin 'VCCD' on cell 'sky130_ef_io__analog_pad' without MUSTJOINALLPORTS in the pin property.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property in the LEF file. [PHYS-2381]
        : Multiple ports are found on pin 'VCCHIB' on cell 'sky130_ef_io__analog_pad' without MUSTJOINALLPORTS in the pin property.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property in the LEF file. [PHYS-2381]
        : Multiple ports are found on pin 'VSSIO_Q' on cell 'sky130_ef_io__analog_pad' without MUSTJOINALLPORTS in the pin property.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property in the LEF file. [PHYS-2381]
        : Multiple ports are found on pin 'AMUXBUS_A' on cell 'sky130_ef_io__corner_pad' without MUSTJOINALLPORTS in the pin property.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property in the LEF file. [PHYS-2381]
        : Multiple ports are found on pin 'AMUXBUS_B' on cell 'sky130_ef_io__corner_pad' without MUSTJOINALLPORTS in the pin property.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property in the LEF file. [PHYS-2381]
        : Multiple ports are found on pin 'AMUXBUS_A' on cell 'sky130_ef_io__gpiov2_pad' without MUSTJOINALLPORTS in the pin property.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property in the LEF file. [PHYS-2381]
        : Multiple ports are found on pin 'AMUXBUS_B' on cell 'sky130_ef_io__gpiov2_pad' without MUSTJOINALLPORTS in the pin property.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property in the LEF file. [PHYS-2381]
        : Multiple ports are found on pin 'AMUXBUS_A' on cell 'sky130_ef_io__gpiov2_pad_wrapped' without MUSTJOINALLPORTS in the pin property.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property in the LEF file. [PHYS-2381]
        : Multiple ports are found on pin 'AMUXBUS_B' on cell 'sky130_ef_io__gpiov2_pad_wrapped' without MUSTJOINALLPORTS in the pin property.

  According to lef_library, there are total 6 routing layers [ V(3) / H(3) ]

Warning : The variant range of wire parameters is too large. An example of wire parameters are, a WIDTH for layer, PITCH for layer, MINSPACING for layers, etc. [PHYS-12]
        : The variant range (0.14, 1.6) of 'WIDTH' for layers 'met2' and 'met5' is too large.
        : Check the consistency of the parameters, and see if you can ignore this message or you're using different LEF file with wrong parameters.
Warning : The variant range of wire parameters is too large. An example of wire parameters are, a WIDTH for layer, PITCH for layer, MINSPACING for layers, etc. [PHYS-12]
        : The variant range (0.0285, 12.8) of 'RPERSQ' for layers 'met5' and 'li1' is too large.
Warning : The value of the wire parameter is too big. [PHYS-13]
        : The 'RPERSQ: 12.8' of layer 'li1' is much bigger than others.
        : Check the consistency of the specified wire parameter.
Warning : The variant range of wire parameters is too large. An example of wire parameters are, a WIDTH for layer, PITCH for layer, MINSPACING for layers, etc. [PHYS-12]
        : The variant range (0.14, 1.6) of 'MINSPACING' for layers 'met2' and 'met5' is too large.
  Libraries have 335 usable logic and 62 usable sequential lib-cells.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Huge' is non-monotonic.
        : Non-monotonic wireload models can cause problems during synthesis and/or mapping.  Raising some of the points in the curve to give it a monotonic shape.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Huge' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Huge' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Large' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Large' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Large' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Medium' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Medium' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Medium' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Small' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Small' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Small' is non-monotonic.
Warning : Marking library cell 'avoid'. [PHYS-103]
        : The library cell 'sram22_4096x32m8w8' was marked 'avoid' because there was no physical data in the LEF file.
        : To prevent the library cell from being set to 'avoid', set attribute 'lib_lef_consistency_check_enable' to 'false'.
Warning : Marking library cell 'avoid'. [PHYS-103]
        : The library cell 'sram22_64x4m4w2' was marked 'avoid' because there was no physical data in the LEF file.
Warning : Marking library cell 'avoid'. [PHYS-103]
        : The library cell 'sram22_4096x8m8w8' was marked 'avoid' because there was no physical data in the LEF file.
@file(syn.tcl) 26: puts "read_hdl -sv { /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/Cache.v /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/Memory151.v /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/Riscv151.v /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/riscv_arbiter.v /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/riscv_top.v /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/no_cache_mem.v /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/ExtMemModel.v /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/mux2.v /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/mux3.v /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/mux4.v /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/EECS151.v /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/BranchComp.v /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/ImmGen.v /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/ALU.v /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/ForwardingUnit.v /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/InstrKillID.v /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/RegFile.v /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/JALTargetID.v /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/ControlDec.v /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/PCSelect.v /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/MemLoadMask.v /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/StoreMask.v }" 
read_hdl -sv { /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/Cache.v /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/Memory151.v /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/Riscv151.v /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/riscv_arbiter.v /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/riscv_top.v /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/no_cache_mem.v /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/ExtMemModel.v /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/mux2.v /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/mux3.v /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/mux4.v /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/EECS151.v /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/BranchComp.v /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/ImmGen.v /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/ALU.v /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/ForwardingUnit.v /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/InstrKillID.v /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/RegFile.v /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/JALTargetID.v /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/ControlDec.v /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/PCSelect.v /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/MemLoadMask.v /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/StoreMask.v }
@file(syn.tcl) 27: read_hdl -sv { /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/Cache.v /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/Memory151.v /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/Riscv151.v /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/riscv_arbiter.v /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/riscv_top.v /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/no_cache_mem.v /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/ExtMemModel.v /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/mux2.v /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/mux3.v /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/mux4.v /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/EECS151.v /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/BranchComp.v /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/ImmGen.v /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/ALU.v /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/ForwardingUnit.v /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/InstrKillID.v /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/RegFile.v /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/JALTargetID.v /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/ControlDec.v /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/PCSelect.v /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/MemLoadMask.v /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/StoreMask.v }
  initial
        |
Warning : Ignoring unsynthesizable construct. [VLOGPT-37]
        : Initial in file '/scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/no_cache_mem.v' on line 66, column 9.
        : For example, the following constructs will be ignored:
    - initial block
    - final block
    - program block
    - property block
    - sequence block
    - covergroup
    - checker block
    - gate drive strength
    - system task enable
    - reg declaration with initial value
    - specify block.
  initial
        |
Warning : Ignoring unsynthesizable construct. [VLOGPT-37]
        : Initial in file '/scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/ExtMemModel.v' on line 45, column 9.
@file(syn.tcl) 28: puts "elaborate riscv_top" 
elaborate riscv_top
@file(syn.tcl) 29: elaborate riscv_top
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Huge' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Huge' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Huge' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Large' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Large' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Large' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Medium' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Medium' is non-monotonic.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'riscv_top' from file '/scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/riscv_top.v'.
Warning : Generated logic differs from the expected logic. [CDFG2G-615]
        : Signal 'sram_00_din' in module 'cache' modeled as latch instead of wire in file '/scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/Cache.v' on line 151, column 38.
        : The logic generated for an always_comb, always_latch or always_ff process may not match the behavior specified in the input HDL.
Warning : Generated logic differs from the expected logic. [CDFG2G-615]
        : Signal 'sram_01_din' in module 'cache' modeled as latch instead of wire in file '/scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/Cache.v' on line 151, column 38.
Warning : Generated logic differs from the expected logic. [CDFG2G-615]
        : Signal 'sram_10_din' in module 'cache' modeled as latch instead of wire in file '/scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/Cache.v' on line 151, column 38.
Warning : Generated logic differs from the expected logic. [CDFG2G-615]
        : Signal 'sram_11_din' in module 'cache' modeled as latch instead of wire in file '/scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/Cache.v' on line 151, column 38.
Warning : Generated logic differs from the expected logic. [CDFG2G-615]
        : Signal 'next_state' in module 'cache' modeled as latch instead of wire in file '/scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/Cache.v' on line 151, column 18.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'ControlDec' in file '/scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/ControlDec.v' on line 14.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'ControlDec' in file '/scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/ControlDec.v' on line 33.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'mux4' in file '/scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/mux4.v' on line 7.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'mux4_N8' in file '/scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/mux4.v' on line 7.
Warning : Unconnected instance input port detected. [ELABUTL-124]
        : Unconnected input port 'cpu_req_data' of instance 'icache' of module 'cache' in file '/scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/Memory151.v' on line 77, column 18, hid = 0.
        : Run check_design to check 'Undriven Port(s)/Pin(s)' section for all unconnected instance input ports. It is better to double confirm with designer these unconnected instance input port are expected. During syn_gen the unconnected instance input ports are controlled by attribute 'hdl_unconnected_value', the default value is 0.
Warning : Unconnected instance input port detected. [ELABUTL-124]
        : Unconnected input port 'mem_req_data_ready' of instance 'icache' of module 'cache' in file '/scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/Memory151.v' on line 77, column 18, hid = 0.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'riscv_top'.
Checking for analog nets...
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.
UM:   timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      elaborate
@file(syn.tcl) 30: puts "init_design -top riscv_top" 
init_design -top riscv_top
@file(syn.tcl) 31: init_design -top riscv_top
Started checking and loading power intent for design riscv_top...
=================================================================
No power intent for design 'riscv_top'.
Completed checking and loading power intent for design riscv_top (runtime 0.00s).
=================================================================================
#
# Reading SDC /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/build/syn-rundir/clock_constraints_fragment.sdc for view:ss_100C_1v60.setup_view (constraint_mode:my_constraint_mode)
#
Statistics for commands executed by read_sdc:
 "create_clock"             - successful      1 , failed      0 (runtime  0.00)
 "get_clocks"               - successful      1 , failed      0 (runtime  0.00)
 "set_clock_groups"         - successful      1 , failed      0 (runtime  0.00)
 "set_clock_uncertainty"    - successful      1 , failed      0 (runtime  0.00)
Total runtime 0.0
#
# Reading SDC /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/build/syn-rundir/pin_constraints_fragment.sdc for view:ss_100C_1v60.setup_view (constraint_mode:my_constraint_mode)
#
Warning : At least one of the specified ports is not valid for the given external delay. [TUI-253]
        :  Cannot specify an input delay on the following output ports: 
	port:riscv_top/mem_req_valid 
        : Use the 'external_delay' command to specify and output delay on output ports or to specify an input delay on input ports. See the 'Specifying the Timing and Delay Constraints' Chapter in the 'Timing Analysis Guide' for detailed information.
Warning : At least one of the specified ports is not valid for the given external delay. [TUI-253]
        :  Cannot specify an input delay on the following output ports: 
	port:riscv_top/mem_req_rw 
Warning : At least one of the specified ports is not valid for the given external delay. [TUI-253]
        :  Cannot specify an input delay on the following output ports: 
	port:riscv_top/mem_req_addr[27] 
Warning : At least one of the specified ports is not valid for the given external delay. [TUI-253]
        :  Cannot specify an input delay on the following output ports: 
	port:riscv_top/mem_req_addr[26] 
Warning : At least one of the specified ports is not valid for the given external delay. [TUI-253]
        :  Cannot specify an input delay on the following output ports: 
	port:riscv_top/mem_req_addr[25] 
Warning : At least one of the specified ports is not valid for the given external delay. [TUI-253]
        :  Cannot specify an input delay on the following output ports: 
	port:riscv_top/mem_req_addr[24] 
Warning : At least one of the specified ports is not valid for the given external delay. [TUI-253]
        :  Cannot specify an input delay on the following output ports: 
	port:riscv_top/mem_req_addr[23] 
Warning : At least one of the specified ports is not valid for the given external delay. [TUI-253]
        :  Cannot specify an input delay on the following output ports: 
	port:riscv_top/mem_req_addr[22] 
Warning : At least one of the specified ports is not valid for the given external delay. [TUI-253]
        :  Cannot specify an input delay on the following output ports: 
	port:riscv_top/mem_req_addr[21] 
Warning : At least one of the specified ports is not valid for the given external delay. [TUI-253]
        :  Cannot specify an input delay on the following output ports: 
	port:riscv_top/mem_req_addr[20] 
Warning : At least one of the specified ports is not valid for the given external delay. [TUI-253]
        :  Cannot specify an input delay on the following output ports: 
	port:riscv_top/mem_req_addr[19] 
Warning : At least one of the specified ports is not valid for the given external delay. [TUI-253]
        :  Cannot specify an input delay on the following output ports: 
	port:riscv_top/mem_req_addr[18] 
Warning : At least one of the specified ports is not valid for the given external delay. [TUI-253]
        :  Cannot specify an input delay on the following output ports: 
	port:riscv_top/mem_req_addr[17] 
Warning : At least one of the specified ports is not valid for the given external delay. [TUI-253]
        :  Cannot specify an input delay on the following output ports: 
	port:riscv_top/mem_req_addr[16] 
Warning : At least one of the specified ports is not valid for the given external delay. [TUI-253]
        :  Cannot specify an input delay on the following output ports: 
	port:riscv_top/mem_req_addr[15] 
Warning : At least one of the specified ports is not valid for the given external delay. [TUI-253]
        :  Cannot specify an input delay on the following output ports: 
	port:riscv_top/mem_req_addr[14] 
Warning : At least one of the specified ports is not valid for the given external delay. [TUI-253]
        :  Cannot specify an input delay on the following output ports: 
	port:riscv_top/mem_req_addr[13] 
Warning : At least one of the specified ports is not valid for the given external delay. [TUI-253]
        :  Cannot specify an input delay on the following output ports: 
	port:riscv_top/mem_req_addr[12] 
Warning : At least one of the specified ports is not valid for the given external delay. [TUI-253]
        :  Cannot specify an input delay on the following output ports: 
	port:riscv_top/mem_req_addr[11] 
Warning : At least one of the specified ports is not valid for the given external delay. [TUI-253]
        :  Cannot specify an input delay on the following output ports: 
	port:riscv_top/mem_req_addr[10] 
Statistics for commands executed by read_sdc:
 "all_outputs"              - successful      1 , failed      0 (runtime  0.00)
 "get_port"                 - successful      1 , failed      0 (runtime  0.00)
 "set_input_delay"          - successful      1 , failed      0 (runtime  0.00)
 "set_load"                 - successful      1 , failed      0 (runtime  0.00)
Total runtime 0.0
  Setting attribute of root '/': 'read_qrc_tech_file_rc_corner' = true
@file(syn.tcl) 32: puts "set_db root: .auto_ungroup none" 
set_db root: .auto_ungroup none
@file(syn.tcl) 33: set_db root: .auto_ungroup none
  Setting attribute of root '/': 'auto_ungroup' = none
@file(syn.tcl) 34: puts "set_units -capacitance 1.0pF" 
set_units -capacitance 1.0pF
@file(syn.tcl) 35: set_units -capacitance 1.0pF
@file(syn.tcl) 36: puts "set_load_unit -picofarads 1" 
set_load_unit -picofarads 1
@file(syn.tcl) 37: set_load_unit -picofarads 1
@file(syn.tcl) 38: puts "set_units -time 1.0ns" 
set_units -time 1.0ns
@file(syn.tcl) 39: set_units -time 1.0ns
@file(syn.tcl) 41: puts "set_dont_use \[get_db lib_cells */*sdf*\]"
set_dont_use [get_db lib_cells */*sdf*]
@file(syn.tcl) 42: if { [get_db lib_cells */*sdf*] ne "" } {
    set_dont_use [get_db lib_cells */*sdf*]
} else {
    puts "WARNING: cell */*sdf* was not found for set_dont_use"
}
@file(syn.tcl) 49: puts "set_dont_use \[get_db lib_cells */sky130_fd_sc_hd__probe_p_*\]"
set_dont_use [get_db lib_cells */sky130_fd_sc_hd__probe_p_*]
@file(syn.tcl) 50: if { [get_db lib_cells */sky130_fd_sc_hd__probe_p_*] ne "" } {
    set_dont_use [get_db lib_cells */sky130_fd_sc_hd__probe_p_*]
} else {
    puts "WARNING: cell */sky130_fd_sc_hd__probe_p_* was not found for set_dont_use"
}
@file(syn.tcl) 57: puts "set_dont_use \[get_db lib_cells */sky130_fd_sc_hd__probec_p_*\]"
set_dont_use [get_db lib_cells */sky130_fd_sc_hd__probec_p_*]
@file(syn.tcl) 58: if { [get_db lib_cells */sky130_fd_sc_hd__probec_p_*] ne "" } {
    set_dont_use [get_db lib_cells */sky130_fd_sc_hd__probec_p_*]
} else {
    puts "WARNING: cell */sky130_fd_sc_hd__probec_p_* was not found for set_dont_use"
}
@file(syn.tcl) 64: puts "write_db -to_file pre_syn_generic" 
write_db -to_file pre_syn_generic
@file(syn.tcl) 65: write_db -to_file pre_syn_generic
Info    : While writing the database, certain data cannot be saved. [DATABASE-113]
        : External delay 'pin_constraints_frag_line_9_315_1' has no pins; it cannot be saved to database.
        : Avoid creating objects that cannot be saved and restored.
Info    : While writing the database, certain data cannot be saved. [DATABASE-113]
        : External delay 'pin_constraints_frag_line_9_314_1' has no pins; it cannot be saved to database.
Info    : While writing the database, certain data cannot be saved. [DATABASE-113]
        : External delay 'pin_constraints_frag_line_9_313_1' has no pins; it cannot be saved to database.
Info    : While writing the database, certain data cannot be saved. [DATABASE-113]
        : External delay 'pin_constraints_frag_line_9_312_1' has no pins; it cannot be saved to database.
Info    : While writing the database, certain data cannot be saved. [DATABASE-113]
        : External delay 'pin_constraints_frag_line_9_311_1' has no pins; it cannot be saved to database.
Info    : While writing the database, certain data cannot be saved. [DATABASE-113]
        : External delay 'pin_constraints_frag_line_9_310_1' has no pins; it cannot be saved to database.
Info    : While writing the database, certain data cannot be saved. [DATABASE-113]
        : External delay 'pin_constraints_frag_line_9_309_1' has no pins; it cannot be saved to database.
Info    : While writing the database, certain data cannot be saved. [DATABASE-113]
        : External delay 'pin_constraints_frag_line_9_308_1' has no pins; it cannot be saved to database.
Info    : While writing the database, certain data cannot be saved. [DATABASE-113]
        : External delay 'pin_constraints_frag_line_9_307_1' has no pins; it cannot be saved to database.
Info    : While writing the database, certain data cannot be saved. [DATABASE-113]
        : External delay 'pin_constraints_frag_line_9_306_1' has no pins; it cannot be saved to database.
Info    : While writing the database, certain data cannot be saved. [DATABASE-113]
        : External delay 'pin_constraints_frag_line_9_305_1' has no pins; it cannot be saved to database.
Info    : While writing the database, certain data cannot be saved. [DATABASE-113]
        : External delay 'pin_constraints_frag_line_9_304_1' has no pins; it cannot be saved to database.
Info    : While writing the database, certain data cannot be saved. [DATABASE-113]
        : External delay 'pin_constraints_frag_line_9_303_1' has no pins; it cannot be saved to database.
Info    : While writing the database, certain data cannot be saved. [DATABASE-113]
        : External delay 'pin_constraints_frag_line_9_302_1' has no pins; it cannot be saved to database.
Info    : While writing the database, certain data cannot be saved. [DATABASE-113]
        : External delay 'pin_constraints_frag_line_9_301_1' has no pins; it cannot be saved to database.
Info    : While writing the database, certain data cannot be saved. [DATABASE-113]
        : External delay 'pin_constraints_frag_line_9_300_1' has no pins; it cannot be saved to database.
Info    : While writing the database, certain data cannot be saved. [DATABASE-113]
        : External delay 'pin_constraints_frag_line_9_299_1' has no pins; it cannot be saved to database.
Info    : While writing the database, certain data cannot be saved. [DATABASE-113]
        : External delay 'pin_constraints_frag_line_9_298_1' has no pins; it cannot be saved to database.
Info    : While writing the database, certain data cannot be saved. [DATABASE-113]
        : External delay 'pin_constraints_frag_line_9_297_1' has no pins; it cannot be saved to database.
Info    : While writing the database, certain data cannot be saved. [DATABASE-113]
        : External delay 'pin_constraints_frag_line_9_296_1' has no pins; it cannot be saved to database.
Finished exporting design database to file 'pre_syn_generic' for 'riscv_top' (command execution time mm:ss cpu = 00:01, real = 00:02).
@file(syn.tcl) 66: puts "syn_generic" 
syn_generic
@file(syn.tcl) 67: syn_generic
Info    : Unconnected instance input port detected. [ELABUTL-129]
        : Assuming a  logic '0' value for unconnected input port 'cpu_req_data' of instance 'icache' of module 'cache'.
        : The 'hdl_unconnected_value' attribute controls treatment of unconnected input port.
Info    : Unconnected instance input port detected. [ELABUTL-129]
        : Assuming a  logic '0' value for unconnected input port 'mem_req_data_ready' of instance 'icache' of module 'cache'.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 3 sequential instances.
        : Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs anymore. To see the list of deleted hierarchical instances, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list. To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 37 hierarchical instances.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'mem/icache/store_data_reg[0]'.
        : To prevent this optimization, set the 'optimize_constant_0_flops' root attribute to 'false' or 'optimize_constant_0_seq' instance attribute to 'false'. You can also see the complete list of deleted sequential with command "report sequential -deleted" (on Reason "constant0").
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'mem/icache/store_data_reg[1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'mem/icache/store_data_reg[2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'mem/icache/store_data_reg[3]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'mem/icache/store_data_reg[4]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'mem/icache/store_data_reg[5]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'mem/icache/store_data_reg[6]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'mem/icache/store_data_reg[7]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'mem/icache/store_data_reg[8]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'mem/icache/store_data_reg[9]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'mem/icache/store_data_reg[10]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'mem/icache/store_data_reg[11]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'mem/icache/store_data_reg[12]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'mem/icache/store_data_reg[13]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'mem/icache/store_data_reg[14]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'mem/icache/store_data_reg[15]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'mem/icache/store_data_reg[16]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'mem/icache/store_data_reg[17]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'mem/icache/store_data_reg[18]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'mem/icache/store_data_reg[19]'.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 80 sequential instances.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 1 hierarchical instance.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 15 hierarchical instances.
Current PLE settings:

Aspect ratio        : 1.00
Shrink factor       : 1.00
Scale of res/length : 1.00
Scale of cap/length : 1.00
Net derating factor : 1.00
Thermal factor      : 1.00
Via Resistance      : 0.00 ohm (from default)
Site size           : 3.18 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       lef_library
------------------------------------------------
li1             V         0.00        0.000088  
met1            H         1.00        0.000085  
met2            V         1.00        0.000078  
met3            H         1.00        0.000086  
met4            V         1.00        0.000076  
met5            H         1.00        0.000088  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       lef_library
-------------------------------------------------
li1             V         0.00        75.294118  
met1            H         1.00         0.892857  
met2            V         1.00         0.892857  
met3            H         1.00         0.156667  
met4            V         1.00         0.156667  
met5            H         1.00         0.017812  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
li1             V         0.00         0.170000  
met1            H         1.00         0.140000  
met2            V         1.00         0.140000  
met3            H         1.00         0.300000  
met4            V         1.00         0.300000  
met5            H         1.00         1.600000  

Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'riscv_top' to generic gates using 'medium' effort.
PBS_Generic-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:13) |  00:00:00(00:00:00) |   0.0(  0.0) |   21:16:09 (Jun01) |  551.4 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 4 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
TNS Restructuring config:  at stage: generic applied.
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed generic optimization to kick in.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 4 hierarchical instances.
Starting mux data reorder optimization [v1.0] (stage: post_to_gen_setup, startdef: riscv_top, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.004s)
Current PLE settings:

Aspect ratio        : 1.00
Shrink factor       : 1.00
Scale of res/length : 1.00
Scale of cap/length : 1.00
Net derating factor : 1.00
Thermal factor      : 1.00
Via Resistance      : 0.00 ohm (from default)
Site size           : 3.18 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       lef_library
------------------------------------------------
li1             V         0.00        0.000088  
met1            H         1.00        0.000085  
met2            V         1.00        0.000078  
met3            H         1.00        0.000086  
met4            V         1.00        0.000076  
met5            H         1.00        0.000088  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       lef_library
-------------------------------------------------
li1             V         0.00        75.294118  
met1            H         1.00         0.892857  
met2            V         1.00         0.892857  
met3            H         1.00         0.156667  
met4            V         1.00         0.156667  
met5            H         1.00         0.017812  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
li1             V         0.00         0.170000  
met1            H         1.00         0.140000  
met2            V         1.00         0.140000  
met3            H         1.00         0.300000  
met4            V         1.00         0.300000  
met5            H         1.00         1.600000  

Starting reconvergence optimization [v1.0] (stage: pre_rtlopt, startdef: riscv_top, recur: true)
Completed reconvergence optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Starting logic restructure optimization [v1.0] (stage: pre_rtlopt, startdef: riscv_top, recur: true)
Completed logic restructure optimization (accepts: 0, rejects: 0, runtime: 0.005s)
Info    : Pre-processed datapath logic. [DPOPT-6]
        : Pre-processing optimizations applied to datapath logic in 'riscv_top':
          sop(5) 
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 1 hierarchical instance.
Info    : Optimizing datapath logic. [DPOPT-1]
        : Optimizing datapath logic in 'riscv_top'.
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_695'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 5 for module 'CDN_DP_region_695'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(1), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_686'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 5 for module 'CDN_DP_region_686'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_694'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 5 for module 'CDN_DP_region_694'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(1), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_688'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 5 for module 'CDN_DP_region_688'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_691'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 5 for module 'CDN_DP_region_691'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_687'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 5 for module 'CDN_DP_region_687'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_693'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 5 for module 'CDN_DP_region_693'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_696'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 5 for module 'CDN_DP_region_696'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region'
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_c1 in ALU':
	  (sub_16_30, add_8_30)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_c2 in ALU':
	  (sub_16_30, add_8_30)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_c3 in ALU':
	  (sub_16_30, add_8_30)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_c4 in ALU':
	  (sub_16_30, add_8_30)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_c5 in ALU':
	  (sub_16_30, add_8_30)

Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 5 for module 'CDN_DP_region'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(1), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_689'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 5 for module 'CDN_DP_region_689'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_690'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 5 for module 'CDN_DP_region_690'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_692'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 5 for module 'CDN_DP_region_692'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Done optimizing datapath logic. [DPOPT-2]
        : Done optimizing datapath logic in 'riscv_top'.
Starting mux data reorder optimization [v1.0] (stage: post_rtlopt, startdef: riscv_top, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.002s)
Info    : Replacing a latch with a logic constant 0. [GLO-14]
        : The instance is 'mem/icache/next_state_reg[3]'.
        : This optimization was enabled by the root attribute 'optimize_constant_latches'.
Info    : Replacing a latch with a logic constant 0. [GLO-14]
        : The instance is 'mem/dcache/next_state_reg[3]'.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 3 sequential instances.
Starting mux speculation [v1.0] (stage: post_muxopt, startdef: riscv_top, recur: true)
Starting speculation optimization
Completed speculation optimization (accepts:0)
Completed mux speculation (accepts: 0, rejects: 0, runtime: 0.472s)
==================================
Stage : to_generic 
==================================
  =================
   Message Summary
  =================
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|      Id      |  Sev   |Count |                                                                   Message Text                                                                     |
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| CDFG-250     |Info    |    2 |Processing multi-dimensional arrays.                                                                                                                |
| CDFG-372     |Info    |    4 |Bitwidth mismatch in assignment.                                                                                                                    |
|              |        |      |Review and make sure the mismatch is unintentional. Genus can possibly issue bitwidth mismatch warning for explicit assignments present in RTL      |
|              |        |      | as-well-as for implicit assignments inferred by the tool. For example, in case of enum declaration without value, the tool will implicitly assign  |
|              |        |      | value to the enum variables. It also issues the warning for any bitwidth mismatch that appears in this implicit assignment.                        |
| CDFG-373     |Info    |    1 |Sign mismatch in assignment.                                                                                                                        |
| CDFG-472     |Warning |    4 |Unreachable statements for case item.                                                                                                               |
| CDFG-500     |Info    |    2 |Unused module input port.                                                                                                                           |
|              |        |      |In port definition within the module, the input port is not used in any assignment statements or conditional expressions for decision statements.   |
| CDFG-738     |Info    |   82 |Common subexpression eliminated.                                                                                                                    |
| CDFG-739     |Info    |   82 |Common subexpression kept.                                                                                                                          |
| CDFG-769     |Info    |    4 |Identified sum-of-products logic to be optimized during syn_generic.                                                                                |
| CDFG2G-615   |Warning |    5 |Generated logic differs from the expected logic.                                                                                                    |
|              |        |      |The logic generated for an always_comb, always_latch or always_ff process may not match the behavior specified in the input HDL.                    |
| CDFG2G-616   |Info    |    5 |Latch inferred. Check and revisit your RTL if this is not the intended behavior.                                                                    |
|              |        |      |Use the attributes 'set_attribute hdl_error_on_latch true'(LUI) or 'set_db hdl_error_on_latch true' (CUI)                                           |
|              |        |      | to issue an error when a latch is inferred. Use the attributes 'set_attributes hdl_latch_keep_feedback true'(LUI)                                  |
|              |        |      | or 'set_db hdl_latch_keep_feedback true'(CUI)                                                                                                      |
|              |        |      | to infer combinational logic rather than a latch in case a variable is explicitly assigned to itself.                                              |
| CWD-19       |Info    |  119 |An implementation was inferred.                                                                                                                     |
| DATABASE-113 |Info    |  180 |While writing the database, certain data cannot be saved.                                                                                           |
|              |        |      |Avoid creating objects that cannot be saved and restored.                                                                                           |
| DPOPT-1      |Info    |    1 |Optimizing datapath logic.                                                                                                                          |
| DPOPT-2      |Info    |    1 |Done optimizing datapath logic.                                                                                                                     |
| DPOPT-3      |Info    |   12 |Implementing datapath configurations.                                                                                                               |
| DPOPT-4      |Info    |   12 |Done implementing datapath configurations.                                                                                                          |
| DPOPT-6      |Info    |    1 |Pre-processed datapath logic.                                                                                                                       |
| DPOPT-10     |Info    |   19 |Optimized a mux chain.                                                                                                                              |
| ELAB-1       |Info    |    1 |Elaborating Design.                                                                                                                                 |
| ELAB-2       |Info    |   26 |Elaborating Subdesign.                                                                                                                              |
| ELAB-3       |Info    |    1 |Done Elaborating Design.                                                                                                                            |
| ELABUTL-124  |Warning |    2 |Unconnected instance input port detected.                                                                                                           |
|              |        |      |Run check_design to check 'Undriven Port(s)/Pin(s)                                                                                                  |
|              |        |      | ' section for all unconnected instance input ports. It is better to double confirm with designer these unconnected instance input port are         |
|              |        |      | expected. During syn_gen the unconnected instance input ports are controlled by attribute 'hdl_unconnected_value', the default value is 0.         |
| ELABUTL-129  |Info    |    2 |Unconnected instance input port detected.                                                                                                           |
|              |        |      |The 'hdl_unconnected_value' attribute controls treatment of unconnected input port.                                                                 |
| ELABUTL-132  |Info    |    8 |Unused instance port.                                                                                                                               |
|              |        |      |Please check the reported scenario of unconnected instance port to ensure that it matches the design intent.                                        |
| GLO-12       |Info    |   67 |Replacing a flip-flop with a logic constant 0.                                                                                                      |
|              |        |      |To prevent this optimization, set the 'optimize_constant_0_flops' root attribute to 'false' or 'optimize_constant_0_seq' instance attribute to      |
|              |        |      | 'false'. You can also see the complete list of deleted sequential with command 'report sequential -deleted' (on Reason 'constant0').               |
| GLO-14       |Info    |    2 |Replacing a latch with a logic constant 0.                                                                                                          |
|              |        |      |This optimization was enabled by the root attribute 'optimize_constant_latches'.                                                                    |
| GLO-34       |Info    |    8 |Deleting instances not driving any primary outputs.                                                                                                 |
|              |        |      |Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary |
|              |        |      | outputs anymore. To see the list of deleted hierarchical instances, set the 'information_level' attribute to 2 or above. If the message is         |
|              |        |      | truncated set the message attribute 'truncate' to false to see the complete list. To prevent this optimization, set the 'delete_unloaded_insts'    |
|              |        |      | root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.                                                                    |
| LBR-9        |Warning |   24 |Library cell has no output pins defined.                                                                                                            |
|              |        |      |Add the missing output pin(s)                                                                                                                       |
|              |        |      | , then reload the library. Else the library cell will be marked as timing model i.e. unusable. Timing_model means that the cell does not have any  |
|              |        |      | defined function. If there is no output pin, Genus will mark library cell as unusable i.e. the attribute 'usable' will be marked to 'false' on the |
|              |        |      | libcell. Therefore, the cell is not used for mapping and it will not be picked up from the library for synthesis. If you query the attribute       |
|              |        |      | 'unusable_reason' on the libcell; result will be: 'Library cell has no output pins.'Note: The message LBR-9 is only for the logical pins and not   |
|              |        |      | for the power_ground pins. Genus will depend upon the output function defined in the pin group (output pin)                                        |
|              |        |      | of the cell, to use it for mapping. The pg_pin will not have any function defined.                                                                 |
| LBR-38       |Warning |   22 |Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and          |
|              |        |      | nom_temperature. Genus reports the message, if the respective values of the 2 given .libs differ.                                                  |
|              |        |      |This is a common source of delay calculation confusion and should be avoided.                                                                       |
| LBR-40       |Info    |   31 |An unsupported construct was detected in this library.                                                                                              |
|              |        |      |Check to see if this construct is really needed for synthesis. Many liberty constructs are not actually required.                                   |
| LBR-41       |Info    |  440 |An output library pin lacks a function attribute.                                                                                                   |
|              |        |      |If the remainder of this library cell's semantic checks are successful, it will be considered as a timing-model                                     |
|              |        |      | (because one of its outputs does not have a valid function.                                                                                        |
| LBR-43       |Warning |   13 |Libcell has no area attribute.  Defaulting to 0 area.                                                                                               |
|              |        |      |Specify a valid area value for the libcell.                                                                                                         |
| LBR-81       |Warning |   48 |Non-monotonic wireload model found.                                                                                                                 |
|              |        |      |Non-monotonic wireload models can cause problems during synthesis and/or mapping.  Raising some of the points in the curve to give it a monotonic   |
|              |        |      | shape.                                                                                                                                             |
| LBR-109      |Info    |    1 |Set default library domain.                                                                                                                         |
| LBR-155      |Info    |  402 |Mismatch in unateness between 'timing_sense' attribute and the function.                                                                            |
|              |        |      |The 'timing_sense' attribute will be respected.                                                                                                     |
| LBR-161      |Info    |    1 |Setting the maximum print count of this message to 10 if information_level is less than 9.                                                          |
| LBR-162      |Info    |   67 |Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed.                                                                             |
|              |        |      |Setting the 'timing_sense' to non_unate.                                                                                                            |
| LBR-412      |Info    |   29 |Created nominal operating condition.                                                                                                                |
|              |        |      |The nominal operating condition is represented, either by the nominal PVT values specified in the library source                                    |
|              |        |      | (via nom_process,nom_voltage and nom_temperature respectively), or by the default PVT values (1.0,1.0,1.0).                                        |
| LBR-504      |Warning |    3 |Found multiple definitions.                                                                                                                         |
|              |        |      |Reload the library file by removing one of the multiple definitions of the same attribute.                                                          |
| LBR-511      |Warning |    3 |An attribute is used before it is defined.                                                                                                          |
| LBR-518      |Info    |   52 |Missing a function attribute in the output pin definition.                                                                                          |
| LBR-702      |Warning |    6 |Missing pg_pin group in the library.                                                                                                                |
| PHYS-12      |Warning |    3 |The variant range of wire parameters is too large. An example of wire parameters are, a WIDTH for layer, PITCH for layer, MINSPACING for layers,    |
|              |        |      | etc.                                                                                                                                               |
|              |        |      |Check the consistency of the parameters, and see if you can ignore this message or you're using different LEF file with wrong parameters.           |
| PHYS-13      |Warning |    1 |The value of the wire parameter is too big.                                                                                                         |
|              |        |      |Check the consistency of the specified wire parameter.                                                                                              |
| PHYS-103     |Warning |    3 |Marking library cell 'avoid'.                                                                                                                       |
|              |        |      |To prevent the library cell from being set to 'avoid', set attribute 'lib_lef_consistency_check_enable' to 'false'.                                 |
| PHYS-127     |Info    |   11 |Macro with non-zero origin.                                                                                                                         |
| PHYS-129     |Info    |   25 |Via with no resistance will have a value of '0.0' assigned for resistance value.                                                                    |
|              |        |      |If this is the expected behavior, this message can be ignored.                                                                                      |
| PHYS-146     |Info    |    8 |Pin complexity prevents conversion to pgpin.                                                                                                        |
|              |        |      |Although the pin is considered a power or ground pin in LEF, it cannot be converted to pgpin because it either has timing arcs, is a bus or bundle  |
|              |        |      | member, is a retention pin, or has a function defined for an output pin in the lib.                                                                |
| PHYS-752     |Info    |    1 |Partition Based Synthesis execution skipped.                                                                                                        |
| PHYS-2381    |Warning |  100 |Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property in the LEF file.                                                     |
|              |        |      |This means that only one port would be connected, which may not be the expected behavior. Should consider adding MUSTJOINALLPORTS property.         |
| RTLOPT-30    |Info    |    5 |Accepted resource sharing opportunity.                                                                                                              |
| RTLOPT-40    |Info    |   10 |Transformed datapath macro.                                                                                                                         |
| SYNTH-1      |Info    |    1 |Synthesizing.                                                                                                                                       |
| TUI-31       |Warning |    1 |Obsolete command.                                                                                                                                   |
|              |        |      |This command is no longer supported.                                                                                                                |
| TUI-32       |Warning |    1 |This attribute will be obsolete in a next major release.                                                                                            |
| TUI-253      |Warning |  180 |At least one of the specified ports is not valid for the given external delay.                                                                      |
|              |        |      |Use the 'external_delay' command to specify and output delay on output ports or to specify an input delay on input ports. See the 'Specifying the   |
|              |        |      | Timing and Delay Constraints' Chapter in the 'Timing Analysis Guide' for detailed information.                                                     |
| VLOGPT-37    |Warning |    2 |Ignoring unsynthesizable construct.                                                                                                                 |
|              |        |      |For example, the following constructs will be ignored:
    - initial block
    - final block
    - program block
    - property block
    -         |
|              |        |      | sequence block
    - covergroup
    - checker block
    - gate drive strength
    - system task enable
    - reg declaration with initial value
   |
|              |        |      | - specify block.                                                                                                                                   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Current PLE settings:

Aspect ratio        : 1.00
Shrink factor       : 1.00
Scale of res/length : 1.00
Scale of cap/length : 1.00
Net derating factor : 1.00
Thermal factor      : 1.00
Via Resistance      : 0.00 ohm (from default)
Site size           : 3.18 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       lef_library
------------------------------------------------
li1             V         0.00        0.000088  
met1            H         1.00        0.000085  
met2            V         1.00        0.000078  
met3            H         1.00        0.000086  
met4            V         1.00        0.000076  
met5            H         1.00        0.000088  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       lef_library
-------------------------------------------------
li1             V         0.00        75.294118  
met1            H         1.00         0.892857  
met2            V         1.00         0.892857  
met3            H         1.00         0.156667  
met4            V         1.00         0.156667  
met5            H         1.00         0.017812  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
li1             V         0.00         0.170000  
met1            H         1.00         0.140000  
met2            V         1.00         0.140000  
met3            H         1.00         0.300000  
met4            V         1.00         0.300000  
met5            H         1.00         1.600000  

Mapper: Libraries have:
	domain ss_100C_1v60.setup_cond: 333 combo usable cells and 43 sequential usable cells
Multi-threaded constant propagation [1|0] ...
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'mem/dcache/state_reg[3]'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'mem/icache/store_write_req_reg'. The constant is '0'.
        : To prevent this optimization, set 'optimize_constant_feedback_seqs' root attribute to 'false'. The instance attribute 'optimize_constant_feedback_seq' controls this optimization. 
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'mem/icache/state_reg[3]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'mem/icache/store_write_req_reg'.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 3 sequential instances.
Inserting clock-gating logic .....
Clock Gating Status
===================
Category                                Number    Percentage
------------------------------------------------------------------
Gated flip-flops                        471		 31%
Ungated flip-flops
  Cannot map to requested logic         0		  0%
  Enable signal is constant             0		  0%
  Excluded from clock-gating            0		  0%
  User preserved                        0		  0%
  Libcell unusable                      0		  0%
  Enable not found                      1030		 68%
  Timing exception in enable logic      0		  0%
  Register bank width too small         9		  1%
Total flip-flops                        1510		100%
Total CG Modules                        18
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 24 sequential instances.
Info    : Deleting a transparent latch. [GLO-16]
        : The instance is 'mem/icache/next_state_reg[0]'.
        : This optimization replaces a latch with a feedthrough.
Info    : Deleting a transparent latch. [GLO-16]
        : The instance is 'mem/icache/next_state_reg[1]'.
Info    : Deleting a transparent latch. [GLO-16]
        : The instance is 'mem/icache/next_state_reg[2]'.
Info    : Deleting a transparent latch. [GLO-16]
        : The instance is 'mem/dcache/next_state_reg[0]'.
Info    : Deleting a transparent latch. [GLO-16]
        : The instance is 'mem/dcache/next_state_reg[1]'.
Info    : Deleting a transparent latch. [GLO-16]
        : The instance is 'mem/dcache/next_state_reg[2]'.
new_area=1306121608  new_slack=-6620.20  new_is_better=0
new_area=441257300  new_slack=12987.30  new_is_better=0
new_area=763375129  new_slack=12546.90  new_is_better=1
new_area=88251460  new_slack=12894.00  new_is_better=0
new_area=8825146  new_slack=8719.80  new_is_better=0
new_area=467732738  new_slack=7167.30  new_is_better=0
new_area=428019581  new_slack=7202.40  new_is_better=0
new_area=22062865  new_slack=7694.20  new_is_better=0
new_area=891339746  new_slack=7378.10  new_is_better=1
new_area=269166953  new_slack=8719.80  new_is_better=0
new_area=1248758159  new_slack=7083.50  new_is_better=1
new_area=44125730  new_slack=9058.70  new_is_better=0
new_area=4302258675  new_slack=7068.00  new_is_better=1
new_area=851626589  new_slack=7629.10  new_is_better=0
new_area=851626589  new_slack=7109.60  new_is_better=0
new_area=8825146  new_slack=12196.00  new_is_better=0
new_area=4412573  new_slack=7458.60  new_is_better=0
new_area=860451735  new_slack=11959.00  new_is_better=0
new_area=1244345586  new_slack=6829.50  new_is_better=0
new_area=375068705  new_slack=9385.90  new_is_better=0
new_area=8825146  new_slack=16079.70  new_is_better=0
new_area=8825146  new_slack=12196.00  new_is_better=0
new_area=8825146  new_slack=12196.00  new_is_better=0
new_area=8825146  new_slack=12196.00  new_is_better=0
new_area=101489179  new_slack=8584.50  new_is_better=0
new_area=458907592  new_slack=6729.50  new_is_better=0
new_area=207390931  new_slack=6814.30  new_is_better=0
new_area=2338663690  new_slack=6814.30  new_is_better=0
new_area=1288471316  new_slack=7068.00  new_is_better=0
new_area=1288471316  new_slack=7068.00  new_is_better=0
new_area=851626589  new_slack=7334.80  new_is_better=0
new_area=851626589  new_slack=6791.10  new_is_better=0
new_area=8825146  new_slack=12196.00  new_is_better=0
new_area=8825146  new_slack=12196.00  new_is_better=0
new_area=8825146  new_slack=12196.00  new_is_better=0
new_area=286817245  new_slack=12367.80  new_is_better=0
new_area=8825146  new_slack=12196.00  new_is_better=0
new_area=8825146  new_slack=12196.00  new_is_better=0
new_area=8825146  new_slack=12196.00  new_is_better=0
new_area=8825146  new_slack=12196.00  new_is_better=0
new_area=1288471316  new_slack=7068.00  new_is_better=0
new_area=8825146  new_slack=12196.00  new_is_better=0
new_area=8825146  new_slack=12196.00  new_is_better=0
new_area=1288471316  new_slack=7135.30  new_is_better=0
new_area=8825146  new_slack=12196.00  new_is_better=0
new_area=767787702  new_slack=13969.90  new_is_better=0
new_area=88251460  new_slack=11407.40  new_is_better=0
new_area=26475438  new_slack=11935.50  new_is_better=0
new_area=48908959132  new_slack=-2210.80  new_is_better=0
new_area=8825146  new_slack=8003.40  new_is_better=0
new_area=35300584  new_slack=11912.40  new_is_better=0
new_area=36090434567  new_slack=60.80  new_is_better=0
new_area=8825146  new_slack=12139.80  new_is_better=0
new_area=22062865  new_slack=8272.30  new_is_better=1
new_area=17650292  new_slack=12196.00  new_is_better=0
Multi-threaded Virtual Mapping    (4 threads per ST process, 4 of 64 CPUs usable)
==================================
Stage : first_condense 
==================================
  =================
   Message Summary
  =================
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|   Id    |Sev  |Count |                                                                       Message Text                                                                         |
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| GB-6    |Info |    2 |A datapath component has been ungrouped.                                                                                                                    |
| GLO-12  |Info |    3 |Replacing a flip-flop with a logic constant 0.                                                                                                              |
|         |     |      |To prevent this optimization, set the 'optimize_constant_0_flops' root attribute to 'false' or 'optimize_constant_0_seq' instance attribute to 'false'. You |
|         |     |      | can also see the complete list of deleted sequential with command 'report sequential -deleted' (on Reason 'constant0').                                    |
| GLO-16  |Info |    6 |Deleting a transparent latch.                                                                                                                               |
|         |     |      |This optimization replaces a latch with a feedthrough.                                                                                                      |
| GLO-34  |Info |    2 |Deleting instances not driving any primary outputs.                                                                                                         |
|         |     |      |Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs |
|         |     |      | anymore. To see the list of deleted hierarchical instances, set the 'information_level' attribute to 2 or above. If the message is truncated set the       |
|         |     |      | message attribute 'truncate' to false to see the complete list. To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign attribute to  |
|         |     |      | 'false' or 'preserve' instance attribute to 'true'.                                                                                                        |
| GLO-45  |Info |    1 |Replacing the synchronous part of an always feeding back flip-flop with a logic constant.                                                                   |
|         |     |      |To prevent this optimization, set 'optimize_constant_feedback_seqs' root attribute to 'false'. The instance attribute 'optimize_constant_feedback_seq'      |
|         |     |      | controls this optimization.                                                                                                                                |
| POPT-12 |Info |    1 |Could not find any user created clock-gating module.                                                                                                        |
|         |     |      |Looking for Integrated clock-gating cell in library.                                                                                                        |
| POPT-96 |Info |    1 |One or more cost groups were automatically created for clock gate enable paths.                                                                             |
|         |     |      |This feature can be disabled by setting the attribute lp_clock_gating_auto_cost_grouping false.                                                             |
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 
Global mapping target info
==========================
Cost Group 'clk' target slack:   532 ps
Target path end-point (Pin: mem/dcache/hold_instr_reg/q_reg[31]/d)

Cost Group 'cg_enable_group_clk' target slack:   416 ps
Target path end-point (Pin: mem/dcache/CLKGATE_RC_CG_HIER_INST15/RC_CGIC_INST/GATE (sky130_fd_sc_hd__sdlclkp_1/GATE))


Test connection status
======================
Total number of clock-gating instances connected: 0



State Retention Synthesis Status
================================

Category                        Flops  Latches   Percentage
-----------------------------------------------------------
Total instances                  1486      256        100.0
Excluded from State Retention    1486      256        100.0
    - Will not convert           1486      256        100.0
      - Preserved                   0        0          0.0
      - Power intent excluded    1486      256        100.0
    - Could not convert             0        0          0.0
      - Scan type                   0        0          0.0
      - No suitable cell            0        0          0.0
State Retention instances           0        0          0.0
-----------------------------------------------------------

PBS_Generic_Opt-Post - Elapsed_Time 56, CPU_Time 58.331920999999994
stamp 'PBS_Generic_Opt-Post' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:13) |  00:00:00(00:00:00) |   0.0(  0.0) |   21:16:09 (Jun01) |  551.4 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:15(00:01:09) |  00:00:58(00:00:56) | 100.0(100.0) |   21:17:05 (Jun01) |  629.2 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 4 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Generic-Postgen HBO Optimizations - Elapsed_Time 1, CPU_Time 1.0
stamp 'PBS_Generic-Postgen HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:13) |  00:00:00(00:00:00) |   0.0(  0.0) |   21:16:09 (Jun01) |  551.4 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:15(00:01:09) |  00:00:58(00:00:56) |  98.3( 98.2) |   21:17:05 (Jun01) |  629.2 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:16(00:01:10) |  00:00:01(00:00:01) |   1.7(  1.8) |   21:17:06 (Jun01) |  629.2 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 4 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Generic-Logical) ===================
##>=================== Cadence Confidential (Generic-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>G:Initial                            1         -         -      9781   1177438       551
##>G:Setup                              0         -         -         -         -         -
##>G:Launch ST                          0         -         -         -         -         -
##>G:Design Partition                   0         -         -         -         -         -
##>G:Create Partition Netlists          0         -         -         -         -         -
##>G:Init Power                         0         -         -         -         -         -
##>G:Budgeting                          0         -         -         -         -         -
##>G:Derenv-DB                          0         -         -         -         -         -
##>G:Debug Outputs                      0         -         -         -         -         -
##>G:ST loading                         0         -         -         -         -         -
##>G:Distributed                        0         -         -         -         -         -
##>G:Timer                              0         -         -         -         -         -
##>G:Assembly                           0         -         -         -         -         -
##>G:DFT                                0         -         -         -         -         -
##>G:Const Prop                         1         -         -     16196   1166462       629
##>G:Misc                              56
##>----------------------------------------------------------------------------------------
##>Total Elapsed                       58
##>========================================================================================
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'riscv_top' to generic gates.
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      syn_gen
@file(syn.tcl) 68: puts "write_db -to_file pre_syn_map" 
write_db -to_file pre_syn_map
@file(syn.tcl) 69: write_db -to_file pre_syn_map
Info    : While writing the database, certain data cannot be saved. [DATABASE-113]
        : External delay 'pin_constraints_frag_line_9_315_1' has no pins; it cannot be saved to database.
Info    : While writing the database, certain data cannot be saved. [DATABASE-113]
        : External delay 'pin_constraints_frag_line_9_314_1' has no pins; it cannot be saved to database.
Info    : While writing the database, certain data cannot be saved. [DATABASE-113]
        : External delay 'pin_constraints_frag_line_9_313_1' has no pins; it cannot be saved to database.
Info    : While writing the database, certain data cannot be saved. [DATABASE-113]
        : External delay 'pin_constraints_frag_line_9_312_1' has no pins; it cannot be saved to database.
Info    : While writing the database, certain data cannot be saved. [DATABASE-113]
        : External delay 'pin_constraints_frag_line_9_311_1' has no pins; it cannot be saved to database.
Info    : While writing the database, certain data cannot be saved. [DATABASE-113]
        : External delay 'pin_constraints_frag_line_9_310_1' has no pins; it cannot be saved to database.
Info    : While writing the database, certain data cannot be saved. [DATABASE-113]
        : External delay 'pin_constraints_frag_line_9_309_1' has no pins; it cannot be saved to database.
Info    : While writing the database, certain data cannot be saved. [DATABASE-113]
        : External delay 'pin_constraints_frag_line_9_308_1' has no pins; it cannot be saved to database.
Info    : While writing the database, certain data cannot be saved. [DATABASE-113]
        : External delay 'pin_constraints_frag_line_9_307_1' has no pins; it cannot be saved to database.
Info    : While writing the database, certain data cannot be saved. [DATABASE-113]
        : External delay 'pin_constraints_frag_line_9_306_1' has no pins; it cannot be saved to database.
Info    : While writing the database, certain data cannot be saved. [DATABASE-113]
        : External delay 'pin_constraints_frag_line_9_305_1' has no pins; it cannot be saved to database.
Info    : While writing the database, certain data cannot be saved. [DATABASE-113]
        : External delay 'pin_constraints_frag_line_9_304_1' has no pins; it cannot be saved to database.
Info    : While writing the database, certain data cannot be saved. [DATABASE-113]
        : External delay 'pin_constraints_frag_line_9_303_1' has no pins; it cannot be saved to database.
Info    : While writing the database, certain data cannot be saved. [DATABASE-113]
        : External delay 'pin_constraints_frag_line_9_302_1' has no pins; it cannot be saved to database.
Info    : While writing the database, certain data cannot be saved. [DATABASE-113]
        : External delay 'pin_constraints_frag_line_9_301_1' has no pins; it cannot be saved to database.
Info    : While writing the database, certain data cannot be saved. [DATABASE-113]
        : External delay 'pin_constraints_frag_line_9_300_1' has no pins; it cannot be saved to database.
Info    : While writing the database, certain data cannot be saved. [DATABASE-113]
        : External delay 'pin_constraints_frag_line_9_299_1' has no pins; it cannot be saved to database.
Info    : While writing the database, certain data cannot be saved. [DATABASE-113]
        : External delay 'pin_constraints_frag_line_9_298_1' has no pins; it cannot be saved to database.
Info    : While writing the database, certain data cannot be saved. [DATABASE-113]
        : External delay 'pin_constraints_frag_line_9_297_1' has no pins; it cannot be saved to database.
Info    : While writing the database, certain data cannot be saved. [DATABASE-113]
        : External delay 'pin_constraints_frag_line_9_296_1' has no pins; it cannot be saved to database.
Finished exporting design database to file 'pre_syn_map' for 'riscv_top' (command execution time mm:ss cpu = 00:01, real = 00:01).
@file(syn.tcl) 70: puts "syn_map" 
syn_map
@file(syn.tcl) 71: syn_map
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Huge' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Huge' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Huge' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Large' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Large' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Large' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Medium' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Medium' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Medium' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Small' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Small' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Small' is non-monotonic.
##Generic Timing Info for library domain: ss_100C_1v60.setup_cond typical gate delay: 245.1 ps std_slew: 35.6 ps std_load: 5.4 fF
Current PLE settings:

Aspect ratio        : 1.00
Shrink factor       : 1.00
Scale of res/length : 1.00
Scale of cap/length : 1.00
Net derating factor : 1.00
Thermal factor      : 1.00
Via Resistance      : 0.00 ohm (from default)
Site size           : 3.18 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       lef_library
------------------------------------------------
li1             V         0.00        0.000088  
met1            H         1.00        0.000085  
met2            V         1.00        0.000078  
met3            H         1.00        0.000086  
met4            V         1.00        0.000076  
met5            H         1.00        0.000088  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       lef_library
-------------------------------------------------
li1             V         0.00        75.294118  
met1            H         1.00         0.892857  
met2            V         1.00         0.892857  
met3            H         1.00         0.156667  
met4            V         1.00         0.156667  
met5            H         1.00         0.017812  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
li1             V         0.00         0.170000  
met1            H         1.00         0.140000  
met2            V         1.00         0.140000  
met3            H         1.00         0.300000  
met4            V         1.00         0.300000  
met5            H         1.00         1.600000  

Info    : Mapping. [SYNTH-4]
        : Mapping 'riscv_top' using 'high' effort.
Mapper: Libraries have:
	domain ss_100C_1v60.setup_cond: 333 combo usable cells and 43 sequential usable cells
Configuring mapper costing (none)
TNS Restructuring config:  at stage: map applied.
PBS_TechMap-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:13) |  00:00:00(00:00:00) |   0.0(  0.0) |   21:16:09 (Jun01) |  551.4 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:15(00:01:09) |  00:00:58(00:00:56) |  93.6( 91.8) |   21:17:05 (Jun01) |  629.2 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:16(00:01:10) |  00:00:01(00:00:01) |   1.6(  1.6) |   21:17:06 (Jun01) |  629.2 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:19(00:01:14) |  00:00:03(00:00:04) |   4.8(  6.6) |   21:17:10 (Jun01) |  585.7 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 4 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Premap HBO Optimizations - Elapsed_Time 0, CPU_Time 1.0
stamp 'PBS_TechMap-Premap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:13) |  00:00:00(00:00:00) |   0.0(  0.0) |   21:16:09 (Jun01) |  551.4 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:15(00:01:09) |  00:00:58(00:00:56) |  92.1( 91.8) |   21:17:05 (Jun01) |  629.2 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:16(00:01:10) |  00:00:01(00:00:01) |   1.6(  1.6) |   21:17:06 (Jun01) |  629.2 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:19(00:01:14) |  00:00:03(00:00:04) |   4.7(  6.6) |   21:17:10 (Jun01) |  585.7 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:20(00:01:14) |  00:00:01(00:00:00) |   1.6(  0.0) |   21:17:10 (Jun01) |  585.7 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 4 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed mapping optimization to kick in.
Current PLE settings:

Aspect ratio        : 1.00
Shrink factor       : 1.00
Scale of res/length : 1.00
Scale of cap/length : 1.00
Net derating factor : 1.00
Thermal factor      : 1.00
Via Resistance      : 0.00 ohm (from default)
Site size           : 3.18 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       lef_library
------------------------------------------------
li1             V         0.00        0.000088  
met1            H         1.00        0.000085  
met2            V         1.00        0.000078  
met3            H         1.00        0.000086  
met4            V         1.00        0.000076  
met5            H         1.00        0.000088  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       lef_library
-------------------------------------------------
li1             V         0.00        75.294118  
met1            H         1.00         0.892857  
met2            V         1.00         0.892857  
met3            H         1.00         0.156667  
met4            V         1.00         0.156667  
met5            H         1.00         0.017812  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
li1             V         0.00         0.170000  
met1            H         1.00         0.140000  
met2            V         1.00         0.140000  
met3            H         1.00         0.300000  
met4            V         1.00         0.300000  
met5            H         1.00         1.600000  

Mapper: Libraries have:
	domain ss_100C_1v60.setup_cond: 333 combo usable cells and 43 sequential usable cells
Multi-threaded Virtual Mapping    (4 threads per ST process, 4 of 64 CPUs usable)
 
Global mapping target info
==========================
Cost Group 'clk' target slack:   532 ps
Target path end-point (Pin: mem/dcache/hold_instr_reg/q_reg[31]/d)

Cost Group 'cg_enable_group_clk' target slack:   416 ps
Target path end-point (Pin: mem/dcache/CLKGATE_RC_CG_HIER_INST15/RC_CGIC_INST/GATE (sky130_fd_sc_hd__sdlclkp_1/GATE))

Multi-threaded Technology Mapping (4 threads per ST process, 4 of 64 CPUs usable)
 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_map              1127787        0 

             Cost Group            Target    Slack    Diff.  Constr.
--------------------------------------------------------------------
    cg_enable_group_clk               416     2771             18000 
                    clk               532     2665             18000 

 
Global incremental target info
==============================
Cost Group 'clk' target slack:   276 ps
Target path end-point (Pin: mem/dcache/store_write_req_reg/DE (sky130_fd_sc_hd__edfxtp_1/DE))

Cost Group 'cg_enable_group_clk' target slack:   277 ps
Target path end-point (Pin: mem/dcache/CLKGATE_RC_CG_HIER_INST15/RC_CGIC_INST/GATE (sky130_fd_sc_hd__sdlclkp_1/GATE))

==================================
Stage : global_incr_map 
==================================
  =================
   Message Summary
  =================
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|      Id      |  Sev   |Count |                                                                   Message Text                                                                     |
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| DATABASE-113 |Info    |  180 |While writing the database, certain data cannot be saved.                                                                                           |
|              |        |      |Avoid creating objects that cannot be saved and restored.                                                                                           |
| LBR-81       |Warning |   12 |Non-monotonic wireload model found.                                                                                                                 |
|              |        |      |Non-monotonic wireload models can cause problems during synthesis and/or mapping.  Raising some of the points in the curve to give it a monotonic   |
|              |        |      | shape.                                                                                                                                             |
| LBR-155      |Info    |  134 |Mismatch in unateness between 'timing_sense' attribute and the function.                                                                            |
|              |        |      |The 'timing_sense' attribute will be respected.                                                                                                     |
| PA-7         |Info    |  188 |Resetting power analysis results.                                                                                                                   |
|              |        |      |All computed switching activities are removed.                                                                                                      |
| PHYS-752     |Info    |    1 |Partition Based Synthesis execution skipped.                                                                                                        |
| SYNTH-2      |Info    |    1 |Done synthesizing.                                                                                                                                  |
| SYNTH-4      |Info    |    1 |Mapping.                                                                                                                                            |
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 
Global incremental optimization status
======================================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_incr             1129797        0 

             Cost Group            Target    Slack    Diff.  Constr.
--------------------------------------------------------------------
    cg_enable_group_clk               277     1332             18000 
                    clk               276      957             18000 


Test connection status
======================
Total number of clock-gating instances connected: 0



State Retention Synthesis Status
================================

Category                        Flops  Latches   Percentage
-----------------------------------------------------------
Total instances                  1486      256        100.0
Excluded from State Retention    1486      256        100.0
    - Will not convert           1486      256        100.0
      - Preserved                   0        0          0.0
      - Power intent excluded    1486      256        100.0
    - Could not convert             0        0          0.0
      - Scan type                   0        0          0.0
      - No suitable cell            0        0          0.0
State Retention instances           0        0          0.0
-----------------------------------------------------------

INFO: skipping constant propagation
PBS_Techmap-Global Mapping - Elapsed_Time 87, CPU_Time 90.25302399999995
stamp 'PBS_Techmap-Global Mapping' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:13) |  00:00:00(00:00:00) |   0.0(  0.0) |   21:16:09 (Jun01) |  551.4 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:15(00:01:09) |  00:00:58(00:00:56) |  38.0( 37.8) |   21:17:05 (Jun01) |  629.2 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:16(00:01:10) |  00:00:01(00:00:01) |   0.7(  0.7) |   21:17:06 (Jun01) |  629.2 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:19(00:01:14) |  00:00:03(00:00:04) |   2.0(  2.7) |   21:17:10 (Jun01) |  585.7 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:20(00:01:14) |  00:00:01(00:00:00) |   0.7(  0.0) |   21:17:10 (Jun01) |  585.7 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:50(00:02:41) |  00:01:30(00:01:27) |  58.8( 58.8) |   21:18:37 (Jun01) |  610.7 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 4 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Wrote formal verification information. [CFM-5]
        : Wrote 'fv/riscv_top/fv_map.fv.json' for netlist 'fv/riscv_top/fv_map.v.gz'.
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'fv/riscv_top/rtl_to_fv_map.do'.
        : Alias mapping flow is enabled.
PBS_TechMap-Datapath Postmap Operations - Elapsed_Time 4, CPU_Time 3.822496000000001
stamp 'PBS_TechMap-Datapath Postmap Operations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:13) |  00:00:00(00:00:00) |   0.0(  0.0) |   21:16:09 (Jun01) |  551.4 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:15(00:01:09) |  00:00:58(00:00:56) |  37.1( 36.8) |   21:17:05 (Jun01) |  629.2 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:16(00:01:10) |  00:00:01(00:00:01) |   0.6(  0.7) |   21:17:06 (Jun01) |  629.2 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:19(00:01:14) |  00:00:03(00:00:04) |   1.9(  2.6) |   21:17:10 (Jun01) |  585.7 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:20(00:01:14) |  00:00:01(00:00:00) |   0.6(  0.0) |   21:17:10 (Jun01) |  585.7 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:50(00:02:41) |  00:01:30(00:01:27) |  57.3( 57.2) |   21:18:37 (Jun01) |  610.7 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:54(00:02:45) |  00:00:03(00:00:04) |   2.4(  2.6) |   21:18:41 (Jun01) |  610.7 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 4 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Postmap HBO Optimizations - Elapsed_Time 0, CPU_Time -0.15354200000001583
stamp 'PBS_TechMap-Postmap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:13) |  00:00:00(00:00:00) |   0.0(  0.0) |   21:16:09 (Jun01) |  551.4 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:15(00:01:09) |  00:00:58(00:00:56) |  37.1( 36.8) |   21:17:05 (Jun01) |  629.2 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:16(00:01:10) |  00:00:01(00:00:01) |   0.6(  0.7) |   21:17:06 (Jun01) |  629.2 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:19(00:01:14) |  00:00:03(00:00:04) |   1.9(  2.6) |   21:17:10 (Jun01) |  585.7 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:20(00:01:14) |  00:00:01(00:00:00) |   0.6(  0.0) |   21:17:10 (Jun01) |  585.7 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:50(00:02:41) |  00:01:30(00:01:27) |  57.4( 57.2) |   21:18:37 (Jun01) |  610.7 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:54(00:02:45) |  00:00:03(00:00:04) |   2.4(  2.6) |   21:18:41 (Jun01) |  610.7 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:54(00:02:45) |  00:00:00(00:00:00) |  -0.1(  0.0) |   21:18:41 (Jun01) |  610.7 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 4 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
 Doing ConstProp on design:riscv_top ... 

Inserting clock-gating logic .....
Clock Gating Status
===================
Category                                Number    Percentage
------------------------------------------------------------------
Gated flip-flops                        447		 30%
Ungated flip-flops
  Cannot map to requested logic         0		  0%
  Enable signal is constant             0		  0%
  Excluded from clock-gating            0		  0%
  User preserved                        0		  0%
  Libcell unusable                      0		  0%
  Enable not found                      1030		 69%
  Timing exception in enable logic      0		  0%
  Register bank width too small         9		  1%
Total flip-flops                        1486		100%
Total CG Modules                        18

Test connection status
======================
Total number of clock-gating instances connected: 0


  Decloning clock-gating logic from design:riscv_top
Clock-gating declone status
===========================
Total number of clock-gating instances before: 18
Total number of clock-gating instances after : 18
PBS_TechMap-Postmap Clock Gating - Elapsed_Time 2, CPU_Time 2.0
stamp 'PBS_TechMap-Postmap Clock Gating' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:13) |  00:00:00(00:00:00) |   0.0(  0.0) |   21:16:09 (Jun01) |  551.4 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:15(00:01:09) |  00:00:58(00:00:56) |  36.6( 36.4) |   21:17:05 (Jun01) |  629.2 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:16(00:01:10) |  00:00:01(00:00:01) |   0.6(  0.6) |   21:17:06 (Jun01) |  629.2 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:19(00:01:14) |  00:00:03(00:00:04) |   1.9(  2.6) |   21:17:10 (Jun01) |  585.7 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:20(00:01:14) |  00:00:01(00:00:00) |   0.6(  0.0) |   21:17:10 (Jun01) |  585.7 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:50(00:02:41) |  00:01:30(00:01:27) |  56.7( 56.5) |   21:18:37 (Jun01) |  610.7 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:54(00:02:45) |  00:00:03(00:00:04) |   2.4(  2.6) |   21:18:41 (Jun01) |  610.7 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:54(00:02:45) |  00:00:00(00:00:00) |  -0.1(  0.0) |   21:18:41 (Jun01) |  610.7 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:56(00:02:47) |  00:00:02(00:00:02) |   1.3(  1.3) |   21:18:43 (Jun01) |  611.6 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 4 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Huge' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Huge' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Huge' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Large' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Large' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Large' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Medium' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Medium' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Medium' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Small' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Small' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Small' is non-monotonic.
-------------------------------------------------------------------------------
 hi_fo_buf               1130086        0         0    267282        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         1  (        1 /        1 )  0.21

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay              1130086        0         0    267282        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

 
Local TNS optimization status
=============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_tns                1130086        0         0    267282        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

PBS_TechMap-Postmap Cleanup - Elapsed_Time 1, CPU_Time 0.8285300000000007
stamp 'PBS_TechMap-Postmap Cleanup' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:13) |  00:00:00(00:00:00) |   0.0(  0.0) |   21:16:09 (Jun01) |  551.4 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:15(00:01:09) |  00:00:58(00:00:56) |  36.4( 36.1) |   21:17:05 (Jun01) |  629.2 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:16(00:01:10) |  00:00:01(00:00:01) |   0.6(  0.6) |   21:17:06 (Jun01) |  629.2 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:19(00:01:14) |  00:00:03(00:00:04) |   1.9(  2.6) |   21:17:10 (Jun01) |  585.7 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:20(00:01:14) |  00:00:01(00:00:00) |   0.6(  0.0) |   21:17:10 (Jun01) |  585.7 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:50(00:02:41) |  00:01:30(00:01:27) |  56.4( 56.1) |   21:18:37 (Jun01) |  610.7 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:54(00:02:45) |  00:00:03(00:00:04) |   2.4(  2.6) |   21:18:41 (Jun01) |  610.7 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:54(00:02:45) |  00:00:00(00:00:00) |  -0.1(  0.0) |   21:18:41 (Jun01) |  610.7 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:56(00:02:47) |  00:00:02(00:00:02) |   1.2(  1.3) |   21:18:43 (Jun01) |  611.6 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:57(00:02:48) |  00:00:00(00:00:01) |   0.5(  0.6) |   21:18:44 (Jun01) |  611.6 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 4 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Techmap-Post_MBCI - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Techmap-Post_MBCI' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:13) |  00:00:00(00:00:00) |   0.0(  0.0) |   21:16:09 (Jun01) |  551.4 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:15(00:01:09) |  00:00:58(00:00:56) |  36.4( 36.1) |   21:17:05 (Jun01) |  629.2 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:16(00:01:10) |  00:00:01(00:00:01) |   0.6(  0.6) |   21:17:06 (Jun01) |  629.2 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:19(00:01:14) |  00:00:03(00:00:04) |   1.9(  2.6) |   21:17:10 (Jun01) |  585.7 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:20(00:01:14) |  00:00:01(00:00:00) |   0.6(  0.0) |   21:17:10 (Jun01) |  585.7 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:50(00:02:41) |  00:01:30(00:01:27) |  56.4( 56.1) |   21:18:37 (Jun01) |  610.7 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:54(00:02:45) |  00:00:03(00:00:04) |   2.4(  2.6) |   21:18:41 (Jun01) |  610.7 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:54(00:02:45) |  00:00:00(00:00:00) |  -0.1(  0.0) |   21:18:41 (Jun01) |  610.7 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:56(00:02:47) |  00:00:02(00:00:02) |   1.2(  1.3) |   21:18:43 (Jun01) |  611.6 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:57(00:02:48) |  00:00:00(00:00:01) |   0.5(  0.6) |   21:18:44 (Jun01) |  611.6 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:57(00:02:48) |  00:00:00(00:00:00) |   0.0(  0.0) |   21:18:44 (Jun01) |  611.6 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 4 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Mapping-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>M:Initial                            1         -         -     16196   1166462       585
##>M:Pre Cleanup                        0         -         -     16196   1166462       585
##>M:Setup                              0         -         -         -         -         -
##>M:Launch ST                          0         -         -         -         -         -
##>M:Design Partition                   0         -         -         -         -         -
##>M:Create Partition Netlists          0         -         -         -         -         -
##>M:Init Power                         0         -         -         -         -         -
##>M:Budgeting                          0         -         -         -         -         -
##>M:Derenv-DB                          0         -         -         -         -         -
##>M:Debug Outputs                      0         -         -         -         -         -
##>M:ST loading                         0         -         -         -         -         -
##>M:Distributed                        0         -         -         -         -         -
##>M:Timer                              0         -         -         -         -         -
##>M:Assembly                           0         -         -         -         -         -
##>M:DFT                                0         -         -         -         -         -
##>M:DP Operations                      4         -         -      8697   1075706       610
##>M:Const Prop                         0       957         0      8697   1075706       610
##>M:Cleanup                            1       956         0      8713   1075942       611
##>M:MBCI                               0         -         -      8713   1075942       611
##>M:Const Gate Removal                 0         -         -         -         -         -
##>M:Misc                              89
##>----------------------------------------------------------------------------------------
##>Total Elapsed                       95
##>========================================================================================
Info    : Done mapping. [SYNTH-5]
        : Done mapping 'riscv_top'.
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      syn_map
@file(syn.tcl) 72: puts "write_db -to_file pre_add_tieoffs" 
write_db -to_file pre_add_tieoffs
@file(syn.tcl) 73: write_db -to_file pre_add_tieoffs
Info    : While writing the database, certain data cannot be saved. [DATABASE-113]
        : External delay 'pin_constraints_frag_line_9_315_1' has no pins; it cannot be saved to database.
Info    : While writing the database, certain data cannot be saved. [DATABASE-113]
        : External delay 'pin_constraints_frag_line_9_314_1' has no pins; it cannot be saved to database.
Info    : While writing the database, certain data cannot be saved. [DATABASE-113]
        : External delay 'pin_constraints_frag_line_9_313_1' has no pins; it cannot be saved to database.
Info    : While writing the database, certain data cannot be saved. [DATABASE-113]
        : External delay 'pin_constraints_frag_line_9_312_1' has no pins; it cannot be saved to database.
Info    : While writing the database, certain data cannot be saved. [DATABASE-113]
        : External delay 'pin_constraints_frag_line_9_311_1' has no pins; it cannot be saved to database.
Info    : While writing the database, certain data cannot be saved. [DATABASE-113]
        : External delay 'pin_constraints_frag_line_9_310_1' has no pins; it cannot be saved to database.
Info    : While writing the database, certain data cannot be saved. [DATABASE-113]
        : External delay 'pin_constraints_frag_line_9_309_1' has no pins; it cannot be saved to database.
Info    : While writing the database, certain data cannot be saved. [DATABASE-113]
        : External delay 'pin_constraints_frag_line_9_308_1' has no pins; it cannot be saved to database.
Info    : While writing the database, certain data cannot be saved. [DATABASE-113]
        : External delay 'pin_constraints_frag_line_9_307_1' has no pins; it cannot be saved to database.
Info    : While writing the database, certain data cannot be saved. [DATABASE-113]
        : External delay 'pin_constraints_frag_line_9_306_1' has no pins; it cannot be saved to database.
Info    : While writing the database, certain data cannot be saved. [DATABASE-113]
        : External delay 'pin_constraints_frag_line_9_305_1' has no pins; it cannot be saved to database.
Info    : While writing the database, certain data cannot be saved. [DATABASE-113]
        : External delay 'pin_constraints_frag_line_9_304_1' has no pins; it cannot be saved to database.
Info    : While writing the database, certain data cannot be saved. [DATABASE-113]
        : External delay 'pin_constraints_frag_line_9_303_1' has no pins; it cannot be saved to database.
Info    : While writing the database, certain data cannot be saved. [DATABASE-113]
        : External delay 'pin_constraints_frag_line_9_302_1' has no pins; it cannot be saved to database.
Info    : While writing the database, certain data cannot be saved. [DATABASE-113]
        : External delay 'pin_constraints_frag_line_9_301_1' has no pins; it cannot be saved to database.
Info    : While writing the database, certain data cannot be saved. [DATABASE-113]
        : External delay 'pin_constraints_frag_line_9_300_1' has no pins; it cannot be saved to database.
Info    : While writing the database, certain data cannot be saved. [DATABASE-113]
        : External delay 'pin_constraints_frag_line_9_299_1' has no pins; it cannot be saved to database.
Info    : While writing the database, certain data cannot be saved. [DATABASE-113]
        : External delay 'pin_constraints_frag_line_9_298_1' has no pins; it cannot be saved to database.
Info    : While writing the database, certain data cannot be saved. [DATABASE-113]
        : External delay 'pin_constraints_frag_line_9_297_1' has no pins; it cannot be saved to database.
Info    : While writing the database, certain data cannot be saved. [DATABASE-113]
        : External delay 'pin_constraints_frag_line_9_296_1' has no pins; it cannot be saved to database.
Finished exporting design database to file 'pre_add_tieoffs' for 'riscv_top' (command execution time mm:ss cpu = 00:00, real = 00:00).
@file(syn.tcl) 74: puts "set_db message:WSDF-201 .max_print 20" 
set_db message:WSDF-201 .max_print 20
@file(syn.tcl) 75: set_db message:WSDF-201 .max_print 20
  Setting attribute of message 'WSDF-201': 'max_print' = 20
@file(syn.tcl) 76: puts "set_db use_tiehilo_for_const duplicate" 
set_db use_tiehilo_for_const duplicate
@file(syn.tcl) 77: set_db use_tiehilo_for_const duplicate
  Setting attribute of root '/': 'use_tiehilo_for_const' = duplicate
@file(syn.tcl) 78: puts "add_tieoffs -high sky130_fd_sc_hd__conb_1 -low sky130_fd_sc_hd__conb_1 -max_fanout 1 -verbose" 
add_tieoffs -high sky130_fd_sc_hd__conb_1 -low sky130_fd_sc_hd__conb_1 -max_fanout 1 -verbose
@file(syn.tcl) 79: add_tieoffs -high sky130_fd_sc_hd__conb_1 -low sky130_fd_sc_hd__conb_1 -max_fanout 1 -verbose
Info    : Connecting constant net to TIELO/TIEHI cells. [UTUI-207]
        : Connecting all 1'b0 in module design:riscv_top, tielo_cell is lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__conb_1, tiehi_cell is lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__conb_1.
Info    : Connecting constant net to TIELO/TIEHI cells. [UTUI-207]
        : Connecting all 1'b0 in module module:riscv_top/ControlDec, tielo_cell is lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__conb_1, tiehi_cell is lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__conb_1.
Info    : Connecting constant net to TIELO/TIEHI cells. [UTUI-207]
        : Connecting all 1'b1 in module module:riscv_top/ForwardingUnit, tielo_cell is lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__conb_1, tiehi_cell is lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__conb_1.
Info    : Connecting constant net to TIELO/TIEHI cells. [UTUI-207]
        : Connecting all 1'b0 in module module:riscv_top/ImmGen, tielo_cell is lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__conb_1, tiehi_cell is lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__conb_1.
Info    : Connecting constant net to TIELO/TIEHI cells. [UTUI-207]
        : Connecting all 1'b0 in module module:riscv_top/JALTargetID, tielo_cell is lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__conb_1, tiehi_cell is lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__conb_1.
Info    : Connecting constant net to TIELO/TIEHI cells. [UTUI-207]
        : Connecting all 1'b0 in module module:riscv_top/MemLoadMask_WIDTH32, tielo_cell is lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__conb_1, tiehi_cell is lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__conb_1.
Info    : Connecting constant net to TIELO/TIEHI cells. [UTUI-207]
        : Connecting all 1'b0 in module module:riscv_top/Memory151, tielo_cell is lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__conb_1, tiehi_cell is lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__conb_1.
Info    : Connecting constant net to TIELO/TIEHI cells. [UTUI-207]
        : Connecting all 1'b0 in module module:riscv_top/PCSelect, tielo_cell is lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__conb_1, tiehi_cell is lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__conb_1.
Info    : Connecting constant net to TIELO/TIEHI cells. [UTUI-207]
        : Connecting all 1'b0 in module module:riscv_top/REGISTER_R_CE_N16, tielo_cell is lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__conb_1, tiehi_cell is lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__conb_1.
Info    : Connecting constant net to TIELO/TIEHI cells. [UTUI-207]
        : Connecting all 1'b0 in module module:riscv_top/REGISTER_R_CE_N16_1, tielo_cell is lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__conb_1, tiehi_cell is lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__conb_1.
Info    : Connecting constant net to TIELO/TIEHI cells. [UTUI-207]
        : Connecting all 1'b0 in module module:riscv_top/REGISTER_R_CE_N2, tielo_cell is lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__conb_1, tiehi_cell is lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__conb_1.
Info    : Connecting constant net to TIELO/TIEHI cells. [UTUI-207]
        : Connecting all 1'b0 in module module:riscv_top/REGISTER_R_CE_N2_1, tielo_cell is lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__conb_1, tiehi_cell is lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__conb_1.
Info    : Connecting constant net to TIELO/TIEHI cells. [UTUI-207]
        : Connecting all 1'b0 in module module:riscv_top/REGISTER_R_CE_N32, tielo_cell is lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__conb_1, tiehi_cell is lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__conb_1.
Info    : Connecting constant net to TIELO/TIEHI cells. [UTUI-207]
        : Connecting all 1'b0 in module module:riscv_top/REGISTER_R_CE_N32_728, tielo_cell is lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__conb_1, tiehi_cell is lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__conb_1.
Info    : Connecting constant net to TIELO/TIEHI cells. [UTUI-207]
        : Connecting all 1'b0 in module module:riscv_top/REGISTER_R_CE_N32_729, tielo_cell is lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__conb_1, tiehi_cell is lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__conb_1.
Info    : Connecting constant net to TIELO/TIEHI cells. [UTUI-207]
        : Connecting all 1'b0 in module module:riscv_top/REGISTER_R_CE_N32_730, tielo_cell is lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__conb_1, tiehi_cell is lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__conb_1.
Info    : Connecting constant net to TIELO/TIEHI cells. [UTUI-207]
        : Connecting all 1'b0 in module module:riscv_top/REGISTER_R_CE_N32_731, tielo_cell is lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__conb_1, tiehi_cell is lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__conb_1.
Info    : Connecting constant net to TIELO/TIEHI cells. [UTUI-207]
        : Connecting all 1'b0 in module module:riscv_top/REGISTER_R_CE_N32_732, tielo_cell is lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__conb_1, tiehi_cell is lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__conb_1.
Info    : Connecting constant net to TIELO/TIEHI cells. [UTUI-207]
        : Connecting all 1'b0 in module module:riscv_top/REGISTER_R_CE_N32_733, tielo_cell is lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__conb_1, tiehi_cell is lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__conb_1.
Info    : Connecting constant net to TIELO/TIEHI cells. [UTUI-207]
        : Connecting all 1'b0 in module module:riscv_top/REGISTER_R_CE_N32_734, tielo_cell is lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__conb_1, tiehi_cell is lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__conb_1.
@file(syn.tcl) 80: puts "write_db -to_file pre_write_regs" 
write_db -to_file pre_write_regs
@file(syn.tcl) 81: write_db -to_file pre_write_regs
Finished exporting design database to file 'pre_write_regs' for 'riscv_top' (command execution time mm:ss cpu = 00:00, real = 00:01).
@file(syn.tcl) 83:         set write_cells_ir "./find_regs_cells.json"
@file(syn.tcl) 84:         set write_cells_ir [open $write_cells_ir "w"]
@file(syn.tcl) 85:         puts $write_cells_ir "\["
@file(syn.tcl) 87:         set refs [get_db [get_db lib_cells -if .is_sequential==true] .base_name]
@file(syn.tcl) 89:         set len [llength $refs]
@file(syn.tcl) 91:         for {set i 0} {$i < [llength $refs]} {incr i} {
            if {$i == $len - 1} {
                puts $write_cells_ir "    \"[lindex $refs $i]\""
            } else {
                puts $write_cells_ir "    \"[lindex $refs $i]\","
            }
        }
@file(syn.tcl) 99:         puts $write_cells_ir "\]"
@file(syn.tcl) 100:         close $write_cells_ir
@file(syn.tcl) 101:         set write_regs_ir "./find_regs_paths.json"
@file(syn.tcl) 102:         set write_regs_ir [open $write_regs_ir "w"]
@file(syn.tcl) 103:         puts $write_regs_ir "\["
@file(syn.tcl) 105:         set regs [get_db [get_db [all_registers -edge_triggered -output_pins] -if .direction==out] .name]
@file(syn.tcl) 107:         set len [llength $regs]
@file(syn.tcl) 109:         for {set i 0} {$i < [llength $regs]} {incr i} {
            #regsub -all {/} [lindex $regs $i] . myreg
            set myreg [lindex $regs $i]
            if {$i == $len - 1} {
                puts $write_regs_ir "    \"$myreg\""
            } else {
                puts $write_regs_ir "    \"$myreg\","
            }
        }
@file(syn.tcl) 119:         puts $write_regs_ir "\]"
@file(syn.tcl) 121:         close $write_regs_ir
@file(syn.tcl) 123: puts "write_db -to_file pre_generate_reports" 
write_db -to_file pre_generate_reports
@file(syn.tcl) 124: write_db -to_file pre_generate_reports
Finished exporting design database to file 'pre_generate_reports' for 'riscv_top' (command execution time mm:ss cpu = 00:00, real = 00:01).
@file(syn.tcl) 125: puts "write_reports -directory reports -tag final" 
write_reports -directory reports -tag final
@file(syn.tcl) 126: write_reports -directory reports -tag final
Info    : Joules engine is used. [RPT-16]
        : Joules engine is being used for the command report_gates -power.
Warning : Timing problems have been detected in this design. [TIM-11]
        : The design is 'riscv_top'.
        : Use 'check_timing_intent' or 'report timing -lint' to report more information.


Working Directory = /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/build/syn-rundir
QoS Summary for riscv_top
================================================================================
Metric                          final          
================================================================================
Slack (ps):                       956
  R2R (ps):                       956
  I2R (ps):                     9,115
  R2O (ps):                  no_value
  I2O (ps):                  no_value
  CG  (ps):                     1,332
TNS (ps):                           0
  R2R (ps):                         0
  I2R (ps):                         0
  R2O (ps):                  no_value
  I2O (ps):                  no_value
  CG  (ps):                         0
Failing Paths:                      0
Cell Area:                  1,078,472
Total Cell Area:            1,078,472
Leaf Instances:                 9,387
Total Instances:                9,387
Utilization (%):                 0.00
Tot. Net Length (um):        no_value
Avg. Net Length (um):        no_value
Route Overflow H (%):        no_value
Route Overflow V (%):        no_value
MBCI(%) (bits/gate) :            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value
  Tot Cong:                  no_value
================================================================================
CPU  Runtime (h:m:s):        00:03:48
Real Runtime (h:m:s):        00:02:53
CPU  Elapsed (h:m:s):        00:03:48
Real Elapsed (h:m:s):        00:02:53
Memory (MB):                  1055.02
================================================================================
================================================================================
Flow Settings:
================================================================================
Total Runtime (h:m:s): 00:02:54
Total Memory (MB):     1055.02
Executable Version:    19.15-s090_1
================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




Info   : ACTP-0001 [ACTPInfo] Activity propagation started for stim#0 netlist
       : riscv_top
Info   : ACTP-0009 [ACTPInfo] Activity Propagation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : ACTP-0001 Activity propagation ended for stim#0
Info   : PWRA-0001 [PwrInfo] compute_power effective options 
       : -mode : vectorless
       : -skip_propagation : 1
       : -frequency_scaling_factor : 1.0
       : -use_clock_freq : stim
       : -stim :/stim#0
       : -fromGenus : 1
Info   : ACTP-0001 Timing initialization started
Info   : ACTP-0001 Timing initialization ended
Info   : PWRA-0002 [PwrInfo] Skipping activity propagation due to -skip_ap
       : option....
Warning: PWRA-0302 [PwrWarn] Frequency scaling is not applicable for vectorless
       : flow. Ignoring frequency scaling.
Warning: PWRA-0304 [PwrWarn] -stim option is not applicable with vectorless mode
       : of power analysis, ignored this option.
Info   : PWRA-0002 Started 'vectorless' power computation.
Info   : PWRA-0009 [PwrInfo] Power Computation Progress Report :  10%  21%  31%  42%  53%  63%  74%  85% 100%
Info   : PWRA-0002 Finished power computation.
Info   : PWRA-0007 [PwrInfo] Completed successfully.
       : Info=8, Warn=2, Error=0, Fatal=0
@file(syn.tcl) 127: puts "write_db -to_file pre_write_outputs" 
write_db -to_file pre_write_outputs
@file(syn.tcl) 128: write_db -to_file pre_write_outputs
Finished exporting design database to file 'pre_write_outputs' for 'riscv_top' (command execution time mm:ss cpu = 00:00, real = 00:01).
@file(syn.tcl) 129: puts "write_hdl > /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/build/syn-rundir/riscv_top.mapped.v" 
write_hdl > /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/build/syn-rundir/riscv_top.mapped.v
@file(syn.tcl) 130: write_hdl > /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/build/syn-rundir/riscv_top.mapped.v
@file(syn.tcl) 131: puts "write_script > riscv_top.mapped.scr" 
write_script > riscv_top.mapped.scr
@file(syn.tcl) 132: write_script > riscv_top.mapped.scr
@file(syn.tcl) 133: puts "write_sdc -view ss_100C_1v60.setup_view > /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/build/syn-rundir/riscv_top.mapped.sdc" 
write_sdc -view ss_100C_1v60.setup_view > /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/build/syn-rundir/riscv_top.mapped.sdc
@file(syn.tcl) 134: write_sdc -view ss_100C_1v60.setup_view > /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/build/syn-rundir/riscv_top.mapped.sdc
Finished SDC export (command execution time mm:ss (real) = 00:00).
@file(syn.tcl) 135: puts "write_sdf > /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/build/syn-rundir/riscv_top.mapped.sdf" 
write_sdf > /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/build/syn-rundir/riscv_top.mapped.sdf
@file(syn.tcl) 136: write_sdf > /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/build/syn-rundir/riscv_top.mapped.sdf
Warning : Default value for an option has changed in this release. [WSDF-104]
        : Default value for -setuphold has changed from split to merge_always. Specify '-setuphold split' to preserve the behavior of the previous release.
        : Specify the option explicitly.
Warning : Default value for an option has changed in this release. [WSDF-104]
        : Default value for -recrem has changed from split to merge_always. Specify '-recrem split' to preserve the behavior of the previous release.
Warning : No delay description exists for an instance. [WSDF-201]
        : Cell cpu/CtrlDec/tie_0_cell.
        : The timing arc of the instance does not exist or is disabled by disable_timing or constant value. The delay information will not be generated for the instance. The instance could be a loop breaker or its inputs could be driven by constant
Warning : No delay description exists for an instance. [WSDF-201]
        : Cell cpu/CtrlDec/tie_0_cell1.
Warning : No delay description exists for an instance. [WSDF-201]
        : Cell cpu/CtrlDec/tie_0_cell2.
Warning : No delay description exists for an instance. [WSDF-201]
        : Cell cpu/ImmGen/tie_0_cell.
Warning : No delay description exists for an instance. [WSDF-201]
        : Cell cpu/ImmGen/tie_0_cell1.
Warning : No delay description exists for an instance. [WSDF-201]
        : Cell cpu/ImmGen/tie_0_cell2.
Warning : No delay description exists for an instance. [WSDF-201]
        : Cell cpu/ImmGen/tie_0_cell3.
Warning : No delay description exists for an instance. [WSDF-201]
        : Cell cpu/ImmGen/tie_0_cell4.
Warning : No delay description exists for an instance. [WSDF-201]
        : Cell cpu/ImmGen/tie_0_cell5.
Warning : No delay description exists for an instance. [WSDF-201]
        : Cell cpu/ImmGen/tie_0_cell6.
Warning : No delay description exists for an instance. [WSDF-201]
        : Cell cpu/ImmGen/tie_0_cell7.
Warning : No delay description exists for an instance. [WSDF-201]
        : Cell cpu/ImmGen/tie_0_cell8.
Warning : No delay description exists for an instance. [WSDF-201]
        : Cell cpu/ImmGen/tie_0_cell9.
Warning : No delay description exists for an instance. [WSDF-201]
        : Cell cpu/ImmGen/tie_0_cell10.
Warning : No delay description exists for an instance. [WSDF-201]
        : Cell cpu/ImmGen/tie_0_cell11.
Warning : No delay description exists for an instance. [WSDF-201]
        : Cell cpu/ImmGen/tie_0_cell12.
Warning : No delay description exists for an instance. [WSDF-201]
        : Cell cpu/ImmGen/tie_0_cell13.
Warning : No delay description exists for an instance. [WSDF-201]
        : Cell cpu/ImmGen/tie_0_cell14.
Warning : No delay description exists for an instance. [WSDF-201]
        : Cell cpu/ImmGen/tie_0_cell15.
Warning : No delay description exists for an instance. [WSDF-201]
        : Cell cpu/ImmGen/tie_0_cell16.
@file(syn.tcl) 137: puts "write_design -innovus -hierarchical -gzip_files riscv_top" 
write_design -innovus -hierarchical -gzip_files riscv_top
@file(syn.tcl) 138: write_design -innovus -hierarchical -gzip_files riscv_top
Warning : Attribute design_process_node is not set for this design. [PHYS-1011]
        : Missing data.
        : When attribute design_process_node is not set to an appropriate integer value >=5 and <=250, then Innovus will assume its own default value for the design process node. See the Innovus setDesignMode -process <> command for more information about what this setting does.
Exporting design data for 'riscv_top' to genus_invs_des/genus...
%# Begin write_design (06/01 21:19:04, mem=1055.02M)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      write_design
No loop breaker instances found (cdn_loop_breaker).
File genus_invs_des/genus.mmmc.tcl has been written.
Finished SDC export (command execution time mm:ss (real) = 00:00).
Info: file genus_invs_des/genus.my_constraint_mode.sdc has been written
Info: file genus_invs_des/genus.my_constraint_mode.sdc has been written
** To load the database source genus_invs_des/genus.invs_setup.tcl in an Innovus session.
** To load the database source genus_invs_des/genus.genus_setup.tcl in an Genus(TM) Synthesis Solution session.
Finished exporting design data for 'riscv_top' (command execution time mm:ss cpu = 00:02, real = 00:04).
.
%# End write_design (06/01 21:19:08, total cpu=00:00:02, real=00:00:04, peak res=821.30M, current mem=1055.02M)
@file(syn.tcl) 139: puts "quit" 
quit
@file(syn.tcl) 140: quit
