/* AUTOGENERATED STUB FOR ANDROID BUILD */
#ifndef TRACE_TRACE_HW_SPARC64_H
#define TRACE_TRACE_HW_SPARC64_H

/* No-op trace events */
#ifndef trace_event_get_state_backends
#define trace_event_get_state_backends(id) (0)
#endif
#ifndef trace_event_get_state
#define trace_event_get_state(id) (0)
#endif
#define TRACE_EBUS_ISA_IRQ_HANDLER 0
#define TRACE_EBUS_ISA_IRQ_HANDLER_ENABLED 0
#define TRACE_EBUS_ISA_IRQ_HANDLER_BACKEND_DSTATE() (0)
static inline void trace_ebus_isa_irq_handler(int n, int level) {
    (void)n;
    (void)level;
}
#define TRACE_SPARC64_CPU_HSTICK_IRQ_DISABLED 0
#define TRACE_SPARC64_CPU_HSTICK_IRQ_DISABLED_ENABLED 0
#define TRACE_SPARC64_CPU_HSTICK_IRQ_DISABLED_BACKEND_DSTATE() (0)
static inline void trace_sparc64_cpu_hstick_irq_disabled(void) {
}
#define TRACE_SPARC64_CPU_HSTICK_IRQ_FIRE 0
#define TRACE_SPARC64_CPU_HSTICK_IRQ_FIRE_ENABLED 0
#define TRACE_SPARC64_CPU_HSTICK_IRQ_FIRE_BACKEND_DSTATE() (0)
static inline void trace_sparc64_cpu_hstick_irq_fire(void) {
}
#define TRACE_SPARC64_CPU_IVEC_LOWER_IRQ 0
#define TRACE_SPARC64_CPU_IVEC_LOWER_IRQ_ENABLED 0
#define TRACE_SPARC64_CPU_IVEC_LOWER_IRQ_BACKEND_DSTATE() (0)
static inline void trace_sparc64_cpu_ivec_lower_irq(int irq) {
    (void)irq;
}
#define TRACE_SPARC64_CPU_IVEC_RAISE_IRQ 0
#define TRACE_SPARC64_CPU_IVEC_RAISE_IRQ_ENABLED 0
#define TRACE_SPARC64_CPU_IVEC_RAISE_IRQ_BACKEND_DSTATE() (0)
static inline void trace_sparc64_cpu_ivec_raise_irq(int irq) {
    (void)irq;
}
#define TRACE_SPARC64_CPU_STICK_IRQ_DISABLED 0
#define TRACE_SPARC64_CPU_STICK_IRQ_DISABLED_ENABLED 0
#define TRACE_SPARC64_CPU_STICK_IRQ_DISABLED_BACKEND_DSTATE() (0)
static inline void trace_sparc64_cpu_stick_irq_disabled(void) {
}
#define TRACE_SPARC64_CPU_STICK_IRQ_FIRE 0
#define TRACE_SPARC64_CPU_STICK_IRQ_FIRE_ENABLED 0
#define TRACE_SPARC64_CPU_STICK_IRQ_FIRE_BACKEND_DSTATE() (0)
static inline void trace_sparc64_cpu_stick_irq_fire(void) {
}
#define TRACE_SPARC64_CPU_TICK_GET_COUNT 0
#define TRACE_SPARC64_CPU_TICK_GET_COUNT_ENABLED 0
#define TRACE_SPARC64_CPU_TICK_GET_COUNT_BACKEND_DSTATE() (0)
static inline void trace_sparc64_cpu_tick_get_count(const char *name, uint64_t real_count, const char *npt, void *p) {
    (void)name;
    (void)real_count;
    (void)npt;
    (void)p;
}
#define TRACE_SPARC64_CPU_TICK_IRQ_DISABLED 0
#define TRACE_SPARC64_CPU_TICK_IRQ_DISABLED_ENABLED 0
#define TRACE_SPARC64_CPU_TICK_IRQ_DISABLED_BACKEND_DSTATE() (0)
static inline void trace_sparc64_cpu_tick_irq_disabled(void) {
}
#define TRACE_SPARC64_CPU_TICK_IRQ_FIRE 0
#define TRACE_SPARC64_CPU_TICK_IRQ_FIRE_ENABLED 0
#define TRACE_SPARC64_CPU_TICK_IRQ_FIRE_BACKEND_DSTATE() (0)
static inline void trace_sparc64_cpu_tick_irq_fire(void) {
}
#define TRACE_SPARC64_CPU_TICK_SET_COUNT 0
#define TRACE_SPARC64_CPU_TICK_SET_COUNT_ENABLED 0
#define TRACE_SPARC64_CPU_TICK_SET_COUNT_BACKEND_DSTATE() (0)
static inline void trace_sparc64_cpu_tick_set_count(const char *name, uint64_t real_count, const char *npt, void *p) {
    (void)name;
    (void)real_count;
    (void)npt;
    (void)p;
}
#define TRACE_SPARC64_CPU_TICK_SET_LIMIT 0
#define TRACE_SPARC64_CPU_TICK_SET_LIMIT_ENABLED 0
#define TRACE_SPARC64_CPU_TICK_SET_LIMIT_BACKEND_DSTATE() (0)
static inline void trace_sparc64_cpu_tick_set_limit(const char *name, uint64_t real_limit, const char *dis, void *p, uint64_t limit, uint64_t t, uint64_t dt) {
    (void)name;
    (void)real_limit;
    (void)dis;
    (void)p;
    (void)limit;
    (void)t;
    (void)dt;
}
#define TRACE_SPARC64_CPU_TICK_SET_LIMIT_ZERO 0
#define TRACE_SPARC64_CPU_TICK_SET_LIMIT_ZERO_ENABLED 0
#define TRACE_SPARC64_CPU_TICK_SET_LIMIT_ZERO_BACKEND_DSTATE() (0)
static inline void trace_sparc64_cpu_tick_set_limit_zero(const char *name) {
    (void)name;
}
#define TRACE_SUN4U_IOMMU_MEM_READ 0
#define TRACE_SUN4U_IOMMU_MEM_READ_ENABLED 0
#define TRACE_SUN4U_IOMMU_MEM_READ_BACKEND_DSTATE() (0)
static inline void trace_sun4u_iommu_mem_read(uint64_t addr, uint64_t val, int size) {
    (void)addr;
    (void)val;
    (void)size;
}
#define TRACE_SUN4U_IOMMU_MEM_WRITE 0
#define TRACE_SUN4U_IOMMU_MEM_WRITE_ENABLED 0
#define TRACE_SUN4U_IOMMU_MEM_WRITE_BACKEND_DSTATE() (0)
static inline void trace_sun4u_iommu_mem_write(uint64_t addr, uint64_t val, int size) {
    (void)addr;
    (void)val;
    (void)size;
}
#define TRACE_SUN4U_IOMMU_TRANSLATE 0
#define TRACE_SUN4U_IOMMU_TRANSLATE_ENABLED 0
#define TRACE_SUN4U_IOMMU_TRANSLATE_BACKEND_DSTATE() (0)
static inline void trace_sun4u_iommu_translate(uint64_t addr, uint64_t trans_addr, uint64_t tte) {
    (void)addr;
    (void)trans_addr;
    (void)tte;
}

#endif