m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA_lite/17.1
vfull_adder
!s110 1640883994
!i10b 1
!s100 ;ANdTSU]UX7I=JD^3l:Am0
I^RNFolLEY:Hjezhgd1a9>2
Z0 VDg1SIo80bB@j0V0VzS_@n1
Z1 dC:/Users/User/OneDrive/Desktop/Sample_examples/fulladder_str
w1640883975
8C:/Users/User/OneDrive/Desktop/Sample_examples/fulladder_str/full_adder.v
FC:/Users/User/OneDrive/Desktop/Sample_examples/fulladder_str/full_adder.v
L0 1
Z2 OV;L;10.5b;63
r1
!s85 0
31
!s108 1640883994.000000
!s107 C:/Users/User/OneDrive/Desktop/Sample_examples/fulladder_str/full_adder.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/User/OneDrive/Desktop/Sample_examples/fulladder_str/full_adder.v|
!i113 1
Z3 o-work work
Z4 tCvgOpt 0
vfull_adder_tb
!s110 1640883998
!i10b 1
!s100 BVB8]z9EMPhhHJOWfLT^l1
ILolj]YcYS6d21:ZmjbMX:3
R0
R1
w1640883555
8C:/Users/User/OneDrive/Desktop/Sample_examples/fulladder_str/full_adder_tb.v
FC:/Users/User/OneDrive/Desktop/Sample_examples/fulladder_str/full_adder_tb.v
L0 1
R2
r1
!s85 0
31
!s108 1640883998.000000
!s107 C:/Users/User/OneDrive/Desktop/Sample_examples/fulladder_str/full_adder_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/User/OneDrive/Desktop/Sample_examples/fulladder_str/full_adder_tb.v|
!i113 1
R3
R4
