/* Automatically generated from DX_M1.xlsx
 * by Deepx Neural Network Generator v1.0
 */
#pragma once

#include <stdint.h>
#include "DX_M1/NpuRegSystem.h"
#include "DX_M1/NpuRegDma.h"
#include "DX_M1/NpuRegNpu0.h"
#include "DX_M1/NpuRegNpu1.h"
#include "DX_M1/NpuRegDebug.h"
#include "dxrt/common.h"

namespace dxrt {
struct NpuReg;
struct NpuMemMap;

/* Register index */

enum NpuRegIndex_DX_M1
{
    INDEX_DX_M1_SYSTEM_ID = 0,
    INDEX_DX_M1_SYSTEM_ID_SYSTEM_ID = 1,
    INDEX_DX_M1_SYSTEM_ID_REVISION_ID = 2,
    INDEX_DX_M1_SYSTEM_ID_DEVICE_ID = 3,
    INDEX_DX_M1_SYSTEM_STATUS = 4,
    INDEX_DX_M1_SYSTEM_STATUS_IRQ_STEP = 5,
    INDEX_DX_M1_SYSTEM_STATUS_IRQ_INF = 6,
    INDEX_DX_M1_SYSTEM_STATUS_IRQ_INPUT_DONE = 7,
    INDEX_DX_M1_SYSTEM_STATUS_BUSY = 8,
    INDEX_DX_M1_SYSTEM_STATUS_USER_DMA = 9,
    INDEX_DX_M1_SYSTEM_STATUS_RESERVED0 = 10,
    INDEX_DX_M1_SYSTEM_STATUS_ARGMAX_ID = 11,
    INDEX_DX_M1_SYSTEM_MODE = 12,
    INDEX_DX_M1_SYSTEM_MODE_LAST_CMD_NUM = 13,
    INDEX_DX_M1_SYSTEM_MODE_RESERVED0 = 14,
    INDEX_DX_M1_SYSTEM_MODE_IRQ_INPUT_DONE_EN = 15,
    INDEX_DX_M1_SYSTEM_MODE_AUTORUN_EN = 16,
    INDEX_DX_M1_SYSTEM_MODE_IRQ_STEP_EN = 17,
    INDEX_DX_M1_SYSTEM_MODE_IRQ_INF_EN = 18,
    INDEX_DX_M1_SYSTEM_CMD = 19,
    INDEX_DX_M1_SYSTEM_CMD_START = 20,
    INDEX_DX_M1_SYSTEM_CMD_RESERVED0 = 21,
    INDEX_DX_M1_SYSTEM_CMD_STATUS = 22,
    INDEX_DX_M1_SYSTEM_CMD_STATUS_CMD_STATUS = 23,
    INDEX_DX_M1_SYSTEM_CMD_STATUS_RESERVED0 = 24,
    INDEX_DX_M1_SYSTEM_FEATURE_BASE = 25,
    INDEX_DX_M1_SYSTEM_FEATURE_BASE_FEATURE_OFFSET = 26,
    INDEX_DX_M1_SYSTEM_WEIGHT_BASE = 27,
    INDEX_DX_M1_SYSTEM_WEIGHT_BASE_WEIGHT_OFFSET = 28,
    INDEX_DX_M1_SYSTEM_SWREG0 = 29,
    INDEX_DX_M1_SYSTEM_SWREG0_SWREG0 = 30,
    INDEX_DX_M1_SYSTEM_SWREG1 = 31,
    INDEX_DX_M1_SYSTEM_SWREG1_SWREG1 = 32,
    INDEX_DX_M1_SYSTEM_SWREG2 = 33,
    INDEX_DX_M1_SYSTEM_SWREG2_SWREG2 = 34,
    INDEX_DX_M1_SYSTEM_SWREG3 = 35,
    INDEX_DX_M1_SYSTEM_SWREG3_SWREG3 = 36,
    INDEX_DX_M1_DEBUG_STAMP0 = 37,
    INDEX_DX_M1_DEBUG_STAMP0_LAYER_IDX = 38,
    INDEX_DX_M1_DEBUG_STAMP0_RESERVED0 = 39,
    INDEX_DX_M1_DEBUG_STAMP0_STAMP_EN = 40,
    INDEX_DX_M1_DEBUG_STAMP1 = 41,
    INDEX_DX_M1_DEBUG_STAMP1_CLK_CNT = 42,
    INDEX_DX_M1_DEBUG_STAMP2 = 43,
    INDEX_DX_M1_DEBUG_STAMP2_PSEUDO_CNT = 44,
    INDEX_DX_M1_DEBUG_STAMP3 = 45,
    INDEX_DX_M1_DEBUG_STAMP3_DMA_RD_WR_CNT = 46,
    INDEX_DX_M1_DEBUG_STAMP4 = 47,
    INDEX_DX_M1_DEBUG_STAMP4_DMA_RD_ONLY_CNT = 48,
    INDEX_DX_M1_DEBUG_STAMP5 = 49,
    INDEX_DX_M1_DEBUG_STAMP5_DMA_WR_ONLY_CNT = 50,
    INDEX_DX_M1_DEBUG_STAMP6 = 51,
    INDEX_DX_M1_DEBUG_STAMP6_CLK_CNT_SEL = 52,
    INDEX_DX_M1_DEBUG_STAMP6_RESERVED0 = 53,
    INDEX_DX_M1_DEBUG_STAMP7 = 54,
    INDEX_DX_M1_DEBUG_STAMP7_PSEUDO_CNT_SEL = 55,
    INDEX_DX_M1_DEBUG_STAMP7_RESERVED0 = 56,
    INDEX_DX_M1_DEBUG_STAMP8 = 57,
    INDEX_DX_M1_DEBUG_STAMP8_DMA_RD_WR_CNT_SEL = 58,
    INDEX_DX_M1_DEBUG_STAMP8_RESERVED0 = 59,
    INDEX_DX_M1_DEBUG_STAMP9 = 60,
    INDEX_DX_M1_DEBUG_STAMP9_DMA_RD_ONLY_CNT_SEL = 61,
    INDEX_DX_M1_DEBUG_STAMP9_RESERVED0 = 62,
    INDEX_DX_M1_DEBUG_STAMP10 = 63,
    INDEX_DX_M1_DEBUG_STAMP10_DMA_WR_ONLY_CNT_SEL = 64,
    INDEX_DX_M1_DEBUG_STAMP10_RESERVED0 = 65,
    INDEX_DX_M1_DEBUG_CKSUM0 = 66,
    INDEX_DX_M1_DEBUG_CKSUM0_CKSUM_PE0_SFU_IN = 67,
    INDEX_DX_M1_DEBUG_CKSUM1 = 68,
    INDEX_DX_M1_DEBUG_CKSUM1_CKSUM_PE1_SFU_IN = 69,
    INDEX_DX_M1_DEBUG_CKSUM2 = 70,
    INDEX_DX_M1_DEBUG_CKSUM2_CKSUM_PE1_SFU_OUT = 71,
    INDEX_DX_M1_DEBUG_CKSUM2_CKSUM_PE0_SFU_OUT = 72,
    INDEX_DX_M1_DEBUG_CKSUM2_RESERVED0 = 73,
    INDEX_DX_M1_DEBUG_CKSUM3 = 74,
    INDEX_DX_M1_DEBUG_CKSUM3_RESERVED0 = 75,
    INDEX_DX_M1_DEBUG_CKSUM3_CKSUM_ACC_RST = 76,
    INDEX_DX_M1_DEBUG_CKSUM3_CKSUM_EN = 77,
    INDEX_DX_M1_DEBUG_CKSUM4 = 78,
    INDEX_DX_M1_DEBUG_CKSUM4_CKSUM_PE0_SFU_IN_ACC = 79,
    INDEX_DX_M1_DEBUG_CKSUM5 = 80,
    INDEX_DX_M1_DEBUG_CKSUM5_CKSUM_PE1_SFU_IN_ACC = 81,
    INDEX_DX_M1_DEBUG_CKSUM6 = 82,
    INDEX_DX_M1_DEBUG_CKSUM6_CKSUM_PE1_SFU_OUT_ACC = 83,
    INDEX_DX_M1_DEBUG_CKSUM6_CKSUM_PE0_SFU_OUT_ACC = 84,
    INDEX_DX_M1_DEBUG_CKSUM6_RESERVED0 = 85,
    INDEX_DX_M1_DEBUG_CKSUM7 = 86,
    INDEX_DX_M1_DEBUG_CKSUM7_CKSUM_PE2_SFU_IN = 87,
    INDEX_DX_M1_DEBUG_CKSUM8 = 88,
    INDEX_DX_M1_DEBUG_CKSUM8_CKSUM_PE3_SFU_IN = 89,
    INDEX_DX_M1_DEBUG_CKSUM9 = 90,
    INDEX_DX_M1_DEBUG_CKSUM9_CKSUM_PE3_SFU_OUT = 91,
    INDEX_DX_M1_DEBUG_CKSUM9_CKSUM_PE2_SFU_OUT = 92,
    INDEX_DX_M1_DEBUG_CKSUM9_RESERVED0 = 93,
    INDEX_DX_M1_DEBUG_CKSUM10 = 94,
    INDEX_DX_M1_DEBUG_CKSUM10_CKSUM_PE2_SFU_IN_ACC = 95,
    INDEX_DX_M1_DEBUG_CKSUM11 = 96,
    INDEX_DX_M1_DEBUG_CKSUM11_CKSUM_PE3_SFU_IN_ACC = 97,
    INDEX_DX_M1_DEBUG_CKSUM12 = 98,
    INDEX_DX_M1_DEBUG_CKSUM12_CKSUM_PE3_SFU_OUT_ACC = 99,
    INDEX_DX_M1_DEBUG_CKSUM12_CKSUM_PE2_SFU_OUT_ACC = 100,
    INDEX_DX_M1_DEBUG_CKSUM12_RESERVED0 = 101,
    INDEX_DX_M1_DEBUG_FSM_PE0 = 102,
    INDEX_DX_M1_DEBUG_FSM_PE0_FSM_PE0_WR = 103,
    INDEX_DX_M1_DEBUG_FSM_PE0_RESERVED1 = 104,
    INDEX_DX_M1_DEBUG_FSM_PE0_FSM_PE0_RD = 105,
    INDEX_DX_M1_DEBUG_FSM_PE0_RESERVED0 = 106,
    INDEX_DX_M1_DEBUG_FSM_PE1 = 107,
    INDEX_DX_M1_DEBUG_FSM_PE1_FSM_PE1_WR = 108,
    INDEX_DX_M1_DEBUG_FSM_PE1_RESERVED1 = 109,
    INDEX_DX_M1_DEBUG_FSM_PE1_FSM_PE1_RD = 110,
    INDEX_DX_M1_DEBUG_FSM_PE1_RESERVED0 = 111,
    INDEX_DX_M1_DEBUG_FSM_PE2 = 112,
    INDEX_DX_M1_DEBUG_FSM_PE2_FSM_PE2_WR = 113,
    INDEX_DX_M1_DEBUG_FSM_PE2_RESERVED1 = 114,
    INDEX_DX_M1_DEBUG_FSM_PE2_FSM_PE2_RD = 115,
    INDEX_DX_M1_DEBUG_FSM_PE2_RESERVED0 = 116,
    INDEX_DX_M1_DEBUG_FSM_PE3 = 117,
    INDEX_DX_M1_DEBUG_FSM_PE3_FSM_PE3_WR = 118,
    INDEX_DX_M1_DEBUG_FSM_PE3_RESERVED1 = 119,
    INDEX_DX_M1_DEBUG_FSM_PE3_FSM_PE3_RD = 120,
    INDEX_DX_M1_DEBUG_FSM_PE3_RESERVED0 = 121,
    INDEX_DX_M1_DMA_AXI_BASE_ADDR_LOW = 122,
    INDEX_DX_M1_DMA_AXI_BASE_ADDR_LOW_AXI4_BASE_ADDR_LOW = 123,
    INDEX_DX_M1_DMA_AXI_BASE_ADDR_HIGH = 124,
    INDEX_DX_M1_DMA_AXI_BASE_ADDR_HIGH_AXI4_BASE_ADDR_HIGH = 125,
    INDEX_DX_M1_DMA_AXI4_RADDR = 126,
    INDEX_DX_M1_DMA_AXI4_RADDR_DMA0_AXI4_RADDR = 127,
    INDEX_DX_M1_DMA_AXI4_WADDR = 128,
    INDEX_DX_M1_DMA_AXI4_WADDR_DMA0_AXI4_WADDR = 129,
    INDEX_DX_M1_DMA_RSVD0 = 130,
    INDEX_DX_M1_DMA_RSVD0_RESERVED0 = 131,
    INDEX_DX_M1_DMA_RSVD1 = 132,
    INDEX_DX_M1_DMA_RSVD1_RESERVED0 = 133,
    INDEX_DX_M1_DMA_SRAM_DST_ADDR0 = 134,
    INDEX_DX_M1_DMA_SRAM_DST_ADDR0_DMA0_SRAM_DST_ADDR0 = 135,
    INDEX_DX_M1_DMA_SRAM_DST_ADDR1 = 136,
    INDEX_DX_M1_DMA_SRAM_DST_ADDR1_DMA0_SRAM_DST_ADDR1 = 137,
    INDEX_DX_M1_DMA_SRAM_SRC_ADDR = 138,
    INDEX_DX_M1_DMA_SRAM_SRC_ADDR_DMA0_SRAM_SRC_ADDR = 139,
    INDEX_DX_M1_DMA_READ_SIZE = 140,
    INDEX_DX_M1_DMA_READ_SIZE_RESERVED1 = 141,
    INDEX_DX_M1_DMA_READ_SIZE_DMA0_READ_SIZE = 142,
    INDEX_DX_M1_DMA_READ_SIZE_RESERVED0 = 143,
    INDEX_DX_M1_DMA_WRITE_SIZE = 144,
    INDEX_DX_M1_DMA_WRITE_SIZE_RESERVED1 = 145,
    INDEX_DX_M1_DMA_WRITE_SIZE_DMA0_WRITE_SIZE = 146,
    INDEX_DX_M1_DMA_WRITE_SIZE_RESERVED0 = 147,
    INDEX_DX_M1_DMA_RSVD2 = 148,
    INDEX_DX_M1_DMA_RSVD2_RESERVED0 = 149,
    INDEX_DX_M1_DMA_RSVD3 = 150,
    INDEX_DX_M1_DMA_RSVD3_RESERVED0 = 151,
    INDEX_DX_M1_DMA_RSVD4 = 152,
    INDEX_DX_M1_DMA_RSVD4_RESERVED0 = 153,
    INDEX_DX_M1_DMA_RSVD5 = 154,
    INDEX_DX_M1_DMA_RSVD5_RESERVED0 = 155,
    INDEX_DX_M1_DMA_IRQ = 156,
    INDEX_DX_M1_DMA_IRQ_DMA_IRQ_EN = 157,
    INDEX_DX_M1_DMA_IRQ_RESERVED0 = 158,
    INDEX_DX_M1_DMA_CMD = 159,
    INDEX_DX_M1_DMA_CMD_DMA_START_CMD = 160,
    INDEX_DX_M1_DMA_CMD_RESERVED0 = 161,
    INDEX_DX_M1_DMA_STATUS = 162,
    INDEX_DX_M1_DMA_STATUS_DMA_DONE_STATUS = 163,
    INDEX_DX_M1_DMA_STATUS_RESERVED0 = 164,
    INDEX_DX_M1_DMA_SFR_BASE_ADDR_LOW = 165,
    INDEX_DX_M1_DMA_SFR_BASE_ADDR_LOW_SFR_BASE_ADDR_LOW = 166,
    INDEX_DX_M1_DMA_SFR_BASE_ADDR_HIGH = 167,
    INDEX_DX_M1_DMA_SFR_BASE_ADDR_HIGH_SFR_BASE_ADDR_HIGH = 168,
    INDEX_DX_M1_DMA_SFR_ADDR_OFFS = 169,
    INDEX_DX_M1_DMA_SFR_ADDR_OFFS_RESERVED0 = 170,
    INDEX_DX_M1_DMA_SFR_ADDR_OFFS_SFR_ADDR_OFFS = 171,
    INDEX_DX_M1_DMA_SFR_START_ADDR = 172,
    INDEX_DX_M1_DMA_SFR_START_ADDR_SFR_START_ADDR = 173,
    INDEX_DX_M1_DMA_SFR_START_ADDR_RESERVED0 = 174,
    INDEX_DX_M1_DMA_SFR_MOVE_CNT = 175,
    INDEX_DX_M1_DMA_SFR_MOVE_CNT_RESERVED1 = 176,
    INDEX_DX_M1_DMA_SFR_MOVE_CNT_SFR_MOVE_CNT = 177,
    INDEX_DX_M1_DMA_SFR_MOVE_CNT_RESERVED0 = 178,
    INDEX_DX_M1_DMA_SFR_ID = 179,
    INDEX_DX_M1_DMA_SFR_ID_SFR_ID = 180,
    INDEX_DX_M1_DMA_SFR_ID_RESERVED0 = 181,
    INDEX_DX_M1_DMA_SFR_DMA_STATUS = 182,
    INDEX_DX_M1_DMA_SFR_DMA_STATUS_SFR_DMA_DONE_STATUS = 183,
    INDEX_DX_M1_DMA_SFR_DMA_STATUS_RESERVED0 = 184,
    INDEX_DX_M1_DMA_DMA_CTRL = 185,
    INDEX_DX_M1_DMA_DMA_CTRL_DMA_CTRL_ENABLE = 186,
    INDEX_DX_M1_DMA_DMA_CTRL_RESERVED0 = 187,
    INDEX_DX_M1_DMA_FLUSH_STATUS = 188,
    INDEX_DX_M1_DMA_FLUSH_STATUS_FLUSH_STATUS = 189,
    INDEX_DX_M1_DMA_FLUSH_STATUS_RESERVED0 = 190,
    INDEX_DX_M1_DMA_AXI_CFG0 = 191,
    INDEX_DX_M1_DMA_AXI_CFG0_AXI_RDMA_BURST_LENGTH = 192,
    INDEX_DX_M1_DMA_AXI_CFG0_RESERVED0 = 193,
    INDEX_DX_M1_DMA_AXI_CFG1 = 194,
    INDEX_DX_M1_DMA_AXI_CFG1_AXI_WDMA_BURST_LENGTH = 195,
    INDEX_DX_M1_DMA_AXI_CFG1_RESERVED0 = 196,
    INDEX_DX_M1_DMA_AXI_CFG2 = 197,
    INDEX_DX_M1_DMA_AXI_CFG2_AXI_RDMA_MO = 198,
    INDEX_DX_M1_DMA_AXI_CFG2_RESERVED0 = 199,
    INDEX_DX_M1_DMA_AXI_CFG3 = 200,
    INDEX_DX_M1_DMA_AXI_CFG3_AXI_WDMA_MO = 201,
    INDEX_DX_M1_DMA_AXI_CFG3_RESERVED0 = 202,
    INDEX_DX_M1_DMA_AXI_CFG4 = 203,
    INDEX_DX_M1_DMA_AXI_CFG4_AXI_4KB_BOUNDARY = 204,
    INDEX_DX_M1_DMA_AXI_CFG4_RESERVED0 = 205,

  
    INDEX_DX_M1_NPU0_DATA_CFG0 = 206,
    INDEX_DX_M1_NPU0_DATA_CFG0_FEATURE_BIT_WIDTH = 207,
    INDEX_DX_M1_NPU0_DATA_CFG0_W_FEATURE_BIT_WIDTH = 208,
    INDEX_DX_M1_NPU0_DATA_CFG0_RESHAPE_SURFACE_STRIDE = 209,
    INDEX_DX_M1_NPU0_CTRL = 210,
    INDEX_DX_M1_NPU0_CTRL_RESHAPE_EN = 211,
    INDEX_DX_M1_NPU0_CTRL_WINOGRAD_EN = 212,
    INDEX_DX_M1_NPU0_CTRL_FEATURE_COMPRESS_EN = 213,
    INDEX_DX_M1_NPU0_CTRL_WEIGHT_COMPRESS_EN = 214,
    INDEX_DX_M1_NPU0_CTRL_SKIP_CONNECTION_EN = 215,
    INDEX_DX_M1_NPU0_CTRL_SKIP_CONNECTION_TYPE = 216,
    INDEX_DX_M1_NPU0_CTRL_RESIZE = 217,
    INDEX_DX_M1_NPU0_CTRL_WRITE_POOL_ONLY = 218,
    INDEX_DX_M1_NPU0_CTRL_WEIGHT_BROADCAST_MODE_EN = 219,
    INDEX_DX_M1_NPU0_CTRL_FEATURE_BROADCAST_MODE_EN = 220,
    INDEX_DX_M1_NPU0_CTRL_ACTIVE_CNT = 221,
    INDEX_DX_M1_NPU0_CTRL_ACTIVE_PERIOD = 222,
    INDEX_DX_M1_NPU0_CTRL_FEATURE_DATA_TYPE = 223,
    INDEX_DX_M1_NPU0_CTRL_INPUT_DONE = 224,
    INDEX_DX_M1_NPU0_RESHAPE0 = 225,
    INDEX_DX_M1_NPU0_RESHAPE0_RESHAPE_TOTAL_WSIZE = 226,
    INDEX_DX_M1_NPU0_RESHAPE0_RESHAPE_IN_SIZE = 227,
    INDEX_DX_M1_NPU0_RESHAPE1 = 228,
    INDEX_DX_M1_NPU0_RESHAPE1_RESHAPE_ADDR_STRIDE = 229,
    INDEX_DX_M1_NPU0_RESHAPE1_RESHAPE_ITER = 230,
    INDEX_DX_M1_NPU0_RESHAPE1_RESHAPE_LAST_WSIZE = 231,
    INDEX_DX_M1_NPU0_RESHAPE2 = 232,
    INDEX_DX_M1_NPU0_RESHAPE2_RESHAPE_READ_BASE_ADDR = 233,
    INDEX_DX_M1_NPU0_RESHAPE3 = 234,
    INDEX_DX_M1_NPU0_RESHAPE3_RESHAPE_WRITE_BASE_ADDR = 235,
    INDEX_DX_M1_NPU0_MISC = 236,
    INDEX_DX_M1_NPU0_MISC_TILE_NUM = 237,
    INDEX_DX_M1_NPU0_MISC_LAYER_NUM = 238,
    INDEX_DX_M1_NPU0_PSEUDO = 239,
    INDEX_DX_M1_NPU0_PSEUDO_PSEUDO_CNT = 240,
    INDEX_DX_M1_NPU0_SFU_CTRL0 = 241,
    INDEX_DX_M1_NPU0_SFU_CTRL0_PRE_ACT_MODE = 242,
    INDEX_DX_M1_NPU0_SFU_CTRL0_PRE_MULT_COEFF_SEL = 243,
    INDEX_DX_M1_NPU0_SFU_CTRL0_ACT_MODE = 244,
    INDEX_DX_M1_NPU0_SFU_CTRL0_ACT_INOUT_CTRL = 245,
    INDEX_DX_M1_NPU0_SFU_CTRL0_POST_ACT_MODE = 246,
    INDEX_DX_M1_NPU0_SFU_CTRL0_PRE_ADD_COEFF_SEL = 247,
    INDEX_DX_M1_NPU0_SFU_CTRL0_SE_EN = 248,
    INDEX_DX_M1_NPU0_SFU_CTRL0_SE_WRITE = 249,
    INDEX_DX_M1_NPU0_SFU_CTRL0_ARG_MAX_MODE = 250,
    INDEX_DX_M1_NPU0_SFU_CTRL0_ARG_CLASS_NUM = 251,
    INDEX_DX_M1_NPU0_SFU_CTRL0_ARG_MAX_OUT_FORMAT = 252,
    INDEX_DX_M1_NPU0_SFU_CTRL1 = 253,
    INDEX_DX_M1_NPU0_SFU_CTRL1_SFU_HALF_RUN_MODE = 254,
    INDEX_DX_M1_NPU0_SFU_CTRL1_SKIP_ADD_SEL = 255,
    INDEX_DX_M1_NPU0_SFU_CTRL1_SKIP_MUL_SEL = 256,
    INDEX_DX_M1_NPU0_SFU_CTRL1_FLOAT2INT_MODE = 257,
    INDEX_DX_M1_NPU0_SFU_CTRL1_SKIP_IN_TYPE = 258,
    INDEX_DX_M1_NPU0_SFU_CTRL1_POOL_MODE = 259,
    INDEX_DX_M1_NPU0_SFU_CTRL1_RESHAPE_32BIT_MODE = 260,
    INDEX_DX_M1_NPU0_SFU_CTRL1_RESERVED0 = 261,
    INDEX_DX_M1_NPU0_SFU_POOL0 = 262,
    INDEX_DX_M1_NPU0_SFU_POOL0_POOL_WINSIZE = 263,
    INDEX_DX_M1_NPU0_SFU_CLIP_MAX = 264,
    INDEX_DX_M1_NPU0_SFU_CLIP_MAX_CLIP_MAX = 265,
    INDEX_DX_M1_NPU0_SFU_CLIP_MIN = 266,
    INDEX_DX_M1_NPU0_SFU_CLIP_MIN_CLIP_MIN = 267,
    INDEX_DX_M1_NPU0_SFU_COEFF0 = 268,
    INDEX_DX_M1_NPU0_SFU_COEFF0_SKIP_ADD_COEFF = 269,
    INDEX_DX_M1_NPU0_SFU_COEFF1 = 270,
    INDEX_DX_M1_NPU0_SFU_COEFF1_PRE_ACT_MULT_COEFF = 271,
    INDEX_DX_M1_NPU0_SFU_COEFF2 = 272,
    INDEX_DX_M1_NPU0_SFU_COEFF2_PRE_ACT_ADD_COEFF = 273,
    INDEX_DX_M1_NPU0_SFU_COEFF3 = 274,
    INDEX_DX_M1_NPU0_SFU_COEFF3_AVG_POOL_MULT_COEFF = 275,
    INDEX_DX_M1_NPU0_SFU_COEFF4 = 276,
    INDEX_DX_M1_NPU0_SFU_COEFF4_LMUL_ADD_COEFF = 277,
    INDEX_DX_M1_NPU0_SFU_COEFF5 = 278,
    INDEX_DX_M1_NPU0_SFU_COEFF5_ACT_OFFSET_VAL = 279,
    INDEX_DX_M1_NPU0_SFU_COEFF6 = 280,
    INDEX_DX_M1_NPU0_SFU_COEFF6_SKIP_SCALE = 281,
    INDEX_DX_M1_NPU0_SFU_COEFF7 = 282,
    INDEX_DX_M1_NPU0_SFU_COEFF7_LEAKY_RELU_SLOPE = 283,
    INDEX_DX_M1_NPU0_SFU_COEFF8 = 284,
    INDEX_DX_M1_NPU0_SFU_COEFF8_RELU6_CLIP_MAX = 285,
    INDEX_DX_M1_NPU0_SFU_COEFF9 = 286,
    INDEX_DX_M1_NPU0_SFU_COEFF9_PAF_BOUNDARY0 = 287,
    INDEX_DX_M1_NPU0_SFU_COEFF10 = 288,
    INDEX_DX_M1_NPU0_SFU_COEFF10_PAF_BOUNDARY1 = 289,
    INDEX_DX_M1_NPU0_SFU_COEFF11 = 290,
    INDEX_DX_M1_NPU0_SFU_COEFF11_PAF_BOUNDARY2 = 291,
    INDEX_DX_M1_NPU0_SFU_COEFF12 = 292,
    INDEX_DX_M1_NPU0_SFU_COEFF12_PAF_BOUNDARY3 = 293,
    INDEX_DX_M1_NPU0_SFU_COEFF13 = 294,
    INDEX_DX_M1_NPU0_SFU_COEFF13_PAF_BOUNDARY4 = 295,
    INDEX_DX_M1_NPU0_SFU_COEFF14 = 296,
    INDEX_DX_M1_NPU0_SFU_COEFF14_PAF_BOUNDARY5 = 297,
    INDEX_DX_M1_NPU0_SFU_COEFF15 = 298,
    INDEX_DX_M1_NPU0_SFU_COEFF15_PAF_BOUNDARY6 = 299,
    INDEX_DX_M1_NPU0_SFU_COEFF16 = 300,
    INDEX_DX_M1_NPU0_SFU_COEFF16_PAF_BOUNDARY7 = 301,
    INDEX_DX_M1_NPU0_SFU_COEFF17 = 302,
    INDEX_DX_M1_NPU0_SFU_COEFF17_PAF_BOUNDARY8 = 303,
    INDEX_DX_M1_NPU0_SFU_COEFF18 = 304,
    INDEX_DX_M1_NPU0_SFU_COEFF18_PAF_BOUNDARY9 = 305,
    INDEX_DX_M1_NPU0_SFU_COEFF19 = 306,
    INDEX_DX_M1_NPU0_SFU_COEFF19_PAF_BOUNDARY10 = 307,
    INDEX_DX_M1_NPU0_SFU_COEFF20 = 308,
    INDEX_DX_M1_NPU0_SFU_COEFF20_PAF_BOUNDARY11 = 309,
    INDEX_DX_M1_NPU0_SFU_COEFF21 = 310,
    INDEX_DX_M1_NPU0_SFU_COEFF21_PAF_BOUNDARY12 = 311,
    INDEX_DX_M1_NPU0_SFU_COEFF22 = 312,
    INDEX_DX_M1_NPU0_SFU_COEFF22_PAF_BOUNDARY13 = 313,
    INDEX_DX_M1_NPU0_SFU_COEFF23 = 314,
    INDEX_DX_M1_NPU0_SFU_COEFF23_PAF_BOUNDARY14 = 315,
    INDEX_DX_M1_NPU0_SFU_COEFF24 = 316,
    INDEX_DX_M1_NPU0_SFU_COEFF24_PAF_MULT_COEFF0 = 317,
    INDEX_DX_M1_NPU0_SFU_COEFF25 = 318,
    INDEX_DX_M1_NPU0_SFU_COEFF25_PAF_MULT_COEFF1 = 319,
    INDEX_DX_M1_NPU0_SFU_COEFF26 = 320,
    INDEX_DX_M1_NPU0_SFU_COEFF26_PAF_MULT_COEFF2 = 321,
    INDEX_DX_M1_NPU0_SFU_COEFF27 = 322,
    INDEX_DX_M1_NPU0_SFU_COEFF27_PAF_MULT_COEFF3 = 323,
    INDEX_DX_M1_NPU0_SFU_COEFF28 = 324,
    INDEX_DX_M1_NPU0_SFU_COEFF28_PAF_MULT_COEFF4 = 325,
    INDEX_DX_M1_NPU0_SFU_COEFF29 = 326,
    INDEX_DX_M1_NPU0_SFU_COEFF29_PAF_MULT_COEFF5 = 327,
    INDEX_DX_M1_NPU0_SFU_COEFF30 = 328,
    INDEX_DX_M1_NPU0_SFU_COEFF30_PAF_MULT_COEFF6 = 329,
    INDEX_DX_M1_NPU0_SFU_COEFF31 = 330,
    INDEX_DX_M1_NPU0_SFU_COEFF31_PAF_MULT_COEFF7 = 331,
    INDEX_DX_M1_NPU0_SFU_COEFF32 = 332,
    INDEX_DX_M1_NPU0_SFU_COEFF32_PAF_MULT_COEFF8 = 333,
    INDEX_DX_M1_NPU0_SFU_COEFF33 = 334,
    INDEX_DX_M1_NPU0_SFU_COEFF33_PAF_MULT_COEFF9 = 335,
    INDEX_DX_M1_NPU0_SFU_COEFF34 = 336,
    INDEX_DX_M1_NPU0_SFU_COEFF34_PAF_MULT_COEFF10 = 337,
    INDEX_DX_M1_NPU0_SFU_COEFF35 = 338,
    INDEX_DX_M1_NPU0_SFU_COEFF35_PAF_MULT_COEFF11 = 339,
    INDEX_DX_M1_NPU0_SFU_COEFF36 = 340,
    INDEX_DX_M1_NPU0_SFU_COEFF36_PAF_MULT_COEFF12 = 341,
    INDEX_DX_M1_NPU0_SFU_COEFF37 = 342,
    INDEX_DX_M1_NPU0_SFU_COEFF37_PAF_MULT_COEFF13 = 343,
    INDEX_DX_M1_NPU0_SFU_COEFF38 = 344,
    INDEX_DX_M1_NPU0_SFU_COEFF38_PAF_MULT_COEFF14 = 345,
    INDEX_DX_M1_NPU0_SFU_COEFF39 = 346,
    INDEX_DX_M1_NPU0_SFU_COEFF39_PAF_MULT_COEFF15 = 347,
    INDEX_DX_M1_NPU0_SFU_COEFF40 = 348,
    INDEX_DX_M1_NPU0_SFU_COEFF40_PAF_ADD_COEFF0 = 349,
    INDEX_DX_M1_NPU0_SFU_COEFF41 = 350,
    INDEX_DX_M1_NPU0_SFU_COEFF41_PAF_ADD_COEFF1 = 351,
    INDEX_DX_M1_NPU0_SFU_COEFF42 = 352,
    INDEX_DX_M1_NPU0_SFU_COEFF42_PAF_ADD_COEFF2 = 353,
    INDEX_DX_M1_NPU0_SFU_COEFF43 = 354,
    INDEX_DX_M1_NPU0_SFU_COEFF43_PAF_ADD_COEFF3 = 355,
    INDEX_DX_M1_NPU0_SFU_COEFF44 = 356,
    INDEX_DX_M1_NPU0_SFU_COEFF44_PAF_ADD_COEFF4 = 357,
    INDEX_DX_M1_NPU0_SFU_COEFF45 = 358,
    INDEX_DX_M1_NPU0_SFU_COEFF45_PAF_ADD_COEFF5 = 359,
    INDEX_DX_M1_NPU0_SFU_COEFF46 = 360,
    INDEX_DX_M1_NPU0_SFU_COEFF46_PAF_ADD_COEFF6 = 361,
    INDEX_DX_M1_NPU0_SFU_COEFF47 = 362,
    INDEX_DX_M1_NPU0_SFU_COEFF47_PAF_ADD_COEFF7 = 363,
    INDEX_DX_M1_NPU0_SFU_COEFF48 = 364,
    INDEX_DX_M1_NPU0_SFU_COEFF48_PAF_ADD_COEFF8 = 365,
    INDEX_DX_M1_NPU0_SFU_COEFF49 = 366,
    INDEX_DX_M1_NPU0_SFU_COEFF49_PAF_ADD_COEFF9 = 367,
    INDEX_DX_M1_NPU0_SFU_COEFF50 = 368,
    INDEX_DX_M1_NPU0_SFU_COEFF50_PAF_ADD_COEFF10 = 369,
    INDEX_DX_M1_NPU0_SFU_COEFF51 = 370,
    INDEX_DX_M1_NPU0_SFU_COEFF51_PAF_ADD_COEFF11 = 371,
    INDEX_DX_M1_NPU0_SFU_COEFF52 = 372,
    INDEX_DX_M1_NPU0_SFU_COEFF52_PAF_ADD_COEFF12 = 373,
    INDEX_DX_M1_NPU0_SFU_COEFF53 = 374,
    INDEX_DX_M1_NPU0_SFU_COEFF53_PAF_ADD_COEFF13 = 375,
    INDEX_DX_M1_NPU0_SFU_COEFF54 = 376,
    INDEX_DX_M1_NPU0_SFU_COEFF54_PAF_ADD_COEFF14 = 377,
    INDEX_DX_M1_NPU0_SFU_COEFF55 = 378,
    INDEX_DX_M1_NPU0_SFU_COEFF55_PAF_ADD_COEFF15 = 379,
    INDEX_DX_M1_NPU0_PE0_IP0 = 380,
    INDEX_DX_M1_NPU0_PE0_IP0_RESERVED0 = 381,
    INDEX_DX_M1_NPU0_PE0_IP0_PE0_FMT_CH_MODE = 382,
    INDEX_DX_M1_NPU0_PE0_IP0_PE0_RF_ADDR_GEN_MAX_NUM = 383,
    INDEX_DX_M1_NPU0_PE0_IP0_PE0_FMT_ENABLE = 384,
    INDEX_DX_M1_NPU0_PE0_IP0_PE0_IMG2COL_EN = 385,
    INDEX_DX_M1_NPU0_PE0_IP1 = 386,
    INDEX_DX_M1_NPU0_PE0_IP1_PE0_IMG2COL_WRITE_FEATURE_BASE_ADDR_0 = 387,
    INDEX_DX_M1_NPU0_PE0_IP1_PE0_IMG2COL_HEIGHT_MAX = 388,
    INDEX_DX_M1_NPU0_PE0_IP2 = 389,
    INDEX_DX_M1_NPU0_PE0_IP2_PE0_IMG2COL_WRITE_FEATURE_BASE_ADDR_2 = 390,
    INDEX_DX_M1_NPU0_PE0_IP2_PE0_IMG2COL_WRITE_FEATURE_BASE_ADDR_1 = 391,
    INDEX_DX_M1_NPU0_PE0_IP3 = 392,
    INDEX_DX_M1_NPU0_PE0_IP3_PE0_FMT_FIRST_LINE_OPT = 393,
    INDEX_DX_M1_NPU0_PE0_IP3_PE0_FMT_FIRST_VALID_NUM = 394,
    INDEX_DX_M1_NPU0_PE0_IP3_PE0_IMG2COL_WIDTH_MAX = 395,
    INDEX_DX_M1_NPU0_PE0_IP3_PE0_IMG2COL_LAST_VALID_BYTE = 396,
    INDEX_DX_M1_NPU0_PE0_IP4 = 397,
    INDEX_DX_M1_NPU0_PE0_IP4_PE0_FMT_READ_BASE_ADDR = 398,
    INDEX_DX_M1_NPU0_PE0_ADDR_GEN0 = 399,
    INDEX_DX_M1_NPU0_PE0_ADDR_GEN0_PE0_DEFAULT_F_ADDR_GEN_BASE_ADDR = 400,
    INDEX_DX_M1_NPU0_PE0_ADDR_GEN1 = 401,
    INDEX_DX_M1_NPU0_PE0_ADDR_GEN1_PE0_IMG2COL_RQST_NUM = 402,
    INDEX_DX_M1_NPU0_PE0_ADDR_GEN1_RESERVED0 = 403,
    INDEX_DX_M1_NPU0_PE0_ADDR_GEN1_PE0_DEFAULT_F_ADDR_GEN_CNT_MAX_NUM = 404,
    INDEX_DX_M1_NPU0_PE0_ADDR_GEN2 = 405,
    INDEX_DX_M1_NPU0_PE0_ADDR_GEN2_PE0_MUL_ADDR_GEN_MODE_OFFSET = 406,
    INDEX_DX_M1_NPU0_PE0_ADDR_GEN2_PE0_MUL_ADDR_GEN_MODE = 407,
    INDEX_DX_M1_NPU0_PE0_ADDR_GEN2_PE0_MUL_ADDR_GEN_MODE2_MAX_NUM = 408,
    INDEX_DX_M1_NPU0_PE0_ADDR_GEN3 = 409,
    INDEX_DX_M1_NPU0_PE0_ADDR_GEN3_PE0_ADD_ADDR_GEN_MODE_OFFSET = 410,
    INDEX_DX_M1_NPU0_PE0_ADDR_GEN3_PE0_ADD_ADDR_GEN_MODE = 411,
    INDEX_DX_M1_NPU0_PE0_ADDR_GEN3_PE0_ADD_ADDR_GEN_MODE2_MAX_NUM = 412,
    INDEX_DX_M1_NPU0_PE0_CTRL = 413,
    INDEX_DX_M1_NPU0_PE0_CTRL_PE0_CONV_TYPE = 414,
    INDEX_DX_M1_NPU0_PE0_CTRL_PE0_CONV_EN = 415,
    INDEX_DX_M1_NPU0_PE0_CTRL_RESERVED0 = 416,
    INDEX_DX_M1_NPU0_PE0_CTRL_PE0_SYSTOLIC_DEPTH = 417,
    INDEX_DX_M1_NPU0_PE0_CTRL_PE0_SYSTOLIC_EN = 418,
    INDEX_DX_M1_NPU0_PE0_CTRL_PE0_SFUIN_VALID_NUM = 419,
    INDEX_DX_M1_NPU0_PE0_CFG0 = 420,
    INDEX_DX_M1_NPU0_PE0_CFG0_PE0_LAST_CONV_NUM = 421,
    INDEX_DX_M1_NPU0_PE0_CFG0_PE0_LAST_CONV_MOD = 422,
    INDEX_DX_M1_NPU0_PE0_CFG1 = 423,
    INDEX_DX_M1_NPU0_PE0_CFG1_PE0_OFEATURE_CHANNEL = 424,
    INDEX_DX_M1_NPU0_PE0_CFG1_PE0_OFEATURE_NUMBER = 425,
    INDEX_DX_M1_NPU0_PE0_CFG2 = 426,
    INDEX_DX_M1_NPU0_PE0_CFG2_PE0_OFEATURE_WIDTH = 427,
    INDEX_DX_M1_NPU0_PE0_CFG2_PE0_OFEATURE_HEIGHT = 428,
    INDEX_DX_M1_NPU0_PE0_CFG3 = 429,
    INDEX_DX_M1_NPU0_PE0_CFG3_PE0_OFEATURE_SIZE = 430,
    INDEX_DX_M1_NPU0_PE0_CFG4 = 431,
    INDEX_DX_M1_NPU0_PE0_CFG4_PE0_FEATURE_HEIGHT = 432,
    INDEX_DX_M1_NPU0_PE0_CFG4_PE0_FEATURE_CHANNEL = 433,
    INDEX_DX_M1_NPU0_PE0_CFG5 = 434,
    INDEX_DX_M1_NPU0_PE0_CFG5_PE0_FILTER_NUMBER = 435,
    INDEX_DX_M1_NPU0_PE0_CFG5_PE0_FEATURE_WIDTH = 436,
    INDEX_DX_M1_NPU0_PE0_CFG6 = 437,
    INDEX_DX_M1_NPU0_PE0_CFG6_RESERVED0 = 438,
    INDEX_DX_M1_NPU0_PE0_CFG6_PE0_FILTER_WIDTH = 439,
    INDEX_DX_M1_NPU0_PE0_CFG6_PE0_FILTER_HEIGHT = 440,
    INDEX_DX_M1_NPU0_PE0_CFG6_PE0_FILTER_CHANNEL = 441,
    INDEX_DX_M1_NPU0_PE0_CFG7 = 442,
    INDEX_DX_M1_NPU0_PE0_CFG7_PE0_PAD_TOP_SIZE = 443,
    INDEX_DX_M1_NPU0_PE0_CFG7_PE0_PAD_BOTTOM_SIZE = 444,
    INDEX_DX_M1_NPU0_PE0_CFG7_PE0_PAD_LEFT_SIZE = 445,
    INDEX_DX_M1_NPU0_PE0_CFG7_PE0_PAD_RIGHT_SIZE = 446,
    INDEX_DX_M1_NPU0_PE0_CFG7_PE0_PAD_VALUE = 447,
    INDEX_DX_M1_NPU0_PE0_CFG8 = 448,
    INDEX_DX_M1_NPU0_PE0_CFG8_PE0_STRIDE_X = 449,
    INDEX_DX_M1_NPU0_PE0_CFG8_PE0_STRIDE_Y = 450,
    INDEX_DX_M1_NPU0_PE0_CFG8_RESERVED0 = 451,
    INDEX_DX_M1_NPU0_PE0_CFG8_PE0_CHANNEL_OFFSET = 452,
    INDEX_DX_M1_NPU0_PE0_CFG9 = 453,
    INDEX_DX_M1_NPU0_PE0_CFG9_PE0_ELEM_CHANNEL_OFFSET = 454,
    INDEX_DX_M1_NPU0_PE0_CFG9_PE0_DILATION_X = 455,
    INDEX_DX_M1_NPU0_PE0_CFG9_PE0_DILATION_Y = 456,
    INDEX_DX_M1_NPU0_PE0_CFG9_RESERVED0 = 457,
    INDEX_DX_M1_NPU0_PE0_CFG10 = 458,
    INDEX_DX_M1_NPU0_PE0_CFG10_PE0_READ_FEATURE_BASE_ADDR = 459,
    INDEX_DX_M1_NPU0_PE0_CFG11 = 460,
    INDEX_DX_M1_NPU0_PE0_CFG11_PE0_WRITE_FEATURE_BASE_ADDR = 461,
    INDEX_DX_M1_NPU0_PE0_CFG12 = 462,
    INDEX_DX_M1_NPU0_PE0_CFG12_PE0_READ_WEIGHT_BASE_ADDR = 463,
    INDEX_DX_M1_NPU0_PE0_CFG13 = 464,
    INDEX_DX_M1_NPU0_PE0_CFG13_PE0_ELEM_READ_BASE_ADDR = 465,
    INDEX_DX_M1_NPU0_PE0_CFG14 = 466,
    INDEX_DX_M1_NPU0_PE0_CFG14_PE0_MUL_ADDR_GEN_READ_BASE_ADDR = 467,
    INDEX_DX_M1_NPU0_PE0_CFG15 = 468,
    INDEX_DX_M1_NPU0_PE0_CFG15_PE0_ADD_ADDR_GEN_READ_BASE_ADDR = 469,
    INDEX_DX_M1_NPU0_PE0_CFG16 = 470,
    INDEX_DX_M1_NPU0_PE0_CFG16_PE0_SKIP_MUL_ADDR_GEN_READ_BASE_ADDR = 471,
    INDEX_DX_M1_NPU0_PE0_CFG17 = 472,
    INDEX_DX_M1_NPU0_PE0_CFG17_PE0_SKIP_ADD_ADDR_GEN_READ_BASE_ADDR = 473,
    INDEX_DX_M1_NPU0_PE0_CFG18 = 474,
    INDEX_DX_M1_NPU0_PE0_CFG18_PE0_SE_ADDR_GEN_READ_BASE_ADDR = 475,
    INDEX_DX_M1_NPU0_PE0_CFG19 = 476,
    INDEX_DX_M1_NPU0_PE0_CFG19_PE0_GENERAL_ADDR_GEN_READ_BASE_ADDR = 477,
    INDEX_DX_M1_NPU0_PE0_CFG20 = 478,
    INDEX_DX_M1_NPU0_PE0_CFG20_PE0_WF_ADDR_MODE1_LINE_SIZE = 479,
    INDEX_DX_M1_NPU0_PE0_CFG20_PE0_IMG2COL_LINE_OFFSET = 480,
    INDEX_DX_M1_NPU0_PE0_CFG20_RESERVED0 = 481,
    INDEX_DX_M1_NPU0_PE0_CFG20_PE0_WF_ADDR_GEN_MODE = 482,
    INDEX_DX_M1_NPU0_PE0_CFG21 = 483,
    INDEX_DX_M1_NPU0_PE0_CFG21_PE0_WF_ADDR_MODE1_LINE_STRIDE = 484,
    INDEX_DX_M1_NPU0_PE0_CFG22 = 485,
    INDEX_DX_M1_NPU0_PE0_CFG22_PE0_WF_ADDR_SURFACE_SIZE = 486,
    INDEX_DX_M1_NPU0_PE0_CFG23 = 487,
    INDEX_DX_M1_NPU0_PE0_CFG23_PE0_WF_WRITE_CNT = 488,
    INDEX_DX_M1_NPU0_PE0_CFG23_PE0_WF_ADDR_SURFACE_STRIDE = 489,
    INDEX_DX_M1_NPU0_PE0_CFG24 = 490,
    INDEX_DX_M1_NPU0_PE0_CFG24_PE0_WF_SRC1_BASE_ADDR = 491,
    INDEX_DX_M1_NPU0_PE0_CFG25 = 492,
    INDEX_DX_M1_NPU0_PE0_CFG25_PE0_SFU_OUT_DATA_VALID_NUM = 493,
    INDEX_DX_M1_NPU0_PE0_CFG25_RESERVED1 = 494,
    INDEX_DX_M1_NPU0_PE0_CFG25_PE0_ST_ADDR_GEN_SHIFT_LEN = 495,
    INDEX_DX_M1_NPU0_PE0_CFG25_RESERVED0 = 496,
    INDEX_DX_M1_NPU0_PE0_CFG25_PE0_ST_ACTIVE_CNT = 497,
    INDEX_DX_M1_NPU0_PE0_CFG25_PE0_ST_ACTIVE_PERIOD = 498,
    INDEX_DX_M1_NPU0_PE0_CFG26 = 499,
    INDEX_DX_M1_NPU0_PE0_CFG26_PE0_ST_ADDR_GEN_MUL = 500,
    INDEX_DX_M1_NPU0_PE0_CFG26_RESERVED0 = 501,
    INDEX_DX_M1_NPU0_PE0_VMEM_CFG0 = 502,
    INDEX_DX_M1_NPU0_PE0_VMEM_CFG0_PE0_START_NO_IN_BUFF = 503,
    INDEX_DX_M1_NPU0_PE0_VMEM_CFG0_RESERVED3 = 504,
    INDEX_DX_M1_NPU0_PE0_VMEM_CFG0_PE0_START_NO_WEIGHT_BUFF = 505,
    INDEX_DX_M1_NPU0_PE0_VMEM_CFG0_RESERVED2 = 506,
    INDEX_DX_M1_NPU0_PE0_VMEM_CFG0_PE0_START_NO_OUT_BUFF = 507,
    INDEX_DX_M1_NPU0_PE0_VMEM_CFG0_RESERVED1 = 508,
    INDEX_DX_M1_NPU0_PE0_VMEM_CFG0_PE0_START_NO_ELEM_BUFF = 509,
    INDEX_DX_M1_NPU0_PE0_VMEM_CFG0_RESERVED0 = 510,
    INDEX_DX_M1_NPU0_PE0_DMA_CTRL = 511,
    INDEX_DX_M1_NPU0_PE0_DMA_CTRL_PE0_START_OP_EN = 512,
    INDEX_DX_M1_NPU0_PE0_DMA_CTRL_PE0_DMA_CTRL_MODE = 513,
    INDEX_DX_M1_NPU0_PE0_DMA_CTRL_PE0_WEIGHT_BIT_WIDTH = 514,
    INDEX_DX_M1_NPU0_PE0_DMA_CTRL_PE0_WEIGHT_DUMMY_MODE = 515,
    INDEX_DX_M1_NPU0_PE0_DMA_CTRL_RESERVED0 = 516,
    INDEX_DX_M1_NPU0_PE0_DMA_ELEM_CFG0 = 517,
    INDEX_DX_M1_NPU0_PE0_DMA_ELEM_CFG0_PE0_RD_ELEM_SIZE = 518,
    INDEX_DX_M1_NPU0_PE0_DMA_ELEM_CFG0_PE0_RD_ELEM_TIME = 519,
    INDEX_DX_M1_NPU0_PE0_DMA_ELEM_CFG0_PE0_RD_ELEM_MODE = 520,
    INDEX_DX_M1_NPU0_PE0_DMA_ELEM_CFG0_PE0_RD_ELEM_EN = 521,
    INDEX_DX_M1_NPU0_PE0_DMA_ELEM_CFG0_RESERVED0 = 522,
    INDEX_DX_M1_NPU0_PE0_DMA_ELEM_CFG1 = 523,
    INDEX_DX_M1_NPU0_PE0_DMA_ELEM_CFG1_PE0_RD_ELEM_STRIDE = 524,
    INDEX_DX_M1_NPU0_PE0_DMA_ELEM_CFG2 = 525,
    INDEX_DX_M1_NPU0_PE0_DMA_ELEM_CFG2_PE0_RD_ELEM_BASE_ADDR = 526,
    INDEX_DX_M1_NPU0_PE0_DMA_ELEM_CFG3 = 527,
    INDEX_DX_M1_NPU0_PE0_DMA_ELEM_CFG3_PE0_WT_ELEM_BASE_ADDR = 528,
    INDEX_DX_M1_NPU0_PE0_DMA_W_CFG0 = 529,
    INDEX_DX_M1_NPU0_PE0_DMA_W_CFG0_PE0_RD_W_TIME = 530,
    INDEX_DX_M1_NPU0_PE0_DMA_W_CFG0_PE0_RD_W_MODE = 531,
    INDEX_DX_M1_NPU0_PE0_DMA_W_CFG0_PE0_RD_W_EN = 532,
    INDEX_DX_M1_NPU0_PE0_DMA_W_CFG0_RESERVED0 = 533,
    INDEX_DX_M1_NPU0_PE0_DMA_W_CFG1 = 534,
    INDEX_DX_M1_NPU0_PE0_DMA_W_CFG1_PE0_RD_W_STRIDE = 535,
    INDEX_DX_M1_NPU0_PE0_DMA_W_CFG1_PE0_RD_W_SIZE = 536,
    INDEX_DX_M1_NPU0_PE0_DMA_W_CFG2 = 537,
    INDEX_DX_M1_NPU0_PE0_DMA_W_CFG2_PE0_RD_W_BASE_ADDR = 538,
    INDEX_DX_M1_NPU0_PE0_DMA_W_CFG3 = 539,
    INDEX_DX_M1_NPU0_PE0_DMA_W_CFG3_PE0_WT_W_BASE_ADDR = 540,
    INDEX_DX_M1_NPU0_PE0_DMA_INF_CFG0 = 541,
    INDEX_DX_M1_NPU0_PE0_DMA_INF_CFG0_PE0_RD_INF_SIZE = 542,
    INDEX_DX_M1_NPU0_PE0_DMA_INF_CFG0_PE0_RD_INF_TIME = 543,
    INDEX_DX_M1_NPU0_PE0_DMA_INF_CFG0_PE0_RD_INF_MODE = 544,
    INDEX_DX_M1_NPU0_PE0_DMA_INF_CFG0_PE0_RD_INF_EN = 545,
    INDEX_DX_M1_NPU0_PE0_DMA_INF_CFG0_RESERVED0 = 546,
    INDEX_DX_M1_NPU0_PE0_DMA_INF_CFG1 = 547,
    INDEX_DX_M1_NPU0_PE0_DMA_INF_CFG1_PE0_RD_INF_STRIDE = 548,
    INDEX_DX_M1_NPU0_PE0_DMA_INF_CFG2 = 549,
    INDEX_DX_M1_NPU0_PE0_DMA_INF_CFG2_PE0_RD_INF_BASE_ADDR = 550,
    INDEX_DX_M1_NPU0_PE0_DMA_INF_CFG3 = 551,
    INDEX_DX_M1_NPU0_PE0_DMA_INF_CFG3_PE0_WT_INF_STRIDE = 552,
    INDEX_DX_M1_NPU0_PE0_DMA_INF_CFG4 = 553,
    INDEX_DX_M1_NPU0_PE0_DMA_INF_CFG4_PE0_WT_INF_BASE_ADDR = 554,
    INDEX_DX_M1_NPU0_PE0_DMA_OUTF_CFG0 = 555,
    INDEX_DX_M1_NPU0_PE0_DMA_OUTF_CFG0_PE0_WT_OUTF_SIZE = 556,
    INDEX_DX_M1_NPU0_PE0_DMA_OUTF_CFG0_PE0_WT_OUTF_TIME = 557,
    INDEX_DX_M1_NPU0_PE0_DMA_OUTF_CFG0_RESERVED1 = 558,
    INDEX_DX_M1_NPU0_PE0_DMA_OUTF_CFG0_PE0_WT_OUTF_EN = 559,
    INDEX_DX_M1_NPU0_PE0_DMA_OUTF_CFG0_RESERVED0 = 560,
    INDEX_DX_M1_NPU0_PE0_DMA_OUTF_CFG1 = 561,
    INDEX_DX_M1_NPU0_PE0_DMA_OUTF_CFG1_PE0_WT_OUTF_STRIDE = 562,
    INDEX_DX_M1_NPU0_PE0_DMA_OUTF_CFG2 = 563,
    INDEX_DX_M1_NPU0_PE0_DMA_OUTF_CFG2_PE0_WT_OUTF_BASE_ADDR = 564,
    INDEX_DX_M1_NPU0_PE0_DMA_OUTF_CFG3 = 565,
    INDEX_DX_M1_NPU0_PE0_DMA_OUTF_CFG3_PE0_RD_OUTF_STRIDE = 566,
    INDEX_DX_M1_NPU0_PE0_DMA_OUTF_CFG4 = 567,
    INDEX_DX_M1_NPU0_PE0_DMA_OUTF_CFG4_PE0_RD_OUTF_BASE_ADDR = 568,
    INDEX_DX_M1_NPU0_PE0_DMA_RF_CFG0 = 569,
    INDEX_DX_M1_NPU0_PE0_DMA_RF_CFG0_PE0_RD_ADD_SIZE = 570,
    INDEX_DX_M1_NPU0_PE0_DMA_RF_CFG0_PE0_RD_ADD_MODE = 571,
    INDEX_DX_M1_NPU0_PE0_DMA_RF_CFG0_PE0_RD_ADD_EN = 572,
    INDEX_DX_M1_NPU0_PE0_DMA_RF_CFG0_PE0_RD_MUL_SIZE = 573,
    INDEX_DX_M1_NPU0_PE0_DMA_RF_CFG0_PE0_RD_MUL_MODE = 574,
    INDEX_DX_M1_NPU0_PE0_DMA_RF_CFG0_PE0_RD_MUL_EN = 575,
    INDEX_DX_M1_NPU0_PE0_DMA_RF_CFG0_RESERVED0 = 576,
    INDEX_DX_M1_NPU0_PE0_DMA_RF_CFG1 = 577,
    INDEX_DX_M1_NPU0_PE0_DMA_RF_CFG1_PE0_RD_ADD_STRIDE = 578,
    INDEX_DX_M1_NPU0_PE0_DMA_RF_CFG1_PE0_RD_MUL_STRIDE = 579,
    INDEX_DX_M1_NPU0_PE0_DMA_RF_CFG1_PE0_RD_ADD_TIME = 580,
    INDEX_DX_M1_NPU0_PE0_DMA_RF_CFG1_PE0_RD_MUL_TIME = 581,
    INDEX_DX_M1_NPU0_PE0_DMA_RF_CFG2 = 582,
    INDEX_DX_M1_NPU0_PE0_DMA_RF_CFG2_PE0_RD_MUL_BASE_ADDR = 583,
    INDEX_DX_M1_NPU0_PE0_DMA_RF_CFG3 = 584,
    INDEX_DX_M1_NPU0_PE0_DMA_RF_CFG3_PE0_WT_MUL_BASE_ADDR = 585,
    INDEX_DX_M1_NPU0_PE0_DMA_RF_CFG4 = 586,
    INDEX_DX_M1_NPU0_PE0_DMA_RF_CFG4_PE0_RD_ADD_BASE_ADDR = 587,
    INDEX_DX_M1_NPU0_PE0_DMA_RF_CFG5 = 588,
    INDEX_DX_M1_NPU0_PE0_DMA_RF_CFG5_PE0_WT_ADD_BASE_ADDR = 589,
    INDEX_DX_M1_NPU0_PE0_DMA_RF_CFG6 = 590,
    INDEX_DX_M1_NPU0_PE0_DMA_RF_CFG6_PE0_RD_SKIP_ADD_SIZE = 591,
    INDEX_DX_M1_NPU0_PE0_DMA_RF_CFG6_PE0_RD_SKIP_ADD_MODE = 592,
    INDEX_DX_M1_NPU0_PE0_DMA_RF_CFG6_PE0_RD_SKIP_ADD_EN = 593,
    INDEX_DX_M1_NPU0_PE0_DMA_RF_CFG6_PE0_RD_SKIP_MUL_SIZE = 594,
    INDEX_DX_M1_NPU0_PE0_DMA_RF_CFG6_PE0_RD_SKIP_MUL_MODE = 595,
    INDEX_DX_M1_NPU0_PE0_DMA_RF_CFG6_PE0_RD_SKIP_MUL_EN = 596,
    INDEX_DX_M1_NPU0_PE0_DMA_RF_CFG6_RESERVED0 = 597,
    INDEX_DX_M1_NPU0_PE0_DMA_RF_CFG7 = 598,
    INDEX_DX_M1_NPU0_PE0_DMA_RF_CFG7_PE0_RD_SKIP_ADD_STRIDE = 599,
    INDEX_DX_M1_NPU0_PE0_DMA_RF_CFG7_PE0_RD_SKIP_MUL_STRIDE = 600,
    INDEX_DX_M1_NPU0_PE0_DMA_RF_CFG7_PE0_RD_SKIP_ADD_TIME = 601,
    INDEX_DX_M1_NPU0_PE0_DMA_RF_CFG7_PE0_RD_SKIP_MUL_TIME = 602,
    INDEX_DX_M1_NPU0_PE0_DMA_RF_CFG8 = 603,
    INDEX_DX_M1_NPU0_PE0_DMA_RF_CFG8_PE0_RD_SKIP_MUL_BASE_ADDR = 604,
    INDEX_DX_M1_NPU0_PE0_DMA_RF_CFG9 = 605,
    INDEX_DX_M1_NPU0_PE0_DMA_RF_CFG9_PE0_WT_SKIP_MUL_BASE_ADDR = 606,
    INDEX_DX_M1_NPU0_PE0_DMA_RF_CFG10 = 607,
    INDEX_DX_M1_NPU0_PE0_DMA_RF_CFG10_PE0_RD_SKIP_ADD_BASE_ADDR = 608,
    INDEX_DX_M1_NPU0_PE0_DMA_RF_CFG11 = 609,
    INDEX_DX_M1_NPU0_PE0_DMA_RF_CFG11_PE0_WT_SKIP_ADD_BASE_ADDR = 610,
    INDEX_DX_M1_NPU0_PE0_DMA_RF_CFG12 = 611,
    INDEX_DX_M1_NPU0_PE0_DMA_RF_CFG12_PE0_RD_GENERAL_SIZE = 612,
    INDEX_DX_M1_NPU0_PE0_DMA_RF_CFG12_PE0_RD_GENERAL_MODE = 613,
    INDEX_DX_M1_NPU0_PE0_DMA_RF_CFG12_PE0_RD_GENERAL_EN = 614,
    INDEX_DX_M1_NPU0_PE0_DMA_RF_CFG12_PE0_RD_SE_SIZE = 615,
    INDEX_DX_M1_NPU0_PE0_DMA_RF_CFG12_PE0_RD_SE_MODE = 616,
    INDEX_DX_M1_NPU0_PE0_DMA_RF_CFG12_PE0_RD_SE_EN = 617,
    INDEX_DX_M1_NPU0_PE0_DMA_RF_CFG12_RESERVED0 = 618,
    INDEX_DX_M1_NPU0_PE0_DMA_RF_CFG13 = 619,
    INDEX_DX_M1_NPU0_PE0_DMA_RF_CFG13_PE0_RD_GENERAL_STRIDE = 620,
    INDEX_DX_M1_NPU0_PE0_DMA_RF_CFG13_PE0_RD_SE_STRIDE = 621,
    INDEX_DX_M1_NPU0_PE0_DMA_RF_CFG13_PE0_RD_GENERAL_TIME = 622,
    INDEX_DX_M1_NPU0_PE0_DMA_RF_CFG13_PE0_RD_SE_TIME = 623,
    INDEX_DX_M1_NPU0_PE0_DMA_RF_CFG14 = 624,
    INDEX_DX_M1_NPU0_PE0_DMA_RF_CFG14_PE0_RD_SE_BASE_ADDR = 625,
    INDEX_DX_M1_NPU0_PE0_DMA_RF_CFG15 = 626,
    INDEX_DX_M1_NPU0_PE0_DMA_RF_CFG15_PE0_WT_SE_BASE_ADDR = 627,
    INDEX_DX_M1_NPU0_PE0_DMA_RF_CFG16 = 628,
    INDEX_DX_M1_NPU0_PE0_DMA_RF_CFG16_PE0_RD_GENERAL_BASE_ADDR = 629,
    INDEX_DX_M1_NPU0_PE0_DMA_RF_CFG17 = 630,
    INDEX_DX_M1_NPU0_PE0_DMA_RF_CFG17_PE0_WT_GENERAL_BASE_ADDR = 631,
    INDEX_DX_M1_NPU0_PE1_IP0 = 632,
    INDEX_DX_M1_NPU0_PE1_IP0_RESERVED0 = 633,
    INDEX_DX_M1_NPU0_PE1_IP0_PE1_FMT_CH_MODE = 634,
    INDEX_DX_M1_NPU0_PE1_IP0_PE1_RF_ADDR_GEN_MAX_NUM = 635,
    INDEX_DX_M1_NPU0_PE1_IP0_PE1_FMT_ENABLE = 636,
    INDEX_DX_M1_NPU0_PE1_IP0_PE1_IMG2COL_EN = 637,
    INDEX_DX_M1_NPU0_PE1_IP1 = 638,
    INDEX_DX_M1_NPU0_PE1_IP1_PE1_IMG2COL_WRITE_FEATURE_BASE_ADDR_0 = 639,
    INDEX_DX_M1_NPU0_PE1_IP1_PE1_IMG2COL_HEIGHT_MAX = 640,
    INDEX_DX_M1_NPU0_PE1_IP2 = 641,
    INDEX_DX_M1_NPU0_PE1_IP2_PE1_IMG2COL_WRITE_FEATURE_BASE_ADDR_2 = 642,
    INDEX_DX_M1_NPU0_PE1_IP2_PE1_IMG2COL_WRITE_FEATURE_BASE_ADDR_1 = 643,
    INDEX_DX_M1_NPU0_PE1_IP3 = 644,
    INDEX_DX_M1_NPU0_PE1_IP3_PE1_FMT_FIRST_LINE_OPT = 645,
    INDEX_DX_M1_NPU0_PE1_IP3_PE1_FMT_FIRST_VALID_NUM = 646,
    INDEX_DX_M1_NPU0_PE1_IP3_PE1_IMG2COL_WIDTH_MAX = 647,
    INDEX_DX_M1_NPU0_PE1_IP3_PE1_IMG2COL_LAST_VALID_BYTE = 648,
    INDEX_DX_M1_NPU0_PE1_IP4 = 649,
    INDEX_DX_M1_NPU0_PE1_IP4_PE1_FMT_READ_BASE_ADDR = 650,
    INDEX_DX_M1_NPU0_PE1_ADDR_GEN0 = 651,
    INDEX_DX_M1_NPU0_PE1_ADDR_GEN0_PE1_DEFAULT_F_ADDR_GEN_BASE_ADDR = 652,
    INDEX_DX_M1_NPU0_PE1_ADDR_GEN1 = 653,
    INDEX_DX_M1_NPU0_PE1_ADDR_GEN1_PE1_IMG2COL_RQST_NUM = 654,
    INDEX_DX_M1_NPU0_PE1_ADDR_GEN1_RESERVED0 = 655,
    INDEX_DX_M1_NPU0_PE1_ADDR_GEN1_PE1_DEFAULT_F_ADDR_GEN_CNT_MAX_NUM = 656,
    INDEX_DX_M1_NPU0_PE1_ADDR_GEN2 = 657,
    INDEX_DX_M1_NPU0_PE1_ADDR_GEN2_PE1_MUL_ADDR_GEN_MODE_OFFSET = 658,
    INDEX_DX_M1_NPU0_PE1_ADDR_GEN2_PE1_MUL_ADDR_GEN_MODE = 659,
    INDEX_DX_M1_NPU0_PE1_ADDR_GEN2_PE1_MUL_ADDR_GEN_MODE2_MAX_NUM = 660,
    INDEX_DX_M1_NPU0_PE1_ADDR_GEN3 = 661,
    INDEX_DX_M1_NPU0_PE1_ADDR_GEN3_PE1_ADD_ADDR_GEN_MODE_OFFSET = 662,
    INDEX_DX_M1_NPU0_PE1_ADDR_GEN3_PE1_ADD_ADDR_GEN_MODE = 663,
    INDEX_DX_M1_NPU0_PE1_ADDR_GEN3_PE1_ADD_ADDR_GEN_MODE2_MAX_NUM = 664,
    INDEX_DX_M1_NPU0_PE1_CTRL = 665,
    INDEX_DX_M1_NPU0_PE1_CTRL_PE1_CONV_TYPE = 666,
    INDEX_DX_M1_NPU0_PE1_CTRL_PE1_CONV_EN = 667,
    INDEX_DX_M1_NPU0_PE1_CTRL_RESERVED0 = 668,
    INDEX_DX_M1_NPU0_PE1_CTRL_PE1_SYSTOLIC_DEPTH = 669,
    INDEX_DX_M1_NPU0_PE1_CTRL_PE1_SYSTOLIC_EN = 670,
    INDEX_DX_M1_NPU0_PE1_CTRL_PE1_SFUIN_VALID_NUM = 671,
    INDEX_DX_M1_NPU0_PE1_CFG0 = 672,
    INDEX_DX_M1_NPU0_PE1_CFG0_PE1_LAST_CONV_NUM = 673,
    INDEX_DX_M1_NPU0_PE1_CFG0_PE1_LAST_CONV_MOD = 674,
    INDEX_DX_M1_NPU0_PE1_CFG1 = 675,
    INDEX_DX_M1_NPU0_PE1_CFG1_PE1_OFEATURE_CHANNEL = 676,
    INDEX_DX_M1_NPU0_PE1_CFG1_PE1_OFEATURE_NUMBER = 677,
    INDEX_DX_M1_NPU0_PE1_CFG2 = 678,
    INDEX_DX_M1_NPU0_PE1_CFG2_PE1_OFEATURE_WIDTH = 679,
    INDEX_DX_M1_NPU0_PE1_CFG2_PE1_OFEATURE_HEIGHT = 680,
    INDEX_DX_M1_NPU0_PE1_CFG3 = 681,
    INDEX_DX_M1_NPU0_PE1_CFG3_PE1_OFEATURE_SIZE = 682,
    INDEX_DX_M1_NPU0_PE1_CFG4 = 683,
    INDEX_DX_M1_NPU0_PE1_CFG4_PE1_FEATURE_HEIGHT = 684,
    INDEX_DX_M1_NPU0_PE1_CFG4_PE1_FEATURE_CHANNEL = 685,
    INDEX_DX_M1_NPU0_PE1_CFG5 = 686,
    INDEX_DX_M1_NPU0_PE1_CFG5_PE1_FILTER_NUMBER = 687,
    INDEX_DX_M1_NPU0_PE1_CFG5_PE1_FEATURE_WIDTH = 688,
    INDEX_DX_M1_NPU0_PE1_CFG6 = 689,
    INDEX_DX_M1_NPU0_PE1_CFG6_RESERVED0 = 690,
    INDEX_DX_M1_NPU0_PE1_CFG6_PE1_FILTER_WIDTH = 691,
    INDEX_DX_M1_NPU0_PE1_CFG6_PE1_FILTER_HEIGHT = 692,
    INDEX_DX_M1_NPU0_PE1_CFG6_PE1_FILTER_CHANNEL = 693,
    INDEX_DX_M1_NPU0_PE1_CFG7 = 694,
    INDEX_DX_M1_NPU0_PE1_CFG7_PE1_PAD_TOP_SIZE = 695,
    INDEX_DX_M1_NPU0_PE1_CFG7_PE1_PAD_BOTTOM_SIZE = 696,
    INDEX_DX_M1_NPU0_PE1_CFG7_PE1_PAD_LEFT_SIZE = 697,
    INDEX_DX_M1_NPU0_PE1_CFG7_PE1_PAD_RIGHT_SIZE = 698,
    INDEX_DX_M1_NPU0_PE1_CFG7_PE1_PAD_VALUE = 699,
    INDEX_DX_M1_NPU0_PE1_CFG8 = 700,
    INDEX_DX_M1_NPU0_PE1_CFG8_PE1_STRIDE_X = 701,
    INDEX_DX_M1_NPU0_PE1_CFG8_PE1_STRIDE_Y = 702,
    INDEX_DX_M1_NPU0_PE1_CFG8_RESERVED0 = 703,
    INDEX_DX_M1_NPU0_PE1_CFG8_PE1_CHANNEL_OFFSET = 704,
    INDEX_DX_M1_NPU0_PE1_CFG9 = 705,
    INDEX_DX_M1_NPU0_PE1_CFG9_PE1_ELEM_CHANNEL_OFFSET = 706,
    INDEX_DX_M1_NPU0_PE1_CFG9_PE1_DILATION_X = 707,
    INDEX_DX_M1_NPU0_PE1_CFG9_PE1_DILATION_Y = 708,
    INDEX_DX_M1_NPU0_PE1_CFG9_RESERVED0 = 709,
    INDEX_DX_M1_NPU0_PE1_CFG10 = 710,
    INDEX_DX_M1_NPU0_PE1_CFG10_PE1_READ_FEATURE_BASE_ADDR = 711,
    INDEX_DX_M1_NPU0_PE1_CFG11 = 712,
    INDEX_DX_M1_NPU0_PE1_CFG11_PE1_WRITE_FEATURE_BASE_ADDR = 713,
    INDEX_DX_M1_NPU0_PE1_CFG12 = 714,
    INDEX_DX_M1_NPU0_PE1_CFG12_PE1_READ_WEIGHT_BASE_ADDR = 715,
    INDEX_DX_M1_NPU0_PE1_CFG13 = 716,
    INDEX_DX_M1_NPU0_PE1_CFG13_PE1_ELEM_READ_BASE_ADDR = 717,
    INDEX_DX_M1_NPU0_PE1_CFG14 = 718,
    INDEX_DX_M1_NPU0_PE1_CFG14_PE1_MUL_ADDR_GEN_READ_BASE_ADDR = 719,
    INDEX_DX_M1_NPU0_PE1_CFG15 = 720,
    INDEX_DX_M1_NPU0_PE1_CFG15_PE1_ADD_ADDR_GEN_READ_BASE_ADDR = 721,
    INDEX_DX_M1_NPU0_PE1_CFG16 = 722,
    INDEX_DX_M1_NPU0_PE1_CFG16_PE1_SKIP_MUL_ADDR_GEN_READ_BASE_ADDR = 723,
    INDEX_DX_M1_NPU0_PE1_CFG17 = 724,
    INDEX_DX_M1_NPU0_PE1_CFG17_PE1_SKIP_ADD_ADDR_GEN_READ_BASE_ADDR = 725,
    INDEX_DX_M1_NPU0_PE1_CFG18 = 726,
    INDEX_DX_M1_NPU0_PE1_CFG18_PE1_SE_ADDR_GEN_READ_BASE_ADDR = 727,
    INDEX_DX_M1_NPU0_PE1_CFG19 = 728,
    INDEX_DX_M1_NPU0_PE1_CFG19_PE1_GENERAL_ADDR_GEN_READ_BASE_ADDR = 729,
    INDEX_DX_M1_NPU0_PE1_CFG20 = 730,
    INDEX_DX_M1_NPU0_PE1_CFG20_PE1_WF_ADDR_MODE1_LINE_SIZE = 731,
    INDEX_DX_M1_NPU0_PE1_CFG20_PE1_IMG2COL_LINE_OFFSET = 732,
    INDEX_DX_M1_NPU0_PE1_CFG20_RESERVED0 = 733,
    INDEX_DX_M1_NPU0_PE1_CFG20_PE1_WF_ADDR_GEN_MODE = 734,
    INDEX_DX_M1_NPU0_PE1_CFG21 = 735,
    INDEX_DX_M1_NPU0_PE1_CFG21_PE1_WF_ADDR_MODE1_LINE_STRIDE = 736,
    INDEX_DX_M1_NPU0_PE1_CFG22 = 737,
    INDEX_DX_M1_NPU0_PE1_CFG22_PE1_WF_ADDR_SURFACE_SIZE = 738,
    INDEX_DX_M1_NPU0_PE1_CFG23 = 739,
    INDEX_DX_M1_NPU0_PE1_CFG23_PE1_WF_WRITE_CNT = 740,
    INDEX_DX_M1_NPU0_PE1_CFG23_PE1_WF_ADDR_SURFACE_STRIDE = 741,
    INDEX_DX_M1_NPU0_PE1_CFG24 = 742,
    INDEX_DX_M1_NPU0_PE1_CFG24_PE1_WF_SRC1_BASE_ADDR = 743,
    INDEX_DX_M1_NPU0_PE1_CFG25 = 744,
    INDEX_DX_M1_NPU0_PE1_CFG25_PE1_SFU_OUT_DATA_VALID_NUM = 745,
    INDEX_DX_M1_NPU0_PE1_CFG25_RESERVED1 = 746,
    INDEX_DX_M1_NPU0_PE1_CFG25_PE1_ST_ADDR_GEN_SHIFT_LEN = 747,
    INDEX_DX_M1_NPU0_PE1_CFG25_RESERVED0 = 748,
    INDEX_DX_M1_NPU0_PE1_CFG25_PE1_ST_ACTIVE_CNT = 749,
    INDEX_DX_M1_NPU0_PE1_CFG25_PE1_ST_ACTIVE_PERIOD = 750,
    INDEX_DX_M1_NPU0_PE1_CFG26 = 751,
    INDEX_DX_M1_NPU0_PE1_CFG26_PE1_ST_ADDR_GEN_MUL = 752,
    INDEX_DX_M1_NPU0_PE1_CFG26_RESERVED0 = 753,
    INDEX_DX_M1_NPU0_PE1_VMEM_CFG0 = 754,
    INDEX_DX_M1_NPU0_PE1_VMEM_CFG0_PE1_START_NO_IN_BUFF = 755,
    INDEX_DX_M1_NPU0_PE1_VMEM_CFG0_RESERVED3 = 756,
    INDEX_DX_M1_NPU0_PE1_VMEM_CFG0_PE1_START_NO_WEIGHT_BUFF = 757,
    INDEX_DX_M1_NPU0_PE1_VMEM_CFG0_RESERVED2 = 758,
    INDEX_DX_M1_NPU0_PE1_VMEM_CFG0_PE1_START_NO_OUT_BUFF = 759,
    INDEX_DX_M1_NPU0_PE1_VMEM_CFG0_RESERVED1 = 760,
    INDEX_DX_M1_NPU0_PE1_VMEM_CFG0_PE1_START_NO_ELEM_BUFF = 761,
    INDEX_DX_M1_NPU0_PE1_VMEM_CFG0_RESERVED0 = 762,
    INDEX_DX_M1_NPU0_PE1_DMA_CTRL = 763,
    INDEX_DX_M1_NPU0_PE1_DMA_CTRL_PE1_START_OP_EN = 764,
    INDEX_DX_M1_NPU0_PE1_DMA_CTRL_PE1_DMA_CTRL_MODE = 765,
    INDEX_DX_M1_NPU0_PE1_DMA_CTRL_PE1_WEIGHT_BIT_WIDTH = 766,
    INDEX_DX_M1_NPU0_PE1_DMA_CTRL_PE1_WEIGHT_DUMMY_MODE = 767,
    INDEX_DX_M1_NPU0_PE1_DMA_CTRL_RESERVED0 = 768,
    INDEX_DX_M1_NPU0_PE1_DMA_ELEM_CFG0 = 769,
    INDEX_DX_M1_NPU0_PE1_DMA_ELEM_CFG0_PE1_RD_ELEM_SIZE = 770,
    INDEX_DX_M1_NPU0_PE1_DMA_ELEM_CFG0_PE1_RD_ELEM_TIME = 771,
    INDEX_DX_M1_NPU0_PE1_DMA_ELEM_CFG0_PE1_RD_ELEM_MODE = 772,
    INDEX_DX_M1_NPU0_PE1_DMA_ELEM_CFG0_PE1_RD_ELEM_EN = 773,
    INDEX_DX_M1_NPU0_PE1_DMA_ELEM_CFG0_RESERVED0 = 774,
    INDEX_DX_M1_NPU0_PE1_DMA_ELEM_CFG1 = 775,
    INDEX_DX_M1_NPU0_PE1_DMA_ELEM_CFG1_PE1_RD_ELEM_STRIDE = 776,
    INDEX_DX_M1_NPU0_PE1_DMA_ELEM_CFG2 = 777,
    INDEX_DX_M1_NPU0_PE1_DMA_ELEM_CFG2_PE1_RD_ELEM_BASE_ADDR = 778,
    INDEX_DX_M1_NPU0_PE1_DMA_ELEM_CFG3 = 779,
    INDEX_DX_M1_NPU0_PE1_DMA_ELEM_CFG3_PE1_WT_ELEM_BASE_ADDR = 780,
    INDEX_DX_M1_NPU0_PE1_DMA_W_CFG0 = 781,
    INDEX_DX_M1_NPU0_PE1_DMA_W_CFG0_PE1_RD_W_TIME = 782,
    INDEX_DX_M1_NPU0_PE1_DMA_W_CFG0_PE1_RD_W_MODE = 783,
    INDEX_DX_M1_NPU0_PE1_DMA_W_CFG0_PE1_RD_W_EN = 784,
    INDEX_DX_M1_NPU0_PE1_DMA_W_CFG0_RESERVED0 = 785,
    INDEX_DX_M1_NPU0_PE1_DMA_W_CFG1 = 786,
    INDEX_DX_M1_NPU0_PE1_DMA_W_CFG1_PE1_RD_W_STRIDE = 787,
    INDEX_DX_M1_NPU0_PE1_DMA_W_CFG1_PE1_RD_W_SIZE = 788,
    INDEX_DX_M1_NPU0_PE1_DMA_W_CFG2 = 789,
    INDEX_DX_M1_NPU0_PE1_DMA_W_CFG2_PE1_RD_W_BASE_ADDR = 790,
    INDEX_DX_M1_NPU0_PE1_DMA_W_CFG3 = 791,
    INDEX_DX_M1_NPU0_PE1_DMA_W_CFG3_PE1_WT_W_BASE_ADDR = 792,
    INDEX_DX_M1_NPU0_PE1_DMA_INF_CFG0 = 793,
    INDEX_DX_M1_NPU0_PE1_DMA_INF_CFG0_PE1_RD_INF_SIZE = 794,
    INDEX_DX_M1_NPU0_PE1_DMA_INF_CFG0_PE1_RD_INF_TIME = 795,
    INDEX_DX_M1_NPU0_PE1_DMA_INF_CFG0_PE1_RD_INF_MODE = 796,
    INDEX_DX_M1_NPU0_PE1_DMA_INF_CFG0_PE1_RD_INF_EN = 797,
    INDEX_DX_M1_NPU0_PE1_DMA_INF_CFG0_RESERVED0 = 798,
    INDEX_DX_M1_NPU0_PE1_DMA_INF_CFG1 = 799,
    INDEX_DX_M1_NPU0_PE1_DMA_INF_CFG1_PE1_RD_INF_STRIDE = 800,
    INDEX_DX_M1_NPU0_PE1_DMA_INF_CFG2 = 801,
    INDEX_DX_M1_NPU0_PE1_DMA_INF_CFG2_PE1_RD_INF_BASE_ADDR = 802,
    INDEX_DX_M1_NPU0_PE1_DMA_INF_CFG3 = 803,
    INDEX_DX_M1_NPU0_PE1_DMA_INF_CFG3_PE1_WT_INF_STRIDE = 804,
    INDEX_DX_M1_NPU0_PE1_DMA_INF_CFG4 = 805,
    INDEX_DX_M1_NPU0_PE1_DMA_INF_CFG4_PE1_WT_INF_BASE_ADDR = 806,
    INDEX_DX_M1_NPU0_PE1_DMA_OUTF_CFG0 = 807,
    INDEX_DX_M1_NPU0_PE1_DMA_OUTF_CFG0_PE1_WT_OUTF_SIZE = 808,
    INDEX_DX_M1_NPU0_PE1_DMA_OUTF_CFG0_PE1_WT_OUTF_TIME = 809,
    INDEX_DX_M1_NPU0_PE1_DMA_OUTF_CFG0_RESERVED1 = 810,
    INDEX_DX_M1_NPU0_PE1_DMA_OUTF_CFG0_PE1_WT_OUTF_EN = 811,
    INDEX_DX_M1_NPU0_PE1_DMA_OUTF_CFG0_RESERVED0 = 812,
    INDEX_DX_M1_NPU0_PE1_DMA_OUTF_CFG1 = 813,
    INDEX_DX_M1_NPU0_PE1_DMA_OUTF_CFG1_PE1_WT_OUTF_STRIDE = 814,
    INDEX_DX_M1_NPU0_PE1_DMA_OUTF_CFG2 = 815,
    INDEX_DX_M1_NPU0_PE1_DMA_OUTF_CFG2_PE1_WT_OUTF_BASE_ADDR = 816,
    INDEX_DX_M1_NPU0_PE1_DMA_OUTF_CFG3 = 817,
    INDEX_DX_M1_NPU0_PE1_DMA_OUTF_CFG3_PE1_RD_OUTF_STRIDE = 818,
    INDEX_DX_M1_NPU0_PE1_DMA_OUTF_CFG4 = 819,
    INDEX_DX_M1_NPU0_PE1_DMA_OUTF_CFG4_PE1_RD_OUTF_BASE_ADDR = 820,
  
    INDEX_DX_M1_NPU1_DATA_CFG0 = 206,
    INDEX_DX_M1_NPU1_DATA_CFG0_FEATURE_BIT_WIDTH = 207,
    INDEX_DX_M1_NPU1_DATA_CFG0_W_FEATURE_BIT_WIDTH = 208,
    INDEX_DX_M1_NPU1_DATA_CFG0_RESHAPE_SURFACE_STRIDE = 209,
    INDEX_DX_M1_NPU1_CTRL = 210,
    INDEX_DX_M1_NPU1_CTRL_RESHAPE_EN = 211,
    INDEX_DX_M1_NPU1_CTRL_WINOGRAD_EN = 212,
    INDEX_DX_M1_NPU1_CTRL_FEATURE_COMPRESS_EN = 213,
    INDEX_DX_M1_NPU1_CTRL_WEIGHT_COMPRESS_EN = 214,
    INDEX_DX_M1_NPU1_CTRL_SKIP_CONNECTION_EN = 215,
    INDEX_DX_M1_NPU1_CTRL_SKIP_CONNECTION_TYPE = 216,
    INDEX_DX_M1_NPU1_CTRL_RESIZE = 217,
    INDEX_DX_M1_NPU1_CTRL_WRITE_POOL_ONLY = 218,
    INDEX_DX_M1_NPU1_CTRL_WEIGHT_BROADCAST_MODE_EN = 219,
    INDEX_DX_M1_NPU1_CTRL_FEATURE_BROADCAST_MODE_EN = 220,
    INDEX_DX_M1_NPU1_CTRL_ACTIVE_CNT = 221,
    INDEX_DX_M1_NPU1_CTRL_ACTIVE_PERIOD = 222,
    INDEX_DX_M1_NPU1_CTRL_FEATURE_DATA_TYPE = 223,
    INDEX_DX_M1_NPU1_CTRL_INPUT_DONE = 224,
    INDEX_DX_M1_NPU1_RESHAPE0 = 225,
    INDEX_DX_M1_NPU1_RESHAPE0_RESHAPE_TOTAL_WSIZE = 226,
    INDEX_DX_M1_NPU1_RESHAPE0_RESHAPE_IN_SIZE = 227,
    INDEX_DX_M1_NPU1_RESHAPE1 = 228,
    INDEX_DX_M1_NPU1_RESHAPE1_RESHAPE_ADDR_STRIDE = 229,
    INDEX_DX_M1_NPU1_RESHAPE1_RESHAPE_ITER = 230,
    INDEX_DX_M1_NPU1_RESHAPE1_RESHAPE_LAST_WSIZE = 231,
    INDEX_DX_M1_NPU1_RESHAPE2 = 232,
    INDEX_DX_M1_NPU1_RESHAPE2_RESHAPE_READ_BASE_ADDR = 233,
    INDEX_DX_M1_NPU1_RESHAPE3 = 234,
    INDEX_DX_M1_NPU1_RESHAPE3_RESHAPE_WRITE_BASE_ADDR = 235,
    INDEX_DX_M1_NPU1_MISC = 236,
    INDEX_DX_M1_NPU1_MISC_TILE_NUM = 237,
    INDEX_DX_M1_NPU1_MISC_LAYER_NUM = 238,
    INDEX_DX_M1_NPU1_PSEUDO = 239,
    INDEX_DX_M1_NPU1_PSEUDO_PSEUDO_CNT = 240,
    INDEX_DX_M1_NPU1_SFU_CTRL0 = 241,
    INDEX_DX_M1_NPU1_SFU_CTRL0_PRE_ACT_MODE = 242,
    INDEX_DX_M1_NPU1_SFU_CTRL0_PRE_MULT_COEFF_SEL = 243,
    INDEX_DX_M1_NPU1_SFU_CTRL0_ACT_MODE = 244,
    INDEX_DX_M1_NPU1_SFU_CTRL0_ACT_INOUT_CTRL = 245,
    INDEX_DX_M1_NPU1_SFU_CTRL0_POST_ACT_MODE = 246,
    INDEX_DX_M1_NPU1_SFU_CTRL0_PRE_ADD_COEFF_SEL = 247,
    INDEX_DX_M1_NPU1_SFU_CTRL0_SE_EN = 248,
    INDEX_DX_M1_NPU1_SFU_CTRL0_SE_WRITE = 249,
    INDEX_DX_M1_NPU1_SFU_CTRL0_ARG_MAX_MODE = 250,
    INDEX_DX_M1_NPU1_SFU_CTRL0_ARG_CLASS_NUM = 251,
    INDEX_DX_M1_NPU1_SFU_CTRL0_ARG_MAX_OUT_FORMAT = 252,
    INDEX_DX_M1_NPU1_SFU_CTRL1 = 253,
    INDEX_DX_M1_NPU1_SFU_CTRL1_SFU_HALF_RUN_MODE = 254,
    INDEX_DX_M1_NPU1_SFU_CTRL1_SKIP_ADD_SEL = 255,
    INDEX_DX_M1_NPU1_SFU_CTRL1_SKIP_MUL_SEL = 256,
    INDEX_DX_M1_NPU1_SFU_CTRL1_FLOAT2INT_MODE = 257,
    INDEX_DX_M1_NPU1_SFU_CTRL1_SKIP_IN_TYPE = 258,
    INDEX_DX_M1_NPU1_SFU_CTRL1_POOL_MODE = 259,
    INDEX_DX_M1_NPU1_SFU_CTRL1_RESHAPE_32BIT_MODE = 260,
    INDEX_DX_M1_NPU1_SFU_CTRL1_RESERVED0 = 261,
    INDEX_DX_M1_NPU1_SFU_POOL0 = 262,
    INDEX_DX_M1_NPU1_SFU_POOL0_POOL_WINSIZE = 263,
    INDEX_DX_M1_NPU1_SFU_CLIP_MAX = 264,
    INDEX_DX_M1_NPU1_SFU_CLIP_MAX_CLIP_MAX = 265,
    INDEX_DX_M1_NPU1_SFU_CLIP_MIN = 266,
    INDEX_DX_M1_NPU1_SFU_CLIP_MIN_CLIP_MIN = 267,
    INDEX_DX_M1_NPU1_SFU_COEFF0 = 268,
    INDEX_DX_M1_NPU1_SFU_COEFF0_SKIP_ADD_COEFF = 269,
    INDEX_DX_M1_NPU1_SFU_COEFF1 = 270,
    INDEX_DX_M1_NPU1_SFU_COEFF1_PRE_ACT_MULT_COEFF = 271,
    INDEX_DX_M1_NPU1_SFU_COEFF2 = 272,
    INDEX_DX_M1_NPU1_SFU_COEFF2_PRE_ACT_ADD_COEFF = 273,
    INDEX_DX_M1_NPU1_SFU_COEFF3 = 274,
    INDEX_DX_M1_NPU1_SFU_COEFF3_AVG_POOL_MULT_COEFF = 275,
    INDEX_DX_M1_NPU1_SFU_COEFF4 = 276,
    INDEX_DX_M1_NPU1_SFU_COEFF4_LMUL_ADD_COEFF = 277,
    INDEX_DX_M1_NPU1_SFU_COEFF5 = 278,
    INDEX_DX_M1_NPU1_SFU_COEFF5_ACT_OFFSET_VAL = 279,
    INDEX_DX_M1_NPU1_SFU_COEFF6 = 280,
    INDEX_DX_M1_NPU1_SFU_COEFF6_SKIP_SCALE = 281,
    INDEX_DX_M1_NPU1_SFU_COEFF7 = 282,
    INDEX_DX_M1_NPU1_SFU_COEFF7_LEAKY_RELU_SLOPE = 283,
    INDEX_DX_M1_NPU1_SFU_COEFF8 = 284,
    INDEX_DX_M1_NPU1_SFU_COEFF8_RELU6_CLIP_MAX = 285,
    INDEX_DX_M1_NPU1_SFU_COEFF9 = 286,
    INDEX_DX_M1_NPU1_SFU_COEFF9_PAF_BOUNDARY0 = 287,
    INDEX_DX_M1_NPU1_SFU_COEFF10 = 288,
    INDEX_DX_M1_NPU1_SFU_COEFF10_PAF_BOUNDARY1 = 289,
    INDEX_DX_M1_NPU1_SFU_COEFF11 = 290,
    INDEX_DX_M1_NPU1_SFU_COEFF11_PAF_BOUNDARY2 = 291,
    INDEX_DX_M1_NPU1_SFU_COEFF12 = 292,
    INDEX_DX_M1_NPU1_SFU_COEFF12_PAF_BOUNDARY3 = 293,
    INDEX_DX_M1_NPU1_SFU_COEFF13 = 294,
    INDEX_DX_M1_NPU1_SFU_COEFF13_PAF_BOUNDARY4 = 295,
    INDEX_DX_M1_NPU1_SFU_COEFF14 = 296,
    INDEX_DX_M1_NPU1_SFU_COEFF14_PAF_BOUNDARY5 = 297,
    INDEX_DX_M1_NPU1_SFU_COEFF15 = 298,
    INDEX_DX_M1_NPU1_SFU_COEFF15_PAF_BOUNDARY6 = 299,
    INDEX_DX_M1_NPU1_SFU_COEFF16 = 300,
    INDEX_DX_M1_NPU1_SFU_COEFF16_PAF_BOUNDARY7 = 301,
    INDEX_DX_M1_NPU1_SFU_COEFF17 = 302,
    INDEX_DX_M1_NPU1_SFU_COEFF17_PAF_BOUNDARY8 = 303,
    INDEX_DX_M1_NPU1_SFU_COEFF18 = 304,
    INDEX_DX_M1_NPU1_SFU_COEFF18_PAF_BOUNDARY9 = 305,
    INDEX_DX_M1_NPU1_SFU_COEFF19 = 306,
    INDEX_DX_M1_NPU1_SFU_COEFF19_PAF_BOUNDARY10 = 307,
    INDEX_DX_M1_NPU1_SFU_COEFF20 = 308,
    INDEX_DX_M1_NPU1_SFU_COEFF20_PAF_BOUNDARY11 = 309,
    INDEX_DX_M1_NPU1_SFU_COEFF21 = 310,
    INDEX_DX_M1_NPU1_SFU_COEFF21_PAF_BOUNDARY12 = 311,
    INDEX_DX_M1_NPU1_SFU_COEFF22 = 312,
    INDEX_DX_M1_NPU1_SFU_COEFF22_PAF_BOUNDARY13 = 313,
    INDEX_DX_M1_NPU1_SFU_COEFF23 = 314,
    INDEX_DX_M1_NPU1_SFU_COEFF23_PAF_BOUNDARY14 = 315,
    INDEX_DX_M1_NPU1_SFU_COEFF24 = 316,
    INDEX_DX_M1_NPU1_SFU_COEFF24_PAF_MULT_COEFF0 = 317,
    INDEX_DX_M1_NPU1_SFU_COEFF25 = 318,
    INDEX_DX_M1_NPU1_SFU_COEFF25_PAF_MULT_COEFF1 = 319,
    INDEX_DX_M1_NPU1_SFU_COEFF26 = 320,
    INDEX_DX_M1_NPU1_SFU_COEFF26_PAF_MULT_COEFF2 = 321,
    INDEX_DX_M1_NPU1_SFU_COEFF27 = 322,
    INDEX_DX_M1_NPU1_SFU_COEFF27_PAF_MULT_COEFF3 = 323,
    INDEX_DX_M1_NPU1_SFU_COEFF28 = 324,
    INDEX_DX_M1_NPU1_SFU_COEFF28_PAF_MULT_COEFF4 = 325,
    INDEX_DX_M1_NPU1_SFU_COEFF29 = 326,
    INDEX_DX_M1_NPU1_SFU_COEFF29_PAF_MULT_COEFF5 = 327,
    INDEX_DX_M1_NPU1_SFU_COEFF30 = 328,
    INDEX_DX_M1_NPU1_SFU_COEFF30_PAF_MULT_COEFF6 = 329,
    INDEX_DX_M1_NPU1_SFU_COEFF31 = 330,
    INDEX_DX_M1_NPU1_SFU_COEFF31_PAF_MULT_COEFF7 = 331,
    INDEX_DX_M1_NPU1_SFU_COEFF32 = 332,
    INDEX_DX_M1_NPU1_SFU_COEFF32_PAF_MULT_COEFF8 = 333,
    INDEX_DX_M1_NPU1_SFU_COEFF33 = 334,
    INDEX_DX_M1_NPU1_SFU_COEFF33_PAF_MULT_COEFF9 = 335,
    INDEX_DX_M1_NPU1_SFU_COEFF34 = 336,
    INDEX_DX_M1_NPU1_SFU_COEFF34_PAF_MULT_COEFF10 = 337,
    INDEX_DX_M1_NPU1_SFU_COEFF35 = 338,
    INDEX_DX_M1_NPU1_SFU_COEFF35_PAF_MULT_COEFF11 = 339,
    INDEX_DX_M1_NPU1_SFU_COEFF36 = 340,
    INDEX_DX_M1_NPU1_SFU_COEFF36_PAF_MULT_COEFF12 = 341,
    INDEX_DX_M1_NPU1_SFU_COEFF37 = 342,
    INDEX_DX_M1_NPU1_SFU_COEFF37_PAF_MULT_COEFF13 = 343,
    INDEX_DX_M1_NPU1_SFU_COEFF38 = 344,
    INDEX_DX_M1_NPU1_SFU_COEFF38_PAF_MULT_COEFF14 = 345,
    INDEX_DX_M1_NPU1_SFU_COEFF39 = 346,
    INDEX_DX_M1_NPU1_SFU_COEFF39_PAF_MULT_COEFF15 = 347,
    INDEX_DX_M1_NPU1_SFU_COEFF40 = 348,
    INDEX_DX_M1_NPU1_SFU_COEFF40_PAF_ADD_COEFF0 = 349,
    INDEX_DX_M1_NPU1_SFU_COEFF41 = 350,
    INDEX_DX_M1_NPU1_SFU_COEFF41_PAF_ADD_COEFF1 = 351,
    INDEX_DX_M1_NPU1_SFU_COEFF42 = 352,
    INDEX_DX_M1_NPU1_SFU_COEFF42_PAF_ADD_COEFF2 = 353,
    INDEX_DX_M1_NPU1_SFU_COEFF43 = 354,
    INDEX_DX_M1_NPU1_SFU_COEFF43_PAF_ADD_COEFF3 = 355,
    INDEX_DX_M1_NPU1_SFU_COEFF44 = 356,
    INDEX_DX_M1_NPU1_SFU_COEFF44_PAF_ADD_COEFF4 = 357,
    INDEX_DX_M1_NPU1_SFU_COEFF45 = 358,
    INDEX_DX_M1_NPU1_SFU_COEFF45_PAF_ADD_COEFF5 = 359,
    INDEX_DX_M1_NPU1_SFU_COEFF46 = 360,
    INDEX_DX_M1_NPU1_SFU_COEFF46_PAF_ADD_COEFF6 = 361,
    INDEX_DX_M1_NPU1_SFU_COEFF47 = 362,
    INDEX_DX_M1_NPU1_SFU_COEFF47_PAF_ADD_COEFF7 = 363,
    INDEX_DX_M1_NPU1_SFU_COEFF48 = 364,
    INDEX_DX_M1_NPU1_SFU_COEFF48_PAF_ADD_COEFF8 = 365,
    INDEX_DX_M1_NPU1_SFU_COEFF49 = 366,
    INDEX_DX_M1_NPU1_SFU_COEFF49_PAF_ADD_COEFF9 = 367,
    INDEX_DX_M1_NPU1_SFU_COEFF50 = 368,
    INDEX_DX_M1_NPU1_SFU_COEFF50_PAF_ADD_COEFF10 = 369,
    INDEX_DX_M1_NPU1_SFU_COEFF51 = 370,
    INDEX_DX_M1_NPU1_SFU_COEFF51_PAF_ADD_COEFF11 = 371,
    INDEX_DX_M1_NPU1_SFU_COEFF52 = 372,
    INDEX_DX_M1_NPU1_SFU_COEFF52_PAF_ADD_COEFF12 = 373,
    INDEX_DX_M1_NPU1_SFU_COEFF53 = 374,
    INDEX_DX_M1_NPU1_SFU_COEFF53_PAF_ADD_COEFF13 = 375,
    INDEX_DX_M1_NPU1_SFU_COEFF54 = 376,
    INDEX_DX_M1_NPU1_SFU_COEFF54_PAF_ADD_COEFF14 = 377,
    INDEX_DX_M1_NPU1_SFU_COEFF55 = 378,
    INDEX_DX_M1_NPU1_SFU_COEFF55_PAF_ADD_COEFF15 = 379,
    INDEX_DX_M1_NPU1_PE0_IP0 = 380,
    INDEX_DX_M1_NPU1_PE0_IP0_RESERVED0 = 381,
    INDEX_DX_M1_NPU1_PE0_IP0_PE0_FMT_CH_MODE = 382,
    INDEX_DX_M1_NPU1_PE0_IP0_PE0_RF_ADDR_GEN_MAX_NUM = 383,
    INDEX_DX_M1_NPU1_PE0_IP0_PE0_FMT_ENABLE = 384,
    INDEX_DX_M1_NPU1_PE0_IP0_PE0_IMG2COL_EN = 385,
    INDEX_DX_M1_NPU1_PE0_IP1 = 386,
    INDEX_DX_M1_NPU1_PE0_IP1_PE0_IMG2COL_WRITE_FEATURE_BASE_ADDR_0 = 387,
    INDEX_DX_M1_NPU1_PE0_IP1_PE0_IMG2COL_HEIGHT_MAX = 388,
    INDEX_DX_M1_NPU1_PE0_IP2 = 389,
    INDEX_DX_M1_NPU1_PE0_IP2_PE0_IMG2COL_WRITE_FEATURE_BASE_ADDR_2 = 390,
    INDEX_DX_M1_NPU1_PE0_IP2_PE0_IMG2COL_WRITE_FEATURE_BASE_ADDR_1 = 391,
    INDEX_DX_M1_NPU1_PE0_IP3 = 392,
    INDEX_DX_M1_NPU1_PE0_IP3_PE0_FMT_FIRST_LINE_OPT = 393,
    INDEX_DX_M1_NPU1_PE0_IP3_PE0_FMT_FIRST_VALID_NUM = 394,
    INDEX_DX_M1_NPU1_PE0_IP3_PE0_IMG2COL_WIDTH_MAX = 395,
    INDEX_DX_M1_NPU1_PE0_IP3_PE0_IMG2COL_LAST_VALID_BYTE = 396,
    INDEX_DX_M1_NPU1_PE0_IP4 = 397,
    INDEX_DX_M1_NPU1_PE0_IP4_PE0_FMT_READ_BASE_ADDR = 398,
    INDEX_DX_M1_NPU1_PE0_ADDR_GEN0 = 399,
    INDEX_DX_M1_NPU1_PE0_ADDR_GEN0_PE0_DEFAULT_F_ADDR_GEN_BASE_ADDR = 400,
    INDEX_DX_M1_NPU1_PE0_ADDR_GEN1 = 401,
    INDEX_DX_M1_NPU1_PE0_ADDR_GEN1_PE0_IMG2COL_RQST_NUM = 402,
    INDEX_DX_M1_NPU1_PE0_ADDR_GEN1_RESERVED0 = 403,
    INDEX_DX_M1_NPU1_PE0_ADDR_GEN1_PE0_DEFAULT_F_ADDR_GEN_CNT_MAX_NUM = 404,
    INDEX_DX_M1_NPU1_PE0_ADDR_GEN2 = 405,
    INDEX_DX_M1_NPU1_PE0_ADDR_GEN2_PE0_MUL_ADDR_GEN_MODE_OFFSET = 406,
    INDEX_DX_M1_NPU1_PE0_ADDR_GEN2_PE0_MUL_ADDR_GEN_MODE = 407,
    INDEX_DX_M1_NPU1_PE0_ADDR_GEN2_PE0_MUL_ADDR_GEN_MODE2_MAX_NUM = 408,
    INDEX_DX_M1_NPU1_PE0_ADDR_GEN3 = 409,
    INDEX_DX_M1_NPU1_PE0_ADDR_GEN3_PE0_ADD_ADDR_GEN_MODE_OFFSET = 410,
    INDEX_DX_M1_NPU1_PE0_ADDR_GEN3_PE0_ADD_ADDR_GEN_MODE = 411,
    INDEX_DX_M1_NPU1_PE0_ADDR_GEN3_PE0_ADD_ADDR_GEN_MODE2_MAX_NUM = 412,
    INDEX_DX_M1_NPU1_PE0_CTRL = 413,
    INDEX_DX_M1_NPU1_PE0_CTRL_PE0_CONV_TYPE = 414,
    INDEX_DX_M1_NPU1_PE0_CTRL_PE0_CONV_EN = 415,
    INDEX_DX_M1_NPU1_PE0_CTRL_RESERVED0 = 416,
    INDEX_DX_M1_NPU1_PE0_CTRL_PE0_SYSTOLIC_DEPTH = 417,
    INDEX_DX_M1_NPU1_PE0_CTRL_PE0_SYSTOLIC_EN = 418,
    INDEX_DX_M1_NPU1_PE0_CTRL_PE0_SFUIN_VALID_NUM = 419,
    INDEX_DX_M1_NPU1_PE0_CFG0 = 420,
    INDEX_DX_M1_NPU1_PE0_CFG0_PE0_LAST_CONV_NUM = 421,
    INDEX_DX_M1_NPU1_PE0_CFG0_PE0_LAST_CONV_MOD = 422,
    INDEX_DX_M1_NPU1_PE0_CFG1 = 423,
    INDEX_DX_M1_NPU1_PE0_CFG1_PE0_OFEATURE_CHANNEL = 424,
    INDEX_DX_M1_NPU1_PE0_CFG1_PE0_OFEATURE_NUMBER = 425,
    INDEX_DX_M1_NPU1_PE0_CFG2 = 426,
    INDEX_DX_M1_NPU1_PE0_CFG2_PE0_OFEATURE_WIDTH = 427,
    INDEX_DX_M1_NPU1_PE0_CFG2_PE0_OFEATURE_HEIGHT = 428,
    INDEX_DX_M1_NPU1_PE0_CFG3 = 429,
    INDEX_DX_M1_NPU1_PE0_CFG3_PE0_OFEATURE_SIZE = 430,
    INDEX_DX_M1_NPU1_PE0_CFG4 = 431,
    INDEX_DX_M1_NPU1_PE0_CFG4_PE0_FEATURE_HEIGHT = 432,
    INDEX_DX_M1_NPU1_PE0_CFG4_PE0_FEATURE_CHANNEL = 433,
    INDEX_DX_M1_NPU1_PE0_CFG5 = 434,
    INDEX_DX_M1_NPU1_PE0_CFG5_PE0_FILTER_NUMBER = 435,
    INDEX_DX_M1_NPU1_PE0_CFG5_PE0_FEATURE_WIDTH = 436,
    INDEX_DX_M1_NPU1_PE0_CFG6 = 437,
    INDEX_DX_M1_NPU1_PE0_CFG6_RESERVED0 = 438,
    INDEX_DX_M1_NPU1_PE0_CFG6_PE0_FILTER_WIDTH = 439,
    INDEX_DX_M1_NPU1_PE0_CFG6_PE0_FILTER_HEIGHT = 440,
    INDEX_DX_M1_NPU1_PE0_CFG6_PE0_FILTER_CHANNEL = 441,
    INDEX_DX_M1_NPU1_PE0_CFG7 = 442,
    INDEX_DX_M1_NPU1_PE0_CFG7_PE0_PAD_TOP_SIZE = 443,
    INDEX_DX_M1_NPU1_PE0_CFG7_PE0_PAD_BOTTOM_SIZE = 444,
    INDEX_DX_M1_NPU1_PE0_CFG7_PE0_PAD_LEFT_SIZE = 445,
    INDEX_DX_M1_NPU1_PE0_CFG7_PE0_PAD_RIGHT_SIZE = 446,
    INDEX_DX_M1_NPU1_PE0_CFG7_PE0_PAD_VALUE = 447,
    INDEX_DX_M1_NPU1_PE0_CFG8 = 448,
    INDEX_DX_M1_NPU1_PE0_CFG8_PE0_STRIDE_X = 449,
    INDEX_DX_M1_NPU1_PE0_CFG8_PE0_STRIDE_Y = 450,
    INDEX_DX_M1_NPU1_PE0_CFG8_RESERVED0 = 451,
    INDEX_DX_M1_NPU1_PE0_CFG8_PE0_CHANNEL_OFFSET = 452,
    INDEX_DX_M1_NPU1_PE0_CFG9 = 453,
    INDEX_DX_M1_NPU1_PE0_CFG9_PE0_ELEM_CHANNEL_OFFSET = 454,
    INDEX_DX_M1_NPU1_PE0_CFG9_PE0_DILATION_X = 455,
    INDEX_DX_M1_NPU1_PE0_CFG9_PE0_DILATION_Y = 456,
    INDEX_DX_M1_NPU1_PE0_CFG9_RESERVED0 = 457,
    INDEX_DX_M1_NPU1_PE0_CFG10 = 458,
    INDEX_DX_M1_NPU1_PE0_CFG10_PE0_READ_FEATURE_BASE_ADDR = 459,
    INDEX_DX_M1_NPU1_PE0_CFG11 = 460,
    INDEX_DX_M1_NPU1_PE0_CFG11_PE0_WRITE_FEATURE_BASE_ADDR = 461,
    INDEX_DX_M1_NPU1_PE0_CFG12 = 462,
    INDEX_DX_M1_NPU1_PE0_CFG12_PE0_READ_WEIGHT_BASE_ADDR = 463,
    INDEX_DX_M1_NPU1_PE0_CFG13 = 464,
    INDEX_DX_M1_NPU1_PE0_CFG13_PE0_ELEM_READ_BASE_ADDR = 465,
    INDEX_DX_M1_NPU1_PE0_CFG14 = 466,
    INDEX_DX_M1_NPU1_PE0_CFG14_PE0_MUL_ADDR_GEN_READ_BASE_ADDR = 467,
    INDEX_DX_M1_NPU1_PE0_CFG15 = 468,
    INDEX_DX_M1_NPU1_PE0_CFG15_PE0_ADD_ADDR_GEN_READ_BASE_ADDR = 469,
    INDEX_DX_M1_NPU1_PE0_CFG16 = 470,
    INDEX_DX_M1_NPU1_PE0_CFG16_PE0_SKIP_MUL_ADDR_GEN_READ_BASE_ADDR = 471,
    INDEX_DX_M1_NPU1_PE0_CFG17 = 472,
    INDEX_DX_M1_NPU1_PE0_CFG17_PE0_SKIP_ADD_ADDR_GEN_READ_BASE_ADDR = 473,
    INDEX_DX_M1_NPU1_PE0_CFG18 = 474,
    INDEX_DX_M1_NPU1_PE0_CFG18_PE0_SE_ADDR_GEN_READ_BASE_ADDR = 475,
    INDEX_DX_M1_NPU1_PE0_CFG19 = 476,
    INDEX_DX_M1_NPU1_PE0_CFG19_PE0_GENERAL_ADDR_GEN_READ_BASE_ADDR = 477,
    INDEX_DX_M1_NPU1_PE0_CFG20 = 478,
    INDEX_DX_M1_NPU1_PE0_CFG20_PE0_WF_ADDR_MODE1_LINE_SIZE = 479,
    INDEX_DX_M1_NPU1_PE0_CFG20_PE0_IMG2COL_LINE_OFFSET = 480,
    INDEX_DX_M1_NPU1_PE0_CFG20_RESERVED0 = 481,
    INDEX_DX_M1_NPU1_PE0_CFG20_PE0_WF_ADDR_GEN_MODE = 482,
    INDEX_DX_M1_NPU1_PE0_CFG21 = 483,
    INDEX_DX_M1_NPU1_PE0_CFG21_PE0_WF_ADDR_MODE1_LINE_STRIDE = 484,
    INDEX_DX_M1_NPU1_PE0_CFG22 = 485,
    INDEX_DX_M1_NPU1_PE0_CFG22_PE0_WF_ADDR_SURFACE_SIZE = 486,
    INDEX_DX_M1_NPU1_PE0_CFG23 = 487,
    INDEX_DX_M1_NPU1_PE0_CFG23_PE0_WF_WRITE_CNT = 488,
    INDEX_DX_M1_NPU1_PE0_CFG23_PE0_WF_ADDR_SURFACE_STRIDE = 489,
    INDEX_DX_M1_NPU1_PE0_CFG24 = 490,
    INDEX_DX_M1_NPU1_PE0_CFG24_PE0_WF_SRC1_BASE_ADDR = 491,
    INDEX_DX_M1_NPU1_PE0_CFG25 = 492,
    INDEX_DX_M1_NPU1_PE0_CFG25_PE0_SFU_OUT_DATA_VALID_NUM = 493,
    INDEX_DX_M1_NPU1_PE0_CFG25_RESERVED1 = 494,
    INDEX_DX_M1_NPU1_PE0_CFG25_PE0_ST_ADDR_GEN_SHIFT_LEN = 495,
    INDEX_DX_M1_NPU1_PE0_CFG25_RESERVED0 = 496,
    INDEX_DX_M1_NPU1_PE0_CFG25_PE0_ST_ACTIVE_CNT = 497,
    INDEX_DX_M1_NPU1_PE0_CFG25_PE0_ST_ACTIVE_PERIOD = 498,
    INDEX_DX_M1_NPU1_PE0_CFG26 = 499,
    INDEX_DX_M1_NPU1_PE0_CFG26_PE0_ST_ADDR_GEN_MUL = 500,
    INDEX_DX_M1_NPU1_PE0_CFG26_RESERVED0 = 501,
    INDEX_DX_M1_NPU1_PE0_VMEM_CFG0 = 502,
    INDEX_DX_M1_NPU1_PE0_VMEM_CFG0_PE0_START_NO_IN_BUFF = 503,
    INDEX_DX_M1_NPU1_PE0_VMEM_CFG0_RESERVED3 = 504,
    INDEX_DX_M1_NPU1_PE0_VMEM_CFG0_PE0_START_NO_WEIGHT_BUFF = 505,
    INDEX_DX_M1_NPU1_PE0_VMEM_CFG0_RESERVED2 = 506,
    INDEX_DX_M1_NPU1_PE0_VMEM_CFG0_PE0_START_NO_OUT_BUFF = 507,
    INDEX_DX_M1_NPU1_PE0_VMEM_CFG0_RESERVED1 = 508,
    INDEX_DX_M1_NPU1_PE0_VMEM_CFG0_PE0_START_NO_ELEM_BUFF = 509,
    INDEX_DX_M1_NPU1_PE0_VMEM_CFG0_RESERVED0 = 510,
    INDEX_DX_M1_NPU1_PE0_DMA_CTRL = 511,
    INDEX_DX_M1_NPU1_PE0_DMA_CTRL_PE0_START_OP_EN = 512,
    INDEX_DX_M1_NPU1_PE0_DMA_CTRL_PE0_DMA_CTRL_MODE = 513,
    INDEX_DX_M1_NPU1_PE0_DMA_CTRL_PE0_WEIGHT_BIT_WIDTH = 514,
    INDEX_DX_M1_NPU1_PE0_DMA_CTRL_PE0_WEIGHT_DUMMY_MODE = 515,
    INDEX_DX_M1_NPU1_PE0_DMA_CTRL_RESERVED0 = 516,
    INDEX_DX_M1_NPU1_PE0_DMA_ELEM_CFG0 = 517,
    INDEX_DX_M1_NPU1_PE0_DMA_ELEM_CFG0_PE0_RD_ELEM_SIZE = 518,
    INDEX_DX_M1_NPU1_PE0_DMA_ELEM_CFG0_PE0_RD_ELEM_TIME = 519,
    INDEX_DX_M1_NPU1_PE0_DMA_ELEM_CFG0_PE0_RD_ELEM_MODE = 520,
    INDEX_DX_M1_NPU1_PE0_DMA_ELEM_CFG0_PE0_RD_ELEM_EN = 521,
    INDEX_DX_M1_NPU1_PE0_DMA_ELEM_CFG0_RESERVED0 = 522,
    INDEX_DX_M1_NPU1_PE0_DMA_ELEM_CFG1 = 523,
    INDEX_DX_M1_NPU1_PE0_DMA_ELEM_CFG1_PE0_RD_ELEM_STRIDE = 524,
    INDEX_DX_M1_NPU1_PE0_DMA_ELEM_CFG2 = 525,
    INDEX_DX_M1_NPU1_PE0_DMA_ELEM_CFG2_PE0_RD_ELEM_BASE_ADDR = 526,
    INDEX_DX_M1_NPU1_PE0_DMA_ELEM_CFG3 = 527,
    INDEX_DX_M1_NPU1_PE0_DMA_ELEM_CFG3_PE0_WT_ELEM_BASE_ADDR = 528,
    INDEX_DX_M1_NPU1_PE0_DMA_W_CFG0 = 529,
    INDEX_DX_M1_NPU1_PE0_DMA_W_CFG0_PE0_RD_W_TIME = 530,
    INDEX_DX_M1_NPU1_PE0_DMA_W_CFG0_PE0_RD_W_MODE = 531,
    INDEX_DX_M1_NPU1_PE0_DMA_W_CFG0_PE0_RD_W_EN = 532,
    INDEX_DX_M1_NPU1_PE0_DMA_W_CFG0_RESERVED0 = 533,
    INDEX_DX_M1_NPU1_PE0_DMA_W_CFG1 = 534,
    INDEX_DX_M1_NPU1_PE0_DMA_W_CFG1_PE0_RD_W_STRIDE = 535,
    INDEX_DX_M1_NPU1_PE0_DMA_W_CFG1_PE0_RD_W_SIZE = 536,
    INDEX_DX_M1_NPU1_PE0_DMA_W_CFG2 = 537,
    INDEX_DX_M1_NPU1_PE0_DMA_W_CFG2_PE0_RD_W_BASE_ADDR = 538,
    INDEX_DX_M1_NPU1_PE0_DMA_W_CFG3 = 539,
    INDEX_DX_M1_NPU1_PE0_DMA_W_CFG3_PE0_WT_W_BASE_ADDR = 540,
    INDEX_DX_M1_NPU1_PE0_DMA_INF_CFG0 = 541,
    INDEX_DX_M1_NPU1_PE0_DMA_INF_CFG0_PE0_RD_INF_SIZE = 542,
    INDEX_DX_M1_NPU1_PE0_DMA_INF_CFG0_PE0_RD_INF_TIME = 543,
    INDEX_DX_M1_NPU1_PE0_DMA_INF_CFG0_PE0_RD_INF_MODE = 544,
    INDEX_DX_M1_NPU1_PE0_DMA_INF_CFG0_PE0_RD_INF_EN = 545,
    INDEX_DX_M1_NPU1_PE0_DMA_INF_CFG0_RESERVED0 = 546,
    INDEX_DX_M1_NPU1_PE0_DMA_INF_CFG1 = 547,
    INDEX_DX_M1_NPU1_PE0_DMA_INF_CFG1_PE0_RD_INF_STRIDE = 548,
    INDEX_DX_M1_NPU1_PE0_DMA_INF_CFG2 = 549,
    INDEX_DX_M1_NPU1_PE0_DMA_INF_CFG2_PE0_RD_INF_BASE_ADDR = 550,
    INDEX_DX_M1_NPU1_PE0_DMA_INF_CFG3 = 551,
    INDEX_DX_M1_NPU1_PE0_DMA_INF_CFG3_PE0_WT_INF_STRIDE = 552,
    INDEX_DX_M1_NPU1_PE0_DMA_INF_CFG4 = 553,
    INDEX_DX_M1_NPU1_PE0_DMA_INF_CFG4_PE0_WT_INF_BASE_ADDR = 554,
    INDEX_DX_M1_NPU1_PE0_DMA_OUTF_CFG0 = 555,
    INDEX_DX_M1_NPU1_PE0_DMA_OUTF_CFG0_PE0_WT_OUTF_SIZE = 556,
    INDEX_DX_M1_NPU1_PE0_DMA_OUTF_CFG0_PE0_WT_OUTF_TIME = 557,
    INDEX_DX_M1_NPU1_PE0_DMA_OUTF_CFG0_RESERVED1 = 558,
    INDEX_DX_M1_NPU1_PE0_DMA_OUTF_CFG0_PE0_WT_OUTF_EN = 559,
    INDEX_DX_M1_NPU1_PE0_DMA_OUTF_CFG0_RESERVED0 = 560,
    INDEX_DX_M1_NPU1_PE0_DMA_OUTF_CFG1 = 561,
    INDEX_DX_M1_NPU1_PE0_DMA_OUTF_CFG1_PE0_WT_OUTF_STRIDE = 562,
    INDEX_DX_M1_NPU1_PE0_DMA_OUTF_CFG2 = 563,
    INDEX_DX_M1_NPU1_PE0_DMA_OUTF_CFG2_PE0_WT_OUTF_BASE_ADDR = 564,
    INDEX_DX_M1_NPU1_PE0_DMA_OUTF_CFG3 = 565,
    INDEX_DX_M1_NPU1_PE0_DMA_OUTF_CFG3_PE0_RD_OUTF_STRIDE = 566,
    INDEX_DX_M1_NPU1_PE0_DMA_OUTF_CFG4 = 567,
    INDEX_DX_M1_NPU1_PE0_DMA_OUTF_CFG4_PE0_RD_OUTF_BASE_ADDR = 568,
    INDEX_DX_M1_NPU1_PE0_DMA_RF_CFG0 = 569,
    INDEX_DX_M1_NPU1_PE0_DMA_RF_CFG0_PE0_RD_ADD_SIZE = 570,
    INDEX_DX_M1_NPU1_PE0_DMA_RF_CFG0_PE0_RD_ADD_MODE = 571,
    INDEX_DX_M1_NPU1_PE0_DMA_RF_CFG0_PE0_RD_ADD_EN = 572,
    INDEX_DX_M1_NPU1_PE0_DMA_RF_CFG0_PE0_RD_MUL_SIZE = 573,
    INDEX_DX_M1_NPU1_PE0_DMA_RF_CFG0_PE0_RD_MUL_MODE = 574,
    INDEX_DX_M1_NPU1_PE0_DMA_RF_CFG0_PE0_RD_MUL_EN = 575,
    INDEX_DX_M1_NPU1_PE0_DMA_RF_CFG0_RESERVED0 = 576,
    INDEX_DX_M1_NPU1_PE0_DMA_RF_CFG1 = 577,
    INDEX_DX_M1_NPU1_PE0_DMA_RF_CFG1_PE0_RD_ADD_STRIDE = 578,
    INDEX_DX_M1_NPU1_PE0_DMA_RF_CFG1_PE0_RD_MUL_STRIDE = 579,
    INDEX_DX_M1_NPU1_PE0_DMA_RF_CFG1_PE0_RD_ADD_TIME = 580,
    INDEX_DX_M1_NPU1_PE0_DMA_RF_CFG1_PE0_RD_MUL_TIME = 581,
    INDEX_DX_M1_NPU1_PE0_DMA_RF_CFG2 = 582,
    INDEX_DX_M1_NPU1_PE0_DMA_RF_CFG2_PE0_RD_MUL_BASE_ADDR = 583,
    INDEX_DX_M1_NPU1_PE0_DMA_RF_CFG3 = 584,
    INDEX_DX_M1_NPU1_PE0_DMA_RF_CFG3_PE0_WT_MUL_BASE_ADDR = 585,
    INDEX_DX_M1_NPU1_PE0_DMA_RF_CFG4 = 586,
    INDEX_DX_M1_NPU1_PE0_DMA_RF_CFG4_PE0_RD_ADD_BASE_ADDR = 587,
    INDEX_DX_M1_NPU1_PE0_DMA_RF_CFG5 = 588,
    INDEX_DX_M1_NPU1_PE0_DMA_RF_CFG5_PE0_WT_ADD_BASE_ADDR = 589,
    INDEX_DX_M1_NPU1_PE0_DMA_RF_CFG6 = 590,
    INDEX_DX_M1_NPU1_PE0_DMA_RF_CFG6_PE0_RD_SKIP_ADD_SIZE = 591,
    INDEX_DX_M1_NPU1_PE0_DMA_RF_CFG6_PE0_RD_SKIP_ADD_MODE = 592,
    INDEX_DX_M1_NPU1_PE0_DMA_RF_CFG6_PE0_RD_SKIP_ADD_EN = 593,
    INDEX_DX_M1_NPU1_PE0_DMA_RF_CFG6_PE0_RD_SKIP_MUL_SIZE = 594,
    INDEX_DX_M1_NPU1_PE0_DMA_RF_CFG6_PE0_RD_SKIP_MUL_MODE = 595,
    INDEX_DX_M1_NPU1_PE0_DMA_RF_CFG6_PE0_RD_SKIP_MUL_EN = 596,
    INDEX_DX_M1_NPU1_PE0_DMA_RF_CFG6_RESERVED0 = 597,
    INDEX_DX_M1_NPU1_PE0_DMA_RF_CFG7 = 598,
    INDEX_DX_M1_NPU1_PE0_DMA_RF_CFG7_PE0_RD_SKIP_ADD_STRIDE = 599,
    INDEX_DX_M1_NPU1_PE0_DMA_RF_CFG7_PE0_RD_SKIP_MUL_STRIDE = 600,
    INDEX_DX_M1_NPU1_PE0_DMA_RF_CFG7_PE0_RD_SKIP_ADD_TIME = 601,
    INDEX_DX_M1_NPU1_PE0_DMA_RF_CFG7_PE0_RD_SKIP_MUL_TIME = 602,
    INDEX_DX_M1_NPU1_PE0_DMA_RF_CFG8 = 603,
    INDEX_DX_M1_NPU1_PE0_DMA_RF_CFG8_PE0_RD_SKIP_MUL_BASE_ADDR = 604,
    INDEX_DX_M1_NPU1_PE0_DMA_RF_CFG9 = 605,
    INDEX_DX_M1_NPU1_PE0_DMA_RF_CFG9_PE0_WT_SKIP_MUL_BASE_ADDR = 606,
    INDEX_DX_M1_NPU1_PE0_DMA_RF_CFG10 = 607,
    INDEX_DX_M1_NPU1_PE0_DMA_RF_CFG10_PE0_RD_SKIP_ADD_BASE_ADDR = 608,
    INDEX_DX_M1_NPU1_PE0_DMA_RF_CFG11 = 609,
    INDEX_DX_M1_NPU1_PE0_DMA_RF_CFG11_PE0_WT_SKIP_ADD_BASE_ADDR = 610,
    INDEX_DX_M1_NPU1_PE0_DMA_RF_CFG12 = 611,
    INDEX_DX_M1_NPU1_PE0_DMA_RF_CFG12_PE0_RD_GENERAL_SIZE = 612,
    INDEX_DX_M1_NPU1_PE0_DMA_RF_CFG12_PE0_RD_GENERAL_MODE = 613,
    INDEX_DX_M1_NPU1_PE0_DMA_RF_CFG12_PE0_RD_GENERAL_EN = 614,
    INDEX_DX_M1_NPU1_PE0_DMA_RF_CFG12_PE0_RD_SE_SIZE = 615,
    INDEX_DX_M1_NPU1_PE0_DMA_RF_CFG12_PE0_RD_SE_MODE = 616,
    INDEX_DX_M1_NPU1_PE0_DMA_RF_CFG12_PE0_RD_SE_EN = 617,
    INDEX_DX_M1_NPU1_PE0_DMA_RF_CFG12_RESERVED0 = 618,
    INDEX_DX_M1_NPU1_PE0_DMA_RF_CFG13 = 619,
    INDEX_DX_M1_NPU1_PE0_DMA_RF_CFG13_PE0_RD_GENERAL_STRIDE = 620,
    INDEX_DX_M1_NPU1_PE0_DMA_RF_CFG13_PE0_RD_SE_STRIDE = 621,
    INDEX_DX_M1_NPU1_PE0_DMA_RF_CFG13_PE0_RD_GENERAL_TIME = 622,
    INDEX_DX_M1_NPU1_PE0_DMA_RF_CFG13_PE0_RD_SE_TIME = 623,
    INDEX_DX_M1_NPU1_PE0_DMA_RF_CFG14 = 624,
    INDEX_DX_M1_NPU1_PE0_DMA_RF_CFG14_PE0_RD_SE_BASE_ADDR = 625,
    INDEX_DX_M1_NPU1_PE0_DMA_RF_CFG15 = 626,
    INDEX_DX_M1_NPU1_PE0_DMA_RF_CFG15_PE0_WT_SE_BASE_ADDR = 627,
    INDEX_DX_M1_NPU1_PE0_DMA_RF_CFG16 = 628,
    INDEX_DX_M1_NPU1_PE0_DMA_RF_CFG16_PE0_RD_GENERAL_BASE_ADDR = 629,
    INDEX_DX_M1_NPU1_PE0_DMA_RF_CFG17 = 630,
    INDEX_DX_M1_NPU1_PE0_DMA_RF_CFG17_PE0_WT_GENERAL_BASE_ADDR = 631,
    INDEX_DX_M1_NPU1_PE1_IP0 = 632,
    INDEX_DX_M1_NPU1_PE1_IP0_RESERVED0 = 633,
    INDEX_DX_M1_NPU1_PE1_IP0_PE1_FMT_CH_MODE = 634,
    INDEX_DX_M1_NPU1_PE1_IP0_PE1_RF_ADDR_GEN_MAX_NUM = 635,
    INDEX_DX_M1_NPU1_PE1_IP0_PE1_FMT_ENABLE = 636,
    INDEX_DX_M1_NPU1_PE1_IP0_PE1_IMG2COL_EN = 637,
    INDEX_DX_M1_NPU1_PE1_IP1 = 638,
    INDEX_DX_M1_NPU1_PE1_IP1_PE1_IMG2COL_WRITE_FEATURE_BASE_ADDR_0 = 639,
    INDEX_DX_M1_NPU1_PE1_IP1_PE1_IMG2COL_HEIGHT_MAX = 640,
    INDEX_DX_M1_NPU1_PE1_IP2 = 641,
    INDEX_DX_M1_NPU1_PE1_IP2_PE1_IMG2COL_WRITE_FEATURE_BASE_ADDR_2 = 642,
    INDEX_DX_M1_NPU1_PE1_IP2_PE1_IMG2COL_WRITE_FEATURE_BASE_ADDR_1 = 643,
    INDEX_DX_M1_NPU1_PE1_IP3 = 644,
    INDEX_DX_M1_NPU1_PE1_IP3_PE1_FMT_FIRST_LINE_OPT = 645,
    INDEX_DX_M1_NPU1_PE1_IP3_PE1_FMT_FIRST_VALID_NUM = 646,
    INDEX_DX_M1_NPU1_PE1_IP3_PE1_IMG2COL_WIDTH_MAX = 647,
    INDEX_DX_M1_NPU1_PE1_IP3_PE1_IMG2COL_LAST_VALID_BYTE = 648,
    INDEX_DX_M1_NPU1_PE1_IP4 = 649,
    INDEX_DX_M1_NPU1_PE1_IP4_PE1_FMT_READ_BASE_ADDR = 650,
    INDEX_DX_M1_NPU1_PE1_ADDR_GEN0 = 651,
    INDEX_DX_M1_NPU1_PE1_ADDR_GEN0_PE1_DEFAULT_F_ADDR_GEN_BASE_ADDR = 652,
    INDEX_DX_M1_NPU1_PE1_ADDR_GEN1 = 653,
    INDEX_DX_M1_NPU1_PE1_ADDR_GEN1_PE1_IMG2COL_RQST_NUM = 654,
    INDEX_DX_M1_NPU1_PE1_ADDR_GEN1_RESERVED0 = 655,
    INDEX_DX_M1_NPU1_PE1_ADDR_GEN1_PE1_DEFAULT_F_ADDR_GEN_CNT_MAX_NUM = 656,
    INDEX_DX_M1_NPU1_PE1_ADDR_GEN2 = 657,
    INDEX_DX_M1_NPU1_PE1_ADDR_GEN2_PE1_MUL_ADDR_GEN_MODE_OFFSET = 658,
    INDEX_DX_M1_NPU1_PE1_ADDR_GEN2_PE1_MUL_ADDR_GEN_MODE = 659,
    INDEX_DX_M1_NPU1_PE1_ADDR_GEN2_PE1_MUL_ADDR_GEN_MODE2_MAX_NUM = 660,
    INDEX_DX_M1_NPU1_PE1_ADDR_GEN3 = 661,
    INDEX_DX_M1_NPU1_PE1_ADDR_GEN3_PE1_ADD_ADDR_GEN_MODE_OFFSET = 662,
    INDEX_DX_M1_NPU1_PE1_ADDR_GEN3_PE1_ADD_ADDR_GEN_MODE = 663,
    INDEX_DX_M1_NPU1_PE1_ADDR_GEN3_PE1_ADD_ADDR_GEN_MODE2_MAX_NUM = 664,
    INDEX_DX_M1_NPU1_PE1_CTRL = 665,
    INDEX_DX_M1_NPU1_PE1_CTRL_PE1_CONV_TYPE = 666,
    INDEX_DX_M1_NPU1_PE1_CTRL_PE1_CONV_EN = 667,
    INDEX_DX_M1_NPU1_PE1_CTRL_RESERVED0 = 668,
    INDEX_DX_M1_NPU1_PE1_CTRL_PE1_SYSTOLIC_DEPTH = 669,
    INDEX_DX_M1_NPU1_PE1_CTRL_PE1_SYSTOLIC_EN = 670,
    INDEX_DX_M1_NPU1_PE1_CTRL_PE1_SFUIN_VALID_NUM = 671,
    INDEX_DX_M1_NPU1_PE1_CFG0 = 672,
    INDEX_DX_M1_NPU1_PE1_CFG0_PE1_LAST_CONV_NUM = 673,
    INDEX_DX_M1_NPU1_PE1_CFG0_PE1_LAST_CONV_MOD = 674,
    INDEX_DX_M1_NPU1_PE1_CFG1 = 675,
    INDEX_DX_M1_NPU1_PE1_CFG1_PE1_OFEATURE_CHANNEL = 676,
    INDEX_DX_M1_NPU1_PE1_CFG1_PE1_OFEATURE_NUMBER = 677,
    INDEX_DX_M1_NPU1_PE1_CFG2 = 678,
    INDEX_DX_M1_NPU1_PE1_CFG2_PE1_OFEATURE_WIDTH = 679,
    INDEX_DX_M1_NPU1_PE1_CFG2_PE1_OFEATURE_HEIGHT = 680,
    INDEX_DX_M1_NPU1_PE1_CFG3 = 681,
    INDEX_DX_M1_NPU1_PE1_CFG3_PE1_OFEATURE_SIZE = 682,
    INDEX_DX_M1_NPU1_PE1_CFG4 = 683,
    INDEX_DX_M1_NPU1_PE1_CFG4_PE1_FEATURE_HEIGHT = 684,
    INDEX_DX_M1_NPU1_PE1_CFG4_PE1_FEATURE_CHANNEL = 685,
    INDEX_DX_M1_NPU1_PE1_CFG5 = 686,
    INDEX_DX_M1_NPU1_PE1_CFG5_PE1_FILTER_NUMBER = 687,
    INDEX_DX_M1_NPU1_PE1_CFG5_PE1_FEATURE_WIDTH = 688,
    INDEX_DX_M1_NPU1_PE1_CFG6 = 689,
    INDEX_DX_M1_NPU1_PE1_CFG6_RESERVED0 = 690,
    INDEX_DX_M1_NPU1_PE1_CFG6_PE1_FILTER_WIDTH = 691,
    INDEX_DX_M1_NPU1_PE1_CFG6_PE1_FILTER_HEIGHT = 692,
    INDEX_DX_M1_NPU1_PE1_CFG6_PE1_FILTER_CHANNEL = 693,
    INDEX_DX_M1_NPU1_PE1_CFG7 = 694,
    INDEX_DX_M1_NPU1_PE1_CFG7_PE1_PAD_TOP_SIZE = 695,
    INDEX_DX_M1_NPU1_PE1_CFG7_PE1_PAD_BOTTOM_SIZE = 696,
    INDEX_DX_M1_NPU1_PE1_CFG7_PE1_PAD_LEFT_SIZE = 697,
    INDEX_DX_M1_NPU1_PE1_CFG7_PE1_PAD_RIGHT_SIZE = 698,
    INDEX_DX_M1_NPU1_PE1_CFG7_PE1_PAD_VALUE = 699,
    INDEX_DX_M1_NPU1_PE1_CFG8 = 700,
    INDEX_DX_M1_NPU1_PE1_CFG8_PE1_STRIDE_X = 701,
    INDEX_DX_M1_NPU1_PE1_CFG8_PE1_STRIDE_Y = 702,
    INDEX_DX_M1_NPU1_PE1_CFG8_RESERVED0 = 703,
    INDEX_DX_M1_NPU1_PE1_CFG8_PE1_CHANNEL_OFFSET = 704,
    INDEX_DX_M1_NPU1_PE1_CFG9 = 705,
    INDEX_DX_M1_NPU1_PE1_CFG9_PE1_ELEM_CHANNEL_OFFSET = 706,
    INDEX_DX_M1_NPU1_PE1_CFG9_PE1_DILATION_X = 707,
    INDEX_DX_M1_NPU1_PE1_CFG9_PE1_DILATION_Y = 708,
    INDEX_DX_M1_NPU1_PE1_CFG9_RESERVED0 = 709,
    INDEX_DX_M1_NPU1_PE1_CFG10 = 710,
    INDEX_DX_M1_NPU1_PE1_CFG10_PE1_READ_FEATURE_BASE_ADDR = 711,
    INDEX_DX_M1_NPU1_PE1_CFG11 = 712,
    INDEX_DX_M1_NPU1_PE1_CFG11_PE1_WRITE_FEATURE_BASE_ADDR = 713,
    INDEX_DX_M1_NPU1_PE1_CFG12 = 714,
    INDEX_DX_M1_NPU1_PE1_CFG12_PE1_READ_WEIGHT_BASE_ADDR = 715,
    INDEX_DX_M1_NPU1_PE1_CFG13 = 716,
    INDEX_DX_M1_NPU1_PE1_CFG13_PE1_ELEM_READ_BASE_ADDR = 717,
    INDEX_DX_M1_NPU1_PE1_CFG14 = 718,
    INDEX_DX_M1_NPU1_PE1_CFG14_PE1_MUL_ADDR_GEN_READ_BASE_ADDR = 719,
    INDEX_DX_M1_NPU1_PE1_CFG15 = 720,
    INDEX_DX_M1_NPU1_PE1_CFG15_PE1_ADD_ADDR_GEN_READ_BASE_ADDR = 721,
    INDEX_DX_M1_NPU1_PE1_CFG16 = 722,
    INDEX_DX_M1_NPU1_PE1_CFG16_PE1_SKIP_MUL_ADDR_GEN_READ_BASE_ADDR = 723,
    INDEX_DX_M1_NPU1_PE1_CFG17 = 724,
    INDEX_DX_M1_NPU1_PE1_CFG17_PE1_SKIP_ADD_ADDR_GEN_READ_BASE_ADDR = 725,
    INDEX_DX_M1_NPU1_PE1_CFG18 = 726,
    INDEX_DX_M1_NPU1_PE1_CFG18_PE1_SE_ADDR_GEN_READ_BASE_ADDR = 727,
    INDEX_DX_M1_NPU1_PE1_CFG19 = 728,
    INDEX_DX_M1_NPU1_PE1_CFG19_PE1_GENERAL_ADDR_GEN_READ_BASE_ADDR = 729,
    INDEX_DX_M1_NPU1_PE1_CFG20 = 730,
    INDEX_DX_M1_NPU1_PE1_CFG20_PE1_WF_ADDR_MODE1_LINE_SIZE = 731,
    INDEX_DX_M1_NPU1_PE1_CFG20_PE1_IMG2COL_LINE_OFFSET = 732,
    INDEX_DX_M1_NPU1_PE1_CFG20_RESERVED0 = 733,
    INDEX_DX_M1_NPU1_PE1_CFG20_PE1_WF_ADDR_GEN_MODE = 734,
    INDEX_DX_M1_NPU1_PE1_CFG21 = 735,
    INDEX_DX_M1_NPU1_PE1_CFG21_PE1_WF_ADDR_MODE1_LINE_STRIDE = 736,
    INDEX_DX_M1_NPU1_PE1_CFG22 = 737,
    INDEX_DX_M1_NPU1_PE1_CFG22_PE1_WF_ADDR_SURFACE_SIZE = 738,
    INDEX_DX_M1_NPU1_PE1_CFG23 = 739,
    INDEX_DX_M1_NPU1_PE1_CFG23_PE1_WF_WRITE_CNT = 740,
    INDEX_DX_M1_NPU1_PE1_CFG23_PE1_WF_ADDR_SURFACE_STRIDE = 741,
    INDEX_DX_M1_NPU1_PE1_CFG24 = 742,
    INDEX_DX_M1_NPU1_PE1_CFG24_PE1_WF_SRC1_BASE_ADDR = 743,
    INDEX_DX_M1_NPU1_PE1_CFG25 = 744,
    INDEX_DX_M1_NPU1_PE1_CFG25_PE1_SFU_OUT_DATA_VALID_NUM = 745,
    INDEX_DX_M1_NPU1_PE1_CFG25_RESERVED1 = 746,
    INDEX_DX_M1_NPU1_PE1_CFG25_PE1_ST_ADDR_GEN_SHIFT_LEN = 747,
    INDEX_DX_M1_NPU1_PE1_CFG25_RESERVED0 = 748,
    INDEX_DX_M1_NPU1_PE1_CFG25_PE1_ST_ACTIVE_CNT = 749,
    INDEX_DX_M1_NPU1_PE1_CFG25_PE1_ST_ACTIVE_PERIOD = 750,
    INDEX_DX_M1_NPU1_PE1_CFG26 = 751,
    INDEX_DX_M1_NPU1_PE1_CFG26_PE1_ST_ADDR_GEN_MUL = 752,
    INDEX_DX_M1_NPU1_PE1_CFG26_RESERVED0 = 753,
    INDEX_DX_M1_NPU1_PE1_VMEM_CFG0 = 754,
    INDEX_DX_M1_NPU1_PE1_VMEM_CFG0_PE1_START_NO_IN_BUFF = 755,
    INDEX_DX_M1_NPU1_PE1_VMEM_CFG0_RESERVED3 = 756,
    INDEX_DX_M1_NPU1_PE1_VMEM_CFG0_PE1_START_NO_WEIGHT_BUFF = 757,
    INDEX_DX_M1_NPU1_PE1_VMEM_CFG0_RESERVED2 = 758,
    INDEX_DX_M1_NPU1_PE1_VMEM_CFG0_PE1_START_NO_OUT_BUFF = 759,
    INDEX_DX_M1_NPU1_PE1_VMEM_CFG0_RESERVED1 = 760,
    INDEX_DX_M1_NPU1_PE1_VMEM_CFG0_PE1_START_NO_ELEM_BUFF = 761,
    INDEX_DX_M1_NPU1_PE1_VMEM_CFG0_RESERVED0 = 762,
    INDEX_DX_M1_NPU1_PE1_DMA_CTRL = 763,
    INDEX_DX_M1_NPU1_PE1_DMA_CTRL_PE1_START_OP_EN = 764,
    INDEX_DX_M1_NPU1_PE1_DMA_CTRL_PE1_DMA_CTRL_MODE = 765,
    INDEX_DX_M1_NPU1_PE1_DMA_CTRL_PE1_WEIGHT_BIT_WIDTH = 766,
    INDEX_DX_M1_NPU1_PE1_DMA_CTRL_PE1_WEIGHT_DUMMY_MODE = 767,
    INDEX_DX_M1_NPU1_PE1_DMA_CTRL_RESERVED0 = 768,
    INDEX_DX_M1_NPU1_PE1_DMA_ELEM_CFG0 = 769,
    INDEX_DX_M1_NPU1_PE1_DMA_ELEM_CFG0_PE1_RD_ELEM_SIZE = 770,
    INDEX_DX_M1_NPU1_PE1_DMA_ELEM_CFG0_PE1_RD_ELEM_TIME = 771,
    INDEX_DX_M1_NPU1_PE1_DMA_ELEM_CFG0_PE1_RD_ELEM_MODE = 772,
    INDEX_DX_M1_NPU1_PE1_DMA_ELEM_CFG0_PE1_RD_ELEM_EN = 773,
    INDEX_DX_M1_NPU1_PE1_DMA_ELEM_CFG0_RESERVED0 = 774,
    INDEX_DX_M1_NPU1_PE1_DMA_ELEM_CFG1 = 775,
    INDEX_DX_M1_NPU1_PE1_DMA_ELEM_CFG1_PE1_RD_ELEM_STRIDE = 776,
    INDEX_DX_M1_NPU1_PE1_DMA_ELEM_CFG2 = 777,
    INDEX_DX_M1_NPU1_PE1_DMA_ELEM_CFG2_PE1_RD_ELEM_BASE_ADDR = 778,
    INDEX_DX_M1_NPU1_PE1_DMA_ELEM_CFG3 = 779,
    INDEX_DX_M1_NPU1_PE1_DMA_ELEM_CFG3_PE1_WT_ELEM_BASE_ADDR = 780,
    INDEX_DX_M1_NPU1_PE1_DMA_W_CFG0 = 781,
    INDEX_DX_M1_NPU1_PE1_DMA_W_CFG0_PE1_RD_W_TIME = 782,
    INDEX_DX_M1_NPU1_PE1_DMA_W_CFG0_PE1_RD_W_MODE = 783,
    INDEX_DX_M1_NPU1_PE1_DMA_W_CFG0_PE1_RD_W_EN = 784,
    INDEX_DX_M1_NPU1_PE1_DMA_W_CFG0_RESERVED0 = 785,
    INDEX_DX_M1_NPU1_PE1_DMA_W_CFG1 = 786,
    INDEX_DX_M1_NPU1_PE1_DMA_W_CFG1_PE1_RD_W_STRIDE = 787,
    INDEX_DX_M1_NPU1_PE1_DMA_W_CFG1_PE1_RD_W_SIZE = 788,
    INDEX_DX_M1_NPU1_PE1_DMA_W_CFG2 = 789,
    INDEX_DX_M1_NPU1_PE1_DMA_W_CFG2_PE1_RD_W_BASE_ADDR = 790,
    INDEX_DX_M1_NPU1_PE1_DMA_W_CFG3 = 791,
    INDEX_DX_M1_NPU1_PE1_DMA_W_CFG3_PE1_WT_W_BASE_ADDR = 792,
    INDEX_DX_M1_NPU1_PE1_DMA_INF_CFG0 = 793,
    INDEX_DX_M1_NPU1_PE1_DMA_INF_CFG0_PE1_RD_INF_SIZE = 794,
    INDEX_DX_M1_NPU1_PE1_DMA_INF_CFG0_PE1_RD_INF_TIME = 795,
    INDEX_DX_M1_NPU1_PE1_DMA_INF_CFG0_PE1_RD_INF_MODE = 796,
    INDEX_DX_M1_NPU1_PE1_DMA_INF_CFG0_PE1_RD_INF_EN = 797,
    INDEX_DX_M1_NPU1_PE1_DMA_INF_CFG0_RESERVED0 = 798,
    INDEX_DX_M1_NPU1_PE1_DMA_INF_CFG1 = 799,
    INDEX_DX_M1_NPU1_PE1_DMA_INF_CFG1_PE1_RD_INF_STRIDE = 800,
    INDEX_DX_M1_NPU1_PE1_DMA_INF_CFG2 = 801,
    INDEX_DX_M1_NPU1_PE1_DMA_INF_CFG2_PE1_RD_INF_BASE_ADDR = 802,
    INDEX_DX_M1_NPU1_PE1_DMA_INF_CFG3 = 803,
    INDEX_DX_M1_NPU1_PE1_DMA_INF_CFG3_PE1_WT_INF_STRIDE = 804,
    INDEX_DX_M1_NPU1_PE1_DMA_INF_CFG4 = 805,
    INDEX_DX_M1_NPU1_PE1_DMA_INF_CFG4_PE1_WT_INF_BASE_ADDR = 806,
    INDEX_DX_M1_NPU1_PE1_DMA_OUTF_CFG0 = 807,
    INDEX_DX_M1_NPU1_PE1_DMA_OUTF_CFG0_PE1_WT_OUTF_SIZE = 808,
    INDEX_DX_M1_NPU1_PE1_DMA_OUTF_CFG0_PE1_WT_OUTF_TIME = 809,
    INDEX_DX_M1_NPU1_PE1_DMA_OUTF_CFG0_RESERVED1 = 810,
    INDEX_DX_M1_NPU1_PE1_DMA_OUTF_CFG0_PE1_WT_OUTF_EN = 811,
    INDEX_DX_M1_NPU1_PE1_DMA_OUTF_CFG0_RESERVED0 = 812,
    INDEX_DX_M1_NPU1_PE1_DMA_OUTF_CFG1 = 813,
    INDEX_DX_M1_NPU1_PE1_DMA_OUTF_CFG1_PE1_WT_OUTF_STRIDE = 814,
    INDEX_DX_M1_NPU1_PE1_DMA_OUTF_CFG2 = 815,
    INDEX_DX_M1_NPU1_PE1_DMA_OUTF_CFG2_PE1_WT_OUTF_BASE_ADDR = 816,
    INDEX_DX_M1_NPU1_PE1_DMA_OUTF_CFG3 = 817,
    INDEX_DX_M1_NPU1_PE1_DMA_OUTF_CFG3_PE1_RD_OUTF_STRIDE = 818,
    INDEX_DX_M1_NPU1_PE1_DMA_OUTF_CFG4 = 819,
    INDEX_DX_M1_NPU1_PE1_DMA_OUTF_CFG4_PE1_RD_OUTF_BASE_ADDR = 820,
    INDEX_DX_M1_NPU1_PE2_IP0 = 821,
    INDEX_DX_M1_NPU1_PE2_IP0_RESERVED0 = 822,
    INDEX_DX_M1_NPU1_PE2_IP0_PE2_FMT_CH_MODE = 823,
    INDEX_DX_M1_NPU1_PE2_IP0_PE2_RF_ADDR_GEN_MAX_NUM = 824,
    INDEX_DX_M1_NPU1_PE2_IP0_PE2_FMT_ENABLE = 825,
    INDEX_DX_M1_NPU1_PE2_IP0_PE2_IMG2COL_EN = 826,
    INDEX_DX_M1_NPU1_PE2_IP1 = 827,
    INDEX_DX_M1_NPU1_PE2_IP1_PE2_IMG2COL_WRITE_FEATURE_BASE_ADDR_0 = 828,
    INDEX_DX_M1_NPU1_PE2_IP1_PE2_IMG2COL_HEIGHT_MAX = 829,
    INDEX_DX_M1_NPU1_PE2_IP2 = 830,
    INDEX_DX_M1_NPU1_PE2_IP2_PE2_IMG2COL_WRITE_FEATURE_BASE_ADDR_2 = 831,
    INDEX_DX_M1_NPU1_PE2_IP2_PE2_IMG2COL_WRITE_FEATURE_BASE_ADDR_1 = 832,
    INDEX_DX_M1_NPU1_PE2_IP3 = 833,
    INDEX_DX_M1_NPU1_PE2_IP3_PE2_FMT_FIRST_LINE_OPT = 834,
    INDEX_DX_M1_NPU1_PE2_IP3_PE2_FMT_FIRST_VALID_NUM = 835,
    INDEX_DX_M1_NPU1_PE2_IP3_PE2_IMG2COL_WIDTH_MAX = 836,
    INDEX_DX_M1_NPU1_PE2_IP3_PE2_IMG2COL_LAST_VALID_BYTE = 837,
    INDEX_DX_M1_NPU1_PE2_IP4 = 838,
    INDEX_DX_M1_NPU1_PE2_IP4_PE2_FMT_READ_BASE_ADDR = 839,
    INDEX_DX_M1_NPU1_PE2_ADDR_GEN0 = 840,
    INDEX_DX_M1_NPU1_PE2_ADDR_GEN0_PE2_DEFAULT_F_ADDR_GEN_BASE_ADDR = 841,
    INDEX_DX_M1_NPU1_PE2_ADDR_GEN1 = 842,
    INDEX_DX_M1_NPU1_PE2_ADDR_GEN1_PE2_IMG2COL_RQST_NUM = 843,
    INDEX_DX_M1_NPU1_PE2_ADDR_GEN1_RESERVED0 = 844,
    INDEX_DX_M1_NPU1_PE2_ADDR_GEN1_PE2_DEFAULT_F_ADDR_GEN_CNT_MAX_NUM = 845,
    INDEX_DX_M1_NPU1_PE2_ADDR_GEN2 = 846,
    INDEX_DX_M1_NPU1_PE2_ADDR_GEN2_PE2_MUL_ADDR_GEN_MODE_OFFSET = 847,
    INDEX_DX_M1_NPU1_PE2_ADDR_GEN2_PE2_MUL_ADDR_GEN_MODE = 848,
    INDEX_DX_M1_NPU1_PE2_ADDR_GEN2_PE2_MUL_ADDR_GEN_MODE2_MAX_NUM = 849,
    INDEX_DX_M1_NPU1_PE2_ADDR_GEN3 = 850,
    INDEX_DX_M1_NPU1_PE2_ADDR_GEN3_PE2_ADD_ADDR_GEN_MODE_OFFSET = 851,
    INDEX_DX_M1_NPU1_PE2_ADDR_GEN3_PE2_ADD_ADDR_GEN_MODE = 852,
    INDEX_DX_M1_NPU1_PE2_ADDR_GEN3_PE2_ADD_ADDR_GEN_MODE2_MAX_NUM = 853,
    INDEX_DX_M1_NPU1_PE2_CTRL = 854,
    INDEX_DX_M1_NPU1_PE2_CTRL_PE2_CONV_TYPE = 855,
    INDEX_DX_M1_NPU1_PE2_CTRL_PE2_CONV_EN = 856,
    INDEX_DX_M1_NPU1_PE2_CTRL_RESERVED0 = 857,
    INDEX_DX_M1_NPU1_PE2_CTRL_PE2_SYSTOLIC_DEPTH = 858,
    INDEX_DX_M1_NPU1_PE2_CTRL_PE2_SYSTOLIC_EN = 859,
    INDEX_DX_M1_NPU1_PE2_CTRL_PE2_SFUIN_VALID_NUM = 860,
    INDEX_DX_M1_NPU1_PE2_CFG0 = 861,
    INDEX_DX_M1_NPU1_PE2_CFG0_PE2_LAST_CONV_NUM = 862,
    INDEX_DX_M1_NPU1_PE2_CFG0_PE2_LAST_CONV_MOD = 863,
    INDEX_DX_M1_NPU1_PE2_CFG1 = 864,
    INDEX_DX_M1_NPU1_PE2_CFG1_PE2_OFEATURE_CHANNEL = 865,
    INDEX_DX_M1_NPU1_PE2_CFG1_PE2_OFEATURE_NUMBER = 866,
    INDEX_DX_M1_NPU1_PE2_CFG2 = 867,
    INDEX_DX_M1_NPU1_PE2_CFG2_PE2_OFEATURE_WIDTH = 868,
    INDEX_DX_M1_NPU1_PE2_CFG2_PE2_OFEATURE_HEIGHT = 869,
    INDEX_DX_M1_NPU1_PE2_CFG3 = 870,
    INDEX_DX_M1_NPU1_PE2_CFG3_PE2_OFEATURE_SIZE = 871,
    INDEX_DX_M1_NPU1_PE2_CFG4 = 872,
    INDEX_DX_M1_NPU1_PE2_CFG4_PE2_FEATURE_HEIGHT = 873,
    INDEX_DX_M1_NPU1_PE2_CFG4_PE2_FEATURE_CHANNEL = 874,
    INDEX_DX_M1_NPU1_PE2_CFG5 = 875,
    INDEX_DX_M1_NPU1_PE2_CFG5_PE2_FILTER_NUMBER = 876,
    INDEX_DX_M1_NPU1_PE2_CFG5_PE2_FEATURE_WIDTH = 877,
    INDEX_DX_M1_NPU1_PE2_CFG6 = 878,
    INDEX_DX_M1_NPU1_PE2_CFG6_RESERVED0 = 879,
    INDEX_DX_M1_NPU1_PE2_CFG6_PE2_FILTER_WIDTH = 880,
    INDEX_DX_M1_NPU1_PE2_CFG6_PE2_FILTER_HEIGHT = 881,
    INDEX_DX_M1_NPU1_PE2_CFG6_PE2_FILTER_CHANNEL = 882,
    INDEX_DX_M1_NPU1_PE2_CFG7 = 883,
    INDEX_DX_M1_NPU1_PE2_CFG7_PE2_PAD_TOP_SIZE = 884,
    INDEX_DX_M1_NPU1_PE2_CFG7_PE2_PAD_BOTTOM_SIZE = 885,
    INDEX_DX_M1_NPU1_PE2_CFG7_PE2_PAD_LEFT_SIZE = 886,
    INDEX_DX_M1_NPU1_PE2_CFG7_PE2_PAD_RIGHT_SIZE = 887,
    INDEX_DX_M1_NPU1_PE2_CFG7_PE2_PAD_VALUE = 888,
    INDEX_DX_M1_NPU1_PE2_CFG8 = 889,
    INDEX_DX_M1_NPU1_PE2_CFG8_PE2_STRIDE_X = 890,
    INDEX_DX_M1_NPU1_PE2_CFG8_PE2_STRIDE_Y = 891,
    INDEX_DX_M1_NPU1_PE2_CFG8_RESERVED0 = 892,
    INDEX_DX_M1_NPU1_PE2_CFG8_PE2_CHANNEL_OFFSET = 893,
    INDEX_DX_M1_NPU1_PE2_CFG9 = 894,
    INDEX_DX_M1_NPU1_PE2_CFG9_PE2_ELEM_CHANNEL_OFFSET = 895,
    INDEX_DX_M1_NPU1_PE2_CFG9_PE2_DILATION_X = 896,
    INDEX_DX_M1_NPU1_PE2_CFG9_PE2_DILATION_Y = 897,
    INDEX_DX_M1_NPU1_PE2_CFG9_RESERVED0 = 898,
    INDEX_DX_M1_NPU1_PE2_CFG10 = 899,
    INDEX_DX_M1_NPU1_PE2_CFG10_PE2_READ_FEATURE_BASE_ADDR = 900,
    INDEX_DX_M1_NPU1_PE2_CFG11 = 901,
    INDEX_DX_M1_NPU1_PE2_CFG11_PE2_WRITE_FEATURE_BASE_ADDR = 902,
    INDEX_DX_M1_NPU1_PE2_CFG12 = 903,
    INDEX_DX_M1_NPU1_PE2_CFG12_PE2_READ_WEIGHT_BASE_ADDR = 904,
    INDEX_DX_M1_NPU1_PE2_CFG13 = 905,
    INDEX_DX_M1_NPU1_PE2_CFG13_PE2_ELEM_READ_BASE_ADDR = 906,
    INDEX_DX_M1_NPU1_PE2_CFG14 = 907,
    INDEX_DX_M1_NPU1_PE2_CFG14_PE2_MUL_ADDR_GEN_READ_BASE_ADDR = 908,
    INDEX_DX_M1_NPU1_PE2_CFG15 = 909,
    INDEX_DX_M1_NPU1_PE2_CFG15_PE2_ADD_ADDR_GEN_READ_BASE_ADDR = 910,
    INDEX_DX_M1_NPU1_PE2_CFG16 = 911,
    INDEX_DX_M1_NPU1_PE2_CFG16_PE2_SKIP_MUL_ADDR_GEN_READ_BASE_ADDR = 912,
    INDEX_DX_M1_NPU1_PE2_CFG17 = 913,
    INDEX_DX_M1_NPU1_PE2_CFG17_PE2_SKIP_ADD_ADDR_GEN_READ_BASE_ADDR = 914,
    INDEX_DX_M1_NPU1_PE2_CFG18 = 915,
    INDEX_DX_M1_NPU1_PE2_CFG18_PE2_SE_ADDR_GEN_READ_BASE_ADDR = 916,
    INDEX_DX_M1_NPU1_PE2_CFG19 = 917,
    INDEX_DX_M1_NPU1_PE2_CFG19_PE2_GENERAL_ADDR_GEN_READ_BASE_ADDR = 918,
    INDEX_DX_M1_NPU1_PE2_CFG20 = 919,
    INDEX_DX_M1_NPU1_PE2_CFG20_PE2_WF_ADDR_MODE1_LINE_SIZE = 920,
    INDEX_DX_M1_NPU1_PE2_CFG20_PE2_IMG2COL_LINE_OFFSET = 921,
    INDEX_DX_M1_NPU1_PE2_CFG20_RESERVED0 = 922,
    INDEX_DX_M1_NPU1_PE2_CFG20_PE2_WF_ADDR_GEN_MODE = 923,
    INDEX_DX_M1_NPU1_PE2_CFG21 = 924,
    INDEX_DX_M1_NPU1_PE2_CFG21_PE2_WF_ADDR_MODE1_LINE_STRIDE = 925,
    INDEX_DX_M1_NPU1_PE2_CFG22 = 926,
    INDEX_DX_M1_NPU1_PE2_CFG22_PE2_WF_ADDR_SURFACE_SIZE = 927,
    INDEX_DX_M1_NPU1_PE2_CFG23 = 928,
    INDEX_DX_M1_NPU1_PE2_CFG23_PE2_WF_WRITE_CNT = 929,
    INDEX_DX_M1_NPU1_PE2_CFG23_PE2_WF_ADDR_SURFACE_STRIDE = 930,
    INDEX_DX_M1_NPU1_PE2_CFG24 = 931,
    INDEX_DX_M1_NPU1_PE2_CFG24_PE2_WF_SRC1_BASE_ADDR = 932,
    INDEX_DX_M1_NPU1_PE2_CFG25 = 933,
    INDEX_DX_M1_NPU1_PE2_CFG25_PE2_SFU_OUT_DATA_VALID_NUM = 934,
    INDEX_DX_M1_NPU1_PE2_CFG25_RESERVED1 = 935,
    INDEX_DX_M1_NPU1_PE2_CFG25_PE2_ST_ADDR_GEN_SHIFT_LEN = 936,
    INDEX_DX_M1_NPU1_PE2_CFG25_RESERVED0 = 937,
    INDEX_DX_M1_NPU1_PE2_CFG25_PE2_ST_ACTIVE_CNT = 938,
    INDEX_DX_M1_NPU1_PE2_CFG25_PE2_ST_ACTIVE_PERIOD = 939,
    INDEX_DX_M1_NPU1_PE2_CFG26 = 940,
    INDEX_DX_M1_NPU1_PE2_CFG26_PE2_ST_ADDR_GEN_MUL = 941,
    INDEX_DX_M1_NPU1_PE2_CFG26_RESERVED0 = 942,
    INDEX_DX_M1_NPU1_PE2_VMEM_CFG0 = 943,
    INDEX_DX_M1_NPU1_PE2_VMEM_CFG0_PE2_START_NO_IN_BUFF = 944,
    INDEX_DX_M1_NPU1_PE2_VMEM_CFG0_RESERVED3 = 945,
    INDEX_DX_M1_NPU1_PE2_VMEM_CFG0_PE2_START_NO_WEIGHT_BUFF = 946,
    INDEX_DX_M1_NPU1_PE2_VMEM_CFG0_RESERVED2 = 947,
    INDEX_DX_M1_NPU1_PE2_VMEM_CFG0_PE2_START_NO_OUT_BUFF = 948,
    INDEX_DX_M1_NPU1_PE2_VMEM_CFG0_RESERVED1 = 949,
    INDEX_DX_M1_NPU1_PE2_VMEM_CFG0_PE2_START_NO_ELEM_BUFF = 950,
    INDEX_DX_M1_NPU1_PE2_VMEM_CFG0_RESERVED0 = 951,
    INDEX_DX_M1_NPU1_PE2_DMA_CTRL = 952,
    INDEX_DX_M1_NPU1_PE2_DMA_CTRL_PE2_START_OP_EN = 953,
    INDEX_DX_M1_NPU1_PE2_DMA_CTRL_PE2_DMA_CTRL_MODE = 954,
    INDEX_DX_M1_NPU1_PE2_DMA_CTRL_PE2_WEIGHT_BIT_WIDTH = 955,
    INDEX_DX_M1_NPU1_PE2_DMA_CTRL_PE2_WEIGHT_DUMMY_MODE = 956,
    INDEX_DX_M1_NPU1_PE2_DMA_CTRL_RESERVED0 = 957,
    INDEX_DX_M1_NPU1_PE2_DMA_ELEM_CFG0 = 958,
    INDEX_DX_M1_NPU1_PE2_DMA_ELEM_CFG0_PE2_RD_ELEM_SIZE = 959,
    INDEX_DX_M1_NPU1_PE2_DMA_ELEM_CFG0_PE2_RD_ELEM_TIME = 960,
    INDEX_DX_M1_NPU1_PE2_DMA_ELEM_CFG0_PE2_RD_ELEM_MODE = 961,
    INDEX_DX_M1_NPU1_PE2_DMA_ELEM_CFG0_PE2_RD_ELEM_EN = 962,
    INDEX_DX_M1_NPU1_PE2_DMA_ELEM_CFG0_RESERVED0 = 963,
    INDEX_DX_M1_NPU1_PE2_DMA_ELEM_CFG1 = 964,
    INDEX_DX_M1_NPU1_PE2_DMA_ELEM_CFG1_PE2_RD_ELEM_STRIDE = 965,
    INDEX_DX_M1_NPU1_PE2_DMA_ELEM_CFG2 = 966,
    INDEX_DX_M1_NPU1_PE2_DMA_ELEM_CFG2_PE2_RD_ELEM_BASE_ADDR = 967,
    INDEX_DX_M1_NPU1_PE2_DMA_ELEM_CFG3 = 968,
    INDEX_DX_M1_NPU1_PE2_DMA_ELEM_CFG3_PE2_WT_ELEM_BASE_ADDR = 969,
    INDEX_DX_M1_NPU1_PE2_DMA_W_CFG0 = 970,
    INDEX_DX_M1_NPU1_PE2_DMA_W_CFG0_PE2_RD_W_TIME = 971,
    INDEX_DX_M1_NPU1_PE2_DMA_W_CFG0_PE2_RD_W_MODE = 972,
    INDEX_DX_M1_NPU1_PE2_DMA_W_CFG0_PE2_RD_W_EN = 973,
    INDEX_DX_M1_NPU1_PE2_DMA_W_CFG0_RESERVED0 = 974,
    INDEX_DX_M1_NPU1_PE2_DMA_W_CFG1 = 975,
    INDEX_DX_M1_NPU1_PE2_DMA_W_CFG1_PE2_RD_W_STRIDE = 976,
    INDEX_DX_M1_NPU1_PE2_DMA_W_CFG1_PE2_RD_W_SIZE = 977,
    INDEX_DX_M1_NPU1_PE2_DMA_W_CFG2 = 978,
    INDEX_DX_M1_NPU1_PE2_DMA_W_CFG2_PE2_RD_W_BASE_ADDR = 979,
    INDEX_DX_M1_NPU1_PE2_DMA_W_CFG3 = 980,
    INDEX_DX_M1_NPU1_PE2_DMA_W_CFG3_PE2_WT_W_BASE_ADDR = 981,
    INDEX_DX_M1_NPU1_PE2_DMA_INF_CFG0 = 982,
    INDEX_DX_M1_NPU1_PE2_DMA_INF_CFG0_PE2_RD_INF_SIZE = 983,
    INDEX_DX_M1_NPU1_PE2_DMA_INF_CFG0_PE2_RD_INF_TIME = 984,
    INDEX_DX_M1_NPU1_PE2_DMA_INF_CFG0_PE2_RD_INF_MODE = 985,
    INDEX_DX_M1_NPU1_PE2_DMA_INF_CFG0_PE2_RD_INF_EN = 986,
    INDEX_DX_M1_NPU1_PE2_DMA_INF_CFG0_RESERVED0 = 987,
    INDEX_DX_M1_NPU1_PE2_DMA_INF_CFG1 = 988,
    INDEX_DX_M1_NPU1_PE2_DMA_INF_CFG1_PE2_RD_INF_STRIDE = 989,
    INDEX_DX_M1_NPU1_PE2_DMA_INF_CFG2 = 990,
    INDEX_DX_M1_NPU1_PE2_DMA_INF_CFG2_PE2_RD_INF_BASE_ADDR = 991,
    INDEX_DX_M1_NPU1_PE2_DMA_INF_CFG3 = 992,
    INDEX_DX_M1_NPU1_PE2_DMA_INF_CFG3_PE2_WT_INF_STRIDE = 993,
    INDEX_DX_M1_NPU1_PE2_DMA_INF_CFG4 = 994,
    INDEX_DX_M1_NPU1_PE2_DMA_INF_CFG4_PE2_WT_INF_BASE_ADDR = 995,
    INDEX_DX_M1_NPU1_PE2_DMA_OUTF_CFG0 = 996,
    INDEX_DX_M1_NPU1_PE2_DMA_OUTF_CFG0_PE2_WT_OUTF_SIZE = 997,
    INDEX_DX_M1_NPU1_PE2_DMA_OUTF_CFG0_PE2_WT_OUTF_TIME = 998,
    INDEX_DX_M1_NPU1_PE2_DMA_OUTF_CFG0_RESERVED1 = 999,
    INDEX_DX_M1_NPU1_PE2_DMA_OUTF_CFG0_PE2_WT_OUTF_EN = 1000,
    INDEX_DX_M1_NPU1_PE2_DMA_OUTF_CFG0_RESERVED0 = 1001,
    INDEX_DX_M1_NPU1_PE2_DMA_OUTF_CFG1 = 1002,
    INDEX_DX_M1_NPU1_PE2_DMA_OUTF_CFG1_PE2_WT_OUTF_STRIDE = 1003,
    INDEX_DX_M1_NPU1_PE2_DMA_OUTF_CFG2 = 1004,
    INDEX_DX_M1_NPU1_PE2_DMA_OUTF_CFG2_PE2_WT_OUTF_BASE_ADDR = 1005,
    INDEX_DX_M1_NPU1_PE2_DMA_OUTF_CFG3 = 1006,
    INDEX_DX_M1_NPU1_PE2_DMA_OUTF_CFG3_PE2_RD_OUTF_STRIDE = 1007,
    INDEX_DX_M1_NPU1_PE2_DMA_OUTF_CFG4 = 1008,
    INDEX_DX_M1_NPU1_PE2_DMA_OUTF_CFG4_PE2_RD_OUTF_BASE_ADDR = 1009,
    INDEX_DX_M1_NPU1_PE2_DMA_RF_CFG0 = 1010,
    INDEX_DX_M1_NPU1_PE2_DMA_RF_CFG0_PE2_RD_ADD_SIZE = 1011,
    INDEX_DX_M1_NPU1_PE2_DMA_RF_CFG0_PE2_RD_ADD_MODE = 1012,
    INDEX_DX_M1_NPU1_PE2_DMA_RF_CFG0_PE2_RD_ADD_EN = 1013,
    INDEX_DX_M1_NPU1_PE2_DMA_RF_CFG0_PE2_RD_MUL_SIZE = 1014,
    INDEX_DX_M1_NPU1_PE2_DMA_RF_CFG0_PE2_RD_MUL_MODE = 1015,
    INDEX_DX_M1_NPU1_PE2_DMA_RF_CFG0_PE2_RD_MUL_EN = 1016,
    INDEX_DX_M1_NPU1_PE2_DMA_RF_CFG0_RESERVED0 = 1017,
    INDEX_DX_M1_NPU1_PE2_DMA_RF_CFG1 = 1018,
    INDEX_DX_M1_NPU1_PE2_DMA_RF_CFG1_PE2_RD_ADD_STRIDE = 1019,
    INDEX_DX_M1_NPU1_PE2_DMA_RF_CFG1_PE2_RD_MUL_STRIDE = 1020,
    INDEX_DX_M1_NPU1_PE2_DMA_RF_CFG1_PE2_RD_ADD_TIME = 1021,
    INDEX_DX_M1_NPU1_PE2_DMA_RF_CFG1_PE2_RD_MUL_TIME = 1022,
    INDEX_DX_M1_NPU1_PE2_DMA_RF_CFG2 = 1023,
    INDEX_DX_M1_NPU1_PE2_DMA_RF_CFG2_PE2_RD_MUL_BASE_ADDR = 1024,
    INDEX_DX_M1_NPU1_PE2_DMA_RF_CFG3 = 1025,
    INDEX_DX_M1_NPU1_PE2_DMA_RF_CFG3_PE2_WT_MUL_BASE_ADDR = 1026,
    INDEX_DX_M1_NPU1_PE2_DMA_RF_CFG4 = 1027,
    INDEX_DX_M1_NPU1_PE2_DMA_RF_CFG4_PE2_RD_ADD_BASE_ADDR = 1028,
    INDEX_DX_M1_NPU1_PE2_DMA_RF_CFG5 = 1029,
    INDEX_DX_M1_NPU1_PE2_DMA_RF_CFG5_PE2_WT_ADD_BASE_ADDR = 1030,
    INDEX_DX_M1_NPU1_PE2_DMA_RF_CFG6 = 1031,
    INDEX_DX_M1_NPU1_PE2_DMA_RF_CFG6_PE2_RD_SKIP_ADD_SIZE = 1032,
    INDEX_DX_M1_NPU1_PE2_DMA_RF_CFG6_PE2_RD_SKIP_ADD_MODE = 1033,
    INDEX_DX_M1_NPU1_PE2_DMA_RF_CFG6_PE2_RD_SKIP_ADD_EN = 1034,
    INDEX_DX_M1_NPU1_PE2_DMA_RF_CFG6_PE2_RD_SKIP_MUL_SIZE = 1035,
    INDEX_DX_M1_NPU1_PE2_DMA_RF_CFG6_PE2_RD_SKIP_MUL_MODE = 1036,
    INDEX_DX_M1_NPU1_PE2_DMA_RF_CFG6_PE2_RD_SKIP_MUL_EN = 1037,
    INDEX_DX_M1_NPU1_PE2_DMA_RF_CFG6_RESERVED0 = 1038,
    INDEX_DX_M1_NPU1_PE2_DMA_RF_CFG7 = 1039,
    INDEX_DX_M1_NPU1_PE2_DMA_RF_CFG7_PE2_RD_SKIP_ADD_STRIDE = 1040,
    INDEX_DX_M1_NPU1_PE2_DMA_RF_CFG7_PE2_RD_SKIP_MUL_STRIDE = 1041,
    INDEX_DX_M1_NPU1_PE2_DMA_RF_CFG7_PE2_RD_SKIP_ADD_TIME = 1042,
    INDEX_DX_M1_NPU1_PE2_DMA_RF_CFG7_PE2_RD_SKIP_MUL_TIME = 1043,
    INDEX_DX_M1_NPU1_PE2_DMA_RF_CFG8 = 1044,
    INDEX_DX_M1_NPU1_PE2_DMA_RF_CFG8_PE2_RD_SKIP_MUL_BASE_ADDR = 1045,
    INDEX_DX_M1_NPU1_PE2_DMA_RF_CFG9 = 1046,
    INDEX_DX_M1_NPU1_PE2_DMA_RF_CFG9_PE2_WT_SKIP_MUL_BASE_ADDR = 1047,
    INDEX_DX_M1_NPU1_PE2_DMA_RF_CFG10 = 1048,
    INDEX_DX_M1_NPU1_PE2_DMA_RF_CFG10_PE2_RD_SKIP_ADD_BASE_ADDR = 1049,
    INDEX_DX_M1_NPU1_PE2_DMA_RF_CFG11 = 1050,
    INDEX_DX_M1_NPU1_PE2_DMA_RF_CFG11_PE2_WT_SKIP_ADD_BASE_ADDR = 1051,
    INDEX_DX_M1_NPU1_PE2_DMA_RF_CFG12 = 1052,
    INDEX_DX_M1_NPU1_PE2_DMA_RF_CFG12_PE2_RD_GENERAL_SIZE = 1053,
    INDEX_DX_M1_NPU1_PE2_DMA_RF_CFG12_PE2_RD_GENERAL_MODE = 1054,
    INDEX_DX_M1_NPU1_PE2_DMA_RF_CFG12_PE2_RD_GENERAL_EN = 1055,
    INDEX_DX_M1_NPU1_PE2_DMA_RF_CFG12_PE2_RD_SE_SIZE = 1056,
    INDEX_DX_M1_NPU1_PE2_DMA_RF_CFG12_PE2_RD_SE_MODE = 1057,
    INDEX_DX_M1_NPU1_PE2_DMA_RF_CFG12_PE2_RD_SE_EN = 1058,
    INDEX_DX_M1_NPU1_PE2_DMA_RF_CFG12_RESERVED0 = 1059,
    INDEX_DX_M1_NPU1_PE2_DMA_RF_CFG13 = 1060,
    INDEX_DX_M1_NPU1_PE2_DMA_RF_CFG13_PE2_RD_GENERAL_STRIDE = 1061,
    INDEX_DX_M1_NPU1_PE2_DMA_RF_CFG13_PE2_RD_SE_STRIDE = 1062,
    INDEX_DX_M1_NPU1_PE2_DMA_RF_CFG13_PE2_RD_GENERAL_TIME = 1063,
    INDEX_DX_M1_NPU1_PE2_DMA_RF_CFG13_PE2_RD_SE_TIME = 1064,
    INDEX_DX_M1_NPU1_PE2_DMA_RF_CFG14 = 1065,
    INDEX_DX_M1_NPU1_PE2_DMA_RF_CFG14_PE2_RD_SE_BASE_ADDR = 1066,
    INDEX_DX_M1_NPU1_PE2_DMA_RF_CFG15 = 1067,
    INDEX_DX_M1_NPU1_PE2_DMA_RF_CFG15_PE2_WT_SE_BASE_ADDR = 1068,
    INDEX_DX_M1_NPU1_PE2_DMA_RF_CFG16 = 1069,
    INDEX_DX_M1_NPU1_PE2_DMA_RF_CFG16_PE2_RD_GENERAL_BASE_ADDR = 1070,
    INDEX_DX_M1_NPU1_PE2_DMA_RF_CFG17 = 1071,
    INDEX_DX_M1_NPU1_PE2_DMA_RF_CFG17_PE2_WT_GENERAL_BASE_ADDR = 1072,
    INDEX_DX_M1_NPU1_PE3_IP0 = 1073,
    INDEX_DX_M1_NPU1_PE3_IP0_RESERVED0 = 1074,
    INDEX_DX_M1_NPU1_PE3_IP0_PE3_FMT_CH_MODE = 1075,
    INDEX_DX_M1_NPU1_PE3_IP0_PE3_RF_ADDR_GEN_MAX_NUM = 1076,
    INDEX_DX_M1_NPU1_PE3_IP0_PE3_FMT_ENABLE = 1077,
    INDEX_DX_M1_NPU1_PE3_IP0_PE3_IMG2COL_EN = 1078,
    INDEX_DX_M1_NPU1_PE3_IP1 = 1079,
    INDEX_DX_M1_NPU1_PE3_IP1_PE3_IMG2COL_WRITE_FEATURE_BASE_ADDR_0 = 1080,
    INDEX_DX_M1_NPU1_PE3_IP1_PE3_IMG2COL_HEIGHT_MAX = 1081,
    INDEX_DX_M1_NPU1_PE3_IP2 = 1082,
    INDEX_DX_M1_NPU1_PE3_IP2_PE3_IMG2COL_WRITE_FEATURE_BASE_ADDR_2 = 1083,
    INDEX_DX_M1_NPU1_PE3_IP2_PE3_IMG2COL_WRITE_FEATURE_BASE_ADDR_1 = 1084,
    INDEX_DX_M1_NPU1_PE3_IP3 = 1085,
    INDEX_DX_M1_NPU1_PE3_IP3_PE3_FMT_FIRST_LINE_OPT = 1086,
    INDEX_DX_M1_NPU1_PE3_IP3_PE3_FMT_FIRST_VALID_NUM = 1087,
    INDEX_DX_M1_NPU1_PE3_IP3_PE3_IMG2COL_WIDTH_MAX = 1088,
    INDEX_DX_M1_NPU1_PE3_IP3_PE3_IMG2COL_LAST_VALID_BYTE = 1089,
    INDEX_DX_M1_NPU1_PE3_IP4 = 1090,
    INDEX_DX_M1_NPU1_PE3_IP4_PE3_FMT_READ_BASE_ADDR = 1091,
    INDEX_DX_M1_NPU1_PE3_ADDR_GEN0 = 1092,
    INDEX_DX_M1_NPU1_PE3_ADDR_GEN0_PE3_DEFAULT_F_ADDR_GEN_BASE_ADDR = 1093,
    INDEX_DX_M1_NPU1_PE3_ADDR_GEN1 = 1094,
    INDEX_DX_M1_NPU1_PE3_ADDR_GEN1_PE3_IMG2COL_RQST_NUM = 1095,
    INDEX_DX_M1_NPU1_PE3_ADDR_GEN1_RESERVED0 = 1096,
    INDEX_DX_M1_NPU1_PE3_ADDR_GEN1_PE3_DEFAULT_F_ADDR_GEN_CNT_MAX_NUM = 1097,
    INDEX_DX_M1_NPU1_PE3_ADDR_GEN2 = 1098,
    INDEX_DX_M1_NPU1_PE3_ADDR_GEN2_PE3_MUL_ADDR_GEN_MODE_OFFSET = 1099,
    INDEX_DX_M1_NPU1_PE3_ADDR_GEN2_PE3_MUL_ADDR_GEN_MODE = 1100,
    INDEX_DX_M1_NPU1_PE3_ADDR_GEN2_PE3_MUL_ADDR_GEN_MODE2_MAX_NUM = 1101,
    INDEX_DX_M1_NPU1_PE3_ADDR_GEN3 = 1102,
    INDEX_DX_M1_NPU1_PE3_ADDR_GEN3_PE3_ADD_ADDR_GEN_MODE_OFFSET = 1103,
    INDEX_DX_M1_NPU1_PE3_ADDR_GEN3_PE3_ADD_ADDR_GEN_MODE = 1104,
    INDEX_DX_M1_NPU1_PE3_ADDR_GEN3_PE3_ADD_ADDR_GEN_MODE2_MAX_NUM = 1105,
    INDEX_DX_M1_NPU1_PE3_CTRL = 1106,
    INDEX_DX_M1_NPU1_PE3_CTRL_PE3_CONV_TYPE = 1107,
    INDEX_DX_M1_NPU1_PE3_CTRL_PE3_CONV_EN = 1108,
    INDEX_DX_M1_NPU1_PE3_CTRL_RESERVED0 = 1109,
    INDEX_DX_M1_NPU1_PE3_CTRL_PE3_SYSTOLIC_DEPTH = 1110,
    INDEX_DX_M1_NPU1_PE3_CTRL_PE3_SYSTOLIC_EN = 1111,
    INDEX_DX_M1_NPU1_PE3_CTRL_PE3_SFUIN_VALID_NUM = 1112,
    INDEX_DX_M1_NPU1_PE3_CFG0 = 1113,
    INDEX_DX_M1_NPU1_PE3_CFG0_PE3_LAST_CONV_NUM = 1114,
    INDEX_DX_M1_NPU1_PE3_CFG0_PE3_LAST_CONV_MOD = 1115,
    INDEX_DX_M1_NPU1_PE3_CFG1 = 1116,
    INDEX_DX_M1_NPU1_PE3_CFG1_PE3_OFEATURE_CHANNEL = 1117,
    INDEX_DX_M1_NPU1_PE3_CFG1_PE3_OFEATURE_NUMBER = 1118,
    INDEX_DX_M1_NPU1_PE3_CFG2 = 1119,
    INDEX_DX_M1_NPU1_PE3_CFG2_PE3_OFEATURE_WIDTH = 1120,
    INDEX_DX_M1_NPU1_PE3_CFG2_PE3_OFEATURE_HEIGHT = 1121,
    INDEX_DX_M1_NPU1_PE3_CFG3 = 1122,
    INDEX_DX_M1_NPU1_PE3_CFG3_PE3_OFEATURE_SIZE = 1123,
    INDEX_DX_M1_NPU1_PE3_CFG4 = 1124,
    INDEX_DX_M1_NPU1_PE3_CFG4_PE3_FEATURE_HEIGHT = 1125,
    INDEX_DX_M1_NPU1_PE3_CFG4_PE3_FEATURE_CHANNEL = 1126,
    INDEX_DX_M1_NPU1_PE3_CFG5 = 1127,
    INDEX_DX_M1_NPU1_PE3_CFG5_PE3_FILTER_NUMBER = 1128,
    INDEX_DX_M1_NPU1_PE3_CFG5_PE3_FEATURE_WIDTH = 1129,
    INDEX_DX_M1_NPU1_PE3_CFG6 = 1130,
    INDEX_DX_M1_NPU1_PE3_CFG6_RESERVED0 = 1131,
    INDEX_DX_M1_NPU1_PE3_CFG6_PE3_FILTER_WIDTH = 1132,
    INDEX_DX_M1_NPU1_PE3_CFG6_PE3_FILTER_HEIGHT = 1133,
    INDEX_DX_M1_NPU1_PE3_CFG6_PE3_FILTER_CHANNEL = 1134,
    INDEX_DX_M1_NPU1_PE3_CFG7 = 1135,
    INDEX_DX_M1_NPU1_PE3_CFG7_PE3_PAD_TOP_SIZE = 1136,
    INDEX_DX_M1_NPU1_PE3_CFG7_PE3_PAD_BOTTOM_SIZE = 1137,
    INDEX_DX_M1_NPU1_PE3_CFG7_PE3_PAD_LEFT_SIZE = 1138,
    INDEX_DX_M1_NPU1_PE3_CFG7_PE3_PAD_RIGHT_SIZE = 1139,
    INDEX_DX_M1_NPU1_PE3_CFG7_PE3_PAD_VALUE = 1140,
    INDEX_DX_M1_NPU1_PE3_CFG8 = 1141,
    INDEX_DX_M1_NPU1_PE3_CFG8_PE3_STRIDE_X = 1142,
    INDEX_DX_M1_NPU1_PE3_CFG8_PE3_STRIDE_Y = 1143,
    INDEX_DX_M1_NPU1_PE3_CFG8_RESERVED0 = 1144,
    INDEX_DX_M1_NPU1_PE3_CFG8_PE3_CHANNEL_OFFSET = 1145,
    INDEX_DX_M1_NPU1_PE3_CFG9 = 1146,
    INDEX_DX_M1_NPU1_PE3_CFG9_PE3_ELEM_CHANNEL_OFFSET = 1147,
    INDEX_DX_M1_NPU1_PE3_CFG9_PE3_DILATION_X = 1148,
    INDEX_DX_M1_NPU1_PE3_CFG9_PE3_DILATION_Y = 1149,
    INDEX_DX_M1_NPU1_PE3_CFG9_RESERVED0 = 1150,
    INDEX_DX_M1_NPU1_PE3_CFG10 = 1151,
    INDEX_DX_M1_NPU1_PE3_CFG10_PE3_READ_FEATURE_BASE_ADDR = 1152,
    INDEX_DX_M1_NPU1_PE3_CFG11 = 1153,
    INDEX_DX_M1_NPU1_PE3_CFG11_PE3_WRITE_FEATURE_BASE_ADDR = 1154,
    INDEX_DX_M1_NPU1_PE3_CFG12 = 1155,
    INDEX_DX_M1_NPU1_PE3_CFG12_PE3_READ_WEIGHT_BASE_ADDR = 1156,
    INDEX_DX_M1_NPU1_PE3_CFG13 = 1157,
    INDEX_DX_M1_NPU1_PE3_CFG13_PE3_ELEM_READ_BASE_ADDR = 1158,
    INDEX_DX_M1_NPU1_PE3_CFG14 = 1159,
    INDEX_DX_M1_NPU1_PE3_CFG14_PE3_MUL_ADDR_GEN_READ_BASE_ADDR = 1160,
    INDEX_DX_M1_NPU1_PE3_CFG15 = 1161,
    INDEX_DX_M1_NPU1_PE3_CFG15_PE3_ADD_ADDR_GEN_READ_BASE_ADDR = 1162,
    INDEX_DX_M1_NPU1_PE3_CFG16 = 1163,
    INDEX_DX_M1_NPU1_PE3_CFG16_PE3_SKIP_MUL_ADDR_GEN_READ_BASE_ADDR = 1164,
    INDEX_DX_M1_NPU1_PE3_CFG17 = 1165,
    INDEX_DX_M1_NPU1_PE3_CFG17_PE3_SKIP_ADD_ADDR_GEN_READ_BASE_ADDR = 1166,
    INDEX_DX_M1_NPU1_PE3_CFG18 = 1167,
    INDEX_DX_M1_NPU1_PE3_CFG18_PE3_SE_ADDR_GEN_READ_BASE_ADDR = 1168,
    INDEX_DX_M1_NPU1_PE3_CFG19 = 1169,
    INDEX_DX_M1_NPU1_PE3_CFG19_PE3_GENERAL_ADDR_GEN_READ_BASE_ADDR = 1170,
    INDEX_DX_M1_NPU1_PE3_CFG20 = 1171,
    INDEX_DX_M1_NPU1_PE3_CFG20_PE3_WF_ADDR_MODE1_LINE_SIZE = 1172,
    INDEX_DX_M1_NPU1_PE3_CFG20_PE3_IMG2COL_LINE_OFFSET = 1173,
    INDEX_DX_M1_NPU1_PE3_CFG20_RESERVED0 = 1174,
    INDEX_DX_M1_NPU1_PE3_CFG20_PE3_WF_ADDR_GEN_MODE = 1175,
    INDEX_DX_M1_NPU1_PE3_CFG21 = 1176,
    INDEX_DX_M1_NPU1_PE3_CFG21_PE3_WF_ADDR_MODE1_LINE_STRIDE = 1177,
    INDEX_DX_M1_NPU1_PE3_CFG22 = 1178,
    INDEX_DX_M1_NPU1_PE3_CFG22_PE3_WF_ADDR_SURFACE_SIZE = 1179,
    INDEX_DX_M1_NPU1_PE3_CFG23 = 1180,
    INDEX_DX_M1_NPU1_PE3_CFG23_PE3_WF_WRITE_CNT = 1181,
    INDEX_DX_M1_NPU1_PE3_CFG23_PE3_WF_ADDR_SURFACE_STRIDE = 1182,
    INDEX_DX_M1_NPU1_PE3_CFG24 = 1183,
    INDEX_DX_M1_NPU1_PE3_CFG24_PE3_WF_SRC1_BASE_ADDR = 1184,
    INDEX_DX_M1_NPU1_PE3_CFG25 = 1185,
    INDEX_DX_M1_NPU1_PE3_CFG25_PE3_SFU_OUT_DATA_VALID_NUM = 1186,
    INDEX_DX_M1_NPU1_PE3_CFG25_RESERVED1 = 1187,
    INDEX_DX_M1_NPU1_PE3_CFG25_PE3_ST_ADDR_GEN_SHIFT_LEN = 1188,
    INDEX_DX_M1_NPU1_PE3_CFG25_RESERVED0 = 1189,
    INDEX_DX_M1_NPU1_PE3_CFG25_PE3_ST_ACTIVE_CNT = 1190,
    INDEX_DX_M1_NPU1_PE3_CFG25_PE3_ST_ACTIVE_PERIOD = 1191,
    INDEX_DX_M1_NPU1_PE3_CFG26 = 1192,
    INDEX_DX_M1_NPU1_PE3_CFG26_PE3_ST_ADDR_GEN_MUL = 1193,
    INDEX_DX_M1_NPU1_PE3_CFG26_RESERVED0 = 1194,
    INDEX_DX_M1_NPU1_PE3_VMEM_CFG0 = 1195,
    INDEX_DX_M1_NPU1_PE3_VMEM_CFG0_PE3_START_NO_IN_BUFF = 1196,
    INDEX_DX_M1_NPU1_PE3_VMEM_CFG0_RESERVED3 = 1197,
    INDEX_DX_M1_NPU1_PE3_VMEM_CFG0_PE3_START_NO_WEIGHT_BUFF = 1198,
    INDEX_DX_M1_NPU1_PE3_VMEM_CFG0_RESERVED2 = 1199,
    INDEX_DX_M1_NPU1_PE3_VMEM_CFG0_PE3_START_NO_OUT_BUFF = 1200,
    INDEX_DX_M1_NPU1_PE3_VMEM_CFG0_RESERVED1 = 1201,
    INDEX_DX_M1_NPU1_PE3_VMEM_CFG0_PE3_START_NO_ELEM_BUFF = 1202,
    INDEX_DX_M1_NPU1_PE3_VMEM_CFG0_RESERVED0 = 1203,
    INDEX_DX_M1_NPU1_PE3_DMA_CTRL = 1204,
    INDEX_DX_M1_NPU1_PE3_DMA_CTRL_PE3_START_OP_EN = 1205,
    INDEX_DX_M1_NPU1_PE3_DMA_CTRL_PE3_DMA_CTRL_MODE = 1206,
    INDEX_DX_M1_NPU1_PE3_DMA_CTRL_PE3_WEIGHT_BIT_WIDTH = 1207,
    INDEX_DX_M1_NPU1_PE3_DMA_CTRL_PE3_WEIGHT_DUMMY_MODE = 1208,
    INDEX_DX_M1_NPU1_PE3_DMA_CTRL_RESERVED0 = 1209,
    INDEX_DX_M1_NPU1_PE3_DMA_ELEM_CFG0 = 1210,
    INDEX_DX_M1_NPU1_PE3_DMA_ELEM_CFG0_PE3_RD_ELEM_SIZE = 1211,
    INDEX_DX_M1_NPU1_PE3_DMA_ELEM_CFG0_PE3_RD_ELEM_TIME = 1212,
    INDEX_DX_M1_NPU1_PE3_DMA_ELEM_CFG0_PE3_RD_ELEM_MODE = 1213,
    INDEX_DX_M1_NPU1_PE3_DMA_ELEM_CFG0_PE3_RD_ELEM_EN = 1214,
    INDEX_DX_M1_NPU1_PE3_DMA_ELEM_CFG0_RESERVED0 = 1215,
    INDEX_DX_M1_NPU1_PE3_DMA_ELEM_CFG1 = 1216,
    INDEX_DX_M1_NPU1_PE3_DMA_ELEM_CFG1_PE3_RD_ELEM_STRIDE = 1217,
    INDEX_DX_M1_NPU1_PE3_DMA_ELEM_CFG2 = 1218,
    INDEX_DX_M1_NPU1_PE3_DMA_ELEM_CFG2_PE3_RD_ELEM_BASE_ADDR = 1219,
    INDEX_DX_M1_NPU1_PE3_DMA_ELEM_CFG3 = 1220,
    INDEX_DX_M1_NPU1_PE3_DMA_ELEM_CFG3_PE3_WT_ELEM_BASE_ADDR = 1221,
    INDEX_DX_M1_NPU1_PE3_DMA_W_CFG0 = 1222,
    INDEX_DX_M1_NPU1_PE3_DMA_W_CFG0_PE3_RD_W_TIME = 1223,
    INDEX_DX_M1_NPU1_PE3_DMA_W_CFG0_PE3_RD_W_MODE = 1224,
    INDEX_DX_M1_NPU1_PE3_DMA_W_CFG0_PE3_RD_W_EN = 1225,
    INDEX_DX_M1_NPU1_PE3_DMA_W_CFG0_RESERVED0 = 1226,
    INDEX_DX_M1_NPU1_PE3_DMA_W_CFG1 = 1227,
    INDEX_DX_M1_NPU1_PE3_DMA_W_CFG1_PE3_RD_W_STRIDE = 1228,
    INDEX_DX_M1_NPU1_PE3_DMA_W_CFG1_PE3_RD_W_SIZE = 1229,
    INDEX_DX_M1_NPU1_PE3_DMA_W_CFG2 = 1230,
    INDEX_DX_M1_NPU1_PE3_DMA_W_CFG2_PE3_RD_W_BASE_ADDR = 1231,
    INDEX_DX_M1_NPU1_PE3_DMA_W_CFG3 = 1232,
    INDEX_DX_M1_NPU1_PE3_DMA_W_CFG3_PE3_WT_W_BASE_ADDR = 1233,
    INDEX_DX_M1_NPU1_PE3_DMA_INF_CFG0 = 1234,
    INDEX_DX_M1_NPU1_PE3_DMA_INF_CFG0_PE3_RD_INF_SIZE = 1235,
    INDEX_DX_M1_NPU1_PE3_DMA_INF_CFG0_PE3_RD_INF_TIME = 1236,
    INDEX_DX_M1_NPU1_PE3_DMA_INF_CFG0_PE3_RD_INF_MODE = 1237,
    INDEX_DX_M1_NPU1_PE3_DMA_INF_CFG0_PE3_RD_INF_EN = 1238,
    INDEX_DX_M1_NPU1_PE3_DMA_INF_CFG0_RESERVED0 = 1239,
    INDEX_DX_M1_NPU1_PE3_DMA_INF_CFG1 = 1240,
    INDEX_DX_M1_NPU1_PE3_DMA_INF_CFG1_PE3_RD_INF_STRIDE = 1241,
    INDEX_DX_M1_NPU1_PE3_DMA_INF_CFG2 = 1242,
    INDEX_DX_M1_NPU1_PE3_DMA_INF_CFG2_PE3_RD_INF_BASE_ADDR = 1243,
    INDEX_DX_M1_NPU1_PE3_DMA_INF_CFG3 = 1244,
    INDEX_DX_M1_NPU1_PE3_DMA_INF_CFG3_PE3_WT_INF_STRIDE = 1245,
    INDEX_DX_M1_NPU1_PE3_DMA_INF_CFG4 = 1246,
    INDEX_DX_M1_NPU1_PE3_DMA_INF_CFG4_PE3_WT_INF_BASE_ADDR = 1247,
    INDEX_DX_M1_NPU1_PE3_DMA_OUTF_CFG0 = 1248,
    INDEX_DX_M1_NPU1_PE3_DMA_OUTF_CFG0_PE3_WT_OUTF_SIZE = 1249,
    INDEX_DX_M1_NPU1_PE3_DMA_OUTF_CFG0_PE3_WT_OUTF_TIME = 1250,
    INDEX_DX_M1_NPU1_PE3_DMA_OUTF_CFG0_RESERVED1 = 1251,
    INDEX_DX_M1_NPU1_PE3_DMA_OUTF_CFG0_PE3_WT_OUTF_EN = 1252,
    INDEX_DX_M1_NPU1_PE3_DMA_OUTF_CFG0_RESERVED0 = 1253,
    INDEX_DX_M1_NPU1_PE3_DMA_OUTF_CFG1 = 1254,
    INDEX_DX_M1_NPU1_PE3_DMA_OUTF_CFG1_PE3_WT_OUTF_STRIDE = 1255,
    INDEX_DX_M1_NPU1_PE3_DMA_OUTF_CFG2 = 1256,
    INDEX_DX_M1_NPU1_PE3_DMA_OUTF_CFG2_PE3_WT_OUTF_BASE_ADDR = 1257,
    INDEX_DX_M1_NPU1_PE3_DMA_OUTF_CFG3 = 1258,
    INDEX_DX_M1_NPU1_PE3_DMA_OUTF_CFG3_PE3_RD_OUTF_STRIDE = 1259,
    INDEX_DX_M1_NPU1_PE3_DMA_OUTF_CFG4 = 1260,
    INDEX_DX_M1_NPU1_PE3_DMA_OUTF_CFG4_PE3_RD_OUTF_BASE_ADDR = 1261,
};

/* Register access API */
/* DX_M1_SYSTEM.ID (Category: SYSTEM) */
uint32_t Read_Dx_m1_system_Id(void* base);
void Write_Dx_m1_system_Id(void* base, uint32_t val);
/* DX_M1_SYSTEM.ID.SYSTEM_ID (Category: SYSTEM) */
uint32_t Read_Dx_m1_system_Id_SYSTEM_ID(void* base);
void Write_Dx_m1_system_Id_SYSTEM_ID(void* base, uint32_t val);

/* DX_M1_SYSTEM.ID.REVISION_ID (Category: SYSTEM) */
uint32_t Read_Dx_m1_system_Id_REVISION_ID(void* base);
void Write_Dx_m1_system_Id_REVISION_ID(void* base, uint32_t val);

/* DX_M1_SYSTEM.ID.DEVICE_ID (Category: SYSTEM) */
uint32_t Read_Dx_m1_system_Id_DEVICE_ID(void* base);
void Write_Dx_m1_system_Id_DEVICE_ID(void* base, uint32_t val);

/* DX_M1_SYSTEM.STATUS (Category: SYSTEM) */
uint32_t Read_Dx_m1_system_Status(void* base);
void Write_Dx_m1_system_Status(void* base, uint32_t val);
/* DX_M1_SYSTEM.STATUS.IRQ_STEP (Category: SYSTEM) */
uint32_t Read_Dx_m1_system_Status_IRQ_STEP(void* base);
void Write_Dx_m1_system_Status_IRQ_STEP(void* base, uint32_t val);

/* DX_M1_SYSTEM.STATUS.IRQ_INF (Category: SYSTEM) */
uint32_t Read_Dx_m1_system_Status_IRQ_INF(void* base);
void Write_Dx_m1_system_Status_IRQ_INF(void* base, uint32_t val);

/* DX_M1_SYSTEM.STATUS.IRQ_INPUT_DONE (Category: SYSTEM) */
uint32_t Read_Dx_m1_system_Status_IRQ_INPUT_DONE(void* base);
void Write_Dx_m1_system_Status_IRQ_INPUT_DONE(void* base, uint32_t val);

/* DX_M1_SYSTEM.STATUS.BUSY (Category: SYSTEM) */
uint32_t Read_Dx_m1_system_Status_BUSY(void* base);
void Write_Dx_m1_system_Status_BUSY(void* base, uint32_t val);

/* DX_M1_SYSTEM.STATUS.USER_DMA (Category: SYSTEM) */
uint32_t Read_Dx_m1_system_Status_USER_DMA(void* base);
void Write_Dx_m1_system_Status_USER_DMA(void* base, uint32_t val);

/* DX_M1_SYSTEM.STATUS.RESERVED0 (Category: SYSTEM) */
uint32_t Read_Dx_m1_system_Status_RESERVED0(void* base);
void Write_Dx_m1_system_Status_RESERVED0(void* base, uint32_t val);

/* DX_M1_SYSTEM.STATUS.ARGMAX_ID (Category: SYSTEM) */
uint32_t Read_Dx_m1_system_Status_ARGMAX_ID(void* base);
void Write_Dx_m1_system_Status_ARGMAX_ID(void* base, uint32_t val);

/* DX_M1_SYSTEM.MODE (Category: SYSTEM) */
uint32_t Read_Dx_m1_system_Mode(void* base);
void Write_Dx_m1_system_Mode(void* base, uint32_t val);
/* DX_M1_SYSTEM.MODE.LAST_CMD_NUM (Category: SYSTEM) */
uint32_t Read_Dx_m1_system_Mode_LAST_CMD_NUM(void* base);
void Write_Dx_m1_system_Mode_LAST_CMD_NUM(void* base, uint32_t val);

/* DX_M1_SYSTEM.MODE.RESERVED0 (Category: SYSTEM) */
uint32_t Read_Dx_m1_system_Mode_RESERVED0(void* base);
void Write_Dx_m1_system_Mode_RESERVED0(void* base, uint32_t val);

/* DX_M1_SYSTEM.MODE.IRQ_INPUT_DONE_EN (Category: SYSTEM) */
uint32_t Read_Dx_m1_system_Mode_IRQ_INPUT_DONE_EN(void* base);
void Write_Dx_m1_system_Mode_IRQ_INPUT_DONE_EN(void* base, uint32_t val);

/* DX_M1_SYSTEM.MODE.AUTORUN_EN (Category: SYSTEM) */
uint32_t Read_Dx_m1_system_Mode_AUTORUN_EN(void* base);
void Write_Dx_m1_system_Mode_AUTORUN_EN(void* base, uint32_t val);

/* DX_M1_SYSTEM.MODE.IRQ_STEP_EN (Category: SYSTEM) */
uint32_t Read_Dx_m1_system_Mode_IRQ_STEP_EN(void* base);
void Write_Dx_m1_system_Mode_IRQ_STEP_EN(void* base, uint32_t val);

/* DX_M1_SYSTEM.MODE.IRQ_INF_EN (Category: SYSTEM) */
uint32_t Read_Dx_m1_system_Mode_IRQ_INF_EN(void* base);
void Write_Dx_m1_system_Mode_IRQ_INF_EN(void* base, uint32_t val);

/* DX_M1_SYSTEM.CMD (Category: SYSTEM) */
uint32_t Read_Dx_m1_system_Cmd(void* base);
void Write_Dx_m1_system_Cmd(void* base, uint32_t val);
/* DX_M1_SYSTEM.CMD.START (Category: SYSTEM) */
uint32_t Read_Dx_m1_system_Cmd_START(void* base);
void Write_Dx_m1_system_Cmd_START(void* base, uint32_t val);

/* DX_M1_SYSTEM.CMD.RESERVED0 (Category: SYSTEM) */
uint32_t Read_Dx_m1_system_Cmd_RESERVED0(void* base);
void Write_Dx_m1_system_Cmd_RESERVED0(void* base, uint32_t val);

/* DX_M1_SYSTEM.CMD_STATUS (Category: SYSTEM) */
uint32_t Read_Dx_m1_system_Cmd_status(void* base);
void Write_Dx_m1_system_Cmd_status(void* base, uint32_t val);
/* DX_M1_SYSTEM.CMD_STATUS.CMD_STATUS (Category: SYSTEM) */
uint32_t Read_Dx_m1_system_Cmd_status_CMD_STATUS(void* base);
void Write_Dx_m1_system_Cmd_status_CMD_STATUS(void* base, uint32_t val);

/* DX_M1_SYSTEM.CMD_STATUS.RESERVED0 (Category: SYSTEM) */
uint32_t Read_Dx_m1_system_Cmd_status_RESERVED0(void* base);
void Write_Dx_m1_system_Cmd_status_RESERVED0(void* base, uint32_t val);

/* DX_M1_SYSTEM.FEATURE_BASE (Category: SYSTEM) */
uint32_t Read_Dx_m1_system_Feature_base(void* base);
void Write_Dx_m1_system_Feature_base(void* base, uint32_t val);
/* DX_M1_SYSTEM.FEATURE_BASE.FEATURE_OFFSET (Category: SYSTEM) */
uint32_t Read_Dx_m1_system_Feature_base_FEATURE_OFFSET(void* base);
void Write_Dx_m1_system_Feature_base_FEATURE_OFFSET(void* base, uint32_t val);

/* DX_M1_SYSTEM.WEIGHT_BASE (Category: SYSTEM) */
uint32_t Read_Dx_m1_system_Weight_base(void* base);
void Write_Dx_m1_system_Weight_base(void* base, uint32_t val);
/* DX_M1_SYSTEM.WEIGHT_BASE.WEIGHT_OFFSET (Category: SYSTEM) */
uint32_t Read_Dx_m1_system_Weight_base_WEIGHT_OFFSET(void* base);
void Write_Dx_m1_system_Weight_base_WEIGHT_OFFSET(void* base, uint32_t val);

/* DX_M1_SYSTEM.SWREG0 (Category: SYSTEM) */
uint32_t Read_Dx_m1_system_Swreg0(void* base);
void Write_Dx_m1_system_Swreg0(void* base, uint32_t val);
/* DX_M1_SYSTEM.SWREG0.SWREG0 (Category: SYSTEM) */
uint32_t Read_Dx_m1_system_Swreg0_SWREG0(void* base);
void Write_Dx_m1_system_Swreg0_SWREG0(void* base, uint32_t val);

/* DX_M1_SYSTEM.SWREG1 (Category: SYSTEM) */
uint32_t Read_Dx_m1_system_Swreg1(void* base);
void Write_Dx_m1_system_Swreg1(void* base, uint32_t val);
/* DX_M1_SYSTEM.SWREG1.SWREG1 (Category: SYSTEM) */
uint32_t Read_Dx_m1_system_Swreg1_SWREG1(void* base);
void Write_Dx_m1_system_Swreg1_SWREG1(void* base, uint32_t val);

/* DX_M1_SYSTEM.SWREG2 (Category: SYSTEM) */
uint32_t Read_Dx_m1_system_Swreg2(void* base);
void Write_Dx_m1_system_Swreg2(void* base, uint32_t val);
/* DX_M1_SYSTEM.SWREG2.SWREG2 (Category: SYSTEM) */
uint32_t Read_Dx_m1_system_Swreg2_SWREG2(void* base);
void Write_Dx_m1_system_Swreg2_SWREG2(void* base, uint32_t val);

/* DX_M1_SYSTEM.SWREG3 (Category: SYSTEM) */
uint32_t Read_Dx_m1_system_Swreg3(void* base);
void Write_Dx_m1_system_Swreg3(void* base, uint32_t val);
/* DX_M1_SYSTEM.SWREG3.SWREG3 (Category: SYSTEM) */
uint32_t Read_Dx_m1_system_Swreg3_SWREG3(void* base);
void Write_Dx_m1_system_Swreg3_SWREG3(void* base, uint32_t val);

/* DX_M1_DEBUG.STAMP0 (Category: DEBUG) */
uint32_t Read_Dx_m1_debug_Stamp0(void* base);
void Write_Dx_m1_debug_Stamp0(void* base, uint32_t val);
/* DX_M1_DEBUG.STAMP0.LAYER_IDX (Category: DEBUG) */
uint32_t Read_Dx_m1_debug_Stamp0_LAYER_IDX(void* base);
void Write_Dx_m1_debug_Stamp0_LAYER_IDX(void* base, uint32_t val);

/* DX_M1_DEBUG.STAMP0.RESERVED0 (Category: DEBUG) */
uint32_t Read_Dx_m1_debug_Stamp0_RESERVED0(void* base);
void Write_Dx_m1_debug_Stamp0_RESERVED0(void* base, uint32_t val);

/* DX_M1_DEBUG.STAMP0.STAMP_EN (Category: DEBUG) */
uint32_t Read_Dx_m1_debug_Stamp0_STAMP_EN(void* base);
void Write_Dx_m1_debug_Stamp0_STAMP_EN(void* base, uint32_t val);

/* DX_M1_DEBUG.STAMP1 (Category: DEBUG) */
uint32_t Read_Dx_m1_debug_Stamp1(void* base);
void Write_Dx_m1_debug_Stamp1(void* base, uint32_t val);
/* DX_M1_DEBUG.STAMP1.CLK_CNT (Category: DEBUG) */
uint32_t Read_Dx_m1_debug_Stamp1_CLK_CNT(void* base);
void Write_Dx_m1_debug_Stamp1_CLK_CNT(void* base, uint32_t val);

/* DX_M1_DEBUG.STAMP2 (Category: DEBUG) */
uint32_t Read_Dx_m1_debug_Stamp2(void* base);
void Write_Dx_m1_debug_Stamp2(void* base, uint32_t val);
/* DX_M1_DEBUG.STAMP2.PSEUDO_CNT (Category: DEBUG) */
uint32_t Read_Dx_m1_debug_Stamp2_PSEUDO_CNT(void* base);
void Write_Dx_m1_debug_Stamp2_PSEUDO_CNT(void* base, uint32_t val);

/* DX_M1_DEBUG.STAMP3 (Category: DEBUG) */
uint32_t Read_Dx_m1_debug_Stamp3(void* base);
void Write_Dx_m1_debug_Stamp3(void* base, uint32_t val);
/* DX_M1_DEBUG.STAMP3.DMA_RD_WR_CNT (Category: DEBUG) */
uint32_t Read_Dx_m1_debug_Stamp3_DMA_RD_WR_CNT(void* base);
void Write_Dx_m1_debug_Stamp3_DMA_RD_WR_CNT(void* base, uint32_t val);

/* DX_M1_DEBUG.STAMP4 (Category: DEBUG) */
uint32_t Read_Dx_m1_debug_Stamp4(void* base);
void Write_Dx_m1_debug_Stamp4(void* base, uint32_t val);
/* DX_M1_DEBUG.STAMP4.DMA_RD_ONLY_CNT (Category: DEBUG) */
uint32_t Read_Dx_m1_debug_Stamp4_DMA_RD_ONLY_CNT(void* base);
void Write_Dx_m1_debug_Stamp4_DMA_RD_ONLY_CNT(void* base, uint32_t val);

/* DX_M1_DEBUG.STAMP5 (Category: DEBUG) */
uint32_t Read_Dx_m1_debug_Stamp5(void* base);
void Write_Dx_m1_debug_Stamp5(void* base, uint32_t val);
/* DX_M1_DEBUG.STAMP5.DMA_WR_ONLY_CNT (Category: DEBUG) */
uint32_t Read_Dx_m1_debug_Stamp5_DMA_WR_ONLY_CNT(void* base);
void Write_Dx_m1_debug_Stamp5_DMA_WR_ONLY_CNT(void* base, uint32_t val);

/* DX_M1_DEBUG.STAMP6 (Category: DEBUG) */
uint32_t Read_Dx_m1_debug_Stamp6(void* base);
void Write_Dx_m1_debug_Stamp6(void* base, uint32_t val);
/* DX_M1_DEBUG.STAMP6.CLK_CNT_SEL (Category: DEBUG) */
uint32_t Read_Dx_m1_debug_Stamp6_CLK_CNT_SEL(void* base);
void Write_Dx_m1_debug_Stamp6_CLK_CNT_SEL(void* base, uint32_t val);

/* DX_M1_DEBUG.STAMP6.RESERVED0 (Category: DEBUG) */
uint32_t Read_Dx_m1_debug_Stamp6_RESERVED0(void* base);
void Write_Dx_m1_debug_Stamp6_RESERVED0(void* base, uint32_t val);

/* DX_M1_DEBUG.STAMP7 (Category: DEBUG) */
uint32_t Read_Dx_m1_debug_Stamp7(void* base);
void Write_Dx_m1_debug_Stamp7(void* base, uint32_t val);
/* DX_M1_DEBUG.STAMP7.PSEUDO_CNT_SEL (Category: DEBUG) */
uint32_t Read_Dx_m1_debug_Stamp7_PSEUDO_CNT_SEL(void* base);
void Write_Dx_m1_debug_Stamp7_PSEUDO_CNT_SEL(void* base, uint32_t val);

/* DX_M1_DEBUG.STAMP7.RESERVED0 (Category: DEBUG) */
uint32_t Read_Dx_m1_debug_Stamp7_RESERVED0(void* base);
void Write_Dx_m1_debug_Stamp7_RESERVED0(void* base, uint32_t val);

/* DX_M1_DEBUG.STAMP8 (Category: DEBUG) */
uint32_t Read_Dx_m1_debug_Stamp8(void* base);
void Write_Dx_m1_debug_Stamp8(void* base, uint32_t val);
/* DX_M1_DEBUG.STAMP8.DMA_RD_WR_CNT_SEL (Category: DEBUG) */
uint32_t Read_Dx_m1_debug_Stamp8_DMA_RD_WR_CNT_SEL(void* base);
void Write_Dx_m1_debug_Stamp8_DMA_RD_WR_CNT_SEL(void* base, uint32_t val);

/* DX_M1_DEBUG.STAMP8.RESERVED0 (Category: DEBUG) */
uint32_t Read_Dx_m1_debug_Stamp8_RESERVED0(void* base);
void Write_Dx_m1_debug_Stamp8_RESERVED0(void* base, uint32_t val);

/* DX_M1_DEBUG.STAMP9 (Category: DEBUG) */
uint32_t Read_Dx_m1_debug_Stamp9(void* base);
void Write_Dx_m1_debug_Stamp9(void* base, uint32_t val);
/* DX_M1_DEBUG.STAMP9.DMA_RD_ONLY_CNT_SEL (Category: DEBUG) */
uint32_t Read_Dx_m1_debug_Stamp9_DMA_RD_ONLY_CNT_SEL(void* base);
void Write_Dx_m1_debug_Stamp9_DMA_RD_ONLY_CNT_SEL(void* base, uint32_t val);

/* DX_M1_DEBUG.STAMP9.RESERVED0 (Category: DEBUG) */
uint32_t Read_Dx_m1_debug_Stamp9_RESERVED0(void* base);
void Write_Dx_m1_debug_Stamp9_RESERVED0(void* base, uint32_t val);

/* DX_M1_DEBUG.STAMP10 (Category: DEBUG) */
uint32_t Read_Dx_m1_debug_Stamp10(void* base);
void Write_Dx_m1_debug_Stamp10(void* base, uint32_t val);
/* DX_M1_DEBUG.STAMP10.DMA_WR_ONLY_CNT_SEL (Category: DEBUG) */
uint32_t Read_Dx_m1_debug_Stamp10_DMA_WR_ONLY_CNT_SEL(void* base);
void Write_Dx_m1_debug_Stamp10_DMA_WR_ONLY_CNT_SEL(void* base, uint32_t val);

/* DX_M1_DEBUG.STAMP10.RESERVED0 (Category: DEBUG) */
uint32_t Read_Dx_m1_debug_Stamp10_RESERVED0(void* base);
void Write_Dx_m1_debug_Stamp10_RESERVED0(void* base, uint32_t val);

/* DX_M1_DEBUG.CKSUM0 (Category: DEBUG) */
uint32_t Read_Dx_m1_debug_Cksum0(void* base);
void Write_Dx_m1_debug_Cksum0(void* base, uint32_t val);
/* DX_M1_DEBUG.CKSUM0.CKSUM_PE0_SFU_IN (Category: DEBUG) */
uint32_t Read_Dx_m1_debug_Cksum0_CKSUM_PE0_SFU_IN(void* base);
void Write_Dx_m1_debug_Cksum0_CKSUM_PE0_SFU_IN(void* base, uint32_t val);

/* DX_M1_DEBUG.CKSUM1 (Category: DEBUG) */
uint32_t Read_Dx_m1_debug_Cksum1(void* base);
void Write_Dx_m1_debug_Cksum1(void* base, uint32_t val);
/* DX_M1_DEBUG.CKSUM1.CKSUM_PE1_SFU_IN (Category: DEBUG) */
uint32_t Read_Dx_m1_debug_Cksum1_CKSUM_PE1_SFU_IN(void* base);
void Write_Dx_m1_debug_Cksum1_CKSUM_PE1_SFU_IN(void* base, uint32_t val);

/* DX_M1_DEBUG.CKSUM2 (Category: DEBUG) */
uint32_t Read_Dx_m1_debug_Cksum2(void* base);
void Write_Dx_m1_debug_Cksum2(void* base, uint32_t val);
/* DX_M1_DEBUG.CKSUM2.CKSUM_PE1_SFU_OUT (Category: DEBUG) */
uint32_t Read_Dx_m1_debug_Cksum2_CKSUM_PE1_SFU_OUT(void* base);
void Write_Dx_m1_debug_Cksum2_CKSUM_PE1_SFU_OUT(void* base, uint32_t val);

/* DX_M1_DEBUG.CKSUM2.CKSUM_PE0_SFU_OUT (Category: DEBUG) */
uint32_t Read_Dx_m1_debug_Cksum2_CKSUM_PE0_SFU_OUT(void* base);
void Write_Dx_m1_debug_Cksum2_CKSUM_PE0_SFU_OUT(void* base, uint32_t val);

/* DX_M1_DEBUG.CKSUM2.RESERVED0 (Category: DEBUG) */
uint32_t Read_Dx_m1_debug_Cksum2_RESERVED0(void* base);
void Write_Dx_m1_debug_Cksum2_RESERVED0(void* base, uint32_t val);

/* DX_M1_DEBUG.CKSUM3 (Category: DEBUG) */
uint32_t Read_Dx_m1_debug_Cksum3(void* base);
void Write_Dx_m1_debug_Cksum3(void* base, uint32_t val);
/* DX_M1_DEBUG.CKSUM3.RESERVED0 (Category: DEBUG) */
uint32_t Read_Dx_m1_debug_Cksum3_RESERVED0(void* base);
void Write_Dx_m1_debug_Cksum3_RESERVED0(void* base, uint32_t val);

/* DX_M1_DEBUG.CKSUM3.CKSUM_ACC_RST (Category: DEBUG) */
uint32_t Read_Dx_m1_debug_Cksum3_CKSUM_ACC_RST(void* base);
void Write_Dx_m1_debug_Cksum3_CKSUM_ACC_RST(void* base, uint32_t val);

/* DX_M1_DEBUG.CKSUM3.CKSUM_EN (Category: DEBUG) */
uint32_t Read_Dx_m1_debug_Cksum3_CKSUM_EN(void* base);
void Write_Dx_m1_debug_Cksum3_CKSUM_EN(void* base, uint32_t val);

/* DX_M1_DEBUG.CKSUM4 (Category: DEBUG) */
uint32_t Read_Dx_m1_debug_Cksum4(void* base);
void Write_Dx_m1_debug_Cksum4(void* base, uint32_t val);
/* DX_M1_DEBUG.CKSUM4.CKSUM_PE0_SFU_IN_ACC (Category: DEBUG) */
uint32_t Read_Dx_m1_debug_Cksum4_CKSUM_PE0_SFU_IN_ACC(void* base);
void Write_Dx_m1_debug_Cksum4_CKSUM_PE0_SFU_IN_ACC(void* base, uint32_t val);

/* DX_M1_DEBUG.CKSUM5 (Category: DEBUG) */
uint32_t Read_Dx_m1_debug_Cksum5(void* base);
void Write_Dx_m1_debug_Cksum5(void* base, uint32_t val);
/* DX_M1_DEBUG.CKSUM5.CKSUM_PE1_SFU_IN_ACC (Category: DEBUG) */
uint32_t Read_Dx_m1_debug_Cksum5_CKSUM_PE1_SFU_IN_ACC(void* base);
void Write_Dx_m1_debug_Cksum5_CKSUM_PE1_SFU_IN_ACC(void* base, uint32_t val);

/* DX_M1_DEBUG.CKSUM6 (Category: DEBUG) */
uint32_t Read_Dx_m1_debug_Cksum6(void* base);
void Write_Dx_m1_debug_Cksum6(void* base, uint32_t val);
/* DX_M1_DEBUG.CKSUM6.CKSUM_PE1_SFU_OUT_ACC (Category: DEBUG) */
uint32_t Read_Dx_m1_debug_Cksum6_CKSUM_PE1_SFU_OUT_ACC(void* base);
void Write_Dx_m1_debug_Cksum6_CKSUM_PE1_SFU_OUT_ACC(void* base, uint32_t val);

/* DX_M1_DEBUG.CKSUM6.CKSUM_PE0_SFU_OUT_ACC (Category: DEBUG) */
uint32_t Read_Dx_m1_debug_Cksum6_CKSUM_PE0_SFU_OUT_ACC(void* base);
void Write_Dx_m1_debug_Cksum6_CKSUM_PE0_SFU_OUT_ACC(void* base, uint32_t val);

/* DX_M1_DEBUG.CKSUM6.RESERVED0 (Category: DEBUG) */
uint32_t Read_Dx_m1_debug_Cksum6_RESERVED0(void* base);
void Write_Dx_m1_debug_Cksum6_RESERVED0(void* base, uint32_t val);

/* DX_M1_DEBUG.CKSUM7 (Category: DEBUG) */
uint32_t Read_Dx_m1_debug_Cksum7(void* base);
void Write_Dx_m1_debug_Cksum7(void* base, uint32_t val);
/* DX_M1_DEBUG.CKSUM7.CKSUM_PE2_SFU_IN (Category: DEBUG) */
uint32_t Read_Dx_m1_debug_Cksum7_CKSUM_PE2_SFU_IN(void* base);
void Write_Dx_m1_debug_Cksum7_CKSUM_PE2_SFU_IN(void* base, uint32_t val);

/* DX_M1_DEBUG.CKSUM8 (Category: DEBUG) */
uint32_t Read_Dx_m1_debug_Cksum8(void* base);
void Write_Dx_m1_debug_Cksum8(void* base, uint32_t val);
/* DX_M1_DEBUG.CKSUM8.CKSUM_PE3_SFU_IN (Category: DEBUG) */
uint32_t Read_Dx_m1_debug_Cksum8_CKSUM_PE3_SFU_IN(void* base);
void Write_Dx_m1_debug_Cksum8_CKSUM_PE3_SFU_IN(void* base, uint32_t val);

/* DX_M1_DEBUG.CKSUM9 (Category: DEBUG) */
uint32_t Read_Dx_m1_debug_Cksum9(void* base);
void Write_Dx_m1_debug_Cksum9(void* base, uint32_t val);
/* DX_M1_DEBUG.CKSUM9.CKSUM_PE3_SFU_OUT (Category: DEBUG) */
uint32_t Read_Dx_m1_debug_Cksum9_CKSUM_PE3_SFU_OUT(void* base);
void Write_Dx_m1_debug_Cksum9_CKSUM_PE3_SFU_OUT(void* base, uint32_t val);

/* DX_M1_DEBUG.CKSUM9.CKSUM_PE2_SFU_OUT (Category: DEBUG) */
uint32_t Read_Dx_m1_debug_Cksum9_CKSUM_PE2_SFU_OUT(void* base);
void Write_Dx_m1_debug_Cksum9_CKSUM_PE2_SFU_OUT(void* base, uint32_t val);

/* DX_M1_DEBUG.CKSUM9.RESERVED0 (Category: DEBUG) */
uint32_t Read_Dx_m1_debug_Cksum9_RESERVED0(void* base);
void Write_Dx_m1_debug_Cksum9_RESERVED0(void* base, uint32_t val);

/* DX_M1_DEBUG.CKSUM10 (Category: DEBUG) */
uint32_t Read_Dx_m1_debug_Cksum10(void* base);
void Write_Dx_m1_debug_Cksum10(void* base, uint32_t val);
/* DX_M1_DEBUG.CKSUM10.CKSUM_PE2_SFU_IN_ACC (Category: DEBUG) */
uint32_t Read_Dx_m1_debug_Cksum10_CKSUM_PE2_SFU_IN_ACC(void* base);
void Write_Dx_m1_debug_Cksum10_CKSUM_PE2_SFU_IN_ACC(void* base, uint32_t val);

/* DX_M1_DEBUG.CKSUM11 (Category: DEBUG) */
uint32_t Read_Dx_m1_debug_Cksum11(void* base);
void Write_Dx_m1_debug_Cksum11(void* base, uint32_t val);
/* DX_M1_DEBUG.CKSUM11.CKSUM_PE3_SFU_IN_ACC (Category: DEBUG) */
uint32_t Read_Dx_m1_debug_Cksum11_CKSUM_PE3_SFU_IN_ACC(void* base);
void Write_Dx_m1_debug_Cksum11_CKSUM_PE3_SFU_IN_ACC(void* base, uint32_t val);

/* DX_M1_DEBUG.CKSUM12 (Category: DEBUG) */
uint32_t Read_Dx_m1_debug_Cksum12(void* base);
void Write_Dx_m1_debug_Cksum12(void* base, uint32_t val);
/* DX_M1_DEBUG.CKSUM12.CKSUM_PE3_SFU_OUT_ACC (Category: DEBUG) */
uint32_t Read_Dx_m1_debug_Cksum12_CKSUM_PE3_SFU_OUT_ACC(void* base);
void Write_Dx_m1_debug_Cksum12_CKSUM_PE3_SFU_OUT_ACC(void* base, uint32_t val);

/* DX_M1_DEBUG.CKSUM12.CKSUM_PE2_SFU_OUT_ACC (Category: DEBUG) */
uint32_t Read_Dx_m1_debug_Cksum12_CKSUM_PE2_SFU_OUT_ACC(void* base);
void Write_Dx_m1_debug_Cksum12_CKSUM_PE2_SFU_OUT_ACC(void* base, uint32_t val);

/* DX_M1_DEBUG.CKSUM12.RESERVED0 (Category: DEBUG) */
uint32_t Read_Dx_m1_debug_Cksum12_RESERVED0(void* base);
void Write_Dx_m1_debug_Cksum12_RESERVED0(void* base, uint32_t val);

/* DX_M1_DEBUG.FSM_PE0 (Category: DEBUG) */
uint32_t Read_Dx_m1_debug_Fsm_pe0(void* base);
void Write_Dx_m1_debug_Fsm_pe0(void* base, uint32_t val);
/* DX_M1_DEBUG.FSM_PE0.FSM_PE0_WR (Category: DEBUG) */
uint32_t Read_Dx_m1_debug_Fsm_pe0_FSM_PE0_WR(void* base);
void Write_Dx_m1_debug_Fsm_pe0_FSM_PE0_WR(void* base, uint32_t val);

/* DX_M1_DEBUG.FSM_PE0.RESERVED1 (Category: DEBUG) */
uint32_t Read_Dx_m1_debug_Fsm_pe0_RESERVED1(void* base);
void Write_Dx_m1_debug_Fsm_pe0_RESERVED1(void* base, uint32_t val);

/* DX_M1_DEBUG.FSM_PE0.FSM_PE0_RD (Category: DEBUG) */
uint32_t Read_Dx_m1_debug_Fsm_pe0_FSM_PE0_RD(void* base);
void Write_Dx_m1_debug_Fsm_pe0_FSM_PE0_RD(void* base, uint32_t val);

/* DX_M1_DEBUG.FSM_PE0.RESERVED0 (Category: DEBUG) */
uint32_t Read_Dx_m1_debug_Fsm_pe0_RESERVED0(void* base);
void Write_Dx_m1_debug_Fsm_pe0_RESERVED0(void* base, uint32_t val);

/* DX_M1_DEBUG.FSM_PE1 (Category: DEBUG) */
uint32_t Read_Dx_m1_debug_Fsm_pe1(void* base);
void Write_Dx_m1_debug_Fsm_pe1(void* base, uint32_t val);
/* DX_M1_DEBUG.FSM_PE1.FSM_PE1_WR (Category: DEBUG) */
uint32_t Read_Dx_m1_debug_Fsm_pe1_FSM_PE1_WR(void* base);
void Write_Dx_m1_debug_Fsm_pe1_FSM_PE1_WR(void* base, uint32_t val);

/* DX_M1_DEBUG.FSM_PE1.RESERVED1 (Category: DEBUG) */
uint32_t Read_Dx_m1_debug_Fsm_pe1_RESERVED1(void* base);
void Write_Dx_m1_debug_Fsm_pe1_RESERVED1(void* base, uint32_t val);

/* DX_M1_DEBUG.FSM_PE1.FSM_PE1_RD (Category: DEBUG) */
uint32_t Read_Dx_m1_debug_Fsm_pe1_FSM_PE1_RD(void* base);
void Write_Dx_m1_debug_Fsm_pe1_FSM_PE1_RD(void* base, uint32_t val);

/* DX_M1_DEBUG.FSM_PE1.RESERVED0 (Category: DEBUG) */
uint32_t Read_Dx_m1_debug_Fsm_pe1_RESERVED0(void* base);
void Write_Dx_m1_debug_Fsm_pe1_RESERVED0(void* base, uint32_t val);

/* DX_M1_DEBUG.FSM_PE2 (Category: DEBUG) */
uint32_t Read_Dx_m1_debug_Fsm_pe2(void* base);
void Write_Dx_m1_debug_Fsm_pe2(void* base, uint32_t val);
/* DX_M1_DEBUG.FSM_PE2.FSM_PE2_WR (Category: DEBUG) */
uint32_t Read_Dx_m1_debug_Fsm_pe2_FSM_PE2_WR(void* base);
void Write_Dx_m1_debug_Fsm_pe2_FSM_PE2_WR(void* base, uint32_t val);

/* DX_M1_DEBUG.FSM_PE2.RESERVED1 (Category: DEBUG) */
uint32_t Read_Dx_m1_debug_Fsm_pe2_RESERVED1(void* base);
void Write_Dx_m1_debug_Fsm_pe2_RESERVED1(void* base, uint32_t val);

/* DX_M1_DEBUG.FSM_PE2.FSM_PE2_RD (Category: DEBUG) */
uint32_t Read_Dx_m1_debug_Fsm_pe2_FSM_PE2_RD(void* base);
void Write_Dx_m1_debug_Fsm_pe2_FSM_PE2_RD(void* base, uint32_t val);

/* DX_M1_DEBUG.FSM_PE2.RESERVED0 (Category: DEBUG) */
uint32_t Read_Dx_m1_debug_Fsm_pe2_RESERVED0(void* base);
void Write_Dx_m1_debug_Fsm_pe2_RESERVED0(void* base, uint32_t val);

/* DX_M1_DEBUG.FSM_PE3 (Category: DEBUG) */
uint32_t Read_Dx_m1_debug_Fsm_pe3(void* base);
void Write_Dx_m1_debug_Fsm_pe3(void* base, uint32_t val);
/* DX_M1_DEBUG.FSM_PE3.FSM_PE3_WR (Category: DEBUG) */
uint32_t Read_Dx_m1_debug_Fsm_pe3_FSM_PE3_WR(void* base);
void Write_Dx_m1_debug_Fsm_pe3_FSM_PE3_WR(void* base, uint32_t val);

/* DX_M1_DEBUG.FSM_PE3.RESERVED1 (Category: DEBUG) */
uint32_t Read_Dx_m1_debug_Fsm_pe3_RESERVED1(void* base);
void Write_Dx_m1_debug_Fsm_pe3_RESERVED1(void* base, uint32_t val);

/* DX_M1_DEBUG.FSM_PE3.FSM_PE3_RD (Category: DEBUG) */
uint32_t Read_Dx_m1_debug_Fsm_pe3_FSM_PE3_RD(void* base);
void Write_Dx_m1_debug_Fsm_pe3_FSM_PE3_RD(void* base, uint32_t val);

/* DX_M1_DEBUG.FSM_PE3.RESERVED0 (Category: DEBUG) */
uint32_t Read_Dx_m1_debug_Fsm_pe3_RESERVED0(void* base);
void Write_Dx_m1_debug_Fsm_pe3_RESERVED0(void* base, uint32_t val);

/* DX_M1_DMA.AXI_BASE_ADDR_LOW (Category: DMA) */
uint32_t Read_Dx_m1_dma_Axi_base_addr_low(void* base);
void Write_Dx_m1_dma_Axi_base_addr_low(void* base, uint32_t val);
/* DX_M1_DMA.AXI_BASE_ADDR_LOW.AXI4_BASE_ADDR_LOW (Category: DMA) */
uint32_t Read_Dx_m1_dma_Axi_base_addr_low_AXI4_BASE_ADDR_LOW(void* base);
void Write_Dx_m1_dma_Axi_base_addr_low_AXI4_BASE_ADDR_LOW(void* base, uint32_t val);

/* DX_M1_DMA.AXI_BASE_ADDR_HIGH (Category: DMA) */
uint32_t Read_Dx_m1_dma_Axi_base_addr_high(void* base);
void Write_Dx_m1_dma_Axi_base_addr_high(void* base, uint32_t val);
/* DX_M1_DMA.AXI_BASE_ADDR_HIGH.AXI4_BASE_ADDR_HIGH (Category: DMA) */
uint32_t Read_Dx_m1_dma_Axi_base_addr_high_AXI4_BASE_ADDR_HIGH(void* base);
void Write_Dx_m1_dma_Axi_base_addr_high_AXI4_BASE_ADDR_HIGH(void* base, uint32_t val);

/* DX_M1_DMA.AXI4_RADDR (Category: DMA) */
uint32_t Read_Dx_m1_dma_Axi4_raddr(void* base);
void Write_Dx_m1_dma_Axi4_raddr(void* base, uint32_t val);
/* DX_M1_DMA.AXI4_RADDR.DMA0_AXI4_RADDR (Category: DMA) */
uint32_t Read_Dx_m1_dma_Axi4_raddr_DMA0_AXI4_RADDR(void* base);
void Write_Dx_m1_dma_Axi4_raddr_DMA0_AXI4_RADDR(void* base, uint32_t val);

/* DX_M1_DMA.AXI4_WADDR (Category: DMA) */
uint32_t Read_Dx_m1_dma_Axi4_waddr(void* base);
void Write_Dx_m1_dma_Axi4_waddr(void* base, uint32_t val);
/* DX_M1_DMA.AXI4_WADDR.DMA0_AXI4_WADDR (Category: DMA) */
uint32_t Read_Dx_m1_dma_Axi4_waddr_DMA0_AXI4_WADDR(void* base);
void Write_Dx_m1_dma_Axi4_waddr_DMA0_AXI4_WADDR(void* base, uint32_t val);

/* DX_M1_DMA.RSVD0 (Category: DMA) */
uint32_t Read_Dx_m1_dma_Rsvd0(void* base);
void Write_Dx_m1_dma_Rsvd0(void* base, uint32_t val);
/* DX_M1_DMA.RSVD0.RESERVED0 (Category: DMA) */
uint32_t Read_Dx_m1_dma_Rsvd0_RESERVED0(void* base);
void Write_Dx_m1_dma_Rsvd0_RESERVED0(void* base, uint32_t val);

/* DX_M1_DMA.RSVD1 (Category: DMA) */
uint32_t Read_Dx_m1_dma_Rsvd1(void* base);
void Write_Dx_m1_dma_Rsvd1(void* base, uint32_t val);
/* DX_M1_DMA.RSVD1.RESERVED0 (Category: DMA) */
uint32_t Read_Dx_m1_dma_Rsvd1_RESERVED0(void* base);
void Write_Dx_m1_dma_Rsvd1_RESERVED0(void* base, uint32_t val);

/* DX_M1_DMA.SRAM_DST_ADDR0 (Category: DMA) */
uint32_t Read_Dx_m1_dma_Sram_dst_addr0(void* base);
void Write_Dx_m1_dma_Sram_dst_addr0(void* base, uint32_t val);
/* DX_M1_DMA.SRAM_DST_ADDR0.DMA0_SRAM_DST_ADDR0 (Category: DMA) */
uint32_t Read_Dx_m1_dma_Sram_dst_addr0_DMA0_SRAM_DST_ADDR0(void* base);
void Write_Dx_m1_dma_Sram_dst_addr0_DMA0_SRAM_DST_ADDR0(void* base, uint32_t val);

/* DX_M1_DMA.SRAM_DST_ADDR1 (Category: DMA) */
uint32_t Read_Dx_m1_dma_Sram_dst_addr1(void* base);
void Write_Dx_m1_dma_Sram_dst_addr1(void* base, uint32_t val);
/* DX_M1_DMA.SRAM_DST_ADDR1.DMA0_SRAM_DST_ADDR1 (Category: DMA) */
uint32_t Read_Dx_m1_dma_Sram_dst_addr1_DMA0_SRAM_DST_ADDR1(void* base);
void Write_Dx_m1_dma_Sram_dst_addr1_DMA0_SRAM_DST_ADDR1(void* base, uint32_t val);

/* DX_M1_DMA.SRAM_SRC_ADDR (Category: DMA) */
uint32_t Read_Dx_m1_dma_Sram_src_addr(void* base);
void Write_Dx_m1_dma_Sram_src_addr(void* base, uint32_t val);
/* DX_M1_DMA.SRAM_SRC_ADDR.DMA0_SRAM_SRC_ADDR (Category: DMA) */
uint32_t Read_Dx_m1_dma_Sram_src_addr_DMA0_SRAM_SRC_ADDR(void* base);
void Write_Dx_m1_dma_Sram_src_addr_DMA0_SRAM_SRC_ADDR(void* base, uint32_t val);

/* DX_M1_DMA.READ_SIZE (Category: DMA) */
uint32_t Read_Dx_m1_dma_Read_size(void* base);
void Write_Dx_m1_dma_Read_size(void* base, uint32_t val);
/* DX_M1_DMA.READ_SIZE.RESERVED1 (Category: DMA) */
uint32_t Read_Dx_m1_dma_Read_size_RESERVED1(void* base);
void Write_Dx_m1_dma_Read_size_RESERVED1(void* base, uint32_t val);

/* DX_M1_DMA.READ_SIZE.DMA0_READ_SIZE (Category: DMA) */
uint32_t Read_Dx_m1_dma_Read_size_DMA0_READ_SIZE(void* base);
void Write_Dx_m1_dma_Read_size_DMA0_READ_SIZE(void* base, uint32_t val);

/* DX_M1_DMA.READ_SIZE.RESERVED0 (Category: DMA) */
uint32_t Read_Dx_m1_dma_Read_size_RESERVED0(void* base);
void Write_Dx_m1_dma_Read_size_RESERVED0(void* base, uint32_t val);

/* DX_M1_DMA.WRITE_SIZE (Category: DMA) */
uint32_t Read_Dx_m1_dma_Write_size(void* base);
void Write_Dx_m1_dma_Write_size(void* base, uint32_t val);
/* DX_M1_DMA.WRITE_SIZE.RESERVED1 (Category: DMA) */
uint32_t Read_Dx_m1_dma_Write_size_RESERVED1(void* base);
void Write_Dx_m1_dma_Write_size_RESERVED1(void* base, uint32_t val);

/* DX_M1_DMA.WRITE_SIZE.DMA0_WRITE_SIZE (Category: DMA) */
uint32_t Read_Dx_m1_dma_Write_size_DMA0_WRITE_SIZE(void* base);
void Write_Dx_m1_dma_Write_size_DMA0_WRITE_SIZE(void* base, uint32_t val);

/* DX_M1_DMA.WRITE_SIZE.RESERVED0 (Category: DMA) */
uint32_t Read_Dx_m1_dma_Write_size_RESERVED0(void* base);
void Write_Dx_m1_dma_Write_size_RESERVED0(void* base, uint32_t val);

/* DX_M1_DMA.RSVD2 (Category: DMA) */
uint32_t Read_Dx_m1_dma_Rsvd2(void* base);
void Write_Dx_m1_dma_Rsvd2(void* base, uint32_t val);
/* DX_M1_DMA.RSVD2.RESERVED0 (Category: DMA) */
uint32_t Read_Dx_m1_dma_Rsvd2_RESERVED0(void* base);
void Write_Dx_m1_dma_Rsvd2_RESERVED0(void* base, uint32_t val);

/* DX_M1_DMA.RSVD3 (Category: DMA) */
uint32_t Read_Dx_m1_dma_Rsvd3(void* base);
void Write_Dx_m1_dma_Rsvd3(void* base, uint32_t val);
/* DX_M1_DMA.RSVD3.RESERVED0 (Category: DMA) */
uint32_t Read_Dx_m1_dma_Rsvd3_RESERVED0(void* base);
void Write_Dx_m1_dma_Rsvd3_RESERVED0(void* base, uint32_t val);

/* DX_M1_DMA.RSVD4 (Category: DMA) */
uint32_t Read_Dx_m1_dma_Rsvd4(void* base);
void Write_Dx_m1_dma_Rsvd4(void* base, uint32_t val);
/* DX_M1_DMA.RSVD4.RESERVED0 (Category: DMA) */
uint32_t Read_Dx_m1_dma_Rsvd4_RESERVED0(void* base);
void Write_Dx_m1_dma_Rsvd4_RESERVED0(void* base, uint32_t val);

/* DX_M1_DMA.RSVD5 (Category: DMA) */
uint32_t Read_Dx_m1_dma_Rsvd5(void* base);
void Write_Dx_m1_dma_Rsvd5(void* base, uint32_t val);
/* DX_M1_DMA.RSVD5.RESERVED0 (Category: DMA) */
uint32_t Read_Dx_m1_dma_Rsvd5_RESERVED0(void* base);
void Write_Dx_m1_dma_Rsvd5_RESERVED0(void* base, uint32_t val);

/* DX_M1_DMA.IRQ (Category: DMA) */
uint32_t Read_Dx_m1_dma_Irq(void* base);
void Write_Dx_m1_dma_Irq(void* base, uint32_t val);
/* DX_M1_DMA.IRQ.DMA_IRQ_EN (Category: DMA) */
uint32_t Read_Dx_m1_dma_Irq_DMA_IRQ_EN(void* base);
void Write_Dx_m1_dma_Irq_DMA_IRQ_EN(void* base, uint32_t val);

/* DX_M1_DMA.IRQ.RESERVED0 (Category: DMA) */
uint32_t Read_Dx_m1_dma_Irq_RESERVED0(void* base);
void Write_Dx_m1_dma_Irq_RESERVED0(void* base, uint32_t val);

/* DX_M1_DMA.CMD (Category: DMA) */
uint32_t Read_Dx_m1_dma_Cmd(void* base);
void Write_Dx_m1_dma_Cmd(void* base, uint32_t val);
/* DX_M1_DMA.CMD.DMA_START_CMD (Category: DMA) */
uint32_t Read_Dx_m1_dma_Cmd_DMA_START_CMD(void* base);
void Write_Dx_m1_dma_Cmd_DMA_START_CMD(void* base, uint32_t val);

/* DX_M1_DMA.CMD.RESERVED0 (Category: DMA) */
uint32_t Read_Dx_m1_dma_Cmd_RESERVED0(void* base);
void Write_Dx_m1_dma_Cmd_RESERVED0(void* base, uint32_t val);

/* DX_M1_DMA.STATUS (Category: DMA) */
uint32_t Read_Dx_m1_dma_Status(void* base);
void Write_Dx_m1_dma_Status(void* base, uint32_t val);
/* DX_M1_DMA.STATUS.DMA_DONE_STATUS (Category: DMA) */
uint32_t Read_Dx_m1_dma_Status_DMA_DONE_STATUS(void* base);
void Write_Dx_m1_dma_Status_DMA_DONE_STATUS(void* base, uint32_t val);

/* DX_M1_DMA.STATUS.RESERVED0 (Category: DMA) */
uint32_t Read_Dx_m1_dma_Status_RESERVED0(void* base);
void Write_Dx_m1_dma_Status_RESERVED0(void* base, uint32_t val);

/* DX_M1_DMA.SFR_BASE_ADDR_LOW (Category: DMA) */
uint32_t Read_Dx_m1_dma_Sfr_base_addr_low(void* base);
void Write_Dx_m1_dma_Sfr_base_addr_low(void* base, uint32_t val);
/* DX_M1_DMA.SFR_BASE_ADDR_LOW.SFR_BASE_ADDR_LOW (Category: DMA) */
uint32_t Read_Dx_m1_dma_Sfr_base_addr_low_SFR_BASE_ADDR_LOW(void* base);
void Write_Dx_m1_dma_Sfr_base_addr_low_SFR_BASE_ADDR_LOW(void* base, uint32_t val);

/* DX_M1_DMA.SFR_BASE_ADDR_HIGH (Category: DMA) */
uint32_t Read_Dx_m1_dma_Sfr_base_addr_high(void* base);
void Write_Dx_m1_dma_Sfr_base_addr_high(void* base, uint32_t val);
/* DX_M1_DMA.SFR_BASE_ADDR_HIGH.SFR_BASE_ADDR_HIGH (Category: DMA) */
uint32_t Read_Dx_m1_dma_Sfr_base_addr_high_SFR_BASE_ADDR_HIGH(void* base);
void Write_Dx_m1_dma_Sfr_base_addr_high_SFR_BASE_ADDR_HIGH(void* base, uint32_t val);

/* DX_M1_DMA.SFR_ADDR_OFFS (Category: DMA) */
uint32_t Read_Dx_m1_dma_Sfr_addr_offs(void* base);
void Write_Dx_m1_dma_Sfr_addr_offs(void* base, uint32_t val);
/* DX_M1_DMA.SFR_ADDR_OFFS.RESERVED0 (Category: DMA) */
uint32_t Read_Dx_m1_dma_Sfr_addr_offs_RESERVED0(void* base);
void Write_Dx_m1_dma_Sfr_addr_offs_RESERVED0(void* base, uint32_t val);

/* DX_M1_DMA.SFR_ADDR_OFFS.SFR_ADDR_OFFS (Category: DMA) */
uint32_t Read_Dx_m1_dma_Sfr_addr_offs_SFR_ADDR_OFFS(void* base);
void Write_Dx_m1_dma_Sfr_addr_offs_SFR_ADDR_OFFS(void* base, uint32_t val);

/* DX_M1_DMA.SFR_START_ADDR (Category: DMA) */
uint32_t Read_Dx_m1_dma_Sfr_start_addr(void* base);
void Write_Dx_m1_dma_Sfr_start_addr(void* base, uint32_t val);
/* DX_M1_DMA.SFR_START_ADDR.SFR_START_ADDR (Category: DMA) */
uint32_t Read_Dx_m1_dma_Sfr_start_addr_SFR_START_ADDR(void* base);
void Write_Dx_m1_dma_Sfr_start_addr_SFR_START_ADDR(void* base, uint32_t val);

/* DX_M1_DMA.SFR_START_ADDR.RESERVED0 (Category: DMA) */
uint32_t Read_Dx_m1_dma_Sfr_start_addr_RESERVED0(void* base);
void Write_Dx_m1_dma_Sfr_start_addr_RESERVED0(void* base, uint32_t val);

/* DX_M1_DMA.SFR_MOVE_CNT (Category: DMA) */
uint32_t Read_Dx_m1_dma_Sfr_move_cnt(void* base);
void Write_Dx_m1_dma_Sfr_move_cnt(void* base, uint32_t val);
/* DX_M1_DMA.SFR_MOVE_CNT.RESERVED1 (Category: DMA) */
uint32_t Read_Dx_m1_dma_Sfr_move_cnt_RESERVED1(void* base);
void Write_Dx_m1_dma_Sfr_move_cnt_RESERVED1(void* base, uint32_t val);

/* DX_M1_DMA.SFR_MOVE_CNT.SFR_MOVE_CNT (Category: DMA) */
uint32_t Read_Dx_m1_dma_Sfr_move_cnt_SFR_MOVE_CNT(void* base);
void Write_Dx_m1_dma_Sfr_move_cnt_SFR_MOVE_CNT(void* base, uint32_t val);

/* DX_M1_DMA.SFR_MOVE_CNT.RESERVED0 (Category: DMA) */
uint32_t Read_Dx_m1_dma_Sfr_move_cnt_RESERVED0(void* base);
void Write_Dx_m1_dma_Sfr_move_cnt_RESERVED0(void* base, uint32_t val);

/* DX_M1_DMA.SFR_ID (Category: DMA) */
uint32_t Read_Dx_m1_dma_Sfr_id(void* base);
void Write_Dx_m1_dma_Sfr_id(void* base, uint32_t val);
/* DX_M1_DMA.SFR_ID.SFR_ID (Category: DMA) */
uint32_t Read_Dx_m1_dma_Sfr_id_SFR_ID(void* base);
void Write_Dx_m1_dma_Sfr_id_SFR_ID(void* base, uint32_t val);

/* DX_M1_DMA.SFR_ID.RESERVED0 (Category: DMA) */
uint32_t Read_Dx_m1_dma_Sfr_id_RESERVED0(void* base);
void Write_Dx_m1_dma_Sfr_id_RESERVED0(void* base, uint32_t val);

/* DX_M1_DMA.SFR_DMA_STATUS (Category: DMA) */
uint32_t Read_Dx_m1_dma_Sfr_dma_status(void* base);
void Write_Dx_m1_dma_Sfr_dma_status(void* base, uint32_t val);
/* DX_M1_DMA.SFR_DMA_STATUS.SFR_DMA_DONE_STATUS (Category: DMA) */
uint32_t Read_Dx_m1_dma_Sfr_dma_status_SFR_DMA_DONE_STATUS(void* base);
void Write_Dx_m1_dma_Sfr_dma_status_SFR_DMA_DONE_STATUS(void* base, uint32_t val);

/* DX_M1_DMA.SFR_DMA_STATUS.RESERVED0 (Category: DMA) */
uint32_t Read_Dx_m1_dma_Sfr_dma_status_RESERVED0(void* base);
void Write_Dx_m1_dma_Sfr_dma_status_RESERVED0(void* base, uint32_t val);

/* DX_M1_DMA.DMA_CTRL (Category: DMA) */
uint32_t Read_Dx_m1_dma_Dma_ctrl(void* base);
void Write_Dx_m1_dma_Dma_ctrl(void* base, uint32_t val);
/* DX_M1_DMA.DMA_CTRL.DMA_CTRL_ENABLE (Category: DMA) */
uint32_t Read_Dx_m1_dma_Dma_ctrl_DMA_CTRL_ENABLE(void* base);
void Write_Dx_m1_dma_Dma_ctrl_DMA_CTRL_ENABLE(void* base, uint32_t val);

/* DX_M1_DMA.DMA_CTRL.RESERVED0 (Category: DMA) */
uint32_t Read_Dx_m1_dma_Dma_ctrl_RESERVED0(void* base);
void Write_Dx_m1_dma_Dma_ctrl_RESERVED0(void* base, uint32_t val);

/* DX_M1_DMA.FLUSH_STATUS (Category: DMA) */
uint32_t Read_Dx_m1_dma_Flush_status(void* base);
void Write_Dx_m1_dma_Flush_status(void* base, uint32_t val);
/* DX_M1_DMA.FLUSH_STATUS.FLUSH_STATUS (Category: DMA) */
uint32_t Read_Dx_m1_dma_Flush_status_FLUSH_STATUS(void* base);
void Write_Dx_m1_dma_Flush_status_FLUSH_STATUS(void* base, uint32_t val);

/* DX_M1_DMA.FLUSH_STATUS.RESERVED0 (Category: DMA) */
uint32_t Read_Dx_m1_dma_Flush_status_RESERVED0(void* base);
void Write_Dx_m1_dma_Flush_status_RESERVED0(void* base, uint32_t val);

/* DX_M1_DMA.AXI_CFG0 (Category: DMA) */
uint32_t Read_Dx_m1_dma_Axi_cfg0(void* base);
void Write_Dx_m1_dma_Axi_cfg0(void* base, uint32_t val);
/* DX_M1_DMA.AXI_CFG0.AXI_RDMA_BURST_LENGTH (Category: DMA) */
uint32_t Read_Dx_m1_dma_Axi_cfg0_AXI_RDMA_BURST_LENGTH(void* base);
void Write_Dx_m1_dma_Axi_cfg0_AXI_RDMA_BURST_LENGTH(void* base, uint32_t val);

/* DX_M1_DMA.AXI_CFG0.RESERVED0 (Category: DMA) */
uint32_t Read_Dx_m1_dma_Axi_cfg0_RESERVED0(void* base);
void Write_Dx_m1_dma_Axi_cfg0_RESERVED0(void* base, uint32_t val);

/* DX_M1_DMA.AXI_CFG1 (Category: DMA) */
uint32_t Read_Dx_m1_dma_Axi_cfg1(void* base);
void Write_Dx_m1_dma_Axi_cfg1(void* base, uint32_t val);
/* DX_M1_DMA.AXI_CFG1.AXI_WDMA_BURST_LENGTH (Category: DMA) */
uint32_t Read_Dx_m1_dma_Axi_cfg1_AXI_WDMA_BURST_LENGTH(void* base);
void Write_Dx_m1_dma_Axi_cfg1_AXI_WDMA_BURST_LENGTH(void* base, uint32_t val);

/* DX_M1_DMA.AXI_CFG1.RESERVED0 (Category: DMA) */
uint32_t Read_Dx_m1_dma_Axi_cfg1_RESERVED0(void* base);
void Write_Dx_m1_dma_Axi_cfg1_RESERVED0(void* base, uint32_t val);

/* DX_M1_DMA.AXI_CFG2 (Category: DMA) */
uint32_t Read_Dx_m1_dma_Axi_cfg2(void* base);
void Write_Dx_m1_dma_Axi_cfg2(void* base, uint32_t val);
/* DX_M1_DMA.AXI_CFG2.AXI_RDMA_MO (Category: DMA) */
uint32_t Read_Dx_m1_dma_Axi_cfg2_AXI_RDMA_MO(void* base);
void Write_Dx_m1_dma_Axi_cfg2_AXI_RDMA_MO(void* base, uint32_t val);

/* DX_M1_DMA.AXI_CFG2.RESERVED0 (Category: DMA) */
uint32_t Read_Dx_m1_dma_Axi_cfg2_RESERVED0(void* base);
void Write_Dx_m1_dma_Axi_cfg2_RESERVED0(void* base, uint32_t val);

/* DX_M1_DMA.AXI_CFG3 (Category: DMA) */
uint32_t Read_Dx_m1_dma_Axi_cfg3(void* base);
void Write_Dx_m1_dma_Axi_cfg3(void* base, uint32_t val);
/* DX_M1_DMA.AXI_CFG3.AXI_WDMA_MO (Category: DMA) */
uint32_t Read_Dx_m1_dma_Axi_cfg3_AXI_WDMA_MO(void* base);
void Write_Dx_m1_dma_Axi_cfg3_AXI_WDMA_MO(void* base, uint32_t val);

/* DX_M1_DMA.AXI_CFG3.RESERVED0 (Category: DMA) */
uint32_t Read_Dx_m1_dma_Axi_cfg3_RESERVED0(void* base);
void Write_Dx_m1_dma_Axi_cfg3_RESERVED0(void* base, uint32_t val);

/* DX_M1_DMA.AXI_CFG4 (Category: DMA) */
uint32_t Read_Dx_m1_dma_Axi_cfg4(void* base);
void Write_Dx_m1_dma_Axi_cfg4(void* base, uint32_t val);
/* DX_M1_DMA.AXI_CFG4.AXI_4KB_BOUNDARY (Category: DMA) */
uint32_t Read_Dx_m1_dma_Axi_cfg4_AXI_4KB_BOUNDARY(void* base);
void Write_Dx_m1_dma_Axi_cfg4_AXI_4KB_BOUNDARY(void* base, uint32_t val);

/* DX_M1_DMA.AXI_CFG4.RESERVED0 (Category: DMA) */
uint32_t Read_Dx_m1_dma_Axi_cfg4_RESERVED0(void* base);
void Write_Dx_m1_dma_Axi_cfg4_RESERVED0(void* base, uint32_t val);

/* DX_M1_NPU0.DATA_CFG0 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Data_cfg0(void* base);
void Write_Dx_m1_npu0_Data_cfg0(void* base, uint32_t val);
/* DX_M1_NPU0.DATA_CFG0.FEATURE_BIT_WIDTH (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Data_cfg0_FEATURE_BIT_WIDTH(void* base);
void Write_Dx_m1_npu0_Data_cfg0_FEATURE_BIT_WIDTH(void* base, uint32_t val);

/* DX_M1_NPU0.DATA_CFG0.W_FEATURE_BIT_WIDTH (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Data_cfg0_W_FEATURE_BIT_WIDTH(void* base);
void Write_Dx_m1_npu0_Data_cfg0_W_FEATURE_BIT_WIDTH(void* base, uint32_t val);

/* DX_M1_NPU0.DATA_CFG0.RESHAPE_SURFACE_STRIDE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Data_cfg0_RESHAPE_SURFACE_STRIDE(void* base);
void Write_Dx_m1_npu0_Data_cfg0_RESHAPE_SURFACE_STRIDE(void* base, uint32_t val);

/* DX_M1_NPU0.CTRL (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Ctrl(void* base);
void Write_Dx_m1_npu0_Ctrl(void* base, uint32_t val);
/* DX_M1_NPU0.CTRL.RESHAPE_EN (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Ctrl_RESHAPE_EN(void* base);
void Write_Dx_m1_npu0_Ctrl_RESHAPE_EN(void* base, uint32_t val);

/* DX_M1_NPU0.CTRL.WINOGRAD_EN (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Ctrl_WINOGRAD_EN(void* base);
void Write_Dx_m1_npu0_Ctrl_WINOGRAD_EN(void* base, uint32_t val);

/* DX_M1_NPU0.CTRL.FEATURE_COMPRESS_EN (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Ctrl_FEATURE_COMPRESS_EN(void* base);
void Write_Dx_m1_npu0_Ctrl_FEATURE_COMPRESS_EN(void* base, uint32_t val);

/* DX_M1_NPU0.CTRL.WEIGHT_COMPRESS_EN (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Ctrl_WEIGHT_COMPRESS_EN(void* base);
void Write_Dx_m1_npu0_Ctrl_WEIGHT_COMPRESS_EN(void* base, uint32_t val);

/* DX_M1_NPU0.CTRL.SKIP_CONNECTION_EN (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Ctrl_SKIP_CONNECTION_EN(void* base);
void Write_Dx_m1_npu0_Ctrl_SKIP_CONNECTION_EN(void* base, uint32_t val);

/* DX_M1_NPU0.CTRL.SKIP_CONNECTION_TYPE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Ctrl_SKIP_CONNECTION_TYPE(void* base);
void Write_Dx_m1_npu0_Ctrl_SKIP_CONNECTION_TYPE(void* base, uint32_t val);

/* DX_M1_NPU0.CTRL.RESIZE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Ctrl_RESIZE(void* base);
void Write_Dx_m1_npu0_Ctrl_RESIZE(void* base, uint32_t val);

/* DX_M1_NPU0.CTRL.WRITE_POOL_ONLY (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Ctrl_WRITE_POOL_ONLY(void* base);
void Write_Dx_m1_npu0_Ctrl_WRITE_POOL_ONLY(void* base, uint32_t val);

/* DX_M1_NPU0.CTRL.WEIGHT_BROADCAST_MODE_EN (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Ctrl_WEIGHT_BROADCAST_MODE_EN(void* base);
void Write_Dx_m1_npu0_Ctrl_WEIGHT_BROADCAST_MODE_EN(void* base, uint32_t val);

/* DX_M1_NPU0.CTRL.FEATURE_BROADCAST_MODE_EN (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Ctrl_FEATURE_BROADCAST_MODE_EN(void* base);
void Write_Dx_m1_npu0_Ctrl_FEATURE_BROADCAST_MODE_EN(void* base, uint32_t val);

/* DX_M1_NPU0.CTRL.ACTIVE_CNT (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Ctrl_ACTIVE_CNT(void* base);
void Write_Dx_m1_npu0_Ctrl_ACTIVE_CNT(void* base, uint32_t val);

/* DX_M1_NPU0.CTRL.ACTIVE_PERIOD (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Ctrl_ACTIVE_PERIOD(void* base);
void Write_Dx_m1_npu0_Ctrl_ACTIVE_PERIOD(void* base, uint32_t val);

/* DX_M1_NPU0.CTRL.FEATURE_DATA_TYPE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Ctrl_FEATURE_DATA_TYPE(void* base);
void Write_Dx_m1_npu0_Ctrl_FEATURE_DATA_TYPE(void* base, uint32_t val);

/* DX_M1_NPU0.CTRL.INPUT_DONE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Ctrl_INPUT_DONE(void* base);
void Write_Dx_m1_npu0_Ctrl_INPUT_DONE(void* base, uint32_t val);

/* DX_M1_NPU0.RESHAPE0 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Reshape0(void* base);
void Write_Dx_m1_npu0_Reshape0(void* base, uint32_t val);
/* DX_M1_NPU0.RESHAPE0.RESHAPE_TOTAL_WSIZE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Reshape0_RESHAPE_TOTAL_WSIZE(void* base);
void Write_Dx_m1_npu0_Reshape0_RESHAPE_TOTAL_WSIZE(void* base, uint32_t val);

/* DX_M1_NPU0.RESHAPE0.RESHAPE_IN_SIZE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Reshape0_RESHAPE_IN_SIZE(void* base);
void Write_Dx_m1_npu0_Reshape0_RESHAPE_IN_SIZE(void* base, uint32_t val);

/* DX_M1_NPU0.RESHAPE1 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Reshape1(void* base);
void Write_Dx_m1_npu0_Reshape1(void* base, uint32_t val);
/* DX_M1_NPU0.RESHAPE1.RESHAPE_ADDR_STRIDE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Reshape1_RESHAPE_ADDR_STRIDE(void* base);
void Write_Dx_m1_npu0_Reshape1_RESHAPE_ADDR_STRIDE(void* base, uint32_t val);

/* DX_M1_NPU0.RESHAPE1.RESHAPE_ITER (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Reshape1_RESHAPE_ITER(void* base);
void Write_Dx_m1_npu0_Reshape1_RESHAPE_ITER(void* base, uint32_t val);

/* DX_M1_NPU0.RESHAPE1.RESHAPE_LAST_WSIZE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Reshape1_RESHAPE_LAST_WSIZE(void* base);
void Write_Dx_m1_npu0_Reshape1_RESHAPE_LAST_WSIZE(void* base, uint32_t val);

/* DX_M1_NPU0.RESHAPE2 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Reshape2(void* base);
void Write_Dx_m1_npu0_Reshape2(void* base, uint32_t val);
/* DX_M1_NPU0.RESHAPE2.RESHAPE_READ_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Reshape2_RESHAPE_READ_BASE_ADDR(void* base);
void Write_Dx_m1_npu0_Reshape2_RESHAPE_READ_BASE_ADDR(void* base, uint32_t val);

/* DX_M1_NPU0.RESHAPE3 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Reshape3(void* base);
void Write_Dx_m1_npu0_Reshape3(void* base, uint32_t val);
/* DX_M1_NPU0.RESHAPE3.RESHAPE_WRITE_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Reshape3_RESHAPE_WRITE_BASE_ADDR(void* base);
void Write_Dx_m1_npu0_Reshape3_RESHAPE_WRITE_BASE_ADDR(void* base, uint32_t val);

/* DX_M1_NPU0.MISC (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Misc(void* base);
void Write_Dx_m1_npu0_Misc(void* base, uint32_t val);
/* DX_M1_NPU0.MISC.TILE_NUM (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Misc_TILE_NUM(void* base);
void Write_Dx_m1_npu0_Misc_TILE_NUM(void* base, uint32_t val);

/* DX_M1_NPU0.MISC.LAYER_NUM (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Misc_LAYER_NUM(void* base);
void Write_Dx_m1_npu0_Misc_LAYER_NUM(void* base, uint32_t val);

/* DX_M1_NPU0.PSEUDO (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pseudo(void* base);
void Write_Dx_m1_npu0_Pseudo(void* base, uint32_t val);
/* DX_M1_NPU0.PSEUDO.PSEUDO_CNT (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pseudo_PSEUDO_CNT(void* base);
void Write_Dx_m1_npu0_Pseudo_PSEUDO_CNT(void* base, uint32_t val);

/* DX_M1_NPU0.SFU_CTRL0 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_ctrl0(void* base);
void Write_Dx_m1_npu0_Sfu_ctrl0(void* base, uint32_t val);
/* DX_M1_NPU0.SFU_CTRL0.PRE_ACT_MODE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_ctrl0_PRE_ACT_MODE(void* base);
void Write_Dx_m1_npu0_Sfu_ctrl0_PRE_ACT_MODE(void* base, uint32_t val);

/* DX_M1_NPU0.SFU_CTRL0.PRE_MULT_COEFF_SEL (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_ctrl0_PRE_MULT_COEFF_SEL(void* base);
void Write_Dx_m1_npu0_Sfu_ctrl0_PRE_MULT_COEFF_SEL(void* base, uint32_t val);

/* DX_M1_NPU0.SFU_CTRL0.ACT_MODE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_ctrl0_ACT_MODE(void* base);
void Write_Dx_m1_npu0_Sfu_ctrl0_ACT_MODE(void* base, uint32_t val);

/* DX_M1_NPU0.SFU_CTRL0.ACT_INOUT_CTRL (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_ctrl0_ACT_INOUT_CTRL(void* base);
void Write_Dx_m1_npu0_Sfu_ctrl0_ACT_INOUT_CTRL(void* base, uint32_t val);

/* DX_M1_NPU0.SFU_CTRL0.POST_ACT_MODE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_ctrl0_POST_ACT_MODE(void* base);
void Write_Dx_m1_npu0_Sfu_ctrl0_POST_ACT_MODE(void* base, uint32_t val);

/* DX_M1_NPU0.SFU_CTRL0.PRE_ADD_COEFF_SEL (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_ctrl0_PRE_ADD_COEFF_SEL(void* base);
void Write_Dx_m1_npu0_Sfu_ctrl0_PRE_ADD_COEFF_SEL(void* base, uint32_t val);

/* DX_M1_NPU0.SFU_CTRL0.SE_EN (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_ctrl0_SE_EN(void* base);
void Write_Dx_m1_npu0_Sfu_ctrl0_SE_EN(void* base, uint32_t val);

/* DX_M1_NPU0.SFU_CTRL0.SE_WRITE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_ctrl0_SE_WRITE(void* base);
void Write_Dx_m1_npu0_Sfu_ctrl0_SE_WRITE(void* base, uint32_t val);

/* DX_M1_NPU0.SFU_CTRL0.ARG_MAX_MODE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_ctrl0_ARG_MAX_MODE(void* base);
void Write_Dx_m1_npu0_Sfu_ctrl0_ARG_MAX_MODE(void* base, uint32_t val);

/* DX_M1_NPU0.SFU_CTRL0.ARG_CLASS_NUM (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_ctrl0_ARG_CLASS_NUM(void* base);
void Write_Dx_m1_npu0_Sfu_ctrl0_ARG_CLASS_NUM(void* base, uint32_t val);

/* DX_M1_NPU0.SFU_CTRL0.ARG_MAX_OUT_FORMAT (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_ctrl0_ARG_MAX_OUT_FORMAT(void* base);
void Write_Dx_m1_npu0_Sfu_ctrl0_ARG_MAX_OUT_FORMAT(void* base, uint32_t val);

/* DX_M1_NPU0.SFU_CTRL1 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_ctrl1(void* base);
void Write_Dx_m1_npu0_Sfu_ctrl1(void* base, uint32_t val);
/* DX_M1_NPU0.SFU_CTRL1.SFU_HALF_RUN_MODE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_ctrl1_SFU_HALF_RUN_MODE(void* base);
void Write_Dx_m1_npu0_Sfu_ctrl1_SFU_HALF_RUN_MODE(void* base, uint32_t val);

/* DX_M1_NPU0.SFU_CTRL1.SKIP_ADD_SEL (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_ctrl1_SKIP_ADD_SEL(void* base);
void Write_Dx_m1_npu0_Sfu_ctrl1_SKIP_ADD_SEL(void* base, uint32_t val);

/* DX_M1_NPU0.SFU_CTRL1.SKIP_MUL_SEL (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_ctrl1_SKIP_MUL_SEL(void* base);
void Write_Dx_m1_npu0_Sfu_ctrl1_SKIP_MUL_SEL(void* base, uint32_t val);

/* DX_M1_NPU0.SFU_CTRL1.FLOAT2INT_MODE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_ctrl1_FLOAT2INT_MODE(void* base);
void Write_Dx_m1_npu0_Sfu_ctrl1_FLOAT2INT_MODE(void* base, uint32_t val);

/* DX_M1_NPU0.SFU_CTRL1.SKIP_IN_TYPE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_ctrl1_SKIP_IN_TYPE(void* base);
void Write_Dx_m1_npu0_Sfu_ctrl1_SKIP_IN_TYPE(void* base, uint32_t val);

/* DX_M1_NPU0.SFU_CTRL1.POOL_MODE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_ctrl1_POOL_MODE(void* base);
void Write_Dx_m1_npu0_Sfu_ctrl1_POOL_MODE(void* base, uint32_t val);

/* DX_M1_NPU0.SFU_CTRL1.RESHAPE_32BIT_MODE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_ctrl1_RESHAPE_32BIT_MODE(void* base);
void Write_Dx_m1_npu0_Sfu_ctrl1_RESHAPE_32BIT_MODE(void* base, uint32_t val);

/* DX_M1_NPU0.SFU_CTRL1.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_ctrl1_RESERVED0(void* base);
void Write_Dx_m1_npu0_Sfu_ctrl1_RESERVED0(void* base, uint32_t val);

/* DX_M1_NPU0.SFU_POOL0 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_pool0(void* base);
void Write_Dx_m1_npu0_Sfu_pool0(void* base, uint32_t val);
/* DX_M1_NPU0.SFU_POOL0.POOL_WINSIZE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_pool0_POOL_WINSIZE(void* base);
void Write_Dx_m1_npu0_Sfu_pool0_POOL_WINSIZE(void* base, uint32_t val);

/* DX_M1_NPU0.SFU_CLIP_MAX (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_clip_max(void* base);
void Write_Dx_m1_npu0_Sfu_clip_max(void* base, uint32_t val);
/* DX_M1_NPU0.SFU_CLIP_MAX.CLIP_MAX (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_clip_max_CLIP_MAX(void* base);
void Write_Dx_m1_npu0_Sfu_clip_max_CLIP_MAX(void* base, uint32_t val);

/* DX_M1_NPU0.SFU_CLIP_MIN (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_clip_min(void* base);
void Write_Dx_m1_npu0_Sfu_clip_min(void* base, uint32_t val);
/* DX_M1_NPU0.SFU_CLIP_MIN.CLIP_MIN (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_clip_min_CLIP_MIN(void* base);
void Write_Dx_m1_npu0_Sfu_clip_min_CLIP_MIN(void* base, uint32_t val);

/* DX_M1_NPU0.SFU_COEFF0 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff0(void* base);
void Write_Dx_m1_npu0_Sfu_coeff0(void* base, uint32_t val);
/* DX_M1_NPU0.SFU_COEFF0.SKIP_ADD_COEFF (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff0_SKIP_ADD_COEFF(void* base);
void Write_Dx_m1_npu0_Sfu_coeff0_SKIP_ADD_COEFF(void* base, uint32_t val);

/* DX_M1_NPU0.SFU_COEFF1 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff1(void* base);
void Write_Dx_m1_npu0_Sfu_coeff1(void* base, uint32_t val);
/* DX_M1_NPU0.SFU_COEFF1.PRE_ACT_MULT_COEFF (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff1_PRE_ACT_MULT_COEFF(void* base);
void Write_Dx_m1_npu0_Sfu_coeff1_PRE_ACT_MULT_COEFF(void* base, uint32_t val);

/* DX_M1_NPU0.SFU_COEFF2 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff2(void* base);
void Write_Dx_m1_npu0_Sfu_coeff2(void* base, uint32_t val);
/* DX_M1_NPU0.SFU_COEFF2.PRE_ACT_ADD_COEFF (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff2_PRE_ACT_ADD_COEFF(void* base);
void Write_Dx_m1_npu0_Sfu_coeff2_PRE_ACT_ADD_COEFF(void* base, uint32_t val);

/* DX_M1_NPU0.SFU_COEFF3 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff3(void* base);
void Write_Dx_m1_npu0_Sfu_coeff3(void* base, uint32_t val);
/* DX_M1_NPU0.SFU_COEFF3.AVG_POOL_MULT_COEFF (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff3_AVG_POOL_MULT_COEFF(void* base);
void Write_Dx_m1_npu0_Sfu_coeff3_AVG_POOL_MULT_COEFF(void* base, uint32_t val);

/* DX_M1_NPU0.SFU_COEFF4 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff4(void* base);
void Write_Dx_m1_npu0_Sfu_coeff4(void* base, uint32_t val);
/* DX_M1_NPU0.SFU_COEFF4.LMUL_ADD_COEFF (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff4_LMUL_ADD_COEFF(void* base);
void Write_Dx_m1_npu0_Sfu_coeff4_LMUL_ADD_COEFF(void* base, uint32_t val);

/* DX_M1_NPU0.SFU_COEFF5 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff5(void* base);
void Write_Dx_m1_npu0_Sfu_coeff5(void* base, uint32_t val);
/* DX_M1_NPU0.SFU_COEFF5.ACT_OFFSET_VAL (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff5_ACT_OFFSET_VAL(void* base);
void Write_Dx_m1_npu0_Sfu_coeff5_ACT_OFFSET_VAL(void* base, uint32_t val);

/* DX_M1_NPU0.SFU_COEFF6 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff6(void* base);
void Write_Dx_m1_npu0_Sfu_coeff6(void* base, uint32_t val);
/* DX_M1_NPU0.SFU_COEFF6.SKIP_SCALE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff6_SKIP_SCALE(void* base);
void Write_Dx_m1_npu0_Sfu_coeff6_SKIP_SCALE(void* base, uint32_t val);

/* DX_M1_NPU0.SFU_COEFF7 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff7(void* base);
void Write_Dx_m1_npu0_Sfu_coeff7(void* base, uint32_t val);
/* DX_M1_NPU0.SFU_COEFF7.LEAKY_RELU_SLOPE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff7_LEAKY_RELU_SLOPE(void* base);
void Write_Dx_m1_npu0_Sfu_coeff7_LEAKY_RELU_SLOPE(void* base, uint32_t val);

/* DX_M1_NPU0.SFU_COEFF8 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff8(void* base);
void Write_Dx_m1_npu0_Sfu_coeff8(void* base, uint32_t val);
/* DX_M1_NPU0.SFU_COEFF8.RELU6_CLIP_MAX (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff8_RELU6_CLIP_MAX(void* base);
void Write_Dx_m1_npu0_Sfu_coeff8_RELU6_CLIP_MAX(void* base, uint32_t val);

/* DX_M1_NPU0.SFU_COEFF9 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff9(void* base);
void Write_Dx_m1_npu0_Sfu_coeff9(void* base, uint32_t val);
/* DX_M1_NPU0.SFU_COEFF9.PAF_BOUNDARY0 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff9_PAF_BOUNDARY0(void* base);
void Write_Dx_m1_npu0_Sfu_coeff9_PAF_BOUNDARY0(void* base, uint32_t val);

/* DX_M1_NPU0.SFU_COEFF10 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff10(void* base);
void Write_Dx_m1_npu0_Sfu_coeff10(void* base, uint32_t val);
/* DX_M1_NPU0.SFU_COEFF10.PAF_BOUNDARY1 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff10_PAF_BOUNDARY1(void* base);
void Write_Dx_m1_npu0_Sfu_coeff10_PAF_BOUNDARY1(void* base, uint32_t val);

/* DX_M1_NPU0.SFU_COEFF11 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff11(void* base);
void Write_Dx_m1_npu0_Sfu_coeff11(void* base, uint32_t val);
/* DX_M1_NPU0.SFU_COEFF11.PAF_BOUNDARY2 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff11_PAF_BOUNDARY2(void* base);
void Write_Dx_m1_npu0_Sfu_coeff11_PAF_BOUNDARY2(void* base, uint32_t val);

/* DX_M1_NPU0.SFU_COEFF12 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff12(void* base);
void Write_Dx_m1_npu0_Sfu_coeff12(void* base, uint32_t val);
/* DX_M1_NPU0.SFU_COEFF12.PAF_BOUNDARY3 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff12_PAF_BOUNDARY3(void* base);
void Write_Dx_m1_npu0_Sfu_coeff12_PAF_BOUNDARY3(void* base, uint32_t val);

/* DX_M1_NPU0.SFU_COEFF13 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff13(void* base);
void Write_Dx_m1_npu0_Sfu_coeff13(void* base, uint32_t val);
/* DX_M1_NPU0.SFU_COEFF13.PAF_BOUNDARY4 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff13_PAF_BOUNDARY4(void* base);
void Write_Dx_m1_npu0_Sfu_coeff13_PAF_BOUNDARY4(void* base, uint32_t val);

/* DX_M1_NPU0.SFU_COEFF14 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff14(void* base);
void Write_Dx_m1_npu0_Sfu_coeff14(void* base, uint32_t val);
/* DX_M1_NPU0.SFU_COEFF14.PAF_BOUNDARY5 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff14_PAF_BOUNDARY5(void* base);
void Write_Dx_m1_npu0_Sfu_coeff14_PAF_BOUNDARY5(void* base, uint32_t val);

/* DX_M1_NPU0.SFU_COEFF15 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff15(void* base);
void Write_Dx_m1_npu0_Sfu_coeff15(void* base, uint32_t val);
/* DX_M1_NPU0.SFU_COEFF15.PAF_BOUNDARY6 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff15_PAF_BOUNDARY6(void* base);
void Write_Dx_m1_npu0_Sfu_coeff15_PAF_BOUNDARY6(void* base, uint32_t val);

/* DX_M1_NPU0.SFU_COEFF16 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff16(void* base);
void Write_Dx_m1_npu0_Sfu_coeff16(void* base, uint32_t val);
/* DX_M1_NPU0.SFU_COEFF16.PAF_BOUNDARY7 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff16_PAF_BOUNDARY7(void* base);
void Write_Dx_m1_npu0_Sfu_coeff16_PAF_BOUNDARY7(void* base, uint32_t val);

/* DX_M1_NPU0.SFU_COEFF17 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff17(void* base);
void Write_Dx_m1_npu0_Sfu_coeff17(void* base, uint32_t val);
/* DX_M1_NPU0.SFU_COEFF17.PAF_BOUNDARY8 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff17_PAF_BOUNDARY8(void* base);
void Write_Dx_m1_npu0_Sfu_coeff17_PAF_BOUNDARY8(void* base, uint32_t val);

/* DX_M1_NPU0.SFU_COEFF18 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff18(void* base);
void Write_Dx_m1_npu0_Sfu_coeff18(void* base, uint32_t val);
/* DX_M1_NPU0.SFU_COEFF18.PAF_BOUNDARY9 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff18_PAF_BOUNDARY9(void* base);
void Write_Dx_m1_npu0_Sfu_coeff18_PAF_BOUNDARY9(void* base, uint32_t val);

/* DX_M1_NPU0.SFU_COEFF19 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff19(void* base);
void Write_Dx_m1_npu0_Sfu_coeff19(void* base, uint32_t val);
/* DX_M1_NPU0.SFU_COEFF19.PAF_BOUNDARY10 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff19_PAF_BOUNDARY10(void* base);
void Write_Dx_m1_npu0_Sfu_coeff19_PAF_BOUNDARY10(void* base, uint32_t val);

/* DX_M1_NPU0.SFU_COEFF20 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff20(void* base);
void Write_Dx_m1_npu0_Sfu_coeff20(void* base, uint32_t val);
/* DX_M1_NPU0.SFU_COEFF20.PAF_BOUNDARY11 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff20_PAF_BOUNDARY11(void* base);
void Write_Dx_m1_npu0_Sfu_coeff20_PAF_BOUNDARY11(void* base, uint32_t val);

/* DX_M1_NPU0.SFU_COEFF21 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff21(void* base);
void Write_Dx_m1_npu0_Sfu_coeff21(void* base, uint32_t val);
/* DX_M1_NPU0.SFU_COEFF21.PAF_BOUNDARY12 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff21_PAF_BOUNDARY12(void* base);
void Write_Dx_m1_npu0_Sfu_coeff21_PAF_BOUNDARY12(void* base, uint32_t val);

/* DX_M1_NPU0.SFU_COEFF22 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff22(void* base);
void Write_Dx_m1_npu0_Sfu_coeff22(void* base, uint32_t val);
/* DX_M1_NPU0.SFU_COEFF22.PAF_BOUNDARY13 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff22_PAF_BOUNDARY13(void* base);
void Write_Dx_m1_npu0_Sfu_coeff22_PAF_BOUNDARY13(void* base, uint32_t val);

/* DX_M1_NPU0.SFU_COEFF23 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff23(void* base);
void Write_Dx_m1_npu0_Sfu_coeff23(void* base, uint32_t val);
/* DX_M1_NPU0.SFU_COEFF23.PAF_BOUNDARY14 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff23_PAF_BOUNDARY14(void* base);
void Write_Dx_m1_npu0_Sfu_coeff23_PAF_BOUNDARY14(void* base, uint32_t val);

/* DX_M1_NPU0.SFU_COEFF24 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff24(void* base);
void Write_Dx_m1_npu0_Sfu_coeff24(void* base, uint32_t val);
/* DX_M1_NPU0.SFU_COEFF24.PAF_MULT_COEFF0 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff24_PAF_MULT_COEFF0(void* base);
void Write_Dx_m1_npu0_Sfu_coeff24_PAF_MULT_COEFF0(void* base, uint32_t val);

/* DX_M1_NPU0.SFU_COEFF25 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff25(void* base);
void Write_Dx_m1_npu0_Sfu_coeff25(void* base, uint32_t val);
/* DX_M1_NPU0.SFU_COEFF25.PAF_MULT_COEFF1 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff25_PAF_MULT_COEFF1(void* base);
void Write_Dx_m1_npu0_Sfu_coeff25_PAF_MULT_COEFF1(void* base, uint32_t val);

/* DX_M1_NPU0.SFU_COEFF26 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff26(void* base);
void Write_Dx_m1_npu0_Sfu_coeff26(void* base, uint32_t val);
/* DX_M1_NPU0.SFU_COEFF26.PAF_MULT_COEFF2 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff26_PAF_MULT_COEFF2(void* base);
void Write_Dx_m1_npu0_Sfu_coeff26_PAF_MULT_COEFF2(void* base, uint32_t val);

/* DX_M1_NPU0.SFU_COEFF27 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff27(void* base);
void Write_Dx_m1_npu0_Sfu_coeff27(void* base, uint32_t val);
/* DX_M1_NPU0.SFU_COEFF27.PAF_MULT_COEFF3 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff27_PAF_MULT_COEFF3(void* base);
void Write_Dx_m1_npu0_Sfu_coeff27_PAF_MULT_COEFF3(void* base, uint32_t val);

/* DX_M1_NPU0.SFU_COEFF28 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff28(void* base);
void Write_Dx_m1_npu0_Sfu_coeff28(void* base, uint32_t val);
/* DX_M1_NPU0.SFU_COEFF28.PAF_MULT_COEFF4 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff28_PAF_MULT_COEFF4(void* base);
void Write_Dx_m1_npu0_Sfu_coeff28_PAF_MULT_COEFF4(void* base, uint32_t val);

/* DX_M1_NPU0.SFU_COEFF29 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff29(void* base);
void Write_Dx_m1_npu0_Sfu_coeff29(void* base, uint32_t val);
/* DX_M1_NPU0.SFU_COEFF29.PAF_MULT_COEFF5 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff29_PAF_MULT_COEFF5(void* base);
void Write_Dx_m1_npu0_Sfu_coeff29_PAF_MULT_COEFF5(void* base, uint32_t val);

/* DX_M1_NPU0.SFU_COEFF30 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff30(void* base);
void Write_Dx_m1_npu0_Sfu_coeff30(void* base, uint32_t val);
/* DX_M1_NPU0.SFU_COEFF30.PAF_MULT_COEFF6 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff30_PAF_MULT_COEFF6(void* base);
void Write_Dx_m1_npu0_Sfu_coeff30_PAF_MULT_COEFF6(void* base, uint32_t val);

/* DX_M1_NPU0.SFU_COEFF31 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff31(void* base);
void Write_Dx_m1_npu0_Sfu_coeff31(void* base, uint32_t val);
/* DX_M1_NPU0.SFU_COEFF31.PAF_MULT_COEFF7 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff31_PAF_MULT_COEFF7(void* base);
void Write_Dx_m1_npu0_Sfu_coeff31_PAF_MULT_COEFF7(void* base, uint32_t val);

/* DX_M1_NPU0.SFU_COEFF32 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff32(void* base);
void Write_Dx_m1_npu0_Sfu_coeff32(void* base, uint32_t val);
/* DX_M1_NPU0.SFU_COEFF32.PAF_MULT_COEFF8 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff32_PAF_MULT_COEFF8(void* base);
void Write_Dx_m1_npu0_Sfu_coeff32_PAF_MULT_COEFF8(void* base, uint32_t val);

/* DX_M1_NPU0.SFU_COEFF33 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff33(void* base);
void Write_Dx_m1_npu0_Sfu_coeff33(void* base, uint32_t val);
/* DX_M1_NPU0.SFU_COEFF33.PAF_MULT_COEFF9 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff33_PAF_MULT_COEFF9(void* base);
void Write_Dx_m1_npu0_Sfu_coeff33_PAF_MULT_COEFF9(void* base, uint32_t val);

/* DX_M1_NPU0.SFU_COEFF34 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff34(void* base);
void Write_Dx_m1_npu0_Sfu_coeff34(void* base, uint32_t val);
/* DX_M1_NPU0.SFU_COEFF34.PAF_MULT_COEFF10 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff34_PAF_MULT_COEFF10(void* base);
void Write_Dx_m1_npu0_Sfu_coeff34_PAF_MULT_COEFF10(void* base, uint32_t val);

/* DX_M1_NPU0.SFU_COEFF35 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff35(void* base);
void Write_Dx_m1_npu0_Sfu_coeff35(void* base, uint32_t val);
/* DX_M1_NPU0.SFU_COEFF35.PAF_MULT_COEFF11 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff35_PAF_MULT_COEFF11(void* base);
void Write_Dx_m1_npu0_Sfu_coeff35_PAF_MULT_COEFF11(void* base, uint32_t val);

/* DX_M1_NPU0.SFU_COEFF36 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff36(void* base);
void Write_Dx_m1_npu0_Sfu_coeff36(void* base, uint32_t val);
/* DX_M1_NPU0.SFU_COEFF36.PAF_MULT_COEFF12 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff36_PAF_MULT_COEFF12(void* base);
void Write_Dx_m1_npu0_Sfu_coeff36_PAF_MULT_COEFF12(void* base, uint32_t val);

/* DX_M1_NPU0.SFU_COEFF37 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff37(void* base);
void Write_Dx_m1_npu0_Sfu_coeff37(void* base, uint32_t val);
/* DX_M1_NPU0.SFU_COEFF37.PAF_MULT_COEFF13 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff37_PAF_MULT_COEFF13(void* base);
void Write_Dx_m1_npu0_Sfu_coeff37_PAF_MULT_COEFF13(void* base, uint32_t val);

/* DX_M1_NPU0.SFU_COEFF38 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff38(void* base);
void Write_Dx_m1_npu0_Sfu_coeff38(void* base, uint32_t val);
/* DX_M1_NPU0.SFU_COEFF38.PAF_MULT_COEFF14 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff38_PAF_MULT_COEFF14(void* base);
void Write_Dx_m1_npu0_Sfu_coeff38_PAF_MULT_COEFF14(void* base, uint32_t val);

/* DX_M1_NPU0.SFU_COEFF39 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff39(void* base);
void Write_Dx_m1_npu0_Sfu_coeff39(void* base, uint32_t val);
/* DX_M1_NPU0.SFU_COEFF39.PAF_MULT_COEFF15 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff39_PAF_MULT_COEFF15(void* base);
void Write_Dx_m1_npu0_Sfu_coeff39_PAF_MULT_COEFF15(void* base, uint32_t val);

/* DX_M1_NPU0.SFU_COEFF40 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff40(void* base);
void Write_Dx_m1_npu0_Sfu_coeff40(void* base, uint32_t val);
/* DX_M1_NPU0.SFU_COEFF40.PAF_ADD_COEFF0 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff40_PAF_ADD_COEFF0(void* base);
void Write_Dx_m1_npu0_Sfu_coeff40_PAF_ADD_COEFF0(void* base, uint32_t val);

/* DX_M1_NPU0.SFU_COEFF41 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff41(void* base);
void Write_Dx_m1_npu0_Sfu_coeff41(void* base, uint32_t val);
/* DX_M1_NPU0.SFU_COEFF41.PAF_ADD_COEFF1 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff41_PAF_ADD_COEFF1(void* base);
void Write_Dx_m1_npu0_Sfu_coeff41_PAF_ADD_COEFF1(void* base, uint32_t val);

/* DX_M1_NPU0.SFU_COEFF42 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff42(void* base);
void Write_Dx_m1_npu0_Sfu_coeff42(void* base, uint32_t val);
/* DX_M1_NPU0.SFU_COEFF42.PAF_ADD_COEFF2 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff42_PAF_ADD_COEFF2(void* base);
void Write_Dx_m1_npu0_Sfu_coeff42_PAF_ADD_COEFF2(void* base, uint32_t val);

/* DX_M1_NPU0.SFU_COEFF43 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff43(void* base);
void Write_Dx_m1_npu0_Sfu_coeff43(void* base, uint32_t val);
/* DX_M1_NPU0.SFU_COEFF43.PAF_ADD_COEFF3 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff43_PAF_ADD_COEFF3(void* base);
void Write_Dx_m1_npu0_Sfu_coeff43_PAF_ADD_COEFF3(void* base, uint32_t val);

/* DX_M1_NPU0.SFU_COEFF44 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff44(void* base);
void Write_Dx_m1_npu0_Sfu_coeff44(void* base, uint32_t val);
/* DX_M1_NPU0.SFU_COEFF44.PAF_ADD_COEFF4 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff44_PAF_ADD_COEFF4(void* base);
void Write_Dx_m1_npu0_Sfu_coeff44_PAF_ADD_COEFF4(void* base, uint32_t val);

/* DX_M1_NPU0.SFU_COEFF45 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff45(void* base);
void Write_Dx_m1_npu0_Sfu_coeff45(void* base, uint32_t val);
/* DX_M1_NPU0.SFU_COEFF45.PAF_ADD_COEFF5 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff45_PAF_ADD_COEFF5(void* base);
void Write_Dx_m1_npu0_Sfu_coeff45_PAF_ADD_COEFF5(void* base, uint32_t val);

/* DX_M1_NPU0.SFU_COEFF46 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff46(void* base);
void Write_Dx_m1_npu0_Sfu_coeff46(void* base, uint32_t val);
/* DX_M1_NPU0.SFU_COEFF46.PAF_ADD_COEFF6 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff46_PAF_ADD_COEFF6(void* base);
void Write_Dx_m1_npu0_Sfu_coeff46_PAF_ADD_COEFF6(void* base, uint32_t val);

/* DX_M1_NPU0.SFU_COEFF47 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff47(void* base);
void Write_Dx_m1_npu0_Sfu_coeff47(void* base, uint32_t val);
/* DX_M1_NPU0.SFU_COEFF47.PAF_ADD_COEFF7 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff47_PAF_ADD_COEFF7(void* base);
void Write_Dx_m1_npu0_Sfu_coeff47_PAF_ADD_COEFF7(void* base, uint32_t val);

/* DX_M1_NPU0.SFU_COEFF48 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff48(void* base);
void Write_Dx_m1_npu0_Sfu_coeff48(void* base, uint32_t val);
/* DX_M1_NPU0.SFU_COEFF48.PAF_ADD_COEFF8 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff48_PAF_ADD_COEFF8(void* base);
void Write_Dx_m1_npu0_Sfu_coeff48_PAF_ADD_COEFF8(void* base, uint32_t val);

/* DX_M1_NPU0.SFU_COEFF49 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff49(void* base);
void Write_Dx_m1_npu0_Sfu_coeff49(void* base, uint32_t val);
/* DX_M1_NPU0.SFU_COEFF49.PAF_ADD_COEFF9 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff49_PAF_ADD_COEFF9(void* base);
void Write_Dx_m1_npu0_Sfu_coeff49_PAF_ADD_COEFF9(void* base, uint32_t val);

/* DX_M1_NPU0.SFU_COEFF50 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff50(void* base);
void Write_Dx_m1_npu0_Sfu_coeff50(void* base, uint32_t val);
/* DX_M1_NPU0.SFU_COEFF50.PAF_ADD_COEFF10 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff50_PAF_ADD_COEFF10(void* base);
void Write_Dx_m1_npu0_Sfu_coeff50_PAF_ADD_COEFF10(void* base, uint32_t val);

/* DX_M1_NPU0.SFU_COEFF51 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff51(void* base);
void Write_Dx_m1_npu0_Sfu_coeff51(void* base, uint32_t val);
/* DX_M1_NPU0.SFU_COEFF51.PAF_ADD_COEFF11 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff51_PAF_ADD_COEFF11(void* base);
void Write_Dx_m1_npu0_Sfu_coeff51_PAF_ADD_COEFF11(void* base, uint32_t val);

/* DX_M1_NPU0.SFU_COEFF52 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff52(void* base);
void Write_Dx_m1_npu0_Sfu_coeff52(void* base, uint32_t val);
/* DX_M1_NPU0.SFU_COEFF52.PAF_ADD_COEFF12 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff52_PAF_ADD_COEFF12(void* base);
void Write_Dx_m1_npu0_Sfu_coeff52_PAF_ADD_COEFF12(void* base, uint32_t val);

/* DX_M1_NPU0.SFU_COEFF53 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff53(void* base);
void Write_Dx_m1_npu0_Sfu_coeff53(void* base, uint32_t val);
/* DX_M1_NPU0.SFU_COEFF53.PAF_ADD_COEFF13 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff53_PAF_ADD_COEFF13(void* base);
void Write_Dx_m1_npu0_Sfu_coeff53_PAF_ADD_COEFF13(void* base, uint32_t val);

/* DX_M1_NPU0.SFU_COEFF54 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff54(void* base);
void Write_Dx_m1_npu0_Sfu_coeff54(void* base, uint32_t val);
/* DX_M1_NPU0.SFU_COEFF54.PAF_ADD_COEFF14 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff54_PAF_ADD_COEFF14(void* base);
void Write_Dx_m1_npu0_Sfu_coeff54_PAF_ADD_COEFF14(void* base, uint32_t val);

/* DX_M1_NPU0.SFU_COEFF55 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff55(void* base);
void Write_Dx_m1_npu0_Sfu_coeff55(void* base, uint32_t val);
/* DX_M1_NPU0.SFU_COEFF55.PAF_ADD_COEFF15 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff55_PAF_ADD_COEFF15(void* base);
void Write_Dx_m1_npu0_Sfu_coeff55_PAF_ADD_COEFF15(void* base, uint32_t val);

/* DX_M1_NPU0.PE0_IP0 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_ip0(void* base);
void Write_Dx_m1_npu0_Pe0_ip0(void* base, uint32_t val);
/* DX_M1_NPU0.PE0_IP0.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_ip0_RESERVED0(void* base);
void Write_Dx_m1_npu0_Pe0_ip0_RESERVED0(void* base, uint32_t val);

/* DX_M1_NPU0.PE0_IP0.PE0_FMT_CH_MODE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_ip0_PE0_FMT_CH_MODE(void* base);
void Write_Dx_m1_npu0_Pe0_ip0_PE0_FMT_CH_MODE(void* base, uint32_t val);

/* DX_M1_NPU0.PE0_IP0.PE0_RF_ADDR_GEN_MAX_NUM (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_ip0_PE0_RF_ADDR_GEN_MAX_NUM(void* base);
void Write_Dx_m1_npu0_Pe0_ip0_PE0_RF_ADDR_GEN_MAX_NUM(void* base, uint32_t val);

/* DX_M1_NPU0.PE0_IP0.PE0_FMT_ENABLE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_ip0_PE0_FMT_ENABLE(void* base);
void Write_Dx_m1_npu0_Pe0_ip0_PE0_FMT_ENABLE(void* base, uint32_t val);

/* DX_M1_NPU0.PE0_IP0.PE0_IMG2COL_EN (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_ip0_PE0_IMG2COL_EN(void* base);
void Write_Dx_m1_npu0_Pe0_ip0_PE0_IMG2COL_EN(void* base, uint32_t val);

/* DX_M1_NPU0.PE0_IP1 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_ip1(void* base);
void Write_Dx_m1_npu0_Pe0_ip1(void* base, uint32_t val);
/* DX_M1_NPU0.PE0_IP1.PE0_IMG2COL_WRITE_FEATURE_BASE_ADDR_0 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_ip1_PE0_IMG2COL_WRITE_FEATURE_BASE_ADDR_0(void* base);
void Write_Dx_m1_npu0_Pe0_ip1_PE0_IMG2COL_WRITE_FEATURE_BASE_ADDR_0(void* base, uint32_t val);

/* DX_M1_NPU0.PE0_IP1.PE0_IMG2COL_HEIGHT_MAX (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_ip1_PE0_IMG2COL_HEIGHT_MAX(void* base);
void Write_Dx_m1_npu0_Pe0_ip1_PE0_IMG2COL_HEIGHT_MAX(void* base, uint32_t val);

/* DX_M1_NPU0.PE0_IP2 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_ip2(void* base);
void Write_Dx_m1_npu0_Pe0_ip2(void* base, uint32_t val);
/* DX_M1_NPU0.PE0_IP2.PE0_IMG2COL_WRITE_FEATURE_BASE_ADDR_2 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_ip2_PE0_IMG2COL_WRITE_FEATURE_BASE_ADDR_2(void* base);
void Write_Dx_m1_npu0_Pe0_ip2_PE0_IMG2COL_WRITE_FEATURE_BASE_ADDR_2(void* base, uint32_t val);

/* DX_M1_NPU0.PE0_IP2.PE0_IMG2COL_WRITE_FEATURE_BASE_ADDR_1 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_ip2_PE0_IMG2COL_WRITE_FEATURE_BASE_ADDR_1(void* base);
void Write_Dx_m1_npu0_Pe0_ip2_PE0_IMG2COL_WRITE_FEATURE_BASE_ADDR_1(void* base, uint32_t val);

/* DX_M1_NPU0.PE0_IP3 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_ip3(void* base);
void Write_Dx_m1_npu0_Pe0_ip3(void* base, uint32_t val);
/* DX_M1_NPU0.PE0_IP3.PE0_FMT_FIRST_LINE_OPT (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_ip3_PE0_FMT_FIRST_LINE_OPT(void* base);
void Write_Dx_m1_npu0_Pe0_ip3_PE0_FMT_FIRST_LINE_OPT(void* base, uint32_t val);

/* DX_M1_NPU0.PE0_IP3.PE0_FMT_FIRST_VALID_NUM (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_ip3_PE0_FMT_FIRST_VALID_NUM(void* base);
void Write_Dx_m1_npu0_Pe0_ip3_PE0_FMT_FIRST_VALID_NUM(void* base, uint32_t val);

/* DX_M1_NPU0.PE0_IP3.PE0_IMG2COL_WIDTH_MAX (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_ip3_PE0_IMG2COL_WIDTH_MAX(void* base);
void Write_Dx_m1_npu0_Pe0_ip3_PE0_IMG2COL_WIDTH_MAX(void* base, uint32_t val);

/* DX_M1_NPU0.PE0_IP3.PE0_IMG2COL_LAST_VALID_BYTE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_ip3_PE0_IMG2COL_LAST_VALID_BYTE(void* base);
void Write_Dx_m1_npu0_Pe0_ip3_PE0_IMG2COL_LAST_VALID_BYTE(void* base, uint32_t val);

/* DX_M1_NPU0.PE0_IP4 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_ip4(void* base);
void Write_Dx_m1_npu0_Pe0_ip4(void* base, uint32_t val);
/* DX_M1_NPU0.PE0_IP4.PE0_FMT_READ_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_ip4_PE0_FMT_READ_BASE_ADDR(void* base);
void Write_Dx_m1_npu0_Pe0_ip4_PE0_FMT_READ_BASE_ADDR(void* base, uint32_t val);

/* DX_M1_NPU0.PE0_ADDR_GEN0 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_addr_gen0(void* base);
void Write_Dx_m1_npu0_Pe0_addr_gen0(void* base, uint32_t val);
/* DX_M1_NPU0.PE0_ADDR_GEN0.PE0_DEFAULT_F_ADDR_GEN_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_addr_gen0_PE0_DEFAULT_F_ADDR_GEN_BASE_ADDR(void* base);
void Write_Dx_m1_npu0_Pe0_addr_gen0_PE0_DEFAULT_F_ADDR_GEN_BASE_ADDR(void* base, uint32_t val);

/* DX_M1_NPU0.PE0_ADDR_GEN1 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_addr_gen1(void* base);
void Write_Dx_m1_npu0_Pe0_addr_gen1(void* base, uint32_t val);
/* DX_M1_NPU0.PE0_ADDR_GEN1.PE0_IMG2COL_RQST_NUM (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_addr_gen1_PE0_IMG2COL_RQST_NUM(void* base);
void Write_Dx_m1_npu0_Pe0_addr_gen1_PE0_IMG2COL_RQST_NUM(void* base, uint32_t val);

/* DX_M1_NPU0.PE0_ADDR_GEN1.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_addr_gen1_RESERVED0(void* base);
void Write_Dx_m1_npu0_Pe0_addr_gen1_RESERVED0(void* base, uint32_t val);

/* DX_M1_NPU0.PE0_ADDR_GEN1.PE0_DEFAULT_F_ADDR_GEN_CNT_MAX_NUM (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_addr_gen1_PE0_DEFAULT_F_ADDR_GEN_CNT_MAX_NUM(void* base);
void Write_Dx_m1_npu0_Pe0_addr_gen1_PE0_DEFAULT_F_ADDR_GEN_CNT_MAX_NUM(void* base, uint32_t val);

/* DX_M1_NPU0.PE0_ADDR_GEN2 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_addr_gen2(void* base);
void Write_Dx_m1_npu0_Pe0_addr_gen2(void* base, uint32_t val);
/* DX_M1_NPU0.PE0_ADDR_GEN2.PE0_MUL_ADDR_GEN_MODE_OFFSET (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_addr_gen2_PE0_MUL_ADDR_GEN_MODE_OFFSET(void* base);
void Write_Dx_m1_npu0_Pe0_addr_gen2_PE0_MUL_ADDR_GEN_MODE_OFFSET(void* base, uint32_t val);

/* DX_M1_NPU0.PE0_ADDR_GEN2.PE0_MUL_ADDR_GEN_MODE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_addr_gen2_PE0_MUL_ADDR_GEN_MODE(void* base);
void Write_Dx_m1_npu0_Pe0_addr_gen2_PE0_MUL_ADDR_GEN_MODE(void* base, uint32_t val);

/* DX_M1_NPU0.PE0_ADDR_GEN2.PE0_MUL_ADDR_GEN_MODE2_MAX_NUM (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_addr_gen2_PE0_MUL_ADDR_GEN_MODE2_MAX_NUM(void* base);
void Write_Dx_m1_npu0_Pe0_addr_gen2_PE0_MUL_ADDR_GEN_MODE2_MAX_NUM(void* base, uint32_t val);

/* DX_M1_NPU0.PE0_ADDR_GEN3 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_addr_gen3(void* base);
void Write_Dx_m1_npu0_Pe0_addr_gen3(void* base, uint32_t val);
/* DX_M1_NPU0.PE0_ADDR_GEN3.PE0_ADD_ADDR_GEN_MODE_OFFSET (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_addr_gen3_PE0_ADD_ADDR_GEN_MODE_OFFSET(void* base);
void Write_Dx_m1_npu0_Pe0_addr_gen3_PE0_ADD_ADDR_GEN_MODE_OFFSET(void* base, uint32_t val);

/* DX_M1_NPU0.PE0_ADDR_GEN3.PE0_ADD_ADDR_GEN_MODE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_addr_gen3_PE0_ADD_ADDR_GEN_MODE(void* base);
void Write_Dx_m1_npu0_Pe0_addr_gen3_PE0_ADD_ADDR_GEN_MODE(void* base, uint32_t val);

/* DX_M1_NPU0.PE0_ADDR_GEN3.PE0_ADD_ADDR_GEN_MODE2_MAX_NUM (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_addr_gen3_PE0_ADD_ADDR_GEN_MODE2_MAX_NUM(void* base);
void Write_Dx_m1_npu0_Pe0_addr_gen3_PE0_ADD_ADDR_GEN_MODE2_MAX_NUM(void* base, uint32_t val);

/* DX_M1_NPU0.PE0_CTRL (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_ctrl(void* base);
void Write_Dx_m1_npu0_Pe0_ctrl(void* base, uint32_t val);
/* DX_M1_NPU0.PE0_CTRL.PE0_CONV_TYPE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_ctrl_PE0_CONV_TYPE(void* base);
void Write_Dx_m1_npu0_Pe0_ctrl_PE0_CONV_TYPE(void* base, uint32_t val);

/* DX_M1_NPU0.PE0_CTRL.PE0_CONV_EN (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_ctrl_PE0_CONV_EN(void* base);
void Write_Dx_m1_npu0_Pe0_ctrl_PE0_CONV_EN(void* base, uint32_t val);

/* DX_M1_NPU0.PE0_CTRL.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_ctrl_RESERVED0(void* base);
void Write_Dx_m1_npu0_Pe0_ctrl_RESERVED0(void* base, uint32_t val);

/* DX_M1_NPU0.PE0_CTRL.PE0_SYSTOLIC_DEPTH (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_ctrl_PE0_SYSTOLIC_DEPTH(void* base);
void Write_Dx_m1_npu0_Pe0_ctrl_PE0_SYSTOLIC_DEPTH(void* base, uint32_t val);

/* DX_M1_NPU0.PE0_CTRL.PE0_SYSTOLIC_EN (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_ctrl_PE0_SYSTOLIC_EN(void* base);
void Write_Dx_m1_npu0_Pe0_ctrl_PE0_SYSTOLIC_EN(void* base, uint32_t val);

/* DX_M1_NPU0.PE0_CTRL.PE0_SFUIN_VALID_NUM (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_ctrl_PE0_SFUIN_VALID_NUM(void* base);
void Write_Dx_m1_npu0_Pe0_ctrl_PE0_SFUIN_VALID_NUM(void* base, uint32_t val);

/* DX_M1_NPU0.PE0_CFG0 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_cfg0(void* base);
void Write_Dx_m1_npu0_Pe0_cfg0(void* base, uint32_t val);
/* DX_M1_NPU0.PE0_CFG0.PE0_LAST_CONV_NUM (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_cfg0_PE0_LAST_CONV_NUM(void* base);
void Write_Dx_m1_npu0_Pe0_cfg0_PE0_LAST_CONV_NUM(void* base, uint32_t val);

/* DX_M1_NPU0.PE0_CFG0.PE0_LAST_CONV_MOD (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_cfg0_PE0_LAST_CONV_MOD(void* base);
void Write_Dx_m1_npu0_Pe0_cfg0_PE0_LAST_CONV_MOD(void* base, uint32_t val);

/* DX_M1_NPU0.PE0_CFG1 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_cfg1(void* base);
void Write_Dx_m1_npu0_Pe0_cfg1(void* base, uint32_t val);
/* DX_M1_NPU0.PE0_CFG1.PE0_OFEATURE_CHANNEL (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_cfg1_PE0_OFEATURE_CHANNEL(void* base);
void Write_Dx_m1_npu0_Pe0_cfg1_PE0_OFEATURE_CHANNEL(void* base, uint32_t val);

/* DX_M1_NPU0.PE0_CFG1.PE0_OFEATURE_NUMBER (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_cfg1_PE0_OFEATURE_NUMBER(void* base);
void Write_Dx_m1_npu0_Pe0_cfg1_PE0_OFEATURE_NUMBER(void* base, uint32_t val);

/* DX_M1_NPU0.PE0_CFG2 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_cfg2(void* base);
void Write_Dx_m1_npu0_Pe0_cfg2(void* base, uint32_t val);
/* DX_M1_NPU0.PE0_CFG2.PE0_OFEATURE_WIDTH (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_cfg2_PE0_OFEATURE_WIDTH(void* base);
void Write_Dx_m1_npu0_Pe0_cfg2_PE0_OFEATURE_WIDTH(void* base, uint32_t val);

/* DX_M1_NPU0.PE0_CFG2.PE0_OFEATURE_HEIGHT (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_cfg2_PE0_OFEATURE_HEIGHT(void* base);
void Write_Dx_m1_npu0_Pe0_cfg2_PE0_OFEATURE_HEIGHT(void* base, uint32_t val);

/* DX_M1_NPU0.PE0_CFG3 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_cfg3(void* base);
void Write_Dx_m1_npu0_Pe0_cfg3(void* base, uint32_t val);
/* DX_M1_NPU0.PE0_CFG3.PE0_OFEATURE_SIZE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_cfg3_PE0_OFEATURE_SIZE(void* base);
void Write_Dx_m1_npu0_Pe0_cfg3_PE0_OFEATURE_SIZE(void* base, uint32_t val);

/* DX_M1_NPU0.PE0_CFG4 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_cfg4(void* base);
void Write_Dx_m1_npu0_Pe0_cfg4(void* base, uint32_t val);
/* DX_M1_NPU0.PE0_CFG4.PE0_FEATURE_HEIGHT (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_cfg4_PE0_FEATURE_HEIGHT(void* base);
void Write_Dx_m1_npu0_Pe0_cfg4_PE0_FEATURE_HEIGHT(void* base, uint32_t val);

/* DX_M1_NPU0.PE0_CFG4.PE0_FEATURE_CHANNEL (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_cfg4_PE0_FEATURE_CHANNEL(void* base);
void Write_Dx_m1_npu0_Pe0_cfg4_PE0_FEATURE_CHANNEL(void* base, uint32_t val);

/* DX_M1_NPU0.PE0_CFG5 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_cfg5(void* base);
void Write_Dx_m1_npu0_Pe0_cfg5(void* base, uint32_t val);
/* DX_M1_NPU0.PE0_CFG5.PE0_FILTER_NUMBER (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_cfg5_PE0_FILTER_NUMBER(void* base);
void Write_Dx_m1_npu0_Pe0_cfg5_PE0_FILTER_NUMBER(void* base, uint32_t val);

/* DX_M1_NPU0.PE0_CFG5.PE0_FEATURE_WIDTH (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_cfg5_PE0_FEATURE_WIDTH(void* base);
void Write_Dx_m1_npu0_Pe0_cfg5_PE0_FEATURE_WIDTH(void* base, uint32_t val);

/* DX_M1_NPU0.PE0_CFG6 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_cfg6(void* base);
void Write_Dx_m1_npu0_Pe0_cfg6(void* base, uint32_t val);
/* DX_M1_NPU0.PE0_CFG6.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_cfg6_RESERVED0(void* base);
void Write_Dx_m1_npu0_Pe0_cfg6_RESERVED0(void* base, uint32_t val);

/* DX_M1_NPU0.PE0_CFG6.PE0_FILTER_WIDTH (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_cfg6_PE0_FILTER_WIDTH(void* base);
void Write_Dx_m1_npu0_Pe0_cfg6_PE0_FILTER_WIDTH(void* base, uint32_t val);

/* DX_M1_NPU0.PE0_CFG6.PE0_FILTER_HEIGHT (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_cfg6_PE0_FILTER_HEIGHT(void* base);
void Write_Dx_m1_npu0_Pe0_cfg6_PE0_FILTER_HEIGHT(void* base, uint32_t val);

/* DX_M1_NPU0.PE0_CFG6.PE0_FILTER_CHANNEL (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_cfg6_PE0_FILTER_CHANNEL(void* base);
void Write_Dx_m1_npu0_Pe0_cfg6_PE0_FILTER_CHANNEL(void* base, uint32_t val);

/* DX_M1_NPU0.PE0_CFG7 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_cfg7(void* base);
void Write_Dx_m1_npu0_Pe0_cfg7(void* base, uint32_t val);
/* DX_M1_NPU0.PE0_CFG7.PE0_PAD_TOP_SIZE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_cfg7_PE0_PAD_TOP_SIZE(void* base);
void Write_Dx_m1_npu0_Pe0_cfg7_PE0_PAD_TOP_SIZE(void* base, uint32_t val);

/* DX_M1_NPU0.PE0_CFG7.PE0_PAD_BOTTOM_SIZE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_cfg7_PE0_PAD_BOTTOM_SIZE(void* base);
void Write_Dx_m1_npu0_Pe0_cfg7_PE0_PAD_BOTTOM_SIZE(void* base, uint32_t val);

/* DX_M1_NPU0.PE0_CFG7.PE0_PAD_LEFT_SIZE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_cfg7_PE0_PAD_LEFT_SIZE(void* base);
void Write_Dx_m1_npu0_Pe0_cfg7_PE0_PAD_LEFT_SIZE(void* base, uint32_t val);

/* DX_M1_NPU0.PE0_CFG7.PE0_PAD_RIGHT_SIZE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_cfg7_PE0_PAD_RIGHT_SIZE(void* base);
void Write_Dx_m1_npu0_Pe0_cfg7_PE0_PAD_RIGHT_SIZE(void* base, uint32_t val);

/* DX_M1_NPU0.PE0_CFG7.PE0_PAD_VALUE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_cfg7_PE0_PAD_VALUE(void* base);
void Write_Dx_m1_npu0_Pe0_cfg7_PE0_PAD_VALUE(void* base, uint32_t val);

/* DX_M1_NPU0.PE0_CFG8 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_cfg8(void* base);
void Write_Dx_m1_npu0_Pe0_cfg8(void* base, uint32_t val);
/* DX_M1_NPU0.PE0_CFG8.PE0_STRIDE_X (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_cfg8_PE0_STRIDE_X(void* base);
void Write_Dx_m1_npu0_Pe0_cfg8_PE0_STRIDE_X(void* base, uint32_t val);

/* DX_M1_NPU0.PE0_CFG8.PE0_STRIDE_Y (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_cfg8_PE0_STRIDE_Y(void* base);
void Write_Dx_m1_npu0_Pe0_cfg8_PE0_STRIDE_Y(void* base, uint32_t val);

/* DX_M1_NPU0.PE0_CFG8.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_cfg8_RESERVED0(void* base);
void Write_Dx_m1_npu0_Pe0_cfg8_RESERVED0(void* base, uint32_t val);

/* DX_M1_NPU0.PE0_CFG8.PE0_CHANNEL_OFFSET (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_cfg8_PE0_CHANNEL_OFFSET(void* base);
void Write_Dx_m1_npu0_Pe0_cfg8_PE0_CHANNEL_OFFSET(void* base, uint32_t val);

/* DX_M1_NPU0.PE0_CFG9 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_cfg9(void* base);
void Write_Dx_m1_npu0_Pe0_cfg9(void* base, uint32_t val);
/* DX_M1_NPU0.PE0_CFG9.PE0_ELEM_CHANNEL_OFFSET (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_cfg9_PE0_ELEM_CHANNEL_OFFSET(void* base);
void Write_Dx_m1_npu0_Pe0_cfg9_PE0_ELEM_CHANNEL_OFFSET(void* base, uint32_t val);

/* DX_M1_NPU0.PE0_CFG9.PE0_DILATION_X (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_cfg9_PE0_DILATION_X(void* base);
void Write_Dx_m1_npu0_Pe0_cfg9_PE0_DILATION_X(void* base, uint32_t val);

/* DX_M1_NPU0.PE0_CFG9.PE0_DILATION_Y (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_cfg9_PE0_DILATION_Y(void* base);
void Write_Dx_m1_npu0_Pe0_cfg9_PE0_DILATION_Y(void* base, uint32_t val);

/* DX_M1_NPU0.PE0_CFG9.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_cfg9_RESERVED0(void* base);
void Write_Dx_m1_npu0_Pe0_cfg9_RESERVED0(void* base, uint32_t val);

/* DX_M1_NPU0.PE0_CFG10 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_cfg10(void* base);
void Write_Dx_m1_npu0_Pe0_cfg10(void* base, uint32_t val);
/* DX_M1_NPU0.PE0_CFG10.PE0_READ_FEATURE_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_cfg10_PE0_READ_FEATURE_BASE_ADDR(void* base);
void Write_Dx_m1_npu0_Pe0_cfg10_PE0_READ_FEATURE_BASE_ADDR(void* base, uint32_t val);

/* DX_M1_NPU0.PE0_CFG11 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_cfg11(void* base);
void Write_Dx_m1_npu0_Pe0_cfg11(void* base, uint32_t val);
/* DX_M1_NPU0.PE0_CFG11.PE0_WRITE_FEATURE_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_cfg11_PE0_WRITE_FEATURE_BASE_ADDR(void* base);
void Write_Dx_m1_npu0_Pe0_cfg11_PE0_WRITE_FEATURE_BASE_ADDR(void* base, uint32_t val);

/* DX_M1_NPU0.PE0_CFG12 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_cfg12(void* base);
void Write_Dx_m1_npu0_Pe0_cfg12(void* base, uint32_t val);
/* DX_M1_NPU0.PE0_CFG12.PE0_READ_WEIGHT_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_cfg12_PE0_READ_WEIGHT_BASE_ADDR(void* base);
void Write_Dx_m1_npu0_Pe0_cfg12_PE0_READ_WEIGHT_BASE_ADDR(void* base, uint32_t val);

/* DX_M1_NPU0.PE0_CFG13 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_cfg13(void* base);
void Write_Dx_m1_npu0_Pe0_cfg13(void* base, uint32_t val);
/* DX_M1_NPU0.PE0_CFG13.PE0_ELEM_READ_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_cfg13_PE0_ELEM_READ_BASE_ADDR(void* base);
void Write_Dx_m1_npu0_Pe0_cfg13_PE0_ELEM_READ_BASE_ADDR(void* base, uint32_t val);

/* DX_M1_NPU0.PE0_CFG14 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_cfg14(void* base);
void Write_Dx_m1_npu0_Pe0_cfg14(void* base, uint32_t val);
/* DX_M1_NPU0.PE0_CFG14.PE0_MUL_ADDR_GEN_READ_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_cfg14_PE0_MUL_ADDR_GEN_READ_BASE_ADDR(void* base);
void Write_Dx_m1_npu0_Pe0_cfg14_PE0_MUL_ADDR_GEN_READ_BASE_ADDR(void* base, uint32_t val);

/* DX_M1_NPU0.PE0_CFG15 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_cfg15(void* base);
void Write_Dx_m1_npu0_Pe0_cfg15(void* base, uint32_t val);
/* DX_M1_NPU0.PE0_CFG15.PE0_ADD_ADDR_GEN_READ_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_cfg15_PE0_ADD_ADDR_GEN_READ_BASE_ADDR(void* base);
void Write_Dx_m1_npu0_Pe0_cfg15_PE0_ADD_ADDR_GEN_READ_BASE_ADDR(void* base, uint32_t val);

/* DX_M1_NPU0.PE0_CFG16 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_cfg16(void* base);
void Write_Dx_m1_npu0_Pe0_cfg16(void* base, uint32_t val);
/* DX_M1_NPU0.PE0_CFG16.PE0_SKIP_MUL_ADDR_GEN_READ_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_cfg16_PE0_SKIP_MUL_ADDR_GEN_READ_BASE_ADDR(void* base);
void Write_Dx_m1_npu0_Pe0_cfg16_PE0_SKIP_MUL_ADDR_GEN_READ_BASE_ADDR(void* base, uint32_t val);

/* DX_M1_NPU0.PE0_CFG17 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_cfg17(void* base);
void Write_Dx_m1_npu0_Pe0_cfg17(void* base, uint32_t val);
/* DX_M1_NPU0.PE0_CFG17.PE0_SKIP_ADD_ADDR_GEN_READ_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_cfg17_PE0_SKIP_ADD_ADDR_GEN_READ_BASE_ADDR(void* base);
void Write_Dx_m1_npu0_Pe0_cfg17_PE0_SKIP_ADD_ADDR_GEN_READ_BASE_ADDR(void* base, uint32_t val);

/* DX_M1_NPU0.PE0_CFG18 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_cfg18(void* base);
void Write_Dx_m1_npu0_Pe0_cfg18(void* base, uint32_t val);
/* DX_M1_NPU0.PE0_CFG18.PE0_SE_ADDR_GEN_READ_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_cfg18_PE0_SE_ADDR_GEN_READ_BASE_ADDR(void* base);
void Write_Dx_m1_npu0_Pe0_cfg18_PE0_SE_ADDR_GEN_READ_BASE_ADDR(void* base, uint32_t val);

/* DX_M1_NPU0.PE0_CFG19 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_cfg19(void* base);
void Write_Dx_m1_npu0_Pe0_cfg19(void* base, uint32_t val);
/* DX_M1_NPU0.PE0_CFG19.PE0_GENERAL_ADDR_GEN_READ_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_cfg19_PE0_GENERAL_ADDR_GEN_READ_BASE_ADDR(void* base);
void Write_Dx_m1_npu0_Pe0_cfg19_PE0_GENERAL_ADDR_GEN_READ_BASE_ADDR(void* base, uint32_t val);

/* DX_M1_NPU0.PE0_CFG20 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_cfg20(void* base);
void Write_Dx_m1_npu0_Pe0_cfg20(void* base, uint32_t val);
/* DX_M1_NPU0.PE0_CFG20.PE0_WF_ADDR_MODE1_LINE_SIZE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_cfg20_PE0_WF_ADDR_MODE1_LINE_SIZE(void* base);
void Write_Dx_m1_npu0_Pe0_cfg20_PE0_WF_ADDR_MODE1_LINE_SIZE(void* base, uint32_t val);

/* DX_M1_NPU0.PE0_CFG20.PE0_IMG2COL_LINE_OFFSET (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_cfg20_PE0_IMG2COL_LINE_OFFSET(void* base);
void Write_Dx_m1_npu0_Pe0_cfg20_PE0_IMG2COL_LINE_OFFSET(void* base, uint32_t val);

/* DX_M1_NPU0.PE0_CFG20.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_cfg20_RESERVED0(void* base);
void Write_Dx_m1_npu0_Pe0_cfg20_RESERVED0(void* base, uint32_t val);

/* DX_M1_NPU0.PE0_CFG20.PE0_WF_ADDR_GEN_MODE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_cfg20_PE0_WF_ADDR_GEN_MODE(void* base);
void Write_Dx_m1_npu0_Pe0_cfg20_PE0_WF_ADDR_GEN_MODE(void* base, uint32_t val);

/* DX_M1_NPU0.PE0_CFG21 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_cfg21(void* base);
void Write_Dx_m1_npu0_Pe0_cfg21(void* base, uint32_t val);
/* DX_M1_NPU0.PE0_CFG21.PE0_WF_ADDR_MODE1_LINE_STRIDE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_cfg21_PE0_WF_ADDR_MODE1_LINE_STRIDE(void* base);
void Write_Dx_m1_npu0_Pe0_cfg21_PE0_WF_ADDR_MODE1_LINE_STRIDE(void* base, uint32_t val);

/* DX_M1_NPU0.PE0_CFG22 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_cfg22(void* base);
void Write_Dx_m1_npu0_Pe0_cfg22(void* base, uint32_t val);
/* DX_M1_NPU0.PE0_CFG22.PE0_WF_ADDR_SURFACE_SIZE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_cfg22_PE0_WF_ADDR_SURFACE_SIZE(void* base);
void Write_Dx_m1_npu0_Pe0_cfg22_PE0_WF_ADDR_SURFACE_SIZE(void* base, uint32_t val);

/* DX_M1_NPU0.PE0_CFG23 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_cfg23(void* base);
void Write_Dx_m1_npu0_Pe0_cfg23(void* base, uint32_t val);
/* DX_M1_NPU0.PE0_CFG23.PE0_WF_WRITE_CNT (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_cfg23_PE0_WF_WRITE_CNT(void* base);
void Write_Dx_m1_npu0_Pe0_cfg23_PE0_WF_WRITE_CNT(void* base, uint32_t val);

/* DX_M1_NPU0.PE0_CFG23.PE0_WF_ADDR_SURFACE_STRIDE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_cfg23_PE0_WF_ADDR_SURFACE_STRIDE(void* base);
void Write_Dx_m1_npu0_Pe0_cfg23_PE0_WF_ADDR_SURFACE_STRIDE(void* base, uint32_t val);

/* DX_M1_NPU0.PE0_CFG24 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_cfg24(void* base);
void Write_Dx_m1_npu0_Pe0_cfg24(void* base, uint32_t val);
/* DX_M1_NPU0.PE0_CFG24.PE0_WF_SRC1_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_cfg24_PE0_WF_SRC1_BASE_ADDR(void* base);
void Write_Dx_m1_npu0_Pe0_cfg24_PE0_WF_SRC1_BASE_ADDR(void* base, uint32_t val);

/* DX_M1_NPU0.PE0_CFG25 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_cfg25(void* base);
void Write_Dx_m1_npu0_Pe0_cfg25(void* base, uint32_t val);
/* DX_M1_NPU0.PE0_CFG25.PE0_SFU_OUT_DATA_VALID_NUM (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_cfg25_PE0_SFU_OUT_DATA_VALID_NUM(void* base);
void Write_Dx_m1_npu0_Pe0_cfg25_PE0_SFU_OUT_DATA_VALID_NUM(void* base, uint32_t val);

/* DX_M1_NPU0.PE0_CFG25.RESERVED1 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_cfg25_RESERVED1(void* base);
void Write_Dx_m1_npu0_Pe0_cfg25_RESERVED1(void* base, uint32_t val);

/* DX_M1_NPU0.PE0_CFG25.PE0_ST_ADDR_GEN_SHIFT_LEN (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_cfg25_PE0_ST_ADDR_GEN_SHIFT_LEN(void* base);
void Write_Dx_m1_npu0_Pe0_cfg25_PE0_ST_ADDR_GEN_SHIFT_LEN(void* base, uint32_t val);

/* DX_M1_NPU0.PE0_CFG25.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_cfg25_RESERVED0(void* base);
void Write_Dx_m1_npu0_Pe0_cfg25_RESERVED0(void* base, uint32_t val);

/* DX_M1_NPU0.PE0_CFG25.PE0_ST_ACTIVE_CNT (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_cfg25_PE0_ST_ACTIVE_CNT(void* base);
void Write_Dx_m1_npu0_Pe0_cfg25_PE0_ST_ACTIVE_CNT(void* base, uint32_t val);

/* DX_M1_NPU0.PE0_CFG25.PE0_ST_ACTIVE_PERIOD (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_cfg25_PE0_ST_ACTIVE_PERIOD(void* base);
void Write_Dx_m1_npu0_Pe0_cfg25_PE0_ST_ACTIVE_PERIOD(void* base, uint32_t val);

/* DX_M1_NPU0.PE0_CFG26 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_cfg26(void* base);
void Write_Dx_m1_npu0_Pe0_cfg26(void* base, uint32_t val);
/* DX_M1_NPU0.PE0_CFG26.PE0_ST_ADDR_GEN_MUL (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_cfg26_PE0_ST_ADDR_GEN_MUL(void* base);
void Write_Dx_m1_npu0_Pe0_cfg26_PE0_ST_ADDR_GEN_MUL(void* base, uint32_t val);

/* DX_M1_NPU0.PE0_CFG26.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_cfg26_RESERVED0(void* base);
void Write_Dx_m1_npu0_Pe0_cfg26_RESERVED0(void* base, uint32_t val);

/* DX_M1_NPU0.PE0_VMEM_CFG0 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_vmem_cfg0(void* base);
void Write_Dx_m1_npu0_Pe0_vmem_cfg0(void* base, uint32_t val);
/* DX_M1_NPU0.PE0_VMEM_CFG0.PE0_START_NO_IN_BUFF (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_vmem_cfg0_PE0_START_NO_IN_BUFF(void* base);
void Write_Dx_m1_npu0_Pe0_vmem_cfg0_PE0_START_NO_IN_BUFF(void* base, uint32_t val);

/* DX_M1_NPU0.PE0_VMEM_CFG0.RESERVED3 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_vmem_cfg0_RESERVED3(void* base);
void Write_Dx_m1_npu0_Pe0_vmem_cfg0_RESERVED3(void* base, uint32_t val);

/* DX_M1_NPU0.PE0_VMEM_CFG0.PE0_START_NO_WEIGHT_BUFF (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_vmem_cfg0_PE0_START_NO_WEIGHT_BUFF(void* base);
void Write_Dx_m1_npu0_Pe0_vmem_cfg0_PE0_START_NO_WEIGHT_BUFF(void* base, uint32_t val);

/* DX_M1_NPU0.PE0_VMEM_CFG0.RESERVED2 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_vmem_cfg0_RESERVED2(void* base);
void Write_Dx_m1_npu0_Pe0_vmem_cfg0_RESERVED2(void* base, uint32_t val);

/* DX_M1_NPU0.PE0_VMEM_CFG0.PE0_START_NO_OUT_BUFF (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_vmem_cfg0_PE0_START_NO_OUT_BUFF(void* base);
void Write_Dx_m1_npu0_Pe0_vmem_cfg0_PE0_START_NO_OUT_BUFF(void* base, uint32_t val);

/* DX_M1_NPU0.PE0_VMEM_CFG0.RESERVED1 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_vmem_cfg0_RESERVED1(void* base);
void Write_Dx_m1_npu0_Pe0_vmem_cfg0_RESERVED1(void* base, uint32_t val);

/* DX_M1_NPU0.PE0_VMEM_CFG0.PE0_START_NO_ELEM_BUFF (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_vmem_cfg0_PE0_START_NO_ELEM_BUFF(void* base);
void Write_Dx_m1_npu0_Pe0_vmem_cfg0_PE0_START_NO_ELEM_BUFF(void* base, uint32_t val);

/* DX_M1_NPU0.PE0_VMEM_CFG0.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_vmem_cfg0_RESERVED0(void* base);
void Write_Dx_m1_npu0_Pe0_vmem_cfg0_RESERVED0(void* base, uint32_t val);

/* DX_M1_NPU0.PE0_DMA_CTRL (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_ctrl(void* base);
void Write_Dx_m1_npu0_Pe0_dma_ctrl(void* base, uint32_t val);
/* DX_M1_NPU0.PE0_DMA_CTRL.PE0_START_OP_EN (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_ctrl_PE0_START_OP_EN(void* base);
void Write_Dx_m1_npu0_Pe0_dma_ctrl_PE0_START_OP_EN(void* base, uint32_t val);

/* DX_M1_NPU0.PE0_DMA_CTRL.PE0_DMA_CTRL_MODE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_ctrl_PE0_DMA_CTRL_MODE(void* base);
void Write_Dx_m1_npu0_Pe0_dma_ctrl_PE0_DMA_CTRL_MODE(void* base, uint32_t val);

/* DX_M1_NPU0.PE0_DMA_CTRL.PE0_WEIGHT_BIT_WIDTH (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_ctrl_PE0_WEIGHT_BIT_WIDTH(void* base);
void Write_Dx_m1_npu0_Pe0_dma_ctrl_PE0_WEIGHT_BIT_WIDTH(void* base, uint32_t val);

/* DX_M1_NPU0.PE0_DMA_CTRL.PE0_WEIGHT_DUMMY_MODE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_ctrl_PE0_WEIGHT_DUMMY_MODE(void* base);
void Write_Dx_m1_npu0_Pe0_dma_ctrl_PE0_WEIGHT_DUMMY_MODE(void* base, uint32_t val);

/* DX_M1_NPU0.PE0_DMA_CTRL.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_ctrl_RESERVED0(void* base);
void Write_Dx_m1_npu0_Pe0_dma_ctrl_RESERVED0(void* base, uint32_t val);

/* DX_M1_NPU0.PE0_DMA_ELEM_CFG0 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_elem_cfg0(void* base);
void Write_Dx_m1_npu0_Pe0_dma_elem_cfg0(void* base, uint32_t val);
/* DX_M1_NPU0.PE0_DMA_ELEM_CFG0.PE0_RD_ELEM_SIZE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_elem_cfg0_PE0_RD_ELEM_SIZE(void* base);
void Write_Dx_m1_npu0_Pe0_dma_elem_cfg0_PE0_RD_ELEM_SIZE(void* base, uint32_t val);

/* DX_M1_NPU0.PE0_DMA_ELEM_CFG0.PE0_RD_ELEM_TIME (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_elem_cfg0_PE0_RD_ELEM_TIME(void* base);
void Write_Dx_m1_npu0_Pe0_dma_elem_cfg0_PE0_RD_ELEM_TIME(void* base, uint32_t val);

/* DX_M1_NPU0.PE0_DMA_ELEM_CFG0.PE0_RD_ELEM_MODE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_elem_cfg0_PE0_RD_ELEM_MODE(void* base);
void Write_Dx_m1_npu0_Pe0_dma_elem_cfg0_PE0_RD_ELEM_MODE(void* base, uint32_t val);

/* DX_M1_NPU0.PE0_DMA_ELEM_CFG0.PE0_RD_ELEM_EN (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_elem_cfg0_PE0_RD_ELEM_EN(void* base);
void Write_Dx_m1_npu0_Pe0_dma_elem_cfg0_PE0_RD_ELEM_EN(void* base, uint32_t val);

/* DX_M1_NPU0.PE0_DMA_ELEM_CFG0.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_elem_cfg0_RESERVED0(void* base);
void Write_Dx_m1_npu0_Pe0_dma_elem_cfg0_RESERVED0(void* base, uint32_t val);

/* DX_M1_NPU0.PE0_DMA_ELEM_CFG1 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_elem_cfg1(void* base);
void Write_Dx_m1_npu0_Pe0_dma_elem_cfg1(void* base, uint32_t val);
/* DX_M1_NPU0.PE0_DMA_ELEM_CFG1.PE0_RD_ELEM_STRIDE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_elem_cfg1_PE0_RD_ELEM_STRIDE(void* base);
void Write_Dx_m1_npu0_Pe0_dma_elem_cfg1_PE0_RD_ELEM_STRIDE(void* base, uint32_t val);

/* DX_M1_NPU0.PE0_DMA_ELEM_CFG2 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_elem_cfg2(void* base);
void Write_Dx_m1_npu0_Pe0_dma_elem_cfg2(void* base, uint32_t val);
/* DX_M1_NPU0.PE0_DMA_ELEM_CFG2.PE0_RD_ELEM_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_elem_cfg2_PE0_RD_ELEM_BASE_ADDR(void* base);
void Write_Dx_m1_npu0_Pe0_dma_elem_cfg2_PE0_RD_ELEM_BASE_ADDR(void* base, uint32_t val);

/* DX_M1_NPU0.PE0_DMA_ELEM_CFG3 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_elem_cfg3(void* base);
void Write_Dx_m1_npu0_Pe0_dma_elem_cfg3(void* base, uint32_t val);
/* DX_M1_NPU0.PE0_DMA_ELEM_CFG3.PE0_WT_ELEM_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_elem_cfg3_PE0_WT_ELEM_BASE_ADDR(void* base);
void Write_Dx_m1_npu0_Pe0_dma_elem_cfg3_PE0_WT_ELEM_BASE_ADDR(void* base, uint32_t val);

/* DX_M1_NPU0.PE0_DMA_W_CFG0 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_w_cfg0(void* base);
void Write_Dx_m1_npu0_Pe0_dma_w_cfg0(void* base, uint32_t val);
/* DX_M1_NPU0.PE0_DMA_W_CFG0.PE0_RD_W_TIME (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_w_cfg0_PE0_RD_W_TIME(void* base);
void Write_Dx_m1_npu0_Pe0_dma_w_cfg0_PE0_RD_W_TIME(void* base, uint32_t val);

/* DX_M1_NPU0.PE0_DMA_W_CFG0.PE0_RD_W_MODE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_w_cfg0_PE0_RD_W_MODE(void* base);
void Write_Dx_m1_npu0_Pe0_dma_w_cfg0_PE0_RD_W_MODE(void* base, uint32_t val);

/* DX_M1_NPU0.PE0_DMA_W_CFG0.PE0_RD_W_EN (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_w_cfg0_PE0_RD_W_EN(void* base);
void Write_Dx_m1_npu0_Pe0_dma_w_cfg0_PE0_RD_W_EN(void* base, uint32_t val);

/* DX_M1_NPU0.PE0_DMA_W_CFG0.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_w_cfg0_RESERVED0(void* base);
void Write_Dx_m1_npu0_Pe0_dma_w_cfg0_RESERVED0(void* base, uint32_t val);

/* DX_M1_NPU0.PE0_DMA_W_CFG1 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_w_cfg1(void* base);
void Write_Dx_m1_npu0_Pe0_dma_w_cfg1(void* base, uint32_t val);
/* DX_M1_NPU0.PE0_DMA_W_CFG1.PE0_RD_W_STRIDE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_w_cfg1_PE0_RD_W_STRIDE(void* base);
void Write_Dx_m1_npu0_Pe0_dma_w_cfg1_PE0_RD_W_STRIDE(void* base, uint32_t val);

/* DX_M1_NPU0.PE0_DMA_W_CFG1.PE0_RD_W_SIZE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_w_cfg1_PE0_RD_W_SIZE(void* base);
void Write_Dx_m1_npu0_Pe0_dma_w_cfg1_PE0_RD_W_SIZE(void* base, uint32_t val);

/* DX_M1_NPU0.PE0_DMA_W_CFG2 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_w_cfg2(void* base);
void Write_Dx_m1_npu0_Pe0_dma_w_cfg2(void* base, uint32_t val);
/* DX_M1_NPU0.PE0_DMA_W_CFG2.PE0_RD_W_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_w_cfg2_PE0_RD_W_BASE_ADDR(void* base);
void Write_Dx_m1_npu0_Pe0_dma_w_cfg2_PE0_RD_W_BASE_ADDR(void* base, uint32_t val);

/* DX_M1_NPU0.PE0_DMA_W_CFG3 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_w_cfg3(void* base);
void Write_Dx_m1_npu0_Pe0_dma_w_cfg3(void* base, uint32_t val);
/* DX_M1_NPU0.PE0_DMA_W_CFG3.PE0_WT_W_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_w_cfg3_PE0_WT_W_BASE_ADDR(void* base);
void Write_Dx_m1_npu0_Pe0_dma_w_cfg3_PE0_WT_W_BASE_ADDR(void* base, uint32_t val);

/* DX_M1_NPU0.PE0_DMA_INF_CFG0 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_inf_cfg0(void* base);
void Write_Dx_m1_npu0_Pe0_dma_inf_cfg0(void* base, uint32_t val);
/* DX_M1_NPU0.PE0_DMA_INF_CFG0.PE0_RD_INF_SIZE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_inf_cfg0_PE0_RD_INF_SIZE(void* base);
void Write_Dx_m1_npu0_Pe0_dma_inf_cfg0_PE0_RD_INF_SIZE(void* base, uint32_t val);

/* DX_M1_NPU0.PE0_DMA_INF_CFG0.PE0_RD_INF_TIME (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_inf_cfg0_PE0_RD_INF_TIME(void* base);
void Write_Dx_m1_npu0_Pe0_dma_inf_cfg0_PE0_RD_INF_TIME(void* base, uint32_t val);

/* DX_M1_NPU0.PE0_DMA_INF_CFG0.PE0_RD_INF_MODE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_inf_cfg0_PE0_RD_INF_MODE(void* base);
void Write_Dx_m1_npu0_Pe0_dma_inf_cfg0_PE0_RD_INF_MODE(void* base, uint32_t val);

/* DX_M1_NPU0.PE0_DMA_INF_CFG0.PE0_RD_INF_EN (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_inf_cfg0_PE0_RD_INF_EN(void* base);
void Write_Dx_m1_npu0_Pe0_dma_inf_cfg0_PE0_RD_INF_EN(void* base, uint32_t val);

/* DX_M1_NPU0.PE0_DMA_INF_CFG0.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_inf_cfg0_RESERVED0(void* base);
void Write_Dx_m1_npu0_Pe0_dma_inf_cfg0_RESERVED0(void* base, uint32_t val);

/* DX_M1_NPU0.PE0_DMA_INF_CFG1 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_inf_cfg1(void* base);
void Write_Dx_m1_npu0_Pe0_dma_inf_cfg1(void* base, uint32_t val);
/* DX_M1_NPU0.PE0_DMA_INF_CFG1.PE0_RD_INF_STRIDE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_inf_cfg1_PE0_RD_INF_STRIDE(void* base);
void Write_Dx_m1_npu0_Pe0_dma_inf_cfg1_PE0_RD_INF_STRIDE(void* base, uint32_t val);

/* DX_M1_NPU0.PE0_DMA_INF_CFG2 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_inf_cfg2(void* base);
void Write_Dx_m1_npu0_Pe0_dma_inf_cfg2(void* base, uint32_t val);
/* DX_M1_NPU0.PE0_DMA_INF_CFG2.PE0_RD_INF_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_inf_cfg2_PE0_RD_INF_BASE_ADDR(void* base);
void Write_Dx_m1_npu0_Pe0_dma_inf_cfg2_PE0_RD_INF_BASE_ADDR(void* base, uint32_t val);

/* DX_M1_NPU0.PE0_DMA_INF_CFG3 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_inf_cfg3(void* base);
void Write_Dx_m1_npu0_Pe0_dma_inf_cfg3(void* base, uint32_t val);
/* DX_M1_NPU0.PE0_DMA_INF_CFG3.PE0_WT_INF_STRIDE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_inf_cfg3_PE0_WT_INF_STRIDE(void* base);
void Write_Dx_m1_npu0_Pe0_dma_inf_cfg3_PE0_WT_INF_STRIDE(void* base, uint32_t val);

/* DX_M1_NPU0.PE0_DMA_INF_CFG4 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_inf_cfg4(void* base);
void Write_Dx_m1_npu0_Pe0_dma_inf_cfg4(void* base, uint32_t val);
/* DX_M1_NPU0.PE0_DMA_INF_CFG4.PE0_WT_INF_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_inf_cfg4_PE0_WT_INF_BASE_ADDR(void* base);
void Write_Dx_m1_npu0_Pe0_dma_inf_cfg4_PE0_WT_INF_BASE_ADDR(void* base, uint32_t val);

/* DX_M1_NPU0.PE0_DMA_OUTF_CFG0 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_outf_cfg0(void* base);
void Write_Dx_m1_npu0_Pe0_dma_outf_cfg0(void* base, uint32_t val);
/* DX_M1_NPU0.PE0_DMA_OUTF_CFG0.PE0_WT_OUTF_SIZE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_outf_cfg0_PE0_WT_OUTF_SIZE(void* base);
void Write_Dx_m1_npu0_Pe0_dma_outf_cfg0_PE0_WT_OUTF_SIZE(void* base, uint32_t val);

/* DX_M1_NPU0.PE0_DMA_OUTF_CFG0.PE0_WT_OUTF_TIME (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_outf_cfg0_PE0_WT_OUTF_TIME(void* base);
void Write_Dx_m1_npu0_Pe0_dma_outf_cfg0_PE0_WT_OUTF_TIME(void* base, uint32_t val);

/* DX_M1_NPU0.PE0_DMA_OUTF_CFG0.RESERVED1 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_outf_cfg0_RESERVED1(void* base);
void Write_Dx_m1_npu0_Pe0_dma_outf_cfg0_RESERVED1(void* base, uint32_t val);

/* DX_M1_NPU0.PE0_DMA_OUTF_CFG0.PE0_WT_OUTF_EN (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_outf_cfg0_PE0_WT_OUTF_EN(void* base);
void Write_Dx_m1_npu0_Pe0_dma_outf_cfg0_PE0_WT_OUTF_EN(void* base, uint32_t val);

/* DX_M1_NPU0.PE0_DMA_OUTF_CFG0.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_outf_cfg0_RESERVED0(void* base);
void Write_Dx_m1_npu0_Pe0_dma_outf_cfg0_RESERVED0(void* base, uint32_t val);

/* DX_M1_NPU0.PE0_DMA_OUTF_CFG1 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_outf_cfg1(void* base);
void Write_Dx_m1_npu0_Pe0_dma_outf_cfg1(void* base, uint32_t val);
/* DX_M1_NPU0.PE0_DMA_OUTF_CFG1.PE0_WT_OUTF_STRIDE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_outf_cfg1_PE0_WT_OUTF_STRIDE(void* base);
void Write_Dx_m1_npu0_Pe0_dma_outf_cfg1_PE0_WT_OUTF_STRIDE(void* base, uint32_t val);

/* DX_M1_NPU0.PE0_DMA_OUTF_CFG2 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_outf_cfg2(void* base);
void Write_Dx_m1_npu0_Pe0_dma_outf_cfg2(void* base, uint32_t val);
/* DX_M1_NPU0.PE0_DMA_OUTF_CFG2.PE0_WT_OUTF_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_outf_cfg2_PE0_WT_OUTF_BASE_ADDR(void* base);
void Write_Dx_m1_npu0_Pe0_dma_outf_cfg2_PE0_WT_OUTF_BASE_ADDR(void* base, uint32_t val);

/* DX_M1_NPU0.PE0_DMA_OUTF_CFG3 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_outf_cfg3(void* base);
void Write_Dx_m1_npu0_Pe0_dma_outf_cfg3(void* base, uint32_t val);
/* DX_M1_NPU0.PE0_DMA_OUTF_CFG3.PE0_RD_OUTF_STRIDE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_outf_cfg3_PE0_RD_OUTF_STRIDE(void* base);
void Write_Dx_m1_npu0_Pe0_dma_outf_cfg3_PE0_RD_OUTF_STRIDE(void* base, uint32_t val);

/* DX_M1_NPU0.PE0_DMA_OUTF_CFG4 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_outf_cfg4(void* base);
void Write_Dx_m1_npu0_Pe0_dma_outf_cfg4(void* base, uint32_t val);
/* DX_M1_NPU0.PE0_DMA_OUTF_CFG4.PE0_RD_OUTF_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_outf_cfg4_PE0_RD_OUTF_BASE_ADDR(void* base);
void Write_Dx_m1_npu0_Pe0_dma_outf_cfg4_PE0_RD_OUTF_BASE_ADDR(void* base, uint32_t val);

/* DX_M1_NPU0.PE0_DMA_RF_CFG0 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_rf_cfg0(void* base);
void Write_Dx_m1_npu0_Pe0_dma_rf_cfg0(void* base, uint32_t val);
/* DX_M1_NPU0.PE0_DMA_RF_CFG0.PE0_RD_ADD_SIZE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_rf_cfg0_PE0_RD_ADD_SIZE(void* base);
void Write_Dx_m1_npu0_Pe0_dma_rf_cfg0_PE0_RD_ADD_SIZE(void* base, uint32_t val);

/* DX_M1_NPU0.PE0_DMA_RF_CFG0.PE0_RD_ADD_MODE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_rf_cfg0_PE0_RD_ADD_MODE(void* base);
void Write_Dx_m1_npu0_Pe0_dma_rf_cfg0_PE0_RD_ADD_MODE(void* base, uint32_t val);

/* DX_M1_NPU0.PE0_DMA_RF_CFG0.PE0_RD_ADD_EN (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_rf_cfg0_PE0_RD_ADD_EN(void* base);
void Write_Dx_m1_npu0_Pe0_dma_rf_cfg0_PE0_RD_ADD_EN(void* base, uint32_t val);

/* DX_M1_NPU0.PE0_DMA_RF_CFG0.PE0_RD_MUL_SIZE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_rf_cfg0_PE0_RD_MUL_SIZE(void* base);
void Write_Dx_m1_npu0_Pe0_dma_rf_cfg0_PE0_RD_MUL_SIZE(void* base, uint32_t val);

/* DX_M1_NPU0.PE0_DMA_RF_CFG0.PE0_RD_MUL_MODE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_rf_cfg0_PE0_RD_MUL_MODE(void* base);
void Write_Dx_m1_npu0_Pe0_dma_rf_cfg0_PE0_RD_MUL_MODE(void* base, uint32_t val);

/* DX_M1_NPU0.PE0_DMA_RF_CFG0.PE0_RD_MUL_EN (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_rf_cfg0_PE0_RD_MUL_EN(void* base);
void Write_Dx_m1_npu0_Pe0_dma_rf_cfg0_PE0_RD_MUL_EN(void* base, uint32_t val);

/* DX_M1_NPU0.PE0_DMA_RF_CFG0.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_rf_cfg0_RESERVED0(void* base);
void Write_Dx_m1_npu0_Pe0_dma_rf_cfg0_RESERVED0(void* base, uint32_t val);

/* DX_M1_NPU0.PE0_DMA_RF_CFG1 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_rf_cfg1(void* base);
void Write_Dx_m1_npu0_Pe0_dma_rf_cfg1(void* base, uint32_t val);
/* DX_M1_NPU0.PE0_DMA_RF_CFG1.PE0_RD_ADD_STRIDE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_rf_cfg1_PE0_RD_ADD_STRIDE(void* base);
void Write_Dx_m1_npu0_Pe0_dma_rf_cfg1_PE0_RD_ADD_STRIDE(void* base, uint32_t val);

/* DX_M1_NPU0.PE0_DMA_RF_CFG1.PE0_RD_MUL_STRIDE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_rf_cfg1_PE0_RD_MUL_STRIDE(void* base);
void Write_Dx_m1_npu0_Pe0_dma_rf_cfg1_PE0_RD_MUL_STRIDE(void* base, uint32_t val);

/* DX_M1_NPU0.PE0_DMA_RF_CFG1.PE0_RD_ADD_TIME (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_rf_cfg1_PE0_RD_ADD_TIME(void* base);
void Write_Dx_m1_npu0_Pe0_dma_rf_cfg1_PE0_RD_ADD_TIME(void* base, uint32_t val);

/* DX_M1_NPU0.PE0_DMA_RF_CFG1.PE0_RD_MUL_TIME (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_rf_cfg1_PE0_RD_MUL_TIME(void* base);
void Write_Dx_m1_npu0_Pe0_dma_rf_cfg1_PE0_RD_MUL_TIME(void* base, uint32_t val);

/* DX_M1_NPU0.PE0_DMA_RF_CFG2 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_rf_cfg2(void* base);
void Write_Dx_m1_npu0_Pe0_dma_rf_cfg2(void* base, uint32_t val);
/* DX_M1_NPU0.PE0_DMA_RF_CFG2.PE0_RD_MUL_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_rf_cfg2_PE0_RD_MUL_BASE_ADDR(void* base);
void Write_Dx_m1_npu0_Pe0_dma_rf_cfg2_PE0_RD_MUL_BASE_ADDR(void* base, uint32_t val);

/* DX_M1_NPU0.PE0_DMA_RF_CFG3 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_rf_cfg3(void* base);
void Write_Dx_m1_npu0_Pe0_dma_rf_cfg3(void* base, uint32_t val);
/* DX_M1_NPU0.PE0_DMA_RF_CFG3.PE0_WT_MUL_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_rf_cfg3_PE0_WT_MUL_BASE_ADDR(void* base);
void Write_Dx_m1_npu0_Pe0_dma_rf_cfg3_PE0_WT_MUL_BASE_ADDR(void* base, uint32_t val);

/* DX_M1_NPU0.PE0_DMA_RF_CFG4 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_rf_cfg4(void* base);
void Write_Dx_m1_npu0_Pe0_dma_rf_cfg4(void* base, uint32_t val);
/* DX_M1_NPU0.PE0_DMA_RF_CFG4.PE0_RD_ADD_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_rf_cfg4_PE0_RD_ADD_BASE_ADDR(void* base);
void Write_Dx_m1_npu0_Pe0_dma_rf_cfg4_PE0_RD_ADD_BASE_ADDR(void* base, uint32_t val);

/* DX_M1_NPU0.PE0_DMA_RF_CFG5 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_rf_cfg5(void* base);
void Write_Dx_m1_npu0_Pe0_dma_rf_cfg5(void* base, uint32_t val);
/* DX_M1_NPU0.PE0_DMA_RF_CFG5.PE0_WT_ADD_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_rf_cfg5_PE0_WT_ADD_BASE_ADDR(void* base);
void Write_Dx_m1_npu0_Pe0_dma_rf_cfg5_PE0_WT_ADD_BASE_ADDR(void* base, uint32_t val);

/* DX_M1_NPU0.PE0_DMA_RF_CFG6 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_rf_cfg6(void* base);
void Write_Dx_m1_npu0_Pe0_dma_rf_cfg6(void* base, uint32_t val);
/* DX_M1_NPU0.PE0_DMA_RF_CFG6.PE0_RD_SKIP_ADD_SIZE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_rf_cfg6_PE0_RD_SKIP_ADD_SIZE(void* base);
void Write_Dx_m1_npu0_Pe0_dma_rf_cfg6_PE0_RD_SKIP_ADD_SIZE(void* base, uint32_t val);

/* DX_M1_NPU0.PE0_DMA_RF_CFG6.PE0_RD_SKIP_ADD_MODE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_rf_cfg6_PE0_RD_SKIP_ADD_MODE(void* base);
void Write_Dx_m1_npu0_Pe0_dma_rf_cfg6_PE0_RD_SKIP_ADD_MODE(void* base, uint32_t val);

/* DX_M1_NPU0.PE0_DMA_RF_CFG6.PE0_RD_SKIP_ADD_EN (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_rf_cfg6_PE0_RD_SKIP_ADD_EN(void* base);
void Write_Dx_m1_npu0_Pe0_dma_rf_cfg6_PE0_RD_SKIP_ADD_EN(void* base, uint32_t val);

/* DX_M1_NPU0.PE0_DMA_RF_CFG6.PE0_RD_SKIP_MUL_SIZE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_rf_cfg6_PE0_RD_SKIP_MUL_SIZE(void* base);
void Write_Dx_m1_npu0_Pe0_dma_rf_cfg6_PE0_RD_SKIP_MUL_SIZE(void* base, uint32_t val);

/* DX_M1_NPU0.PE0_DMA_RF_CFG6.PE0_RD_SKIP_MUL_MODE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_rf_cfg6_PE0_RD_SKIP_MUL_MODE(void* base);
void Write_Dx_m1_npu0_Pe0_dma_rf_cfg6_PE0_RD_SKIP_MUL_MODE(void* base, uint32_t val);

/* DX_M1_NPU0.PE0_DMA_RF_CFG6.PE0_RD_SKIP_MUL_EN (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_rf_cfg6_PE0_RD_SKIP_MUL_EN(void* base);
void Write_Dx_m1_npu0_Pe0_dma_rf_cfg6_PE0_RD_SKIP_MUL_EN(void* base, uint32_t val);

/* DX_M1_NPU0.PE0_DMA_RF_CFG6.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_rf_cfg6_RESERVED0(void* base);
void Write_Dx_m1_npu0_Pe0_dma_rf_cfg6_RESERVED0(void* base, uint32_t val);

/* DX_M1_NPU0.PE0_DMA_RF_CFG7 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_rf_cfg7(void* base);
void Write_Dx_m1_npu0_Pe0_dma_rf_cfg7(void* base, uint32_t val);
/* DX_M1_NPU0.PE0_DMA_RF_CFG7.PE0_RD_SKIP_ADD_STRIDE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_rf_cfg7_PE0_RD_SKIP_ADD_STRIDE(void* base);
void Write_Dx_m1_npu0_Pe0_dma_rf_cfg7_PE0_RD_SKIP_ADD_STRIDE(void* base, uint32_t val);

/* DX_M1_NPU0.PE0_DMA_RF_CFG7.PE0_RD_SKIP_MUL_STRIDE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_rf_cfg7_PE0_RD_SKIP_MUL_STRIDE(void* base);
void Write_Dx_m1_npu0_Pe0_dma_rf_cfg7_PE0_RD_SKIP_MUL_STRIDE(void* base, uint32_t val);

/* DX_M1_NPU0.PE0_DMA_RF_CFG7.PE0_RD_SKIP_ADD_TIME (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_rf_cfg7_PE0_RD_SKIP_ADD_TIME(void* base);
void Write_Dx_m1_npu0_Pe0_dma_rf_cfg7_PE0_RD_SKIP_ADD_TIME(void* base, uint32_t val);

/* DX_M1_NPU0.PE0_DMA_RF_CFG7.PE0_RD_SKIP_MUL_TIME (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_rf_cfg7_PE0_RD_SKIP_MUL_TIME(void* base);
void Write_Dx_m1_npu0_Pe0_dma_rf_cfg7_PE0_RD_SKIP_MUL_TIME(void* base, uint32_t val);

/* DX_M1_NPU0.PE0_DMA_RF_CFG8 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_rf_cfg8(void* base);
void Write_Dx_m1_npu0_Pe0_dma_rf_cfg8(void* base, uint32_t val);
/* DX_M1_NPU0.PE0_DMA_RF_CFG8.PE0_RD_SKIP_MUL_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_rf_cfg8_PE0_RD_SKIP_MUL_BASE_ADDR(void* base);
void Write_Dx_m1_npu0_Pe0_dma_rf_cfg8_PE0_RD_SKIP_MUL_BASE_ADDR(void* base, uint32_t val);

/* DX_M1_NPU0.PE0_DMA_RF_CFG9 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_rf_cfg9(void* base);
void Write_Dx_m1_npu0_Pe0_dma_rf_cfg9(void* base, uint32_t val);
/* DX_M1_NPU0.PE0_DMA_RF_CFG9.PE0_WT_SKIP_MUL_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_rf_cfg9_PE0_WT_SKIP_MUL_BASE_ADDR(void* base);
void Write_Dx_m1_npu0_Pe0_dma_rf_cfg9_PE0_WT_SKIP_MUL_BASE_ADDR(void* base, uint32_t val);

/* DX_M1_NPU0.PE0_DMA_RF_CFG10 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_rf_cfg10(void* base);
void Write_Dx_m1_npu0_Pe0_dma_rf_cfg10(void* base, uint32_t val);
/* DX_M1_NPU0.PE0_DMA_RF_CFG10.PE0_RD_SKIP_ADD_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_rf_cfg10_PE0_RD_SKIP_ADD_BASE_ADDR(void* base);
void Write_Dx_m1_npu0_Pe0_dma_rf_cfg10_PE0_RD_SKIP_ADD_BASE_ADDR(void* base, uint32_t val);

/* DX_M1_NPU0.PE0_DMA_RF_CFG11 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_rf_cfg11(void* base);
void Write_Dx_m1_npu0_Pe0_dma_rf_cfg11(void* base, uint32_t val);
/* DX_M1_NPU0.PE0_DMA_RF_CFG11.PE0_WT_SKIP_ADD_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_rf_cfg11_PE0_WT_SKIP_ADD_BASE_ADDR(void* base);
void Write_Dx_m1_npu0_Pe0_dma_rf_cfg11_PE0_WT_SKIP_ADD_BASE_ADDR(void* base, uint32_t val);

/* DX_M1_NPU0.PE0_DMA_RF_CFG12 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_rf_cfg12(void* base);
void Write_Dx_m1_npu0_Pe0_dma_rf_cfg12(void* base, uint32_t val);
/* DX_M1_NPU0.PE0_DMA_RF_CFG12.PE0_RD_GENERAL_SIZE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_rf_cfg12_PE0_RD_GENERAL_SIZE(void* base);
void Write_Dx_m1_npu0_Pe0_dma_rf_cfg12_PE0_RD_GENERAL_SIZE(void* base, uint32_t val);

/* DX_M1_NPU0.PE0_DMA_RF_CFG12.PE0_RD_GENERAL_MODE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_rf_cfg12_PE0_RD_GENERAL_MODE(void* base);
void Write_Dx_m1_npu0_Pe0_dma_rf_cfg12_PE0_RD_GENERAL_MODE(void* base, uint32_t val);

/* DX_M1_NPU0.PE0_DMA_RF_CFG12.PE0_RD_GENERAL_EN (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_rf_cfg12_PE0_RD_GENERAL_EN(void* base);
void Write_Dx_m1_npu0_Pe0_dma_rf_cfg12_PE0_RD_GENERAL_EN(void* base, uint32_t val);

/* DX_M1_NPU0.PE0_DMA_RF_CFG12.PE0_RD_SE_SIZE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_rf_cfg12_PE0_RD_SE_SIZE(void* base);
void Write_Dx_m1_npu0_Pe0_dma_rf_cfg12_PE0_RD_SE_SIZE(void* base, uint32_t val);

/* DX_M1_NPU0.PE0_DMA_RF_CFG12.PE0_RD_SE_MODE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_rf_cfg12_PE0_RD_SE_MODE(void* base);
void Write_Dx_m1_npu0_Pe0_dma_rf_cfg12_PE0_RD_SE_MODE(void* base, uint32_t val);

/* DX_M1_NPU0.PE0_DMA_RF_CFG12.PE0_RD_SE_EN (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_rf_cfg12_PE0_RD_SE_EN(void* base);
void Write_Dx_m1_npu0_Pe0_dma_rf_cfg12_PE0_RD_SE_EN(void* base, uint32_t val);

/* DX_M1_NPU0.PE0_DMA_RF_CFG12.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_rf_cfg12_RESERVED0(void* base);
void Write_Dx_m1_npu0_Pe0_dma_rf_cfg12_RESERVED0(void* base, uint32_t val);

/* DX_M1_NPU0.PE0_DMA_RF_CFG13 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_rf_cfg13(void* base);
void Write_Dx_m1_npu0_Pe0_dma_rf_cfg13(void* base, uint32_t val);
/* DX_M1_NPU0.PE0_DMA_RF_CFG13.PE0_RD_GENERAL_STRIDE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_rf_cfg13_PE0_RD_GENERAL_STRIDE(void* base);
void Write_Dx_m1_npu0_Pe0_dma_rf_cfg13_PE0_RD_GENERAL_STRIDE(void* base, uint32_t val);

/* DX_M1_NPU0.PE0_DMA_RF_CFG13.PE0_RD_SE_STRIDE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_rf_cfg13_PE0_RD_SE_STRIDE(void* base);
void Write_Dx_m1_npu0_Pe0_dma_rf_cfg13_PE0_RD_SE_STRIDE(void* base, uint32_t val);

/* DX_M1_NPU0.PE0_DMA_RF_CFG13.PE0_RD_GENERAL_TIME (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_rf_cfg13_PE0_RD_GENERAL_TIME(void* base);
void Write_Dx_m1_npu0_Pe0_dma_rf_cfg13_PE0_RD_GENERAL_TIME(void* base, uint32_t val);

/* DX_M1_NPU0.PE0_DMA_RF_CFG13.PE0_RD_SE_TIME (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_rf_cfg13_PE0_RD_SE_TIME(void* base);
void Write_Dx_m1_npu0_Pe0_dma_rf_cfg13_PE0_RD_SE_TIME(void* base, uint32_t val);

/* DX_M1_NPU0.PE0_DMA_RF_CFG14 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_rf_cfg14(void* base);
void Write_Dx_m1_npu0_Pe0_dma_rf_cfg14(void* base, uint32_t val);
/* DX_M1_NPU0.PE0_DMA_RF_CFG14.PE0_RD_SE_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_rf_cfg14_PE0_RD_SE_BASE_ADDR(void* base);
void Write_Dx_m1_npu0_Pe0_dma_rf_cfg14_PE0_RD_SE_BASE_ADDR(void* base, uint32_t val);

/* DX_M1_NPU0.PE0_DMA_RF_CFG15 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_rf_cfg15(void* base);
void Write_Dx_m1_npu0_Pe0_dma_rf_cfg15(void* base, uint32_t val);
/* DX_M1_NPU0.PE0_DMA_RF_CFG15.PE0_WT_SE_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_rf_cfg15_PE0_WT_SE_BASE_ADDR(void* base);
void Write_Dx_m1_npu0_Pe0_dma_rf_cfg15_PE0_WT_SE_BASE_ADDR(void* base, uint32_t val);

/* DX_M1_NPU0.PE0_DMA_RF_CFG16 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_rf_cfg16(void* base);
void Write_Dx_m1_npu0_Pe0_dma_rf_cfg16(void* base, uint32_t val);
/* DX_M1_NPU0.PE0_DMA_RF_CFG16.PE0_RD_GENERAL_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_rf_cfg16_PE0_RD_GENERAL_BASE_ADDR(void* base);
void Write_Dx_m1_npu0_Pe0_dma_rf_cfg16_PE0_RD_GENERAL_BASE_ADDR(void* base, uint32_t val);

/* DX_M1_NPU0.PE0_DMA_RF_CFG17 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_rf_cfg17(void* base);
void Write_Dx_m1_npu0_Pe0_dma_rf_cfg17(void* base, uint32_t val);
/* DX_M1_NPU0.PE0_DMA_RF_CFG17.PE0_WT_GENERAL_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_rf_cfg17_PE0_WT_GENERAL_BASE_ADDR(void* base);
void Write_Dx_m1_npu0_Pe0_dma_rf_cfg17_PE0_WT_GENERAL_BASE_ADDR(void* base, uint32_t val);

/* DX_M1_NPU0.PE1_IP0 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_ip0(void* base);
void Write_Dx_m1_npu0_Pe1_ip0(void* base, uint32_t val);
/* DX_M1_NPU0.PE1_IP0.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_ip0_RESERVED0(void* base);
void Write_Dx_m1_npu0_Pe1_ip0_RESERVED0(void* base, uint32_t val);

/* DX_M1_NPU0.PE1_IP0.PE1_FMT_CH_MODE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_ip0_PE1_FMT_CH_MODE(void* base);
void Write_Dx_m1_npu0_Pe1_ip0_PE1_FMT_CH_MODE(void* base, uint32_t val);

/* DX_M1_NPU0.PE1_IP0.PE1_RF_ADDR_GEN_MAX_NUM (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_ip0_PE1_RF_ADDR_GEN_MAX_NUM(void* base);
void Write_Dx_m1_npu0_Pe1_ip0_PE1_RF_ADDR_GEN_MAX_NUM(void* base, uint32_t val);

/* DX_M1_NPU0.PE1_IP0.PE1_FMT_ENABLE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_ip0_PE1_FMT_ENABLE(void* base);
void Write_Dx_m1_npu0_Pe1_ip0_PE1_FMT_ENABLE(void* base, uint32_t val);

/* DX_M1_NPU0.PE1_IP0.PE1_IMG2COL_EN (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_ip0_PE1_IMG2COL_EN(void* base);
void Write_Dx_m1_npu0_Pe1_ip0_PE1_IMG2COL_EN(void* base, uint32_t val);

/* DX_M1_NPU0.PE1_IP1 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_ip1(void* base);
void Write_Dx_m1_npu0_Pe1_ip1(void* base, uint32_t val);
/* DX_M1_NPU0.PE1_IP1.PE1_IMG2COL_WRITE_FEATURE_BASE_ADDR_0 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_ip1_PE1_IMG2COL_WRITE_FEATURE_BASE_ADDR_0(void* base);
void Write_Dx_m1_npu0_Pe1_ip1_PE1_IMG2COL_WRITE_FEATURE_BASE_ADDR_0(void* base, uint32_t val);

/* DX_M1_NPU0.PE1_IP1.PE1_IMG2COL_HEIGHT_MAX (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_ip1_PE1_IMG2COL_HEIGHT_MAX(void* base);
void Write_Dx_m1_npu0_Pe1_ip1_PE1_IMG2COL_HEIGHT_MAX(void* base, uint32_t val);

/* DX_M1_NPU0.PE1_IP2 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_ip2(void* base);
void Write_Dx_m1_npu0_Pe1_ip2(void* base, uint32_t val);
/* DX_M1_NPU0.PE1_IP2.PE1_IMG2COL_WRITE_FEATURE_BASE_ADDR_2 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_ip2_PE1_IMG2COL_WRITE_FEATURE_BASE_ADDR_2(void* base);
void Write_Dx_m1_npu0_Pe1_ip2_PE1_IMG2COL_WRITE_FEATURE_BASE_ADDR_2(void* base, uint32_t val);

/* DX_M1_NPU0.PE1_IP2.PE1_IMG2COL_WRITE_FEATURE_BASE_ADDR_1 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_ip2_PE1_IMG2COL_WRITE_FEATURE_BASE_ADDR_1(void* base);
void Write_Dx_m1_npu0_Pe1_ip2_PE1_IMG2COL_WRITE_FEATURE_BASE_ADDR_1(void* base, uint32_t val);

/* DX_M1_NPU0.PE1_IP3 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_ip3(void* base);
void Write_Dx_m1_npu0_Pe1_ip3(void* base, uint32_t val);
/* DX_M1_NPU0.PE1_IP3.PE1_FMT_FIRST_LINE_OPT (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_ip3_PE1_FMT_FIRST_LINE_OPT(void* base);
void Write_Dx_m1_npu0_Pe1_ip3_PE1_FMT_FIRST_LINE_OPT(void* base, uint32_t val);

/* DX_M1_NPU0.PE1_IP3.PE1_FMT_FIRST_VALID_NUM (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_ip3_PE1_FMT_FIRST_VALID_NUM(void* base);
void Write_Dx_m1_npu0_Pe1_ip3_PE1_FMT_FIRST_VALID_NUM(void* base, uint32_t val);

/* DX_M1_NPU0.PE1_IP3.PE1_IMG2COL_WIDTH_MAX (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_ip3_PE1_IMG2COL_WIDTH_MAX(void* base);
void Write_Dx_m1_npu0_Pe1_ip3_PE1_IMG2COL_WIDTH_MAX(void* base, uint32_t val);

/* DX_M1_NPU0.PE1_IP3.PE1_IMG2COL_LAST_VALID_BYTE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_ip3_PE1_IMG2COL_LAST_VALID_BYTE(void* base);
void Write_Dx_m1_npu0_Pe1_ip3_PE1_IMG2COL_LAST_VALID_BYTE(void* base, uint32_t val);

/* DX_M1_NPU0.PE1_IP4 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_ip4(void* base);
void Write_Dx_m1_npu0_Pe1_ip4(void* base, uint32_t val);
/* DX_M1_NPU0.PE1_IP4.PE1_FMT_READ_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_ip4_PE1_FMT_READ_BASE_ADDR(void* base);
void Write_Dx_m1_npu0_Pe1_ip4_PE1_FMT_READ_BASE_ADDR(void* base, uint32_t val);

/* DX_M1_NPU0.PE1_ADDR_GEN0 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_addr_gen0(void* base);
void Write_Dx_m1_npu0_Pe1_addr_gen0(void* base, uint32_t val);
/* DX_M1_NPU0.PE1_ADDR_GEN0.PE1_DEFAULT_F_ADDR_GEN_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_addr_gen0_PE1_DEFAULT_F_ADDR_GEN_BASE_ADDR(void* base);
void Write_Dx_m1_npu0_Pe1_addr_gen0_PE1_DEFAULT_F_ADDR_GEN_BASE_ADDR(void* base, uint32_t val);

/* DX_M1_NPU0.PE1_ADDR_GEN1 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_addr_gen1(void* base);
void Write_Dx_m1_npu0_Pe1_addr_gen1(void* base, uint32_t val);
/* DX_M1_NPU0.PE1_ADDR_GEN1.PE1_IMG2COL_RQST_NUM (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_addr_gen1_PE1_IMG2COL_RQST_NUM(void* base);
void Write_Dx_m1_npu0_Pe1_addr_gen1_PE1_IMG2COL_RQST_NUM(void* base, uint32_t val);

/* DX_M1_NPU0.PE1_ADDR_GEN1.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_addr_gen1_RESERVED0(void* base);
void Write_Dx_m1_npu0_Pe1_addr_gen1_RESERVED0(void* base, uint32_t val);

/* DX_M1_NPU0.PE1_ADDR_GEN1.PE1_DEFAULT_F_ADDR_GEN_CNT_MAX_NUM (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_addr_gen1_PE1_DEFAULT_F_ADDR_GEN_CNT_MAX_NUM(void* base);
void Write_Dx_m1_npu0_Pe1_addr_gen1_PE1_DEFAULT_F_ADDR_GEN_CNT_MAX_NUM(void* base, uint32_t val);

/* DX_M1_NPU0.PE1_ADDR_GEN2 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_addr_gen2(void* base);
void Write_Dx_m1_npu0_Pe1_addr_gen2(void* base, uint32_t val);
/* DX_M1_NPU0.PE1_ADDR_GEN2.PE1_MUL_ADDR_GEN_MODE_OFFSET (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_addr_gen2_PE1_MUL_ADDR_GEN_MODE_OFFSET(void* base);
void Write_Dx_m1_npu0_Pe1_addr_gen2_PE1_MUL_ADDR_GEN_MODE_OFFSET(void* base, uint32_t val);

/* DX_M1_NPU0.PE1_ADDR_GEN2.PE1_MUL_ADDR_GEN_MODE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_addr_gen2_PE1_MUL_ADDR_GEN_MODE(void* base);
void Write_Dx_m1_npu0_Pe1_addr_gen2_PE1_MUL_ADDR_GEN_MODE(void* base, uint32_t val);

/* DX_M1_NPU0.PE1_ADDR_GEN2.PE1_MUL_ADDR_GEN_MODE2_MAX_NUM (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_addr_gen2_PE1_MUL_ADDR_GEN_MODE2_MAX_NUM(void* base);
void Write_Dx_m1_npu0_Pe1_addr_gen2_PE1_MUL_ADDR_GEN_MODE2_MAX_NUM(void* base, uint32_t val);

/* DX_M1_NPU0.PE1_ADDR_GEN3 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_addr_gen3(void* base);
void Write_Dx_m1_npu0_Pe1_addr_gen3(void* base, uint32_t val);
/* DX_M1_NPU0.PE1_ADDR_GEN3.PE1_ADD_ADDR_GEN_MODE_OFFSET (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_addr_gen3_PE1_ADD_ADDR_GEN_MODE_OFFSET(void* base);
void Write_Dx_m1_npu0_Pe1_addr_gen3_PE1_ADD_ADDR_GEN_MODE_OFFSET(void* base, uint32_t val);

/* DX_M1_NPU0.PE1_ADDR_GEN3.PE1_ADD_ADDR_GEN_MODE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_addr_gen3_PE1_ADD_ADDR_GEN_MODE(void* base);
void Write_Dx_m1_npu0_Pe1_addr_gen3_PE1_ADD_ADDR_GEN_MODE(void* base, uint32_t val);

/* DX_M1_NPU0.PE1_ADDR_GEN3.PE1_ADD_ADDR_GEN_MODE2_MAX_NUM (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_addr_gen3_PE1_ADD_ADDR_GEN_MODE2_MAX_NUM(void* base);
void Write_Dx_m1_npu0_Pe1_addr_gen3_PE1_ADD_ADDR_GEN_MODE2_MAX_NUM(void* base, uint32_t val);

/* DX_M1_NPU0.PE1_CTRL (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_ctrl(void* base);
void Write_Dx_m1_npu0_Pe1_ctrl(void* base, uint32_t val);
/* DX_M1_NPU0.PE1_CTRL.PE1_CONV_TYPE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_ctrl_PE1_CONV_TYPE(void* base);
void Write_Dx_m1_npu0_Pe1_ctrl_PE1_CONV_TYPE(void* base, uint32_t val);

/* DX_M1_NPU0.PE1_CTRL.PE1_CONV_EN (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_ctrl_PE1_CONV_EN(void* base);
void Write_Dx_m1_npu0_Pe1_ctrl_PE1_CONV_EN(void* base, uint32_t val);

/* DX_M1_NPU0.PE1_CTRL.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_ctrl_RESERVED0(void* base);
void Write_Dx_m1_npu0_Pe1_ctrl_RESERVED0(void* base, uint32_t val);

/* DX_M1_NPU0.PE1_CTRL.PE1_SYSTOLIC_DEPTH (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_ctrl_PE1_SYSTOLIC_DEPTH(void* base);
void Write_Dx_m1_npu0_Pe1_ctrl_PE1_SYSTOLIC_DEPTH(void* base, uint32_t val);

/* DX_M1_NPU0.PE1_CTRL.PE1_SYSTOLIC_EN (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_ctrl_PE1_SYSTOLIC_EN(void* base);
void Write_Dx_m1_npu0_Pe1_ctrl_PE1_SYSTOLIC_EN(void* base, uint32_t val);

/* DX_M1_NPU0.PE1_CTRL.PE1_SFUIN_VALID_NUM (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_ctrl_PE1_SFUIN_VALID_NUM(void* base);
void Write_Dx_m1_npu0_Pe1_ctrl_PE1_SFUIN_VALID_NUM(void* base, uint32_t val);

/* DX_M1_NPU0.PE1_CFG0 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_cfg0(void* base);
void Write_Dx_m1_npu0_Pe1_cfg0(void* base, uint32_t val);
/* DX_M1_NPU0.PE1_CFG0.PE1_LAST_CONV_NUM (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_cfg0_PE1_LAST_CONV_NUM(void* base);
void Write_Dx_m1_npu0_Pe1_cfg0_PE1_LAST_CONV_NUM(void* base, uint32_t val);

/* DX_M1_NPU0.PE1_CFG0.PE1_LAST_CONV_MOD (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_cfg0_PE1_LAST_CONV_MOD(void* base);
void Write_Dx_m1_npu0_Pe1_cfg0_PE1_LAST_CONV_MOD(void* base, uint32_t val);

/* DX_M1_NPU0.PE1_CFG1 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_cfg1(void* base);
void Write_Dx_m1_npu0_Pe1_cfg1(void* base, uint32_t val);
/* DX_M1_NPU0.PE1_CFG1.PE1_OFEATURE_CHANNEL (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_cfg1_PE1_OFEATURE_CHANNEL(void* base);
void Write_Dx_m1_npu0_Pe1_cfg1_PE1_OFEATURE_CHANNEL(void* base, uint32_t val);

/* DX_M1_NPU0.PE1_CFG1.PE1_OFEATURE_NUMBER (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_cfg1_PE1_OFEATURE_NUMBER(void* base);
void Write_Dx_m1_npu0_Pe1_cfg1_PE1_OFEATURE_NUMBER(void* base, uint32_t val);

/* DX_M1_NPU0.PE1_CFG2 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_cfg2(void* base);
void Write_Dx_m1_npu0_Pe1_cfg2(void* base, uint32_t val);
/* DX_M1_NPU0.PE1_CFG2.PE1_OFEATURE_WIDTH (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_cfg2_PE1_OFEATURE_WIDTH(void* base);
void Write_Dx_m1_npu0_Pe1_cfg2_PE1_OFEATURE_WIDTH(void* base, uint32_t val);

/* DX_M1_NPU0.PE1_CFG2.PE1_OFEATURE_HEIGHT (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_cfg2_PE1_OFEATURE_HEIGHT(void* base);
void Write_Dx_m1_npu0_Pe1_cfg2_PE1_OFEATURE_HEIGHT(void* base, uint32_t val);

/* DX_M1_NPU0.PE1_CFG3 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_cfg3(void* base);
void Write_Dx_m1_npu0_Pe1_cfg3(void* base, uint32_t val);
/* DX_M1_NPU0.PE1_CFG3.PE1_OFEATURE_SIZE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_cfg3_PE1_OFEATURE_SIZE(void* base);
void Write_Dx_m1_npu0_Pe1_cfg3_PE1_OFEATURE_SIZE(void* base, uint32_t val);

/* DX_M1_NPU0.PE1_CFG4 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_cfg4(void* base);
void Write_Dx_m1_npu0_Pe1_cfg4(void* base, uint32_t val);
/* DX_M1_NPU0.PE1_CFG4.PE1_FEATURE_HEIGHT (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_cfg4_PE1_FEATURE_HEIGHT(void* base);
void Write_Dx_m1_npu0_Pe1_cfg4_PE1_FEATURE_HEIGHT(void* base, uint32_t val);

/* DX_M1_NPU0.PE1_CFG4.PE1_FEATURE_CHANNEL (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_cfg4_PE1_FEATURE_CHANNEL(void* base);
void Write_Dx_m1_npu0_Pe1_cfg4_PE1_FEATURE_CHANNEL(void* base, uint32_t val);

/* DX_M1_NPU0.PE1_CFG5 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_cfg5(void* base);
void Write_Dx_m1_npu0_Pe1_cfg5(void* base, uint32_t val);
/* DX_M1_NPU0.PE1_CFG5.PE1_FILTER_NUMBER (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_cfg5_PE1_FILTER_NUMBER(void* base);
void Write_Dx_m1_npu0_Pe1_cfg5_PE1_FILTER_NUMBER(void* base, uint32_t val);

/* DX_M1_NPU0.PE1_CFG5.PE1_FEATURE_WIDTH (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_cfg5_PE1_FEATURE_WIDTH(void* base);
void Write_Dx_m1_npu0_Pe1_cfg5_PE1_FEATURE_WIDTH(void* base, uint32_t val);

/* DX_M1_NPU0.PE1_CFG6 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_cfg6(void* base);
void Write_Dx_m1_npu0_Pe1_cfg6(void* base, uint32_t val);
/* DX_M1_NPU0.PE1_CFG6.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_cfg6_RESERVED0(void* base);
void Write_Dx_m1_npu0_Pe1_cfg6_RESERVED0(void* base, uint32_t val);

/* DX_M1_NPU0.PE1_CFG6.PE1_FILTER_WIDTH (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_cfg6_PE1_FILTER_WIDTH(void* base);
void Write_Dx_m1_npu0_Pe1_cfg6_PE1_FILTER_WIDTH(void* base, uint32_t val);

/* DX_M1_NPU0.PE1_CFG6.PE1_FILTER_HEIGHT (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_cfg6_PE1_FILTER_HEIGHT(void* base);
void Write_Dx_m1_npu0_Pe1_cfg6_PE1_FILTER_HEIGHT(void* base, uint32_t val);

/* DX_M1_NPU0.PE1_CFG6.PE1_FILTER_CHANNEL (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_cfg6_PE1_FILTER_CHANNEL(void* base);
void Write_Dx_m1_npu0_Pe1_cfg6_PE1_FILTER_CHANNEL(void* base, uint32_t val);

/* DX_M1_NPU0.PE1_CFG7 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_cfg7(void* base);
void Write_Dx_m1_npu0_Pe1_cfg7(void* base, uint32_t val);
/* DX_M1_NPU0.PE1_CFG7.PE1_PAD_TOP_SIZE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_cfg7_PE1_PAD_TOP_SIZE(void* base);
void Write_Dx_m1_npu0_Pe1_cfg7_PE1_PAD_TOP_SIZE(void* base, uint32_t val);

/* DX_M1_NPU0.PE1_CFG7.PE1_PAD_BOTTOM_SIZE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_cfg7_PE1_PAD_BOTTOM_SIZE(void* base);
void Write_Dx_m1_npu0_Pe1_cfg7_PE1_PAD_BOTTOM_SIZE(void* base, uint32_t val);

/* DX_M1_NPU0.PE1_CFG7.PE1_PAD_LEFT_SIZE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_cfg7_PE1_PAD_LEFT_SIZE(void* base);
void Write_Dx_m1_npu0_Pe1_cfg7_PE1_PAD_LEFT_SIZE(void* base, uint32_t val);

/* DX_M1_NPU0.PE1_CFG7.PE1_PAD_RIGHT_SIZE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_cfg7_PE1_PAD_RIGHT_SIZE(void* base);
void Write_Dx_m1_npu0_Pe1_cfg7_PE1_PAD_RIGHT_SIZE(void* base, uint32_t val);

/* DX_M1_NPU0.PE1_CFG7.PE1_PAD_VALUE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_cfg7_PE1_PAD_VALUE(void* base);
void Write_Dx_m1_npu0_Pe1_cfg7_PE1_PAD_VALUE(void* base, uint32_t val);

/* DX_M1_NPU0.PE1_CFG8 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_cfg8(void* base);
void Write_Dx_m1_npu0_Pe1_cfg8(void* base, uint32_t val);
/* DX_M1_NPU0.PE1_CFG8.PE1_STRIDE_X (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_cfg8_PE1_STRIDE_X(void* base);
void Write_Dx_m1_npu0_Pe1_cfg8_PE1_STRIDE_X(void* base, uint32_t val);

/* DX_M1_NPU0.PE1_CFG8.PE1_STRIDE_Y (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_cfg8_PE1_STRIDE_Y(void* base);
void Write_Dx_m1_npu0_Pe1_cfg8_PE1_STRIDE_Y(void* base, uint32_t val);

/* DX_M1_NPU0.PE1_CFG8.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_cfg8_RESERVED0(void* base);
void Write_Dx_m1_npu0_Pe1_cfg8_RESERVED0(void* base, uint32_t val);

/* DX_M1_NPU0.PE1_CFG8.PE1_CHANNEL_OFFSET (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_cfg8_PE1_CHANNEL_OFFSET(void* base);
void Write_Dx_m1_npu0_Pe1_cfg8_PE1_CHANNEL_OFFSET(void* base, uint32_t val);

/* DX_M1_NPU0.PE1_CFG9 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_cfg9(void* base);
void Write_Dx_m1_npu0_Pe1_cfg9(void* base, uint32_t val);
/* DX_M1_NPU0.PE1_CFG9.PE1_ELEM_CHANNEL_OFFSET (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_cfg9_PE1_ELEM_CHANNEL_OFFSET(void* base);
void Write_Dx_m1_npu0_Pe1_cfg9_PE1_ELEM_CHANNEL_OFFSET(void* base, uint32_t val);

/* DX_M1_NPU0.PE1_CFG9.PE1_DILATION_X (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_cfg9_PE1_DILATION_X(void* base);
void Write_Dx_m1_npu0_Pe1_cfg9_PE1_DILATION_X(void* base, uint32_t val);

/* DX_M1_NPU0.PE1_CFG9.PE1_DILATION_Y (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_cfg9_PE1_DILATION_Y(void* base);
void Write_Dx_m1_npu0_Pe1_cfg9_PE1_DILATION_Y(void* base, uint32_t val);

/* DX_M1_NPU0.PE1_CFG9.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_cfg9_RESERVED0(void* base);
void Write_Dx_m1_npu0_Pe1_cfg9_RESERVED0(void* base, uint32_t val);

/* DX_M1_NPU0.PE1_CFG10 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_cfg10(void* base);
void Write_Dx_m1_npu0_Pe1_cfg10(void* base, uint32_t val);
/* DX_M1_NPU0.PE1_CFG10.PE1_READ_FEATURE_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_cfg10_PE1_READ_FEATURE_BASE_ADDR(void* base);
void Write_Dx_m1_npu0_Pe1_cfg10_PE1_READ_FEATURE_BASE_ADDR(void* base, uint32_t val);

/* DX_M1_NPU0.PE1_CFG11 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_cfg11(void* base);
void Write_Dx_m1_npu0_Pe1_cfg11(void* base, uint32_t val);
/* DX_M1_NPU0.PE1_CFG11.PE1_WRITE_FEATURE_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_cfg11_PE1_WRITE_FEATURE_BASE_ADDR(void* base);
void Write_Dx_m1_npu0_Pe1_cfg11_PE1_WRITE_FEATURE_BASE_ADDR(void* base, uint32_t val);

/* DX_M1_NPU0.PE1_CFG12 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_cfg12(void* base);
void Write_Dx_m1_npu0_Pe1_cfg12(void* base, uint32_t val);
/* DX_M1_NPU0.PE1_CFG12.PE1_READ_WEIGHT_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_cfg12_PE1_READ_WEIGHT_BASE_ADDR(void* base);
void Write_Dx_m1_npu0_Pe1_cfg12_PE1_READ_WEIGHT_BASE_ADDR(void* base, uint32_t val);

/* DX_M1_NPU0.PE1_CFG13 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_cfg13(void* base);
void Write_Dx_m1_npu0_Pe1_cfg13(void* base, uint32_t val);
/* DX_M1_NPU0.PE1_CFG13.PE1_ELEM_READ_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_cfg13_PE1_ELEM_READ_BASE_ADDR(void* base);
void Write_Dx_m1_npu0_Pe1_cfg13_PE1_ELEM_READ_BASE_ADDR(void* base, uint32_t val);

/* DX_M1_NPU0.PE1_CFG14 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_cfg14(void* base);
void Write_Dx_m1_npu0_Pe1_cfg14(void* base, uint32_t val);
/* DX_M1_NPU0.PE1_CFG14.PE1_MUL_ADDR_GEN_READ_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_cfg14_PE1_MUL_ADDR_GEN_READ_BASE_ADDR(void* base);
void Write_Dx_m1_npu0_Pe1_cfg14_PE1_MUL_ADDR_GEN_READ_BASE_ADDR(void* base, uint32_t val);

/* DX_M1_NPU0.PE1_CFG15 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_cfg15(void* base);
void Write_Dx_m1_npu0_Pe1_cfg15(void* base, uint32_t val);
/* DX_M1_NPU0.PE1_CFG15.PE1_ADD_ADDR_GEN_READ_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_cfg15_PE1_ADD_ADDR_GEN_READ_BASE_ADDR(void* base);
void Write_Dx_m1_npu0_Pe1_cfg15_PE1_ADD_ADDR_GEN_READ_BASE_ADDR(void* base, uint32_t val);

/* DX_M1_NPU0.PE1_CFG16 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_cfg16(void* base);
void Write_Dx_m1_npu0_Pe1_cfg16(void* base, uint32_t val);
/* DX_M1_NPU0.PE1_CFG16.PE1_SKIP_MUL_ADDR_GEN_READ_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_cfg16_PE1_SKIP_MUL_ADDR_GEN_READ_BASE_ADDR(void* base);
void Write_Dx_m1_npu0_Pe1_cfg16_PE1_SKIP_MUL_ADDR_GEN_READ_BASE_ADDR(void* base, uint32_t val);

/* DX_M1_NPU0.PE1_CFG17 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_cfg17(void* base);
void Write_Dx_m1_npu0_Pe1_cfg17(void* base, uint32_t val);
/* DX_M1_NPU0.PE1_CFG17.PE1_SKIP_ADD_ADDR_GEN_READ_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_cfg17_PE1_SKIP_ADD_ADDR_GEN_READ_BASE_ADDR(void* base);
void Write_Dx_m1_npu0_Pe1_cfg17_PE1_SKIP_ADD_ADDR_GEN_READ_BASE_ADDR(void* base, uint32_t val);

/* DX_M1_NPU0.PE1_CFG18 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_cfg18(void* base);
void Write_Dx_m1_npu0_Pe1_cfg18(void* base, uint32_t val);
/* DX_M1_NPU0.PE1_CFG18.PE1_SE_ADDR_GEN_READ_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_cfg18_PE1_SE_ADDR_GEN_READ_BASE_ADDR(void* base);
void Write_Dx_m1_npu0_Pe1_cfg18_PE1_SE_ADDR_GEN_READ_BASE_ADDR(void* base, uint32_t val);

/* DX_M1_NPU0.PE1_CFG19 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_cfg19(void* base);
void Write_Dx_m1_npu0_Pe1_cfg19(void* base, uint32_t val);
/* DX_M1_NPU0.PE1_CFG19.PE1_GENERAL_ADDR_GEN_READ_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_cfg19_PE1_GENERAL_ADDR_GEN_READ_BASE_ADDR(void* base);
void Write_Dx_m1_npu0_Pe1_cfg19_PE1_GENERAL_ADDR_GEN_READ_BASE_ADDR(void* base, uint32_t val);

/* DX_M1_NPU0.PE1_CFG20 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_cfg20(void* base);
void Write_Dx_m1_npu0_Pe1_cfg20(void* base, uint32_t val);
/* DX_M1_NPU0.PE1_CFG20.PE1_WF_ADDR_MODE1_LINE_SIZE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_cfg20_PE1_WF_ADDR_MODE1_LINE_SIZE(void* base);
void Write_Dx_m1_npu0_Pe1_cfg20_PE1_WF_ADDR_MODE1_LINE_SIZE(void* base, uint32_t val);

/* DX_M1_NPU0.PE1_CFG20.PE1_IMG2COL_LINE_OFFSET (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_cfg20_PE1_IMG2COL_LINE_OFFSET(void* base);
void Write_Dx_m1_npu0_Pe1_cfg20_PE1_IMG2COL_LINE_OFFSET(void* base, uint32_t val);

/* DX_M1_NPU0.PE1_CFG20.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_cfg20_RESERVED0(void* base);
void Write_Dx_m1_npu0_Pe1_cfg20_RESERVED0(void* base, uint32_t val);

/* DX_M1_NPU0.PE1_CFG20.PE1_WF_ADDR_GEN_MODE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_cfg20_PE1_WF_ADDR_GEN_MODE(void* base);
void Write_Dx_m1_npu0_Pe1_cfg20_PE1_WF_ADDR_GEN_MODE(void* base, uint32_t val);

/* DX_M1_NPU0.PE1_CFG21 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_cfg21(void* base);
void Write_Dx_m1_npu0_Pe1_cfg21(void* base, uint32_t val);
/* DX_M1_NPU0.PE1_CFG21.PE1_WF_ADDR_MODE1_LINE_STRIDE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_cfg21_PE1_WF_ADDR_MODE1_LINE_STRIDE(void* base);
void Write_Dx_m1_npu0_Pe1_cfg21_PE1_WF_ADDR_MODE1_LINE_STRIDE(void* base, uint32_t val);

/* DX_M1_NPU0.PE1_CFG22 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_cfg22(void* base);
void Write_Dx_m1_npu0_Pe1_cfg22(void* base, uint32_t val);
/* DX_M1_NPU0.PE1_CFG22.PE1_WF_ADDR_SURFACE_SIZE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_cfg22_PE1_WF_ADDR_SURFACE_SIZE(void* base);
void Write_Dx_m1_npu0_Pe1_cfg22_PE1_WF_ADDR_SURFACE_SIZE(void* base, uint32_t val);

/* DX_M1_NPU0.PE1_CFG23 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_cfg23(void* base);
void Write_Dx_m1_npu0_Pe1_cfg23(void* base, uint32_t val);
/* DX_M1_NPU0.PE1_CFG23.PE1_WF_WRITE_CNT (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_cfg23_PE1_WF_WRITE_CNT(void* base);
void Write_Dx_m1_npu0_Pe1_cfg23_PE1_WF_WRITE_CNT(void* base, uint32_t val);

/* DX_M1_NPU0.PE1_CFG23.PE1_WF_ADDR_SURFACE_STRIDE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_cfg23_PE1_WF_ADDR_SURFACE_STRIDE(void* base);
void Write_Dx_m1_npu0_Pe1_cfg23_PE1_WF_ADDR_SURFACE_STRIDE(void* base, uint32_t val);

/* DX_M1_NPU0.PE1_CFG24 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_cfg24(void* base);
void Write_Dx_m1_npu0_Pe1_cfg24(void* base, uint32_t val);
/* DX_M1_NPU0.PE1_CFG24.PE1_WF_SRC1_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_cfg24_PE1_WF_SRC1_BASE_ADDR(void* base);
void Write_Dx_m1_npu0_Pe1_cfg24_PE1_WF_SRC1_BASE_ADDR(void* base, uint32_t val);

/* DX_M1_NPU0.PE1_CFG25 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_cfg25(void* base);
void Write_Dx_m1_npu0_Pe1_cfg25(void* base, uint32_t val);
/* DX_M1_NPU0.PE1_CFG25.PE1_SFU_OUT_DATA_VALID_NUM (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_cfg25_PE1_SFU_OUT_DATA_VALID_NUM(void* base);
void Write_Dx_m1_npu0_Pe1_cfg25_PE1_SFU_OUT_DATA_VALID_NUM(void* base, uint32_t val);

/* DX_M1_NPU0.PE1_CFG25.RESERVED1 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_cfg25_RESERVED1(void* base);
void Write_Dx_m1_npu0_Pe1_cfg25_RESERVED1(void* base, uint32_t val);

/* DX_M1_NPU0.PE1_CFG25.PE1_ST_ADDR_GEN_SHIFT_LEN (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_cfg25_PE1_ST_ADDR_GEN_SHIFT_LEN(void* base);
void Write_Dx_m1_npu0_Pe1_cfg25_PE1_ST_ADDR_GEN_SHIFT_LEN(void* base, uint32_t val);

/* DX_M1_NPU0.PE1_CFG25.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_cfg25_RESERVED0(void* base);
void Write_Dx_m1_npu0_Pe1_cfg25_RESERVED0(void* base, uint32_t val);

/* DX_M1_NPU0.PE1_CFG25.PE1_ST_ACTIVE_CNT (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_cfg25_PE1_ST_ACTIVE_CNT(void* base);
void Write_Dx_m1_npu0_Pe1_cfg25_PE1_ST_ACTIVE_CNT(void* base, uint32_t val);

/* DX_M1_NPU0.PE1_CFG25.PE1_ST_ACTIVE_PERIOD (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_cfg25_PE1_ST_ACTIVE_PERIOD(void* base);
void Write_Dx_m1_npu0_Pe1_cfg25_PE1_ST_ACTIVE_PERIOD(void* base, uint32_t val);

/* DX_M1_NPU0.PE1_CFG26 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_cfg26(void* base);
void Write_Dx_m1_npu0_Pe1_cfg26(void* base, uint32_t val);
/* DX_M1_NPU0.PE1_CFG26.PE1_ST_ADDR_GEN_MUL (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_cfg26_PE1_ST_ADDR_GEN_MUL(void* base);
void Write_Dx_m1_npu0_Pe1_cfg26_PE1_ST_ADDR_GEN_MUL(void* base, uint32_t val);

/* DX_M1_NPU0.PE1_CFG26.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_cfg26_RESERVED0(void* base);
void Write_Dx_m1_npu0_Pe1_cfg26_RESERVED0(void* base, uint32_t val);

/* DX_M1_NPU0.PE1_VMEM_CFG0 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_vmem_cfg0(void* base);
void Write_Dx_m1_npu0_Pe1_vmem_cfg0(void* base, uint32_t val);
/* DX_M1_NPU0.PE1_VMEM_CFG0.PE1_START_NO_IN_BUFF (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_vmem_cfg0_PE1_START_NO_IN_BUFF(void* base);
void Write_Dx_m1_npu0_Pe1_vmem_cfg0_PE1_START_NO_IN_BUFF(void* base, uint32_t val);

/* DX_M1_NPU0.PE1_VMEM_CFG0.RESERVED3 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_vmem_cfg0_RESERVED3(void* base);
void Write_Dx_m1_npu0_Pe1_vmem_cfg0_RESERVED3(void* base, uint32_t val);

/* DX_M1_NPU0.PE1_VMEM_CFG0.PE1_START_NO_WEIGHT_BUFF (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_vmem_cfg0_PE1_START_NO_WEIGHT_BUFF(void* base);
void Write_Dx_m1_npu0_Pe1_vmem_cfg0_PE1_START_NO_WEIGHT_BUFF(void* base, uint32_t val);

/* DX_M1_NPU0.PE1_VMEM_CFG0.RESERVED2 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_vmem_cfg0_RESERVED2(void* base);
void Write_Dx_m1_npu0_Pe1_vmem_cfg0_RESERVED2(void* base, uint32_t val);

/* DX_M1_NPU0.PE1_VMEM_CFG0.PE1_START_NO_OUT_BUFF (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_vmem_cfg0_PE1_START_NO_OUT_BUFF(void* base);
void Write_Dx_m1_npu0_Pe1_vmem_cfg0_PE1_START_NO_OUT_BUFF(void* base, uint32_t val);

/* DX_M1_NPU0.PE1_VMEM_CFG0.RESERVED1 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_vmem_cfg0_RESERVED1(void* base);
void Write_Dx_m1_npu0_Pe1_vmem_cfg0_RESERVED1(void* base, uint32_t val);

/* DX_M1_NPU0.PE1_VMEM_CFG0.PE1_START_NO_ELEM_BUFF (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_vmem_cfg0_PE1_START_NO_ELEM_BUFF(void* base);
void Write_Dx_m1_npu0_Pe1_vmem_cfg0_PE1_START_NO_ELEM_BUFF(void* base, uint32_t val);

/* DX_M1_NPU0.PE1_VMEM_CFG0.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_vmem_cfg0_RESERVED0(void* base);
void Write_Dx_m1_npu0_Pe1_vmem_cfg0_RESERVED0(void* base, uint32_t val);

/* DX_M1_NPU0.PE1_DMA_CTRL (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_dma_ctrl(void* base);
void Write_Dx_m1_npu0_Pe1_dma_ctrl(void* base, uint32_t val);
/* DX_M1_NPU0.PE1_DMA_CTRL.PE1_START_OP_EN (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_dma_ctrl_PE1_START_OP_EN(void* base);
void Write_Dx_m1_npu0_Pe1_dma_ctrl_PE1_START_OP_EN(void* base, uint32_t val);

/* DX_M1_NPU0.PE1_DMA_CTRL.PE1_DMA_CTRL_MODE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_dma_ctrl_PE1_DMA_CTRL_MODE(void* base);
void Write_Dx_m1_npu0_Pe1_dma_ctrl_PE1_DMA_CTRL_MODE(void* base, uint32_t val);

/* DX_M1_NPU0.PE1_DMA_CTRL.PE1_WEIGHT_BIT_WIDTH (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_dma_ctrl_PE1_WEIGHT_BIT_WIDTH(void* base);
void Write_Dx_m1_npu0_Pe1_dma_ctrl_PE1_WEIGHT_BIT_WIDTH(void* base, uint32_t val);

/* DX_M1_NPU0.PE1_DMA_CTRL.PE1_WEIGHT_DUMMY_MODE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_dma_ctrl_PE1_WEIGHT_DUMMY_MODE(void* base);
void Write_Dx_m1_npu0_Pe1_dma_ctrl_PE1_WEIGHT_DUMMY_MODE(void* base, uint32_t val);

/* DX_M1_NPU0.PE1_DMA_CTRL.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_dma_ctrl_RESERVED0(void* base);
void Write_Dx_m1_npu0_Pe1_dma_ctrl_RESERVED0(void* base, uint32_t val);

/* DX_M1_NPU0.PE1_DMA_ELEM_CFG0 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_dma_elem_cfg0(void* base);
void Write_Dx_m1_npu0_Pe1_dma_elem_cfg0(void* base, uint32_t val);
/* DX_M1_NPU0.PE1_DMA_ELEM_CFG0.PE1_RD_ELEM_SIZE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_dma_elem_cfg0_PE1_RD_ELEM_SIZE(void* base);
void Write_Dx_m1_npu0_Pe1_dma_elem_cfg0_PE1_RD_ELEM_SIZE(void* base, uint32_t val);

/* DX_M1_NPU0.PE1_DMA_ELEM_CFG0.PE1_RD_ELEM_TIME (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_dma_elem_cfg0_PE1_RD_ELEM_TIME(void* base);
void Write_Dx_m1_npu0_Pe1_dma_elem_cfg0_PE1_RD_ELEM_TIME(void* base, uint32_t val);

/* DX_M1_NPU0.PE1_DMA_ELEM_CFG0.PE1_RD_ELEM_MODE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_dma_elem_cfg0_PE1_RD_ELEM_MODE(void* base);
void Write_Dx_m1_npu0_Pe1_dma_elem_cfg0_PE1_RD_ELEM_MODE(void* base, uint32_t val);

/* DX_M1_NPU0.PE1_DMA_ELEM_CFG0.PE1_RD_ELEM_EN (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_dma_elem_cfg0_PE1_RD_ELEM_EN(void* base);
void Write_Dx_m1_npu0_Pe1_dma_elem_cfg0_PE1_RD_ELEM_EN(void* base, uint32_t val);

/* DX_M1_NPU0.PE1_DMA_ELEM_CFG0.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_dma_elem_cfg0_RESERVED0(void* base);
void Write_Dx_m1_npu0_Pe1_dma_elem_cfg0_RESERVED0(void* base, uint32_t val);

/* DX_M1_NPU0.PE1_DMA_ELEM_CFG1 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_dma_elem_cfg1(void* base);
void Write_Dx_m1_npu0_Pe1_dma_elem_cfg1(void* base, uint32_t val);
/* DX_M1_NPU0.PE1_DMA_ELEM_CFG1.PE1_RD_ELEM_STRIDE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_dma_elem_cfg1_PE1_RD_ELEM_STRIDE(void* base);
void Write_Dx_m1_npu0_Pe1_dma_elem_cfg1_PE1_RD_ELEM_STRIDE(void* base, uint32_t val);

/* DX_M1_NPU0.PE1_DMA_ELEM_CFG2 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_dma_elem_cfg2(void* base);
void Write_Dx_m1_npu0_Pe1_dma_elem_cfg2(void* base, uint32_t val);
/* DX_M1_NPU0.PE1_DMA_ELEM_CFG2.PE1_RD_ELEM_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_dma_elem_cfg2_PE1_RD_ELEM_BASE_ADDR(void* base);
void Write_Dx_m1_npu0_Pe1_dma_elem_cfg2_PE1_RD_ELEM_BASE_ADDR(void* base, uint32_t val);

/* DX_M1_NPU0.PE1_DMA_ELEM_CFG3 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_dma_elem_cfg3(void* base);
void Write_Dx_m1_npu0_Pe1_dma_elem_cfg3(void* base, uint32_t val);
/* DX_M1_NPU0.PE1_DMA_ELEM_CFG3.PE1_WT_ELEM_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_dma_elem_cfg3_PE1_WT_ELEM_BASE_ADDR(void* base);
void Write_Dx_m1_npu0_Pe1_dma_elem_cfg3_PE1_WT_ELEM_BASE_ADDR(void* base, uint32_t val);

/* DX_M1_NPU0.PE1_DMA_W_CFG0 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_dma_w_cfg0(void* base);
void Write_Dx_m1_npu0_Pe1_dma_w_cfg0(void* base, uint32_t val);
/* DX_M1_NPU0.PE1_DMA_W_CFG0.PE1_RD_W_TIME (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_dma_w_cfg0_PE1_RD_W_TIME(void* base);
void Write_Dx_m1_npu0_Pe1_dma_w_cfg0_PE1_RD_W_TIME(void* base, uint32_t val);

/* DX_M1_NPU0.PE1_DMA_W_CFG0.PE1_RD_W_MODE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_dma_w_cfg0_PE1_RD_W_MODE(void* base);
void Write_Dx_m1_npu0_Pe1_dma_w_cfg0_PE1_RD_W_MODE(void* base, uint32_t val);

/* DX_M1_NPU0.PE1_DMA_W_CFG0.PE1_RD_W_EN (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_dma_w_cfg0_PE1_RD_W_EN(void* base);
void Write_Dx_m1_npu0_Pe1_dma_w_cfg0_PE1_RD_W_EN(void* base, uint32_t val);

/* DX_M1_NPU0.PE1_DMA_W_CFG0.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_dma_w_cfg0_RESERVED0(void* base);
void Write_Dx_m1_npu0_Pe1_dma_w_cfg0_RESERVED0(void* base, uint32_t val);

/* DX_M1_NPU0.PE1_DMA_W_CFG1 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_dma_w_cfg1(void* base);
void Write_Dx_m1_npu0_Pe1_dma_w_cfg1(void* base, uint32_t val);
/* DX_M1_NPU0.PE1_DMA_W_CFG1.PE1_RD_W_STRIDE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_dma_w_cfg1_PE1_RD_W_STRIDE(void* base);
void Write_Dx_m1_npu0_Pe1_dma_w_cfg1_PE1_RD_W_STRIDE(void* base, uint32_t val);

/* DX_M1_NPU0.PE1_DMA_W_CFG1.PE1_RD_W_SIZE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_dma_w_cfg1_PE1_RD_W_SIZE(void* base);
void Write_Dx_m1_npu0_Pe1_dma_w_cfg1_PE1_RD_W_SIZE(void* base, uint32_t val);

/* DX_M1_NPU0.PE1_DMA_W_CFG2 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_dma_w_cfg2(void* base);
void Write_Dx_m1_npu0_Pe1_dma_w_cfg2(void* base, uint32_t val);
/* DX_M1_NPU0.PE1_DMA_W_CFG2.PE1_RD_W_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_dma_w_cfg2_PE1_RD_W_BASE_ADDR(void* base);
void Write_Dx_m1_npu0_Pe1_dma_w_cfg2_PE1_RD_W_BASE_ADDR(void* base, uint32_t val);

/* DX_M1_NPU0.PE1_DMA_W_CFG3 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_dma_w_cfg3(void* base);
void Write_Dx_m1_npu0_Pe1_dma_w_cfg3(void* base, uint32_t val);
/* DX_M1_NPU0.PE1_DMA_W_CFG3.PE1_WT_W_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_dma_w_cfg3_PE1_WT_W_BASE_ADDR(void* base);
void Write_Dx_m1_npu0_Pe1_dma_w_cfg3_PE1_WT_W_BASE_ADDR(void* base, uint32_t val);

/* DX_M1_NPU0.PE1_DMA_INF_CFG0 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_dma_inf_cfg0(void* base);
void Write_Dx_m1_npu0_Pe1_dma_inf_cfg0(void* base, uint32_t val);
/* DX_M1_NPU0.PE1_DMA_INF_CFG0.PE1_RD_INF_SIZE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_dma_inf_cfg0_PE1_RD_INF_SIZE(void* base);
void Write_Dx_m1_npu0_Pe1_dma_inf_cfg0_PE1_RD_INF_SIZE(void* base, uint32_t val);

/* DX_M1_NPU0.PE1_DMA_INF_CFG0.PE1_RD_INF_TIME (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_dma_inf_cfg0_PE1_RD_INF_TIME(void* base);
void Write_Dx_m1_npu0_Pe1_dma_inf_cfg0_PE1_RD_INF_TIME(void* base, uint32_t val);

/* DX_M1_NPU0.PE1_DMA_INF_CFG0.PE1_RD_INF_MODE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_dma_inf_cfg0_PE1_RD_INF_MODE(void* base);
void Write_Dx_m1_npu0_Pe1_dma_inf_cfg0_PE1_RD_INF_MODE(void* base, uint32_t val);

/* DX_M1_NPU0.PE1_DMA_INF_CFG0.PE1_RD_INF_EN (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_dma_inf_cfg0_PE1_RD_INF_EN(void* base);
void Write_Dx_m1_npu0_Pe1_dma_inf_cfg0_PE1_RD_INF_EN(void* base, uint32_t val);

/* DX_M1_NPU0.PE1_DMA_INF_CFG0.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_dma_inf_cfg0_RESERVED0(void* base);
void Write_Dx_m1_npu0_Pe1_dma_inf_cfg0_RESERVED0(void* base, uint32_t val);

/* DX_M1_NPU0.PE1_DMA_INF_CFG1 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_dma_inf_cfg1(void* base);
void Write_Dx_m1_npu0_Pe1_dma_inf_cfg1(void* base, uint32_t val);
/* DX_M1_NPU0.PE1_DMA_INF_CFG1.PE1_RD_INF_STRIDE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_dma_inf_cfg1_PE1_RD_INF_STRIDE(void* base);
void Write_Dx_m1_npu0_Pe1_dma_inf_cfg1_PE1_RD_INF_STRIDE(void* base, uint32_t val);

/* DX_M1_NPU0.PE1_DMA_INF_CFG2 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_dma_inf_cfg2(void* base);
void Write_Dx_m1_npu0_Pe1_dma_inf_cfg2(void* base, uint32_t val);
/* DX_M1_NPU0.PE1_DMA_INF_CFG2.PE1_RD_INF_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_dma_inf_cfg2_PE1_RD_INF_BASE_ADDR(void* base);
void Write_Dx_m1_npu0_Pe1_dma_inf_cfg2_PE1_RD_INF_BASE_ADDR(void* base, uint32_t val);

/* DX_M1_NPU0.PE1_DMA_INF_CFG3 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_dma_inf_cfg3(void* base);
void Write_Dx_m1_npu0_Pe1_dma_inf_cfg3(void* base, uint32_t val);
/* DX_M1_NPU0.PE1_DMA_INF_CFG3.PE1_WT_INF_STRIDE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_dma_inf_cfg3_PE1_WT_INF_STRIDE(void* base);
void Write_Dx_m1_npu0_Pe1_dma_inf_cfg3_PE1_WT_INF_STRIDE(void* base, uint32_t val);

/* DX_M1_NPU0.PE1_DMA_INF_CFG4 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_dma_inf_cfg4(void* base);
void Write_Dx_m1_npu0_Pe1_dma_inf_cfg4(void* base, uint32_t val);
/* DX_M1_NPU0.PE1_DMA_INF_CFG4.PE1_WT_INF_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_dma_inf_cfg4_PE1_WT_INF_BASE_ADDR(void* base);
void Write_Dx_m1_npu0_Pe1_dma_inf_cfg4_PE1_WT_INF_BASE_ADDR(void* base, uint32_t val);

/* DX_M1_NPU0.PE1_DMA_OUTF_CFG0 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_dma_outf_cfg0(void* base);
void Write_Dx_m1_npu0_Pe1_dma_outf_cfg0(void* base, uint32_t val);
/* DX_M1_NPU0.PE1_DMA_OUTF_CFG0.PE1_WT_OUTF_SIZE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_dma_outf_cfg0_PE1_WT_OUTF_SIZE(void* base);
void Write_Dx_m1_npu0_Pe1_dma_outf_cfg0_PE1_WT_OUTF_SIZE(void* base, uint32_t val);

/* DX_M1_NPU0.PE1_DMA_OUTF_CFG0.PE1_WT_OUTF_TIME (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_dma_outf_cfg0_PE1_WT_OUTF_TIME(void* base);
void Write_Dx_m1_npu0_Pe1_dma_outf_cfg0_PE1_WT_OUTF_TIME(void* base, uint32_t val);

/* DX_M1_NPU0.PE1_DMA_OUTF_CFG0.RESERVED1 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_dma_outf_cfg0_RESERVED1(void* base);
void Write_Dx_m1_npu0_Pe1_dma_outf_cfg0_RESERVED1(void* base, uint32_t val);

/* DX_M1_NPU0.PE1_DMA_OUTF_CFG0.PE1_WT_OUTF_EN (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_dma_outf_cfg0_PE1_WT_OUTF_EN(void* base);
void Write_Dx_m1_npu0_Pe1_dma_outf_cfg0_PE1_WT_OUTF_EN(void* base, uint32_t val);

/* DX_M1_NPU0.PE1_DMA_OUTF_CFG0.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_dma_outf_cfg0_RESERVED0(void* base);
void Write_Dx_m1_npu0_Pe1_dma_outf_cfg0_RESERVED0(void* base, uint32_t val);

/* DX_M1_NPU0.PE1_DMA_OUTF_CFG1 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_dma_outf_cfg1(void* base);
void Write_Dx_m1_npu0_Pe1_dma_outf_cfg1(void* base, uint32_t val);
/* DX_M1_NPU0.PE1_DMA_OUTF_CFG1.PE1_WT_OUTF_STRIDE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_dma_outf_cfg1_PE1_WT_OUTF_STRIDE(void* base);
void Write_Dx_m1_npu0_Pe1_dma_outf_cfg1_PE1_WT_OUTF_STRIDE(void* base, uint32_t val);

/* DX_M1_NPU0.PE1_DMA_OUTF_CFG2 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_dma_outf_cfg2(void* base);
void Write_Dx_m1_npu0_Pe1_dma_outf_cfg2(void* base, uint32_t val);
/* DX_M1_NPU0.PE1_DMA_OUTF_CFG2.PE1_WT_OUTF_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_dma_outf_cfg2_PE1_WT_OUTF_BASE_ADDR(void* base);
void Write_Dx_m1_npu0_Pe1_dma_outf_cfg2_PE1_WT_OUTF_BASE_ADDR(void* base, uint32_t val);

/* DX_M1_NPU0.PE1_DMA_OUTF_CFG3 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_dma_outf_cfg3(void* base);
void Write_Dx_m1_npu0_Pe1_dma_outf_cfg3(void* base, uint32_t val);
/* DX_M1_NPU0.PE1_DMA_OUTF_CFG3.PE1_RD_OUTF_STRIDE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_dma_outf_cfg3_PE1_RD_OUTF_STRIDE(void* base);
void Write_Dx_m1_npu0_Pe1_dma_outf_cfg3_PE1_RD_OUTF_STRIDE(void* base, uint32_t val);

/* DX_M1_NPU0.PE1_DMA_OUTF_CFG4 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_dma_outf_cfg4(void* base);
void Write_Dx_m1_npu0_Pe1_dma_outf_cfg4(void* base, uint32_t val);
/* DX_M1_NPU0.PE1_DMA_OUTF_CFG4.PE1_RD_OUTF_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_dma_outf_cfg4_PE1_RD_OUTF_BASE_ADDR(void* base);
void Write_Dx_m1_npu0_Pe1_dma_outf_cfg4_PE1_RD_OUTF_BASE_ADDR(void* base, uint32_t val);

/* DX_M1_NPU1.DATA_CFG0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Data_cfg0(void* base);
void Write_Dx_m1_npu1_Data_cfg0(void* base, uint32_t val);
/* DX_M1_NPU1.DATA_CFG0.FEATURE_BIT_WIDTH (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Data_cfg0_FEATURE_BIT_WIDTH(void* base);
void Write_Dx_m1_npu1_Data_cfg0_FEATURE_BIT_WIDTH(void* base, uint32_t val);

/* DX_M1_NPU1.DATA_CFG0.W_FEATURE_BIT_WIDTH (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Data_cfg0_W_FEATURE_BIT_WIDTH(void* base);
void Write_Dx_m1_npu1_Data_cfg0_W_FEATURE_BIT_WIDTH(void* base, uint32_t val);

/* DX_M1_NPU1.DATA_CFG0.RESHAPE_SURFACE_STRIDE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Data_cfg0_RESHAPE_SURFACE_STRIDE(void* base);
void Write_Dx_m1_npu1_Data_cfg0_RESHAPE_SURFACE_STRIDE(void* base, uint32_t val);

/* DX_M1_NPU1.CTRL (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Ctrl(void* base);
void Write_Dx_m1_npu1_Ctrl(void* base, uint32_t val);
/* DX_M1_NPU1.CTRL.RESHAPE_EN (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Ctrl_RESHAPE_EN(void* base);
void Write_Dx_m1_npu1_Ctrl_RESHAPE_EN(void* base, uint32_t val);

/* DX_M1_NPU1.CTRL.WINOGRAD_EN (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Ctrl_WINOGRAD_EN(void* base);
void Write_Dx_m1_npu1_Ctrl_WINOGRAD_EN(void* base, uint32_t val);

/* DX_M1_NPU1.CTRL.FEATURE_COMPRESS_EN (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Ctrl_FEATURE_COMPRESS_EN(void* base);
void Write_Dx_m1_npu1_Ctrl_FEATURE_COMPRESS_EN(void* base, uint32_t val);

/* DX_M1_NPU1.CTRL.WEIGHT_COMPRESS_EN (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Ctrl_WEIGHT_COMPRESS_EN(void* base);
void Write_Dx_m1_npu1_Ctrl_WEIGHT_COMPRESS_EN(void* base, uint32_t val);

/* DX_M1_NPU1.CTRL.SKIP_CONNECTION_EN (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Ctrl_SKIP_CONNECTION_EN(void* base);
void Write_Dx_m1_npu1_Ctrl_SKIP_CONNECTION_EN(void* base, uint32_t val);

/* DX_M1_NPU1.CTRL.SKIP_CONNECTION_TYPE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Ctrl_SKIP_CONNECTION_TYPE(void* base);
void Write_Dx_m1_npu1_Ctrl_SKIP_CONNECTION_TYPE(void* base, uint32_t val);

/* DX_M1_NPU1.CTRL.RESIZE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Ctrl_RESIZE(void* base);
void Write_Dx_m1_npu1_Ctrl_RESIZE(void* base, uint32_t val);

/* DX_M1_NPU1.CTRL.WRITE_POOL_ONLY (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Ctrl_WRITE_POOL_ONLY(void* base);
void Write_Dx_m1_npu1_Ctrl_WRITE_POOL_ONLY(void* base, uint32_t val);

/* DX_M1_NPU1.CTRL.WEIGHT_BROADCAST_MODE_EN (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Ctrl_WEIGHT_BROADCAST_MODE_EN(void* base);
void Write_Dx_m1_npu1_Ctrl_WEIGHT_BROADCAST_MODE_EN(void* base, uint32_t val);

/* DX_M1_NPU1.CTRL.FEATURE_BROADCAST_MODE_EN (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Ctrl_FEATURE_BROADCAST_MODE_EN(void* base);
void Write_Dx_m1_npu1_Ctrl_FEATURE_BROADCAST_MODE_EN(void* base, uint32_t val);

/* DX_M1_NPU1.CTRL.ACTIVE_CNT (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Ctrl_ACTIVE_CNT(void* base);
void Write_Dx_m1_npu1_Ctrl_ACTIVE_CNT(void* base, uint32_t val);

/* DX_M1_NPU1.CTRL.ACTIVE_PERIOD (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Ctrl_ACTIVE_PERIOD(void* base);
void Write_Dx_m1_npu1_Ctrl_ACTIVE_PERIOD(void* base, uint32_t val);

/* DX_M1_NPU1.CTRL.FEATURE_DATA_TYPE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Ctrl_FEATURE_DATA_TYPE(void* base);
void Write_Dx_m1_npu1_Ctrl_FEATURE_DATA_TYPE(void* base, uint32_t val);

/* DX_M1_NPU1.CTRL.INPUT_DONE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Ctrl_INPUT_DONE(void* base);
void Write_Dx_m1_npu1_Ctrl_INPUT_DONE(void* base, uint32_t val);

/* DX_M1_NPU1.RESHAPE0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Reshape0(void* base);
void Write_Dx_m1_npu1_Reshape0(void* base, uint32_t val);
/* DX_M1_NPU1.RESHAPE0.RESHAPE_TOTAL_WSIZE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Reshape0_RESHAPE_TOTAL_WSIZE(void* base);
void Write_Dx_m1_npu1_Reshape0_RESHAPE_TOTAL_WSIZE(void* base, uint32_t val);

/* DX_M1_NPU1.RESHAPE0.RESHAPE_IN_SIZE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Reshape0_RESHAPE_IN_SIZE(void* base);
void Write_Dx_m1_npu1_Reshape0_RESHAPE_IN_SIZE(void* base, uint32_t val);

/* DX_M1_NPU1.RESHAPE1 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Reshape1(void* base);
void Write_Dx_m1_npu1_Reshape1(void* base, uint32_t val);
/* DX_M1_NPU1.RESHAPE1.RESHAPE_ADDR_STRIDE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Reshape1_RESHAPE_ADDR_STRIDE(void* base);
void Write_Dx_m1_npu1_Reshape1_RESHAPE_ADDR_STRIDE(void* base, uint32_t val);

/* DX_M1_NPU1.RESHAPE1.RESHAPE_ITER (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Reshape1_RESHAPE_ITER(void* base);
void Write_Dx_m1_npu1_Reshape1_RESHAPE_ITER(void* base, uint32_t val);

/* DX_M1_NPU1.RESHAPE1.RESHAPE_LAST_WSIZE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Reshape1_RESHAPE_LAST_WSIZE(void* base);
void Write_Dx_m1_npu1_Reshape1_RESHAPE_LAST_WSIZE(void* base, uint32_t val);

/* DX_M1_NPU1.RESHAPE2 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Reshape2(void* base);
void Write_Dx_m1_npu1_Reshape2(void* base, uint32_t val);
/* DX_M1_NPU1.RESHAPE2.RESHAPE_READ_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Reshape2_RESHAPE_READ_BASE_ADDR(void* base);
void Write_Dx_m1_npu1_Reshape2_RESHAPE_READ_BASE_ADDR(void* base, uint32_t val);

/* DX_M1_NPU1.RESHAPE3 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Reshape3(void* base);
void Write_Dx_m1_npu1_Reshape3(void* base, uint32_t val);
/* DX_M1_NPU1.RESHAPE3.RESHAPE_WRITE_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Reshape3_RESHAPE_WRITE_BASE_ADDR(void* base);
void Write_Dx_m1_npu1_Reshape3_RESHAPE_WRITE_BASE_ADDR(void* base, uint32_t val);

/* DX_M1_NPU1.MISC (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Misc(void* base);
void Write_Dx_m1_npu1_Misc(void* base, uint32_t val);
/* DX_M1_NPU1.MISC.TILE_NUM (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Misc_TILE_NUM(void* base);
void Write_Dx_m1_npu1_Misc_TILE_NUM(void* base, uint32_t val);

/* DX_M1_NPU1.MISC.LAYER_NUM (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Misc_LAYER_NUM(void* base);
void Write_Dx_m1_npu1_Misc_LAYER_NUM(void* base, uint32_t val);

/* DX_M1_NPU1.PSEUDO (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pseudo(void* base);
void Write_Dx_m1_npu1_Pseudo(void* base, uint32_t val);
/* DX_M1_NPU1.PSEUDO.PSEUDO_CNT (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pseudo_PSEUDO_CNT(void* base);
void Write_Dx_m1_npu1_Pseudo_PSEUDO_CNT(void* base, uint32_t val);

/* DX_M1_NPU1.SFU_CTRL0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_ctrl0(void* base);
void Write_Dx_m1_npu1_Sfu_ctrl0(void* base, uint32_t val);
/* DX_M1_NPU1.SFU_CTRL0.PRE_ACT_MODE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_ctrl0_PRE_ACT_MODE(void* base);
void Write_Dx_m1_npu1_Sfu_ctrl0_PRE_ACT_MODE(void* base, uint32_t val);

/* DX_M1_NPU1.SFU_CTRL0.PRE_MULT_COEFF_SEL (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_ctrl0_PRE_MULT_COEFF_SEL(void* base);
void Write_Dx_m1_npu1_Sfu_ctrl0_PRE_MULT_COEFF_SEL(void* base, uint32_t val);

/* DX_M1_NPU1.SFU_CTRL0.ACT_MODE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_ctrl0_ACT_MODE(void* base);
void Write_Dx_m1_npu1_Sfu_ctrl0_ACT_MODE(void* base, uint32_t val);

/* DX_M1_NPU1.SFU_CTRL0.ACT_INOUT_CTRL (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_ctrl0_ACT_INOUT_CTRL(void* base);
void Write_Dx_m1_npu1_Sfu_ctrl0_ACT_INOUT_CTRL(void* base, uint32_t val);

/* DX_M1_NPU1.SFU_CTRL0.POST_ACT_MODE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_ctrl0_POST_ACT_MODE(void* base);
void Write_Dx_m1_npu1_Sfu_ctrl0_POST_ACT_MODE(void* base, uint32_t val);

/* DX_M1_NPU1.SFU_CTRL0.PRE_ADD_COEFF_SEL (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_ctrl0_PRE_ADD_COEFF_SEL(void* base);
void Write_Dx_m1_npu1_Sfu_ctrl0_PRE_ADD_COEFF_SEL(void* base, uint32_t val);

/* DX_M1_NPU1.SFU_CTRL0.SE_EN (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_ctrl0_SE_EN(void* base);
void Write_Dx_m1_npu1_Sfu_ctrl0_SE_EN(void* base, uint32_t val);

/* DX_M1_NPU1.SFU_CTRL0.SE_WRITE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_ctrl0_SE_WRITE(void* base);
void Write_Dx_m1_npu1_Sfu_ctrl0_SE_WRITE(void* base, uint32_t val);

/* DX_M1_NPU1.SFU_CTRL0.ARG_MAX_MODE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_ctrl0_ARG_MAX_MODE(void* base);
void Write_Dx_m1_npu1_Sfu_ctrl0_ARG_MAX_MODE(void* base, uint32_t val);

/* DX_M1_NPU1.SFU_CTRL0.ARG_CLASS_NUM (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_ctrl0_ARG_CLASS_NUM(void* base);
void Write_Dx_m1_npu1_Sfu_ctrl0_ARG_CLASS_NUM(void* base, uint32_t val);

/* DX_M1_NPU1.SFU_CTRL0.ARG_MAX_OUT_FORMAT (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_ctrl0_ARG_MAX_OUT_FORMAT(void* base);
void Write_Dx_m1_npu1_Sfu_ctrl0_ARG_MAX_OUT_FORMAT(void* base, uint32_t val);

/* DX_M1_NPU1.SFU_CTRL1 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_ctrl1(void* base);
void Write_Dx_m1_npu1_Sfu_ctrl1(void* base, uint32_t val);
/* DX_M1_NPU1.SFU_CTRL1.SFU_HALF_RUN_MODE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_ctrl1_SFU_HALF_RUN_MODE(void* base);
void Write_Dx_m1_npu1_Sfu_ctrl1_SFU_HALF_RUN_MODE(void* base, uint32_t val);

/* DX_M1_NPU1.SFU_CTRL1.SKIP_ADD_SEL (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_ctrl1_SKIP_ADD_SEL(void* base);
void Write_Dx_m1_npu1_Sfu_ctrl1_SKIP_ADD_SEL(void* base, uint32_t val);

/* DX_M1_NPU1.SFU_CTRL1.SKIP_MUL_SEL (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_ctrl1_SKIP_MUL_SEL(void* base);
void Write_Dx_m1_npu1_Sfu_ctrl1_SKIP_MUL_SEL(void* base, uint32_t val);

/* DX_M1_NPU1.SFU_CTRL1.FLOAT2INT_MODE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_ctrl1_FLOAT2INT_MODE(void* base);
void Write_Dx_m1_npu1_Sfu_ctrl1_FLOAT2INT_MODE(void* base, uint32_t val);

/* DX_M1_NPU1.SFU_CTRL1.SKIP_IN_TYPE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_ctrl1_SKIP_IN_TYPE(void* base);
void Write_Dx_m1_npu1_Sfu_ctrl1_SKIP_IN_TYPE(void* base, uint32_t val);

/* DX_M1_NPU1.SFU_CTRL1.POOL_MODE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_ctrl1_POOL_MODE(void* base);
void Write_Dx_m1_npu1_Sfu_ctrl1_POOL_MODE(void* base, uint32_t val);

/* DX_M1_NPU1.SFU_CTRL1.RESHAPE_32BIT_MODE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_ctrl1_RESHAPE_32BIT_MODE(void* base);
void Write_Dx_m1_npu1_Sfu_ctrl1_RESHAPE_32BIT_MODE(void* base, uint32_t val);

/* DX_M1_NPU1.SFU_CTRL1.RESERVED0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_ctrl1_RESERVED0(void* base);
void Write_Dx_m1_npu1_Sfu_ctrl1_RESERVED0(void* base, uint32_t val);

/* DX_M1_NPU1.SFU_POOL0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_pool0(void* base);
void Write_Dx_m1_npu1_Sfu_pool0(void* base, uint32_t val);
/* DX_M1_NPU1.SFU_POOL0.POOL_WINSIZE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_pool0_POOL_WINSIZE(void* base);
void Write_Dx_m1_npu1_Sfu_pool0_POOL_WINSIZE(void* base, uint32_t val);

/* DX_M1_NPU1.SFU_CLIP_MAX (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_clip_max(void* base);
void Write_Dx_m1_npu1_Sfu_clip_max(void* base, uint32_t val);
/* DX_M1_NPU1.SFU_CLIP_MAX.CLIP_MAX (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_clip_max_CLIP_MAX(void* base);
void Write_Dx_m1_npu1_Sfu_clip_max_CLIP_MAX(void* base, uint32_t val);

/* DX_M1_NPU1.SFU_CLIP_MIN (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_clip_min(void* base);
void Write_Dx_m1_npu1_Sfu_clip_min(void* base, uint32_t val);
/* DX_M1_NPU1.SFU_CLIP_MIN.CLIP_MIN (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_clip_min_CLIP_MIN(void* base);
void Write_Dx_m1_npu1_Sfu_clip_min_CLIP_MIN(void* base, uint32_t val);

/* DX_M1_NPU1.SFU_COEFF0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff0(void* base);
void Write_Dx_m1_npu1_Sfu_coeff0(void* base, uint32_t val);
/* DX_M1_NPU1.SFU_COEFF0.SKIP_ADD_COEFF (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff0_SKIP_ADD_COEFF(void* base);
void Write_Dx_m1_npu1_Sfu_coeff0_SKIP_ADD_COEFF(void* base, uint32_t val);

/* DX_M1_NPU1.SFU_COEFF1 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff1(void* base);
void Write_Dx_m1_npu1_Sfu_coeff1(void* base, uint32_t val);
/* DX_M1_NPU1.SFU_COEFF1.PRE_ACT_MULT_COEFF (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff1_PRE_ACT_MULT_COEFF(void* base);
void Write_Dx_m1_npu1_Sfu_coeff1_PRE_ACT_MULT_COEFF(void* base, uint32_t val);

/* DX_M1_NPU1.SFU_COEFF2 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff2(void* base);
void Write_Dx_m1_npu1_Sfu_coeff2(void* base, uint32_t val);
/* DX_M1_NPU1.SFU_COEFF2.PRE_ACT_ADD_COEFF (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff2_PRE_ACT_ADD_COEFF(void* base);
void Write_Dx_m1_npu1_Sfu_coeff2_PRE_ACT_ADD_COEFF(void* base, uint32_t val);

/* DX_M1_NPU1.SFU_COEFF3 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff3(void* base);
void Write_Dx_m1_npu1_Sfu_coeff3(void* base, uint32_t val);
/* DX_M1_NPU1.SFU_COEFF3.AVG_POOL_MULT_COEFF (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff3_AVG_POOL_MULT_COEFF(void* base);
void Write_Dx_m1_npu1_Sfu_coeff3_AVG_POOL_MULT_COEFF(void* base, uint32_t val);

/* DX_M1_NPU1.SFU_COEFF4 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff4(void* base);
void Write_Dx_m1_npu1_Sfu_coeff4(void* base, uint32_t val);
/* DX_M1_NPU1.SFU_COEFF4.LMUL_ADD_COEFF (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff4_LMUL_ADD_COEFF(void* base);
void Write_Dx_m1_npu1_Sfu_coeff4_LMUL_ADD_COEFF(void* base, uint32_t val);

/* DX_M1_NPU1.SFU_COEFF5 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff5(void* base);
void Write_Dx_m1_npu1_Sfu_coeff5(void* base, uint32_t val);
/* DX_M1_NPU1.SFU_COEFF5.ACT_OFFSET_VAL (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff5_ACT_OFFSET_VAL(void* base);
void Write_Dx_m1_npu1_Sfu_coeff5_ACT_OFFSET_VAL(void* base, uint32_t val);

/* DX_M1_NPU1.SFU_COEFF6 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff6(void* base);
void Write_Dx_m1_npu1_Sfu_coeff6(void* base, uint32_t val);
/* DX_M1_NPU1.SFU_COEFF6.SKIP_SCALE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff6_SKIP_SCALE(void* base);
void Write_Dx_m1_npu1_Sfu_coeff6_SKIP_SCALE(void* base, uint32_t val);

/* DX_M1_NPU1.SFU_COEFF7 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff7(void* base);
void Write_Dx_m1_npu1_Sfu_coeff7(void* base, uint32_t val);
/* DX_M1_NPU1.SFU_COEFF7.LEAKY_RELU_SLOPE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff7_LEAKY_RELU_SLOPE(void* base);
void Write_Dx_m1_npu1_Sfu_coeff7_LEAKY_RELU_SLOPE(void* base, uint32_t val);

/* DX_M1_NPU1.SFU_COEFF8 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff8(void* base);
void Write_Dx_m1_npu1_Sfu_coeff8(void* base, uint32_t val);
/* DX_M1_NPU1.SFU_COEFF8.RELU6_CLIP_MAX (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff8_RELU6_CLIP_MAX(void* base);
void Write_Dx_m1_npu1_Sfu_coeff8_RELU6_CLIP_MAX(void* base, uint32_t val);

/* DX_M1_NPU1.SFU_COEFF9 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff9(void* base);
void Write_Dx_m1_npu1_Sfu_coeff9(void* base, uint32_t val);
/* DX_M1_NPU1.SFU_COEFF9.PAF_BOUNDARY0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff9_PAF_BOUNDARY0(void* base);
void Write_Dx_m1_npu1_Sfu_coeff9_PAF_BOUNDARY0(void* base, uint32_t val);

/* DX_M1_NPU1.SFU_COEFF10 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff10(void* base);
void Write_Dx_m1_npu1_Sfu_coeff10(void* base, uint32_t val);
/* DX_M1_NPU1.SFU_COEFF10.PAF_BOUNDARY1 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff10_PAF_BOUNDARY1(void* base);
void Write_Dx_m1_npu1_Sfu_coeff10_PAF_BOUNDARY1(void* base, uint32_t val);

/* DX_M1_NPU1.SFU_COEFF11 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff11(void* base);
void Write_Dx_m1_npu1_Sfu_coeff11(void* base, uint32_t val);
/* DX_M1_NPU1.SFU_COEFF11.PAF_BOUNDARY2 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff11_PAF_BOUNDARY2(void* base);
void Write_Dx_m1_npu1_Sfu_coeff11_PAF_BOUNDARY2(void* base, uint32_t val);

/* DX_M1_NPU1.SFU_COEFF12 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff12(void* base);
void Write_Dx_m1_npu1_Sfu_coeff12(void* base, uint32_t val);
/* DX_M1_NPU1.SFU_COEFF12.PAF_BOUNDARY3 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff12_PAF_BOUNDARY3(void* base);
void Write_Dx_m1_npu1_Sfu_coeff12_PAF_BOUNDARY3(void* base, uint32_t val);

/* DX_M1_NPU1.SFU_COEFF13 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff13(void* base);
void Write_Dx_m1_npu1_Sfu_coeff13(void* base, uint32_t val);
/* DX_M1_NPU1.SFU_COEFF13.PAF_BOUNDARY4 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff13_PAF_BOUNDARY4(void* base);
void Write_Dx_m1_npu1_Sfu_coeff13_PAF_BOUNDARY4(void* base, uint32_t val);

/* DX_M1_NPU1.SFU_COEFF14 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff14(void* base);
void Write_Dx_m1_npu1_Sfu_coeff14(void* base, uint32_t val);
/* DX_M1_NPU1.SFU_COEFF14.PAF_BOUNDARY5 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff14_PAF_BOUNDARY5(void* base);
void Write_Dx_m1_npu1_Sfu_coeff14_PAF_BOUNDARY5(void* base, uint32_t val);

/* DX_M1_NPU1.SFU_COEFF15 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff15(void* base);
void Write_Dx_m1_npu1_Sfu_coeff15(void* base, uint32_t val);
/* DX_M1_NPU1.SFU_COEFF15.PAF_BOUNDARY6 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff15_PAF_BOUNDARY6(void* base);
void Write_Dx_m1_npu1_Sfu_coeff15_PAF_BOUNDARY6(void* base, uint32_t val);

/* DX_M1_NPU1.SFU_COEFF16 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff16(void* base);
void Write_Dx_m1_npu1_Sfu_coeff16(void* base, uint32_t val);
/* DX_M1_NPU1.SFU_COEFF16.PAF_BOUNDARY7 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff16_PAF_BOUNDARY7(void* base);
void Write_Dx_m1_npu1_Sfu_coeff16_PAF_BOUNDARY7(void* base, uint32_t val);

/* DX_M1_NPU1.SFU_COEFF17 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff17(void* base);
void Write_Dx_m1_npu1_Sfu_coeff17(void* base, uint32_t val);
/* DX_M1_NPU1.SFU_COEFF17.PAF_BOUNDARY8 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff17_PAF_BOUNDARY8(void* base);
void Write_Dx_m1_npu1_Sfu_coeff17_PAF_BOUNDARY8(void* base, uint32_t val);

/* DX_M1_NPU1.SFU_COEFF18 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff18(void* base);
void Write_Dx_m1_npu1_Sfu_coeff18(void* base, uint32_t val);
/* DX_M1_NPU1.SFU_COEFF18.PAF_BOUNDARY9 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff18_PAF_BOUNDARY9(void* base);
void Write_Dx_m1_npu1_Sfu_coeff18_PAF_BOUNDARY9(void* base, uint32_t val);

/* DX_M1_NPU1.SFU_COEFF19 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff19(void* base);
void Write_Dx_m1_npu1_Sfu_coeff19(void* base, uint32_t val);
/* DX_M1_NPU1.SFU_COEFF19.PAF_BOUNDARY10 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff19_PAF_BOUNDARY10(void* base);
void Write_Dx_m1_npu1_Sfu_coeff19_PAF_BOUNDARY10(void* base, uint32_t val);

/* DX_M1_NPU1.SFU_COEFF20 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff20(void* base);
void Write_Dx_m1_npu1_Sfu_coeff20(void* base, uint32_t val);
/* DX_M1_NPU1.SFU_COEFF20.PAF_BOUNDARY11 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff20_PAF_BOUNDARY11(void* base);
void Write_Dx_m1_npu1_Sfu_coeff20_PAF_BOUNDARY11(void* base, uint32_t val);

/* DX_M1_NPU1.SFU_COEFF21 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff21(void* base);
void Write_Dx_m1_npu1_Sfu_coeff21(void* base, uint32_t val);
/* DX_M1_NPU1.SFU_COEFF21.PAF_BOUNDARY12 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff21_PAF_BOUNDARY12(void* base);
void Write_Dx_m1_npu1_Sfu_coeff21_PAF_BOUNDARY12(void* base, uint32_t val);

/* DX_M1_NPU1.SFU_COEFF22 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff22(void* base);
void Write_Dx_m1_npu1_Sfu_coeff22(void* base, uint32_t val);
/* DX_M1_NPU1.SFU_COEFF22.PAF_BOUNDARY13 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff22_PAF_BOUNDARY13(void* base);
void Write_Dx_m1_npu1_Sfu_coeff22_PAF_BOUNDARY13(void* base, uint32_t val);

/* DX_M1_NPU1.SFU_COEFF23 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff23(void* base);
void Write_Dx_m1_npu1_Sfu_coeff23(void* base, uint32_t val);
/* DX_M1_NPU1.SFU_COEFF23.PAF_BOUNDARY14 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff23_PAF_BOUNDARY14(void* base);
void Write_Dx_m1_npu1_Sfu_coeff23_PAF_BOUNDARY14(void* base, uint32_t val);

/* DX_M1_NPU1.SFU_COEFF24 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff24(void* base);
void Write_Dx_m1_npu1_Sfu_coeff24(void* base, uint32_t val);
/* DX_M1_NPU1.SFU_COEFF24.PAF_MULT_COEFF0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff24_PAF_MULT_COEFF0(void* base);
void Write_Dx_m1_npu1_Sfu_coeff24_PAF_MULT_COEFF0(void* base, uint32_t val);

/* DX_M1_NPU1.SFU_COEFF25 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff25(void* base);
void Write_Dx_m1_npu1_Sfu_coeff25(void* base, uint32_t val);
/* DX_M1_NPU1.SFU_COEFF25.PAF_MULT_COEFF1 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff25_PAF_MULT_COEFF1(void* base);
void Write_Dx_m1_npu1_Sfu_coeff25_PAF_MULT_COEFF1(void* base, uint32_t val);

/* DX_M1_NPU1.SFU_COEFF26 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff26(void* base);
void Write_Dx_m1_npu1_Sfu_coeff26(void* base, uint32_t val);
/* DX_M1_NPU1.SFU_COEFF26.PAF_MULT_COEFF2 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff26_PAF_MULT_COEFF2(void* base);
void Write_Dx_m1_npu1_Sfu_coeff26_PAF_MULT_COEFF2(void* base, uint32_t val);

/* DX_M1_NPU1.SFU_COEFF27 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff27(void* base);
void Write_Dx_m1_npu1_Sfu_coeff27(void* base, uint32_t val);
/* DX_M1_NPU1.SFU_COEFF27.PAF_MULT_COEFF3 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff27_PAF_MULT_COEFF3(void* base);
void Write_Dx_m1_npu1_Sfu_coeff27_PAF_MULT_COEFF3(void* base, uint32_t val);

/* DX_M1_NPU1.SFU_COEFF28 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff28(void* base);
void Write_Dx_m1_npu1_Sfu_coeff28(void* base, uint32_t val);
/* DX_M1_NPU1.SFU_COEFF28.PAF_MULT_COEFF4 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff28_PAF_MULT_COEFF4(void* base);
void Write_Dx_m1_npu1_Sfu_coeff28_PAF_MULT_COEFF4(void* base, uint32_t val);

/* DX_M1_NPU1.SFU_COEFF29 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff29(void* base);
void Write_Dx_m1_npu1_Sfu_coeff29(void* base, uint32_t val);
/* DX_M1_NPU1.SFU_COEFF29.PAF_MULT_COEFF5 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff29_PAF_MULT_COEFF5(void* base);
void Write_Dx_m1_npu1_Sfu_coeff29_PAF_MULT_COEFF5(void* base, uint32_t val);

/* DX_M1_NPU1.SFU_COEFF30 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff30(void* base);
void Write_Dx_m1_npu1_Sfu_coeff30(void* base, uint32_t val);
/* DX_M1_NPU1.SFU_COEFF30.PAF_MULT_COEFF6 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff30_PAF_MULT_COEFF6(void* base);
void Write_Dx_m1_npu1_Sfu_coeff30_PAF_MULT_COEFF6(void* base, uint32_t val);

/* DX_M1_NPU1.SFU_COEFF31 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff31(void* base);
void Write_Dx_m1_npu1_Sfu_coeff31(void* base, uint32_t val);
/* DX_M1_NPU1.SFU_COEFF31.PAF_MULT_COEFF7 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff31_PAF_MULT_COEFF7(void* base);
void Write_Dx_m1_npu1_Sfu_coeff31_PAF_MULT_COEFF7(void* base, uint32_t val);

/* DX_M1_NPU1.SFU_COEFF32 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff32(void* base);
void Write_Dx_m1_npu1_Sfu_coeff32(void* base, uint32_t val);
/* DX_M1_NPU1.SFU_COEFF32.PAF_MULT_COEFF8 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff32_PAF_MULT_COEFF8(void* base);
void Write_Dx_m1_npu1_Sfu_coeff32_PAF_MULT_COEFF8(void* base, uint32_t val);

/* DX_M1_NPU1.SFU_COEFF33 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff33(void* base);
void Write_Dx_m1_npu1_Sfu_coeff33(void* base, uint32_t val);
/* DX_M1_NPU1.SFU_COEFF33.PAF_MULT_COEFF9 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff33_PAF_MULT_COEFF9(void* base);
void Write_Dx_m1_npu1_Sfu_coeff33_PAF_MULT_COEFF9(void* base, uint32_t val);

/* DX_M1_NPU1.SFU_COEFF34 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff34(void* base);
void Write_Dx_m1_npu1_Sfu_coeff34(void* base, uint32_t val);
/* DX_M1_NPU1.SFU_COEFF34.PAF_MULT_COEFF10 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff34_PAF_MULT_COEFF10(void* base);
void Write_Dx_m1_npu1_Sfu_coeff34_PAF_MULT_COEFF10(void* base, uint32_t val);

/* DX_M1_NPU1.SFU_COEFF35 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff35(void* base);
void Write_Dx_m1_npu1_Sfu_coeff35(void* base, uint32_t val);
/* DX_M1_NPU1.SFU_COEFF35.PAF_MULT_COEFF11 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff35_PAF_MULT_COEFF11(void* base);
void Write_Dx_m1_npu1_Sfu_coeff35_PAF_MULT_COEFF11(void* base, uint32_t val);

/* DX_M1_NPU1.SFU_COEFF36 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff36(void* base);
void Write_Dx_m1_npu1_Sfu_coeff36(void* base, uint32_t val);
/* DX_M1_NPU1.SFU_COEFF36.PAF_MULT_COEFF12 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff36_PAF_MULT_COEFF12(void* base);
void Write_Dx_m1_npu1_Sfu_coeff36_PAF_MULT_COEFF12(void* base, uint32_t val);

/* DX_M1_NPU1.SFU_COEFF37 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff37(void* base);
void Write_Dx_m1_npu1_Sfu_coeff37(void* base, uint32_t val);
/* DX_M1_NPU1.SFU_COEFF37.PAF_MULT_COEFF13 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff37_PAF_MULT_COEFF13(void* base);
void Write_Dx_m1_npu1_Sfu_coeff37_PAF_MULT_COEFF13(void* base, uint32_t val);

/* DX_M1_NPU1.SFU_COEFF38 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff38(void* base);
void Write_Dx_m1_npu1_Sfu_coeff38(void* base, uint32_t val);
/* DX_M1_NPU1.SFU_COEFF38.PAF_MULT_COEFF14 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff38_PAF_MULT_COEFF14(void* base);
void Write_Dx_m1_npu1_Sfu_coeff38_PAF_MULT_COEFF14(void* base, uint32_t val);

/* DX_M1_NPU1.SFU_COEFF39 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff39(void* base);
void Write_Dx_m1_npu1_Sfu_coeff39(void* base, uint32_t val);
/* DX_M1_NPU1.SFU_COEFF39.PAF_MULT_COEFF15 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff39_PAF_MULT_COEFF15(void* base);
void Write_Dx_m1_npu1_Sfu_coeff39_PAF_MULT_COEFF15(void* base, uint32_t val);

/* DX_M1_NPU1.SFU_COEFF40 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff40(void* base);
void Write_Dx_m1_npu1_Sfu_coeff40(void* base, uint32_t val);
/* DX_M1_NPU1.SFU_COEFF40.PAF_ADD_COEFF0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff40_PAF_ADD_COEFF0(void* base);
void Write_Dx_m1_npu1_Sfu_coeff40_PAF_ADD_COEFF0(void* base, uint32_t val);

/* DX_M1_NPU1.SFU_COEFF41 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff41(void* base);
void Write_Dx_m1_npu1_Sfu_coeff41(void* base, uint32_t val);
/* DX_M1_NPU1.SFU_COEFF41.PAF_ADD_COEFF1 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff41_PAF_ADD_COEFF1(void* base);
void Write_Dx_m1_npu1_Sfu_coeff41_PAF_ADD_COEFF1(void* base, uint32_t val);

/* DX_M1_NPU1.SFU_COEFF42 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff42(void* base);
void Write_Dx_m1_npu1_Sfu_coeff42(void* base, uint32_t val);
/* DX_M1_NPU1.SFU_COEFF42.PAF_ADD_COEFF2 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff42_PAF_ADD_COEFF2(void* base);
void Write_Dx_m1_npu1_Sfu_coeff42_PAF_ADD_COEFF2(void* base, uint32_t val);

/* DX_M1_NPU1.SFU_COEFF43 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff43(void* base);
void Write_Dx_m1_npu1_Sfu_coeff43(void* base, uint32_t val);
/* DX_M1_NPU1.SFU_COEFF43.PAF_ADD_COEFF3 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff43_PAF_ADD_COEFF3(void* base);
void Write_Dx_m1_npu1_Sfu_coeff43_PAF_ADD_COEFF3(void* base, uint32_t val);

/* DX_M1_NPU1.SFU_COEFF44 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff44(void* base);
void Write_Dx_m1_npu1_Sfu_coeff44(void* base, uint32_t val);
/* DX_M1_NPU1.SFU_COEFF44.PAF_ADD_COEFF4 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff44_PAF_ADD_COEFF4(void* base);
void Write_Dx_m1_npu1_Sfu_coeff44_PAF_ADD_COEFF4(void* base, uint32_t val);

/* DX_M1_NPU1.SFU_COEFF45 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff45(void* base);
void Write_Dx_m1_npu1_Sfu_coeff45(void* base, uint32_t val);
/* DX_M1_NPU1.SFU_COEFF45.PAF_ADD_COEFF5 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff45_PAF_ADD_COEFF5(void* base);
void Write_Dx_m1_npu1_Sfu_coeff45_PAF_ADD_COEFF5(void* base, uint32_t val);

/* DX_M1_NPU1.SFU_COEFF46 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff46(void* base);
void Write_Dx_m1_npu1_Sfu_coeff46(void* base, uint32_t val);
/* DX_M1_NPU1.SFU_COEFF46.PAF_ADD_COEFF6 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff46_PAF_ADD_COEFF6(void* base);
void Write_Dx_m1_npu1_Sfu_coeff46_PAF_ADD_COEFF6(void* base, uint32_t val);

/* DX_M1_NPU1.SFU_COEFF47 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff47(void* base);
void Write_Dx_m1_npu1_Sfu_coeff47(void* base, uint32_t val);
/* DX_M1_NPU1.SFU_COEFF47.PAF_ADD_COEFF7 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff47_PAF_ADD_COEFF7(void* base);
void Write_Dx_m1_npu1_Sfu_coeff47_PAF_ADD_COEFF7(void* base, uint32_t val);

/* DX_M1_NPU1.SFU_COEFF48 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff48(void* base);
void Write_Dx_m1_npu1_Sfu_coeff48(void* base, uint32_t val);
/* DX_M1_NPU1.SFU_COEFF48.PAF_ADD_COEFF8 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff48_PAF_ADD_COEFF8(void* base);
void Write_Dx_m1_npu1_Sfu_coeff48_PAF_ADD_COEFF8(void* base, uint32_t val);

/* DX_M1_NPU1.SFU_COEFF49 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff49(void* base);
void Write_Dx_m1_npu1_Sfu_coeff49(void* base, uint32_t val);
/* DX_M1_NPU1.SFU_COEFF49.PAF_ADD_COEFF9 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff49_PAF_ADD_COEFF9(void* base);
void Write_Dx_m1_npu1_Sfu_coeff49_PAF_ADD_COEFF9(void* base, uint32_t val);

/* DX_M1_NPU1.SFU_COEFF50 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff50(void* base);
void Write_Dx_m1_npu1_Sfu_coeff50(void* base, uint32_t val);
/* DX_M1_NPU1.SFU_COEFF50.PAF_ADD_COEFF10 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff50_PAF_ADD_COEFF10(void* base);
void Write_Dx_m1_npu1_Sfu_coeff50_PAF_ADD_COEFF10(void* base, uint32_t val);

/* DX_M1_NPU1.SFU_COEFF51 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff51(void* base);
void Write_Dx_m1_npu1_Sfu_coeff51(void* base, uint32_t val);
/* DX_M1_NPU1.SFU_COEFF51.PAF_ADD_COEFF11 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff51_PAF_ADD_COEFF11(void* base);
void Write_Dx_m1_npu1_Sfu_coeff51_PAF_ADD_COEFF11(void* base, uint32_t val);

/* DX_M1_NPU1.SFU_COEFF52 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff52(void* base);
void Write_Dx_m1_npu1_Sfu_coeff52(void* base, uint32_t val);
/* DX_M1_NPU1.SFU_COEFF52.PAF_ADD_COEFF12 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff52_PAF_ADD_COEFF12(void* base);
void Write_Dx_m1_npu1_Sfu_coeff52_PAF_ADD_COEFF12(void* base, uint32_t val);

/* DX_M1_NPU1.SFU_COEFF53 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff53(void* base);
void Write_Dx_m1_npu1_Sfu_coeff53(void* base, uint32_t val);
/* DX_M1_NPU1.SFU_COEFF53.PAF_ADD_COEFF13 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff53_PAF_ADD_COEFF13(void* base);
void Write_Dx_m1_npu1_Sfu_coeff53_PAF_ADD_COEFF13(void* base, uint32_t val);

/* DX_M1_NPU1.SFU_COEFF54 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff54(void* base);
void Write_Dx_m1_npu1_Sfu_coeff54(void* base, uint32_t val);
/* DX_M1_NPU1.SFU_COEFF54.PAF_ADD_COEFF14 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff54_PAF_ADD_COEFF14(void* base);
void Write_Dx_m1_npu1_Sfu_coeff54_PAF_ADD_COEFF14(void* base, uint32_t val);

/* DX_M1_NPU1.SFU_COEFF55 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff55(void* base);
void Write_Dx_m1_npu1_Sfu_coeff55(void* base, uint32_t val);
/* DX_M1_NPU1.SFU_COEFF55.PAF_ADD_COEFF15 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff55_PAF_ADD_COEFF15(void* base);
void Write_Dx_m1_npu1_Sfu_coeff55_PAF_ADD_COEFF15(void* base, uint32_t val);

/* DX_M1_NPU1.PE0_IP0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_ip0(void* base);
void Write_Dx_m1_npu1_Pe0_ip0(void* base, uint32_t val);
/* DX_M1_NPU1.PE0_IP0.RESERVED0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_ip0_RESERVED0(void* base);
void Write_Dx_m1_npu1_Pe0_ip0_RESERVED0(void* base, uint32_t val);

/* DX_M1_NPU1.PE0_IP0.PE0_FMT_CH_MODE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_ip0_PE0_FMT_CH_MODE(void* base);
void Write_Dx_m1_npu1_Pe0_ip0_PE0_FMT_CH_MODE(void* base, uint32_t val);

/* DX_M1_NPU1.PE0_IP0.PE0_RF_ADDR_GEN_MAX_NUM (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_ip0_PE0_RF_ADDR_GEN_MAX_NUM(void* base);
void Write_Dx_m1_npu1_Pe0_ip0_PE0_RF_ADDR_GEN_MAX_NUM(void* base, uint32_t val);

/* DX_M1_NPU1.PE0_IP0.PE0_FMT_ENABLE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_ip0_PE0_FMT_ENABLE(void* base);
void Write_Dx_m1_npu1_Pe0_ip0_PE0_FMT_ENABLE(void* base, uint32_t val);

/* DX_M1_NPU1.PE0_IP0.PE0_IMG2COL_EN (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_ip0_PE0_IMG2COL_EN(void* base);
void Write_Dx_m1_npu1_Pe0_ip0_PE0_IMG2COL_EN(void* base, uint32_t val);

/* DX_M1_NPU1.PE0_IP1 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_ip1(void* base);
void Write_Dx_m1_npu1_Pe0_ip1(void* base, uint32_t val);
/* DX_M1_NPU1.PE0_IP1.PE0_IMG2COL_WRITE_FEATURE_BASE_ADDR_0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_ip1_PE0_IMG2COL_WRITE_FEATURE_BASE_ADDR_0(void* base);
void Write_Dx_m1_npu1_Pe0_ip1_PE0_IMG2COL_WRITE_FEATURE_BASE_ADDR_0(void* base, uint32_t val);

/* DX_M1_NPU1.PE0_IP1.PE0_IMG2COL_HEIGHT_MAX (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_ip1_PE0_IMG2COL_HEIGHT_MAX(void* base);
void Write_Dx_m1_npu1_Pe0_ip1_PE0_IMG2COL_HEIGHT_MAX(void* base, uint32_t val);

/* DX_M1_NPU1.PE0_IP2 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_ip2(void* base);
void Write_Dx_m1_npu1_Pe0_ip2(void* base, uint32_t val);
/* DX_M1_NPU1.PE0_IP2.PE0_IMG2COL_WRITE_FEATURE_BASE_ADDR_2 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_ip2_PE0_IMG2COL_WRITE_FEATURE_BASE_ADDR_2(void* base);
void Write_Dx_m1_npu1_Pe0_ip2_PE0_IMG2COL_WRITE_FEATURE_BASE_ADDR_2(void* base, uint32_t val);

/* DX_M1_NPU1.PE0_IP2.PE0_IMG2COL_WRITE_FEATURE_BASE_ADDR_1 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_ip2_PE0_IMG2COL_WRITE_FEATURE_BASE_ADDR_1(void* base);
void Write_Dx_m1_npu1_Pe0_ip2_PE0_IMG2COL_WRITE_FEATURE_BASE_ADDR_1(void* base, uint32_t val);

/* DX_M1_NPU1.PE0_IP3 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_ip3(void* base);
void Write_Dx_m1_npu1_Pe0_ip3(void* base, uint32_t val);
/* DX_M1_NPU1.PE0_IP3.PE0_FMT_FIRST_LINE_OPT (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_ip3_PE0_FMT_FIRST_LINE_OPT(void* base);
void Write_Dx_m1_npu1_Pe0_ip3_PE0_FMT_FIRST_LINE_OPT(void* base, uint32_t val);

/* DX_M1_NPU1.PE0_IP3.PE0_FMT_FIRST_VALID_NUM (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_ip3_PE0_FMT_FIRST_VALID_NUM(void* base);
void Write_Dx_m1_npu1_Pe0_ip3_PE0_FMT_FIRST_VALID_NUM(void* base, uint32_t val);

/* DX_M1_NPU1.PE0_IP3.PE0_IMG2COL_WIDTH_MAX (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_ip3_PE0_IMG2COL_WIDTH_MAX(void* base);
void Write_Dx_m1_npu1_Pe0_ip3_PE0_IMG2COL_WIDTH_MAX(void* base, uint32_t val);

/* DX_M1_NPU1.PE0_IP3.PE0_IMG2COL_LAST_VALID_BYTE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_ip3_PE0_IMG2COL_LAST_VALID_BYTE(void* base);
void Write_Dx_m1_npu1_Pe0_ip3_PE0_IMG2COL_LAST_VALID_BYTE(void* base, uint32_t val);

/* DX_M1_NPU1.PE0_IP4 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_ip4(void* base);
void Write_Dx_m1_npu1_Pe0_ip4(void* base, uint32_t val);
/* DX_M1_NPU1.PE0_IP4.PE0_FMT_READ_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_ip4_PE0_FMT_READ_BASE_ADDR(void* base);
void Write_Dx_m1_npu1_Pe0_ip4_PE0_FMT_READ_BASE_ADDR(void* base, uint32_t val);

/* DX_M1_NPU1.PE0_ADDR_GEN0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_addr_gen0(void* base);
void Write_Dx_m1_npu1_Pe0_addr_gen0(void* base, uint32_t val);
/* DX_M1_NPU1.PE0_ADDR_GEN0.PE0_DEFAULT_F_ADDR_GEN_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_addr_gen0_PE0_DEFAULT_F_ADDR_GEN_BASE_ADDR(void* base);
void Write_Dx_m1_npu1_Pe0_addr_gen0_PE0_DEFAULT_F_ADDR_GEN_BASE_ADDR(void* base, uint32_t val);

/* DX_M1_NPU1.PE0_ADDR_GEN1 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_addr_gen1(void* base);
void Write_Dx_m1_npu1_Pe0_addr_gen1(void* base, uint32_t val);
/* DX_M1_NPU1.PE0_ADDR_GEN1.PE0_IMG2COL_RQST_NUM (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_addr_gen1_PE0_IMG2COL_RQST_NUM(void* base);
void Write_Dx_m1_npu1_Pe0_addr_gen1_PE0_IMG2COL_RQST_NUM(void* base, uint32_t val);

/* DX_M1_NPU1.PE0_ADDR_GEN1.RESERVED0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_addr_gen1_RESERVED0(void* base);
void Write_Dx_m1_npu1_Pe0_addr_gen1_RESERVED0(void* base, uint32_t val);

/* DX_M1_NPU1.PE0_ADDR_GEN1.PE0_DEFAULT_F_ADDR_GEN_CNT_MAX_NUM (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_addr_gen1_PE0_DEFAULT_F_ADDR_GEN_CNT_MAX_NUM(void* base);
void Write_Dx_m1_npu1_Pe0_addr_gen1_PE0_DEFAULT_F_ADDR_GEN_CNT_MAX_NUM(void* base, uint32_t val);

/* DX_M1_NPU1.PE0_ADDR_GEN2 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_addr_gen2(void* base);
void Write_Dx_m1_npu1_Pe0_addr_gen2(void* base, uint32_t val);
/* DX_M1_NPU1.PE0_ADDR_GEN2.PE0_MUL_ADDR_GEN_MODE_OFFSET (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_addr_gen2_PE0_MUL_ADDR_GEN_MODE_OFFSET(void* base);
void Write_Dx_m1_npu1_Pe0_addr_gen2_PE0_MUL_ADDR_GEN_MODE_OFFSET(void* base, uint32_t val);

/* DX_M1_NPU1.PE0_ADDR_GEN2.PE0_MUL_ADDR_GEN_MODE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_addr_gen2_PE0_MUL_ADDR_GEN_MODE(void* base);
void Write_Dx_m1_npu1_Pe0_addr_gen2_PE0_MUL_ADDR_GEN_MODE(void* base, uint32_t val);

/* DX_M1_NPU1.PE0_ADDR_GEN2.PE0_MUL_ADDR_GEN_MODE2_MAX_NUM (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_addr_gen2_PE0_MUL_ADDR_GEN_MODE2_MAX_NUM(void* base);
void Write_Dx_m1_npu1_Pe0_addr_gen2_PE0_MUL_ADDR_GEN_MODE2_MAX_NUM(void* base, uint32_t val);

/* DX_M1_NPU1.PE0_ADDR_GEN3 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_addr_gen3(void* base);
void Write_Dx_m1_npu1_Pe0_addr_gen3(void* base, uint32_t val);
/* DX_M1_NPU1.PE0_ADDR_GEN3.PE0_ADD_ADDR_GEN_MODE_OFFSET (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_addr_gen3_PE0_ADD_ADDR_GEN_MODE_OFFSET(void* base);
void Write_Dx_m1_npu1_Pe0_addr_gen3_PE0_ADD_ADDR_GEN_MODE_OFFSET(void* base, uint32_t val);

/* DX_M1_NPU1.PE0_ADDR_GEN3.PE0_ADD_ADDR_GEN_MODE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_addr_gen3_PE0_ADD_ADDR_GEN_MODE(void* base);
void Write_Dx_m1_npu1_Pe0_addr_gen3_PE0_ADD_ADDR_GEN_MODE(void* base, uint32_t val);

/* DX_M1_NPU1.PE0_ADDR_GEN3.PE0_ADD_ADDR_GEN_MODE2_MAX_NUM (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_addr_gen3_PE0_ADD_ADDR_GEN_MODE2_MAX_NUM(void* base);
void Write_Dx_m1_npu1_Pe0_addr_gen3_PE0_ADD_ADDR_GEN_MODE2_MAX_NUM(void* base, uint32_t val);

/* DX_M1_NPU1.PE0_CTRL (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_ctrl(void* base);
void Write_Dx_m1_npu1_Pe0_ctrl(void* base, uint32_t val);
/* DX_M1_NPU1.PE0_CTRL.PE0_CONV_TYPE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_ctrl_PE0_CONV_TYPE(void* base);
void Write_Dx_m1_npu1_Pe0_ctrl_PE0_CONV_TYPE(void* base, uint32_t val);

/* DX_M1_NPU1.PE0_CTRL.PE0_CONV_EN (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_ctrl_PE0_CONV_EN(void* base);
void Write_Dx_m1_npu1_Pe0_ctrl_PE0_CONV_EN(void* base, uint32_t val);

/* DX_M1_NPU1.PE0_CTRL.RESERVED0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_ctrl_RESERVED0(void* base);
void Write_Dx_m1_npu1_Pe0_ctrl_RESERVED0(void* base, uint32_t val);

/* DX_M1_NPU1.PE0_CTRL.PE0_SYSTOLIC_DEPTH (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_ctrl_PE0_SYSTOLIC_DEPTH(void* base);
void Write_Dx_m1_npu1_Pe0_ctrl_PE0_SYSTOLIC_DEPTH(void* base, uint32_t val);

/* DX_M1_NPU1.PE0_CTRL.PE0_SYSTOLIC_EN (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_ctrl_PE0_SYSTOLIC_EN(void* base);
void Write_Dx_m1_npu1_Pe0_ctrl_PE0_SYSTOLIC_EN(void* base, uint32_t val);

/* DX_M1_NPU1.PE0_CTRL.PE0_SFUIN_VALID_NUM (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_ctrl_PE0_SFUIN_VALID_NUM(void* base);
void Write_Dx_m1_npu1_Pe0_ctrl_PE0_SFUIN_VALID_NUM(void* base, uint32_t val);

/* DX_M1_NPU1.PE0_CFG0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_cfg0(void* base);
void Write_Dx_m1_npu1_Pe0_cfg0(void* base, uint32_t val);
/* DX_M1_NPU1.PE0_CFG0.PE0_LAST_CONV_NUM (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_cfg0_PE0_LAST_CONV_NUM(void* base);
void Write_Dx_m1_npu1_Pe0_cfg0_PE0_LAST_CONV_NUM(void* base, uint32_t val);

/* DX_M1_NPU1.PE0_CFG0.PE0_LAST_CONV_MOD (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_cfg0_PE0_LAST_CONV_MOD(void* base);
void Write_Dx_m1_npu1_Pe0_cfg0_PE0_LAST_CONV_MOD(void* base, uint32_t val);

/* DX_M1_NPU1.PE0_CFG1 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_cfg1(void* base);
void Write_Dx_m1_npu1_Pe0_cfg1(void* base, uint32_t val);
/* DX_M1_NPU1.PE0_CFG1.PE0_OFEATURE_CHANNEL (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_cfg1_PE0_OFEATURE_CHANNEL(void* base);
void Write_Dx_m1_npu1_Pe0_cfg1_PE0_OFEATURE_CHANNEL(void* base, uint32_t val);

/* DX_M1_NPU1.PE0_CFG1.PE0_OFEATURE_NUMBER (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_cfg1_PE0_OFEATURE_NUMBER(void* base);
void Write_Dx_m1_npu1_Pe0_cfg1_PE0_OFEATURE_NUMBER(void* base, uint32_t val);

/* DX_M1_NPU1.PE0_CFG2 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_cfg2(void* base);
void Write_Dx_m1_npu1_Pe0_cfg2(void* base, uint32_t val);
/* DX_M1_NPU1.PE0_CFG2.PE0_OFEATURE_WIDTH (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_cfg2_PE0_OFEATURE_WIDTH(void* base);
void Write_Dx_m1_npu1_Pe0_cfg2_PE0_OFEATURE_WIDTH(void* base, uint32_t val);

/* DX_M1_NPU1.PE0_CFG2.PE0_OFEATURE_HEIGHT (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_cfg2_PE0_OFEATURE_HEIGHT(void* base);
void Write_Dx_m1_npu1_Pe0_cfg2_PE0_OFEATURE_HEIGHT(void* base, uint32_t val);

/* DX_M1_NPU1.PE0_CFG3 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_cfg3(void* base);
void Write_Dx_m1_npu1_Pe0_cfg3(void* base, uint32_t val);
/* DX_M1_NPU1.PE0_CFG3.PE0_OFEATURE_SIZE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_cfg3_PE0_OFEATURE_SIZE(void* base);
void Write_Dx_m1_npu1_Pe0_cfg3_PE0_OFEATURE_SIZE(void* base, uint32_t val);

/* DX_M1_NPU1.PE0_CFG4 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_cfg4(void* base);
void Write_Dx_m1_npu1_Pe0_cfg4(void* base, uint32_t val);
/* DX_M1_NPU1.PE0_CFG4.PE0_FEATURE_HEIGHT (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_cfg4_PE0_FEATURE_HEIGHT(void* base);
void Write_Dx_m1_npu1_Pe0_cfg4_PE0_FEATURE_HEIGHT(void* base, uint32_t val);

/* DX_M1_NPU1.PE0_CFG4.PE0_FEATURE_CHANNEL (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_cfg4_PE0_FEATURE_CHANNEL(void* base);
void Write_Dx_m1_npu1_Pe0_cfg4_PE0_FEATURE_CHANNEL(void* base, uint32_t val);

/* DX_M1_NPU1.PE0_CFG5 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_cfg5(void* base);
void Write_Dx_m1_npu1_Pe0_cfg5(void* base, uint32_t val);
/* DX_M1_NPU1.PE0_CFG5.PE0_FILTER_NUMBER (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_cfg5_PE0_FILTER_NUMBER(void* base);
void Write_Dx_m1_npu1_Pe0_cfg5_PE0_FILTER_NUMBER(void* base, uint32_t val);

/* DX_M1_NPU1.PE0_CFG5.PE0_FEATURE_WIDTH (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_cfg5_PE0_FEATURE_WIDTH(void* base);
void Write_Dx_m1_npu1_Pe0_cfg5_PE0_FEATURE_WIDTH(void* base, uint32_t val);

/* DX_M1_NPU1.PE0_CFG6 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_cfg6(void* base);
void Write_Dx_m1_npu1_Pe0_cfg6(void* base, uint32_t val);
/* DX_M1_NPU1.PE0_CFG6.RESERVED0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_cfg6_RESERVED0(void* base);
void Write_Dx_m1_npu1_Pe0_cfg6_RESERVED0(void* base, uint32_t val);

/* DX_M1_NPU1.PE0_CFG6.PE0_FILTER_WIDTH (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_cfg6_PE0_FILTER_WIDTH(void* base);
void Write_Dx_m1_npu1_Pe0_cfg6_PE0_FILTER_WIDTH(void* base, uint32_t val);

/* DX_M1_NPU1.PE0_CFG6.PE0_FILTER_HEIGHT (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_cfg6_PE0_FILTER_HEIGHT(void* base);
void Write_Dx_m1_npu1_Pe0_cfg6_PE0_FILTER_HEIGHT(void* base, uint32_t val);

/* DX_M1_NPU1.PE0_CFG6.PE0_FILTER_CHANNEL (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_cfg6_PE0_FILTER_CHANNEL(void* base);
void Write_Dx_m1_npu1_Pe0_cfg6_PE0_FILTER_CHANNEL(void* base, uint32_t val);

/* DX_M1_NPU1.PE0_CFG7 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_cfg7(void* base);
void Write_Dx_m1_npu1_Pe0_cfg7(void* base, uint32_t val);
/* DX_M1_NPU1.PE0_CFG7.PE0_PAD_TOP_SIZE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_cfg7_PE0_PAD_TOP_SIZE(void* base);
void Write_Dx_m1_npu1_Pe0_cfg7_PE0_PAD_TOP_SIZE(void* base, uint32_t val);

/* DX_M1_NPU1.PE0_CFG7.PE0_PAD_BOTTOM_SIZE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_cfg7_PE0_PAD_BOTTOM_SIZE(void* base);
void Write_Dx_m1_npu1_Pe0_cfg7_PE0_PAD_BOTTOM_SIZE(void* base, uint32_t val);

/* DX_M1_NPU1.PE0_CFG7.PE0_PAD_LEFT_SIZE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_cfg7_PE0_PAD_LEFT_SIZE(void* base);
void Write_Dx_m1_npu1_Pe0_cfg7_PE0_PAD_LEFT_SIZE(void* base, uint32_t val);

/* DX_M1_NPU1.PE0_CFG7.PE0_PAD_RIGHT_SIZE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_cfg7_PE0_PAD_RIGHT_SIZE(void* base);
void Write_Dx_m1_npu1_Pe0_cfg7_PE0_PAD_RIGHT_SIZE(void* base, uint32_t val);

/* DX_M1_NPU1.PE0_CFG7.PE0_PAD_VALUE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_cfg7_PE0_PAD_VALUE(void* base);
void Write_Dx_m1_npu1_Pe0_cfg7_PE0_PAD_VALUE(void* base, uint32_t val);

/* DX_M1_NPU1.PE0_CFG8 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_cfg8(void* base);
void Write_Dx_m1_npu1_Pe0_cfg8(void* base, uint32_t val);
/* DX_M1_NPU1.PE0_CFG8.PE0_STRIDE_X (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_cfg8_PE0_STRIDE_X(void* base);
void Write_Dx_m1_npu1_Pe0_cfg8_PE0_STRIDE_X(void* base, uint32_t val);

/* DX_M1_NPU1.PE0_CFG8.PE0_STRIDE_Y (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_cfg8_PE0_STRIDE_Y(void* base);
void Write_Dx_m1_npu1_Pe0_cfg8_PE0_STRIDE_Y(void* base, uint32_t val);

/* DX_M1_NPU1.PE0_CFG8.RESERVED0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_cfg8_RESERVED0(void* base);
void Write_Dx_m1_npu1_Pe0_cfg8_RESERVED0(void* base, uint32_t val);

/* DX_M1_NPU1.PE0_CFG8.PE0_CHANNEL_OFFSET (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_cfg8_PE0_CHANNEL_OFFSET(void* base);
void Write_Dx_m1_npu1_Pe0_cfg8_PE0_CHANNEL_OFFSET(void* base, uint32_t val);

/* DX_M1_NPU1.PE0_CFG9 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_cfg9(void* base);
void Write_Dx_m1_npu1_Pe0_cfg9(void* base, uint32_t val);
/* DX_M1_NPU1.PE0_CFG9.PE0_ELEM_CHANNEL_OFFSET (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_cfg9_PE0_ELEM_CHANNEL_OFFSET(void* base);
void Write_Dx_m1_npu1_Pe0_cfg9_PE0_ELEM_CHANNEL_OFFSET(void* base, uint32_t val);

/* DX_M1_NPU1.PE0_CFG9.PE0_DILATION_X (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_cfg9_PE0_DILATION_X(void* base);
void Write_Dx_m1_npu1_Pe0_cfg9_PE0_DILATION_X(void* base, uint32_t val);

/* DX_M1_NPU1.PE0_CFG9.PE0_DILATION_Y (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_cfg9_PE0_DILATION_Y(void* base);
void Write_Dx_m1_npu1_Pe0_cfg9_PE0_DILATION_Y(void* base, uint32_t val);

/* DX_M1_NPU1.PE0_CFG9.RESERVED0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_cfg9_RESERVED0(void* base);
void Write_Dx_m1_npu1_Pe0_cfg9_RESERVED0(void* base, uint32_t val);

/* DX_M1_NPU1.PE0_CFG10 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_cfg10(void* base);
void Write_Dx_m1_npu1_Pe0_cfg10(void* base, uint32_t val);
/* DX_M1_NPU1.PE0_CFG10.PE0_READ_FEATURE_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_cfg10_PE0_READ_FEATURE_BASE_ADDR(void* base);
void Write_Dx_m1_npu1_Pe0_cfg10_PE0_READ_FEATURE_BASE_ADDR(void* base, uint32_t val);

/* DX_M1_NPU1.PE0_CFG11 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_cfg11(void* base);
void Write_Dx_m1_npu1_Pe0_cfg11(void* base, uint32_t val);
/* DX_M1_NPU1.PE0_CFG11.PE0_WRITE_FEATURE_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_cfg11_PE0_WRITE_FEATURE_BASE_ADDR(void* base);
void Write_Dx_m1_npu1_Pe0_cfg11_PE0_WRITE_FEATURE_BASE_ADDR(void* base, uint32_t val);

/* DX_M1_NPU1.PE0_CFG12 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_cfg12(void* base);
void Write_Dx_m1_npu1_Pe0_cfg12(void* base, uint32_t val);
/* DX_M1_NPU1.PE0_CFG12.PE0_READ_WEIGHT_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_cfg12_PE0_READ_WEIGHT_BASE_ADDR(void* base);
void Write_Dx_m1_npu1_Pe0_cfg12_PE0_READ_WEIGHT_BASE_ADDR(void* base, uint32_t val);

/* DX_M1_NPU1.PE0_CFG13 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_cfg13(void* base);
void Write_Dx_m1_npu1_Pe0_cfg13(void* base, uint32_t val);
/* DX_M1_NPU1.PE0_CFG13.PE0_ELEM_READ_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_cfg13_PE0_ELEM_READ_BASE_ADDR(void* base);
void Write_Dx_m1_npu1_Pe0_cfg13_PE0_ELEM_READ_BASE_ADDR(void* base, uint32_t val);

/* DX_M1_NPU1.PE0_CFG14 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_cfg14(void* base);
void Write_Dx_m1_npu1_Pe0_cfg14(void* base, uint32_t val);
/* DX_M1_NPU1.PE0_CFG14.PE0_MUL_ADDR_GEN_READ_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_cfg14_PE0_MUL_ADDR_GEN_READ_BASE_ADDR(void* base);
void Write_Dx_m1_npu1_Pe0_cfg14_PE0_MUL_ADDR_GEN_READ_BASE_ADDR(void* base, uint32_t val);

/* DX_M1_NPU1.PE0_CFG15 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_cfg15(void* base);
void Write_Dx_m1_npu1_Pe0_cfg15(void* base, uint32_t val);
/* DX_M1_NPU1.PE0_CFG15.PE0_ADD_ADDR_GEN_READ_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_cfg15_PE0_ADD_ADDR_GEN_READ_BASE_ADDR(void* base);
void Write_Dx_m1_npu1_Pe0_cfg15_PE0_ADD_ADDR_GEN_READ_BASE_ADDR(void* base, uint32_t val);

/* DX_M1_NPU1.PE0_CFG16 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_cfg16(void* base);
void Write_Dx_m1_npu1_Pe0_cfg16(void* base, uint32_t val);
/* DX_M1_NPU1.PE0_CFG16.PE0_SKIP_MUL_ADDR_GEN_READ_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_cfg16_PE0_SKIP_MUL_ADDR_GEN_READ_BASE_ADDR(void* base);
void Write_Dx_m1_npu1_Pe0_cfg16_PE0_SKIP_MUL_ADDR_GEN_READ_BASE_ADDR(void* base, uint32_t val);

/* DX_M1_NPU1.PE0_CFG17 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_cfg17(void* base);
void Write_Dx_m1_npu1_Pe0_cfg17(void* base, uint32_t val);
/* DX_M1_NPU1.PE0_CFG17.PE0_SKIP_ADD_ADDR_GEN_READ_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_cfg17_PE0_SKIP_ADD_ADDR_GEN_READ_BASE_ADDR(void* base);
void Write_Dx_m1_npu1_Pe0_cfg17_PE0_SKIP_ADD_ADDR_GEN_READ_BASE_ADDR(void* base, uint32_t val);

/* DX_M1_NPU1.PE0_CFG18 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_cfg18(void* base);
void Write_Dx_m1_npu1_Pe0_cfg18(void* base, uint32_t val);
/* DX_M1_NPU1.PE0_CFG18.PE0_SE_ADDR_GEN_READ_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_cfg18_PE0_SE_ADDR_GEN_READ_BASE_ADDR(void* base);
void Write_Dx_m1_npu1_Pe0_cfg18_PE0_SE_ADDR_GEN_READ_BASE_ADDR(void* base, uint32_t val);

/* DX_M1_NPU1.PE0_CFG19 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_cfg19(void* base);
void Write_Dx_m1_npu1_Pe0_cfg19(void* base, uint32_t val);
/* DX_M1_NPU1.PE0_CFG19.PE0_GENERAL_ADDR_GEN_READ_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_cfg19_PE0_GENERAL_ADDR_GEN_READ_BASE_ADDR(void* base);
void Write_Dx_m1_npu1_Pe0_cfg19_PE0_GENERAL_ADDR_GEN_READ_BASE_ADDR(void* base, uint32_t val);

/* DX_M1_NPU1.PE0_CFG20 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_cfg20(void* base);
void Write_Dx_m1_npu1_Pe0_cfg20(void* base, uint32_t val);
/* DX_M1_NPU1.PE0_CFG20.PE0_WF_ADDR_MODE1_LINE_SIZE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_cfg20_PE0_WF_ADDR_MODE1_LINE_SIZE(void* base);
void Write_Dx_m1_npu1_Pe0_cfg20_PE0_WF_ADDR_MODE1_LINE_SIZE(void* base, uint32_t val);

/* DX_M1_NPU1.PE0_CFG20.PE0_IMG2COL_LINE_OFFSET (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_cfg20_PE0_IMG2COL_LINE_OFFSET(void* base);
void Write_Dx_m1_npu1_Pe0_cfg20_PE0_IMG2COL_LINE_OFFSET(void* base, uint32_t val);

/* DX_M1_NPU1.PE0_CFG20.RESERVED0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_cfg20_RESERVED0(void* base);
void Write_Dx_m1_npu1_Pe0_cfg20_RESERVED0(void* base, uint32_t val);

/* DX_M1_NPU1.PE0_CFG20.PE0_WF_ADDR_GEN_MODE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_cfg20_PE0_WF_ADDR_GEN_MODE(void* base);
void Write_Dx_m1_npu1_Pe0_cfg20_PE0_WF_ADDR_GEN_MODE(void* base, uint32_t val);

/* DX_M1_NPU1.PE0_CFG21 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_cfg21(void* base);
void Write_Dx_m1_npu1_Pe0_cfg21(void* base, uint32_t val);
/* DX_M1_NPU1.PE0_CFG21.PE0_WF_ADDR_MODE1_LINE_STRIDE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_cfg21_PE0_WF_ADDR_MODE1_LINE_STRIDE(void* base);
void Write_Dx_m1_npu1_Pe0_cfg21_PE0_WF_ADDR_MODE1_LINE_STRIDE(void* base, uint32_t val);

/* DX_M1_NPU1.PE0_CFG22 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_cfg22(void* base);
void Write_Dx_m1_npu1_Pe0_cfg22(void* base, uint32_t val);
/* DX_M1_NPU1.PE0_CFG22.PE0_WF_ADDR_SURFACE_SIZE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_cfg22_PE0_WF_ADDR_SURFACE_SIZE(void* base);
void Write_Dx_m1_npu1_Pe0_cfg22_PE0_WF_ADDR_SURFACE_SIZE(void* base, uint32_t val);

/* DX_M1_NPU1.PE0_CFG23 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_cfg23(void* base);
void Write_Dx_m1_npu1_Pe0_cfg23(void* base, uint32_t val);
/* DX_M1_NPU1.PE0_CFG23.PE0_WF_WRITE_CNT (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_cfg23_PE0_WF_WRITE_CNT(void* base);
void Write_Dx_m1_npu1_Pe0_cfg23_PE0_WF_WRITE_CNT(void* base, uint32_t val);

/* DX_M1_NPU1.PE0_CFG23.PE0_WF_ADDR_SURFACE_STRIDE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_cfg23_PE0_WF_ADDR_SURFACE_STRIDE(void* base);
void Write_Dx_m1_npu1_Pe0_cfg23_PE0_WF_ADDR_SURFACE_STRIDE(void* base, uint32_t val);

/* DX_M1_NPU1.PE0_CFG24 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_cfg24(void* base);
void Write_Dx_m1_npu1_Pe0_cfg24(void* base, uint32_t val);
/* DX_M1_NPU1.PE0_CFG24.PE0_WF_SRC1_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_cfg24_PE0_WF_SRC1_BASE_ADDR(void* base);
void Write_Dx_m1_npu1_Pe0_cfg24_PE0_WF_SRC1_BASE_ADDR(void* base, uint32_t val);

/* DX_M1_NPU1.PE0_CFG25 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_cfg25(void* base);
void Write_Dx_m1_npu1_Pe0_cfg25(void* base, uint32_t val);
/* DX_M1_NPU1.PE0_CFG25.PE0_SFU_OUT_DATA_VALID_NUM (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_cfg25_PE0_SFU_OUT_DATA_VALID_NUM(void* base);
void Write_Dx_m1_npu1_Pe0_cfg25_PE0_SFU_OUT_DATA_VALID_NUM(void* base, uint32_t val);

/* DX_M1_NPU1.PE0_CFG25.RESERVED1 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_cfg25_RESERVED1(void* base);
void Write_Dx_m1_npu1_Pe0_cfg25_RESERVED1(void* base, uint32_t val);

/* DX_M1_NPU1.PE0_CFG25.PE0_ST_ADDR_GEN_SHIFT_LEN (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_cfg25_PE0_ST_ADDR_GEN_SHIFT_LEN(void* base);
void Write_Dx_m1_npu1_Pe0_cfg25_PE0_ST_ADDR_GEN_SHIFT_LEN(void* base, uint32_t val);

/* DX_M1_NPU1.PE0_CFG25.RESERVED0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_cfg25_RESERVED0(void* base);
void Write_Dx_m1_npu1_Pe0_cfg25_RESERVED0(void* base, uint32_t val);

/* DX_M1_NPU1.PE0_CFG25.PE0_ST_ACTIVE_CNT (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_cfg25_PE0_ST_ACTIVE_CNT(void* base);
void Write_Dx_m1_npu1_Pe0_cfg25_PE0_ST_ACTIVE_CNT(void* base, uint32_t val);

/* DX_M1_NPU1.PE0_CFG25.PE0_ST_ACTIVE_PERIOD (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_cfg25_PE0_ST_ACTIVE_PERIOD(void* base);
void Write_Dx_m1_npu1_Pe0_cfg25_PE0_ST_ACTIVE_PERIOD(void* base, uint32_t val);

/* DX_M1_NPU1.PE0_CFG26 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_cfg26(void* base);
void Write_Dx_m1_npu1_Pe0_cfg26(void* base, uint32_t val);
/* DX_M1_NPU1.PE0_CFG26.PE0_ST_ADDR_GEN_MUL (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_cfg26_PE0_ST_ADDR_GEN_MUL(void* base);
void Write_Dx_m1_npu1_Pe0_cfg26_PE0_ST_ADDR_GEN_MUL(void* base, uint32_t val);

/* DX_M1_NPU1.PE0_CFG26.RESERVED0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_cfg26_RESERVED0(void* base);
void Write_Dx_m1_npu1_Pe0_cfg26_RESERVED0(void* base, uint32_t val);

/* DX_M1_NPU1.PE0_VMEM_CFG0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_vmem_cfg0(void* base);
void Write_Dx_m1_npu1_Pe0_vmem_cfg0(void* base, uint32_t val);
/* DX_M1_NPU1.PE0_VMEM_CFG0.PE0_START_NO_IN_BUFF (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_vmem_cfg0_PE0_START_NO_IN_BUFF(void* base);
void Write_Dx_m1_npu1_Pe0_vmem_cfg0_PE0_START_NO_IN_BUFF(void* base, uint32_t val);

/* DX_M1_NPU1.PE0_VMEM_CFG0.RESERVED3 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_vmem_cfg0_RESERVED3(void* base);
void Write_Dx_m1_npu1_Pe0_vmem_cfg0_RESERVED3(void* base, uint32_t val);

/* DX_M1_NPU1.PE0_VMEM_CFG0.PE0_START_NO_WEIGHT_BUFF (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_vmem_cfg0_PE0_START_NO_WEIGHT_BUFF(void* base);
void Write_Dx_m1_npu1_Pe0_vmem_cfg0_PE0_START_NO_WEIGHT_BUFF(void* base, uint32_t val);

/* DX_M1_NPU1.PE0_VMEM_CFG0.RESERVED2 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_vmem_cfg0_RESERVED2(void* base);
void Write_Dx_m1_npu1_Pe0_vmem_cfg0_RESERVED2(void* base, uint32_t val);

/* DX_M1_NPU1.PE0_VMEM_CFG0.PE0_START_NO_OUT_BUFF (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_vmem_cfg0_PE0_START_NO_OUT_BUFF(void* base);
void Write_Dx_m1_npu1_Pe0_vmem_cfg0_PE0_START_NO_OUT_BUFF(void* base, uint32_t val);

/* DX_M1_NPU1.PE0_VMEM_CFG0.RESERVED1 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_vmem_cfg0_RESERVED1(void* base);
void Write_Dx_m1_npu1_Pe0_vmem_cfg0_RESERVED1(void* base, uint32_t val);

/* DX_M1_NPU1.PE0_VMEM_CFG0.PE0_START_NO_ELEM_BUFF (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_vmem_cfg0_PE0_START_NO_ELEM_BUFF(void* base);
void Write_Dx_m1_npu1_Pe0_vmem_cfg0_PE0_START_NO_ELEM_BUFF(void* base, uint32_t val);

/* DX_M1_NPU1.PE0_VMEM_CFG0.RESERVED0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_vmem_cfg0_RESERVED0(void* base);
void Write_Dx_m1_npu1_Pe0_vmem_cfg0_RESERVED0(void* base, uint32_t val);

/* DX_M1_NPU1.PE0_DMA_CTRL (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_ctrl(void* base);
void Write_Dx_m1_npu1_Pe0_dma_ctrl(void* base, uint32_t val);
/* DX_M1_NPU1.PE0_DMA_CTRL.PE0_START_OP_EN (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_ctrl_PE0_START_OP_EN(void* base);
void Write_Dx_m1_npu1_Pe0_dma_ctrl_PE0_START_OP_EN(void* base, uint32_t val);

/* DX_M1_NPU1.PE0_DMA_CTRL.PE0_DMA_CTRL_MODE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_ctrl_PE0_DMA_CTRL_MODE(void* base);
void Write_Dx_m1_npu1_Pe0_dma_ctrl_PE0_DMA_CTRL_MODE(void* base, uint32_t val);

/* DX_M1_NPU1.PE0_DMA_CTRL.PE0_WEIGHT_BIT_WIDTH (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_ctrl_PE0_WEIGHT_BIT_WIDTH(void* base);
void Write_Dx_m1_npu1_Pe0_dma_ctrl_PE0_WEIGHT_BIT_WIDTH(void* base, uint32_t val);

/* DX_M1_NPU1.PE0_DMA_CTRL.PE0_WEIGHT_DUMMY_MODE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_ctrl_PE0_WEIGHT_DUMMY_MODE(void* base);
void Write_Dx_m1_npu1_Pe0_dma_ctrl_PE0_WEIGHT_DUMMY_MODE(void* base, uint32_t val);

/* DX_M1_NPU1.PE0_DMA_CTRL.RESERVED0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_ctrl_RESERVED0(void* base);
void Write_Dx_m1_npu1_Pe0_dma_ctrl_RESERVED0(void* base, uint32_t val);

/* DX_M1_NPU1.PE0_DMA_ELEM_CFG0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_elem_cfg0(void* base);
void Write_Dx_m1_npu1_Pe0_dma_elem_cfg0(void* base, uint32_t val);
/* DX_M1_NPU1.PE0_DMA_ELEM_CFG0.PE0_RD_ELEM_SIZE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_elem_cfg0_PE0_RD_ELEM_SIZE(void* base);
void Write_Dx_m1_npu1_Pe0_dma_elem_cfg0_PE0_RD_ELEM_SIZE(void* base, uint32_t val);

/* DX_M1_NPU1.PE0_DMA_ELEM_CFG0.PE0_RD_ELEM_TIME (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_elem_cfg0_PE0_RD_ELEM_TIME(void* base);
void Write_Dx_m1_npu1_Pe0_dma_elem_cfg0_PE0_RD_ELEM_TIME(void* base, uint32_t val);

/* DX_M1_NPU1.PE0_DMA_ELEM_CFG0.PE0_RD_ELEM_MODE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_elem_cfg0_PE0_RD_ELEM_MODE(void* base);
void Write_Dx_m1_npu1_Pe0_dma_elem_cfg0_PE0_RD_ELEM_MODE(void* base, uint32_t val);

/* DX_M1_NPU1.PE0_DMA_ELEM_CFG0.PE0_RD_ELEM_EN (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_elem_cfg0_PE0_RD_ELEM_EN(void* base);
void Write_Dx_m1_npu1_Pe0_dma_elem_cfg0_PE0_RD_ELEM_EN(void* base, uint32_t val);

/* DX_M1_NPU1.PE0_DMA_ELEM_CFG0.RESERVED0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_elem_cfg0_RESERVED0(void* base);
void Write_Dx_m1_npu1_Pe0_dma_elem_cfg0_RESERVED0(void* base, uint32_t val);

/* DX_M1_NPU1.PE0_DMA_ELEM_CFG1 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_elem_cfg1(void* base);
void Write_Dx_m1_npu1_Pe0_dma_elem_cfg1(void* base, uint32_t val);
/* DX_M1_NPU1.PE0_DMA_ELEM_CFG1.PE0_RD_ELEM_STRIDE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_elem_cfg1_PE0_RD_ELEM_STRIDE(void* base);
void Write_Dx_m1_npu1_Pe0_dma_elem_cfg1_PE0_RD_ELEM_STRIDE(void* base, uint32_t val);

/* DX_M1_NPU1.PE0_DMA_ELEM_CFG2 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_elem_cfg2(void* base);
void Write_Dx_m1_npu1_Pe0_dma_elem_cfg2(void* base, uint32_t val);
/* DX_M1_NPU1.PE0_DMA_ELEM_CFG2.PE0_RD_ELEM_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_elem_cfg2_PE0_RD_ELEM_BASE_ADDR(void* base);
void Write_Dx_m1_npu1_Pe0_dma_elem_cfg2_PE0_RD_ELEM_BASE_ADDR(void* base, uint32_t val);

/* DX_M1_NPU1.PE0_DMA_ELEM_CFG3 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_elem_cfg3(void* base);
void Write_Dx_m1_npu1_Pe0_dma_elem_cfg3(void* base, uint32_t val);
/* DX_M1_NPU1.PE0_DMA_ELEM_CFG3.PE0_WT_ELEM_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_elem_cfg3_PE0_WT_ELEM_BASE_ADDR(void* base);
void Write_Dx_m1_npu1_Pe0_dma_elem_cfg3_PE0_WT_ELEM_BASE_ADDR(void* base, uint32_t val);

/* DX_M1_NPU1.PE0_DMA_W_CFG0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_w_cfg0(void* base);
void Write_Dx_m1_npu1_Pe0_dma_w_cfg0(void* base, uint32_t val);
/* DX_M1_NPU1.PE0_DMA_W_CFG0.PE0_RD_W_TIME (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_w_cfg0_PE0_RD_W_TIME(void* base);
void Write_Dx_m1_npu1_Pe0_dma_w_cfg0_PE0_RD_W_TIME(void* base, uint32_t val);

/* DX_M1_NPU1.PE0_DMA_W_CFG0.PE0_RD_W_MODE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_w_cfg0_PE0_RD_W_MODE(void* base);
void Write_Dx_m1_npu1_Pe0_dma_w_cfg0_PE0_RD_W_MODE(void* base, uint32_t val);

/* DX_M1_NPU1.PE0_DMA_W_CFG0.PE0_RD_W_EN (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_w_cfg0_PE0_RD_W_EN(void* base);
void Write_Dx_m1_npu1_Pe0_dma_w_cfg0_PE0_RD_W_EN(void* base, uint32_t val);

/* DX_M1_NPU1.PE0_DMA_W_CFG0.RESERVED0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_w_cfg0_RESERVED0(void* base);
void Write_Dx_m1_npu1_Pe0_dma_w_cfg0_RESERVED0(void* base, uint32_t val);

/* DX_M1_NPU1.PE0_DMA_W_CFG1 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_w_cfg1(void* base);
void Write_Dx_m1_npu1_Pe0_dma_w_cfg1(void* base, uint32_t val);
/* DX_M1_NPU1.PE0_DMA_W_CFG1.PE0_RD_W_STRIDE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_w_cfg1_PE0_RD_W_STRIDE(void* base);
void Write_Dx_m1_npu1_Pe0_dma_w_cfg1_PE0_RD_W_STRIDE(void* base, uint32_t val);

/* DX_M1_NPU1.PE0_DMA_W_CFG1.PE0_RD_W_SIZE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_w_cfg1_PE0_RD_W_SIZE(void* base);
void Write_Dx_m1_npu1_Pe0_dma_w_cfg1_PE0_RD_W_SIZE(void* base, uint32_t val);

/* DX_M1_NPU1.PE0_DMA_W_CFG2 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_w_cfg2(void* base);
void Write_Dx_m1_npu1_Pe0_dma_w_cfg2(void* base, uint32_t val);
/* DX_M1_NPU1.PE0_DMA_W_CFG2.PE0_RD_W_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_w_cfg2_PE0_RD_W_BASE_ADDR(void* base);
void Write_Dx_m1_npu1_Pe0_dma_w_cfg2_PE0_RD_W_BASE_ADDR(void* base, uint32_t val);

/* DX_M1_NPU1.PE0_DMA_W_CFG3 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_w_cfg3(void* base);
void Write_Dx_m1_npu1_Pe0_dma_w_cfg3(void* base, uint32_t val);
/* DX_M1_NPU1.PE0_DMA_W_CFG3.PE0_WT_W_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_w_cfg3_PE0_WT_W_BASE_ADDR(void* base);
void Write_Dx_m1_npu1_Pe0_dma_w_cfg3_PE0_WT_W_BASE_ADDR(void* base, uint32_t val);

/* DX_M1_NPU1.PE0_DMA_INF_CFG0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_inf_cfg0(void* base);
void Write_Dx_m1_npu1_Pe0_dma_inf_cfg0(void* base, uint32_t val);
/* DX_M1_NPU1.PE0_DMA_INF_CFG0.PE0_RD_INF_SIZE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_inf_cfg0_PE0_RD_INF_SIZE(void* base);
void Write_Dx_m1_npu1_Pe0_dma_inf_cfg0_PE0_RD_INF_SIZE(void* base, uint32_t val);

/* DX_M1_NPU1.PE0_DMA_INF_CFG0.PE0_RD_INF_TIME (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_inf_cfg0_PE0_RD_INF_TIME(void* base);
void Write_Dx_m1_npu1_Pe0_dma_inf_cfg0_PE0_RD_INF_TIME(void* base, uint32_t val);

/* DX_M1_NPU1.PE0_DMA_INF_CFG0.PE0_RD_INF_MODE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_inf_cfg0_PE0_RD_INF_MODE(void* base);
void Write_Dx_m1_npu1_Pe0_dma_inf_cfg0_PE0_RD_INF_MODE(void* base, uint32_t val);

/* DX_M1_NPU1.PE0_DMA_INF_CFG0.PE0_RD_INF_EN (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_inf_cfg0_PE0_RD_INF_EN(void* base);
void Write_Dx_m1_npu1_Pe0_dma_inf_cfg0_PE0_RD_INF_EN(void* base, uint32_t val);

/* DX_M1_NPU1.PE0_DMA_INF_CFG0.RESERVED0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_inf_cfg0_RESERVED0(void* base);
void Write_Dx_m1_npu1_Pe0_dma_inf_cfg0_RESERVED0(void* base, uint32_t val);

/* DX_M1_NPU1.PE0_DMA_INF_CFG1 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_inf_cfg1(void* base);
void Write_Dx_m1_npu1_Pe0_dma_inf_cfg1(void* base, uint32_t val);
/* DX_M1_NPU1.PE0_DMA_INF_CFG1.PE0_RD_INF_STRIDE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_inf_cfg1_PE0_RD_INF_STRIDE(void* base);
void Write_Dx_m1_npu1_Pe0_dma_inf_cfg1_PE0_RD_INF_STRIDE(void* base, uint32_t val);

/* DX_M1_NPU1.PE0_DMA_INF_CFG2 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_inf_cfg2(void* base);
void Write_Dx_m1_npu1_Pe0_dma_inf_cfg2(void* base, uint32_t val);
/* DX_M1_NPU1.PE0_DMA_INF_CFG2.PE0_RD_INF_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_inf_cfg2_PE0_RD_INF_BASE_ADDR(void* base);
void Write_Dx_m1_npu1_Pe0_dma_inf_cfg2_PE0_RD_INF_BASE_ADDR(void* base, uint32_t val);

/* DX_M1_NPU1.PE0_DMA_INF_CFG3 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_inf_cfg3(void* base);
void Write_Dx_m1_npu1_Pe0_dma_inf_cfg3(void* base, uint32_t val);
/* DX_M1_NPU1.PE0_DMA_INF_CFG3.PE0_WT_INF_STRIDE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_inf_cfg3_PE0_WT_INF_STRIDE(void* base);
void Write_Dx_m1_npu1_Pe0_dma_inf_cfg3_PE0_WT_INF_STRIDE(void* base, uint32_t val);

/* DX_M1_NPU1.PE0_DMA_INF_CFG4 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_inf_cfg4(void* base);
void Write_Dx_m1_npu1_Pe0_dma_inf_cfg4(void* base, uint32_t val);
/* DX_M1_NPU1.PE0_DMA_INF_CFG4.PE0_WT_INF_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_inf_cfg4_PE0_WT_INF_BASE_ADDR(void* base);
void Write_Dx_m1_npu1_Pe0_dma_inf_cfg4_PE0_WT_INF_BASE_ADDR(void* base, uint32_t val);

/* DX_M1_NPU1.PE0_DMA_OUTF_CFG0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_outf_cfg0(void* base);
void Write_Dx_m1_npu1_Pe0_dma_outf_cfg0(void* base, uint32_t val);
/* DX_M1_NPU1.PE0_DMA_OUTF_CFG0.PE0_WT_OUTF_SIZE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_outf_cfg0_PE0_WT_OUTF_SIZE(void* base);
void Write_Dx_m1_npu1_Pe0_dma_outf_cfg0_PE0_WT_OUTF_SIZE(void* base, uint32_t val);

/* DX_M1_NPU1.PE0_DMA_OUTF_CFG0.PE0_WT_OUTF_TIME (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_outf_cfg0_PE0_WT_OUTF_TIME(void* base);
void Write_Dx_m1_npu1_Pe0_dma_outf_cfg0_PE0_WT_OUTF_TIME(void* base, uint32_t val);

/* DX_M1_NPU1.PE0_DMA_OUTF_CFG0.RESERVED1 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_outf_cfg0_RESERVED1(void* base);
void Write_Dx_m1_npu1_Pe0_dma_outf_cfg0_RESERVED1(void* base, uint32_t val);

/* DX_M1_NPU1.PE0_DMA_OUTF_CFG0.PE0_WT_OUTF_EN (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_outf_cfg0_PE0_WT_OUTF_EN(void* base);
void Write_Dx_m1_npu1_Pe0_dma_outf_cfg0_PE0_WT_OUTF_EN(void* base, uint32_t val);

/* DX_M1_NPU1.PE0_DMA_OUTF_CFG0.RESERVED0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_outf_cfg0_RESERVED0(void* base);
void Write_Dx_m1_npu1_Pe0_dma_outf_cfg0_RESERVED0(void* base, uint32_t val);

/* DX_M1_NPU1.PE0_DMA_OUTF_CFG1 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_outf_cfg1(void* base);
void Write_Dx_m1_npu1_Pe0_dma_outf_cfg1(void* base, uint32_t val);
/* DX_M1_NPU1.PE0_DMA_OUTF_CFG1.PE0_WT_OUTF_STRIDE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_outf_cfg1_PE0_WT_OUTF_STRIDE(void* base);
void Write_Dx_m1_npu1_Pe0_dma_outf_cfg1_PE0_WT_OUTF_STRIDE(void* base, uint32_t val);

/* DX_M1_NPU1.PE0_DMA_OUTF_CFG2 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_outf_cfg2(void* base);
void Write_Dx_m1_npu1_Pe0_dma_outf_cfg2(void* base, uint32_t val);
/* DX_M1_NPU1.PE0_DMA_OUTF_CFG2.PE0_WT_OUTF_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_outf_cfg2_PE0_WT_OUTF_BASE_ADDR(void* base);
void Write_Dx_m1_npu1_Pe0_dma_outf_cfg2_PE0_WT_OUTF_BASE_ADDR(void* base, uint32_t val);

/* DX_M1_NPU1.PE0_DMA_OUTF_CFG3 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_outf_cfg3(void* base);
void Write_Dx_m1_npu1_Pe0_dma_outf_cfg3(void* base, uint32_t val);
/* DX_M1_NPU1.PE0_DMA_OUTF_CFG3.PE0_RD_OUTF_STRIDE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_outf_cfg3_PE0_RD_OUTF_STRIDE(void* base);
void Write_Dx_m1_npu1_Pe0_dma_outf_cfg3_PE0_RD_OUTF_STRIDE(void* base, uint32_t val);

/* DX_M1_NPU1.PE0_DMA_OUTF_CFG4 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_outf_cfg4(void* base);
void Write_Dx_m1_npu1_Pe0_dma_outf_cfg4(void* base, uint32_t val);
/* DX_M1_NPU1.PE0_DMA_OUTF_CFG4.PE0_RD_OUTF_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_outf_cfg4_PE0_RD_OUTF_BASE_ADDR(void* base);
void Write_Dx_m1_npu1_Pe0_dma_outf_cfg4_PE0_RD_OUTF_BASE_ADDR(void* base, uint32_t val);

/* DX_M1_NPU1.PE0_DMA_RF_CFG0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_rf_cfg0(void* base);
void Write_Dx_m1_npu1_Pe0_dma_rf_cfg0(void* base, uint32_t val);
/* DX_M1_NPU1.PE0_DMA_RF_CFG0.PE0_RD_ADD_SIZE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_rf_cfg0_PE0_RD_ADD_SIZE(void* base);
void Write_Dx_m1_npu1_Pe0_dma_rf_cfg0_PE0_RD_ADD_SIZE(void* base, uint32_t val);

/* DX_M1_NPU1.PE0_DMA_RF_CFG0.PE0_RD_ADD_MODE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_rf_cfg0_PE0_RD_ADD_MODE(void* base);
void Write_Dx_m1_npu1_Pe0_dma_rf_cfg0_PE0_RD_ADD_MODE(void* base, uint32_t val);

/* DX_M1_NPU1.PE0_DMA_RF_CFG0.PE0_RD_ADD_EN (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_rf_cfg0_PE0_RD_ADD_EN(void* base);
void Write_Dx_m1_npu1_Pe0_dma_rf_cfg0_PE0_RD_ADD_EN(void* base, uint32_t val);

/* DX_M1_NPU1.PE0_DMA_RF_CFG0.PE0_RD_MUL_SIZE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_rf_cfg0_PE0_RD_MUL_SIZE(void* base);
void Write_Dx_m1_npu1_Pe0_dma_rf_cfg0_PE0_RD_MUL_SIZE(void* base, uint32_t val);

/* DX_M1_NPU1.PE0_DMA_RF_CFG0.PE0_RD_MUL_MODE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_rf_cfg0_PE0_RD_MUL_MODE(void* base);
void Write_Dx_m1_npu1_Pe0_dma_rf_cfg0_PE0_RD_MUL_MODE(void* base, uint32_t val);

/* DX_M1_NPU1.PE0_DMA_RF_CFG0.PE0_RD_MUL_EN (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_rf_cfg0_PE0_RD_MUL_EN(void* base);
void Write_Dx_m1_npu1_Pe0_dma_rf_cfg0_PE0_RD_MUL_EN(void* base, uint32_t val);

/* DX_M1_NPU1.PE0_DMA_RF_CFG0.RESERVED0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_rf_cfg0_RESERVED0(void* base);
void Write_Dx_m1_npu1_Pe0_dma_rf_cfg0_RESERVED0(void* base, uint32_t val);

/* DX_M1_NPU1.PE0_DMA_RF_CFG1 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_rf_cfg1(void* base);
void Write_Dx_m1_npu1_Pe0_dma_rf_cfg1(void* base, uint32_t val);
/* DX_M1_NPU1.PE0_DMA_RF_CFG1.PE0_RD_ADD_STRIDE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_rf_cfg1_PE0_RD_ADD_STRIDE(void* base);
void Write_Dx_m1_npu1_Pe0_dma_rf_cfg1_PE0_RD_ADD_STRIDE(void* base, uint32_t val);

/* DX_M1_NPU1.PE0_DMA_RF_CFG1.PE0_RD_MUL_STRIDE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_rf_cfg1_PE0_RD_MUL_STRIDE(void* base);
void Write_Dx_m1_npu1_Pe0_dma_rf_cfg1_PE0_RD_MUL_STRIDE(void* base, uint32_t val);

/* DX_M1_NPU1.PE0_DMA_RF_CFG1.PE0_RD_ADD_TIME (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_rf_cfg1_PE0_RD_ADD_TIME(void* base);
void Write_Dx_m1_npu1_Pe0_dma_rf_cfg1_PE0_RD_ADD_TIME(void* base, uint32_t val);

/* DX_M1_NPU1.PE0_DMA_RF_CFG1.PE0_RD_MUL_TIME (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_rf_cfg1_PE0_RD_MUL_TIME(void* base);
void Write_Dx_m1_npu1_Pe0_dma_rf_cfg1_PE0_RD_MUL_TIME(void* base, uint32_t val);

/* DX_M1_NPU1.PE0_DMA_RF_CFG2 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_rf_cfg2(void* base);
void Write_Dx_m1_npu1_Pe0_dma_rf_cfg2(void* base, uint32_t val);
/* DX_M1_NPU1.PE0_DMA_RF_CFG2.PE0_RD_MUL_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_rf_cfg2_PE0_RD_MUL_BASE_ADDR(void* base);
void Write_Dx_m1_npu1_Pe0_dma_rf_cfg2_PE0_RD_MUL_BASE_ADDR(void* base, uint32_t val);

/* DX_M1_NPU1.PE0_DMA_RF_CFG3 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_rf_cfg3(void* base);
void Write_Dx_m1_npu1_Pe0_dma_rf_cfg3(void* base, uint32_t val);
/* DX_M1_NPU1.PE0_DMA_RF_CFG3.PE0_WT_MUL_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_rf_cfg3_PE0_WT_MUL_BASE_ADDR(void* base);
void Write_Dx_m1_npu1_Pe0_dma_rf_cfg3_PE0_WT_MUL_BASE_ADDR(void* base, uint32_t val);

/* DX_M1_NPU1.PE0_DMA_RF_CFG4 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_rf_cfg4(void* base);
void Write_Dx_m1_npu1_Pe0_dma_rf_cfg4(void* base, uint32_t val);
/* DX_M1_NPU1.PE0_DMA_RF_CFG4.PE0_RD_ADD_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_rf_cfg4_PE0_RD_ADD_BASE_ADDR(void* base);
void Write_Dx_m1_npu1_Pe0_dma_rf_cfg4_PE0_RD_ADD_BASE_ADDR(void* base, uint32_t val);

/* DX_M1_NPU1.PE0_DMA_RF_CFG5 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_rf_cfg5(void* base);
void Write_Dx_m1_npu1_Pe0_dma_rf_cfg5(void* base, uint32_t val);
/* DX_M1_NPU1.PE0_DMA_RF_CFG5.PE0_WT_ADD_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_rf_cfg5_PE0_WT_ADD_BASE_ADDR(void* base);
void Write_Dx_m1_npu1_Pe0_dma_rf_cfg5_PE0_WT_ADD_BASE_ADDR(void* base, uint32_t val);

/* DX_M1_NPU1.PE0_DMA_RF_CFG6 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_rf_cfg6(void* base);
void Write_Dx_m1_npu1_Pe0_dma_rf_cfg6(void* base, uint32_t val);
/* DX_M1_NPU1.PE0_DMA_RF_CFG6.PE0_RD_SKIP_ADD_SIZE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_rf_cfg6_PE0_RD_SKIP_ADD_SIZE(void* base);
void Write_Dx_m1_npu1_Pe0_dma_rf_cfg6_PE0_RD_SKIP_ADD_SIZE(void* base, uint32_t val);

/* DX_M1_NPU1.PE0_DMA_RF_CFG6.PE0_RD_SKIP_ADD_MODE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_rf_cfg6_PE0_RD_SKIP_ADD_MODE(void* base);
void Write_Dx_m1_npu1_Pe0_dma_rf_cfg6_PE0_RD_SKIP_ADD_MODE(void* base, uint32_t val);

/* DX_M1_NPU1.PE0_DMA_RF_CFG6.PE0_RD_SKIP_ADD_EN (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_rf_cfg6_PE0_RD_SKIP_ADD_EN(void* base);
void Write_Dx_m1_npu1_Pe0_dma_rf_cfg6_PE0_RD_SKIP_ADD_EN(void* base, uint32_t val);

/* DX_M1_NPU1.PE0_DMA_RF_CFG6.PE0_RD_SKIP_MUL_SIZE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_rf_cfg6_PE0_RD_SKIP_MUL_SIZE(void* base);
void Write_Dx_m1_npu1_Pe0_dma_rf_cfg6_PE0_RD_SKIP_MUL_SIZE(void* base, uint32_t val);

/* DX_M1_NPU1.PE0_DMA_RF_CFG6.PE0_RD_SKIP_MUL_MODE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_rf_cfg6_PE0_RD_SKIP_MUL_MODE(void* base);
void Write_Dx_m1_npu1_Pe0_dma_rf_cfg6_PE0_RD_SKIP_MUL_MODE(void* base, uint32_t val);

/* DX_M1_NPU1.PE0_DMA_RF_CFG6.PE0_RD_SKIP_MUL_EN (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_rf_cfg6_PE0_RD_SKIP_MUL_EN(void* base);
void Write_Dx_m1_npu1_Pe0_dma_rf_cfg6_PE0_RD_SKIP_MUL_EN(void* base, uint32_t val);

/* DX_M1_NPU1.PE0_DMA_RF_CFG6.RESERVED0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_rf_cfg6_RESERVED0(void* base);
void Write_Dx_m1_npu1_Pe0_dma_rf_cfg6_RESERVED0(void* base, uint32_t val);

/* DX_M1_NPU1.PE0_DMA_RF_CFG7 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_rf_cfg7(void* base);
void Write_Dx_m1_npu1_Pe0_dma_rf_cfg7(void* base, uint32_t val);
/* DX_M1_NPU1.PE0_DMA_RF_CFG7.PE0_RD_SKIP_ADD_STRIDE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_rf_cfg7_PE0_RD_SKIP_ADD_STRIDE(void* base);
void Write_Dx_m1_npu1_Pe0_dma_rf_cfg7_PE0_RD_SKIP_ADD_STRIDE(void* base, uint32_t val);

/* DX_M1_NPU1.PE0_DMA_RF_CFG7.PE0_RD_SKIP_MUL_STRIDE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_rf_cfg7_PE0_RD_SKIP_MUL_STRIDE(void* base);
void Write_Dx_m1_npu1_Pe0_dma_rf_cfg7_PE0_RD_SKIP_MUL_STRIDE(void* base, uint32_t val);

/* DX_M1_NPU1.PE0_DMA_RF_CFG7.PE0_RD_SKIP_ADD_TIME (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_rf_cfg7_PE0_RD_SKIP_ADD_TIME(void* base);
void Write_Dx_m1_npu1_Pe0_dma_rf_cfg7_PE0_RD_SKIP_ADD_TIME(void* base, uint32_t val);

/* DX_M1_NPU1.PE0_DMA_RF_CFG7.PE0_RD_SKIP_MUL_TIME (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_rf_cfg7_PE0_RD_SKIP_MUL_TIME(void* base);
void Write_Dx_m1_npu1_Pe0_dma_rf_cfg7_PE0_RD_SKIP_MUL_TIME(void* base, uint32_t val);

/* DX_M1_NPU1.PE0_DMA_RF_CFG8 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_rf_cfg8(void* base);
void Write_Dx_m1_npu1_Pe0_dma_rf_cfg8(void* base, uint32_t val);
/* DX_M1_NPU1.PE0_DMA_RF_CFG8.PE0_RD_SKIP_MUL_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_rf_cfg8_PE0_RD_SKIP_MUL_BASE_ADDR(void* base);
void Write_Dx_m1_npu1_Pe0_dma_rf_cfg8_PE0_RD_SKIP_MUL_BASE_ADDR(void* base, uint32_t val);

/* DX_M1_NPU1.PE0_DMA_RF_CFG9 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_rf_cfg9(void* base);
void Write_Dx_m1_npu1_Pe0_dma_rf_cfg9(void* base, uint32_t val);
/* DX_M1_NPU1.PE0_DMA_RF_CFG9.PE0_WT_SKIP_MUL_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_rf_cfg9_PE0_WT_SKIP_MUL_BASE_ADDR(void* base);
void Write_Dx_m1_npu1_Pe0_dma_rf_cfg9_PE0_WT_SKIP_MUL_BASE_ADDR(void* base, uint32_t val);

/* DX_M1_NPU1.PE0_DMA_RF_CFG10 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_rf_cfg10(void* base);
void Write_Dx_m1_npu1_Pe0_dma_rf_cfg10(void* base, uint32_t val);
/* DX_M1_NPU1.PE0_DMA_RF_CFG10.PE0_RD_SKIP_ADD_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_rf_cfg10_PE0_RD_SKIP_ADD_BASE_ADDR(void* base);
void Write_Dx_m1_npu1_Pe0_dma_rf_cfg10_PE0_RD_SKIP_ADD_BASE_ADDR(void* base, uint32_t val);

/* DX_M1_NPU1.PE0_DMA_RF_CFG11 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_rf_cfg11(void* base);
void Write_Dx_m1_npu1_Pe0_dma_rf_cfg11(void* base, uint32_t val);
/* DX_M1_NPU1.PE0_DMA_RF_CFG11.PE0_WT_SKIP_ADD_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_rf_cfg11_PE0_WT_SKIP_ADD_BASE_ADDR(void* base);
void Write_Dx_m1_npu1_Pe0_dma_rf_cfg11_PE0_WT_SKIP_ADD_BASE_ADDR(void* base, uint32_t val);

/* DX_M1_NPU1.PE0_DMA_RF_CFG12 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_rf_cfg12(void* base);
void Write_Dx_m1_npu1_Pe0_dma_rf_cfg12(void* base, uint32_t val);
/* DX_M1_NPU1.PE0_DMA_RF_CFG12.PE0_RD_GENERAL_SIZE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_rf_cfg12_PE0_RD_GENERAL_SIZE(void* base);
void Write_Dx_m1_npu1_Pe0_dma_rf_cfg12_PE0_RD_GENERAL_SIZE(void* base, uint32_t val);

/* DX_M1_NPU1.PE0_DMA_RF_CFG12.PE0_RD_GENERAL_MODE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_rf_cfg12_PE0_RD_GENERAL_MODE(void* base);
void Write_Dx_m1_npu1_Pe0_dma_rf_cfg12_PE0_RD_GENERAL_MODE(void* base, uint32_t val);

/* DX_M1_NPU1.PE0_DMA_RF_CFG12.PE0_RD_GENERAL_EN (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_rf_cfg12_PE0_RD_GENERAL_EN(void* base);
void Write_Dx_m1_npu1_Pe0_dma_rf_cfg12_PE0_RD_GENERAL_EN(void* base, uint32_t val);

/* DX_M1_NPU1.PE0_DMA_RF_CFG12.PE0_RD_SE_SIZE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_rf_cfg12_PE0_RD_SE_SIZE(void* base);
void Write_Dx_m1_npu1_Pe0_dma_rf_cfg12_PE0_RD_SE_SIZE(void* base, uint32_t val);

/* DX_M1_NPU1.PE0_DMA_RF_CFG12.PE0_RD_SE_MODE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_rf_cfg12_PE0_RD_SE_MODE(void* base);
void Write_Dx_m1_npu1_Pe0_dma_rf_cfg12_PE0_RD_SE_MODE(void* base, uint32_t val);

/* DX_M1_NPU1.PE0_DMA_RF_CFG12.PE0_RD_SE_EN (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_rf_cfg12_PE0_RD_SE_EN(void* base);
void Write_Dx_m1_npu1_Pe0_dma_rf_cfg12_PE0_RD_SE_EN(void* base, uint32_t val);

/* DX_M1_NPU1.PE0_DMA_RF_CFG12.RESERVED0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_rf_cfg12_RESERVED0(void* base);
void Write_Dx_m1_npu1_Pe0_dma_rf_cfg12_RESERVED0(void* base, uint32_t val);

/* DX_M1_NPU1.PE0_DMA_RF_CFG13 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_rf_cfg13(void* base);
void Write_Dx_m1_npu1_Pe0_dma_rf_cfg13(void* base, uint32_t val);
/* DX_M1_NPU1.PE0_DMA_RF_CFG13.PE0_RD_GENERAL_STRIDE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_rf_cfg13_PE0_RD_GENERAL_STRIDE(void* base);
void Write_Dx_m1_npu1_Pe0_dma_rf_cfg13_PE0_RD_GENERAL_STRIDE(void* base, uint32_t val);

/* DX_M1_NPU1.PE0_DMA_RF_CFG13.PE0_RD_SE_STRIDE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_rf_cfg13_PE0_RD_SE_STRIDE(void* base);
void Write_Dx_m1_npu1_Pe0_dma_rf_cfg13_PE0_RD_SE_STRIDE(void* base, uint32_t val);

/* DX_M1_NPU1.PE0_DMA_RF_CFG13.PE0_RD_GENERAL_TIME (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_rf_cfg13_PE0_RD_GENERAL_TIME(void* base);
void Write_Dx_m1_npu1_Pe0_dma_rf_cfg13_PE0_RD_GENERAL_TIME(void* base, uint32_t val);

/* DX_M1_NPU1.PE0_DMA_RF_CFG13.PE0_RD_SE_TIME (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_rf_cfg13_PE0_RD_SE_TIME(void* base);
void Write_Dx_m1_npu1_Pe0_dma_rf_cfg13_PE0_RD_SE_TIME(void* base, uint32_t val);

/* DX_M1_NPU1.PE0_DMA_RF_CFG14 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_rf_cfg14(void* base);
void Write_Dx_m1_npu1_Pe0_dma_rf_cfg14(void* base, uint32_t val);
/* DX_M1_NPU1.PE0_DMA_RF_CFG14.PE0_RD_SE_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_rf_cfg14_PE0_RD_SE_BASE_ADDR(void* base);
void Write_Dx_m1_npu1_Pe0_dma_rf_cfg14_PE0_RD_SE_BASE_ADDR(void* base, uint32_t val);

/* DX_M1_NPU1.PE0_DMA_RF_CFG15 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_rf_cfg15(void* base);
void Write_Dx_m1_npu1_Pe0_dma_rf_cfg15(void* base, uint32_t val);
/* DX_M1_NPU1.PE0_DMA_RF_CFG15.PE0_WT_SE_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_rf_cfg15_PE0_WT_SE_BASE_ADDR(void* base);
void Write_Dx_m1_npu1_Pe0_dma_rf_cfg15_PE0_WT_SE_BASE_ADDR(void* base, uint32_t val);

/* DX_M1_NPU1.PE0_DMA_RF_CFG16 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_rf_cfg16(void* base);
void Write_Dx_m1_npu1_Pe0_dma_rf_cfg16(void* base, uint32_t val);
/* DX_M1_NPU1.PE0_DMA_RF_CFG16.PE0_RD_GENERAL_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_rf_cfg16_PE0_RD_GENERAL_BASE_ADDR(void* base);
void Write_Dx_m1_npu1_Pe0_dma_rf_cfg16_PE0_RD_GENERAL_BASE_ADDR(void* base, uint32_t val);

/* DX_M1_NPU1.PE0_DMA_RF_CFG17 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_rf_cfg17(void* base);
void Write_Dx_m1_npu1_Pe0_dma_rf_cfg17(void* base, uint32_t val);
/* DX_M1_NPU1.PE0_DMA_RF_CFG17.PE0_WT_GENERAL_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_rf_cfg17_PE0_WT_GENERAL_BASE_ADDR(void* base);
void Write_Dx_m1_npu1_Pe0_dma_rf_cfg17_PE0_WT_GENERAL_BASE_ADDR(void* base, uint32_t val);

/* DX_M1_NPU1.PE1_IP0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_ip0(void* base);
void Write_Dx_m1_npu1_Pe1_ip0(void* base, uint32_t val);
/* DX_M1_NPU1.PE1_IP0.RESERVED0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_ip0_RESERVED0(void* base);
void Write_Dx_m1_npu1_Pe1_ip0_RESERVED0(void* base, uint32_t val);

/* DX_M1_NPU1.PE1_IP0.PE1_FMT_CH_MODE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_ip0_PE1_FMT_CH_MODE(void* base);
void Write_Dx_m1_npu1_Pe1_ip0_PE1_FMT_CH_MODE(void* base, uint32_t val);

/* DX_M1_NPU1.PE1_IP0.PE1_RF_ADDR_GEN_MAX_NUM (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_ip0_PE1_RF_ADDR_GEN_MAX_NUM(void* base);
void Write_Dx_m1_npu1_Pe1_ip0_PE1_RF_ADDR_GEN_MAX_NUM(void* base, uint32_t val);

/* DX_M1_NPU1.PE1_IP0.PE1_FMT_ENABLE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_ip0_PE1_FMT_ENABLE(void* base);
void Write_Dx_m1_npu1_Pe1_ip0_PE1_FMT_ENABLE(void* base, uint32_t val);

/* DX_M1_NPU1.PE1_IP0.PE1_IMG2COL_EN (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_ip0_PE1_IMG2COL_EN(void* base);
void Write_Dx_m1_npu1_Pe1_ip0_PE1_IMG2COL_EN(void* base, uint32_t val);

/* DX_M1_NPU1.PE1_IP1 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_ip1(void* base);
void Write_Dx_m1_npu1_Pe1_ip1(void* base, uint32_t val);
/* DX_M1_NPU1.PE1_IP1.PE1_IMG2COL_WRITE_FEATURE_BASE_ADDR_0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_ip1_PE1_IMG2COL_WRITE_FEATURE_BASE_ADDR_0(void* base);
void Write_Dx_m1_npu1_Pe1_ip1_PE1_IMG2COL_WRITE_FEATURE_BASE_ADDR_0(void* base, uint32_t val);

/* DX_M1_NPU1.PE1_IP1.PE1_IMG2COL_HEIGHT_MAX (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_ip1_PE1_IMG2COL_HEIGHT_MAX(void* base);
void Write_Dx_m1_npu1_Pe1_ip1_PE1_IMG2COL_HEIGHT_MAX(void* base, uint32_t val);

/* DX_M1_NPU1.PE1_IP2 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_ip2(void* base);
void Write_Dx_m1_npu1_Pe1_ip2(void* base, uint32_t val);
/* DX_M1_NPU1.PE1_IP2.PE1_IMG2COL_WRITE_FEATURE_BASE_ADDR_2 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_ip2_PE1_IMG2COL_WRITE_FEATURE_BASE_ADDR_2(void* base);
void Write_Dx_m1_npu1_Pe1_ip2_PE1_IMG2COL_WRITE_FEATURE_BASE_ADDR_2(void* base, uint32_t val);

/* DX_M1_NPU1.PE1_IP2.PE1_IMG2COL_WRITE_FEATURE_BASE_ADDR_1 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_ip2_PE1_IMG2COL_WRITE_FEATURE_BASE_ADDR_1(void* base);
void Write_Dx_m1_npu1_Pe1_ip2_PE1_IMG2COL_WRITE_FEATURE_BASE_ADDR_1(void* base, uint32_t val);

/* DX_M1_NPU1.PE1_IP3 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_ip3(void* base);
void Write_Dx_m1_npu1_Pe1_ip3(void* base, uint32_t val);
/* DX_M1_NPU1.PE1_IP3.PE1_FMT_FIRST_LINE_OPT (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_ip3_PE1_FMT_FIRST_LINE_OPT(void* base);
void Write_Dx_m1_npu1_Pe1_ip3_PE1_FMT_FIRST_LINE_OPT(void* base, uint32_t val);

/* DX_M1_NPU1.PE1_IP3.PE1_FMT_FIRST_VALID_NUM (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_ip3_PE1_FMT_FIRST_VALID_NUM(void* base);
void Write_Dx_m1_npu1_Pe1_ip3_PE1_FMT_FIRST_VALID_NUM(void* base, uint32_t val);

/* DX_M1_NPU1.PE1_IP3.PE1_IMG2COL_WIDTH_MAX (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_ip3_PE1_IMG2COL_WIDTH_MAX(void* base);
void Write_Dx_m1_npu1_Pe1_ip3_PE1_IMG2COL_WIDTH_MAX(void* base, uint32_t val);

/* DX_M1_NPU1.PE1_IP3.PE1_IMG2COL_LAST_VALID_BYTE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_ip3_PE1_IMG2COL_LAST_VALID_BYTE(void* base);
void Write_Dx_m1_npu1_Pe1_ip3_PE1_IMG2COL_LAST_VALID_BYTE(void* base, uint32_t val);

/* DX_M1_NPU1.PE1_IP4 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_ip4(void* base);
void Write_Dx_m1_npu1_Pe1_ip4(void* base, uint32_t val);
/* DX_M1_NPU1.PE1_IP4.PE1_FMT_READ_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_ip4_PE1_FMT_READ_BASE_ADDR(void* base);
void Write_Dx_m1_npu1_Pe1_ip4_PE1_FMT_READ_BASE_ADDR(void* base, uint32_t val);

/* DX_M1_NPU1.PE1_ADDR_GEN0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_addr_gen0(void* base);
void Write_Dx_m1_npu1_Pe1_addr_gen0(void* base, uint32_t val);
/* DX_M1_NPU1.PE1_ADDR_GEN0.PE1_DEFAULT_F_ADDR_GEN_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_addr_gen0_PE1_DEFAULT_F_ADDR_GEN_BASE_ADDR(void* base);
void Write_Dx_m1_npu1_Pe1_addr_gen0_PE1_DEFAULT_F_ADDR_GEN_BASE_ADDR(void* base, uint32_t val);

/* DX_M1_NPU1.PE1_ADDR_GEN1 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_addr_gen1(void* base);
void Write_Dx_m1_npu1_Pe1_addr_gen1(void* base, uint32_t val);
/* DX_M1_NPU1.PE1_ADDR_GEN1.PE1_IMG2COL_RQST_NUM (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_addr_gen1_PE1_IMG2COL_RQST_NUM(void* base);
void Write_Dx_m1_npu1_Pe1_addr_gen1_PE1_IMG2COL_RQST_NUM(void* base, uint32_t val);

/* DX_M1_NPU1.PE1_ADDR_GEN1.RESERVED0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_addr_gen1_RESERVED0(void* base);
void Write_Dx_m1_npu1_Pe1_addr_gen1_RESERVED0(void* base, uint32_t val);

/* DX_M1_NPU1.PE1_ADDR_GEN1.PE1_DEFAULT_F_ADDR_GEN_CNT_MAX_NUM (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_addr_gen1_PE1_DEFAULT_F_ADDR_GEN_CNT_MAX_NUM(void* base);
void Write_Dx_m1_npu1_Pe1_addr_gen1_PE1_DEFAULT_F_ADDR_GEN_CNT_MAX_NUM(void* base, uint32_t val);

/* DX_M1_NPU1.PE1_ADDR_GEN2 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_addr_gen2(void* base);
void Write_Dx_m1_npu1_Pe1_addr_gen2(void* base, uint32_t val);
/* DX_M1_NPU1.PE1_ADDR_GEN2.PE1_MUL_ADDR_GEN_MODE_OFFSET (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_addr_gen2_PE1_MUL_ADDR_GEN_MODE_OFFSET(void* base);
void Write_Dx_m1_npu1_Pe1_addr_gen2_PE1_MUL_ADDR_GEN_MODE_OFFSET(void* base, uint32_t val);

/* DX_M1_NPU1.PE1_ADDR_GEN2.PE1_MUL_ADDR_GEN_MODE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_addr_gen2_PE1_MUL_ADDR_GEN_MODE(void* base);
void Write_Dx_m1_npu1_Pe1_addr_gen2_PE1_MUL_ADDR_GEN_MODE(void* base, uint32_t val);

/* DX_M1_NPU1.PE1_ADDR_GEN2.PE1_MUL_ADDR_GEN_MODE2_MAX_NUM (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_addr_gen2_PE1_MUL_ADDR_GEN_MODE2_MAX_NUM(void* base);
void Write_Dx_m1_npu1_Pe1_addr_gen2_PE1_MUL_ADDR_GEN_MODE2_MAX_NUM(void* base, uint32_t val);

/* DX_M1_NPU1.PE1_ADDR_GEN3 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_addr_gen3(void* base);
void Write_Dx_m1_npu1_Pe1_addr_gen3(void* base, uint32_t val);
/* DX_M1_NPU1.PE1_ADDR_GEN3.PE1_ADD_ADDR_GEN_MODE_OFFSET (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_addr_gen3_PE1_ADD_ADDR_GEN_MODE_OFFSET(void* base);
void Write_Dx_m1_npu1_Pe1_addr_gen3_PE1_ADD_ADDR_GEN_MODE_OFFSET(void* base, uint32_t val);

/* DX_M1_NPU1.PE1_ADDR_GEN3.PE1_ADD_ADDR_GEN_MODE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_addr_gen3_PE1_ADD_ADDR_GEN_MODE(void* base);
void Write_Dx_m1_npu1_Pe1_addr_gen3_PE1_ADD_ADDR_GEN_MODE(void* base, uint32_t val);

/* DX_M1_NPU1.PE1_ADDR_GEN3.PE1_ADD_ADDR_GEN_MODE2_MAX_NUM (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_addr_gen3_PE1_ADD_ADDR_GEN_MODE2_MAX_NUM(void* base);
void Write_Dx_m1_npu1_Pe1_addr_gen3_PE1_ADD_ADDR_GEN_MODE2_MAX_NUM(void* base, uint32_t val);

/* DX_M1_NPU1.PE1_CTRL (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_ctrl(void* base);
void Write_Dx_m1_npu1_Pe1_ctrl(void* base, uint32_t val);
/* DX_M1_NPU1.PE1_CTRL.PE1_CONV_TYPE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_ctrl_PE1_CONV_TYPE(void* base);
void Write_Dx_m1_npu1_Pe1_ctrl_PE1_CONV_TYPE(void* base, uint32_t val);

/* DX_M1_NPU1.PE1_CTRL.PE1_CONV_EN (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_ctrl_PE1_CONV_EN(void* base);
void Write_Dx_m1_npu1_Pe1_ctrl_PE1_CONV_EN(void* base, uint32_t val);

/* DX_M1_NPU1.PE1_CTRL.RESERVED0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_ctrl_RESERVED0(void* base);
void Write_Dx_m1_npu1_Pe1_ctrl_RESERVED0(void* base, uint32_t val);

/* DX_M1_NPU1.PE1_CTRL.PE1_SYSTOLIC_DEPTH (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_ctrl_PE1_SYSTOLIC_DEPTH(void* base);
void Write_Dx_m1_npu1_Pe1_ctrl_PE1_SYSTOLIC_DEPTH(void* base, uint32_t val);

/* DX_M1_NPU1.PE1_CTRL.PE1_SYSTOLIC_EN (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_ctrl_PE1_SYSTOLIC_EN(void* base);
void Write_Dx_m1_npu1_Pe1_ctrl_PE1_SYSTOLIC_EN(void* base, uint32_t val);

/* DX_M1_NPU1.PE1_CTRL.PE1_SFUIN_VALID_NUM (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_ctrl_PE1_SFUIN_VALID_NUM(void* base);
void Write_Dx_m1_npu1_Pe1_ctrl_PE1_SFUIN_VALID_NUM(void* base, uint32_t val);

/* DX_M1_NPU1.PE1_CFG0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_cfg0(void* base);
void Write_Dx_m1_npu1_Pe1_cfg0(void* base, uint32_t val);
/* DX_M1_NPU1.PE1_CFG0.PE1_LAST_CONV_NUM (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_cfg0_PE1_LAST_CONV_NUM(void* base);
void Write_Dx_m1_npu1_Pe1_cfg0_PE1_LAST_CONV_NUM(void* base, uint32_t val);

/* DX_M1_NPU1.PE1_CFG0.PE1_LAST_CONV_MOD (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_cfg0_PE1_LAST_CONV_MOD(void* base);
void Write_Dx_m1_npu1_Pe1_cfg0_PE1_LAST_CONV_MOD(void* base, uint32_t val);

/* DX_M1_NPU1.PE1_CFG1 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_cfg1(void* base);
void Write_Dx_m1_npu1_Pe1_cfg1(void* base, uint32_t val);
/* DX_M1_NPU1.PE1_CFG1.PE1_OFEATURE_CHANNEL (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_cfg1_PE1_OFEATURE_CHANNEL(void* base);
void Write_Dx_m1_npu1_Pe1_cfg1_PE1_OFEATURE_CHANNEL(void* base, uint32_t val);

/* DX_M1_NPU1.PE1_CFG1.PE1_OFEATURE_NUMBER (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_cfg1_PE1_OFEATURE_NUMBER(void* base);
void Write_Dx_m1_npu1_Pe1_cfg1_PE1_OFEATURE_NUMBER(void* base, uint32_t val);

/* DX_M1_NPU1.PE1_CFG2 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_cfg2(void* base);
void Write_Dx_m1_npu1_Pe1_cfg2(void* base, uint32_t val);
/* DX_M1_NPU1.PE1_CFG2.PE1_OFEATURE_WIDTH (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_cfg2_PE1_OFEATURE_WIDTH(void* base);
void Write_Dx_m1_npu1_Pe1_cfg2_PE1_OFEATURE_WIDTH(void* base, uint32_t val);

/* DX_M1_NPU1.PE1_CFG2.PE1_OFEATURE_HEIGHT (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_cfg2_PE1_OFEATURE_HEIGHT(void* base);
void Write_Dx_m1_npu1_Pe1_cfg2_PE1_OFEATURE_HEIGHT(void* base, uint32_t val);

/* DX_M1_NPU1.PE1_CFG3 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_cfg3(void* base);
void Write_Dx_m1_npu1_Pe1_cfg3(void* base, uint32_t val);
/* DX_M1_NPU1.PE1_CFG3.PE1_OFEATURE_SIZE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_cfg3_PE1_OFEATURE_SIZE(void* base);
void Write_Dx_m1_npu1_Pe1_cfg3_PE1_OFEATURE_SIZE(void* base, uint32_t val);

/* DX_M1_NPU1.PE1_CFG4 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_cfg4(void* base);
void Write_Dx_m1_npu1_Pe1_cfg4(void* base, uint32_t val);
/* DX_M1_NPU1.PE1_CFG4.PE1_FEATURE_HEIGHT (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_cfg4_PE1_FEATURE_HEIGHT(void* base);
void Write_Dx_m1_npu1_Pe1_cfg4_PE1_FEATURE_HEIGHT(void* base, uint32_t val);

/* DX_M1_NPU1.PE1_CFG4.PE1_FEATURE_CHANNEL (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_cfg4_PE1_FEATURE_CHANNEL(void* base);
void Write_Dx_m1_npu1_Pe1_cfg4_PE1_FEATURE_CHANNEL(void* base, uint32_t val);

/* DX_M1_NPU1.PE1_CFG5 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_cfg5(void* base);
void Write_Dx_m1_npu1_Pe1_cfg5(void* base, uint32_t val);
/* DX_M1_NPU1.PE1_CFG5.PE1_FILTER_NUMBER (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_cfg5_PE1_FILTER_NUMBER(void* base);
void Write_Dx_m1_npu1_Pe1_cfg5_PE1_FILTER_NUMBER(void* base, uint32_t val);

/* DX_M1_NPU1.PE1_CFG5.PE1_FEATURE_WIDTH (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_cfg5_PE1_FEATURE_WIDTH(void* base);
void Write_Dx_m1_npu1_Pe1_cfg5_PE1_FEATURE_WIDTH(void* base, uint32_t val);

/* DX_M1_NPU1.PE1_CFG6 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_cfg6(void* base);
void Write_Dx_m1_npu1_Pe1_cfg6(void* base, uint32_t val);
/* DX_M1_NPU1.PE1_CFG6.RESERVED0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_cfg6_RESERVED0(void* base);
void Write_Dx_m1_npu1_Pe1_cfg6_RESERVED0(void* base, uint32_t val);

/* DX_M1_NPU1.PE1_CFG6.PE1_FILTER_WIDTH (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_cfg6_PE1_FILTER_WIDTH(void* base);
void Write_Dx_m1_npu1_Pe1_cfg6_PE1_FILTER_WIDTH(void* base, uint32_t val);

/* DX_M1_NPU1.PE1_CFG6.PE1_FILTER_HEIGHT (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_cfg6_PE1_FILTER_HEIGHT(void* base);
void Write_Dx_m1_npu1_Pe1_cfg6_PE1_FILTER_HEIGHT(void* base, uint32_t val);

/* DX_M1_NPU1.PE1_CFG6.PE1_FILTER_CHANNEL (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_cfg6_PE1_FILTER_CHANNEL(void* base);
void Write_Dx_m1_npu1_Pe1_cfg6_PE1_FILTER_CHANNEL(void* base, uint32_t val);

/* DX_M1_NPU1.PE1_CFG7 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_cfg7(void* base);
void Write_Dx_m1_npu1_Pe1_cfg7(void* base, uint32_t val);
/* DX_M1_NPU1.PE1_CFG7.PE1_PAD_TOP_SIZE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_cfg7_PE1_PAD_TOP_SIZE(void* base);
void Write_Dx_m1_npu1_Pe1_cfg7_PE1_PAD_TOP_SIZE(void* base, uint32_t val);

/* DX_M1_NPU1.PE1_CFG7.PE1_PAD_BOTTOM_SIZE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_cfg7_PE1_PAD_BOTTOM_SIZE(void* base);
void Write_Dx_m1_npu1_Pe1_cfg7_PE1_PAD_BOTTOM_SIZE(void* base, uint32_t val);

/* DX_M1_NPU1.PE1_CFG7.PE1_PAD_LEFT_SIZE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_cfg7_PE1_PAD_LEFT_SIZE(void* base);
void Write_Dx_m1_npu1_Pe1_cfg7_PE1_PAD_LEFT_SIZE(void* base, uint32_t val);

/* DX_M1_NPU1.PE1_CFG7.PE1_PAD_RIGHT_SIZE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_cfg7_PE1_PAD_RIGHT_SIZE(void* base);
void Write_Dx_m1_npu1_Pe1_cfg7_PE1_PAD_RIGHT_SIZE(void* base, uint32_t val);

/* DX_M1_NPU1.PE1_CFG7.PE1_PAD_VALUE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_cfg7_PE1_PAD_VALUE(void* base);
void Write_Dx_m1_npu1_Pe1_cfg7_PE1_PAD_VALUE(void* base, uint32_t val);

/* DX_M1_NPU1.PE1_CFG8 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_cfg8(void* base);
void Write_Dx_m1_npu1_Pe1_cfg8(void* base, uint32_t val);
/* DX_M1_NPU1.PE1_CFG8.PE1_STRIDE_X (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_cfg8_PE1_STRIDE_X(void* base);
void Write_Dx_m1_npu1_Pe1_cfg8_PE1_STRIDE_X(void* base, uint32_t val);

/* DX_M1_NPU1.PE1_CFG8.PE1_STRIDE_Y (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_cfg8_PE1_STRIDE_Y(void* base);
void Write_Dx_m1_npu1_Pe1_cfg8_PE1_STRIDE_Y(void* base, uint32_t val);

/* DX_M1_NPU1.PE1_CFG8.RESERVED0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_cfg8_RESERVED0(void* base);
void Write_Dx_m1_npu1_Pe1_cfg8_RESERVED0(void* base, uint32_t val);

/* DX_M1_NPU1.PE1_CFG8.PE1_CHANNEL_OFFSET (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_cfg8_PE1_CHANNEL_OFFSET(void* base);
void Write_Dx_m1_npu1_Pe1_cfg8_PE1_CHANNEL_OFFSET(void* base, uint32_t val);

/* DX_M1_NPU1.PE1_CFG9 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_cfg9(void* base);
void Write_Dx_m1_npu1_Pe1_cfg9(void* base, uint32_t val);
/* DX_M1_NPU1.PE1_CFG9.PE1_ELEM_CHANNEL_OFFSET (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_cfg9_PE1_ELEM_CHANNEL_OFFSET(void* base);
void Write_Dx_m1_npu1_Pe1_cfg9_PE1_ELEM_CHANNEL_OFFSET(void* base, uint32_t val);

/* DX_M1_NPU1.PE1_CFG9.PE1_DILATION_X (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_cfg9_PE1_DILATION_X(void* base);
void Write_Dx_m1_npu1_Pe1_cfg9_PE1_DILATION_X(void* base, uint32_t val);

/* DX_M1_NPU1.PE1_CFG9.PE1_DILATION_Y (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_cfg9_PE1_DILATION_Y(void* base);
void Write_Dx_m1_npu1_Pe1_cfg9_PE1_DILATION_Y(void* base, uint32_t val);

/* DX_M1_NPU1.PE1_CFG9.RESERVED0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_cfg9_RESERVED0(void* base);
void Write_Dx_m1_npu1_Pe1_cfg9_RESERVED0(void* base, uint32_t val);

/* DX_M1_NPU1.PE1_CFG10 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_cfg10(void* base);
void Write_Dx_m1_npu1_Pe1_cfg10(void* base, uint32_t val);
/* DX_M1_NPU1.PE1_CFG10.PE1_READ_FEATURE_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_cfg10_PE1_READ_FEATURE_BASE_ADDR(void* base);
void Write_Dx_m1_npu1_Pe1_cfg10_PE1_READ_FEATURE_BASE_ADDR(void* base, uint32_t val);

/* DX_M1_NPU1.PE1_CFG11 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_cfg11(void* base);
void Write_Dx_m1_npu1_Pe1_cfg11(void* base, uint32_t val);
/* DX_M1_NPU1.PE1_CFG11.PE1_WRITE_FEATURE_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_cfg11_PE1_WRITE_FEATURE_BASE_ADDR(void* base);
void Write_Dx_m1_npu1_Pe1_cfg11_PE1_WRITE_FEATURE_BASE_ADDR(void* base, uint32_t val);

/* DX_M1_NPU1.PE1_CFG12 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_cfg12(void* base);
void Write_Dx_m1_npu1_Pe1_cfg12(void* base, uint32_t val);
/* DX_M1_NPU1.PE1_CFG12.PE1_READ_WEIGHT_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_cfg12_PE1_READ_WEIGHT_BASE_ADDR(void* base);
void Write_Dx_m1_npu1_Pe1_cfg12_PE1_READ_WEIGHT_BASE_ADDR(void* base, uint32_t val);

/* DX_M1_NPU1.PE1_CFG13 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_cfg13(void* base);
void Write_Dx_m1_npu1_Pe1_cfg13(void* base, uint32_t val);
/* DX_M1_NPU1.PE1_CFG13.PE1_ELEM_READ_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_cfg13_PE1_ELEM_READ_BASE_ADDR(void* base);
void Write_Dx_m1_npu1_Pe1_cfg13_PE1_ELEM_READ_BASE_ADDR(void* base, uint32_t val);

/* DX_M1_NPU1.PE1_CFG14 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_cfg14(void* base);
void Write_Dx_m1_npu1_Pe1_cfg14(void* base, uint32_t val);
/* DX_M1_NPU1.PE1_CFG14.PE1_MUL_ADDR_GEN_READ_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_cfg14_PE1_MUL_ADDR_GEN_READ_BASE_ADDR(void* base);
void Write_Dx_m1_npu1_Pe1_cfg14_PE1_MUL_ADDR_GEN_READ_BASE_ADDR(void* base, uint32_t val);

/* DX_M1_NPU1.PE1_CFG15 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_cfg15(void* base);
void Write_Dx_m1_npu1_Pe1_cfg15(void* base, uint32_t val);
/* DX_M1_NPU1.PE1_CFG15.PE1_ADD_ADDR_GEN_READ_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_cfg15_PE1_ADD_ADDR_GEN_READ_BASE_ADDR(void* base);
void Write_Dx_m1_npu1_Pe1_cfg15_PE1_ADD_ADDR_GEN_READ_BASE_ADDR(void* base, uint32_t val);

/* DX_M1_NPU1.PE1_CFG16 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_cfg16(void* base);
void Write_Dx_m1_npu1_Pe1_cfg16(void* base, uint32_t val);
/* DX_M1_NPU1.PE1_CFG16.PE1_SKIP_MUL_ADDR_GEN_READ_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_cfg16_PE1_SKIP_MUL_ADDR_GEN_READ_BASE_ADDR(void* base);
void Write_Dx_m1_npu1_Pe1_cfg16_PE1_SKIP_MUL_ADDR_GEN_READ_BASE_ADDR(void* base, uint32_t val);

/* DX_M1_NPU1.PE1_CFG17 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_cfg17(void* base);
void Write_Dx_m1_npu1_Pe1_cfg17(void* base, uint32_t val);
/* DX_M1_NPU1.PE1_CFG17.PE1_SKIP_ADD_ADDR_GEN_READ_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_cfg17_PE1_SKIP_ADD_ADDR_GEN_READ_BASE_ADDR(void* base);
void Write_Dx_m1_npu1_Pe1_cfg17_PE1_SKIP_ADD_ADDR_GEN_READ_BASE_ADDR(void* base, uint32_t val);

/* DX_M1_NPU1.PE1_CFG18 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_cfg18(void* base);
void Write_Dx_m1_npu1_Pe1_cfg18(void* base, uint32_t val);
/* DX_M1_NPU1.PE1_CFG18.PE1_SE_ADDR_GEN_READ_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_cfg18_PE1_SE_ADDR_GEN_READ_BASE_ADDR(void* base);
void Write_Dx_m1_npu1_Pe1_cfg18_PE1_SE_ADDR_GEN_READ_BASE_ADDR(void* base, uint32_t val);

/* DX_M1_NPU1.PE1_CFG19 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_cfg19(void* base);
void Write_Dx_m1_npu1_Pe1_cfg19(void* base, uint32_t val);
/* DX_M1_NPU1.PE1_CFG19.PE1_GENERAL_ADDR_GEN_READ_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_cfg19_PE1_GENERAL_ADDR_GEN_READ_BASE_ADDR(void* base);
void Write_Dx_m1_npu1_Pe1_cfg19_PE1_GENERAL_ADDR_GEN_READ_BASE_ADDR(void* base, uint32_t val);

/* DX_M1_NPU1.PE1_CFG20 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_cfg20(void* base);
void Write_Dx_m1_npu1_Pe1_cfg20(void* base, uint32_t val);
/* DX_M1_NPU1.PE1_CFG20.PE1_WF_ADDR_MODE1_LINE_SIZE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_cfg20_PE1_WF_ADDR_MODE1_LINE_SIZE(void* base);
void Write_Dx_m1_npu1_Pe1_cfg20_PE1_WF_ADDR_MODE1_LINE_SIZE(void* base, uint32_t val);

/* DX_M1_NPU1.PE1_CFG20.PE1_IMG2COL_LINE_OFFSET (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_cfg20_PE1_IMG2COL_LINE_OFFSET(void* base);
void Write_Dx_m1_npu1_Pe1_cfg20_PE1_IMG2COL_LINE_OFFSET(void* base, uint32_t val);

/* DX_M1_NPU1.PE1_CFG20.RESERVED0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_cfg20_RESERVED0(void* base);
void Write_Dx_m1_npu1_Pe1_cfg20_RESERVED0(void* base, uint32_t val);

/* DX_M1_NPU1.PE1_CFG20.PE1_WF_ADDR_GEN_MODE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_cfg20_PE1_WF_ADDR_GEN_MODE(void* base);
void Write_Dx_m1_npu1_Pe1_cfg20_PE1_WF_ADDR_GEN_MODE(void* base, uint32_t val);

/* DX_M1_NPU1.PE1_CFG21 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_cfg21(void* base);
void Write_Dx_m1_npu1_Pe1_cfg21(void* base, uint32_t val);
/* DX_M1_NPU1.PE1_CFG21.PE1_WF_ADDR_MODE1_LINE_STRIDE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_cfg21_PE1_WF_ADDR_MODE1_LINE_STRIDE(void* base);
void Write_Dx_m1_npu1_Pe1_cfg21_PE1_WF_ADDR_MODE1_LINE_STRIDE(void* base, uint32_t val);

/* DX_M1_NPU1.PE1_CFG22 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_cfg22(void* base);
void Write_Dx_m1_npu1_Pe1_cfg22(void* base, uint32_t val);
/* DX_M1_NPU1.PE1_CFG22.PE1_WF_ADDR_SURFACE_SIZE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_cfg22_PE1_WF_ADDR_SURFACE_SIZE(void* base);
void Write_Dx_m1_npu1_Pe1_cfg22_PE1_WF_ADDR_SURFACE_SIZE(void* base, uint32_t val);

/* DX_M1_NPU1.PE1_CFG23 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_cfg23(void* base);
void Write_Dx_m1_npu1_Pe1_cfg23(void* base, uint32_t val);
/* DX_M1_NPU1.PE1_CFG23.PE1_WF_WRITE_CNT (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_cfg23_PE1_WF_WRITE_CNT(void* base);
void Write_Dx_m1_npu1_Pe1_cfg23_PE1_WF_WRITE_CNT(void* base, uint32_t val);

/* DX_M1_NPU1.PE1_CFG23.PE1_WF_ADDR_SURFACE_STRIDE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_cfg23_PE1_WF_ADDR_SURFACE_STRIDE(void* base);
void Write_Dx_m1_npu1_Pe1_cfg23_PE1_WF_ADDR_SURFACE_STRIDE(void* base, uint32_t val);

/* DX_M1_NPU1.PE1_CFG24 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_cfg24(void* base);
void Write_Dx_m1_npu1_Pe1_cfg24(void* base, uint32_t val);
/* DX_M1_NPU1.PE1_CFG24.PE1_WF_SRC1_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_cfg24_PE1_WF_SRC1_BASE_ADDR(void* base);
void Write_Dx_m1_npu1_Pe1_cfg24_PE1_WF_SRC1_BASE_ADDR(void* base, uint32_t val);

/* DX_M1_NPU1.PE1_CFG25 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_cfg25(void* base);
void Write_Dx_m1_npu1_Pe1_cfg25(void* base, uint32_t val);
/* DX_M1_NPU1.PE1_CFG25.PE1_SFU_OUT_DATA_VALID_NUM (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_cfg25_PE1_SFU_OUT_DATA_VALID_NUM(void* base);
void Write_Dx_m1_npu1_Pe1_cfg25_PE1_SFU_OUT_DATA_VALID_NUM(void* base, uint32_t val);

/* DX_M1_NPU1.PE1_CFG25.RESERVED1 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_cfg25_RESERVED1(void* base);
void Write_Dx_m1_npu1_Pe1_cfg25_RESERVED1(void* base, uint32_t val);

/* DX_M1_NPU1.PE1_CFG25.PE1_ST_ADDR_GEN_SHIFT_LEN (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_cfg25_PE1_ST_ADDR_GEN_SHIFT_LEN(void* base);
void Write_Dx_m1_npu1_Pe1_cfg25_PE1_ST_ADDR_GEN_SHIFT_LEN(void* base, uint32_t val);

/* DX_M1_NPU1.PE1_CFG25.RESERVED0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_cfg25_RESERVED0(void* base);
void Write_Dx_m1_npu1_Pe1_cfg25_RESERVED0(void* base, uint32_t val);

/* DX_M1_NPU1.PE1_CFG25.PE1_ST_ACTIVE_CNT (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_cfg25_PE1_ST_ACTIVE_CNT(void* base);
void Write_Dx_m1_npu1_Pe1_cfg25_PE1_ST_ACTIVE_CNT(void* base, uint32_t val);

/* DX_M1_NPU1.PE1_CFG25.PE1_ST_ACTIVE_PERIOD (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_cfg25_PE1_ST_ACTIVE_PERIOD(void* base);
void Write_Dx_m1_npu1_Pe1_cfg25_PE1_ST_ACTIVE_PERIOD(void* base, uint32_t val);

/* DX_M1_NPU1.PE1_CFG26 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_cfg26(void* base);
void Write_Dx_m1_npu1_Pe1_cfg26(void* base, uint32_t val);
/* DX_M1_NPU1.PE1_CFG26.PE1_ST_ADDR_GEN_MUL (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_cfg26_PE1_ST_ADDR_GEN_MUL(void* base);
void Write_Dx_m1_npu1_Pe1_cfg26_PE1_ST_ADDR_GEN_MUL(void* base, uint32_t val);

/* DX_M1_NPU1.PE1_CFG26.RESERVED0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_cfg26_RESERVED0(void* base);
void Write_Dx_m1_npu1_Pe1_cfg26_RESERVED0(void* base, uint32_t val);

/* DX_M1_NPU1.PE1_VMEM_CFG0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_vmem_cfg0(void* base);
void Write_Dx_m1_npu1_Pe1_vmem_cfg0(void* base, uint32_t val);
/* DX_M1_NPU1.PE1_VMEM_CFG0.PE1_START_NO_IN_BUFF (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_vmem_cfg0_PE1_START_NO_IN_BUFF(void* base);
void Write_Dx_m1_npu1_Pe1_vmem_cfg0_PE1_START_NO_IN_BUFF(void* base, uint32_t val);

/* DX_M1_NPU1.PE1_VMEM_CFG0.RESERVED3 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_vmem_cfg0_RESERVED3(void* base);
void Write_Dx_m1_npu1_Pe1_vmem_cfg0_RESERVED3(void* base, uint32_t val);

/* DX_M1_NPU1.PE1_VMEM_CFG0.PE1_START_NO_WEIGHT_BUFF (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_vmem_cfg0_PE1_START_NO_WEIGHT_BUFF(void* base);
void Write_Dx_m1_npu1_Pe1_vmem_cfg0_PE1_START_NO_WEIGHT_BUFF(void* base, uint32_t val);

/* DX_M1_NPU1.PE1_VMEM_CFG0.RESERVED2 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_vmem_cfg0_RESERVED2(void* base);
void Write_Dx_m1_npu1_Pe1_vmem_cfg0_RESERVED2(void* base, uint32_t val);

/* DX_M1_NPU1.PE1_VMEM_CFG0.PE1_START_NO_OUT_BUFF (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_vmem_cfg0_PE1_START_NO_OUT_BUFF(void* base);
void Write_Dx_m1_npu1_Pe1_vmem_cfg0_PE1_START_NO_OUT_BUFF(void* base, uint32_t val);

/* DX_M1_NPU1.PE1_VMEM_CFG0.RESERVED1 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_vmem_cfg0_RESERVED1(void* base);
void Write_Dx_m1_npu1_Pe1_vmem_cfg0_RESERVED1(void* base, uint32_t val);

/* DX_M1_NPU1.PE1_VMEM_CFG0.PE1_START_NO_ELEM_BUFF (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_vmem_cfg0_PE1_START_NO_ELEM_BUFF(void* base);
void Write_Dx_m1_npu1_Pe1_vmem_cfg0_PE1_START_NO_ELEM_BUFF(void* base, uint32_t val);

/* DX_M1_NPU1.PE1_VMEM_CFG0.RESERVED0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_vmem_cfg0_RESERVED0(void* base);
void Write_Dx_m1_npu1_Pe1_vmem_cfg0_RESERVED0(void* base, uint32_t val);

/* DX_M1_NPU1.PE1_DMA_CTRL (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_dma_ctrl(void* base);
void Write_Dx_m1_npu1_Pe1_dma_ctrl(void* base, uint32_t val);
/* DX_M1_NPU1.PE1_DMA_CTRL.PE1_START_OP_EN (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_dma_ctrl_PE1_START_OP_EN(void* base);
void Write_Dx_m1_npu1_Pe1_dma_ctrl_PE1_START_OP_EN(void* base, uint32_t val);

/* DX_M1_NPU1.PE1_DMA_CTRL.PE1_DMA_CTRL_MODE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_dma_ctrl_PE1_DMA_CTRL_MODE(void* base);
void Write_Dx_m1_npu1_Pe1_dma_ctrl_PE1_DMA_CTRL_MODE(void* base, uint32_t val);

/* DX_M1_NPU1.PE1_DMA_CTRL.PE1_WEIGHT_BIT_WIDTH (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_dma_ctrl_PE1_WEIGHT_BIT_WIDTH(void* base);
void Write_Dx_m1_npu1_Pe1_dma_ctrl_PE1_WEIGHT_BIT_WIDTH(void* base, uint32_t val);

/* DX_M1_NPU1.PE1_DMA_CTRL.PE1_WEIGHT_DUMMY_MODE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_dma_ctrl_PE1_WEIGHT_DUMMY_MODE(void* base);
void Write_Dx_m1_npu1_Pe1_dma_ctrl_PE1_WEIGHT_DUMMY_MODE(void* base, uint32_t val);

/* DX_M1_NPU1.PE1_DMA_CTRL.RESERVED0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_dma_ctrl_RESERVED0(void* base);
void Write_Dx_m1_npu1_Pe1_dma_ctrl_RESERVED0(void* base, uint32_t val);

/* DX_M1_NPU1.PE1_DMA_ELEM_CFG0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_dma_elem_cfg0(void* base);
void Write_Dx_m1_npu1_Pe1_dma_elem_cfg0(void* base, uint32_t val);
/* DX_M1_NPU1.PE1_DMA_ELEM_CFG0.PE1_RD_ELEM_SIZE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_dma_elem_cfg0_PE1_RD_ELEM_SIZE(void* base);
void Write_Dx_m1_npu1_Pe1_dma_elem_cfg0_PE1_RD_ELEM_SIZE(void* base, uint32_t val);

/* DX_M1_NPU1.PE1_DMA_ELEM_CFG0.PE1_RD_ELEM_TIME (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_dma_elem_cfg0_PE1_RD_ELEM_TIME(void* base);
void Write_Dx_m1_npu1_Pe1_dma_elem_cfg0_PE1_RD_ELEM_TIME(void* base, uint32_t val);

/* DX_M1_NPU1.PE1_DMA_ELEM_CFG0.PE1_RD_ELEM_MODE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_dma_elem_cfg0_PE1_RD_ELEM_MODE(void* base);
void Write_Dx_m1_npu1_Pe1_dma_elem_cfg0_PE1_RD_ELEM_MODE(void* base, uint32_t val);

/* DX_M1_NPU1.PE1_DMA_ELEM_CFG0.PE1_RD_ELEM_EN (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_dma_elem_cfg0_PE1_RD_ELEM_EN(void* base);
void Write_Dx_m1_npu1_Pe1_dma_elem_cfg0_PE1_RD_ELEM_EN(void* base, uint32_t val);

/* DX_M1_NPU1.PE1_DMA_ELEM_CFG0.RESERVED0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_dma_elem_cfg0_RESERVED0(void* base);
void Write_Dx_m1_npu1_Pe1_dma_elem_cfg0_RESERVED0(void* base, uint32_t val);

/* DX_M1_NPU1.PE1_DMA_ELEM_CFG1 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_dma_elem_cfg1(void* base);
void Write_Dx_m1_npu1_Pe1_dma_elem_cfg1(void* base, uint32_t val);
/* DX_M1_NPU1.PE1_DMA_ELEM_CFG1.PE1_RD_ELEM_STRIDE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_dma_elem_cfg1_PE1_RD_ELEM_STRIDE(void* base);
void Write_Dx_m1_npu1_Pe1_dma_elem_cfg1_PE1_RD_ELEM_STRIDE(void* base, uint32_t val);

/* DX_M1_NPU1.PE1_DMA_ELEM_CFG2 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_dma_elem_cfg2(void* base);
void Write_Dx_m1_npu1_Pe1_dma_elem_cfg2(void* base, uint32_t val);
/* DX_M1_NPU1.PE1_DMA_ELEM_CFG2.PE1_RD_ELEM_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_dma_elem_cfg2_PE1_RD_ELEM_BASE_ADDR(void* base);
void Write_Dx_m1_npu1_Pe1_dma_elem_cfg2_PE1_RD_ELEM_BASE_ADDR(void* base, uint32_t val);

/* DX_M1_NPU1.PE1_DMA_ELEM_CFG3 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_dma_elem_cfg3(void* base);
void Write_Dx_m1_npu1_Pe1_dma_elem_cfg3(void* base, uint32_t val);
/* DX_M1_NPU1.PE1_DMA_ELEM_CFG3.PE1_WT_ELEM_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_dma_elem_cfg3_PE1_WT_ELEM_BASE_ADDR(void* base);
void Write_Dx_m1_npu1_Pe1_dma_elem_cfg3_PE1_WT_ELEM_BASE_ADDR(void* base, uint32_t val);

/* DX_M1_NPU1.PE1_DMA_W_CFG0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_dma_w_cfg0(void* base);
void Write_Dx_m1_npu1_Pe1_dma_w_cfg0(void* base, uint32_t val);
/* DX_M1_NPU1.PE1_DMA_W_CFG0.PE1_RD_W_TIME (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_dma_w_cfg0_PE1_RD_W_TIME(void* base);
void Write_Dx_m1_npu1_Pe1_dma_w_cfg0_PE1_RD_W_TIME(void* base, uint32_t val);

/* DX_M1_NPU1.PE1_DMA_W_CFG0.PE1_RD_W_MODE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_dma_w_cfg0_PE1_RD_W_MODE(void* base);
void Write_Dx_m1_npu1_Pe1_dma_w_cfg0_PE1_RD_W_MODE(void* base, uint32_t val);

/* DX_M1_NPU1.PE1_DMA_W_CFG0.PE1_RD_W_EN (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_dma_w_cfg0_PE1_RD_W_EN(void* base);
void Write_Dx_m1_npu1_Pe1_dma_w_cfg0_PE1_RD_W_EN(void* base, uint32_t val);

/* DX_M1_NPU1.PE1_DMA_W_CFG0.RESERVED0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_dma_w_cfg0_RESERVED0(void* base);
void Write_Dx_m1_npu1_Pe1_dma_w_cfg0_RESERVED0(void* base, uint32_t val);

/* DX_M1_NPU1.PE1_DMA_W_CFG1 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_dma_w_cfg1(void* base);
void Write_Dx_m1_npu1_Pe1_dma_w_cfg1(void* base, uint32_t val);
/* DX_M1_NPU1.PE1_DMA_W_CFG1.PE1_RD_W_STRIDE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_dma_w_cfg1_PE1_RD_W_STRIDE(void* base);
void Write_Dx_m1_npu1_Pe1_dma_w_cfg1_PE1_RD_W_STRIDE(void* base, uint32_t val);

/* DX_M1_NPU1.PE1_DMA_W_CFG1.PE1_RD_W_SIZE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_dma_w_cfg1_PE1_RD_W_SIZE(void* base);
void Write_Dx_m1_npu1_Pe1_dma_w_cfg1_PE1_RD_W_SIZE(void* base, uint32_t val);

/* DX_M1_NPU1.PE1_DMA_W_CFG2 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_dma_w_cfg2(void* base);
void Write_Dx_m1_npu1_Pe1_dma_w_cfg2(void* base, uint32_t val);
/* DX_M1_NPU1.PE1_DMA_W_CFG2.PE1_RD_W_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_dma_w_cfg2_PE1_RD_W_BASE_ADDR(void* base);
void Write_Dx_m1_npu1_Pe1_dma_w_cfg2_PE1_RD_W_BASE_ADDR(void* base, uint32_t val);

/* DX_M1_NPU1.PE1_DMA_W_CFG3 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_dma_w_cfg3(void* base);
void Write_Dx_m1_npu1_Pe1_dma_w_cfg3(void* base, uint32_t val);
/* DX_M1_NPU1.PE1_DMA_W_CFG3.PE1_WT_W_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_dma_w_cfg3_PE1_WT_W_BASE_ADDR(void* base);
void Write_Dx_m1_npu1_Pe1_dma_w_cfg3_PE1_WT_W_BASE_ADDR(void* base, uint32_t val);

/* DX_M1_NPU1.PE1_DMA_INF_CFG0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_dma_inf_cfg0(void* base);
void Write_Dx_m1_npu1_Pe1_dma_inf_cfg0(void* base, uint32_t val);
/* DX_M1_NPU1.PE1_DMA_INF_CFG0.PE1_RD_INF_SIZE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_dma_inf_cfg0_PE1_RD_INF_SIZE(void* base);
void Write_Dx_m1_npu1_Pe1_dma_inf_cfg0_PE1_RD_INF_SIZE(void* base, uint32_t val);

/* DX_M1_NPU1.PE1_DMA_INF_CFG0.PE1_RD_INF_TIME (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_dma_inf_cfg0_PE1_RD_INF_TIME(void* base);
void Write_Dx_m1_npu1_Pe1_dma_inf_cfg0_PE1_RD_INF_TIME(void* base, uint32_t val);

/* DX_M1_NPU1.PE1_DMA_INF_CFG0.PE1_RD_INF_MODE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_dma_inf_cfg0_PE1_RD_INF_MODE(void* base);
void Write_Dx_m1_npu1_Pe1_dma_inf_cfg0_PE1_RD_INF_MODE(void* base, uint32_t val);

/* DX_M1_NPU1.PE1_DMA_INF_CFG0.PE1_RD_INF_EN (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_dma_inf_cfg0_PE1_RD_INF_EN(void* base);
void Write_Dx_m1_npu1_Pe1_dma_inf_cfg0_PE1_RD_INF_EN(void* base, uint32_t val);

/* DX_M1_NPU1.PE1_DMA_INF_CFG0.RESERVED0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_dma_inf_cfg0_RESERVED0(void* base);
void Write_Dx_m1_npu1_Pe1_dma_inf_cfg0_RESERVED0(void* base, uint32_t val);

/* DX_M1_NPU1.PE1_DMA_INF_CFG1 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_dma_inf_cfg1(void* base);
void Write_Dx_m1_npu1_Pe1_dma_inf_cfg1(void* base, uint32_t val);
/* DX_M1_NPU1.PE1_DMA_INF_CFG1.PE1_RD_INF_STRIDE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_dma_inf_cfg1_PE1_RD_INF_STRIDE(void* base);
void Write_Dx_m1_npu1_Pe1_dma_inf_cfg1_PE1_RD_INF_STRIDE(void* base, uint32_t val);

/* DX_M1_NPU1.PE1_DMA_INF_CFG2 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_dma_inf_cfg2(void* base);
void Write_Dx_m1_npu1_Pe1_dma_inf_cfg2(void* base, uint32_t val);
/* DX_M1_NPU1.PE1_DMA_INF_CFG2.PE1_RD_INF_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_dma_inf_cfg2_PE1_RD_INF_BASE_ADDR(void* base);
void Write_Dx_m1_npu1_Pe1_dma_inf_cfg2_PE1_RD_INF_BASE_ADDR(void* base, uint32_t val);

/* DX_M1_NPU1.PE1_DMA_INF_CFG3 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_dma_inf_cfg3(void* base);
void Write_Dx_m1_npu1_Pe1_dma_inf_cfg3(void* base, uint32_t val);
/* DX_M1_NPU1.PE1_DMA_INF_CFG3.PE1_WT_INF_STRIDE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_dma_inf_cfg3_PE1_WT_INF_STRIDE(void* base);
void Write_Dx_m1_npu1_Pe1_dma_inf_cfg3_PE1_WT_INF_STRIDE(void* base, uint32_t val);

/* DX_M1_NPU1.PE1_DMA_INF_CFG4 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_dma_inf_cfg4(void* base);
void Write_Dx_m1_npu1_Pe1_dma_inf_cfg4(void* base, uint32_t val);
/* DX_M1_NPU1.PE1_DMA_INF_CFG4.PE1_WT_INF_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_dma_inf_cfg4_PE1_WT_INF_BASE_ADDR(void* base);
void Write_Dx_m1_npu1_Pe1_dma_inf_cfg4_PE1_WT_INF_BASE_ADDR(void* base, uint32_t val);

/* DX_M1_NPU1.PE1_DMA_OUTF_CFG0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_dma_outf_cfg0(void* base);
void Write_Dx_m1_npu1_Pe1_dma_outf_cfg0(void* base, uint32_t val);
/* DX_M1_NPU1.PE1_DMA_OUTF_CFG0.PE1_WT_OUTF_SIZE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_dma_outf_cfg0_PE1_WT_OUTF_SIZE(void* base);
void Write_Dx_m1_npu1_Pe1_dma_outf_cfg0_PE1_WT_OUTF_SIZE(void* base, uint32_t val);

/* DX_M1_NPU1.PE1_DMA_OUTF_CFG0.PE1_WT_OUTF_TIME (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_dma_outf_cfg0_PE1_WT_OUTF_TIME(void* base);
void Write_Dx_m1_npu1_Pe1_dma_outf_cfg0_PE1_WT_OUTF_TIME(void* base, uint32_t val);

/* DX_M1_NPU1.PE1_DMA_OUTF_CFG0.RESERVED1 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_dma_outf_cfg0_RESERVED1(void* base);
void Write_Dx_m1_npu1_Pe1_dma_outf_cfg0_RESERVED1(void* base, uint32_t val);

/* DX_M1_NPU1.PE1_DMA_OUTF_CFG0.PE1_WT_OUTF_EN (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_dma_outf_cfg0_PE1_WT_OUTF_EN(void* base);
void Write_Dx_m1_npu1_Pe1_dma_outf_cfg0_PE1_WT_OUTF_EN(void* base, uint32_t val);

/* DX_M1_NPU1.PE1_DMA_OUTF_CFG0.RESERVED0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_dma_outf_cfg0_RESERVED0(void* base);
void Write_Dx_m1_npu1_Pe1_dma_outf_cfg0_RESERVED0(void* base, uint32_t val);

/* DX_M1_NPU1.PE1_DMA_OUTF_CFG1 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_dma_outf_cfg1(void* base);
void Write_Dx_m1_npu1_Pe1_dma_outf_cfg1(void* base, uint32_t val);
/* DX_M1_NPU1.PE1_DMA_OUTF_CFG1.PE1_WT_OUTF_STRIDE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_dma_outf_cfg1_PE1_WT_OUTF_STRIDE(void* base);
void Write_Dx_m1_npu1_Pe1_dma_outf_cfg1_PE1_WT_OUTF_STRIDE(void* base, uint32_t val);

/* DX_M1_NPU1.PE1_DMA_OUTF_CFG2 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_dma_outf_cfg2(void* base);
void Write_Dx_m1_npu1_Pe1_dma_outf_cfg2(void* base, uint32_t val);
/* DX_M1_NPU1.PE1_DMA_OUTF_CFG2.PE1_WT_OUTF_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_dma_outf_cfg2_PE1_WT_OUTF_BASE_ADDR(void* base);
void Write_Dx_m1_npu1_Pe1_dma_outf_cfg2_PE1_WT_OUTF_BASE_ADDR(void* base, uint32_t val);

/* DX_M1_NPU1.PE1_DMA_OUTF_CFG3 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_dma_outf_cfg3(void* base);
void Write_Dx_m1_npu1_Pe1_dma_outf_cfg3(void* base, uint32_t val);
/* DX_M1_NPU1.PE1_DMA_OUTF_CFG3.PE1_RD_OUTF_STRIDE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_dma_outf_cfg3_PE1_RD_OUTF_STRIDE(void* base);
void Write_Dx_m1_npu1_Pe1_dma_outf_cfg3_PE1_RD_OUTF_STRIDE(void* base, uint32_t val);

/* DX_M1_NPU1.PE1_DMA_OUTF_CFG4 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_dma_outf_cfg4(void* base);
void Write_Dx_m1_npu1_Pe1_dma_outf_cfg4(void* base, uint32_t val);
/* DX_M1_NPU1.PE1_DMA_OUTF_CFG4.PE1_RD_OUTF_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_dma_outf_cfg4_PE1_RD_OUTF_BASE_ADDR(void* base);
void Write_Dx_m1_npu1_Pe1_dma_outf_cfg4_PE1_RD_OUTF_BASE_ADDR(void* base, uint32_t val);

/* DX_M1_NPU1.PE2_IP0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_ip0(void* base);
void Write_Dx_m1_npu1_Pe2_ip0(void* base, uint32_t val);
/* DX_M1_NPU1.PE2_IP0.RESERVED0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_ip0_RESERVED0(void* base);
void Write_Dx_m1_npu1_Pe2_ip0_RESERVED0(void* base, uint32_t val);

/* DX_M1_NPU1.PE2_IP0.PE2_FMT_CH_MODE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_ip0_PE2_FMT_CH_MODE(void* base);
void Write_Dx_m1_npu1_Pe2_ip0_PE2_FMT_CH_MODE(void* base, uint32_t val);

/* DX_M1_NPU1.PE2_IP0.PE2_RF_ADDR_GEN_MAX_NUM (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_ip0_PE2_RF_ADDR_GEN_MAX_NUM(void* base);
void Write_Dx_m1_npu1_Pe2_ip0_PE2_RF_ADDR_GEN_MAX_NUM(void* base, uint32_t val);

/* DX_M1_NPU1.PE2_IP0.PE2_FMT_ENABLE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_ip0_PE2_FMT_ENABLE(void* base);
void Write_Dx_m1_npu1_Pe2_ip0_PE2_FMT_ENABLE(void* base, uint32_t val);

/* DX_M1_NPU1.PE2_IP0.PE2_IMG2COL_EN (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_ip0_PE2_IMG2COL_EN(void* base);
void Write_Dx_m1_npu1_Pe2_ip0_PE2_IMG2COL_EN(void* base, uint32_t val);

/* DX_M1_NPU1.PE2_IP1 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_ip1(void* base);
void Write_Dx_m1_npu1_Pe2_ip1(void* base, uint32_t val);
/* DX_M1_NPU1.PE2_IP1.PE2_IMG2COL_WRITE_FEATURE_BASE_ADDR_0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_ip1_PE2_IMG2COL_WRITE_FEATURE_BASE_ADDR_0(void* base);
void Write_Dx_m1_npu1_Pe2_ip1_PE2_IMG2COL_WRITE_FEATURE_BASE_ADDR_0(void* base, uint32_t val);

/* DX_M1_NPU1.PE2_IP1.PE2_IMG2COL_HEIGHT_MAX (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_ip1_PE2_IMG2COL_HEIGHT_MAX(void* base);
void Write_Dx_m1_npu1_Pe2_ip1_PE2_IMG2COL_HEIGHT_MAX(void* base, uint32_t val);

/* DX_M1_NPU1.PE2_IP2 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_ip2(void* base);
void Write_Dx_m1_npu1_Pe2_ip2(void* base, uint32_t val);
/* DX_M1_NPU1.PE2_IP2.PE2_IMG2COL_WRITE_FEATURE_BASE_ADDR_2 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_ip2_PE2_IMG2COL_WRITE_FEATURE_BASE_ADDR_2(void* base);
void Write_Dx_m1_npu1_Pe2_ip2_PE2_IMG2COL_WRITE_FEATURE_BASE_ADDR_2(void* base, uint32_t val);

/* DX_M1_NPU1.PE2_IP2.PE2_IMG2COL_WRITE_FEATURE_BASE_ADDR_1 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_ip2_PE2_IMG2COL_WRITE_FEATURE_BASE_ADDR_1(void* base);
void Write_Dx_m1_npu1_Pe2_ip2_PE2_IMG2COL_WRITE_FEATURE_BASE_ADDR_1(void* base, uint32_t val);

/* DX_M1_NPU1.PE2_IP3 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_ip3(void* base);
void Write_Dx_m1_npu1_Pe2_ip3(void* base, uint32_t val);
/* DX_M1_NPU1.PE2_IP3.PE2_FMT_FIRST_LINE_OPT (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_ip3_PE2_FMT_FIRST_LINE_OPT(void* base);
void Write_Dx_m1_npu1_Pe2_ip3_PE2_FMT_FIRST_LINE_OPT(void* base, uint32_t val);

/* DX_M1_NPU1.PE2_IP3.PE2_FMT_FIRST_VALID_NUM (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_ip3_PE2_FMT_FIRST_VALID_NUM(void* base);
void Write_Dx_m1_npu1_Pe2_ip3_PE2_FMT_FIRST_VALID_NUM(void* base, uint32_t val);

/* DX_M1_NPU1.PE2_IP3.PE2_IMG2COL_WIDTH_MAX (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_ip3_PE2_IMG2COL_WIDTH_MAX(void* base);
void Write_Dx_m1_npu1_Pe2_ip3_PE2_IMG2COL_WIDTH_MAX(void* base, uint32_t val);

/* DX_M1_NPU1.PE2_IP3.PE2_IMG2COL_LAST_VALID_BYTE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_ip3_PE2_IMG2COL_LAST_VALID_BYTE(void* base);
void Write_Dx_m1_npu1_Pe2_ip3_PE2_IMG2COL_LAST_VALID_BYTE(void* base, uint32_t val);

/* DX_M1_NPU1.PE2_IP4 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_ip4(void* base);
void Write_Dx_m1_npu1_Pe2_ip4(void* base, uint32_t val);
/* DX_M1_NPU1.PE2_IP4.PE2_FMT_READ_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_ip4_PE2_FMT_READ_BASE_ADDR(void* base);
void Write_Dx_m1_npu1_Pe2_ip4_PE2_FMT_READ_BASE_ADDR(void* base, uint32_t val);

/* DX_M1_NPU1.PE2_ADDR_GEN0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_addr_gen0(void* base);
void Write_Dx_m1_npu1_Pe2_addr_gen0(void* base, uint32_t val);
/* DX_M1_NPU1.PE2_ADDR_GEN0.PE2_DEFAULT_F_ADDR_GEN_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_addr_gen0_PE2_DEFAULT_F_ADDR_GEN_BASE_ADDR(void* base);
void Write_Dx_m1_npu1_Pe2_addr_gen0_PE2_DEFAULT_F_ADDR_GEN_BASE_ADDR(void* base, uint32_t val);

/* DX_M1_NPU1.PE2_ADDR_GEN1 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_addr_gen1(void* base);
void Write_Dx_m1_npu1_Pe2_addr_gen1(void* base, uint32_t val);
/* DX_M1_NPU1.PE2_ADDR_GEN1.PE2_IMG2COL_RQST_NUM (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_addr_gen1_PE2_IMG2COL_RQST_NUM(void* base);
void Write_Dx_m1_npu1_Pe2_addr_gen1_PE2_IMG2COL_RQST_NUM(void* base, uint32_t val);

/* DX_M1_NPU1.PE2_ADDR_GEN1.RESERVED0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_addr_gen1_RESERVED0(void* base);
void Write_Dx_m1_npu1_Pe2_addr_gen1_RESERVED0(void* base, uint32_t val);

/* DX_M1_NPU1.PE2_ADDR_GEN1.PE2_DEFAULT_F_ADDR_GEN_CNT_MAX_NUM (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_addr_gen1_PE2_DEFAULT_F_ADDR_GEN_CNT_MAX_NUM(void* base);
void Write_Dx_m1_npu1_Pe2_addr_gen1_PE2_DEFAULT_F_ADDR_GEN_CNT_MAX_NUM(void* base, uint32_t val);

/* DX_M1_NPU1.PE2_ADDR_GEN2 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_addr_gen2(void* base);
void Write_Dx_m1_npu1_Pe2_addr_gen2(void* base, uint32_t val);
/* DX_M1_NPU1.PE2_ADDR_GEN2.PE2_MUL_ADDR_GEN_MODE_OFFSET (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_addr_gen2_PE2_MUL_ADDR_GEN_MODE_OFFSET(void* base);
void Write_Dx_m1_npu1_Pe2_addr_gen2_PE2_MUL_ADDR_GEN_MODE_OFFSET(void* base, uint32_t val);

/* DX_M1_NPU1.PE2_ADDR_GEN2.PE2_MUL_ADDR_GEN_MODE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_addr_gen2_PE2_MUL_ADDR_GEN_MODE(void* base);
void Write_Dx_m1_npu1_Pe2_addr_gen2_PE2_MUL_ADDR_GEN_MODE(void* base, uint32_t val);

/* DX_M1_NPU1.PE2_ADDR_GEN2.PE2_MUL_ADDR_GEN_MODE2_MAX_NUM (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_addr_gen2_PE2_MUL_ADDR_GEN_MODE2_MAX_NUM(void* base);
void Write_Dx_m1_npu1_Pe2_addr_gen2_PE2_MUL_ADDR_GEN_MODE2_MAX_NUM(void* base, uint32_t val);

/* DX_M1_NPU1.PE2_ADDR_GEN3 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_addr_gen3(void* base);
void Write_Dx_m1_npu1_Pe2_addr_gen3(void* base, uint32_t val);
/* DX_M1_NPU1.PE2_ADDR_GEN3.PE2_ADD_ADDR_GEN_MODE_OFFSET (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_addr_gen3_PE2_ADD_ADDR_GEN_MODE_OFFSET(void* base);
void Write_Dx_m1_npu1_Pe2_addr_gen3_PE2_ADD_ADDR_GEN_MODE_OFFSET(void* base, uint32_t val);

/* DX_M1_NPU1.PE2_ADDR_GEN3.PE2_ADD_ADDR_GEN_MODE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_addr_gen3_PE2_ADD_ADDR_GEN_MODE(void* base);
void Write_Dx_m1_npu1_Pe2_addr_gen3_PE2_ADD_ADDR_GEN_MODE(void* base, uint32_t val);

/* DX_M1_NPU1.PE2_ADDR_GEN3.PE2_ADD_ADDR_GEN_MODE2_MAX_NUM (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_addr_gen3_PE2_ADD_ADDR_GEN_MODE2_MAX_NUM(void* base);
void Write_Dx_m1_npu1_Pe2_addr_gen3_PE2_ADD_ADDR_GEN_MODE2_MAX_NUM(void* base, uint32_t val);

/* DX_M1_NPU1.PE2_CTRL (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_ctrl(void* base);
void Write_Dx_m1_npu1_Pe2_ctrl(void* base, uint32_t val);
/* DX_M1_NPU1.PE2_CTRL.PE2_CONV_TYPE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_ctrl_PE2_CONV_TYPE(void* base);
void Write_Dx_m1_npu1_Pe2_ctrl_PE2_CONV_TYPE(void* base, uint32_t val);

/* DX_M1_NPU1.PE2_CTRL.PE2_CONV_EN (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_ctrl_PE2_CONV_EN(void* base);
void Write_Dx_m1_npu1_Pe2_ctrl_PE2_CONV_EN(void* base, uint32_t val);

/* DX_M1_NPU1.PE2_CTRL.RESERVED0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_ctrl_RESERVED0(void* base);
void Write_Dx_m1_npu1_Pe2_ctrl_RESERVED0(void* base, uint32_t val);

/* DX_M1_NPU1.PE2_CTRL.PE2_SYSTOLIC_DEPTH (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_ctrl_PE2_SYSTOLIC_DEPTH(void* base);
void Write_Dx_m1_npu1_Pe2_ctrl_PE2_SYSTOLIC_DEPTH(void* base, uint32_t val);

/* DX_M1_NPU1.PE2_CTRL.PE2_SYSTOLIC_EN (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_ctrl_PE2_SYSTOLIC_EN(void* base);
void Write_Dx_m1_npu1_Pe2_ctrl_PE2_SYSTOLIC_EN(void* base, uint32_t val);

/* DX_M1_NPU1.PE2_CTRL.PE2_SFUIN_VALID_NUM (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_ctrl_PE2_SFUIN_VALID_NUM(void* base);
void Write_Dx_m1_npu1_Pe2_ctrl_PE2_SFUIN_VALID_NUM(void* base, uint32_t val);

/* DX_M1_NPU1.PE2_CFG0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_cfg0(void* base);
void Write_Dx_m1_npu1_Pe2_cfg0(void* base, uint32_t val);
/* DX_M1_NPU1.PE2_CFG0.PE2_LAST_CONV_NUM (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_cfg0_PE2_LAST_CONV_NUM(void* base);
void Write_Dx_m1_npu1_Pe2_cfg0_PE2_LAST_CONV_NUM(void* base, uint32_t val);

/* DX_M1_NPU1.PE2_CFG0.PE2_LAST_CONV_MOD (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_cfg0_PE2_LAST_CONV_MOD(void* base);
void Write_Dx_m1_npu1_Pe2_cfg0_PE2_LAST_CONV_MOD(void* base, uint32_t val);

/* DX_M1_NPU1.PE2_CFG1 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_cfg1(void* base);
void Write_Dx_m1_npu1_Pe2_cfg1(void* base, uint32_t val);
/* DX_M1_NPU1.PE2_CFG1.PE2_OFEATURE_CHANNEL (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_cfg1_PE2_OFEATURE_CHANNEL(void* base);
void Write_Dx_m1_npu1_Pe2_cfg1_PE2_OFEATURE_CHANNEL(void* base, uint32_t val);

/* DX_M1_NPU1.PE2_CFG1.PE2_OFEATURE_NUMBER (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_cfg1_PE2_OFEATURE_NUMBER(void* base);
void Write_Dx_m1_npu1_Pe2_cfg1_PE2_OFEATURE_NUMBER(void* base, uint32_t val);

/* DX_M1_NPU1.PE2_CFG2 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_cfg2(void* base);
void Write_Dx_m1_npu1_Pe2_cfg2(void* base, uint32_t val);
/* DX_M1_NPU1.PE2_CFG2.PE2_OFEATURE_WIDTH (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_cfg2_PE2_OFEATURE_WIDTH(void* base);
void Write_Dx_m1_npu1_Pe2_cfg2_PE2_OFEATURE_WIDTH(void* base, uint32_t val);

/* DX_M1_NPU1.PE2_CFG2.PE2_OFEATURE_HEIGHT (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_cfg2_PE2_OFEATURE_HEIGHT(void* base);
void Write_Dx_m1_npu1_Pe2_cfg2_PE2_OFEATURE_HEIGHT(void* base, uint32_t val);

/* DX_M1_NPU1.PE2_CFG3 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_cfg3(void* base);
void Write_Dx_m1_npu1_Pe2_cfg3(void* base, uint32_t val);
/* DX_M1_NPU1.PE2_CFG3.PE2_OFEATURE_SIZE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_cfg3_PE2_OFEATURE_SIZE(void* base);
void Write_Dx_m1_npu1_Pe2_cfg3_PE2_OFEATURE_SIZE(void* base, uint32_t val);

/* DX_M1_NPU1.PE2_CFG4 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_cfg4(void* base);
void Write_Dx_m1_npu1_Pe2_cfg4(void* base, uint32_t val);
/* DX_M1_NPU1.PE2_CFG4.PE2_FEATURE_HEIGHT (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_cfg4_PE2_FEATURE_HEIGHT(void* base);
void Write_Dx_m1_npu1_Pe2_cfg4_PE2_FEATURE_HEIGHT(void* base, uint32_t val);

/* DX_M1_NPU1.PE2_CFG4.PE2_FEATURE_CHANNEL (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_cfg4_PE2_FEATURE_CHANNEL(void* base);
void Write_Dx_m1_npu1_Pe2_cfg4_PE2_FEATURE_CHANNEL(void* base, uint32_t val);

/* DX_M1_NPU1.PE2_CFG5 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_cfg5(void* base);
void Write_Dx_m1_npu1_Pe2_cfg5(void* base, uint32_t val);
/* DX_M1_NPU1.PE2_CFG5.PE2_FILTER_NUMBER (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_cfg5_PE2_FILTER_NUMBER(void* base);
void Write_Dx_m1_npu1_Pe2_cfg5_PE2_FILTER_NUMBER(void* base, uint32_t val);

/* DX_M1_NPU1.PE2_CFG5.PE2_FEATURE_WIDTH (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_cfg5_PE2_FEATURE_WIDTH(void* base);
void Write_Dx_m1_npu1_Pe2_cfg5_PE2_FEATURE_WIDTH(void* base, uint32_t val);

/* DX_M1_NPU1.PE2_CFG6 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_cfg6(void* base);
void Write_Dx_m1_npu1_Pe2_cfg6(void* base, uint32_t val);
/* DX_M1_NPU1.PE2_CFG6.RESERVED0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_cfg6_RESERVED0(void* base);
void Write_Dx_m1_npu1_Pe2_cfg6_RESERVED0(void* base, uint32_t val);

/* DX_M1_NPU1.PE2_CFG6.PE2_FILTER_WIDTH (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_cfg6_PE2_FILTER_WIDTH(void* base);
void Write_Dx_m1_npu1_Pe2_cfg6_PE2_FILTER_WIDTH(void* base, uint32_t val);

/* DX_M1_NPU1.PE2_CFG6.PE2_FILTER_HEIGHT (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_cfg6_PE2_FILTER_HEIGHT(void* base);
void Write_Dx_m1_npu1_Pe2_cfg6_PE2_FILTER_HEIGHT(void* base, uint32_t val);

/* DX_M1_NPU1.PE2_CFG6.PE2_FILTER_CHANNEL (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_cfg6_PE2_FILTER_CHANNEL(void* base);
void Write_Dx_m1_npu1_Pe2_cfg6_PE2_FILTER_CHANNEL(void* base, uint32_t val);

/* DX_M1_NPU1.PE2_CFG7 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_cfg7(void* base);
void Write_Dx_m1_npu1_Pe2_cfg7(void* base, uint32_t val);
/* DX_M1_NPU1.PE2_CFG7.PE2_PAD_TOP_SIZE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_cfg7_PE2_PAD_TOP_SIZE(void* base);
void Write_Dx_m1_npu1_Pe2_cfg7_PE2_PAD_TOP_SIZE(void* base, uint32_t val);

/* DX_M1_NPU1.PE2_CFG7.PE2_PAD_BOTTOM_SIZE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_cfg7_PE2_PAD_BOTTOM_SIZE(void* base);
void Write_Dx_m1_npu1_Pe2_cfg7_PE2_PAD_BOTTOM_SIZE(void* base, uint32_t val);

/* DX_M1_NPU1.PE2_CFG7.PE2_PAD_LEFT_SIZE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_cfg7_PE2_PAD_LEFT_SIZE(void* base);
void Write_Dx_m1_npu1_Pe2_cfg7_PE2_PAD_LEFT_SIZE(void* base, uint32_t val);

/* DX_M1_NPU1.PE2_CFG7.PE2_PAD_RIGHT_SIZE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_cfg7_PE2_PAD_RIGHT_SIZE(void* base);
void Write_Dx_m1_npu1_Pe2_cfg7_PE2_PAD_RIGHT_SIZE(void* base, uint32_t val);

/* DX_M1_NPU1.PE2_CFG7.PE2_PAD_VALUE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_cfg7_PE2_PAD_VALUE(void* base);
void Write_Dx_m1_npu1_Pe2_cfg7_PE2_PAD_VALUE(void* base, uint32_t val);

/* DX_M1_NPU1.PE2_CFG8 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_cfg8(void* base);
void Write_Dx_m1_npu1_Pe2_cfg8(void* base, uint32_t val);
/* DX_M1_NPU1.PE2_CFG8.PE2_STRIDE_X (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_cfg8_PE2_STRIDE_X(void* base);
void Write_Dx_m1_npu1_Pe2_cfg8_PE2_STRIDE_X(void* base, uint32_t val);

/* DX_M1_NPU1.PE2_CFG8.PE2_STRIDE_Y (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_cfg8_PE2_STRIDE_Y(void* base);
void Write_Dx_m1_npu1_Pe2_cfg8_PE2_STRIDE_Y(void* base, uint32_t val);

/* DX_M1_NPU1.PE2_CFG8.RESERVED0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_cfg8_RESERVED0(void* base);
void Write_Dx_m1_npu1_Pe2_cfg8_RESERVED0(void* base, uint32_t val);

/* DX_M1_NPU1.PE2_CFG8.PE2_CHANNEL_OFFSET (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_cfg8_PE2_CHANNEL_OFFSET(void* base);
void Write_Dx_m1_npu1_Pe2_cfg8_PE2_CHANNEL_OFFSET(void* base, uint32_t val);

/* DX_M1_NPU1.PE2_CFG9 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_cfg9(void* base);
void Write_Dx_m1_npu1_Pe2_cfg9(void* base, uint32_t val);
/* DX_M1_NPU1.PE2_CFG9.PE2_ELEM_CHANNEL_OFFSET (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_cfg9_PE2_ELEM_CHANNEL_OFFSET(void* base);
void Write_Dx_m1_npu1_Pe2_cfg9_PE2_ELEM_CHANNEL_OFFSET(void* base, uint32_t val);

/* DX_M1_NPU1.PE2_CFG9.PE2_DILATION_X (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_cfg9_PE2_DILATION_X(void* base);
void Write_Dx_m1_npu1_Pe2_cfg9_PE2_DILATION_X(void* base, uint32_t val);

/* DX_M1_NPU1.PE2_CFG9.PE2_DILATION_Y (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_cfg9_PE2_DILATION_Y(void* base);
void Write_Dx_m1_npu1_Pe2_cfg9_PE2_DILATION_Y(void* base, uint32_t val);

/* DX_M1_NPU1.PE2_CFG9.RESERVED0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_cfg9_RESERVED0(void* base);
void Write_Dx_m1_npu1_Pe2_cfg9_RESERVED0(void* base, uint32_t val);

/* DX_M1_NPU1.PE2_CFG10 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_cfg10(void* base);
void Write_Dx_m1_npu1_Pe2_cfg10(void* base, uint32_t val);
/* DX_M1_NPU1.PE2_CFG10.PE2_READ_FEATURE_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_cfg10_PE2_READ_FEATURE_BASE_ADDR(void* base);
void Write_Dx_m1_npu1_Pe2_cfg10_PE2_READ_FEATURE_BASE_ADDR(void* base, uint32_t val);

/* DX_M1_NPU1.PE2_CFG11 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_cfg11(void* base);
void Write_Dx_m1_npu1_Pe2_cfg11(void* base, uint32_t val);
/* DX_M1_NPU1.PE2_CFG11.PE2_WRITE_FEATURE_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_cfg11_PE2_WRITE_FEATURE_BASE_ADDR(void* base);
void Write_Dx_m1_npu1_Pe2_cfg11_PE2_WRITE_FEATURE_BASE_ADDR(void* base, uint32_t val);

/* DX_M1_NPU1.PE2_CFG12 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_cfg12(void* base);
void Write_Dx_m1_npu1_Pe2_cfg12(void* base, uint32_t val);
/* DX_M1_NPU1.PE2_CFG12.PE2_READ_WEIGHT_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_cfg12_PE2_READ_WEIGHT_BASE_ADDR(void* base);
void Write_Dx_m1_npu1_Pe2_cfg12_PE2_READ_WEIGHT_BASE_ADDR(void* base, uint32_t val);

/* DX_M1_NPU1.PE2_CFG13 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_cfg13(void* base);
void Write_Dx_m1_npu1_Pe2_cfg13(void* base, uint32_t val);
/* DX_M1_NPU1.PE2_CFG13.PE2_ELEM_READ_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_cfg13_PE2_ELEM_READ_BASE_ADDR(void* base);
void Write_Dx_m1_npu1_Pe2_cfg13_PE2_ELEM_READ_BASE_ADDR(void* base, uint32_t val);

/* DX_M1_NPU1.PE2_CFG14 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_cfg14(void* base);
void Write_Dx_m1_npu1_Pe2_cfg14(void* base, uint32_t val);
/* DX_M1_NPU1.PE2_CFG14.PE2_MUL_ADDR_GEN_READ_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_cfg14_PE2_MUL_ADDR_GEN_READ_BASE_ADDR(void* base);
void Write_Dx_m1_npu1_Pe2_cfg14_PE2_MUL_ADDR_GEN_READ_BASE_ADDR(void* base, uint32_t val);

/* DX_M1_NPU1.PE2_CFG15 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_cfg15(void* base);
void Write_Dx_m1_npu1_Pe2_cfg15(void* base, uint32_t val);
/* DX_M1_NPU1.PE2_CFG15.PE2_ADD_ADDR_GEN_READ_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_cfg15_PE2_ADD_ADDR_GEN_READ_BASE_ADDR(void* base);
void Write_Dx_m1_npu1_Pe2_cfg15_PE2_ADD_ADDR_GEN_READ_BASE_ADDR(void* base, uint32_t val);

/* DX_M1_NPU1.PE2_CFG16 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_cfg16(void* base);
void Write_Dx_m1_npu1_Pe2_cfg16(void* base, uint32_t val);
/* DX_M1_NPU1.PE2_CFG16.PE2_SKIP_MUL_ADDR_GEN_READ_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_cfg16_PE2_SKIP_MUL_ADDR_GEN_READ_BASE_ADDR(void* base);
void Write_Dx_m1_npu1_Pe2_cfg16_PE2_SKIP_MUL_ADDR_GEN_READ_BASE_ADDR(void* base, uint32_t val);

/* DX_M1_NPU1.PE2_CFG17 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_cfg17(void* base);
void Write_Dx_m1_npu1_Pe2_cfg17(void* base, uint32_t val);
/* DX_M1_NPU1.PE2_CFG17.PE2_SKIP_ADD_ADDR_GEN_READ_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_cfg17_PE2_SKIP_ADD_ADDR_GEN_READ_BASE_ADDR(void* base);
void Write_Dx_m1_npu1_Pe2_cfg17_PE2_SKIP_ADD_ADDR_GEN_READ_BASE_ADDR(void* base, uint32_t val);

/* DX_M1_NPU1.PE2_CFG18 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_cfg18(void* base);
void Write_Dx_m1_npu1_Pe2_cfg18(void* base, uint32_t val);
/* DX_M1_NPU1.PE2_CFG18.PE2_SE_ADDR_GEN_READ_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_cfg18_PE2_SE_ADDR_GEN_READ_BASE_ADDR(void* base);
void Write_Dx_m1_npu1_Pe2_cfg18_PE2_SE_ADDR_GEN_READ_BASE_ADDR(void* base, uint32_t val);

/* DX_M1_NPU1.PE2_CFG19 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_cfg19(void* base);
void Write_Dx_m1_npu1_Pe2_cfg19(void* base, uint32_t val);
/* DX_M1_NPU1.PE2_CFG19.PE2_GENERAL_ADDR_GEN_READ_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_cfg19_PE2_GENERAL_ADDR_GEN_READ_BASE_ADDR(void* base);
void Write_Dx_m1_npu1_Pe2_cfg19_PE2_GENERAL_ADDR_GEN_READ_BASE_ADDR(void* base, uint32_t val);

/* DX_M1_NPU1.PE2_CFG20 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_cfg20(void* base);
void Write_Dx_m1_npu1_Pe2_cfg20(void* base, uint32_t val);
/* DX_M1_NPU1.PE2_CFG20.PE2_WF_ADDR_MODE1_LINE_SIZE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_cfg20_PE2_WF_ADDR_MODE1_LINE_SIZE(void* base);
void Write_Dx_m1_npu1_Pe2_cfg20_PE2_WF_ADDR_MODE1_LINE_SIZE(void* base, uint32_t val);

/* DX_M1_NPU1.PE2_CFG20.PE2_IMG2COL_LINE_OFFSET (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_cfg20_PE2_IMG2COL_LINE_OFFSET(void* base);
void Write_Dx_m1_npu1_Pe2_cfg20_PE2_IMG2COL_LINE_OFFSET(void* base, uint32_t val);

/* DX_M1_NPU1.PE2_CFG20.RESERVED0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_cfg20_RESERVED0(void* base);
void Write_Dx_m1_npu1_Pe2_cfg20_RESERVED0(void* base, uint32_t val);

/* DX_M1_NPU1.PE2_CFG20.PE2_WF_ADDR_GEN_MODE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_cfg20_PE2_WF_ADDR_GEN_MODE(void* base);
void Write_Dx_m1_npu1_Pe2_cfg20_PE2_WF_ADDR_GEN_MODE(void* base, uint32_t val);

/* DX_M1_NPU1.PE2_CFG21 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_cfg21(void* base);
void Write_Dx_m1_npu1_Pe2_cfg21(void* base, uint32_t val);
/* DX_M1_NPU1.PE2_CFG21.PE2_WF_ADDR_MODE1_LINE_STRIDE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_cfg21_PE2_WF_ADDR_MODE1_LINE_STRIDE(void* base);
void Write_Dx_m1_npu1_Pe2_cfg21_PE2_WF_ADDR_MODE1_LINE_STRIDE(void* base, uint32_t val);

/* DX_M1_NPU1.PE2_CFG22 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_cfg22(void* base);
void Write_Dx_m1_npu1_Pe2_cfg22(void* base, uint32_t val);
/* DX_M1_NPU1.PE2_CFG22.PE2_WF_ADDR_SURFACE_SIZE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_cfg22_PE2_WF_ADDR_SURFACE_SIZE(void* base);
void Write_Dx_m1_npu1_Pe2_cfg22_PE2_WF_ADDR_SURFACE_SIZE(void* base, uint32_t val);

/* DX_M1_NPU1.PE2_CFG23 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_cfg23(void* base);
void Write_Dx_m1_npu1_Pe2_cfg23(void* base, uint32_t val);
/* DX_M1_NPU1.PE2_CFG23.PE2_WF_WRITE_CNT (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_cfg23_PE2_WF_WRITE_CNT(void* base);
void Write_Dx_m1_npu1_Pe2_cfg23_PE2_WF_WRITE_CNT(void* base, uint32_t val);

/* DX_M1_NPU1.PE2_CFG23.PE2_WF_ADDR_SURFACE_STRIDE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_cfg23_PE2_WF_ADDR_SURFACE_STRIDE(void* base);
void Write_Dx_m1_npu1_Pe2_cfg23_PE2_WF_ADDR_SURFACE_STRIDE(void* base, uint32_t val);

/* DX_M1_NPU1.PE2_CFG24 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_cfg24(void* base);
void Write_Dx_m1_npu1_Pe2_cfg24(void* base, uint32_t val);
/* DX_M1_NPU1.PE2_CFG24.PE2_WF_SRC1_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_cfg24_PE2_WF_SRC1_BASE_ADDR(void* base);
void Write_Dx_m1_npu1_Pe2_cfg24_PE2_WF_SRC1_BASE_ADDR(void* base, uint32_t val);

/* DX_M1_NPU1.PE2_CFG25 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_cfg25(void* base);
void Write_Dx_m1_npu1_Pe2_cfg25(void* base, uint32_t val);
/* DX_M1_NPU1.PE2_CFG25.PE2_SFU_OUT_DATA_VALID_NUM (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_cfg25_PE2_SFU_OUT_DATA_VALID_NUM(void* base);
void Write_Dx_m1_npu1_Pe2_cfg25_PE2_SFU_OUT_DATA_VALID_NUM(void* base, uint32_t val);

/* DX_M1_NPU1.PE2_CFG25.RESERVED1 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_cfg25_RESERVED1(void* base);
void Write_Dx_m1_npu1_Pe2_cfg25_RESERVED1(void* base, uint32_t val);

/* DX_M1_NPU1.PE2_CFG25.PE2_ST_ADDR_GEN_SHIFT_LEN (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_cfg25_PE2_ST_ADDR_GEN_SHIFT_LEN(void* base);
void Write_Dx_m1_npu1_Pe2_cfg25_PE2_ST_ADDR_GEN_SHIFT_LEN(void* base, uint32_t val);

/* DX_M1_NPU1.PE2_CFG25.RESERVED0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_cfg25_RESERVED0(void* base);
void Write_Dx_m1_npu1_Pe2_cfg25_RESERVED0(void* base, uint32_t val);

/* DX_M1_NPU1.PE2_CFG25.PE2_ST_ACTIVE_CNT (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_cfg25_PE2_ST_ACTIVE_CNT(void* base);
void Write_Dx_m1_npu1_Pe2_cfg25_PE2_ST_ACTIVE_CNT(void* base, uint32_t val);

/* DX_M1_NPU1.PE2_CFG25.PE2_ST_ACTIVE_PERIOD (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_cfg25_PE2_ST_ACTIVE_PERIOD(void* base);
void Write_Dx_m1_npu1_Pe2_cfg25_PE2_ST_ACTIVE_PERIOD(void* base, uint32_t val);

/* DX_M1_NPU1.PE2_CFG26 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_cfg26(void* base);
void Write_Dx_m1_npu1_Pe2_cfg26(void* base, uint32_t val);
/* DX_M1_NPU1.PE2_CFG26.PE2_ST_ADDR_GEN_MUL (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_cfg26_PE2_ST_ADDR_GEN_MUL(void* base);
void Write_Dx_m1_npu1_Pe2_cfg26_PE2_ST_ADDR_GEN_MUL(void* base, uint32_t val);

/* DX_M1_NPU1.PE2_CFG26.RESERVED0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_cfg26_RESERVED0(void* base);
void Write_Dx_m1_npu1_Pe2_cfg26_RESERVED0(void* base, uint32_t val);

/* DX_M1_NPU1.PE2_VMEM_CFG0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_vmem_cfg0(void* base);
void Write_Dx_m1_npu1_Pe2_vmem_cfg0(void* base, uint32_t val);
/* DX_M1_NPU1.PE2_VMEM_CFG0.PE2_START_NO_IN_BUFF (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_vmem_cfg0_PE2_START_NO_IN_BUFF(void* base);
void Write_Dx_m1_npu1_Pe2_vmem_cfg0_PE2_START_NO_IN_BUFF(void* base, uint32_t val);

/* DX_M1_NPU1.PE2_VMEM_CFG0.RESERVED3 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_vmem_cfg0_RESERVED3(void* base);
void Write_Dx_m1_npu1_Pe2_vmem_cfg0_RESERVED3(void* base, uint32_t val);

/* DX_M1_NPU1.PE2_VMEM_CFG0.PE2_START_NO_WEIGHT_BUFF (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_vmem_cfg0_PE2_START_NO_WEIGHT_BUFF(void* base);
void Write_Dx_m1_npu1_Pe2_vmem_cfg0_PE2_START_NO_WEIGHT_BUFF(void* base, uint32_t val);

/* DX_M1_NPU1.PE2_VMEM_CFG0.RESERVED2 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_vmem_cfg0_RESERVED2(void* base);
void Write_Dx_m1_npu1_Pe2_vmem_cfg0_RESERVED2(void* base, uint32_t val);

/* DX_M1_NPU1.PE2_VMEM_CFG0.PE2_START_NO_OUT_BUFF (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_vmem_cfg0_PE2_START_NO_OUT_BUFF(void* base);
void Write_Dx_m1_npu1_Pe2_vmem_cfg0_PE2_START_NO_OUT_BUFF(void* base, uint32_t val);

/* DX_M1_NPU1.PE2_VMEM_CFG0.RESERVED1 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_vmem_cfg0_RESERVED1(void* base);
void Write_Dx_m1_npu1_Pe2_vmem_cfg0_RESERVED1(void* base, uint32_t val);

/* DX_M1_NPU1.PE2_VMEM_CFG0.PE2_START_NO_ELEM_BUFF (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_vmem_cfg0_PE2_START_NO_ELEM_BUFF(void* base);
void Write_Dx_m1_npu1_Pe2_vmem_cfg0_PE2_START_NO_ELEM_BUFF(void* base, uint32_t val);

/* DX_M1_NPU1.PE2_VMEM_CFG0.RESERVED0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_vmem_cfg0_RESERVED0(void* base);
void Write_Dx_m1_npu1_Pe2_vmem_cfg0_RESERVED0(void* base, uint32_t val);

/* DX_M1_NPU1.PE2_DMA_CTRL (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_ctrl(void* base);
void Write_Dx_m1_npu1_Pe2_dma_ctrl(void* base, uint32_t val);
/* DX_M1_NPU1.PE2_DMA_CTRL.PE2_START_OP_EN (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_ctrl_PE2_START_OP_EN(void* base);
void Write_Dx_m1_npu1_Pe2_dma_ctrl_PE2_START_OP_EN(void* base, uint32_t val);

/* DX_M1_NPU1.PE2_DMA_CTRL.PE2_DMA_CTRL_MODE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_ctrl_PE2_DMA_CTRL_MODE(void* base);
void Write_Dx_m1_npu1_Pe2_dma_ctrl_PE2_DMA_CTRL_MODE(void* base, uint32_t val);

/* DX_M1_NPU1.PE2_DMA_CTRL.PE2_WEIGHT_BIT_WIDTH (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_ctrl_PE2_WEIGHT_BIT_WIDTH(void* base);
void Write_Dx_m1_npu1_Pe2_dma_ctrl_PE2_WEIGHT_BIT_WIDTH(void* base, uint32_t val);

/* DX_M1_NPU1.PE2_DMA_CTRL.PE2_WEIGHT_DUMMY_MODE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_ctrl_PE2_WEIGHT_DUMMY_MODE(void* base);
void Write_Dx_m1_npu1_Pe2_dma_ctrl_PE2_WEIGHT_DUMMY_MODE(void* base, uint32_t val);

/* DX_M1_NPU1.PE2_DMA_CTRL.RESERVED0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_ctrl_RESERVED0(void* base);
void Write_Dx_m1_npu1_Pe2_dma_ctrl_RESERVED0(void* base, uint32_t val);

/* DX_M1_NPU1.PE2_DMA_ELEM_CFG0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_elem_cfg0(void* base);
void Write_Dx_m1_npu1_Pe2_dma_elem_cfg0(void* base, uint32_t val);
/* DX_M1_NPU1.PE2_DMA_ELEM_CFG0.PE2_RD_ELEM_SIZE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_elem_cfg0_PE2_RD_ELEM_SIZE(void* base);
void Write_Dx_m1_npu1_Pe2_dma_elem_cfg0_PE2_RD_ELEM_SIZE(void* base, uint32_t val);

/* DX_M1_NPU1.PE2_DMA_ELEM_CFG0.PE2_RD_ELEM_TIME (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_elem_cfg0_PE2_RD_ELEM_TIME(void* base);
void Write_Dx_m1_npu1_Pe2_dma_elem_cfg0_PE2_RD_ELEM_TIME(void* base, uint32_t val);

/* DX_M1_NPU1.PE2_DMA_ELEM_CFG0.PE2_RD_ELEM_MODE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_elem_cfg0_PE2_RD_ELEM_MODE(void* base);
void Write_Dx_m1_npu1_Pe2_dma_elem_cfg0_PE2_RD_ELEM_MODE(void* base, uint32_t val);

/* DX_M1_NPU1.PE2_DMA_ELEM_CFG0.PE2_RD_ELEM_EN (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_elem_cfg0_PE2_RD_ELEM_EN(void* base);
void Write_Dx_m1_npu1_Pe2_dma_elem_cfg0_PE2_RD_ELEM_EN(void* base, uint32_t val);

/* DX_M1_NPU1.PE2_DMA_ELEM_CFG0.RESERVED0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_elem_cfg0_RESERVED0(void* base);
void Write_Dx_m1_npu1_Pe2_dma_elem_cfg0_RESERVED0(void* base, uint32_t val);

/* DX_M1_NPU1.PE2_DMA_ELEM_CFG1 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_elem_cfg1(void* base);
void Write_Dx_m1_npu1_Pe2_dma_elem_cfg1(void* base, uint32_t val);
/* DX_M1_NPU1.PE2_DMA_ELEM_CFG1.PE2_RD_ELEM_STRIDE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_elem_cfg1_PE2_RD_ELEM_STRIDE(void* base);
void Write_Dx_m1_npu1_Pe2_dma_elem_cfg1_PE2_RD_ELEM_STRIDE(void* base, uint32_t val);

/* DX_M1_NPU1.PE2_DMA_ELEM_CFG2 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_elem_cfg2(void* base);
void Write_Dx_m1_npu1_Pe2_dma_elem_cfg2(void* base, uint32_t val);
/* DX_M1_NPU1.PE2_DMA_ELEM_CFG2.PE2_RD_ELEM_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_elem_cfg2_PE2_RD_ELEM_BASE_ADDR(void* base);
void Write_Dx_m1_npu1_Pe2_dma_elem_cfg2_PE2_RD_ELEM_BASE_ADDR(void* base, uint32_t val);

/* DX_M1_NPU1.PE2_DMA_ELEM_CFG3 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_elem_cfg3(void* base);
void Write_Dx_m1_npu1_Pe2_dma_elem_cfg3(void* base, uint32_t val);
/* DX_M1_NPU1.PE2_DMA_ELEM_CFG3.PE2_WT_ELEM_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_elem_cfg3_PE2_WT_ELEM_BASE_ADDR(void* base);
void Write_Dx_m1_npu1_Pe2_dma_elem_cfg3_PE2_WT_ELEM_BASE_ADDR(void* base, uint32_t val);

/* DX_M1_NPU1.PE2_DMA_W_CFG0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_w_cfg0(void* base);
void Write_Dx_m1_npu1_Pe2_dma_w_cfg0(void* base, uint32_t val);
/* DX_M1_NPU1.PE2_DMA_W_CFG0.PE2_RD_W_TIME (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_w_cfg0_PE2_RD_W_TIME(void* base);
void Write_Dx_m1_npu1_Pe2_dma_w_cfg0_PE2_RD_W_TIME(void* base, uint32_t val);

/* DX_M1_NPU1.PE2_DMA_W_CFG0.PE2_RD_W_MODE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_w_cfg0_PE2_RD_W_MODE(void* base);
void Write_Dx_m1_npu1_Pe2_dma_w_cfg0_PE2_RD_W_MODE(void* base, uint32_t val);

/* DX_M1_NPU1.PE2_DMA_W_CFG0.PE2_RD_W_EN (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_w_cfg0_PE2_RD_W_EN(void* base);
void Write_Dx_m1_npu1_Pe2_dma_w_cfg0_PE2_RD_W_EN(void* base, uint32_t val);

/* DX_M1_NPU1.PE2_DMA_W_CFG0.RESERVED0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_w_cfg0_RESERVED0(void* base);
void Write_Dx_m1_npu1_Pe2_dma_w_cfg0_RESERVED0(void* base, uint32_t val);

/* DX_M1_NPU1.PE2_DMA_W_CFG1 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_w_cfg1(void* base);
void Write_Dx_m1_npu1_Pe2_dma_w_cfg1(void* base, uint32_t val);
/* DX_M1_NPU1.PE2_DMA_W_CFG1.PE2_RD_W_STRIDE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_w_cfg1_PE2_RD_W_STRIDE(void* base);
void Write_Dx_m1_npu1_Pe2_dma_w_cfg1_PE2_RD_W_STRIDE(void* base, uint32_t val);

/* DX_M1_NPU1.PE2_DMA_W_CFG1.PE2_RD_W_SIZE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_w_cfg1_PE2_RD_W_SIZE(void* base);
void Write_Dx_m1_npu1_Pe2_dma_w_cfg1_PE2_RD_W_SIZE(void* base, uint32_t val);

/* DX_M1_NPU1.PE2_DMA_W_CFG2 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_w_cfg2(void* base);
void Write_Dx_m1_npu1_Pe2_dma_w_cfg2(void* base, uint32_t val);
/* DX_M1_NPU1.PE2_DMA_W_CFG2.PE2_RD_W_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_w_cfg2_PE2_RD_W_BASE_ADDR(void* base);
void Write_Dx_m1_npu1_Pe2_dma_w_cfg2_PE2_RD_W_BASE_ADDR(void* base, uint32_t val);

/* DX_M1_NPU1.PE2_DMA_W_CFG3 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_w_cfg3(void* base);
void Write_Dx_m1_npu1_Pe2_dma_w_cfg3(void* base, uint32_t val);
/* DX_M1_NPU1.PE2_DMA_W_CFG3.PE2_WT_W_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_w_cfg3_PE2_WT_W_BASE_ADDR(void* base);
void Write_Dx_m1_npu1_Pe2_dma_w_cfg3_PE2_WT_W_BASE_ADDR(void* base, uint32_t val);

/* DX_M1_NPU1.PE2_DMA_INF_CFG0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_inf_cfg0(void* base);
void Write_Dx_m1_npu1_Pe2_dma_inf_cfg0(void* base, uint32_t val);
/* DX_M1_NPU1.PE2_DMA_INF_CFG0.PE2_RD_INF_SIZE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_inf_cfg0_PE2_RD_INF_SIZE(void* base);
void Write_Dx_m1_npu1_Pe2_dma_inf_cfg0_PE2_RD_INF_SIZE(void* base, uint32_t val);

/* DX_M1_NPU1.PE2_DMA_INF_CFG0.PE2_RD_INF_TIME (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_inf_cfg0_PE2_RD_INF_TIME(void* base);
void Write_Dx_m1_npu1_Pe2_dma_inf_cfg0_PE2_RD_INF_TIME(void* base, uint32_t val);

/* DX_M1_NPU1.PE2_DMA_INF_CFG0.PE2_RD_INF_MODE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_inf_cfg0_PE2_RD_INF_MODE(void* base);
void Write_Dx_m1_npu1_Pe2_dma_inf_cfg0_PE2_RD_INF_MODE(void* base, uint32_t val);

/* DX_M1_NPU1.PE2_DMA_INF_CFG0.PE2_RD_INF_EN (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_inf_cfg0_PE2_RD_INF_EN(void* base);
void Write_Dx_m1_npu1_Pe2_dma_inf_cfg0_PE2_RD_INF_EN(void* base, uint32_t val);

/* DX_M1_NPU1.PE2_DMA_INF_CFG0.RESERVED0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_inf_cfg0_RESERVED0(void* base);
void Write_Dx_m1_npu1_Pe2_dma_inf_cfg0_RESERVED0(void* base, uint32_t val);

/* DX_M1_NPU1.PE2_DMA_INF_CFG1 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_inf_cfg1(void* base);
void Write_Dx_m1_npu1_Pe2_dma_inf_cfg1(void* base, uint32_t val);
/* DX_M1_NPU1.PE2_DMA_INF_CFG1.PE2_RD_INF_STRIDE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_inf_cfg1_PE2_RD_INF_STRIDE(void* base);
void Write_Dx_m1_npu1_Pe2_dma_inf_cfg1_PE2_RD_INF_STRIDE(void* base, uint32_t val);

/* DX_M1_NPU1.PE2_DMA_INF_CFG2 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_inf_cfg2(void* base);
void Write_Dx_m1_npu1_Pe2_dma_inf_cfg2(void* base, uint32_t val);
/* DX_M1_NPU1.PE2_DMA_INF_CFG2.PE2_RD_INF_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_inf_cfg2_PE2_RD_INF_BASE_ADDR(void* base);
void Write_Dx_m1_npu1_Pe2_dma_inf_cfg2_PE2_RD_INF_BASE_ADDR(void* base, uint32_t val);

/* DX_M1_NPU1.PE2_DMA_INF_CFG3 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_inf_cfg3(void* base);
void Write_Dx_m1_npu1_Pe2_dma_inf_cfg3(void* base, uint32_t val);
/* DX_M1_NPU1.PE2_DMA_INF_CFG3.PE2_WT_INF_STRIDE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_inf_cfg3_PE2_WT_INF_STRIDE(void* base);
void Write_Dx_m1_npu1_Pe2_dma_inf_cfg3_PE2_WT_INF_STRIDE(void* base, uint32_t val);

/* DX_M1_NPU1.PE2_DMA_INF_CFG4 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_inf_cfg4(void* base);
void Write_Dx_m1_npu1_Pe2_dma_inf_cfg4(void* base, uint32_t val);
/* DX_M1_NPU1.PE2_DMA_INF_CFG4.PE2_WT_INF_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_inf_cfg4_PE2_WT_INF_BASE_ADDR(void* base);
void Write_Dx_m1_npu1_Pe2_dma_inf_cfg4_PE2_WT_INF_BASE_ADDR(void* base, uint32_t val);

/* DX_M1_NPU1.PE2_DMA_OUTF_CFG0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_outf_cfg0(void* base);
void Write_Dx_m1_npu1_Pe2_dma_outf_cfg0(void* base, uint32_t val);
/* DX_M1_NPU1.PE2_DMA_OUTF_CFG0.PE2_WT_OUTF_SIZE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_outf_cfg0_PE2_WT_OUTF_SIZE(void* base);
void Write_Dx_m1_npu1_Pe2_dma_outf_cfg0_PE2_WT_OUTF_SIZE(void* base, uint32_t val);

/* DX_M1_NPU1.PE2_DMA_OUTF_CFG0.PE2_WT_OUTF_TIME (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_outf_cfg0_PE2_WT_OUTF_TIME(void* base);
void Write_Dx_m1_npu1_Pe2_dma_outf_cfg0_PE2_WT_OUTF_TIME(void* base, uint32_t val);

/* DX_M1_NPU1.PE2_DMA_OUTF_CFG0.RESERVED1 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_outf_cfg0_RESERVED1(void* base);
void Write_Dx_m1_npu1_Pe2_dma_outf_cfg0_RESERVED1(void* base, uint32_t val);

/* DX_M1_NPU1.PE2_DMA_OUTF_CFG0.PE2_WT_OUTF_EN (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_outf_cfg0_PE2_WT_OUTF_EN(void* base);
void Write_Dx_m1_npu1_Pe2_dma_outf_cfg0_PE2_WT_OUTF_EN(void* base, uint32_t val);

/* DX_M1_NPU1.PE2_DMA_OUTF_CFG0.RESERVED0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_outf_cfg0_RESERVED0(void* base);
void Write_Dx_m1_npu1_Pe2_dma_outf_cfg0_RESERVED0(void* base, uint32_t val);

/* DX_M1_NPU1.PE2_DMA_OUTF_CFG1 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_outf_cfg1(void* base);
void Write_Dx_m1_npu1_Pe2_dma_outf_cfg1(void* base, uint32_t val);
/* DX_M1_NPU1.PE2_DMA_OUTF_CFG1.PE2_WT_OUTF_STRIDE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_outf_cfg1_PE2_WT_OUTF_STRIDE(void* base);
void Write_Dx_m1_npu1_Pe2_dma_outf_cfg1_PE2_WT_OUTF_STRIDE(void* base, uint32_t val);

/* DX_M1_NPU1.PE2_DMA_OUTF_CFG2 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_outf_cfg2(void* base);
void Write_Dx_m1_npu1_Pe2_dma_outf_cfg2(void* base, uint32_t val);
/* DX_M1_NPU1.PE2_DMA_OUTF_CFG2.PE2_WT_OUTF_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_outf_cfg2_PE2_WT_OUTF_BASE_ADDR(void* base);
void Write_Dx_m1_npu1_Pe2_dma_outf_cfg2_PE2_WT_OUTF_BASE_ADDR(void* base, uint32_t val);

/* DX_M1_NPU1.PE2_DMA_OUTF_CFG3 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_outf_cfg3(void* base);
void Write_Dx_m1_npu1_Pe2_dma_outf_cfg3(void* base, uint32_t val);
/* DX_M1_NPU1.PE2_DMA_OUTF_CFG3.PE2_RD_OUTF_STRIDE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_outf_cfg3_PE2_RD_OUTF_STRIDE(void* base);
void Write_Dx_m1_npu1_Pe2_dma_outf_cfg3_PE2_RD_OUTF_STRIDE(void* base, uint32_t val);

/* DX_M1_NPU1.PE2_DMA_OUTF_CFG4 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_outf_cfg4(void* base);
void Write_Dx_m1_npu1_Pe2_dma_outf_cfg4(void* base, uint32_t val);
/* DX_M1_NPU1.PE2_DMA_OUTF_CFG4.PE2_RD_OUTF_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_outf_cfg4_PE2_RD_OUTF_BASE_ADDR(void* base);
void Write_Dx_m1_npu1_Pe2_dma_outf_cfg4_PE2_RD_OUTF_BASE_ADDR(void* base, uint32_t val);

/* DX_M1_NPU1.PE2_DMA_RF_CFG0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_rf_cfg0(void* base);
void Write_Dx_m1_npu1_Pe2_dma_rf_cfg0(void* base, uint32_t val);
/* DX_M1_NPU1.PE2_DMA_RF_CFG0.PE2_RD_ADD_SIZE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_rf_cfg0_PE2_RD_ADD_SIZE(void* base);
void Write_Dx_m1_npu1_Pe2_dma_rf_cfg0_PE2_RD_ADD_SIZE(void* base, uint32_t val);

/* DX_M1_NPU1.PE2_DMA_RF_CFG0.PE2_RD_ADD_MODE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_rf_cfg0_PE2_RD_ADD_MODE(void* base);
void Write_Dx_m1_npu1_Pe2_dma_rf_cfg0_PE2_RD_ADD_MODE(void* base, uint32_t val);

/* DX_M1_NPU1.PE2_DMA_RF_CFG0.PE2_RD_ADD_EN (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_rf_cfg0_PE2_RD_ADD_EN(void* base);
void Write_Dx_m1_npu1_Pe2_dma_rf_cfg0_PE2_RD_ADD_EN(void* base, uint32_t val);

/* DX_M1_NPU1.PE2_DMA_RF_CFG0.PE2_RD_MUL_SIZE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_rf_cfg0_PE2_RD_MUL_SIZE(void* base);
void Write_Dx_m1_npu1_Pe2_dma_rf_cfg0_PE2_RD_MUL_SIZE(void* base, uint32_t val);

/* DX_M1_NPU1.PE2_DMA_RF_CFG0.PE2_RD_MUL_MODE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_rf_cfg0_PE2_RD_MUL_MODE(void* base);
void Write_Dx_m1_npu1_Pe2_dma_rf_cfg0_PE2_RD_MUL_MODE(void* base, uint32_t val);

/* DX_M1_NPU1.PE2_DMA_RF_CFG0.PE2_RD_MUL_EN (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_rf_cfg0_PE2_RD_MUL_EN(void* base);
void Write_Dx_m1_npu1_Pe2_dma_rf_cfg0_PE2_RD_MUL_EN(void* base, uint32_t val);

/* DX_M1_NPU1.PE2_DMA_RF_CFG0.RESERVED0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_rf_cfg0_RESERVED0(void* base);
void Write_Dx_m1_npu1_Pe2_dma_rf_cfg0_RESERVED0(void* base, uint32_t val);

/* DX_M1_NPU1.PE2_DMA_RF_CFG1 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_rf_cfg1(void* base);
void Write_Dx_m1_npu1_Pe2_dma_rf_cfg1(void* base, uint32_t val);
/* DX_M1_NPU1.PE2_DMA_RF_CFG1.PE2_RD_ADD_STRIDE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_rf_cfg1_PE2_RD_ADD_STRIDE(void* base);
void Write_Dx_m1_npu1_Pe2_dma_rf_cfg1_PE2_RD_ADD_STRIDE(void* base, uint32_t val);

/* DX_M1_NPU1.PE2_DMA_RF_CFG1.PE2_RD_MUL_STRIDE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_rf_cfg1_PE2_RD_MUL_STRIDE(void* base);
void Write_Dx_m1_npu1_Pe2_dma_rf_cfg1_PE2_RD_MUL_STRIDE(void* base, uint32_t val);

/* DX_M1_NPU1.PE2_DMA_RF_CFG1.PE2_RD_ADD_TIME (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_rf_cfg1_PE2_RD_ADD_TIME(void* base);
void Write_Dx_m1_npu1_Pe2_dma_rf_cfg1_PE2_RD_ADD_TIME(void* base, uint32_t val);

/* DX_M1_NPU1.PE2_DMA_RF_CFG1.PE2_RD_MUL_TIME (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_rf_cfg1_PE2_RD_MUL_TIME(void* base);
void Write_Dx_m1_npu1_Pe2_dma_rf_cfg1_PE2_RD_MUL_TIME(void* base, uint32_t val);

/* DX_M1_NPU1.PE2_DMA_RF_CFG2 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_rf_cfg2(void* base);
void Write_Dx_m1_npu1_Pe2_dma_rf_cfg2(void* base, uint32_t val);
/* DX_M1_NPU1.PE2_DMA_RF_CFG2.PE2_RD_MUL_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_rf_cfg2_PE2_RD_MUL_BASE_ADDR(void* base);
void Write_Dx_m1_npu1_Pe2_dma_rf_cfg2_PE2_RD_MUL_BASE_ADDR(void* base, uint32_t val);

/* DX_M1_NPU1.PE2_DMA_RF_CFG3 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_rf_cfg3(void* base);
void Write_Dx_m1_npu1_Pe2_dma_rf_cfg3(void* base, uint32_t val);
/* DX_M1_NPU1.PE2_DMA_RF_CFG3.PE2_WT_MUL_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_rf_cfg3_PE2_WT_MUL_BASE_ADDR(void* base);
void Write_Dx_m1_npu1_Pe2_dma_rf_cfg3_PE2_WT_MUL_BASE_ADDR(void* base, uint32_t val);

/* DX_M1_NPU1.PE2_DMA_RF_CFG4 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_rf_cfg4(void* base);
void Write_Dx_m1_npu1_Pe2_dma_rf_cfg4(void* base, uint32_t val);
/* DX_M1_NPU1.PE2_DMA_RF_CFG4.PE2_RD_ADD_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_rf_cfg4_PE2_RD_ADD_BASE_ADDR(void* base);
void Write_Dx_m1_npu1_Pe2_dma_rf_cfg4_PE2_RD_ADD_BASE_ADDR(void* base, uint32_t val);

/* DX_M1_NPU1.PE2_DMA_RF_CFG5 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_rf_cfg5(void* base);
void Write_Dx_m1_npu1_Pe2_dma_rf_cfg5(void* base, uint32_t val);
/* DX_M1_NPU1.PE2_DMA_RF_CFG5.PE2_WT_ADD_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_rf_cfg5_PE2_WT_ADD_BASE_ADDR(void* base);
void Write_Dx_m1_npu1_Pe2_dma_rf_cfg5_PE2_WT_ADD_BASE_ADDR(void* base, uint32_t val);

/* DX_M1_NPU1.PE2_DMA_RF_CFG6 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_rf_cfg6(void* base);
void Write_Dx_m1_npu1_Pe2_dma_rf_cfg6(void* base, uint32_t val);
/* DX_M1_NPU1.PE2_DMA_RF_CFG6.PE2_RD_SKIP_ADD_SIZE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_rf_cfg6_PE2_RD_SKIP_ADD_SIZE(void* base);
void Write_Dx_m1_npu1_Pe2_dma_rf_cfg6_PE2_RD_SKIP_ADD_SIZE(void* base, uint32_t val);

/* DX_M1_NPU1.PE2_DMA_RF_CFG6.PE2_RD_SKIP_ADD_MODE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_rf_cfg6_PE2_RD_SKIP_ADD_MODE(void* base);
void Write_Dx_m1_npu1_Pe2_dma_rf_cfg6_PE2_RD_SKIP_ADD_MODE(void* base, uint32_t val);

/* DX_M1_NPU1.PE2_DMA_RF_CFG6.PE2_RD_SKIP_ADD_EN (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_rf_cfg6_PE2_RD_SKIP_ADD_EN(void* base);
void Write_Dx_m1_npu1_Pe2_dma_rf_cfg6_PE2_RD_SKIP_ADD_EN(void* base, uint32_t val);

/* DX_M1_NPU1.PE2_DMA_RF_CFG6.PE2_RD_SKIP_MUL_SIZE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_rf_cfg6_PE2_RD_SKIP_MUL_SIZE(void* base);
void Write_Dx_m1_npu1_Pe2_dma_rf_cfg6_PE2_RD_SKIP_MUL_SIZE(void* base, uint32_t val);

/* DX_M1_NPU1.PE2_DMA_RF_CFG6.PE2_RD_SKIP_MUL_MODE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_rf_cfg6_PE2_RD_SKIP_MUL_MODE(void* base);
void Write_Dx_m1_npu1_Pe2_dma_rf_cfg6_PE2_RD_SKIP_MUL_MODE(void* base, uint32_t val);

/* DX_M1_NPU1.PE2_DMA_RF_CFG6.PE2_RD_SKIP_MUL_EN (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_rf_cfg6_PE2_RD_SKIP_MUL_EN(void* base);
void Write_Dx_m1_npu1_Pe2_dma_rf_cfg6_PE2_RD_SKIP_MUL_EN(void* base, uint32_t val);

/* DX_M1_NPU1.PE2_DMA_RF_CFG6.RESERVED0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_rf_cfg6_RESERVED0(void* base);
void Write_Dx_m1_npu1_Pe2_dma_rf_cfg6_RESERVED0(void* base, uint32_t val);

/* DX_M1_NPU1.PE2_DMA_RF_CFG7 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_rf_cfg7(void* base);
void Write_Dx_m1_npu1_Pe2_dma_rf_cfg7(void* base, uint32_t val);
/* DX_M1_NPU1.PE2_DMA_RF_CFG7.PE2_RD_SKIP_ADD_STRIDE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_rf_cfg7_PE2_RD_SKIP_ADD_STRIDE(void* base);
void Write_Dx_m1_npu1_Pe2_dma_rf_cfg7_PE2_RD_SKIP_ADD_STRIDE(void* base, uint32_t val);

/* DX_M1_NPU1.PE2_DMA_RF_CFG7.PE2_RD_SKIP_MUL_STRIDE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_rf_cfg7_PE2_RD_SKIP_MUL_STRIDE(void* base);
void Write_Dx_m1_npu1_Pe2_dma_rf_cfg7_PE2_RD_SKIP_MUL_STRIDE(void* base, uint32_t val);

/* DX_M1_NPU1.PE2_DMA_RF_CFG7.PE2_RD_SKIP_ADD_TIME (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_rf_cfg7_PE2_RD_SKIP_ADD_TIME(void* base);
void Write_Dx_m1_npu1_Pe2_dma_rf_cfg7_PE2_RD_SKIP_ADD_TIME(void* base, uint32_t val);

/* DX_M1_NPU1.PE2_DMA_RF_CFG7.PE2_RD_SKIP_MUL_TIME (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_rf_cfg7_PE2_RD_SKIP_MUL_TIME(void* base);
void Write_Dx_m1_npu1_Pe2_dma_rf_cfg7_PE2_RD_SKIP_MUL_TIME(void* base, uint32_t val);

/* DX_M1_NPU1.PE2_DMA_RF_CFG8 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_rf_cfg8(void* base);
void Write_Dx_m1_npu1_Pe2_dma_rf_cfg8(void* base, uint32_t val);
/* DX_M1_NPU1.PE2_DMA_RF_CFG8.PE2_RD_SKIP_MUL_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_rf_cfg8_PE2_RD_SKIP_MUL_BASE_ADDR(void* base);
void Write_Dx_m1_npu1_Pe2_dma_rf_cfg8_PE2_RD_SKIP_MUL_BASE_ADDR(void* base, uint32_t val);

/* DX_M1_NPU1.PE2_DMA_RF_CFG9 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_rf_cfg9(void* base);
void Write_Dx_m1_npu1_Pe2_dma_rf_cfg9(void* base, uint32_t val);
/* DX_M1_NPU1.PE2_DMA_RF_CFG9.PE2_WT_SKIP_MUL_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_rf_cfg9_PE2_WT_SKIP_MUL_BASE_ADDR(void* base);
void Write_Dx_m1_npu1_Pe2_dma_rf_cfg9_PE2_WT_SKIP_MUL_BASE_ADDR(void* base, uint32_t val);

/* DX_M1_NPU1.PE2_DMA_RF_CFG10 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_rf_cfg10(void* base);
void Write_Dx_m1_npu1_Pe2_dma_rf_cfg10(void* base, uint32_t val);
/* DX_M1_NPU1.PE2_DMA_RF_CFG10.PE2_RD_SKIP_ADD_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_rf_cfg10_PE2_RD_SKIP_ADD_BASE_ADDR(void* base);
void Write_Dx_m1_npu1_Pe2_dma_rf_cfg10_PE2_RD_SKIP_ADD_BASE_ADDR(void* base, uint32_t val);

/* DX_M1_NPU1.PE2_DMA_RF_CFG11 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_rf_cfg11(void* base);
void Write_Dx_m1_npu1_Pe2_dma_rf_cfg11(void* base, uint32_t val);
/* DX_M1_NPU1.PE2_DMA_RF_CFG11.PE2_WT_SKIP_ADD_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_rf_cfg11_PE2_WT_SKIP_ADD_BASE_ADDR(void* base);
void Write_Dx_m1_npu1_Pe2_dma_rf_cfg11_PE2_WT_SKIP_ADD_BASE_ADDR(void* base, uint32_t val);

/* DX_M1_NPU1.PE2_DMA_RF_CFG12 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_rf_cfg12(void* base);
void Write_Dx_m1_npu1_Pe2_dma_rf_cfg12(void* base, uint32_t val);
/* DX_M1_NPU1.PE2_DMA_RF_CFG12.PE2_RD_GENERAL_SIZE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_rf_cfg12_PE2_RD_GENERAL_SIZE(void* base);
void Write_Dx_m1_npu1_Pe2_dma_rf_cfg12_PE2_RD_GENERAL_SIZE(void* base, uint32_t val);

/* DX_M1_NPU1.PE2_DMA_RF_CFG12.PE2_RD_GENERAL_MODE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_rf_cfg12_PE2_RD_GENERAL_MODE(void* base);
void Write_Dx_m1_npu1_Pe2_dma_rf_cfg12_PE2_RD_GENERAL_MODE(void* base, uint32_t val);

/* DX_M1_NPU1.PE2_DMA_RF_CFG12.PE2_RD_GENERAL_EN (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_rf_cfg12_PE2_RD_GENERAL_EN(void* base);
void Write_Dx_m1_npu1_Pe2_dma_rf_cfg12_PE2_RD_GENERAL_EN(void* base, uint32_t val);

/* DX_M1_NPU1.PE2_DMA_RF_CFG12.PE2_RD_SE_SIZE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_rf_cfg12_PE2_RD_SE_SIZE(void* base);
void Write_Dx_m1_npu1_Pe2_dma_rf_cfg12_PE2_RD_SE_SIZE(void* base, uint32_t val);

/* DX_M1_NPU1.PE2_DMA_RF_CFG12.PE2_RD_SE_MODE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_rf_cfg12_PE2_RD_SE_MODE(void* base);
void Write_Dx_m1_npu1_Pe2_dma_rf_cfg12_PE2_RD_SE_MODE(void* base, uint32_t val);

/* DX_M1_NPU1.PE2_DMA_RF_CFG12.PE2_RD_SE_EN (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_rf_cfg12_PE2_RD_SE_EN(void* base);
void Write_Dx_m1_npu1_Pe2_dma_rf_cfg12_PE2_RD_SE_EN(void* base, uint32_t val);

/* DX_M1_NPU1.PE2_DMA_RF_CFG12.RESERVED0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_rf_cfg12_RESERVED0(void* base);
void Write_Dx_m1_npu1_Pe2_dma_rf_cfg12_RESERVED0(void* base, uint32_t val);

/* DX_M1_NPU1.PE2_DMA_RF_CFG13 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_rf_cfg13(void* base);
void Write_Dx_m1_npu1_Pe2_dma_rf_cfg13(void* base, uint32_t val);
/* DX_M1_NPU1.PE2_DMA_RF_CFG13.PE2_RD_GENERAL_STRIDE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_rf_cfg13_PE2_RD_GENERAL_STRIDE(void* base);
void Write_Dx_m1_npu1_Pe2_dma_rf_cfg13_PE2_RD_GENERAL_STRIDE(void* base, uint32_t val);

/* DX_M1_NPU1.PE2_DMA_RF_CFG13.PE2_RD_SE_STRIDE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_rf_cfg13_PE2_RD_SE_STRIDE(void* base);
void Write_Dx_m1_npu1_Pe2_dma_rf_cfg13_PE2_RD_SE_STRIDE(void* base, uint32_t val);

/* DX_M1_NPU1.PE2_DMA_RF_CFG13.PE2_RD_GENERAL_TIME (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_rf_cfg13_PE2_RD_GENERAL_TIME(void* base);
void Write_Dx_m1_npu1_Pe2_dma_rf_cfg13_PE2_RD_GENERAL_TIME(void* base, uint32_t val);

/* DX_M1_NPU1.PE2_DMA_RF_CFG13.PE2_RD_SE_TIME (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_rf_cfg13_PE2_RD_SE_TIME(void* base);
void Write_Dx_m1_npu1_Pe2_dma_rf_cfg13_PE2_RD_SE_TIME(void* base, uint32_t val);

/* DX_M1_NPU1.PE2_DMA_RF_CFG14 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_rf_cfg14(void* base);
void Write_Dx_m1_npu1_Pe2_dma_rf_cfg14(void* base, uint32_t val);
/* DX_M1_NPU1.PE2_DMA_RF_CFG14.PE2_RD_SE_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_rf_cfg14_PE2_RD_SE_BASE_ADDR(void* base);
void Write_Dx_m1_npu1_Pe2_dma_rf_cfg14_PE2_RD_SE_BASE_ADDR(void* base, uint32_t val);

/* DX_M1_NPU1.PE2_DMA_RF_CFG15 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_rf_cfg15(void* base);
void Write_Dx_m1_npu1_Pe2_dma_rf_cfg15(void* base, uint32_t val);
/* DX_M1_NPU1.PE2_DMA_RF_CFG15.PE2_WT_SE_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_rf_cfg15_PE2_WT_SE_BASE_ADDR(void* base);
void Write_Dx_m1_npu1_Pe2_dma_rf_cfg15_PE2_WT_SE_BASE_ADDR(void* base, uint32_t val);

/* DX_M1_NPU1.PE2_DMA_RF_CFG16 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_rf_cfg16(void* base);
void Write_Dx_m1_npu1_Pe2_dma_rf_cfg16(void* base, uint32_t val);
/* DX_M1_NPU1.PE2_DMA_RF_CFG16.PE2_RD_GENERAL_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_rf_cfg16_PE2_RD_GENERAL_BASE_ADDR(void* base);
void Write_Dx_m1_npu1_Pe2_dma_rf_cfg16_PE2_RD_GENERAL_BASE_ADDR(void* base, uint32_t val);

/* DX_M1_NPU1.PE2_DMA_RF_CFG17 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_rf_cfg17(void* base);
void Write_Dx_m1_npu1_Pe2_dma_rf_cfg17(void* base, uint32_t val);
/* DX_M1_NPU1.PE2_DMA_RF_CFG17.PE2_WT_GENERAL_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_rf_cfg17_PE2_WT_GENERAL_BASE_ADDR(void* base);
void Write_Dx_m1_npu1_Pe2_dma_rf_cfg17_PE2_WT_GENERAL_BASE_ADDR(void* base, uint32_t val);

/* DX_M1_NPU1.PE3_IP0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_ip0(void* base);
void Write_Dx_m1_npu1_Pe3_ip0(void* base, uint32_t val);
/* DX_M1_NPU1.PE3_IP0.RESERVED0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_ip0_RESERVED0(void* base);
void Write_Dx_m1_npu1_Pe3_ip0_RESERVED0(void* base, uint32_t val);

/* DX_M1_NPU1.PE3_IP0.PE3_FMT_CH_MODE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_ip0_PE3_FMT_CH_MODE(void* base);
void Write_Dx_m1_npu1_Pe3_ip0_PE3_FMT_CH_MODE(void* base, uint32_t val);

/* DX_M1_NPU1.PE3_IP0.PE3_RF_ADDR_GEN_MAX_NUM (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_ip0_PE3_RF_ADDR_GEN_MAX_NUM(void* base);
void Write_Dx_m1_npu1_Pe3_ip0_PE3_RF_ADDR_GEN_MAX_NUM(void* base, uint32_t val);

/* DX_M1_NPU1.PE3_IP0.PE3_FMT_ENABLE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_ip0_PE3_FMT_ENABLE(void* base);
void Write_Dx_m1_npu1_Pe3_ip0_PE3_FMT_ENABLE(void* base, uint32_t val);

/* DX_M1_NPU1.PE3_IP0.PE3_IMG2COL_EN (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_ip0_PE3_IMG2COL_EN(void* base);
void Write_Dx_m1_npu1_Pe3_ip0_PE3_IMG2COL_EN(void* base, uint32_t val);

/* DX_M1_NPU1.PE3_IP1 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_ip1(void* base);
void Write_Dx_m1_npu1_Pe3_ip1(void* base, uint32_t val);
/* DX_M1_NPU1.PE3_IP1.PE3_IMG2COL_WRITE_FEATURE_BASE_ADDR_0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_ip1_PE3_IMG2COL_WRITE_FEATURE_BASE_ADDR_0(void* base);
void Write_Dx_m1_npu1_Pe3_ip1_PE3_IMG2COL_WRITE_FEATURE_BASE_ADDR_0(void* base, uint32_t val);

/* DX_M1_NPU1.PE3_IP1.PE3_IMG2COL_HEIGHT_MAX (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_ip1_PE3_IMG2COL_HEIGHT_MAX(void* base);
void Write_Dx_m1_npu1_Pe3_ip1_PE3_IMG2COL_HEIGHT_MAX(void* base, uint32_t val);

/* DX_M1_NPU1.PE3_IP2 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_ip2(void* base);
void Write_Dx_m1_npu1_Pe3_ip2(void* base, uint32_t val);
/* DX_M1_NPU1.PE3_IP2.PE3_IMG2COL_WRITE_FEATURE_BASE_ADDR_2 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_ip2_PE3_IMG2COL_WRITE_FEATURE_BASE_ADDR_2(void* base);
void Write_Dx_m1_npu1_Pe3_ip2_PE3_IMG2COL_WRITE_FEATURE_BASE_ADDR_2(void* base, uint32_t val);

/* DX_M1_NPU1.PE3_IP2.PE3_IMG2COL_WRITE_FEATURE_BASE_ADDR_1 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_ip2_PE3_IMG2COL_WRITE_FEATURE_BASE_ADDR_1(void* base);
void Write_Dx_m1_npu1_Pe3_ip2_PE3_IMG2COL_WRITE_FEATURE_BASE_ADDR_1(void* base, uint32_t val);

/* DX_M1_NPU1.PE3_IP3 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_ip3(void* base);
void Write_Dx_m1_npu1_Pe3_ip3(void* base, uint32_t val);
/* DX_M1_NPU1.PE3_IP3.PE3_FMT_FIRST_LINE_OPT (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_ip3_PE3_FMT_FIRST_LINE_OPT(void* base);
void Write_Dx_m1_npu1_Pe3_ip3_PE3_FMT_FIRST_LINE_OPT(void* base, uint32_t val);

/* DX_M1_NPU1.PE3_IP3.PE3_FMT_FIRST_VALID_NUM (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_ip3_PE3_FMT_FIRST_VALID_NUM(void* base);
void Write_Dx_m1_npu1_Pe3_ip3_PE3_FMT_FIRST_VALID_NUM(void* base, uint32_t val);

/* DX_M1_NPU1.PE3_IP3.PE3_IMG2COL_WIDTH_MAX (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_ip3_PE3_IMG2COL_WIDTH_MAX(void* base);
void Write_Dx_m1_npu1_Pe3_ip3_PE3_IMG2COL_WIDTH_MAX(void* base, uint32_t val);

/* DX_M1_NPU1.PE3_IP3.PE3_IMG2COL_LAST_VALID_BYTE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_ip3_PE3_IMG2COL_LAST_VALID_BYTE(void* base);
void Write_Dx_m1_npu1_Pe3_ip3_PE3_IMG2COL_LAST_VALID_BYTE(void* base, uint32_t val);

/* DX_M1_NPU1.PE3_IP4 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_ip4(void* base);
void Write_Dx_m1_npu1_Pe3_ip4(void* base, uint32_t val);
/* DX_M1_NPU1.PE3_IP4.PE3_FMT_READ_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_ip4_PE3_FMT_READ_BASE_ADDR(void* base);
void Write_Dx_m1_npu1_Pe3_ip4_PE3_FMT_READ_BASE_ADDR(void* base, uint32_t val);

/* DX_M1_NPU1.PE3_ADDR_GEN0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_addr_gen0(void* base);
void Write_Dx_m1_npu1_Pe3_addr_gen0(void* base, uint32_t val);
/* DX_M1_NPU1.PE3_ADDR_GEN0.PE3_DEFAULT_F_ADDR_GEN_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_addr_gen0_PE3_DEFAULT_F_ADDR_GEN_BASE_ADDR(void* base);
void Write_Dx_m1_npu1_Pe3_addr_gen0_PE3_DEFAULT_F_ADDR_GEN_BASE_ADDR(void* base, uint32_t val);

/* DX_M1_NPU1.PE3_ADDR_GEN1 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_addr_gen1(void* base);
void Write_Dx_m1_npu1_Pe3_addr_gen1(void* base, uint32_t val);
/* DX_M1_NPU1.PE3_ADDR_GEN1.PE3_IMG2COL_RQST_NUM (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_addr_gen1_PE3_IMG2COL_RQST_NUM(void* base);
void Write_Dx_m1_npu1_Pe3_addr_gen1_PE3_IMG2COL_RQST_NUM(void* base, uint32_t val);

/* DX_M1_NPU1.PE3_ADDR_GEN1.RESERVED0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_addr_gen1_RESERVED0(void* base);
void Write_Dx_m1_npu1_Pe3_addr_gen1_RESERVED0(void* base, uint32_t val);

/* DX_M1_NPU1.PE3_ADDR_GEN1.PE3_DEFAULT_F_ADDR_GEN_CNT_MAX_NUM (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_addr_gen1_PE3_DEFAULT_F_ADDR_GEN_CNT_MAX_NUM(void* base);
void Write_Dx_m1_npu1_Pe3_addr_gen1_PE3_DEFAULT_F_ADDR_GEN_CNT_MAX_NUM(void* base, uint32_t val);

/* DX_M1_NPU1.PE3_ADDR_GEN2 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_addr_gen2(void* base);
void Write_Dx_m1_npu1_Pe3_addr_gen2(void* base, uint32_t val);
/* DX_M1_NPU1.PE3_ADDR_GEN2.PE3_MUL_ADDR_GEN_MODE_OFFSET (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_addr_gen2_PE3_MUL_ADDR_GEN_MODE_OFFSET(void* base);
void Write_Dx_m1_npu1_Pe3_addr_gen2_PE3_MUL_ADDR_GEN_MODE_OFFSET(void* base, uint32_t val);

/* DX_M1_NPU1.PE3_ADDR_GEN2.PE3_MUL_ADDR_GEN_MODE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_addr_gen2_PE3_MUL_ADDR_GEN_MODE(void* base);
void Write_Dx_m1_npu1_Pe3_addr_gen2_PE3_MUL_ADDR_GEN_MODE(void* base, uint32_t val);

/* DX_M1_NPU1.PE3_ADDR_GEN2.PE3_MUL_ADDR_GEN_MODE2_MAX_NUM (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_addr_gen2_PE3_MUL_ADDR_GEN_MODE2_MAX_NUM(void* base);
void Write_Dx_m1_npu1_Pe3_addr_gen2_PE3_MUL_ADDR_GEN_MODE2_MAX_NUM(void* base, uint32_t val);

/* DX_M1_NPU1.PE3_ADDR_GEN3 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_addr_gen3(void* base);
void Write_Dx_m1_npu1_Pe3_addr_gen3(void* base, uint32_t val);
/* DX_M1_NPU1.PE3_ADDR_GEN3.PE3_ADD_ADDR_GEN_MODE_OFFSET (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_addr_gen3_PE3_ADD_ADDR_GEN_MODE_OFFSET(void* base);
void Write_Dx_m1_npu1_Pe3_addr_gen3_PE3_ADD_ADDR_GEN_MODE_OFFSET(void* base, uint32_t val);

/* DX_M1_NPU1.PE3_ADDR_GEN3.PE3_ADD_ADDR_GEN_MODE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_addr_gen3_PE3_ADD_ADDR_GEN_MODE(void* base);
void Write_Dx_m1_npu1_Pe3_addr_gen3_PE3_ADD_ADDR_GEN_MODE(void* base, uint32_t val);

/* DX_M1_NPU1.PE3_ADDR_GEN3.PE3_ADD_ADDR_GEN_MODE2_MAX_NUM (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_addr_gen3_PE3_ADD_ADDR_GEN_MODE2_MAX_NUM(void* base);
void Write_Dx_m1_npu1_Pe3_addr_gen3_PE3_ADD_ADDR_GEN_MODE2_MAX_NUM(void* base, uint32_t val);

/* DX_M1_NPU1.PE3_CTRL (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_ctrl(void* base);
void Write_Dx_m1_npu1_Pe3_ctrl(void* base, uint32_t val);
/* DX_M1_NPU1.PE3_CTRL.PE3_CONV_TYPE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_ctrl_PE3_CONV_TYPE(void* base);
void Write_Dx_m1_npu1_Pe3_ctrl_PE3_CONV_TYPE(void* base, uint32_t val);

/* DX_M1_NPU1.PE3_CTRL.PE3_CONV_EN (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_ctrl_PE3_CONV_EN(void* base);
void Write_Dx_m1_npu1_Pe3_ctrl_PE3_CONV_EN(void* base, uint32_t val);

/* DX_M1_NPU1.PE3_CTRL.RESERVED0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_ctrl_RESERVED0(void* base);
void Write_Dx_m1_npu1_Pe3_ctrl_RESERVED0(void* base, uint32_t val);

/* DX_M1_NPU1.PE3_CTRL.PE3_SYSTOLIC_DEPTH (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_ctrl_PE3_SYSTOLIC_DEPTH(void* base);
void Write_Dx_m1_npu1_Pe3_ctrl_PE3_SYSTOLIC_DEPTH(void* base, uint32_t val);

/* DX_M1_NPU1.PE3_CTRL.PE3_SYSTOLIC_EN (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_ctrl_PE3_SYSTOLIC_EN(void* base);
void Write_Dx_m1_npu1_Pe3_ctrl_PE3_SYSTOLIC_EN(void* base, uint32_t val);

/* DX_M1_NPU1.PE3_CTRL.PE3_SFUIN_VALID_NUM (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_ctrl_PE3_SFUIN_VALID_NUM(void* base);
void Write_Dx_m1_npu1_Pe3_ctrl_PE3_SFUIN_VALID_NUM(void* base, uint32_t val);

/* DX_M1_NPU1.PE3_CFG0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_cfg0(void* base);
void Write_Dx_m1_npu1_Pe3_cfg0(void* base, uint32_t val);
/* DX_M1_NPU1.PE3_CFG0.PE3_LAST_CONV_NUM (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_cfg0_PE3_LAST_CONV_NUM(void* base);
void Write_Dx_m1_npu1_Pe3_cfg0_PE3_LAST_CONV_NUM(void* base, uint32_t val);

/* DX_M1_NPU1.PE3_CFG0.PE3_LAST_CONV_MOD (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_cfg0_PE3_LAST_CONV_MOD(void* base);
void Write_Dx_m1_npu1_Pe3_cfg0_PE3_LAST_CONV_MOD(void* base, uint32_t val);

/* DX_M1_NPU1.PE3_CFG1 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_cfg1(void* base);
void Write_Dx_m1_npu1_Pe3_cfg1(void* base, uint32_t val);
/* DX_M1_NPU1.PE3_CFG1.PE3_OFEATURE_CHANNEL (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_cfg1_PE3_OFEATURE_CHANNEL(void* base);
void Write_Dx_m1_npu1_Pe3_cfg1_PE3_OFEATURE_CHANNEL(void* base, uint32_t val);

/* DX_M1_NPU1.PE3_CFG1.PE3_OFEATURE_NUMBER (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_cfg1_PE3_OFEATURE_NUMBER(void* base);
void Write_Dx_m1_npu1_Pe3_cfg1_PE3_OFEATURE_NUMBER(void* base, uint32_t val);

/* DX_M1_NPU1.PE3_CFG2 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_cfg2(void* base);
void Write_Dx_m1_npu1_Pe3_cfg2(void* base, uint32_t val);
/* DX_M1_NPU1.PE3_CFG2.PE3_OFEATURE_WIDTH (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_cfg2_PE3_OFEATURE_WIDTH(void* base);
void Write_Dx_m1_npu1_Pe3_cfg2_PE3_OFEATURE_WIDTH(void* base, uint32_t val);

/* DX_M1_NPU1.PE3_CFG2.PE3_OFEATURE_HEIGHT (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_cfg2_PE3_OFEATURE_HEIGHT(void* base);
void Write_Dx_m1_npu1_Pe3_cfg2_PE3_OFEATURE_HEIGHT(void* base, uint32_t val);

/* DX_M1_NPU1.PE3_CFG3 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_cfg3(void* base);
void Write_Dx_m1_npu1_Pe3_cfg3(void* base, uint32_t val);
/* DX_M1_NPU1.PE3_CFG3.PE3_OFEATURE_SIZE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_cfg3_PE3_OFEATURE_SIZE(void* base);
void Write_Dx_m1_npu1_Pe3_cfg3_PE3_OFEATURE_SIZE(void* base, uint32_t val);

/* DX_M1_NPU1.PE3_CFG4 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_cfg4(void* base);
void Write_Dx_m1_npu1_Pe3_cfg4(void* base, uint32_t val);
/* DX_M1_NPU1.PE3_CFG4.PE3_FEATURE_HEIGHT (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_cfg4_PE3_FEATURE_HEIGHT(void* base);
void Write_Dx_m1_npu1_Pe3_cfg4_PE3_FEATURE_HEIGHT(void* base, uint32_t val);

/* DX_M1_NPU1.PE3_CFG4.PE3_FEATURE_CHANNEL (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_cfg4_PE3_FEATURE_CHANNEL(void* base);
void Write_Dx_m1_npu1_Pe3_cfg4_PE3_FEATURE_CHANNEL(void* base, uint32_t val);

/* DX_M1_NPU1.PE3_CFG5 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_cfg5(void* base);
void Write_Dx_m1_npu1_Pe3_cfg5(void* base, uint32_t val);
/* DX_M1_NPU1.PE3_CFG5.PE3_FILTER_NUMBER (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_cfg5_PE3_FILTER_NUMBER(void* base);
void Write_Dx_m1_npu1_Pe3_cfg5_PE3_FILTER_NUMBER(void* base, uint32_t val);

/* DX_M1_NPU1.PE3_CFG5.PE3_FEATURE_WIDTH (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_cfg5_PE3_FEATURE_WIDTH(void* base);
void Write_Dx_m1_npu1_Pe3_cfg5_PE3_FEATURE_WIDTH(void* base, uint32_t val);

/* DX_M1_NPU1.PE3_CFG6 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_cfg6(void* base);
void Write_Dx_m1_npu1_Pe3_cfg6(void* base, uint32_t val);
/* DX_M1_NPU1.PE3_CFG6.RESERVED0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_cfg6_RESERVED0(void* base);
void Write_Dx_m1_npu1_Pe3_cfg6_RESERVED0(void* base, uint32_t val);

/* DX_M1_NPU1.PE3_CFG6.PE3_FILTER_WIDTH (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_cfg6_PE3_FILTER_WIDTH(void* base);
void Write_Dx_m1_npu1_Pe3_cfg6_PE3_FILTER_WIDTH(void* base, uint32_t val);

/* DX_M1_NPU1.PE3_CFG6.PE3_FILTER_HEIGHT (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_cfg6_PE3_FILTER_HEIGHT(void* base);
void Write_Dx_m1_npu1_Pe3_cfg6_PE3_FILTER_HEIGHT(void* base, uint32_t val);

/* DX_M1_NPU1.PE3_CFG6.PE3_FILTER_CHANNEL (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_cfg6_PE3_FILTER_CHANNEL(void* base);
void Write_Dx_m1_npu1_Pe3_cfg6_PE3_FILTER_CHANNEL(void* base, uint32_t val);

/* DX_M1_NPU1.PE3_CFG7 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_cfg7(void* base);
void Write_Dx_m1_npu1_Pe3_cfg7(void* base, uint32_t val);
/* DX_M1_NPU1.PE3_CFG7.PE3_PAD_TOP_SIZE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_cfg7_PE3_PAD_TOP_SIZE(void* base);
void Write_Dx_m1_npu1_Pe3_cfg7_PE3_PAD_TOP_SIZE(void* base, uint32_t val);

/* DX_M1_NPU1.PE3_CFG7.PE3_PAD_BOTTOM_SIZE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_cfg7_PE3_PAD_BOTTOM_SIZE(void* base);
void Write_Dx_m1_npu1_Pe3_cfg7_PE3_PAD_BOTTOM_SIZE(void* base, uint32_t val);

/* DX_M1_NPU1.PE3_CFG7.PE3_PAD_LEFT_SIZE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_cfg7_PE3_PAD_LEFT_SIZE(void* base);
void Write_Dx_m1_npu1_Pe3_cfg7_PE3_PAD_LEFT_SIZE(void* base, uint32_t val);

/* DX_M1_NPU1.PE3_CFG7.PE3_PAD_RIGHT_SIZE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_cfg7_PE3_PAD_RIGHT_SIZE(void* base);
void Write_Dx_m1_npu1_Pe3_cfg7_PE3_PAD_RIGHT_SIZE(void* base, uint32_t val);

/* DX_M1_NPU1.PE3_CFG7.PE3_PAD_VALUE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_cfg7_PE3_PAD_VALUE(void* base);
void Write_Dx_m1_npu1_Pe3_cfg7_PE3_PAD_VALUE(void* base, uint32_t val);

/* DX_M1_NPU1.PE3_CFG8 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_cfg8(void* base);
void Write_Dx_m1_npu1_Pe3_cfg8(void* base, uint32_t val);
/* DX_M1_NPU1.PE3_CFG8.PE3_STRIDE_X (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_cfg8_PE3_STRIDE_X(void* base);
void Write_Dx_m1_npu1_Pe3_cfg8_PE3_STRIDE_X(void* base, uint32_t val);

/* DX_M1_NPU1.PE3_CFG8.PE3_STRIDE_Y (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_cfg8_PE3_STRIDE_Y(void* base);
void Write_Dx_m1_npu1_Pe3_cfg8_PE3_STRIDE_Y(void* base, uint32_t val);

/* DX_M1_NPU1.PE3_CFG8.RESERVED0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_cfg8_RESERVED0(void* base);
void Write_Dx_m1_npu1_Pe3_cfg8_RESERVED0(void* base, uint32_t val);

/* DX_M1_NPU1.PE3_CFG8.PE3_CHANNEL_OFFSET (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_cfg8_PE3_CHANNEL_OFFSET(void* base);
void Write_Dx_m1_npu1_Pe3_cfg8_PE3_CHANNEL_OFFSET(void* base, uint32_t val);

/* DX_M1_NPU1.PE3_CFG9 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_cfg9(void* base);
void Write_Dx_m1_npu1_Pe3_cfg9(void* base, uint32_t val);
/* DX_M1_NPU1.PE3_CFG9.PE3_ELEM_CHANNEL_OFFSET (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_cfg9_PE3_ELEM_CHANNEL_OFFSET(void* base);
void Write_Dx_m1_npu1_Pe3_cfg9_PE3_ELEM_CHANNEL_OFFSET(void* base, uint32_t val);

/* DX_M1_NPU1.PE3_CFG9.PE3_DILATION_X (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_cfg9_PE3_DILATION_X(void* base);
void Write_Dx_m1_npu1_Pe3_cfg9_PE3_DILATION_X(void* base, uint32_t val);

/* DX_M1_NPU1.PE3_CFG9.PE3_DILATION_Y (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_cfg9_PE3_DILATION_Y(void* base);
void Write_Dx_m1_npu1_Pe3_cfg9_PE3_DILATION_Y(void* base, uint32_t val);

/* DX_M1_NPU1.PE3_CFG9.RESERVED0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_cfg9_RESERVED0(void* base);
void Write_Dx_m1_npu1_Pe3_cfg9_RESERVED0(void* base, uint32_t val);

/* DX_M1_NPU1.PE3_CFG10 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_cfg10(void* base);
void Write_Dx_m1_npu1_Pe3_cfg10(void* base, uint32_t val);
/* DX_M1_NPU1.PE3_CFG10.PE3_READ_FEATURE_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_cfg10_PE3_READ_FEATURE_BASE_ADDR(void* base);
void Write_Dx_m1_npu1_Pe3_cfg10_PE3_READ_FEATURE_BASE_ADDR(void* base, uint32_t val);

/* DX_M1_NPU1.PE3_CFG11 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_cfg11(void* base);
void Write_Dx_m1_npu1_Pe3_cfg11(void* base, uint32_t val);
/* DX_M1_NPU1.PE3_CFG11.PE3_WRITE_FEATURE_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_cfg11_PE3_WRITE_FEATURE_BASE_ADDR(void* base);
void Write_Dx_m1_npu1_Pe3_cfg11_PE3_WRITE_FEATURE_BASE_ADDR(void* base, uint32_t val);

/* DX_M1_NPU1.PE3_CFG12 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_cfg12(void* base);
void Write_Dx_m1_npu1_Pe3_cfg12(void* base, uint32_t val);
/* DX_M1_NPU1.PE3_CFG12.PE3_READ_WEIGHT_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_cfg12_PE3_READ_WEIGHT_BASE_ADDR(void* base);
void Write_Dx_m1_npu1_Pe3_cfg12_PE3_READ_WEIGHT_BASE_ADDR(void* base, uint32_t val);

/* DX_M1_NPU1.PE3_CFG13 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_cfg13(void* base);
void Write_Dx_m1_npu1_Pe3_cfg13(void* base, uint32_t val);
/* DX_M1_NPU1.PE3_CFG13.PE3_ELEM_READ_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_cfg13_PE3_ELEM_READ_BASE_ADDR(void* base);
void Write_Dx_m1_npu1_Pe3_cfg13_PE3_ELEM_READ_BASE_ADDR(void* base, uint32_t val);

/* DX_M1_NPU1.PE3_CFG14 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_cfg14(void* base);
void Write_Dx_m1_npu1_Pe3_cfg14(void* base, uint32_t val);
/* DX_M1_NPU1.PE3_CFG14.PE3_MUL_ADDR_GEN_READ_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_cfg14_PE3_MUL_ADDR_GEN_READ_BASE_ADDR(void* base);
void Write_Dx_m1_npu1_Pe3_cfg14_PE3_MUL_ADDR_GEN_READ_BASE_ADDR(void* base, uint32_t val);

/* DX_M1_NPU1.PE3_CFG15 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_cfg15(void* base);
void Write_Dx_m1_npu1_Pe3_cfg15(void* base, uint32_t val);
/* DX_M1_NPU1.PE3_CFG15.PE3_ADD_ADDR_GEN_READ_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_cfg15_PE3_ADD_ADDR_GEN_READ_BASE_ADDR(void* base);
void Write_Dx_m1_npu1_Pe3_cfg15_PE3_ADD_ADDR_GEN_READ_BASE_ADDR(void* base, uint32_t val);

/* DX_M1_NPU1.PE3_CFG16 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_cfg16(void* base);
void Write_Dx_m1_npu1_Pe3_cfg16(void* base, uint32_t val);
/* DX_M1_NPU1.PE3_CFG16.PE3_SKIP_MUL_ADDR_GEN_READ_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_cfg16_PE3_SKIP_MUL_ADDR_GEN_READ_BASE_ADDR(void* base);
void Write_Dx_m1_npu1_Pe3_cfg16_PE3_SKIP_MUL_ADDR_GEN_READ_BASE_ADDR(void* base, uint32_t val);

/* DX_M1_NPU1.PE3_CFG17 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_cfg17(void* base);
void Write_Dx_m1_npu1_Pe3_cfg17(void* base, uint32_t val);
/* DX_M1_NPU1.PE3_CFG17.PE3_SKIP_ADD_ADDR_GEN_READ_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_cfg17_PE3_SKIP_ADD_ADDR_GEN_READ_BASE_ADDR(void* base);
void Write_Dx_m1_npu1_Pe3_cfg17_PE3_SKIP_ADD_ADDR_GEN_READ_BASE_ADDR(void* base, uint32_t val);

/* DX_M1_NPU1.PE3_CFG18 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_cfg18(void* base);
void Write_Dx_m1_npu1_Pe3_cfg18(void* base, uint32_t val);
/* DX_M1_NPU1.PE3_CFG18.PE3_SE_ADDR_GEN_READ_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_cfg18_PE3_SE_ADDR_GEN_READ_BASE_ADDR(void* base);
void Write_Dx_m1_npu1_Pe3_cfg18_PE3_SE_ADDR_GEN_READ_BASE_ADDR(void* base, uint32_t val);

/* DX_M1_NPU1.PE3_CFG19 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_cfg19(void* base);
void Write_Dx_m1_npu1_Pe3_cfg19(void* base, uint32_t val);
/* DX_M1_NPU1.PE3_CFG19.PE3_GENERAL_ADDR_GEN_READ_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_cfg19_PE3_GENERAL_ADDR_GEN_READ_BASE_ADDR(void* base);
void Write_Dx_m1_npu1_Pe3_cfg19_PE3_GENERAL_ADDR_GEN_READ_BASE_ADDR(void* base, uint32_t val);

/* DX_M1_NPU1.PE3_CFG20 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_cfg20(void* base);
void Write_Dx_m1_npu1_Pe3_cfg20(void* base, uint32_t val);
/* DX_M1_NPU1.PE3_CFG20.PE3_WF_ADDR_MODE1_LINE_SIZE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_cfg20_PE3_WF_ADDR_MODE1_LINE_SIZE(void* base);
void Write_Dx_m1_npu1_Pe3_cfg20_PE3_WF_ADDR_MODE1_LINE_SIZE(void* base, uint32_t val);

/* DX_M1_NPU1.PE3_CFG20.PE3_IMG2COL_LINE_OFFSET (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_cfg20_PE3_IMG2COL_LINE_OFFSET(void* base);
void Write_Dx_m1_npu1_Pe3_cfg20_PE3_IMG2COL_LINE_OFFSET(void* base, uint32_t val);

/* DX_M1_NPU1.PE3_CFG20.RESERVED0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_cfg20_RESERVED0(void* base);
void Write_Dx_m1_npu1_Pe3_cfg20_RESERVED0(void* base, uint32_t val);

/* DX_M1_NPU1.PE3_CFG20.PE3_WF_ADDR_GEN_MODE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_cfg20_PE3_WF_ADDR_GEN_MODE(void* base);
void Write_Dx_m1_npu1_Pe3_cfg20_PE3_WF_ADDR_GEN_MODE(void* base, uint32_t val);

/* DX_M1_NPU1.PE3_CFG21 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_cfg21(void* base);
void Write_Dx_m1_npu1_Pe3_cfg21(void* base, uint32_t val);
/* DX_M1_NPU1.PE3_CFG21.PE3_WF_ADDR_MODE1_LINE_STRIDE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_cfg21_PE3_WF_ADDR_MODE1_LINE_STRIDE(void* base);
void Write_Dx_m1_npu1_Pe3_cfg21_PE3_WF_ADDR_MODE1_LINE_STRIDE(void* base, uint32_t val);

/* DX_M1_NPU1.PE3_CFG22 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_cfg22(void* base);
void Write_Dx_m1_npu1_Pe3_cfg22(void* base, uint32_t val);
/* DX_M1_NPU1.PE3_CFG22.PE3_WF_ADDR_SURFACE_SIZE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_cfg22_PE3_WF_ADDR_SURFACE_SIZE(void* base);
void Write_Dx_m1_npu1_Pe3_cfg22_PE3_WF_ADDR_SURFACE_SIZE(void* base, uint32_t val);

/* DX_M1_NPU1.PE3_CFG23 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_cfg23(void* base);
void Write_Dx_m1_npu1_Pe3_cfg23(void* base, uint32_t val);
/* DX_M1_NPU1.PE3_CFG23.PE3_WF_WRITE_CNT (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_cfg23_PE3_WF_WRITE_CNT(void* base);
void Write_Dx_m1_npu1_Pe3_cfg23_PE3_WF_WRITE_CNT(void* base, uint32_t val);

/* DX_M1_NPU1.PE3_CFG23.PE3_WF_ADDR_SURFACE_STRIDE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_cfg23_PE3_WF_ADDR_SURFACE_STRIDE(void* base);
void Write_Dx_m1_npu1_Pe3_cfg23_PE3_WF_ADDR_SURFACE_STRIDE(void* base, uint32_t val);

/* DX_M1_NPU1.PE3_CFG24 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_cfg24(void* base);
void Write_Dx_m1_npu1_Pe3_cfg24(void* base, uint32_t val);
/* DX_M1_NPU1.PE3_CFG24.PE3_WF_SRC1_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_cfg24_PE3_WF_SRC1_BASE_ADDR(void* base);
void Write_Dx_m1_npu1_Pe3_cfg24_PE3_WF_SRC1_BASE_ADDR(void* base, uint32_t val);

/* DX_M1_NPU1.PE3_CFG25 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_cfg25(void* base);
void Write_Dx_m1_npu1_Pe3_cfg25(void* base, uint32_t val);
/* DX_M1_NPU1.PE3_CFG25.PE3_SFU_OUT_DATA_VALID_NUM (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_cfg25_PE3_SFU_OUT_DATA_VALID_NUM(void* base);
void Write_Dx_m1_npu1_Pe3_cfg25_PE3_SFU_OUT_DATA_VALID_NUM(void* base, uint32_t val);

/* DX_M1_NPU1.PE3_CFG25.RESERVED1 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_cfg25_RESERVED1(void* base);
void Write_Dx_m1_npu1_Pe3_cfg25_RESERVED1(void* base, uint32_t val);

/* DX_M1_NPU1.PE3_CFG25.PE3_ST_ADDR_GEN_SHIFT_LEN (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_cfg25_PE3_ST_ADDR_GEN_SHIFT_LEN(void* base);
void Write_Dx_m1_npu1_Pe3_cfg25_PE3_ST_ADDR_GEN_SHIFT_LEN(void* base, uint32_t val);

/* DX_M1_NPU1.PE3_CFG25.RESERVED0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_cfg25_RESERVED0(void* base);
void Write_Dx_m1_npu1_Pe3_cfg25_RESERVED0(void* base, uint32_t val);

/* DX_M1_NPU1.PE3_CFG25.PE3_ST_ACTIVE_CNT (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_cfg25_PE3_ST_ACTIVE_CNT(void* base);
void Write_Dx_m1_npu1_Pe3_cfg25_PE3_ST_ACTIVE_CNT(void* base, uint32_t val);

/* DX_M1_NPU1.PE3_CFG25.PE3_ST_ACTIVE_PERIOD (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_cfg25_PE3_ST_ACTIVE_PERIOD(void* base);
void Write_Dx_m1_npu1_Pe3_cfg25_PE3_ST_ACTIVE_PERIOD(void* base, uint32_t val);

/* DX_M1_NPU1.PE3_CFG26 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_cfg26(void* base);
void Write_Dx_m1_npu1_Pe3_cfg26(void* base, uint32_t val);
/* DX_M1_NPU1.PE3_CFG26.PE3_ST_ADDR_GEN_MUL (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_cfg26_PE3_ST_ADDR_GEN_MUL(void* base);
void Write_Dx_m1_npu1_Pe3_cfg26_PE3_ST_ADDR_GEN_MUL(void* base, uint32_t val);

/* DX_M1_NPU1.PE3_CFG26.RESERVED0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_cfg26_RESERVED0(void* base);
void Write_Dx_m1_npu1_Pe3_cfg26_RESERVED0(void* base, uint32_t val);

/* DX_M1_NPU1.PE3_VMEM_CFG0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_vmem_cfg0(void* base);
void Write_Dx_m1_npu1_Pe3_vmem_cfg0(void* base, uint32_t val);
/* DX_M1_NPU1.PE3_VMEM_CFG0.PE3_START_NO_IN_BUFF (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_vmem_cfg0_PE3_START_NO_IN_BUFF(void* base);
void Write_Dx_m1_npu1_Pe3_vmem_cfg0_PE3_START_NO_IN_BUFF(void* base, uint32_t val);

/* DX_M1_NPU1.PE3_VMEM_CFG0.RESERVED3 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_vmem_cfg0_RESERVED3(void* base);
void Write_Dx_m1_npu1_Pe3_vmem_cfg0_RESERVED3(void* base, uint32_t val);

/* DX_M1_NPU1.PE3_VMEM_CFG0.PE3_START_NO_WEIGHT_BUFF (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_vmem_cfg0_PE3_START_NO_WEIGHT_BUFF(void* base);
void Write_Dx_m1_npu1_Pe3_vmem_cfg0_PE3_START_NO_WEIGHT_BUFF(void* base, uint32_t val);

/* DX_M1_NPU1.PE3_VMEM_CFG0.RESERVED2 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_vmem_cfg0_RESERVED2(void* base);
void Write_Dx_m1_npu1_Pe3_vmem_cfg0_RESERVED2(void* base, uint32_t val);

/* DX_M1_NPU1.PE3_VMEM_CFG0.PE3_START_NO_OUT_BUFF (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_vmem_cfg0_PE3_START_NO_OUT_BUFF(void* base);
void Write_Dx_m1_npu1_Pe3_vmem_cfg0_PE3_START_NO_OUT_BUFF(void* base, uint32_t val);

/* DX_M1_NPU1.PE3_VMEM_CFG0.RESERVED1 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_vmem_cfg0_RESERVED1(void* base);
void Write_Dx_m1_npu1_Pe3_vmem_cfg0_RESERVED1(void* base, uint32_t val);

/* DX_M1_NPU1.PE3_VMEM_CFG0.PE3_START_NO_ELEM_BUFF (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_vmem_cfg0_PE3_START_NO_ELEM_BUFF(void* base);
void Write_Dx_m1_npu1_Pe3_vmem_cfg0_PE3_START_NO_ELEM_BUFF(void* base, uint32_t val);

/* DX_M1_NPU1.PE3_VMEM_CFG0.RESERVED0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_vmem_cfg0_RESERVED0(void* base);
void Write_Dx_m1_npu1_Pe3_vmem_cfg0_RESERVED0(void* base, uint32_t val);

/* DX_M1_NPU1.PE3_DMA_CTRL (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_dma_ctrl(void* base);
void Write_Dx_m1_npu1_Pe3_dma_ctrl(void* base, uint32_t val);
/* DX_M1_NPU1.PE3_DMA_CTRL.PE3_START_OP_EN (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_dma_ctrl_PE3_START_OP_EN(void* base);
void Write_Dx_m1_npu1_Pe3_dma_ctrl_PE3_START_OP_EN(void* base, uint32_t val);

/* DX_M1_NPU1.PE3_DMA_CTRL.PE3_DMA_CTRL_MODE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_dma_ctrl_PE3_DMA_CTRL_MODE(void* base);
void Write_Dx_m1_npu1_Pe3_dma_ctrl_PE3_DMA_CTRL_MODE(void* base, uint32_t val);

/* DX_M1_NPU1.PE3_DMA_CTRL.PE3_WEIGHT_BIT_WIDTH (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_dma_ctrl_PE3_WEIGHT_BIT_WIDTH(void* base);
void Write_Dx_m1_npu1_Pe3_dma_ctrl_PE3_WEIGHT_BIT_WIDTH(void* base, uint32_t val);

/* DX_M1_NPU1.PE3_DMA_CTRL.PE3_WEIGHT_DUMMY_MODE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_dma_ctrl_PE3_WEIGHT_DUMMY_MODE(void* base);
void Write_Dx_m1_npu1_Pe3_dma_ctrl_PE3_WEIGHT_DUMMY_MODE(void* base, uint32_t val);

/* DX_M1_NPU1.PE3_DMA_CTRL.RESERVED0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_dma_ctrl_RESERVED0(void* base);
void Write_Dx_m1_npu1_Pe3_dma_ctrl_RESERVED0(void* base, uint32_t val);

/* DX_M1_NPU1.PE3_DMA_ELEM_CFG0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_dma_elem_cfg0(void* base);
void Write_Dx_m1_npu1_Pe3_dma_elem_cfg0(void* base, uint32_t val);
/* DX_M1_NPU1.PE3_DMA_ELEM_CFG0.PE3_RD_ELEM_SIZE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_dma_elem_cfg0_PE3_RD_ELEM_SIZE(void* base);
void Write_Dx_m1_npu1_Pe3_dma_elem_cfg0_PE3_RD_ELEM_SIZE(void* base, uint32_t val);

/* DX_M1_NPU1.PE3_DMA_ELEM_CFG0.PE3_RD_ELEM_TIME (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_dma_elem_cfg0_PE3_RD_ELEM_TIME(void* base);
void Write_Dx_m1_npu1_Pe3_dma_elem_cfg0_PE3_RD_ELEM_TIME(void* base, uint32_t val);

/* DX_M1_NPU1.PE3_DMA_ELEM_CFG0.PE3_RD_ELEM_MODE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_dma_elem_cfg0_PE3_RD_ELEM_MODE(void* base);
void Write_Dx_m1_npu1_Pe3_dma_elem_cfg0_PE3_RD_ELEM_MODE(void* base, uint32_t val);

/* DX_M1_NPU1.PE3_DMA_ELEM_CFG0.PE3_RD_ELEM_EN (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_dma_elem_cfg0_PE3_RD_ELEM_EN(void* base);
void Write_Dx_m1_npu1_Pe3_dma_elem_cfg0_PE3_RD_ELEM_EN(void* base, uint32_t val);

/* DX_M1_NPU1.PE3_DMA_ELEM_CFG0.RESERVED0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_dma_elem_cfg0_RESERVED0(void* base);
void Write_Dx_m1_npu1_Pe3_dma_elem_cfg0_RESERVED0(void* base, uint32_t val);

/* DX_M1_NPU1.PE3_DMA_ELEM_CFG1 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_dma_elem_cfg1(void* base);
void Write_Dx_m1_npu1_Pe3_dma_elem_cfg1(void* base, uint32_t val);
/* DX_M1_NPU1.PE3_DMA_ELEM_CFG1.PE3_RD_ELEM_STRIDE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_dma_elem_cfg1_PE3_RD_ELEM_STRIDE(void* base);
void Write_Dx_m1_npu1_Pe3_dma_elem_cfg1_PE3_RD_ELEM_STRIDE(void* base, uint32_t val);

/* DX_M1_NPU1.PE3_DMA_ELEM_CFG2 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_dma_elem_cfg2(void* base);
void Write_Dx_m1_npu1_Pe3_dma_elem_cfg2(void* base, uint32_t val);
/* DX_M1_NPU1.PE3_DMA_ELEM_CFG2.PE3_RD_ELEM_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_dma_elem_cfg2_PE3_RD_ELEM_BASE_ADDR(void* base);
void Write_Dx_m1_npu1_Pe3_dma_elem_cfg2_PE3_RD_ELEM_BASE_ADDR(void* base, uint32_t val);

/* DX_M1_NPU1.PE3_DMA_ELEM_CFG3 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_dma_elem_cfg3(void* base);
void Write_Dx_m1_npu1_Pe3_dma_elem_cfg3(void* base, uint32_t val);
/* DX_M1_NPU1.PE3_DMA_ELEM_CFG3.PE3_WT_ELEM_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_dma_elem_cfg3_PE3_WT_ELEM_BASE_ADDR(void* base);
void Write_Dx_m1_npu1_Pe3_dma_elem_cfg3_PE3_WT_ELEM_BASE_ADDR(void* base, uint32_t val);

/* DX_M1_NPU1.PE3_DMA_W_CFG0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_dma_w_cfg0(void* base);
void Write_Dx_m1_npu1_Pe3_dma_w_cfg0(void* base, uint32_t val);
/* DX_M1_NPU1.PE3_DMA_W_CFG0.PE3_RD_W_TIME (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_dma_w_cfg0_PE3_RD_W_TIME(void* base);
void Write_Dx_m1_npu1_Pe3_dma_w_cfg0_PE3_RD_W_TIME(void* base, uint32_t val);

/* DX_M1_NPU1.PE3_DMA_W_CFG0.PE3_RD_W_MODE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_dma_w_cfg0_PE3_RD_W_MODE(void* base);
void Write_Dx_m1_npu1_Pe3_dma_w_cfg0_PE3_RD_W_MODE(void* base, uint32_t val);

/* DX_M1_NPU1.PE3_DMA_W_CFG0.PE3_RD_W_EN (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_dma_w_cfg0_PE3_RD_W_EN(void* base);
void Write_Dx_m1_npu1_Pe3_dma_w_cfg0_PE3_RD_W_EN(void* base, uint32_t val);

/* DX_M1_NPU1.PE3_DMA_W_CFG0.RESERVED0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_dma_w_cfg0_RESERVED0(void* base);
void Write_Dx_m1_npu1_Pe3_dma_w_cfg0_RESERVED0(void* base, uint32_t val);

/* DX_M1_NPU1.PE3_DMA_W_CFG1 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_dma_w_cfg1(void* base);
void Write_Dx_m1_npu1_Pe3_dma_w_cfg1(void* base, uint32_t val);
/* DX_M1_NPU1.PE3_DMA_W_CFG1.PE3_RD_W_STRIDE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_dma_w_cfg1_PE3_RD_W_STRIDE(void* base);
void Write_Dx_m1_npu1_Pe3_dma_w_cfg1_PE3_RD_W_STRIDE(void* base, uint32_t val);

/* DX_M1_NPU1.PE3_DMA_W_CFG1.PE3_RD_W_SIZE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_dma_w_cfg1_PE3_RD_W_SIZE(void* base);
void Write_Dx_m1_npu1_Pe3_dma_w_cfg1_PE3_RD_W_SIZE(void* base, uint32_t val);

/* DX_M1_NPU1.PE3_DMA_W_CFG2 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_dma_w_cfg2(void* base);
void Write_Dx_m1_npu1_Pe3_dma_w_cfg2(void* base, uint32_t val);
/* DX_M1_NPU1.PE3_DMA_W_CFG2.PE3_RD_W_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_dma_w_cfg2_PE3_RD_W_BASE_ADDR(void* base);
void Write_Dx_m1_npu1_Pe3_dma_w_cfg2_PE3_RD_W_BASE_ADDR(void* base, uint32_t val);

/* DX_M1_NPU1.PE3_DMA_W_CFG3 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_dma_w_cfg3(void* base);
void Write_Dx_m1_npu1_Pe3_dma_w_cfg3(void* base, uint32_t val);
/* DX_M1_NPU1.PE3_DMA_W_CFG3.PE3_WT_W_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_dma_w_cfg3_PE3_WT_W_BASE_ADDR(void* base);
void Write_Dx_m1_npu1_Pe3_dma_w_cfg3_PE3_WT_W_BASE_ADDR(void* base, uint32_t val);

/* DX_M1_NPU1.PE3_DMA_INF_CFG0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_dma_inf_cfg0(void* base);
void Write_Dx_m1_npu1_Pe3_dma_inf_cfg0(void* base, uint32_t val);
/* DX_M1_NPU1.PE3_DMA_INF_CFG0.PE3_RD_INF_SIZE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_dma_inf_cfg0_PE3_RD_INF_SIZE(void* base);
void Write_Dx_m1_npu1_Pe3_dma_inf_cfg0_PE3_RD_INF_SIZE(void* base, uint32_t val);

/* DX_M1_NPU1.PE3_DMA_INF_CFG0.PE3_RD_INF_TIME (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_dma_inf_cfg0_PE3_RD_INF_TIME(void* base);
void Write_Dx_m1_npu1_Pe3_dma_inf_cfg0_PE3_RD_INF_TIME(void* base, uint32_t val);

/* DX_M1_NPU1.PE3_DMA_INF_CFG0.PE3_RD_INF_MODE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_dma_inf_cfg0_PE3_RD_INF_MODE(void* base);
void Write_Dx_m1_npu1_Pe3_dma_inf_cfg0_PE3_RD_INF_MODE(void* base, uint32_t val);

/* DX_M1_NPU1.PE3_DMA_INF_CFG0.PE3_RD_INF_EN (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_dma_inf_cfg0_PE3_RD_INF_EN(void* base);
void Write_Dx_m1_npu1_Pe3_dma_inf_cfg0_PE3_RD_INF_EN(void* base, uint32_t val);

/* DX_M1_NPU1.PE3_DMA_INF_CFG0.RESERVED0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_dma_inf_cfg0_RESERVED0(void* base);
void Write_Dx_m1_npu1_Pe3_dma_inf_cfg0_RESERVED0(void* base, uint32_t val);

/* DX_M1_NPU1.PE3_DMA_INF_CFG1 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_dma_inf_cfg1(void* base);
void Write_Dx_m1_npu1_Pe3_dma_inf_cfg1(void* base, uint32_t val);
/* DX_M1_NPU1.PE3_DMA_INF_CFG1.PE3_RD_INF_STRIDE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_dma_inf_cfg1_PE3_RD_INF_STRIDE(void* base);
void Write_Dx_m1_npu1_Pe3_dma_inf_cfg1_PE3_RD_INF_STRIDE(void* base, uint32_t val);

/* DX_M1_NPU1.PE3_DMA_INF_CFG2 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_dma_inf_cfg2(void* base);
void Write_Dx_m1_npu1_Pe3_dma_inf_cfg2(void* base, uint32_t val);
/* DX_M1_NPU1.PE3_DMA_INF_CFG2.PE3_RD_INF_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_dma_inf_cfg2_PE3_RD_INF_BASE_ADDR(void* base);
void Write_Dx_m1_npu1_Pe3_dma_inf_cfg2_PE3_RD_INF_BASE_ADDR(void* base, uint32_t val);

/* DX_M1_NPU1.PE3_DMA_INF_CFG3 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_dma_inf_cfg3(void* base);
void Write_Dx_m1_npu1_Pe3_dma_inf_cfg3(void* base, uint32_t val);
/* DX_M1_NPU1.PE3_DMA_INF_CFG3.PE3_WT_INF_STRIDE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_dma_inf_cfg3_PE3_WT_INF_STRIDE(void* base);
void Write_Dx_m1_npu1_Pe3_dma_inf_cfg3_PE3_WT_INF_STRIDE(void* base, uint32_t val);

/* DX_M1_NPU1.PE3_DMA_INF_CFG4 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_dma_inf_cfg4(void* base);
void Write_Dx_m1_npu1_Pe3_dma_inf_cfg4(void* base, uint32_t val);
/* DX_M1_NPU1.PE3_DMA_INF_CFG4.PE3_WT_INF_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_dma_inf_cfg4_PE3_WT_INF_BASE_ADDR(void* base);
void Write_Dx_m1_npu1_Pe3_dma_inf_cfg4_PE3_WT_INF_BASE_ADDR(void* base, uint32_t val);

/* DX_M1_NPU1.PE3_DMA_OUTF_CFG0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_dma_outf_cfg0(void* base);
void Write_Dx_m1_npu1_Pe3_dma_outf_cfg0(void* base, uint32_t val);
/* DX_M1_NPU1.PE3_DMA_OUTF_CFG0.PE3_WT_OUTF_SIZE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_dma_outf_cfg0_PE3_WT_OUTF_SIZE(void* base);
void Write_Dx_m1_npu1_Pe3_dma_outf_cfg0_PE3_WT_OUTF_SIZE(void* base, uint32_t val);

/* DX_M1_NPU1.PE3_DMA_OUTF_CFG0.PE3_WT_OUTF_TIME (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_dma_outf_cfg0_PE3_WT_OUTF_TIME(void* base);
void Write_Dx_m1_npu1_Pe3_dma_outf_cfg0_PE3_WT_OUTF_TIME(void* base, uint32_t val);

/* DX_M1_NPU1.PE3_DMA_OUTF_CFG0.RESERVED1 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_dma_outf_cfg0_RESERVED1(void* base);
void Write_Dx_m1_npu1_Pe3_dma_outf_cfg0_RESERVED1(void* base, uint32_t val);

/* DX_M1_NPU1.PE3_DMA_OUTF_CFG0.PE3_WT_OUTF_EN (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_dma_outf_cfg0_PE3_WT_OUTF_EN(void* base);
void Write_Dx_m1_npu1_Pe3_dma_outf_cfg0_PE3_WT_OUTF_EN(void* base, uint32_t val);

/* DX_M1_NPU1.PE3_DMA_OUTF_CFG0.RESERVED0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_dma_outf_cfg0_RESERVED0(void* base);
void Write_Dx_m1_npu1_Pe3_dma_outf_cfg0_RESERVED0(void* base, uint32_t val);

/* DX_M1_NPU1.PE3_DMA_OUTF_CFG1 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_dma_outf_cfg1(void* base);
void Write_Dx_m1_npu1_Pe3_dma_outf_cfg1(void* base, uint32_t val);
/* DX_M1_NPU1.PE3_DMA_OUTF_CFG1.PE3_WT_OUTF_STRIDE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_dma_outf_cfg1_PE3_WT_OUTF_STRIDE(void* base);
void Write_Dx_m1_npu1_Pe3_dma_outf_cfg1_PE3_WT_OUTF_STRIDE(void* base, uint32_t val);

/* DX_M1_NPU1.PE3_DMA_OUTF_CFG2 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_dma_outf_cfg2(void* base);
void Write_Dx_m1_npu1_Pe3_dma_outf_cfg2(void* base, uint32_t val);
/* DX_M1_NPU1.PE3_DMA_OUTF_CFG2.PE3_WT_OUTF_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_dma_outf_cfg2_PE3_WT_OUTF_BASE_ADDR(void* base);
void Write_Dx_m1_npu1_Pe3_dma_outf_cfg2_PE3_WT_OUTF_BASE_ADDR(void* base, uint32_t val);

/* DX_M1_NPU1.PE3_DMA_OUTF_CFG3 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_dma_outf_cfg3(void* base);
void Write_Dx_m1_npu1_Pe3_dma_outf_cfg3(void* base, uint32_t val);
/* DX_M1_NPU1.PE3_DMA_OUTF_CFG3.PE3_RD_OUTF_STRIDE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_dma_outf_cfg3_PE3_RD_OUTF_STRIDE(void* base);
void Write_Dx_m1_npu1_Pe3_dma_outf_cfg3_PE3_RD_OUTF_STRIDE(void* base, uint32_t val);

/* DX_M1_NPU1.PE3_DMA_OUTF_CFG4 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_dma_outf_cfg4(void* base);
void Write_Dx_m1_npu1_Pe3_dma_outf_cfg4(void* base, uint32_t val);
/* DX_M1_NPU1.PE3_DMA_OUTF_CFG4.PE3_RD_OUTF_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_dma_outf_cfg4_PE3_RD_OUTF_BASE_ADDR(void* base);
void Write_Dx_m1_npu1_Pe3_dma_outf_cfg4_PE3_RD_OUTF_BASE_ADDR(void* base, uint32_t val);


extern std::vector<NpuReg> gNpuRegs_DX_M1[2];
extern std::vector<NpuReg> gNpuRmapRegs_DX_M1[2];
extern std::vector<NpuMemMap> gNpuMemMaps_DX_M1[2];

int DX_M1_VerifyGeneratedStruct(void);

} /* namespace dxrt */