#Timing report of worst 30 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: delay_dff_Q_5.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : led_dffe_Q.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                    0.000     0.000
delay_dff_Q_5.QCK[0] (Q_FRAG)                                                                                                                              15.717    15.717
delay_dff_Q_5.QZ[0] (Q_FRAG) [clock-to-output]                                                                                                              1.701    17.418
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I1_LUT3_O_I2_LUT4_O.c_frag.TA2[0] (C_FRAG)                       3.199    20.617
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I1_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                        1.705    22.323
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                 6.724    29.047
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.251    30.298
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                                           4.591    34.889
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.406    36.295
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                     3.058    39.352
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                      1.406    40.758
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                               2.856    43.615
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.533    45.148
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O.t_frag.XB2[0] (T_FRAG)                                                                         2.341    47.489
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                          1.552    49.042
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                                                   3.848    52.889
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                    1.519    54.409
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                                                             3.192    57.600
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                                              1.462    59.062
led_dffe_Q_EN_LUT2_O_I0_LUT3_O.t_frag.XB2[0] (T_FRAG)                                                                                                       2.982    62.044
led_dffe_Q_EN_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                        1.505    63.549
led_dffe_Q_EN_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                                                                                 3.066    66.615
led_dffe_Q_EN_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                                                                  1.406    68.021
led_dffe_Q.QEN[0] (Q_FRAG)                                                                                                                                  3.067    71.088
data arrival time                                                                                                                                                    71.088

clock clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                    0.000     0.000
led_dffe_Q.QCK[0] (Q_FRAG)                                                                                                                                 13.019    13.019
clock uncertainty                                                                                                                                           0.000    13.019
cell setup time                                                                                                                                            -0.591    12.428
data required time                                                                                                                                                   12.428
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   12.428
data arrival time                                                                                                                                                   -71.088
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                    -58.660


#Path 2
Startpoint: delay_dff_Q_5.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_12.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                    0.000     0.000
delay_dff_Q_5.QCK[0] (Q_FRAG)                                                                                                                              15.717    15.717
delay_dff_Q_5.QZ[0] (Q_FRAG) [clock-to-output]                                                                                                              1.701    17.418
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I1_LUT3_O_I2_LUT4_O.c_frag.TA2[0] (C_FRAG)                       3.199    20.617
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I1_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                        1.705    22.323
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                 6.724    29.047
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.251    30.298
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                                           4.591    34.889
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.406    36.295
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                     3.058    39.352
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                      1.406    40.758
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                               2.856    43.615
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.533    45.148
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O.t_frag.XB2[0] (T_FRAG)                                                                         2.341    47.489
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                          1.552    49.042
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                                                   3.848    52.889
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                    1.519    54.409
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                                                             3.192    57.600
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                                              1.462    59.062
led_dffe_Q_EN_LUT2_O_I0_LUT3_O.t_frag.XB2[0] (T_FRAG)                                                                                                       2.982    62.044
led_dffe_Q_EN_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                        1.505    63.549
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT3_O_6.t_frag.XAB[0] (T_FRAG)                                                                                 4.310    67.859
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT3_O_6.t_frag.XZ[0] (T_FRAG)                                                                                  1.305    69.164
delay_dff_Q_12.QD[0] (Q_FRAG)                                                                                                                               0.000    69.164
data arrival time                                                                                                                                                    69.164

clock clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                    0.000     0.000
delay_dff_Q_12.QCK[0] (Q_FRAG)                                                                                                                             12.189    12.189
clock uncertainty                                                                                                                                           0.000    12.189
cell setup time                                                                                                                                             0.105    12.294
data required time                                                                                                                                                   12.294
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   12.294
data arrival time                                                                                                                                                   -69.164
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                    -56.870


#Path 3
Startpoint: delay_dff_Q_5.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_13.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                    0.000     0.000
delay_dff_Q_5.QCK[0] (Q_FRAG)                                                                                                                              15.717    15.717
delay_dff_Q_5.QZ[0] (Q_FRAG) [clock-to-output]                                                                                                              1.701    17.418
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I1_LUT3_O_I2_LUT4_O.c_frag.TA2[0] (C_FRAG)                       3.199    20.617
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I1_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                        1.705    22.323
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                 6.724    29.047
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.251    30.298
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                                           4.591    34.889
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.406    36.295
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                     3.058    39.352
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                      1.406    40.758
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                               2.856    43.615
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.533    45.148
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O.t_frag.XB2[0] (T_FRAG)                                                                         2.341    47.489
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                          1.552    49.042
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                                                   3.848    52.889
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                    1.519    54.409
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                                                             3.192    57.600
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                                              1.462    59.062
led_dffe_Q_EN_LUT2_O_I0_LUT3_O.t_frag.XB2[0] (T_FRAG)                                                                                                       2.982    62.044
led_dffe_Q_EN_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                        1.505    63.549
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT3_O_7.t_frag.XAB[0] (T_FRAG)                                                                                 5.248    68.797
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT3_O_7.t_frag.XZ[0] (T_FRAG)                                                                                  1.305    70.102
delay_dff_Q_13.QD[0] (Q_FRAG)                                                                                                                               0.000    70.102
data arrival time                                                                                                                                                    70.102

clock clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                    0.000     0.000
delay_dff_Q_13.QCK[0] (Q_FRAG)                                                                                                                             14.053    14.053
clock uncertainty                                                                                                                                           0.000    14.053
cell setup time                                                                                                                                             0.105    14.158
data required time                                                                                                                                                   14.158
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   14.158
data arrival time                                                                                                                                                   -70.102
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                    -55.944


#Path 4
Startpoint: delay_dff_Q_5.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_18.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                    0.000     0.000
delay_dff_Q_5.QCK[0] (Q_FRAG)                                                                                                                              15.717    15.717
delay_dff_Q_5.QZ[0] (Q_FRAG) [clock-to-output]                                                                                                              1.701    17.418
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I1_LUT3_O_I2_LUT4_O.c_frag.TA2[0] (C_FRAG)                       3.199    20.617
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I1_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                        1.705    22.323
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                 6.724    29.047
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.251    30.298
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                                           4.591    34.889
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.406    36.295
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                     3.058    39.352
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                      1.406    40.758
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                               2.856    43.615
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.533    45.148
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O.t_frag.XB2[0] (T_FRAG)                                                                         2.341    47.489
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                          1.552    49.042
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                                                   3.848    52.889
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                    1.519    54.409
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                                                             3.192    57.600
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                                              1.462    59.062
led_dffe_Q_EN_LUT2_O_I0_LUT3_O.t_frag.XB2[0] (T_FRAG)                                                                                                       2.982    62.044
led_dffe_Q_EN_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                        1.505    63.549
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT3_O_11.t_frag.XAB[0] (T_FRAG)                                                                                3.948    67.497
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT3_O_11.t_frag.XZ[0] (T_FRAG)                                                                                 1.305    68.802
delay_dff_Q_18.QD[0] (Q_FRAG)                                                                                                                               0.000    68.802
data arrival time                                                                                                                                                    68.802

clock clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                    0.000     0.000
delay_dff_Q_18.QCK[0] (Q_FRAG)                                                                                                                             12.963    12.963
clock uncertainty                                                                                                                                           0.000    12.963
cell setup time                                                                                                                                             0.105    13.068
data required time                                                                                                                                                   13.068
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   13.068
data arrival time                                                                                                                                                   -68.802
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                    -55.734


#Path 5
Startpoint: delay_dff_Q_5.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_8.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                    0.000     0.000
delay_dff_Q_5.QCK[0] (Q_FRAG)                                                                                                                              15.717    15.717
delay_dff_Q_5.QZ[0] (Q_FRAG) [clock-to-output]                                                                                                              1.701    17.418
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I1_LUT3_O_I2_LUT4_O.c_frag.TA2[0] (C_FRAG)                       3.199    20.617
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I1_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                        1.705    22.323
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                 6.724    29.047
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.251    30.298
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                                           4.591    34.889
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.406    36.295
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                     3.058    39.352
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                      1.406    40.758
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                               2.856    43.615
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.533    45.148
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O.t_frag.XB2[0] (T_FRAG)                                                                         2.341    47.489
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                          1.552    49.042
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                                                   3.848    52.889
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                    1.519    54.409
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                                                             3.192    57.600
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                                              1.462    59.062
led_dffe_Q_EN_LUT2_O_I0_LUT3_O.t_frag.XB2[0] (T_FRAG)                                                                                                       2.982    62.044
led_dffe_Q_EN_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                        1.505    63.549
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT3_O_3.t_frag.XAB[0] (T_FRAG)                                                                                 3.692    67.241
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT3_O_3.t_frag.XZ[0] (T_FRAG)                                                                                  1.305    68.546
delay_dff_Q_8.QD[0] (Q_FRAG)                                                                                                                                0.000    68.546
data arrival time                                                                                                                                                    68.546

clock clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                    0.000     0.000
delay_dff_Q_8.QCK[0] (Q_FRAG)                                                                                                                              13.253    13.253
clock uncertainty                                                                                                                                           0.000    13.253
cell setup time                                                                                                                                             0.105    13.358
data required time                                                                                                                                                   13.358
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   13.358
data arrival time                                                                                                                                                   -68.546
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                    -55.188


#Path 6
Startpoint: delay_dff_Q_5.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_11.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                    0.000     0.000
delay_dff_Q_5.QCK[0] (Q_FRAG)                                                                                                                              15.717    15.717
delay_dff_Q_5.QZ[0] (Q_FRAG) [clock-to-output]                                                                                                              1.701    17.418
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I1_LUT3_O_I2_LUT4_O.c_frag.TA2[0] (C_FRAG)                       3.199    20.617
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I1_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                        1.705    22.323
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                 6.724    29.047
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.251    30.298
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                                           4.591    34.889
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.406    36.295
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                     3.058    39.352
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                      1.406    40.758
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                               2.856    43.615
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.533    45.148
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O.t_frag.XB2[0] (T_FRAG)                                                                         2.341    47.489
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                          1.552    49.042
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                                                   3.848    52.889
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                    1.519    54.409
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                                                             3.192    57.600
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                                              1.462    59.062
led_dffe_Q_EN_LUT2_O_I0_LUT3_O.t_frag.XB2[0] (T_FRAG)                                                                                                       2.982    62.044
led_dffe_Q_EN_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                        1.505    63.549
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT3_O_5.t_frag.XAB[0] (T_FRAG)                                                                                 3.113    66.661
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT3_O_5.t_frag.XZ[0] (T_FRAG)                                                                                  1.305    67.967
delay_dff_Q_11.QD[0] (Q_FRAG)                                                                                                                               0.000    67.967
data arrival time                                                                                                                                                    67.967

clock clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                    0.000     0.000
delay_dff_Q_11.QCK[0] (Q_FRAG)                                                                                                                             13.040    13.040
clock uncertainty                                                                                                                                           0.000    13.040
cell setup time                                                                                                                                             0.105    13.146
data required time                                                                                                                                                   13.146
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   13.146
data arrival time                                                                                                                                                   -67.967
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                    -54.821


#Path 7
Startpoint: delay_dff_Q_5.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_10.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                    0.000     0.000
delay_dff_Q_5.QCK[0] (Q_FRAG)                                                                                                                              15.717    15.717
delay_dff_Q_5.QZ[0] (Q_FRAG) [clock-to-output]                                                                                                              1.701    17.418
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I1_LUT3_O_I2_LUT4_O.c_frag.TA2[0] (C_FRAG)                       3.199    20.617
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I1_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                        1.705    22.323
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                 6.724    29.047
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.251    30.298
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                                           4.591    34.889
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.406    36.295
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                     3.058    39.352
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                      1.406    40.758
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                               2.856    43.615
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.533    45.148
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O.t_frag.XB2[0] (T_FRAG)                                                                         2.341    47.489
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                          1.552    49.042
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                                                   3.848    52.889
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                    1.519    54.409
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                                                             3.192    57.600
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                                              1.462    59.062
led_dffe_Q_EN_LUT2_O_I0_LUT3_O.t_frag.XB2[0] (T_FRAG)                                                                                                       2.982    62.044
led_dffe_Q_EN_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                        1.505    63.549
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT3_O_4.t_frag.XAB[0] (T_FRAG)                                                                                 3.424    66.972
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT3_O_4.t_frag.XZ[0] (T_FRAG)                                                                                  1.305    68.278
delay_dff_Q_10.QD[0] (Q_FRAG)                                                                                                                               0.000    68.278
data arrival time                                                                                                                                                    68.278

clock clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                    0.000     0.000
delay_dff_Q_10.QCK[0] (Q_FRAG)                                                                                                                             13.753    13.753
clock uncertainty                                                                                                                                           0.000    13.753
cell setup time                                                                                                                                             0.105    13.859
data required time                                                                                                                                                   13.859
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   13.859
data arrival time                                                                                                                                                   -68.278
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                    -54.419


#Path 8
Startpoint: delay_dff_Q_5.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_2.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                    0.000     0.000
delay_dff_Q_5.QCK[0] (Q_FRAG)                                                                                                                              15.717    15.717
delay_dff_Q_5.QZ[0] (Q_FRAG) [clock-to-output]                                                                                                              1.701    17.418
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I1_LUT3_O_I2_LUT4_O.c_frag.TA2[0] (C_FRAG)                       3.199    20.617
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I1_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                        1.705    22.323
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                 6.724    29.047
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.251    30.298
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                                           4.591    34.889
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.406    36.295
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                     3.058    39.352
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                      1.406    40.758
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                               2.856    43.615
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.533    45.148
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O.t_frag.XB2[0] (T_FRAG)                                                                         2.341    47.489
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                          1.552    49.042
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                                                   3.848    52.889
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                    1.519    54.409
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                                                             3.192    57.600
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                                              1.462    59.062
led_dffe_Q_EN_LUT2_O_I0_LUT3_O.t_frag.XB2[0] (T_FRAG)                                                                                                       2.982    62.044
led_dffe_Q_EN_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                        1.505    63.549
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I2_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                                            3.331    66.879
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I2_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                                             1.305    68.185
delay_dff_Q_2.QD[0] (Q_FRAG)                                                                                                                                0.000    68.185
data arrival time                                                                                                                                                    68.185

clock clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                    0.000     0.000
delay_dff_Q_2.QCK[0] (Q_FRAG)                                                                                                                              13.960    13.960
clock uncertainty                                                                                                                                           0.000    13.960
cell setup time                                                                                                                                             0.105    14.066
data required time                                                                                                                                                   14.066
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   14.066
data arrival time                                                                                                                                                   -68.185
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                    -54.119


#Path 9
Startpoint: delay_dff_Q_5.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_6.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                    0.000     0.000
delay_dff_Q_5.QCK[0] (Q_FRAG)                                                                                                                              15.717    15.717
delay_dff_Q_5.QZ[0] (Q_FRAG) [clock-to-output]                                                                                                              1.701    17.418
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I1_LUT3_O_I2_LUT4_O.c_frag.TA2[0] (C_FRAG)                       3.199    20.617
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I1_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                        1.705    22.323
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                 6.724    29.047
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.251    30.298
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                                           4.591    34.889
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.406    36.295
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                     3.058    39.352
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                      1.406    40.758
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                               2.856    43.615
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.533    45.148
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O.t_frag.XB2[0] (T_FRAG)                                                                         2.341    47.489
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                          1.552    49.042
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                                                   3.848    52.889
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                    1.519    54.409
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                                                             3.192    57.600
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                                              1.462    59.062
led_dffe_Q_EN_LUT2_O_I0_LUT3_O.t_frag.XB2[0] (T_FRAG)                                                                                                       2.982    62.044
led_dffe_Q_EN_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                        1.505    63.549
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT3_O_2.t_frag.XAB[0] (T_FRAG)                                                                                 4.011    67.560
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT3_O_2.t_frag.XZ[0] (T_FRAG)                                                                                  1.305    68.865
delay_dff_Q_6.QD[0] (Q_FRAG)                                                                                                                                0.000    68.865
data arrival time                                                                                                                                                    68.865

clock clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                    0.000     0.000
delay_dff_Q_6.QCK[0] (Q_FRAG)                                                                                                                              14.884    14.884
clock uncertainty                                                                                                                                           0.000    14.884
cell setup time                                                                                                                                             0.105    14.989
data required time                                                                                                                                                   14.989
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   14.989
data arrival time                                                                                                                                                   -68.865
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                    -53.876


#Path 10
Startpoint: delay_dff_Q_5.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_5.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                    0.000     0.000
delay_dff_Q_5.QCK[0] (Q_FRAG)                                                                                                                              15.717    15.717
delay_dff_Q_5.QZ[0] (Q_FRAG) [clock-to-output]                                                                                                              1.701    17.418
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I1_LUT3_O_I2_LUT4_O.c_frag.TA2[0] (C_FRAG)                       3.199    20.617
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I1_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                        1.705    22.323
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                 6.724    29.047
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.251    30.298
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                                           4.591    34.889
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.406    36.295
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                     3.058    39.352
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                      1.406    40.758
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                               2.856    43.615
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.533    45.148
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O.t_frag.XB2[0] (T_FRAG)                                                                         2.341    47.489
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                          1.552    49.042
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                                                   3.848    52.889
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                    1.519    54.409
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                                                             3.192    57.600
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                                              1.462    59.062
led_dffe_Q_EN_LUT2_O_I0_LUT3_O.t_frag.XB2[0] (T_FRAG)                                                                                                       2.982    62.044
led_dffe_Q_EN_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                        1.505    63.549
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT3_O_1.t_frag.XAB[0] (T_FRAG)                                                                                 4.837    68.386
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT3_O_1.t_frag.XZ[0] (T_FRAG)                                                                                  1.305    69.691
delay_dff_Q_5.QD[0] (Q_FRAG)                                                                                                                                0.000    69.691
data arrival time                                                                                                                                                    69.691

clock clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                    0.000     0.000
delay_dff_Q_5.QCK[0] (Q_FRAG)                                                                                                                              15.717    15.717
clock uncertainty                                                                                                                                           0.000    15.717
cell setup time                                                                                                                                             0.105    15.822
data required time                                                                                                                                                   15.822
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   15.822
data arrival time                                                                                                                                                   -69.691
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                    -53.869


#Path 11
Startpoint: delay_dff_Q_5.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_4.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                    0.000     0.000
delay_dff_Q_5.QCK[0] (Q_FRAG)                                                                                                                              15.717    15.717
delay_dff_Q_5.QZ[0] (Q_FRAG) [clock-to-output]                                                                                                              1.701    17.418
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I1_LUT3_O_I2_LUT4_O.c_frag.TA2[0] (C_FRAG)                       3.199    20.617
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I1_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                        1.705    22.323
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                 6.724    29.047
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.251    30.298
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                                           4.591    34.889
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.406    36.295
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                     3.058    39.352
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                      1.406    40.758
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                               2.856    43.615
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.533    45.148
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O.t_frag.XB2[0] (T_FRAG)                                                                         2.341    47.489
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                          1.552    49.042
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                                                   3.848    52.889
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                    1.519    54.409
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                                                             3.192    57.600
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                                              1.462    59.062
led_dffe_Q_EN_LUT2_O_I0_LUT3_O.t_frag.XB2[0] (T_FRAG)                                                                                                       2.982    62.044
led_dffe_Q_EN_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                        1.505    63.549
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                   4.121    67.670
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                    1.305    68.975
delay_dff_Q_4.QD[0] (Q_FRAG)                                                                                                                                0.000    68.975
data arrival time                                                                                                                                                    68.975

clock clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                    0.000     0.000
delay_dff_Q_4.QCK[0] (Q_FRAG)                                                                                                                              15.837    15.837
clock uncertainty                                                                                                                                           0.000    15.837
cell setup time                                                                                                                                             0.105    15.942
data required time                                                                                                                                                   15.942
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   15.942
data arrival time                                                                                                                                                   -68.975
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                    -53.033


#Path 12
Startpoint: delay_dff_Q_5.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                    0.000     0.000
delay_dff_Q_5.QCK[0] (Q_FRAG)                                                                                                                              15.717    15.717
delay_dff_Q_5.QZ[0] (Q_FRAG) [clock-to-output]                                                                                                              1.701    17.418
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I1_LUT3_O_I2_LUT4_O.c_frag.TA2[0] (C_FRAG)                       3.199    20.617
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I1_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                        1.705    22.323
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                 6.724    29.047
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.251    30.298
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                                           4.591    34.889
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.406    36.295
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                     3.058    39.352
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                      1.406    40.758
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                               2.856    43.615
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.533    45.148
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O.t_frag.XB2[0] (T_FRAG)                                                                         2.341    47.489
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                          1.552    49.042
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                                                   3.848    52.889
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                    1.519    54.409
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                                                             3.192    57.600
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                                              1.462    59.062
led_dffe_Q_EN_LUT2_O_I0_LUT3_O.t_frag.XB2[0] (T_FRAG)                                                                                                       2.982    62.044
led_dffe_Q_EN_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                        1.505    63.549
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT2_O_1.t_frag.XAB[0] (T_FRAG)                                                                                 2.483    66.032
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT2_O_1.t_frag.XZ[0] (T_FRAG)                                                                                  1.305    67.337
delay_dff_Q.QD[0] (Q_FRAG)                                                                                                                                  0.000    67.337
data arrival time                                                                                                                                                    67.337

clock clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                    0.000     0.000
delay_dff_Q.QCK[0] (Q_FRAG)                                                                                                                                14.754    14.754
clock uncertainty                                                                                                                                           0.000    14.754
cell setup time                                                                                                                                             0.105    14.859
data required time                                                                                                                                                   14.859
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   14.859
data arrival time                                                                                                                                                   -67.337
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                    -52.478


#Path 13
Startpoint: delay_dff_Q_5.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_3.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                    0.000     0.000
delay_dff_Q_5.QCK[0] (Q_FRAG)                                                                                                                              15.717    15.717
delay_dff_Q_5.QZ[0] (Q_FRAG) [clock-to-output]                                                                                                              1.701    17.418
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I1_LUT3_O_I2_LUT4_O.c_frag.TA2[0] (C_FRAG)                       3.199    20.617
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I1_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                        1.705    22.323
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                 6.724    29.047
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.251    30.298
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                                           4.591    34.889
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.406    36.295
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                     3.058    39.352
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                      1.406    40.758
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                               2.856    43.615
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.533    45.148
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O.t_frag.XB2[0] (T_FRAG)                                                                         2.341    47.489
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                          1.552    49.042
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                                                   3.848    52.889
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                    1.519    54.409
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                                                             3.192    57.600
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                                              1.462    59.062
led_dffe_Q_EN_LUT2_O_I0_LUT3_O.t_frag.XB2[0] (T_FRAG)                                                                                                       2.982    62.044
led_dffe_Q_EN_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                        1.505    63.549
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                                            3.134    66.683
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                                             1.305    67.989
delay_dff_Q_3.QD[0] (Q_FRAG)                                                                                                                                0.000    67.989
data arrival time                                                                                                                                                    67.989

clock clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                    0.000     0.000
delay_dff_Q_3.QCK[0] (Q_FRAG)                                                                                                                              15.761    15.761
clock uncertainty                                                                                                                                           0.000    15.761
cell setup time                                                                                                                                             0.105    15.867
data required time                                                                                                                                                   15.867
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   15.867
data arrival time                                                                                                                                                   -67.989
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                    -52.122


#Path 14
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_1.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                   Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                  0.000     0.000
clock source latency                                                                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                               0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                                        12.866    12.866
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                                        1.701    14.568
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT2_O_6_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  4.596    19.164
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT2_O_6_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593    20.757
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT2_O_6_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 5.034    25.791
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT2_O_6_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    26.787
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT2_O_6_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       3.188    29.975
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT2_O_6_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    30.970
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT3_O_5_I0_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                        4.604    35.574
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT3_O_5_I0_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    36.570
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT3_O_10_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 3.994    40.563
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT3_O_10_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996    41.559
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                    3.390    44.949
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                     0.996    45.944
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                                              3.631    49.575
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                               0.996    50.571
led_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                        3.564    54.135
led_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                         1.251    55.386
led_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT3_I2.t_frag.XAB[0] (T_FRAG)                                                       2.400    57.786
led_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                                        1.305    59.091
delay_dff_Q_1.QD[0] (Q_FRAG)                                                                                           0.000    59.091
data arrival time                                                                                                               59.091

clock clk (rise edge)                                                                                                  0.000     0.000
clock source latency                                                                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                               0.000     0.000
delay_dff_Q_1.QCK[0] (Q_FRAG)                                                                                         14.887    14.887
clock uncertainty                                                                                                      0.000    14.887
cell setup time                                                                                                        0.105    14.993
data required time                                                                                                              14.993
--------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                              14.993
data arrival time                                                                                                              -59.091
--------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                               -44.099


#Path 15
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_9.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                   Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                  0.000     0.000
clock source latency                                                                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                               0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                                        12.866    12.866
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                                        1.701    14.568
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT2_O_6_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  4.596    19.164
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT2_O_6_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593    20.757
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT2_O_6_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 5.034    25.791
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT2_O_6_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    26.787
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT2_O_6_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       3.188    29.975
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT2_O_6_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    30.970
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT3_O_5_I0_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                        4.604    35.574
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT3_O_5_I0_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    36.570
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT3_O_10_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 3.994    40.563
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT3_O_10_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996    41.559
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT3_O_10.t_frag.XAB[0] (T_FRAG)                                           4.130    45.688
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT3_O_10.t_frag.XZ[0] (T_FRAG)                                            1.251    46.940
delay_dff_Q_9.QD[0] (Q_FRAG)                                                                                           2.974    49.914
data arrival time                                                                                                               49.914

clock clk (rise edge)                                                                                                  0.000     0.000
clock source latency                                                                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                               0.000     0.000
delay_dff_Q_9.QCK[0] (Q_FRAG)                                                                                         13.100    13.100
clock uncertainty                                                                                                      0.000    13.100
cell setup time                                                                                                        0.105    13.205
data required time                                                                                                              13.205
--------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                              13.205
data arrival time                                                                                                              -49.914
--------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                               -36.708


#Path 16
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_7.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                   Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                  0.000     0.000
clock source latency                                                                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                               0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                                        12.866    12.866
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                                        1.701    14.568
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT2_O_6_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  4.596    19.164
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT2_O_6_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593    20.757
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT2_O_6_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 5.034    25.791
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT2_O_6_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    26.787
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT2_O_6_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       3.188    29.975
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT2_O_6_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    30.970
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT3_O_5_I0_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                        4.604    35.574
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT3_O_5_I0_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    36.570
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT3_O_10_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 3.994    40.563
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT3_O_10_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996    41.559
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                    3.390    44.949
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                     0.996    45.944
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT2_O_2.t_frag.XAB[0] (T_FRAG)                                            3.253    49.198
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT2_O_2.t_frag.XZ[0] (T_FRAG)                                             1.305    50.503
delay_dff_Q_7.QD[0] (Q_FRAG)                                                                                           0.000    50.503
data arrival time                                                                                                               50.503

clock clk (rise edge)                                                                                                  0.000     0.000
clock source latency                                                                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                               0.000     0.000
delay_dff_Q_7.QCK[0] (Q_FRAG)                                                                                         14.586    14.586
clock uncertainty                                                                                                      0.000    14.586
cell setup time                                                                                                        0.105    14.692
data required time                                                                                                              14.692
--------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                              14.692
data arrival time                                                                                                              -50.503
--------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                               -35.811


#Path 17
Startpoint: led_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:redled.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                             Incr      Path
------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                         0.000     0.000
led_dffe_Q.QCK[0] (Q_FRAG)                                                      13.019    13.019
led_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                                      1.701    14.720
$iopadmap$helloworldfpga.redled.O_DAT[0] (BIDIR_CELL)                            8.359    23.079
$iopadmap$helloworldfpga.redled.O_PAD_$out[0] (BIDIR_CELL)                       9.809    32.888
out:redled.outpad[0] (.output)                                                   0.000    32.888
data arrival time                                                                         32.888

clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
clock uncertainty                                                                0.000     0.000
output external delay                                                            0.000     0.000
data required time                                                                         0.000
------------------------------------------------------------------------------------------------
data required time                                                                         0.000
data arrival time                                                                        -32.888
------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                         -32.888


#Path 18
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_15.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                   Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                  0.000     0.000
clock source latency                                                                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                               0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                                        12.866    12.866
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                                        1.701    14.568
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT2_O_6_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  4.596    19.164
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT2_O_6_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593    20.757
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT2_O_6_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 5.034    25.791
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT2_O_6_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    26.787
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT2_O_6_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       3.188    29.975
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT2_O_6_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    30.970
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT3_O_9.t_frag.XAB[0] (T_FRAG)                                            3.045    34.015
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT3_O_9.t_frag.XZ[0] (T_FRAG)                                             1.251    35.266
delay_dff_Q_15.QD[0] (Q_FRAG)                                                                                          5.573    40.839
data arrival time                                                                                                               40.839

clock clk (rise edge)                                                                                                  0.000     0.000
clock source latency                                                                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                               0.000     0.000
delay_dff_Q_15.QCK[0] (Q_FRAG)                                                                                        13.754    13.754
clock uncertainty                                                                                                      0.000    13.754
cell setup time                                                                                                        0.105    13.860
data required time                                                                                                              13.860
--------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                              13.860
data arrival time                                                                                                              -40.839
--------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                               -26.980


#Path 19
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_14.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                   Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                  0.000     0.000
clock source latency                                                                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                               0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                                        12.866    12.866
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                                        1.701    14.568
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT2_O_6_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  4.596    19.164
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT2_O_6_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593    20.757
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT2_O_6_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 5.034    25.791
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT2_O_6_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    26.787
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT2_O_6_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       3.188    29.975
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT2_O_6_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    30.970
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT4_O.c_frag.TBS[0] (C_FRAG)                                              4.702    35.672
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT4_O.c_frag.CZ[0] (C_FRAG)                                               0.996    36.668
delay_dff_Q_14.QD[0] (Q_FRAG)                                                                                          2.478    39.146
data arrival time                                                                                                               39.146

clock clk (rise edge)                                                                                                  0.000     0.000
clock source latency                                                                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                               0.000     0.000
delay_dff_Q_14.QCK[0] (Q_FRAG)                                                                                        13.852    13.852
clock uncertainty                                                                                                      0.000    13.852
cell setup time                                                                                                        0.105    13.958
data required time                                                                                                              13.958
--------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                              13.958
data arrival time                                                                                                              -39.146
--------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                               -25.188


#Path 20
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_17.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                              12.866    12.866
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                              1.701    14.568
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT2_O_6_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                        4.596    19.164
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT2_O_6_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.593    20.757
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT2_O_6_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       5.034    25.791
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT2_O_6_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    26.787
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT3_O_8_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                        4.819    31.606
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT3_O_8_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                         1.251    32.857
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT3_O_8.t_frag.XAB[0] (T_FRAG)                                  2.400    35.257
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT3_O_8.t_frag.XZ[0] (T_FRAG)                                   1.305    36.562
delay_dff_Q_17.QD[0] (Q_FRAG)                                                                                0.000    36.562
data arrival time                                                                                                     36.562

clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
delay_dff_Q_17.QCK[0] (Q_FRAG)                                                                              12.180    12.180
clock uncertainty                                                                                            0.000    12.180
cell setup time                                                                                              0.105    12.285
data required time                                                                                                    12.285
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    12.285
data arrival time                                                                                                    -36.562
----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -24.277


#Path 21
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_16.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                   Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                  0.000     0.000
clock source latency                                                                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                               0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                                        12.866    12.866
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                                        1.701    14.568
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT2_O_6_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  4.596    19.164
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT2_O_6_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593    20.757
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT2_O_6_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 5.034    25.791
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT2_O_6_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    26.787
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT2_O_6_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       3.188    29.975
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT2_O_6_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    30.970
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT2_O_3.t_frag.XAB[0] (T_FRAG)                                            3.087    34.057
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT2_O_3.t_frag.XZ[0] (T_FRAG)                                             1.305    35.362
delay_dff_Q_16.QD[0] (Q_FRAG)                                                                                          0.000    35.362
data arrival time                                                                                                               35.362

clock clk (rise edge)                                                                                                  0.000     0.000
clock source latency                                                                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                               0.000     0.000
delay_dff_Q_16.QCK[0] (Q_FRAG)                                                                                        12.033    12.033
clock uncertainty                                                                                                      0.000    12.033
cell setup time                                                                                                        0.105    12.139
data required time                                                                                                              12.139
--------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                              12.139
data arrival time                                                                                                              -35.362
--------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                               -23.224


#Path 22
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_20.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                    0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                             12.866    12.866
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                             1.701    14.568
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT2_O_6_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                       4.596    19.164
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT2_O_6_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                        1.593    20.757
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT2_O_5_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                       5.374    26.132
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT2_O_5_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.251    27.383
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT3_O_12.t_frag.XAB[0] (T_FRAG)                                5.684    33.067
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT3_O_12.t_frag.XZ[0] (T_FRAG)                                 1.305    34.372
delay_dff_Q_20.QD[0] (Q_FRAG)                                                                               0.000    34.372
data arrival time                                                                                                    34.372

clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                    0.000     0.000
delay_dff_Q_20.QCK[0] (Q_FRAG)                                                                             12.102    12.102
clock uncertainty                                                                                           0.000    12.102
cell setup time                                                                                             0.105    12.208
data required time                                                                                                   12.208
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   12.208
data arrival time                                                                                                   -34.372
---------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                    -22.165


#Path 23
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_21.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                    0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                             12.866    12.866
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                             1.701    14.568
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT2_O_6_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                       4.596    19.164
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT2_O_6_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                        1.593    20.757
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT2_O_5_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                       5.374    26.132
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT2_O_5_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.251    27.383
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT2_O_5.t_frag.XAB[0] (T_FRAG)                                 3.942    31.325
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT2_O_5.t_frag.XZ[0] (T_FRAG)                                  1.305    32.630
delay_dff_Q_21.QD[0] (Q_FRAG)                                                                               0.000    32.630
data arrival time                                                                                                    32.630

clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                    0.000     0.000
delay_dff_Q_21.QCK[0] (Q_FRAG)                                                                             12.267    12.267
clock uncertainty                                                                                           0.000    12.267
cell setup time                                                                                             0.105    12.372
data required time                                                                                                   12.372
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   12.372
data arrival time                                                                                                   -32.630
---------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                    -20.258


#Path 24
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_19.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                              12.866    12.866
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                              1.701    14.568
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT2_O_6_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                        4.596    19.164
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT2_O_6_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.593    20.757
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT2_O_6_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       5.034    25.791
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT2_O_6_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    26.787
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT2_O_4.t_frag.XAB[0] (T_FRAG)                                  3.400    30.186
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT2_O_4.t_frag.XZ[0] (T_FRAG)                                   1.305    31.492
delay_dff_Q_19.QD[0] (Q_FRAG)                                                                                0.000    31.492
data arrival time                                                                                                     31.492

clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
delay_dff_Q_19.QCK[0] (Q_FRAG)                                                                              13.726    13.726
clock uncertainty                                                                                            0.000    13.726
cell setup time                                                                                              0.105    13.831
data required time                                                                                                    13.831
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    13.831
data arrival time                                                                                                    -31.492
----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -17.660


#Path 25
Startpoint: delay_dff_Q_26.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_26.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                          0.000     0.000
clock source latency                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                       0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                                                11.137    11.137
delay_dff_Q_26.QZ[0] (Q_FRAG) [clock-to-output]                                                1.701    12.839
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT1_O.f_frag.FS[0] (F_FRAG)                       5.925    18.764
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT1_O.f_frag.FZ[0] (F_FRAG)                       0.612    19.376
delay_dff_Q_26.QD[0] (Q_FRAG)                                                                  7.388    26.764
data arrival time                                                                                       26.764

clock clk (rise edge)                                                                          0.000     0.000
clock source latency                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                       0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                                                11.137    11.137
clock uncertainty                                                                              0.000    11.137
cell setup time                                                                                0.105    11.243
data required time                                                                                      11.243
--------------------------------------------------------------------------------------------------------------
data required time                                                                                      11.243
data arrival time                                                                                      -26.764
--------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -15.521


#Path 26
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_22.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                    0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                             12.866    12.866
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                             1.701    14.568
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT2_O_6_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                       4.596    19.164
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT2_O_6_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                        1.593    20.757
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT2_O_6.t_frag.XAB[0] (T_FRAG)                                 5.841    26.598
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT2_O_6.t_frag.XZ[0] (T_FRAG)                                  1.305    27.903
delay_dff_Q_22.QD[0] (Q_FRAG)                                                                               0.000    27.903
data arrival time                                                                                                    27.903

clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                    0.000     0.000
delay_dff_Q_22.QCK[0] (Q_FRAG)                                                                             12.893    12.893
clock uncertainty                                                                                           0.000    12.893
cell setup time                                                                                             0.105    12.998
data required time                                                                                                   12.998
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   12.998
data arrival time                                                                                                   -27.903
---------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                    -14.905


#Path 27
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_23.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                    0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                                             11.997    11.997
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                                             1.701    13.698
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT2_O_7_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                       4.895    18.593
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT2_O_7_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.406    19.999
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT2_O_7.t_frag.XAB[0] (T_FRAG)                                 2.400    22.399
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT2_O_7.t_frag.XZ[0] (T_FRAG)                                  1.305    23.704
delay_dff_Q_23.QD[0] (Q_FRAG)                                                                               0.000    23.704
data arrival time                                                                                                    23.704

clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                    0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                                             12.127    12.127
clock uncertainty                                                                                           0.000    12.127
cell setup time                                                                                             0.105    12.233
data required time                                                                                                   12.233
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   12.233
data arrival time                                                                                                   -23.704
---------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                    -11.472


#Path 28
Startpoint: led_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : led_dffe_Q.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                         0.000     0.000
led_dffe_Q.QCK[0] (Q_FRAG)                                      13.019    13.019
led_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                      1.701    14.720
led_LUT1_I0.f_frag.FS[0] (F_FRAG)                                2.863    17.583
led_LUT1_I0.f_frag.FZ[0] (F_FRAG)                                0.612    18.195
led_dffe_Q.QD[0] (Q_FRAG)                                        3.084    21.279
data arrival time                                                         21.279

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                         0.000     0.000
led_dffe_Q.QCK[0] (Q_FRAG)                                      13.019    13.019
clock uncertainty                                                0.000    13.019
cell setup time                                                  0.105    13.124
data required time                                                        13.124
--------------------------------------------------------------------------------
data required time                                                        13.124
data arrival time                                                        -21.279
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -8.155


#Path 29
Startpoint: delay_dff_Q_26.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_25.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                           0.000     0.000
clock source latency                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                        0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                                                 11.137    11.137
delay_dff_Q_26.QZ[0] (Q_FRAG) [clock-to-output]                                                 1.701    12.839
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT2_O.t_frag.XAB[0] (T_FRAG)                       5.537    18.375
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.305    19.681
delay_dff_Q_25.QD[0] (Q_FRAG)                                                                   0.000    19.681
data arrival time                                                                                        19.681

clock clk (rise edge)                                                                           0.000     0.000
clock source latency                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                        0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                                 11.997    11.997
clock uncertainty                                                                               0.000    11.997
cell setup time                                                                                 0.105    12.102
data required time                                                                                       12.102
---------------------------------------------------------------------------------------------------------------
data required time                                                                                       12.102
data arrival time                                                                                       -19.681
---------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                         -7.579


#Path 30
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_24.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                           0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                                    11.997    11.997
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                                    1.701    13.698
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT3_O_13.t_frag.XSL[0] (T_FRAG)                       4.306    18.004
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT3_O_13.t_frag.XZ[0] (T_FRAG)                        1.462    19.466
delay_dff_Q_24.QD[0] (Q_FRAG)                                                                      0.000    19.466
data arrival time                                                                                           19.466

clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                           0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                    12.866    12.866
clock uncertainty                                                                                  0.000    12.866
cell setup time                                                                                    0.105    12.972
data required time                                                                                          12.972
------------------------------------------------------------------------------------------------------------------
data required time                                                                                          12.972
data arrival time                                                                                          -19.466
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -6.494


#End of timing report
