{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1659737096368 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1659737096368 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 05 17:04:56 2022 " "Processing started: Fri Aug 05 17:04:56 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1659737096368 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659737096368 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off decode2_3_to_7 -c decode2_3_to_7 " "Command: quartus_map --read_settings_files=on --write_settings_files=off decode2_3_to_7 -c decode2_3_to_7" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659737096368 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1659737096931 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1659737096931 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"=\";  expecting \";\", or \",\" decode2_3_to_7.vhd(22) " "VHDL syntax error at decode2_3_to_7.vhd(22) near text \"=\";  expecting \";\", or \",\"" {  } { { "decode2_3_to_7.vhd" "" { Text "D:/Escritorio/FPGA - REPASO/EJEMPLO_3_DECODE2/decode2_3_to_7.vhd" 22 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659737105843 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"=\";  expecting \";\", or \",\" decode2_3_to_7.vhd(23) " "VHDL syntax error at decode2_3_to_7.vhd(23) near text \"=\";  expecting \";\", or \",\"" {  } { { "decode2_3_to_7.vhd" "" { Text "D:/Escritorio/FPGA - REPASO/EJEMPLO_3_DECODE2/decode2_3_to_7.vhd" 23 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659737105843 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"=\";  expecting \";\", or \",\" decode2_3_to_7.vhd(24) " "VHDL syntax error at decode2_3_to_7.vhd(24) near text \"=\";  expecting \";\", or \",\"" {  } { { "decode2_3_to_7.vhd" "" { Text "D:/Escritorio/FPGA - REPASO/EJEMPLO_3_DECODE2/decode2_3_to_7.vhd" 24 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659737105843 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"=\";  expecting \";\", or \",\" decode2_3_to_7.vhd(25) " "VHDL syntax error at decode2_3_to_7.vhd(25) near text \"=\";  expecting \";\", or \",\"" {  } { { "decode2_3_to_7.vhd" "" { Text "D:/Escritorio/FPGA - REPASO/EJEMPLO_3_DECODE2/decode2_3_to_7.vhd" 25 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659737105843 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"=\";  expecting \";\", or \",\" decode2_3_to_7.vhd(26) " "VHDL syntax error at decode2_3_to_7.vhd(26) near text \"=\";  expecting \";\", or \",\"" {  } { { "decode2_3_to_7.vhd" "" { Text "D:/Escritorio/FPGA - REPASO/EJEMPLO_3_DECODE2/decode2_3_to_7.vhd" 26 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659737105844 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"=\";  expecting \";\", or \",\" decode2_3_to_7.vhd(27) " "VHDL syntax error at decode2_3_to_7.vhd(27) near text \"=\";  expecting \";\", or \",\"" {  } { { "decode2_3_to_7.vhd" "" { Text "D:/Escritorio/FPGA - REPASO/EJEMPLO_3_DECODE2/decode2_3_to_7.vhd" 27 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659737105844 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"=\";  expecting \";\", or \",\" decode2_3_to_7.vhd(28) " "VHDL syntax error at decode2_3_to_7.vhd(28) near text \"=\";  expecting \";\", or \",\"" {  } { { "decode2_3_to_7.vhd" "" { Text "D:/Escritorio/FPGA - REPASO/EJEMPLO_3_DECODE2/decode2_3_to_7.vhd" 28 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659737105844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode2_3_to_7.vhd 0 0 " "Found 0 design units, including 0 entities, in source file decode2_3_to_7.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659737105844 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 7 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 7 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4773 " "Peak virtual memory: 4773 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1659737105917 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Aug 05 17:05:05 2022 " "Processing ended: Fri Aug 05 17:05:05 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1659737105917 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1659737105917 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1659737105917 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1659737105917 ""}
