<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2015.1 (64-bit)              -->
<!--                                                         -->
<!-- Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.   -->

<Project Version="7" Minor="5" Path="C:/Users/Matthijs/Dropbox/Informatica/Afstuderen/fpga-edu/Vivado/fpga-edu.xpr">
  <DefaultLaunch Dir="$PRUNDIR"/>
  <Configuration>
    <Option Name="Id" Val="b9e63a623d254a759191ed4d09e6a44a"/>
    <Option Name="Part" Val="xc7a100tcsg324-1"/>
    <Option Name="CompiledLibDir" Val="$PCACHEDIR/compile_simlib"/>
    <Option Name="TargetLanguage" Val="VHDL"/>
    <Option Name="BoardPart" Val=""/>
    <Option Name="ActiveSimSet" Val="sim_1"/>
    <Option Name="DefaultLib" Val="xil_defaultlib"/>
    <Option Name="EnableCoreContainer" Val="FALSE"/>
    <Option Name="EnableCoreContainerForIPI" Val="FALSE"/>
  </Configuration>
  <FileSets Version="1" Minor="31">
    <FileSet Name="sources_1" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
      <Filter Type="Srcs"/>
      <File Path="$PSRCDIR/sources_1/imports/vhdl/main.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../Vivado/fpga-edu/fpga-edu.srcs/sources_1/imports/vhdl/main.vhd"/>
          <Attr Name="ImportTime" Val="1431792334"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../SDK/controller_application/Debug/controller_application.elf">
        <FileInfo>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="ScopedToRef" Val="controller"/>
          <Attr Name="ScopedToCell" Val="U0/microblaze_I"/>
          <Attr Name="IsVisible" Val="1"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="main"/>
        <Option Name="TopAutoSet" Val="TRUE"/>
      </Config>
    </FileSet>
    <FileSet Name="constr-nexys-4" Type="Constrs" RelSrcDir="$PSRCDIR/constr-nexys-4">
      <Filter Type="Constrs"/>
      <File Path="$PSRCDIR/constr-nexys-4/imports/constraints/Nexys4_Master.xdc">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../Vivado/fpga-edu/fpga-edu.srcs/constrs_1/imports/constraints/Nexys4_Master.xdc"/>
          <Attr Name="ImportTime" Val="1378293982"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="ConstrsType" Val="XDC"/>
      </Config>
    </FileSet>
    <FileSet Name="sim_1" Type="SimulationSrcs" RelSrcDir="$PSRCDIR/sim_1">
      <File Path="$PPRDIR/../SDK/controller_application/Debug/controller_application.elf">
        <FileInfo>
          <Attr Name="UsedIn" Val="simulation"/>
          <Attr Name="ScopedToRef" Val="controller"/>
          <Attr Name="ScopedToCell" Val="U0/microblaze_I"/>
          <Attr Name="IsVisible" Val="1"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="main"/>
        <Option Name="TopLib" Val="xil_defaultlib"/>
        <Option Name="TopAutoSet" Val="TRUE"/>
        <Option Name="SimMode" Val="post-implementation"/>
        <Option Name="SrcSet" Val="sources_1"/>
      </Config>
    </FileSet>
    <FileSet Name="controller" Type="BlockSrcs" RelSrcDir="$PSRCDIR/controller">
      <File Path="$PSRCDIR/sources_1/ip/controller/controller.xci">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
        <CompFileExtendedInfo CompFileName="controller.xci" FileRelPathName="controller.xml"/>
        <CompFileExtendedInfo CompFileName="controller.xci" FileRelPathName="doc/microblaze_mcs_v2_3_changelog.txt"/>
        <CompFileExtendedInfo CompFileName="controller.xci" FileRelPathName="controller_board.xdc"/>
        <CompFileExtendedInfo CompFileName="controller.xci" FileRelPathName="mdm_v3_2/pcores/mdm_v3_2/hdl/vhdl/arbiter.vhd"/>
        <CompFileExtendedInfo CompFileName="controller.xci" FileRelPathName="sim/controller.vhd"/>
        <CompFileExtendedInfo CompFileName="controller.xci" FileRelPathName="microblaze_mcs_v2_3/hdl/microblaze_mcs.vhd"/>
        <CompFileExtendedInfo CompFileName="controller.xci" FileRelPathName="microblaze_mcs_v2_3/hdl/lmb2axi.vhd"/>
        <CompFileExtendedInfo CompFileName="controller.xci" FileRelPathName="microblaze_mcs_v2_3/hdl/lmb_bram.vhd"/>
        <CompFileExtendedInfo CompFileName="controller.xci" FileRelPathName="microblaze_mcs_v2_3/hdl/ram_module_top.vhd"/>
        <CompFileExtendedInfo CompFileName="controller.xci" FileRelPathName="mdm_v3_2/pcores/mdm_v3_2/hdl/vhdl/mdm.vhd"/>
        <CompFileExtendedInfo CompFileName="controller.xci" FileRelPathName="mdm_v3_2/pcores/mdm_v3_2/hdl/vhdl/jtag_control.vhd"/>
        <CompFileExtendedInfo CompFileName="controller.xci" FileRelPathName="mdm_v3_2/pcores/mdm_v3_2/hdl/vhdl/srl_fifo.vhd"/>
        <CompFileExtendedInfo CompFileName="controller.xci" FileRelPathName="mdm_v3_2/pcores/mdm_v3_2/hdl/vhdl/mdm_primitives.vhd"/>
        <CompFileExtendedInfo CompFileName="controller.xci" FileRelPathName="axi_lite_ipif_v3_0/pcores/axi_lite_ipif_v3_0/hdl/vhdl/axi_lite_ipif.vhd"/>
        <CompFileExtendedInfo CompFileName="controller.xci" FileRelPathName="axi_lite_ipif_v3_0/pcores/axi_lite_ipif_v3_0/hdl/vhdl/slave_attachment.vhd"/>
        <CompFileExtendedInfo CompFileName="controller.xci" FileRelPathName="axi_lite_ipif_v3_0/pcores/axi_lite_ipif_v3_0/hdl/vhdl/address_decoder.vhd"/>
        <CompFileExtendedInfo CompFileName="controller.xci" FileRelPathName="axi_lite_ipif_v3_0/pcores/axi_lite_ipif_v3_0/hdl/vhdl/pselect_f.vhd"/>
        <CompFileExtendedInfo CompFileName="controller.xci" FileRelPathName="axi_lite_ipif_v3_0/pcores/axi_lite_ipif_v3_0/hdl/vhdl/ipif_pkg.vhd"/>
        <CompFileExtendedInfo CompFileName="controller.xci" FileRelPathName="lmb_v10_v3_0/pcores/lmb_v10_v3_0/hdl/vhdl/lmb_v10.vhd"/>
        <CompFileExtendedInfo CompFileName="controller.xci" FileRelPathName="lmb_bram_if_cntlr_v4_0/pcores/lmb_bram_if_cntlr_v4_0/hdl/vhdl/lmb_mux.vhd"/>
        <CompFileExtendedInfo CompFileName="controller.xci" FileRelPathName="lmb_bram_if_cntlr_v4_0/pcores/lmb_bram_if_cntlr_v4_0/hdl/vhdl/axi_interface.vhd"/>
        <CompFileExtendedInfo CompFileName="controller.xci" FileRelPathName="mdm_v3_2/pcores/mdm_v3_2/hdl/vhdl/mdm_core.vhd"/>
        <CompFileExtendedInfo CompFileName="controller.xci" FileRelPathName="mdm_v3_2/pcores/mdm_v3_2/hdl/vhdl/bus_master.vhd"/>
        <CompFileExtendedInfo CompFileName="controller.xci" FileRelPathName="lmb_bram_if_cntlr_v4_0/pcores/lmb_bram_if_cntlr_v4_0/hdl/vhdl/lmb_bram_if_cntlr.vhd"/>
        <CompFileExtendedInfo CompFileName="controller.xci" FileRelPathName="lmb_bram_if_cntlr_v4_0/pcores/lmb_bram_if_cntlr_v4_0/hdl/vhdl/pselect.vhd"/>
        <CompFileExtendedInfo CompFileName="controller.xci" FileRelPathName="lmb_bram_if_cntlr_v4_0/pcores/lmb_bram_if_cntlr_v4_0/hdl/vhdl/pselect_mask.vhd"/>
        <CompFileExtendedInfo CompFileName="controller.xci" FileRelPathName="controller_stub.v"/>
        <CompFileExtendedInfo CompFileName="controller.xci" FileRelPathName="controller_stub.vhdl"/>
        <CompFileExtendedInfo CompFileName="controller.xci" FileRelPathName="controller_funcsim.vhdl"/>
        <CompFileExtendedInfo CompFileName="controller.xci" FileRelPathName="controller_funcsim.v"/>
        <CompFileExtendedInfo CompFileName="controller.xci" FileRelPathName="controller.dcp"/>
        <CompFileExtendedInfo CompFileName="controller.xci" FileRelPathName="controller.vho"/>
        <CompFileExtendedInfo CompFileName="controller.xci" FileRelPathName="controller.xdc"/>
        <CompFileExtendedInfo CompFileName="controller.xci" FileRelPathName="controller_ooc.xdc"/>
        <CompFileExtendedInfo CompFileName="controller.xci" FileRelPathName="synth/controller.vhd"/>
        <CompFileExtendedInfo CompFileName="controller.xci" FileRelPathName="iomodule_v3_0/pcores/iomodule_v3_0/hdl/vhdl/iomodule.vhd"/>
        <CompFileExtendedInfo CompFileName="controller.xci" FileRelPathName="iomodule_v3_0/pcores/iomodule_v3_0/hdl/vhdl/gpo_module.vhd"/>
        <CompFileExtendedInfo CompFileName="controller.xci" FileRelPathName="iomodule_v3_0/pcores/iomodule_v3_0/hdl/vhdl/pselect_mask.vhd"/>
        <CompFileExtendedInfo CompFileName="controller.xci" FileRelPathName="controller.bmm"/>
        <CompFileExtendedInfo CompFileName="controller.xci" FileRelPathName="microblaze_v9_5/hdl/microblaze_v9_5_vh_rfs.vhd"/>
        <CompFileExtendedInfo CompFileName="controller.xci" FileRelPathName="data/mb_bootloop_le.elf"/>
        <CompFileExtendedInfo CompFileName="controller.xci" FileRelPathName="lmb_bram_if_cntlr_v4_0/pcores/lmb_bram_if_cntlr_v4_0/hdl/vhdl/correct_one_bit.vhd"/>
        <CompFileExtendedInfo CompFileName="controller.xci" FileRelPathName="lmb_bram_if_cntlr_v4_0/pcores/lmb_bram_if_cntlr_v4_0/hdl/vhdl/checkbit_handler.vhd"/>
        <CompFileExtendedInfo CompFileName="controller.xci" FileRelPathName="lmb_bram_if_cntlr_v4_0/pcores/lmb_bram_if_cntlr_v4_0/hdl/vhdl/parityenable.vhd"/>
        <CompFileExtendedInfo CompFileName="controller.xci" FileRelPathName="lmb_bram_if_cntlr_v4_0/pcores/lmb_bram_if_cntlr_v4_0/hdl/vhdl/parity.vhd"/>
        <CompFileExtendedInfo CompFileName="controller.xci" FileRelPathName="lmb_bram_if_cntlr_v4_0/pcores/lmb_bram_if_cntlr_v4_0/hdl/vhdl/xor18.vhd"/>
        <CompFileExtendedInfo CompFileName="controller.xci" FileRelPathName="lmb_bram_if_cntlr_v4_0/pcores/lmb_bram_if_cntlr_v4_0/hdl/vhdl/lmb_bram_if_primitives.vhd"/>
        <CompFileExtendedInfo CompFileName="controller.xci" FileRelPathName="lmb_bram_if_cntlr_v4_0/pcores/lmb_bram_if_cntlr_v4_0/hdl/vhdl/lmb_bram_if_funcs.vhd"/>
        <CompFileExtendedInfo CompFileName="controller.xci" FileRelPathName="iomodule_v3_0/pcores/iomodule_v3_0/hdl/vhdl/uart_transmit.vhd"/>
        <CompFileExtendedInfo CompFileName="controller.xci" FileRelPathName="iomodule_v3_0/pcores/iomodule_v3_0/hdl/vhdl/uart_receive.vhd"/>
        <CompFileExtendedInfo CompFileName="controller.xci" FileRelPathName="iomodule_v3_0/pcores/iomodule_v3_0/hdl/vhdl/uart_control_status.vhd"/>
        <CompFileExtendedInfo CompFileName="controller.xci" FileRelPathName="iomodule_v3_0/pcores/iomodule_v3_0/hdl/vhdl/pit_module.vhd"/>
        <CompFileExtendedInfo CompFileName="controller.xci" FileRelPathName="iomodule_v3_0/pcores/iomodule_v3_0/hdl/vhdl/intr_ctrl.vhd"/>
        <CompFileExtendedInfo CompFileName="controller.xci" FileRelPathName="iomodule_v3_0/pcores/iomodule_v3_0/hdl/vhdl/iomodule_core.vhd"/>
        <CompFileExtendedInfo CompFileName="controller.xci" FileRelPathName="iomodule_v3_0/pcores/iomodule_v3_0/hdl/vhdl/gpi_module.vhd"/>
        <CompFileExtendedInfo CompFileName="controller.xci" FileRelPathName="iomodule_v3_0/pcores/iomodule_v3_0/hdl/vhdl/fit_module.vhd"/>
        <CompFileExtendedInfo CompFileName="controller.xci" FileRelPathName="iomodule_v3_0/pcores/iomodule_v3_0/hdl/vhdl/divide_part.vhd"/>
        <CompFileExtendedInfo CompFileName="controller.xci" FileRelPathName="iomodule_v3_0/pcores/iomodule_v3_0/hdl/vhdl/xilinx_primitives.vhd"/>
        <CompFileExtendedInfo CompFileName="controller.xci" FileRelPathName="mb_bootloop_le.elf"/>
        <CompFileExtendedInfo CompFileName="controller.xci" FileRelPathName="controller_sdk.xml"/>
      </File>
      <Config>
        <Option Name="TopModule" Val="controller"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
  </FileSets>
  <Simulators>
    <Simulator Name="XSim">
      <Option Name="Description" Val="Vivado Simulator"/>
      <Option Name="CompiledLib" Val="0"/>
    </Simulator>
    <Simulator Name="ModelSim">
      <Option Name="Description" Val="ModelSim Simulator"/>
    </Simulator>
    <Simulator Name="Questa">
      <Option Name="Description" Val="Questa Advanced Simulator"/>
    </Simulator>
    <Simulator Name="IES">
      <Option Name="Description" Val="Incisive Enterprise Simulator (IES)"/>
    </Simulator>
    <Simulator Name="VCS">
      <Option Name="Description" Val="Verilog Compiler Simulator (VCS)"/>
    </Simulator>
    <Simulator Name="Riviera">
      <Option Name="Description" Val="Riviera-PRO Simulator"/>
    </Simulator>
    <Simulator Name="ActiveHDL">
      <Option Name="Description" Val="Active-HDL Simulator"/>
    </Simulator>
  </Simulators>
  <Runs Version="1" Minor="9">
    <Run Id="synth_1" Type="Ft3:Synth" SrcSet="sources_1" Part="xc7a100tcsg324-1" ConstrsSet="constr-nexys-4" Description="Vivado Synthesis Defaults" State="current" Dir="$PRUNDIR/synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2015">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="controller_synth_1" Type="Ft3:Synth" SrcSet="controller" Part="xc7a100tcsg324-1" ConstrsSet="controller" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/controller_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2015">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="impl_1" Type="Ft2:EntireDesign" Part="xc7a100tcsg324-1" ConstrsSet="constr-nexys-4" Description="Vivado Implementation Defaults" State="current" Dir="$PRUNDIR/impl_1" SynthRun="synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2015">
          <Desc>Vivado Implementation Defaults</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="controller_impl_1" Type="Ft2:EntireDesign" Part="xc7a100tcsg324-1" ConstrsSet="controller" Description="Vivado Implementation Defaults" SynthRun="controller_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2015">
          <Desc>Vivado Implementation Defaults</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
  </Runs>
</Project>
