INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Rintaro Sanada/verilog/Display_view/Display_view.srcs/sources_1/new/pattern.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pattern
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Rintaro Sanada/verilog/Display_view/Display_view.srcs/sources_1/new/pckgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pckgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Rintaro Sanada/verilog/Display_view/Display_view.srcs/sources_1/new/syncgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module syncgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Rintaro Sanada/Downloads/XilinxFPGA_SE/Cora_Z7-07S/dai2-3sho/pattern/SIM/pattern_tb2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pattern_tb2
