{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1588359299704 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1588359299718 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 01 13:54:59 2020 " "Processing started: Fri May 01 13:54:59 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1588359299718 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588359299718 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off finalproject -c finalproject " "Command: quartus_map --read_settings_files=on --write_settings_files=off finalproject -c finalproject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588359299718 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1588359302702 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1588359302703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject_soc/synthesis/finalproject_soc.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject_soc/synthesis/finalproject_soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject_soc " "Found entity 1: finalproject_soc" {  } { { "finalproject_soc/synthesis/finalproject_soc.v" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/finalproject_soc.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588359319700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588359319700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject_soc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject_soc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "finalproject_soc/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588359319725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588359319725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject_soc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject_soc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "finalproject_soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588359319743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588359319743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject_soc/synthesis/submodules/finalproject_soc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject_soc/synthesis/submodules/finalproject_soc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject_soc_irq_mapper " "Found entity 1: finalproject_soc_irq_mapper" {  } { { "finalproject_soc/synthesis/submodules/finalproject_soc_irq_mapper.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/finalproject_soc_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588359319760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588359319760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject_soc/synthesis/submodules/finalproject_soc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject_soc/synthesis/submodules/finalproject_soc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject_soc_mm_interconnect_0 " "Found entity 1: finalproject_soc_mm_interconnect_0" {  } { { "finalproject_soc/synthesis/submodules/finalproject_soc_mm_interconnect_0.v" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/finalproject_soc_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588359319848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588359319848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject_soc/synthesis/submodules/finalproject_soc_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject_soc/synthesis/submodules/finalproject_soc_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject_soc_mm_interconnect_0_avalon_st_adapter " "Found entity 1: finalproject_soc_mm_interconnect_0_avalon_st_adapter" {  } { { "finalproject_soc/synthesis/submodules/finalproject_soc_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/finalproject_soc_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588359319871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588359319871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject_soc/synthesis/submodules/finalproject_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject_soc/synthesis/submodules/finalproject_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: finalproject_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "finalproject_soc/synthesis/submodules/finalproject_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/finalproject_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588359319893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588359319893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "finalproject_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588359319912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588359319912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "finalproject_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588359319934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588359319934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "finalproject_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588359319954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588359319954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject_soc/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "finalproject_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588359319975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588359319975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject_soc/synthesis/submodules/finalproject_soc_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject_soc/synthesis/submodules/finalproject_soc_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject_soc_mm_interconnect_0_rsp_mux_001 " "Found entity 1: finalproject_soc_mm_interconnect_0_rsp_mux_001" {  } { { "finalproject_soc/synthesis/submodules/finalproject_soc_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/finalproject_soc_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588359319997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588359319997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject_soc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file finalproject_soc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "finalproject_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588359320018 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "finalproject_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588359320018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588359320018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject_soc/synthesis/submodules/finalproject_soc_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject_soc/synthesis/submodules/finalproject_soc_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject_soc_mm_interconnect_0_rsp_mux " "Found entity 1: finalproject_soc_mm_interconnect_0_rsp_mux" {  } { { "finalproject_soc/synthesis/submodules/finalproject_soc_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/finalproject_soc_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588359320040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588359320040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject_soc/synthesis/submodules/finalproject_soc_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject_soc/synthesis/submodules/finalproject_soc_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject_soc_mm_interconnect_0_rsp_demux_001 " "Found entity 1: finalproject_soc_mm_interconnect_0_rsp_demux_001" {  } { { "finalproject_soc/synthesis/submodules/finalproject_soc_mm_interconnect_0_rsp_demux_001.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/finalproject_soc_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588359320065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588359320065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject_soc/synthesis/submodules/finalproject_soc_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject_soc/synthesis/submodules/finalproject_soc_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject_soc_mm_interconnect_0_rsp_demux " "Found entity 1: finalproject_soc_mm_interconnect_0_rsp_demux" {  } { { "finalproject_soc/synthesis/submodules/finalproject_soc_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/finalproject_soc_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588359320086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588359320086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject_soc/synthesis/submodules/finalproject_soc_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject_soc/synthesis/submodules/finalproject_soc_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject_soc_mm_interconnect_0_cmd_mux_001 " "Found entity 1: finalproject_soc_mm_interconnect_0_cmd_mux_001" {  } { { "finalproject_soc/synthesis/submodules/finalproject_soc_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/finalproject_soc_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588359320107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588359320107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject_soc/synthesis/submodules/finalproject_soc_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject_soc/synthesis/submodules/finalproject_soc_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject_soc_mm_interconnect_0_cmd_mux " "Found entity 1: finalproject_soc_mm_interconnect_0_cmd_mux" {  } { { "finalproject_soc/synthesis/submodules/finalproject_soc_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/finalproject_soc_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588359320127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588359320127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject_soc/synthesis/submodules/finalproject_soc_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject_soc/synthesis/submodules/finalproject_soc_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject_soc_mm_interconnect_0_cmd_demux_001 " "Found entity 1: finalproject_soc_mm_interconnect_0_cmd_demux_001" {  } { { "finalproject_soc/synthesis/submodules/finalproject_soc_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/finalproject_soc_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588359320148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588359320148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject_soc/synthesis/submodules/finalproject_soc_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject_soc/synthesis/submodules/finalproject_soc_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject_soc_mm_interconnect_0_cmd_demux " "Found entity 1: finalproject_soc_mm_interconnect_0_cmd_demux" {  } { { "finalproject_soc/synthesis/submodules/finalproject_soc_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/finalproject_soc_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588359320172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588359320172 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel finalproject_soc_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at finalproject_soc_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "finalproject_soc/synthesis/submodules/finalproject_soc_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/finalproject_soc_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1588359320192 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel finalproject_soc_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at finalproject_soc_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "finalproject_soc/synthesis/submodules/finalproject_soc_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/finalproject_soc_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1588359320193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject_soc/synthesis/submodules/finalproject_soc_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file finalproject_soc/synthesis/submodules/finalproject_soc_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject_soc_mm_interconnect_0_router_003_default_decode " "Found entity 1: finalproject_soc_mm_interconnect_0_router_003_default_decode" {  } { { "finalproject_soc/synthesis/submodules/finalproject_soc_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/finalproject_soc_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588359320198 ""} { "Info" "ISGN_ENTITY_NAME" "2 finalproject_soc_mm_interconnect_0_router_003 " "Found entity 2: finalproject_soc_mm_interconnect_0_router_003" {  } { { "finalproject_soc/synthesis/submodules/finalproject_soc_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/finalproject_soc_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588359320198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588359320198 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel finalproject_soc_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at finalproject_soc_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "finalproject_soc/synthesis/submodules/finalproject_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/finalproject_soc_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1588359320216 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel finalproject_soc_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at finalproject_soc_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "finalproject_soc/synthesis/submodules/finalproject_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/finalproject_soc_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1588359320218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject_soc/synthesis/submodules/finalproject_soc_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file finalproject_soc/synthesis/submodules/finalproject_soc_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject_soc_mm_interconnect_0_router_002_default_decode " "Found entity 1: finalproject_soc_mm_interconnect_0_router_002_default_decode" {  } { { "finalproject_soc/synthesis/submodules/finalproject_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/finalproject_soc_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588359320223 ""} { "Info" "ISGN_ENTITY_NAME" "2 finalproject_soc_mm_interconnect_0_router_002 " "Found entity 2: finalproject_soc_mm_interconnect_0_router_002" {  } { { "finalproject_soc/synthesis/submodules/finalproject_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/finalproject_soc_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588359320223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588359320223 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel finalproject_soc_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at finalproject_soc_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "finalproject_soc/synthesis/submodules/finalproject_soc_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/finalproject_soc_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1588359320242 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel finalproject_soc_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at finalproject_soc_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "finalproject_soc/synthesis/submodules/finalproject_soc_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/finalproject_soc_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1588359320243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject_soc/synthesis/submodules/finalproject_soc_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file finalproject_soc/synthesis/submodules/finalproject_soc_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject_soc_mm_interconnect_0_router_001_default_decode " "Found entity 1: finalproject_soc_mm_interconnect_0_router_001_default_decode" {  } { { "finalproject_soc/synthesis/submodules/finalproject_soc_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/finalproject_soc_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588359320247 ""} { "Info" "ISGN_ENTITY_NAME" "2 finalproject_soc_mm_interconnect_0_router_001 " "Found entity 2: finalproject_soc_mm_interconnect_0_router_001" {  } { { "finalproject_soc/synthesis/submodules/finalproject_soc_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/finalproject_soc_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588359320247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588359320247 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel finalproject_soc_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at finalproject_soc_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "finalproject_soc/synthesis/submodules/finalproject_soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/finalproject_soc_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1588359320267 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel finalproject_soc_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at finalproject_soc_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "finalproject_soc/synthesis/submodules/finalproject_soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/finalproject_soc_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1588359320268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject_soc/synthesis/submodules/finalproject_soc_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file finalproject_soc/synthesis/submodules/finalproject_soc_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject_soc_mm_interconnect_0_router_default_decode " "Found entity 1: finalproject_soc_mm_interconnect_0_router_default_decode" {  } { { "finalproject_soc/synthesis/submodules/finalproject_soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/finalproject_soc_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588359320273 ""} { "Info" "ISGN_ENTITY_NAME" "2 finalproject_soc_mm_interconnect_0_router " "Found entity 2: finalproject_soc_mm_interconnect_0_router" {  } { { "finalproject_soc/synthesis/submodules/finalproject_soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/finalproject_soc_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588359320273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588359320273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject_soc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject_soc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "finalproject_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588359320303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588359320303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject_soc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject_soc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "finalproject_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588359320329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588359320329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "finalproject_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588359320355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588359320355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject_soc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject_soc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "finalproject_soc/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588359320377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588359320377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject_soc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject_soc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "finalproject_soc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588359320401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588359320401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject_soc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject_soc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "finalproject_soc/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588359320426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588359320426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject_soc/synthesis/submodules/finalproject_soc_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject_soc/synthesis/submodules/finalproject_soc_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject_soc_sysid_qsys_0 " "Found entity 1: finalproject_soc_sysid_qsys_0" {  } { { "finalproject_soc/synthesis/submodules/finalproject_soc_sysid_qsys_0.v" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/finalproject_soc_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588359320447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588359320447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject_soc/synthesis/submodules/finalproject_soc_sdram_pll.v 4 4 " "Found 4 design units, including 4 entities, in source file finalproject_soc/synthesis/submodules/finalproject_soc_sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject_soc_sdram_pll_dffpipe_l2c " "Found entity 1: finalproject_soc_sdram_pll_dffpipe_l2c" {  } { { "finalproject_soc/synthesis/submodules/finalproject_soc_sdram_pll.v" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/finalproject_soc_sdram_pll.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588359320479 ""} { "Info" "ISGN_ENTITY_NAME" "2 finalproject_soc_sdram_pll_stdsync_sv6 " "Found entity 2: finalproject_soc_sdram_pll_stdsync_sv6" {  } { { "finalproject_soc/synthesis/submodules/finalproject_soc_sdram_pll.v" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/finalproject_soc_sdram_pll.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588359320479 ""} { "Info" "ISGN_ENTITY_NAME" "3 finalproject_soc_sdram_pll_altpll_lqa2 " "Found entity 3: finalproject_soc_sdram_pll_altpll_lqa2" {  } { { "finalproject_soc/synthesis/submodules/finalproject_soc_sdram_pll.v" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/finalproject_soc_sdram_pll.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588359320479 ""} { "Info" "ISGN_ENTITY_NAME" "4 finalproject_soc_sdram_pll " "Found entity 4: finalproject_soc_sdram_pll" {  } { { "finalproject_soc/synthesis/submodules/finalproject_soc_sdram_pll.v" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/finalproject_soc_sdram_pll.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588359320479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588359320479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject_soc/synthesis/submodules/finalproject_soc_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file finalproject_soc/synthesis/submodules/finalproject_soc_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject_soc_sdram_input_efifo_module " "Found entity 1: finalproject_soc_sdram_input_efifo_module" {  } { { "finalproject_soc/synthesis/submodules/finalproject_soc_sdram.v" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/finalproject_soc_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588359320512 ""} { "Info" "ISGN_ENTITY_NAME" "2 finalproject_soc_sdram " "Found entity 2: finalproject_soc_sdram" {  } { { "finalproject_soc/synthesis/submodules/finalproject_soc_sdram.v" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/finalproject_soc_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588359320512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588359320512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject_soc/synthesis/submodules/finalproject_soc_otg_hpi_data.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject_soc/synthesis/submodules/finalproject_soc_otg_hpi_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject_soc_otg_hpi_data " "Found entity 1: finalproject_soc_otg_hpi_data" {  } { { "finalproject_soc/synthesis/submodules/finalproject_soc_otg_hpi_data.v" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/finalproject_soc_otg_hpi_data.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588359320534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588359320534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject_soc/synthesis/submodules/finalproject_soc_otg_hpi_cs.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject_soc/synthesis/submodules/finalproject_soc_otg_hpi_cs.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject_soc_otg_hpi_cs " "Found entity 1: finalproject_soc_otg_hpi_cs" {  } { { "finalproject_soc/synthesis/submodules/finalproject_soc_otg_hpi_cs.v" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/finalproject_soc_otg_hpi_cs.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588359320557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588359320557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject_soc/synthesis/submodules/finalproject_soc_otg_hpi_address.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject_soc/synthesis/submodules/finalproject_soc_otg_hpi_address.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject_soc_otg_hpi_address " "Found entity 1: finalproject_soc_otg_hpi_address" {  } { { "finalproject_soc/synthesis/submodules/finalproject_soc_otg_hpi_address.v" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/finalproject_soc_otg_hpi_address.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588359320592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588359320592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject_soc/synthesis/submodules/finalproject_soc_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject_soc/synthesis/submodules/finalproject_soc_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject_soc_onchip_memory2_0 " "Found entity 1: finalproject_soc_onchip_memory2_0" {  } { { "finalproject_soc/synthesis/submodules/finalproject_soc_onchip_memory2_0.v" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/finalproject_soc_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588359320618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588359320618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject_soc/synthesis/submodules/finalproject_soc_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject_soc/synthesis/submodules/finalproject_soc_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject_soc_nios2_gen2_0 " "Found entity 1: finalproject_soc_nios2_gen2_0" {  } { { "finalproject_soc/synthesis/submodules/finalproject_soc_nios2_gen2_0.v" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/finalproject_soc_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588359320644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588359320644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject_soc/synthesis/submodules/finalproject_soc_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file finalproject_soc/synthesis/submodules/finalproject_soc_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject_soc_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: finalproject_soc_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "finalproject_soc/synthesis/submodules/finalproject_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/finalproject_soc_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588359320741 ""} { "Info" "ISGN_ENTITY_NAME" "2 finalproject_soc_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: finalproject_soc_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "finalproject_soc/synthesis/submodules/finalproject_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/finalproject_soc_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588359320741 ""} { "Info" "ISGN_ENTITY_NAME" "3 finalproject_soc_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: finalproject_soc_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "finalproject_soc/synthesis/submodules/finalproject_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/finalproject_soc_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588359320741 ""} { "Info" "ISGN_ENTITY_NAME" "4 finalproject_soc_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: finalproject_soc_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "finalproject_soc/synthesis/submodules/finalproject_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/finalproject_soc_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588359320741 ""} { "Info" "ISGN_ENTITY_NAME" "5 finalproject_soc_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: finalproject_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "finalproject_soc/synthesis/submodules/finalproject_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/finalproject_soc_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588359320741 ""} { "Info" "ISGN_ENTITY_NAME" "6 finalproject_soc_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: finalproject_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "finalproject_soc/synthesis/submodules/finalproject_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/finalproject_soc_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588359320741 ""} { "Info" "ISGN_ENTITY_NAME" "7 finalproject_soc_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: finalproject_soc_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "finalproject_soc/synthesis/submodules/finalproject_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/finalproject_soc_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588359320741 ""} { "Info" "ISGN_ENTITY_NAME" "8 finalproject_soc_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: finalproject_soc_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "finalproject_soc/synthesis/submodules/finalproject_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/finalproject_soc_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588359320741 ""} { "Info" "ISGN_ENTITY_NAME" "9 finalproject_soc_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: finalproject_soc_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "finalproject_soc/synthesis/submodules/finalproject_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/finalproject_soc_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588359320741 ""} { "Info" "ISGN_ENTITY_NAME" "10 finalproject_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: finalproject_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "finalproject_soc/synthesis/submodules/finalproject_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/finalproject_soc_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588359320741 ""} { "Info" "ISGN_ENTITY_NAME" "11 finalproject_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: finalproject_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "finalproject_soc/synthesis/submodules/finalproject_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/finalproject_soc_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588359320741 ""} { "Info" "ISGN_ENTITY_NAME" "12 finalproject_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: finalproject_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "finalproject_soc/synthesis/submodules/finalproject_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/finalproject_soc_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588359320741 ""} { "Info" "ISGN_ENTITY_NAME" "13 finalproject_soc_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: finalproject_soc_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "finalproject_soc/synthesis/submodules/finalproject_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/finalproject_soc_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588359320741 ""} { "Info" "ISGN_ENTITY_NAME" "14 finalproject_soc_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: finalproject_soc_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "finalproject_soc/synthesis/submodules/finalproject_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/finalproject_soc_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588359320741 ""} { "Info" "ISGN_ENTITY_NAME" "15 finalproject_soc_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: finalproject_soc_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "finalproject_soc/synthesis/submodules/finalproject_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/finalproject_soc_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588359320741 ""} { "Info" "ISGN_ENTITY_NAME" "16 finalproject_soc_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: finalproject_soc_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "finalproject_soc/synthesis/submodules/finalproject_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/finalproject_soc_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588359320741 ""} { "Info" "ISGN_ENTITY_NAME" "17 finalproject_soc_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: finalproject_soc_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "finalproject_soc/synthesis/submodules/finalproject_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/finalproject_soc_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588359320741 ""} { "Info" "ISGN_ENTITY_NAME" "18 finalproject_soc_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: finalproject_soc_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "finalproject_soc/synthesis/submodules/finalproject_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/finalproject_soc_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588359320741 ""} { "Info" "ISGN_ENTITY_NAME" "19 finalproject_soc_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: finalproject_soc_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "finalproject_soc/synthesis/submodules/finalproject_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/finalproject_soc_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588359320741 ""} { "Info" "ISGN_ENTITY_NAME" "20 finalproject_soc_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: finalproject_soc_nios2_gen2_0_cpu_nios2_oci" {  } { { "finalproject_soc/synthesis/submodules/finalproject_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/finalproject_soc_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588359320741 ""} { "Info" "ISGN_ENTITY_NAME" "21 finalproject_soc_nios2_gen2_0_cpu " "Found entity 21: finalproject_soc_nios2_gen2_0_cpu" {  } { { "finalproject_soc/synthesis/submodules/finalproject_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/finalproject_soc_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588359320741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588359320741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject_soc/synthesis/submodules/finalproject_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject_soc/synthesis/submodules/finalproject_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject_soc_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: finalproject_soc_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "finalproject_soc/synthesis/submodules/finalproject_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/finalproject_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588359320766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588359320766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject_soc/synthesis/submodules/finalproject_soc_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject_soc/synthesis/submodules/finalproject_soc_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject_soc_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: finalproject_soc_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "finalproject_soc/synthesis/submodules/finalproject_soc_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/finalproject_soc_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588359320790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588359320790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject_soc/synthesis/submodules/finalproject_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject_soc/synthesis/submodules/finalproject_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject_soc_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: finalproject_soc_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "finalproject_soc/synthesis/submodules/finalproject_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/finalproject_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588359320818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588359320818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject_soc/synthesis/submodules/finalproject_soc_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject_soc/synthesis/submodules/finalproject_soc_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject_soc_nios2_gen2_0_cpu_test_bench " "Found entity 1: finalproject_soc_nios2_gen2_0_cpu_test_bench" {  } { { "finalproject_soc/synthesis/submodules/finalproject_soc_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/finalproject_soc_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588359320857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588359320857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject_soc/synthesis/submodules/finalproject_soc_keycode.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject_soc/synthesis/submodules/finalproject_soc_keycode.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject_soc_keycode " "Found entity 1: finalproject_soc_keycode" {  } { { "finalproject_soc/synthesis/submodules/finalproject_soc_keycode.v" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/finalproject_soc_keycode.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588359320882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588359320882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject_soc/synthesis/submodules/finalproject_soc_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file finalproject_soc/synthesis/submodules/finalproject_soc_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject_soc_jtag_uart_0_sim_scfifo_w " "Found entity 1: finalproject_soc_jtag_uart_0_sim_scfifo_w" {  } { { "finalproject_soc/synthesis/submodules/finalproject_soc_jtag_uart_0.v" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/finalproject_soc_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588359320924 ""} { "Info" "ISGN_ENTITY_NAME" "2 finalproject_soc_jtag_uart_0_scfifo_w " "Found entity 2: finalproject_soc_jtag_uart_0_scfifo_w" {  } { { "finalproject_soc/synthesis/submodules/finalproject_soc_jtag_uart_0.v" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/finalproject_soc_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588359320924 ""} { "Info" "ISGN_ENTITY_NAME" "3 finalproject_soc_jtag_uart_0_sim_scfifo_r " "Found entity 3: finalproject_soc_jtag_uart_0_sim_scfifo_r" {  } { { "finalproject_soc/synthesis/submodules/finalproject_soc_jtag_uart_0.v" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/finalproject_soc_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588359320924 ""} { "Info" "ISGN_ENTITY_NAME" "4 finalproject_soc_jtag_uart_0_scfifo_r " "Found entity 4: finalproject_soc_jtag_uart_0_scfifo_r" {  } { { "finalproject_soc/synthesis/submodules/finalproject_soc_jtag_uart_0.v" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/finalproject_soc_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588359320924 ""} { "Info" "ISGN_ENTITY_NAME" "5 finalproject_soc_jtag_uart_0 " "Found entity 5: finalproject_soc_jtag_uart_0" {  } { { "finalproject_soc/synthesis/submodules/finalproject_soc_jtag_uart_0.v" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/finalproject_soc_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588359320924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588359320924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject_soc/synthesis/submodules/finalproject_soc_accum_b.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject_soc/synthesis/submodules/finalproject_soc_accum_b.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject_soc_accum_b " "Found entity 1: finalproject_soc_accum_b" {  } { { "finalproject_soc/synthesis/submodules/finalproject_soc_accum_b.v" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/finalproject_soc_accum_b.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588359320950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588359320950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "svfiles/load_background.sv 1 1 " "Found 1 design units, including 1 entities, in source file svfiles/load_background.sv" { { "Info" "ISGN_ENTITY_NAME" "1 load_background " "Found entity 1: load_background" {  } { { "SVFiles/load_background.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/load_background.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588359320986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588359320986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "svfiles/frameocm.sv 14 14 " "Found 14 design units, including 14 entities, in source file svfiles/frameocm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 frameRAM " "Found entity 1: frameRAM" {  } { { "SVFiles/frameOCM.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/frameOCM.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588359321108 ""} { "Info" "ISGN_ENTITY_NAME" "2 bikeDownBlueRAM " "Found entity 2: bikeDownBlueRAM" {  } { { "SVFiles/frameOCM.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/frameOCM.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588359321108 ""} { "Info" "ISGN_ENTITY_NAME" "3 bikeUpBlueRAM " "Found entity 3: bikeUpBlueRAM" {  } { { "SVFiles/frameOCM.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/frameOCM.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588359321108 ""} { "Info" "ISGN_ENTITY_NAME" "4 bikeLeftBlueRAM " "Found entity 4: bikeLeftBlueRAM" {  } { { "SVFiles/frameOCM.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/frameOCM.sv" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588359321108 ""} { "Info" "ISGN_ENTITY_NAME" "5 bikeRightBlueRAM " "Found entity 5: bikeRightBlueRAM" {  } { { "SVFiles/frameOCM.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/frameOCM.sv" 102 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588359321108 ""} { "Info" "ISGN_ENTITY_NAME" "6 bikeDownRedRAM " "Found entity 6: bikeDownRedRAM" {  } { { "SVFiles/frameOCM.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/frameOCM.sv" 126 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588359321108 ""} { "Info" "ISGN_ENTITY_NAME" "7 bikeUpRedRAM " "Found entity 7: bikeUpRedRAM" {  } { { "SVFiles/frameOCM.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/frameOCM.sv" 150 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588359321108 ""} { "Info" "ISGN_ENTITY_NAME" "8 bikeLeftRedRAM " "Found entity 8: bikeLeftRedRAM" {  } { { "SVFiles/frameOCM.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/frameOCM.sv" 174 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588359321108 ""} { "Info" "ISGN_ENTITY_NAME" "9 bikeRightRedRAM " "Found entity 9: bikeRightRedRAM" {  } { { "SVFiles/frameOCM.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/frameOCM.sv" 198 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588359321108 ""} { "Info" "ISGN_ENTITY_NAME" "10 trailVertBlueRAM " "Found entity 10: trailVertBlueRAM" {  } { { "SVFiles/frameOCM.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/frameOCM.sv" 222 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588359321108 ""} { "Info" "ISGN_ENTITY_NAME" "11 trailHorizBlueRAM " "Found entity 11: trailHorizBlueRAM" {  } { { "SVFiles/frameOCM.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/frameOCM.sv" 246 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588359321108 ""} { "Info" "ISGN_ENTITY_NAME" "12 trailVertRedRAM " "Found entity 12: trailVertRedRAM" {  } { { "SVFiles/frameOCM.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/frameOCM.sv" 270 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588359321108 ""} { "Info" "ISGN_ENTITY_NAME" "13 trailHorizRedRAM " "Found entity 13: trailHorizRedRAM" {  } { { "SVFiles/frameOCM.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/frameOCM.sv" 294 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588359321108 ""} { "Info" "ISGN_ENTITY_NAME" "14 trailCornerRam " "Found entity 14: trailCornerRam" {  } { { "SVFiles/frameOCM.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/frameOCM.sv" 318 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588359321108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588359321108 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Read read sramdriver.sv(5) " "Verilog HDL Declaration information at sramdriver.sv(5): object \"Read\" differs only in case from object \"read\" in the same scope" {  } { { "SVFiles/sramdriver.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/sramdriver.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1588359321116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "svfiles/sramdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file svfiles/sramdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sram_controller " "Found entity 1: sram_controller" {  } { { "SVFiles/sramdriver.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/sramdriver.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588359321126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588359321126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "svfiles/vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file svfiles/vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_controller " "Found entity 1: VGA_controller" {  } { { "SVFiles/VGA_controller.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/VGA_controller.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588359321150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588359321150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "svfiles/vga_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file svfiles/vga_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_clk " "Found entity 1: vga_clk" {  } { { "SVFiles/vga_clk.v" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/vga_clk.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588359321189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588359321189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "svfiles/tristate.sv 1 1 " "Found 1 design units, including 1 entities, in source file svfiles/tristate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tristate " "Found entity 1: tristate" {  } { { "SVFiles/tristate.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/tristate.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588359321222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588359321222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "svfiles/trails.sv 1 1 " "Found 1 design units, including 1 entities, in source file svfiles/trails.sv" { { "Info" "ISGN_ENTITY_NAME" "1 trails " "Found entity 1: trails" {  } { { "SVFiles/trails.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/trails.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588359321250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588359321250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "svfiles/score.sv 1 1 " "Found 1 design units, including 1 entities, in source file svfiles/score.sv" { { "Info" "ISGN_ENTITY_NAME" "1 score " "Found entity 1: score" {  } { { "SVFiles/score.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/score.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588359321277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588359321277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "svfiles/mem2io.sv 1 1 " "Found 1 design units, including 1 entities, in source file svfiles/mem2io.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mem2IO " "Found entity 1: Mem2IO" {  } { { "SVFiles/Mem2IO.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/Mem2IO.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588359321310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588359321310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "svfiles/lab8.sv 1 1 " "Found 1 design units, including 1 entities, in source file svfiles/lab8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab8 " "Found entity 1: lab8" {  } { { "SVFiles/lab8.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588359321328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588359321328 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "hpi_io_intf.sv(48) " "Verilog HDL warning at hpi_io_intf.sv(48): extended using \"x\" or \"z\"" {  } { { "SVFiles/hpi_io_intf.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/hpi_io_intf.sv" 48 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1588359321357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "svfiles/hpi_io_intf.sv 1 1 " "Found 1 design units, including 1 entities, in source file svfiles/hpi_io_intf.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hpi_io_intf " "Found entity 1: hpi_io_intf" {  } { { "SVFiles/hpi_io_intf.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/hpi_io_intf.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588359321367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588359321367 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(23) " "Verilog HDL warning at HexDriver.sv(23): extended using \"x\" or \"z\"" {  } { { "SVFiles/HexDriver.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/HexDriver.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1588359321382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "svfiles/hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file svfiles/hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "SVFiles/HexDriver.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588359321392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588359321392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "svfiles/gamestate.sv 1 1 " "Found 1 design units, including 1 entities, in source file svfiles/gamestate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 GameState " "Found entity 1: GameState" {  } { { "SVFiles/gamestate.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/gamestate.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588359321417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588359321417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "svfiles/color_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file svfiles/color_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 color_mapper " "Found entity 1: color_mapper" {  } { { "SVFiles/Color_Mapper.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/Color_Mapper.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588359321443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588359321443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "svfiles/arena.sv 1 1 " "Found 1 design units, including 1 entities, in source file svfiles/arena.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arena " "Found entity 1: arena" {  } { { "SVFiles/arena.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/arena.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588359321472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588359321472 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "vga_clk.v " "Can't analyze file -- file vga_clk.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1588359321489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "svfiles/drawengine.sv 1 1 " "Found 1 design units, including 1 entities, in source file svfiles/drawengine.sv" { { "Info" "ISGN_ENTITY_NAME" "1 drawengine " "Found entity 1: drawengine" {  } { { "SVFiles/drawengine.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588359321508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588359321508 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "data_In drawengine.sv(156) " "Verilog HDL Implicit Net warning at drawengine.sv(156): created implicit net for \"data_In\"" {  } { { "SVFiles/drawengine.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 156 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588359321510 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "finalproject_soc_sdram.v(318) " "Verilog HDL or VHDL warning at finalproject_soc_sdram.v(318): conditional expression evaluates to a constant" {  } { { "finalproject_soc/synthesis/submodules/finalproject_soc_sdram.v" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/finalproject_soc_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1588359321534 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "finalproject_soc_sdram.v(328) " "Verilog HDL or VHDL warning at finalproject_soc_sdram.v(328): conditional expression evaluates to a constant" {  } { { "finalproject_soc/synthesis/submodules/finalproject_soc_sdram.v" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/finalproject_soc_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1588359321534 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "finalproject_soc_sdram.v(338) " "Verilog HDL or VHDL warning at finalproject_soc_sdram.v(338): conditional expression evaluates to a constant" {  } { { "finalproject_soc/synthesis/submodules/finalproject_soc_sdram.v" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/finalproject_soc_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1588359321534 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "finalproject_soc_sdram.v(682) " "Verilog HDL or VHDL warning at finalproject_soc_sdram.v(682): conditional expression evaluates to a constant" {  } { { "finalproject_soc/synthesis/submodules/finalproject_soc_sdram.v" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/finalproject_soc_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1588359321537 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "lab8.sv(166) " "Verilog HDL Instantiation warning at lab8.sv(166): instance has no name" {  } { { "SVFiles/lab8.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 166 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1588359321594 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab8 " "Elaborating entity \"lab8\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1588359322584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hpi_io_intf hpi_io_intf:hpi_io_inst " "Elaborating entity \"hpi_io_intf\" for hierarchy \"hpi_io_intf:hpi_io_inst\"" {  } { { "SVFiles/lab8.sv" "hpi_io_inst" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588359322682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_soc finalproject_soc:nios_system " "Elaborating entity \"finalproject_soc\" for hierarchy \"finalproject_soc:nios_system\"" {  } { { "SVFiles/lab8.sv" "nios_system" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588359322751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_soc_accum_b finalproject_soc:nios_system\|finalproject_soc_accum_b:accum_b " "Elaborating entity \"finalproject_soc_accum_b\" for hierarchy \"finalproject_soc:nios_system\|finalproject_soc_accum_b:accum_b\"" {  } { { "finalproject_soc/synthesis/finalproject_soc.v" "accum_b" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/finalproject_soc.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588359322892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_soc_jtag_uart_0 finalproject_soc:nios_system\|finalproject_soc_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"finalproject_soc_jtag_uart_0\" for hierarchy \"finalproject_soc:nios_system\|finalproject_soc_jtag_uart_0:jtag_uart_0\"" {  } { { "finalproject_soc/synthesis/finalproject_soc.v" "jtag_uart_0" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/finalproject_soc.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588359322956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_soc_jtag_uart_0_scfifo_w finalproject_soc:nios_system\|finalproject_soc_jtag_uart_0:jtag_uart_0\|finalproject_soc_jtag_uart_0_scfifo_w:the_finalproject_soc_jtag_uart_0_scfifo_w " "Elaborating entity \"finalproject_soc_jtag_uart_0_scfifo_w\" for hierarchy \"finalproject_soc:nios_system\|finalproject_soc_jtag_uart_0:jtag_uart_0\|finalproject_soc_jtag_uart_0_scfifo_w:the_finalproject_soc_jtag_uart_0_scfifo_w\"" {  } { { "finalproject_soc/synthesis/submodules/finalproject_soc_jtag_uart_0.v" "the_finalproject_soc_jtag_uart_0_scfifo_w" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/finalproject_soc_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588359323061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo finalproject_soc:nios_system\|finalproject_soc_jtag_uart_0:jtag_uart_0\|finalproject_soc_jtag_uart_0_scfifo_w:the_finalproject_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"finalproject_soc:nios_system\|finalproject_soc_jtag_uart_0:jtag_uart_0\|finalproject_soc_jtag_uart_0_scfifo_w:the_finalproject_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "finalproject_soc/synthesis/submodules/finalproject_soc_jtag_uart_0.v" "wfifo" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/finalproject_soc_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588359323852 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "finalproject_soc:nios_system\|finalproject_soc_jtag_uart_0:jtag_uart_0\|finalproject_soc_jtag_uart_0_scfifo_w:the_finalproject_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"finalproject_soc:nios_system\|finalproject_soc_jtag_uart_0:jtag_uart_0\|finalproject_soc_jtag_uart_0_scfifo_w:the_finalproject_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "finalproject_soc/synthesis/submodules/finalproject_soc_jtag_uart_0.v" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/finalproject_soc_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588359323888 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "finalproject_soc:nios_system\|finalproject_soc_jtag_uart_0:jtag_uart_0\|finalproject_soc_jtag_uart_0_scfifo_w:the_finalproject_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"finalproject_soc:nios_system\|finalproject_soc_jtag_uart_0:jtag_uart_0\|finalproject_soc_jtag_uart_0_scfifo_w:the_finalproject_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588359323888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588359323888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588359323888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588359323888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588359323888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588359323888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588359323888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588359323888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588359323888 ""}  } { { "finalproject_soc/synthesis/submodules/finalproject_soc_jtag_uart_0.v" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/finalproject_soc_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1588359323888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588359324058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588359324058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 finalproject_soc:nios_system\|finalproject_soc_jtag_uart_0:jtag_uart_0\|finalproject_soc_jtag_uart_0_scfifo_w:the_finalproject_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"finalproject_soc:nios_system\|finalproject_soc_jtag_uart_0:jtag_uart_0\|finalproject_soc_jtag_uart_0_scfifo_w:the_finalproject_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588359324069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/db/a_dpfifo_l011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588359324160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588359324160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 finalproject_soc:nios_system\|finalproject_soc_jtag_uart_0:jtag_uart_0\|finalproject_soc_jtag_uart_0_scfifo_w:the_finalproject_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"finalproject_soc:nios_system\|finalproject_soc_jtag_uart_0:jtag_uart_0\|finalproject_soc_jtag_uart_0_scfifo_w:the_finalproject_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588359324175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588359324266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588359324266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf finalproject_soc:nios_system\|finalproject_soc_jtag_uart_0:jtag_uart_0\|finalproject_soc_jtag_uart_0_scfifo_w:the_finalproject_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"finalproject_soc:nios_system\|finalproject_soc_jtag_uart_0:jtag_uart_0\|finalproject_soc_jtag_uart_0_scfifo_w:the_finalproject_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/db/a_dpfifo_l011.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588359324286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588359324447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588359324447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 finalproject_soc:nios_system\|finalproject_soc_jtag_uart_0:jtag_uart_0\|finalproject_soc_jtag_uart_0_scfifo_w:the_finalproject_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"finalproject_soc:nios_system\|finalproject_soc_jtag_uart_0:jtag_uart_0\|finalproject_soc_jtag_uart_0_scfifo_w:the_finalproject_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588359324474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/db/altsyncram_nio1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588359324642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588359324642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 finalproject_soc:nios_system\|finalproject_soc_jtag_uart_0:jtag_uart_0\|finalproject_soc_jtag_uart_0_scfifo_w:the_finalproject_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"finalproject_soc:nios_system\|finalproject_soc_jtag_uart_0:jtag_uart_0\|finalproject_soc_jtag_uart_0_scfifo_w:the_finalproject_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588359324663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588359324831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588359324831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob finalproject_soc:nios_system\|finalproject_soc_jtag_uart_0:jtag_uart_0\|finalproject_soc_jtag_uart_0_scfifo_w:the_finalproject_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"finalproject_soc:nios_system\|finalproject_soc_jtag_uart_0:jtag_uart_0\|finalproject_soc_jtag_uart_0_scfifo_w:the_finalproject_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588359324851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_soc_jtag_uart_0_scfifo_r finalproject_soc:nios_system\|finalproject_soc_jtag_uart_0:jtag_uart_0\|finalproject_soc_jtag_uart_0_scfifo_r:the_finalproject_soc_jtag_uart_0_scfifo_r " "Elaborating entity \"finalproject_soc_jtag_uart_0_scfifo_r\" for hierarchy \"finalproject_soc:nios_system\|finalproject_soc_jtag_uart_0:jtag_uart_0\|finalproject_soc_jtag_uart_0_scfifo_r:the_finalproject_soc_jtag_uart_0_scfifo_r\"" {  } { { "finalproject_soc/synthesis/submodules/finalproject_soc_jtag_uart_0.v" "the_finalproject_soc_jtag_uart_0_scfifo_r" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/finalproject_soc_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588359324959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic finalproject_soc:nios_system\|finalproject_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:finalproject_soc_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"finalproject_soc:nios_system\|finalproject_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:finalproject_soc_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "finalproject_soc/synthesis/submodules/finalproject_soc_jtag_uart_0.v" "finalproject_soc_jtag_uart_0_alt_jtag_atlantic" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/finalproject_soc_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588359325739 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "finalproject_soc:nios_system\|finalproject_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:finalproject_soc_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"finalproject_soc:nios_system\|finalproject_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:finalproject_soc_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "finalproject_soc/synthesis/submodules/finalproject_soc_jtag_uart_0.v" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/finalproject_soc_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588359325794 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "finalproject_soc:nios_system\|finalproject_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:finalproject_soc_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"finalproject_soc:nios_system\|finalproject_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:finalproject_soc_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588359325794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588359325794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588359325794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588359325794 ""}  } { { "finalproject_soc/synthesis/submodules/finalproject_soc_jtag_uart_0.v" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/finalproject_soc_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1588359325794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter finalproject_soc:nios_system\|finalproject_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:finalproject_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"finalproject_soc:nios_system\|finalproject_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:finalproject_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588359327487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl finalproject_soc:nios_system\|finalproject_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:finalproject_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"finalproject_soc:nios_system\|finalproject_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:finalproject_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588359327794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_soc_keycode finalproject_soc:nios_system\|finalproject_soc_keycode:keycode " "Elaborating entity \"finalproject_soc_keycode\" for hierarchy \"finalproject_soc:nios_system\|finalproject_soc_keycode:keycode\"" {  } { { "finalproject_soc/synthesis/finalproject_soc.v" "keycode" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/finalproject_soc.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588359327910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_soc_nios2_gen2_0 finalproject_soc:nios_system\|finalproject_soc_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"finalproject_soc_nios2_gen2_0\" for hierarchy \"finalproject_soc:nios_system\|finalproject_soc_nios2_gen2_0:nios2_gen2_0\"" {  } { { "finalproject_soc/synthesis/finalproject_soc.v" "nios2_gen2_0" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/finalproject_soc.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588359327951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_soc_nios2_gen2_0_cpu finalproject_soc:nios_system\|finalproject_soc_nios2_gen2_0:nios2_gen2_0\|finalproject_soc_nios2_gen2_0_cpu:cpu " "Elaborating entity \"finalproject_soc_nios2_gen2_0_cpu\" for hierarchy \"finalproject_soc:nios_system\|finalproject_soc_nios2_gen2_0:nios2_gen2_0\|finalproject_soc_nios2_gen2_0_cpu:cpu\"" {  } { { "finalproject_soc/synthesis/submodules/finalproject_soc_nios2_gen2_0.v" "cpu" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/finalproject_soc_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588359328006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_soc_nios2_gen2_0_cpu_test_bench finalproject_soc:nios_system\|finalproject_soc_nios2_gen2_0:nios2_gen2_0\|finalproject_soc_nios2_gen2_0_cpu:cpu\|finalproject_soc_nios2_gen2_0_cpu_test_bench:the_finalproject_soc_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"finalproject_soc_nios2_gen2_0_cpu_test_bench\" for hierarchy \"finalproject_soc:nios_system\|finalproject_soc_nios2_gen2_0:nios2_gen2_0\|finalproject_soc_nios2_gen2_0_cpu:cpu\|finalproject_soc_nios2_gen2_0_cpu_test_bench:the_finalproject_soc_nios2_gen2_0_cpu_test_bench\"" {  } { { "finalproject_soc/synthesis/submodules/finalproject_soc_nios2_gen2_0_cpu.v" "the_finalproject_soc_nios2_gen2_0_cpu_test_bench" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/finalproject_soc_nios2_gen2_0_cpu.v" 3546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588359328195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_soc_nios2_gen2_0_cpu_register_bank_a_module finalproject_soc:nios_system\|finalproject_soc_nios2_gen2_0:nios2_gen2_0\|finalproject_soc_nios2_gen2_0_cpu:cpu\|finalproject_soc_nios2_gen2_0_cpu_register_bank_a_module:finalproject_soc_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"finalproject_soc_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"finalproject_soc:nios_system\|finalproject_soc_nios2_gen2_0:nios2_gen2_0\|finalproject_soc_nios2_gen2_0_cpu:cpu\|finalproject_soc_nios2_gen2_0_cpu_register_bank_a_module:finalproject_soc_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "finalproject_soc/synthesis/submodules/finalproject_soc_nios2_gen2_0_cpu.v" "finalproject_soc_nios2_gen2_0_cpu_register_bank_a" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/finalproject_soc_nios2_gen2_0_cpu.v" 4063 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588359328257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram finalproject_soc:nios_system\|finalproject_soc_nios2_gen2_0:nios2_gen2_0\|finalproject_soc_nios2_gen2_0_cpu:cpu\|finalproject_soc_nios2_gen2_0_cpu_register_bank_a_module:finalproject_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"finalproject_soc:nios_system\|finalproject_soc_nios2_gen2_0:nios2_gen2_0\|finalproject_soc_nios2_gen2_0_cpu:cpu\|finalproject_soc_nios2_gen2_0_cpu_register_bank_a_module:finalproject_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "finalproject_soc/synthesis/submodules/finalproject_soc_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/finalproject_soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588359328644 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "finalproject_soc:nios_system\|finalproject_soc_nios2_gen2_0:nios2_gen2_0\|finalproject_soc_nios2_gen2_0_cpu:cpu\|finalproject_soc_nios2_gen2_0_cpu_register_bank_a_module:finalproject_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"finalproject_soc:nios_system\|finalproject_soc_nios2_gen2_0:nios2_gen2_0\|finalproject_soc_nios2_gen2_0_cpu:cpu\|finalproject_soc_nios2_gen2_0_cpu_register_bank_a_module:finalproject_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "finalproject_soc/synthesis/submodules/finalproject_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/finalproject_soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588359328698 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "finalproject_soc:nios_system\|finalproject_soc_nios2_gen2_0:nios2_gen2_0\|finalproject_soc_nios2_gen2_0_cpu:cpu\|finalproject_soc_nios2_gen2_0_cpu_register_bank_a_module:finalproject_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"finalproject_soc:nios_system\|finalproject_soc_nios2_gen2_0:nios2_gen2_0\|finalproject_soc_nios2_gen2_0_cpu:cpu\|finalproject_soc_nios2_gen2_0_cpu_register_bank_a_module:finalproject_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588359328699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588359328699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588359328699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588359328699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588359328699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588359328699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588359328699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588359328699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588359328699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588359328699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588359328699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588359328699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588359328699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588359328699 ""}  } { { "finalproject_soc/synthesis/submodules/finalproject_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/finalproject_soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1588359328699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6mc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6mc1 " "Found entity 1: altsyncram_6mc1" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/db/altsyncram_6mc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588359328866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588359328866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6mc1 finalproject_soc:nios_system\|finalproject_soc_nios2_gen2_0:nios2_gen2_0\|finalproject_soc_nios2_gen2_0_cpu:cpu\|finalproject_soc_nios2_gen2_0_cpu_register_bank_a_module:finalproject_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated " "Elaborating entity \"altsyncram_6mc1\" for hierarchy \"finalproject_soc:nios_system\|finalproject_soc_nios2_gen2_0:nios2_gen2_0\|finalproject_soc_nios2_gen2_0_cpu:cpu\|finalproject_soc_nios2_gen2_0_cpu_register_bank_a_module:finalproject_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588359328878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_soc_nios2_gen2_0_cpu_register_bank_b_module finalproject_soc:nios_system\|finalproject_soc_nios2_gen2_0:nios2_gen2_0\|finalproject_soc_nios2_gen2_0_cpu:cpu\|finalproject_soc_nios2_gen2_0_cpu_register_bank_b_module:finalproject_soc_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"finalproject_soc_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"finalproject_soc:nios_system\|finalproject_soc_nios2_gen2_0:nios2_gen2_0\|finalproject_soc_nios2_gen2_0_cpu:cpu\|finalproject_soc_nios2_gen2_0_cpu_register_bank_b_module:finalproject_soc_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "finalproject_soc/synthesis/submodules/finalproject_soc_nios2_gen2_0_cpu.v" "finalproject_soc_nios2_gen2_0_cpu_register_bank_b" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/finalproject_soc_nios2_gen2_0_cpu.v" 4081 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588359329041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_soc_nios2_gen2_0_cpu_nios2_oci finalproject_soc:nios_system\|finalproject_soc_nios2_gen2_0:nios2_gen2_0\|finalproject_soc_nios2_gen2_0_cpu:cpu\|finalproject_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproject_soc_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"finalproject_soc_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"finalproject_soc:nios_system\|finalproject_soc_nios2_gen2_0:nios2_gen2_0\|finalproject_soc_nios2_gen2_0_cpu:cpu\|finalproject_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproject_soc_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "finalproject_soc/synthesis/submodules/finalproject_soc_nios2_gen2_0_cpu.v" "the_finalproject_soc_nios2_gen2_0_cpu_nios2_oci" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/finalproject_soc_nios2_gen2_0_cpu.v" 4577 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588359329197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_soc_nios2_gen2_0_cpu_nios2_oci_debug finalproject_soc:nios_system\|finalproject_soc_nios2_gen2_0:nios2_gen2_0\|finalproject_soc_nios2_gen2_0_cpu:cpu\|finalproject_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproject_soc_nios2_gen2_0_cpu_nios2_oci\|finalproject_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"finalproject_soc_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"finalproject_soc:nios_system\|finalproject_soc_nios2_gen2_0:nios2_gen2_0\|finalproject_soc_nios2_gen2_0_cpu:cpu\|finalproject_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproject_soc_nios2_gen2_0_cpu_nios2_oci\|finalproject_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "finalproject_soc/synthesis/submodules/finalproject_soc_nios2_gen2_0_cpu.v" "the_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_debug" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/finalproject_soc_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588359329279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer finalproject_soc:nios_system\|finalproject_soc_nios2_gen2_0:nios2_gen2_0\|finalproject_soc_nios2_gen2_0_cpu:cpu\|finalproject_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproject_soc_nios2_gen2_0_cpu_nios2_oci\|finalproject_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"finalproject_soc:nios_system\|finalproject_soc_nios2_gen2_0:nios2_gen2_0\|finalproject_soc_nios2_gen2_0_cpu:cpu\|finalproject_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproject_soc_nios2_gen2_0_cpu_nios2_oci\|finalproject_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "finalproject_soc/synthesis/submodules/finalproject_soc_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/finalproject_soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588359329467 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "finalproject_soc:nios_system\|finalproject_soc_nios2_gen2_0:nios2_gen2_0\|finalproject_soc_nios2_gen2_0_cpu:cpu\|finalproject_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproject_soc_nios2_gen2_0_cpu_nios2_oci\|finalproject_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"finalproject_soc:nios_system\|finalproject_soc_nios2_gen2_0:nios2_gen2_0\|finalproject_soc_nios2_gen2_0_cpu:cpu\|finalproject_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproject_soc_nios2_gen2_0_cpu_nios2_oci\|finalproject_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "finalproject_soc/synthesis/submodules/finalproject_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/finalproject_soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588359329494 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "finalproject_soc:nios_system\|finalproject_soc_nios2_gen2_0:nios2_gen2_0\|finalproject_soc_nios2_gen2_0_cpu:cpu\|finalproject_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproject_soc_nios2_gen2_0_cpu_nios2_oci\|finalproject_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"finalproject_soc:nios_system\|finalproject_soc_nios2_gen2_0:nios2_gen2_0\|finalproject_soc_nios2_gen2_0_cpu:cpu\|finalproject_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproject_soc_nios2_gen2_0_cpu_nios2_oci\|finalproject_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588359329495 ""}  } { { "finalproject_soc/synthesis/submodules/finalproject_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/finalproject_soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1588359329495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_soc_nios2_gen2_0_cpu_nios2_oci_break finalproject_soc:nios_system\|finalproject_soc_nios2_gen2_0:nios2_gen2_0\|finalproject_soc_nios2_gen2_0_cpu:cpu\|finalproject_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproject_soc_nios2_gen2_0_cpu_nios2_oci\|finalproject_soc_nios2_gen2_0_cpu_nios2_oci_break:the_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"finalproject_soc_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"finalproject_soc:nios_system\|finalproject_soc_nios2_gen2_0:nios2_gen2_0\|finalproject_soc_nios2_gen2_0_cpu:cpu\|finalproject_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproject_soc_nios2_gen2_0_cpu_nios2_oci\|finalproject_soc_nios2_gen2_0_cpu_nios2_oci_break:the_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "finalproject_soc/synthesis/submodules/finalproject_soc_nios2_gen2_0_cpu.v" "the_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_break" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/finalproject_soc_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588359329528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_soc_nios2_gen2_0_cpu_nios2_oci_xbrk finalproject_soc:nios_system\|finalproject_soc_nios2_gen2_0:nios2_gen2_0\|finalproject_soc_nios2_gen2_0_cpu:cpu\|finalproject_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproject_soc_nios2_gen2_0_cpu_nios2_oci\|finalproject_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"finalproject_soc_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"finalproject_soc:nios_system\|finalproject_soc_nios2_gen2_0:nios2_gen2_0\|finalproject_soc_nios2_gen2_0_cpu:cpu\|finalproject_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproject_soc_nios2_gen2_0_cpu_nios2_oci\|finalproject_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "finalproject_soc/synthesis/submodules/finalproject_soc_nios2_gen2_0_cpu.v" "the_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/finalproject_soc_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588359329641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_soc_nios2_gen2_0_cpu_nios2_oci_dbrk finalproject_soc:nios_system\|finalproject_soc_nios2_gen2_0:nios2_gen2_0\|finalproject_soc_nios2_gen2_0_cpu:cpu\|finalproject_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproject_soc_nios2_gen2_0_cpu_nios2_oci\|finalproject_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"finalproject_soc_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"finalproject_soc:nios_system\|finalproject_soc_nios2_gen2_0:nios2_gen2_0\|finalproject_soc_nios2_gen2_0_cpu:cpu\|finalproject_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproject_soc_nios2_gen2_0_cpu_nios2_oci\|finalproject_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "finalproject_soc/synthesis/submodules/finalproject_soc_nios2_gen2_0_cpu.v" "the_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/finalproject_soc_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588359329677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_soc_nios2_gen2_0_cpu_nios2_oci_itrace finalproject_soc:nios_system\|finalproject_soc_nios2_gen2_0:nios2_gen2_0\|finalproject_soc_nios2_gen2_0_cpu:cpu\|finalproject_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproject_soc_nios2_gen2_0_cpu_nios2_oci\|finalproject_soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"finalproject_soc_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"finalproject_soc:nios_system\|finalproject_soc_nios2_gen2_0:nios2_gen2_0\|finalproject_soc_nios2_gen2_0_cpu:cpu\|finalproject_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproject_soc_nios2_gen2_0_cpu_nios2_oci\|finalproject_soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "finalproject_soc/synthesis/submodules/finalproject_soc_nios2_gen2_0_cpu.v" "the_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/finalproject_soc_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588359329730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_soc_nios2_gen2_0_cpu_nios2_oci_dtrace finalproject_soc:nios_system\|finalproject_soc_nios2_gen2_0:nios2_gen2_0\|finalproject_soc_nios2_gen2_0_cpu:cpu\|finalproject_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproject_soc_nios2_gen2_0_cpu_nios2_oci\|finalproject_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"finalproject_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"finalproject_soc:nios_system\|finalproject_soc_nios2_gen2_0:nios2_gen2_0\|finalproject_soc_nios2_gen2_0_cpu:cpu\|finalproject_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproject_soc_nios2_gen2_0_cpu_nios2_oci\|finalproject_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "finalproject_soc/synthesis/submodules/finalproject_soc_nios2_gen2_0_cpu.v" "the_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/finalproject_soc_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588359329783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_soc_nios2_gen2_0_cpu_nios2_oci_td_mode finalproject_soc:nios_system\|finalproject_soc_nios2_gen2_0:nios2_gen2_0\|finalproject_soc_nios2_gen2_0_cpu:cpu\|finalproject_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproject_soc_nios2_gen2_0_cpu_nios2_oci\|finalproject_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\|finalproject_soc_nios2_gen2_0_cpu_nios2_oci_td_mode:finalproject_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"finalproject_soc_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"finalproject_soc:nios_system\|finalproject_soc_nios2_gen2_0:nios2_gen2_0\|finalproject_soc_nios2_gen2_0_cpu:cpu\|finalproject_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproject_soc_nios2_gen2_0_cpu_nios2_oci\|finalproject_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\|finalproject_soc_nios2_gen2_0_cpu_nios2_oci_td_mode:finalproject_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "finalproject_soc/synthesis/submodules/finalproject_soc_nios2_gen2_0_cpu.v" "finalproject_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/finalproject_soc_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588359329915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_soc_nios2_gen2_0_cpu_nios2_oci_fifo finalproject_soc:nios_system\|finalproject_soc_nios2_gen2_0:nios2_gen2_0\|finalproject_soc_nios2_gen2_0_cpu:cpu\|finalproject_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproject_soc_nios2_gen2_0_cpu_nios2_oci\|finalproject_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"finalproject_soc_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"finalproject_soc:nios_system\|finalproject_soc_nios2_gen2_0:nios2_gen2_0\|finalproject_soc_nios2_gen2_0_cpu:cpu\|finalproject_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproject_soc_nios2_gen2_0_cpu_nios2_oci\|finalproject_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "finalproject_soc/synthesis/submodules/finalproject_soc_nios2_gen2_0_cpu.v" "the_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/finalproject_soc_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588359329965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt finalproject_soc:nios_system\|finalproject_soc_nios2_gen2_0:nios2_gen2_0\|finalproject_soc_nios2_gen2_0_cpu:cpu\|finalproject_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproject_soc_nios2_gen2_0_cpu_nios2_oci\|finalproject_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|finalproject_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"finalproject_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"finalproject_soc:nios_system\|finalproject_soc_nios2_gen2_0:nios2_gen2_0\|finalproject_soc_nios2_gen2_0_cpu:cpu\|finalproject_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproject_soc_nios2_gen2_0_cpu_nios2_oci\|finalproject_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|finalproject_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "finalproject_soc/synthesis/submodules/finalproject_soc_nios2_gen2_0_cpu.v" "the_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/finalproject_soc_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588359330096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc finalproject_soc:nios_system\|finalproject_soc_nios2_gen2_0:nios2_gen2_0\|finalproject_soc_nios2_gen2_0_cpu:cpu\|finalproject_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproject_soc_nios2_gen2_0_cpu_nios2_oci\|finalproject_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|finalproject_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"finalproject_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"finalproject_soc:nios_system\|finalproject_soc_nios2_gen2_0:nios2_gen2_0\|finalproject_soc_nios2_gen2_0_cpu:cpu\|finalproject_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproject_soc_nios2_gen2_0_cpu_nios2_oci\|finalproject_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|finalproject_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "finalproject_soc/synthesis/submodules/finalproject_soc_nios2_gen2_0_cpu.v" "the_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/finalproject_soc_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588359330148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc finalproject_soc:nios_system\|finalproject_soc_nios2_gen2_0:nios2_gen2_0\|finalproject_soc_nios2_gen2_0_cpu:cpu\|finalproject_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproject_soc_nios2_gen2_0_cpu_nios2_oci\|finalproject_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|finalproject_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"finalproject_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"finalproject_soc:nios_system\|finalproject_soc_nios2_gen2_0:nios2_gen2_0\|finalproject_soc_nios2_gen2_0_cpu:cpu\|finalproject_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproject_soc_nios2_gen2_0_cpu_nios2_oci\|finalproject_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|finalproject_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "finalproject_soc/synthesis/submodules/finalproject_soc_nios2_gen2_0_cpu.v" "the_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/finalproject_soc_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588359330187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_soc_nios2_gen2_0_cpu_nios2_oci_pib finalproject_soc:nios_system\|finalproject_soc_nios2_gen2_0:nios2_gen2_0\|finalproject_soc_nios2_gen2_0_cpu:cpu\|finalproject_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproject_soc_nios2_gen2_0_cpu_nios2_oci\|finalproject_soc_nios2_gen2_0_cpu_nios2_oci_pib:the_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"finalproject_soc_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"finalproject_soc:nios_system\|finalproject_soc_nios2_gen2_0:nios2_gen2_0\|finalproject_soc_nios2_gen2_0_cpu:cpu\|finalproject_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproject_soc_nios2_gen2_0_cpu_nios2_oci\|finalproject_soc_nios2_gen2_0_cpu_nios2_oci_pib:the_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "finalproject_soc/synthesis/submodules/finalproject_soc_nios2_gen2_0_cpu.v" "the_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_pib" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/finalproject_soc_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588359330241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_soc_nios2_gen2_0_cpu_nios2_oci_im finalproject_soc:nios_system\|finalproject_soc_nios2_gen2_0:nios2_gen2_0\|finalproject_soc_nios2_gen2_0_cpu:cpu\|finalproject_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproject_soc_nios2_gen2_0_cpu_nios2_oci\|finalproject_soc_nios2_gen2_0_cpu_nios2_oci_im:the_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"finalproject_soc_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"finalproject_soc:nios_system\|finalproject_soc_nios2_gen2_0:nios2_gen2_0\|finalproject_soc_nios2_gen2_0_cpu:cpu\|finalproject_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproject_soc_nios2_gen2_0_cpu_nios2_oci\|finalproject_soc_nios2_gen2_0_cpu_nios2_oci_im:the_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "finalproject_soc/synthesis/submodules/finalproject_soc_nios2_gen2_0_cpu.v" "the_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_im" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/finalproject_soc_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588359330304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_soc_nios2_gen2_0_cpu_nios2_avalon_reg finalproject_soc:nios_system\|finalproject_soc_nios2_gen2_0:nios2_gen2_0\|finalproject_soc_nios2_gen2_0_cpu:cpu\|finalproject_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproject_soc_nios2_gen2_0_cpu_nios2_oci\|finalproject_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalproject_soc_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"finalproject_soc_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"finalproject_soc:nios_system\|finalproject_soc_nios2_gen2_0:nios2_gen2_0\|finalproject_soc_nios2_gen2_0_cpu:cpu\|finalproject_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproject_soc_nios2_gen2_0_cpu_nios2_oci\|finalproject_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalproject_soc_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "finalproject_soc/synthesis/submodules/finalproject_soc_nios2_gen2_0_cpu.v" "the_finalproject_soc_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/finalproject_soc_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588359330370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_soc_nios2_gen2_0_cpu_nios2_ocimem finalproject_soc:nios_system\|finalproject_soc_nios2_gen2_0:nios2_gen2_0\|finalproject_soc_nios2_gen2_0_cpu:cpu\|finalproject_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproject_soc_nios2_gen2_0_cpu_nios2_oci\|finalproject_soc_nios2_gen2_0_cpu_nios2_ocimem:the_finalproject_soc_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"finalproject_soc_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"finalproject_soc:nios_system\|finalproject_soc_nios2_gen2_0:nios2_gen2_0\|finalproject_soc_nios2_gen2_0_cpu:cpu\|finalproject_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproject_soc_nios2_gen2_0_cpu_nios2_oci\|finalproject_soc_nios2_gen2_0_cpu_nios2_ocimem:the_finalproject_soc_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "finalproject_soc/synthesis/submodules/finalproject_soc_nios2_gen2_0_cpu.v" "the_finalproject_soc_nios2_gen2_0_cpu_nios2_ocimem" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/finalproject_soc_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588359330436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_soc_nios2_gen2_0_cpu_ociram_sp_ram_module finalproject_soc:nios_system\|finalproject_soc_nios2_gen2_0:nios2_gen2_0\|finalproject_soc_nios2_gen2_0_cpu:cpu\|finalproject_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproject_soc_nios2_gen2_0_cpu_nios2_oci\|finalproject_soc_nios2_gen2_0_cpu_nios2_ocimem:the_finalproject_soc_nios2_gen2_0_cpu_nios2_ocimem\|finalproject_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:finalproject_soc_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"finalproject_soc_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"finalproject_soc:nios_system\|finalproject_soc_nios2_gen2_0:nios2_gen2_0\|finalproject_soc_nios2_gen2_0_cpu:cpu\|finalproject_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproject_soc_nios2_gen2_0_cpu_nios2_oci\|finalproject_soc_nios2_gen2_0_cpu_nios2_ocimem:the_finalproject_soc_nios2_gen2_0_cpu_nios2_ocimem\|finalproject_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:finalproject_soc_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "finalproject_soc/synthesis/submodules/finalproject_soc_nios2_gen2_0_cpu.v" "finalproject_soc_nios2_gen2_0_cpu_ociram_sp_ram" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/finalproject_soc_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588359330569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram finalproject_soc:nios_system\|finalproject_soc_nios2_gen2_0:nios2_gen2_0\|finalproject_soc_nios2_gen2_0_cpu:cpu\|finalproject_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproject_soc_nios2_gen2_0_cpu_nios2_oci\|finalproject_soc_nios2_gen2_0_cpu_nios2_ocimem:the_finalproject_soc_nios2_gen2_0_cpu_nios2_ocimem\|finalproject_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:finalproject_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"finalproject_soc:nios_system\|finalproject_soc_nios2_gen2_0:nios2_gen2_0\|finalproject_soc_nios2_gen2_0_cpu:cpu\|finalproject_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproject_soc_nios2_gen2_0_cpu_nios2_oci\|finalproject_soc_nios2_gen2_0_cpu_nios2_ocimem:the_finalproject_soc_nios2_gen2_0_cpu_nios2_ocimem\|finalproject_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:finalproject_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "finalproject_soc/synthesis/submodules/finalproject_soc_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/finalproject_soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588359330672 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "finalproject_soc:nios_system\|finalproject_soc_nios2_gen2_0:nios2_gen2_0\|finalproject_soc_nios2_gen2_0_cpu:cpu\|finalproject_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproject_soc_nios2_gen2_0_cpu_nios2_oci\|finalproject_soc_nios2_gen2_0_cpu_nios2_ocimem:the_finalproject_soc_nios2_gen2_0_cpu_nios2_ocimem\|finalproject_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:finalproject_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"finalproject_soc:nios_system\|finalproject_soc_nios2_gen2_0:nios2_gen2_0\|finalproject_soc_nios2_gen2_0_cpu:cpu\|finalproject_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproject_soc_nios2_gen2_0_cpu_nios2_oci\|finalproject_soc_nios2_gen2_0_cpu_nios2_ocimem:the_finalproject_soc_nios2_gen2_0_cpu_nios2_ocimem\|finalproject_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:finalproject_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "finalproject_soc/synthesis/submodules/finalproject_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/finalproject_soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588359330732 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "finalproject_soc:nios_system\|finalproject_soc_nios2_gen2_0:nios2_gen2_0\|finalproject_soc_nios2_gen2_0_cpu:cpu\|finalproject_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproject_soc_nios2_gen2_0_cpu_nios2_oci\|finalproject_soc_nios2_gen2_0_cpu_nios2_ocimem:the_finalproject_soc_nios2_gen2_0_cpu_nios2_ocimem\|finalproject_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:finalproject_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"finalproject_soc:nios_system\|finalproject_soc_nios2_gen2_0:nios2_gen2_0\|finalproject_soc_nios2_gen2_0_cpu:cpu\|finalproject_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproject_soc_nios2_gen2_0_cpu_nios2_oci\|finalproject_soc_nios2_gen2_0_cpu_nios2_ocimem:the_finalproject_soc_nios2_gen2_0_cpu_nios2_ocimem\|finalproject_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:finalproject_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588359330732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588359330732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588359330732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588359330732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588359330732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588359330732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588359330732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588359330732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588359330732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588359330732 ""}  } { { "finalproject_soc/synthesis/submodules/finalproject_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/finalproject_soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1588359330732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/db/altsyncram_ac71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588359330954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588359330954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 finalproject_soc:nios_system\|finalproject_soc_nios2_gen2_0:nios2_gen2_0\|finalproject_soc_nios2_gen2_0_cpu:cpu\|finalproject_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproject_soc_nios2_gen2_0_cpu_nios2_oci\|finalproject_soc_nios2_gen2_0_cpu_nios2_ocimem:the_finalproject_soc_nios2_gen2_0_cpu_nios2_ocimem\|finalproject_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:finalproject_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"finalproject_soc:nios_system\|finalproject_soc_nios2_gen2_0:nios2_gen2_0\|finalproject_soc_nios2_gen2_0_cpu:cpu\|finalproject_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproject_soc_nios2_gen2_0_cpu_nios2_oci\|finalproject_soc_nios2_gen2_0_cpu_nios2_ocimem:the_finalproject_soc_nios2_gen2_0_cpu_nios2_ocimem\|finalproject_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:finalproject_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588359330969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_soc_nios2_gen2_0_cpu_debug_slave_wrapper finalproject_soc:nios_system\|finalproject_soc_nios2_gen2_0:nios2_gen2_0\|finalproject_soc_nios2_gen2_0_cpu:cpu\|finalproject_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproject_soc_nios2_gen2_0_cpu_nios2_oci\|finalproject_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproject_soc_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"finalproject_soc_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"finalproject_soc:nios_system\|finalproject_soc_nios2_gen2_0:nios2_gen2_0\|finalproject_soc_nios2_gen2_0_cpu:cpu\|finalproject_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproject_soc_nios2_gen2_0_cpu_nios2_oci\|finalproject_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproject_soc_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "finalproject_soc/synthesis/submodules/finalproject_soc_nios2_gen2_0_cpu.v" "the_finalproject_soc_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/finalproject_soc_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588359331094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_soc_nios2_gen2_0_cpu_debug_slave_tck finalproject_soc:nios_system\|finalproject_soc_nios2_gen2_0:nios2_gen2_0\|finalproject_soc_nios2_gen2_0_cpu:cpu\|finalproject_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproject_soc_nios2_gen2_0_cpu_nios2_oci\|finalproject_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproject_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|finalproject_soc_nios2_gen2_0_cpu_debug_slave_tck:the_finalproject_soc_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"finalproject_soc_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"finalproject_soc:nios_system\|finalproject_soc_nios2_gen2_0:nios2_gen2_0\|finalproject_soc_nios2_gen2_0_cpu:cpu\|finalproject_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproject_soc_nios2_gen2_0_cpu_nios2_oci\|finalproject_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproject_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|finalproject_soc_nios2_gen2_0_cpu_debug_slave_tck:the_finalproject_soc_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "finalproject_soc/synthesis/submodules/finalproject_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_finalproject_soc_nios2_gen2_0_cpu_debug_slave_tck" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/finalproject_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588359331145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_soc_nios2_gen2_0_cpu_debug_slave_sysclk finalproject_soc:nios_system\|finalproject_soc_nios2_gen2_0:nios2_gen2_0\|finalproject_soc_nios2_gen2_0_cpu:cpu\|finalproject_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproject_soc_nios2_gen2_0_cpu_nios2_oci\|finalproject_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproject_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|finalproject_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_finalproject_soc_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"finalproject_soc_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"finalproject_soc:nios_system\|finalproject_soc_nios2_gen2_0:nios2_gen2_0\|finalproject_soc_nios2_gen2_0_cpu:cpu\|finalproject_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproject_soc_nios2_gen2_0_cpu_nios2_oci\|finalproject_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproject_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|finalproject_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_finalproject_soc_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "finalproject_soc/synthesis/submodules/finalproject_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_finalproject_soc_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/finalproject_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588359331358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic finalproject_soc:nios_system\|finalproject_soc_nios2_gen2_0:nios2_gen2_0\|finalproject_soc_nios2_gen2_0_cpu:cpu\|finalproject_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproject_soc_nios2_gen2_0_cpu_nios2_oci\|finalproject_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproject_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalproject_soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"finalproject_soc:nios_system\|finalproject_soc_nios2_gen2_0:nios2_gen2_0\|finalproject_soc_nios2_gen2_0_cpu:cpu\|finalproject_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproject_soc_nios2_gen2_0_cpu_nios2_oci\|finalproject_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproject_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalproject_soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "finalproject_soc/synthesis/submodules/finalproject_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "finalproject_soc_nios2_gen2_0_cpu_debug_slave_phy" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/finalproject_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588359331682 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "finalproject_soc:nios_system\|finalproject_soc_nios2_gen2_0:nios2_gen2_0\|finalproject_soc_nios2_gen2_0_cpu:cpu\|finalproject_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproject_soc_nios2_gen2_0_cpu_nios2_oci\|finalproject_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproject_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalproject_soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"finalproject_soc:nios_system\|finalproject_soc_nios2_gen2_0:nios2_gen2_0\|finalproject_soc_nios2_gen2_0_cpu:cpu\|finalproject_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproject_soc_nios2_gen2_0_cpu_nios2_oci\|finalproject_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproject_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalproject_soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "finalproject_soc/synthesis/submodules/finalproject_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/finalproject_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588359331742 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "finalproject_soc:nios_system\|finalproject_soc_nios2_gen2_0:nios2_gen2_0\|finalproject_soc_nios2_gen2_0_cpu:cpu\|finalproject_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproject_soc_nios2_gen2_0_cpu_nios2_oci\|finalproject_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproject_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalproject_soc_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"finalproject_soc:nios_system\|finalproject_soc_nios2_gen2_0:nios2_gen2_0\|finalproject_soc_nios2_gen2_0_cpu:cpu\|finalproject_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproject_soc_nios2_gen2_0_cpu_nios2_oci\|finalproject_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproject_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalproject_soc_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588359331742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588359331742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588359331742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588359331742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588359331742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588359331742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588359331742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588359331742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588359331742 ""}  } { { "finalproject_soc/synthesis/submodules/finalproject_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/finalproject_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1588359331742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl finalproject_soc:nios_system\|finalproject_soc_nios2_gen2_0:nios2_gen2_0\|finalproject_soc_nios2_gen2_0_cpu:cpu\|finalproject_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproject_soc_nios2_gen2_0_cpu_nios2_oci\|finalproject_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproject_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalproject_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"finalproject_soc:nios_system\|finalproject_soc_nios2_gen2_0:nios2_gen2_0\|finalproject_soc_nios2_gen2_0_cpu:cpu\|finalproject_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproject_soc_nios2_gen2_0_cpu_nios2_oci\|finalproject_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproject_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalproject_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588359331783 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "finalproject_soc:nios_system\|finalproject_soc_nios2_gen2_0:nios2_gen2_0\|finalproject_soc_nios2_gen2_0_cpu:cpu\|finalproject_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproject_soc_nios2_gen2_0_cpu_nios2_oci\|finalproject_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproject_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalproject_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst finalproject_soc:nios_system\|finalproject_soc_nios2_gen2_0:nios2_gen2_0\|finalproject_soc_nios2_gen2_0_cpu:cpu\|finalproject_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproject_soc_nios2_gen2_0_cpu_nios2_oci\|finalproject_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproject_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalproject_soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"finalproject_soc:nios_system\|finalproject_soc_nios2_gen2_0:nios2_gen2_0\|finalproject_soc_nios2_gen2_0_cpu:cpu\|finalproject_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproject_soc_nios2_gen2_0_cpu_nios2_oci\|finalproject_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproject_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalproject_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"finalproject_soc:nios_system\|finalproject_soc_nios2_gen2_0:nios2_gen2_0\|finalproject_soc_nios2_gen2_0_cpu:cpu\|finalproject_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproject_soc_nios2_gen2_0_cpu_nios2_oci\|finalproject_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproject_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalproject_soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "finalproject_soc/synthesis/submodules/finalproject_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/finalproject_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588359331831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter finalproject_soc:nios_system\|finalproject_soc_nios2_gen2_0:nios2_gen2_0\|finalproject_soc_nios2_gen2_0_cpu:cpu\|finalproject_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproject_soc_nios2_gen2_0_cpu_nios2_oci\|finalproject_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproject_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalproject_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"finalproject_soc:nios_system\|finalproject_soc_nios2_gen2_0:nios2_gen2_0\|finalproject_soc_nios2_gen2_0_cpu:cpu\|finalproject_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproject_soc_nios2_gen2_0_cpu_nios2_oci\|finalproject_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproject_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalproject_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588359331867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl finalproject_soc:nios_system\|finalproject_soc_nios2_gen2_0:nios2_gen2_0\|finalproject_soc_nios2_gen2_0_cpu:cpu\|finalproject_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproject_soc_nios2_gen2_0_cpu_nios2_oci\|finalproject_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproject_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalproject_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"finalproject_soc:nios_system\|finalproject_soc_nios2_gen2_0:nios2_gen2_0\|finalproject_soc_nios2_gen2_0_cpu:cpu\|finalproject_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproject_soc_nios2_gen2_0_cpu_nios2_oci\|finalproject_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproject_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalproject_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588359331946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_soc_onchip_memory2_0 finalproject_soc:nios_system\|finalproject_soc_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"finalproject_soc_onchip_memory2_0\" for hierarchy \"finalproject_soc:nios_system\|finalproject_soc_onchip_memory2_0:onchip_memory2_0\"" {  } { { "finalproject_soc/synthesis/finalproject_soc.v" "onchip_memory2_0" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/finalproject_soc.v" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588359332059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram finalproject_soc:nios_system\|finalproject_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"finalproject_soc:nios_system\|finalproject_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "finalproject_soc/synthesis/submodules/finalproject_soc_onchip_memory2_0.v" "the_altsyncram" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/finalproject_soc_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588359332151 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "finalproject_soc:nios_system\|finalproject_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"finalproject_soc:nios_system\|finalproject_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "finalproject_soc/synthesis/submodules/finalproject_soc_onchip_memory2_0.v" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/finalproject_soc_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588359332190 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "finalproject_soc:nios_system\|finalproject_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"finalproject_soc:nios_system\|finalproject_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588359332190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file finalproject_soc_onchip_memory2_0.hex " "Parameter \"init_file\" = \"finalproject_soc_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588359332190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588359332190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4 " "Parameter \"maximum_depth\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588359332190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4 " "Parameter \"numwords_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588359332190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588359332190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588359332190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588359332190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588359332190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588359332190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588359332190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588359332190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 2 " "Parameter \"widthad_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588359332190 ""}  } { { "finalproject_soc/synthesis/submodules/finalproject_soc_onchip_memory2_0.v" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/finalproject_soc_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1588359332190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mnh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mnh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mnh1 " "Found entity 1: altsyncram_mnh1" {  } { { "db/altsyncram_mnh1.tdf" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/db/altsyncram_mnh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588359332393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588359332393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mnh1 finalproject_soc:nios_system\|finalproject_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_mnh1:auto_generated " "Elaborating entity \"altsyncram_mnh1\" for hierarchy \"finalproject_soc:nios_system\|finalproject_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_mnh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588359332404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_soc_otg_hpi_address finalproject_soc:nios_system\|finalproject_soc_otg_hpi_address:otg_hpi_address " "Elaborating entity \"finalproject_soc_otg_hpi_address\" for hierarchy \"finalproject_soc:nios_system\|finalproject_soc_otg_hpi_address:otg_hpi_address\"" {  } { { "finalproject_soc/synthesis/finalproject_soc.v" "otg_hpi_address" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/finalproject_soc.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588359333185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_soc_otg_hpi_cs finalproject_soc:nios_system\|finalproject_soc_otg_hpi_cs:otg_hpi_cs " "Elaborating entity \"finalproject_soc_otg_hpi_cs\" for hierarchy \"finalproject_soc:nios_system\|finalproject_soc_otg_hpi_cs:otg_hpi_cs\"" {  } { { "finalproject_soc/synthesis/finalproject_soc.v" "otg_hpi_cs" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/finalproject_soc.v" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588359333223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_soc_otg_hpi_data finalproject_soc:nios_system\|finalproject_soc_otg_hpi_data:otg_hpi_data " "Elaborating entity \"finalproject_soc_otg_hpi_data\" for hierarchy \"finalproject_soc:nios_system\|finalproject_soc_otg_hpi_data:otg_hpi_data\"" {  } { { "finalproject_soc/synthesis/finalproject_soc.v" "otg_hpi_data" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/finalproject_soc.v" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588359333261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_soc_sdram finalproject_soc:nios_system\|finalproject_soc_sdram:sdram " "Elaborating entity \"finalproject_soc_sdram\" for hierarchy \"finalproject_soc:nios_system\|finalproject_soc_sdram:sdram\"" {  } { { "finalproject_soc/synthesis/finalproject_soc.v" "sdram" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/finalproject_soc.v" 300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588359333348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_soc_sdram_input_efifo_module finalproject_soc:nios_system\|finalproject_soc_sdram:sdram\|finalproject_soc_sdram_input_efifo_module:the_finalproject_soc_sdram_input_efifo_module " "Elaborating entity \"finalproject_soc_sdram_input_efifo_module\" for hierarchy \"finalproject_soc:nios_system\|finalproject_soc_sdram:sdram\|finalproject_soc_sdram_input_efifo_module:the_finalproject_soc_sdram_input_efifo_module\"" {  } { { "finalproject_soc/synthesis/submodules/finalproject_soc_sdram.v" "the_finalproject_soc_sdram_input_efifo_module" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/finalproject_soc_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588359333538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_soc_sdram_pll finalproject_soc:nios_system\|finalproject_soc_sdram_pll:sdram_pll " "Elaborating entity \"finalproject_soc_sdram_pll\" for hierarchy \"finalproject_soc:nios_system\|finalproject_soc_sdram_pll:sdram_pll\"" {  } { { "finalproject_soc/synthesis/finalproject_soc.v" "sdram_pll" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/finalproject_soc.v" 324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588359333591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_soc_sdram_pll_stdsync_sv6 finalproject_soc:nios_system\|finalproject_soc_sdram_pll:sdram_pll\|finalproject_soc_sdram_pll_stdsync_sv6:stdsync2 " "Elaborating entity \"finalproject_soc_sdram_pll_stdsync_sv6\" for hierarchy \"finalproject_soc:nios_system\|finalproject_soc_sdram_pll:sdram_pll\|finalproject_soc_sdram_pll_stdsync_sv6:stdsync2\"" {  } { { "finalproject_soc/synthesis/submodules/finalproject_soc_sdram_pll.v" "stdsync2" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/finalproject_soc_sdram_pll.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588359333628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_soc_sdram_pll_dffpipe_l2c finalproject_soc:nios_system\|finalproject_soc_sdram_pll:sdram_pll\|finalproject_soc_sdram_pll_stdsync_sv6:stdsync2\|finalproject_soc_sdram_pll_dffpipe_l2c:dffpipe3 " "Elaborating entity \"finalproject_soc_sdram_pll_dffpipe_l2c\" for hierarchy \"finalproject_soc:nios_system\|finalproject_soc_sdram_pll:sdram_pll\|finalproject_soc_sdram_pll_stdsync_sv6:stdsync2\|finalproject_soc_sdram_pll_dffpipe_l2c:dffpipe3\"" {  } { { "finalproject_soc/synthesis/submodules/finalproject_soc_sdram_pll.v" "dffpipe3" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/finalproject_soc_sdram_pll.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588359333671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_soc_sdram_pll_altpll_lqa2 finalproject_soc:nios_system\|finalproject_soc_sdram_pll:sdram_pll\|finalproject_soc_sdram_pll_altpll_lqa2:sd1 " "Elaborating entity \"finalproject_soc_sdram_pll_altpll_lqa2\" for hierarchy \"finalproject_soc:nios_system\|finalproject_soc_sdram_pll:sdram_pll\|finalproject_soc_sdram_pll_altpll_lqa2:sd1\"" {  } { { "finalproject_soc/synthesis/submodules/finalproject_soc_sdram_pll.v" "sd1" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/finalproject_soc_sdram_pll.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588359333704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_soc_sysid_qsys_0 finalproject_soc:nios_system\|finalproject_soc_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"finalproject_soc_sysid_qsys_0\" for hierarchy \"finalproject_soc:nios_system\|finalproject_soc_sysid_qsys_0:sysid_qsys_0\"" {  } { { "finalproject_soc/synthesis/finalproject_soc.v" "sysid_qsys_0" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/finalproject_soc.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588359333738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_soc_mm_interconnect_0 finalproject_soc:nios_system\|finalproject_soc_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"finalproject_soc_mm_interconnect_0\" for hierarchy \"finalproject_soc:nios_system\|finalproject_soc_mm_interconnect_0:mm_interconnect_0\"" {  } { { "finalproject_soc/synthesis/finalproject_soc.v" "mm_interconnect_0" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/finalproject_soc.v" 428 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588359333776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator finalproject_soc:nios_system\|finalproject_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"finalproject_soc:nios_system\|finalproject_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "finalproject_soc/synthesis/submodules/finalproject_soc_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/finalproject_soc_mm_interconnect_0.v" 1187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588359334641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator finalproject_soc:nios_system\|finalproject_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"finalproject_soc:nios_system\|finalproject_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "finalproject_soc/synthesis/submodules/finalproject_soc_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/finalproject_soc_mm_interconnect_0.v" 1247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588359334687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator finalproject_soc:nios_system\|finalproject_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"finalproject_soc:nios_system\|finalproject_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "finalproject_soc/synthesis/submodules/finalproject_soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/finalproject_soc_mm_interconnect_0.v" 1311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588359334736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator finalproject_soc:nios_system\|finalproject_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"finalproject_soc:nios_system\|finalproject_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "finalproject_soc/synthesis/submodules/finalproject_soc_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/finalproject_soc_mm_interconnect_0.v" 1375 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588359334783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator finalproject_soc:nios_system\|finalproject_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"finalproject_soc:nios_system\|finalproject_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "finalproject_soc/synthesis/submodules/finalproject_soc_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/finalproject_soc_mm_interconnect_0.v" 1439 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588359334832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator finalproject_soc:nios_system\|finalproject_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"finalproject_soc:nios_system\|finalproject_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator\"" {  } { { "finalproject_soc/synthesis/submodules/finalproject_soc_mm_interconnect_0.v" "sdram_pll_pll_slave_translator" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/finalproject_soc_mm_interconnect_0.v" 1503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588359334880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator finalproject_soc:nios_system\|finalproject_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"finalproject_soc:nios_system\|finalproject_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "finalproject_soc/synthesis/submodules/finalproject_soc_mm_interconnect_0.v" "sdram_s1_translator" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/finalproject_soc_mm_interconnect_0.v" 1567 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588359334925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator finalproject_soc:nios_system\|finalproject_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:reset_b_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"finalproject_soc:nios_system\|finalproject_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:reset_b_s1_translator\"" {  } { { "finalproject_soc/synthesis/submodules/finalproject_soc_mm_interconnect_0.v" "reset_b_s1_translator" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/finalproject_soc_mm_interconnect_0.v" 1631 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588359334971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator finalproject_soc:nios_system\|finalproject_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"finalproject_soc:nios_system\|finalproject_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "finalproject_soc/synthesis/submodules/finalproject_soc_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/finalproject_soc_mm_interconnect_0.v" 2207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588359335133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent finalproject_soc:nios_system\|finalproject_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"finalproject_soc:nios_system\|finalproject_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "finalproject_soc/synthesis/submodules/finalproject_soc_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/finalproject_soc_mm_interconnect_0.v" 2288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588359335186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent finalproject_soc:nios_system\|finalproject_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"finalproject_soc:nios_system\|finalproject_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "finalproject_soc/synthesis/submodules/finalproject_soc_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/finalproject_soc_mm_interconnect_0.v" 2369 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588359335232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent finalproject_soc:nios_system\|finalproject_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"finalproject_soc:nios_system\|finalproject_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "finalproject_soc/synthesis/submodules/finalproject_soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/finalproject_soc_mm_interconnect_0.v" 2453 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588359335278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor finalproject_soc:nios_system\|finalproject_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"finalproject_soc:nios_system\|finalproject_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "finalproject_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588359335328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo finalproject_soc:nios_system\|finalproject_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"finalproject_soc:nios_system\|finalproject_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "finalproject_soc/synthesis/submodules/finalproject_soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/finalproject_soc_mm_interconnect_0.v" 2494 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588359335388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo finalproject_soc:nios_system\|finalproject_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"finalproject_soc:nios_system\|finalproject_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "finalproject_soc/synthesis/submodules/finalproject_soc_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/finalproject_soc_mm_interconnect_0.v" 2994 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588359335616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo finalproject_soc:nios_system\|finalproject_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"finalproject_soc:nios_system\|finalproject_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "finalproject_soc/synthesis/submodules/finalproject_soc_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/finalproject_soc_mm_interconnect_0.v" 3035 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588359335827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_soc_mm_interconnect_0_router finalproject_soc:nios_system\|finalproject_soc_mm_interconnect_0:mm_interconnect_0\|finalproject_soc_mm_interconnect_0_router:router " "Elaborating entity \"finalproject_soc_mm_interconnect_0_router\" for hierarchy \"finalproject_soc:nios_system\|finalproject_soc_mm_interconnect_0:mm_interconnect_0\|finalproject_soc_mm_interconnect_0_router:router\"" {  } { { "finalproject_soc/synthesis/submodules/finalproject_soc_mm_interconnect_0.v" "router" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/finalproject_soc_mm_interconnect_0.v" 4301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588359336319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_soc_mm_interconnect_0_router_default_decode finalproject_soc:nios_system\|finalproject_soc_mm_interconnect_0:mm_interconnect_0\|finalproject_soc_mm_interconnect_0_router:router\|finalproject_soc_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"finalproject_soc_mm_interconnect_0_router_default_decode\" for hierarchy \"finalproject_soc:nios_system\|finalproject_soc_mm_interconnect_0:mm_interconnect_0\|finalproject_soc_mm_interconnect_0_router:router\|finalproject_soc_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "finalproject_soc/synthesis/submodules/finalproject_soc_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/finalproject_soc_mm_interconnect_0_router.sv" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588359336406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_soc_mm_interconnect_0_router_001 finalproject_soc:nios_system\|finalproject_soc_mm_interconnect_0:mm_interconnect_0\|finalproject_soc_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"finalproject_soc_mm_interconnect_0_router_001\" for hierarchy \"finalproject_soc:nios_system\|finalproject_soc_mm_interconnect_0:mm_interconnect_0\|finalproject_soc_mm_interconnect_0_router_001:router_001\"" {  } { { "finalproject_soc/synthesis/submodules/finalproject_soc_mm_interconnect_0.v" "router_001" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/finalproject_soc_mm_interconnect_0.v" 4317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588359336441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_soc_mm_interconnect_0_router_001_default_decode finalproject_soc:nios_system\|finalproject_soc_mm_interconnect_0:mm_interconnect_0\|finalproject_soc_mm_interconnect_0_router_001:router_001\|finalproject_soc_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"finalproject_soc_mm_interconnect_0_router_001_default_decode\" for hierarchy \"finalproject_soc:nios_system\|finalproject_soc_mm_interconnect_0:mm_interconnect_0\|finalproject_soc_mm_interconnect_0_router_001:router_001\|finalproject_soc_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "finalproject_soc/synthesis/submodules/finalproject_soc_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/finalproject_soc_mm_interconnect_0_router_001.sv" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588359336511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_soc_mm_interconnect_0_router_002 finalproject_soc:nios_system\|finalproject_soc_mm_interconnect_0:mm_interconnect_0\|finalproject_soc_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"finalproject_soc_mm_interconnect_0_router_002\" for hierarchy \"finalproject_soc:nios_system\|finalproject_soc_mm_interconnect_0:mm_interconnect_0\|finalproject_soc_mm_interconnect_0_router_002:router_002\"" {  } { { "finalproject_soc/synthesis/submodules/finalproject_soc_mm_interconnect_0.v" "router_002" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/finalproject_soc_mm_interconnect_0.v" 4333 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588359336554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_soc_mm_interconnect_0_router_002_default_decode finalproject_soc:nios_system\|finalproject_soc_mm_interconnect_0:mm_interconnect_0\|finalproject_soc_mm_interconnect_0_router_002:router_002\|finalproject_soc_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"finalproject_soc_mm_interconnect_0_router_002_default_decode\" for hierarchy \"finalproject_soc:nios_system\|finalproject_soc_mm_interconnect_0:mm_interconnect_0\|finalproject_soc_mm_interconnect_0_router_002:router_002\|finalproject_soc_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "finalproject_soc/synthesis/submodules/finalproject_soc_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/finalproject_soc_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588359336599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_soc_mm_interconnect_0_router_003 finalproject_soc:nios_system\|finalproject_soc_mm_interconnect_0:mm_interconnect_0\|finalproject_soc_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"finalproject_soc_mm_interconnect_0_router_003\" for hierarchy \"finalproject_soc:nios_system\|finalproject_soc_mm_interconnect_0:mm_interconnect_0\|finalproject_soc_mm_interconnect_0_router_003:router_003\"" {  } { { "finalproject_soc/synthesis/submodules/finalproject_soc_mm_interconnect_0.v" "router_003" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/finalproject_soc_mm_interconnect_0.v" 4349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588359336640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_soc_mm_interconnect_0_router_003_default_decode finalproject_soc:nios_system\|finalproject_soc_mm_interconnect_0:mm_interconnect_0\|finalproject_soc_mm_interconnect_0_router_003:router_003\|finalproject_soc_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"finalproject_soc_mm_interconnect_0_router_003_default_decode\" for hierarchy \"finalproject_soc:nios_system\|finalproject_soc_mm_interconnect_0:mm_interconnect_0\|finalproject_soc_mm_interconnect_0_router_003:router_003\|finalproject_soc_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "finalproject_soc/synthesis/submodules/finalproject_soc_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/finalproject_soc_mm_interconnect_0_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588359336682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_soc_mm_interconnect_0_cmd_demux finalproject_soc:nios_system\|finalproject_soc_mm_interconnect_0:mm_interconnect_0\|finalproject_soc_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"finalproject_soc_mm_interconnect_0_cmd_demux\" for hierarchy \"finalproject_soc:nios_system\|finalproject_soc_mm_interconnect_0:mm_interconnect_0\|finalproject_soc_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "finalproject_soc/synthesis/submodules/finalproject_soc_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/finalproject_soc_mm_interconnect_0.v" 4658 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588359337010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_soc_mm_interconnect_0_cmd_demux_001 finalproject_soc:nios_system\|finalproject_soc_mm_interconnect_0:mm_interconnect_0\|finalproject_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"finalproject_soc_mm_interconnect_0_cmd_demux_001\" for hierarchy \"finalproject_soc:nios_system\|finalproject_soc_mm_interconnect_0:mm_interconnect_0\|finalproject_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "finalproject_soc/synthesis/submodules/finalproject_soc_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/finalproject_soc_mm_interconnect_0.v" 4711 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588359337082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_soc_mm_interconnect_0_cmd_mux finalproject_soc:nios_system\|finalproject_soc_mm_interconnect_0:mm_interconnect_0\|finalproject_soc_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"finalproject_soc_mm_interconnect_0_cmd_mux\" for hierarchy \"finalproject_soc:nios_system\|finalproject_soc_mm_interconnect_0:mm_interconnect_0\|finalproject_soc_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "finalproject_soc/synthesis/submodules/finalproject_soc_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/finalproject_soc_mm_interconnect_0.v" 4728 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588359337153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_soc_mm_interconnect_0_cmd_mux_001 finalproject_soc:nios_system\|finalproject_soc_mm_interconnect_0:mm_interconnect_0\|finalproject_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"finalproject_soc_mm_interconnect_0_cmd_mux_001\" for hierarchy \"finalproject_soc:nios_system\|finalproject_soc_mm_interconnect_0:mm_interconnect_0\|finalproject_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "finalproject_soc/synthesis/submodules/finalproject_soc_mm_interconnect_0.v" "cmd_mux_001" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/finalproject_soc_mm_interconnect_0.v" 4751 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588359337190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator finalproject_soc:nios_system\|finalproject_soc_mm_interconnect_0:mm_interconnect_0\|finalproject_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"finalproject_soc:nios_system\|finalproject_soc_mm_interconnect_0:mm_interconnect_0\|finalproject_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "finalproject_soc/synthesis/submodules/finalproject_soc_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/finalproject_soc_mm_interconnect_0_cmd_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588359337254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder finalproject_soc:nios_system\|finalproject_soc_mm_interconnect_0:mm_interconnect_0\|finalproject_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"finalproject_soc:nios_system\|finalproject_soc_mm_interconnect_0:mm_interconnect_0\|finalproject_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "finalproject_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588359337311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_soc_mm_interconnect_0_rsp_demux finalproject_soc:nios_system\|finalproject_soc_mm_interconnect_0:mm_interconnect_0\|finalproject_soc_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"finalproject_soc_mm_interconnect_0_rsp_demux\" for hierarchy \"finalproject_soc:nios_system\|finalproject_soc_mm_interconnect_0:mm_interconnect_0\|finalproject_soc_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "finalproject_soc/synthesis/submodules/finalproject_soc_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/finalproject_soc_mm_interconnect_0.v" 5025 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588359337630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_soc_mm_interconnect_0_rsp_demux_001 finalproject_soc:nios_system\|finalproject_soc_mm_interconnect_0:mm_interconnect_0\|finalproject_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"finalproject_soc_mm_interconnect_0_rsp_demux_001\" for hierarchy \"finalproject_soc:nios_system\|finalproject_soc_mm_interconnect_0:mm_interconnect_0\|finalproject_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "finalproject_soc/synthesis/submodules/finalproject_soc_mm_interconnect_0.v" "rsp_demux_001" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/finalproject_soc_mm_interconnect_0.v" 5048 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588359337670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_soc_mm_interconnect_0_rsp_mux finalproject_soc:nios_system\|finalproject_soc_mm_interconnect_0:mm_interconnect_0\|finalproject_soc_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"finalproject_soc_mm_interconnect_0_rsp_mux\" for hierarchy \"finalproject_soc:nios_system\|finalproject_soc_mm_interconnect_0:mm_interconnect_0\|finalproject_soc_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "finalproject_soc/synthesis/submodules/finalproject_soc_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/finalproject_soc_mm_interconnect_0.v" 5406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588359337860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator finalproject_soc:nios_system\|finalproject_soc_mm_interconnect_0:mm_interconnect_0\|finalproject_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"finalproject_soc:nios_system\|finalproject_soc_mm_interconnect_0:mm_interconnect_0\|finalproject_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "finalproject_soc/synthesis/submodules/finalproject_soc_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/finalproject_soc_mm_interconnect_0_rsp_mux.sv" 518 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588359338063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder finalproject_soc:nios_system\|finalproject_soc_mm_interconnect_0:mm_interconnect_0\|finalproject_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"finalproject_soc:nios_system\|finalproject_soc_mm_interconnect_0:mm_interconnect_0\|finalproject_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "finalproject_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588359338103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_soc_mm_interconnect_0_rsp_mux_001 finalproject_soc:nios_system\|finalproject_soc_mm_interconnect_0:mm_interconnect_0\|finalproject_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"finalproject_soc_mm_interconnect_0_rsp_mux_001\" for hierarchy \"finalproject_soc:nios_system\|finalproject_soc_mm_interconnect_0:mm_interconnect_0\|finalproject_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "finalproject_soc/synthesis/submodules/finalproject_soc_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/finalproject_soc_mm_interconnect_0.v" 5459 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588359338219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator finalproject_soc:nios_system\|finalproject_soc_mm_interconnect_0:mm_interconnect_0\|finalproject_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"finalproject_soc:nios_system\|finalproject_soc_mm_interconnect_0:mm_interconnect_0\|finalproject_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "finalproject_soc/synthesis/submodules/finalproject_soc_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/finalproject_soc_mm_interconnect_0_rsp_mux_001.sv" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588359338362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder finalproject_soc:nios_system\|finalproject_soc_mm_interconnect_0:mm_interconnect_0\|finalproject_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"finalproject_soc:nios_system\|finalproject_soc_mm_interconnect_0:mm_interconnect_0\|finalproject_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "finalproject_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588359338424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser finalproject_soc:nios_system\|finalproject_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"finalproject_soc:nios_system\|finalproject_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "finalproject_soc/synthesis/submodules/finalproject_soc_mm_interconnect_0.v" "crosser" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/finalproject_soc_mm_interconnect_0.v" 5493 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588359338480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser finalproject_soc:nios_system\|finalproject_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"finalproject_soc:nios_system\|finalproject_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "finalproject_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588359338531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut finalproject_soc:nios_system\|finalproject_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"finalproject_soc:nios_system\|finalproject_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "finalproject_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588359338668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_soc_mm_interconnect_0_avalon_st_adapter finalproject_soc:nios_system\|finalproject_soc_mm_interconnect_0:mm_interconnect_0\|finalproject_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"finalproject_soc_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"finalproject_soc:nios_system\|finalproject_soc_mm_interconnect_0:mm_interconnect_0\|finalproject_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "finalproject_soc/synthesis/submodules/finalproject_soc_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/finalproject_soc_mm_interconnect_0.v" 5624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588359338893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 finalproject_soc:nios_system\|finalproject_soc_mm_interconnect_0:mm_interconnect_0\|finalproject_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|finalproject_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"finalproject_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"finalproject_soc:nios_system\|finalproject_soc_mm_interconnect_0:mm_interconnect_0\|finalproject_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|finalproject_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "finalproject_soc/synthesis/submodules/finalproject_soc_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/finalproject_soc_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588359338936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_soc_irq_mapper finalproject_soc:nios_system\|finalproject_soc_irq_mapper:irq_mapper " "Elaborating entity \"finalproject_soc_irq_mapper\" for hierarchy \"finalproject_soc:nios_system\|finalproject_soc_irq_mapper:irq_mapper\"" {  } { { "finalproject_soc/synthesis/finalproject_soc.v" "irq_mapper" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/finalproject_soc.v" 435 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588359339341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller finalproject_soc:nios_system\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"finalproject_soc:nios_system\|altera_reset_controller:rst_controller\"" {  } { { "finalproject_soc/synthesis/finalproject_soc.v" "rst_controller" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/finalproject_soc.v" 498 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588359339390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer finalproject_soc:nios_system\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"finalproject_soc:nios_system\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "finalproject_soc/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588359339442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer finalproject_soc:nios_system\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"finalproject_soc:nios_system\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "finalproject_soc/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588359339489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller finalproject_soc:nios_system\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"finalproject_soc:nios_system\|altera_reset_controller:rst_controller_001\"" {  } { { "finalproject_soc/synthesis/finalproject_soc.v" "rst_controller_001" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/finalproject_soc.v" 561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588359339544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller finalproject_soc:nios_system\|altera_reset_controller:rst_controller_002 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"finalproject_soc:nios_system\|altera_reset_controller:rst_controller_002\"" {  } { { "finalproject_soc/synthesis/finalproject_soc.v" "rst_controller_002" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/finalproject_soc.v" 624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588359339602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_clk vga_clk:vga_clk_instance " "Elaborating entity \"vga_clk\" for hierarchy \"vga_clk:vga_clk_instance\"" {  } { { "SVFiles/lab8.sv" "vga_clk_instance" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588359339653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_clk:vga_clk_instance\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga_clk:vga_clk_instance\|altpll:altpll_component\"" {  } { { "SVFiles/vga_clk.v" "altpll_component" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/vga_clk.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588359340013 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_clk:vga_clk_instance\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga_clk:vga_clk_instance\|altpll:altpll_component\"" {  } { { "SVFiles/vga_clk.v" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/vga_clk.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588359340062 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_clk:vga_clk_instance\|altpll:altpll_component " "Instantiated megafunction \"vga_clk:vga_clk_instance\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588359340062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588359340062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588359340062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588359340062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588359340062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588359340062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588359340062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588359340062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=vga_clk " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=vga_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588359340062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588359340062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588359340062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588359340062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588359340062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588359340062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588359340062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588359340062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588359340062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588359340062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588359340062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588359340062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588359340062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588359340062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588359340062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588359340062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588359340062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588359340062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588359340062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588359340062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588359340062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588359340062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588359340062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588359340062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588359340062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588359340062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588359340062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588359340062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588359340062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588359340062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588359340062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588359340062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588359340062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588359340062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588359340062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588359340062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588359340062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588359340062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588359340062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588359340062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588359340062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588359340062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588359340062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588359340062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588359340062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588359340062 ""}  } { { "SVFiles/vga_clk.v" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/vga_clk.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1588359340062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/vga_clk_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/vga_clk_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_clk_altpll " "Found entity 1: vga_clk_altpll" {  } { { "db/vga_clk_altpll.v" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/db/vga_clk_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588359340244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588359340244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_clk_altpll vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated " "Elaborating entity \"vga_clk_altpll\" for hierarchy \"vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588359340291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_controller VGA_controller:vga_controller_instance " "Elaborating entity \"VGA_controller\" for hierarchy \"VGA_controller:vga_controller_instance\"" {  } { { "SVFiles/lab8.sv" "vga_controller_instance" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588359340388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "drawengine drawengine:comb_8 " "Elaborating entity \"drawengine\" for hierarchy \"drawengine:comb_8\"" {  } { { "SVFiles/lab8.sv" "comb_8" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588359340447 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "frame_clk_rising_edge drawengine.sv(29) " "Verilog HDL or VHDL warning at drawengine.sv(29): object \"frame_clk_rising_edge\" assigned a value but never read" {  } { { "SVFiles/drawengine.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588359340448 "|lab8|drawengine:comb_8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 drawengine.sv(51) " "Verilog HDL assignment warning at drawengine.sv(51): truncated value with size 32 to match size of target (20)" {  } { { "SVFiles/drawengine.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588359340450 "|lab8|drawengine:comb_8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 drawengine.sv(87) " "Verilog HDL assignment warning at drawengine.sv(87): truncated value with size 32 to match size of target (20)" {  } { { "SVFiles/drawengine.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588359340451 "|lab8|drawengine:comb_8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 drawengine.sv(123) " "Verilog HDL assignment warning at drawengine.sv(123): truncated value with size 32 to match size of target (20)" {  } { { "SVFiles/drawengine.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588359340452 "|lab8|drawengine:comb_8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 drawengine.sv(158) " "Verilog HDL assignment warning at drawengine.sv(158): truncated value with size 8 to match size of target (4)" {  } { { "SVFiles/drawengine.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588359340462 "|lab8|drawengine:comb_8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bikeUpBlueRAM drawengine:comb_8\|bikeUpBlueRAM:bike_up_blue " "Elaborating entity \"bikeUpBlueRAM\" for hierarchy \"drawengine:comb_8\|bikeUpBlueRAM:bike_up_blue\"" {  } { { "SVFiles/drawengine.sv" "bike_up_blue" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588359340542 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 9 frameOCM.sv(73) " "Verilog HDL assignment warning at frameOCM.sv(73): truncated value with size 16 to match size of target (9)" {  } { { "SVFiles/frameOCM.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/frameOCM.sv" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588359340574 "|lab8|drawengine:comb_8|bikeUpBlueRAM:bike_up_blue"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bikeLeftBlueRAM drawengine:comb_8\|bikeLeftBlueRAM:bike_left_blue " "Elaborating entity \"bikeLeftBlueRAM\" for hierarchy \"drawengine:comb_8\|bikeLeftBlueRAM:bike_left_blue\"" {  } { { "SVFiles/drawengine.sv" "bike_left_blue" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588359340812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bikeRightBlueRAM drawengine:comb_8\|bikeRightBlueRAM:bike_right_blue " "Elaborating entity \"bikeRightBlueRAM\" for hierarchy \"drawengine:comb_8\|bikeRightBlueRAM:bike_right_blue\"" {  } { { "SVFiles/drawengine.sv" "bike_right_blue" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588359341047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bikeDownBlueRAM drawengine:comb_8\|bikeDownBlueRAM:bike_down_blue " "Elaborating entity \"bikeDownBlueRAM\" for hierarchy \"drawengine:comb_8\|bikeDownBlueRAM:bike_down_blue\"" {  } { { "SVFiles/drawengine.sv" "bike_down_blue" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588359341288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bikeUpRedRAM drawengine:comb_8\|bikeUpRedRAM:bike_up_red " "Elaborating entity \"bikeUpRedRAM\" for hierarchy \"drawengine:comb_8\|bikeUpRedRAM:bike_up_red\"" {  } { { "SVFiles/drawengine.sv" "bike_up_red" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588359341572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bikeLeftRedRAM drawengine:comb_8\|bikeLeftRedRAM:bike_left_red " "Elaborating entity \"bikeLeftRedRAM\" for hierarchy \"drawengine:comb_8\|bikeLeftRedRAM:bike_left_red\"" {  } { { "SVFiles/drawengine.sv" "bike_left_red" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588359341894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bikeRightRedRAM drawengine:comb_8\|bikeRightRedRAM:bike_right_red " "Elaborating entity \"bikeRightRedRAM\" for hierarchy \"drawengine:comb_8\|bikeRightRedRAM:bike_right_red\"" {  } { { "SVFiles/drawengine.sv" "bike_right_red" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588359342116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bikeDownRedRAM drawengine:comb_8\|bikeDownRedRAM:bike_down_red " "Elaborating entity \"bikeDownRedRAM\" for hierarchy \"drawengine:comb_8\|bikeDownRedRAM:bike_down_red\"" {  } { { "SVFiles/drawengine.sv" "bike_down_red" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588359342332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frameRAM drawengine:comb_8\|frameRAM:frame_buffer " "Elaborating entity \"frameRAM\" for hierarchy \"drawengine:comb_8\|frameRAM:frame_buffer\"" {  } { { "SVFiles/drawengine.sv" "frame_buffer" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588359342594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "color_mapper color_mapper:color_instance " "Elaborating entity \"color_mapper\" for hierarchy \"color_mapper:color_instance\"" {  } { { "SVFiles/lab8.sv" "color_instance" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588359870574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver HexDriver:hex_inst_0 " "Elaborating entity \"HexDriver\" for hierarchy \"HexDriver:hex_inst_0\"" {  } { { "SVFiles/lab8.sv" "hex_inst_0" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588359870603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GameState GameState:statemachine " "Elaborating entity \"GameState\" for hierarchy \"GameState:statemachine\"" {  } { { "SVFiles/lab8.sv" "statemachine" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588359870637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "score score:scorekeeper " "Elaborating entity \"score\" for hierarchy \"score:scorekeeper\"" {  } { { "SVFiles/lab8.sv" "scorekeeper" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588359870666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arena arena:field " "Elaborating entity \"arena\" for hierarchy \"arena:field\"" {  } { { "SVFiles/lab8.sv" "field" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588359870693 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 arena.sv(71) " "Verilog HDL assignment warning at arena.sv(71): truncated value with size 32 to match size of target (8)" {  } { { "SVFiles/arena.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/arena.sv" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588359870694 "|lab8|arena:field"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 arena.sv(72) " "Verilog HDL assignment warning at arena.sv(72): truncated value with size 32 to match size of target (8)" {  } { { "SVFiles/arena.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/arena.sv" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588359870694 "|lab8|arena:field"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 arena.sv(73) " "Verilog HDL assignment warning at arena.sv(73): truncated value with size 32 to match size of target (8)" {  } { { "SVFiles/arena.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/arena.sv" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588359870695 "|lab8|arena:field"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 arena.sv(74) " "Verilog HDL assignment warning at arena.sv(74): truncated value with size 32 to match size of target (8)" {  } { { "SVFiles/arena.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/arena.sv" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588359870695 "|lab8|arena:field"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "trails trails:trail_decider " "Elaborating entity \"trails\" for hierarchy \"trails:trail_decider\"" {  } { { "SVFiles/lab8.sv" "trail_decider" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588359870732 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 trails.sv(32) " "Verilog HDL assignment warning at trails.sv(32): truncated value with size 8 to match size of target (7)" {  } { { "SVFiles/trails.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/trails.sv" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588359870732 "|lab8|trails:trail_decider"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 trails.sv(33) " "Verilog HDL assignment warning at trails.sv(33): truncated value with size 8 to match size of target (7)" {  } { { "SVFiles/trails.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/trails.sv" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588359870732 "|lab8|trails:trail_decider"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 trails.sv(34) " "Verilog HDL assignment warning at trails.sv(34): truncated value with size 8 to match size of target (7)" {  } { { "SVFiles/trails.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/trails.sv" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588359870732 "|lab8|trails:trail_decider"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 trails.sv(35) " "Verilog HDL assignment warning at trails.sv(35): truncated value with size 8 to match size of target (7)" {  } { { "SVFiles/trails.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/trails.sv" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588359870732 "|lab8|trails:trail_decider"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram_controller sram_controller:sramdriver " "Elaborating entity \"sram_controller\" for hierarchy \"sram_controller:sramdriver\"" {  } { { "SVFiles/lab8.sv" "sramdriver" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588359870768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "load_background load_background:ldback " "Elaborating entity \"load_background\" for hierarchy \"load_background:ldback\"" {  } { { "SVFiles/lab8.sv" "ldback" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588359870797 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "load_background.sv(82) " "Verilog HDL Case Statement information at load_background.sv(82): all case item expressions in this case statement are onehot" {  } { { "SVFiles/load_background.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/load_background.sv" 82 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1588359870798 "|lab8|load_background:ldback"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "load_background.sv(109) " "Verilog HDL Case Statement information at load_background.sv(109): all case item expressions in this case statement are onehot" {  } { { "SVFiles/load_background.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/load_background.sv" 109 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1588359870799 "|lab8|load_background:ldback"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADDR load_background.sv(7) " "Output port \"ADDR\" at load_background.sv(7) has no driver" {  } { { "SVFiles/load_background.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/load_background.sv" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1588359870800 "|lab8|load_background:ldback"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reset_game " "Net \"reset_game\" is missing source, defaulting to GND" {  } { { "SVFiles/lab8.sv" "reset_game" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 70 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588359872103 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1588359872103 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reset_game " "Net \"reset_game\" is missing source, defaulting to GND" {  } { { "SVFiles/lab8.sv" "reset_game" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 70 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588359872103 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1588359872103 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reset_game " "Net \"reset_game\" is missing source, defaulting to GND" {  } { { "SVFiles/lab8.sv" "reset_game" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 70 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588359872103 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1588359872103 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reset_game " "Net \"reset_game\" is missing source, defaulting to GND" {  } { { "SVFiles/lab8.sv" "reset_game" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 70 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588359872104 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1588359872104 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "drawengine:comb_8\|data_In_b\[15\] " "Net \"drawengine:comb_8\|data_In_b\[15\]\" is missing source, defaulting to GND" {  } { { "SVFiles/drawengine.sv" "data_In_b\[15\]" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588359872107 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "drawengine:comb_8\|data_In_b\[14\] " "Net \"drawengine:comb_8\|data_In_b\[14\]\" is missing source, defaulting to GND" {  } { { "SVFiles/drawengine.sv" "data_In_b\[14\]" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588359872107 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "drawengine:comb_8\|data_In_b\[13\] " "Net \"drawengine:comb_8\|data_In_b\[13\]\" is missing source, defaulting to GND" {  } { { "SVFiles/drawengine.sv" "data_In_b\[13\]" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588359872107 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "drawengine:comb_8\|data_In_b\[12\] " "Net \"drawengine:comb_8\|data_In_b\[12\]\" is missing source, defaulting to GND" {  } { { "SVFiles/drawengine.sv" "data_In_b\[12\]" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588359872107 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "drawengine:comb_8\|data_In_b\[11\] " "Net \"drawengine:comb_8\|data_In_b\[11\]\" is missing source, defaulting to GND" {  } { { "SVFiles/drawengine.sv" "data_In_b\[11\]" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588359872107 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "drawengine:comb_8\|data_In_b\[10\] " "Net \"drawengine:comb_8\|data_In_b\[10\]\" is missing source, defaulting to GND" {  } { { "SVFiles/drawengine.sv" "data_In_b\[10\]" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588359872107 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "drawengine:comb_8\|data_In_b\[9\] " "Net \"drawengine:comb_8\|data_In_b\[9\]\" is missing source, defaulting to GND" {  } { { "SVFiles/drawengine.sv" "data_In_b\[9\]" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588359872107 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "drawengine:comb_8\|data_In_b\[8\] " "Net \"drawengine:comb_8\|data_In_b\[8\]\" is missing source, defaulting to GND" {  } { { "SVFiles/drawengine.sv" "data_In_b\[8\]" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588359872107 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "drawengine:comb_8\|data_In_b\[7\] " "Net \"drawengine:comb_8\|data_In_b\[7\]\" is missing source, defaulting to GND" {  } { { "SVFiles/drawengine.sv" "data_In_b\[7\]" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588359872107 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "drawengine:comb_8\|data_In_b\[6\] " "Net \"drawengine:comb_8\|data_In_b\[6\]\" is missing source, defaulting to GND" {  } { { "SVFiles/drawengine.sv" "data_In_b\[6\]" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588359872107 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "drawengine:comb_8\|data_In_b\[5\] " "Net \"drawengine:comb_8\|data_In_b\[5\]\" is missing source, defaulting to GND" {  } { { "SVFiles/drawengine.sv" "data_In_b\[5\]" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588359872107 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "drawengine:comb_8\|data_In_b\[4\] " "Net \"drawengine:comb_8\|data_In_b\[4\]\" is missing source, defaulting to GND" {  } { { "SVFiles/drawengine.sv" "data_In_b\[4\]" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588359872107 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "drawengine:comb_8\|data_In_b\[3\] " "Net \"drawengine:comb_8\|data_In_b\[3\]\" is missing source, defaulting to GND" {  } { { "SVFiles/drawengine.sv" "data_In_b\[3\]" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588359872107 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "drawengine:comb_8\|data_In_b\[2\] " "Net \"drawengine:comb_8\|data_In_b\[2\]\" is missing source, defaulting to GND" {  } { { "SVFiles/drawengine.sv" "data_In_b\[2\]" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588359872107 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "drawengine:comb_8\|data_In_b\[1\] " "Net \"drawengine:comb_8\|data_In_b\[1\]\" is missing source, defaulting to GND" {  } { { "SVFiles/drawengine.sv" "data_In_b\[1\]" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588359872107 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "drawengine:comb_8\|data_In_b\[0\] " "Net \"drawengine:comb_8\|data_In_b\[0\]\" is missing source, defaulting to GND" {  } { { "SVFiles/drawengine.sv" "data_In_b\[0\]" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588359872107 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "drawengine:comb_8\|data_In_r\[15\] " "Net \"drawengine:comb_8\|data_In_r\[15\]\" is missing source, defaulting to GND" {  } { { "SVFiles/drawengine.sv" "data_In_r\[15\]" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588359872107 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "drawengine:comb_8\|data_In_r\[14\] " "Net \"drawengine:comb_8\|data_In_r\[14\]\" is missing source, defaulting to GND" {  } { { "SVFiles/drawengine.sv" "data_In_r\[14\]" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588359872107 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "drawengine:comb_8\|data_In_r\[13\] " "Net \"drawengine:comb_8\|data_In_r\[13\]\" is missing source, defaulting to GND" {  } { { "SVFiles/drawengine.sv" "data_In_r\[13\]" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588359872107 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "drawengine:comb_8\|data_In_r\[12\] " "Net \"drawengine:comb_8\|data_In_r\[12\]\" is missing source, defaulting to GND" {  } { { "SVFiles/drawengine.sv" "data_In_r\[12\]" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588359872107 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "drawengine:comb_8\|data_In_r\[11\] " "Net \"drawengine:comb_8\|data_In_r\[11\]\" is missing source, defaulting to GND" {  } { { "SVFiles/drawengine.sv" "data_In_r\[11\]" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588359872107 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "drawengine:comb_8\|data_In_r\[10\] " "Net \"drawengine:comb_8\|data_In_r\[10\]\" is missing source, defaulting to GND" {  } { { "SVFiles/drawengine.sv" "data_In_r\[10\]" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588359872107 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "drawengine:comb_8\|data_In_r\[9\] " "Net \"drawengine:comb_8\|data_In_r\[9\]\" is missing source, defaulting to GND" {  } { { "SVFiles/drawengine.sv" "data_In_r\[9\]" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588359872107 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "drawengine:comb_8\|data_In_r\[8\] " "Net \"drawengine:comb_8\|data_In_r\[8\]\" is missing source, defaulting to GND" {  } { { "SVFiles/drawengine.sv" "data_In_r\[8\]" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588359872107 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "drawengine:comb_8\|data_In_r\[7\] " "Net \"drawengine:comb_8\|data_In_r\[7\]\" is missing source, defaulting to GND" {  } { { "SVFiles/drawengine.sv" "data_In_r\[7\]" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588359872107 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "drawengine:comb_8\|data_In_r\[6\] " "Net \"drawengine:comb_8\|data_In_r\[6\]\" is missing source, defaulting to GND" {  } { { "SVFiles/drawengine.sv" "data_In_r\[6\]" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588359872107 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "drawengine:comb_8\|data_In_r\[5\] " "Net \"drawengine:comb_8\|data_In_r\[5\]\" is missing source, defaulting to GND" {  } { { "SVFiles/drawengine.sv" "data_In_r\[5\]" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588359872107 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "drawengine:comb_8\|data_In_r\[4\] " "Net \"drawengine:comb_8\|data_In_r\[4\]\" is missing source, defaulting to GND" {  } { { "SVFiles/drawengine.sv" "data_In_r\[4\]" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588359872107 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "drawengine:comb_8\|data_In_r\[3\] " "Net \"drawengine:comb_8\|data_In_r\[3\]\" is missing source, defaulting to GND" {  } { { "SVFiles/drawengine.sv" "data_In_r\[3\]" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588359872107 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "drawengine:comb_8\|data_In_r\[2\] " "Net \"drawengine:comb_8\|data_In_r\[2\]\" is missing source, defaulting to GND" {  } { { "SVFiles/drawengine.sv" "data_In_r\[2\]" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588359872107 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "drawengine:comb_8\|data_In_r\[1\] " "Net \"drawengine:comb_8\|data_In_r\[1\]\" is missing source, defaulting to GND" {  } { { "SVFiles/drawengine.sv" "data_In_r\[1\]" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588359872107 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "drawengine:comb_8\|data_In_r\[0\] " "Net \"drawengine:comb_8\|data_In_r\[0\]\" is missing source, defaulting to GND" {  } { { "SVFiles/drawengine.sv" "data_In_r\[0\]" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588359872107 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1588359872107 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reset_game " "Net \"reset_game\" is missing source, defaulting to GND" {  } { { "SVFiles/lab8.sv" "reset_game" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 70 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588359872109 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1588359872109 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reset_game " "Net \"reset_game\" is missing source, defaulting to GND" {  } { { "SVFiles/lab8.sv" "reset_game" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 70 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588359872109 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1588359872109 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reset_game " "Net \"reset_game\" is missing source, defaulting to GND" {  } { { "SVFiles/lab8.sv" "reset_game" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 70 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588359872110 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1588359872110 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reset_game " "Net \"reset_game\" is missing source, defaulting to GND" {  } { { "SVFiles/lab8.sv" "reset_game" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 70 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588359872508 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1588359872508 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reset_game " "Net \"reset_game\" is missing source, defaulting to GND" {  } { { "SVFiles/lab8.sv" "reset_game" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 70 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588359872514 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1588359872514 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1588359873013 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2020.05.01.14:04:38 Progress: Loading slda7c6b933/alt_sld_fab_wrapper_hw.tcl " "2020.05.01.14:04:38 Progress: Loading slda7c6b933/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588359878073 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588359881590 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588359881782 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588359885153 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588359885310 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588359885469 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588359885647 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588359885658 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588359885659 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1588359886354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda7c6b933/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda7c6b933/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/slda7c6b933/alt_sld_fab.v" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/db/ip/slda7c6b933/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588359886605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588359886605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588359886695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588359886695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588359886712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588359886712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588359886779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588359886779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588359886873 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588359886873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588359886873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588359886948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588359886948 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "finalproject_soc:nios_system\|finalproject_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem " "RAM logic \"finalproject_soc:nios_system\|finalproject_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "finalproject_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "mem" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1588359890587 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1588359890587 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "drawengine:comb_8\|frameRAM:frame_buffer\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"drawengine:comb_8\|frameRAM:frame_buffer\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588359892347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588359892347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 18 " "Parameter WIDTHAD_A set to 18" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588359892347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 153600 " "Parameter NUMWORDS_A set to 153600" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588359892347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588359892347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 18 " "Parameter WIDTHAD_B set to 18" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588359892347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 153600 " "Parameter NUMWORDS_B set to 153600" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588359892347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588359892347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588359892347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588359892347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588359892347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588359892347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588359892347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588359892347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/finalproject.ram0_frameRAM_6483c2f6.hdl.mif " "Parameter INIT_FILE set to db/finalproject.ram0_frameRAM_6483c2f6.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588359892347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588359892347 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1588359892347 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1588359892347 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "drawengine:comb_8\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"drawengine:comb_8\|Mult0\"" {  } { { "SVFiles/drawengine.sv" "Mult0" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 49 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1588359892349 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "drawengine:comb_8\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"drawengine:comb_8\|Mult1\"" {  } { { "SVFiles/drawengine.sv" "Mult1" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 49 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1588359892349 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "drawengine:comb_8\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"drawengine:comb_8\|Mult2\"" {  } { { "SVFiles/drawengine.sv" "Mult2" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 85 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1588359892349 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "drawengine:comb_8\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"drawengine:comb_8\|Mult3\"" {  } { { "SVFiles/drawengine.sv" "Mult3" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 85 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1588359892349 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1588359892349 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588359892409 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588359892409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588359892409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 18 " "Parameter \"WIDTHAD_A\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588359892409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 153600 " "Parameter \"NUMWORDS_A\" = \"153600\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588359892409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588359892409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 18 " "Parameter \"WIDTHAD_B\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588359892409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 153600 " "Parameter \"NUMWORDS_B\" = \"153600\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588359892409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588359892409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588359892409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588359892409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588359892409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588359892409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588359892409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588359892409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/finalproject.ram0_frameRAM_6483c2f6.hdl.mif " "Parameter \"INIT_FILE\" = \"db/finalproject.ram0_frameRAM_6483c2f6.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588359892409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588359892409 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1588359892409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lim1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lim1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lim1 " "Found entity 1: altsyncram_lim1" {  } { { "db/altsyncram_lim1.tdf" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/db/altsyncram_lim1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588359892536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588359892536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_fua.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_fua.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_fua " "Found entity 1: decode_fua" {  } { { "db/decode_fua.tdf" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/db/decode_fua.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588359895721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588359895721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_eqb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_eqb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_eqb " "Found entity 1: mux_eqb" {  } { { "db/mux_eqb.tdf" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/db/mux_eqb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588359895833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588359895833 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "drawengine:comb_8\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"drawengine:comb_8\|lpm_mult:Mult0\"" {  } { { "SVFiles/drawengine.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 49 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588359896095 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "drawengine:comb_8\|lpm_mult:Mult0 " "Instantiated megafunction \"drawengine:comb_8\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 12 " "Parameter \"LPM_WIDTHA\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588359896096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588359896096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 24 " "Parameter \"LPM_WIDTHP\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588359896096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 24 " "Parameter \"LPM_WIDTHR\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588359896096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588359896096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588359896096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588359896096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588359896096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588359896096 ""}  } { { "SVFiles/drawengine.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 49 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1588359896096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_t5t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_t5t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_t5t " "Found entity 1: mult_t5t" {  } { { "db/mult_t5t.tdf" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/db/mult_t5t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588359896184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588359896184 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a4 " "Synthesized away node \"drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_lim1.tdf" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/db/altsyncram_lim1.tdf" 164 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SVFiles/drawengine.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 156 0 0 } } { "SVFiles/lab8.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588359896650 "|lab8|drawengine:comb_8|frameRAM:frame_buffer|altsyncram:mem_rtl_0|altsyncram_lim1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a5 " "Synthesized away node \"drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_lim1.tdf" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/db/altsyncram_lim1.tdf" 194 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SVFiles/drawengine.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 156 0 0 } } { "SVFiles/lab8.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588359896650 "|lab8|drawengine:comb_8|frameRAM:frame_buffer|altsyncram:mem_rtl_0|altsyncram_lim1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a6 " "Synthesized away node \"drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_lim1.tdf" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/db/altsyncram_lim1.tdf" 224 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SVFiles/drawengine.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 156 0 0 } } { "SVFiles/lab8.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588359896650 "|lab8|drawengine:comb_8|frameRAM:frame_buffer|altsyncram:mem_rtl_0|altsyncram_lim1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a7 " "Synthesized away node \"drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_lim1.tdf" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/db/altsyncram_lim1.tdf" 254 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SVFiles/drawengine.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 156 0 0 } } { "SVFiles/lab8.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588359896650 "|lab8|drawengine:comb_8|frameRAM:frame_buffer|altsyncram:mem_rtl_0|altsyncram_lim1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a12 " "Synthesized away node \"drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_lim1.tdf" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/db/altsyncram_lim1.tdf" 404 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SVFiles/drawengine.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 156 0 0 } } { "SVFiles/lab8.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588359896650 "|lab8|drawengine:comb_8|frameRAM:frame_buffer|altsyncram:mem_rtl_0|altsyncram_lim1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a13 " "Synthesized away node \"drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_lim1.tdf" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/db/altsyncram_lim1.tdf" 434 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SVFiles/drawengine.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 156 0 0 } } { "SVFiles/lab8.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588359896650 "|lab8|drawengine:comb_8|frameRAM:frame_buffer|altsyncram:mem_rtl_0|altsyncram_lim1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a14 " "Synthesized away node \"drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_lim1.tdf" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/db/altsyncram_lim1.tdf" 464 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SVFiles/drawengine.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 156 0 0 } } { "SVFiles/lab8.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588359896650 "|lab8|drawengine:comb_8|frameRAM:frame_buffer|altsyncram:mem_rtl_0|altsyncram_lim1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a15 " "Synthesized away node \"drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_lim1.tdf" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/db/altsyncram_lim1.tdf" 494 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SVFiles/drawengine.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 156 0 0 } } { "SVFiles/lab8.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588359896650 "|lab8|drawengine:comb_8|frameRAM:frame_buffer|altsyncram:mem_rtl_0|altsyncram_lim1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a20 " "Synthesized away node \"drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_lim1.tdf" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/db/altsyncram_lim1.tdf" 644 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SVFiles/drawengine.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 156 0 0 } } { "SVFiles/lab8.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588359896650 "|lab8|drawengine:comb_8|frameRAM:frame_buffer|altsyncram:mem_rtl_0|altsyncram_lim1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a21 " "Synthesized away node \"drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_lim1.tdf" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/db/altsyncram_lim1.tdf" 674 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SVFiles/drawengine.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 156 0 0 } } { "SVFiles/lab8.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588359896650 "|lab8|drawengine:comb_8|frameRAM:frame_buffer|altsyncram:mem_rtl_0|altsyncram_lim1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a22 " "Synthesized away node \"drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_lim1.tdf" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/db/altsyncram_lim1.tdf" 704 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SVFiles/drawengine.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 156 0 0 } } { "SVFiles/lab8.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588359896650 "|lab8|drawengine:comb_8|frameRAM:frame_buffer|altsyncram:mem_rtl_0|altsyncram_lim1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a23 " "Synthesized away node \"drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_lim1.tdf" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/db/altsyncram_lim1.tdf" 734 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SVFiles/drawengine.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 156 0 0 } } { "SVFiles/lab8.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588359896650 "|lab8|drawengine:comb_8|frameRAM:frame_buffer|altsyncram:mem_rtl_0|altsyncram_lim1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a28 " "Synthesized away node \"drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_lim1.tdf" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/db/altsyncram_lim1.tdf" 884 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SVFiles/drawengine.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 156 0 0 } } { "SVFiles/lab8.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588359896650 "|lab8|drawengine:comb_8|frameRAM:frame_buffer|altsyncram:mem_rtl_0|altsyncram_lim1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a29 " "Synthesized away node \"drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_lim1.tdf" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/db/altsyncram_lim1.tdf" 914 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SVFiles/drawengine.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 156 0 0 } } { "SVFiles/lab8.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588359896650 "|lab8|drawengine:comb_8|frameRAM:frame_buffer|altsyncram:mem_rtl_0|altsyncram_lim1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a30 " "Synthesized away node \"drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_lim1.tdf" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/db/altsyncram_lim1.tdf" 944 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SVFiles/drawengine.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 156 0 0 } } { "SVFiles/lab8.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588359896650 "|lab8|drawengine:comb_8|frameRAM:frame_buffer|altsyncram:mem_rtl_0|altsyncram_lim1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a31 " "Synthesized away node \"drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_lim1.tdf" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/db/altsyncram_lim1.tdf" 974 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SVFiles/drawengine.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 156 0 0 } } { "SVFiles/lab8.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588359896650 "|lab8|drawengine:comb_8|frameRAM:frame_buffer|altsyncram:mem_rtl_0|altsyncram_lim1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a36 " "Synthesized away node \"drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a36\"" {  } { { "db/altsyncram_lim1.tdf" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/db/altsyncram_lim1.tdf" 1124 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SVFiles/drawengine.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 156 0 0 } } { "SVFiles/lab8.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588359896650 "|lab8|drawengine:comb_8|frameRAM:frame_buffer|altsyncram:mem_rtl_0|altsyncram_lim1:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a37 " "Synthesized away node \"drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a37\"" {  } { { "db/altsyncram_lim1.tdf" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/db/altsyncram_lim1.tdf" 1154 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SVFiles/drawengine.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 156 0 0 } } { "SVFiles/lab8.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588359896650 "|lab8|drawengine:comb_8|frameRAM:frame_buffer|altsyncram:mem_rtl_0|altsyncram_lim1:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a38 " "Synthesized away node \"drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_lim1.tdf" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/db/altsyncram_lim1.tdf" 1184 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SVFiles/drawengine.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 156 0 0 } } { "SVFiles/lab8.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588359896650 "|lab8|drawengine:comb_8|frameRAM:frame_buffer|altsyncram:mem_rtl_0|altsyncram_lim1:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a39 " "Synthesized away node \"drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_lim1.tdf" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/db/altsyncram_lim1.tdf" 1214 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SVFiles/drawengine.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 156 0 0 } } { "SVFiles/lab8.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588359896650 "|lab8|drawengine:comb_8|frameRAM:frame_buffer|altsyncram:mem_rtl_0|altsyncram_lim1:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a44 " "Synthesized away node \"drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_lim1.tdf" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/db/altsyncram_lim1.tdf" 1364 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SVFiles/drawengine.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 156 0 0 } } { "SVFiles/lab8.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588359896650 "|lab8|drawengine:comb_8|frameRAM:frame_buffer|altsyncram:mem_rtl_0|altsyncram_lim1:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a45 " "Synthesized away node \"drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a45\"" {  } { { "db/altsyncram_lim1.tdf" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/db/altsyncram_lim1.tdf" 1394 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SVFiles/drawengine.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 156 0 0 } } { "SVFiles/lab8.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588359896650 "|lab8|drawengine:comb_8|frameRAM:frame_buffer|altsyncram:mem_rtl_0|altsyncram_lim1:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a46 " "Synthesized away node \"drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_lim1.tdf" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/db/altsyncram_lim1.tdf" 1424 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SVFiles/drawengine.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 156 0 0 } } { "SVFiles/lab8.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588359896650 "|lab8|drawengine:comb_8|frameRAM:frame_buffer|altsyncram:mem_rtl_0|altsyncram_lim1:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a47 " "Synthesized away node \"drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_lim1.tdf" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/db/altsyncram_lim1.tdf" 1454 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SVFiles/drawengine.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 156 0 0 } } { "SVFiles/lab8.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588359896650 "|lab8|drawengine:comb_8|frameRAM:frame_buffer|altsyncram:mem_rtl_0|altsyncram_lim1:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a52 " "Synthesized away node \"drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a52\"" {  } { { "db/altsyncram_lim1.tdf" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/db/altsyncram_lim1.tdf" 1604 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SVFiles/drawengine.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 156 0 0 } } { "SVFiles/lab8.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588359896650 "|lab8|drawengine:comb_8|frameRAM:frame_buffer|altsyncram:mem_rtl_0|altsyncram_lim1:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a53 " "Synthesized away node \"drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a53\"" {  } { { "db/altsyncram_lim1.tdf" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/db/altsyncram_lim1.tdf" 1634 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SVFiles/drawengine.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 156 0 0 } } { "SVFiles/lab8.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588359896650 "|lab8|drawengine:comb_8|frameRAM:frame_buffer|altsyncram:mem_rtl_0|altsyncram_lim1:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a54 " "Synthesized away node \"drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a54\"" {  } { { "db/altsyncram_lim1.tdf" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/db/altsyncram_lim1.tdf" 1664 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SVFiles/drawengine.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 156 0 0 } } { "SVFiles/lab8.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588359896650 "|lab8|drawengine:comb_8|frameRAM:frame_buffer|altsyncram:mem_rtl_0|altsyncram_lim1:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a55 " "Synthesized away node \"drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a55\"" {  } { { "db/altsyncram_lim1.tdf" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/db/altsyncram_lim1.tdf" 1694 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SVFiles/drawengine.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 156 0 0 } } { "SVFiles/lab8.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588359896650 "|lab8|drawengine:comb_8|frameRAM:frame_buffer|altsyncram:mem_rtl_0|altsyncram_lim1:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a60 " "Synthesized away node \"drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a60\"" {  } { { "db/altsyncram_lim1.tdf" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/db/altsyncram_lim1.tdf" 1844 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SVFiles/drawengine.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 156 0 0 } } { "SVFiles/lab8.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588359896650 "|lab8|drawengine:comb_8|frameRAM:frame_buffer|altsyncram:mem_rtl_0|altsyncram_lim1:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a61 " "Synthesized away node \"drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a61\"" {  } { { "db/altsyncram_lim1.tdf" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/db/altsyncram_lim1.tdf" 1874 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SVFiles/drawengine.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 156 0 0 } } { "SVFiles/lab8.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588359896650 "|lab8|drawengine:comb_8|frameRAM:frame_buffer|altsyncram:mem_rtl_0|altsyncram_lim1:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a62 " "Synthesized away node \"drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_lim1.tdf" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/db/altsyncram_lim1.tdf" 1904 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SVFiles/drawengine.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 156 0 0 } } { "SVFiles/lab8.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588359896650 "|lab8|drawengine:comb_8|frameRAM:frame_buffer|altsyncram:mem_rtl_0|altsyncram_lim1:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a63 " "Synthesized away node \"drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_lim1.tdf" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/db/altsyncram_lim1.tdf" 1934 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SVFiles/drawengine.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 156 0 0 } } { "SVFiles/lab8.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588359896650 "|lab8|drawengine:comb_8|frameRAM:frame_buffer|altsyncram:mem_rtl_0|altsyncram_lim1:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a68 " "Synthesized away node \"drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a68\"" {  } { { "db/altsyncram_lim1.tdf" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/db/altsyncram_lim1.tdf" 2084 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SVFiles/drawengine.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 156 0 0 } } { "SVFiles/lab8.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588359896650 "|lab8|drawengine:comb_8|frameRAM:frame_buffer|altsyncram:mem_rtl_0|altsyncram_lim1:auto_generated|ram_block1a68"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a69 " "Synthesized away node \"drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a69\"" {  } { { "db/altsyncram_lim1.tdf" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/db/altsyncram_lim1.tdf" 2114 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SVFiles/drawengine.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 156 0 0 } } { "SVFiles/lab8.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588359896650 "|lab8|drawengine:comb_8|frameRAM:frame_buffer|altsyncram:mem_rtl_0|altsyncram_lim1:auto_generated|ram_block1a69"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a70 " "Synthesized away node \"drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a70\"" {  } { { "db/altsyncram_lim1.tdf" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/db/altsyncram_lim1.tdf" 2144 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SVFiles/drawengine.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 156 0 0 } } { "SVFiles/lab8.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588359896650 "|lab8|drawengine:comb_8|frameRAM:frame_buffer|altsyncram:mem_rtl_0|altsyncram_lim1:auto_generated|ram_block1a70"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a71 " "Synthesized away node \"drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a71\"" {  } { { "db/altsyncram_lim1.tdf" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/db/altsyncram_lim1.tdf" 2174 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SVFiles/drawengine.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 156 0 0 } } { "SVFiles/lab8.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588359896650 "|lab8|drawengine:comb_8|frameRAM:frame_buffer|altsyncram:mem_rtl_0|altsyncram_lim1:auto_generated|ram_block1a71"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a76 " "Synthesized away node \"drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a76\"" {  } { { "db/altsyncram_lim1.tdf" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/db/altsyncram_lim1.tdf" 2324 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SVFiles/drawengine.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 156 0 0 } } { "SVFiles/lab8.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588359896650 "|lab8|drawengine:comb_8|frameRAM:frame_buffer|altsyncram:mem_rtl_0|altsyncram_lim1:auto_generated|ram_block1a76"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a77 " "Synthesized away node \"drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a77\"" {  } { { "db/altsyncram_lim1.tdf" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/db/altsyncram_lim1.tdf" 2354 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SVFiles/drawengine.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 156 0 0 } } { "SVFiles/lab8.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588359896650 "|lab8|drawengine:comb_8|frameRAM:frame_buffer|altsyncram:mem_rtl_0|altsyncram_lim1:auto_generated|ram_block1a77"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a78 " "Synthesized away node \"drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a78\"" {  } { { "db/altsyncram_lim1.tdf" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/db/altsyncram_lim1.tdf" 2384 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SVFiles/drawengine.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 156 0 0 } } { "SVFiles/lab8.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588359896650 "|lab8|drawengine:comb_8|frameRAM:frame_buffer|altsyncram:mem_rtl_0|altsyncram_lim1:auto_generated|ram_block1a78"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a79 " "Synthesized away node \"drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a79\"" {  } { { "db/altsyncram_lim1.tdf" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/db/altsyncram_lim1.tdf" 2414 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SVFiles/drawengine.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 156 0 0 } } { "SVFiles/lab8.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588359896650 "|lab8|drawengine:comb_8|frameRAM:frame_buffer|altsyncram:mem_rtl_0|altsyncram_lim1:auto_generated|ram_block1a79"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a84 " "Synthesized away node \"drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a84\"" {  } { { "db/altsyncram_lim1.tdf" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/db/altsyncram_lim1.tdf" 2564 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SVFiles/drawengine.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 156 0 0 } } { "SVFiles/lab8.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588359896650 "|lab8|drawengine:comb_8|frameRAM:frame_buffer|altsyncram:mem_rtl_0|altsyncram_lim1:auto_generated|ram_block1a84"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a85 " "Synthesized away node \"drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a85\"" {  } { { "db/altsyncram_lim1.tdf" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/db/altsyncram_lim1.tdf" 2594 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SVFiles/drawengine.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 156 0 0 } } { "SVFiles/lab8.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588359896650 "|lab8|drawengine:comb_8|frameRAM:frame_buffer|altsyncram:mem_rtl_0|altsyncram_lim1:auto_generated|ram_block1a85"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a86 " "Synthesized away node \"drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a86\"" {  } { { "db/altsyncram_lim1.tdf" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/db/altsyncram_lim1.tdf" 2624 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SVFiles/drawengine.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 156 0 0 } } { "SVFiles/lab8.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588359896650 "|lab8|drawengine:comb_8|frameRAM:frame_buffer|altsyncram:mem_rtl_0|altsyncram_lim1:auto_generated|ram_block1a86"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a87 " "Synthesized away node \"drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a87\"" {  } { { "db/altsyncram_lim1.tdf" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/db/altsyncram_lim1.tdf" 2654 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SVFiles/drawengine.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 156 0 0 } } { "SVFiles/lab8.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588359896650 "|lab8|drawengine:comb_8|frameRAM:frame_buffer|altsyncram:mem_rtl_0|altsyncram_lim1:auto_generated|ram_block1a87"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a92 " "Synthesized away node \"drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a92\"" {  } { { "db/altsyncram_lim1.tdf" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/db/altsyncram_lim1.tdf" 2804 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SVFiles/drawengine.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 156 0 0 } } { "SVFiles/lab8.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588359896650 "|lab8|drawengine:comb_8|frameRAM:frame_buffer|altsyncram:mem_rtl_0|altsyncram_lim1:auto_generated|ram_block1a92"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a93 " "Synthesized away node \"drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a93\"" {  } { { "db/altsyncram_lim1.tdf" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/db/altsyncram_lim1.tdf" 2834 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SVFiles/drawengine.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 156 0 0 } } { "SVFiles/lab8.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588359896650 "|lab8|drawengine:comb_8|frameRAM:frame_buffer|altsyncram:mem_rtl_0|altsyncram_lim1:auto_generated|ram_block1a93"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a94 " "Synthesized away node \"drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a94\"" {  } { { "db/altsyncram_lim1.tdf" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/db/altsyncram_lim1.tdf" 2864 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SVFiles/drawengine.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 156 0 0 } } { "SVFiles/lab8.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588359896650 "|lab8|drawengine:comb_8|frameRAM:frame_buffer|altsyncram:mem_rtl_0|altsyncram_lim1:auto_generated|ram_block1a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a95 " "Synthesized away node \"drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a95\"" {  } { { "db/altsyncram_lim1.tdf" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/db/altsyncram_lim1.tdf" 2894 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SVFiles/drawengine.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 156 0 0 } } { "SVFiles/lab8.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588359896650 "|lab8|drawengine:comb_8|frameRAM:frame_buffer|altsyncram:mem_rtl_0|altsyncram_lim1:auto_generated|ram_block1a95"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a100 " "Synthesized away node \"drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a100\"" {  } { { "db/altsyncram_lim1.tdf" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/db/altsyncram_lim1.tdf" 3044 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SVFiles/drawengine.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 156 0 0 } } { "SVFiles/lab8.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588359896650 "|lab8|drawengine:comb_8|frameRAM:frame_buffer|altsyncram:mem_rtl_0|altsyncram_lim1:auto_generated|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a101 " "Synthesized away node \"drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a101\"" {  } { { "db/altsyncram_lim1.tdf" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/db/altsyncram_lim1.tdf" 3074 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SVFiles/drawengine.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 156 0 0 } } { "SVFiles/lab8.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588359896650 "|lab8|drawengine:comb_8|frameRAM:frame_buffer|altsyncram:mem_rtl_0|altsyncram_lim1:auto_generated|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a102 " "Synthesized away node \"drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a102\"" {  } { { "db/altsyncram_lim1.tdf" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/db/altsyncram_lim1.tdf" 3104 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SVFiles/drawengine.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 156 0 0 } } { "SVFiles/lab8.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588359896650 "|lab8|drawengine:comb_8|frameRAM:frame_buffer|altsyncram:mem_rtl_0|altsyncram_lim1:auto_generated|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a103 " "Synthesized away node \"drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a103\"" {  } { { "db/altsyncram_lim1.tdf" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/db/altsyncram_lim1.tdf" 3134 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SVFiles/drawengine.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 156 0 0 } } { "SVFiles/lab8.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588359896650 "|lab8|drawengine:comb_8|frameRAM:frame_buffer|altsyncram:mem_rtl_0|altsyncram_lim1:auto_generated|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a108 " "Synthesized away node \"drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a108\"" {  } { { "db/altsyncram_lim1.tdf" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/db/altsyncram_lim1.tdf" 3284 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SVFiles/drawengine.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 156 0 0 } } { "SVFiles/lab8.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588359896650 "|lab8|drawengine:comb_8|frameRAM:frame_buffer|altsyncram:mem_rtl_0|altsyncram_lim1:auto_generated|ram_block1a108"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a109 " "Synthesized away node \"drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a109\"" {  } { { "db/altsyncram_lim1.tdf" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/db/altsyncram_lim1.tdf" 3314 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SVFiles/drawengine.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 156 0 0 } } { "SVFiles/lab8.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588359896650 "|lab8|drawengine:comb_8|frameRAM:frame_buffer|altsyncram:mem_rtl_0|altsyncram_lim1:auto_generated|ram_block1a109"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a110 " "Synthesized away node \"drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a110\"" {  } { { "db/altsyncram_lim1.tdf" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/db/altsyncram_lim1.tdf" 3344 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SVFiles/drawengine.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 156 0 0 } } { "SVFiles/lab8.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588359896650 "|lab8|drawengine:comb_8|frameRAM:frame_buffer|altsyncram:mem_rtl_0|altsyncram_lim1:auto_generated|ram_block1a110"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a111 " "Synthesized away node \"drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a111\"" {  } { { "db/altsyncram_lim1.tdf" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/db/altsyncram_lim1.tdf" 3374 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SVFiles/drawengine.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 156 0 0 } } { "SVFiles/lab8.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588359896650 "|lab8|drawengine:comb_8|frameRAM:frame_buffer|altsyncram:mem_rtl_0|altsyncram_lim1:auto_generated|ram_block1a111"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a116 " "Synthesized away node \"drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a116\"" {  } { { "db/altsyncram_lim1.tdf" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/db/altsyncram_lim1.tdf" 3524 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SVFiles/drawengine.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 156 0 0 } } { "SVFiles/lab8.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588359896650 "|lab8|drawengine:comb_8|frameRAM:frame_buffer|altsyncram:mem_rtl_0|altsyncram_lim1:auto_generated|ram_block1a116"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a117 " "Synthesized away node \"drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a117\"" {  } { { "db/altsyncram_lim1.tdf" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/db/altsyncram_lim1.tdf" 3554 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SVFiles/drawengine.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 156 0 0 } } { "SVFiles/lab8.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588359896650 "|lab8|drawengine:comb_8|frameRAM:frame_buffer|altsyncram:mem_rtl_0|altsyncram_lim1:auto_generated|ram_block1a117"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a118 " "Synthesized away node \"drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a118\"" {  } { { "db/altsyncram_lim1.tdf" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/db/altsyncram_lim1.tdf" 3584 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SVFiles/drawengine.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 156 0 0 } } { "SVFiles/lab8.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588359896650 "|lab8|drawengine:comb_8|frameRAM:frame_buffer|altsyncram:mem_rtl_0|altsyncram_lim1:auto_generated|ram_block1a118"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a119 " "Synthesized away node \"drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a119\"" {  } { { "db/altsyncram_lim1.tdf" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/db/altsyncram_lim1.tdf" 3614 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SVFiles/drawengine.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 156 0 0 } } { "SVFiles/lab8.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588359896650 "|lab8|drawengine:comb_8|frameRAM:frame_buffer|altsyncram:mem_rtl_0|altsyncram_lim1:auto_generated|ram_block1a119"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a124 " "Synthesized away node \"drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a124\"" {  } { { "db/altsyncram_lim1.tdf" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/db/altsyncram_lim1.tdf" 3764 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SVFiles/drawengine.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 156 0 0 } } { "SVFiles/lab8.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588359896650 "|lab8|drawengine:comb_8|frameRAM:frame_buffer|altsyncram:mem_rtl_0|altsyncram_lim1:auto_generated|ram_block1a124"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a125 " "Synthesized away node \"drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a125\"" {  } { { "db/altsyncram_lim1.tdf" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/db/altsyncram_lim1.tdf" 3794 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SVFiles/drawengine.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 156 0 0 } } { "SVFiles/lab8.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588359896650 "|lab8|drawengine:comb_8|frameRAM:frame_buffer|altsyncram:mem_rtl_0|altsyncram_lim1:auto_generated|ram_block1a125"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a126 " "Synthesized away node \"drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a126\"" {  } { { "db/altsyncram_lim1.tdf" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/db/altsyncram_lim1.tdf" 3824 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SVFiles/drawengine.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 156 0 0 } } { "SVFiles/lab8.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588359896650 "|lab8|drawengine:comb_8|frameRAM:frame_buffer|altsyncram:mem_rtl_0|altsyncram_lim1:auto_generated|ram_block1a126"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a127 " "Synthesized away node \"drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a127\"" {  } { { "db/altsyncram_lim1.tdf" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/db/altsyncram_lim1.tdf" 3854 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SVFiles/drawengine.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 156 0 0 } } { "SVFiles/lab8.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588359896650 "|lab8|drawengine:comb_8|frameRAM:frame_buffer|altsyncram:mem_rtl_0|altsyncram_lim1:auto_generated|ram_block1a127"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a132 " "Synthesized away node \"drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a132\"" {  } { { "db/altsyncram_lim1.tdf" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/db/altsyncram_lim1.tdf" 4004 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SVFiles/drawengine.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 156 0 0 } } { "SVFiles/lab8.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588359896650 "|lab8|drawengine:comb_8|frameRAM:frame_buffer|altsyncram:mem_rtl_0|altsyncram_lim1:auto_generated|ram_block1a132"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a133 " "Synthesized away node \"drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a133\"" {  } { { "db/altsyncram_lim1.tdf" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/db/altsyncram_lim1.tdf" 4034 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SVFiles/drawengine.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 156 0 0 } } { "SVFiles/lab8.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588359896650 "|lab8|drawengine:comb_8|frameRAM:frame_buffer|altsyncram:mem_rtl_0|altsyncram_lim1:auto_generated|ram_block1a133"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a134 " "Synthesized away node \"drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a134\"" {  } { { "db/altsyncram_lim1.tdf" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/db/altsyncram_lim1.tdf" 4064 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SVFiles/drawengine.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 156 0 0 } } { "SVFiles/lab8.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588359896650 "|lab8|drawengine:comb_8|frameRAM:frame_buffer|altsyncram:mem_rtl_0|altsyncram_lim1:auto_generated|ram_block1a134"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a135 " "Synthesized away node \"drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a135\"" {  } { { "db/altsyncram_lim1.tdf" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/db/altsyncram_lim1.tdf" 4094 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SVFiles/drawengine.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 156 0 0 } } { "SVFiles/lab8.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588359896650 "|lab8|drawengine:comb_8|frameRAM:frame_buffer|altsyncram:mem_rtl_0|altsyncram_lim1:auto_generated|ram_block1a135"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a140 " "Synthesized away node \"drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a140\"" {  } { { "db/altsyncram_lim1.tdf" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/db/altsyncram_lim1.tdf" 4244 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SVFiles/drawengine.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 156 0 0 } } { "SVFiles/lab8.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588359896650 "|lab8|drawengine:comb_8|frameRAM:frame_buffer|altsyncram:mem_rtl_0|altsyncram_lim1:auto_generated|ram_block1a140"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a141 " "Synthesized away node \"drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a141\"" {  } { { "db/altsyncram_lim1.tdf" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/db/altsyncram_lim1.tdf" 4274 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SVFiles/drawengine.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 156 0 0 } } { "SVFiles/lab8.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588359896650 "|lab8|drawengine:comb_8|frameRAM:frame_buffer|altsyncram:mem_rtl_0|altsyncram_lim1:auto_generated|ram_block1a141"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a142 " "Synthesized away node \"drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a142\"" {  } { { "db/altsyncram_lim1.tdf" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/db/altsyncram_lim1.tdf" 4304 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SVFiles/drawengine.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 156 0 0 } } { "SVFiles/lab8.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588359896650 "|lab8|drawengine:comb_8|frameRAM:frame_buffer|altsyncram:mem_rtl_0|altsyncram_lim1:auto_generated|ram_block1a142"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a143 " "Synthesized away node \"drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a143\"" {  } { { "db/altsyncram_lim1.tdf" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/db/altsyncram_lim1.tdf" 4334 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SVFiles/drawengine.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 156 0 0 } } { "SVFiles/lab8.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588359896650 "|lab8|drawengine:comb_8|frameRAM:frame_buffer|altsyncram:mem_rtl_0|altsyncram_lim1:auto_generated|ram_block1a143"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a148 " "Synthesized away node \"drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a148\"" {  } { { "db/altsyncram_lim1.tdf" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/db/altsyncram_lim1.tdf" 4484 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SVFiles/drawengine.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 156 0 0 } } { "SVFiles/lab8.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588359896650 "|lab8|drawengine:comb_8|frameRAM:frame_buffer|altsyncram:mem_rtl_0|altsyncram_lim1:auto_generated|ram_block1a148"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a149 " "Synthesized away node \"drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a149\"" {  } { { "db/altsyncram_lim1.tdf" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/db/altsyncram_lim1.tdf" 4514 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SVFiles/drawengine.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 156 0 0 } } { "SVFiles/lab8.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588359896650 "|lab8|drawengine:comb_8|frameRAM:frame_buffer|altsyncram:mem_rtl_0|altsyncram_lim1:auto_generated|ram_block1a149"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a150 " "Synthesized away node \"drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a150\"" {  } { { "db/altsyncram_lim1.tdf" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/db/altsyncram_lim1.tdf" 4544 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SVFiles/drawengine.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 156 0 0 } } { "SVFiles/lab8.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588359896650 "|lab8|drawengine:comb_8|frameRAM:frame_buffer|altsyncram:mem_rtl_0|altsyncram_lim1:auto_generated|ram_block1a150"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a151 " "Synthesized away node \"drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a151\"" {  } { { "db/altsyncram_lim1.tdf" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/db/altsyncram_lim1.tdf" 4574 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SVFiles/drawengine.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 156 0 0 } } { "SVFiles/lab8.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588359896650 "|lab8|drawengine:comb_8|frameRAM:frame_buffer|altsyncram:mem_rtl_0|altsyncram_lim1:auto_generated|ram_block1a151"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a156 " "Synthesized away node \"drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a156\"" {  } { { "db/altsyncram_lim1.tdf" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/db/altsyncram_lim1.tdf" 4724 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SVFiles/drawengine.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 156 0 0 } } { "SVFiles/lab8.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588359896650 "|lab8|drawengine:comb_8|frameRAM:frame_buffer|altsyncram:mem_rtl_0|altsyncram_lim1:auto_generated|ram_block1a156"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a157 " "Synthesized away node \"drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a157\"" {  } { { "db/altsyncram_lim1.tdf" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/db/altsyncram_lim1.tdf" 4754 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SVFiles/drawengine.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 156 0 0 } } { "SVFiles/lab8.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588359896650 "|lab8|drawengine:comb_8|frameRAM:frame_buffer|altsyncram:mem_rtl_0|altsyncram_lim1:auto_generated|ram_block1a157"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a158 " "Synthesized away node \"drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a158\"" {  } { { "db/altsyncram_lim1.tdf" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/db/altsyncram_lim1.tdf" 4784 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SVFiles/drawengine.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 156 0 0 } } { "SVFiles/lab8.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588359896650 "|lab8|drawengine:comb_8|frameRAM:frame_buffer|altsyncram:mem_rtl_0|altsyncram_lim1:auto_generated|ram_block1a158"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a159 " "Synthesized away node \"drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a159\"" {  } { { "db/altsyncram_lim1.tdf" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/db/altsyncram_lim1.tdf" 4814 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SVFiles/drawengine.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 156 0 0 } } { "SVFiles/lab8.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588359896650 "|lab8|drawengine:comb_8|frameRAM:frame_buffer|altsyncram:mem_rtl_0|altsyncram_lim1:auto_generated|ram_block1a159"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a164 " "Synthesized away node \"drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a164\"" {  } { { "db/altsyncram_lim1.tdf" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/db/altsyncram_lim1.tdf" 4964 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SVFiles/drawengine.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 156 0 0 } } { "SVFiles/lab8.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588359896650 "|lab8|drawengine:comb_8|frameRAM:frame_buffer|altsyncram:mem_rtl_0|altsyncram_lim1:auto_generated|ram_block1a164"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a165 " "Synthesized away node \"drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a165\"" {  } { { "db/altsyncram_lim1.tdf" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/db/altsyncram_lim1.tdf" 4994 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SVFiles/drawengine.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 156 0 0 } } { "SVFiles/lab8.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588359896650 "|lab8|drawengine:comb_8|frameRAM:frame_buffer|altsyncram:mem_rtl_0|altsyncram_lim1:auto_generated|ram_block1a165"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a166 " "Synthesized away node \"drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a166\"" {  } { { "db/altsyncram_lim1.tdf" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/db/altsyncram_lim1.tdf" 5024 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SVFiles/drawengine.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 156 0 0 } } { "SVFiles/lab8.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588359896650 "|lab8|drawengine:comb_8|frameRAM:frame_buffer|altsyncram:mem_rtl_0|altsyncram_lim1:auto_generated|ram_block1a166"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a167 " "Synthesized away node \"drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a167\"" {  } { { "db/altsyncram_lim1.tdf" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/db/altsyncram_lim1.tdf" 5054 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SVFiles/drawengine.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 156 0 0 } } { "SVFiles/lab8.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588359896650 "|lab8|drawengine:comb_8|frameRAM:frame_buffer|altsyncram:mem_rtl_0|altsyncram_lim1:auto_generated|ram_block1a167"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a172 " "Synthesized away node \"drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a172\"" {  } { { "db/altsyncram_lim1.tdf" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/db/altsyncram_lim1.tdf" 5204 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SVFiles/drawengine.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 156 0 0 } } { "SVFiles/lab8.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588359896650 "|lab8|drawengine:comb_8|frameRAM:frame_buffer|altsyncram:mem_rtl_0|altsyncram_lim1:auto_generated|ram_block1a172"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a173 " "Synthesized away node \"drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a173\"" {  } { { "db/altsyncram_lim1.tdf" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/db/altsyncram_lim1.tdf" 5234 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SVFiles/drawengine.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 156 0 0 } } { "SVFiles/lab8.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588359896650 "|lab8|drawengine:comb_8|frameRAM:frame_buffer|altsyncram:mem_rtl_0|altsyncram_lim1:auto_generated|ram_block1a173"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a174 " "Synthesized away node \"drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a174\"" {  } { { "db/altsyncram_lim1.tdf" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/db/altsyncram_lim1.tdf" 5264 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SVFiles/drawengine.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 156 0 0 } } { "SVFiles/lab8.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588359896650 "|lab8|drawengine:comb_8|frameRAM:frame_buffer|altsyncram:mem_rtl_0|altsyncram_lim1:auto_generated|ram_block1a174"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a175 " "Synthesized away node \"drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a175\"" {  } { { "db/altsyncram_lim1.tdf" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/db/altsyncram_lim1.tdf" 5294 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SVFiles/drawengine.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 156 0 0 } } { "SVFiles/lab8.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588359896650 "|lab8|drawengine:comb_8|frameRAM:frame_buffer|altsyncram:mem_rtl_0|altsyncram_lim1:auto_generated|ram_block1a175"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a180 " "Synthesized away node \"drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a180\"" {  } { { "db/altsyncram_lim1.tdf" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/db/altsyncram_lim1.tdf" 5444 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SVFiles/drawengine.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 156 0 0 } } { "SVFiles/lab8.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588359896650 "|lab8|drawengine:comb_8|frameRAM:frame_buffer|altsyncram:mem_rtl_0|altsyncram_lim1:auto_generated|ram_block1a180"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a181 " "Synthesized away node \"drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a181\"" {  } { { "db/altsyncram_lim1.tdf" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/db/altsyncram_lim1.tdf" 5474 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SVFiles/drawengine.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 156 0 0 } } { "SVFiles/lab8.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588359896650 "|lab8|drawengine:comb_8|frameRAM:frame_buffer|altsyncram:mem_rtl_0|altsyncram_lim1:auto_generated|ram_block1a181"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a182 " "Synthesized away node \"drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a182\"" {  } { { "db/altsyncram_lim1.tdf" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/db/altsyncram_lim1.tdf" 5504 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SVFiles/drawengine.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 156 0 0 } } { "SVFiles/lab8.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588359896650 "|lab8|drawengine:comb_8|frameRAM:frame_buffer|altsyncram:mem_rtl_0|altsyncram_lim1:auto_generated|ram_block1a182"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a183 " "Synthesized away node \"drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a183\"" {  } { { "db/altsyncram_lim1.tdf" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/db/altsyncram_lim1.tdf" 5534 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SVFiles/drawengine.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 156 0 0 } } { "SVFiles/lab8.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588359896650 "|lab8|drawengine:comb_8|frameRAM:frame_buffer|altsyncram:mem_rtl_0|altsyncram_lim1:auto_generated|ram_block1a183"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a188 " "Synthesized away node \"drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a188\"" {  } { { "db/altsyncram_lim1.tdf" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/db/altsyncram_lim1.tdf" 5684 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SVFiles/drawengine.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 156 0 0 } } { "SVFiles/lab8.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588359896650 "|lab8|drawengine:comb_8|frameRAM:frame_buffer|altsyncram:mem_rtl_0|altsyncram_lim1:auto_generated|ram_block1a188"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a189 " "Synthesized away node \"drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a189\"" {  } { { "db/altsyncram_lim1.tdf" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/db/altsyncram_lim1.tdf" 5714 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SVFiles/drawengine.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 156 0 0 } } { "SVFiles/lab8.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588359896650 "|lab8|drawengine:comb_8|frameRAM:frame_buffer|altsyncram:mem_rtl_0|altsyncram_lim1:auto_generated|ram_block1a189"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a190 " "Synthesized away node \"drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a190\"" {  } { { "db/altsyncram_lim1.tdf" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/db/altsyncram_lim1.tdf" 5744 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SVFiles/drawengine.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 156 0 0 } } { "SVFiles/lab8.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588359896650 "|lab8|drawengine:comb_8|frameRAM:frame_buffer|altsyncram:mem_rtl_0|altsyncram_lim1:auto_generated|ram_block1a190"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a191 " "Synthesized away node \"drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a191\"" {  } { { "db/altsyncram_lim1.tdf" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/db/altsyncram_lim1.tdf" 5774 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SVFiles/drawengine.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 156 0 0 } } { "SVFiles/lab8.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588359896650 "|lab8|drawengine:comb_8|frameRAM:frame_buffer|altsyncram:mem_rtl_0|altsyncram_lim1:auto_generated|ram_block1a191"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a196 " "Synthesized away node \"drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a196\"" {  } { { "db/altsyncram_lim1.tdf" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/db/altsyncram_lim1.tdf" 5924 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SVFiles/drawengine.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 156 0 0 } } { "SVFiles/lab8.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588359896650 "|lab8|drawengine:comb_8|frameRAM:frame_buffer|altsyncram:mem_rtl_0|altsyncram_lim1:auto_generated|ram_block1a196"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a197 " "Synthesized away node \"drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a197\"" {  } { { "db/altsyncram_lim1.tdf" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/db/altsyncram_lim1.tdf" 5954 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SVFiles/drawengine.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 156 0 0 } } { "SVFiles/lab8.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588359896650 "|lab8|drawengine:comb_8|frameRAM:frame_buffer|altsyncram:mem_rtl_0|altsyncram_lim1:auto_generated|ram_block1a197"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a198 " "Synthesized away node \"drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a198\"" {  } { { "db/altsyncram_lim1.tdf" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/db/altsyncram_lim1.tdf" 5984 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SVFiles/drawengine.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 156 0 0 } } { "SVFiles/lab8.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588359896650 "|lab8|drawengine:comb_8|frameRAM:frame_buffer|altsyncram:mem_rtl_0|altsyncram_lim1:auto_generated|ram_block1a198"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a199 " "Synthesized away node \"drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a199\"" {  } { { "db/altsyncram_lim1.tdf" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/db/altsyncram_lim1.tdf" 6014 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SVFiles/drawengine.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 156 0 0 } } { "SVFiles/lab8.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588359896650 "|lab8|drawengine:comb_8|frameRAM:frame_buffer|altsyncram:mem_rtl_0|altsyncram_lim1:auto_generated|ram_block1a199"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a204 " "Synthesized away node \"drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a204\"" {  } { { "db/altsyncram_lim1.tdf" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/db/altsyncram_lim1.tdf" 6164 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SVFiles/drawengine.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 156 0 0 } } { "SVFiles/lab8.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588359896650 "|lab8|drawengine:comb_8|frameRAM:frame_buffer|altsyncram:mem_rtl_0|altsyncram_lim1:auto_generated|ram_block1a204"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a205 " "Synthesized away node \"drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a205\"" {  } { { "db/altsyncram_lim1.tdf" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/db/altsyncram_lim1.tdf" 6194 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SVFiles/drawengine.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 156 0 0 } } { "SVFiles/lab8.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588359896650 "|lab8|drawengine:comb_8|frameRAM:frame_buffer|altsyncram:mem_rtl_0|altsyncram_lim1:auto_generated|ram_block1a205"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a206 " "Synthesized away node \"drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a206\"" {  } { { "db/altsyncram_lim1.tdf" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/db/altsyncram_lim1.tdf" 6224 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SVFiles/drawengine.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 156 0 0 } } { "SVFiles/lab8.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588359896650 "|lab8|drawengine:comb_8|frameRAM:frame_buffer|altsyncram:mem_rtl_0|altsyncram_lim1:auto_generated|ram_block1a206"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a207 " "Synthesized away node \"drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a207\"" {  } { { "db/altsyncram_lim1.tdf" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/db/altsyncram_lim1.tdf" 6254 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SVFiles/drawengine.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 156 0 0 } } { "SVFiles/lab8.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588359896650 "|lab8|drawengine:comb_8|frameRAM:frame_buffer|altsyncram:mem_rtl_0|altsyncram_lim1:auto_generated|ram_block1a207"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a212 " "Synthesized away node \"drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a212\"" {  } { { "db/altsyncram_lim1.tdf" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/db/altsyncram_lim1.tdf" 6404 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SVFiles/drawengine.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 156 0 0 } } { "SVFiles/lab8.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588359896650 "|lab8|drawengine:comb_8|frameRAM:frame_buffer|altsyncram:mem_rtl_0|altsyncram_lim1:auto_generated|ram_block1a212"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a213 " "Synthesized away node \"drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a213\"" {  } { { "db/altsyncram_lim1.tdf" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/db/altsyncram_lim1.tdf" 6434 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SVFiles/drawengine.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 156 0 0 } } { "SVFiles/lab8.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588359896650 "|lab8|drawengine:comb_8|frameRAM:frame_buffer|altsyncram:mem_rtl_0|altsyncram_lim1:auto_generated|ram_block1a213"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a214 " "Synthesized away node \"drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a214\"" {  } { { "db/altsyncram_lim1.tdf" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/db/altsyncram_lim1.tdf" 6464 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SVFiles/drawengine.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 156 0 0 } } { "SVFiles/lab8.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588359896650 "|lab8|drawengine:comb_8|frameRAM:frame_buffer|altsyncram:mem_rtl_0|altsyncram_lim1:auto_generated|ram_block1a214"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a215 " "Synthesized away node \"drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a215\"" {  } { { "db/altsyncram_lim1.tdf" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/db/altsyncram_lim1.tdf" 6494 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SVFiles/drawengine.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 156 0 0 } } { "SVFiles/lab8.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588359896650 "|lab8|drawengine:comb_8|frameRAM:frame_buffer|altsyncram:mem_rtl_0|altsyncram_lim1:auto_generated|ram_block1a215"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a220 " "Synthesized away node \"drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a220\"" {  } { { "db/altsyncram_lim1.tdf" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/db/altsyncram_lim1.tdf" 6644 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SVFiles/drawengine.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 156 0 0 } } { "SVFiles/lab8.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588359896650 "|lab8|drawengine:comb_8|frameRAM:frame_buffer|altsyncram:mem_rtl_0|altsyncram_lim1:auto_generated|ram_block1a220"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a221 " "Synthesized away node \"drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a221\"" {  } { { "db/altsyncram_lim1.tdf" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/db/altsyncram_lim1.tdf" 6674 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SVFiles/drawengine.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 156 0 0 } } { "SVFiles/lab8.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588359896650 "|lab8|drawengine:comb_8|frameRAM:frame_buffer|altsyncram:mem_rtl_0|altsyncram_lim1:auto_generated|ram_block1a221"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a222 " "Synthesized away node \"drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a222\"" {  } { { "db/altsyncram_lim1.tdf" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/db/altsyncram_lim1.tdf" 6704 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SVFiles/drawengine.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 156 0 0 } } { "SVFiles/lab8.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588359896650 "|lab8|drawengine:comb_8|frameRAM:frame_buffer|altsyncram:mem_rtl_0|altsyncram_lim1:auto_generated|ram_block1a222"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a223 " "Synthesized away node \"drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a223\"" {  } { { "db/altsyncram_lim1.tdf" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/db/altsyncram_lim1.tdf" 6734 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SVFiles/drawengine.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 156 0 0 } } { "SVFiles/lab8.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588359896650 "|lab8|drawengine:comb_8|frameRAM:frame_buffer|altsyncram:mem_rtl_0|altsyncram_lim1:auto_generated|ram_block1a223"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a228 " "Synthesized away node \"drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a228\"" {  } { { "db/altsyncram_lim1.tdf" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/db/altsyncram_lim1.tdf" 6884 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SVFiles/drawengine.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 156 0 0 } } { "SVFiles/lab8.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588359896650 "|lab8|drawengine:comb_8|frameRAM:frame_buffer|altsyncram:mem_rtl_0|altsyncram_lim1:auto_generated|ram_block1a228"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a229 " "Synthesized away node \"drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a229\"" {  } { { "db/altsyncram_lim1.tdf" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/db/altsyncram_lim1.tdf" 6914 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SVFiles/drawengine.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 156 0 0 } } { "SVFiles/lab8.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588359896650 "|lab8|drawengine:comb_8|frameRAM:frame_buffer|altsyncram:mem_rtl_0|altsyncram_lim1:auto_generated|ram_block1a229"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a230 " "Synthesized away node \"drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a230\"" {  } { { "db/altsyncram_lim1.tdf" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/db/altsyncram_lim1.tdf" 6944 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SVFiles/drawengine.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 156 0 0 } } { "SVFiles/lab8.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588359896650 "|lab8|drawengine:comb_8|frameRAM:frame_buffer|altsyncram:mem_rtl_0|altsyncram_lim1:auto_generated|ram_block1a230"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a231 " "Synthesized away node \"drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a231\"" {  } { { "db/altsyncram_lim1.tdf" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/db/altsyncram_lim1.tdf" 6974 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SVFiles/drawengine.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 156 0 0 } } { "SVFiles/lab8.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588359896650 "|lab8|drawengine:comb_8|frameRAM:frame_buffer|altsyncram:mem_rtl_0|altsyncram_lim1:auto_generated|ram_block1a231"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a236 " "Synthesized away node \"drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a236\"" {  } { { "db/altsyncram_lim1.tdf" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/db/altsyncram_lim1.tdf" 7124 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SVFiles/drawengine.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 156 0 0 } } { "SVFiles/lab8.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588359896650 "|lab8|drawengine:comb_8|frameRAM:frame_buffer|altsyncram:mem_rtl_0|altsyncram_lim1:auto_generated|ram_block1a236"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a237 " "Synthesized away node \"drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a237\"" {  } { { "db/altsyncram_lim1.tdf" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/db/altsyncram_lim1.tdf" 7154 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SVFiles/drawengine.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 156 0 0 } } { "SVFiles/lab8.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588359896650 "|lab8|drawengine:comb_8|frameRAM:frame_buffer|altsyncram:mem_rtl_0|altsyncram_lim1:auto_generated|ram_block1a237"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a238 " "Synthesized away node \"drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a238\"" {  } { { "db/altsyncram_lim1.tdf" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/db/altsyncram_lim1.tdf" 7184 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SVFiles/drawengine.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 156 0 0 } } { "SVFiles/lab8.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588359896650 "|lab8|drawengine:comb_8|frameRAM:frame_buffer|altsyncram:mem_rtl_0|altsyncram_lim1:auto_generated|ram_block1a238"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a239 " "Synthesized away node \"drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a239\"" {  } { { "db/altsyncram_lim1.tdf" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/db/altsyncram_lim1.tdf" 7214 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SVFiles/drawengine.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 156 0 0 } } { "SVFiles/lab8.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588359896650 "|lab8|drawengine:comb_8|frameRAM:frame_buffer|altsyncram:mem_rtl_0|altsyncram_lim1:auto_generated|ram_block1a239"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a244 " "Synthesized away node \"drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a244\"" {  } { { "db/altsyncram_lim1.tdf" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/db/altsyncram_lim1.tdf" 7364 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SVFiles/drawengine.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 156 0 0 } } { "SVFiles/lab8.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588359896650 "|lab8|drawengine:comb_8|frameRAM:frame_buffer|altsyncram:mem_rtl_0|altsyncram_lim1:auto_generated|ram_block1a244"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a245 " "Synthesized away node \"drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a245\"" {  } { { "db/altsyncram_lim1.tdf" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/db/altsyncram_lim1.tdf" 7394 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SVFiles/drawengine.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 156 0 0 } } { "SVFiles/lab8.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588359896650 "|lab8|drawengine:comb_8|frameRAM:frame_buffer|altsyncram:mem_rtl_0|altsyncram_lim1:auto_generated|ram_block1a245"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a246 " "Synthesized away node \"drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a246\"" {  } { { "db/altsyncram_lim1.tdf" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/db/altsyncram_lim1.tdf" 7424 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SVFiles/drawengine.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 156 0 0 } } { "SVFiles/lab8.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588359896650 "|lab8|drawengine:comb_8|frameRAM:frame_buffer|altsyncram:mem_rtl_0|altsyncram_lim1:auto_generated|ram_block1a246"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a247 " "Synthesized away node \"drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a247\"" {  } { { "db/altsyncram_lim1.tdf" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/db/altsyncram_lim1.tdf" 7454 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SVFiles/drawengine.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 156 0 0 } } { "SVFiles/lab8.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588359896650 "|lab8|drawengine:comb_8|frameRAM:frame_buffer|altsyncram:mem_rtl_0|altsyncram_lim1:auto_generated|ram_block1a247"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a252 " "Synthesized away node \"drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a252\"" {  } { { "db/altsyncram_lim1.tdf" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/db/altsyncram_lim1.tdf" 7604 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SVFiles/drawengine.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 156 0 0 } } { "SVFiles/lab8.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588359896650 "|lab8|drawengine:comb_8|frameRAM:frame_buffer|altsyncram:mem_rtl_0|altsyncram_lim1:auto_generated|ram_block1a252"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a253 " "Synthesized away node \"drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a253\"" {  } { { "db/altsyncram_lim1.tdf" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/db/altsyncram_lim1.tdf" 7634 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SVFiles/drawengine.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 156 0 0 } } { "SVFiles/lab8.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588359896650 "|lab8|drawengine:comb_8|frameRAM:frame_buffer|altsyncram:mem_rtl_0|altsyncram_lim1:auto_generated|ram_block1a253"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a254 " "Synthesized away node \"drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a254\"" {  } { { "db/altsyncram_lim1.tdf" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/db/altsyncram_lim1.tdf" 7664 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SVFiles/drawengine.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 156 0 0 } } { "SVFiles/lab8.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588359896650 "|lab8|drawengine:comb_8|frameRAM:frame_buffer|altsyncram:mem_rtl_0|altsyncram_lim1:auto_generated|ram_block1a254"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a255 " "Synthesized away node \"drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a255\"" {  } { { "db/altsyncram_lim1.tdf" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/db/altsyncram_lim1.tdf" 7694 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SVFiles/drawengine.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 156 0 0 } } { "SVFiles/lab8.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588359896650 "|lab8|drawengine:comb_8|frameRAM:frame_buffer|altsyncram:mem_rtl_0|altsyncram_lim1:auto_generated|ram_block1a255"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a260 " "Synthesized away node \"drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a260\"" {  } { { "db/altsyncram_lim1.tdf" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/db/altsyncram_lim1.tdf" 7844 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SVFiles/drawengine.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 156 0 0 } } { "SVFiles/lab8.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588359896650 "|lab8|drawengine:comb_8|frameRAM:frame_buffer|altsyncram:mem_rtl_0|altsyncram_lim1:auto_generated|ram_block1a260"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a261 " "Synthesized away node \"drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a261\"" {  } { { "db/altsyncram_lim1.tdf" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/db/altsyncram_lim1.tdf" 7874 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SVFiles/drawengine.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 156 0 0 } } { "SVFiles/lab8.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588359896650 "|lab8|drawengine:comb_8|frameRAM:frame_buffer|altsyncram:mem_rtl_0|altsyncram_lim1:auto_generated|ram_block1a261"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a262 " "Synthesized away node \"drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a262\"" {  } { { "db/altsyncram_lim1.tdf" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/db/altsyncram_lim1.tdf" 7904 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SVFiles/drawengine.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 156 0 0 } } { "SVFiles/lab8.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588359896650 "|lab8|drawengine:comb_8|frameRAM:frame_buffer|altsyncram:mem_rtl_0|altsyncram_lim1:auto_generated|ram_block1a262"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a263 " "Synthesized away node \"drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a263\"" {  } { { "db/altsyncram_lim1.tdf" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/db/altsyncram_lim1.tdf" 7934 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SVFiles/drawengine.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 156 0 0 } } { "SVFiles/lab8.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588359896650 "|lab8|drawengine:comb_8|frameRAM:frame_buffer|altsyncram:mem_rtl_0|altsyncram_lim1:auto_generated|ram_block1a263"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a268 " "Synthesized away node \"drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a268\"" {  } { { "db/altsyncram_lim1.tdf" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/db/altsyncram_lim1.tdf" 8084 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SVFiles/drawengine.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 156 0 0 } } { "SVFiles/lab8.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588359896650 "|lab8|drawengine:comb_8|frameRAM:frame_buffer|altsyncram:mem_rtl_0|altsyncram_lim1:auto_generated|ram_block1a268"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a269 " "Synthesized away node \"drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a269\"" {  } { { "db/altsyncram_lim1.tdf" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/db/altsyncram_lim1.tdf" 8114 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SVFiles/drawengine.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 156 0 0 } } { "SVFiles/lab8.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588359896650 "|lab8|drawengine:comb_8|frameRAM:frame_buffer|altsyncram:mem_rtl_0|altsyncram_lim1:auto_generated|ram_block1a269"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a270 " "Synthesized away node \"drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a270\"" {  } { { "db/altsyncram_lim1.tdf" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/db/altsyncram_lim1.tdf" 8144 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SVFiles/drawengine.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 156 0 0 } } { "SVFiles/lab8.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588359896650 "|lab8|drawengine:comb_8|frameRAM:frame_buffer|altsyncram:mem_rtl_0|altsyncram_lim1:auto_generated|ram_block1a270"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a271 " "Synthesized away node \"drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a271\"" {  } { { "db/altsyncram_lim1.tdf" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/db/altsyncram_lim1.tdf" 8174 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SVFiles/drawengine.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 156 0 0 } } { "SVFiles/lab8.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588359896650 "|lab8|drawengine:comb_8|frameRAM:frame_buffer|altsyncram:mem_rtl_0|altsyncram_lim1:auto_generated|ram_block1a271"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a276 " "Synthesized away node \"drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a276\"" {  } { { "db/altsyncram_lim1.tdf" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/db/altsyncram_lim1.tdf" 8324 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SVFiles/drawengine.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 156 0 0 } } { "SVFiles/lab8.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588359896650 "|lab8|drawengine:comb_8|frameRAM:frame_buffer|altsyncram:mem_rtl_0|altsyncram_lim1:auto_generated|ram_block1a276"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a277 " "Synthesized away node \"drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a277\"" {  } { { "db/altsyncram_lim1.tdf" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/db/altsyncram_lim1.tdf" 8354 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SVFiles/drawengine.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 156 0 0 } } { "SVFiles/lab8.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588359896650 "|lab8|drawengine:comb_8|frameRAM:frame_buffer|altsyncram:mem_rtl_0|altsyncram_lim1:auto_generated|ram_block1a277"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a278 " "Synthesized away node \"drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a278\"" {  } { { "db/altsyncram_lim1.tdf" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/db/altsyncram_lim1.tdf" 8384 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SVFiles/drawengine.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 156 0 0 } } { "SVFiles/lab8.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588359896650 "|lab8|drawengine:comb_8|frameRAM:frame_buffer|altsyncram:mem_rtl_0|altsyncram_lim1:auto_generated|ram_block1a278"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a279 " "Synthesized away node \"drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a279\"" {  } { { "db/altsyncram_lim1.tdf" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/db/altsyncram_lim1.tdf" 8414 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SVFiles/drawengine.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 156 0 0 } } { "SVFiles/lab8.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588359896650 "|lab8|drawengine:comb_8|frameRAM:frame_buffer|altsyncram:mem_rtl_0|altsyncram_lim1:auto_generated|ram_block1a279"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a284 " "Synthesized away node \"drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a284\"" {  } { { "db/altsyncram_lim1.tdf" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/db/altsyncram_lim1.tdf" 8564 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SVFiles/drawengine.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 156 0 0 } } { "SVFiles/lab8.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588359896650 "|lab8|drawengine:comb_8|frameRAM:frame_buffer|altsyncram:mem_rtl_0|altsyncram_lim1:auto_generated|ram_block1a284"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a285 " "Synthesized away node \"drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a285\"" {  } { { "db/altsyncram_lim1.tdf" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/db/altsyncram_lim1.tdf" 8594 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SVFiles/drawengine.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 156 0 0 } } { "SVFiles/lab8.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588359896650 "|lab8|drawengine:comb_8|frameRAM:frame_buffer|altsyncram:mem_rtl_0|altsyncram_lim1:auto_generated|ram_block1a285"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a286 " "Synthesized away node \"drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a286\"" {  } { { "db/altsyncram_lim1.tdf" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/db/altsyncram_lim1.tdf" 8624 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SVFiles/drawengine.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 156 0 0 } } { "SVFiles/lab8.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588359896650 "|lab8|drawengine:comb_8|frameRAM:frame_buffer|altsyncram:mem_rtl_0|altsyncram_lim1:auto_generated|ram_block1a286"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a287 " "Synthesized away node \"drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a287\"" {  } { { "db/altsyncram_lim1.tdf" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/db/altsyncram_lim1.tdf" 8654 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SVFiles/drawengine.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 156 0 0 } } { "SVFiles/lab8.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588359896650 "|lab8|drawengine:comb_8|frameRAM:frame_buffer|altsyncram:mem_rtl_0|altsyncram_lim1:auto_generated|ram_block1a287"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a292 " "Synthesized away node \"drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a292\"" {  } { { "db/altsyncram_lim1.tdf" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/db/altsyncram_lim1.tdf" 8804 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SVFiles/drawengine.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 156 0 0 } } { "SVFiles/lab8.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588359896650 "|lab8|drawengine:comb_8|frameRAM:frame_buffer|altsyncram:mem_rtl_0|altsyncram_lim1:auto_generated|ram_block1a292"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a293 " "Synthesized away node \"drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a293\"" {  } { { "db/altsyncram_lim1.tdf" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/db/altsyncram_lim1.tdf" 8834 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SVFiles/drawengine.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 156 0 0 } } { "SVFiles/lab8.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588359896650 "|lab8|drawengine:comb_8|frameRAM:frame_buffer|altsyncram:mem_rtl_0|altsyncram_lim1:auto_generated|ram_block1a293"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a294 " "Synthesized away node \"drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a294\"" {  } { { "db/altsyncram_lim1.tdf" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/db/altsyncram_lim1.tdf" 8864 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SVFiles/drawengine.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 156 0 0 } } { "SVFiles/lab8.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588359896650 "|lab8|drawengine:comb_8|frameRAM:frame_buffer|altsyncram:mem_rtl_0|altsyncram_lim1:auto_generated|ram_block1a294"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a295 " "Synthesized away node \"drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a295\"" {  } { { "db/altsyncram_lim1.tdf" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/db/altsyncram_lim1.tdf" 8894 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SVFiles/drawengine.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 156 0 0 } } { "SVFiles/lab8.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588359896650 "|lab8|drawengine:comb_8|frameRAM:frame_buffer|altsyncram:mem_rtl_0|altsyncram_lim1:auto_generated|ram_block1a295"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a300 " "Synthesized away node \"drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a300\"" {  } { { "db/altsyncram_lim1.tdf" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/db/altsyncram_lim1.tdf" 9044 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SVFiles/drawengine.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 156 0 0 } } { "SVFiles/lab8.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588359896650 "|lab8|drawengine:comb_8|frameRAM:frame_buffer|altsyncram:mem_rtl_0|altsyncram_lim1:auto_generated|ram_block1a300"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a301 " "Synthesized away node \"drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a301\"" {  } { { "db/altsyncram_lim1.tdf" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/db/altsyncram_lim1.tdf" 9074 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SVFiles/drawengine.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 156 0 0 } } { "SVFiles/lab8.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588359896650 "|lab8|drawengine:comb_8|frameRAM:frame_buffer|altsyncram:mem_rtl_0|altsyncram_lim1:auto_generated|ram_block1a301"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a302 " "Synthesized away node \"drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a302\"" {  } { { "db/altsyncram_lim1.tdf" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/db/altsyncram_lim1.tdf" 9104 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SVFiles/drawengine.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 156 0 0 } } { "SVFiles/lab8.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588359896650 "|lab8|drawengine:comb_8|frameRAM:frame_buffer|altsyncram:mem_rtl_0|altsyncram_lim1:auto_generated|ram_block1a302"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a303 " "Synthesized away node \"drawengine:comb_8\|frameRAM:frame_buffer\|altsyncram:mem_rtl_0\|altsyncram_lim1:auto_generated\|ram_block1a303\"" {  } { { "db/altsyncram_lim1.tdf" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/db/altsyncram_lim1.tdf" 9134 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SVFiles/drawengine.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/drawengine.sv" 156 0 0 } } { "SVFiles/lab8.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588359896650 "|lab8|drawengine:comb_8|frameRAM:frame_buffer|altsyncram:mem_rtl_0|altsyncram_lim1:auto_generated|ram_block1a303"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1588359896650 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1588359896650 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1588359897021 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "finalproject_soc/synthesis/submodules/finalproject_soc_sdram.v" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/finalproject_soc_sdram.v" 442 -1 0 } } { "finalproject_soc/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/altera_merlin_master_agent.sv" 239 -1 0 } } { "finalproject_soc/synthesis/submodules/finalproject_soc_sdram.v" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/finalproject_soc_sdram.v" 356 -1 0 } } { "finalproject_soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "finalproject_soc/synthesis/submodules/finalproject_soc_jtag_uart_0.v" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/finalproject_soc_jtag_uart_0.v" 352 -1 0 } } { "finalproject_soc/synthesis/submodules/finalproject_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/finalproject_soc_nios2_gen2_0_cpu.v" 2878 -1 0 } } { "finalproject_soc/synthesis/submodules/finalproject_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/finalproject_soc_nios2_gen2_0_cpu.v" 3879 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "finalproject_soc/synthesis/submodules/finalproject_soc_sdram.v" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/finalproject_soc_sdram.v" 306 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "finalproject_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "finalproject_soc/synthesis/submodules/finalproject_soc_jtag_uart_0.v" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/finalproject_soc_jtag_uart_0.v" 398 -1 0 } } { "finalproject_soc/synthesis/submodules/finalproject_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/finalproject_soc_nios2_gen2_0_cpu.v" 3501 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "finalproject_soc/synthesis/submodules/finalproject_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/finalproject_soc_nios2_gen2_0_cpu.v" 2099 -1 0 } } { "finalproject_soc/synthesis/submodules/finalproject_soc_sdram_pll.v" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/finalproject_soc_sdram_pll.v" 266 -1 0 } } { "finalproject_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1588359897214 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1588359897214 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "SVFiles/lab8.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588359898725 "|lab8|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "SVFiles/lab8.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588359898725 "|lab8|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "CE GND " "Pin \"CE\" is stuck at GND" {  } { { "SVFiles/lab8.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588359898725 "|lab8|CE"} { "Warning" "WMLS_MLS_STUCK_PIN" "UB GND " "Pin \"UB\" is stuck at GND" {  } { { "SVFiles/lab8.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588359898725 "|lab8|UB"} { "Warning" "WMLS_MLS_STUCK_PIN" "LB GND " "Pin \"LB\" is stuck at GND" {  } { { "SVFiles/lab8.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588359898725 "|lab8|LB"} { "Warning" "WMLS_MLS_STUCK_PIN" "WE VCC " "Pin \"WE\" is stuck at VCC" {  } { { "SVFiles/lab8.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588359898725 "|lab8|WE"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDR\[0\] GND " "Pin \"ADDR\[0\]\" is stuck at GND" {  } { { "SVFiles/lab8.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588359898725 "|lab8|ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDR\[1\] GND " "Pin \"ADDR\[1\]\" is stuck at GND" {  } { { "SVFiles/lab8.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588359898725 "|lab8|ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDR\[2\] GND " "Pin \"ADDR\[2\]\" is stuck at GND" {  } { { "SVFiles/lab8.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588359898725 "|lab8|ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDR\[3\] GND " "Pin \"ADDR\[3\]\" is stuck at GND" {  } { { "SVFiles/lab8.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588359898725 "|lab8|ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDR\[4\] GND " "Pin \"ADDR\[4\]\" is stuck at GND" {  } { { "SVFiles/lab8.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588359898725 "|lab8|ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDR\[5\] GND " "Pin \"ADDR\[5\]\" is stuck at GND" {  } { { "SVFiles/lab8.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588359898725 "|lab8|ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDR\[6\] GND " "Pin \"ADDR\[6\]\" is stuck at GND" {  } { { "SVFiles/lab8.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588359898725 "|lab8|ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDR\[7\] GND " "Pin \"ADDR\[7\]\" is stuck at GND" {  } { { "SVFiles/lab8.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588359898725 "|lab8|ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDR\[8\] GND " "Pin \"ADDR\[8\]\" is stuck at GND" {  } { { "SVFiles/lab8.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588359898725 "|lab8|ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDR\[9\] GND " "Pin \"ADDR\[9\]\" is stuck at GND" {  } { { "SVFiles/lab8.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588359898725 "|lab8|ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDR\[10\] GND " "Pin \"ADDR\[10\]\" is stuck at GND" {  } { { "SVFiles/lab8.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588359898725 "|lab8|ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDR\[11\] GND " "Pin \"ADDR\[11\]\" is stuck at GND" {  } { { "SVFiles/lab8.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588359898725 "|lab8|ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDR\[12\] GND " "Pin \"ADDR\[12\]\" is stuck at GND" {  } { { "SVFiles/lab8.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588359898725 "|lab8|ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDR\[13\] GND " "Pin \"ADDR\[13\]\" is stuck at GND" {  } { { "SVFiles/lab8.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588359898725 "|lab8|ADDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDR\[14\] GND " "Pin \"ADDR\[14\]\" is stuck at GND" {  } { { "SVFiles/lab8.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588359898725 "|lab8|ADDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDR\[15\] GND " "Pin \"ADDR\[15\]\" is stuck at GND" {  } { { "SVFiles/lab8.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588359898725 "|lab8|ADDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDR\[16\] GND " "Pin \"ADDR\[16\]\" is stuck at GND" {  } { { "SVFiles/lab8.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588359898725 "|lab8|ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDR\[17\] GND " "Pin \"ADDR\[17\]\" is stuck at GND" {  } { { "SVFiles/lab8.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588359898725 "|lab8|ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDR\[18\] GND " "Pin \"ADDR\[18\]\" is stuck at GND" {  } { { "SVFiles/lab8.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588359898725 "|lab8|ADDR[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDR\[19\] GND " "Pin \"ADDR\[19\]\" is stuck at GND" {  } { { "SVFiles/lab8.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588359898725 "|lab8|ADDR[19]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1588359898725 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588359899017 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "104 " "104 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1588359902020 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE2_115_Default 27 " "Ignored 27 assignments for entity \"DE2_115_Default\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity DE2_115_Default -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity DE2_115_Default -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588359902235 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity DE2_115_Default -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity DE2_115_Default -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588359902235 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROUTING_REGION OFF -entity DE2_115_Default -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_ROUTING_REGION OFF -entity DE2_115_Default -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588359902235 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE2_115_Default -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588359902235 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588359902235 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588359902235 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588359902235 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588359902235 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588359902235 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588359902235 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588359902235 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588359902235 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588359902235 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588359902235 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588359902235 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588359902235 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588359902235 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588359902235 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588359902235 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588359902235 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588359902235 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588359902235 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588359902235 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588359902235 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588359902235 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588359902235 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588359902235 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1588359902235 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject.map.smsg " "Generated suppressed messages file C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588359903396 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 2 0 0 " "Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1588359906969 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588359906969 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "SVFiles/lab8.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588359907626 "|lab8|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "SVFiles/lab8.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588359907626 "|lab8|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "SVFiles/lab8.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588359907626 "|lab8|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_INT " "No output dependent on input pin \"OTG_INT\"" {  } { { "SVFiles/lab8.sv" "" { Text "C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/lab8.sv" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588359907626 "|lab8|OTG_INT"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1588359907626 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4986 " "Implemented 4986 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "25 " "Implemented 25 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1588359907626 ""} { "Info" "ICUT_CUT_TM_OPINS" "100 " "Implemented 100 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1588359907626 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "48 " "Implemented 48 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1588359907626 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4506 " "Implemented 4506 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1588359907626 ""} { "Info" "ICUT_CUT_TM_RAMS" "296 " "Implemented 296 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1588359907626 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1588359907626 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "8 " "Implemented 8 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1588359907626 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1588359907626 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 289 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 289 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5324 " "Peak virtual memory: 5324 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1588359907755 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 01 14:05:07 2020 " "Processing ended: Fri May 01 14:05:07 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1588359907755 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:10:08 " "Elapsed time: 00:10:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1588359907755 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:10:42 " "Total CPU time (on all processors): 00:10:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1588359907755 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1588359907755 ""}
