<module name="PRU_ICSSG0_PR1_ICSS_ECAP0_ECAP_SLV" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="ICSSG_TSCNT" acronym="ICSSG_TSCNT" offset="0x0" width="32" description="Time Stamp Counter Register">
    <bitfield id="TSCNT" width="32" begin="31" end="0" resetval="0x0" description="Active 32-bit counter register which is used as the capture time-base ." range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_CNTPHS" acronym="ICSSG_CNTPHS" offset="0x4" width="32" description="Counter Phase Control Register">
    <bitfield id="CNTPHS" width="32" begin="31" end="0" resetval="0x0" description="Counter phase value register that can be programmed for phase lag/lead. This register shadows" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_CAP1" acronym="ICSSG_CAP1" offset="0x8" width="32" description="Capture-1 Register">
    <bitfield id="CAP1" width="32" begin="31" end="0" resetval="0x0" description="This register can be loaded (written) by the following:a) Time-stamp (that is, counter value) during a capture event.(b) Software may be useful for test purposes/initialisation.(c) APRD shadow register (that is," range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_CAP2" acronym="ICSSG_CAP2" offset="0xC" width="32" description="Capture-2 Register">
    <bitfield id="CAP2" width="32" begin="31" end="0" resetval="0x0" description="This register can be loaded (written) by the following:a) Time-stamp (that is, counter value) during a capture event.b) Software may be useful for test purposes.c) ACMP shadow register (that is," range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_CAP3" acronym="ICSSG_CAP3" offset="0x10" width="32" description="Capture-3 Register">
    <bitfield id="CAP3" width="32" begin="31" end="0" resetval="0x0" description="In CMP mode this is a time-stamp capture register. In APWM mode this is the period shadow (APER) register. User updates the PWM period value via this register. In this mode" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_CAP4" acronym="ICSSG_CAP4" offset="0x14" width="32" description="Capture-4 Register">
    <bitfield id="CAP4" width="32" begin="31" end="0" resetval="0x0" description="In CMP mode this is a time-stamp capture register. In APWM mode this is the compare shadow (ACMP) register. User updates the PWM compare value via this register. In this mode" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_ECCTL2_ECCTL1" acronym="ICSSG_ECCTL2_ECCTL1" offset="0x28" width="32" description="ECAP Control Register 1">
    <bitfield id="FILTER" width="5" begin="31" end="27" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="APWMPOL" width="1" begin="26" end="26" resetval="0x0" description="APWM output polarity select:0 = output is active high (that is, compare value defines high time)1 = output is active low (that is, compare value defines low time)Note: This is applicable only in APWM operating mode." range="" rwaccess="RW"/>
    <bitfield id="CAP_APWM" width="1" begin="25" end="25" resetval="0x0" description="CAP/APWM operating mode select:0 = ECAP module operates in capture mode. This mode forces the following configuration:a) Inhibitsb) Inhibits shadow loads onc) Permits user to enable ICSSG_CAP1 to ICSSG_CAP4 register load.d) ECAP input/APWM output pin operates as a capture input.1 = ECAP module operates in APWM mode. This mode forces the following configuration:a) Resets TSCNT on CTR = PRD event (period boundary).b) Permits shadow loading on ICSSG_CAP1 and ICSSG_CAP2 registers.c) Disables loading of time-stamps into ICSSG_CAP1 to ICSSG_CAP4 registers.d) ECAP input/APWM ouput pin operates as a APWM output." range="" rwaccess="RW"/>
    <bitfield id="SWSYNC" width="1" begin="24" end="24" resetval="0x0" description="Software forced counter (0 = writing a zero has no effect will always return a zero1 = writing a one will force aNote: This provides a convenient software method to synchronize some or all ECAP timebases. In APWM mode, the synchronizing can also be done via the CTR = PRD event." range="" rwaccess="RW"/>
    <bitfield id="SYNCO_SEL" width="2" begin="23" end="22" resetval="0x0" description="Sync-out select:0b00 = select sync-in event to be the sync-out signal (pass through)0b01 = select CTR = PRD event to be the sync-out signal0b10 = disable sync out signal0b11 = disable sync out signalNote: Selection CTR = PRD is meaningful only in APWM mode, however can still be chosen in CAP mode, if user believes it to be useful." range="" rwaccess="RW"/>
    <bitfield id="SYNCI_EN" width="1" begin="21" end="21" resetval="0x0" description="Counter (0 = disable sync-in option1 = enable counter (" range="" rwaccess="RW"/>
    <bitfield id="TSCNTSTP" width="1" begin="20" end="20" resetval="0x0" description="Counter stop (freeze) control:0 = counter stopped1 = counter free running" range="" rwaccess="RW"/>
    <bitfield id="REARM_RESET" width="1" begin="19" end="19" resetval="0x0" description="One-shot re-arming, that is, wait for stop trigger:0 = writing a zero has no effect (reading always returns a 0)1 = writing a one arms the one-shot sequence as follows:1) resets the mod4 counter to zero2) un-freezes the mod4 counter3) enables capture register loadsNote: The re-arm function is valid in onesht or continous mode." range="" rwaccess="RW"/>
    <bitfield id="STOPVALUE" width="2" begin="18" end="17" resetval="0x3" description="Stop value for one-shot mode. This is the number (between 1-4) of captures allowed to occur before the CAP(1-4) registers are frozen, that is, capture sequence is stopped.0b00 = stop after capture event 10b01 = stop after capture event 20b10 = stop after capture event 30b11 = stop after capture event 4Note: STOPVALUE is compared to mod4 counter, and when equal, the following two actions occur: (1) Mod4 counter is stopped (frozen). (2) Capture register loads are inhibited.Note: In one shot mode, further interrupt events are blocked until re-armed, once the number of events captured has been reached ." range="" rwaccess="RW"/>
    <bitfield id="CONT_ONESHT" width="1" begin="16" end="16" resetval="0x0" description="Continuous or one-shot mode control (applicable only in capture mode):0 = operate in continuous mode1 = operate in one-shot mode" range="" rwaccess="RW"/>
    <bitfield id="FREE" width="1" begin="15" end="15" resetval="0x0" description="Emulation control.0b00 =0b01 =0b1x =" range="" rwaccess="RW"/>
    <bitfield id="SOFT" width="1" begin="14" end="14" resetval="0x0" description="Emulation control.0b00 =0b01 =0b1x =" range="" rwaccess="RW"/>
    <bitfield id="EVTFLTPS" width="5" begin="13" end="9" resetval="0x0" description="Event filter prescale select:0b00000 divide by 1 (that is, no prescale, by-pass the prescaler)0b00001 divide by 20b00010 divide by 40b00011 divide by 60b00100 divide by 80b00101 divide by 100b11110 divide by 600b11111 divide by 62" range="" rwaccess="RW"/>
    <bitfield id="CAPLDEN" width="1" begin="8" end="8" resetval="0x0" description="Enable loading of CAP(1-4) registers on a capture event:0 = disable CAP 1-4 register loads at capture event time1 = enable CAP(1-4) register loads at capture event time" range="" rwaccess="RW"/>
    <bitfield id="CTRRST4" width="1" begin="7" end="7" resetval="0x0" description="Counter reset on capture event 4:0 = do not reset counter on capture event 4 (absolute time stamp)1 = reset counter after event 4 time-stamp has been captured (used in difference mode operation)" range="" rwaccess="RW"/>
    <bitfield id="CAP4POL" width="1" begin="6" end="6" resetval="0x0" description="Capture event 4 polarity select:0 = capture event 4 triggered on a rising edge (RE)1 = capture event 4 triggered on a falling edge (FE)" range="" rwaccess="RW"/>
    <bitfield id="CTRRST3" width="1" begin="5" end="5" resetval="0x0" description="Counter reset on capture event 3:0 = do not reset counter on capture event 3 (absolute time stamp)1 = reset counter after event 3 time-stamp has been captured (used in difference mode operation)" range="" rwaccess="RW"/>
    <bitfield id="CAP3POL" width="1" begin="4" end="4" resetval="0x0" description="Capture event 3 polarity select:0 = capture event 3 triggered on a rising edge (RE)1 = capture event 3 triggered on a falling edge (FE)" range="" rwaccess="RW"/>
    <bitfield id="CTRRST2" width="1" begin="3" end="3" resetval="0x0" description="Counter reset on capture event 2:0 = do not reset counter on capture event 2 (absolute time stamp)1 = reset counter after event 2 time-stamp has been captured (used in difference mode operation)" range="" rwaccess="RW"/>
    <bitfield id="CAP2POL" width="1" begin="2" end="2" resetval="0x0" description="Capture event 2 polarity select:0 = capture event 2 triggered on a rising edge (RE)1 = capture event 2 triggered on a falling edge (FE)" range="" rwaccess="RW"/>
    <bitfield id="CTRRST1" width="1" begin="1" end="1" resetval="0x0" description="Counter reset on capture event 1:0 = do not reset counter on capture event 1 (absolute time stamp)1 = reset counter after event 1 time-stamp has been captured (used in difference mode operation)" range="" rwaccess="RW"/>
    <bitfield id="CAP1POL" width="1" begin="0" end="0" resetval="0x0" description="Capture event 1 polarity select:0 = capture event 1 triggered on a rising edge (RE)1 = capture event 1 triggered on a falling edge (FE)" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_ECFLG_ECEINT" acronym="ICSSG_ECFLG_ECEINT" offset="0x2C" width="32" description="ECAP Interrupt Enable Register">
    <bitfield id="FLAG_RESV0" width="8" begin="31" end="24" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="FLAG_CMPEQ" width="1" begin="23" end="23" resetval="0x0" description="Compare equal status flag:0 = indicates no event occurred1 = indicates the counter (Note: This flag is only active in APWM mode." range="" rwaccess="R"/>
    <bitfield id="FLAG_PRDEQ" width="1" begin="22" end="22" resetval="0x0" description="Period equal status flag:0 = indicates no event occurred1 = indicates the counter (Note: This flag is only active in APWM mode." range="" rwaccess="R"/>
    <bitfield id="FLAG_CNTOVF" width="1" begin="21" end="21" resetval="0x0" description="Counter overflow status flag:0 = indicates no event occurred1 = indicates the counter (Note: This flag is active in CAP and APWM mode." range="" rwaccess="R"/>
    <bitfield id="FLAG_CEVT4" width="1" begin="20" end="20" resetval="0x0" description="Capture event 4 status flag:0 = indicates no event occurred1 = indicates the fourth event occurred at ECAPx pinNote: This flag is only active in CAP mode." range="" rwaccess="R"/>
    <bitfield id="FLAG_CEVT3" width="1" begin="19" end="19" resetval="0x0" description="Capture event 3 status flag:0 = indicates no event occurred1 = indicates the third event occurred at ECAPx pinNote: This flag is only active in CAP mode." range="" rwaccess="R"/>
    <bitfield id="FLAG_CEVT2" width="1" begin="18" end="18" resetval="0x0" description="Capture event 2 status flag:0 = indicates no event occurred1 = indicates the second event occurred at ECAPx pinNote: This flag is only active in CAP mode." range="" rwaccess="R"/>
    <bitfield id="FLAG_CEVT1" width="1" begin="17" end="17" resetval="0x0" description="Capture event 1 status flag:0 = indicates no event occurred1 = indicates the first event occurred at ECAPx pinNote: This flag is only active in CAP mode." range="" rwaccess="R"/>
    <bitfield id="FLAG_INT" width="1" begin="16" end="16" resetval="0x0" description="Global interrupt status flag:0 = indicates no interrupt generated1 = indicates that an interrupt was generated from one of the following events" range="" rwaccess="R"/>
    <bitfield id="EN_RESV1" width="8" begin="15" end="8" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="EN_CMPEQ" width="1" begin="7" end="7" resetval="0x0" description="Compare equal interrupt enable:0 = disable compare equal as an interrupt source1 = enable compare equal as an interrupt source" range="" rwaccess="RW"/>
    <bitfield id="EN_PRDEQ" width="1" begin="6" end="6" resetval="0x0" description="Period equal interrupt enable:0 = disable period equal as an interrupt source1 = enable period equal as an interrupt source" range="" rwaccess="RW"/>
    <bitfield id="EN_CNTOVF" width="1" begin="5" end="5" resetval="0x0" description="Counter overflow interrupt enable:0 = disable counter overflow as an interrupt source1 = enable counter overflow as an interrupt source" range="" rwaccess="RW"/>
    <bitfield id="EN_CEVT4" width="1" begin="4" end="4" resetval="0x0" description="Capture event 4 interrupt enable:0 = disable capture event 1 as an interrupt source1 = enable capture event 1 as an interrupt source" range="" rwaccess="RW"/>
    <bitfield id="EN_CEVT3" width="1" begin="3" end="3" resetval="0x0" description="Capture event 3 interrupt enable:0 = disable capture event 1 as an interrupt source1 = enable capture event 1 as an interrupt source" range="" rwaccess="RW"/>
    <bitfield id="EN_CEVT2" width="1" begin="2" end="2" resetval="0x0" description="Capture event 2 interrupt enable:0 = disable capture event 1 as an interrupt source1 = enable capture event 1 as an interrupt source" range="" rwaccess="RW"/>
    <bitfield id="EN_CEVT1" width="1" begin="1" end="1" resetval="0x0" description="Capture event 1 interrupt enable:0 = disable capture event 1 as an interrupt source1 = enable capture event 1 as an interrupt source" range="" rwaccess="RW"/>
    <bitfield id="EN_RESV0" width="1" begin="0" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="ICSSG_ECCLR" acronym="ICSSG_ECCLR" offset="0x30" width="32" description="ECAP Interrupt Clear Register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RESV0" width="8" begin="15" end="8" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CMPEQ" width="1" begin="7" end="7" resetval="0x0" description="Compare equal status flag:0 = Writing a 0 has no effect. Always reads back a 0.1 = Writing a 1 clears the status flag condition" range="" rwaccess="RW"/>
    <bitfield id="PRDEQ" width="1" begin="6" end="6" resetval="0x0" description="Period equal status flag:0 = Writing a 0 has no effect. Always reads back a 0.1 = Writing a 1 clears the status flag condition" range="" rwaccess="RW"/>
    <bitfield id="CNTOVF" width="1" begin="5" end="5" resetval="0x0" description="Counter overflow status flag:0 = Writing a 0 has no effect. Always reads back a 0.1 = Writing a 1 clears the status flag condition" range="" rwaccess="RW"/>
    <bitfield id="CEVT4" width="1" begin="4" end="4" resetval="0x0" description="Capture event 4 status flag:0 = Writing a 0 has no effect. Always reads back a 0.1 = Writing a 1 clears the status flag condition" range="" rwaccess="RW"/>
    <bitfield id="CEVT3" width="1" begin="3" end="3" resetval="0x0" description="Capture event 3 status flag:0 = Writing a 0 has no effect. Always reads back a 0.1 = Writing a 1 clears the status flag condition" range="" rwaccess="RW"/>
    <bitfield id="CEVT2" width="1" begin="2" end="2" resetval="0x0" description="Capture event 2 status flag:0 = Writing a 0 has no effect. Always reads back a 0.1 = Writing a 1 clears the status flag condition" range="" rwaccess="RW"/>
    <bitfield id="CEVT1" width="1" begin="1" end="1" resetval="0x0" description="Capture event 1 status flag:0 = Writing a 0 has no effect. Always reads back a 0.1 = Writing a 1 clears the status flag condition" range="" rwaccess="RW"/>
    <bitfield id="INT" width="1" begin="0" end="0" resetval="0x0" description="Global interrupt clear flag:0 = Writing a 0 has no effect. Always reads back a 0.1 = Writing a 1 clears the clear flag and enable further interrupts to be generated if any of the clear flags are set to 1" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_ECFRC" acronym="ICSSG_ECFRC" offset="0x34" width="32" description="ECAP Interrupt Forcing Register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RESV1" width="8" begin="15" end="8" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CMPEQ" width="1" begin="7" end="7" resetval="0x0" description="Force compare equal:0 = Writing of 0 is ignored. Always reads back a 0.1 = Writing a 1 sets the the CMPEQ flag bit" range="" rwaccess="RW"/>
    <bitfield id="PRDEQ" width="1" begin="6" end="6" resetval="0x0" description="Force period equal:0 = Writing of 0 is ignored. Always reads back a 0.1 = Writing a 1 sets the the PRDEQ flag bit" range="" rwaccess="RW"/>
    <bitfield id="CNTOVF" width="1" begin="5" end="5" resetval="0x0" description="Force counter overflow:0 = Writing of 0 is ignored. Always reads back a 0.1 = Writing a 1 sets the the CNTOVF flag bit" range="" rwaccess="RW"/>
    <bitfield id="CEVT4" width="1" begin="4" end="4" resetval="0x0" description="Force capture event 4:0 = Writing of 0 is ignored. Always reads back a 0.1 = Writing a 1 sets the the CEVT4 flag bit" range="" rwaccess="RW"/>
    <bitfield id="CEVT3" width="1" begin="3" end="3" resetval="0x0" description="Force capture event 3:0 = Writing of 0 is ignored. Always reads back a 0.1 = Writing a 1 sets the the CEVT3 flag bit" range="" rwaccess="RW"/>
    <bitfield id="CEVT2" width="1" begin="2" end="2" resetval="0x0" description="Force capture event 2:0 = Writing of 0 is ignored. Always reads back a 0.1 = Writing a 1 sets the the CEVT2 flag bit" range="" rwaccess="RW"/>
    <bitfield id="CEVT1" width="1" begin="1" end="1" resetval="0x0" description="Force capture event 1:0 = Writing of 0 is ignored. Always reads back a 0.1 = Writing a 1 sets the the CEVT1 flag bit" range="" rwaccess="RW"/>
    <bitfield id="RESV0" width="1" begin="0" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="ICSSG_PID" acronym="ICSSG_PID" offset="0x5C" width="32" description="ECAP Peripheral Id Register">
    <bitfield id="REVID" width="32" begin="31" end="0" resetval="0x44D22100" description="TI internal data." range="" rwaccess="R"/>
  </register>
</module>
