// Seed: 1535884456
module module_0;
  logic id_1;
  ;
  assign module_1.id_24 = 0;
endmodule
module module_1 (
    input wor id_0,
    output supply1 id_1,
    output wor id_2,
    input tri1 id_3,
    output uwire id_4,
    output tri id_5,
    output supply1 id_6,
    input tri id_7#(.id_35(1 ? 1 : -1)),
    input wor id_8,
    output tri id_9,
    input tri1 id_10,
    input tri1 id_11,
    input wor id_12,
    output logic id_13,
    input uwire id_14,
    input supply1 id_15,
    input supply0 id_16,
    input uwire id_17,
    input tri id_18,
    input supply0 id_19,
    output supply1 id_20,
    output tri0 id_21,
    input wand id_22,
    input tri id_23,
    output tri1 id_24,
    input uwire id_25,
    output wire id_26,
    input wand id_27,
    output tri id_28,
    output uwire id_29,
    output supply0 id_30,
    output supply0 id_31,
    output supply1 id_32,
    input wor id_33
);
  id_36 :
  assert property (@(-1 - id_23) 1)
  else if (1 | 1) id_13 <= #id_3 1;
  else $unsigned(2);
  ;
  module_0 modCall_1 ();
endmodule
