library ieee;
use ieee.std_logic_1164.all;
-- u4: entity work.contador(arqcnt) port map(echo, clkl1, tr, led);
entity contador is
port (echo, clkl1, tr: in std_logic;
		salida: out std_logic); -- led
end entity;

architecture arqcontador of contador is
signal conteo: integer range 0 to 12000; -- un cero m√°s
begin
	process(echo, clkl1, rst)
		begin
			if(rst <= '1') then
				conteo <= '0';
			else
				if(echo = '1') and (rising_edge(clk)) then conteo <= conteo + 1;
				else
					if(conteo <= 1200) then -- 20 cm
						salida <= '1';
					else
						salida <= '0';
					end if;
				end if;
			end if;
		end process;
end architecture;