m255
K4
z2
!s11f vlog 2020.3 2020.07, Jul 22 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/user/GitHub/code/Architecture-Test/PU-RISCV/sim/verilog/validation/tests/pu/ahb3/multi/bin/msim
Xperipheral_ahb3_verilog_pkg
Z1 DXx6 sv_std 3 std 0 22 VYECXdT12H8WgbUP_5Y6:3
Z2 !s110 1699962499
!i10b 1
!s100 elT5QVDJL?fV8=>hmiD1:1
Z3 !s11b Dg1SIo80bB@j0V0VzS_@n1
I44I6edh@NA=?BG@2K3H0M1
S1
R0
Z4 w1699955718
8/home/user/GitHub/code/Architecture-Test/PU-RISCV/rtl/verilog/pkg/peripheral_ahb3_verilog_pkg.sv
F/home/user/GitHub/code/Architecture-Test/PU-RISCV/rtl/verilog/pkg/peripheral_ahb3_verilog_pkg.sv
!i122 3
Z5 L0 41 0
V44I6edh@NA=?BG@2K3H0M1
Z6 OV;L;2020.3;71
r1
!s85 0
31
Z7 !s108 1699962499.000000
!s107 /home/user/GitHub/code/Architecture-Test/PU-RISCV/bench/verilog/tests/pu/main/pu_riscv_htif.sv|/home/user/GitHub/code/Architecture-Test/PU-RISCV/bench/verilog/tests/pu/main/pu_riscv_dbg_bfm.sv|/home/user/GitHub/code/Architecture-Test/PU-RISCV/bench/verilog/tests/pu/interface/ahb3/pu_riscv_testbench_ahb3.sv|/home/user/GitHub/code/Architecture-Test/PU-RISCV/bench/verilog/tests/pu/interface/ahb3/pu_riscv_mmio_if_ahb3.sv|/home/user/GitHub/code/Architecture-Test/PU-RISCV/bench/verilog/tests/pu/interface/ahb3/pu_riscv_memory_model_ahb3.sv|/home/user/GitHub/code/Architecture-Test/PU-RISCV/rtl/verilog/pu/ahb3/pu_riscv_ahb3.sv|/home/user/GitHub/code/Architecture-Test/PU-RISCV/rtl/verilog/pu/ahb3/pu_riscv_biu2ahb3.sv|/home/user/GitHub/code/Architecture-Test/PU-RISCV/rtl/verilog/memory/pu_riscv_ram_queue.sv|/home/user/GitHub/code/Architecture-Test/PU-RISCV/rtl/verilog/memory/pu_riscv_ram_1rw.sv|/home/user/GitHub/code/Architecture-Test/PU-RISCV/rtl/verilog/memory/pu_riscv_ram_1rw_generic.sv|/home/user/GitHub/code/Architecture-Test/PU-RISCV/rtl/verilog/memory/pu_riscv_ram_1r1w.sv|/home/user/GitHub/code/Architecture-Test/PU-RISCV/rtl/verilog/memory/pu_riscv_ram_1r1w_generic.sv|/home/user/GitHub/code/Architecture-Test/PU-RISCV/rtl/verilog/core/main/pu_riscv_wb.sv|/home/user/GitHub/code/Architecture-Test/PU-RISCV/rtl/verilog/core/main/pu_riscv_state.sv|/home/user/GitHub/code/Architecture-Test/PU-RISCV/rtl/verilog/core/main/pu_riscv_rf.sv|/home/user/GitHub/code/Architecture-Test/PU-RISCV/rtl/verilog/core/main/pu_riscv_memory.sv|/home/user/GitHub/code/Architecture-Test/PU-RISCV/rtl/verilog/core/main/pu_riscv_du.sv|/home/user/GitHub/code/Architecture-Test/PU-RISCV/rtl/verilog/core/main/pu_riscv_core.sv|/home/user/GitHub/code/Architecture-Test/PU-RISCV/rtl/verilog/core/main/pu_riscv_bp.sv|/home/user/GitHub/code/Architecture-Test/PU-RISCV/rtl/verilog/core/memory/pu_riscv_pmpchk.sv|/home/user/GitHub/code/Architecture-Test/PU-RISCV/rtl/verilog/core/memory/pu_riscv_pmachk.sv|/home/user/GitHub/code/Architecture-Test/PU-RISCV/rtl/verilog/core/memory/pu_riscv_mux.sv|/home/user/GitHub/code/Architecture-Test/PU-RISCV/rtl/verilog/core/memory/pu_riscv_mmu.sv|/home/user/GitHub/code/Architecture-Test/PU-RISCV/rtl/verilog/core/memory/pu_riscv_memmisaligned.sv|/home/user/GitHub/code/Architecture-Test/PU-RISCV/rtl/verilog/core/memory/pu_riscv_membuf.sv|/home/user/GitHub/code/Architecture-Test/PU-RISCV/rtl/verilog/core/memory/pu_riscv_imem_ctrl.sv|/home/user/GitHub/code/Architecture-Test/PU-RISCV/rtl/verilog/core/memory/pu_riscv_dmem_ctrl.sv|/home/user/GitHub/code/Architecture-Test/PU-RISCV/rtl/verilog/core/fetch/pu_riscv_if.sv|/home/user/GitHub/code/Architecture-Test/PU-RISCV/rtl/verilog/core/execute/pu_riscv_mul.sv|/home/user/GitHub/code/Architecture-Test/PU-RISCV/rtl/verilog/core/execute/pu_riscv_lsu.sv|/home/user/GitHub/code/Architecture-Test/PU-RISCV/rtl/verilog/core/execute/pu_riscv_execution.sv|/home/user/GitHub/code/Architecture-Test/PU-RISCV/rtl/verilog/core/execute/pu_riscv_div.sv|/home/user/GitHub/code/Architecture-Test/PU-RISCV/rtl/verilog/core/execute/pu_riscv_bu.sv|/home/user/GitHub/code/Architecture-Test/PU-RISCV/rtl/verilog/core/execute/pu_riscv_alu.sv|/home/user/GitHub/code/Architecture-Test/PU-RISCV/rtl/verilog/core/decode/pu_riscv_id.sv|/home/user/GitHub/code/Architecture-Test/PU-RISCV/rtl/verilog/core/cache/pu_riscv_noicache_core.sv|/home/user/GitHub/code/Architecture-Test/PU-RISCV/rtl/verilog/core/cache/pu_riscv_icache_core.sv|/home/user/GitHub/code/Architecture-Test/PU-RISCV/rtl/verilog/core/cache/pu_riscv_dext.sv|/home/user/GitHub/code/Architecture-Test/PU-RISCV/rtl/verilog/core/cache/pu_riscv_dcache_core.sv|/home/user/GitHub/code/Architecture-Test/PU-RISCV/rtl/verilog/pkg/pu_riscv_verilog_pkg.sv|/home/user/GitHub/code/Architecture-Test/PU-RISCV/rtl/verilog/pkg/peripheral_biu_verilog_pkg.sv|/home/user/GitHub/code/Architecture-Test/PU-RISCV/rtl/verilog/pkg/peripheral_ahb3_verilog_pkg.sv|
Z8 !s90 -work|work|/home/user/GitHub/code/Architecture-Test/PU-RISCV/rtl/verilog/pkg/peripheral_ahb3_verilog_pkg.sv|/home/user/GitHub/code/Architecture-Test/PU-RISCV/rtl/verilog/pkg/peripheral_biu_verilog_pkg.sv|/home/user/GitHub/code/Architecture-Test/PU-RISCV/rtl/verilog/pkg/pu_riscv_verilog_pkg.sv|/home/user/GitHub/code/Architecture-Test/PU-RISCV/rtl/verilog/core/cache/pu_riscv_dcache_core.sv|/home/user/GitHub/code/Architecture-Test/PU-RISCV/rtl/verilog/core/cache/pu_riscv_dext.sv|/home/user/GitHub/code/Architecture-Test/PU-RISCV/rtl/verilog/core/cache/pu_riscv_icache_core.sv|/home/user/GitHub/code/Architecture-Test/PU-RISCV/rtl/verilog/core/cache/pu_riscv_noicache_core.sv|/home/user/GitHub/code/Architecture-Test/PU-RISCV/rtl/verilog/core/decode/pu_riscv_id.sv|/home/user/GitHub/code/Architecture-Test/PU-RISCV/rtl/verilog/core/execute/pu_riscv_alu.sv|/home/user/GitHub/code/Architecture-Test/PU-RISCV/rtl/verilog/core/execute/pu_riscv_bu.sv|/home/user/GitHub/code/Architecture-Test/PU-RISCV/rtl/verilog/core/execute/pu_riscv_div.sv|/home/user/GitHub/code/Architecture-Test/PU-RISCV/rtl/verilog/core/execute/pu_riscv_execution.sv|/home/user/GitHub/code/Architecture-Test/PU-RISCV/rtl/verilog/core/execute/pu_riscv_lsu.sv|/home/user/GitHub/code/Architecture-Test/PU-RISCV/rtl/verilog/core/execute/pu_riscv_mul.sv|/home/user/GitHub/code/Architecture-Test/PU-RISCV/rtl/verilog/core/fetch/pu_riscv_if.sv|/home/user/GitHub/code/Architecture-Test/PU-RISCV/rtl/verilog/core/memory/pu_riscv_dmem_ctrl.sv|/home/user/GitHub/code/Architecture-Test/PU-RISCV/rtl/verilog/core/memory/pu_riscv_imem_ctrl.sv|/home/user/GitHub/code/Architecture-Test/PU-RISCV/rtl/verilog/core/memory/pu_riscv_membuf.sv|/home/user/GitHub/code/Architecture-Test/PU-RISCV/rtl/verilog/core/memory/pu_riscv_memmisaligned.sv|/home/user/GitHub/code/Architecture-Test/PU-RISCV/rtl/verilog/core/memory/pu_riscv_mmu.sv|/home/user/GitHub/code/Architecture-Test/PU-RISCV/rtl/verilog/core/memory/pu_riscv_mux.sv|/home/user/GitHub/code/Architecture-Test/PU-RISCV/rtl/verilog/core/memory/pu_riscv_pmachk.sv|/home/user/GitHub/code/Architecture-Test/PU-RISCV/rtl/verilog/core/memory/pu_riscv_pmpchk.sv|/home/user/GitHub/code/Architecture-Test/PU-RISCV/rtl/verilog/core/main/pu_riscv_bp.sv|/home/user/GitHub/code/Architecture-Test/PU-RISCV/rtl/verilog/core/main/pu_riscv_core.sv|/home/user/GitHub/code/Architecture-Test/PU-RISCV/rtl/verilog/core/main/pu_riscv_du.sv|/home/user/GitHub/code/Architecture-Test/PU-RISCV/rtl/verilog/core/main/pu_riscv_memory.sv|/home/user/GitHub/code/Architecture-Test/PU-RISCV/rtl/verilog/core/main/pu_riscv_rf.sv|/home/user/GitHub/code/Architecture-Test/PU-RISCV/rtl/verilog/core/main/pu_riscv_state.sv|/home/user/GitHub/code/Architecture-Test/PU-RISCV/rtl/verilog/core/main/pu_riscv_wb.sv|/home/user/GitHub/code/Architecture-Test/PU-RISCV/rtl/verilog/memory/pu_riscv_ram_1r1w_generic.sv|/home/user/GitHub/code/Architecture-Test/PU-RISCV/rtl/verilog/memory/pu_riscv_ram_1r1w.sv|/home/user/GitHub/code/Architecture-Test/PU-RISCV/rtl/verilog/memory/pu_riscv_ram_1rw_generic.sv|/home/user/GitHub/code/Architecture-Test/PU-RISCV/rtl/verilog/memory/pu_riscv_ram_1rw.sv|/home/user/GitHub/code/Architecture-Test/PU-RISCV/rtl/verilog/memory/pu_riscv_ram_queue.sv|/home/user/GitHub/code/Architecture-Test/PU-RISCV/rtl/verilog/pu/ahb3/pu_riscv_biu2ahb3.sv|/home/user/GitHub/code/Architecture-Test/PU-RISCV/rtl/verilog/pu/ahb3/pu_riscv_ahb3.sv|/home/user/GitHub/code/Architecture-Test/PU-RISCV/bench/verilog/tests/pu/interface/ahb3/pu_riscv_memory_model_ahb3.sv|/home/user/GitHub/code/Architecture-Test/PU-RISCV/bench/verilog/tests/pu/interface/ahb3/pu_riscv_mmio_if_ahb3.sv|/home/user/GitHub/code/Architecture-Test/PU-RISCV/bench/verilog/tests/pu/interface/ahb3/pu_riscv_testbench_ahb3.sv|/home/user/GitHub/code/Architecture-Test/PU-RISCV/bench/verilog/tests/pu/main/pu_riscv_dbg_bfm.sv|/home/user/GitHub/code/Architecture-Test/PU-RISCV/bench/verilog/tests/pu/main/pu_riscv_htif.sv|-sv|
!i113 1
Z9 o-work work -sv
Z10 tCvgOpt 0
Xperipheral_biu_verilog_pkg
R1
R2
!i10b 1
!s100 [Hbg7;G1b8z6_<R08=gQJ2
R3
IgE2MYMKSKC:5X_OCPFS3A1
S1
R0
R4
8/home/user/GitHub/code/Architecture-Test/PU-RISCV/rtl/verilog/pkg/peripheral_biu_verilog_pkg.sv
F/home/user/GitHub/code/Architecture-Test/PU-RISCV/rtl/verilog/pkg/peripheral_biu_verilog_pkg.sv
!i122 3
R5
VgE2MYMKSKC:5X_OCPFS3A1
R6
r1
!s85 0
31
R7
Z11 !s107 /home/user/GitHub/code/Architecture-Test/PU-RISCV/bench/verilog/tests/pu/main/pu_riscv_htif.sv|/home/user/GitHub/code/Architecture-Test/PU-RISCV/bench/verilog/tests/pu/main/pu_riscv_dbg_bfm.sv|/home/user/GitHub/code/Architecture-Test/PU-RISCV/bench/verilog/tests/pu/interface/ahb3/pu_riscv_testbench_ahb3.sv|/home/user/GitHub/code/Architecture-Test/PU-RISCV/bench/verilog/tests/pu/interface/ahb3/pu_riscv_mmio_if_ahb3.sv|/home/user/GitHub/code/Architecture-Test/PU-RISCV/bench/verilog/tests/pu/interface/ahb3/pu_riscv_memory_model_ahb3.sv|/home/user/GitHub/code/Architecture-Test/PU-RISCV/rtl/verilog/pu/ahb3/pu_riscv_ahb3.sv|/home/user/GitHub/code/Architecture-Test/PU-RISCV/rtl/verilog/pu/ahb3/pu_riscv_biu2ahb3.sv|/home/user/GitHub/code/Architecture-Test/PU-RISCV/rtl/verilog/memory/pu_riscv_ram_queue.sv|/home/user/GitHub/code/Architecture-Test/PU-RISCV/rtl/verilog/memory/pu_riscv_ram_1rw.sv|/home/user/GitHub/code/Architecture-Test/PU-RISCV/rtl/verilog/memory/pu_riscv_ram_1rw_generic.sv|/home/user/GitHub/code/Architecture-Test/PU-RISCV/rtl/verilog/memory/pu_riscv_ram_1r1w.sv|/home/user/GitHub/code/Architecture-Test/PU-RISCV/rtl/verilog/memory/pu_riscv_ram_1r1w_generic.sv|/home/user/GitHub/code/Architecture-Test/PU-RISCV/rtl/verilog/core/main/pu_riscv_wb.sv|/home/user/GitHub/code/Architecture-Test/PU-RISCV/rtl/verilog/core/main/pu_riscv_state.sv|/home/user/GitHub/code/Architecture-Test/PU-RISCV/rtl/verilog/core/main/pu_riscv_rf.sv|/home/user/GitHub/code/Architecture-Test/PU-RISCV/rtl/verilog/core/main/pu_riscv_memory.sv|/home/user/GitHub/code/Architecture-Test/PU-RISCV/rtl/verilog/core/main/pu_riscv_du.sv|/home/user/GitHub/code/Architecture-Test/PU-RISCV/rtl/verilog/core/main/pu_riscv_core.sv|/home/user/GitHub/code/Architecture-Test/PU-RISCV/rtl/verilog/core/main/pu_riscv_bp.sv|/home/user/GitHub/code/Architecture-Test/PU-RISCV/rtl/verilog/core/memory/pu_riscv_pmpchk.sv|/home/user/GitHub/code/Architecture-Test/PU-RISCV/rtl/verilog/core/memory/pu_riscv_pmachk.sv|/home/user/GitHub/code/Architecture-Test/PU-RISCV/rtl/verilog/core/memory/pu_riscv_mux.sv|/home/user/GitHub/code/Architecture-Test/PU-RISCV/rtl/verilog/core/memory/pu_riscv_mmu.sv|/home/user/GitHub/code/Architecture-Test/PU-RISCV/rtl/verilog/core/memory/pu_riscv_memmisaligned.sv|/home/user/GitHub/code/Architecture-Test/PU-RISCV/rtl/verilog/core/memory/pu_riscv_membuf.sv|/home/user/GitHub/code/Architecture-Test/PU-RISCV/rtl/verilog/core/memory/pu_riscv_imem_ctrl.sv|/home/user/GitHub/code/Architecture-Test/PU-RISCV/rtl/verilog/core/memory/pu_riscv_dmem_ctrl.sv|/home/user/GitHub/code/Architecture-Test/PU-RISCV/rtl/verilog/core/fetch/pu_riscv_if.sv|/home/user/GitHub/code/Architecture-Test/PU-RISCV/rtl/verilog/core/execute/pu_riscv_mul.sv|/home/user/GitHub/code/Architecture-Test/PU-RISCV/rtl/verilog/core/execute/pu_riscv_lsu.sv|/home/user/GitHub/code/Architecture-Test/PU-RISCV/rtl/verilog/core/execute/pu_riscv_execution.sv|/home/user/GitHub/code/Architecture-Test/PU-RISCV/rtl/verilog/core/execute/pu_riscv_div.sv|/home/user/GitHub/code/Architecture-Test/PU-RISCV/rtl/verilog/core/execute/pu_riscv_bu.sv|/home/user/GitHub/code/Architecture-Test/PU-RISCV/rtl/verilog/core/execute/pu_riscv_alu.sv|/home/user/GitHub/code/Architecture-Test/PU-RISCV/rtl/verilog/core/decode/pu_riscv_id.sv|/home/user/GitHub/code/Architecture-Test/PU-RISCV/rtl/verilog/core/cache/pu_riscv_noicache_core.sv|/home/user/GitHub/code/Architecture-Test/PU-RISCV/rtl/verilog/core/cache/pu_riscv_icache_core.sv|/home/user/GitHub/code/Architecture-Test/PU-RISCV/rtl/verilog/core/cache/pu_riscv_dext.sv|/home/user/GitHub/code/Architecture-Test/PU-RISCV/rtl/verilog/core/cache/pu_riscv_dcache_core.sv|/home/user/GitHub/code/Architecture-Test/PU-RISCV/rtl/verilog/pkg/pu_riscv_verilog_pkg.sv|/home/user/GitHub/code/Architecture-Test/PU-RISCV/rtl/verilog/pkg/peripheral_biu_verilog_pkg.sv|/home/user/GitHub/code/Architecture-Test/PU-RISCV/rtl/verilog/pkg/peripheral_ahb3_verilog_pkg.sv|
R8
!i113 1
R9
R10
vpu_riscv_ahb3
R1
R2
!i10b 1
!s100 hT`Lo6DPYo?ak`B:P]0D92
R3
I>PIL6BL@6@X9hW3dXY=PG2
S1
R0
R4
8/home/user/GitHub/code/Architecture-Test/PU-RISCV/rtl/verilog/pu/ahb3/pu_riscv_ahb3.sv
F/home/user/GitHub/code/Architecture-Test/PU-RISCV/rtl/verilog/pu/ahb3/pu_riscv_ahb3.sv
!i122 3
L0 41 444
Z12 VDg1SIo80bB@j0V0VzS_@n1
R6
r1
!s85 0
31
R7
R11
R8
!i113 1
R9
R10
vpu_riscv_alu
R1
Z13 DXx4 work 20 pu_riscv_verilog_pkg 0 22 Od=:ShWQTF:6o`ZH]G>z>3
DXx4 work 20 pu_riscv_alu_sv_unit 0 22 9hOUGSfVmaRdX7?c17eTf2
R2
R12
r1
!s85 0
!i10b 1
!s100 dc82Az;Inel0<m4Pg=6QC1
I6L@z>ZizHT3b;9HeY=fiM0
!s105 pu_riscv_alu_sv_unit
S1
R0
R4
Z14 8/home/user/GitHub/code/Architecture-Test/PU-RISCV/rtl/verilog/core/execute/pu_riscv_alu.sv
Z15 F/home/user/GitHub/code/Architecture-Test/PU-RISCV/rtl/verilog/core/execute/pu_riscv_alu.sv
!i122 3
L0 43 246
R6
31
R7
R11
R8
!i113 1
R9
R10
Xpu_riscv_alu_sv_unit
R1
R13
R2
V9hOUGSfVmaRdX7?c17eTf2
r1
!s85 0
!i10b 1
!s100 9K2;4XEmCDL^=?;l0V;>U2
I9hOUGSfVmaRdX7?c17eTf2
!i103 1
S1
R0
R4
R14
R15
!i122 3
R5
R6
31
R7
R11
R8
!i113 1
R9
R10
vpu_riscv_biu2ahb3
R1
Z16 DXx4 work 27 peripheral_ahb3_verilog_pkg 0 22 44I6edh@NA=?BG@2K3H0M1
Z17 DXx4 work 26 peripheral_biu_verilog_pkg 0 22 gE2MYMKSKC:5X_OCPFS3A1
DXx4 work 25 pu_riscv_biu2ahb3_sv_unit 0 22 F3=118C8CcoLoTeE:334S1
R2
R12
r1
!s85 0
!i10b 1
!s100 KB8Y=n7jbCm>oHfLj74Me3
I[VOVXTPG?M>7G0zMNzU]70
!s105 pu_riscv_biu2ahb3_sv_unit
S1
R0
R4
Z18 8/home/user/GitHub/code/Architecture-Test/PU-RISCV/rtl/verilog/pu/ahb3/pu_riscv_biu2ahb3.sv
Z19 F/home/user/GitHub/code/Architecture-Test/PU-RISCV/rtl/verilog/pu/ahb3/pu_riscv_biu2ahb3.sv
!i122 3
Z20 L0 44 218
R6
31
R7
R11
R8
!i113 1
R9
R10
Xpu_riscv_biu2ahb3_sv_unit
R1
R16
R17
R2
VF3=118C8CcoLoTeE:334S1
r1
!s85 0
!i10b 1
!s100 d:c1jMkUf=kGZd08h;oFA3
IF3=118C8CcoLoTeE:334S1
!i103 1
S1
R0
R4
R18
R19
!i122 3
R5
R6
31
R7
R11
R8
!i113 1
R9
R10
vpu_riscv_bp
R1
R2
!i10b 1
!s100 51G5NFz07@;Ei_`ai1gE]2
R3
IUV`P`moQg0M[Rz;?O[M9Q0
S1
R0
R4
8/home/user/GitHub/code/Architecture-Test/PU-RISCV/rtl/verilog/core/main/pu_riscv_bp.sv
F/home/user/GitHub/code/Architecture-Test/PU-RISCV/rtl/verilog/core/main/pu_riscv_bp.sv
!i122 3
L0 41 98
R12
R6
r1
!s85 0
31
R7
R11
R8
!i113 1
R9
R10
vpu_riscv_bu
R1
R13
DXx4 work 19 pu_riscv_bu_sv_unit 0 22 ?;>?cO7O9zR6H77kUPB?W2
R2
R12
r1
!s85 0
!i10b 1
!s100 JTK4Y5a`0Ac>alnVVKaM=3
IheA@zWTn85hS]=6@NZ2nn1
!s105 pu_riscv_bu_sv_unit
S1
R0
R4
Z21 8/home/user/GitHub/code/Architecture-Test/PU-RISCV/rtl/verilog/core/execute/pu_riscv_bu.sv
Z22 F/home/user/GitHub/code/Architecture-Test/PU-RISCV/rtl/verilog/core/execute/pu_riscv_bu.sv
!i122 3
L0 43 277
R6
31
R7
R11
R8
!i113 1
R9
R10
Xpu_riscv_bu_sv_unit
R1
R13
R2
V?;>?cO7O9zR6H77kUPB?W2
r1
!s85 0
!i10b 1
!s100 ?3<BQa7PT;MGTEXOUe[g_1
I?;>?cO7O9zR6H77kUPB?W2
!i103 1
S1
R0
R4
R21
R22
!i122 3
R5
R6
31
R7
R11
R8
!i113 1
R9
R10
vpu_riscv_core
R1
R2
!i10b 1
!s100 >EB:GVhamOhcn?P5@[IDW3
R3
IZFcTUaE9MPWIHgiLfU5730
S1
R0
R4
8/home/user/GitHub/code/Architecture-Test/PU-RISCV/rtl/verilog/core/main/pu_riscv_core.sv
F/home/user/GitHub/code/Architecture-Test/PU-RISCV/rtl/verilog/core/main/pu_riscv_core.sv
!i122 3
L0 41 642
R12
R6
r1
!s85 0
31
R7
R11
R8
!i113 1
R9
R10
vpu_riscv_dbg_bfm
R1
R2
!i10b 1
!s100 5j71e`db<=X6e<dE^3T143
R3
ITCzDICPf]GJCVCN9Q48cI1
S1
R0
R4
8/home/user/GitHub/code/Architecture-Test/PU-RISCV/bench/verilog/tests/pu/main/pu_riscv_dbg_bfm.sv
F/home/user/GitHub/code/Architecture-Test/PU-RISCV/bench/verilog/tests/pu/main/pu_riscv_dbg_bfm.sv
!i122 3
L0 41 93
R12
R6
r1
!s85 0
31
R7
R11
R8
!i113 1
R9
R10
vpu_riscv_dcache_core
R1
R17
DXx4 work 28 pu_riscv_dcache_core_sv_unit 0 22 >6DDED4?bLOMgUP=4Y8hS3
R2
R12
r1
!s85 0
!i10b 1
!s100 PlT1=D3FMUT5m6Ci8GX923
IHGHlkV`ne?WoSWH4O5DX<0
!s105 pu_riscv_dcache_core_sv_unit
S1
R0
R4
Z23 8/home/user/GitHub/code/Architecture-Test/PU-RISCV/rtl/verilog/core/cache/pu_riscv_dcache_core.sv
Z24 F/home/user/GitHub/code/Architecture-Test/PU-RISCV/rtl/verilog/core/cache/pu_riscv_dcache_core.sv
!i122 3
L0 43 982
R6
31
R7
R11
R8
!i113 1
R9
R10
Xpu_riscv_dcache_core_sv_unit
R1
R17
R2
V>6DDED4?bLOMgUP=4Y8hS3
r1
!s85 0
!i10b 1
!s100 ?_ceGenhb]MCW90^71zeT0
I>6DDED4?bLOMgUP=4Y8hS3
!i103 1
S1
R0
R4
R23
R24
!i122 3
R5
R6
31
R7
R11
R8
!i113 1
R9
R10
vpu_riscv_dext
R1
R2
!i10b 1
!s100 JN_H3_c0:ieCIeB=KH]_@2
R3
IC17OzQ2lb`HgAWiz7_QNW3
S1
R0
R4
8/home/user/GitHub/code/Architecture-Test/PU-RISCV/rtl/verilog/core/cache/pu_riscv_dext.sv
F/home/user/GitHub/code/Architecture-Test/PU-RISCV/rtl/verilog/core/cache/pu_riscv_dext.sv
!i122 3
L0 41 125
R12
R6
r1
!s85 0
31
R7
R11
R8
!i113 1
R9
R10
vpu_riscv_div
R1
R13
DXx4 work 20 pu_riscv_div_sv_unit 0 22 6jW5_Y[7fWHBD2?ZA[DmC2
R2
R12
r1
!s85 0
!i10b 1
!s100 o:W7lX@h>U^l1z6=4TeNh3
IJe_jAQoaSN1l3?W4KKF;11
!s105 pu_riscv_div_sv_unit
S1
R0
Z25 w1699962470
Z26 8/home/user/GitHub/code/Architecture-Test/PU-RISCV/rtl/verilog/core/execute/pu_riscv_div.sv
Z27 F/home/user/GitHub/code/Architecture-Test/PU-RISCV/rtl/verilog/core/execute/pu_riscv_div.sv
!i122 3
L0 43 356
R6
31
R7
R11
R8
!i113 1
R9
R10
Xpu_riscv_div_sv_unit
R1
R13
R2
V6jW5_Y[7fWHBD2?ZA[DmC2
r1
!s85 0
!i10b 1
!s100 MRTc5DN:gVjRWf1ci1MeX1
I6jW5_Y[7fWHBD2?ZA[DmC2
!i103 1
S1
R0
R25
R26
R27
!i122 3
R5
R6
31
R7
R11
R8
!i113 1
R9
R10
vpu_riscv_dmem_ctrl
R1
R13
R17
DXx4 work 26 pu_riscv_dmem_ctrl_sv_unit 0 22 3ioK::?UDmoT5RX`=L`gV3
R2
R12
r1
!s85 0
!i10b 1
!s100 IRg:QR`edX?_@8Tb17gh22
I[ce^Me`7n4nKoAJ];C<f@0
!s105 pu_riscv_dmem_ctrl_sv_unit
S1
R0
R4
Z28 8/home/user/GitHub/code/Architecture-Test/PU-RISCV/rtl/verilog/core/memory/pu_riscv_dmem_ctrl.sv
Z29 F/home/user/GitHub/code/Architecture-Test/PU-RISCV/rtl/verilog/core/memory/pu_riscv_dmem_ctrl.sv
!i122 3
L0 44 483
R6
31
R7
R11
R8
!i113 1
R9
R10
Xpu_riscv_dmem_ctrl_sv_unit
R1
R13
R17
R2
V3ioK::?UDmoT5RX`=L`gV3
r1
!s85 0
!i10b 1
!s100 ;7AnU:5^<2AFk4_`9Kb;]3
I3ioK::?UDmoT5RX`=L`gV3
!i103 1
S1
R0
R4
R28
R29
!i122 3
R5
R6
31
R7
R11
R8
!i113 1
R9
R10
vpu_riscv_du
R1
R13
DXx4 work 19 pu_riscv_du_sv_unit 0 22 l3o5W<i[5h[zi4RhLFZHe2
R2
R12
r1
!s85 0
!i10b 1
!s100 6W^BZzEj_CK4O[gDC_DCe1
IAbMY47f>DHe2K8175[1Yi1
!s105 pu_riscv_du_sv_unit
S1
R0
R4
Z30 8/home/user/GitHub/code/Architecture-Test/PU-RISCV/rtl/verilog/core/main/pu_riscv_du.sv
Z31 F/home/user/GitHub/code/Architecture-Test/PU-RISCV/rtl/verilog/core/main/pu_riscv_du.sv
!i122 3
L0 43 389
R6
31
R7
R11
R8
!i113 1
R9
R10
Xpu_riscv_du_sv_unit
R1
R13
R2
Vl3o5W<i[5h[zi4RhLFZHe2
r1
!s85 0
!i10b 1
!s100 M_cNKZi?5:j0CJ1S4ISGJ3
Il3o5W<i[5h[zi4RhLFZHe2
!i103 1
S1
R0
R4
R30
R31
!i122 3
R5
R6
31
R7
R11
R8
!i113 1
R9
R10
vpu_riscv_execution
R1
R2
!i10b 1
!s100 cB]faWZ_bZfn8>3:5=MC^3
R3
I[j^:NG8I6dX9g2ZbmY78c1
S1
R0
R4
8/home/user/GitHub/code/Architecture-Test/PU-RISCV/rtl/verilog/core/execute/pu_riscv_execution.sv
F/home/user/GitHub/code/Architecture-Test/PU-RISCV/rtl/verilog/core/execute/pu_riscv_execution.sv
!i122 3
L0 41 330
R12
R6
r1
!s85 0
31
R7
R11
R8
!i113 1
R9
R10
vpu_riscv_htif
R1
R2
!i10b 1
!s100 54bZUI2fKnZVWlB6UP6:H1
R3
IGS5I[g;lCXW7L^TYg[Cb@1
S1
R0
R4
8/home/user/GitHub/code/Architecture-Test/PU-RISCV/bench/verilog/tests/pu/main/pu_riscv_htif.sv
F/home/user/GitHub/code/Architecture-Test/PU-RISCV/bench/verilog/tests/pu/main/pu_riscv_htif.sv
!i122 3
L0 41 65
R12
R6
r1
!s85 0
31
R7
R11
R8
!i113 1
R9
R10
vpu_riscv_icache_core
R1
R17
DXx4 work 28 pu_riscv_icache_core_sv_unit 0 22 hQ8kPgLDcL;62;C<DNRVR3
R2
R12
r1
!s85 0
!i10b 1
!s100 c0k:b7NYm94B>7bfR;3790
IAE?N<@cbTI9:KB@X48N3R3
!s105 pu_riscv_icache_core_sv_unit
S1
R0
R4
Z32 8/home/user/GitHub/code/Architecture-Test/PU-RISCV/rtl/verilog/core/cache/pu_riscv_icache_core.sv
Z33 F/home/user/GitHub/code/Architecture-Test/PU-RISCV/rtl/verilog/core/cache/pu_riscv_icache_core.sv
!i122 3
L0 43 694
R6
31
R7
R11
R8
!i113 1
R9
R10
Xpu_riscv_icache_core_sv_unit
R1
R17
R2
VhQ8kPgLDcL;62;C<DNRVR3
r1
!s85 0
!i10b 1
!s100 VUBU]P3kIZSe_ALm>d1]a1
IhQ8kPgLDcL;62;C<DNRVR3
!i103 1
S1
R0
R4
R32
R33
!i122 3
R5
R6
31
R7
R11
R8
!i113 1
R9
R10
vpu_riscv_id
R1
R13
DXx4 work 19 pu_riscv_id_sv_unit 0 22 gig0A9UlJzVN5CI[VKl^c1
R2
R12
r1
!s85 0
!i10b 1
!s100 4m1jb:hJS?00ccG0fV:4J3
IoEgNkY;:RNKLk2N2UgNkE1
!s105 pu_riscv_id_sv_unit
S1
R0
Z34 w1699962363
Z35 8/home/user/GitHub/code/Architecture-Test/PU-RISCV/rtl/verilog/core/decode/pu_riscv_id.sv
Z36 F/home/user/GitHub/code/Architecture-Test/PU-RISCV/rtl/verilog/core/decode/pu_riscv_id.sv
!i122 3
L0 43 932
R6
31
R7
R11
R8
!i113 1
R9
R10
Xpu_riscv_id_sv_unit
R1
R13
R2
Vgig0A9UlJzVN5CI[VKl^c1
r1
!s85 0
!i10b 1
!s100 k1Q4R9De6FNhAbMS9bFTQ0
Igig0A9UlJzVN5CI[VKl^c1
!i103 1
S1
R0
R34
R35
R36
!i122 3
R5
R6
31
R7
R11
R8
!i113 1
R9
R10
vpu_riscv_if
R1
R13
DXx4 work 19 pu_riscv_if_sv_unit 0 22 SO52_W_D>ce_SZZUMDO7W2
R2
R12
r1
!s85 0
!i10b 1
!s100 jhl1^USF>`>NfjImoe^iO2
I`>fK8=j3jcEZ;emibVb3i2
!s105 pu_riscv_if_sv_unit
S1
R0
R4
Z37 8/home/user/GitHub/code/Architecture-Test/PU-RISCV/rtl/verilog/core/fetch/pu_riscv_if.sv
Z38 F/home/user/GitHub/code/Architecture-Test/PU-RISCV/rtl/verilog/core/fetch/pu_riscv_if.sv
!i122 3
L0 43 348
R6
31
R7
R11
R8
!i113 1
R9
R10
Xpu_riscv_if_sv_unit
R1
R13
R2
VSO52_W_D>ce_SZZUMDO7W2
r1
!s85 0
!i10b 1
!s100 _PelGHG0V>UPdF2KR@`bR2
ISO52_W_D>ce_SZZUMDO7W2
!i103 1
S1
R0
R4
R37
R38
!i122 3
R5
R6
31
R7
R11
R8
!i113 1
R9
R10
vpu_riscv_imem_ctrl
R1
R13
R17
DXx4 work 26 pu_riscv_imem_ctrl_sv_unit 0 22 M?cmhgWH34QbHJm5VLD9Q3
R2
R12
r1
!s85 0
!i10b 1
!s100 979jXJ;ZFXEc]gQ;MBQI31
IlNAaH91:H@FKmOLnBd@ML1
!s105 pu_riscv_imem_ctrl_sv_unit
S1
R0
R4
Z39 8/home/user/GitHub/code/Architecture-Test/PU-RISCV/rtl/verilog/core/memory/pu_riscv_imem_ctrl.sv
Z40 F/home/user/GitHub/code/Architecture-Test/PU-RISCV/rtl/verilog/core/memory/pu_riscv_imem_ctrl.sv
!i122 3
L0 44 569
R6
31
R7
R11
R8
!i113 1
R9
R10
Xpu_riscv_imem_ctrl_sv_unit
R1
R13
R17
R2
VM?cmhgWH34QbHJm5VLD9Q3
r1
!s85 0
!i10b 1
!s100 GM@gPLEXShFI7f^PC4XX12
IM?cmhgWH34QbHJm5VLD9Q3
!i103 1
S1
R0
R4
R39
R40
!i122 3
R5
R6
31
R7
R11
R8
!i113 1
R9
R10
vpu_riscv_lsu
R1
R13
R17
DXx4 work 20 pu_riscv_lsu_sv_unit 0 22 ;[>m>CTT8jU6e]Sf=;Uk<0
R2
R12
r1
!s85 0
!i10b 1
!s100 d[e4:;787e78EGIJbIHIe0
I0:[bd=HFJ1O5KHSDa]B422
!s105 pu_riscv_lsu_sv_unit
S1
R0
R4
Z41 8/home/user/GitHub/code/Architecture-Test/PU-RISCV/rtl/verilog/core/execute/pu_riscv_lsu.sv
Z42 F/home/user/GitHub/code/Architecture-Test/PU-RISCV/rtl/verilog/core/execute/pu_riscv_lsu.sv
!i122 3
L0 44 269
R6
31
R7
R11
R8
!i113 1
R9
R10
Xpu_riscv_lsu_sv_unit
R1
R13
R17
R2
V;[>m>CTT8jU6e]Sf=;Uk<0
r1
!s85 0
!i10b 1
!s100 @<[:`7Dc]g0XD;8G^[^PW0
I;[>m>CTT8jU6e]Sf=;Uk<0
!i103 1
S1
R0
R4
R41
R42
!i122 3
R5
R6
31
R7
R11
R8
!i113 1
R9
R10
vpu_riscv_membuf
R1
R2
!i10b 1
!s100 1ZOz<@A>cB]aPTOFidA`^0
R3
I8P]m382V6?2eO]Z01T?jl0
S1
R0
R4
8/home/user/GitHub/code/Architecture-Test/PU-RISCV/rtl/verilog/core/memory/pu_riscv_membuf.sv
F/home/user/GitHub/code/Architecture-Test/PU-RISCV/rtl/verilog/core/memory/pu_riscv_membuf.sv
!i122 3
L0 41 80
R12
R6
r1
!s85 0
31
R7
R11
R8
!i113 1
R9
R10
vpu_riscv_memmisaligned
R1
R17
DXx4 work 30 pu_riscv_memmisaligned_sv_unit 0 22 ]gRY]4T;Z6zAVBA:1ih6d2
R2
R12
r1
!s85 0
!i10b 1
!s100 DC`>DnEhEF0mck4[fTlb43
I_MCben_BQ>:hEFg3[U9U<0
!s105 pu_riscv_memmisaligned_sv_unit
S1
R0
R4
Z43 8/home/user/GitHub/code/Architecture-Test/PU-RISCV/rtl/verilog/core/memory/pu_riscv_memmisaligned.sv
Z44 F/home/user/GitHub/code/Architecture-Test/PU-RISCV/rtl/verilog/core/memory/pu_riscv_memmisaligned.sv
!i122 3
L0 43 42
R6
31
R7
R11
R8
!i113 1
R9
R10
Xpu_riscv_memmisaligned_sv_unit
R1
R17
R2
V]gRY]4T;Z6zAVBA:1ih6d2
r1
!s85 0
!i10b 1
!s100 >4d1bS:M><Eec;E7IF7gT0
I]gRY]4T;Z6zAVBA:1ih6d2
!i103 1
S1
R0
R4
R43
R44
!i122 3
R5
R6
31
R7
R11
R8
!i113 1
R9
R10
vpu_riscv_memory
R1
R2
!i10b 1
!s100 =KBYXT9HHbTfi0:G<Z]FN1
R3
IF4NBbco;3MT5AI6=:AQ1E1
S1
R0
R4
8/home/user/GitHub/code/Architecture-Test/PU-RISCV/rtl/verilog/core/main/pu_riscv_memory.sv
F/home/user/GitHub/code/Architecture-Test/PU-RISCV/rtl/verilog/core/main/pu_riscv_memory.sv
!i122 3
L0 41 88
R12
R6
r1
!s85 0
31
R7
R11
R8
!i113 1
R9
R10
vpu_riscv_memory_model_ahb3
R1
R16
DXx4 work 34 pu_riscv_memory_model_ahb3_sv_unit 0 22 E<4DE]=f7X[5e;F=[?fW40
R2
R12
r1
!s85 0
!i10b 1
!s100 4WH@O?5LeCe>4iF:gQKK42
Ii?8CDTTOVnzgWkAAMGIhY3
!s105 pu_riscv_memory_model_ahb3_sv_unit
S1
R0
Z45 w1699955834
Z46 8/home/user/GitHub/code/Architecture-Test/PU-RISCV/bench/verilog/tests/pu/interface/ahb3/pu_riscv_memory_model_ahb3.sv
Z47 F/home/user/GitHub/code/Architecture-Test/PU-RISCV/bench/verilog/tests/pu/interface/ahb3/pu_riscv_memory_model_ahb3.sv
!i122 3
L0 43 280
R6
31
R7
R11
R8
!i113 1
R9
R10
Xpu_riscv_memory_model_ahb3_sv_unit
R1
R16
R2
VE<4DE]=f7X[5e;F=[?fW40
r1
!s85 0
!i10b 1
!s100 Hdf?o@9Bfb_IzU@OmAo^@2
IE<4DE]=f7X[5e;F=[?fW40
!i103 1
S1
R0
R45
R46
R47
!i122 3
R5
R6
31
R7
R11
R8
!i113 1
R9
R10
vpu_riscv_mmio_if_ahb3
R1
R16
DXx4 work 29 pu_riscv_mmio_if_ahb3_sv_unit 0 22 >^QkaI`UebcI`6z`gPH:P0
R2
R12
r1
!s85 0
!i10b 1
!s100 GS_8gH^zk;Tem;:ZH6<iW3
I2QWz?8LH:3?5eKc8;Bi[U1
!s105 pu_riscv_mmio_if_ahb3_sv_unit
S1
R0
R4
Z48 8/home/user/GitHub/code/Architecture-Test/PU-RISCV/bench/verilog/tests/pu/interface/ahb3/pu_riscv_mmio_if_ahb3.sv
Z49 F/home/user/GitHub/code/Architecture-Test/PU-RISCV/bench/verilog/tests/pu/interface/ahb3/pu_riscv_mmio_if_ahb3.sv
!i122 3
L0 43 116
R6
31
R7
R11
R8
!i113 1
R9
R10
Xpu_riscv_mmio_if_ahb3_sv_unit
R1
R16
R2
V>^QkaI`UebcI`6z`gPH:P0
r1
!s85 0
!i10b 1
!s100 AAcM[2bS2A5ief:OO=94I1
I>^QkaI`UebcI`6z`gPH:P0
!i103 1
S1
R0
R4
R48
R49
!i122 3
R5
R6
31
R7
R11
R8
!i113 1
R9
R10
vpu_riscv_mmu
R1
R2
!i10b 1
!s100 BgaA30IL0[Hh4z:LX0UCA1
R3
IlQ5B08_Z7EJkR^L:cP]bM2
S1
R0
R4
8/home/user/GitHub/code/Architecture-Test/PU-RISCV/rtl/verilog/core/memory/pu_riscv_mmu.sv
F/home/user/GitHub/code/Architecture-Test/PU-RISCV/rtl/verilog/core/memory/pu_riscv_mmu.sv
!i122 3
L0 41 73
R12
R6
r1
!s85 0
31
R7
R11
R8
!i113 1
R9
R10
vpu_riscv_mul
R1
R13
DXx4 work 20 pu_riscv_mul_sv_unit 0 22 JcDbgBXE]UoISVT>]jjLM1
R2
R12
r1
!s85 0
!i10b 1
!s100 4b9CAFh2n6AQzilzcMMzL3
IcBAYz_fmGmm`8N<JAzhG30
!s105 pu_riscv_mul_sv_unit
S1
R0
R4
Z50 8/home/user/GitHub/code/Architecture-Test/PU-RISCV/rtl/verilog/core/execute/pu_riscv_mul.sv
Z51 F/home/user/GitHub/code/Architecture-Test/PU-RISCV/rtl/verilog/core/execute/pu_riscv_mul.sv
!i122 3
L0 43 310
R6
31
R7
R11
R8
!i113 1
R9
R10
Xpu_riscv_mul_sv_unit
R1
R13
R2
VJcDbgBXE]UoISVT>]jjLM1
r1
!s85 0
!i10b 1
!s100 R9fb:GWm>m_=Q1Lm;<dPR3
IJcDbgBXE]UoISVT>]jjLM1
!i103 1
S1
R0
R4
R50
R51
!i122 3
R5
R6
31
R7
R11
R8
!i113 1
R9
R10
vpu_riscv_mux
R1
R17
DXx4 work 20 pu_riscv_mux_sv_unit 0 22 C]2JFQH0MnCcl_>1M`ViZ2
R2
R12
r1
!s85 0
!i10b 1
!s100 V@ZTnS2DMC7DcJIAY^VWg1
IZYSoBVzSL?hbzgaDgk6Az1
!s105 pu_riscv_mux_sv_unit
S1
R0
R4
Z52 8/home/user/GitHub/code/Architecture-Test/PU-RISCV/rtl/verilog/core/memory/pu_riscv_mux.sv
Z53 F/home/user/GitHub/code/Architecture-Test/PU-RISCV/rtl/verilog/core/memory/pu_riscv_mux.sv
!i122 3
L0 43 206
R6
31
R7
R11
R8
!i113 1
R9
R10
Xpu_riscv_mux_sv_unit
R1
R17
R2
VC]2JFQH0MnCcl_>1M`ViZ2
r1
!s85 0
!i10b 1
!s100 k=i]A3aUga0_VSYbnBTd?1
IC]2JFQH0MnCcl_>1M`ViZ2
!i103 1
S1
R0
R4
R52
R53
!i122 3
R5
R6
31
R7
R11
R8
!i113 1
R9
R10
vpu_riscv_noicache_core
R1
R17
DXx4 work 30 pu_riscv_noicache_core_sv_unit 0 22 WicWUZ80zUo4=oh8_M]_O2
R2
R12
r1
!s85 0
!i10b 1
!s100 dOi@F7=SQ7?T;YaCODI3l3
I9P[BSKTUlT[WBLB1CQB1T2
!s105 pu_riscv_noicache_core_sv_unit
S1
R0
R4
Z54 8/home/user/GitHub/code/Architecture-Test/PU-RISCV/rtl/verilog/core/cache/pu_riscv_noicache_core.sv
Z55 F/home/user/GitHub/code/Architecture-Test/PU-RISCV/rtl/verilog/core/cache/pu_riscv_noicache_core.sv
!i122 3
L0 43 227
R6
31
R7
R11
R8
!i113 1
R9
R10
Xpu_riscv_noicache_core_sv_unit
R1
R17
R2
VWicWUZ80zUo4=oh8_M]_O2
r1
!s85 0
!i10b 1
!s100 Ndi46JQ>G=Za2?DT@f9<l0
IWicWUZ80zUo4=oh8_M]_O2
!i103 1
S1
R0
R4
R54
R55
!i122 3
R5
R6
31
R7
R11
R8
!i113 1
R9
R10
vpu_riscv_pmachk
R1
R13
R17
DXx4 work 23 pu_riscv_pmachk_sv_unit 0 22 YJSZgT;P1APchSHW0LI8D1
R2
R12
r1
!s85 0
!i10b 1
!s100 ?^BcSHLL1Kl;fBeNDG;]j3
I:X2E@ChImEm5BAd=:A5dH1
!s105 pu_riscv_pmachk_sv_unit
S1
R0
R4
Z56 8/home/user/GitHub/code/Architecture-Test/PU-RISCV/rtl/verilog/core/memory/pu_riscv_pmachk.sv
Z57 F/home/user/GitHub/code/Architecture-Test/PU-RISCV/rtl/verilog/core/memory/pu_riscv_pmachk.sv
!i122 3
L0 44 241
R6
31
R7
R11
R8
!i113 1
R9
R10
Xpu_riscv_pmachk_sv_unit
R1
R13
R17
R2
VYJSZgT;P1APchSHW0LI8D1
r1
!s85 0
!i10b 1
!s100 XXH9<>oTkPYL37lYW7nbR0
IYJSZgT;P1APchSHW0LI8D1
!i103 1
S1
R0
R4
R56
R57
!i122 3
R5
R6
31
R7
R11
R8
!i113 1
R9
R10
vpu_riscv_pmpchk
R1
R13
R17
DXx4 work 23 pu_riscv_pmpchk_sv_unit 0 22 T2[YQ=bg`1TLnDNHWdAP;1
R2
R12
r1
!s85 0
!i10b 1
!s100 WgzSjYMKKFG65D2f0T@C]1
IdAiVIK[XU@<>D@eZ8MQfM3
!s105 pu_riscv_pmpchk_sv_unit
S1
R0
R4
Z58 8/home/user/GitHub/code/Architecture-Test/PU-RISCV/rtl/verilog/core/memory/pu_riscv_pmpchk.sv
Z59 F/home/user/GitHub/code/Architecture-Test/PU-RISCV/rtl/verilog/core/memory/pu_riscv_pmpchk.sv
!i122 3
R20
R6
31
R7
R11
R8
!i113 1
R9
R10
Xpu_riscv_pmpchk_sv_unit
R1
R13
R17
R2
VT2[YQ=bg`1TLnDNHWdAP;1
r1
!s85 0
!i10b 1
!s100 Cz2W?K6f?z`Y1j0m_9oRa2
IT2[YQ=bg`1TLnDNHWdAP;1
!i103 1
S1
R0
R4
R58
R59
!i122 3
R5
R6
31
R7
R11
R8
!i113 1
R9
R10
vpu_riscv_ram_1r1w
R1
R2
!i10b 1
!s100 @T8i1`TUP=S1bGZFaY=4K2
R3
IFiNlI`B9J<Ffkiki5dISV3
S1
R0
R4
8/home/user/GitHub/code/Architecture-Test/PU-RISCV/rtl/verilog/memory/pu_riscv_ram_1r1w.sv
F/home/user/GitHub/code/Architecture-Test/PU-RISCV/rtl/verilog/memory/pu_riscv_ram_1r1w.sv
!i122 3
L0 41 107
R12
R6
r1
!s85 0
31
R7
R11
R8
!i113 1
R9
R10
vpu_riscv_ram_1r1w_generic
R1
R2
!i10b 1
!s100 oL9bmj[k6nTKi>@G^:AI91
R3
I1i7Db2KL4ZJOdf5^jTcMR2
S1
R0
R4
8/home/user/GitHub/code/Architecture-Test/PU-RISCV/rtl/verilog/memory/pu_riscv_ram_1r1w_generic.sv
F/home/user/GitHub/code/Architecture-Test/PU-RISCV/rtl/verilog/memory/pu_riscv_ram_1r1w_generic.sv
!i122 3
L0 41 55
R12
R6
r1
!s85 0
31
R7
R11
R8
!i113 1
R9
R10
vpu_riscv_ram_1rw
R1
R2
!i10b 1
!s100 J74So5Ko@Y]2fQcM6GiF72
R3
IAMM52:9aOhzjB42VHnfz;0
S1
R0
R4
8/home/user/GitHub/code/Architecture-Test/PU-RISCV/rtl/verilog/memory/pu_riscv_ram_1rw.sv
F/home/user/GitHub/code/Architecture-Test/PU-RISCV/rtl/verilog/memory/pu_riscv_ram_1rw.sv
!i122 3
L0 41 59
R12
R6
r1
!s85 0
31
R7
R11
R8
!i113 1
R9
R10
vpu_riscv_ram_1rw_generic
R1
R2
!i10b 1
!s100 KIQ4d8^X=REQdPI8=[U9>0
R3
IZ]CzN:5UZj?Ti@NjGk]Sg1
S1
R0
R4
8/home/user/GitHub/code/Architecture-Test/PU-RISCV/rtl/verilog/memory/pu_riscv_ram_1rw_generic.sv
F/home/user/GitHub/code/Architecture-Test/PU-RISCV/rtl/verilog/memory/pu_riscv_ram_1rw_generic.sv
!i122 3
L0 41 51
R12
R6
r1
!s85 0
31
R7
R11
R8
!i113 1
R9
R10
vpu_riscv_ram_queue
R1
R2
!i10b 1
!s100 P2;Ek`o9A<JULXOK0E]I42
R3
IUHiIiXK6AONSQDW?`bP[B0
S1
R0
R4
8/home/user/GitHub/code/Architecture-Test/PU-RISCV/rtl/verilog/memory/pu_riscv_ram_queue.sv
F/home/user/GitHub/code/Architecture-Test/PU-RISCV/rtl/verilog/memory/pu_riscv_ram_queue.sv
!i122 3
L0 41 182
R12
R6
r1
!s85 0
31
R7
R11
R8
!i113 1
R9
R10
vpu_riscv_rf
R1
R2
!i10b 1
!s100 CEX;B9e4aKQFze[TmTCIl0
R3
I2?L>T`fJjIAILNlmLSz0K3
S1
R0
R4
8/home/user/GitHub/code/Architecture-Test/PU-RISCV/rtl/verilog/core/main/pu_riscv_rf.sv
F/home/user/GitHub/code/Architecture-Test/PU-RISCV/rtl/verilog/core/main/pu_riscv_rf.sv
!i122 3
L0 41 90
R12
R6
r1
!s85 0
31
R7
R11
R8
!i113 1
R9
R10
vpu_riscv_state
R1
R13
DXx4 work 22 pu_riscv_state_sv_unit 0 22 UKU_kgaz2G:V2R@:GUbK[0
R2
R12
r1
!s85 0
!i10b 1
!s100 W`Mjic>4b6d[LSS_je0K52
I1R=2@be8JId<bFMX:Pb;B2
!s105 pu_riscv_state_sv_unit
S1
R0
R4
Z60 8/home/user/GitHub/code/Architecture-Test/PU-RISCV/rtl/verilog/core/main/pu_riscv_state.sv
Z61 F/home/user/GitHub/code/Architecture-Test/PU-RISCV/rtl/verilog/core/main/pu_riscv_state.sv
!i122 3
L0 43 1390
R6
31
R7
R11
R8
!i113 1
R9
R10
Xpu_riscv_state_sv_unit
R1
R13
R2
VUKU_kgaz2G:V2R@:GUbK[0
r1
!s85 0
!i10b 1
!s100 MBPUMBBNS=;dcKY<no[mM3
IUKU_kgaz2G:V2R@:GUbK[0
!i103 1
S1
R0
R4
R60
R61
!i122 3
R5
R6
31
R7
R11
R8
!i113 1
R9
R10
vpu_riscv_testbench_ahb3
R1
R13
DXx4 work 31 pu_riscv_testbench_ahb3_sv_unit 0 22 ]HFk86zcGbdMQXKh;IWDO2
R2
R12
r1
!s85 0
!i10b 1
!s100 A0>Xg^<k3@nQFZ[SZana00
Iz8b[z?9>h>dOeC<a8_K?a3
!s105 pu_riscv_testbench_ahb3_sv_unit
S1
R0
R4
Z62 8/home/user/GitHub/code/Architecture-Test/PU-RISCV/bench/verilog/tests/pu/interface/ahb3/pu_riscv_testbench_ahb3.sv
Z63 F/home/user/GitHub/code/Architecture-Test/PU-RISCV/bench/verilog/tests/pu/interface/ahb3/pu_riscv_testbench_ahb3.sv
!i122 3
L0 43 344
R6
31
R7
R11
R8
!i113 1
R9
R10
Xpu_riscv_testbench_ahb3_sv_unit
R1
R13
R2
V]HFk86zcGbdMQXKh;IWDO2
r1
!s85 0
!i10b 1
!s100 6zkI7zR]UNX14H3LlDk8X3
I]HFk86zcGbdMQXKh;IWDO2
!i103 1
S1
R0
R4
R62
R63
!i122 3
R5
R6
31
R7
R11
R8
!i113 1
R9
R10
Xpu_riscv_verilog_pkg
R1
R2
!i10b 1
!s100 EE>j`Tz8^>TXYQLUo6B?R1
R3
IOd=:ShWQTF:6o`ZH]G>z>3
S1
R0
R4
8/home/user/GitHub/code/Architecture-Test/PU-RISCV/rtl/verilog/pkg/pu_riscv_verilog_pkg.sv
F/home/user/GitHub/code/Architecture-Test/PU-RISCV/rtl/verilog/pkg/pu_riscv_verilog_pkg.sv
!i122 3
R5
VOd=:ShWQTF:6o`ZH]G>z>3
R6
r1
!s85 0
31
R7
R11
R8
!i113 1
R9
R10
vpu_riscv_wb
R1
R13
R17
DXx4 work 19 pu_riscv_wb_sv_unit 0 22 MUZSY1QnJF9VY=oKMAW[;1
R2
R12
r1
!s85 0
!i10b 1
!s100 9S=^:MZOn`aUmEJzQcP@f2
Ic`7;@UG3gge_ei9T?PFLO3
!s105 pu_riscv_wb_sv_unit
S1
R0
R4
Z64 8/home/user/GitHub/code/Architecture-Test/PU-RISCV/rtl/verilog/core/main/pu_riscv_wb.sv
Z65 F/home/user/GitHub/code/Architecture-Test/PU-RISCV/rtl/verilog/core/main/pu_riscv_wb.sv
!i122 3
L0 44 233
R6
31
R7
R11
R8
!i113 1
R9
R10
Xpu_riscv_wb_sv_unit
R1
R13
R17
R2
VMUZSY1QnJF9VY=oKMAW[;1
r1
!s85 0
!i10b 1
!s100 U5Elz6X]YPnoi2?UB^L?M2
IMUZSY1QnJF9VY=oKMAW[;1
!i103 1
S1
R0
R4
R64
R65
!i122 3
R5
R6
31
R7
R11
R8
!i113 1
R9
R10
