-- -------------------------------------------------------------
-- 
-- File Name: /home/ts/Dokumente/ultrazohm_testbench/ultrazohm_sw/ip_cores/InterlockDeadtime_2L/hdlsrc/interlock_deadtime/interlock_ip_src_InterlockModule.vhd
-- Created: 2020-12-14 18:30:50
-- 
-- Generated by MATLAB 9.9 and HDL Coder 3.17
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: interlock_ip_src_InterlockModule
-- Source Path: interlock_deadtime/interlock_deadtime/InterlockModule
-- Hierarchy Level: 1
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY interlock_ip_src_InterlockModule IS
  PORT( In1                               :   IN    std_logic_vector(0 TO 1);  -- boolean [2]
        gate_delay_out                    :   OUT   std_logic_vector(0 TO 1)  -- boolean [2]
        );
END interlock_ip_src_InterlockModule;


ARCHITECTURE rtl OF interlock_ip_src_InterlockModule IS

  -- Signals
  SIGNAL In1_0                            : std_logic;
  SIGNAL In1_1                            : std_logic;
  SIGNAL Logical_Operator3_out1           : std_logic;
  SIGNAL PWM_AH                           : std_logic;
  SIGNAL Logical_Operator4_out1           : std_logic;
  SIGNAL interlock_bot_out                : std_logic;
  SIGNAL Mux_out1                         : std_logic_vector(0 TO 1);  -- boolean [2]

BEGIN
  In1_0 <= In1(0);

  In1_1 <= In1(1);

  Logical_Operator3_out1 <=  NOT In1_1;

  PWM_AH <= In1_0 AND Logical_Operator3_out1;

  Logical_Operator4_out1 <=  NOT In1_0;

  interlock_bot_out <= Logical_Operator4_out1 AND In1_1;

  Mux_out1(0) <= PWM_AH;
  Mux_out1(1) <= interlock_bot_out;

  gate_delay_out <= Mux_out1;

END rtl;

