

================================================================
== Vitis HLS Report for 'BFS_Gather'
================================================================
* Date:           Fri Mar 22 20:14:05 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        bfs_gather_v1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.372 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        2|        2|  10.000 ns|  10.000 ns|    2|    2|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      338|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      158|    -|
|Register             |        -|     -|       28|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       28|      496|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |grp_fu_200_p2              |         +|   0|  0|  15|           8|           1|
    |ret_1_fu_601_p2            |         +|   0|  0|  16|           9|           1|
    |ret_2_fu_573_p2            |         +|   0|  0|  16|           9|           1|
    |ret_3_fu_531_p2            |         +|   0|  0|  16|           9|           1|
    |ret_4_fu_489_p2            |         +|   0|  0|  16|           9|           1|
    |ret_5_fu_447_p2            |         +|   0|  0|  16|           9|           1|
    |ret_6_fu_405_p2            |         +|   0|  0|  16|           9|           1|
    |ret_7_fu_363_p2            |         +|   0|  0|  16|           9|           1|
    |ret_8_fu_321_p2            |         +|   0|  0|  16|           9|           1|
    |ret_fu_227_p2              |         -|   0|  0|  32|          25|          25|
    |sub_ln1364_1_fu_261_p2     |         -|   0|  0|  22|           1|          15|
    |sub_ln1364_fu_245_p2       |         -|   0|  0|  30|           1|          23|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |ap_condition_258           |       and|   0|  0|   2|           1|           1|
    |ap_condition_42            |       and|   0|  0|   2|           1|           1|
    |icmp_ln878_1_fu_583_p2     |      icmp|   0|  0|  11|           9|           9|
    |icmp_ln878_2_fu_551_p2     |      icmp|   0|  0|  11|           9|           9|
    |icmp_ln878_3_fu_509_p2     |      icmp|   0|  0|  11|           9|           9|
    |icmp_ln878_4_fu_467_p2     |      icmp|   0|  0|  11|           9|           9|
    |icmp_ln878_5_fu_425_p2     |      icmp|   0|  0|  11|           9|           9|
    |icmp_ln878_6_fu_383_p2     |      icmp|   0|  0|  11|           9|           9|
    |icmp_ln878_7_fu_341_p2     |      icmp|   0|  0|  11|           9|           9|
    |icmp_ln878_fu_611_p2       |      icmp|   0|  0|  11|           9|           9|
    |rltDstIdx_fu_277_p3        |    select|   0|  0|  15|           1|          15|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 338|         184|         164|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  14|          3|    1|          3|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |exist_1_data_in          |  14|          3|    1|          3|
    |tmp_dist_address0        |  14|          3|   12|         36|
    |tmp_dist_d0              |  49|          9|   64|        576|
    |tmp_dist_we0             |  49|          9|    8|         72|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 158|         31|   88|        694|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |   2|   0|    2|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |exist_1_data_reg             |   1|   0|    1|          0|
    |exist_1_vld_reg              |   0|   0|    1|          1|
    |srcDist_V_reg_622            |   8|   0|    8|          0|
    |tmp_dist_addr_reg_639        |  12|   0|   12|          0|
    |trunc_ln25_reg_635           |   3|   0|    3|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        |  28|   0|   29|          1|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|    BFS_Gather|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|    BFS_Gather|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|    BFS_Gather|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|    BFS_Gather|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|    BFS_Gather|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|    BFS_Gather|  return value|
|peID               |   in|    8|     ap_none|          peID|        scalar|
|sw_data            |   in|   32|     ap_none|       sw_data|       pointer|
|exist              |  out|    1|     ap_none|         exist|       pointer|
|tmp_dist_address0  |  out|   12|   ap_memory|      tmp_dist|         array|
|tmp_dist_ce0       |  out|    1|   ap_memory|      tmp_dist|         array|
|tmp_dist_we0       |  out|    8|   ap_memory|      tmp_dist|         array|
|tmp_dist_d0        |  out|   64|   ap_memory|      tmp_dist|         array|
|tmp_dist_q0        |   in|   64|   ap_memory|      tmp_dist|         array|
+-------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 2, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.37>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%peID_read = read i8 @_ssdm_op_Read.ap_none.i8, i8 %peID" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/gather/bfs_gather.cpp:3]   --->   Operation 4 'read' 'peID_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%tmpData_V = read i32 @_ssdm_op_Read.ap_none.volatile.i32P0A, i32 %sw_data" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/gather/bfs_gather.cpp:20]   --->   Operation 5 'read' 'tmpData_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%srcDist_V = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %tmpData_V, i32 24, i32 31"   --->   Operation 6 'partselect' 'srcDist_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%dstVid_V = trunc i32 %tmpData_V"   --->   Operation 7 'trunc' 'dstVid_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%zext_ln215_1 = zext i24 %dstVid_V"   --->   Operation 8 'zext' 'zext_ln215_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%zext_ln215 = zext i8 %peID_read"   --->   Operation 9 'zext' 'zext_ln215' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.83ns)   --->   "%ret = sub i25 %zext_ln215_1, i25 %zext_ln215"   --->   Operation 10 'sub' 'ret' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%trunc_ln1347 = trunc i25 %ret"   --->   Operation 11 'trunc' 'trunc_ln1347' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %ret, i32 24"   --->   Operation 12 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.82ns)   --->   "%sub_ln1364 = sub i23 0, i23 %trunc_ln1347"   --->   Operation 13 'sub' 'sub_ln1364' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%trunc_ln1364_1 = partselect i15 @_ssdm_op_PartSelect.i15.i23.i32.i32, i23 %sub_ln1364, i32 8, i32 22"   --->   Operation 14 'partselect' 'trunc_ln1364_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.77ns)   --->   "%sub_ln1364_1 = sub i15 0, i15 %trunc_ln1364_1"   --->   Operation 15 'sub' 'sub_ln1364_1' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%trunc_ln1364_2 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %ret, i32 8, i32 22"   --->   Operation 16 'partselect' 'trunc_ln1364_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.29ns)   --->   "%rltDstIdx = select i1 %tmp_6, i15 %sub_ln1364_1, i15 %trunc_ln1364_2"   --->   Operation 17 'select' 'rltDstIdx' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%trunc_ln25 = trunc i15 %rltDstIdx" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/gather/bfs_gather.cpp:25]   --->   Operation 18 'trunc' 'trunc_ln25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%rltAddr = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %rltDstIdx, i32 3, i32 14" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/gather/bfs_gather.cpp:25]   --->   Operation 19 'partselect' 'rltAddr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i12 %rltAddr" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/gather/bfs_gather.cpp:27]   --->   Operation 20 'zext' 'zext_ln27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_dist_addr = getelementptr i64 %tmp_dist, i64 0, i64 %zext_ln27" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/gather/bfs_gather.cpp:27]   --->   Operation 21 'getelementptr' 'tmp_dist_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [2/2] (1.64ns)   --->   "%tmp_dist_load = load i12 %tmp_dist_addr" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/gather/bfs_gather.cpp:27]   --->   Operation 22 'load' 'tmp_dist_load' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_1 : Operation 23 [1/1] (0.63ns)   --->   "%switch_ln29 = switch i3 %trunc_ln25, void, i3 7, void, i3 1, void, i3 2, void, i3 3, void, i3 4, void, i3 5, void, i3 6, void" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/gather/bfs_gather.cpp:29]   --->   Operation 23 'switch' 'switch_ln29' <Predicate = true> <Delay = 0.63>

State 2 <SV = 1> <Delay = 3.88>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_0"   --->   Operation 24 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_3"   --->   Operation 25 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %peID"   --->   Operation 26 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %peID, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %sw_data"   --->   Operation 28 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sw_data, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %exist"   --->   Operation 30 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %exist, void @empty, i32 1, i32 1, void @empty_1, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tmp_dist, void @empty_2, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %tmp_dist, i64 666, i64 207, i64 4294967295"   --->   Operation 33 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %tmp_dist"   --->   Operation 34 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i64 %tmp_dist"   --->   Operation 35 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/2] (1.64ns)   --->   "%tmp_dist_load = load i12 %tmp_dist_addr" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/gather/bfs_gather.cpp:27]   --->   Operation 36 'load' 'tmp_dist_load' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%dstVal_val_0_V = trunc i64 %tmp_dist_load" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/gather/bfs_gather.cpp:27]   --->   Operation 37 'trunc' 'dstVal_val_0_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%dstVal_val_7_V = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %tmp_dist_load, i32 56, i32 63" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/gather/bfs_gather.cpp:27]   --->   Operation 38 'partselect' 'dstVal_val_7_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln1346_7 = zext i8 %srcDist_V"   --->   Operation 39 'zext' 'zext_ln1346_7' <Predicate = (trunc_ln25 == 6)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.70ns)   --->   "%ret_8 = add i9 %zext_ln1346_7, i9 1"   --->   Operation 40 'add' 'ret_8' <Predicate = (trunc_ln25 == 6)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %tmp_dist_load, i32 48, i32 55"   --->   Operation 41 'partselect' 'tmp_5' <Predicate = (trunc_ln25 == 6)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln878_7 = zext i8 %tmp_5"   --->   Operation 42 'zext' 'zext_ln878_7' <Predicate = (trunc_ln25 == 6)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.59ns)   --->   "%icmp_ln878_7 = icmp_ult  i9 %ret_8, i9 %zext_ln878_7"   --->   Operation 43 'icmp' 'icmp_ln878_7' <Predicate = (trunc_ln25 == 6)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln75 = br i1 %icmp_ln878_7, void, void" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/gather/bfs_gather.cpp:75]   --->   Operation 44 'br' 'br_ln75' <Predicate = (trunc_ln25 == 6)> <Delay = 0.00>
ST_2 : Operation 45 [2/2] (0.00ns)   --->   "%write_ln78 = write void @_ssdm_op_Write.ap_none.volatile.i1P0A, i1 %exist, i1 0" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/gather/bfs_gather.cpp:78]   --->   Operation 45 'write' 'write_ln78' <Predicate = (trunc_ln25 == 6 & !icmp_ln878_7)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 46 'br' 'br_ln0' <Predicate = (trunc_ln25 == 6 & !icmp_ln878_7)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.70ns)   --->   "%add_ln213_7 = add i8 %srcDist_V, i8 1"   --->   Operation 47 'add' 'add_ln213_7' <Predicate = (trunc_ln25 == 6 & icmp_ln878_7)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%shl_ln6 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i8.i48, i8 %add_ln213_7, i48 0" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/gather/bfs_gather.cpp:76]   --->   Operation 48 'bitconcatenate' 'shl_ln6' <Predicate = (trunc_ln25 == 6 & icmp_ln878_7)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln76 = zext i56 %shl_ln6" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/gather/bfs_gather.cpp:76]   --->   Operation 49 'zext' 'zext_ln76' <Predicate = (trunc_ln25 == 6 & icmp_ln878_7)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (1.64ns)   --->   "%store_ln76 = store void @_ssdm_op_Write.bram.p0L_a8i8packedL, i12 %tmp_dist_addr, i64 %zext_ln76, i8 64" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/gather/bfs_gather.cpp:76]   --->   Operation 50 'store' 'store_ln76' <Predicate = (trunc_ln25 == 6 & icmp_ln878_7)> <Delay = 1.64> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_2 : Operation 51 [2/2] (0.00ns)   --->   "%write_ln77 = write void @_ssdm_op_Write.ap_none.volatile.i1P0A, i1 %exist, i1 1" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/gather/bfs_gather.cpp:77]   --->   Operation 51 'write' 'write_ln77' <Predicate = (trunc_ln25 == 6 & icmp_ln878_7)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln78 = br void" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/gather/bfs_gather.cpp:78]   --->   Operation 52 'br' 'br_ln78' <Predicate = (trunc_ln25 == 6 & icmp_ln878_7)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln1346_6 = zext i8 %srcDist_V"   --->   Operation 53 'zext' 'zext_ln1346_6' <Predicate = (trunc_ln25 == 5)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.70ns)   --->   "%ret_7 = add i9 %zext_ln1346_6, i9 1"   --->   Operation 54 'add' 'ret_7' <Predicate = (trunc_ln25 == 5)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %tmp_dist_load, i32 40, i32 47"   --->   Operation 55 'partselect' 'tmp_4' <Predicate = (trunc_ln25 == 5)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln878_6 = zext i8 %tmp_4"   --->   Operation 56 'zext' 'zext_ln878_6' <Predicate = (trunc_ln25 == 5)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.59ns)   --->   "%icmp_ln878_6 = icmp_ult  i9 %ret_7, i9 %zext_ln878_6"   --->   Operation 57 'icmp' 'icmp_ln878_6' <Predicate = (trunc_ln25 == 5)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln68 = br i1 %icmp_ln878_6, void, void" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/gather/bfs_gather.cpp:68]   --->   Operation 58 'br' 'br_ln68' <Predicate = (trunc_ln25 == 5)> <Delay = 0.00>
ST_2 : Operation 59 [2/2] (0.00ns)   --->   "%write_ln71 = write void @_ssdm_op_Write.ap_none.volatile.i1P0A, i1 %exist, i1 0" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/gather/bfs_gather.cpp:71]   --->   Operation 59 'write' 'write_ln71' <Predicate = (trunc_ln25 == 5 & !icmp_ln878_6)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 60 'br' 'br_ln0' <Predicate = (trunc_ln25 == 5 & !icmp_ln878_6)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.70ns)   --->   "%add_ln213_6 = add i8 %srcDist_V, i8 1"   --->   Operation 61 'add' 'add_ln213_6' <Predicate = (trunc_ln25 == 5 & icmp_ln878_6)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%shl_ln5 = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i8.i40, i8 %add_ln213_6, i40 0" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/gather/bfs_gather.cpp:69]   --->   Operation 62 'bitconcatenate' 'shl_ln5' <Predicate = (trunc_ln25 == 5 & icmp_ln878_6)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln69 = zext i48 %shl_ln5" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/gather/bfs_gather.cpp:69]   --->   Operation 63 'zext' 'zext_ln69' <Predicate = (trunc_ln25 == 5 & icmp_ln878_6)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (1.64ns)   --->   "%store_ln69 = store void @_ssdm_op_Write.bram.p0L_a8i8packedL, i12 %tmp_dist_addr, i64 %zext_ln69, i8 32" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/gather/bfs_gather.cpp:69]   --->   Operation 64 'store' 'store_ln69' <Predicate = (trunc_ln25 == 5 & icmp_ln878_6)> <Delay = 1.64> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_2 : Operation 65 [2/2] (0.00ns)   --->   "%write_ln70 = write void @_ssdm_op_Write.ap_none.volatile.i1P0A, i1 %exist, i1 1" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/gather/bfs_gather.cpp:70]   --->   Operation 65 'write' 'write_ln70' <Predicate = (trunc_ln25 == 5 & icmp_ln878_6)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln71 = br void" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/gather/bfs_gather.cpp:71]   --->   Operation 66 'br' 'br_ln71' <Predicate = (trunc_ln25 == 5 & icmp_ln878_6)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln1346_5 = zext i8 %srcDist_V"   --->   Operation 67 'zext' 'zext_ln1346_5' <Predicate = (trunc_ln25 == 4)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.70ns)   --->   "%ret_6 = add i9 %zext_ln1346_5, i9 1"   --->   Operation 68 'add' 'ret_6' <Predicate = (trunc_ln25 == 4)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %tmp_dist_load, i32 32, i32 39"   --->   Operation 69 'partselect' 'tmp_3' <Predicate = (trunc_ln25 == 4)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln878_5 = zext i8 %tmp_3"   --->   Operation 70 'zext' 'zext_ln878_5' <Predicate = (trunc_ln25 == 4)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.59ns)   --->   "%icmp_ln878_5 = icmp_ult  i9 %ret_6, i9 %zext_ln878_5"   --->   Operation 71 'icmp' 'icmp_ln878_5' <Predicate = (trunc_ln25 == 4)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln61 = br i1 %icmp_ln878_5, void, void" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/gather/bfs_gather.cpp:61]   --->   Operation 72 'br' 'br_ln61' <Predicate = (trunc_ln25 == 4)> <Delay = 0.00>
ST_2 : Operation 73 [2/2] (0.00ns)   --->   "%write_ln64 = write void @_ssdm_op_Write.ap_none.volatile.i1P0A, i1 %exist, i1 0" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/gather/bfs_gather.cpp:64]   --->   Operation 73 'write' 'write_ln64' <Predicate = (trunc_ln25 == 4 & !icmp_ln878_5)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 74 'br' 'br_ln0' <Predicate = (trunc_ln25 == 4 & !icmp_ln878_5)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.70ns)   --->   "%add_ln213_5 = add i8 %srcDist_V, i8 1"   --->   Operation 75 'add' 'add_ln213_5' <Predicate = (trunc_ln25 == 4 & icmp_ln878_5)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%shl_ln4 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i8.i32, i8 %add_ln213_5, i32 0" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/gather/bfs_gather.cpp:62]   --->   Operation 76 'bitconcatenate' 'shl_ln4' <Predicate = (trunc_ln25 == 4 & icmp_ln878_5)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln62 = zext i40 %shl_ln4" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/gather/bfs_gather.cpp:62]   --->   Operation 77 'zext' 'zext_ln62' <Predicate = (trunc_ln25 == 4 & icmp_ln878_5)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (1.64ns)   --->   "%store_ln62 = store void @_ssdm_op_Write.bram.p0L_a8i8packedL, i12 %tmp_dist_addr, i64 %zext_ln62, i8 16" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/gather/bfs_gather.cpp:62]   --->   Operation 78 'store' 'store_ln62' <Predicate = (trunc_ln25 == 4 & icmp_ln878_5)> <Delay = 1.64> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_2 : Operation 79 [2/2] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_none.volatile.i1P0A, i1 %exist, i1 1" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/gather/bfs_gather.cpp:63]   --->   Operation 79 'write' 'write_ln63' <Predicate = (trunc_ln25 == 4 & icmp_ln878_5)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln64 = br void" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/gather/bfs_gather.cpp:64]   --->   Operation 80 'br' 'br_ln64' <Predicate = (trunc_ln25 == 4 & icmp_ln878_5)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln1346_4 = zext i8 %srcDist_V"   --->   Operation 81 'zext' 'zext_ln1346_4' <Predicate = (trunc_ln25 == 3)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.70ns)   --->   "%ret_5 = add i9 %zext_ln1346_4, i9 1"   --->   Operation 82 'add' 'ret_5' <Predicate = (trunc_ln25 == 3)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %tmp_dist_load, i32 24, i32 31"   --->   Operation 83 'partselect' 'tmp_2' <Predicate = (trunc_ln25 == 3)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln878_4 = zext i8 %tmp_2"   --->   Operation 84 'zext' 'zext_ln878_4' <Predicate = (trunc_ln25 == 3)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.59ns)   --->   "%icmp_ln878_4 = icmp_ult  i9 %ret_5, i9 %zext_ln878_4"   --->   Operation 85 'icmp' 'icmp_ln878_4' <Predicate = (trunc_ln25 == 3)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln54 = br i1 %icmp_ln878_4, void, void" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/gather/bfs_gather.cpp:54]   --->   Operation 86 'br' 'br_ln54' <Predicate = (trunc_ln25 == 3)> <Delay = 0.00>
ST_2 : Operation 87 [2/2] (0.00ns)   --->   "%write_ln57 = write void @_ssdm_op_Write.ap_none.volatile.i1P0A, i1 %exist, i1 0" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/gather/bfs_gather.cpp:57]   --->   Operation 87 'write' 'write_ln57' <Predicate = (trunc_ln25 == 3 & !icmp_ln878_4)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 88 'br' 'br_ln0' <Predicate = (trunc_ln25 == 3 & !icmp_ln878_4)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.70ns)   --->   "%add_ln213_4 = add i8 %srcDist_V, i8 1"   --->   Operation 89 'add' 'add_ln213_4' <Predicate = (trunc_ln25 == 3 & icmp_ln878_4)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%shl_ln3 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i24, i8 %add_ln213_4, i24 0" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/gather/bfs_gather.cpp:55]   --->   Operation 90 'bitconcatenate' 'shl_ln3' <Predicate = (trunc_ln25 == 3 & icmp_ln878_4)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln55 = zext i32 %shl_ln3" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/gather/bfs_gather.cpp:55]   --->   Operation 91 'zext' 'zext_ln55' <Predicate = (trunc_ln25 == 3 & icmp_ln878_4)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (1.64ns)   --->   "%store_ln55 = store void @_ssdm_op_Write.bram.p0L_a8i8packedL, i12 %tmp_dist_addr, i64 %zext_ln55, i8 8" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/gather/bfs_gather.cpp:55]   --->   Operation 92 'store' 'store_ln55' <Predicate = (trunc_ln25 == 3 & icmp_ln878_4)> <Delay = 1.64> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_2 : Operation 93 [2/2] (0.00ns)   --->   "%write_ln56 = write void @_ssdm_op_Write.ap_none.volatile.i1P0A, i1 %exist, i1 1" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/gather/bfs_gather.cpp:56]   --->   Operation 93 'write' 'write_ln56' <Predicate = (trunc_ln25 == 3 & icmp_ln878_4)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln57 = br void" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/gather/bfs_gather.cpp:57]   --->   Operation 94 'br' 'br_ln57' <Predicate = (trunc_ln25 == 3 & icmp_ln878_4)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln1346_3 = zext i8 %srcDist_V"   --->   Operation 95 'zext' 'zext_ln1346_3' <Predicate = (trunc_ln25 == 2)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.70ns)   --->   "%ret_4 = add i9 %zext_ln1346_3, i9 1"   --->   Operation 96 'add' 'ret_4' <Predicate = (trunc_ln25 == 2)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %tmp_dist_load, i32 16, i32 23"   --->   Operation 97 'partselect' 'tmp_1' <Predicate = (trunc_ln25 == 2)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln878_3 = zext i8 %tmp_1"   --->   Operation 98 'zext' 'zext_ln878_3' <Predicate = (trunc_ln25 == 2)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.59ns)   --->   "%icmp_ln878_3 = icmp_ult  i9 %ret_4, i9 %zext_ln878_3"   --->   Operation 99 'icmp' 'icmp_ln878_3' <Predicate = (trunc_ln25 == 2)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln47 = br i1 %icmp_ln878_3, void, void" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/gather/bfs_gather.cpp:47]   --->   Operation 100 'br' 'br_ln47' <Predicate = (trunc_ln25 == 2)> <Delay = 0.00>
ST_2 : Operation 101 [2/2] (0.00ns)   --->   "%write_ln50 = write void @_ssdm_op_Write.ap_none.volatile.i1P0A, i1 %exist, i1 0" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/gather/bfs_gather.cpp:50]   --->   Operation 101 'write' 'write_ln50' <Predicate = (trunc_ln25 == 2 & !icmp_ln878_3)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 102 'br' 'br_ln0' <Predicate = (trunc_ln25 == 2 & !icmp_ln878_3)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.70ns)   --->   "%add_ln213_3 = add i8 %srcDist_V, i8 1"   --->   Operation 103 'add' 'add_ln213_3' <Predicate = (trunc_ln25 == 2 & icmp_ln878_3)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i8.i16, i8 %add_ln213_3, i16 0" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/gather/bfs_gather.cpp:48]   --->   Operation 104 'bitconcatenate' 'shl_ln2' <Predicate = (trunc_ln25 == 2 & icmp_ln878_3)> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln48 = zext i24 %shl_ln2" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/gather/bfs_gather.cpp:48]   --->   Operation 105 'zext' 'zext_ln48' <Predicate = (trunc_ln25 == 2 & icmp_ln878_3)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (1.64ns)   --->   "%store_ln48 = store void @_ssdm_op_Write.bram.p0L_a8i8packedL, i12 %tmp_dist_addr, i64 %zext_ln48, i8 4" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/gather/bfs_gather.cpp:48]   --->   Operation 106 'store' 'store_ln48' <Predicate = (trunc_ln25 == 2 & icmp_ln878_3)> <Delay = 1.64> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_2 : Operation 107 [2/2] (0.00ns)   --->   "%write_ln49 = write void @_ssdm_op_Write.ap_none.volatile.i1P0A, i1 %exist, i1 1" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/gather/bfs_gather.cpp:49]   --->   Operation 107 'write' 'write_ln49' <Predicate = (trunc_ln25 == 2 & icmp_ln878_3)> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln50 = br void" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/gather/bfs_gather.cpp:50]   --->   Operation 108 'br' 'br_ln50' <Predicate = (trunc_ln25 == 2 & icmp_ln878_3)> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln1346_2 = zext i8 %srcDist_V"   --->   Operation 109 'zext' 'zext_ln1346_2' <Predicate = (trunc_ln25 == 1)> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.70ns)   --->   "%ret_3 = add i9 %zext_ln1346_2, i9 1"   --->   Operation 110 'add' 'ret_3' <Predicate = (trunc_ln25 == 1)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %tmp_dist_load, i32 8, i32 15"   --->   Operation 111 'partselect' 'tmp' <Predicate = (trunc_ln25 == 1)> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln878_2 = zext i8 %tmp"   --->   Operation 112 'zext' 'zext_ln878_2' <Predicate = (trunc_ln25 == 1)> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.59ns)   --->   "%icmp_ln878_2 = icmp_ult  i9 %ret_3, i9 %zext_ln878_2"   --->   Operation 113 'icmp' 'icmp_ln878_2' <Predicate = (trunc_ln25 == 1)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%br_ln40 = br i1 %icmp_ln878_2, void, void" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/gather/bfs_gather.cpp:40]   --->   Operation 114 'br' 'br_ln40' <Predicate = (trunc_ln25 == 1)> <Delay = 0.00>
ST_2 : Operation 115 [2/2] (0.00ns)   --->   "%write_ln43 = write void @_ssdm_op_Write.ap_none.volatile.i1P0A, i1 %exist, i1 0" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/gather/bfs_gather.cpp:43]   --->   Operation 115 'write' 'write_ln43' <Predicate = (trunc_ln25 == 1 & !icmp_ln878_2)> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 116 'br' 'br_ln0' <Predicate = (trunc_ln25 == 1 & !icmp_ln878_2)> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.70ns)   --->   "%add_ln213_2 = add i8 %srcDist_V, i8 1"   --->   Operation 117 'add' 'add_ln213_2' <Predicate = (trunc_ln25 == 1 & icmp_ln878_2)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %add_ln213_2, i8 0" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/gather/bfs_gather.cpp:41]   --->   Operation 118 'bitconcatenate' 'shl_ln1' <Predicate = (trunc_ln25 == 1 & icmp_ln878_2)> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln41 = zext i16 %shl_ln1" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/gather/bfs_gather.cpp:41]   --->   Operation 119 'zext' 'zext_ln41' <Predicate = (trunc_ln25 == 1 & icmp_ln878_2)> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (1.64ns)   --->   "%store_ln41 = store void @_ssdm_op_Write.bram.p0L_a8i8packedL, i12 %tmp_dist_addr, i64 %zext_ln41, i8 2" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/gather/bfs_gather.cpp:41]   --->   Operation 120 'store' 'store_ln41' <Predicate = (trunc_ln25 == 1 & icmp_ln878_2)> <Delay = 1.64> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_2 : Operation 121 [2/2] (0.00ns)   --->   "%write_ln42 = write void @_ssdm_op_Write.ap_none.volatile.i1P0A, i1 %exist, i1 1" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/gather/bfs_gather.cpp:42]   --->   Operation 121 'write' 'write_ln42' <Predicate = (trunc_ln25 == 1 & icmp_ln878_2)> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%br_ln43 = br void" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/gather/bfs_gather.cpp:43]   --->   Operation 122 'br' 'br_ln43' <Predicate = (trunc_ln25 == 1 & icmp_ln878_2)> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln1346_1 = zext i8 %srcDist_V"   --->   Operation 123 'zext' 'zext_ln1346_1' <Predicate = (trunc_ln25 == 7)> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.70ns)   --->   "%ret_2 = add i9 %zext_ln1346_1, i9 1"   --->   Operation 124 'add' 'ret_2' <Predicate = (trunc_ln25 == 7)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln878_1 = zext i8 %dstVal_val_7_V"   --->   Operation 125 'zext' 'zext_ln878_1' <Predicate = (trunc_ln25 == 7)> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.59ns)   --->   "%icmp_ln878_1 = icmp_ult  i9 %ret_2, i9 %zext_ln878_1"   --->   Operation 126 'icmp' 'icmp_ln878_1' <Predicate = (trunc_ln25 == 7)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %icmp_ln878_1, void, void" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/gather/bfs_gather.cpp:82]   --->   Operation 127 'br' 'br_ln82' <Predicate = (trunc_ln25 == 7)> <Delay = 0.00>
ST_2 : Operation 128 [2/2] (0.00ns)   --->   "%write_ln85 = write void @_ssdm_op_Write.ap_none.volatile.i1P0A, i1 %exist, i1 0" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/gather/bfs_gather.cpp:85]   --->   Operation 128 'write' 'write_ln85' <Predicate = (trunc_ln25 == 7 & !icmp_ln878_1)> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 129 'br' 'br_ln0' <Predicate = (trunc_ln25 == 7 & !icmp_ln878_1)> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.70ns)   --->   "%add_ln213_1 = add i8 %srcDist_V, i8 1"   --->   Operation 130 'add' 'add_ln213_1' <Predicate = (trunc_ln25 == 7 & icmp_ln878_1)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i8.i56, i8 %add_ln213_1, i56 0" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/gather/bfs_gather.cpp:83]   --->   Operation 131 'bitconcatenate' 'shl_ln' <Predicate = (trunc_ln25 == 7 & icmp_ln878_1)> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (1.64ns)   --->   "%store_ln83 = store void @_ssdm_op_Write.bram.p0L_a8i8packedL, i12 %tmp_dist_addr, i64 %shl_ln, i8 128" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/gather/bfs_gather.cpp:83]   --->   Operation 132 'store' 'store_ln83' <Predicate = (trunc_ln25 == 7 & icmp_ln878_1)> <Delay = 1.64> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_2 : Operation 133 [2/2] (0.00ns)   --->   "%write_ln84 = write void @_ssdm_op_Write.ap_none.volatile.i1P0A, i1 %exist, i1 1" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/gather/bfs_gather.cpp:84]   --->   Operation 133 'write' 'write_ln84' <Predicate = (trunc_ln25 == 7 & icmp_ln878_1)> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%br_ln85 = br void" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/gather/bfs_gather.cpp:85]   --->   Operation 134 'br' 'br_ln85' <Predicate = (trunc_ln25 == 7 & icmp_ln878_1)> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln1346 = zext i8 %srcDist_V"   --->   Operation 135 'zext' 'zext_ln1346' <Predicate = (trunc_ln25 == 0)> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (0.70ns)   --->   "%ret_1 = add i9 %zext_ln1346, i9 1"   --->   Operation 136 'add' 'ret_1' <Predicate = (trunc_ln25 == 0)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln878 = zext i8 %dstVal_val_0_V"   --->   Operation 137 'zext' 'zext_ln878' <Predicate = (trunc_ln25 == 0)> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (0.59ns)   --->   "%icmp_ln878 = icmp_ult  i9 %ret_1, i9 %zext_ln878"   --->   Operation 138 'icmp' 'icmp_ln878' <Predicate = (trunc_ln25 == 0)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%br_ln33 = br i1 %icmp_ln878, void, void" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/gather/bfs_gather.cpp:33]   --->   Operation 139 'br' 'br_ln33' <Predicate = (trunc_ln25 == 0)> <Delay = 0.00>
ST_2 : Operation 140 [2/2] (0.00ns)   --->   "%write_ln36 = write void @_ssdm_op_Write.ap_none.volatile.i1P0A, i1 %exist, i1 0" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/gather/bfs_gather.cpp:36]   --->   Operation 140 'write' 'write_ln36' <Predicate = (trunc_ln25 == 0 & !icmp_ln878)> <Delay = 0.00>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 141 'br' 'br_ln0' <Predicate = (trunc_ln25 == 0 & !icmp_ln878)> <Delay = 0.00>
ST_2 : Operation 142 [1/1] (0.70ns)   --->   "%add_ln213 = add i8 %srcDist_V, i8 1"   --->   Operation 142 'add' 'add_ln213' <Predicate = (trunc_ln25 == 0 & icmp_ln878)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln34 = zext i8 %add_ln213" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/gather/bfs_gather.cpp:34]   --->   Operation 143 'zext' 'zext_ln34' <Predicate = (trunc_ln25 == 0 & icmp_ln878)> <Delay = 0.00>
ST_2 : Operation 144 [1/1] (1.64ns)   --->   "%store_ln34 = store void @_ssdm_op_Write.bram.p0L_a8i8packedL, i12 %tmp_dist_addr, i64 %zext_ln34, i8 1" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/gather/bfs_gather.cpp:34]   --->   Operation 144 'store' 'store_ln34' <Predicate = (trunc_ln25 == 0 & icmp_ln878)> <Delay = 1.64> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_2 : Operation 145 [2/2] (0.00ns)   --->   "%write_ln35 = write void @_ssdm_op_Write.ap_none.volatile.i1P0A, i1 %exist, i1 1" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/gather/bfs_gather.cpp:35]   --->   Operation 145 'write' 'write_ln35' <Predicate = (trunc_ln25 == 0 & icmp_ln878)> <Delay = 0.00>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%br_ln36 = br void" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/gather/bfs_gather.cpp:36]   --->   Operation 146 'br' 'br_ln36' <Predicate = (trunc_ln25 == 0 & icmp_ln878)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 147 [1/2] (0.00ns)   --->   "%write_ln78 = write void @_ssdm_op_Write.ap_none.volatile.i1P0A, i1 %exist, i1 0" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/gather/bfs_gather.cpp:78]   --->   Operation 147 'write' 'write_ln78' <Predicate = (trunc_ln25 == 6 & !icmp_ln878_7)> <Delay = 0.00>
ST_3 : Operation 148 [1/2] (0.00ns)   --->   "%write_ln77 = write void @_ssdm_op_Write.ap_none.volatile.i1P0A, i1 %exist, i1 1" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/gather/bfs_gather.cpp:77]   --->   Operation 148 'write' 'write_ln77' <Predicate = (trunc_ln25 == 6 & icmp_ln878_7)> <Delay = 0.00>
ST_3 : Operation 149 [1/2] (0.00ns)   --->   "%write_ln71 = write void @_ssdm_op_Write.ap_none.volatile.i1P0A, i1 %exist, i1 0" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/gather/bfs_gather.cpp:71]   --->   Operation 149 'write' 'write_ln71' <Predicate = (trunc_ln25 == 5 & !icmp_ln878_6)> <Delay = 0.00>
ST_3 : Operation 150 [1/2] (0.00ns)   --->   "%write_ln70 = write void @_ssdm_op_Write.ap_none.volatile.i1P0A, i1 %exist, i1 1" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/gather/bfs_gather.cpp:70]   --->   Operation 150 'write' 'write_ln70' <Predicate = (trunc_ln25 == 5 & icmp_ln878_6)> <Delay = 0.00>
ST_3 : Operation 151 [1/2] (0.00ns)   --->   "%write_ln64 = write void @_ssdm_op_Write.ap_none.volatile.i1P0A, i1 %exist, i1 0" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/gather/bfs_gather.cpp:64]   --->   Operation 151 'write' 'write_ln64' <Predicate = (trunc_ln25 == 4 & !icmp_ln878_5)> <Delay = 0.00>
ST_3 : Operation 152 [1/2] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_none.volatile.i1P0A, i1 %exist, i1 1" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/gather/bfs_gather.cpp:63]   --->   Operation 152 'write' 'write_ln63' <Predicate = (trunc_ln25 == 4 & icmp_ln878_5)> <Delay = 0.00>
ST_3 : Operation 153 [1/2] (0.00ns)   --->   "%write_ln57 = write void @_ssdm_op_Write.ap_none.volatile.i1P0A, i1 %exist, i1 0" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/gather/bfs_gather.cpp:57]   --->   Operation 153 'write' 'write_ln57' <Predicate = (trunc_ln25 == 3 & !icmp_ln878_4)> <Delay = 0.00>
ST_3 : Operation 154 [1/2] (0.00ns)   --->   "%write_ln56 = write void @_ssdm_op_Write.ap_none.volatile.i1P0A, i1 %exist, i1 1" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/gather/bfs_gather.cpp:56]   --->   Operation 154 'write' 'write_ln56' <Predicate = (trunc_ln25 == 3 & icmp_ln878_4)> <Delay = 0.00>
ST_3 : Operation 155 [1/2] (0.00ns)   --->   "%write_ln50 = write void @_ssdm_op_Write.ap_none.volatile.i1P0A, i1 %exist, i1 0" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/gather/bfs_gather.cpp:50]   --->   Operation 155 'write' 'write_ln50' <Predicate = (trunc_ln25 == 2 & !icmp_ln878_3)> <Delay = 0.00>
ST_3 : Operation 156 [1/2] (0.00ns)   --->   "%write_ln49 = write void @_ssdm_op_Write.ap_none.volatile.i1P0A, i1 %exist, i1 1" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/gather/bfs_gather.cpp:49]   --->   Operation 156 'write' 'write_ln49' <Predicate = (trunc_ln25 == 2 & icmp_ln878_3)> <Delay = 0.00>
ST_3 : Operation 157 [1/2] (0.00ns)   --->   "%write_ln43 = write void @_ssdm_op_Write.ap_none.volatile.i1P0A, i1 %exist, i1 0" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/gather/bfs_gather.cpp:43]   --->   Operation 157 'write' 'write_ln43' <Predicate = (trunc_ln25 == 1 & !icmp_ln878_2)> <Delay = 0.00>
ST_3 : Operation 158 [1/2] (0.00ns)   --->   "%write_ln42 = write void @_ssdm_op_Write.ap_none.volatile.i1P0A, i1 %exist, i1 1" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/gather/bfs_gather.cpp:42]   --->   Operation 158 'write' 'write_ln42' <Predicate = (trunc_ln25 == 1 & icmp_ln878_2)> <Delay = 0.00>
ST_3 : Operation 159 [1/2] (0.00ns)   --->   "%write_ln85 = write void @_ssdm_op_Write.ap_none.volatile.i1P0A, i1 %exist, i1 0" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/gather/bfs_gather.cpp:85]   --->   Operation 159 'write' 'write_ln85' <Predicate = (trunc_ln25 == 7 & !icmp_ln878_1)> <Delay = 0.00>
ST_3 : Operation 160 [1/2] (0.00ns)   --->   "%write_ln84 = write void @_ssdm_op_Write.ap_none.volatile.i1P0A, i1 %exist, i1 1" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/gather/bfs_gather.cpp:84]   --->   Operation 160 'write' 'write_ln84' <Predicate = (trunc_ln25 == 7 & icmp_ln878_1)> <Delay = 0.00>
ST_3 : Operation 161 [1/2] (0.00ns)   --->   "%write_ln36 = write void @_ssdm_op_Write.ap_none.volatile.i1P0A, i1 %exist, i1 0" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/gather/bfs_gather.cpp:36]   --->   Operation 161 'write' 'write_ln36' <Predicate = (trunc_ln25 == 0 & !icmp_ln878)> <Delay = 0.00>
ST_3 : Operation 162 [1/2] (0.00ns)   --->   "%write_ln35 = write void @_ssdm_op_Write.ap_none.volatile.i1P0A, i1 %exist, i1 1" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/gather/bfs_gather.cpp:35]   --->   Operation 162 'write' 'write_ln35' <Predicate = (trunc_ln25 == 0 & icmp_ln878)> <Delay = 0.00>
ST_3 : Operation 163 [1/1] (0.00ns)   --->   "%ret_ln91 = ret" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/gather/bfs_gather.cpp:91]   --->   Operation 163 'ret' 'ret_ln91' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ peID]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sw_data]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ exist]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tmp_dist]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
peID_read                  (read                  ) [ 0000]
tmpData_V                  (read                  ) [ 0000]
srcDist_V                  (partselect            ) [ 0010]
dstVid_V                   (trunc                 ) [ 0000]
zext_ln215_1               (zext                  ) [ 0000]
zext_ln215                 (zext                  ) [ 0000]
ret                        (sub                   ) [ 0000]
trunc_ln1347               (trunc                 ) [ 0000]
tmp_6                      (bitselect             ) [ 0000]
sub_ln1364                 (sub                   ) [ 0000]
trunc_ln1364_1             (partselect            ) [ 0000]
sub_ln1364_1               (sub                   ) [ 0000]
trunc_ln1364_2             (partselect            ) [ 0000]
rltDstIdx                  (select                ) [ 0000]
trunc_ln25                 (trunc                 ) [ 0111]
rltAddr                    (partselect            ) [ 0000]
zext_ln27                  (zext                  ) [ 0000]
tmp_dist_addr              (getelementptr         ) [ 0010]
switch_ln29                (switch                ) [ 0000]
specpipeline_ln0           (specpipeline          ) [ 0000]
spectopmodule_ln0          (spectopmodule         ) [ 0000]
specbitsmap_ln0            (specbitsmap           ) [ 0000]
specinterface_ln0          (specinterface         ) [ 0000]
specbitsmap_ln0            (specbitsmap           ) [ 0000]
specinterface_ln0          (specinterface         ) [ 0000]
specbitsmap_ln0            (specbitsmap           ) [ 0000]
specinterface_ln0          (specinterface         ) [ 0000]
specinterface_ln0          (specinterface         ) [ 0000]
specmemcore_ln0            (specmemcore           ) [ 0000]
specbitsmap_ln0            (specbitsmap           ) [ 0000]
specbramwithbyteenable_ln0 (specbramwithbyteenable) [ 0000]
tmp_dist_load              (load                  ) [ 0000]
dstVal_val_0_V             (trunc                 ) [ 0000]
dstVal_val_7_V             (partselect            ) [ 0000]
zext_ln1346_7              (zext                  ) [ 0000]
ret_8                      (add                   ) [ 0000]
tmp_5                      (partselect            ) [ 0000]
zext_ln878_7               (zext                  ) [ 0000]
icmp_ln878_7               (icmp                  ) [ 0111]
br_ln75                    (br                    ) [ 0000]
br_ln0                     (br                    ) [ 0000]
add_ln213_7                (add                   ) [ 0000]
shl_ln6                    (bitconcatenate        ) [ 0000]
zext_ln76                  (zext                  ) [ 0000]
store_ln76                 (store                 ) [ 0000]
br_ln78                    (br                    ) [ 0000]
zext_ln1346_6              (zext                  ) [ 0000]
ret_7                      (add                   ) [ 0000]
tmp_4                      (partselect            ) [ 0000]
zext_ln878_6               (zext                  ) [ 0000]
icmp_ln878_6               (icmp                  ) [ 0111]
br_ln68                    (br                    ) [ 0000]
br_ln0                     (br                    ) [ 0000]
add_ln213_6                (add                   ) [ 0000]
shl_ln5                    (bitconcatenate        ) [ 0000]
zext_ln69                  (zext                  ) [ 0000]
store_ln69                 (store                 ) [ 0000]
br_ln71                    (br                    ) [ 0000]
zext_ln1346_5              (zext                  ) [ 0000]
ret_6                      (add                   ) [ 0000]
tmp_3                      (partselect            ) [ 0000]
zext_ln878_5               (zext                  ) [ 0000]
icmp_ln878_5               (icmp                  ) [ 0111]
br_ln61                    (br                    ) [ 0000]
br_ln0                     (br                    ) [ 0000]
add_ln213_5                (add                   ) [ 0000]
shl_ln4                    (bitconcatenate        ) [ 0000]
zext_ln62                  (zext                  ) [ 0000]
store_ln62                 (store                 ) [ 0000]
br_ln64                    (br                    ) [ 0000]
zext_ln1346_4              (zext                  ) [ 0000]
ret_5                      (add                   ) [ 0000]
tmp_2                      (partselect            ) [ 0000]
zext_ln878_4               (zext                  ) [ 0000]
icmp_ln878_4               (icmp                  ) [ 0111]
br_ln54                    (br                    ) [ 0000]
br_ln0                     (br                    ) [ 0000]
add_ln213_4                (add                   ) [ 0000]
shl_ln3                    (bitconcatenate        ) [ 0000]
zext_ln55                  (zext                  ) [ 0000]
store_ln55                 (store                 ) [ 0000]
br_ln57                    (br                    ) [ 0000]
zext_ln1346_3              (zext                  ) [ 0000]
ret_4                      (add                   ) [ 0000]
tmp_1                      (partselect            ) [ 0000]
zext_ln878_3               (zext                  ) [ 0000]
icmp_ln878_3               (icmp                  ) [ 0111]
br_ln47                    (br                    ) [ 0000]
br_ln0                     (br                    ) [ 0000]
add_ln213_3                (add                   ) [ 0000]
shl_ln2                    (bitconcatenate        ) [ 0000]
zext_ln48                  (zext                  ) [ 0000]
store_ln48                 (store                 ) [ 0000]
br_ln50                    (br                    ) [ 0000]
zext_ln1346_2              (zext                  ) [ 0000]
ret_3                      (add                   ) [ 0000]
tmp                        (partselect            ) [ 0000]
zext_ln878_2               (zext                  ) [ 0000]
icmp_ln878_2               (icmp                  ) [ 0111]
br_ln40                    (br                    ) [ 0000]
br_ln0                     (br                    ) [ 0000]
add_ln213_2                (add                   ) [ 0000]
shl_ln1                    (bitconcatenate        ) [ 0000]
zext_ln41                  (zext                  ) [ 0000]
store_ln41                 (store                 ) [ 0000]
br_ln43                    (br                    ) [ 0000]
zext_ln1346_1              (zext                  ) [ 0000]
ret_2                      (add                   ) [ 0000]
zext_ln878_1               (zext                  ) [ 0000]
icmp_ln878_1               (icmp                  ) [ 0111]
br_ln82                    (br                    ) [ 0000]
br_ln0                     (br                    ) [ 0000]
add_ln213_1                (add                   ) [ 0000]
shl_ln                     (bitconcatenate        ) [ 0000]
store_ln83                 (store                 ) [ 0000]
br_ln85                    (br                    ) [ 0000]
zext_ln1346                (zext                  ) [ 0000]
ret_1                      (add                   ) [ 0000]
zext_ln878                 (zext                  ) [ 0000]
icmp_ln878                 (icmp                  ) [ 0111]
br_ln33                    (br                    ) [ 0000]
br_ln0                     (br                    ) [ 0000]
add_ln213                  (add                   ) [ 0000]
zext_ln34                  (zext                  ) [ 0000]
store_ln34                 (store                 ) [ 0000]
br_ln36                    (br                    ) [ 0000]
write_ln78                 (write                 ) [ 0000]
write_ln77                 (write                 ) [ 0000]
write_ln71                 (write                 ) [ 0000]
write_ln70                 (write                 ) [ 0000]
write_ln64                 (write                 ) [ 0000]
write_ln63                 (write                 ) [ 0000]
write_ln57                 (write                 ) [ 0000]
write_ln56                 (write                 ) [ 0000]
write_ln50                 (write                 ) [ 0000]
write_ln49                 (write                 ) [ 0000]
write_ln43                 (write                 ) [ 0000]
write_ln42                 (write                 ) [ 0000]
write_ln85                 (write                 ) [ 0000]
write_ln84                 (write                 ) [ 0000]
write_ln36                 (write                 ) [ 0000]
write_ln35                 (write                 ) [ 0000]
ret_ln91                   (ret                   ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="peID">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="peID"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sw_data">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sw_data"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="exist">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exist"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="tmp_dist">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_dist"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i8"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i25.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i15.i23.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i15.i25.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i12.i15.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBRAMWithByteEnable"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.volatile.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i56.i8.i48"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.bram.p0L_a8i8packedL"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i48.i8.i40"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i40.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i8.i24"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i8.i16"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i8.i56"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1004" name="peID_read_read_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="8" slack="0"/>
<pin id="168" dir="0" index="1" bw="8" slack="0"/>
<pin id="169" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="peID_read/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="tmpData_V_read_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="0"/>
<pin id="175" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmpData_V/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="grp_write_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="0" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="0" index="2" bw="1" slack="0"/>
<pin id="182" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln78/2 write_ln77/2 write_ln71/2 write_ln70/2 write_ln64/2 write_ln63/2 write_ln57/2 write_ln56/2 write_ln50/2 write_ln49/2 write_ln43/2 write_ln42/2 write_ln85/2 write_ln84/2 write_ln36/2 write_ln35/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="tmp_dist_addr_gep_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="64" slack="0"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="0" index="2" bw="12" slack="0"/>
<pin id="191" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tmp_dist_addr/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="grp_access_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="12" slack="0"/>
<pin id="196" dir="0" index="1" bw="64" slack="0"/>
<pin id="197" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="198" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="tmp_dist_load/1 store_ln76/2 store_ln69/2 store_ln62/2 store_ln55/2 store_ln48/2 store_ln41/2 store_ln83/2 store_ln34/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="grp_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="8" slack="1"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln213_7/2 add_ln213_6/2 add_ln213_5/2 add_ln213_4/2 add_ln213_3/2 add_ln213_2/2 add_ln213_1/2 add_ln213/2 "/>
</bind>
</comp>

<comp id="205" class="1004" name="srcDist_V_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="8" slack="0"/>
<pin id="207" dir="0" index="1" bw="32" slack="0"/>
<pin id="208" dir="0" index="2" bw="6" slack="0"/>
<pin id="209" dir="0" index="3" bw="6" slack="0"/>
<pin id="210" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="srcDist_V/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="dstVid_V_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="32" slack="0"/>
<pin id="217" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="dstVid_V/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="zext_ln215_1_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="24" slack="0"/>
<pin id="221" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215_1/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="zext_ln215_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="8" slack="0"/>
<pin id="225" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="ret_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="24" slack="0"/>
<pin id="229" dir="0" index="1" bw="8" slack="0"/>
<pin id="230" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret/1 "/>
</bind>
</comp>

<comp id="233" class="1004" name="trunc_ln1347_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="25" slack="0"/>
<pin id="235" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1347/1 "/>
</bind>
</comp>

<comp id="237" class="1004" name="tmp_6_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="1" slack="0"/>
<pin id="239" dir="0" index="1" bw="25" slack="0"/>
<pin id="240" dir="0" index="2" bw="6" slack="0"/>
<pin id="241" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="245" class="1004" name="sub_ln1364_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="1" slack="0"/>
<pin id="247" dir="0" index="1" bw="23" slack="0"/>
<pin id="248" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1364/1 "/>
</bind>
</comp>

<comp id="251" class="1004" name="trunc_ln1364_1_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="15" slack="0"/>
<pin id="253" dir="0" index="1" bw="23" slack="0"/>
<pin id="254" dir="0" index="2" bw="5" slack="0"/>
<pin id="255" dir="0" index="3" bw="6" slack="0"/>
<pin id="256" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1364_1/1 "/>
</bind>
</comp>

<comp id="261" class="1004" name="sub_ln1364_1_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="1" slack="0"/>
<pin id="263" dir="0" index="1" bw="15" slack="0"/>
<pin id="264" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1364_1/1 "/>
</bind>
</comp>

<comp id="267" class="1004" name="trunc_ln1364_2_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="15" slack="0"/>
<pin id="269" dir="0" index="1" bw="25" slack="0"/>
<pin id="270" dir="0" index="2" bw="5" slack="0"/>
<pin id="271" dir="0" index="3" bw="6" slack="0"/>
<pin id="272" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1364_2/1 "/>
</bind>
</comp>

<comp id="277" class="1004" name="rltDstIdx_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="1" slack="0"/>
<pin id="279" dir="0" index="1" bw="15" slack="0"/>
<pin id="280" dir="0" index="2" bw="15" slack="0"/>
<pin id="281" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="rltDstIdx/1 "/>
</bind>
</comp>

<comp id="285" class="1004" name="trunc_ln25_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="15" slack="0"/>
<pin id="287" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln25/1 "/>
</bind>
</comp>

<comp id="289" class="1004" name="rltAddr_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="12" slack="0"/>
<pin id="291" dir="0" index="1" bw="15" slack="0"/>
<pin id="292" dir="0" index="2" bw="3" slack="0"/>
<pin id="293" dir="0" index="3" bw="5" slack="0"/>
<pin id="294" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="rltAddr/1 "/>
</bind>
</comp>

<comp id="299" class="1004" name="zext_ln27_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="12" slack="0"/>
<pin id="301" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="dstVal_val_0_V_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="64" slack="0"/>
<pin id="306" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="dstVal_val_0_V/2 "/>
</bind>
</comp>

<comp id="308" class="1004" name="dstVal_val_7_V_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="8" slack="0"/>
<pin id="310" dir="0" index="1" bw="64" slack="0"/>
<pin id="311" dir="0" index="2" bw="7" slack="0"/>
<pin id="312" dir="0" index="3" bw="7" slack="0"/>
<pin id="313" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="dstVal_val_7_V/2 "/>
</bind>
</comp>

<comp id="318" class="1004" name="zext_ln1346_7_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="8" slack="1"/>
<pin id="320" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1346_7/2 "/>
</bind>
</comp>

<comp id="321" class="1004" name="ret_8_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="8" slack="0"/>
<pin id="323" dir="0" index="1" bw="1" slack="0"/>
<pin id="324" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_8/2 "/>
</bind>
</comp>

<comp id="327" class="1004" name="tmp_5_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="8" slack="0"/>
<pin id="329" dir="0" index="1" bw="64" slack="0"/>
<pin id="330" dir="0" index="2" bw="7" slack="0"/>
<pin id="331" dir="0" index="3" bw="7" slack="0"/>
<pin id="332" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="337" class="1004" name="zext_ln878_7_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="8" slack="0"/>
<pin id="339" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln878_7/2 "/>
</bind>
</comp>

<comp id="341" class="1004" name="icmp_ln878_7_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="9" slack="0"/>
<pin id="343" dir="0" index="1" bw="9" slack="0"/>
<pin id="344" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln878_7/2 "/>
</bind>
</comp>

<comp id="347" class="1004" name="shl_ln6_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="56" slack="0"/>
<pin id="349" dir="0" index="1" bw="8" slack="0"/>
<pin id="350" dir="0" index="2" bw="1" slack="0"/>
<pin id="351" dir="1" index="3" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln6/2 "/>
</bind>
</comp>

<comp id="355" class="1004" name="zext_ln76_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="56" slack="0"/>
<pin id="357" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln76/2 "/>
</bind>
</comp>

<comp id="360" class="1004" name="zext_ln1346_6_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="8" slack="1"/>
<pin id="362" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1346_6/2 "/>
</bind>
</comp>

<comp id="363" class="1004" name="ret_7_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="8" slack="0"/>
<pin id="365" dir="0" index="1" bw="1" slack="0"/>
<pin id="366" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_7/2 "/>
</bind>
</comp>

<comp id="369" class="1004" name="tmp_4_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="8" slack="0"/>
<pin id="371" dir="0" index="1" bw="64" slack="0"/>
<pin id="372" dir="0" index="2" bw="7" slack="0"/>
<pin id="373" dir="0" index="3" bw="7" slack="0"/>
<pin id="374" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="379" class="1004" name="zext_ln878_6_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="8" slack="0"/>
<pin id="381" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln878_6/2 "/>
</bind>
</comp>

<comp id="383" class="1004" name="icmp_ln878_6_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="9" slack="0"/>
<pin id="385" dir="0" index="1" bw="9" slack="0"/>
<pin id="386" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln878_6/2 "/>
</bind>
</comp>

<comp id="389" class="1004" name="shl_ln5_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="48" slack="0"/>
<pin id="391" dir="0" index="1" bw="8" slack="0"/>
<pin id="392" dir="0" index="2" bw="1" slack="0"/>
<pin id="393" dir="1" index="3" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln5/2 "/>
</bind>
</comp>

<comp id="397" class="1004" name="zext_ln69_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="48" slack="0"/>
<pin id="399" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln69/2 "/>
</bind>
</comp>

<comp id="402" class="1004" name="zext_ln1346_5_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="8" slack="1"/>
<pin id="404" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1346_5/2 "/>
</bind>
</comp>

<comp id="405" class="1004" name="ret_6_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="8" slack="0"/>
<pin id="407" dir="0" index="1" bw="1" slack="0"/>
<pin id="408" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_6/2 "/>
</bind>
</comp>

<comp id="411" class="1004" name="tmp_3_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="8" slack="0"/>
<pin id="413" dir="0" index="1" bw="64" slack="0"/>
<pin id="414" dir="0" index="2" bw="7" slack="0"/>
<pin id="415" dir="0" index="3" bw="7" slack="0"/>
<pin id="416" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="421" class="1004" name="zext_ln878_5_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="8" slack="0"/>
<pin id="423" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln878_5/2 "/>
</bind>
</comp>

<comp id="425" class="1004" name="icmp_ln878_5_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="9" slack="0"/>
<pin id="427" dir="0" index="1" bw="9" slack="0"/>
<pin id="428" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln878_5/2 "/>
</bind>
</comp>

<comp id="431" class="1004" name="shl_ln4_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="40" slack="0"/>
<pin id="433" dir="0" index="1" bw="8" slack="0"/>
<pin id="434" dir="0" index="2" bw="1" slack="0"/>
<pin id="435" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln4/2 "/>
</bind>
</comp>

<comp id="439" class="1004" name="zext_ln62_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="40" slack="0"/>
<pin id="441" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln62/2 "/>
</bind>
</comp>

<comp id="444" class="1004" name="zext_ln1346_4_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="8" slack="1"/>
<pin id="446" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1346_4/2 "/>
</bind>
</comp>

<comp id="447" class="1004" name="ret_5_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="8" slack="0"/>
<pin id="449" dir="0" index="1" bw="1" slack="0"/>
<pin id="450" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_5/2 "/>
</bind>
</comp>

<comp id="453" class="1004" name="tmp_2_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="8" slack="0"/>
<pin id="455" dir="0" index="1" bw="64" slack="0"/>
<pin id="456" dir="0" index="2" bw="6" slack="0"/>
<pin id="457" dir="0" index="3" bw="6" slack="0"/>
<pin id="458" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="463" class="1004" name="zext_ln878_4_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="8" slack="0"/>
<pin id="465" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln878_4/2 "/>
</bind>
</comp>

<comp id="467" class="1004" name="icmp_ln878_4_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="9" slack="0"/>
<pin id="469" dir="0" index="1" bw="9" slack="0"/>
<pin id="470" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln878_4/2 "/>
</bind>
</comp>

<comp id="473" class="1004" name="shl_ln3_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="32" slack="0"/>
<pin id="475" dir="0" index="1" bw="8" slack="0"/>
<pin id="476" dir="0" index="2" bw="1" slack="0"/>
<pin id="477" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln3/2 "/>
</bind>
</comp>

<comp id="481" class="1004" name="zext_ln55_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="32" slack="0"/>
<pin id="483" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln55/2 "/>
</bind>
</comp>

<comp id="486" class="1004" name="zext_ln1346_3_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="8" slack="1"/>
<pin id="488" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1346_3/2 "/>
</bind>
</comp>

<comp id="489" class="1004" name="ret_4_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="8" slack="0"/>
<pin id="491" dir="0" index="1" bw="1" slack="0"/>
<pin id="492" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_4/2 "/>
</bind>
</comp>

<comp id="495" class="1004" name="tmp_1_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="8" slack="0"/>
<pin id="497" dir="0" index="1" bw="64" slack="0"/>
<pin id="498" dir="0" index="2" bw="6" slack="0"/>
<pin id="499" dir="0" index="3" bw="6" slack="0"/>
<pin id="500" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="505" class="1004" name="zext_ln878_3_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="8" slack="0"/>
<pin id="507" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln878_3/2 "/>
</bind>
</comp>

<comp id="509" class="1004" name="icmp_ln878_3_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="9" slack="0"/>
<pin id="511" dir="0" index="1" bw="9" slack="0"/>
<pin id="512" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln878_3/2 "/>
</bind>
</comp>

<comp id="515" class="1004" name="shl_ln2_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="24" slack="0"/>
<pin id="517" dir="0" index="1" bw="8" slack="0"/>
<pin id="518" dir="0" index="2" bw="1" slack="0"/>
<pin id="519" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln2/2 "/>
</bind>
</comp>

<comp id="523" class="1004" name="zext_ln48_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="24" slack="0"/>
<pin id="525" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln48/2 "/>
</bind>
</comp>

<comp id="528" class="1004" name="zext_ln1346_2_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="8" slack="1"/>
<pin id="530" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1346_2/2 "/>
</bind>
</comp>

<comp id="531" class="1004" name="ret_3_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="8" slack="0"/>
<pin id="533" dir="0" index="1" bw="1" slack="0"/>
<pin id="534" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_3/2 "/>
</bind>
</comp>

<comp id="537" class="1004" name="tmp_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="8" slack="0"/>
<pin id="539" dir="0" index="1" bw="64" slack="0"/>
<pin id="540" dir="0" index="2" bw="5" slack="0"/>
<pin id="541" dir="0" index="3" bw="5" slack="0"/>
<pin id="542" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="547" class="1004" name="zext_ln878_2_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="8" slack="0"/>
<pin id="549" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln878_2/2 "/>
</bind>
</comp>

<comp id="551" class="1004" name="icmp_ln878_2_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="9" slack="0"/>
<pin id="553" dir="0" index="1" bw="9" slack="0"/>
<pin id="554" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln878_2/2 "/>
</bind>
</comp>

<comp id="557" class="1004" name="shl_ln1_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="16" slack="0"/>
<pin id="559" dir="0" index="1" bw="8" slack="0"/>
<pin id="560" dir="0" index="2" bw="1" slack="0"/>
<pin id="561" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/2 "/>
</bind>
</comp>

<comp id="565" class="1004" name="zext_ln41_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="16" slack="0"/>
<pin id="567" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln41/2 "/>
</bind>
</comp>

<comp id="570" class="1004" name="zext_ln1346_1_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="8" slack="1"/>
<pin id="572" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1346_1/2 "/>
</bind>
</comp>

<comp id="573" class="1004" name="ret_2_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="8" slack="0"/>
<pin id="575" dir="0" index="1" bw="1" slack="0"/>
<pin id="576" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_2/2 "/>
</bind>
</comp>

<comp id="579" class="1004" name="zext_ln878_1_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="8" slack="0"/>
<pin id="581" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln878_1/2 "/>
</bind>
</comp>

<comp id="583" class="1004" name="icmp_ln878_1_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="9" slack="0"/>
<pin id="585" dir="0" index="1" bw="9" slack="0"/>
<pin id="586" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln878_1/2 "/>
</bind>
</comp>

<comp id="589" class="1004" name="shl_ln_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="64" slack="0"/>
<pin id="591" dir="0" index="1" bw="8" slack="0"/>
<pin id="592" dir="0" index="2" bw="1" slack="0"/>
<pin id="593" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="598" class="1004" name="zext_ln1346_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="8" slack="1"/>
<pin id="600" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1346/2 "/>
</bind>
</comp>

<comp id="601" class="1004" name="ret_1_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="8" slack="0"/>
<pin id="603" dir="0" index="1" bw="1" slack="0"/>
<pin id="604" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_1/2 "/>
</bind>
</comp>

<comp id="607" class="1004" name="zext_ln878_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="8" slack="0"/>
<pin id="609" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln878/2 "/>
</bind>
</comp>

<comp id="611" class="1004" name="icmp_ln878_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="9" slack="0"/>
<pin id="613" dir="0" index="1" bw="9" slack="0"/>
<pin id="614" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln878/2 "/>
</bind>
</comp>

<comp id="617" class="1004" name="zext_ln34_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="8" slack="0"/>
<pin id="619" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34/2 "/>
</bind>
</comp>

<comp id="622" class="1005" name="srcDist_V_reg_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="8" slack="1"/>
<pin id="624" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="srcDist_V "/>
</bind>
</comp>

<comp id="635" class="1005" name="trunc_ln25_reg_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="3" slack="1"/>
<pin id="637" dir="1" index="1" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln25 "/>
</bind>
</comp>

<comp id="639" class="1005" name="tmp_dist_addr_reg_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="12" slack="1"/>
<pin id="641" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_dist_addr "/>
</bind>
</comp>

<comp id="644" class="1005" name="icmp_ln878_7_reg_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="1" slack="1"/>
<pin id="646" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln878_7 "/>
</bind>
</comp>

<comp id="648" class="1005" name="icmp_ln878_6_reg_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="1" slack="1"/>
<pin id="650" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln878_6 "/>
</bind>
</comp>

<comp id="652" class="1005" name="icmp_ln878_5_reg_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="1" slack="1"/>
<pin id="654" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln878_5 "/>
</bind>
</comp>

<comp id="656" class="1005" name="icmp_ln878_4_reg_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="1" slack="1"/>
<pin id="658" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln878_4 "/>
</bind>
</comp>

<comp id="660" class="1005" name="icmp_ln878_3_reg_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="1" slack="1"/>
<pin id="662" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln878_3 "/>
</bind>
</comp>

<comp id="664" class="1005" name="icmp_ln878_2_reg_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="1" slack="1"/>
<pin id="666" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln878_2 "/>
</bind>
</comp>

<comp id="668" class="1005" name="icmp_ln878_1_reg_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="1" slack="1"/>
<pin id="670" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln878_1 "/>
</bind>
</comp>

<comp id="672" class="1005" name="icmp_ln878_reg_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="1" slack="1"/>
<pin id="674" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln878 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="170"><net_src comp="8" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="0" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="10" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="2" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="183"><net_src comp="102" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="4" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="185"><net_src comp="104" pin="0"/><net_sink comp="178" pin=2"/></net>

<net id="186"><net_src comp="116" pin="0"/><net_sink comp="178" pin=2"/></net>

<net id="192"><net_src comp="6" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="193"><net_src comp="38" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="199"><net_src comp="187" pin="3"/><net_sink comp="194" pin=0"/></net>

<net id="204"><net_src comp="106" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="211"><net_src comp="12" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="212"><net_src comp="172" pin="2"/><net_sink comp="205" pin=1"/></net>

<net id="213"><net_src comp="14" pin="0"/><net_sink comp="205" pin=2"/></net>

<net id="214"><net_src comp="16" pin="0"/><net_sink comp="205" pin=3"/></net>

<net id="218"><net_src comp="172" pin="2"/><net_sink comp="215" pin=0"/></net>

<net id="222"><net_src comp="215" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="226"><net_src comp="166" pin="2"/><net_sink comp="223" pin=0"/></net>

<net id="231"><net_src comp="219" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="232"><net_src comp="223" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="236"><net_src comp="227" pin="2"/><net_sink comp="233" pin=0"/></net>

<net id="242"><net_src comp="18" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="243"><net_src comp="227" pin="2"/><net_sink comp="237" pin=1"/></net>

<net id="244"><net_src comp="14" pin="0"/><net_sink comp="237" pin=2"/></net>

<net id="249"><net_src comp="20" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="250"><net_src comp="233" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="257"><net_src comp="22" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="258"><net_src comp="245" pin="2"/><net_sink comp="251" pin=1"/></net>

<net id="259"><net_src comp="24" pin="0"/><net_sink comp="251" pin=2"/></net>

<net id="260"><net_src comp="26" pin="0"/><net_sink comp="251" pin=3"/></net>

<net id="265"><net_src comp="28" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="266"><net_src comp="251" pin="4"/><net_sink comp="261" pin=1"/></net>

<net id="273"><net_src comp="30" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="274"><net_src comp="227" pin="2"/><net_sink comp="267" pin=1"/></net>

<net id="275"><net_src comp="24" pin="0"/><net_sink comp="267" pin=2"/></net>

<net id="276"><net_src comp="26" pin="0"/><net_sink comp="267" pin=3"/></net>

<net id="282"><net_src comp="237" pin="3"/><net_sink comp="277" pin=0"/></net>

<net id="283"><net_src comp="261" pin="2"/><net_sink comp="277" pin=1"/></net>

<net id="284"><net_src comp="267" pin="4"/><net_sink comp="277" pin=2"/></net>

<net id="288"><net_src comp="277" pin="3"/><net_sink comp="285" pin=0"/></net>

<net id="295"><net_src comp="32" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="296"><net_src comp="277" pin="3"/><net_sink comp="289" pin=1"/></net>

<net id="297"><net_src comp="34" pin="0"/><net_sink comp="289" pin=2"/></net>

<net id="298"><net_src comp="36" pin="0"/><net_sink comp="289" pin=3"/></net>

<net id="302"><net_src comp="289" pin="4"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="307"><net_src comp="194" pin="3"/><net_sink comp="304" pin=0"/></net>

<net id="314"><net_src comp="90" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="315"><net_src comp="194" pin="3"/><net_sink comp="308" pin=1"/></net>

<net id="316"><net_src comp="92" pin="0"/><net_sink comp="308" pin=2"/></net>

<net id="317"><net_src comp="94" pin="0"/><net_sink comp="308" pin=3"/></net>

<net id="325"><net_src comp="318" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="326"><net_src comp="96" pin="0"/><net_sink comp="321" pin=1"/></net>

<net id="333"><net_src comp="90" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="334"><net_src comp="194" pin="3"/><net_sink comp="327" pin=1"/></net>

<net id="335"><net_src comp="98" pin="0"/><net_sink comp="327" pin=2"/></net>

<net id="336"><net_src comp="100" pin="0"/><net_sink comp="327" pin=3"/></net>

<net id="340"><net_src comp="327" pin="4"/><net_sink comp="337" pin=0"/></net>

<net id="345"><net_src comp="321" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="346"><net_src comp="337" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="352"><net_src comp="108" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="353"><net_src comp="200" pin="2"/><net_sink comp="347" pin=1"/></net>

<net id="354"><net_src comp="110" pin="0"/><net_sink comp="347" pin=2"/></net>

<net id="358"><net_src comp="347" pin="3"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="367"><net_src comp="360" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="368"><net_src comp="96" pin="0"/><net_sink comp="363" pin=1"/></net>

<net id="375"><net_src comp="90" pin="0"/><net_sink comp="369" pin=0"/></net>

<net id="376"><net_src comp="194" pin="3"/><net_sink comp="369" pin=1"/></net>

<net id="377"><net_src comp="118" pin="0"/><net_sink comp="369" pin=2"/></net>

<net id="378"><net_src comp="120" pin="0"/><net_sink comp="369" pin=3"/></net>

<net id="382"><net_src comp="369" pin="4"/><net_sink comp="379" pin=0"/></net>

<net id="387"><net_src comp="363" pin="2"/><net_sink comp="383" pin=0"/></net>

<net id="388"><net_src comp="379" pin="1"/><net_sink comp="383" pin=1"/></net>

<net id="394"><net_src comp="122" pin="0"/><net_sink comp="389" pin=0"/></net>

<net id="395"><net_src comp="200" pin="2"/><net_sink comp="389" pin=1"/></net>

<net id="396"><net_src comp="124" pin="0"/><net_sink comp="389" pin=2"/></net>

<net id="400"><net_src comp="389" pin="3"/><net_sink comp="397" pin=0"/></net>

<net id="401"><net_src comp="397" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="409"><net_src comp="402" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="410"><net_src comp="96" pin="0"/><net_sink comp="405" pin=1"/></net>

<net id="417"><net_src comp="90" pin="0"/><net_sink comp="411" pin=0"/></net>

<net id="418"><net_src comp="194" pin="3"/><net_sink comp="411" pin=1"/></net>

<net id="419"><net_src comp="128" pin="0"/><net_sink comp="411" pin=2"/></net>

<net id="420"><net_src comp="130" pin="0"/><net_sink comp="411" pin=3"/></net>

<net id="424"><net_src comp="411" pin="4"/><net_sink comp="421" pin=0"/></net>

<net id="429"><net_src comp="405" pin="2"/><net_sink comp="425" pin=0"/></net>

<net id="430"><net_src comp="421" pin="1"/><net_sink comp="425" pin=1"/></net>

<net id="436"><net_src comp="132" pin="0"/><net_sink comp="431" pin=0"/></net>

<net id="437"><net_src comp="200" pin="2"/><net_sink comp="431" pin=1"/></net>

<net id="438"><net_src comp="58" pin="0"/><net_sink comp="431" pin=2"/></net>

<net id="442"><net_src comp="431" pin="3"/><net_sink comp="439" pin=0"/></net>

<net id="443"><net_src comp="439" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="451"><net_src comp="444" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="452"><net_src comp="96" pin="0"/><net_sink comp="447" pin=1"/></net>

<net id="459"><net_src comp="90" pin="0"/><net_sink comp="453" pin=0"/></net>

<net id="460"><net_src comp="194" pin="3"/><net_sink comp="453" pin=1"/></net>

<net id="461"><net_src comp="14" pin="0"/><net_sink comp="453" pin=2"/></net>

<net id="462"><net_src comp="16" pin="0"/><net_sink comp="453" pin=3"/></net>

<net id="466"><net_src comp="453" pin="4"/><net_sink comp="463" pin=0"/></net>

<net id="471"><net_src comp="447" pin="2"/><net_sink comp="467" pin=0"/></net>

<net id="472"><net_src comp="463" pin="1"/><net_sink comp="467" pin=1"/></net>

<net id="478"><net_src comp="136" pin="0"/><net_sink comp="473" pin=0"/></net>

<net id="479"><net_src comp="200" pin="2"/><net_sink comp="473" pin=1"/></net>

<net id="480"><net_src comp="138" pin="0"/><net_sink comp="473" pin=2"/></net>

<net id="484"><net_src comp="473" pin="3"/><net_sink comp="481" pin=0"/></net>

<net id="485"><net_src comp="481" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="493"><net_src comp="486" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="494"><net_src comp="96" pin="0"/><net_sink comp="489" pin=1"/></net>

<net id="501"><net_src comp="90" pin="0"/><net_sink comp="495" pin=0"/></net>

<net id="502"><net_src comp="194" pin="3"/><net_sink comp="495" pin=1"/></net>

<net id="503"><net_src comp="142" pin="0"/><net_sink comp="495" pin=2"/></net>

<net id="504"><net_src comp="144" pin="0"/><net_sink comp="495" pin=3"/></net>

<net id="508"><net_src comp="495" pin="4"/><net_sink comp="505" pin=0"/></net>

<net id="513"><net_src comp="489" pin="2"/><net_sink comp="509" pin=0"/></net>

<net id="514"><net_src comp="505" pin="1"/><net_sink comp="509" pin=1"/></net>

<net id="520"><net_src comp="146" pin="0"/><net_sink comp="515" pin=0"/></net>

<net id="521"><net_src comp="200" pin="2"/><net_sink comp="515" pin=1"/></net>

<net id="522"><net_src comp="148" pin="0"/><net_sink comp="515" pin=2"/></net>

<net id="526"><net_src comp="515" pin="3"/><net_sink comp="523" pin=0"/></net>

<net id="527"><net_src comp="523" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="535"><net_src comp="528" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="536"><net_src comp="96" pin="0"/><net_sink comp="531" pin=1"/></net>

<net id="543"><net_src comp="90" pin="0"/><net_sink comp="537" pin=0"/></net>

<net id="544"><net_src comp="194" pin="3"/><net_sink comp="537" pin=1"/></net>

<net id="545"><net_src comp="24" pin="0"/><net_sink comp="537" pin=2"/></net>

<net id="546"><net_src comp="152" pin="0"/><net_sink comp="537" pin=3"/></net>

<net id="550"><net_src comp="537" pin="4"/><net_sink comp="547" pin=0"/></net>

<net id="555"><net_src comp="531" pin="2"/><net_sink comp="551" pin=0"/></net>

<net id="556"><net_src comp="547" pin="1"/><net_sink comp="551" pin=1"/></net>

<net id="562"><net_src comp="154" pin="0"/><net_sink comp="557" pin=0"/></net>

<net id="563"><net_src comp="200" pin="2"/><net_sink comp="557" pin=1"/></net>

<net id="564"><net_src comp="156" pin="0"/><net_sink comp="557" pin=2"/></net>

<net id="568"><net_src comp="557" pin="3"/><net_sink comp="565" pin=0"/></net>

<net id="569"><net_src comp="565" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="577"><net_src comp="570" pin="1"/><net_sink comp="573" pin=0"/></net>

<net id="578"><net_src comp="96" pin="0"/><net_sink comp="573" pin=1"/></net>

<net id="582"><net_src comp="308" pin="4"/><net_sink comp="579" pin=0"/></net>

<net id="587"><net_src comp="573" pin="2"/><net_sink comp="583" pin=0"/></net>

<net id="588"><net_src comp="579" pin="1"/><net_sink comp="583" pin=1"/></net>

<net id="594"><net_src comp="160" pin="0"/><net_sink comp="589" pin=0"/></net>

<net id="595"><net_src comp="200" pin="2"/><net_sink comp="589" pin=1"/></net>

<net id="596"><net_src comp="162" pin="0"/><net_sink comp="589" pin=2"/></net>

<net id="597"><net_src comp="589" pin="3"/><net_sink comp="194" pin=1"/></net>

<net id="605"><net_src comp="598" pin="1"/><net_sink comp="601" pin=0"/></net>

<net id="606"><net_src comp="96" pin="0"/><net_sink comp="601" pin=1"/></net>

<net id="610"><net_src comp="304" pin="1"/><net_sink comp="607" pin=0"/></net>

<net id="615"><net_src comp="601" pin="2"/><net_sink comp="611" pin=0"/></net>

<net id="616"><net_src comp="607" pin="1"/><net_sink comp="611" pin=1"/></net>

<net id="620"><net_src comp="200" pin="2"/><net_sink comp="617" pin=0"/></net>

<net id="621"><net_src comp="617" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="625"><net_src comp="205" pin="4"/><net_sink comp="622" pin=0"/></net>

<net id="626"><net_src comp="622" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="627"><net_src comp="622" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="628"><net_src comp="622" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="629"><net_src comp="622" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="630"><net_src comp="622" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="631"><net_src comp="622" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="632"><net_src comp="622" pin="1"/><net_sink comp="528" pin=0"/></net>

<net id="633"><net_src comp="622" pin="1"/><net_sink comp="570" pin=0"/></net>

<net id="634"><net_src comp="622" pin="1"/><net_sink comp="598" pin=0"/></net>

<net id="638"><net_src comp="285" pin="1"/><net_sink comp="635" pin=0"/></net>

<net id="642"><net_src comp="187" pin="3"/><net_sink comp="639" pin=0"/></net>

<net id="643"><net_src comp="639" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="647"><net_src comp="341" pin="2"/><net_sink comp="644" pin=0"/></net>

<net id="651"><net_src comp="383" pin="2"/><net_sink comp="648" pin=0"/></net>

<net id="655"><net_src comp="425" pin="2"/><net_sink comp="652" pin=0"/></net>

<net id="659"><net_src comp="467" pin="2"/><net_sink comp="656" pin=0"/></net>

<net id="663"><net_src comp="509" pin="2"/><net_sink comp="660" pin=0"/></net>

<net id="667"><net_src comp="551" pin="2"/><net_sink comp="664" pin=0"/></net>

<net id="671"><net_src comp="583" pin="2"/><net_sink comp="668" pin=0"/></net>

<net id="675"><net_src comp="611" pin="2"/><net_sink comp="672" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: exist | {3 }
	Port: tmp_dist | {2 }
 - Input state : 
	Port: BFS_Gather : peID | {1 }
	Port: BFS_Gather : sw_data | {1 }
	Port: BFS_Gather : tmp_dist | {1 2 }
  - Chain level:
	State 1
		zext_ln215_1 : 1
		ret : 2
		trunc_ln1347 : 3
		tmp_6 : 3
		sub_ln1364 : 4
		trunc_ln1364_1 : 5
		sub_ln1364_1 : 6
		trunc_ln1364_2 : 3
		rltDstIdx : 7
		trunc_ln25 : 8
		rltAddr : 8
		zext_ln27 : 9
		tmp_dist_addr : 10
		tmp_dist_load : 11
		switch_ln29 : 9
	State 2
		dstVal_val_0_V : 1
		dstVal_val_7_V : 1
		ret_8 : 1
		tmp_5 : 1
		zext_ln878_7 : 2
		icmp_ln878_7 : 3
		br_ln75 : 4
		shl_ln6 : 1
		zext_ln76 : 2
		store_ln76 : 3
		ret_7 : 1
		tmp_4 : 1
		zext_ln878_6 : 2
		icmp_ln878_6 : 3
		br_ln68 : 4
		shl_ln5 : 1
		zext_ln69 : 2
		store_ln69 : 3
		ret_6 : 1
		tmp_3 : 1
		zext_ln878_5 : 2
		icmp_ln878_5 : 3
		br_ln61 : 4
		shl_ln4 : 1
		zext_ln62 : 2
		store_ln62 : 3
		ret_5 : 1
		tmp_2 : 1
		zext_ln878_4 : 2
		icmp_ln878_4 : 3
		br_ln54 : 4
		shl_ln3 : 1
		zext_ln55 : 2
		store_ln55 : 3
		ret_4 : 1
		tmp_1 : 1
		zext_ln878_3 : 2
		icmp_ln878_3 : 3
		br_ln47 : 4
		shl_ln2 : 1
		zext_ln48 : 2
		store_ln48 : 3
		ret_3 : 1
		tmp : 1
		zext_ln878_2 : 2
		icmp_ln878_2 : 3
		br_ln40 : 4
		shl_ln1 : 1
		zext_ln41 : 2
		store_ln41 : 3
		ret_2 : 1
		zext_ln878_1 : 2
		icmp_ln878_1 : 3
		br_ln82 : 4
		shl_ln : 1
		store_ln83 : 2
		ret_1 : 1
		zext_ln878 : 2
		icmp_ln878 : 3
		br_ln33 : 4
		zext_ln34 : 1
		store_ln34 : 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|          |       grp_fu_200      |    0    |    15   |
|          |      ret_8_fu_321     |    0    |    15   |
|          |      ret_7_fu_363     |    0    |    15   |
|          |      ret_6_fu_405     |    0    |    15   |
|    add   |      ret_5_fu_447     |    0    |    15   |
|          |      ret_4_fu_489     |    0    |    15   |
|          |      ret_3_fu_531     |    0    |    15   |
|          |      ret_2_fu_573     |    0    |    15   |
|          |      ret_1_fu_601     |    0    |    15   |
|----------|-----------------------|---------|---------|
|          |  icmp_ln878_7_fu_341  |    0    |    11   |
|          |  icmp_ln878_6_fu_383  |    0    |    11   |
|          |  icmp_ln878_5_fu_425  |    0    |    11   |
|   icmp   |  icmp_ln878_4_fu_467  |    0    |    11   |
|          |  icmp_ln878_3_fu_509  |    0    |    11   |
|          |  icmp_ln878_2_fu_551  |    0    |    11   |
|          |  icmp_ln878_1_fu_583  |    0    |    11   |
|          |   icmp_ln878_fu_611   |    0    |    11   |
|----------|-----------------------|---------|---------|
|          |       ret_fu_227      |    0    |    31   |
|    sub   |   sub_ln1364_fu_245   |    0    |    30   |
|          |  sub_ln1364_1_fu_261  |    0    |    22   |
|----------|-----------------------|---------|---------|
|  select  |    rltDstIdx_fu_277   |    0    |    15   |
|----------|-----------------------|---------|---------|
|   read   | peID_read_read_fu_166 |    0    |    0    |
|          | tmpData_V_read_fu_172 |    0    |    0    |
|----------|-----------------------|---------|---------|
|   write  |    grp_write_fu_178   |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |    srcDist_V_fu_205   |    0    |    0    |
|          | trunc_ln1364_1_fu_251 |    0    |    0    |
|          | trunc_ln1364_2_fu_267 |    0    |    0    |
|          |     rltAddr_fu_289    |    0    |    0    |
|          | dstVal_val_7_V_fu_308 |    0    |    0    |
|partselect|      tmp_5_fu_327     |    0    |    0    |
|          |      tmp_4_fu_369     |    0    |    0    |
|          |      tmp_3_fu_411     |    0    |    0    |
|          |      tmp_2_fu_453     |    0    |    0    |
|          |      tmp_1_fu_495     |    0    |    0    |
|          |       tmp_fu_537      |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |    dstVid_V_fu_215    |    0    |    0    |
|   trunc  |  trunc_ln1347_fu_233  |    0    |    0    |
|          |   trunc_ln25_fu_285   |    0    |    0    |
|          | dstVal_val_0_V_fu_304 |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |  zext_ln215_1_fu_219  |    0    |    0    |
|          |   zext_ln215_fu_223   |    0    |    0    |
|          |    zext_ln27_fu_299   |    0    |    0    |
|          |  zext_ln1346_7_fu_318 |    0    |    0    |
|          |  zext_ln878_7_fu_337  |    0    |    0    |
|          |    zext_ln76_fu_355   |    0    |    0    |
|          |  zext_ln1346_6_fu_360 |    0    |    0    |
|          |  zext_ln878_6_fu_379  |    0    |    0    |
|          |    zext_ln69_fu_397   |    0    |    0    |
|          |  zext_ln1346_5_fu_402 |    0    |    0    |
|          |  zext_ln878_5_fu_421  |    0    |    0    |
|          |    zext_ln62_fu_439   |    0    |    0    |
|   zext   |  zext_ln1346_4_fu_444 |    0    |    0    |
|          |  zext_ln878_4_fu_463  |    0    |    0    |
|          |    zext_ln55_fu_481   |    0    |    0    |
|          |  zext_ln1346_3_fu_486 |    0    |    0    |
|          |  zext_ln878_3_fu_505  |    0    |    0    |
|          |    zext_ln48_fu_523   |    0    |    0    |
|          |  zext_ln1346_2_fu_528 |    0    |    0    |
|          |  zext_ln878_2_fu_547  |    0    |    0    |
|          |    zext_ln41_fu_565   |    0    |    0    |
|          |  zext_ln1346_1_fu_570 |    0    |    0    |
|          |  zext_ln878_1_fu_579  |    0    |    0    |
|          |   zext_ln1346_fu_598  |    0    |    0    |
|          |   zext_ln878_fu_607   |    0    |    0    |
|          |    zext_ln34_fu_617   |    0    |    0    |
|----------|-----------------------|---------|---------|
| bitselect|      tmp_6_fu_237     |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |     shl_ln6_fu_347    |    0    |    0    |
|          |     shl_ln5_fu_389    |    0    |    0    |
|          |     shl_ln4_fu_431    |    0    |    0    |
|bitconcatenate|     shl_ln3_fu_473    |    0    |    0    |
|          |     shl_ln2_fu_515    |    0    |    0    |
|          |     shl_ln1_fu_557    |    0    |    0    |
|          |     shl_ln_fu_589     |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |   321   |
|----------|-----------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
| icmp_ln878_1_reg_668|    1   |
| icmp_ln878_2_reg_664|    1   |
| icmp_ln878_3_reg_660|    1   |
| icmp_ln878_4_reg_656|    1   |
| icmp_ln878_5_reg_652|    1   |
| icmp_ln878_6_reg_648|    1   |
| icmp_ln878_7_reg_644|    1   |
|  icmp_ln878_reg_672 |    1   |
|  srcDist_V_reg_622  |    8   |
|tmp_dist_addr_reg_639|   12   |
|  trunc_ln25_reg_635 |    3   |
+---------------------+--------+
|        Total        |   31   |
+---------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_178 |  p2  |   2  |   1  |    2   |
| grp_access_fu_194 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_194 |  p1  |   8  |  64  |   512  ||    43   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   538  || 1.35814 ||    52   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   321  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   52   |
|  Register |    -   |   31   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   31   |   373  |
+-----------+--------+--------+--------+
