# task3

*COMPANY*: CODTECH IT SOLUTIONS

*NAME*: PENTAKOTA HEMA SREE

*INTERN ID*: CT04DF2769

*DOMAIN*: VLSI

*DURATION*: 4 WEEKS

*MENTOR*: NEELA SANTOSH

** In task3 I have written verilog code and test bench to design a 4-STAGE PIPELINED PROCESSOR with basic instructions like add,sub,and,load and I have used edaplayground for writing code and execution of simulation**

*simulation*:

