\input{common/slides_common}

\newif\ifbook
\input{../shared/chisel}

\title{Outro}
\author{Martin Schoeberl}
\date{\today}
\institute{Technical University of Denmark\\
Embedded Systems Engineering}

\begin{document}

\begin{frame}
\titlepage
\end{frame}

\begin{frame}[fragile]{Overview}
\begin{itemize}
\item Evaluation
% \item Chisel from scratch
\item Who is Alan Turing?
\item Lipsi, a simple processor
\item Show vending machine next week
\item Report hand-in at DTU Learn (26 May)
%\item We have well known guest lectures today
\begin{itemize}
\item Please check now if visible
\end{itemize}
\end{itemize}
\end{frame}


%\begin{frame}[fragile]{The Online Exam}
%\begin{itemize}
%\item At \url{https://eksamen.dtu.dk/}
%\item On Tuesday 18/5 10:00--12:00 (12:30)
%\item It will be two parts:
%\begin{itemize}
%\item Multiple choice
%\item Download and hand in a PDF document (e.g., generated from Word or photo taken)
%\end{itemize}
%\end{itemize}
%\end{frame}


\begin{frame}[fragile]{Evaluation}
\begin{itemize}
%\item Thank you!
\item In general, it looks like most enjoyed DE2 :-)
\item Some complained it was only Chisel and nothing new
\begin{itemize}
\item I disagree
\item e.g., did you already know: tick generation, FSMD, input synchronization, timing, verification, memory, UART,...
\end{itemize}
\item We can take a quick look
\item You can give me additional feedback here in class
\end{itemize}
\end{frame}

%\begin{frame}[fragile]{Write in Chisel from Scratch}
%\begin{itemize}
%\item This was a request from the evaluation
%\item Should not be too hard
%\item We need just two files
%\begin{itemize}
%\item \code{build.sbt} for library dependencies
%\item One Scala file
%\end{itemize}
%\item Let's do it now!
%\end{itemize}
%\end{frame}

\begin{frame}[fragile]{FSMD}
\begin{itemize}
\item A finite-state machine with a datapath
\item Can compute
\item Your vending machine is an FSMD
\item Can we use this to build a general processor?
\end{itemize}
\end{frame}

\begin{frame}[fragile]{What is a \emph{General} Processor?}
\begin{itemize}
\item A computing machine that can compute all computable problems
\item What is computable?
\item Mr. \href{https://en.wikipedia.org/wiki/Alan_Turing}{Turing} thought about this before computers where built (1936)
\item The \href{https://en.wikipedia.org/wiki/Turing_machine}{Turing machine} can compute all computable problems
\item How useful is this?
\item What is NOT computable?
\item Assumption is infinite resources (memory)
\item But even with finite amount of memory it is a VERY useful classification
\end{itemize}
\end{frame}

\begin{frame}[fragile]{A Practical Turing-Complete Machine}
\begin{itemize}
\item Compute with some operations
\item Control 1: an FSM to steer the datapath
\item Control 2: instructions to steer the FSM
\item Storage: memory for the \emph{infinite/large} storage
\end{itemize}
\end{frame}

\begin{frame}[fragile]{Can We Build Such a Processor?}
\begin{itemize}
\item Our Chisel and digital design knowledge should be enough
\item Let's start with a simple one
\item An FSMD plus memory
\item As it is small, we  name it after a small island: Lipsi
\end{itemize}
\end{frame}

\begin{frame}[fragile]{Lipsi}
\begin{itemize}
\item The paper: \href{https://www.jopdesign.com/doc/lipsi.pdf}{Lipsi: Probably the Smallest Processor in the World}
\item Code: \href{https://github.com/schoeberl/lipsi}{The Chisel Code}
\item A simple Accumulator machine
\item Small enough to fit into a \href{https://github.com/schoeberl/tt06-lipsi}{Tiny Tapeout tile}
\end{itemize}
\end{frame}


\begin{frame}[fragile]{Lipsi Datapath}
\begin{figure}
  \includegraphics[scale=0.5]{../figures/lipsi}
\end{figure}
\end{frame}

\begin{frame}[fragile]{Datapath Elemenets}
\begin{itemize}
\item An arithmetic-logic unit (ALU)
\item An accumulator: register A
\item Memory for instructions and data
\item a program counter (PC)
\end{itemize}
\end{frame}

\begin{frame}[fragile]{Commanding the FSM}
\begin{itemize}
\item We need so-called instructions
\item They drive the FSM
\item To computer (e.g., +, -, or): ALU operations
\item To load from and store into memory
\item To (conditionally) branch (implement if/else, loops)
\end{itemize}
\end{frame}

\begin{frame}[fragile]{Lipsi Instruction Set}
{\footnotesize
\begin{table}
\begin{tabular}{lllll}
\toprule
Encoding & & Instruction & Meaning & Operation \\
\midrule
\code{0fff rrrr} & & $f$ rx & ALU register & A = A $f$ m[r]\\
\code{1000 rrrr} & & st rx & store A into register & m[r] = A\\
\code{1001 rrrr} & & brl rx & branch and link & m[r] = PC, PC = A\\
\code{1010 rrrr} & & ldind (rx) & load indirect & A = m[m[r]]\\
\code{1011 rrrr} & & stind (rx) & store indirect &m[m[r]] = A\\
\code{1100 -fff} & \code{nnnn nnnn} & $fi$ n & ALU immediate & A = A $f$ n\\
\code{1101 --00} & \code{aaaa aaaa} & br & branch & PC = a\\
\code{1101 --10} & \code{aaaa aaaa} & brz & branch if A is zero & PC = a\\
\code{1101 --11} & \code{aaaa aaaa} & brnz & branch if A is not zero & PC = a\\
\code{1110 --ff} & & sh &ALU shift & A = shift(A)\\
\code{1111 aaaa} & & io & input and output & IO = A, A = IO \\
\code{1111 1111} & & exit & exit for the tester & PC = PC\\
\bottomrule
\end{tabular}
\end{table}
}
\end{frame}

\begin{frame}[fragile]{ALU Operations}
\begin{table}
\begin{tabular}{lll}
\toprule
Encoding & Name & Operation \\
\midrule
\code{000} & add & $A = A + op$\\
\code{001} & sub & $A = A - op$\\
\code{010} & adc & $A = A + op + c$\\
\code{011} & sbb & $A = A - op - c$\\
\code{100} & and & $A = A \wedge op$\\
\code{101} & or & $A = A \vee op$\\
\code{110} & xor & $A = A \oplus op$\\
\code{111} & ld & $A = op$\\
\bottomrule
\end{tabular}
\end{table}
\end{frame}

\begin{frame}[fragile]{The ALU}
\begin{chisel}
  val add :: sub :: adc :: sbb :: and :: or :: xor :: ld :: Nil = Enum(8)
  switch(funcReg) {
    is(add) { res := accuReg + op }
    is(sub) { res := accuReg - op }
    is(adc) { res := accuReg + op } // TODO: adc
    is(sbb) { res := accuReg - op } // TODO: sbb
    is(and) { res := accuReg & op }
    is(or) { res := accuReg | op }
    is(xor) { res := accuReg ^ op }
    is(ld) { res := op }
  }
\end{chisel}
\end{frame}


\begin{frame}[fragile]{Some Defaults}
\begin{chisel}
  wrEna := false.B
  wrAddr := rdData
  rdAddr := Cat(0.U(1.W), nextPC)
  updPC := true.B
  nextPC := pcReg + 1.U
  enaAccuReg := false.B
  enaPcReg := false.B
  enaIoReg := false.B
\end{chisel}
\end{frame}


\begin{frame}[fragile]{Conditions for Branches}
\begin{chisel}
  val accuZero = accuReg === 0.U

  val doBranch = (rdData(1, 0) === 0.U) ||
    ((rdData(1, 0) === 2.U) && accuZero) ||
    ((rdData(1, 0) === 3.U) && !accuZero)
\end{chisel}
\end{frame}

\begin{frame}[fragile]{The FSM States and Register}
\begin{chisel}
  val fetch :: execute :: stind :: ldind1 :: ldind2 :: exit :: Nil = Enum(6)
  val stateReg = RegInit(fetch)
\end{chisel}
\end{frame}


\begin{frame}[fragile]{A Large State Machine}
\begin{chisel}
  switch(stateReg) {
    is(fetch) {
      stateReg := execute
      funcReg := rdData(6, 4)
      // ALU register
      when(rdData(7) === 0.U) {
        updPC := false.B
        funcReg := rdData(6, 4)
        enaAccuReg := true.B
        rdAddr := Cat(0x10.U, rdData(3, 0))
      }
      // st rx, is just a single cycle
      when(rdData(7, 4) === 0x8.U) {
        wrAddr := Cat(0.U, rdData(3, 0))
        wrEna := true.B
        stateReg := fetch
      }
    ...
\end{chisel}
\end{frame}



\begin{frame}[fragile]{Memory}
\begin{itemize}
\item Code memory for instructions
\item Data memory for data
\item Merge those two
\item Instruction memory filled with a program
\item That program is an assembler written in Scala
\end{itemize}
\end{frame}

\begin{frame}[fragile]{Code and Data Memory}
\begin{chisel}
  val program = VecInit(util.Assembler.getProgram(prog).map(_.U))
  val instr = program(rdAddrReg(7, 0))

  val mem = Mem(256, UInt(8.W))
  val data = mem(rdAddrReg(7, 0))
  when(io.wrEna) {
    mem(io.wrAddr) := io.wrData
  }
  
  // Output MUX
  io.rdData := Mux(rdAddrReg(8), data, instr)
\end{chisel}
\end{frame}


\begin{frame}[fragile]{An Assembly Program Example}
\begin{itemize}
\item Digital hardware and processors only understand 0 and 1
\item But, we do not want to program in 0s and 1s
\item We write in \href{https://en.wikipedia.org/wiki/Assembly_language}{assembly language}
\end{itemize}
\begin{chisel}
ldi 0x12
st r1
ldi 0x34
st r2
ldi 0
add r1
add r2
# now it is 0x46
\end{chisel}
\end{frame}

\begin{frame}[fragile]{Assembling Instructions}
\begin{chisel}
    for (line <- source.getLines()) {
      if (!pass2) println(line)
      val tokens = line.trim.split(" ")
      val Pattern = "(.*:)".r
      val instr = tokens(0) match {
        case "#" => // comment
        case Pattern(l) => if (!pass2) symbols += (l.substring(0, l.length - 1) -> pc)
        case "add" => 0x00 + regNumber(tokens(1))
        case "sub" => 0x10 + regNumber(tokens(1))
        case "adc" => 0x20 + regNumber(tokens(1))
        case "sbb" => 0x30 + regNumber(tokens(1))
        case "and" => 0x40 + regNumber(tokens(1))
        case "or" => 0x50 + regNumber(tokens(1))
\end{chisel}
This is done at hardware generation
\end{frame}



\begin{frame}[fragile]{Co-simulation for Testing}
\begin{itemize}
\item Write an implementation of Lipsi in Scala
\item This is an instruction set simulator, not hardware
\item This is your golden model
\item Run programs on the simulator and in the Chisel hardware
\item Compare the results (the value in the accumulator)
\end{itemize}
\end{frame}

\begin{frame}[fragile]{Processor Summary}
\begin{itemize}
\item This is a tiny processor as an example
\item Chisel is productive: this was all done in 14 hours!
\item Kind of useful for small systems
\item You could implement your vending machine on it
\item Is this the way a general processor is built?
\item Not today, we use something called pipelining
\item You can learn this in:
\begin{itemize}
\item 02155: Computer Architecture and Engineering
\end{itemize}
\end{itemize}
\end{frame}

\begin{frame}[fragile]{02155: Computer Architecture and Engineering}
\begin{itemize}
\item \href{http://www2.imm.dtu.dk/courses/02155/}{Course description}
\item Learn how a real-world processor work
\item Learn the language of the machine (instructions)
\item Virtual memory and caches
\item We use RISC-V, the free instruction set
\item Project: write a simulator for the RISC-V
\begin{itemize}
\item In any language, may be in Chisel
\item May even be a full implementation in an FPGA
\end{itemize}
\item You can also do a complete RISC-V in an FPGA in a 3 weeks course
\end{itemize}
\end{frame}

\begin{frame}[fragile]{Future with Digital Design Education}
\begin{itemize}
\item There are many companies in DK doing chip design
\item See \href{https://chipday.dk/}{DTU Chip Day}
\item FPGAs are available in the cloud
\begin{itemize}
\item To speedup computing
\item You can rent them from Amazon
\end{itemize}
\item FPGAs are also used in embedded systems
\item Digital design is only part of a computer engineering education
\end{itemize}
\end{frame}



\begin{frame}[fragile]{Computer Engineering Education at DTU}
\begin{itemize}
\item On the interaction between hardware and software
\item Very well payed jobs :-)
\item DTU has now a clear path to a computer engineering education
\begin{itemize}
\item We started with the Computer Engineering (CE) BSc in fall 2023
\end{itemize}
\item With a Bsc. in EE: specialization in Indlejrede systemer og programmering
\begin{itemize}
\item 02155 Computer Architecture and Engineering
\item 02105 Algoritmer og datastrukturer
\end{itemize}
\item Continue as MSc. in Computer Science and Engineering
\item Specialization in
\begin{itemize}
\item Digital Systems
\item Embedded and Distributed Systems
\end{itemize}
\end{itemize}
\end{frame}

\begin{frame}[fragile]{Chip Design within the CE and EE Bachelor}
\begin{itemize}
\item Select some of the following courses
\begin{itemize}
\item 02113 Digital Systems Design Project, 3 week (2nd)
\item 02155 Computer Architecture and Engineering (3rd)
\item 02114 Design of a RISC-V Microprocessor, 3 week (3rd)
\item 02201 Agile Hardware Design (5th)
\item 02118 Introduction into Chip Design (6th)
\end{itemize}
\item EE: add the software side to your education
\begin{itemize}
\item 02105 Algorithms and Data Structures 1
\item 02161 Software Engineering 1
\item 02159 Operating Systems
\item 02157 Functional Programming
\item 02110 Algorithms and Data Structures 2
\end{itemize}
%\item See also \href{https://www.dtu.dk/da/english/Education/msc/Programmes/computer_science_and_engineering/Prerequisites}{Prerequisites for the CSE master}
\end{itemize}
\end{frame}

\begin{frame}[fragile]{Introduction to Chip Design}
\begin{itemize}
\item Regular start: spring 2026
\item Seminar like initial iteration: spring 2025
\item Topics:
\begin{itemize}
\item Basics: transistors, wire, power, time, memories
\item Partitioning, floor planning, and individual hardening
\item Multiclock designs and clock domain crossing
\item A multicore SoC example (e.g., T-CREST plus AI accelerators)
\item Network-on-Chip to connect the components
\end{itemize}
\item Use of open-source tools (OpenROAD)
\item Tape out with Tiny Tapeout
\begin{itemize}
\item Each student group will receive a chip + board
\end{itemize}
\item Have a (virtual) tape out at the end of the semester
\begin{itemize}
\item With Google/Skywater
\item Or Edu4Chip 22 nm GF
\end{itemize}
\end{itemize}
\end{frame}

\begin{frame}[fragile]{Digital Design within a CSE or EE Master}
\begin{itemize}
\item Select some of the following courses
\begin{itemize}
\item 02201 Agile Hardware Design 
\item 02203 Design of Digital Systems
\item 02211 Advanced Computer Architecture
\item 02205 VLSI Design
\item (02217 Design of Arithmetic Processors)
\item (02204 Design of Asynchronous Circuits)
\item 02209 Test of Digital Systems
\item more to come...
\end{itemize}
\end{itemize}
\end{frame}

\begin{frame}[fragile]{Reading Recommendation}
\begin{itemize}
\item \href{https://www.amazon.com/Chip-War-Worlds-Critical-Technology/dp/1982172002}{Chip War}
\end{itemize}
\end{frame}

\begin{frame}[fragile]{Summary}
\begin{itemize}
\item You now know enough digital design to build any digital system
\item You may get better on it with practice
\item When you understand the principles you can easily learn SystemVerilog or VHDL in days
\item Chisel may be the future for hardware design
\item You might apply for a job in silicon valley with your Chisel knowledge ;-)
\item Hope to see some of you in upcoming courses
\end{itemize}
\end{frame}



\end{document}

%\begin{frame}[fragile]{xxx}
%\begin{itemize}
%\item yyy
%\end{itemize}
%\end{frame}
