CMD:./cmake-build-debug/cbp sample_traces/compress/compress_3_trace.gz

=================== Predictor constants ===================
K = 18
DEFAULT_SIZE = 262144
N_TABLES = 8
T_GHR_LEN = { 5, 9, 15, 25, 44, 76, 130, 260 }
GHR_LEN = 260
IDX_LEN = 13
TAG_LEN_S = { 6, 6, 8, 11, 11, 11, 12, 12 }
T_SIZE = 8192
RESET_INTERVAL = 262144

TOT_SIZE = 177 Kilo Bytes (192 MAX)
=================== =================== ===================

5000000 instrs 
10000000 instrs 
15000000 instrs 
20000000 instrs 
25000000 instrs 
30000000 instrs 
35000000 instrs 
40000000 instrs 
45000000 instrs 
50000000 instrs 
55000000 instrs 
60000000 instrs 
65000000 instrs 
70000000 instrs 
75000000 instrs 
80000000 instrs 
85000000 instrs 
90000000 instrs 
95000000 instrs 
100000000 instrs 
105000000 instrs 
110000000 instrs 
115000000 instrs 
120000000 instrs 
125000000 instrs 
130000000 instrs 
EOF
Table[0]
	 occupation: 3103 / 8192
	 total predictions: 3713108
Table[1]
	 occupation: 7518 / 8192
	 total predictions: 3853813
Table[2]
	 occupation: 8156 / 8192
	 total predictions: 513923
Table[3]
	 occupation: 8189 / 8192
	 total predictions: 128679
Table[4]
	 occupation: 8190 / 8192
	 total predictions: 38090
Table[5]
	 occupation: 5458 / 8192
	 total predictions: 82690
Table[6]
	 occupation: 3941 / 8192
	 total predictions: 134022
Table[7]
	 occupation: 2781 / 8192
	 total predictions: 289905
WINDOW_SIZE = 1024
FETCH_WIDTH = 16
FETCH_NUM_BRANCH = 16
FETCH_STOP_AT_INDIRECT = 1
FETCH_STOP_AT_TAKEN = 1
FETCH_MODEL_ICACHE = 1
PERFECT_BRANCH_PRED = 0
PERFECT_INDIRECT_PRED = 1
PIPELINE_FILL_LATENCY = 10
NUM_LDST_LANES = 8
NUM_ALU_LANES = 16
MEMORY HIERARCHY CONFIGURATION---------------------
STRIDE Prefetcher = 1
PERFECT_CACHE = 0
WRITE_ALLOCATE = 1
Within-pipeline factors:
	AGEN latency = 1 cycle
	Store Queue (SQ): SQ size = window size, oracle memory disambiguation, store-load forwarding = 1 cycle after store's or load's agen.
	* Note: A store searches the L1$ at commit. The store is released
	* from the SQ and window, whether it hits or misses. Store misses
	* are buffered until the block is allocated and the store is
	* performed in the L1$. While buffered, conflicting loads get
	* the store's data as they would from the SQ.
I$: 128 KB, 8-way set-assoc., 64B block size
L1$: 128 KB, 8-way set-assoc., 64B block size, 3-cycle search latency
L2$: 4 MB, 8-way set-assoc., 64B block size, 12-cycle search latency
L3$: 32 MB, 16-way set-assoc., 128B block size, 50-cycle search latency
Main Memory: 150-cycle fixed search time
---------------------------STORE QUEUE MEASUREMENTS (Full Simulation i.e. Counts Not Reset When Warmup Ends)---------------------------
Number of loads: 27948785
Number of loads that miss in SQ: 26654772 (95.37%)
Number of PFs issued to the memory system 3131258
---------------------------------------------------------------------------------------------------------------------------------------
------------------------MEMORY HIERARCHY MEASUREMENTS (Full Simulation i.e. Counts Not Reset When Warmup Ends)-------------------------
I$:
	accesses   = 134842568
	misses     = 1905
	miss ratio = 0.00%
	pf accesses   = 0
	pf misses     = 0
	pf miss ratio = nan%
L1$:
	accesses   = 38869134
	misses     = 910935
	miss ratio = 2.34%
	pf accesses   = 3131258
	pf misses     = 11520
	pf miss ratio = 0.37%
L2$:
	accesses   = 912840
	misses     = 161039
	miss ratio = 17.64%
	pf accesses   = 11520
	pf misses     = 1480
	pf miss ratio = 12.85%
L3$:
	accesses   = 161039
	misses     = 82109
	miss ratio = 50.99%
	pf accesses   = 1480
	pf misses     = 272
	pf miss ratio = 18.38%
---------------------------------------------------------------------------------------------------------------------------------------
----------------------------------------------Prefetcher (Full Simulation i.e. No Warmup)----------------------------------------------
Num Trainings :27948785
Num Prefetches generated :3144676
Num Prefetches issued :4002798
Num Prefetches filtered by PF queue :82273
Num untimely prefetches dropped from PF queue :13418
Num prefetches not issued LDST contention :871540
Num prefetches not issued stride 0 :12597945
---------------------------------------------------------------------------------------------------------------------------------------

-------------------------------ILP LIMIT STUDY (Full Simulation i.e. Counts Not Reset When Warmup Ends)--------------------------------
instructions = 130000020
cycles       = 77348753
CycWP        = 66262676
IPC          = 1.6807

---------------------------------------------------------------------------------------------------------------------------------------

-----------------------------------------------BRANCH PREDICTION MEASUREMENTS (Full Simulation i.e. Counts Not Reset When Warmup Ends)----------------------------------------------
Type                   NumBr     MispBr        mr     mpki
CondDirect         15702832    2230497  14.2044%  17.1577
JumpDirect          2040178          0   0.0000%   0.0000
JumpIndirect         132066          0   0.0000%   0.0000
JumpReturn           231355          0   0.0000%   0.0000
Not control       116736137          0   0.0000%   0.0000
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

------------------------------------------------------DIRECT CONDITIONAL BRANCH PREDICTION MEASUREMENTS (Last 10M instructions)-----------------------------------------------------
       Instr       Cycles      IPC      NumBr     MispBr BrPerCyc MispBrPerCyc        MR     MPKI      CycWP   CycWPAvg   CycWPPKI
    10000020      5762856   1.7353    1227895     182308   0.2131       0.0316  14.8472%  18.2308    4981222    27.3231   498.1212
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

------------------------------------------------------DIRECT CONDITIONAL BRANCH PREDICTION MEASUREMENTS (Last 25M instructions)-----------------------------------------------------
       Instr       Cycles      IPC      NumBr     MispBr BrPerCyc MispBrPerCyc        MR     MPKI      CycWP   CycWPAvg   CycWPPKI
    25000020     14585685   1.7140    3071500     456959   0.2106       0.0313  14.8774%  18.2783   12624464    27.6271   504.9782
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

---------------------------------------------------------DIRECT CONDITIONAL BRANCH PREDICTION MEASUREMENTS (50 Perc instructions)---------------------------------------------------
       Instr       Cycles      IPC      NumBr     MispBr BrPerCyc MispBrPerCyc        MR     MPKI      CycWP   CycWPAvg   CycWPPKI
    65000020     34352847   1.8921    7896218    1033426   0.2299       0.0301  13.0876%  15.8989   28418596    27.4994   437.2090
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

-------------------------------------DIRECT CONDITIONAL BRANCH PREDICTION MEASUREMENTS (Full Simulation i.e. Counts Not Reset When Warmup Ends)-------------------------------------
       Instr       Cycles      IPC      NumBr     MispBr BrPerCyc MispBrPerCyc        MR     MPKI      CycWP   CycWPAvg   CycWPPKI
   130000020     77348753   1.6807   15702832    2230497   0.2030       0.0288  14.2044%  17.1577   66262676    29.7076   509.7128
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 Read 130000020 instrs 

ExecTime = 5211.026862859726
