module clkdiv (input clk50, input reset, output clk_out);
	
	parameter counter_threshold = 1;
	reg [3:0] clk_counter;
	
	//Dumb shit i have to do for the simulator
	reg clk_out_reg;
	
	assign clk_out = clk_out_reg;
	
	initial begin
		clk_counter = 0;
		clk_out_reg <= 1'b1;
	end
	
	always @ (posedge clk50) begin
		if (reset == 1'b0) begin
			clk_out_reg <= 1'b1;
			clk_counter <= 0;
		end
		else if (clk_counter >= counter_threshold) begin
			clk_counter <= 0;
			clk_out_reg <= ~clk_out_reg;
		end
		else begin
			clk_counter <= clk_counter + 4'b1;
		end
	end
	
endmodule