Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto d60e5e22d8424dde8b802b7f42c296dc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L fifo_generator_v13_2_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_drawLine_behav xil_defaultlib.tb_drawLine xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 10 for port 'x1' [C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/Senior-Project.srcs/sim_1/new/tb_drawLine.v:35]
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 10 for port 'y1' [C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/Senior-Project.srcs/sim_1/new/tb_drawLine.v:36]
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 10 for port 'x2' [C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/Senior-Project.srcs/sim_1/new/tb_drawLine.v:37]
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 10 for port 'y2' [C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/Senior-Project.srcs/sim_1/new/tb_drawLine.v:38]
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 10 for port 'x_out' [C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/Senior-Project.srcs/sim_1/new/tb_drawLine.v:41]
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 10 for port 'y_out' [C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/Senior-Project.srcs/sim_1/new/tb_drawLine.v:42]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.drawLine
Compiling module xil_defaultlib.tb_drawLine
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_drawLine_behav
