

================================================================
== Vivado HLS Report for 'Duplicate'
================================================================
* Date:           Tue Mar 24 00:13:18 2020

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        YCrCbGuass
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.27|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+--------+-----+--------+---------+
    |    Latency   |   Interval   | Pipeline|
    | min |   max  | min |   max  |   Type  |
    +-----+--------+-----+--------+---------+
    |    1|  347761|    1|  347761|   none  |
    +-----+--------+-----+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+-----+--------+----------+-----------+-----------+---------+----------+
        |               |    Latency   | Iteration|  Initiation Interval  |   Trip  |          |
        |   Loop Name   | min |   max  |  Latency |  achieved |   target  |  Count  | Pipelined|
        +---------------+-----+--------+----------+-----------+-----------+---------+----------+
        |- loop_height  |    0|  347760|  3 ~ 483 |          -|          -| 0 ~ 720 |    no    |
        | + loop_width  |    0|     480|         2|          1|          1| 0 ~ 480 |    yes   |
        +---------------+-----+--------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     99|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    123|
|Register         |        -|      -|      59|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      59|    222|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |i_V_fu_131_p2                     |     +    |      0|  0|  17|          10|           1|
    |j_V_fu_146_p2                     |     +    |      0|  0|  16|           9|           1|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   8|           1|           1|
    |exitcond4_i_fu_126_p2             |   icmp   |      0|  0|  13|          11|          11|
    |exitcond_i_fu_141_p2              |   icmp   |      0|  0|  13|          10|          10|
    |ap_block_state1                   |    or    |      0|  0|   8|           1|           1|
    |ap_block_state4_pp0_stage0_iter1  |    or    |      0|  0|   8|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   8|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   8|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  99|          46|          29|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  27|          5|    1|          5|
    |ap_done                   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1   |  15|          3|    1|          3|
    |dst1_data_stream_V_blk_n  |   9|          2|    1|          2|
    |dst2_data_stream_V_blk_n  |   9|          2|    1|          2|
    |real_start                |   9|          2|    1|          2|
    |src_cols_V_blk_n          |   9|          2|    1|          2|
    |src_data_stream_V_blk_n   |   9|          2|    1|          2|
    |src_rows_V_blk_n          |   9|          2|    1|          2|
    |t_V_15_reg_111            |   9|          2|    9|         18|
    |t_V_reg_100               |   9|          2|   10|         20|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     | 123|         26|   28|         60|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   4|   0|    4|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |exitcond_i_reg_171       |   1|   0|    1|          0|
    |i_V_reg_166              |  10|   0|   10|          0|
    |src_cols_V_read_reg_157  |  10|   0|   10|          0|
    |src_rows_V_read_reg_152  |  11|   0|   11|          0|
    |start_once_reg           |   1|   0|    1|          0|
    |t_V_15_reg_111           |   9|   0|    9|          0|
    |t_V_reg_100              |  10|   0|   10|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  59|   0|   59|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+--------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+---------------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                     |  in |    1| ap_ctrl_hs |      Duplicate     | return value |
|ap_rst                     |  in |    1| ap_ctrl_hs |      Duplicate     | return value |
|ap_start                   |  in |    1| ap_ctrl_hs |      Duplicate     | return value |
|start_full_n               |  in |    1| ap_ctrl_hs |      Duplicate     | return value |
|ap_done                    | out |    1| ap_ctrl_hs |      Duplicate     | return value |
|ap_continue                |  in |    1| ap_ctrl_hs |      Duplicate     | return value |
|ap_idle                    | out |    1| ap_ctrl_hs |      Duplicate     | return value |
|ap_ready                   | out |    1| ap_ctrl_hs |      Duplicate     | return value |
|start_out                  | out |    1| ap_ctrl_hs |      Duplicate     | return value |
|start_write                | out |    1| ap_ctrl_hs |      Duplicate     | return value |
|src_rows_V_dout            |  in |   11|   ap_fifo  |     src_rows_V     |    pointer   |
|src_rows_V_empty_n         |  in |    1|   ap_fifo  |     src_rows_V     |    pointer   |
|src_rows_V_read            | out |    1|   ap_fifo  |     src_rows_V     |    pointer   |
|src_cols_V_dout            |  in |   10|   ap_fifo  |     src_cols_V     |    pointer   |
|src_cols_V_empty_n         |  in |    1|   ap_fifo  |     src_cols_V     |    pointer   |
|src_cols_V_read            | out |    1|   ap_fifo  |     src_cols_V     |    pointer   |
|src_data_stream_V_dout     |  in |   32|   ap_fifo  |  src_data_stream_V |    pointer   |
|src_data_stream_V_empty_n  |  in |    1|   ap_fifo  |  src_data_stream_V |    pointer   |
|src_data_stream_V_read     | out |    1|   ap_fifo  |  src_data_stream_V |    pointer   |
|dst1_data_stream_V_din     | out |   32|   ap_fifo  | dst1_data_stream_V |    pointer   |
|dst1_data_stream_V_full_n  |  in |    1|   ap_fifo  | dst1_data_stream_V |    pointer   |
|dst1_data_stream_V_write   | out |    1|   ap_fifo  | dst1_data_stream_V |    pointer   |
|dst2_data_stream_V_din     | out |   32|   ap_fifo  | dst2_data_stream_V |    pointer   |
|dst2_data_stream_V_full_n  |  in |    1|   ap_fifo  | dst2_data_stream_V |    pointer   |
|dst2_data_stream_V_write   | out |    1|   ap_fifo  | dst2_data_stream_V |    pointer   |
+---------------------------+-----+-----+------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond4_i)
3 --> 
	5  / (exitcond_i)
	4  / (!exitcond_i)
4 --> 
	3  / true
5 --> 
	2  / true

* FSM state operations: 

 <State 1> : 3.63ns
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %dst2_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %src_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %dst1_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i11* %src_rows_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i10* %src_cols_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_1 : Operation 11 [1/1] (3.63ns)   --->   "%src_rows_V_read = call i11 @_ssdm_op_Read.ap_fifo.i11P(i11* %src_rows_V)"   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_1 : Operation 12 [1/1] (3.63ns)   --->   "%src_cols_V_read = call i10 @_ssdm_op_Read.ap_fifo.i10P(i10* %src_cols_V)"   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_1 : Operation 13 [1/1] (1.76ns)   --->   "br label %0" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:1502]

 <State 2> : 2.81ns
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%t_V = phi i10 [ 0, %entry ], [ %i_V, %4 ]"
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%t_V_cast_i = zext i10 %t_V to i11" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:1502]
ST_2 : Operation 16 [1/1] (1.88ns)   --->   "%exitcond4_i = icmp eq i11 %t_V_cast_i, %src_rows_V_read" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:1502]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 720, i64 0)"
ST_2 : Operation 18 [1/1] (1.95ns)   --->   "%i_V = add i10 %t_V, 1" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:1502]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "br i1 %exitcond4_i, label %.exit, label %1" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:1502]
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str27) nounwind" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:1502]
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str27)" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:1502]
ST_2 : Operation 22 [1/1] (1.76ns)   --->   "br label %2" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:1503]
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "ret void"

 <State 3> : 1.94ns
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%t_V_15 = phi i9 [ 0, %1 ], [ %j_V, %3 ]"
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%t_V_6_cast_i = zext i9 %t_V_15 to i10" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:1503]
ST_3 : Operation 26 [1/1] (1.77ns)   --->   "%exitcond_i = icmp eq i10 %t_V_6_cast_i, %src_cols_V_read" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:1503]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 480, i64 0)"
ST_3 : Operation 28 [1/1] (1.93ns)   --->   "%j_V = add i9 %t_V_15, 1" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:1503]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "br i1 %exitcond_i, label %4, label %3" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:1503]

 <State 4> : 7.27ns
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str28) nounwind" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:1503]
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_78_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str28)" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:1503]
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:1505]
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_79_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str44)" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:617->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:656->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:1506]
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:621->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:656->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:1506]
ST_4 : Operation 35 [1/1] (3.63ns)   --->   "%tmp = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %src_data_stream_V)" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:624->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:656->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:1506]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str44, i32 %tmp_79_i)" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:626->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:656->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:1506]
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_80_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str50)" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:641->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:662->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:1507]
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:645->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:662->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:1507]
ST_4 : Operation 39 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %dst1_data_stream_V, float %tmp)" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:648->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:662->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:1507]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%empty_120 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str50, i32 %tmp_80_i)" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:650->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:662->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:1507]
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_82_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str50)" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:641->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:662->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:1508]
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:645->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:662->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:1508]
ST_4 : Operation 43 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %dst2_data_stream_V, float %tmp)" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:648->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:662->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:1508]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%empty_121 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str50, i32 %tmp_82_i)" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:650->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:662->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:1508]
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%empty_122 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str28, i32 %tmp_78_i)" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:1509]
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "br label %2" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:1503]

 <State 5> : 0.00ns
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%empty_123 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str27, i32 %tmp_i)" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:1510]
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "br label %0" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:1502]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ src_rows_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ src_cols_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ src_data_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dst1_data_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dst2_data_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_6      (specinterface    ) [ 000000]
StgValue_7      (specinterface    ) [ 000000]
StgValue_8      (specinterface    ) [ 000000]
StgValue_9      (specinterface    ) [ 000000]
StgValue_10     (specinterface    ) [ 000000]
src_rows_V_read (read             ) [ 001111]
src_cols_V_read (read             ) [ 001111]
StgValue_13     (br               ) [ 011111]
t_V             (phi              ) [ 001000]
t_V_cast_i      (zext             ) [ 000000]
exitcond4_i     (icmp             ) [ 001111]
StgValue_17     (speclooptripcount) [ 000000]
i_V             (add              ) [ 011111]
StgValue_19     (br               ) [ 000000]
StgValue_20     (specloopname     ) [ 000000]
tmp_i           (specregionbegin  ) [ 000111]
StgValue_22     (br               ) [ 001111]
StgValue_23     (ret              ) [ 000000]
t_V_15          (phi              ) [ 000100]
t_V_6_cast_i    (zext             ) [ 000000]
exitcond_i      (icmp             ) [ 001111]
StgValue_27     (speclooptripcount) [ 000000]
j_V             (add              ) [ 001111]
StgValue_29     (br               ) [ 000000]
StgValue_30     (specloopname     ) [ 000000]
tmp_78_i        (specregionbegin  ) [ 000000]
StgValue_32     (specpipeline     ) [ 000000]
tmp_79_i        (specregionbegin  ) [ 000000]
StgValue_34     (specprotocol     ) [ 000000]
tmp             (read             ) [ 000000]
empty           (specregionend    ) [ 000000]
tmp_80_i        (specregionbegin  ) [ 000000]
StgValue_38     (specprotocol     ) [ 000000]
StgValue_39     (write            ) [ 000000]
empty_120       (specregionend    ) [ 000000]
tmp_82_i        (specregionbegin  ) [ 000000]
StgValue_42     (specprotocol     ) [ 000000]
StgValue_43     (write            ) [ 000000]
empty_121       (specregionend    ) [ 000000]
empty_122       (specregionend    ) [ 000000]
StgValue_46     (br               ) [ 001111]
empty_123       (specregionend    ) [ 000000]
StgValue_48     (br               ) [ 011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="src_rows_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_rows_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="src_cols_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_cols_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="src_data_stream_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_data_stream_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="dst1_data_stream_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst1_data_stream_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="dst2_data_stream_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst2_data_stream_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i11P"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i10P"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str27"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str28"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str44"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProtocol"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.floatP"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str50"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.floatP"/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="src_rows_V_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="11" slack="0"/>
<pin id="68" dir="0" index="1" bw="11" slack="0"/>
<pin id="69" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="src_rows_V_read/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="src_cols_V_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="10" slack="0"/>
<pin id="74" dir="0" index="1" bw="10" slack="0"/>
<pin id="75" dir="1" index="2" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="src_cols_V_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="tmp_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="0"/>
<pin id="81" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="84" class="1004" name="StgValue_39_write_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="0" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="0"/>
<pin id="87" dir="0" index="2" bw="32" slack="0"/>
<pin id="88" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_39/4 "/>
</bind>
</comp>

<comp id="92" class="1004" name="StgValue_43_write_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="0" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="0" index="2" bw="32" slack="0"/>
<pin id="96" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_43/4 "/>
</bind>
</comp>

<comp id="100" class="1005" name="t_V_reg_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="10" slack="1"/>
<pin id="102" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="t_V (phireg) "/>
</bind>
</comp>

<comp id="104" class="1004" name="t_V_phi_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="1"/>
<pin id="106" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="107" dir="0" index="2" bw="10" slack="0"/>
<pin id="108" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="109" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V/2 "/>
</bind>
</comp>

<comp id="111" class="1005" name="t_V_15_reg_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="9" slack="1"/>
<pin id="113" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="t_V_15 (phireg) "/>
</bind>
</comp>

<comp id="115" class="1004" name="t_V_15_phi_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="1" slack="1"/>
<pin id="117" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="118" dir="0" index="2" bw="9" slack="0"/>
<pin id="119" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="120" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V_15/3 "/>
</bind>
</comp>

<comp id="122" class="1004" name="t_V_cast_i_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="10" slack="0"/>
<pin id="124" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="t_V_cast_i/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="exitcond4_i_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="11" slack="0"/>
<pin id="128" dir="0" index="1" bw="11" slack="1"/>
<pin id="129" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4_i/2 "/>
</bind>
</comp>

<comp id="131" class="1004" name="i_V_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="10" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V/2 "/>
</bind>
</comp>

<comp id="137" class="1004" name="t_V_6_cast_i_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="9" slack="0"/>
<pin id="139" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="t_V_6_cast_i/3 "/>
</bind>
</comp>

<comp id="141" class="1004" name="exitcond_i_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="10" slack="0"/>
<pin id="143" dir="0" index="1" bw="10" slack="2"/>
<pin id="144" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i/3 "/>
</bind>
</comp>

<comp id="146" class="1004" name="j_V_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="9" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_V/3 "/>
</bind>
</comp>

<comp id="152" class="1005" name="src_rows_V_read_reg_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="11" slack="1"/>
<pin id="154" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="src_rows_V_read "/>
</bind>
</comp>

<comp id="157" class="1005" name="src_cols_V_read_reg_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="10" slack="2"/>
<pin id="159" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="src_cols_V_read "/>
</bind>
</comp>

<comp id="162" class="1005" name="exitcond4_i_reg_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="1"/>
<pin id="164" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond4_i "/>
</bind>
</comp>

<comp id="166" class="1005" name="i_V_reg_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="10" slack="0"/>
<pin id="168" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_V "/>
</bind>
</comp>

<comp id="171" class="1005" name="exitcond_i_reg_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="1" slack="1"/>
<pin id="173" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_i "/>
</bind>
</comp>

<comp id="175" class="1005" name="j_V_reg_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="9" slack="0"/>
<pin id="177" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="j_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="70"><net_src comp="22" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="0" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="24" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="2" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="58" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="4" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="89"><net_src comp="64" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="6" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="91"><net_src comp="78" pin="2"/><net_sink comp="84" pin=2"/></net>

<net id="97"><net_src comp="64" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="8" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="99"><net_src comp="78" pin="2"/><net_sink comp="92" pin=2"/></net>

<net id="103"><net_src comp="26" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="110"><net_src comp="100" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="114"><net_src comp="42" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="121"><net_src comp="111" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="125"><net_src comp="104" pin="4"/><net_sink comp="122" pin=0"/></net>

<net id="130"><net_src comp="122" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="135"><net_src comp="104" pin="4"/><net_sink comp="131" pin=0"/></net>

<net id="136"><net_src comp="34" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="140"><net_src comp="115" pin="4"/><net_sink comp="137" pin=0"/></net>

<net id="145"><net_src comp="137" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="150"><net_src comp="115" pin="4"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="46" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="155"><net_src comp="66" pin="2"/><net_sink comp="152" pin=0"/></net>

<net id="156"><net_src comp="152" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="160"><net_src comp="72" pin="2"/><net_sink comp="157" pin=0"/></net>

<net id="161"><net_src comp="157" pin="1"/><net_sink comp="141" pin=1"/></net>

<net id="165"><net_src comp="126" pin="2"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="131" pin="2"/><net_sink comp="166" pin=0"/></net>

<net id="170"><net_src comp="166" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="174"><net_src comp="141" pin="2"/><net_sink comp="171" pin=0"/></net>

<net id="178"><net_src comp="146" pin="2"/><net_sink comp="175" pin=0"/></net>

<net id="179"><net_src comp="175" pin="1"/><net_sink comp="115" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dst1_data_stream_V | {4 }
	Port: dst2_data_stream_V | {4 }
 - Input state : 
	Port: Duplicate : src_rows_V | {1 }
	Port: Duplicate : src_cols_V | {1 }
	Port: Duplicate : src_data_stream_V | {4 }
	Port: Duplicate : dst1_data_stream_V | {}
  - Chain level:
	State 1
	State 2
		t_V_cast_i : 1
		exitcond4_i : 2
		i_V : 1
		StgValue_19 : 3
	State 3
		t_V_6_cast_i : 1
		exitcond_i : 2
		j_V : 1
		StgValue_29 : 3
	State 4
		empty : 1
		empty_120 : 1
		empty_121 : 1
		empty_122 : 1
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|    add   |         i_V_fu_131         |    0    |    17   |
|          |         j_V_fu_146         |    0    |    16   |
|----------|----------------------------|---------|---------|
|   icmp   |     exitcond4_i_fu_126     |    0    |    13   |
|          |      exitcond_i_fu_141     |    0    |    13   |
|----------|----------------------------|---------|---------|
|          | src_rows_V_read_read_fu_66 |    0    |    0    |
|   read   | src_cols_V_read_read_fu_72 |    0    |    0    |
|          |       tmp_read_fu_78       |    0    |    0    |
|----------|----------------------------|---------|---------|
|   write  |   StgValue_39_write_fu_84  |    0    |    0    |
|          |   StgValue_43_write_fu_92  |    0    |    0    |
|----------|----------------------------|---------|---------|
|   zext   |      t_V_cast_i_fu_122     |    0    |    0    |
|          |     t_V_6_cast_i_fu_137    |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |    59   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|  exitcond4_i_reg_162  |    1   |
|   exitcond_i_reg_171  |    1   |
|      i_V_reg_166      |   10   |
|      j_V_reg_175      |    9   |
|src_cols_V_read_reg_157|   10   |
|src_rows_V_read_reg_152|   11   |
|     t_V_15_reg_111    |    9   |
|      t_V_reg_100      |   10   |
+-----------------------+--------+
|         Total         |   61   |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   59   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   61   |    -   |
+-----------+--------+--------+
|   Total   |   61   |   59   |
+-----------+--------+--------+
