 
****************************************
Report : qor
Design : des3_top
Version: M-2016.12-SP2
Date   : Wed Jul  4 08:17:44 2018
****************************************


  Timing Path Group 'CLK'
  -----------------------------------
  Levels of Logic:              22.00
  Critical Path Length:          3.89
  Critical Path Slack:           0.00
  Critical Path Clk Period:      4.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:               2785
  Buf/Inv Cell Count:             474
  Buf Cell Count:                   9
  Inv Cell Count:                 465
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      2328
  Sequential Cell Count:          457
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     5275.800025
  Noncombinational Area:  3459.239974
  Buf/Inv Area:            544.680021
  Total Buffer Area:            25.56
  Total Inverter Area:         519.12
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:              8735.039999
  Design Area:            8735.039999


  Design Rules
  -----------------------------------
  Total Number of Nets:          2825
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: aduae260-lap

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.35
  Mapping Optimization:                3.51
  -----------------------------------------
  Overall Compile Time:               16.30
  Overall Compile Wall Clock Time:     9.04

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
