Reading pref.tcl

# 10.7d

# vsim -c kanazawa_solver_tb -do "run -all; quit" 
# Start time: 21:01:52 on Feb 13,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  ModelSim SE-64 10.7d Feb 15 2019 Linux 4.18.0-553.27.1.el8_10.x86_64
# //
# //  Copyright 1991-2019 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading work.kanazawa_solver_tb(fast)
# run -all
# 
# === LOADING clause table for thread 0 ===
# Loading Clause Table from /home/dae/Solving-SAT-in-FPGA-UCSB/rtl/mem/minunsat.mem ...
# 
# === LOADING clause table for thread 1 ===
# Loading Clause Table from /home/dae/Solving-SAT-in-FPGA-UCSB/rtl/mem/minunsat.mem ...
# 
# === LOADING clause table for thread 2 ===
# Loading Clause Table from /home/dae/Solving-SAT-in-FPGA-UCSB/rtl/mem/minunsat.mem ...
# 
# === LOADING clause table for thread 3 ===
# Loading Clause Table from /home/dae/Solving-SAT-in-FPGA-UCSB/rtl/mem/minunsat.mem ...
# === START solver for minunsat (UNSAT) ===
