{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1656469084175 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1656469084175 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 28 22:18:04 2022 " "Processing started: Tue Jun 28 22:18:04 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1656469084175 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1656469084175 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab6 -c Lab6 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab6 -c Lab6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1656469084176 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1656469084527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latch1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file latch1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Latch1-Behavior " "Found design unit 1: Latch1-Behavior" {  } { { "Latch1.vhd" "" { Text "C:/altera/13.0sp1/Lab6/Latch1.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656469084888 ""} { "Info" "ISGN_ENTITY_NAME" "1 Latch1 " "Found entity 1: Latch1" {  } { { "Latch1.vhd" "" { Text "C:/altera/13.0sp1/Lab6/Latch1.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656469084888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1656469084888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sseg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sseg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sseg-Behavior " "Found design unit 1: sseg-Behavior" {  } { { "sseg.vhd" "" { Text "C:/altera/13.0sp1/Lab6/sseg.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656469084891 ""} { "Info" "ISGN_ENTITY_NAME" "1 sseg " "Found entity 1: sseg" {  } { { "sseg.vhd" "" { Text "C:/altera/13.0sp1/Lab6/sseg.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656469084891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1656469084891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab6fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab6fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab6fsm-fsm " "Found design unit 1: lab6fsm-fsm" {  } { { "lab6fsm.vhd" "" { Text "C:/altera/13.0sp1/Lab6/lab6fsm.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656469084894 ""} { "Info" "ISGN_ENTITY_NAME" "1 lab6fsm " "Found entity 1: lab6fsm" {  } { { "lab6fsm.vhd" "" { Text "C:/altera/13.0sp1/Lab6/lab6fsm.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656469084894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1656469084894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder4to16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder4to16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decoder4To16-Behavior " "Found design unit 1: Decoder4To16-Behavior" {  } { { "Decoder4To16.vhd" "" { Text "C:/altera/13.0sp1/Lab6/Decoder4To16.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656469084897 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decoder4To16 " "Found entity 1: Decoder4To16" {  } { { "Decoder4To16.vhd" "" { Text "C:/altera/13.0sp1/Lab6/Decoder4To16.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656469084897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1656469084897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-calculation " "Found design unit 1: ALU-calculation" {  } { { "ALU.vhd" "" { Text "C:/altera/13.0sp1/Lab6/ALU.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656469084900 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "C:/altera/13.0sp1/Lab6/ALU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656469084900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1656469084900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aluproblem1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file aluproblem1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALUproblem1 " "Found entity 1: ALUproblem1" {  } { { "ALUproblem1.bdf" "" { Schematic "C:/altera/13.0sp1/Lab6/ALUproblem1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656469084902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1656469084902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alupart2modified.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alupart2modified.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALUpart2modified-calculation " "Found design unit 1: ALUpart2modified-calculation" {  } { { "ALUpart2modified.vhd" "" { Text "C:/altera/13.0sp1/Lab6/ALUpart2modified.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656469084904 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALUpart2modified " "Found entity 1: ALUpart2modified" {  } { { "ALUpart2modified.vhd" "" { Text "C:/altera/13.0sp1/Lab6/ALUpart2modified.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656469084904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1656469084904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aluproblem2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file aluproblem2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALUProblem2 " "Found entity 1: ALUProblem2" {  } { { "ALUProblem2.bdf" "" { Schematic "C:/altera/13.0sp1/Lab6/ALUProblem2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656469084906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1656469084906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alupart3modified.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alupart3modified.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALUpart3modified-calculation " "Found design unit 1: ALUpart3modified-calculation" {  } { { "ALUpart3modified.vhd" "" { Text "C:/altera/13.0sp1/Lab6/ALUpart3modified.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656469084909 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALUpart3modified " "Found entity 1: ALUpart3modified" {  } { { "ALUpart3modified.vhd" "" { Text "C:/altera/13.0sp1/Lab6/ALUpart3modified.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656469084909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1656469084909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ssegmodified.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ssegmodified.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ssegmodified-Behavior " "Found design unit 1: ssegmodified-Behavior" {  } { { "ssegmodified.vhd" "" { Text "C:/altera/13.0sp1/Lab6/ssegmodified.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656469084911 ""} { "Info" "ISGN_ENTITY_NAME" "1 ssegmodified " "Found entity 1: ssegmodified" {  } { { "ssegmodified.vhd" "" { Text "C:/altera/13.0sp1/Lab6/ssegmodified.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656469084911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1656469084911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aluproblem3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file aluproblem3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALUProblem3 " "Found entity 1: ALUProblem3" {  } { { "ALUProblem3.bdf" "" { Schematic "C:/altera/13.0sp1/Lab6/ALUProblem3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656469084913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1656469084913 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALUProblem2 " "Elaborating entity \"ALUProblem2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1656469084957 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "lab6fsm FSM " "Block or symbol \"lab6fsm\" of instance \"FSM\" overlaps another block or symbol" {  } { { "ALUProblem2.bdf" "" { Schematic "C:/altera/13.0sp1/Lab6/ALUProblem2.bdf" { { 504 312 512 616 "FSM" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1656469084978 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND ground_2 " "Primitive \"GND\" of instance \"ground_2\" not used" {  } { { "ALUProblem2.bdf" "" { Schematic "C:/altera/13.0sp1/Lab6/ALUProblem2.bdf" { { 424 704 736 456 "ground_2" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1656469084978 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND ground_4 " "Primitive \"GND\" of instance \"ground_4\" not used" {  } { { "ALUProblem2.bdf" "" { Schematic "C:/altera/13.0sp1/Lab6/ALUProblem2.bdf" { { 224 1112 1144 256 "ground_4" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1656469084978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sseg sseg:sseg2 " "Elaborating entity \"sseg\" for hierarchy \"sseg:sseg2\"" {  } { { "ALUProblem2.bdf" "sseg2" { Schematic "C:/altera/13.0sp1/Lab6/ALUProblem2.bdf" { { 216 888 1064 296 "sseg2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656469084979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUpart2modified ALUpart2modified:inst " "Elaborating entity \"ALUpart2modified\" for hierarchy \"ALUpart2modified:inst\"" {  } { { "ALUProblem2.bdf" "inst" { Schematic "C:/altera/13.0sp1/Lab6/ALUProblem2.bdf" { { 336 800 992 480 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656469084997 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Reg4 ALUpart2modified.vhd(17) " "VHDL Signal Declaration warning at ALUpart2modified.vhd(17): used implicit default value for signal \"Reg4\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ALUpart2modified.vhd" "" { Text "C:/altera/13.0sp1/Lab6/ALUpart2modified.vhd" 17 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1656469084998 "|ALUpart2modified"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Latch1 Latch1:Latch_A " "Elaborating entity \"Latch1\" for hierarchy \"Latch1:Latch_A\"" {  } { { "ALUProblem2.bdf" "Latch_A" { Schematic "C:/altera/13.0sp1/Lab6/ALUProblem2.bdf" { { 232 400 560 344 "Latch_A" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656469084999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder4To16 Decoder4To16:decode " "Elaborating entity \"Decoder4To16\" for hierarchy \"Decoder4To16:decode\"" {  } { { "ALUProblem2.bdf" "decode" { Schematic "C:/altera/13.0sp1/Lab6/ALUProblem2.bdf" { { 488 584 744 568 "decode" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656469085016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab6fsm lab6fsm:FSM " "Elaborating entity \"lab6fsm\" for hierarchy \"lab6fsm:FSM\"" {  } { { "ALUProblem2.bdf" "FSM" { Schematic "C:/altera/13.0sp1/Lab6/ALUProblem2.bdf" { { 504 312 512 616 "FSM" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656469085036 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Sign\[0\] GND " "Pin \"Sign\[0\]\" is stuck at GND" {  } { { "ALUProblem2.bdf" "" { Schematic "C:/altera/13.0sp1/Lab6/ALUProblem2.bdf" { { 368 1208 1384 384 "Sign\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1656469085447 "|ALUProblem2|Sign[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Sign\[1\] GND " "Pin \"Sign\[1\]\" is stuck at GND" {  } { { "ALUProblem2.bdf" "" { Schematic "C:/altera/13.0sp1/Lab6/ALUProblem2.bdf" { { 368 1208 1384 384 "Sign\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1656469085447 "|ALUProblem2|Sign[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Sign\[2\] GND " "Pin \"Sign\[2\]\" is stuck at GND" {  } { { "ALUProblem2.bdf" "" { Schematic "C:/altera/13.0sp1/Lab6/ALUProblem2.bdf" { { 368 1208 1384 384 "Sign\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1656469085447 "|ALUProblem2|Sign[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Sign\[3\] GND " "Pin \"Sign\[3\]\" is stuck at GND" {  } { { "ALUProblem2.bdf" "" { Schematic "C:/altera/13.0sp1/Lab6/ALUProblem2.bdf" { { 368 1208 1384 384 "Sign\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1656469085447 "|ALUProblem2|Sign[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Sign\[4\] GND " "Pin \"Sign\[4\]\" is stuck at GND" {  } { { "ALUProblem2.bdf" "" { Schematic "C:/altera/13.0sp1/Lab6/ALUProblem2.bdf" { { 368 1208 1384 384 "Sign\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1656469085447 "|ALUProblem2|Sign[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Sign\[5\] GND " "Pin \"Sign\[5\]\" is stuck at GND" {  } { { "ALUProblem2.bdf" "" { Schematic "C:/altera/13.0sp1/Lab6/ALUProblem2.bdf" { { 368 1208 1384 384 "Sign\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1656469085447 "|ALUProblem2|Sign[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Sign\[6\] GND " "Pin \"Sign\[6\]\" is stuck at GND" {  } { { "ALUProblem2.bdf" "" { Schematic "C:/altera/13.0sp1/Lab6/ALUProblem2.bdf" { { 368 1208 1384 384 "Sign\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1656469085447 "|ALUProblem2|Sign[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1656469085447 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1656469085781 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656469085781 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "211 " "Implemented 211 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Implemented 22 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1656469085817 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1656469085817 ""} { "Info" "ICUT_CUT_TM_LCELLS" "161 " "Implemented 161 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1656469085817 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1656469085817 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4638 " "Peak virtual memory: 4638 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1656469085841 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 28 22:18:05 2022 " "Processing ended: Tue Jun 28 22:18:05 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1656469085841 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1656469085841 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1656469085841 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1656469085841 ""}
