<!DOCTYPE html>

<html lang="en">

<!-- Mirrored from shell-storm.org/x86doc/VCOMPRESSPD.html by HTTrack Website Copier/3.x [XR&CO'2014], Tue, 12 Sep 2023 17:02:58 GMT -->
<head>
<meta charset="utf-8">
<title>VCOMPRESSPD—Store Sparse Packed Double-Precision Floating-Point Values into Dense Memory </title>
<meta name="Description" content="VCOMPRESSPD—Store Sparse Packed Double-Precision Floating-Point Values into Dense Memory " />
<meta content="VCOMPRESSPD, x64 opcodes, nasm opcode table, assembly opcode table, intel opcode reference, x86 opcode, instruction reference, assembly opcodes, intel semantics" name="keywords">
<meta name="Viewport" content="width=device-width, initial-scale=1.0"/>
<meta name="Robots" content="index,follow"/>
<link href="style.css" type="text/css" rel="stylesheet">
<script async src="../../www.googletagmanager.com/gtag/jsb2d6?id=G-NLNHL50HG5"></script>
<script src="https://shell-storm.org/assets/js/gtag.js"></script>
</head>
<body><a href="index.html">Back to opcode table</a>
<h1>VCOMPRESSPD—Store Sparse Packed Double-Precision Floating-Point Values into Dense Memory</h1>
<table>
<tr>
<th>Opcode/Instruction</th>
<th>Op /En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th></tr>
<tr>
<td>
<p>EVEX.128.66.0F38.W1 8A /r</p>
<p>VCOMPRESSPD xmm1/m128 {k1}{z}, xmm2</p></td>
<td>T1S</td>
<td>V/V</td>
<td>
<p>AVX512VL</p>
<p>AVX512F</p></td>
<td>Compress packed double-precision floating-point values from xmm2 to xmm1/m128 using writemask k1.</td></tr>
<tr>
<td>
<p>EVEX.256.66.0F38.W1 8A /r</p>
<p>VCOMPRESSPD ymm1/m256 {k1}{z}, ymm2</p></td>
<td>T1S</td>
<td>V/V</td>
<td>
<p>AVX512VL</p>
<p>AVX512F</p></td>
<td>Compress packed double-precision floating-point values from ymm2 to ymm1/m256 using writemask k1.</td></tr>
<tr>
<td>
<p>EVEX.512.66.0F38.W1 8A /r</p>
<p>VCOMPRESSPD zmm1/m512 {k1}{z}, zmm2</p></td>
<td>T1S</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Compress packed double-precision floating-point values from zmm2 using control mask k1 to zmm1/m512.</td></tr></table>
<h3>Instruction Operand Encoding</h3>
<table>
<tr>
<td>Op/En</td>
<td>Operand 1</td>
<td>Operand 2</td>
<td>Operand 3</td>
<td>Operand 4</td></tr>
<tr>
<td>T1S</td>
<td>ModRM:r/m (w)</td>
<td>ModRM:reg (r)</td>
<td>NA</td>
<td>NA</td></tr></table>
<h2>Description</h2>
<p>Compress (store) up to 8 double-precision floating-point values from the source operand (the second operand) as a contiguous vector to the destination operand (the first operand) The source operand is a ZMM/YMM/XMM register, the destination operand can be a ZMM/YMM/XMM register or a 512/256/128-bit memory location.</p>
<p>The opmask register k1 selects the active elements (partial vector or possibly non-contiguous if less than 8 active elements) from the source operand to compress into a contiguous vector. The contiguous vector is written to the destination starting from the low element of the destination operand.</p>
<p>Memory destination version: Only the contiguous vector is written to the destination memory location. EVEX.z must be zero.</p>
<p>Register destination version: If the vector length of the contiguous vector is less than that of the input vector in the source operand, the upper bits of the destination register are unmodified if EVEX.z is not set, otherwise the upper bits are zeroed.</p>
<p>EVEX.vvvv is reserved and must be 1111b otherwise instructions will #UD.</p>
<p>Note that the compressed displacement assumes a pre-scaling (N) corresponding to the size of one single element instead of the size of the full vector.</p>
<h2>Operation</h2>
<pre>
</pre>
<strong>VCOMPRESSPD (EVEX encoded versions) store form</strong>
<pre>
(KL, VL) = (2, 128), (4, 256), (8, 512)
SIZE (cid:197)(cid:3)64
k (cid:197) 0
FOR j (cid:197) 0 TO KL-1
    i (cid:197) j * 64
    IF k1[j] OR *no writemask*
        THEN
        DEST[k+SIZE-1:k](cid:197) SRC[i+63:i]
        k (cid:197) k + SIZE
    FI;
ENDFOR
</pre>
<strong>VCOMPRESSPD (EVEX encoded versions) reg-reg form</strong>
<pre>
(KL, VL) = (2, 128), (4, 256), (8, 512)
SIZE (cid:197)(cid:3)64
k (cid:197) 0
FOR j (cid:197) 0 TO KL-1
    i (cid:197) j * 64
    IF k1[j] OR *no writemask*
        THEN
        DEST[k+SIZE-1:k](cid:197) SRC[i+63:i]
        k (cid:197) k + SIZE
    FI;
ENDFOR IF *merging-masking*
THEN *DEST[VL-1:k] remains unchanged* ELSE DEST[VL-1:k] ← 0
FI
DEST[MAX_VL-1:VL] (cid:197) 0
</pre>
<h2>Intel C/C++ Compiler Intrinsic Equivalent</h2>
<pre>
VCOMPRESSPD __m512d _mm512_mask_compress_pd( __m512d s, __mmask8 k, __m512d a);
VCOMPRESSPD __m512d _mm512_maskz_compress_pd( __mmask8 k, __m512d a);
VCOMPRESSPD void _mm512_mask_compressstoreu_pd( void * d, __mmask8 k, __m512d a);
VCOMPRESSPD __m256d _mm256_mask_compress_pd( __m256d s, __mmask8 k, __m256d a);
VCOMPRESSPD __m256d _mm256_maskz_compress_pd( __mmask8 k, __m256d a);
VCOMPRESSPD void _mm256_mask_compressstoreu_pd( void * d, __mmask8 k, __m256d a);
VCOMPRESSPD __m128d _mm_mask_compress_pd( __m128d s, __mmask8 k, __m128d a);
VCOMPRESSPD __m128d _mm_maskz_compress_pd( __mmask8 k, __m128d a);
VCOMPRESSPD void _mm_mask_compressstoreu_pd( void * d, __mmask8 k, __m128d a);
</pre>
<h2>SIMD Floating-Point Exceptions</h2>
<p>None</p>
<h2>Other Exceptions</h2>
<table>
<tr>
<td>EVEX-encoded instructions, see Exceptions Type E4.nb.</td></tr>
<tr>
<td>If EVEX.vvvv != 1111B.</td></tr></table>
</body>

<!-- Mirrored from shell-storm.org/x86doc/VCOMPRESSPD.html by HTTrack Website Copier/3.x [XR&CO'2014], Tue, 12 Sep 2023 17:02:58 GMT -->
</html>
