{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1624176413549 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1624176413550 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 20 01:06:53 2021 " "Processing started: Sun Jun 20 01:06:53 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1624176413550 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624176413550 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Freq_Mult -c Freq_Mult " "Command: quartus_map --read_settings_files=on --write_settings_files=off Freq_Mult -c Freq_Mult" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624176413550 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1624176414040 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1624176414041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/ut/modelsim/ca_last/ui_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file c:/ut/modelsim/ca_last/ui_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 ui_reg " "Found entity 1: ui_reg" {  } { { "C:/UT/Modelsim/CA_LAST/ui_reg.v" "" { Text "C:/UT/Modelsim/CA_LAST/ui_reg.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624176429194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624176429194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/ut/modelsim/ca_last/shift_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file c:/ut/modelsim/ca_last/shift_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_reg " "Found entity 1: shift_reg" {  } { { "C:/UT/Modelsim/CA_LAST/shift_reg.v" "" { Text "C:/UT/Modelsim/CA_LAST/shift_reg.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624176429196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624176429196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/ut/modelsim/ca_last/shift_comb.v 1 1 " "Found 1 design units, including 1 entities, in source file c:/ut/modelsim/ca_last/shift_comb.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_comb " "Found entity 1: shift_comb" {  } { { "C:/UT/Modelsim/CA_LAST/shift_comb.v" "" { Text "C:/UT/Modelsim/CA_LAST/shift_comb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624176429198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624176429198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/ut/modelsim/ca_last/shift.v 1 1 " "Found 1 design units, including 1 entities, in source file c:/ut/modelsim/ca_last/shift.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift " "Found entity 1: shift" {  } { { "C:/UT/Modelsim/CA_LAST/shift.v" "" { Text "C:/UT/Modelsim/CA_LAST/shift.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624176429200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624176429200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/ut/modelsim/ca_last/register18.v 1 1 " "Found 1 design units, including 1 entities, in source file c:/ut/modelsim/ca_last/register18.v" { { "Info" "ISGN_ENTITY_NAME" "1 register18 " "Found entity 1: register18" {  } { { "C:/UT/Modelsim/CA_LAST/register18.v" "" { Text "C:/UT/Modelsim/CA_LAST/register18.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624176429202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624176429202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/ut/modelsim/ca_last/register.v 1 1 " "Found 1 design units, including 1 entities, in source file c:/ut/modelsim/ca_last/register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "C:/UT/Modelsim/CA_LAST/register.v" "" { Text "C:/UT/Modelsim/CA_LAST/register.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624176429204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624176429204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/ut/modelsim/ca_last/mux2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file c:/ut/modelsim/ca_last/mux2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2to1 " "Found entity 1: mux2to1" {  } { { "C:/UT/Modelsim/CA_LAST/mux2to1.v" "" { Text "C:/UT/Modelsim/CA_LAST/mux2to1.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624176429206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624176429206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/ut/modelsim/ca_last/multiplier.v 1 1 " "Found 1 design units, including 1 entities, in source file c:/ut/modelsim/ca_last/multiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier " "Found entity 1: multiplier" {  } { { "C:/UT/Modelsim/CA_LAST/multiplier.v" "" { Text "C:/UT/Modelsim/CA_LAST/multiplier.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624176429208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624176429208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/ut/modelsim/ca_last/lutexp.v 1 1 " "Found 1 design units, including 1 entities, in source file c:/ut/modelsim/ca_last/lutexp.v" { { "Info" "ISGN_ENTITY_NAME" "1 LUT " "Found entity 1: LUT" {  } { { "C:/UT/Modelsim/CA_LAST/LUTExp.v" "" { Text "C:/UT/Modelsim/CA_LAST/LUTExp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624176429210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624176429210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/ut/modelsim/ca_last/freq_mult.v 1 1 " "Found 1 design units, including 1 entities, in source file c:/ut/modelsim/ca_last/freq_mult.v" { { "Info" "ISGN_ENTITY_NAME" "1 Freq_Mult " "Found entity 1: Freq_Mult" {  } { { "C:/UT/Modelsim/CA_LAST/Freq_Mult.v" "" { Text "C:/UT/Modelsim/CA_LAST/Freq_Mult.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624176429213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624176429213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/ut/modelsim/ca_last/fifo_bb.v 1 1 " "Found 1 design units, including 1 entities, in source file c:/ut/modelsim/ca_last/fifo_bb.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO " "Found entity 1: FIFO" {  } { { "C:/UT/Modelsim/CA_LAST/FIFO_bb.v" "" { Text "C:/UT/Modelsim/CA_LAST/FIFO_bb.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624176429215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624176429215 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "FIFO FIFO.v(40) " "Verilog HDL error at FIFO.v(40): module \"FIFO\" cannot be declared more than once" {  } { { "C:/UT/Modelsim/CA_LAST/FIFO.v" "" { Text "C:/UT/Modelsim/CA_LAST/FIFO.v" 40 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1624176429218 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "FIFO FIFO_bb.v(35) " "HDL info at FIFO_bb.v(35): see declaration for object \"FIFO\"" {  } { { "C:/UT/Modelsim/CA_LAST/FIFO_bb.v" "" { Text "C:/UT/Modelsim/CA_LAST/FIFO_bb.v" 35 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624176429218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/ut/modelsim/ca_last/fifo.v 0 0 " "Found 0 design units, including 0 entities, in source file c:/ut/modelsim/ca_last/fifo.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624176429219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/ut/modelsim/ca_last/exponential.v 1 1 " "Found 1 design units, including 1 entities, in source file c:/ut/modelsim/ca_last/exponential.v" { { "Info" "ISGN_ENTITY_NAME" "1 exponential " "Found entity 1: exponential" {  } { { "C:/UT/Modelsim/CA_LAST/exponential.v" "" { Text "C:/UT/Modelsim/CA_LAST/exponential.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624176429221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624176429221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/ut/modelsim/ca_last/exp_acc_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file c:/ut/modelsim/ca_last/exp_acc_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 Exp_Acc_Wrapper " "Found entity 1: Exp_Acc_Wrapper" {  } { { "C:/UT/Modelsim/CA_LAST/Exp_Acc_Wrapper.v" "" { Text "C:/UT/Modelsim/CA_LAST/Exp_Acc_Wrapper.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624176429223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624176429223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/ut/modelsim/ca_last/datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file c:/ut/modelsim/ca_last/datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "C:/UT/Modelsim/CA_LAST/Datapath.v" "" { Text "C:/UT/Modelsim/CA_LAST/Datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624176429225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624176429225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/ut/modelsim/ca_last/counter.v 1 1 " "Found 1 design units, including 1 entities, in source file c:/ut/modelsim/ca_last/counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "C:/UT/Modelsim/CA_LAST/Counter.v" "" { Text "C:/UT/Modelsim/CA_LAST/Counter.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624176429227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624176429227 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "controller_exp_acc_wrap.v(31) " "Verilog HDL information at controller_exp_acc_wrap.v(31): always construct contains both blocking and non-blocking assignments" {  } { { "C:/UT/Modelsim/CA_LAST/controller_exp_acc_wrap.v" "" { Text "C:/UT/Modelsim/CA_LAST/controller_exp_acc_wrap.v" 31 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1624176429228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/ut/modelsim/ca_last/controller_exp_acc_wrap.v 1 1 " "Found 1 design units, including 1 entities, in source file c:/ut/modelsim/ca_last/controller_exp_acc_wrap.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller_exp_acc_wrap " "Found entity 1: controller_exp_acc_wrap" {  } { { "C:/UT/Modelsim/CA_LAST/controller_exp_acc_wrap.v" "" { Text "C:/UT/Modelsim/CA_LAST/controller_exp_acc_wrap.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624176429229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624176429229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/ut/modelsim/ca_last/controller.v 1 1 " "Found 1 design units, including 1 entities, in source file c:/ut/modelsim/ca_last/controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "C:/UT/Modelsim/CA_LAST/Controller.v" "" { Text "C:/UT/Modelsim/CA_LAST/Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624176429231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624176429231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/ut/modelsim/ca_last/adder.v 1 1 " "Found 1 design units, including 1 entities, in source file c:/ut/modelsim/ca_last/adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "C:/UT/Modelsim/CA_LAST/adder.v" "" { Text "C:/UT/Modelsim/CA_LAST/adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624176429233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624176429233 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4694 " "Peak virtual memory: 4694 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1624176429330 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Jun 20 01:07:09 2021 " "Processing ended: Sun Jun 20 01:07:09 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1624176429330 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1624176429330 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1624176429330 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1624176429330 ""}
