Warning (10268): Verilog HDL information at LogicaLCD.v(18): always construct contains both blocking and non-blocking assignments File: C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/LogicaLCD.v Line: 18
Warning (10268): Verilog HDL information at LCD_Controle.v(27): always construct contains both blocking and non-blocking assignments File: C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/LCD_Controle.v Line: 27
Warning (10268): Verilog HDL information at Logica_LCD.v(22): always construct contains both blocking and non-blocking assignments File: C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/Logica_LCD.v Line: 22
