<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="simplemips1.1.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="CPU.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="CPU.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="EX.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="EX.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="EX_MEM.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="EX_MEM.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="ID.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="ID.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="ID_EX.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="ID_EX.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ID_EX_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="IF.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="IF.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="IF_ID.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="IF_ID.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="MEM.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="MEM.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="MEM_WB.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="MEM_WB.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MMU.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="MMU.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="MMU.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="MMU.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="MMU.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="PC.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="PC.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="PC.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="PC.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="PC.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="PC_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="RST_SYNC.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="RST_SYNC.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="Reg.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Reg.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Reg_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="data_ram.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="data_ram.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="id_test_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="id_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="id_test_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="inst_rom.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="inst_rom.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="phy_mem.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="phy_mem.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="phy_mem.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="phy_mem.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="phy_mem.tfi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="phy_mem.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="phy_mem_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="phy_mem_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="serial_port.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="serial_port.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="simplemipst.cmd_log"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="simplemipst.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="simplemipst.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="simplemipst.prj"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="simplemipst.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="simplemipst.syr"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="simplemipst.tfi"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="simplemipst.vf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="simplemipst.xst"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="simplemipst_drc.vf"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="simplemipst_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="simplemipst_simplemipst_sch_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="simplemipst_simplemipst_sch_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="simplemipst_simplemipst_sch_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="simplemipst_simplemipst_sch_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="simplemipst_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="simplemipst_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_pc_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_pc_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="test_pc_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1469264722" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1469264722">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1469350787" xil_pn:in_ck="-7060304228923725136" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1469350787">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="CPU.v"/>
      <outfile xil_pn:name="EX.v"/>
      <outfile xil_pn:name="EX_MEM.v"/>
      <outfile xil_pn:name="ID.v"/>
      <outfile xil_pn:name="ID_EX.v"/>
      <outfile xil_pn:name="IF.v"/>
      <outfile xil_pn:name="IF_ID.v"/>
      <outfile xil_pn:name="MEM.v"/>
      <outfile xil_pn:name="MEM_WB.v"/>
      <outfile xil_pn:name="MMU.v"/>
      <outfile xil_pn:name="PC.v"/>
      <outfile xil_pn:name="RST_SYNC.v"/>
      <outfile xil_pn:name="Reg.v"/>
      <outfile xil_pn:name="bootloader.v"/>
      <outfile xil_pn:name="data_ram.v"/>
      <outfile xil_pn:name="header.v"/>
      <outfile xil_pn:name="id_test.v"/>
      <outfile xil_pn:name="inst_rom.v"/>
      <outfile xil_pn:name="memstrans.v"/>
      <outfile xil_pn:name="phy_mem.v"/>
      <outfile xil_pn:name="serial_port.v"/>
      <outfile xil_pn:name="test_if.v"/>
      <outfile xil_pn:name="test_instrom.v"/>
      <outfile xil_pn:name="test_pc.v"/>
      <outfile xil_pn:name="test_sim.v"/>
      <outfile xil_pn:name="uart_async.v"/>
    </transform>
    <transform xil_pn:end_ts="1469350800" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="331825443017933615" xil_pn:start_ts="1469350800">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1469350801" xil_pn:in_ck="-4216722973477036733" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="1672095036162547053" xil_pn:start_ts="1469350800">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="simplemipst.vf"/>
    </transform>
    <transform xil_pn:end_ts="1469346894" xil_pn:in_ck="1740250969983899867" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="185859551422296197" xil_pn:start_ts="1469346894">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/clockpll.v"/>
    </transform>
    <transform xil_pn:end_ts="1469350788" xil_pn:in_ck="-4694977740307089583" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1469350788">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="CPU.v"/>
      <outfile xil_pn:name="EX.v"/>
      <outfile xil_pn:name="EX_MEM.v"/>
      <outfile xil_pn:name="ID.v"/>
      <outfile xil_pn:name="ID_EX.v"/>
      <outfile xil_pn:name="IF.v"/>
      <outfile xil_pn:name="IF_ID.v"/>
      <outfile xil_pn:name="MEM.v"/>
      <outfile xil_pn:name="MEM_WB.v"/>
      <outfile xil_pn:name="MMU.v"/>
      <outfile xil_pn:name="PC.v"/>
      <outfile xil_pn:name="RST_SYNC.v"/>
      <outfile xil_pn:name="Reg.v"/>
      <outfile xil_pn:name="bootloader.v"/>
      <outfile xil_pn:name="data_ram.v"/>
      <outfile xil_pn:name="header.v"/>
      <outfile xil_pn:name="id_test.v"/>
      <outfile xil_pn:name="inst_rom.v"/>
      <outfile xil_pn:name="memstrans.v"/>
      <outfile xil_pn:name="phy_mem.v"/>
      <outfile xil_pn:name="serial_port.v"/>
      <outfile xil_pn:name="simplemipst.vf"/>
      <outfile xil_pn:name="test_if.v"/>
      <outfile xil_pn:name="test_instrom.v"/>
      <outfile xil_pn:name="test_pc.v"/>
      <outfile xil_pn:name="test_sim.v"/>
      <outfile xil_pn:name="uart_async.v"/>
    </transform>
    <transform xil_pn:end_ts="1469350805" xil_pn:in_ck="2024847934488013176" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-1200177280265627804" xil_pn:start_ts="1469350801">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="simplemipst_simplemipst_sch_tb_beh.prj"/>
      <outfile xil_pn:name="simplemipst_simplemipst_sch_tb_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1469350806" xil_pn:in_ck="8545676314866879357" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-641345102336910489" xil_pn:start_ts="1469350805">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="simplemipst_simplemipst_sch_tb_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1469262976" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1469262976">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1469343733" xil_pn:in_ck="-4216722973477036733" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="9092237439467448485" xil_pn:start_ts="1469343731">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="simplemipst.vf"/>
    </transform>
    <transform xil_pn:end_ts="1469262978" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="185859551422296197" xil_pn:start_ts="1469262978">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputAdded"/>
    </transform>
    <transform xil_pn:end_ts="1469262978" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1469262978">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1469262978" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-6574092358054105881" xil_pn:start_ts="1469262978">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1469343754" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="7424531393529281855" xil_pn:start_ts="1469343754">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1469343754" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="6959213260853822095" xil_pn:start_ts="1469343754">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1469343759" xil_pn:in_ck="-2863795058279014648" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="7292515462601196429" xil_pn:start_ts="1469343754">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="simplemipst.jhd"/>
      <outfile xil_pn:name="simplemipst.lso"/>
      <outfile xil_pn:name="simplemipst.prj"/>
      <outfile xil_pn:name="simplemipst.syr"/>
      <outfile xil_pn:name="simplemipst.xst"/>
      <outfile xil_pn:name="simplemipst_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
