local: https://raw.githubusercontent.com/pine64/OpenPineBuds/29b195e12da6a5c791d1418af8448be80bccf18d/platform/cmsis/inc/best3003.h
remote: https://raw.githubusercontent.com/ARM-software/CMSIS_5/122be858fd7178f2d6e4670bc7dc02588a254dca/Device/ARM/ARMCM33/Include/ARMCM33_DSP_FP.h
diff -sw local remote
---

2c2
<  * @file     best3003.h
---
>  * @file     ARMCM33_DSP_FP.h
26,28c26,27
< 
< #ifndef __BEST3003_H__
< #define __BEST3003_H__
---
> #ifndef ARMCM33_DSP_FP_H
> #define ARMCM33_DSP_FP_H
34c33
< #ifndef __ASSEMBLER__
---
> 
39,90c38,61
< /* -------------------  Cortex-M33 Processor Exceptions Numbers  ------------------ */
<   NonMaskableInt_IRQn           = -14,      /*!<  2 Non Maskable Interrupt          */
<   HardFault_IRQn                = -13,      /*!<  3 HardFault Interrupt             */
<   MemoryManagement_IRQn         = -12,      /*!<  4 Memory Management Interrupt     */
<   BusFault_IRQn                 = -11,      /*!<  5 Bus Fault Interrupt             */
<   UsageFault_IRQn               = -10,      /*!<  6 Usage Fault Interrupt           */
<   SVCall_IRQn                   =  -5,      /*!< 11 SV Call Interrupt               */
<   DebugMonitor_IRQn             =  -4,      /*!< 12 Debug Monitor Interrupt         */
<   PendSV_IRQn                   =  -2,      /*!< 14 Pend SV Interrupt               */
<   SysTick_IRQn                  =  -1,      /*!< 15 System Tick Interrupt           */
< 
< /* ----------------------  Chip Specific Interrupt Numbers  ----------------------- */
<   FPU_IRQn                      =   0,      /*!< FPU Interrupt                      */
<   RESERVED01_IRQn               =   1,      /*!< Reserved Interrupt                 */
<   RESERVED02_IRQn               =   2,      /*!< Reserved Interrupt                 */
<   GPDMA_IRQn                    =   3,      /*!< General Purpose DMA Interrupt      */
<   AUDMA_IRQn                    =   4,      /*!< Audio DMA Interrupt                */
<   MCU_TIMER1_IRQ2n              =   5,      /*!< MCU Timer1 Interrupt1              */
<   MCU_TIMER1_IRQ1n              =   6,      /*!< MCU Timer1 Interrupt2              */
<   USB_IRQn                      =   7,      /*!< USB Interrupt                      */
<   WAKEUP_IRQn                   =   8,      /*!< Wakeup Interrupt                   */
<   GPIO_IRQn                     =   9,      /*!< GPIO Interrupt                     */
<   WDT_IRQn                      =  10,      /*!< Watchdog Timer Interrupt           */
<   RTC_IRQn                      =  11,      /*!< RTC Interrupt                      */
<   MCU_TIMER00_IRQn              =  12,      /*!< MCU Timer0 Interrupt               */
<   MCU_TIMER01_IRQn              =  13,      /*!< MCU Timer0 Interrupt               */
<   I2C0_IRQn                     =  14,      /*!< I2C0 Interrupt                     */
<   SPI0_IRQn                     =  15,      /*!< SPI0 Interrupt                     */
<   FMDUMP0_IRQn                  =  16,      /*!< FM DUMP0 Interrupt                 */
<   UART0_IRQn                    =  17,      /*!< UART0 Interrupt                    */
<   UART1_IRQn                    =  18,      /*!< UART1 Interrupt                    */
<   CODEC_IRQn                    =  19,      /*!< CODEC Interrupt                    */
<   FMDUMP1_IRQn                  =  20,      /*!< FM DUMP1 Interrupt                 */
<   I2S0_IRQn                     =  21,      /*!< I2S0 Interrupt                     */
<   SPDIF0_IRQn                   =  22,      /*!< SPDIF0 Interrupt                   */
<   SPI_ITN_IRQn                  =  23,      /*!< Internal SPI Interrupt             */
<   RESERVED24_IRQn               =  24,      /*!< Reserved Interrupt                 */
<   GPADC_IRQn                    =  25,      /*!< GPADC Interrupt                    */
<   RESERVED26_IRQn               =  26,      /*!< Reserved Interrupt                 */
<   USB_PIN_IRQn                  =  27,      /*!< PMU USB Interrupt                  */
<   RESERVED28_IRQn               =  28,      /*!< Reserved Interrupt                 */
<   RESERVED29_IRQn               =  29,      /*!< Reserved Interrupt                 */
<   USB_CALIB_IRQn                =  30,      /*!< Reserved Interrupt                 */
<   USB_SOF_IRQn                  =  31,      /*!< Reserved Interrupt                 */
<   CHARGER_IRQn                  =  32,      /*!< Charger Interrupt                  */
<   PWRKEY_IRQn                   =  33,      /*!< POWER KEY Interrupt                */
<   EARDET_IRQn                   =  34,      /*!< EAR DET Interrupt                  */
<   RESERVED35_IRQn               =  35,      /*!< Reserved Interrupt                 */
<   RESERVED36_IRQn               =  36,      /*!< Reserved Interrupt                 */
< 
<   USER_IRQn_QTY,
<   INVALID_IRQn                  = USER_IRQn_QTY,
---
> /* -------------------  Processor Exceptions Numbers  ----------------------------- */
>   NonMaskableInt_IRQn           = -14,     /*  2 Non Maskable Interrupt */
>   HardFault_IRQn                = -13,     /*  3 HardFault Interrupt */
>   MemoryManagement_IRQn         = -12,     /*  4 Memory Management Interrupt */
>   BusFault_IRQn                 = -11,     /*  5 Bus Fault Interrupt */
>   UsageFault_IRQn               = -10,     /*  6 Usage Fault Interrupt */
>   SecureFault_IRQn              =  -9,     /*  7 Secure Fault Interrupt */
>   SVCall_IRQn                   =  -5,     /* 11 SV Call Interrupt */
>   DebugMonitor_IRQn             =  -4,     /* 12 Debug Monitor Interrupt */
>   PendSV_IRQn                   =  -2,     /* 14 Pend SV Interrupt */
>   SysTick_IRQn                  =  -1,     /* 15 System Tick Interrupt */
> 
> /* -------------------  Processor Interrupt Numbers  ------------------------------ */
>   Interrupt0_IRQn               =   0,
>   Interrupt1_IRQn               =   1,
>   Interrupt2_IRQn               =   2,
>   Interrupt3_IRQn               =   3,
>   Interrupt4_IRQn               =   4,
>   Interrupt5_IRQn               =   5,
>   Interrupt6_IRQn               =   6,
>   Interrupt7_IRQn               =   7,
>   Interrupt8_IRQn               =   8,
>   Interrupt9_IRQn               =   9
>   /* Interrupts 10 .. 480 are left out */
93,96d63
< #define TIMER00_IRQn            MCU_TIMER00_IRQn
< #define TIMER01_IRQn            MCU_TIMER01_IRQn
< 
< #endif
102,124c69
< /* --------  Configuration of Core Peripherals  ----------------------------------- */
< #define __CM33_REV                0x0000U   /* Core revision r0p1 */
< #define __SAUREGION_PRESENT       0U        /* SAU regions present */
< #define __MPU_PRESENT             1U        /* MPU present */
< #define __VTOR_PRESENT            1U        /* VTOR present */
< #define __NVIC_PRIO_BITS          3U        /* Number of Bits used for Priority Levels */
< #define __Vendor_SysTickConfig    0U        /* Set to 1 if different SysTick Config is used */
< #define __FPU_PRESENT             1U        /* FPU present */
< #define __DSP_PRESENT             1U        /* DSP extension present */
< 
< #include "core_cm33.h"                      /* Processor and core peripherals */
< 
< #ifndef __ASSEMBLER__
< 
< #include "system_ARMCM.h"                  /* System Header                                     */
< 
< #endif
< 
< /* ================================================================================ */
< /* ================       Device Specific Peripheral Section       ================ */
< /* ================================================================================ */
< 
< /* -------------------  Start of section using anonymous unions  ------------------ */
---
> /* -------  Start of section using anonymous unions and disabling warnings  ------- */
146c91,106
< /* --------------------  End of section using anonymous unions  ------------------- */
---
> 
> /* --------  Configuration of Core Peripherals  ----------------------------------- */
> #define __CM33_REV                0x0000U   /* Core revision r0p1 */
> #define __SAUREGION_PRESENT       0U        /* SAU regions present */
> #define __MPU_PRESENT             1U        /* MPU present */
> #define __VTOR_PRESENT            1U        /* VTOR present */
> #define __NVIC_PRIO_BITS          3U        /* Number of Bits used for Priority Levels */
> #define __Vendor_SysTickConfig    0U        /* Set to 1 if different SysTick Config is used */
> #define __FPU_PRESENT             1U        /* FPU present */
> #define __DSP_PRESENT             1U        /* DSP extension present */
> 
> #include "core_cm33.h"                      /* Processor and core peripherals */
> #include "system_ARMCM33.h"                 /* System Header */
> 
> 
> /* --------  End of section using anonymous unions and disabling warnings  -------- */
164a125
> 
169c130
< #endif
---
> #endif  /* ARMCM33_DSP_FP_H */
