Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date             : Sat Jul  2 23:56:48 2022
| Host             : User-2020JGCOAY running 64-bit major release  (build 9200)
| Command          : report_power -file MBitTree_power_routed.rpt -pb MBitTree_power_summary_routed.pb -rpx MBitTree_power_routed.rpx
| Design           : MBitTree
| Device           : xc7vx690tffg1761-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 2.431        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 2.073        |
| Device Static (W)        | 0.358        |
| Effective TJA (C/W)      | 1.1          |
| Max Ambient (C)          | 82.2         |
| Junction Temperature (C) | 27.8         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.235 |        3 |       --- |             --- |
| Slice Logic    |     0.235 |    31075 |       --- |             --- |
|   LUT as Logic |     0.210 |     9417 |    433200 |            2.17 |
|   Register     |     0.020 |    18278 |    866400 |            2.11 |
|   F7/F8 Muxes  |     0.004 |     1116 |    433200 |            0.26 |
|   CARRY4       |     0.002 |      488 |    108300 |            0.45 |
|   Others       |     0.000 |      409 |       --- |             --- |
| Signals        |     0.533 |    33516 |       --- |             --- |
| Block RAM      |     1.065 |      171 |      1470 |           11.63 |
| I/O            |     0.005 |      244 |       850 |           28.71 |
| Static Power   |     0.358 |          |           |                 |
| Total          |     2.431 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     2.199 |       1.986 |      0.213 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.054 |       0.000 |      0.054 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.002 |       0.001 |      0.001 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.095 |       0.084 |      0.011 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTZVccl  |       1.075 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTZAVcc  |       1.075 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTZVcch  |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.1                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 2.2                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+
| clk   | clk    |             4.0 |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------+-----------+
| Name                        | Power (W) |
+-----------------------------+-----------+
| MBitTree                    |     2.073 |
|   pipeline_DA_inst          |     0.892 |
|     Reg_level2_level3_inst  |     0.016 |
|     Reg_level3_level4_inst  |     0.018 |
|     Reg_level4_level5_inst  |     0.016 |
|     Reg_level5_level6_inst  |     0.017 |
|     Reg_match_priority_inst |     0.009 |
|     Reg_root_level2_inst    |     0.012 |
|     Reg_tree_ruleMatch_inst |     0.009 |
|     level2_inst             |     0.033 |
|       bram_level3_da        |     0.016 |
|     level3_inst             |     0.033 |
|       bram_level4_da        |     0.016 |
|     level4_inst             |     0.033 |
|       bram_level5_da        |     0.016 |
|     level5_inst             |     0.033 |
|       bram_level6_da        |     0.016 |
|     level6_DA_inst          |     0.031 |
|       bram_level7_da        |     0.016 |
|     root_inst               |     0.031 |
|       bram_level2_da        |     0.016 |
|     ruleMatch_DA_inst       |     0.600 |
|       rule_da               |     0.438 |
|   pipeline_SADA_inst        |     1.162 |
|     Reg_level2_level3_inst  |     0.016 |
|     Reg_level3_level4_inst  |     0.017 |
|     Reg_level4_level5_inst  |     0.018 |
|     Reg_level5_level6_inst  |     0.019 |
|     Reg_match_priority_inst |     0.006 |
|     Reg_root_level2_inst    |     0.012 |
|     Reg_tree_ruleMatch_inst |     0.057 |
|     level2_inst             |     0.033 |
|       bram_level3_sada      |     0.017 |
|     level3_inst             |     0.034 |
|       bram_level4_sada      |     0.016 |
|     level4_inst             |     0.047 |
|       bram_level5_sada      |     0.028 |
|     level5_inst             |     0.037 |
|       bram_level6_sada      |     0.018 |
|     level6_SADA_inst        |     0.033 |
|       bram_level7_sada      |     0.016 |
|     root_inst               |     0.032 |
|       bram_level2_sada      |     0.016 |
|     ruleMatch_SADA_inst     |     0.799 |
|       rule_sada             |     0.704 |
+-----------------------------+-----------+


