
*** Running vivado
    with args -log cam2hdmi_bd_axiImage_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source cam2hdmi_bd_axiImage_0_0.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source cam2hdmi_bd_axiImage_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/nsheu/OneDrive/Desktop/DIGME/miniprojekt/mulo/project/ip/cpuToCtrl_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
Command: synth_design -top cam2hdmi_bd_axiImage_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-3571] IP 'cam2hdmi_bd_axiImage_0_0' is restricted:
* Module reference is stale and needs refreshing.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16952 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 746.047 ; gain = 178.531
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'cam2hdmi_bd_axiImage_0_0' [c:/Users/nsheu/OneDrive/Desktop/miniprojekt/memory/memory.srcs/sources_1/bd/cam2hdmi_bd/ip/cam2hdmi_bd_axiImage_0_0/synth/cam2hdmi_bd_axiImage_0_0.vhd:86]
	Parameter imSizeH_g bound to: 256 - type: integer 
	Parameter imSizeV_g bound to: 256 - type: integer 
	Parameter rowSize_g bound to: 8 - type: integer 
	Parameter colSize_g bound to: 8 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'axiImage' declared at 'C:/Users/nsheu/OneDrive/Desktop/miniprojekt/memory/Source/axiImage/axiImage.vhd:29' bound to instance 'U0' of component 'axiImage' [c:/Users/nsheu/OneDrive/Desktop/miniprojekt/memory/memory.srcs/sources_1/bd/cam2hdmi_bd/ip/cam2hdmi_bd_axiImage_0_0/synth/cam2hdmi_bd_axiImage_0_0.vhd:162]
INFO: [Synth 8-638] synthesizing module 'axiImage' [C:/Users/nsheu/OneDrive/Desktop/miniprojekt/memory/Source/axiImage/axiImage.vhd:113]
	Parameter imSizeH_g bound to: 256 - type: integer 
	Parameter imSizeV_g bound to: 256 - type: integer 
	Parameter rowSize_g bound to: 8 - type: integer 
	Parameter colSize_g bound to: 8 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [C:/Users/nsheu/OneDrive/Desktop/miniprojekt/memory/Source/axiImage/axiImage.vhd:251]
INFO: [Synth 8-256] done synthesizing module 'axiImage' (1#1) [C:/Users/nsheu/OneDrive/Desktop/miniprojekt/memory/Source/axiImage/axiImage.vhd:113]
INFO: [Synth 8-256] done synthesizing module 'cam2hdmi_bd_axiImage_0_0' (2#1) [c:/Users/nsheu/OneDrive/Desktop/miniprojekt/memory/memory.srcs/sources_1/bd/cam2hdmi_bd/ip/cam2hdmi_bd_axiImage_0_0/synth/cam2hdmi_bd_axiImage_0_0.vhd:86]
WARNING: [Synth 8-3331] design axiImage has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design axiImage has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design axiImage has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design axiImage has unconnected port S_AXI_WDATA[31]
WARNING: [Synth 8-3331] design axiImage has unconnected port S_AXI_WDATA[30]
WARNING: [Synth 8-3331] design axiImage has unconnected port S_AXI_WDATA[29]
WARNING: [Synth 8-3331] design axiImage has unconnected port S_AXI_WDATA[28]
WARNING: [Synth 8-3331] design axiImage has unconnected port S_AXI_WDATA[27]
WARNING: [Synth 8-3331] design axiImage has unconnected port S_AXI_WDATA[26]
WARNING: [Synth 8-3331] design axiImage has unconnected port S_AXI_WDATA[25]
WARNING: [Synth 8-3331] design axiImage has unconnected port S_AXI_WDATA[24]
WARNING: [Synth 8-3331] design axiImage has unconnected port S_AXI_WDATA[23]
WARNING: [Synth 8-3331] design axiImage has unconnected port S_AXI_WDATA[22]
WARNING: [Synth 8-3331] design axiImage has unconnected port S_AXI_WDATA[21]
WARNING: [Synth 8-3331] design axiImage has unconnected port S_AXI_WDATA[20]
WARNING: [Synth 8-3331] design axiImage has unconnected port S_AXI_WDATA[19]
WARNING: [Synth 8-3331] design axiImage has unconnected port S_AXI_WDATA[18]
WARNING: [Synth 8-3331] design axiImage has unconnected port S_AXI_WDATA[17]
WARNING: [Synth 8-3331] design axiImage has unconnected port S_AXI_WDATA[16]
WARNING: [Synth 8-3331] design axiImage has unconnected port S_AXI_WSTRB[3]
WARNING: [Synth 8-3331] design axiImage has unconnected port S_AXI_WSTRB[2]
WARNING: [Synth 8-3331] design axiImage has unconnected port S_AXI_WSTRB[1]
WARNING: [Synth 8-3331] design axiImage has unconnected port S_AXI_WSTRB[0]
WARNING: [Synth 8-3331] design axiImage has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design axiImage has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design axiImage has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 814.301 ; gain = 246.785
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 814.301 ; gain = 246.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 814.301 ; gain = 246.785
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 919.523 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.091 . Memory (MB): peak = 921.578 ; gain = 2.055
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 921.578 ; gain = 354.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 921.578 ; gain = 354.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 921.578 ; gain = 354.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 921.578 ; gain = 354.062
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   6 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 14    
	   4 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module axiImage 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   6 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 14    
	   4 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3917] design cam2hdmi_bd_axiImage_0_0 has port S_AXI_RDATA[31] driven by constant 0
INFO: [Synth 8-3917] design cam2hdmi_bd_axiImage_0_0 has port S_AXI_RDATA[30] driven by constant 0
INFO: [Synth 8-3917] design cam2hdmi_bd_axiImage_0_0 has port S_AXI_RDATA[29] driven by constant 0
INFO: [Synth 8-3917] design cam2hdmi_bd_axiImage_0_0 has port S_AXI_RDATA[28] driven by constant 0
INFO: [Synth 8-3917] design cam2hdmi_bd_axiImage_0_0 has port S_AXI_RDATA[27] driven by constant 0
INFO: [Synth 8-3917] design cam2hdmi_bd_axiImage_0_0 has port S_AXI_RDATA[26] driven by constant 0
INFO: [Synth 8-3917] design cam2hdmi_bd_axiImage_0_0 has port S_AXI_RDATA[25] driven by constant 0
INFO: [Synth 8-3917] design cam2hdmi_bd_axiImage_0_0 has port S_AXI_RDATA[24] driven by constant 0
INFO: [Synth 8-3917] design cam2hdmi_bd_axiImage_0_0 has port S_AXI_RDATA[23] driven by constant 0
INFO: [Synth 8-3917] design cam2hdmi_bd_axiImage_0_0 has port S_AXI_RDATA[22] driven by constant 0
INFO: [Synth 8-3917] design cam2hdmi_bd_axiImage_0_0 has port S_AXI_RDATA[21] driven by constant 0
INFO: [Synth 8-3917] design cam2hdmi_bd_axiImage_0_0 has port S_AXI_RDATA[20] driven by constant 0
INFO: [Synth 8-3917] design cam2hdmi_bd_axiImage_0_0 has port S_AXI_RDATA[19] driven by constant 0
INFO: [Synth 8-3917] design cam2hdmi_bd_axiImage_0_0 has port S_AXI_RDATA[18] driven by constant 0
INFO: [Synth 8-3917] design cam2hdmi_bd_axiImage_0_0 has port S_AXI_RDATA[17] driven by constant 0
INFO: [Synth 8-3917] design cam2hdmi_bd_axiImage_0_0 has port S_AXI_RDATA[16] driven by constant 0
WARNING: [Synth 8-3331] design cam2hdmi_bd_axiImage_0_0 has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design cam2hdmi_bd_axiImage_0_0 has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design cam2hdmi_bd_axiImage_0_0 has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design cam2hdmi_bd_axiImage_0_0 has unconnected port S_AXI_WDATA[31]
WARNING: [Synth 8-3331] design cam2hdmi_bd_axiImage_0_0 has unconnected port S_AXI_WDATA[30]
WARNING: [Synth 8-3331] design cam2hdmi_bd_axiImage_0_0 has unconnected port S_AXI_WDATA[29]
WARNING: [Synth 8-3331] design cam2hdmi_bd_axiImage_0_0 has unconnected port S_AXI_WDATA[28]
WARNING: [Synth 8-3331] design cam2hdmi_bd_axiImage_0_0 has unconnected port S_AXI_WDATA[27]
WARNING: [Synth 8-3331] design cam2hdmi_bd_axiImage_0_0 has unconnected port S_AXI_WDATA[26]
WARNING: [Synth 8-3331] design cam2hdmi_bd_axiImage_0_0 has unconnected port S_AXI_WDATA[25]
WARNING: [Synth 8-3331] design cam2hdmi_bd_axiImage_0_0 has unconnected port S_AXI_WDATA[24]
WARNING: [Synth 8-3331] design cam2hdmi_bd_axiImage_0_0 has unconnected port S_AXI_WDATA[23]
WARNING: [Synth 8-3331] design cam2hdmi_bd_axiImage_0_0 has unconnected port S_AXI_WDATA[22]
WARNING: [Synth 8-3331] design cam2hdmi_bd_axiImage_0_0 has unconnected port S_AXI_WDATA[21]
WARNING: [Synth 8-3331] design cam2hdmi_bd_axiImage_0_0 has unconnected port S_AXI_WDATA[20]
WARNING: [Synth 8-3331] design cam2hdmi_bd_axiImage_0_0 has unconnected port S_AXI_WDATA[19]
WARNING: [Synth 8-3331] design cam2hdmi_bd_axiImage_0_0 has unconnected port S_AXI_WDATA[18]
WARNING: [Synth 8-3331] design cam2hdmi_bd_axiImage_0_0 has unconnected port S_AXI_WDATA[17]
WARNING: [Synth 8-3331] design cam2hdmi_bd_axiImage_0_0 has unconnected port S_AXI_WDATA[16]
WARNING: [Synth 8-3331] design cam2hdmi_bd_axiImage_0_0 has unconnected port S_AXI_WSTRB[3]
WARNING: [Synth 8-3331] design cam2hdmi_bd_axiImage_0_0 has unconnected port S_AXI_WSTRB[2]
WARNING: [Synth 8-3331] design cam2hdmi_bd_axiImage_0_0 has unconnected port S_AXI_WSTRB[1]
WARNING: [Synth 8-3331] design cam2hdmi_bd_axiImage_0_0 has unconnected port S_AXI_WSTRB[0]
WARNING: [Synth 8-3331] design cam2hdmi_bd_axiImage_0_0 has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design cam2hdmi_bd_axiImage_0_0 has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design cam2hdmi_bd_axiImage_0_0 has unconnected port S_AXI_ARPROT[0]
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U0/aw_en_reg )
INFO: [Synth 8-3886] merging instance 'U0/axi_rresp_reg[0]' (FDRE) to 'U0/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/axi_bresp_reg[0]' (FDRE) to 'U0/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/axi_bresp_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 921.578 ; gain = 354.062
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 921.578 ; gain = 354.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 921.578 ; gain = 354.062
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 925.816 ; gain = 358.301
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 931.637 ; gain = 364.121
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 931.637 ; gain = 364.121
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 931.637 ; gain = 364.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 931.637 ; gain = 364.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 931.637 ; gain = 364.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 931.637 ; gain = 364.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     2|
|3     |LUT3 |     6|
|4     |LUT4 |    20|
|5     |LUT5 |    12|
|6     |LUT6 |    15|
|7     |FDRE |    57|
|8     |FDSE |     3|
+------+-----+------+

Report Instance Areas: 
+------+---------+---------+------+
|      |Instance |Module   |Cells |
+------+---------+---------+------+
|1     |top      |         |   116|
|2     |  U0     |axiImage |   116|
+------+---------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 931.637 ; gain = 364.121
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 26 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:34 . Memory (MB): peak = 931.637 ; gain = 256.844
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 931.637 ; gain = 364.121
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 950.816 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
38 Infos, 55 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:47 . Memory (MB): peak = 950.816 ; gain = 655.449
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 950.816 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/nsheu/OneDrive/Desktop/miniprojekt/memory/memory.runs/cam2hdmi_bd_axiImage_0_0_synth_1/cam2hdmi_bd_axiImage_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 950.816 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/nsheu/OneDrive/Desktop/miniprojekt/memory/memory.runs/cam2hdmi_bd_axiImage_0_0_synth_1/cam2hdmi_bd_axiImage_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file cam2hdmi_bd_axiImage_0_0_utilization_synth.rpt -pb cam2hdmi_bd_axiImage_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Nov 24 14:07:22 2020...
