(edif controller
  (edifVersion 2 0 0)
  (edifLevel 0)
  (keywordMap (keywordLevel 0))
  (status
    (written
      (timestamp 2018 10 28 22 56 45)
      (program "Xilinx ngc2edif" (version "P.20131013"))
      (author "Xilinx. Inc ")
      (comment "This EDIF netlist is to be used within supported synthesis tools")
      (comment "for determining resource/timing estimates of the design component")
      (comment "represented by this netlist.")
      (comment "Command line: -mdp2sp -w -secure controller.ngc controller.edif ")))
  (external UNISIMS
    (edifLevel 0)
    (technology (numberDefinition))
    (cell GND
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port G
              (direction OUTPUT)
            )
          )
      )
    )
    (cell VCC
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port P
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FDP
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port PRE
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FDE
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port CE
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FDC
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port CLR
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT2
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT3
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT4
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port I3
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell IBUF
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell OBUF
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell BUFGP
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell INV
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT3_L
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port LO
              (direction OUTPUT)
            )
          )
      )
    )
  )

  (library controller_lib
    (edifLevel 0)
    (technology (numberDefinition))
    (cell controller
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port data_ready
              (direction INOUT)
            )
            (port tbre
              (direction INOUT)
            )
            (port tsre
              (direction INOUT)
            )
            (port CLK
              (direction INPUT)
            )
            (port Ram1WE
              (direction OUTPUT)
            )
            (port RST
              (direction INPUT)
            )
            (port Ram1EN
              (direction OUTPUT)
            )
            (port rdn
              (direction OUTPUT)
            )
            (port wrn
              (direction OUTPUT)
            )
            (port Ram1OE
              (direction OUTPUT)
            )
            (port (array (rename Ram1Data "Ram1Data<7:0>") 8)
              (direction INOUT))
            (port (array (rename L "L<7:0>") 8)
              (direction OUTPUT))
            (port (array (rename CO "CO<1:0>") 2)
              (direction INPUT))
            (port (array (rename SW "SW<7:0>") 8)
              (direction INPUT))
            (designator "xc3s1200e-4-fg320")
            (property TYPE (string "controller") (owner "Xilinx"))
            (property BUS_INFO (string "8:INOUT:Ram1Data<7:0>") (owner "Xilinx"))
            (property BUS_INFO (string "8:OUTPUT:L<7:0>") (owner "Xilinx"))
            (property BUS_INFO (string "2:INPUT:CO<1:0>") (owner "Xilinx"))
            (property BUS_INFO (string "8:INPUT:SW<7:0>") (owner "Xilinx"))
            (property NLW_UNIQUE_ID (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_TAG (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_ALIAS (string "controller_controller") (owner "Xilinx"))
          )
          (contents
            (instance XST_GND
              (viewRef view_1 (cellRef GND (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance XST_VCC
              (viewRef view_1 (cellRef VCC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename wrn_renamed_0 "wrn")
              (viewRef view_1 (cellRef FDP (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename L_0_renamed_1 "L_0")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename L_1_renamed_2 "L_1")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename L_2_renamed_3 "L_2")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename L_3_renamed_4 "L_3")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename L_4_renamed_5 "L_4")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename L_5_renamed_6 "L_5")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename L_6_renamed_7 "L_6")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename L_7_renamed_8 "L_7")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename state_c_FSM_FFd1_renamed_9 "state_c_FSM_FFd1")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename state_c_FSM_FFd2_renamed_10 "state_c_FSM_FFd2")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename state_c_FSM_FFd5_renamed_11 "state_c_FSM_FFd5")
              (viewRef view_1 (cellRef FDP (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename state_c_FSM_FFd4_renamed_12 "state_c_FSM_FFd4")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename state_c_FSM_FFd3_renamed_13 "state_c_FSM_FFd3")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename state_c_FSM_FFd5_In1 "state_c_FSM_FFd5-In1")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "8") (owner "Xilinx"))
            )
            (instance (rename state_c_FSM_FFd2_In1 "state_c_FSM_FFd2-In1")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "BA") (owner "Xilinx"))
            )
            (instance wrn_mux00001
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FF8A") (owner "Xilinx"))
            )
            (instance (rename state_c_FSM_FFd1_In1 "state_c_FSM_FFd1-In1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "8F88") (owner "Xilinx"))
            )
            (instance (rename L_mux0000_7__ "L_mux0000<7>")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFE") (owner "Xilinx"))
            )
            (instance (rename tbre_IBUF_renamed_14 "tbre_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename tsre_IBUF_renamed_15 "tsre_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename RST_IBUF_renamed_16 "RST_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance Ram1Data_7_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance Ram1Data_6_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance Ram1Data_5_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance Ram1Data_4_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance Ram1Data_3_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance Ram1Data_2_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance Ram1Data_1_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance Ram1Data_0_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance Ram1WE_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance Ram1EN_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance rdn_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename wrn_OBUF_renamed_17 "wrn_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance Ram1OE_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance L_7_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance L_6_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance L_5_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance L_4_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance L_3_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance L_2_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance L_1_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance L_0_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename L_mux0000_6__ "L_mux0000<6>")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFE") (owner "Xilinx"))
            )
            (instance (rename L_mux0000_5__ "L_mux0000<5>")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFE") (owner "Xilinx"))
            )
            (instance (rename L_mux0000_0_1 "L_mux0000<0>1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "EFEE") (owner "Xilinx"))
            )
            (instance (rename L_mux0000_3_1 "L_mux0000<3>1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AAAB") (owner "Xilinx"))
            )
            (instance (rename L_mux0000_2_1 "L_mux0000<2>1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AAAB") (owner "Xilinx"))
            )
            (instance (rename L_mux0000_1_1 "L_mux0000<1>1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AAAB") (owner "Xilinx"))
            )
            (instance (rename L_mux0000_4_1 "L_mux0000<4>1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "EFEE") (owner "Xilinx"))
            )
            (instance (rename CLK_BUFGP_renamed_18 "CLK_BUFGP")
              (viewRef view_1 (cellRef BUFGP (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance RST_inv1_INV_0
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename L_mux0000_7__SW0 "L_mux0000<7>_SW0")
              (viewRef view_1 (cellRef LUT3_L (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "F2") (owner "Xilinx"))
            )
            (instance L_or0000_SW5
              (viewRef view_1 (cellRef LUT3_L (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "02") (owner "Xilinx"))
            )
            (instance (rename L_mux0000_6__SW0 "L_mux0000<6>_SW0")
              (viewRef view_1 (cellRef LUT3_L (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "02") (owner "Xilinx"))
            )
            (instance (rename L_mux0000_5__SW0 "L_mux0000<5>_SW0")
              (viewRef view_1 (cellRef LUT3_L (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "02") (owner "Xilinx"))
            )
            (instance (rename L_mux0000_3_1_SW0 "L_mux0000<3>1_SW0")
              (viewRef view_1 (cellRef LUT3_L (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FD") (owner "Xilinx"))
            )
            (instance (rename L_mux0000_2_1_SW0 "L_mux0000<2>1_SW0")
              (viewRef view_1 (cellRef LUT3_L (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FD") (owner "Xilinx"))
            )
            (instance (rename L_mux0000_1_1_SW0 "L_mux0000<1>1_SW0")
              (viewRef view_1 (cellRef LUT3_L (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FD") (owner "Xilinx"))
            )
            (instance (rename L_mux0000_4_1_SW0 "L_mux0000<4>1_SW0")
              (viewRef view_1 (cellRef LUT3_L (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "02") (owner "Xilinx"))
            )
            (net CLK
              (joined
                (portRef CLK)
                (portRef I (instanceRef CLK_BUFGP_renamed_18))
              )
            )
            (net CLK_BUFGP
              (joined
                (portRef C (instanceRef wrn_renamed_0))
                (portRef C (instanceRef L_0_renamed_1))
                (portRef C (instanceRef L_1_renamed_2))
                (portRef C (instanceRef L_2_renamed_3))
                (portRef C (instanceRef L_3_renamed_4))
                (portRef C (instanceRef L_4_renamed_5))
                (portRef C (instanceRef L_5_renamed_6))
                (portRef C (instanceRef L_6_renamed_7))
                (portRef C (instanceRef L_7_renamed_8))
                (portRef C (instanceRef state_c_FSM_FFd1_renamed_9))
                (portRef C (instanceRef state_c_FSM_FFd2_renamed_10))
                (portRef C (instanceRef state_c_FSM_FFd5_renamed_11))
                (portRef C (instanceRef state_c_FSM_FFd4_renamed_12))
                (portRef C (instanceRef state_c_FSM_FFd3_renamed_13))
                (portRef O (instanceRef CLK_BUFGP_renamed_18))
              )
            )
            (net (rename L_0_ "L<0>")
              (joined
                (portRef (member L 7))
                (portRef O (instanceRef L_0_OBUF))
              )
            )
            (net (rename L_1_ "L<1>")
              (joined
                (portRef (member L 6))
                (portRef O (instanceRef L_1_OBUF))
              )
            )
            (net (rename L_2_ "L<2>")
              (joined
                (portRef (member L 5))
                (portRef O (instanceRef L_2_OBUF))
              )
            )
            (net (rename L_3_ "L<3>")
              (joined
                (portRef (member L 4))
                (portRef O (instanceRef L_3_OBUF))
              )
            )
            (net (rename L_4_ "L<4>")
              (joined
                (portRef (member L 3))
                (portRef O (instanceRef L_4_OBUF))
              )
            )
            (net (rename L_5_ "L<5>")
              (joined
                (portRef (member L 2))
                (portRef O (instanceRef L_5_OBUF))
              )
            )
            (net (rename L_6_ "L<6>")
              (joined
                (portRef (member L 1))
                (portRef O (instanceRef L_6_OBUF))
              )
            )
            (net (rename L_7_ "L<7>")
              (joined
                (portRef (member L 0))
                (portRef O (instanceRef L_7_OBUF))
              )
            )
            (net L_0
              (joined
                (portRef Q (instanceRef L_0_renamed_1))
                (portRef I (instanceRef L_0_OBUF))
                (portRef I0 (instanceRef L_mux0000_7__SW0))
              )
            )
            (net L_1
              (joined
                (portRef Q (instanceRef L_1_renamed_2))
                (portRef I (instanceRef L_1_OBUF))
                (portRef I0 (instanceRef L_mux0000_6__SW0))
              )
            )
            (net L_2
              (joined
                (portRef Q (instanceRef L_2_renamed_3))
                (portRef I (instanceRef L_2_OBUF))
                (portRef I0 (instanceRef L_mux0000_5__SW0))
              )
            )
            (net L_3
              (joined
                (portRef Q (instanceRef L_3_renamed_4))
                (portRef I (instanceRef L_3_OBUF))
                (portRef I0 (instanceRef L_mux0000_4_1_SW0))
              )
            )
            (net L_4
              (joined
                (portRef Q (instanceRef L_4_renamed_5))
                (portRef I (instanceRef L_4_OBUF))
                (portRef I0 (instanceRef L_mux0000_3_1_SW0))
              )
            )
            (net L_5
              (joined
                (portRef Q (instanceRef L_5_renamed_6))
                (portRef I (instanceRef L_5_OBUF))
                (portRef I0 (instanceRef L_mux0000_2_1_SW0))
              )
            )
            (net L_6
              (joined
                (portRef Q (instanceRef L_6_renamed_7))
                (portRef I (instanceRef L_6_OBUF))
                (portRef I0 (instanceRef L_mux0000_1_1_SW0))
              )
            )
            (net L_7
              (joined
                (portRef Q (instanceRef L_7_renamed_8))
                (portRef I (instanceRef L_7_OBUF))
                (portRef I0 (instanceRef L_or0000_SW5))
              )
            )
            (net (rename L_mux0000_0_ "L_mux0000<0>")
              (joined
                (portRef D (instanceRef L_7_renamed_8))
                (portRef O (instanceRef L_mux0000_0_1))
              )
            )
            (net (rename L_mux0000_1_ "L_mux0000<1>")
              (joined
                (portRef D (instanceRef L_6_renamed_7))
                (portRef O (instanceRef L_mux0000_1_1))
              )
            )
            (net (rename L_mux0000_2_ "L_mux0000<2>")
              (joined
                (portRef D (instanceRef L_5_renamed_6))
                (portRef O (instanceRef L_mux0000_2_1))
              )
            )
            (net (rename L_mux0000_3_ "L_mux0000<3>")
              (joined
                (portRef D (instanceRef L_4_renamed_5))
                (portRef O (instanceRef L_mux0000_3_1))
              )
            )
            (net (rename L_mux0000_4_ "L_mux0000<4>")
              (joined
                (portRef D (instanceRef L_3_renamed_4))
                (portRef O (instanceRef L_mux0000_4_1))
              )
            )
            (net (rename L_mux0000_5_ "L_mux0000<5>")
              (joined
                (portRef D (instanceRef L_2_renamed_3))
                (portRef O (instanceRef L_mux0000_5__))
              )
            )
            (net (rename L_mux0000_6_ "L_mux0000<6>")
              (joined
                (portRef D (instanceRef L_1_renamed_2))
                (portRef O (instanceRef L_mux0000_6__))
              )
            )
            (net (rename L_mux0000_7_ "L_mux0000<7>")
              (joined
                (portRef D (instanceRef L_0_renamed_1))
                (portRef O (instanceRef L_mux0000_7__))
              )
            )
            (net (rename Mtridata_data_0_ "Mtridata_data<0>")
              (joined
                (portRef P (instanceRef XST_VCC))
                (portRef I (instanceRef Ram1Data_7_OBUF))
                (portRef I (instanceRef Ram1Data_0_OBUF))
                (portRef I (instanceRef Ram1WE_OBUF))
                (portRef I (instanceRef Ram1EN_OBUF))
                (portRef I (instanceRef Ram1OE_OBUF))
              )
            )
            (net (rename Mtridata_data_1_ "Mtridata_data<1>")
              (joined
                (portRef G (instanceRef XST_GND))
                (portRef I (instanceRef Ram1Data_6_OBUF))
                (portRef I (instanceRef Ram1Data_5_OBUF))
                (portRef I (instanceRef Ram1Data_4_OBUF))
                (portRef I (instanceRef Ram1Data_3_OBUF))
                (portRef I (instanceRef Ram1Data_2_OBUF))
                (portRef I (instanceRef Ram1Data_1_OBUF))
                (portRef I (instanceRef rdn_OBUF))
              )
            )
            (net N0
              (joined
                (portRef I3 (instanceRef L_mux0000_7__))
                (portRef LO (instanceRef L_mux0000_7__SW0))
              )
            )
            (net N30
              (joined
                (portRef I3 (instanceRef L_mux0000_0_1))
                (portRef LO (instanceRef L_or0000_SW5))
              )
            )
            (net N36
              (joined
                (portRef I3 (instanceRef L_mux0000_6__))
                (portRef LO (instanceRef L_mux0000_6__SW0))
              )
            )
            (net N38
              (joined
                (portRef I3 (instanceRef L_mux0000_5__))
                (portRef LO (instanceRef L_mux0000_5__SW0))
              )
            )
            (net N40
              (joined
                (portRef I3 (instanceRef L_mux0000_3_1))
                (portRef LO (instanceRef L_mux0000_3_1_SW0))
              )
            )
            (net N42
              (joined
                (portRef I3 (instanceRef L_mux0000_2_1))
                (portRef LO (instanceRef L_mux0000_2_1_SW0))
              )
            )
            (net N44
              (joined
                (portRef I3 (instanceRef L_mux0000_1_1))
                (portRef LO (instanceRef L_mux0000_1_1_SW0))
              )
            )
            (net N46
              (joined
                (portRef I3 (instanceRef L_mux0000_4_1))
                (portRef LO (instanceRef L_mux0000_4_1_SW0))
              )
            )
            (net RST
              (joined
                (portRef RST)
                (portRef I (instanceRef RST_IBUF_renamed_16))
              )
            )
            (net RST_IBUF
              (joined
                (portRef CE (instanceRef L_0_renamed_1))
                (portRef CE (instanceRef L_1_renamed_2))
                (portRef CE (instanceRef L_2_renamed_3))
                (portRef CE (instanceRef L_3_renamed_4))
                (portRef CE (instanceRef L_4_renamed_5))
                (portRef CE (instanceRef L_5_renamed_6))
                (portRef CE (instanceRef L_6_renamed_7))
                (portRef CE (instanceRef L_7_renamed_8))
                (portRef O (instanceRef RST_IBUF_renamed_16))
                (portRef I (instanceRef RST_inv1_INV_0))
              )
            )
            (net RST_inv
              (joined
                (portRef PRE (instanceRef wrn_renamed_0))
                (portRef CLR (instanceRef state_c_FSM_FFd1_renamed_9))
                (portRef CLR (instanceRef state_c_FSM_FFd3_renamed_13))
                (portRef CLR (instanceRef state_c_FSM_FFd4_renamed_12))
                (portRef PRE (instanceRef state_c_FSM_FFd5_renamed_11))
                (portRef CLR (instanceRef state_c_FSM_FFd2_renamed_10))
                (portRef O (instanceRef RST_inv1_INV_0))
              )
            )
            (net (rename Ram1Data_0_ "Ram1Data<0>")
              (joined
                (portRef (member Ram1Data 7))
                (portRef O (instanceRef Ram1Data_0_OBUF))
              )
            )
            (net (rename Ram1Data_1_ "Ram1Data<1>")
              (joined
                (portRef (member Ram1Data 6))
                (portRef O (instanceRef Ram1Data_1_OBUF))
              )
            )
            (net (rename Ram1Data_2_ "Ram1Data<2>")
              (joined
                (portRef (member Ram1Data 5))
                (portRef O (instanceRef Ram1Data_2_OBUF))
              )
            )
            (net (rename Ram1Data_3_ "Ram1Data<3>")
              (joined
                (portRef (member Ram1Data 4))
                (portRef O (instanceRef Ram1Data_3_OBUF))
              )
            )
            (net (rename Ram1Data_4_ "Ram1Data<4>")
              (joined
                (portRef (member Ram1Data 3))
                (portRef O (instanceRef Ram1Data_4_OBUF))
              )
            )
            (net (rename Ram1Data_5_ "Ram1Data<5>")
              (joined
                (portRef (member Ram1Data 2))
                (portRef O (instanceRef Ram1Data_5_OBUF))
              )
            )
            (net (rename Ram1Data_6_ "Ram1Data<6>")
              (joined
                (portRef (member Ram1Data 1))
                (portRef O (instanceRef Ram1Data_6_OBUF))
              )
            )
            (net (rename Ram1Data_7_ "Ram1Data<7>")
              (joined
                (portRef (member Ram1Data 0))
                (portRef O (instanceRef Ram1Data_7_OBUF))
              )
            )
            (net Ram1EN
              (joined
                (portRef Ram1EN)
                (portRef O (instanceRef Ram1EN_OBUF))
              )
            )
            (net Ram1OE
              (joined
                (portRef Ram1OE)
                (portRef O (instanceRef Ram1OE_OBUF))
              )
            )
            (net Ram1WE
              (joined
                (portRef Ram1WE)
                (portRef O (instanceRef Ram1WE_OBUF))
              )
            )
            (net rdn
              (joined
                (portRef rdn)
                (portRef O (instanceRef rdn_OBUF))
              )
            )
            (net state_c_FSM_FFd1
              (joined
                (portRef Q (instanceRef state_c_FSM_FFd1_renamed_9))
                (portRef I1 (instanceRef state_c_FSM_FFd5_In1))
                (portRef I3 (instanceRef state_c_FSM_FFd1_In1))
                (portRef I2 (instanceRef L_mux0000_7__))
                (portRef I2 (instanceRef L_mux0000_6__))
                (portRef I2 (instanceRef L_mux0000_5__))
                (portRef I0 (instanceRef L_mux0000_4_1))
                (portRef I1 (instanceRef L_or0000_SW5))
                (portRef I2 (instanceRef L_mux0000_3_1_SW0))
                (portRef I2 (instanceRef L_mux0000_2_1_SW0))
                (portRef I2 (instanceRef L_mux0000_1_1_SW0))
              )
            )
            (net (rename state_c_FSM_FFd1_In "state_c_FSM_FFd1-In")
              (joined
                (portRef D (instanceRef state_c_FSM_FFd1_renamed_9))
                (portRef O (instanceRef state_c_FSM_FFd1_In1))
              )
            )
            (net state_c_FSM_FFd2
              (joined
                (portRef Q (instanceRef state_c_FSM_FFd2_renamed_10))
                (portRef I2 (instanceRef state_c_FSM_FFd2_In1))
                (portRef I1 (instanceRef state_c_FSM_FFd1_In1))
                (portRef I0 (instanceRef L_mux0000_7__))
                (portRef I1 (instanceRef L_mux0000_6__))
                (portRef I1 (instanceRef L_mux0000_5__))
                (portRef I2 (instanceRef L_or0000_SW5))
                (portRef I1 (instanceRef L_mux0000_3_1_SW0))
                (portRef I1 (instanceRef L_mux0000_2_1_SW0))
                (portRef I1 (instanceRef L_mux0000_1_1_SW0))
                (portRef I1 (instanceRef L_mux0000_4_1_SW0))
              )
            )
            (net (rename state_c_FSM_FFd2_In "state_c_FSM_FFd2-In")
              (joined
                (portRef D (instanceRef state_c_FSM_FFd2_renamed_10))
                (portRef O (instanceRef state_c_FSM_FFd2_In1))
              )
            )
            (net state_c_FSM_FFd3
              (joined
                (portRef Q (instanceRef state_c_FSM_FFd3_renamed_13))
                (portRef I0 (instanceRef state_c_FSM_FFd2_In1))
                (portRef I3 (instanceRef wrn_mux00001))
                (portRef I1 (instanceRef L_mux0000_7__))
                (portRef I1 (instanceRef L_mux0000_0_1))
                (portRef I1 (instanceRef L_mux0000_3_1))
                (portRef I1 (instanceRef L_mux0000_2_1))
                (portRef I1 (instanceRef L_mux0000_1_1))
                (portRef I1 (instanceRef L_mux0000_6__SW0))
                (portRef I1 (instanceRef L_mux0000_5__SW0))
                (portRef I2 (instanceRef L_mux0000_4_1_SW0))
              )
            )
            (net state_c_FSM_FFd4
              (joined
                (portRef Q (instanceRef state_c_FSM_FFd4_renamed_12))
                (portRef D (instanceRef state_c_FSM_FFd3_renamed_13))
                (portRef I2 (instanceRef wrn_mux00001))
                (portRef I2 (instanceRef L_mux0000_0_1))
                (portRef I2 (instanceRef L_mux0000_4_1))
                (portRef I2 (instanceRef L_mux0000_3_1))
                (portRef I2 (instanceRef L_mux0000_2_1))
                (portRef I2 (instanceRef L_mux0000_1_1))
                (portRef I2 (instanceRef L_mux0000_7__SW0))
                (portRef I2 (instanceRef L_mux0000_6__SW0))
                (portRef I2 (instanceRef L_mux0000_5__SW0))
              )
            )
            (net state_c_FSM_FFd5
              (joined
                (portRef Q (instanceRef state_c_FSM_FFd5_renamed_11))
                (portRef D (instanceRef state_c_FSM_FFd4_renamed_12))
                (portRef I1 (instanceRef wrn_mux00001))
                (portRef I0 (instanceRef L_mux0000_6__))
                (portRef I0 (instanceRef L_mux0000_5__))
                (portRef I0 (instanceRef L_mux0000_0_1))
                (portRef I1 (instanceRef L_mux0000_4_1))
                (portRef I0 (instanceRef L_mux0000_3_1))
                (portRef I0 (instanceRef L_mux0000_2_1))
                (portRef I0 (instanceRef L_mux0000_1_1))
                (portRef I1 (instanceRef L_mux0000_7__SW0))
              )
            )
            (net (rename state_c_FSM_FFd5_In "state_c_FSM_FFd5-In")
              (joined
                (portRef D (instanceRef state_c_FSM_FFd5_renamed_11))
                (portRef O (instanceRef state_c_FSM_FFd5_In1))
              )
            )
            (net tbre
              (joined
                (portRef tbre)
                (portRef I (instanceRef tbre_IBUF_renamed_14))
              )
            )
            (net tbre_IBUF
              (joined
                (portRef I1 (instanceRef state_c_FSM_FFd2_In1))
                (portRef I0 (instanceRef state_c_FSM_FFd1_In1))
                (portRef O (instanceRef tbre_IBUF_renamed_14))
              )
            )
            (net tsre
              (joined
                (portRef tsre)
                (portRef I (instanceRef tsre_IBUF_renamed_15))
              )
            )
            (net tsre_IBUF
              (joined
                (portRef I0 (instanceRef state_c_FSM_FFd5_In1))
                (portRef I2 (instanceRef state_c_FSM_FFd1_In1))
                (portRef O (instanceRef tsre_IBUF_renamed_15))
              )
            )
            (net wrn
              (joined
                (portRef wrn)
                (portRef O (instanceRef wrn_OBUF_renamed_17))
              )
            )
            (net wrn_OBUF
              (joined
                (portRef Q (instanceRef wrn_renamed_0))
                (portRef I0 (instanceRef wrn_mux00001))
                (portRef I (instanceRef wrn_OBUF_renamed_17))
              )
            )
            (net wrn_mux0000
              (joined
                (portRef D (instanceRef wrn_renamed_0))
                (portRef O (instanceRef wrn_mux00001))
              )
            )
          )
      )
    )
  )

  (design controller
    (cellRef controller
      (libraryRef controller_lib)
    )
    (property PART (string "xc3s1200e-4-fg320") (owner "Xilinx"))
  )
)

