
---------- Begin Simulation Statistics ----------
simSeconds                                   0.026145                       # Number of seconds simulated (Second)
simTicks                                  26145458500                       # Number of ticks simulated (Tick)
finalTick                                 26145458500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   1962.73                       # Real time elapsed on the host (Second)
hostTickRate                                 13320984                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                   22997580                       # Number of bytes of host memory used (Byte)
simInsts                                     50000006                       # Number of instructions simulated (Count)
simOps                                       50000006                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    25475                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                      25475                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.bridge.power_state.pwrStateResidencyTicks::UNDEFINED  26145458500                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                         52290918                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        82572530                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                       33                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       74467132                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                 218069                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined             32572492                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined          14790706                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.numIssuedDist::samples            52288443                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               1.424160                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.305807                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                  34432337     65.85%     65.85% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   2178394      4.17%     70.02% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   2456225      4.70%     74.71% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   2133212      4.08%     78.79% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   3104771      5.94%     84.73% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                   2819400      5.39%     90.12% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                   2487608      4.76%     94.88% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                   1877048      3.59%     98.47% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                    799448      1.53%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              52288443                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                  778314     70.95%     70.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     70.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     70.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     70.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     70.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     70.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     70.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     70.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     70.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     70.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     70.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     70.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     70.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%     70.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     70.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     70.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     70.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     70.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     70.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     70.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     70.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     70.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     70.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     70.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     70.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     70.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     70.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     70.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     70.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     70.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     70.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     70.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     70.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     70.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     70.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     70.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     70.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     70.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     70.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     70.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     70.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     70.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     70.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     70.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     70.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     70.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                 299439     27.30%     98.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                 19183      1.75%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 7      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass           32      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      55163222     74.08%     74.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult            0      0.00%     74.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv             0      0.00%     74.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     74.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     74.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     74.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     74.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     74.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     74.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     74.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     74.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     74.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     74.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     74.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     74.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     74.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc            0      0.00%     74.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     74.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     74.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     74.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     74.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     74.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     74.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     74.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     74.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     74.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     74.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     74.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     74.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     74.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     74.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     74.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     74.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     74.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     74.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     74.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     74.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     74.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     74.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     74.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     74.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     74.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     74.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     74.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     74.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     74.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead     14954442     20.08%     94.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite      4349404      5.84%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead           32      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       74467132                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         1.424093                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                             1096943                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.014731                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                202537642                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites               115146931                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        71892192                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                        71                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                       32                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses               32                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    75564004                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                           39                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numInsts                          72551527                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                      14158370                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                   1431156                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                           18122824                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                        9475658                       # Number of branches executed (Count)
system.cpu.numStoreInsts                      3964454                       # Number of stores executed (Count)
system.cpu.numRate                           1.387459                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                              25                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                            2475                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                    50000006                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      50000006                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               1.045818                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          1.045818                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.956189                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.956189                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                   94028281                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                  59140739                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                          32                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                         32                       # Number of floating regfile writes (Count)
system.cpu.miscRegfileReads                 607995847                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                       58                       # number of misc regfile writes (Count)
system.cpu.lastCommitTick                 26145458500                       # The last tick to commit an instruction (Count)
system.cpu.MemDepUnit__0.insertedLoads       16193675                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores       4999934                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads      2431932                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores      2289996                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                       0                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted                 0                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect            617607                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups                    0                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio                 nan                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                       0                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect              12897                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups               0                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted        12897                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.stream_tage.coldMisses            0                       # ittage the provider component lookup hit (Count)
system.cpu.branchPred.stream_tage.capacityMisses            0                       # ittage the alternate prediction lookup hit (Count)
system.cpu.branchPred.stream_tage.compulsoryMisses            0                       # ittage the provider component pred hit (Count)
system.cpu.branchPred.stream_tage.providerTableDist::samples     31514983                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::mean     1.781339                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::stdev     2.571323                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::underflows            0      0.00%      0.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::0     14462242     45.89%     45.89% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::1      3954473     12.55%     58.44% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::2      5331836     16.92%     75.36% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::3      2743401      8.71%     84.06% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::4      1356503      4.30%     88.37% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::5       903149      2.87%     91.23% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::6       676374      2.15%     93.38% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::7       634696      2.01%     95.39% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::8       387168      1.23%     96.62% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::9       311133      0.99%     97.61% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::10       270517      0.86%     98.47% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::11       104560      0.33%     98.80% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::12       102305      0.32%     99.12% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::13        97336      0.31%     99.43% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::14        87610      0.28%     99.71% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::15        91680      0.29%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::16            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::17            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::18            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::19            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::20            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::21            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::overflows            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::min_value            0                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::max_value           15                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::total     31514983                       # the distribution of provider component (Count)
system.cpu.commit.commitSquashedInsts        32606977                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls              33                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts            630505                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     47528516                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     1.052000                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.373697                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        36260073     76.29%     76.29% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1         2696925      5.67%     81.97% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2         1810838      3.81%     85.78% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3         1299398      2.73%     88.51% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          371549      0.78%     89.29% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5          486709      1.02%     90.32% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6          233222      0.49%     90.81% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7          494278      1.04%     91.85% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         3875524      8.15%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     47528516                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted             50000006                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               50000006                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                    12606435                       # Number of memory references committed (Count)
system.cpu.commit.loads                       9949390                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    6370609                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                         32                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                    49389489                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                204959                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass           32      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     37393539     74.79%     74.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult            0      0.00%     74.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     74.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     74.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     74.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     74.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     74.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     74.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     74.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     74.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     74.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     74.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     74.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     74.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     74.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     74.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     74.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     74.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     74.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     74.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     74.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     74.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     74.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     74.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     74.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     74.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     74.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     74.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     74.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     74.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     74.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     74.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     74.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     74.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     74.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     74.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     74.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     74.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     74.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     74.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     74.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     74.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     74.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     74.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     74.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     74.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      9949358     19.90%     94.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite      2657045      5.31%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead           32      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     50000006                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       3875524                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data       15563518                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total          15563518                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data      15563518                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         15563518                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data       760707                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total          760707                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data       760707                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total         760707                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data  41932930299                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total  41932930299                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data  41932930299                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total  41932930299                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data     16324225                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      16324225                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data     16324225                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     16324225                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.046600                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.046600                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.046600                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.046600                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 55123.628807                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 55123.628807                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 55123.628807                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 55123.628807                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs        80632                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets         1315                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs         6826                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets           17                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      11.812482                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets    77.352941                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks       211730                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total            211730                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data       237939                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total        237939                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data       237939                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total       237939                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data       522768                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total       522768                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data       522768                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total       522768                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrUncacheable::cpu.data            2                       # number of overall MSHR uncacheable misses (Count)
system.cpu.dcache.overallMshrUncacheable::total            2                       # number of overall MSHR uncacheable misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data  29254561872                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total  29254561872                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data  29254561872                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total  29254561872                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.032024                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.032024                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.032024                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.032024                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 55960.888715                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 55960.888715                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 55960.888715                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 55960.888715                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                 520720                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data     13077361                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total        13077361                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data       589821                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total        589821                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data  35680800000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total  35680800000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data     13667182                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total     13667182                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.043156                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.043156                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 60494.285554                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 60494.285554                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data       224906                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total       224906                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data       364915                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total       364915                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data  23715307500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total  23715307500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.026700                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.026700                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 64988.579532                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 64988.579532                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data      2486157                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        2486157                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data       170886                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total       170886                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data   6252130299                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total   6252130299                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      2657043                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      2657043                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.064314                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.064314                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 36586.556529                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 36586.556529                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data        13033                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total        13033                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data       157853                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total       157853                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrUncacheable::cpu.data            2                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.dcache.WriteReq.mshrUncacheable::total            2                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data   5539254372                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total   5539254372                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.059409                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.059409                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 35091.220135                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 35091.220135                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  26145458500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse          2041.923466                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             15542246                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs             520720                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              29.847607                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              153500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data  2041.923466                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.997033                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.997033                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         2048                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           59                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1         1624                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          364                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses          131116568                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses         131116568                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  26145458500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                  2160082                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              33633649                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                  14608011                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               1254625                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                 632076                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              6630279                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   131                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               91406572                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                   720                       # Number of squashed instructions handled by decode (Count)
system.cpu.dtb_walker_cache.demandHits::cpu.mmu.dtb.walker      1037668                       # number of demand (read+write) hits (Count)
system.cpu.dtb_walker_cache.demandHits::total      1037668                       # number of demand (read+write) hits (Count)
system.cpu.dtb_walker_cache.overallHits::cpu.mmu.dtb.walker      1037668                       # number of overall hits (Count)
system.cpu.dtb_walker_cache.overallHits::total      1037668                       # number of overall hits (Count)
system.cpu.dtb_walker_cache.demandMisses::cpu.mmu.dtb.walker       168836                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.demandMisses::total       168836                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.overallMisses::cpu.mmu.dtb.walker       168836                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.overallMisses::total       168836                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.demandMissLatency::cpu.mmu.dtb.walker  11606907500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMissLatency::total  11606907500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::cpu.mmu.dtb.walker  11606907500                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::total  11606907500                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.demandAccesses::cpu.mmu.dtb.walker      1206504                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandAccesses::total      1206504                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::cpu.mmu.dtb.walker      1206504                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::total      1206504                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandMissRate::cpu.mmu.dtb.walker     0.139938                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMissRate::total     0.139938                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::cpu.mmu.dtb.walker     0.139938                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::total     0.139938                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMissLatency::cpu.mmu.dtb.walker 68746.638750                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dtb_walker_cache.demandAvgMissLatency::total 68746.638750                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::cpu.mmu.dtb.walker 68746.638750                       # average overall miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::total 68746.638750                       # average overall miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.demandMshrMisses::cpu.mmu.dtb.walker       168836                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMisses::total       168836                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::cpu.mmu.dtb.walker       168836                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::total       168836                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMissLatency::cpu.mmu.dtb.walker  11438071500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissLatency::total  11438071500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::cpu.mmu.dtb.walker  11438071500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::total  11438071500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissRate::cpu.mmu.dtb.walker     0.139938                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMshrMissRate::total     0.139938                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::cpu.mmu.dtb.walker     0.139938                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::total     0.139938                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::cpu.mmu.dtb.walker 67746.638750                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::total 67746.638750                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::cpu.mmu.dtb.walker 67746.638750                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::total 67746.638750                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.replacements       168820                       # number of replacements (Count)
system.cpu.dtb_walker_cache.ReadReq.hits::cpu.mmu.dtb.walker      1037668                       # number of ReadReq hits (Count)
system.cpu.dtb_walker_cache.ReadReq.hits::total      1037668                       # number of ReadReq hits (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::cpu.mmu.dtb.walker       168836                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::total       168836                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.missLatency::cpu.mmu.dtb.walker  11606907500                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatency::total  11606907500                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.accesses::cpu.mmu.dtb.walker      1206504                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.accesses::total      1206504                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.missRate::cpu.mmu.dtb.walker     0.139938                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.missRate::total     0.139938                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::cpu.mmu.dtb.walker 68746.638750                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::total 68746.638750                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::cpu.mmu.dtb.walker       168836                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::total       168836                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::cpu.mmu.dtb.walker  11438071500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::total  11438071500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::cpu.mmu.dtb.walker     0.139938                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::total     0.139938                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::cpu.mmu.dtb.walker 67746.638750                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::total 67746.638750                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  26145458500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse    15.992247                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs      1142340                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs       168820                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs     6.766615                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick      1616500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.occupancies::cpu.mmu.dtb.walker    15.992247                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::cpu.mmu.dtb.walker     0.999515                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::total     0.999515                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.occupanciesTaskId::1024           16                       # Occupied blocks per task id (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::0           15                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::3            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dtb_walker_cache.tags.tagAccesses      2581844                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses      2581844                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  26145458500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.fetch.icacheStallCycles               6190                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                       99109464                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                     7598516                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches            7598516                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      51649327                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                 1264408                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.tlbCycles                        683                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles           39                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                  11975501                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                    73                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.tlbSquashes                        2                       # Number of outstanding ITLB misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           52288443                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              1.895437                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.897050                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 31366407     59.99%     59.99% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                  2515498      4.81%     64.80% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                  4560674      8.72%     73.52% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                  2044346      3.91%     77.43% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                  1618999      3.10%     80.53% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                  1290251      2.47%     82.99% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                   585912      1.12%     84.11% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                  1553991      2.97%     87.09% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  6752365     12.91%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             52288443                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.145312                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        1.895348                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst       11975375                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total          11975375                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst      11975375                       # number of overall hits (Count)
system.cpu.icache.overallHits::total         11975375                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst          126                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total             126                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst          126                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total            126                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst      8075500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total      8075500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst      8075500                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total      8075500                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst     11975501                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total      11975501                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst     11975501                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total     11975501                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000011                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000011                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000011                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000011                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 64091.269841                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 64091.269841                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 64091.269841                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 64091.269841                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs         1542                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs           17                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      90.705882                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.demandMshrHits::cpu.inst           36                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total            36                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst           36                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total           36                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst           90                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total           90                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst           90                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total           90                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst      6304000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total      6304000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst      6304000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total      6304000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000008                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000008                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000008                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000008                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 70044.444444                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 70044.444444                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 70044.444444                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 70044.444444                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                      0                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst     11975375                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total        11975375                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst          126                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total           126                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst      8075500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total      8075500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst     11975501                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total     11975501                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000011                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000011                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 64091.269841                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 64091.269841                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst           36                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total           36                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst           90                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total           90                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst      6304000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total      6304000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000008                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000008                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 70044.444444                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 70044.444444                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  26145458500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse            88.085468                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs                    0                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                  0                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs                    nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               78500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst    88.085468                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.043010                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.043010                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024           90                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::3            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4           89                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.043945                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           95804098                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          95804098                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  26145458500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                    632076                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                    6250855                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                  2878425                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               82572563                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts               192183                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                 16193675                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                 4999934                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                    33                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                     17407                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                  2848977                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents           2020                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect         415638                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect       384423                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts               800061                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 72246311                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                71892224                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                  51370558                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  58878106                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        1.374851                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.872490                       # Average fanout of values written-back ((Count/Count))
system.cpu.itb_walker_cache.demandHits::cpu.mmu.itb.walker           13                       # number of demand (read+write) hits (Count)
system.cpu.itb_walker_cache.demandHits::total           13                       # number of demand (read+write) hits (Count)
system.cpu.itb_walker_cache.overallHits::cpu.mmu.itb.walker           13                       # number of overall hits (Count)
system.cpu.itb_walker_cache.overallHits::total           13                       # number of overall hits (Count)
system.cpu.itb_walker_cache.demandMisses::cpu.mmu.itb.walker            5                       # number of demand (read+write) misses (Count)
system.cpu.itb_walker_cache.demandMisses::total            5                       # number of demand (read+write) misses (Count)
system.cpu.itb_walker_cache.overallMisses::cpu.mmu.itb.walker            5                       # number of overall misses (Count)
system.cpu.itb_walker_cache.overallMisses::total            5                       # number of overall misses (Count)
system.cpu.itb_walker_cache.demandMissLatency::cpu.mmu.itb.walker       367000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.itb_walker_cache.demandMissLatency::total       367000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.itb_walker_cache.overallMissLatency::cpu.mmu.itb.walker       367000                       # number of overall miss ticks (Tick)
system.cpu.itb_walker_cache.overallMissLatency::total       367000                       # number of overall miss ticks (Tick)
system.cpu.itb_walker_cache.demandAccesses::cpu.mmu.itb.walker           18                       # number of demand (read+write) accesses (Count)
system.cpu.itb_walker_cache.demandAccesses::total           18                       # number of demand (read+write) accesses (Count)
system.cpu.itb_walker_cache.overallAccesses::cpu.mmu.itb.walker           18                       # number of overall (read+write) accesses (Count)
system.cpu.itb_walker_cache.overallAccesses::total           18                       # number of overall (read+write) accesses (Count)
system.cpu.itb_walker_cache.demandMissRate::cpu.mmu.itb.walker     0.277778                       # miss rate for demand accesses (Ratio)
system.cpu.itb_walker_cache.demandMissRate::total     0.277778                       # miss rate for demand accesses (Ratio)
system.cpu.itb_walker_cache.overallMissRate::cpu.mmu.itb.walker     0.277778                       # miss rate for overall accesses (Ratio)
system.cpu.itb_walker_cache.overallMissRate::total     0.277778                       # miss rate for overall accesses (Ratio)
system.cpu.itb_walker_cache.demandAvgMissLatency::cpu.mmu.itb.walker        73400                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.itb_walker_cache.demandAvgMissLatency::total        73400                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMissLatency::cpu.mmu.itb.walker        73400                       # average overall miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMissLatency::total        73400                       # average overall miss latency ((Tick/Count))
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.demandMshrMisses::cpu.mmu.itb.walker            5                       # number of demand (read+write) MSHR misses (Count)
system.cpu.itb_walker_cache.demandMshrMisses::total            5                       # number of demand (read+write) MSHR misses (Count)
system.cpu.itb_walker_cache.overallMshrMisses::cpu.mmu.itb.walker            5                       # number of overall MSHR misses (Count)
system.cpu.itb_walker_cache.overallMshrMisses::total            5                       # number of overall MSHR misses (Count)
system.cpu.itb_walker_cache.demandMshrMissLatency::cpu.mmu.itb.walker       362000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.demandMshrMissLatency::total       362000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.overallMshrMissLatency::cpu.mmu.itb.walker       362000                       # number of overall MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.overallMshrMissLatency::total       362000                       # number of overall MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.demandMshrMissRate::cpu.mmu.itb.walker     0.277778                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.itb_walker_cache.demandMshrMissRate::total     0.277778                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.itb_walker_cache.overallMshrMissRate::cpu.mmu.itb.walker     0.277778                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.itb_walker_cache.overallMshrMissRate::total     0.277778                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.itb_walker_cache.demandAvgMshrMissLatency::cpu.mmu.itb.walker        72400                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.demandAvgMshrMissLatency::total        72400                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMshrMissLatency::cpu.mmu.itb.walker        72400                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMshrMissLatency::total        72400                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.itb_walker_cache.ReadReq.hits::cpu.mmu.itb.walker           13                       # number of ReadReq hits (Count)
system.cpu.itb_walker_cache.ReadReq.hits::total           13                       # number of ReadReq hits (Count)
system.cpu.itb_walker_cache.ReadReq.misses::cpu.mmu.itb.walker            5                       # number of ReadReq misses (Count)
system.cpu.itb_walker_cache.ReadReq.misses::total            5                       # number of ReadReq misses (Count)
system.cpu.itb_walker_cache.ReadReq.missLatency::cpu.mmu.itb.walker       367000                       # number of ReadReq miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatency::total       367000                       # number of ReadReq miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.accesses::cpu.mmu.itb.walker           18                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.itb_walker_cache.ReadReq.accesses::total           18                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.itb_walker_cache.ReadReq.missRate::cpu.mmu.itb.walker     0.277778                       # miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.missRate::total     0.277778                       # miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.avgMissLatency::cpu.mmu.itb.walker        73400                       # average ReadReq miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.avgMissLatency::total        73400                       # average ReadReq miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.mshrMisses::cpu.mmu.itb.walker            5                       # number of ReadReq MSHR misses (Count)
system.cpu.itb_walker_cache.ReadReq.mshrMisses::total            5                       # number of ReadReq MSHR misses (Count)
system.cpu.itb_walker_cache.ReadReq.mshrMissLatency::cpu.mmu.itb.walker       362000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.mshrMissLatency::total       362000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.mshrMissRate::cpu.mmu.itb.walker     0.277778                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.mshrMissRate::total     0.277778                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.avgMshrMissLatency::cpu.mmu.itb.walker        72400                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.avgMshrMissLatency::total        72400                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  26145458500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse     4.869406                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick      1285500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.occupancies::cpu.mmu.itb.walker     4.869406                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::cpu.mmu.itb.walker     0.304338                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::total     0.304338                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.occupanciesTaskId::1024            5                       # Occupied blocks per task id (Count)
system.cpu.itb_walker_cache.tags.ageTaskId_1024::4            5                       # Occupied blocks per task id, per block age (Count)
system.cpu.itb_walker_cache.tags.ratioOccsTaskId::1024     0.312500                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.itb_walker_cache.tags.tagAccesses           41                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses           41                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  26145458500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                      459829                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                 6244273                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                 2211                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                2020                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                2342889                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    0                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                   6410                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples            9949388                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             11.667862                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            74.376265                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                9456879     95.05%     95.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                23814      0.24%     95.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                 7969      0.08%     95.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                 5304      0.05%     95.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                 5902      0.06%     95.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                 5614      0.06%     95.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                 4844      0.05%     95.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                 8005      0.08%     95.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                 8741      0.09%     95.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                11133      0.11%     95.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109              64977      0.65%     96.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119              46373      0.47%     96.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129              37212      0.37%     97.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139              39841      0.40%     97.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149              18780      0.19%     97.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159              16134      0.16%     98.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169              35879      0.36%     98.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179              21183      0.21%     98.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189               9786      0.10%     98.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199               6078      0.06%     98.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209               4259      0.04%     98.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219               4567      0.05%     98.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229               6601      0.07%     99.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239               7840      0.08%     99.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249               8702      0.09%     99.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259               4451      0.04%     99.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269               4041      0.04%     99.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279               6675      0.07%     99.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289               3783      0.04%     99.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299               2963      0.03%     99.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows            61058      0.61%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value             8584                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total              9949388                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.readHits                  14181382                       # read hits (Count)
system.cpu.mmu.dtb.readMisses                  387857                       # read misses (Count)
system.cpu.mmu.dtb.readAccesses              14569239                       # read accesses (Count)
system.cpu.mmu.dtb.writeHits                  3964530                       # write hits (Count)
system.cpu.mmu.dtb.writeMisses                  96586                       # write misses (Count)
system.cpu.mmu.dtb.writeAccesses              4061116                       # write accesses (Count)
system.cpu.mmu.dtb.hits                      18145912                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.dtb.misses                      484443                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.dtb.accesses                  18630355                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  26145458500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.readHits                  11975475                       # read hits (Count)
system.cpu.mmu.itb.readMisses                       6                       # read misses (Count)
system.cpu.mmu.itb.readAccesses              11975481                       # read accesses (Count)
system.cpu.mmu.itb.writeHits                        0                       # write hits (Count)
system.cpu.mmu.itb.writeMisses                      0                       # write misses (Count)
system.cpu.mmu.itb.writeAccesses                    0                       # write accesses (Count)
system.cpu.mmu.itb.hits                      11975475                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.itb.misses                           6                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.itb.accesses                  11975481                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  26145458500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  26145458500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                 632076                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                  3035311                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                22545395                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles           1833                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                  14877246                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles              11196582                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               88041126                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                846756                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                1149739                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                9999735                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                 206189                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands            70866891                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                   116357115                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                114898768                       # Number of integer rename lookups (Count)
system.cpu.rename.committedMaps              41177304                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                 29689506                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                      34                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                  34                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   5303882                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                        126259974                       # The number of ROB reads (Count)
system.cpu.rob.writes                       169985055                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 50000006                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   50000006                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED  26145458500                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.iocache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.replacements                         0                       # number of replacements (Count)
system.iocache.power_state.pwrStateResidencyTicks::UNDEFINED  26145458500                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.tags.tagsInUse                       0                       # Average ticks per tags in use ((Tick/Count))
system.iocache.tags.totalRefs                       0                       # Total number of references to valid blocks. (Count)
system.iocache.tags.sampledRefs                     0                       # Sample count of references to valid blocks. (Count)
system.iocache.tags.avgRefs                       nan                       # Average number of references to valid blocks. ((Count/Count))
system.iocache.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.iocache.tags.tagAccesses                     0                       # Number of tag accesses (Count)
system.iocache.tags.dataAccesses                    0                       # Number of data accesses (Count)
system.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  26145458500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.demandHits::cpu.data                 146393                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                    146393                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.data                146393                       # number of overall hits (Count)
system.l2.overallHits::total                   146393                       # number of overall hits (Count)
system.l2.demandMisses::cpu.mmu.dtb.walker       168836                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.mmu.itb.walker            5                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.inst                   90                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data               376375                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                  545306                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.mmu.dtb.walker       168836                       # number of overall misses (Count)
system.l2.overallMisses::cpu.mmu.itb.walker            5                       # number of overall misses (Count)
system.l2.overallMisses::cpu.inst                  90                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data              376375                       # number of overall misses (Count)
system.l2.overallMisses::total                 545306                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.mmu.dtb.walker  11158089999                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.mmu.itb.walker       354500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.inst         6212000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data     28280980500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total        39445636999                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.mmu.dtb.walker  11158089999                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.mmu.itb.walker       354500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst        6212000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data    28280980500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total       39445636999                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.mmu.dtb.walker       168836                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.mmu.itb.walker            5                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.inst                 90                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data             522768                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                691699                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.mmu.dtb.walker       168836                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.mmu.itb.walker            5                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst                90                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data            522768                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total               691699                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.mmu.dtb.walker            1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.mmu.itb.walker            1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.inst                  1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.719966                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.788357                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.mmu.dtb.walker            1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.mmu.itb.walker            1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.inst                 1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.719966                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.788357                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.mmu.dtb.walker 66088.334236                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.mmu.itb.walker        70900                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.inst 69022.222222                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 75140.433079                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    72336.700860                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.mmu.dtb.walker 66088.334236                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.mmu.itb.walker        70900                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 69022.222222                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 75140.433079                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   72336.700860                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                49310                       # number of writebacks (Count)
system.l2.writebacks::total                     49310                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.mmu.dtb.walker       168836                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.mmu.itb.walker            5                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.inst               90                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data           376375                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total              545306                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.mmu.dtb.walker       168836                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.mmu.itb.walker            5                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst              90                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data          376375                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total             545306                       # number of overall MSHR misses (Count)
system.l2.overallMshrUncacheable::cpu.data            2                       # number of overall MSHR uncacheable misses (Count)
system.l2.overallMshrUncacheable::total             2                       # number of overall MSHR uncacheable misses (Count)
system.l2.demandMshrMissLatency::cpu.mmu.dtb.walker  10820417999                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.mmu.itb.walker       344500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.inst      6032000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data  27528230500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total    38355024999                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.mmu.dtb.walker  10820417999                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.mmu.itb.walker       344500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst      6032000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data  27528230500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total   38355024999                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.mmu.dtb.walker            1                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.mmu.itb.walker            1                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.inst              1                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.719966                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.788357                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.mmu.dtb.walker            1                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.mmu.itb.walker            1                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst             1                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.719966                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.788357                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.mmu.dtb.walker 64088.334236                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.mmu.itb.walker        68900                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.inst 67022.222222                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 73140.433079                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 70336.700860                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.mmu.dtb.walker 64088.334236                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.mmu.itb.walker        68900                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 67022.222222                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 73140.433079                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 70336.700860                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                          49310                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks       474588                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total         474588                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.ReadCleanReq.misses::cpu.inst            90                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total               90                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst      6212000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total      6212000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst           90                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total             90                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst            1                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total              1                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 69022.222222                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 69022.222222                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst           90                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total           90                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst      6032000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total      6032000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 67022.222222                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 67022.222222                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data              97694                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                 97694                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data            60159                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total               60159                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data   5064783000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total     5064783000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data         157853                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total            157853                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.381108                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.381108                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 84189.946641                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 84189.946641                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data        60159                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total           60159                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data   4944465000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total   4944465000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.381108                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.381108                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 82189.946641                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 82189.946641                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data          48699                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total             48699                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.mmu.dtb.walker       168836                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu.mmu.itb.walker            5                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu.data       316216                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total          485057                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.mmu.dtb.walker  11158089999                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu.mmu.itb.walker       354500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu.data  23216197500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total  34374641999                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.mmu.dtb.walker       168836                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu.mmu.itb.walker            5                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu.data       364915                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total        533756                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.mmu.dtb.walker            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu.mmu.itb.walker            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu.data     0.866547                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.908762                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.mmu.dtb.walker 66088.334236                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu.mmu.itb.walker        70900                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu.data 73418.794432                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 70867.221788                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.mmu.dtb.walker       168836                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.mmu.itb.walker            5                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.data       316216                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total       485057                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.mmu.dtb.walker  10820417999                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu.mmu.itb.walker       344500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data  22583765500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total  33404527999                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.mmu.dtb.walker            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu.mmu.itb.walker            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.866547                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.908762                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.mmu.dtb.walker 64088.334236                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.mmu.itb.walker        68900                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 71418.794432                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 68867.221788                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WriteReq.mshrUncacheable::cpu.data            2                       # number of WriteReq MSHR uncacheable (Count)
system.l2.WriteReq.mshrUncacheable::total            2                       # number of WriteReq MSHR uncacheable (Count)
system.l2.WritebackDirty.hits::writebacks       211730                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total           211730                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks       211730                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total       211730                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  26145458500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                 14183.773867                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                       342096                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                     195703                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       1.748037                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                    76444000                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks   14183.773867                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.865709                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.865709                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024          16027                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                   11                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                  508                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 2199                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                13309                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024         0.978210                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                   11235866                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                  11235866                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  26145458500                       # Cumulative time (in ticks) in various power states (Tick)
system.lint.power_state.pwrStateResidencyTicks::UNDEFINED  26145458500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples     49310.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.mmu.dtb.walker::samples    168836.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.mmu.itb.walker::samples         5.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples        90.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples    375953.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.006505423140                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds         2823                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds         2823                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState             1034029                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState              46495                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                      545306                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                      49310                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                    545306                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                    49310                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                    422                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.98                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      53.18                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                545306                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                49310                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                  238907                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                  112186                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                   66393                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                   46681                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                   30747                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                   19439                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                   12402                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                    7402                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                    3678                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                    2331                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                   1552                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                   1039                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                    772                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                    591                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                    402                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                    284                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                     78                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                   1343                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                   1461                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                   2197                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                   2512                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                   2706                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                   2840                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                   2918                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                   3012                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                   3046                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                   3103                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                   3118                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                   3101                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                   2978                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                   2947                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                   2922                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                   2915                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                   2910                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::64                   2902                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::65                    144                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::66                     68                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::67                     43                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::68                     31                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::69                     19                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::70                      9                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::71                      6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::72                      5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::73                      3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::74                      2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::75                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::76                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples         2823                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean     184.959972                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     57.657960                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev   1230.586817                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-1023         2743     97.17%     97.17% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1024-2047           46      1.63%     98.80% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::2048-3071           15      0.53%     99.33% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::3072-4095            8      0.28%     99.61% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::4096-5119            3      0.11%     99.72% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::5120-6143            3      0.11%     99.82% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::6144-7167            1      0.04%     99.86% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::10240-11263            1      0.04%     99.89% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::11264-12287            1      0.04%     99.93% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::27648-28671            1      0.04%     99.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::52224-53247            1      0.04%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total          2823                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples         2823                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      17.447751                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     17.370005                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      1.725291                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16             1285     45.52%     45.52% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17               79      2.80%     48.32% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18              986     34.93%     83.24% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19              229      8.11%     91.36% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20               88      3.12%     94.47% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21               61      2.16%     96.63% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::22               36      1.28%     97.91% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::23               30      1.06%     98.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::24               14      0.50%     99.47% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::25                8      0.28%     99.75% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::26                4      0.14%     99.89% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::29                1      0.04%     99.93% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::30                1      0.04%     99.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::31                1      0.04%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total          2823                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                   27008                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                34899584                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys              3155840                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              1334823942.75089884                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              120703180.63077761                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   26145336000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      43970.12                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.mmu.dtb.walker     10805504                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.mmu.itb.walker          320                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.inst         5760                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data     24060992                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks      3152320                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.mmu.dtb.walker 413284165.584627270699                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.mmu.itb.walker 12239.219289269684                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.inst 220305.947206854296                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 920274241.891761064529                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 120568549.218595653772                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.mmu.dtb.walker       168836                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.mmu.itb.walker            5                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.inst           90                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data       376375                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks        49310                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.mmu.dtb.walker   5325841068                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.mmu.itb.walker       183412                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.inst      3094570                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data  15046919108                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 1262191122646                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.mmu.dtb.walker     31544.46                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.mmu.itb.walker     36682.40                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.inst     34384.11                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     39978.53                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks  25597061.91                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.mmu.dtb.walker     10805504                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.mmu.itb.walker          320                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.inst         5760                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data     24088000                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total       34899584                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst         5760                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total         5760                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks      3155840                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total      3155840                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.mmu.dtb.walker       168836                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.mmu.itb.walker            5                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.inst           90                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data       376375                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total          545306                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks        49310                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total          49310                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.mmu.dtb.walker    413284166                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.mmu.itb.walker        12239                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.inst         220306                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data      921307232                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total        1334823943                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst       220306                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total        220306                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks    120703181                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        120703181                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks    120703181                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.mmu.dtb.walker    413284166                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.mmu.itb.walker        12239                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst        220306                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data     921307232                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       1455527123                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts               544884                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts               49255                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0        11232                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1         9636                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2        10318                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3        10545                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4         8761                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5         9931                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6        11102                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7        11980                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8        11789                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9        13736                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10        10325                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11        13840                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12        12714                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13        12839                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14        11389                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15        17274                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::16       168589                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::17        12230                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::18        11994                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::19        12833                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::20        12231                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::21        12933                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::22        12546                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::23        12972                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::24        11919                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::25        13426                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::26        12805                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::27        12758                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::28        13106                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::29        12226                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::30        12540                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::31        12365                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0         1472                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1         1678                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2         1893                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3         2150                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4         1321                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5         1890                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6         1731                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7         1662                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8         1371                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9         1536                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10         1634                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11         1953                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12         1589                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13         1481                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14         1102                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15         1231                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::16         1590                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::17         1352                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::18         1366                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::19         1781                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::20         1246                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::21         1462                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::22         1584                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::23         1557                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::24         1170                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::25         1390                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::26         1740                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::27         1598                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::28         1670                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::29         1380                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::30         1224                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::31         1451                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat             10844927230                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat            1815553488                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat        20376038158                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                19903.19                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           37395.19                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits              364874                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits              18742                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            66.96                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           38.05                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples       210522                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   180.621351                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   113.272148                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   241.097305                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127       121830     57.87%     57.87% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255        51661     24.54%     82.41% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383        11841      5.62%     88.03% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511         5491      2.61%     90.64% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639         3488      1.66%     92.30% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767         2355      1.12%     93.42% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895         1806      0.86%     94.28% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023         1474      0.70%     94.98% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151        10576      5.02%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total       210522                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead              34872576                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten            3152320                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW             1333.790953                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW              120.568549                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    7.57                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                6.94                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.63                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               64.57                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  26145458500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy    296153571.168000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy    393732376.027200                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy   788310037.804784                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy  96570796.224000                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 4652098072.137748                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy 20851525896.062229                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy 1046244406.771221                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  28124635156.195274                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower  1075.698678                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   1507109232                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF   1175300000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  23463049268                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy    360415456.127999                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy    479163581.870400                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy   1503644685.446404                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy  88553924.256000                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 4652098072.137748                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy 21813574174.761250                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy 307043469.465596                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy  29204493364.065556                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower  1117.000620                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    367470658                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF   1175300000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  24602687842                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  26145458500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp              485147                       # Transaction distribution (Count)
system.membus.transDist::WriteReq                   2                       # Transaction distribution (Count)
system.membus.transDist::WriteResp                  2                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty         49310                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict            474588                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq              60159                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp             60159                       # Transaction distribution (Count)
system.membus.transDist::ReadCleanReq          485147                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.lint.pio            4                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port      1614510                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total      1614514                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                 1614514                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.lint.pio           16                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port     38055424                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total     38055440                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                 38055440                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples             545308                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                   545308    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total               545308                       # Request fanout histogram (Count)
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED  26145458500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  26145458500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy                4000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer4.occupancy          1496867000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer4.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy         2853519362                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests        1069204                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests       527120                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.mmcs.power_state.pwrStateResidencyTicks::UNDEFINED  26145458500                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.transDist::ReadResp             533846                       # Transaction distribution (Count)
system.tol2bus.transDist::WriteReq                  2                       # Transaction distribution (Count)
system.tol2bus.transDist::WriteResp                 2                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty       261040                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict           477810                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq            157853                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp           157853                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq             90                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq        533756                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          180                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1566260                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.itb_walker_cache.mem_side_port::system.l2.cpu_side_port           10                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port       506492                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                2072942                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         5760                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     47007888                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.itb_walker_cache.mem_side_port::system.l2.cpu_side_port          320                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port     10805504                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                57819472                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                           49310                       # Total snoops (Count)
system.tol2bus.snoopTraffic                   3155840                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples            741017                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.004348                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.065796                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                  737795     99.57%     99.57% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                    3222      0.43%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total              741017                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  26145458500                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy          796518982                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy             90000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy         522769000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer2.occupancy              5000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer3.occupancy         168858455                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests       1381286                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests       689581                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests         3222                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops               0                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.uartlite.power_state.pwrStateResidencyTicks::UNDEFINED  26145458500                       # Cumulative time (in ticks) in various power states (Tick)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.031277                       # Number of seconds simulated (Second)
simTicks                                  31276907500                       # Number of ticks simulated (Tick)
finalTick                                 57422366000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   1647.36                       # Real time elapsed on the host (Second)
hostTickRate                                 18986061                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                   29428300                       # Number of bytes of host memory used (Byte)
simInsts                                    100000001                       # Number of instructions simulated (Count)
simOps                                      100000001                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    60703                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                      60703                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.bridge.power_state.pwrStateResidencyTicks::UNDEFINED  31276907500                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                         62553815                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        71231941                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.instsIssued                       65426681                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                 150429                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined             21231969                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined          10731580                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.numIssuedDist::samples            62541661                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               1.046130                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.942544                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                  43394999     69.39%     69.39% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   4343357      6.94%     76.33% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   3545916      5.67%     82.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   2886607      4.62%     86.62% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   2758453      4.41%     91.03% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                   2035010      3.25%     94.28% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                   1707539      2.73%     97.01% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                   1080665      1.73%     98.74% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                    789115      1.26%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              62541661                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                  632931     46.58%     46.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     46.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     46.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     46.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     46.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     46.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     46.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     46.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     46.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     46.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     46.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     46.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     46.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%     46.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     46.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     46.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     46.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     46.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     46.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     46.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     46.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     46.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     46.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     46.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     46.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     46.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     46.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     46.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     46.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     46.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     46.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     46.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     46.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     46.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     46.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     46.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     46.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     46.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     46.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     46.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     46.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     46.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     46.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     46.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     46.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     46.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                 600185     44.17%     90.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                125659      9.25%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 2      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass            0      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      44509845     68.03%     68.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult           16      0.00%     68.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv            22      0.00%     68.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     68.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     68.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            8      0.00%     68.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     68.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     68.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     68.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     68.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     68.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     68.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     68.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     68.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     68.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     68.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc            0      0.00%     68.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     68.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     68.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     68.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     68.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     68.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     68.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     68.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     68.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     68.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     68.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     68.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     68.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     68.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     68.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     68.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     68.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     68.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     68.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     68.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     68.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     68.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     68.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     68.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     68.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     68.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     68.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     68.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     68.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     68.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead     15900183     24.30%     92.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite      5016604      7.67%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            3      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       65426681                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         1.045926                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                             1358777                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.020768                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                194904208                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                92466154                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        63678834                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                        24                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                       36                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                5                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    66785445                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                           13                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numInsts                          64091268                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                      15209700                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                    839018                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                           19981224                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                        8826396                       # Number of branches executed (Count)
system.cpu.numStoreInsts                      4771524                       # Number of stores executed (Count)
system.cpu.numRate                           1.024578                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                             153                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           12154                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                    49999995                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      49999995                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               1.251076                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          1.251076                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.799312                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.799312                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                   84890154                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                  50584602                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                           1                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                          5                       # Number of floating regfile writes (Count)
system.cpu.miscRegfileReads                 654534840                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                        2                       # number of misc regfile writes (Count)
system.cpu.lastCommitTick                 57422366000                       # The last tick to commit an instruction (Count)
system.cpu.MemDepUnit__0.insertedLoads       16875315                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores       5880319                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads      3415257                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores      2556034                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                       0                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted                 0                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect            405493                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups                    0                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio                 nan                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                       0                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect              22586                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups               0                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted        22587                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.stream_tage.coldMisses            0                       # ittage the provider component lookup hit (Count)
system.cpu.branchPred.stream_tage.capacityMisses            0                       # ittage the alternate prediction lookup hit (Count)
system.cpu.branchPred.stream_tage.compulsoryMisses            0                       # ittage the provider component pred hit (Count)
system.cpu.branchPred.stream_tage.providerTableDist::samples     25632548                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::mean     2.621651                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::stdev     3.549852                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::underflows            0      0.00%      0.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::0      9234464     36.03%     36.03% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::1      5084842     19.84%     55.86% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::2      3473257     13.55%     69.41% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::3      1386396      5.41%     74.82% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::4       895847      3.49%     78.32% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::5       688041      2.68%     81.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::6       730198      2.85%     83.85% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::7      1259840      4.92%     88.77% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::8       747030      2.91%     91.68% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::9       668346      2.61%     94.29% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::10       236906      0.92%     95.21% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::11       231901      0.90%     96.12% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::12       113675      0.44%     96.56% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::13       248152      0.97%     97.53% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::14       220811      0.86%     98.39% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::15       412842      1.61%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::16            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::17            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::18            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::19            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::20            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::21            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::overflows            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::min_value            0                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::max_value           15                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::total     25632548                       # the distribution of provider component (Count)
system.cpu.commit.commitSquashedInsts        21261110                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.branchMispredicts            428080                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     59358301                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.842342                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.108292                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        47145436     79.43%     79.43% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1         2873218      4.84%     84.27% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2         2871909      4.84%     89.10% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3         1072859      1.81%     90.91% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          671407      1.13%     92.04% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5          488540      0.82%     92.87% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6          300710      0.51%     93.37% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7          241982      0.41%     93.78% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         3692240      6.22%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     59358301                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted             49999995                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               49999995                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                    16276058                       # Number of memory references committed (Count)
system.cpu.commit.loads                      12627992                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    6683326                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                          2                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                    49775781                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                183825                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     33723916     67.45%     67.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult           15      0.00%     67.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            6      0.00%     67.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     67.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     67.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     67.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     67.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     67.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     67.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     67.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     67.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     67.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     67.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     67.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     67.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     67.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     67.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     67.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     67.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     67.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     67.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     67.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     67.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     67.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     67.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     67.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     67.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     67.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     67.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     67.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     67.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     67.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     67.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     67.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     67.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     67.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     67.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     67.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     67.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     67.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     67.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     67.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     67.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     67.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     67.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     67.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead     12627990     25.26%     92.70% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite      3648066      7.30%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            2      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     49999995                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       3692240                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data       15459127                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total          15459127                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data      15459127                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         15459127                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data      1683834                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total         1683834                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data      1683834                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total        1683834                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data  98404412587                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total  98404412587                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data  98404412587                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total  98404412587                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data     17142961                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      17142961                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data     17142961                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     17142961                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.098223                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.098223                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.098223                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.098223                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 58440.685119                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 58440.685119                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 58440.685119                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 58440.685119                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs        27323                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets         2935                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs         2192                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets           31                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      12.464872                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets    94.677419                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks       135843                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total            135843                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data       763592                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total        763592                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data       763592                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total       763592                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data       920242                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total       920242                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data       920242                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total       920242                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data  62635511588                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total  62635511588                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data  62635511588                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total  62635511588                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.053680                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.053680                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.053680                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.053680                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 68064.173976                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 68064.173976                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 68064.173976                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 68064.173976                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                 920242                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data     11930486                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total        11930486                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data      1564411                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total       1564411                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data  94284377500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total  94284377500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data     13494897                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total     13494897                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.115926                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.115926                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 60268.291069                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 60268.291069                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data       739514                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total       739514                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data       824897                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total       824897                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data  59790518500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total  59790518500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.061127                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.061127                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 72482.405076                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 72482.405076                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data      3528641                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        3528641                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data       119423                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total       119423                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data   4120035087                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total   4120035087                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      3648064                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      3648064                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.032736                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.032736                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 34499.510873                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 34499.510873                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data        24078                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total        24078                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data        95345                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total        95345                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data   2844993088                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total   2844993088                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.026136                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.026136                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 29838.933221                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 29838.933221                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  31276907500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                 2048                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             16923409                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs             922290                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              18.349336                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data         2048                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         2048                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           21                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          412                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2         1612                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3            3                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses          138063930                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses         138063930                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  31276907500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                  2053275                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              47670669                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                  10128169                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               2259672                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                 429876                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              6831898                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                  1846                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               76753314                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  6289                       # Number of squashed instructions handled by decode (Count)
system.cpu.dtb_walker_cache.demandHits::cpu.mmu.dtb.walker      1110685                       # number of demand (read+write) hits (Count)
system.cpu.dtb_walker_cache.demandHits::total      1110685                       # number of demand (read+write) hits (Count)
system.cpu.dtb_walker_cache.overallHits::cpu.mmu.dtb.walker      1110685                       # number of overall hits (Count)
system.cpu.dtb_walker_cache.overallHits::total      1110685                       # number of overall hits (Count)
system.cpu.dtb_walker_cache.demandMisses::cpu.mmu.dtb.walker       181688                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.demandMisses::total       181688                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.overallMisses::cpu.mmu.dtb.walker       181688                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.overallMisses::total       181688                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.demandMissLatency::cpu.mmu.dtb.walker  14143901000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMissLatency::total  14143901000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::cpu.mmu.dtb.walker  14143901000                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::total  14143901000                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.demandAccesses::cpu.mmu.dtb.walker      1292373                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandAccesses::total      1292373                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::cpu.mmu.dtb.walker      1292373                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::total      1292373                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandMissRate::cpu.mmu.dtb.walker     0.140585                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMissRate::total     0.140585                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::cpu.mmu.dtb.walker     0.140585                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::total     0.140585                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMissLatency::cpu.mmu.dtb.walker 77847.194091                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dtb_walker_cache.demandAvgMissLatency::total 77847.194091                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::cpu.mmu.dtb.walker 77847.194091                       # average overall miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::total 77847.194091                       # average overall miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.demandMshrMisses::cpu.mmu.dtb.walker       181688                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMisses::total       181688                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::cpu.mmu.dtb.walker       181688                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::total       181688                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMissLatency::cpu.mmu.dtb.walker  13962213000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissLatency::total  13962213000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::cpu.mmu.dtb.walker  13962213000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::total  13962213000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissRate::cpu.mmu.dtb.walker     0.140585                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMshrMissRate::total     0.140585                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::cpu.mmu.dtb.walker     0.140585                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::total     0.140585                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::cpu.mmu.dtb.walker 76847.194091                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::total 76847.194091                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::cpu.mmu.dtb.walker 76847.194091                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::total 76847.194091                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.replacements       181688                       # number of replacements (Count)
system.cpu.dtb_walker_cache.ReadReq.hits::cpu.mmu.dtb.walker      1110685                       # number of ReadReq hits (Count)
system.cpu.dtb_walker_cache.ReadReq.hits::total      1110685                       # number of ReadReq hits (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::cpu.mmu.dtb.walker       181688                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::total       181688                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.missLatency::cpu.mmu.dtb.walker  14143901000                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatency::total  14143901000                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.accesses::cpu.mmu.dtb.walker      1292373                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.accesses::total      1292373                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.missRate::cpu.mmu.dtb.walker     0.140585                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.missRate::total     0.140585                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::cpu.mmu.dtb.walker 77847.194091                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::total 77847.194091                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::cpu.mmu.dtb.walker       181688                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::total       181688                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::cpu.mmu.dtb.walker  13962213000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::total  13962213000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::cpu.mmu.dtb.walker     0.140585                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::total     0.140585                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::cpu.mmu.dtb.walker 76847.194091                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::total 76847.194091                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  31276907500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse           16                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs      1356537                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs       181704                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs     7.465642                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.occupancies::cpu.mmu.dtb.walker           16                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::cpu.mmu.dtb.walker            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.occupanciesTaskId::1024           16                       # Occupied blocks per task id (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::1            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::2           11                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::3            3                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::4            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dtb_walker_cache.tags.tagAccesses      2766434                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses      2766434                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  31276907500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.fetch.icacheStallCycles               8071                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                       82966584                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                     7914713                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches            7914713                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      62101339                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                  862612                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.tlbCycles                        166                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.cpu.fetch.miscStallCycles                  278                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles          501                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                   8367434                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                   242                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.tlbSquashes                        1                       # Number of outstanding ITLB misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           62541661                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              1.326581                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.524202                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 44267168     70.78%     70.78% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                  3917110      6.26%     77.04% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                  1725159      2.76%     79.80% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                  1335875      2.14%     81.94% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                  2380376      3.81%     85.74% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                  2424804      3.88%     89.62% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                   660318      1.06%     90.68% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                   662709      1.06%     91.74% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  5168142      8.26%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             62541661                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.126526                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        1.326323                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst        8367027                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           8367027                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst       8367027                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          8367027                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst          403                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total             403                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst          403                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total            403                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst     21726000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     21726000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst     21726000                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     21726000                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst      8367430                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       8367430                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst      8367430                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      8367430                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000048                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000048                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000048                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000048                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 53910.669975                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 53910.669975                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 53910.669975                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 53910.669975                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs         3479                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs           40                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      86.975000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.demandMshrHits::cpu.inst          165                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           165                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          165                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          165                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst          238                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          238                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst          238                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total          238                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     14981500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     14981500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     14981500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     14981500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000028                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000028                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000028                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000028                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 62947.478992                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 62947.478992                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 62947.478992                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 62947.478992                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                      0                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst      8367027                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         8367027                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst          403                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total           403                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst     21726000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     21726000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst      8367430                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      8367430                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000048                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000048                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 53910.669975                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 53910.669975                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          165                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          165                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst          238                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          238                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     14981500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     14981500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000028                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000028                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 62947.478992                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 62947.478992                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  31276907500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           124.531296                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs             20342730                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                328                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs           62020.518293                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   124.531296                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.060806                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.060806                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          328                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::2           73                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3          133                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4          122                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.160156                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           66939678                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          66939678                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  31276907500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                    429876                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                    6081832                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                  8625649                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               71231941                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts               132415                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                 16875315                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                 5880319                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                     0                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                     54032                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                  8538872                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents           2398                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect         256945                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect       245995                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts               502940                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 63870602                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                63678839                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                  43453238                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  54034734                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        1.017985                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.804172                       # Average fanout of values written-back ((Count/Count))
system.cpu.itb_walker_cache.demandHits::cpu.mmu.itb.walker           25                       # number of demand (read+write) hits (Count)
system.cpu.itb_walker_cache.demandHits::total           25                       # number of demand (read+write) hits (Count)
system.cpu.itb_walker_cache.overallHits::cpu.mmu.itb.walker           25                       # number of overall hits (Count)
system.cpu.itb_walker_cache.overallHits::total           25                       # number of overall hits (Count)
system.cpu.itb_walker_cache.demandMisses::cpu.mmu.itb.walker            2                       # number of demand (read+write) misses (Count)
system.cpu.itb_walker_cache.demandMisses::total            2                       # number of demand (read+write) misses (Count)
system.cpu.itb_walker_cache.overallMisses::cpu.mmu.itb.walker            2                       # number of overall misses (Count)
system.cpu.itb_walker_cache.overallMisses::total            2                       # number of overall misses (Count)
system.cpu.itb_walker_cache.demandMissLatency::cpu.mmu.itb.walker       115500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.itb_walker_cache.demandMissLatency::total       115500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.itb_walker_cache.overallMissLatency::cpu.mmu.itb.walker       115500                       # number of overall miss ticks (Tick)
system.cpu.itb_walker_cache.overallMissLatency::total       115500                       # number of overall miss ticks (Tick)
system.cpu.itb_walker_cache.demandAccesses::cpu.mmu.itb.walker           27                       # number of demand (read+write) accesses (Count)
system.cpu.itb_walker_cache.demandAccesses::total           27                       # number of demand (read+write) accesses (Count)
system.cpu.itb_walker_cache.overallAccesses::cpu.mmu.itb.walker           27                       # number of overall (read+write) accesses (Count)
system.cpu.itb_walker_cache.overallAccesses::total           27                       # number of overall (read+write) accesses (Count)
system.cpu.itb_walker_cache.demandMissRate::cpu.mmu.itb.walker     0.074074                       # miss rate for demand accesses (Ratio)
system.cpu.itb_walker_cache.demandMissRate::total     0.074074                       # miss rate for demand accesses (Ratio)
system.cpu.itb_walker_cache.overallMissRate::cpu.mmu.itb.walker     0.074074                       # miss rate for overall accesses (Ratio)
system.cpu.itb_walker_cache.overallMissRate::total     0.074074                       # miss rate for overall accesses (Ratio)
system.cpu.itb_walker_cache.demandAvgMissLatency::cpu.mmu.itb.walker        57750                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.itb_walker_cache.demandAvgMissLatency::total        57750                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMissLatency::cpu.mmu.itb.walker        57750                       # average overall miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMissLatency::total        57750                       # average overall miss latency ((Tick/Count))
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.demandMshrMisses::cpu.mmu.itb.walker            2                       # number of demand (read+write) MSHR misses (Count)
system.cpu.itb_walker_cache.demandMshrMisses::total            2                       # number of demand (read+write) MSHR misses (Count)
system.cpu.itb_walker_cache.overallMshrMisses::cpu.mmu.itb.walker            2                       # number of overall MSHR misses (Count)
system.cpu.itb_walker_cache.overallMshrMisses::total            2                       # number of overall MSHR misses (Count)
system.cpu.itb_walker_cache.demandMshrMissLatency::cpu.mmu.itb.walker       113500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.demandMshrMissLatency::total       113500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.overallMshrMissLatency::cpu.mmu.itb.walker       113500                       # number of overall MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.overallMshrMissLatency::total       113500                       # number of overall MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.demandMshrMissRate::cpu.mmu.itb.walker     0.074074                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.itb_walker_cache.demandMshrMissRate::total     0.074074                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.itb_walker_cache.overallMshrMissRate::cpu.mmu.itb.walker     0.074074                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.itb_walker_cache.overallMshrMissRate::total     0.074074                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.itb_walker_cache.demandAvgMshrMissLatency::cpu.mmu.itb.walker        56750                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.demandAvgMshrMissLatency::total        56750                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMshrMissLatency::cpu.mmu.itb.walker        56750                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMshrMissLatency::total        56750                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.itb_walker_cache.ReadReq.hits::cpu.mmu.itb.walker           25                       # number of ReadReq hits (Count)
system.cpu.itb_walker_cache.ReadReq.hits::total           25                       # number of ReadReq hits (Count)
system.cpu.itb_walker_cache.ReadReq.misses::cpu.mmu.itb.walker            2                       # number of ReadReq misses (Count)
system.cpu.itb_walker_cache.ReadReq.misses::total            2                       # number of ReadReq misses (Count)
system.cpu.itb_walker_cache.ReadReq.missLatency::cpu.mmu.itb.walker       115500                       # number of ReadReq miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatency::total       115500                       # number of ReadReq miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.accesses::cpu.mmu.itb.walker           27                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.itb_walker_cache.ReadReq.accesses::total           27                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.itb_walker_cache.ReadReq.missRate::cpu.mmu.itb.walker     0.074074                       # miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.missRate::total     0.074074                       # miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.avgMissLatency::cpu.mmu.itb.walker        57750                       # average ReadReq miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.avgMissLatency::total        57750                       # average ReadReq miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.mshrMisses::cpu.mmu.itb.walker            2                       # number of ReadReq MSHR misses (Count)
system.cpu.itb_walker_cache.ReadReq.mshrMisses::total            2                       # number of ReadReq MSHR misses (Count)
system.cpu.itb_walker_cache.ReadReq.mshrMissLatency::cpu.mmu.itb.walker       113500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.mshrMissLatency::total       113500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.mshrMissRate::cpu.mmu.itb.walker     0.074074                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.mshrMissRate::total     0.074074                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.avgMshrMissLatency::cpu.mmu.itb.walker        56750                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.avgMshrMissLatency::total        56750                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  31276907500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse     5.741894                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs           45                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs            7                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs     6.428571                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.occupancies::cpu.mmu.itb.walker     5.741894                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::cpu.mmu.itb.walker     0.358868                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::total     0.358868                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.occupanciesTaskId::1024            7                       # Occupied blocks per task id (Count)
system.cpu.itb_walker_cache.tags.ageTaskId_1024::3            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.itb_walker_cache.tags.ageTaskId_1024::4            6                       # Occupied blocks per task id, per block age (Count)
system.cpu.itb_walker_cache.tags.ratioOccsTaskId::1024     0.437500                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.itb_walker_cache.tags.tagAccesses           56                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses           56                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  31276907500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                     1705533                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                 4247323                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                10518                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                2398                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                2232252                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    0                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                   2034                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples           12627994                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             20.954534                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            83.050109                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9               11270049     89.25%     89.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                37298      0.30%     89.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                12886      0.10%     89.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                10081      0.08%     89.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                11620      0.09%     89.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                11907      0.09%     89.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                11357      0.09%     90.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                11539      0.09%     90.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                41163      0.33%     90.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99               155954      1.23%     91.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109             347825      2.75%     94.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119              83607      0.66%     95.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129              57723      0.46%     95.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139              58961      0.47%     95.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149              34922      0.28%     96.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159              28177      0.22%     96.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169             101662      0.81%     97.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179              66049      0.52%     97.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189              28317      0.22%     98.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199              16995      0.13%     98.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209              11786      0.09%     98.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219               8642      0.07%     98.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229               8421      0.07%     98.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239               6376      0.05%     98.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249               6294      0.05%     98.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259               5718      0.05%     98.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269               3950      0.03%     98.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279               8703      0.07%     98.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289               6736      0.05%     98.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299               4728      0.04%     98.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows           158548      1.26%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value             8590                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total             12627994                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.readHits                  15234900                       # read hits (Count)
system.cpu.mmu.dtb.readMisses                  432721                       # read misses (Count)
system.cpu.mmu.dtb.readAccesses              15667621                       # read accesses (Count)
system.cpu.mmu.dtb.writeHits                  4771915                       # write hits (Count)
system.cpu.mmu.dtb.writeMisses                  63677                       # write misses (Count)
system.cpu.mmu.dtb.writeAccesses              4835592                       # write accesses (Count)
system.cpu.mmu.dtb.hits                      20006815                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.dtb.misses                      496398                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.dtb.accesses                  20503213                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  31276907500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.readHits                   8367435                       # read hits (Count)
system.cpu.mmu.itb.readMisses                       9                       # read misses (Count)
system.cpu.mmu.itb.readAccesses               8367444                       # read accesses (Count)
system.cpu.mmu.itb.writeHits                        0                       # write hits (Count)
system.cpu.mmu.itb.writeMisses                      0                       # write misses (Count)
system.cpu.mmu.itb.writeAccesses                    0                       # write accesses (Count)
system.cpu.mmu.itb.hits                       8367435                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.itb.misses                           9                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.itb.accesses                   8367444                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  31276907500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  31276907500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                 429876                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                  3242321                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                24542866                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                  11097610                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles              23228988                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               74550596                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                552344                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                1532275                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents               21333592                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                 228286                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands            58058278                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                   101439759                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                 99155329                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                        47                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              39852449                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                 18205864                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       0                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   0                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                  12334880                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                        126927166                       # The number of ROB reads (Count)
system.cpu.rob.writes                       145716678                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 49999995                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   49999995                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED  31276907500                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.iocache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.replacements                         0                       # number of replacements (Count)
system.iocache.power_state.pwrStateResidencyTicks::UNDEFINED  31276907500                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.tags.tagsInUse                       0                       # Average ticks per tags in use ((Tick/Count))
system.iocache.tags.totalRefs                       0                       # Total number of references to valid blocks. (Count)
system.iocache.tags.sampledRefs                     0                       # Sample count of references to valid blocks. (Count)
system.iocache.tags.avgRefs                       nan                       # Average number of references to valid blocks. ((Count/Count))
system.iocache.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.iocache.tags.tagAccesses                     0                       # Number of tag accesses (Count)
system.iocache.tags.dataAccesses                    0                       # Number of data accesses (Count)
system.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  31276907500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.demandHits::cpu.data                 104415                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                    104415                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.data                104415                       # number of overall hits (Count)
system.l2.overallHits::total                   104415                       # number of overall hits (Count)
system.l2.demandMisses::cpu.mmu.dtb.walker       181688                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.mmu.itb.walker            2                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.inst                  238                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data               815827                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                  997755                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.mmu.dtb.walker       181688                       # number of overall misses (Count)
system.l2.overallMisses::cpu.mmu.itb.walker            2                       # number of overall misses (Count)
system.l2.overallMisses::cpu.inst                 238                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data              815827                       # number of overall misses (Count)
system.l2.overallMisses::total                 997755                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.mmu.dtb.walker  13672311500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.mmu.itb.walker       109500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.inst        14741000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data     61396946000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total        75084108000                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.mmu.dtb.walker  13672311500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.mmu.itb.walker       109500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst       14741000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data    61396946000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total       75084108000                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.mmu.dtb.walker       181688                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.mmu.itb.walker            2                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.inst                238                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data             920242                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total               1102170                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.mmu.dtb.walker       181688                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.mmu.itb.walker            2                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst               238                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data            920242                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total              1102170                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.mmu.dtb.walker            1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.mmu.itb.walker            1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.inst                  1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.886535                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.905264                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.mmu.dtb.walker            1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.mmu.itb.walker            1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.inst                 1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.886535                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.905264                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.mmu.dtb.walker 75251.593391                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.mmu.itb.walker        54750                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.inst 61936.974790                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 75257.310680                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    75253.051100                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.mmu.dtb.walker 75251.593391                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.mmu.itb.walker        54750                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 61936.974790                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 75257.310680                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   75253.051100                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                31403                       # number of writebacks (Count)
system.l2.writebacks::total                     31403                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.mmu.dtb.walker       181688                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.mmu.itb.walker            2                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.inst              238                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data           815827                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total              997755                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.mmu.dtb.walker       181688                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.mmu.itb.walker            2                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst             238                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data          815827                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total             997755                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.mmu.dtb.walker  13308935500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.mmu.itb.walker       105500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.inst     14265000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data  59765292000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total    73088598000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.mmu.dtb.walker  13308935500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.mmu.itb.walker       105500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst     14265000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data  59765292000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total   73088598000                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.mmu.dtb.walker            1                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.mmu.itb.walker            1                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.inst              1                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.886535                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.905264                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.mmu.dtb.walker            1                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.mmu.itb.walker            1                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst             1                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.886535                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.905264                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.mmu.dtb.walker 73251.593391                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.mmu.itb.walker        52750                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.inst 59936.974790                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 73257.310680                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 73253.051100                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.mmu.dtb.walker 73251.593391                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.mmu.itb.walker        52750                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 59936.974790                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 73257.310680                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 73253.051100                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                          31403                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks       961797                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total         961797                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.ReadCleanReq.misses::cpu.inst           238                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total              238                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst     14741000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total     14741000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst          238                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total            238                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst            1                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total              1                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 61936.974790                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 61936.974790                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst          238                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total          238                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst     14265000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total     14265000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 59936.974790                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 59936.974790                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data              63904                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                 63904                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data            31441                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total               31441                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data   2554600500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total     2554600500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data          95345                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total             95345                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.329760                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.329760                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 81250.612258                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 81250.612258                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data        31441                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total           31441                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data   2491718500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total   2491718500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.329760                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.329760                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 79250.612258                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 79250.612258                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data          40511                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total             40511                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.mmu.dtb.walker       181688                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu.mmu.itb.walker            2                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu.data       784386                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total          966076                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.mmu.dtb.walker  13672311500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu.mmu.itb.walker       109500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu.data  58842345500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total  72514766500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.mmu.dtb.walker       181688                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu.mmu.itb.walker            2                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu.data       824897                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total       1006587                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.mmu.dtb.walker            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu.mmu.itb.walker            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu.data     0.950890                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.959754                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.mmu.dtb.walker 75251.593391                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu.mmu.itb.walker        54750                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu.data 75017.077689                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 75061.140635                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.mmu.dtb.walker       181688                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.mmu.itb.walker            2                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.data       784386                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total       966076                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.mmu.dtb.walker  13308935500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu.mmu.itb.walker       105500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data  57273573500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total  70582614500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.mmu.dtb.walker            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu.mmu.itb.walker            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.950890                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.959754                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.mmu.dtb.walker 73251.593391                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.mmu.itb.walker        52750                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 73017.077689                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 73061.140635                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackDirty.hits::writebacks       135843                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total           135843                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks       135843                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total       135843                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  31276907500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                 16015.218600                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                       256285                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                     151870                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       1.687529                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks   16015.218600                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.977491                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.977491                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024          16052                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                   20                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                  408                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 4245                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                  218                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::4                11161                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024         0.979736                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                   17734323                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                  17734323                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  31276907500                       # Cumulative time (in ticks) in various power states (Tick)
system.lint.power_state.pwrStateResidencyTicks::UNDEFINED  31276907500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples     31403.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.mmu.dtb.walker::samples    181688.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.mmu.itb.walker::samples         2.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples       238.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples    815605.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.023615850652                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds         1820                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds         1820                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState             1763712                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState              29606                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                      997755                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                      31403                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                    997755                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                    31403                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                    222                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       2.74                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      58.73                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                997755                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                31403                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                  303625                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                  236581                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                  164161                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                  123298                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                   74791                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                   47019                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                   28257                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                   15399                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                    1975                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                     783                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                    553                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                    389                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                    254                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                    190                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                    140                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                     96                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                     22                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                    809                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                    874                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                   1456                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                   1667                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                   1755                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                   1830                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                   1873                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                   1925                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                   1952                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                   1959                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                   1969                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                   1943                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                   1910                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                   1887                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                   1876                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                   1877                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                   1865                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::64                   1856                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::65                     59                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::66                     33                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::67                     14                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::68                      9                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::69                      4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::70                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples         1820                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean     560.567033                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev   8497.695057                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-8191         1815     99.73%     99.73% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::8192-16383            2      0.11%     99.84% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::24576-32767            1      0.05%     99.89% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::40960-49151            1      0.05%     99.95% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::352256-360447            1      0.05%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total          1820                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples         1820                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      17.253297                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     17.188459                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      1.555326                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16              925     50.82%     50.82% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17               33      1.81%     52.64% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18              604     33.19%     85.82% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19              145      7.97%     93.79% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20               44      2.42%     96.21% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21               26      1.43%     97.64% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::22               22      1.21%     98.85% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::23                9      0.49%     99.34% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::24                8      0.44%     99.78% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::25                2      0.11%     99.89% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::26                1      0.05%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::28                1      0.05%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total          1820                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                   14208                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                63856320                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys              2009792                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              2041644302.58969831                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              64258015.27852458                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   31276935000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      30390.80                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.mmu.dtb.walker     11628032                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.mmu.itb.walker          128                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.inst        15232                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data     52198720                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks      2009664                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.mmu.dtb.walker 371776909.210093736649                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.mmu.itb.walker 4092.476214280456                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.inst 487004.669499374286                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 1668922031.374105691910                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 64253922.802310302854                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.mmu.dtb.walker       181688                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.mmu.itb.walker            2                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.inst          238                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data       815827                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks        31403                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.mmu.dtb.walker   7369303188                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.mmu.itb.walker        39482                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.inst      6560538                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data  32850421164                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 1914805006378                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.mmu.dtb.walker     40560.21                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.mmu.itb.walker     19741.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.inst     27565.29                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     40266.41                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks  60975225.50                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.mmu.dtb.walker     11628032                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.mmu.itb.walker          128                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.inst        15232                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data     52212928                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total       63856320                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst        15232                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        15232                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks      2009792                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total      2009792                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.mmu.dtb.walker       181688                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.mmu.itb.walker            2                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.inst          238                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data       815827                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total          997755                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks        31403                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total          31403                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.mmu.dtb.walker    371776909                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.mmu.itb.walker         4092                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.inst         487005                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data     1669376296                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total        2041644303                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst       487005                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total        487005                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks     64258015                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total         64258015                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks     64258015                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.mmu.dtb.walker    371776909                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.mmu.itb.walker         4092                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst        487005                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data    1669376296                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       2105902318                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts               997533                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts               31401                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0        23315                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1        19965                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2        19228                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3        19634                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4        19824                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5        19717                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6        19647                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7        22591                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8        22402                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9        22745                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10        20515                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11        28434                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12        28234                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13        29222                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14        27829                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15        36487                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::16       194796                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::17        27961                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::18        28021                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::19        28320                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::20        27813                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::21        27758                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::22        28225                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::23        27430                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::24        28442                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::25        29606                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::26        28246                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::27        28123                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::28        27934                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::29        28219                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::30        29067                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::31        27783                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0          841                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1          911                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2          905                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3         1072                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4          964                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5         1003                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6         1040                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7         1112                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8         1364                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9         1262                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10         1412                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11         1026                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12          943                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13         1227                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14          949                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15          708                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::16          906                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::17          878                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::18          792                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::19          919                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::20          885                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::21          929                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::22          838                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::23          859                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::24         1217                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::25         1070                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::26          922                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::27          753                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::28          921                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::29          981                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::30          985                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::31          807                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat             22777477136                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat            3323779956                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat        40226324372                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                22833.81                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           40325.81                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits              610381                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits              13159                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            61.19                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           41.91                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples       405394                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   162.438635                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   112.292763                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   194.475229                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127       220703     54.44%     54.44% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255       115451     28.48%     82.92% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383        30806      7.60%     90.52% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511        12774      3.15%     93.67% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639         6683      1.65%     95.32% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767         4074      1.00%     96.32% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895         2694      0.66%     96.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023         2075      0.51%     97.50% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151        10134      2.50%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total       405394                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead              63842112                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten            2009664                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW             2041.190038                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW               64.253923                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                   10.96                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead               10.63                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.33                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               60.60                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  31276907500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy    520201596.095999                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy    691597206.417601                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy   1597512851.155206                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy  62913464.544000                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 5565061928.462631                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy 23980880441.346973                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy 1991577482.227179                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  34409744970.249886                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower  1100.164553                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   2936805898                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF   1405950000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  26934151602                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy    744121752.191998                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy    989304475.857603                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy   2598426965.299210                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy  55107068.352000                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 5565061928.462631                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy 23507369777.404594                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy 2355404885.030423                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy  35814796852.598549                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower  1145.087533                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   3490387640                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF   1405950000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  26380569860                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  31276907500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp              966314                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty         31403                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict            961797                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq              31441                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp             31441                       # Transaction distribution (Count)
system.membus.transDist::ReadCleanReq          966314                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port      2988710                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total      2988710                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                 2988710                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port     65866112                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total     65866112                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                 65866112                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples             997755                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                   997755    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total               997755                       # Request fanout histogram (Count)
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED  31276907500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  31276907500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer4.occupancy          2595598000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer4.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy         5165356920                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.2                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests        1990955                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests       997490                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.mmcs.power_state.pwrStateResidencyTicks::UNDEFINED  31276907500                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.transDist::ReadResp            1006825                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty       167246                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict           966087                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq             95345                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp            95345                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq            238                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq       1006587                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          476                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2760726                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.itb_walker_cache.mem_side_port::system.l2.cpu_side_port            4                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port       545064                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                3306270                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        15232                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     67589440                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.itb_walker_cache.mem_side_port::system.l2.cpu_side_port          128                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port     11628032                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                79232832                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                           31403                       # Total snoops (Count)
system.tol2bus.snoopTraffic                   2009792                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples           1133575                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.003784                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.061402                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                 1129285     99.62%     99.62% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                    4290      0.38%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total             1133575                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  31276907500                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy         1169991489                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy            238000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy         920242000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer2.occupancy              2499                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer3.occupancy         181727920                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests       2204129                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests      1101957                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests         4290                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops               0                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.uartlite.power_state.pwrStateResidencyTicks::UNDEFINED  31276907500                       # Cumulative time (in ticks) in various power states (Tick)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
