$date
	Sat May 12 08:18:56 2018
$end
$version
	Icarus Verilog
$end
$timescale
	100ms
$end
$scope module TwoOneMux_tb $end
$var wire 1 ! out $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ sel $end
$scope module iTwoOneMux $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ sel $end
$var reg 1 ! out $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
0"
0!
$end
#100
1!
1#
#200
0!
0#
1"
#300
1!
1#
#400
0!
1$
0#
0"
#500
1#
#600
1!
0#
1"
#700
1#
#800
