Library Loaded
FTD2 Open
Setting up VCX0
Setting PLL
Starting ProgramFPGA Device: 0 Sel: 3 ... 
Done
Reading Addr 0x1006 Data 0x5
Found BitFile Version 0x5
gRegRead set to: 0x1000
Reading Addr 0x1006 Data 0x5
Found BitFile Version 0x5
gRegRead set to: 0x1000
Loading Waveform length 4000 into FPGA1 DAC0 
Clearing Control and Status Register ...
Reading Addr 0x1000 Data 0x0
CSR set to: 0
Initializing Envelope (0) Offset and Size
Reading Addr 0x1002 Data 0x0
Offset set to: 0
Reading Addr 0x1003 Data 0x3e8
Size set to: 1000
Loading Envelope (0) Waveform at 0x2000 ...
LoadWaveform Done
Reading Addr 0x1000 Data 0x0
CSR set to: 0x0
Setting Link List Enable ==> FPGA: 1 DAC: 0 Enable: 0
Reading Addr 0x1007 Data 0x0
Current Link List Control Reg: 0x0
Reading Addr 0x1007 Data 0x0
Setting Link List Mode ==> FPGA: 1 DAC: 0 Mode: 0
Reading Addr 0x1007 Data 0x0
Reading Addr 0x1000 Data 0x0
Current State: 0x0 Writing 0x8
Loading Waveform length 4000 into FPGA1 DAC1 
Clearing Control and Status Register ...
Reading Addr 0x1000 Data 0x0
CSR set to: 0
Initializing Phase (1) Offset and Size
Reading Addr 0x1004 Data 0x0
Offset set to: 0
Reading Addr 0x1005 Data 0x3e8
Size set to: 1000
Loading Phase (1) Waveform at 0x4000 ...
LoadWaveform Done
Reading Addr 0x1000 Data 0x0
CSR set to: 0x0
Setting Link List Enable ==> FPGA: 1 DAC: 1 Enable: 0
Reading Addr 0x1007 Data 0x0
Current Link List Control Reg: 0x0
Reading Addr 0x1007 Data 0x0
Setting Link List Mode ==> FPGA: 1 DAC: 1 Mode: 0
Reading Addr 0x1007 Data 0x0
Reading Addr 0x1000 Data 0x0
Current State: 0x0 Writing 0x100
Loading Waveform length 4000 into FPGA2 DAC2 
Clearing Control and Status Register ...
Reading Addr 0x1000 Data 0x0
CSR set to: 0
Initializing Envelope (2) Offset and Size
Reading Addr 0x1002 Data 0x0
Offset set to: 0
Reading Addr 0x1003 Data 0x3e8
Size set to: 1000
Loading Envelope (2) Waveform at 0x2000 ...
LoadWaveform Done
Reading Addr 0x1000 Data 0x0
CSR set to: 0x0
Setting Link List Enable ==> FPGA: 2 DAC: 2 Enable: 0
Reading Addr 0x1007 Data 0x0
Current Link List Control Reg: 0x0
Reading Addr 0x1007 Data 0x0
Setting Link List Mode ==> FPGA: 2 DAC: 2 Mode: 0
Reading Addr 0x1007 Data 0x0
Reading Addr 0x1000 Data 0x0
Current State: 0x0 Writing 0x8
Loading Waveform length 4000 into FPGA2 DAC3 
Clearing Control and Status Register ...
Reading Addr 0x1000 Data 0x0
CSR set to: 0
Initializing Phase (3) Offset and Size
Reading Addr 0x1004 Data 0x0
Offset set to: 0
Reading Addr 0x1005 Data 0x3e8
Size set to: 1000
Loading Phase (3) Waveform at 0x4000 ...
LoadWaveform Done
Reading Addr 0x1000 Data 0x0
CSR set to: 0x0
Setting Link List Enable ==> FPGA: 2 DAC: 3 Enable: 0
Reading Addr 0x1007 Data 0x0
Current Link List Control Reg: 0x0
Reading Addr 0x1007 Data 0x0
Setting Link List Mode ==> FPGA: 2 DAC: 3 Mode: 0
Reading Addr 0x1007 Data 0x0
Reading Addr 0x1000 Data 0x0
Current State: 0x0 Writing 0x100
Trigger FPGA DAC0 type 1 
Reading Addr 0x1000 Data 0x100
Enable Envelope & Phase State Machine ... 
Reading Addr 0x1000 Data 0x100
Current State: 0x100 Writing 0x184
Reading Addr 0x1001 Data 0x0
Reading Addr 0x1000 Data 0x184
Current CSR: 184 TRIGLED 0
Trigger Envelope & Phase State Machine ... 
Reading Addr 0x1000 Data 0x184
Reading Addr 0x1001 Data 0x0
Current State: 0x0 Writing 0x3
Trigger FPGA DAC2 type 1 
Reading Addr 0x1000 Data 0x100
Enable Envelope & Phase State Machine ... 
Reading Addr 0x1000 Data 0x100
Current State: 0x100 Writing 0x184
Reading Addr 0x1001 Data 0x0
Reading Addr 0x1000 Data 0x184
Current CSR: 184 TRIGLED 0
Trigger Envelope & Phase State Machine ... 
Reading Addr 0x1000 Data 0x184
Reading Addr 0x1001 Data 0x0
Current State: 0x0 Writing 0x3
Disable FPGA1 DAC0
Disable Envelope & Phase State Machine ... 
Reading Addr 0x1001 Data 0x3
Reading Addr 0x1000 Data 0x184
Reset Envelope & Phase State Machine ... 
Reading Addr 0x1000 Data 0x100
Current State: 0x100 Writing 0x142
Disable FPGA2 DAC2
Disable Envelope & Phase State Machine ... 
Reading Addr 0x1001 Data 0x3
Reading Addr 0x1000 Data 0x184
Reset Envelope & Phase State Machine ... 
Reading Addr 0x1000 Data 0x100
Current State: 0x100 Writing 0x142
Closing: 0 Handle 19e10ad0
