{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1722501026489 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1722501026489 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 01 11:30:26 2024 " "Processing started: Thu Aug 01 11:30:26 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1722501026489 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1722501026489 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Leningrad -c Leningrad " "Command: quartus_map --read_settings_files=on --write_settings_files=off Leningrad -c Leningrad" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1722501026489 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1722501026847 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "nINT nint Leningrad.v(13) " "Verilog HDL Declaration information at Leningrad.v(13): object \"nINT\" differs only in case from object \"nint\" in the same scope" {  } { { "Leningrad.v" "" { Text "D:/quartus_projects/Leningrad/Leningrad.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1722501026896 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RAMCE ramce Leningrad.v(46) " "Verilog HDL Declaration information at Leningrad.v(46): object \"RAMCE\" differs only in case from object \"ramce\" in the same scope" {  } { { "Leningrad.v" "" { Text "D:/quartus_projects/Leningrad/Leningrad.v" 46 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1722501026896 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RAMOE ramoe Leningrad.v(44) " "Verilog HDL Declaration information at Leningrad.v(44): object \"RAMOE\" differs only in case from object \"ramoe\" in the same scope" {  } { { "Leningrad.v" "" { Text "D:/quartus_projects/Leningrad/Leningrad.v" 44 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1722501026896 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RAM_BANK ram_bank Leningrad.v(466) " "Verilog HDL Declaration information at Leningrad.v(466): object \"RAM_BANK\" differs only in case from object \"ram_bank\" in the same scope" {  } { { "Leningrad.v" "" { Text "D:/quartus_projects/Leningrad/Leningrad.v" 466 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1722501026896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leningrad.v 1 1 " "Found 1 design units, including 1 entities, in source file leningrad.v" { { "Info" "ISGN_ENTITY_NAME" "1 Leningrad " "Found entity 1: Leningrad" {  } { { "Leningrad.v" "" { Text "D:/quartus_projects/Leningrad/Leningrad.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722501026896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722501026896 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ps2.v(127) " "Verilog HDL information at ps2.v(127): always construct contains both blocking and non-blocking assignments" {  } { { "ps2.v" "" { Text "D:/quartus_projects/Leningrad/ps2.v" 127 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1722501026896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2.v" { { "Info" "ISGN_ENTITY_NAME" "1 ps2 " "Found entity 1: ps2" {  } { { "ps2.v" "" { Text "D:/quartus_projects/Leningrad/ps2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722501026904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722501026904 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "PWR_MODE divmmc.vhd(135) " "Unrecognized synthesis attribute \"PWR_MODE\" at divmmc.vhd(135)" {  } { { "divmmc.vhd" "" { Text "D:/quartus_projects/Leningrad/divmmc.vhd" 135 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722501027497 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "PWR_MODE divmmc.vhd(136) " "Unrecognized synthesis attribute \"PWR_MODE\" at divmmc.vhd(136)" {  } { { "divmmc.vhd" "" { Text "D:/quartus_projects/Leningrad/divmmc.vhd" 136 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722501027497 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "PWR_MODE divmmc.vhd(137) " "Unrecognized synthesis attribute \"PWR_MODE\" at divmmc.vhd(137)" {  } { { "divmmc.vhd" "" { Text "D:/quartus_projects/Leningrad/divmmc.vhd" 137 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722501027497 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "FAST divmmc.vhd(138) " "Unrecognized synthesis attribute \"FAST\" at divmmc.vhd(138)" {  } { { "divmmc.vhd" "" { Text "D:/quartus_projects/Leningrad/divmmc.vhd" 138 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722501027497 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "FAST divmmc.vhd(139) " "Unrecognized synthesis attribute \"FAST\" at divmmc.vhd(139)" {  } { { "divmmc.vhd" "" { Text "D:/quartus_projects/Leningrad/divmmc.vhd" 139 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722501027497 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "FAST divmmc.vhd(140) " "Unrecognized synthesis attribute \"FAST\" at divmmc.vhd(140)" {  } { { "divmmc.vhd" "" { Text "D:/quartus_projects/Leningrad/divmmc.vhd" 140 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722501027497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divmmc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divmmc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divmmc-Behavioral " "Found design unit 1: divmmc-Behavioral" {  } { { "divmmc.vhd" "" { Text "D:/quartus_projects/Leningrad/divmmc.vhd" 86 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722501027500 ""} { "Info" "ISGN_ENTITY_NAME" "1 divmmc " "Found entity 1: divmmc" {  } { { "divmmc.vhd" "" { Text "D:/quartus_projects/Leningrad/divmmc.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722501027500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722501027500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divmmv_v.v 1 1 " "Found 1 design units, including 1 entities, in source file divmmv_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 divmmc_v " "Found entity 1: divmmc_v" {  } { { "divmmv_v.v" "" { Text "D:/quartus_projects/Leningrad/divmmv_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722501027500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722501027500 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Leningrad " "Elaborating entity \"Leningrad\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1722501027547 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Leningrad.v(66) " "Verilog HDL assignment warning at Leningrad.v(66): truncated value with size 32 to match size of target (5)" {  } { { "Leningrad.v" "" { Text "D:/quartus_projects/Leningrad/Leningrad.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1722501027549 "|Leningrad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Leningrad.v(84) " "Verilog HDL assignment warning at Leningrad.v(84): truncated value with size 32 to match size of target (3)" {  } { { "Leningrad.v" "" { Text "D:/quartus_projects/Leningrad/Leningrad.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1722501027549 "|Leningrad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 Leningrad.v(96) " "Verilog HDL assignment warning at Leningrad.v(96): truncated value with size 32 to match size of target (9)" {  } { { "Leningrad.v" "" { Text "D:/quartus_projects/Leningrad/Leningrad.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1722501027549 "|Leningrad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 Leningrad.v(100) " "Verilog HDL assignment warning at Leningrad.v(100): truncated value with size 32 to match size of target (9)" {  } { { "Leningrad.v" "" { Text "D:/quartus_projects/Leningrad/Leningrad.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1722501027549 "|Leningrad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 Leningrad.v(136) " "Verilog HDL assignment warning at Leningrad.v(136): truncated value with size 32 to match size of target (9)" {  } { { "Leningrad.v" "" { Text "D:/quartus_projects/Leningrad/Leningrad.v" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1722501027549 "|Leningrad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Leningrad.v(163) " "Verilog HDL assignment warning at Leningrad.v(163): truncated value with size 32 to match size of target (1)" {  } { { "Leningrad.v" "" { Text "D:/quartus_projects/Leningrad/Leningrad.v" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1722501027549 "|Leningrad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Leningrad.v(164) " "Verilog HDL assignment warning at Leningrad.v(164): truncated value with size 32 to match size of target (1)" {  } { { "Leningrad.v" "" { Text "D:/quartus_projects/Leningrad/Leningrad.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1722501027549 "|Leningrad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 Leningrad.v(232) " "Verilog HDL assignment warning at Leningrad.v(232): truncated value with size 32 to match size of target (2)" {  } { { "Leningrad.v" "" { Text "D:/quartus_projects/Leningrad/Leningrad.v" 232 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1722501027549 "|Leningrad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 Leningrad.v(251) " "Verilog HDL assignment warning at Leningrad.v(251): truncated value with size 32 to match size of target (2)" {  } { { "Leningrad.v" "" { Text "D:/quartus_projects/Leningrad/Leningrad.v" 251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1722501027549 "|Leningrad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 Leningrad.v(278) " "Verilog HDL assignment warning at Leningrad.v(278): truncated value with size 32 to match size of target (2)" {  } { { "Leningrad.v" "" { Text "D:/quartus_projects/Leningrad/Leningrad.v" 278 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1722501027549 "|Leningrad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 Leningrad.v(305) " "Verilog HDL assignment warning at Leningrad.v(305): truncated value with size 32 to match size of target (2)" {  } { { "Leningrad.v" "" { Text "D:/quartus_projects/Leningrad/Leningrad.v" 305 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1722501027549 "|Leningrad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 Leningrad.v(335) " "Verilog HDL assignment warning at Leningrad.v(335): truncated value with size 32 to match size of target (2)" {  } { { "Leningrad.v" "" { Text "D:/quartus_projects/Leningrad/Leningrad.v" 335 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1722501027549 "|Leningrad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Leningrad.v(374) " "Verilog HDL assignment warning at Leningrad.v(374): truncated value with size 32 to match size of target (5)" {  } { { "Leningrad.v" "" { Text "D:/quartus_projects/Leningrad/Leningrad.v" 374 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1722501027557 "|Leningrad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Leningrad.v(378) " "Verilog HDL assignment warning at Leningrad.v(378): truncated value with size 32 to match size of target (1)" {  } { { "Leningrad.v" "" { Text "D:/quartus_projects/Leningrad/Leningrad.v" 378 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1722501027557 "|Leningrad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Leningrad.v(394) " "Verilog HDL assignment warning at Leningrad.v(394): truncated value with size 32 to match size of target (1)" {  } { { "Leningrad.v" "" { Text "D:/quartus_projects/Leningrad/Leningrad.v" 394 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1722501027557 "|Leningrad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Leningrad.v(395) " "Verilog HDL assignment warning at Leningrad.v(395): truncated value with size 32 to match size of target (1)" {  } { { "Leningrad.v" "" { Text "D:/quartus_projects/Leningrad/Leningrad.v" 395 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1722501027557 "|Leningrad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Leningrad.v(396) " "Verilog HDL assignment warning at Leningrad.v(396): truncated value with size 32 to match size of target (1)" {  } { { "Leningrad.v" "" { Text "D:/quartus_projects/Leningrad/Leningrad.v" 396 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1722501027557 "|Leningrad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Leningrad.v(398) " "Verilog HDL assignment warning at Leningrad.v(398): truncated value with size 32 to match size of target (1)" {  } { { "Leningrad.v" "" { Text "D:/quartus_projects/Leningrad/Leningrad.v" 398 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1722501027557 "|Leningrad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Leningrad.v(492) " "Verilog HDL assignment warning at Leningrad.v(492): truncated value with size 32 to match size of target (1)" {  } { { "Leningrad.v" "" { Text "D:/quartus_projects/Leningrad/Leningrad.v" 492 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1722501027560 "|Leningrad"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2 ps2:mkb " "Elaborating entity \"ps2\" for hierarchy \"ps2:mkb\"" {  } { { "Leningrad.v" "mkb" { Text "D:/quartus_projects/Leningrad/Leningrad.v" 404 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722501027653 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CODEWORD ps2.v(25) " "Verilog HDL or VHDL warning at ps2.v(25): object \"CODEWORD\" assigned a value but never read" {  } { { "ps2.v" "" { Text "D:/quartus_projects/Leningrad/ps2.v" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1722501027653 "|Leningrad|ps2:kbd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ps2.v(45) " "Verilog HDL assignment warning at ps2.v(45): truncated value with size 32 to match size of target (8)" {  } { { "ps2.v" "" { Text "D:/quartus_projects/Leningrad/ps2.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1722501027653 "|Leningrad|ps2:kbd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 ps2.v(57) " "Verilog HDL assignment warning at ps2.v(57): truncated value with size 32 to match size of target (12)" {  } { { "ps2.v" "" { Text "D:/quartus_projects/Leningrad/ps2.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1722501027653 "|Leningrad|ps2:kbd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ps2.v(71) " "Verilog HDL assignment warning at ps2.v(71): truncated value with size 32 to match size of target (4)" {  } { { "ps2.v" "" { Text "D:/quartus_projects/Leningrad/ps2.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1722501027653 "|Leningrad|ps2:kbd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divmmc_v divmmc_v:mdv " "Elaborating entity \"divmmc_v\" for hierarchy \"divmmc_v:mdv\"" {  } { { "Leningrad.v" "mdv" { Text "D:/quartus_projects/Leningrad/Leningrad.v" 531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722501027653 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 divmmv_v.v(53) " "Verilog HDL assignment warning at divmmv_v.v(53): truncated value with size 32 to match size of target (1)" {  } { { "divmmv_v.v" "" { Text "D:/quartus_projects/Leningrad/divmmv_v.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1722501027653 "|Leningrad|divmmc_v:mdv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 divmmv_v.v(59) " "Verilog HDL assignment warning at divmmv_v.v(59): truncated value with size 32 to match size of target (1)" {  } { { "divmmv_v.v" "" { Text "D:/quartus_projects/Leningrad/divmmv_v.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1722501027653 "|Leningrad|divmmc_v:mdv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 divmmv_v.v(62) " "Verilog HDL assignment warning at divmmv_v.v(62): truncated value with size 32 to match size of target (1)" {  } { { "divmmv_v.v" "" { Text "D:/quartus_projects/Leningrad/divmmv_v.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1722501027653 "|Leningrad|divmmc_v:mdv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 divmmv_v.v(66) " "Verilog HDL assignment warning at divmmv_v.v(66): truncated value with size 32 to match size of target (1)" {  } { { "divmmv_v.v" "" { Text "D:/quartus_projects/Leningrad/divmmv_v.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1722501027653 "|Leningrad|divmmc_v:mdv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 divmmv_v.v(73) " "Verilog HDL assignment warning at divmmv_v.v(73): truncated value with size 32 to match size of target (1)" {  } { { "divmmv_v.v" "" { Text "D:/quartus_projects/Leningrad/divmmv_v.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1722501027653 "|Leningrad|divmmc_v:mdv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 divmmv_v.v(74) " "Verilog HDL assignment warning at divmmv_v.v(74): truncated value with size 32 to match size of target (1)" {  } { { "divmmv_v.v" "" { Text "D:/quartus_projects/Leningrad/divmmv_v.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1722501027653 "|Leningrad|divmmc_v:mdv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 divmmv_v.v(89) " "Verilog HDL assignment warning at divmmv_v.v(89): truncated value with size 32 to match size of target (1)" {  } { { "divmmv_v.v" "" { Text "D:/quartus_projects/Leningrad/divmmv_v.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1722501027653 "|Leningrad|divmmc_v:mdv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 divmmv_v.v(117) " "Verilog HDL assignment warning at divmmv_v.v(117): truncated value with size 32 to match size of target (1)" {  } { { "divmmv_v.v" "" { Text "D:/quartus_projects/Leningrad/divmmv_v.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1722501027653 "|Leningrad|divmmc_v:mdv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 divmmv_v.v(173) " "Verilog HDL assignment warning at divmmv_v.v(173): truncated value with size 32 to match size of target (4)" {  } { { "divmmv_v.v" "" { Text "D:/quartus_projects/Leningrad/divmmv_v.v" 173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1722501027653 "|Leningrad|divmmc_v:mdv"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1722501029109 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "WAIT VCC " "Pin \"WAIT\" is stuck at VCC" {  } { { "Leningrad.v" "" { Text "D:/quartus_projects/Leningrad/Leningrad.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1722501029629 "|Leningrad|WAIT"} { "Warning" "WMLS_MLS_STUCK_PIN" "ROM_BANK\[1\] GND " "Pin \"ROM_BANK\[1\]\" is stuck at GND" {  } { { "Leningrad.v" "" { Text "D:/quartus_projects/Leningrad/Leningrad.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1722501029629 "|Leningrad|ROM_BANK[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RAM_A\[17\] GND " "Pin \"RAM_A\[17\]\" is stuck at GND" {  } { { "Leningrad.v" "" { Text "D:/quartus_projects/Leningrad/Leningrad.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1722501029629 "|Leningrad|RAM_A[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RAM_A\[18\] GND " "Pin \"RAM_A\[18\]\" is stuck at GND" {  } { { "Leningrad.v" "" { Text "D:/quartus_projects/Leningrad/Leningrad.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1722501029629 "|Leningrad|RAM_A[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ROMWR VCC " "Pin \"ROMWR\" is stuck at VCC" {  } { { "Leningrad.v" "" { Text "D:/quartus_projects/Leningrad/Leningrad.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1722501029629 "|Leningrad|ROMWR"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1722501029629 ""}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Leningrad.v" "" { Text "D:/quartus_projects/Leningrad/Leningrad.v" 420 -1 0 } } { "Leningrad.v" "" { Text "D:/quartus_projects/Leningrad/Leningrad.v" 107 -1 0 } } { "Leningrad.v" "" { Text "D:/quartus_projects/Leningrad/Leningrad.v" 431 -1 0 } } { "divmmv_v.v" "" { Text "D:/quartus_projects/Leningrad/divmmv_v.v" 128 -1 0 } } { "divmmv_v.v" "" { Text "D:/quartus_projects/Leningrad/divmmv_v.v" 159 -1 0 } } { "Leningrad.v" "" { Text "D:/quartus_projects/Leningrad/Leningrad.v" 84 -1 0 } } { "Leningrad.v" "" { Text "D:/quartus_projects/Leningrad/Leningrad.v" 232 -1 0 } } { "Leningrad.v" "" { Text "D:/quartus_projects/Leningrad/Leningrad.v" 443 -1 0 } } { "ps2.v" "" { Text "D:/quartus_projects/Leningrad/ps2.v" 137 -1 0 } }  } 0 18000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1722501029637 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1722501030024 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "727 " "Implemented 727 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "29 " "Implemented 29 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1722501030048 ""} { "Info" "ICUT_CUT_TM_OPINS" "54 " "Implemented 54 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1722501030048 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "24 " "Implemented 24 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1722501030048 ""} { "Info" "ICUT_CUT_TM_LCELLS" "620 " "Implemented 620 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1722501030048 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1722501030048 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/quartus_projects/Leningrad/output_files/Leningrad.map.smsg " "Generated suppressed messages file D:/quartus_projects/Leningrad/output_files/Leningrad.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1722501030125 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 45 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 45 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4622 " "Peak virtual memory: 4622 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1722501030157 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 01 11:30:30 2024 " "Processing ended: Thu Aug 01 11:30:30 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1722501030157 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1722501030157 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1722501030157 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1722501030157 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1722501031320 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1722501031320 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 01 11:30:30 2024 " "Processing started: Thu Aug 01 11:30:30 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1722501031320 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1722501031320 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Leningrad -c Leningrad " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Leningrad -c Leningrad" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1722501031320 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1722501031408 ""}
{ "Info" "0" "" "Project  = Leningrad" {  } {  } 0 0 "Project  = Leningrad" 0 0 "Fitter" 0 0 1722501031408 ""}
{ "Info" "0" "" "Revision = Leningrad" {  } {  } 0 0 "Revision = Leningrad" 0 0 "Fitter" 0 0 1722501031408 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1722501031520 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Leningrad EPM1270T144C5 " "Selected device EPM1270T144C5 for design \"Leningrad\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1722501031528 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1722501031576 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1722501031576 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1722501031628 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144C5 " "Device EPM570T144C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1722501031742 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144I5 " "Device EPM570T144I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1722501031742 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144A5 " "Device EPM570T144A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1722501031742 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM1270T144I5 " "Device EPM1270T144I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1722501031742 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM1270T144A5 " "Device EPM1270T144A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1722501031742 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1722501031742 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Leningrad.sdc " "Synopsys Design Constraints File file not found: 'Leningrad.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1722501031894 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1722501031894 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Quartus II" 0 -1 1722501031902 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1722501031902 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 8 clocks " "Found 8 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1722501031902 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1722501031902 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000         A\[0\] " "   1.000         A\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1722501031902 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000          clk " "   1.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1722501031902 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000       div\[0\] " "   1.000       div\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1722501031902 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000       div\[1\] " "   1.000       div\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1722501031902 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000         IORQ " "   1.000         IORQ" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1722501031902 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000         MREQ " "   1.000         MREQ" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1722501031902 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 ps2:mkb\|TRIG_ARR " "   1.000 ps2:mkb\|TRIG_ARR" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1722501031902 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000        vsync " "   1.000        vsync" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1722501031902 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1722501031902 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1722501031910 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1722501031910 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1722501031926 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk Global clock in PIN 20 " "Automatically promoted signal \"clk\" to use Global clock in PIN 20" {  } { { "Leningrad.v" "" { Text "D:/quartus_projects/Leningrad/Leningrad.v" 2 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1722501031950 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "ps2:mkb\|TRIG_ARR Global clock " "Automatically promoted some destinations of signal \"ps2:mkb\|TRIG_ARR\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "ps2:mkb\|TRIG_ARR " "Destination \"ps2:mkb\|TRIG_ARR\" may be non-global or may not use global clock" {  } { { "ps2.v" "" { Text "D:/quartus_projects/Leningrad/ps2.v" 26 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1722501031950 ""}  } { { "ps2.v" "" { Text "D:/quartus_projects/Leningrad/ps2.v" 26 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1722501031950 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "div\[0\] Global clock " "Automatically promoted some destinations of signal \"div\[0\]\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "div\[1\] " "Destination \"div\[1\]\" may be non-global or may not use global clock" {  } { { "Leningrad.v" "" { Text "D:/quartus_projects/Leningrad/Leningrad.v" 62 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1722501031950 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "div\[0\] " "Destination \"div\[0\]\" may be non-global or may not use global clock" {  } { { "Leningrad.v" "" { Text "D:/quartus_projects/Leningrad/Leningrad.v" 66 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1722501031950 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Equal3~1 " "Destination \"Equal3~1\" may be non-global or may not use global clock" {  } { { "Leningrad.v" "" { Text "D:/quartus_projects/Leningrad/Leningrad.v" 205 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1722501031950 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "VIDRQ~0 " "Destination \"VIDRQ~0\" may be non-global or may not use global clock" {  } { { "Leningrad.v" "" { Text "D:/quartus_projects/Leningrad/Leningrad.v" 159 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1722501031950 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "VIDRQ1 " "Destination \"VIDRQ1\" may be non-global or may not use global clock" {  } { { "Leningrad.v" "" { Text "D:/quartus_projects/Leningrad/Leningrad.v" 159 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1722501031950 ""}  } { { "Leningrad.v" "" { Text "D:/quartus_projects/Leningrad/Leningrad.v" 66 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1722501031950 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "div\[1\] Global clock " "Automatically promoted some destinations of signal \"div\[1\]\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "div\[1\] " "Destination \"div\[1\]\" may be non-global or may not use global clock" {  } { { "Leningrad.v" "" { Text "D:/quartus_projects/Leningrad/Leningrad.v" 62 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1722501031950 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Equal3~0 " "Destination \"Equal3~0\" may be non-global or may not use global clock" {  } { { "Leningrad.v" "" { Text "D:/quartus_projects/Leningrad/Leningrad.v" 205 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1722501031950 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "VIDRQ~0 " "Destination \"VIDRQ~0\" may be non-global or may not use global clock" {  } { { "Leningrad.v" "" { Text "D:/quartus_projects/Leningrad/Leningrad.v" 159 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1722501031950 ""}  } { { "Leningrad.v" "" { Text "D:/quartus_projects/Leningrad/Leningrad.v" 62 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1722501031950 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1722501031950 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1722501031958 ""}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 186391 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "Fitter" 0 -1 1722501032006 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1722501032006 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1722501032126 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1722501032134 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1722501032134 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1722501032134 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1722501032206 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1722501032374 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1722501032892 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1722501032916 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1722501034340 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1722501034340 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1722501034412 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "20 " "Router estimated average interconnect usage is 20% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "26 X9_Y0 X17_Y11 " "Router estimated peak interconnect usage is 26% of the available device resources in the region that extends from location X9_Y0 to location X17_Y11" {  } { { "loc" "" { Generic "D:/quartus_projects/Leningrad/" { { 1 { 0 "Router estimated peak interconnect usage is 26% of the available device resources in the region that extends from location X9_Y0 to location X17_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 26% of the available device resources in the region that extends from location X9_Y0 to location X17_Y11"} 9 0 9 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1722501035158 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1722501035158 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1722501036318 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1722501036318 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1722501036318 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.33 " "Total time spent on timing analysis during the Fitter is 1.33 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1722501036342 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1722501036350 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/quartus_projects/Leningrad/output_files/Leningrad.fit.smsg " "Generated suppressed messages file D:/quartus_projects/Leningrad/output_files/Leningrad.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1722501036526 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5699 " "Peak virtual memory: 5699 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1722501036622 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 01 11:30:36 2024 " "Processing ended: Thu Aug 01 11:30:36 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1722501036622 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1722501036622 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1722501036622 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1722501036622 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1722501037648 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1722501037648 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 01 11:30:37 2024 " "Processing started: Thu Aug 01 11:30:37 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1722501037648 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1722501037648 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Leningrad -c Leningrad " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Leningrad -c Leningrad" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1722501037648 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1722501037877 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1722501037895 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4526 " "Peak virtual memory: 4526 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1722501038079 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 01 11:30:38 2024 " "Processing ended: Thu Aug 01 11:30:38 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1722501038079 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1722501038079 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1722501038079 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1722501038079 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1722501038684 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1722501039220 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1722501039228 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 01 11:30:38 2024 " "Processing started: Thu Aug 01 11:30:38 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1722501039228 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1722501039228 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Leningrad -c Leningrad " "Command: quartus_sta Leningrad -c Leningrad" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1722501039228 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1722501039328 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1722501039496 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1722501039552 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1722501039552 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1722501039602 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1722501040344 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Leningrad.sdc " "Synopsys Design Constraints File file not found: 'Leningrad.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1722501040469 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1722501040469 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1722501040471 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ps2:mkb\|TRIG_ARR ps2:mkb\|TRIG_ARR " "create_clock -period 1.000 -name ps2:mkb\|TRIG_ARR ps2:mkb\|TRIG_ARR" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1722501040471 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name div\[1\] div\[1\] " "create_clock -period 1.000 -name div\[1\] div\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1722501040471 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name A\[0\] A\[0\] " "create_clock -period 1.000 -name A\[0\] A\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1722501040471 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name div\[0\] div\[0\] " "create_clock -period 1.000 -name div\[0\] div\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1722501040471 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name MREQ MREQ " "create_clock -period 1.000 -name MREQ MREQ" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1722501040471 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name IORQ IORQ " "create_clock -period 1.000 -name IORQ IORQ" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1722501040471 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name vsync vsync " "create_clock -period 1.000 -name vsync vsync" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1722501040471 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1722501040471 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1722501040479 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1722501040511 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.166 " "Worst-case setup slack is -10.166" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1722501040511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1722501040511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.166      -167.330 div\[1\]  " "  -10.166      -167.330 div\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1722501040511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.090      -375.013 ps2:mkb\|TRIG_ARR  " "   -9.090      -375.013 ps2:mkb\|TRIG_ARR " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1722501040511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.474      -624.149 clk  " "   -7.474      -624.149 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1722501040511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.670      -152.493 div\[0\]  " "   -6.670      -152.493 div\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1722501040511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.907       -40.760 IORQ  " "   -5.907       -40.760 IORQ " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1722501040511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.148       -23.343 vsync  " "   -4.148       -23.343 vsync " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1722501040511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.578       -39.035 MREQ  " "   -3.578       -39.035 MREQ " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1722501040511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.193        -1.193 A\[0\]  " "   -1.193        -1.193 A\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1722501040511 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1722501040511 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.075 " "Worst-case hold slack is -3.075" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1722501040519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1722501040519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.075        -3.075 A\[0\]  " "   -3.075        -3.075 A\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1722501040519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.501        -7.652 clk  " "   -2.501        -7.652 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1722501040519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.278       -12.007 MREQ  " "   -1.278       -12.007 MREQ " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1722501040519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.369         0.000 div\[1\]  " "    0.369         0.000 div\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1722501040519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.979         0.000 div\[0\]  " "    0.979         0.000 div\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1722501040519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.639         0.000 IORQ  " "    1.639         0.000 IORQ " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1722501040519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.668         0.000 vsync  " "    1.668         0.000 vsync " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1722501040519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.898         0.000 ps2:mkb\|TRIG_ARR  " "    1.898         0.000 ps2:mkb\|TRIG_ARR " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1722501040519 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1722501040519 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.760 " "Worst-case recovery slack is -0.760" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1722501040527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1722501040527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.760        -1.322 div\[0\]  " "   -0.760        -1.322 div\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1722501040527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.412        -0.478 div\[1\]  " "   -0.412        -0.478 div\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1722501040527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.131        -0.131 MREQ  " "   -0.131        -0.131 MREQ " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1722501040527 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1722501040527 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.356 " "Worst-case removal slack is 0.356" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1722501040527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1722501040527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.356         0.000 MREQ  " "    0.356         0.000 MREQ " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1722501040527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.512         0.000 div\[1\]  " "    0.512         0.000 div\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1722501040527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.008         0.000 div\[0\]  " "    1.008         0.000 div\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1722501040527 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1722501040527 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.289 " "Worst-case minimum pulse width slack is -2.289" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1722501040527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1722501040527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289        -2.289 A\[0\]  " "   -2.289        -2.289 A\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1722501040527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289        -2.289 IORQ  " "   -2.289        -2.289 IORQ " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1722501040527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289        -2.289 MREQ  " "   -2.289        -2.289 MREQ " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1722501040527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289        -2.289 clk  " "   -2.289        -2.289 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1722501040527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234         0.000 div\[0\]  " "    0.234         0.000 div\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1722501040527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234         0.000 div\[1\]  " "    0.234         0.000 div\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1722501040527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234         0.000 ps2:mkb\|TRIG_ARR  " "    0.234         0.000 ps2:mkb\|TRIG_ARR " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1722501040527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234         0.000 vsync  " "    0.234         0.000 vsync " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1722501040527 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1722501040527 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1722501040863 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1722501040903 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1722501040903 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4576 " "Peak virtual memory: 4576 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1722501041015 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 01 11:30:41 2024 " "Processing ended: Thu Aug 01 11:30:41 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1722501041015 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1722501041015 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1722501041015 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1722501041015 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 48 s " "Quartus II Full Compilation was successful. 0 errors, 48 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1722501041727 ""}
